Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Oct 31 00:02:36 2022
| Host         : Huss-Dell running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file svga_timing_summary_routed.rpt -pb svga_timing_summary_routed.pb -rpx svga_timing_summary_routed.rpx -warn_on_violation
| Design       : svga
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     19.672        0.000                      0                   92        0.167        0.000                      0                   92        3.000        0.000                       0                    45  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk                   {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 12.500}     25.000          40.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       19.672        0.000                      0                   92        0.167        0.000                      0                   92       12.000        0.000                       0                    41  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  mydcm1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  mydcm1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  mydcm1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  mydcm1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  mydcm1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  mydcm1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       19.672ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.672ns  (required time - arrival time)
  Source:                 h_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            V_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.678ns  (logic 1.142ns (24.412%)  route 3.536ns (75.588%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 23.574 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mydcm1/inst/clkout1_buf/O
                         net (fo=39, routed)          1.713    -0.827    vga_clk
    SLICE_X84Y141        FDRE                                         r  h_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y141        FDRE (Prop_fdre_C_Q)         0.518    -0.309 r  h_reg[2]/Q
                         net (fo=7, routed)           1.131     0.822    h_reg_n_0_[2]
    SLICE_X84Y140        LUT5 (Prop_lut5_I0_O)        0.152     0.974 f  h[10]_i_6/O
                         net (fo=7, routed)           1.081     2.054    h[10]_i_6_n_0
    SLICE_X85Y141        LUT3 (Prop_lut3_I0_O)        0.348     2.402 r  h[10]_i_4/O
                         net (fo=3, routed)           0.826     3.229    h[10]_i_4_n_0
    SLICE_X86Y141        LUT6 (Prop_lut6_I4_O)        0.124     3.353 r  V[9]_i_1/O
                         net (fo=10, routed)          0.498     3.851    V[9]_i_1_n_0
    SLICE_X88Y142        FDRE                                         r  V_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  mydcm1/inst/clkout1_buf/O
                         net (fo=39, routed)          1.595    23.574    vga_clk
    SLICE_X88Y142        FDRE                                         r  V_reg[4]/C
                         clock pessimism              0.560    24.134    
                         clock uncertainty           -0.087    24.047    
    SLICE_X88Y142        FDRE (Setup_fdre_C_R)       -0.524    23.523    V_reg[4]
  -------------------------------------------------------------------
                         required time                         23.523    
                         arrival time                          -3.851    
  -------------------------------------------------------------------
                         slack                                 19.672    

Slack (MET) :             19.672ns  (required time - arrival time)
  Source:                 h_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            V_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.678ns  (logic 1.142ns (24.412%)  route 3.536ns (75.588%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 23.574 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mydcm1/inst/clkout1_buf/O
                         net (fo=39, routed)          1.713    -0.827    vga_clk
    SLICE_X84Y141        FDRE                                         r  h_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y141        FDRE (Prop_fdre_C_Q)         0.518    -0.309 r  h_reg[2]/Q
                         net (fo=7, routed)           1.131     0.822    h_reg_n_0_[2]
    SLICE_X84Y140        LUT5 (Prop_lut5_I0_O)        0.152     0.974 f  h[10]_i_6/O
                         net (fo=7, routed)           1.081     2.054    h[10]_i_6_n_0
    SLICE_X85Y141        LUT3 (Prop_lut3_I0_O)        0.348     2.402 r  h[10]_i_4/O
                         net (fo=3, routed)           0.826     3.229    h[10]_i_4_n_0
    SLICE_X86Y141        LUT6 (Prop_lut6_I4_O)        0.124     3.353 r  V[9]_i_1/O
                         net (fo=10, routed)          0.498     3.851    V[9]_i_1_n_0
    SLICE_X88Y142        FDRE                                         r  V_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  mydcm1/inst/clkout1_buf/O
                         net (fo=39, routed)          1.595    23.574    vga_clk
    SLICE_X88Y142        FDRE                                         r  V_reg[6]/C
                         clock pessimism              0.560    24.134    
                         clock uncertainty           -0.087    24.047    
    SLICE_X88Y142        FDRE (Setup_fdre_C_R)       -0.524    23.523    V_reg[6]
  -------------------------------------------------------------------
                         required time                         23.523    
                         arrival time                          -3.851    
  -------------------------------------------------------------------
                         slack                                 19.672    

Slack (MET) :             19.672ns  (required time - arrival time)
  Source:                 h_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            V_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.678ns  (logic 1.142ns (24.412%)  route 3.536ns (75.588%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 23.574 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mydcm1/inst/clkout1_buf/O
                         net (fo=39, routed)          1.713    -0.827    vga_clk
    SLICE_X84Y141        FDRE                                         r  h_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y141        FDRE (Prop_fdre_C_Q)         0.518    -0.309 r  h_reg[2]/Q
                         net (fo=7, routed)           1.131     0.822    h_reg_n_0_[2]
    SLICE_X84Y140        LUT5 (Prop_lut5_I0_O)        0.152     0.974 f  h[10]_i_6/O
                         net (fo=7, routed)           1.081     2.054    h[10]_i_6_n_0
    SLICE_X85Y141        LUT3 (Prop_lut3_I0_O)        0.348     2.402 r  h[10]_i_4/O
                         net (fo=3, routed)           0.826     3.229    h[10]_i_4_n_0
    SLICE_X86Y141        LUT6 (Prop_lut6_I4_O)        0.124     3.353 r  V[9]_i_1/O
                         net (fo=10, routed)          0.498     3.851    V[9]_i_1_n_0
    SLICE_X88Y142        FDRE                                         r  V_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  mydcm1/inst/clkout1_buf/O
                         net (fo=39, routed)          1.595    23.574    vga_clk
    SLICE_X88Y142        FDRE                                         r  V_reg[7]/C
                         clock pessimism              0.560    24.134    
                         clock uncertainty           -0.087    24.047    
    SLICE_X88Y142        FDRE (Setup_fdre_C_R)       -0.524    23.523    V_reg[7]
  -------------------------------------------------------------------
                         required time                         23.523    
                         arrival time                          -3.851    
  -------------------------------------------------------------------
                         slack                                 19.672    

Slack (MET) :             19.675ns  (required time - arrival time)
  Source:                 h_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            h_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.714ns  (logic 1.142ns (24.225%)  route 3.572ns (75.775%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 23.572 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mydcm1/inst/clkout1_buf/O
                         net (fo=39, routed)          1.713    -0.827    vga_clk
    SLICE_X84Y141        FDRE                                         r  h_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y141        FDRE (Prop_fdre_C_Q)         0.518    -0.309 r  h_reg[2]/Q
                         net (fo=7, routed)           1.131     0.822    h_reg_n_0_[2]
    SLICE_X84Y140        LUT5 (Prop_lut5_I0_O)        0.152     0.974 f  h[10]_i_6/O
                         net (fo=7, routed)           1.081     2.054    h[10]_i_6_n_0
    SLICE_X85Y141        LUT3 (Prop_lut3_I0_O)        0.348     2.402 r  h[10]_i_4/O
                         net (fo=3, routed)           0.822     3.224    h[10]_i_4_n_0
    SLICE_X85Y140        LUT2 (Prop_lut2_I0_O)        0.124     3.348 r  h[10]_i_1/O
                         net (fo=11, routed)          0.539     3.887    h[10]_i_1_n_0
    SLICE_X84Y141        FDRE                                         r  h_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  mydcm1/inst/clkout1_buf/O
                         net (fo=39, routed)          1.593    23.572    vga_clk
    SLICE_X84Y141        FDRE                                         r  h_reg[2]/C
                         clock pessimism              0.601    24.173    
                         clock uncertainty           -0.087    24.086    
    SLICE_X84Y141        FDRE (Setup_fdre_C_R)       -0.524    23.562    h_reg[2]
  -------------------------------------------------------------------
                         required time                         23.562    
                         arrival time                          -3.887    
  -------------------------------------------------------------------
                         slack                                 19.675    

Slack (MET) :             19.675ns  (required time - arrival time)
  Source:                 h_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            h_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.714ns  (logic 1.142ns (24.225%)  route 3.572ns (75.775%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 23.572 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mydcm1/inst/clkout1_buf/O
                         net (fo=39, routed)          1.713    -0.827    vga_clk
    SLICE_X84Y141        FDRE                                         r  h_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y141        FDRE (Prop_fdre_C_Q)         0.518    -0.309 r  h_reg[2]/Q
                         net (fo=7, routed)           1.131     0.822    h_reg_n_0_[2]
    SLICE_X84Y140        LUT5 (Prop_lut5_I0_O)        0.152     0.974 f  h[10]_i_6/O
                         net (fo=7, routed)           1.081     2.054    h[10]_i_6_n_0
    SLICE_X85Y141        LUT3 (Prop_lut3_I0_O)        0.348     2.402 r  h[10]_i_4/O
                         net (fo=3, routed)           0.822     3.224    h[10]_i_4_n_0
    SLICE_X85Y140        LUT2 (Prop_lut2_I0_O)        0.124     3.348 r  h[10]_i_1/O
                         net (fo=11, routed)          0.539     3.887    h[10]_i_1_n_0
    SLICE_X84Y141        FDRE                                         r  h_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  mydcm1/inst/clkout1_buf/O
                         net (fo=39, routed)          1.593    23.572    vga_clk
    SLICE_X84Y141        FDRE                                         r  h_reg[3]/C
                         clock pessimism              0.601    24.173    
                         clock uncertainty           -0.087    24.086    
    SLICE_X84Y141        FDRE (Setup_fdre_C_R)       -0.524    23.562    h_reg[3]
  -------------------------------------------------------------------
                         required time                         23.562    
                         arrival time                          -3.887    
  -------------------------------------------------------------------
                         slack                                 19.675    

Slack (MET) :             19.675ns  (required time - arrival time)
  Source:                 h_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            h_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.714ns  (logic 1.142ns (24.225%)  route 3.572ns (75.775%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 23.572 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mydcm1/inst/clkout1_buf/O
                         net (fo=39, routed)          1.713    -0.827    vga_clk
    SLICE_X84Y141        FDRE                                         r  h_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y141        FDRE (Prop_fdre_C_Q)         0.518    -0.309 r  h_reg[2]/Q
                         net (fo=7, routed)           1.131     0.822    h_reg_n_0_[2]
    SLICE_X84Y140        LUT5 (Prop_lut5_I0_O)        0.152     0.974 f  h[10]_i_6/O
                         net (fo=7, routed)           1.081     2.054    h[10]_i_6_n_0
    SLICE_X85Y141        LUT3 (Prop_lut3_I0_O)        0.348     2.402 r  h[10]_i_4/O
                         net (fo=3, routed)           0.822     3.224    h[10]_i_4_n_0
    SLICE_X85Y140        LUT2 (Prop_lut2_I0_O)        0.124     3.348 r  h[10]_i_1/O
                         net (fo=11, routed)          0.539     3.887    h[10]_i_1_n_0
    SLICE_X84Y141        FDRE                                         r  h_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  mydcm1/inst/clkout1_buf/O
                         net (fo=39, routed)          1.593    23.572    vga_clk
    SLICE_X84Y141        FDRE                                         r  h_reg[9]/C
                         clock pessimism              0.601    24.173    
                         clock uncertainty           -0.087    24.086    
    SLICE_X84Y141        FDRE (Setup_fdre_C_R)       -0.524    23.562    h_reg[9]
  -------------------------------------------------------------------
                         required time                         23.562    
                         arrival time                          -3.887    
  -------------------------------------------------------------------
                         slack                                 19.675    

Slack (MET) :             19.726ns  (required time - arrival time)
  Source:                 h_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            V_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.719ns  (logic 1.142ns (24.203%)  route 3.577ns (75.797%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 23.574 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mydcm1/inst/clkout1_buf/O
                         net (fo=39, routed)          1.713    -0.827    vga_clk
    SLICE_X84Y141        FDRE                                         r  h_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y141        FDRE (Prop_fdre_C_Q)         0.518    -0.309 r  h_reg[2]/Q
                         net (fo=7, routed)           1.131     0.822    h_reg_n_0_[2]
    SLICE_X84Y140        LUT5 (Prop_lut5_I0_O)        0.152     0.974 f  h[10]_i_6/O
                         net (fo=7, routed)           1.081     2.054    h[10]_i_6_n_0
    SLICE_X85Y141        LUT3 (Prop_lut3_I0_O)        0.348     2.402 r  h[10]_i_4/O
                         net (fo=3, routed)           0.826     3.229    h[10]_i_4_n_0
    SLICE_X86Y141        LUT6 (Prop_lut6_I4_O)        0.124     3.353 r  V[9]_i_1/O
                         net (fo=10, routed)          0.538     3.891    V[9]_i_1_n_0
    SLICE_X86Y142        FDRE                                         r  V_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  mydcm1/inst/clkout1_buf/O
                         net (fo=39, routed)          1.595    23.574    vga_clk
    SLICE_X86Y142        FDRE                                         r  V_reg[1]/C
                         clock pessimism              0.560    24.134    
                         clock uncertainty           -0.087    24.047    
    SLICE_X86Y142        FDRE (Setup_fdre_C_R)       -0.429    23.618    V_reg[1]
  -------------------------------------------------------------------
                         required time                         23.618    
                         arrival time                          -3.891    
  -------------------------------------------------------------------
                         slack                                 19.726    

Slack (MET) :             19.726ns  (required time - arrival time)
  Source:                 h_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            V_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.719ns  (logic 1.142ns (24.203%)  route 3.577ns (75.797%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 23.574 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mydcm1/inst/clkout1_buf/O
                         net (fo=39, routed)          1.713    -0.827    vga_clk
    SLICE_X84Y141        FDRE                                         r  h_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y141        FDRE (Prop_fdre_C_Q)         0.518    -0.309 r  h_reg[2]/Q
                         net (fo=7, routed)           1.131     0.822    h_reg_n_0_[2]
    SLICE_X84Y140        LUT5 (Prop_lut5_I0_O)        0.152     0.974 f  h[10]_i_6/O
                         net (fo=7, routed)           1.081     2.054    h[10]_i_6_n_0
    SLICE_X85Y141        LUT3 (Prop_lut3_I0_O)        0.348     2.402 r  h[10]_i_4/O
                         net (fo=3, routed)           0.826     3.229    h[10]_i_4_n_0
    SLICE_X86Y141        LUT6 (Prop_lut6_I4_O)        0.124     3.353 r  V[9]_i_1/O
                         net (fo=10, routed)          0.538     3.891    V[9]_i_1_n_0
    SLICE_X86Y142        FDRE                                         r  V_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  mydcm1/inst/clkout1_buf/O
                         net (fo=39, routed)          1.595    23.574    vga_clk
    SLICE_X86Y142        FDRE                                         r  V_reg[8]/C
                         clock pessimism              0.560    24.134    
                         clock uncertainty           -0.087    24.047    
    SLICE_X86Y142        FDRE (Setup_fdre_C_R)       -0.429    23.618    V_reg[8]
  -------------------------------------------------------------------
                         required time                         23.618    
                         arrival time                          -3.891    
  -------------------------------------------------------------------
                         slack                                 19.726    

Slack (MET) :             19.779ns  (required time - arrival time)
  Source:                 h_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            h_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.584ns  (logic 1.142ns (24.914%)  route 3.442ns (75.086%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 23.571 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mydcm1/inst/clkout1_buf/O
                         net (fo=39, routed)          1.713    -0.827    vga_clk
    SLICE_X84Y141        FDRE                                         r  h_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y141        FDRE (Prop_fdre_C_Q)         0.518    -0.309 r  h_reg[2]/Q
                         net (fo=7, routed)           1.131     0.822    h_reg_n_0_[2]
    SLICE_X84Y140        LUT5 (Prop_lut5_I0_O)        0.152     0.974 f  h[10]_i_6/O
                         net (fo=7, routed)           1.081     2.054    h[10]_i_6_n_0
    SLICE_X85Y141        LUT3 (Prop_lut3_I0_O)        0.348     2.402 r  h[10]_i_4/O
                         net (fo=3, routed)           0.822     3.224    h[10]_i_4_n_0
    SLICE_X85Y140        LUT2 (Prop_lut2_I0_O)        0.124     3.348 r  h[10]_i_1/O
                         net (fo=11, routed)          0.409     3.757    h[10]_i_1_n_0
    SLICE_X84Y140        FDRE                                         r  h_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  mydcm1/inst/clkout1_buf/O
                         net (fo=39, routed)          1.592    23.571    vga_clk
    SLICE_X84Y140        FDRE                                         r  h_reg[1]/C
                         clock pessimism              0.576    24.147    
                         clock uncertainty           -0.087    24.060    
    SLICE_X84Y140        FDRE (Setup_fdre_C_R)       -0.524    23.536    h_reg[1]
  -------------------------------------------------------------------
                         required time                         23.536    
                         arrival time                          -3.757    
  -------------------------------------------------------------------
                         slack                                 19.779    

Slack (MET) :             19.779ns  (required time - arrival time)
  Source:                 h_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            h_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.584ns  (logic 1.142ns (24.914%)  route 3.442ns (75.086%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 23.571 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mydcm1/inst/clkout1_buf/O
                         net (fo=39, routed)          1.713    -0.827    vga_clk
    SLICE_X84Y141        FDRE                                         r  h_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y141        FDRE (Prop_fdre_C_Q)         0.518    -0.309 r  h_reg[2]/Q
                         net (fo=7, routed)           1.131     0.822    h_reg_n_0_[2]
    SLICE_X84Y140        LUT5 (Prop_lut5_I0_O)        0.152     0.974 f  h[10]_i_6/O
                         net (fo=7, routed)           1.081     2.054    h[10]_i_6_n_0
    SLICE_X85Y141        LUT3 (Prop_lut3_I0_O)        0.348     2.402 r  h[10]_i_4/O
                         net (fo=3, routed)           0.822     3.224    h[10]_i_4_n_0
    SLICE_X85Y140        LUT2 (Prop_lut2_I0_O)        0.124     3.348 r  h[10]_i_1/O
                         net (fo=11, routed)          0.409     3.757    h[10]_i_1_n_0
    SLICE_X84Y140        FDRE                                         r  h_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  mydcm1/inst/clkout1_buf/O
                         net (fo=39, routed)          1.592    23.571    vga_clk
    SLICE_X84Y140        FDRE                                         r  h_reg[4]/C
                         clock pessimism              0.576    24.147    
                         clock uncertainty           -0.087    24.060    
    SLICE_X84Y140        FDRE (Setup_fdre_C_R)       -0.524    23.536    h_reg[4]
  -------------------------------------------------------------------
                         required time                         23.536    
                         arrival time                          -3.757    
  -------------------------------------------------------------------
                         slack                                 19.779    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 V_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            V_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.189ns (60.679%)  route 0.122ns (39.321%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mydcm1/inst/clkout1_buf/O
                         net (fo=39, routed)          0.600    -0.564    vga_clk
    SLICE_X89Y141        FDRE                                         r  V_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y141        FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  V_reg[0]/Q
                         net (fo=11, routed)          0.122    -0.301    V_reg_n_0_[0]
    SLICE_X88Y141        LUT4 (Prop_lut4_I1_O)        0.048    -0.253 r  V[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.253    plusOp__0[3]
    SLICE_X88Y141        FDRE                                         r  V_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mydcm1/inst/clkout1_buf/O
                         net (fo=39, routed)          0.871    -0.801    vga_clk
    SLICE_X88Y141        FDRE                                         r  V_reg[3]/C
                         clock pessimism              0.250    -0.551    
    SLICE_X88Y141        FDRE (Hold_fdre_C_D)         0.131    -0.420    V_reg[3]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 V_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            V_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.296%)  route 0.122ns (39.704%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mydcm1/inst/clkout1_buf/O
                         net (fo=39, routed)          0.600    -0.564    vga_clk
    SLICE_X89Y141        FDRE                                         r  V_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y141        FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  V_reg[0]/Q
                         net (fo=11, routed)          0.122    -0.301    V_reg_n_0_[0]
    SLICE_X88Y141        LUT3 (Prop_lut3_I1_O)        0.045    -0.256 r  V[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.256    V[2]_i_1_n_0
    SLICE_X88Y141        FDRE                                         r  V_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mydcm1/inst/clkout1_buf/O
                         net (fo=39, routed)          0.871    -0.801    vga_clk
    SLICE_X88Y141        FDRE                                         r  V_reg[2]/C
                         clock pessimism              0.250    -0.551    
    SLICE_X88Y141        FDRE (Hold_fdre_C_D)         0.120    -0.431    V_reg[2]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 V_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            V_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.524%)  route 0.126ns (40.476%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mydcm1/inst/clkout1_buf/O
                         net (fo=39, routed)          0.600    -0.564    vga_clk
    SLICE_X89Y141        FDRE                                         r  V_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y141        FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  V_reg[0]/Q
                         net (fo=11, routed)          0.126    -0.297    V_reg_n_0_[0]
    SLICE_X88Y141        LUT6 (Prop_lut6_I1_O)        0.045    -0.252 r  V[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.252    plusOp__0[5]
    SLICE_X88Y141        FDRE                                         r  V_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mydcm1/inst/clkout1_buf/O
                         net (fo=39, routed)          0.871    -0.801    vga_clk
    SLICE_X88Y141        FDRE                                         r  V_reg[5]/C
                         clock pessimism              0.250    -0.551    
    SLICE_X88Y141        FDRE (Hold_fdre_C_D)         0.121    -0.430    V_reg[5]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 h_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            h_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.209ns (58.681%)  route 0.147ns (41.319%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mydcm1/inst/clkout1_buf/O
                         net (fo=39, routed)          0.599    -0.565    vga_clk
    SLICE_X84Y140        FDRE                                         r  h_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y140        FDRE (Prop_fdre_C_Q)         0.164    -0.401 r  h_reg[1]/Q
                         net (fo=8, routed)           0.147    -0.254    h_reg_n_0_[1]
    SLICE_X84Y140        LUT6 (Prop_lut6_I4_O)        0.045    -0.209 r  h[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.209    h[5]_i_1_n_0
    SLICE_X84Y140        FDRE                                         r  h_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mydcm1/inst/clkout1_buf/O
                         net (fo=39, routed)          0.871    -0.802    vga_clk
    SLICE_X84Y140        FDRE                                         r  h_reg[5]/C
                         clock pessimism              0.237    -0.565    
    SLICE_X84Y140        FDRE (Hold_fdre_C_D)         0.121    -0.444    h_reg[5]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 h_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            h_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.209ns (56.104%)  route 0.164ns (43.896%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mydcm1/inst/clkout1_buf/O
                         net (fo=39, routed)          0.599    -0.565    vga_clk
    SLICE_X84Y140        FDRE                                         r  h_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y140        FDRE (Prop_fdre_C_Q)         0.164    -0.401 r  h_reg[5]/Q
                         net (fo=10, routed)          0.164    -0.238    p_0_in[1]
    SLICE_X84Y141        LUT6 (Prop_lut6_I2_O)        0.045    -0.193 r  h[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.193    plusOp[9]
    SLICE_X84Y141        FDRE                                         r  h_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mydcm1/inst/clkout1_buf/O
                         net (fo=39, routed)          0.871    -0.802    vga_clk
    SLICE_X84Y141        FDRE                                         r  h_reg[9]/C
                         clock pessimism              0.253    -0.549    
    SLICE_X84Y141        FDRE (Hold_fdre_C_D)         0.121    -0.428    h_reg[9]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 h_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hs_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.209ns (57.100%)  route 0.157ns (42.900%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mydcm1/inst/clkout1_buf/O
                         net (fo=39, routed)          0.599    -0.565    vga_clk
    SLICE_X84Y141        FDRE                                         r  h_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y141        FDRE (Prop_fdre_C_Q)         0.164    -0.401 f  h_reg[9]/Q
                         net (fo=6, routed)           0.157    -0.244    h_reg[9]
    SLICE_X87Y141        LUT4 (Prop_lut4_I2_O)        0.045    -0.199 r  hs_i_1/O
                         net (fo=1, routed)           0.000    -0.199    hs_i_1_n_0
    SLICE_X87Y141        FDRE                                         r  hs_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mydcm1/inst/clkout1_buf/O
                         net (fo=39, routed)          0.871    -0.801    vga_clk
    SLICE_X87Y141        FDRE                                         r  hs_reg/C
                         clock pessimism              0.275    -0.526    
    SLICE_X87Y141        FDRE (Hold_fdre_C_D)         0.091    -0.435    hs_reg
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 h_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            h_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mydcm1/inst/clkout1_buf/O
                         net (fo=39, routed)          0.599    -0.565    vga_clk
    SLICE_X84Y141        FDRE                                         r  h_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y141        FDRE (Prop_fdre_C_Q)         0.164    -0.401 r  h_reg[2]/Q
                         net (fo=7, routed)           0.175    -0.226    h_reg_n_0_[2]
    SLICE_X84Y141        LUT4 (Prop_lut4_I2_O)        0.043    -0.183 r  h[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.183    plusOp[3]
    SLICE_X84Y141        FDRE                                         r  h_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mydcm1/inst/clkout1_buf/O
                         net (fo=39, routed)          0.871    -0.802    vga_clk
    SLICE_X84Y141        FDRE                                         r  h_reg[3]/C
                         clock pessimism              0.237    -0.565    
    SLICE_X84Y141        FDRE (Hold_fdre_C_D)         0.131    -0.434    h_reg[3]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 h_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            h_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mydcm1/inst/clkout1_buf/O
                         net (fo=39, routed)          0.599    -0.565    vga_clk
    SLICE_X84Y141        FDRE                                         r  h_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y141        FDRE (Prop_fdre_C_Q)         0.164    -0.401 r  h_reg[2]/Q
                         net (fo=7, routed)           0.175    -0.226    h_reg_n_0_[2]
    SLICE_X84Y141        LUT3 (Prop_lut3_I0_O)        0.045    -0.181 r  h[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.181    plusOp[2]
    SLICE_X84Y141        FDRE                                         r  h_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mydcm1/inst/clkout1_buf/O
                         net (fo=39, routed)          0.871    -0.802    vga_clk
    SLICE_X84Y141        FDRE                                         r  h_reg[2]/C
                         clock pessimism              0.237    -0.565    
    SLICE_X84Y141        FDRE (Hold_fdre_C_D)         0.120    -0.445    h_reg[2]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 V_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            g_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.209ns (53.151%)  route 0.184ns (46.849%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mydcm1/inst/clkout1_buf/O
                         net (fo=39, routed)          0.600    -0.564    vga_clk
    SLICE_X88Y142        FDRE                                         r  V_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y142        FDRE (Prop_fdre_C_Q)         0.164    -0.400 r  V_reg[6]/Q
                         net (fo=10, routed)          0.184    -0.216    p_1_in[2]
    SLICE_X85Y142        LUT4 (Prop_lut4_I3_O)        0.045    -0.171 r  g[2]_i_2/O
                         net (fo=1, routed)           0.000    -0.171    g[2]_i_2_n_0
    SLICE_X85Y142        FDRE                                         r  g_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mydcm1/inst/clkout1_buf/O
                         net (fo=39, routed)          0.871    -0.802    vga_clk
    SLICE_X85Y142        FDRE                                         r  g_reg[2]/C
                         clock pessimism              0.275    -0.527    
    SLICE_X85Y142        FDRE (Hold_fdre_C_D)         0.091    -0.436    g_reg[2]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 reset_l_tmp_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            reset_l_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.164ns (48.174%)  route 0.176ns (51.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mydcm1/inst/clkout1_buf/O
                         net (fo=39, routed)          0.600    -0.564    vga_clk
    SLICE_X84Y143        FDRE                                         r  reset_l_tmp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y143        FDRE (Prop_fdre_C_Q)         0.164    -0.400 r  reset_l_tmp_reg/Q
                         net (fo=1, routed)           0.176    -0.224    reset_l_tmp
    SLICE_X84Y143        FDRE                                         r  reset_l_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mydcm1/inst/clkout1_buf/O
                         net (fo=39, routed)          0.871    -0.801    vga_clk
    SLICE_X84Y143        FDRE                                         r  reset_l_sync_reg/C
                         clock pessimism              0.237    -0.564    
    SLICE_X84Y143        FDRE (Hold_fdre_C_D)         0.059    -0.505    reset_l_sync_reg
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.281    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { mydcm1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         25.000      22.845     BUFGCTRL_X0Y16   mydcm1/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         25.000      23.751     MMCME2_ADV_X1Y2  mydcm1/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X89Y141    V_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X86Y142    V_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X88Y141    V_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X88Y141    V_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X88Y142    V_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X88Y141    V_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X88Y142    V_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X88Y142    V_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y2  mydcm1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X89Y141    V_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X86Y142    V_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X88Y141    V_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X88Y141    V_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X88Y142    V_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X88Y141    V_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X88Y142    V_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X88Y142    V_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X86Y142    V_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X88Y141    V_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X89Y141    V_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X86Y142    V_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X88Y141    V_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X88Y141    V_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X88Y142    V_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X88Y141    V_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X88Y142    V_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X88Y142    V_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X86Y142    V_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X88Y141    V_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mydcm1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   mydcm1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  mydcm1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  mydcm1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  mydcm1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  mydcm1/inst/mmcm_adv_inst/CLKFBOUT



