
Recieve_test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000414c  080000bc  080000bc  000100bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000178  08004208  08004208  00014208  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004380  08004380  00020078  2**0
                  CONTENTS
  4 .ARM          00000000  08004380  08004380  00020078  2**0
                  CONTENTS
  5 .preinit_array 00000000  08004380  08004380  00020078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004380  08004380  00014380  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004384  08004384  00014384  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  20000000  08004388  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000664  20000078  08004400  00020078  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200006dc  08004400  000206dc  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000aab4  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000016f8  00000000  00000000  0002ab54  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000c40  00000000  00000000  0002c250  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000ba8  00000000  00000000  0002ce90  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0001b897  00000000  00000000  0002da38  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00009761  00000000  00000000  000492cf  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000aa4f3  00000000  00000000  00052a30  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000fcf23  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002f40  00000000  00000000  000fcfa0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	; (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	; (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	; (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	20000078 	.word	0x20000078
 80000dc:	00000000 	.word	0x00000000
 80000e0:	080041f0 	.word	0x080041f0

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	; (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	; (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	; (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			; (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	2000007c 	.word	0x2000007c
 8000100:	080041f0 	.word	0x080041f0

08000104 <__udivsi3>:
 8000104:	2200      	movs	r2, #0
 8000106:	0843      	lsrs	r3, r0, #1
 8000108:	428b      	cmp	r3, r1
 800010a:	d374      	bcc.n	80001f6 <__udivsi3+0xf2>
 800010c:	0903      	lsrs	r3, r0, #4
 800010e:	428b      	cmp	r3, r1
 8000110:	d35f      	bcc.n	80001d2 <__udivsi3+0xce>
 8000112:	0a03      	lsrs	r3, r0, #8
 8000114:	428b      	cmp	r3, r1
 8000116:	d344      	bcc.n	80001a2 <__udivsi3+0x9e>
 8000118:	0b03      	lsrs	r3, r0, #12
 800011a:	428b      	cmp	r3, r1
 800011c:	d328      	bcc.n	8000170 <__udivsi3+0x6c>
 800011e:	0c03      	lsrs	r3, r0, #16
 8000120:	428b      	cmp	r3, r1
 8000122:	d30d      	bcc.n	8000140 <__udivsi3+0x3c>
 8000124:	22ff      	movs	r2, #255	; 0xff
 8000126:	0209      	lsls	r1, r1, #8
 8000128:	ba12      	rev	r2, r2
 800012a:	0c03      	lsrs	r3, r0, #16
 800012c:	428b      	cmp	r3, r1
 800012e:	d302      	bcc.n	8000136 <__udivsi3+0x32>
 8000130:	1212      	asrs	r2, r2, #8
 8000132:	0209      	lsls	r1, r1, #8
 8000134:	d065      	beq.n	8000202 <__udivsi3+0xfe>
 8000136:	0b03      	lsrs	r3, r0, #12
 8000138:	428b      	cmp	r3, r1
 800013a:	d319      	bcc.n	8000170 <__udivsi3+0x6c>
 800013c:	e000      	b.n	8000140 <__udivsi3+0x3c>
 800013e:	0a09      	lsrs	r1, r1, #8
 8000140:	0bc3      	lsrs	r3, r0, #15
 8000142:	428b      	cmp	r3, r1
 8000144:	d301      	bcc.n	800014a <__udivsi3+0x46>
 8000146:	03cb      	lsls	r3, r1, #15
 8000148:	1ac0      	subs	r0, r0, r3
 800014a:	4152      	adcs	r2, r2
 800014c:	0b83      	lsrs	r3, r0, #14
 800014e:	428b      	cmp	r3, r1
 8000150:	d301      	bcc.n	8000156 <__udivsi3+0x52>
 8000152:	038b      	lsls	r3, r1, #14
 8000154:	1ac0      	subs	r0, r0, r3
 8000156:	4152      	adcs	r2, r2
 8000158:	0b43      	lsrs	r3, r0, #13
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x5e>
 800015e:	034b      	lsls	r3, r1, #13
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b03      	lsrs	r3, r0, #12
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x6a>
 800016a:	030b      	lsls	r3, r1, #12
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0ac3      	lsrs	r3, r0, #11
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x76>
 8000176:	02cb      	lsls	r3, r1, #11
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0a83      	lsrs	r3, r0, #10
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x82>
 8000182:	028b      	lsls	r3, r1, #10
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0a43      	lsrs	r3, r0, #9
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x8e>
 800018e:	024b      	lsls	r3, r1, #9
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a03      	lsrs	r3, r0, #8
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x9a>
 800019a:	020b      	lsls	r3, r1, #8
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	d2cd      	bcs.n	800013e <__udivsi3+0x3a>
 80001a2:	09c3      	lsrs	r3, r0, #7
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d301      	bcc.n	80001ac <__udivsi3+0xa8>
 80001a8:	01cb      	lsls	r3, r1, #7
 80001aa:	1ac0      	subs	r0, r0, r3
 80001ac:	4152      	adcs	r2, r2
 80001ae:	0983      	lsrs	r3, r0, #6
 80001b0:	428b      	cmp	r3, r1
 80001b2:	d301      	bcc.n	80001b8 <__udivsi3+0xb4>
 80001b4:	018b      	lsls	r3, r1, #6
 80001b6:	1ac0      	subs	r0, r0, r3
 80001b8:	4152      	adcs	r2, r2
 80001ba:	0943      	lsrs	r3, r0, #5
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xc0>
 80001c0:	014b      	lsls	r3, r1, #5
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0903      	lsrs	r3, r0, #4
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xcc>
 80001cc:	010b      	lsls	r3, r1, #4
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	08c3      	lsrs	r3, r0, #3
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xd8>
 80001d8:	00cb      	lsls	r3, r1, #3
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0883      	lsrs	r3, r0, #2
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xe4>
 80001e4:	008b      	lsls	r3, r1, #2
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0843      	lsrs	r3, r0, #1
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xf0>
 80001f0:	004b      	lsls	r3, r1, #1
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	1a41      	subs	r1, r0, r1
 80001f8:	d200      	bcs.n	80001fc <__udivsi3+0xf8>
 80001fa:	4601      	mov	r1, r0
 80001fc:	4152      	adcs	r2, r2
 80001fe:	4610      	mov	r0, r2
 8000200:	4770      	bx	lr
 8000202:	e7ff      	b.n	8000204 <__udivsi3+0x100>
 8000204:	b501      	push	{r0, lr}
 8000206:	2000      	movs	r0, #0
 8000208:	f000 f806 	bl	8000218 <__aeabi_idiv0>
 800020c:	bd02      	pop	{r1, pc}
 800020e:	46c0      	nop			; (mov r8, r8)

08000210 <__aeabi_uidivmod>:
 8000210:	2900      	cmp	r1, #0
 8000212:	d0f7      	beq.n	8000204 <__udivsi3+0x100>
 8000214:	e776      	b.n	8000104 <__udivsi3>
 8000216:	4770      	bx	lr

08000218 <__aeabi_idiv0>:
 8000218:	4770      	bx	lr
 800021a:	46c0      	nop			; (mov r8, r8)

0800021c <CS_Select>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

// Select CS
void CS_Select()  {
 800021c:	b580      	push	{r7, lr}
 800021e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin,GPIO_PIN_RESET);
 8000220:	4b04      	ldr	r3, [pc, #16]	; (8000234 <CS_Select+0x18>)
 8000222:	2200      	movs	r2, #0
 8000224:	2140      	movs	r1, #64	; 0x40
 8000226:	0018      	movs	r0, r3
 8000228:	f001 f8d7 	bl	80013da <HAL_GPIO_WritePin>
}
 800022c:	46c0      	nop			; (mov r8, r8)
 800022e:	46bd      	mov	sp, r7
 8000230:	bd80      	pop	{r7, pc}
 8000232:	46c0      	nop			; (mov r8, r8)
 8000234:	48000400 	.word	0x48000400

08000238 <CS_Deselect>:


// Deselect CS
void CS_Deselect()  {
 8000238:	b580      	push	{r7, lr}
 800023a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin,GPIO_PIN_SET);
 800023c:	4b04      	ldr	r3, [pc, #16]	; (8000250 <CS_Deselect+0x18>)
 800023e:	2201      	movs	r2, #1
 8000240:	2140      	movs	r1, #64	; 0x40
 8000242:	0018      	movs	r0, r3
 8000244:	f001 f8c9 	bl	80013da <HAL_GPIO_WritePin>
}
 8000248:	46c0      	nop			; (mov r8, r8)
 800024a:	46bd      	mov	sp, r7
 800024c:	bd80      	pop	{r7, pc}
 800024e:	46c0      	nop			; (mov r8, r8)
 8000250:	48000400 	.word	0x48000400

08000254 <wait_Miso>:

// Waits until MISO goes low
void wait_Miso() {
 8000254:	b580      	push	{r7, lr}
 8000256:	af00      	add	r7, sp, #0
	while(HAL_GPIO_ReadPin(GPIOA,GPIO_PIN_6)>0){
 8000258:	46c0      	nop			; (mov r8, r8)
 800025a:	2390      	movs	r3, #144	; 0x90
 800025c:	05db      	lsls	r3, r3, #23
 800025e:	2140      	movs	r1, #64	; 0x40
 8000260:	0018      	movs	r0, r3
 8000262:	f001 f89d 	bl	80013a0 <HAL_GPIO_ReadPin>
 8000266:	1e03      	subs	r3, r0, #0
 8000268:	d1f7      	bne.n	800025a <wait_Miso+0x6>

	}
}
 800026a:	46c0      	nop			; (mov r8, r8)
 800026c:	46bd      	mov	sp, r7
 800026e:	bd80      	pop	{r7, pc}

08000270 <writeReg>:

//Write to register
void writeReg(uint8_t regAddr, uint8_t value)
{
 8000270:	b580      	push	{r7, lr}
 8000272:	b082      	sub	sp, #8
 8000274:	af00      	add	r7, sp, #0
 8000276:	0002      	movs	r2, r0
 8000278:	1dfb      	adds	r3, r7, #7
 800027a:	701a      	strb	r2, [r3, #0]
 800027c:	1dbb      	adds	r3, r7, #6
 800027e:	1c0a      	adds	r2, r1, #0
 8000280:	701a      	strb	r2, [r3, #0]
  CS_Select();                     									   // Select CS
 8000282:	f7ff ffcb 	bl	800021c <CS_Select>
  wait_Miso();                          							   // Wait until MISO goes low
 8000286:	f7ff ffe5 	bl	8000254 <wait_Miso>
  HAL_SPI_Transmit(&hspi1, (uint8_t*)&regAddr, 1, 100);                // Send register address
 800028a:	1df9      	adds	r1, r7, #7
 800028c:	4808      	ldr	r0, [pc, #32]	; (80002b0 <writeReg+0x40>)
 800028e:	2364      	movs	r3, #100	; 0x64
 8000290:	2201      	movs	r2, #1
 8000292:	f001 ffaf 	bl	80021f4 <HAL_SPI_Transmit>
  HAL_SPI_Transmit(&hspi1, (uint8_t*)&value, 1, 100);                  // Send value
 8000296:	1db9      	adds	r1, r7, #6
 8000298:	4805      	ldr	r0, [pc, #20]	; (80002b0 <writeReg+0x40>)
 800029a:	2364      	movs	r3, #100	; 0x64
 800029c:	2201      	movs	r2, #1
 800029e:	f001 ffa9 	bl	80021f4 <HAL_SPI_Transmit>
  CS_Deselect();                    	   							   // Deselect CC1101
 80002a2:	f7ff ffc9 	bl	8000238 <CS_Deselect>
}
 80002a6:	46c0      	nop			; (mov r8, r8)
 80002a8:	46bd      	mov	sp, r7
 80002aa:	b002      	add	sp, #8
 80002ac:	bd80      	pop	{r7, pc}
 80002ae:	46c0      	nop			; (mov r8, r8)
 80002b0:	200001b4 	.word	0x200001b4

080002b4 <halRfWriteReg>:

// Write to register (ONLY USED FOR SETTING THE INTIAL SETTINGS. The name is "halRfWriteReg" so it matches with SMARTRF Studio
void halRfWriteReg(uint8_t setting, uint8_t value)
{
 80002b4:	b580      	push	{r7, lr}
 80002b6:	b082      	sub	sp, #8
 80002b8:	af00      	add	r7, sp, #0
 80002ba:	0002      	movs	r2, r0
 80002bc:	1dfb      	adds	r3, r7, #7
 80002be:	701a      	strb	r2, [r3, #0]
 80002c0:	1dbb      	adds	r3, r7, #6
 80002c2:	1c0a      	adds	r2, r1, #0
 80002c4:	701a      	strb	r2, [r3, #0]
	writeReg(setting, value);
 80002c6:	1dbb      	adds	r3, r7, #6
 80002c8:	781a      	ldrb	r2, [r3, #0]
 80002ca:	1dfb      	adds	r3, r7, #7
 80002cc:	781b      	ldrb	r3, [r3, #0]
 80002ce:	0011      	movs	r1, r2
 80002d0:	0018      	movs	r0, r3
 80002d2:	f7ff ffcd 	bl	8000270 <writeReg>
}
 80002d6:	46c0      	nop			; (mov r8, r8)
 80002d8:	46bd      	mov	sp, r7
 80002da:	b002      	add	sp, #8
 80002dc:	bd80      	pop	{r7, pc}
	...

080002e0 <command_strobe1>:

// Send command strobe (FIFO_BYTES_AVAILABLE CASE 1)
void command_strobe1(uint8_t cmd){
 80002e0:	b580      	push	{r7, lr}
 80002e2:	b082      	sub	sp, #8
 80002e4:	af00      	add	r7, sp, #0
 80002e6:	0002      	movs	r2, r0
 80002e8:	1dfb      	adds	r3, r7, #7
 80002ea:	701a      	strb	r2, [r3, #0]
    cmd = cmd | 0x00;                									// | 0x00 means that R/W=0(FIFO_BYTES_AVAILABLE means the TXFIFO when status byte has been sent)/ burst=0(strobe)
 80002ec:	1dfb      	adds	r3, r7, #7
 80002ee:	781a      	ldrb	r2, [r3, #0]
 80002f0:	1dfb      	adds	r3, r7, #7
 80002f2:	701a      	strb	r2, [r3, #0]
    CS_Select();            		 									// set the CS pin to LOW
 80002f4:	f7ff ff92 	bl	800021c <CS_Select>
    wait_Miso();                          								// Wait until MISO goes low
 80002f8:	f7ff ffac 	bl	8000254 <wait_Miso>
    HAL_SPI_Transmit(&hspi1, (uint8_t*)&cmd, 1, 100);                   // Send register address
 80002fc:	1df9      	adds	r1, r7, #7
 80002fe:	4805      	ldr	r0, [pc, #20]	; (8000314 <command_strobe1+0x34>)
 8000300:	2364      	movs	r3, #100	; 0x64
 8000302:	2201      	movs	r2, #1
 8000304:	f001 ff76 	bl	80021f4 <HAL_SPI_Transmit>
    CS_Deselect();
 8000308:	f7ff ff96 	bl	8000238 <CS_Deselect>
  }
 800030c:	46c0      	nop			; (mov r8, r8)
 800030e:	46bd      	mov	sp, r7
 8000310:	b002      	add	sp, #8
 8000312:	bd80      	pop	{r7, pc}
 8000314:	200001b4 	.word	0x200001b4

08000318 <readReg>:
		  HAL_SPI_Transmit(&hspi1, (uint8_t*)&element, 1, 100);                  // Send data
        }
    CS_Deselect();
}
// Read register
void readReg(uint8_t regAddr, uint8_t regType) {
 8000318:	b590      	push	{r4, r7, lr}
 800031a:	b085      	sub	sp, #20
 800031c:	af00      	add	r7, sp, #0
 800031e:	0002      	movs	r2, r0
 8000320:	1dfb      	adds	r3, r7, #7
 8000322:	701a      	strb	r2, [r3, #0]
 8000324:	1dbb      	adds	r3, r7, #6
 8000326:	1c0a      	adds	r2, r1, #0
 8000328:	701a      	strb	r2, [r3, #0]
    uint8_t addr;
    addr = regAddr | regType;			  								 // Bitwise and to get the right address
 800032a:	1dfa      	adds	r2, r7, #7
 800032c:	1dbb      	adds	r3, r7, #6
 800032e:	7812      	ldrb	r2, [r2, #0]
 8000330:	781b      	ldrb	r3, [r3, #0]
 8000332:	4313      	orrs	r3, r2
 8000334:	b2da      	uxtb	r2, r3
 8000336:	240f      	movs	r4, #15
 8000338:	193b      	adds	r3, r7, r4
 800033a:	701a      	strb	r2, [r3, #0]
    CS_Select();                										 // set the SS pin to LOW
 800033c:	f7ff ff6e 	bl	800021c <CS_Select>
    wait_Miso();                          								 // Wait until MISO goes low
 8000340:	f7ff ff88 	bl	8000254 <wait_Miso>
    HAL_SPI_Transmit(&hspi1, (uint8_t*)&addr, 1, 100);                   // Send register address
 8000344:	1939      	adds	r1, r7, r4
 8000346:	4808      	ldr	r0, [pc, #32]	; (8000368 <readReg+0x50>)
 8000348:	2364      	movs	r3, #100	; 0x64
 800034a:	2201      	movs	r2, #1
 800034c:	f001 ff52 	bl	80021f4 <HAL_SPI_Transmit>
    HAL_SPI_Receive(&hspi1, (uint8_t*)&SPI_BUFFER, 1, 100);            	 // Read result (need to send dummy message)
 8000350:	4906      	ldr	r1, [pc, #24]	; (800036c <readReg+0x54>)
 8000352:	4805      	ldr	r0, [pc, #20]	; (8000368 <readReg+0x50>)
 8000354:	2364      	movs	r3, #100	; 0x64
 8000356:	2201      	movs	r2, #1
 8000358:	f002 f8a4 	bl	80024a4 <HAL_SPI_Receive>
    CS_Deselect();                    							 		 // set the SS pin to HIGH
 800035c:	f7ff ff6c 	bl	8000238 <CS_Deselect>

}
 8000360:	46c0      	nop			; (mov r8, r8)
 8000362:	46bd      	mov	sp, r7
 8000364:	b005      	add	sp, #20
 8000366:	bd90      	pop	{r4, r7, pc}
 8000368:	200001b4 	.word	0x200001b4
 800036c:	200006cc 	.word	0x200006cc

08000370 <readRegBurst>:

void readRegBurst(int buffer[], uint8_t regAddr, uint8_t len)
{
 8000370:	b590      	push	{r4, r7, lr}
 8000372:	b085      	sub	sp, #20
 8000374:	af00      	add	r7, sp, #0
 8000376:	6078      	str	r0, [r7, #4]
 8000378:	0008      	movs	r0, r1
 800037a:	0011      	movs	r1, r2
 800037c:	1cfb      	adds	r3, r7, #3
 800037e:	1c02      	adds	r2, r0, #0
 8000380:	701a      	strb	r2, [r3, #0]
 8000382:	1cbb      	adds	r3, r7, #2
 8000384:	1c0a      	adds	r2, r1, #0
 8000386:	701a      	strb	r2, [r3, #0]
  uint8_t addr;
  int i;
  addr = regAddr | READ_BURST;
 8000388:	1cfb      	adds	r3, r7, #3
 800038a:	781b      	ldrb	r3, [r3, #0]
 800038c:	2240      	movs	r2, #64	; 0x40
 800038e:	4252      	negs	r2, r2
 8000390:	4313      	orrs	r3, r2
 8000392:	b2da      	uxtb	r2, r3
 8000394:	240b      	movs	r4, #11
 8000396:	193b      	adds	r3, r7, r4
 8000398:	701a      	strb	r2, [r3, #0]
  CS_Select();                      								   // Select CS
 800039a:	f7ff ff3f 	bl	800021c <CS_Select>
  wait_Miso();                          							   // Wait until MISO goes low
 800039e:	f7ff ff59 	bl	8000254 <wait_Miso>
  HAL_SPI_Transmit(&hspi1, (uint8_t*)&addr, 1, 100);                   // Send register address
 80003a2:	1939      	adds	r1, r7, r4
 80003a4:	480f      	ldr	r0, [pc, #60]	; (80003e4 <readRegBurst+0x74>)
 80003a6:	2364      	movs	r3, #100	; 0x64
 80003a8:	2201      	movs	r2, #1
 80003aa:	f001 ff23 	bl	80021f4 <HAL_SPI_Transmit>
  for (i = 0; i < len; ++i)
 80003ae:	2300      	movs	r3, #0
 80003b0:	60fb      	str	r3, [r7, #12]
 80003b2:	e00b      	b.n	80003cc <readRegBurst+0x5c>
  	  {
	  HAL_SPI_Receive(&hspi1, (uint8_t*)&buffer[i], 1, 100);   		   	   // Read data and store in buffer
 80003b4:	68fb      	ldr	r3, [r7, #12]
 80003b6:	009b      	lsls	r3, r3, #2
 80003b8:	687a      	ldr	r2, [r7, #4]
 80003ba:	18d1      	adds	r1, r2, r3
 80003bc:	4809      	ldr	r0, [pc, #36]	; (80003e4 <readRegBurst+0x74>)
 80003be:	2364      	movs	r3, #100	; 0x64
 80003c0:	2201      	movs	r2, #1
 80003c2:	f002 f86f 	bl	80024a4 <HAL_SPI_Receive>
  for (i = 0; i < len; ++i)
 80003c6:	68fb      	ldr	r3, [r7, #12]
 80003c8:	3301      	adds	r3, #1
 80003ca:	60fb      	str	r3, [r7, #12]
 80003cc:	1cbb      	adds	r3, r7, #2
 80003ce:	781b      	ldrb	r3, [r3, #0]
 80003d0:	68fa      	ldr	r2, [r7, #12]
 80003d2:	429a      	cmp	r2, r3
 80003d4:	dbee      	blt.n	80003b4 <readRegBurst+0x44>
  	  }
  CS_Deselect();                   									   // Deselect CS
 80003d6:	f7ff ff2f 	bl	8000238 <CS_Deselect>
}
 80003da:	46c0      	nop			; (mov r8, r8)
 80003dc:	46bd      	mov	sp, r7
 80003de:	b005      	add	sp, #20
 80003e0:	bd90      	pop	{r4, r7, pc}
 80003e2:	46c0      	nop			; (mov r8, r8)
 80003e4:	200001b4 	.word	0x200001b4

080003e8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80003e8:	b580      	push	{r7, lr}
 80003ea:	b082      	sub	sp, #8
 80003ec:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80003ee:	f000 fd1d 	bl	8000e2c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80003f2:	f000 f9cf 	bl	8000794 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80003f6:	f000 fac5 	bl	8000984 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80003fa:	f000 fa93 	bl	8000924 <MX_USART2_UART_Init>
  MX_SPI1_Init();
 80003fe:	f000 fa2b 	bl	8000858 <MX_SPI1_Init>
  MX_TIM16_Init();
 8000402:	f000 fa67 	bl	80008d4 <MX_TIM16_Init>
  /* USER CODE BEGIN 2 */
  CS_Deselect();
 8000406:	f7ff ff17 	bl	8000238 <CS_Deselect>
  sprintf(MSG, "Serial Monitor Engaged\r\n");
 800040a:	4ad1      	ldr	r2, [pc, #836]	; (8000750 <main+0x368>)
 800040c:	4bd1      	ldr	r3, [pc, #836]	; (8000754 <main+0x36c>)
 800040e:	0010      	movs	r0, r2
 8000410:	0019      	movs	r1, r3
 8000412:	2319      	movs	r3, #25
 8000414:	001a      	movs	r2, r3
 8000416:	f003 facb 	bl	80039b0 <memcpy>
  HAL_UART_Transmit(&huart2, MSG, sizeof(MSG), 100);
 800041a:	23fa      	movs	r3, #250	; 0xfa
 800041c:	009a      	lsls	r2, r3, #2
 800041e:	49cc      	ldr	r1, [pc, #816]	; (8000750 <main+0x368>)
 8000420:	48cd      	ldr	r0, [pc, #820]	; (8000758 <main+0x370>)
 8000422:	2364      	movs	r3, #100	; 0x64
 8000424:	f002 fe94 	bl	8003150 <HAL_UART_Transmit>
  memset(MSG, 0, sizeof (MSG));
 8000428:	23fa      	movs	r3, #250	; 0xfa
 800042a:	009a      	lsls	r2, r3, #2
 800042c:	4bc8      	ldr	r3, [pc, #800]	; (8000750 <main+0x368>)
 800042e:	2100      	movs	r1, #0
 8000430:	0018      	movs	r0, r3
 8000432:	f003 fac6 	bl	80039c2 <memset>

  readReg(MARCSTATE, STATUS_REGISTER);
 8000436:	21c0      	movs	r1, #192	; 0xc0
 8000438:	2035      	movs	r0, #53	; 0x35
 800043a:	f7ff ff6d 	bl	8000318 <readReg>

  sprintf(MSG,"Tranceiver_state: %i\r\n", (unsigned int)SPI_BUFFER[0]);
 800043e:	4bc7      	ldr	r3, [pc, #796]	; (800075c <main+0x374>)
 8000440:	781b      	ldrb	r3, [r3, #0]
 8000442:	001a      	movs	r2, r3
 8000444:	49c6      	ldr	r1, [pc, #792]	; (8000760 <main+0x378>)
 8000446:	4bc2      	ldr	r3, [pc, #776]	; (8000750 <main+0x368>)
 8000448:	0018      	movs	r0, r3
 800044a:	f003 fac3 	bl	80039d4 <siprintf>
  HAL_UART_Transmit(&huart2, MSG, sizeof(MSG), 100);
 800044e:	23fa      	movs	r3, #250	; 0xfa
 8000450:	009a      	lsls	r2, r3, #2
 8000452:	49bf      	ldr	r1, [pc, #764]	; (8000750 <main+0x368>)
 8000454:	48c0      	ldr	r0, [pc, #768]	; (8000758 <main+0x370>)
 8000456:	2364      	movs	r3, #100	; 0x64
 8000458:	f002 fe7a 	bl	8003150 <HAL_UART_Transmit>
  memset(MSG, 0, sizeof MSG);
 800045c:	23fa      	movs	r3, #250	; 0xfa
 800045e:	009a      	lsls	r2, r3, #2
 8000460:	4bbb      	ldr	r3, [pc, #748]	; (8000750 <main+0x368>)
 8000462:	2100      	movs	r1, #0
 8000464:	0018      	movs	r0, r3
 8000466:	f003 faac 	bl	80039c2 <memset>
  // Start timer
  HAL_TIM_Base_Start(&htim16);
 800046a:	4bbe      	ldr	r3, [pc, #760]	; (8000764 <main+0x37c>)
 800046c:	0018      	movs	r0, r3
 800046e:	f002 fd51 	bl	8002f14 <HAL_TIM_Base_Start>

  //RF-chip SETUP SETTINGS (Imported from SMART RF Studios)
  halRfWriteReg(IOCFG2,0x06);    //GDO2 Output Pin Configuration
 8000472:	2106      	movs	r1, #6
 8000474:	2000      	movs	r0, #0
 8000476:	f7ff ff1d 	bl	80002b4 <halRfWriteReg>
  halRfWriteReg(IOCFG0,0x06);    //GDO0 Output Pin Configuration
 800047a:	2106      	movs	r1, #6
 800047c:	2002      	movs	r0, #2
 800047e:	f7ff ff19 	bl	80002b4 <halRfWriteReg>
  halRfWriteReg(FIFOTHR,0x4C);   //RX FIFO and TX FIFO Thresholds
 8000482:	214c      	movs	r1, #76	; 0x4c
 8000484:	2003      	movs	r0, #3
 8000486:	f7ff ff15 	bl	80002b4 <halRfWriteReg>
  halRfWriteReg(FSCTRL1,0x08);   //Frequency Synthesizer Control
 800048a:	2108      	movs	r1, #8
 800048c:	200b      	movs	r0, #11
 800048e:	f7ff ff11 	bl	80002b4 <halRfWriteReg>
  halRfWriteReg(FREQ2,0x10);     //Frequency Control Word, High Byte
 8000492:	2110      	movs	r1, #16
 8000494:	200d      	movs	r0, #13
 8000496:	f7ff ff0d 	bl	80002b4 <halRfWriteReg>
  halRfWriteReg(FREQ1,0xEA);     //Frequency Control Word, Middle Byte
 800049a:	21ea      	movs	r1, #234	; 0xea
 800049c:	200e      	movs	r0, #14
 800049e:	f7ff ff09 	bl	80002b4 <halRfWriteReg>
  halRfWriteReg(FREQ0,0x56);     //Frequency Control Word, Low Byte
 80004a2:	2156      	movs	r1, #86	; 0x56
 80004a4:	200f      	movs	r0, #15
 80004a6:	f7ff ff05 	bl	80002b4 <halRfWriteReg>
  halRfWriteReg(MDMCFG4,0x7B);   //Modem Configuration
 80004aa:	217b      	movs	r1, #123	; 0x7b
 80004ac:	2010      	movs	r0, #16
 80004ae:	f7ff ff01 	bl	80002b4 <halRfWriteReg>
  halRfWriteReg(MDMCFG3,0x83);   //Modem Configuration
 80004b2:	2183      	movs	r1, #131	; 0x83
 80004b4:	2011      	movs	r0, #17
 80004b6:	f7ff fefd 	bl	80002b4 <halRfWriteReg>
  halRfWriteReg(MDMCFG2,0x13);   //Modem Configuration
 80004ba:	2113      	movs	r1, #19
 80004bc:	2012      	movs	r0, #18
 80004be:	f7ff fef9 	bl	80002b4 <halRfWriteReg>
  halRfWriteReg(DEVIATN,0x42);   //Modem Deviation Setting
 80004c2:	2142      	movs	r1, #66	; 0x42
 80004c4:	2015      	movs	r0, #21
 80004c6:	f7ff fef5 	bl	80002b4 <halRfWriteReg>
  halRfWriteReg(MCSM0,0x18);     //Main Radio Control State Machine Configuration
 80004ca:	2118      	movs	r1, #24
 80004cc:	2018      	movs	r0, #24
 80004ce:	f7ff fef1 	bl	80002b4 <halRfWriteReg>
  halRfWriteReg(FOCCFG,0x1D);    //Frequency Offset Compensation Configuration
 80004d2:	211d      	movs	r1, #29
 80004d4:	2019      	movs	r0, #25
 80004d6:	f7ff feed 	bl	80002b4 <halRfWriteReg>
  halRfWriteReg(BSCFG,0x1C);     //Bit Synchronization Configuration
 80004da:	211c      	movs	r1, #28
 80004dc:	201a      	movs	r0, #26
 80004de:	f7ff fee9 	bl	80002b4 <halRfWriteReg>
  halRfWriteReg(AGCCTRL2,0xC7);  //AGC Control
 80004e2:	21c7      	movs	r1, #199	; 0xc7
 80004e4:	201b      	movs	r0, #27
 80004e6:	f7ff fee5 	bl	80002b4 <halRfWriteReg>
  halRfWriteReg(AGCCTRL1,0x00);  //AGC Control
 80004ea:	2100      	movs	r1, #0
 80004ec:	201c      	movs	r0, #28
 80004ee:	f7ff fee1 	bl	80002b4 <halRfWriteReg>
  halRfWriteReg(AGCCTRL0,0xB2);  //AGC Control
 80004f2:	21b2      	movs	r1, #178	; 0xb2
 80004f4:	201d      	movs	r0, #29
 80004f6:	f7ff fedd 	bl	80002b4 <halRfWriteReg>
  halRfWriteReg(WORCTRL,0xFB);   //Wake On Radio Control
 80004fa:	21fb      	movs	r1, #251	; 0xfb
 80004fc:	2020      	movs	r0, #32
 80004fe:	f7ff fed9 	bl	80002b4 <halRfWriteReg>
  halRfWriteReg(FREND1,0xB6);    //Front End RX Configuration
 8000502:	21b6      	movs	r1, #182	; 0xb6
 8000504:	2021      	movs	r0, #33	; 0x21
 8000506:	f7ff fed5 	bl	80002b4 <halRfWriteReg>
  halRfWriteReg(FSCAL3,0xEA);    //Frequency Synthesizer Calibration
 800050a:	21ea      	movs	r1, #234	; 0xea
 800050c:	2023      	movs	r0, #35	; 0x23
 800050e:	f7ff fed1 	bl	80002b4 <halRfWriteReg>
  halRfWriteReg(FSCAL2,0x2A);    //Frequency Synthesizer Calibration
 8000512:	212a      	movs	r1, #42	; 0x2a
 8000514:	2024      	movs	r0, #36	; 0x24
 8000516:	f7ff fecd 	bl	80002b4 <halRfWriteReg>
  halRfWriteReg(FSCAL1,0x00);    //Frequency Synthesizer Calibration
 800051a:	2100      	movs	r1, #0
 800051c:	2025      	movs	r0, #37	; 0x25
 800051e:	f7ff fec9 	bl	80002b4 <halRfWriteReg>
  halRfWriteReg(FSCAL0,0x1F);    //Frequency Synthesizer Calibration
 8000522:	211f      	movs	r1, #31
 8000524:	2026      	movs	r0, #38	; 0x26
 8000526:	f7ff fec5 	bl	80002b4 <halRfWriteReg>
  halRfWriteReg(AGCTEST,0x3B);   //AGC Test
 800052a:	213b      	movs	r1, #59	; 0x3b
 800052c:	202b      	movs	r0, #43	; 0x2b
 800052e:	f7ff fec1 	bl	80002b4 <halRfWriteReg>
  halRfWriteReg(TEST2,0x81);     //Various Test Settings
 8000532:	2181      	movs	r1, #129	; 0x81
 8000534:	202c      	movs	r0, #44	; 0x2c
 8000536:	f7ff febd 	bl	80002b4 <halRfWriteReg>
  halRfWriteReg(TEST1,0x35);     //Various Test Settings
 800053a:	2135      	movs	r1, #53	; 0x35
 800053c:	202d      	movs	r0, #45	; 0x2d
 800053e:	f7ff feb9 	bl	80002b4 <halRfWriteReg>
  halRfWriteReg(TEST0,0x09);     //Various Test Settings
 8000542:	2109      	movs	r1, #9
 8000544:	202e      	movs	r0, #46	; 0x2e
 8000546:	f7ff feb5 	bl	80002b4 <halRfWriteReg>

  command_strobe1(SIDLE);
 800054a:	2036      	movs	r0, #54	; 0x36
 800054c:	f7ff fec8 	bl	80002e0 <command_strobe1>
  command_strobe1(SFRX);
 8000550:	203a      	movs	r0, #58	; 0x3a
 8000552:	f7ff fec5 	bl	80002e0 <command_strobe1>

  //Manually setting the inerrupts so they come after RF-chip SETUP SETTINGS
  // The GDO0 pin glitches the uC otherwise. These settings need to be commented out in MX_GPIO_Init()
    HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 8000556:	2200      	movs	r2, #0
 8000558:	2100      	movs	r1, #0
 800055a:	2007      	movs	r0, #7
 800055c:	f000 fd76 	bl	800104c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 8000560:	2007      	movs	r0, #7
 8000562:	f000 fd88 	bl	8001076 <HAL_NVIC_EnableIRQ>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	  if (state == 1 && prev_state != 1 ){
 8000566:	4b80      	ldr	r3, [pc, #512]	; (8000768 <main+0x380>)
 8000568:	681b      	ldr	r3, [r3, #0]
 800056a:	2b01      	cmp	r3, #1
 800056c:	d000      	beq.n	8000570 <main+0x188>
 800056e:	e08d      	b.n	800068c <main+0x2a4>
 8000570:	4b7e      	ldr	r3, [pc, #504]	; (800076c <main+0x384>)
 8000572:	681b      	ldr	r3, [r3, #0]
 8000574:	2b01      	cmp	r3, #1
 8000576:	d100      	bne.n	800057a <main+0x192>
 8000578:	e088      	b.n	800068c <main+0x2a4>
		command_strobe1(SIDLE);
 800057a:	2036      	movs	r0, #54	; 0x36
 800057c:	f7ff feb0 	bl	80002e0 <command_strobe1>
		readReg(MARCSTATE, STATUS_REGISTER);
 8000580:	21c0      	movs	r1, #192	; 0xc0
 8000582:	2035      	movs	r0, #53	; 0x35
 8000584:	f7ff fec8 	bl	8000318 <readReg>



		sprintf(MSG, "MCU_state: 1    Tranceiver_state: %i\r\n", (unsigned int)SPI_BUFFER[0]);
 8000588:	4b74      	ldr	r3, [pc, #464]	; (800075c <main+0x374>)
 800058a:	781b      	ldrb	r3, [r3, #0]
 800058c:	001a      	movs	r2, r3
 800058e:	4978      	ldr	r1, [pc, #480]	; (8000770 <main+0x388>)
 8000590:	4b6f      	ldr	r3, [pc, #444]	; (8000750 <main+0x368>)
 8000592:	0018      	movs	r0, r3
 8000594:	f003 fa1e 	bl	80039d4 <siprintf>
		HAL_UART_Transmit(&huart2, MSG, sizeof(MSG), 100);
 8000598:	23fa      	movs	r3, #250	; 0xfa
 800059a:	009a      	lsls	r2, r3, #2
 800059c:	496c      	ldr	r1, [pc, #432]	; (8000750 <main+0x368>)
 800059e:	486e      	ldr	r0, [pc, #440]	; (8000758 <main+0x370>)
 80005a0:	2364      	movs	r3, #100	; 0x64
 80005a2:	f002 fdd5 	bl	8003150 <HAL_UART_Transmit>
		memset(MSG, 0, sizeof MSG);
 80005a6:	23fa      	movs	r3, #250	; 0xfa
 80005a8:	009a      	lsls	r2, r3, #2
 80005aa:	4b69      	ldr	r3, [pc, #420]	; (8000750 <main+0x368>)
 80005ac:	2100      	movs	r1, #0
 80005ae:	0018      	movs	r0, r3
 80005b0:	f003 fa07 	bl	80039c2 <memset>

		readReg(RXBYTES, STATUS_REGISTER);
 80005b4:	21c0      	movs	r1, #192	; 0xc0
 80005b6:	203b      	movs	r0, #59	; 0x3b
 80005b8:	f7ff feae 	bl	8000318 <readReg>
		bytes_in_RXFIFO = SPI_BUFFER[0];
 80005bc:	4b67      	ldr	r3, [pc, #412]	; (800075c <main+0x374>)
 80005be:	781b      	ldrb	r3, [r3, #0]
 80005c0:	607b      	str	r3, [r7, #4]
		sprintf(MSG, "Amount of bytes in FIFORX: %i\r\n", (unsigned int)bytes_in_RXFIFO);
 80005c2:	687a      	ldr	r2, [r7, #4]
 80005c4:	496b      	ldr	r1, [pc, #428]	; (8000774 <main+0x38c>)
 80005c6:	4b62      	ldr	r3, [pc, #392]	; (8000750 <main+0x368>)
 80005c8:	0018      	movs	r0, r3
 80005ca:	f003 fa03 	bl	80039d4 <siprintf>
		HAL_UART_Transmit(&huart2, MSG, sizeof(MSG), 100);
 80005ce:	23fa      	movs	r3, #250	; 0xfa
 80005d0:	009a      	lsls	r2, r3, #2
 80005d2:	495f      	ldr	r1, [pc, #380]	; (8000750 <main+0x368>)
 80005d4:	4860      	ldr	r0, [pc, #384]	; (8000758 <main+0x370>)
 80005d6:	2364      	movs	r3, #100	; 0x64
 80005d8:	f002 fdba 	bl	8003150 <HAL_UART_Transmit>
		memset(MSG, 0, sizeof MSG);
 80005dc:	23fa      	movs	r3, #250	; 0xfa
 80005de:	009a      	lsls	r2, r3, #2
 80005e0:	4b5b      	ldr	r3, [pc, #364]	; (8000750 <main+0x368>)
 80005e2:	2100      	movs	r1, #0
 80005e4:	0018      	movs	r0, r3
 80005e6:	f003 f9ec 	bl	80039c2 <memset>


		sprintf(MSG, "Recieved packets (CRC ok!): %i\r\n", (unsigned int)recieved_packets);
 80005ea:	4b63      	ldr	r3, [pc, #396]	; (8000778 <main+0x390>)
 80005ec:	681b      	ldr	r3, [r3, #0]
 80005ee:	001a      	movs	r2, r3
 80005f0:	4962      	ldr	r1, [pc, #392]	; (800077c <main+0x394>)
 80005f2:	4b57      	ldr	r3, [pc, #348]	; (8000750 <main+0x368>)
 80005f4:	0018      	movs	r0, r3
 80005f6:	f003 f9ed 	bl	80039d4 <siprintf>
		timer_val = __HAL_TIM_GET_COUNTER(&htim16);
 80005fa:	4b5a      	ldr	r3, [pc, #360]	; (8000764 <main+0x37c>)
 80005fc:	681b      	ldr	r3, [r3, #0]
 80005fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000600:	b29a      	uxth	r2, r3
 8000602:	4b5f      	ldr	r3, [pc, #380]	; (8000780 <main+0x398>)
 8000604:	801a      	strh	r2, [r3, #0]
		HAL_UART_Transmit(&huart2, MSG, sizeof(MSG), 100);
 8000606:	23fa      	movs	r3, #250	; 0xfa
 8000608:	009a      	lsls	r2, r3, #2
 800060a:	4951      	ldr	r1, [pc, #324]	; (8000750 <main+0x368>)
 800060c:	4852      	ldr	r0, [pc, #328]	; (8000758 <main+0x370>)
 800060e:	2364      	movs	r3, #100	; 0x64
 8000610:	f002 fd9e 	bl	8003150 <HAL_UART_Transmit>
		timer_val = __HAL_TIM_GET_COUNTER(&htim16) - timer_val;
 8000614:	4b53      	ldr	r3, [pc, #332]	; (8000764 <main+0x37c>)
 8000616:	681b      	ldr	r3, [r3, #0]
 8000618:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800061a:	b29a      	uxth	r2, r3
 800061c:	4b58      	ldr	r3, [pc, #352]	; (8000780 <main+0x398>)
 800061e:	881b      	ldrh	r3, [r3, #0]
 8000620:	1ad3      	subs	r3, r2, r3
 8000622:	b29a      	uxth	r2, r3
 8000624:	4b56      	ldr	r3, [pc, #344]	; (8000780 <main+0x398>)
 8000626:	801a      	strh	r2, [r3, #0]
		memset(MSG, 0, sizeof MSG);
 8000628:	23fa      	movs	r3, #250	; 0xfa
 800062a:	009a      	lsls	r2, r3, #2
 800062c:	4b48      	ldr	r3, [pc, #288]	; (8000750 <main+0x368>)
 800062e:	2100      	movs	r1, #0
 8000630:	0018      	movs	r0, r3
 8000632:	f003 f9c6 	bl	80039c2 <memset>


		timer_val = __HAL_TIM_GET_COUNTER(&htim16) - timer_val;
 8000636:	4b4b      	ldr	r3, [pc, #300]	; (8000764 <main+0x37c>)
 8000638:	681b      	ldr	r3, [r3, #0]
 800063a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800063c:	b29a      	uxth	r2, r3
 800063e:	4b50      	ldr	r3, [pc, #320]	; (8000780 <main+0x398>)
 8000640:	881b      	ldrh	r3, [r3, #0]
 8000642:	1ad3      	subs	r3, r2, r3
 8000644:	b29a      	uxth	r2, r3
 8000646:	4b4e      	ldr	r3, [pc, #312]	; (8000780 <main+0x398>)
 8000648:	801a      	strh	r2, [r3, #0]
		sprintf(MSG, "Counter value: %u Time: %u us \r\n", timer_val, timer_val*4);
 800064a:	4b4d      	ldr	r3, [pc, #308]	; (8000780 <main+0x398>)
 800064c:	881b      	ldrh	r3, [r3, #0]
 800064e:	001a      	movs	r2, r3
 8000650:	4b4b      	ldr	r3, [pc, #300]	; (8000780 <main+0x398>)
 8000652:	881b      	ldrh	r3, [r3, #0]
 8000654:	009b      	lsls	r3, r3, #2
 8000656:	494b      	ldr	r1, [pc, #300]	; (8000784 <main+0x39c>)
 8000658:	483d      	ldr	r0, [pc, #244]	; (8000750 <main+0x368>)
 800065a:	f003 f9bb 	bl	80039d4 <siprintf>
		HAL_UART_Transmit(&huart2, MSG, sizeof(MSG), 100);
 800065e:	23fa      	movs	r3, #250	; 0xfa
 8000660:	009a      	lsls	r2, r3, #2
 8000662:	493b      	ldr	r1, [pc, #236]	; (8000750 <main+0x368>)
 8000664:	483c      	ldr	r0, [pc, #240]	; (8000758 <main+0x370>)
 8000666:	2364      	movs	r3, #100	; 0x64
 8000668:	f002 fd72 	bl	8003150 <HAL_UART_Transmit>
		memset(MSG, 0, sizeof MSG);
 800066c:	23fa      	movs	r3, #250	; 0xfa
 800066e:	009a      	lsls	r2, r3, #2
 8000670:	4b37      	ldr	r3, [pc, #220]	; (8000750 <main+0x368>)
 8000672:	2100      	movs	r1, #0
 8000674:	0018      	movs	r0, r3
 8000676:	f003 f9a4 	bl	80039c2 <memset>

		gone_rx = 0;
 800067a:	4b43      	ldr	r3, [pc, #268]	; (8000788 <main+0x3a0>)
 800067c:	2200      	movs	r2, #0
 800067e:	601a      	str	r2, [r3, #0]
		prev_state = 1;
 8000680:	4b3a      	ldr	r3, [pc, #232]	; (800076c <main+0x384>)
 8000682:	2201      	movs	r2, #1
 8000684:	601a      	str	r2, [r3, #0]
		recieved_packets = 0;
 8000686:	4b3c      	ldr	r3, [pc, #240]	; (8000778 <main+0x390>)
 8000688:	2200      	movs	r2, #0
 800068a:	601a      	str	r2, [r3, #0]

	  }
	  if (state == 2 && prev_state != 2){
 800068c:	4b36      	ldr	r3, [pc, #216]	; (8000768 <main+0x380>)
 800068e:	681b      	ldr	r3, [r3, #0]
 8000690:	2b02      	cmp	r3, #2
 8000692:	d000      	beq.n	8000696 <main+0x2ae>
 8000694:	e767      	b.n	8000566 <main+0x17e>
 8000696:	4b35      	ldr	r3, [pc, #212]	; (800076c <main+0x384>)
 8000698:	681b      	ldr	r3, [r3, #0]
 800069a:	2b02      	cmp	r3, #2
 800069c:	d100      	bne.n	80006a0 <main+0x2b8>
 800069e:	e762      	b.n	8000566 <main+0x17e>

		  if (gone_rx == 0){
 80006a0:	4b39      	ldr	r3, [pc, #228]	; (8000788 <main+0x3a0>)
 80006a2:	681b      	ldr	r3, [r3, #0]
 80006a4:	2b00      	cmp	r3, #0
 80006a6:	d11b      	bne.n	80006e0 <main+0x2f8>
		  command_strobe1(SRX);
 80006a8:	2034      	movs	r0, #52	; 0x34
 80006aa:	f7ff fe19 	bl	80002e0 <command_strobe1>
		  sprintf(MSG, "Gone to RX\r\n");
 80006ae:	4a28      	ldr	r2, [pc, #160]	; (8000750 <main+0x368>)
 80006b0:	4b36      	ldr	r3, [pc, #216]	; (800078c <main+0x3a4>)
 80006b2:	0010      	movs	r0, r2
 80006b4:	0019      	movs	r1, r3
 80006b6:	230d      	movs	r3, #13
 80006b8:	001a      	movs	r2, r3
 80006ba:	f003 f979 	bl	80039b0 <memcpy>
		  HAL_UART_Transmit(&huart2, MSG, sizeof(MSG), 100);
 80006be:	23fa      	movs	r3, #250	; 0xfa
 80006c0:	009a      	lsls	r2, r3, #2
 80006c2:	4923      	ldr	r1, [pc, #140]	; (8000750 <main+0x368>)
 80006c4:	4824      	ldr	r0, [pc, #144]	; (8000758 <main+0x370>)
 80006c6:	2364      	movs	r3, #100	; 0x64
 80006c8:	f002 fd42 	bl	8003150 <HAL_UART_Transmit>
		  memset(MSG, 0, sizeof MSG);
 80006cc:	23fa      	movs	r3, #250	; 0xfa
 80006ce:	009a      	lsls	r2, r3, #2
 80006d0:	4b1f      	ldr	r3, [pc, #124]	; (8000750 <main+0x368>)
 80006d2:	2100      	movs	r1, #0
 80006d4:	0018      	movs	r0, r3
 80006d6:	f003 f974 	bl	80039c2 <memset>

		  gone_rx = 1;
 80006da:	4b2b      	ldr	r3, [pc, #172]	; (8000788 <main+0x3a0>)
 80006dc:	2201      	movs	r2, #1
 80006de:	601a      	str	r2, [r3, #0]

		  }

		  readReg(MARCSTATE, STATUS_REGISTER);
 80006e0:	21c0      	movs	r1, #192	; 0xc0
 80006e2:	2035      	movs	r0, #53	; 0x35
 80006e4:	f7ff fe18 	bl	8000318 <readReg>

		  sprintf(MSG, "MCU_state: 2    Tranceiver_state: %i\r\n", (unsigned int)SPI_BUFFER[0]);
 80006e8:	4b1c      	ldr	r3, [pc, #112]	; (800075c <main+0x374>)
 80006ea:	781b      	ldrb	r3, [r3, #0]
 80006ec:	001a      	movs	r2, r3
 80006ee:	4928      	ldr	r1, [pc, #160]	; (8000790 <main+0x3a8>)
 80006f0:	4b17      	ldr	r3, [pc, #92]	; (8000750 <main+0x368>)
 80006f2:	0018      	movs	r0, r3
 80006f4:	f003 f96e 	bl	80039d4 <siprintf>
		  HAL_UART_Transmit(&huart2, MSG, sizeof(MSG), 100);
 80006f8:	23fa      	movs	r3, #250	; 0xfa
 80006fa:	009a      	lsls	r2, r3, #2
 80006fc:	4914      	ldr	r1, [pc, #80]	; (8000750 <main+0x368>)
 80006fe:	4816      	ldr	r0, [pc, #88]	; (8000758 <main+0x370>)
 8000700:	2364      	movs	r3, #100	; 0x64
 8000702:	f002 fd25 	bl	8003150 <HAL_UART_Transmit>
		  memset(MSG, 0, sizeof MSG);
 8000706:	23fa      	movs	r3, #250	; 0xfa
 8000708:	009a      	lsls	r2, r3, #2
 800070a:	4b11      	ldr	r3, [pc, #68]	; (8000750 <main+0x368>)
 800070c:	2100      	movs	r1, #0
 800070e:	0018      	movs	r0, r3
 8000710:	f003 f957 	bl	80039c2 <memset>

		  readReg(RXBYTES, STATUS_REGISTER);
 8000714:	21c0      	movs	r1, #192	; 0xc0
 8000716:	203b      	movs	r0, #59	; 0x3b
 8000718:	f7ff fdfe 	bl	8000318 <readReg>
		  sprintf(MSG, "Amount of bytes in FIFORX: %i\r\n", (unsigned int)SPI_BUFFER[0]);
 800071c:	4b0f      	ldr	r3, [pc, #60]	; (800075c <main+0x374>)
 800071e:	781b      	ldrb	r3, [r3, #0]
 8000720:	001a      	movs	r2, r3
 8000722:	4914      	ldr	r1, [pc, #80]	; (8000774 <main+0x38c>)
 8000724:	4b0a      	ldr	r3, [pc, #40]	; (8000750 <main+0x368>)
 8000726:	0018      	movs	r0, r3
 8000728:	f003 f954 	bl	80039d4 <siprintf>
		  HAL_UART_Transmit(&huart2, MSG, sizeof(MSG), 100);
 800072c:	23fa      	movs	r3, #250	; 0xfa
 800072e:	009a      	lsls	r2, r3, #2
 8000730:	4907      	ldr	r1, [pc, #28]	; (8000750 <main+0x368>)
 8000732:	4809      	ldr	r0, [pc, #36]	; (8000758 <main+0x370>)
 8000734:	2364      	movs	r3, #100	; 0x64
 8000736:	f002 fd0b 	bl	8003150 <HAL_UART_Transmit>
		  memset(MSG, 0, sizeof MSG);
 800073a:	23fa      	movs	r3, #250	; 0xfa
 800073c:	009a      	lsls	r2, r3, #2
 800073e:	4b04      	ldr	r3, [pc, #16]	; (8000750 <main+0x368>)
 8000740:	2100      	movs	r1, #0
 8000742:	0018      	movs	r0, r3
 8000744:	f003 f93d 	bl	80039c2 <memset>


		  prev_state = 2;
 8000748:	4b08      	ldr	r3, [pc, #32]	; (800076c <main+0x384>)
 800074a:	2202      	movs	r2, #2
 800074c:	601a      	str	r2, [r3, #0]
	  if (state == 1 && prev_state != 1 ){
 800074e:	e70a      	b.n	8000566 <main+0x17e>
 8000750:	200002e4 	.word	0x200002e4
 8000754:	08004208 	.word	0x08004208
 8000758:	20000218 	.word	0x20000218
 800075c:	200006cc 	.word	0x200006cc
 8000760:	08004224 	.word	0x08004224
 8000764:	2000029c 	.word	0x2000029c
 8000768:	20000000 	.word	0x20000000
 800076c:	20000094 	.word	0x20000094
 8000770:	0800423c 	.word	0x0800423c
 8000774:	08004264 	.word	0x08004264
 8000778:	20000098 	.word	0x20000098
 800077c:	08004284 	.word	0x08004284
 8000780:	200001b0 	.word	0x200001b0
 8000784:	080042a8 	.word	0x080042a8
 8000788:	20000004 	.word	0x20000004
 800078c:	080042cc 	.word	0x080042cc
 8000790:	080042dc 	.word	0x080042dc

08000794 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000794:	b590      	push	{r4, r7, lr}
 8000796:	b099      	sub	sp, #100	; 0x64
 8000798:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800079a:	242c      	movs	r4, #44	; 0x2c
 800079c:	193b      	adds	r3, r7, r4
 800079e:	0018      	movs	r0, r3
 80007a0:	2334      	movs	r3, #52	; 0x34
 80007a2:	001a      	movs	r2, r3
 80007a4:	2100      	movs	r1, #0
 80007a6:	f003 f90c 	bl	80039c2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80007aa:	231c      	movs	r3, #28
 80007ac:	18fb      	adds	r3, r7, r3
 80007ae:	0018      	movs	r0, r3
 80007b0:	2310      	movs	r3, #16
 80007b2:	001a      	movs	r2, r3
 80007b4:	2100      	movs	r1, #0
 80007b6:	f003 f904 	bl	80039c2 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80007ba:	003b      	movs	r3, r7
 80007bc:	0018      	movs	r0, r3
 80007be:	231c      	movs	r3, #28
 80007c0:	001a      	movs	r2, r3
 80007c2:	2100      	movs	r1, #0
 80007c4:	f003 f8fd 	bl	80039c2 <memset>

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80007c8:	0021      	movs	r1, r4
 80007ca:	187b      	adds	r3, r7, r1
 80007cc:	2202      	movs	r2, #2
 80007ce:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80007d0:	187b      	adds	r3, r7, r1
 80007d2:	2201      	movs	r2, #1
 80007d4:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80007d6:	187b      	adds	r3, r7, r1
 80007d8:	2210      	movs	r2, #16
 80007da:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80007dc:	187b      	adds	r3, r7, r1
 80007de:	2202      	movs	r2, #2
 80007e0:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80007e2:	187b      	adds	r3, r7, r1
 80007e4:	2280      	movs	r2, #128	; 0x80
 80007e6:	0212      	lsls	r2, r2, #8
 80007e8:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 80007ea:	187b      	adds	r3, r7, r1
 80007ec:	22a0      	movs	r2, #160	; 0xa0
 80007ee:	0392      	lsls	r2, r2, #14
 80007f0:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV2;
 80007f2:	187b      	adds	r3, r7, r1
 80007f4:	2201      	movs	r2, #1
 80007f6:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80007f8:	187b      	adds	r3, r7, r1
 80007fa:	0018      	movs	r0, r3
 80007fc:	f000 fe42 	bl	8001484 <HAL_RCC_OscConfig>
 8000800:	1e03      	subs	r3, r0, #0
 8000802:	d001      	beq.n	8000808 <SystemClock_Config+0x74>
  {
    Error_Handler();
 8000804:	f000 f9d8 	bl	8000bb8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000808:	211c      	movs	r1, #28
 800080a:	187b      	adds	r3, r7, r1
 800080c:	2207      	movs	r2, #7
 800080e:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000810:	187b      	adds	r3, r7, r1
 8000812:	2202      	movs	r2, #2
 8000814:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000816:	187b      	adds	r3, r7, r1
 8000818:	2200      	movs	r2, #0
 800081a:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800081c:	187b      	adds	r3, r7, r1
 800081e:	2200      	movs	r2, #0
 8000820:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000822:	187b      	adds	r3, r7, r1
 8000824:	2101      	movs	r1, #1
 8000826:	0018      	movs	r0, r3
 8000828:	f001 f9b2 	bl	8001b90 <HAL_RCC_ClockConfig>
 800082c:	1e03      	subs	r3, r0, #0
 800082e:	d001      	beq.n	8000834 <SystemClock_Config+0xa0>
  {
    Error_Handler();
 8000830:	f000 f9c2 	bl	8000bb8 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000834:	003b      	movs	r3, r7
 8000836:	2202      	movs	r2, #2
 8000838:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800083a:	003b      	movs	r3, r7
 800083c:	2200      	movs	r2, #0
 800083e:	60da      	str	r2, [r3, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000840:	003b      	movs	r3, r7
 8000842:	0018      	movs	r0, r3
 8000844:	f001 fb1c 	bl	8001e80 <HAL_RCCEx_PeriphCLKConfig>
 8000848:	1e03      	subs	r3, r0, #0
 800084a:	d001      	beq.n	8000850 <SystemClock_Config+0xbc>
  {
    Error_Handler();
 800084c:	f000 f9b4 	bl	8000bb8 <Error_Handler>
  }
}
 8000850:	46c0      	nop			; (mov r8, r8)
 8000852:	46bd      	mov	sp, r7
 8000854:	b019      	add	sp, #100	; 0x64
 8000856:	bd90      	pop	{r4, r7, pc}

08000858 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000858:	b580      	push	{r7, lr}
 800085a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 800085c:	4b1b      	ldr	r3, [pc, #108]	; (80008cc <MX_SPI1_Init+0x74>)
 800085e:	4a1c      	ldr	r2, [pc, #112]	; (80008d0 <MX_SPI1_Init+0x78>)
 8000860:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000862:	4b1a      	ldr	r3, [pc, #104]	; (80008cc <MX_SPI1_Init+0x74>)
 8000864:	2282      	movs	r2, #130	; 0x82
 8000866:	0052      	lsls	r2, r2, #1
 8000868:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800086a:	4b18      	ldr	r3, [pc, #96]	; (80008cc <MX_SPI1_Init+0x74>)
 800086c:	2200      	movs	r2, #0
 800086e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000870:	4b16      	ldr	r3, [pc, #88]	; (80008cc <MX_SPI1_Init+0x74>)
 8000872:	22e0      	movs	r2, #224	; 0xe0
 8000874:	00d2      	lsls	r2, r2, #3
 8000876:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000878:	4b14      	ldr	r3, [pc, #80]	; (80008cc <MX_SPI1_Init+0x74>)
 800087a:	2200      	movs	r2, #0
 800087c:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800087e:	4b13      	ldr	r3, [pc, #76]	; (80008cc <MX_SPI1_Init+0x74>)
 8000880:	2200      	movs	r2, #0
 8000882:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000884:	4b11      	ldr	r3, [pc, #68]	; (80008cc <MX_SPI1_Init+0x74>)
 8000886:	2280      	movs	r2, #128	; 0x80
 8000888:	0092      	lsls	r2, r2, #2
 800088a:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 800088c:	4b0f      	ldr	r3, [pc, #60]	; (80008cc <MX_SPI1_Init+0x74>)
 800088e:	2228      	movs	r2, #40	; 0x28
 8000890:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000892:	4b0e      	ldr	r3, [pc, #56]	; (80008cc <MX_SPI1_Init+0x74>)
 8000894:	2200      	movs	r2, #0
 8000896:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000898:	4b0c      	ldr	r3, [pc, #48]	; (80008cc <MX_SPI1_Init+0x74>)
 800089a:	2200      	movs	r2, #0
 800089c:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800089e:	4b0b      	ldr	r3, [pc, #44]	; (80008cc <MX_SPI1_Init+0x74>)
 80008a0:	2200      	movs	r2, #0
 80008a2:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 80008a4:	4b09      	ldr	r3, [pc, #36]	; (80008cc <MX_SPI1_Init+0x74>)
 80008a6:	2207      	movs	r2, #7
 80008a8:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80008aa:	4b08      	ldr	r3, [pc, #32]	; (80008cc <MX_SPI1_Init+0x74>)
 80008ac:	2200      	movs	r2, #0
 80008ae:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 80008b0:	4b06      	ldr	r3, [pc, #24]	; (80008cc <MX_SPI1_Init+0x74>)
 80008b2:	2200      	movs	r2, #0
 80008b4:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80008b6:	4b05      	ldr	r3, [pc, #20]	; (80008cc <MX_SPI1_Init+0x74>)
 80008b8:	0018      	movs	r0, r3
 80008ba:	f001 fbe3 	bl	8002084 <HAL_SPI_Init>
 80008be:	1e03      	subs	r3, r0, #0
 80008c0:	d001      	beq.n	80008c6 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 80008c2:	f000 f979 	bl	8000bb8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80008c6:	46c0      	nop			; (mov r8, r8)
 80008c8:	46bd      	mov	sp, r7
 80008ca:	bd80      	pop	{r7, pc}
 80008cc:	200001b4 	.word	0x200001b4
 80008d0:	40013000 	.word	0x40013000

080008d4 <MX_TIM16_Init>:
  * @brief TIM16 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM16_Init(void)
{
 80008d4:	b580      	push	{r7, lr}
 80008d6:	af00      	add	r7, sp, #0
  /* USER CODE END TIM16_Init 0 */

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 80008d8:	4b0f      	ldr	r3, [pc, #60]	; (8000918 <MX_TIM16_Init+0x44>)
 80008da:	4a10      	ldr	r2, [pc, #64]	; (800091c <MX_TIM16_Init+0x48>)
 80008dc:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 192-1;
 80008de:	4b0e      	ldr	r3, [pc, #56]	; (8000918 <MX_TIM16_Init+0x44>)
 80008e0:	22bf      	movs	r2, #191	; 0xbf
 80008e2:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 80008e4:	4b0c      	ldr	r3, [pc, #48]	; (8000918 <MX_TIM16_Init+0x44>)
 80008e6:	2200      	movs	r2, #0
 80008e8:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 65536-1;
 80008ea:	4b0b      	ldr	r3, [pc, #44]	; (8000918 <MX_TIM16_Init+0x44>)
 80008ec:	4a0c      	ldr	r2, [pc, #48]	; (8000920 <MX_TIM16_Init+0x4c>)
 80008ee:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80008f0:	4b09      	ldr	r3, [pc, #36]	; (8000918 <MX_TIM16_Init+0x44>)
 80008f2:	2200      	movs	r2, #0
 80008f4:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 80008f6:	4b08      	ldr	r3, [pc, #32]	; (8000918 <MX_TIM16_Init+0x44>)
 80008f8:	2200      	movs	r2, #0
 80008fa:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80008fc:	4b06      	ldr	r3, [pc, #24]	; (8000918 <MX_TIM16_Init+0x44>)
 80008fe:	2200      	movs	r2, #0
 8000900:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 8000902:	4b05      	ldr	r3, [pc, #20]	; (8000918 <MX_TIM16_Init+0x44>)
 8000904:	0018      	movs	r0, r3
 8000906:	f002 fab5 	bl	8002e74 <HAL_TIM_Base_Init>
 800090a:	1e03      	subs	r3, r0, #0
 800090c:	d001      	beq.n	8000912 <MX_TIM16_Init+0x3e>
  {
    Error_Handler();
 800090e:	f000 f953 	bl	8000bb8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */

}
 8000912:	46c0      	nop			; (mov r8, r8)
 8000914:	46bd      	mov	sp, r7
 8000916:	bd80      	pop	{r7, pc}
 8000918:	2000029c 	.word	0x2000029c
 800091c:	40014400 	.word	0x40014400
 8000920:	0000ffff 	.word	0x0000ffff

08000924 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000924:	b580      	push	{r7, lr}
 8000926:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000928:	4b14      	ldr	r3, [pc, #80]	; (800097c <MX_USART2_UART_Init+0x58>)
 800092a:	4a15      	ldr	r2, [pc, #84]	; (8000980 <MX_USART2_UART_Init+0x5c>)
 800092c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800092e:	4b13      	ldr	r3, [pc, #76]	; (800097c <MX_USART2_UART_Init+0x58>)
 8000930:	22e1      	movs	r2, #225	; 0xe1
 8000932:	0252      	lsls	r2, r2, #9
 8000934:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000936:	4b11      	ldr	r3, [pc, #68]	; (800097c <MX_USART2_UART_Init+0x58>)
 8000938:	2200      	movs	r2, #0
 800093a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800093c:	4b0f      	ldr	r3, [pc, #60]	; (800097c <MX_USART2_UART_Init+0x58>)
 800093e:	2200      	movs	r2, #0
 8000940:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000942:	4b0e      	ldr	r3, [pc, #56]	; (800097c <MX_USART2_UART_Init+0x58>)
 8000944:	2200      	movs	r2, #0
 8000946:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000948:	4b0c      	ldr	r3, [pc, #48]	; (800097c <MX_USART2_UART_Init+0x58>)
 800094a:	220c      	movs	r2, #12
 800094c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800094e:	4b0b      	ldr	r3, [pc, #44]	; (800097c <MX_USART2_UART_Init+0x58>)
 8000950:	2200      	movs	r2, #0
 8000952:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000954:	4b09      	ldr	r3, [pc, #36]	; (800097c <MX_USART2_UART_Init+0x58>)
 8000956:	2200      	movs	r2, #0
 8000958:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800095a:	4b08      	ldr	r3, [pc, #32]	; (800097c <MX_USART2_UART_Init+0x58>)
 800095c:	2200      	movs	r2, #0
 800095e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000960:	4b06      	ldr	r3, [pc, #24]	; (800097c <MX_USART2_UART_Init+0x58>)
 8000962:	2200      	movs	r2, #0
 8000964:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000966:	4b05      	ldr	r3, [pc, #20]	; (800097c <MX_USART2_UART_Init+0x58>)
 8000968:	0018      	movs	r0, r3
 800096a:	f002 fb9d 	bl	80030a8 <HAL_UART_Init>
 800096e:	1e03      	subs	r3, r0, #0
 8000970:	d001      	beq.n	8000976 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000972:	f000 f921 	bl	8000bb8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000976:	46c0      	nop			; (mov r8, r8)
 8000978:	46bd      	mov	sp, r7
 800097a:	bd80      	pop	{r7, pc}
 800097c:	20000218 	.word	0x20000218
 8000980:	40004400 	.word	0x40004400

08000984 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000984:	b590      	push	{r4, r7, lr}
 8000986:	b08b      	sub	sp, #44	; 0x2c
 8000988:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800098a:	2414      	movs	r4, #20
 800098c:	193b      	adds	r3, r7, r4
 800098e:	0018      	movs	r0, r3
 8000990:	2314      	movs	r3, #20
 8000992:	001a      	movs	r2, r3
 8000994:	2100      	movs	r1, #0
 8000996:	f003 f814 	bl	80039c2 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800099a:	4b3f      	ldr	r3, [pc, #252]	; (8000a98 <MX_GPIO_Init+0x114>)
 800099c:	695a      	ldr	r2, [r3, #20]
 800099e:	4b3e      	ldr	r3, [pc, #248]	; (8000a98 <MX_GPIO_Init+0x114>)
 80009a0:	2180      	movs	r1, #128	; 0x80
 80009a2:	0309      	lsls	r1, r1, #12
 80009a4:	430a      	orrs	r2, r1
 80009a6:	615a      	str	r2, [r3, #20]
 80009a8:	4b3b      	ldr	r3, [pc, #236]	; (8000a98 <MX_GPIO_Init+0x114>)
 80009aa:	695a      	ldr	r2, [r3, #20]
 80009ac:	2380      	movs	r3, #128	; 0x80
 80009ae:	031b      	lsls	r3, r3, #12
 80009b0:	4013      	ands	r3, r2
 80009b2:	613b      	str	r3, [r7, #16]
 80009b4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80009b6:	4b38      	ldr	r3, [pc, #224]	; (8000a98 <MX_GPIO_Init+0x114>)
 80009b8:	695a      	ldr	r2, [r3, #20]
 80009ba:	4b37      	ldr	r3, [pc, #220]	; (8000a98 <MX_GPIO_Init+0x114>)
 80009bc:	2180      	movs	r1, #128	; 0x80
 80009be:	03c9      	lsls	r1, r1, #15
 80009c0:	430a      	orrs	r2, r1
 80009c2:	615a      	str	r2, [r3, #20]
 80009c4:	4b34      	ldr	r3, [pc, #208]	; (8000a98 <MX_GPIO_Init+0x114>)
 80009c6:	695a      	ldr	r2, [r3, #20]
 80009c8:	2380      	movs	r3, #128	; 0x80
 80009ca:	03db      	lsls	r3, r3, #15
 80009cc:	4013      	ands	r3, r2
 80009ce:	60fb      	str	r3, [r7, #12]
 80009d0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80009d2:	4b31      	ldr	r3, [pc, #196]	; (8000a98 <MX_GPIO_Init+0x114>)
 80009d4:	695a      	ldr	r2, [r3, #20]
 80009d6:	4b30      	ldr	r3, [pc, #192]	; (8000a98 <MX_GPIO_Init+0x114>)
 80009d8:	2180      	movs	r1, #128	; 0x80
 80009da:	0289      	lsls	r1, r1, #10
 80009dc:	430a      	orrs	r2, r1
 80009de:	615a      	str	r2, [r3, #20]
 80009e0:	4b2d      	ldr	r3, [pc, #180]	; (8000a98 <MX_GPIO_Init+0x114>)
 80009e2:	695a      	ldr	r2, [r3, #20]
 80009e4:	2380      	movs	r3, #128	; 0x80
 80009e6:	029b      	lsls	r3, r3, #10
 80009e8:	4013      	ands	r3, r2
 80009ea:	60bb      	str	r3, [r7, #8]
 80009ec:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80009ee:	4b2a      	ldr	r3, [pc, #168]	; (8000a98 <MX_GPIO_Init+0x114>)
 80009f0:	695a      	ldr	r2, [r3, #20]
 80009f2:	4b29      	ldr	r3, [pc, #164]	; (8000a98 <MX_GPIO_Init+0x114>)
 80009f4:	2180      	movs	r1, #128	; 0x80
 80009f6:	02c9      	lsls	r1, r1, #11
 80009f8:	430a      	orrs	r2, r1
 80009fa:	615a      	str	r2, [r3, #20]
 80009fc:	4b26      	ldr	r3, [pc, #152]	; (8000a98 <MX_GPIO_Init+0x114>)
 80009fe:	695a      	ldr	r2, [r3, #20]
 8000a00:	2380      	movs	r3, #128	; 0x80
 8000a02:	02db      	lsls	r3, r3, #11
 8000a04:	4013      	ands	r3, r2
 8000a06:	607b      	str	r3, [r7, #4]
 8000a08:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_SET);
 8000a0a:	4b24      	ldr	r3, [pc, #144]	; (8000a9c <MX_GPIO_Init+0x118>)
 8000a0c:	2201      	movs	r2, #1
 8000a0e:	2140      	movs	r1, #64	; 0x40
 8000a10:	0018      	movs	r0, r3
 8000a12:	f000 fce2 	bl	80013da <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8000a16:	2380      	movs	r3, #128	; 0x80
 8000a18:	009b      	lsls	r3, r3, #2
 8000a1a:	4820      	ldr	r0, [pc, #128]	; (8000a9c <MX_GPIO_Init+0x118>)
 8000a1c:	2200      	movs	r2, #0
 8000a1e:	0019      	movs	r1, r3
 8000a20:	f000 fcdb 	bl	80013da <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000a24:	193b      	adds	r3, r7, r4
 8000a26:	2280      	movs	r2, #128	; 0x80
 8000a28:	0192      	lsls	r2, r2, #6
 8000a2a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000a2c:	193b      	adds	r3, r7, r4
 8000a2e:	4a1c      	ldr	r2, [pc, #112]	; (8000aa0 <MX_GPIO_Init+0x11c>)
 8000a30:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a32:	193b      	adds	r3, r7, r4
 8000a34:	2200      	movs	r2, #0
 8000a36:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000a38:	193b      	adds	r3, r7, r4
 8000a3a:	4a1a      	ldr	r2, [pc, #104]	; (8000aa4 <MX_GPIO_Init+0x120>)
 8000a3c:	0019      	movs	r1, r3
 8000a3e:	0010      	movs	r0, r2
 8000a40:	f000 fb36 	bl	80010b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : GDO0_Pin */
  GPIO_InitStruct.Pin = GDO0_Pin;
 8000a44:	193b      	adds	r3, r7, r4
 8000a46:	2280      	movs	r2, #128	; 0x80
 8000a48:	0092      	lsls	r2, r2, #2
 8000a4a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000a4c:	193b      	adds	r3, r7, r4
 8000a4e:	4a16      	ldr	r2, [pc, #88]	; (8000aa8 <MX_GPIO_Init+0x124>)
 8000a50:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a52:	193b      	adds	r3, r7, r4
 8000a54:	2200      	movs	r2, #0
 8000a56:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GDO0_GPIO_Port, &GPIO_InitStruct);
 8000a58:	193a      	adds	r2, r7, r4
 8000a5a:	2390      	movs	r3, #144	; 0x90
 8000a5c:	05db      	lsls	r3, r3, #23
 8000a5e:	0011      	movs	r1, r2
 8000a60:	0018      	movs	r0, r3
 8000a62:	f000 fb25 	bl	80010b0 <HAL_GPIO_Init>

  /*Configure GPIO pins : SPI1_CS_Pin LED_Pin */
  GPIO_InitStruct.Pin = SPI1_CS_Pin|LED_Pin;
 8000a66:	0021      	movs	r1, r4
 8000a68:	187b      	adds	r3, r7, r1
 8000a6a:	2290      	movs	r2, #144	; 0x90
 8000a6c:	0092      	lsls	r2, r2, #2
 8000a6e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a70:	187b      	adds	r3, r7, r1
 8000a72:	2201      	movs	r2, #1
 8000a74:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a76:	187b      	adds	r3, r7, r1
 8000a78:	2200      	movs	r2, #0
 8000a7a:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a7c:	187b      	adds	r3, r7, r1
 8000a7e:	2200      	movs	r2, #0
 8000a80:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a82:	187b      	adds	r3, r7, r1
 8000a84:	4a05      	ldr	r2, [pc, #20]	; (8000a9c <MX_GPIO_Init+0x118>)
 8000a86:	0019      	movs	r1, r3
 8000a88:	0010      	movs	r0, r2
 8000a8a:	f000 fb11 	bl	80010b0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  //HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
  //HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);

}
 8000a8e:	46c0      	nop			; (mov r8, r8)
 8000a90:	46bd      	mov	sp, r7
 8000a92:	b00b      	add	sp, #44	; 0x2c
 8000a94:	bd90      	pop	{r4, r7, pc}
 8000a96:	46c0      	nop			; (mov r8, r8)
 8000a98:	40021000 	.word	0x40021000
 8000a9c:	48000400 	.word	0x48000400
 8000aa0:	10210000 	.word	0x10210000
 8000aa4:	48000800 	.word	0x48000800
 8000aa8:	10110000 	.word	0x10110000

08000aac <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void  HAL_GPIO_EXTI_Callback(u_int16_t GPIO_Pin){
 8000aac:	b580      	push	{r7, lr}
 8000aae:	b084      	sub	sp, #16
 8000ab0:	af00      	add	r7, sp, #0
 8000ab2:	0002      	movs	r2, r0
 8000ab4:	1dbb      	adds	r3, r7, #6
 8000ab6:	801a      	strh	r2, [r3, #0]
	int bytes_in_RXFIFO;
	int i;
	int str;

	if (GPIO_Pin == B1_Pin) {
 8000ab8:	1dbb      	adds	r3, r7, #6
 8000aba:	881a      	ldrh	r2, [r3, #0]
 8000abc:	2380      	movs	r3, #128	; 0x80
 8000abe:	019b      	lsls	r3, r3, #6
 8000ac0:	429a      	cmp	r2, r3
 8000ac2:	d111      	bne.n	8000ae8 <HAL_GPIO_EXTI_Callback+0x3c>
		HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 8000ac4:	2380      	movs	r3, #128	; 0x80
 8000ac6:	009b      	lsls	r3, r3, #2
 8000ac8:	4a33      	ldr	r2, [pc, #204]	; (8000b98 <HAL_GPIO_EXTI_Callback+0xec>)
 8000aca:	0019      	movs	r1, r3
 8000acc:	0010      	movs	r0, r2
 8000ace:	f000 fca1 	bl	8001414 <HAL_GPIO_TogglePin>
		if (state == 1){
 8000ad2:	4b32      	ldr	r3, [pc, #200]	; (8000b9c <HAL_GPIO_EXTI_Callback+0xf0>)
 8000ad4:	681b      	ldr	r3, [r3, #0]
 8000ad6:	2b01      	cmp	r3, #1
 8000ad8:	d103      	bne.n	8000ae2 <HAL_GPIO_EXTI_Callback+0x36>
			state =2;
 8000ada:	4b30      	ldr	r3, [pc, #192]	; (8000b9c <HAL_GPIO_EXTI_Callback+0xf0>)
 8000adc:	2202      	movs	r2, #2
 8000ade:	601a      	str	r2, [r3, #0]
 8000ae0:	e002      	b.n	8000ae8 <HAL_GPIO_EXTI_Callback+0x3c>
			  }
		else {
			state = 1;
 8000ae2:	4b2e      	ldr	r3, [pc, #184]	; (8000b9c <HAL_GPIO_EXTI_Callback+0xf0>)
 8000ae4:	2201      	movs	r2, #1
 8000ae6:	601a      	str	r2, [r3, #0]
		}
	}

	if (GPIO_Pin == GDO0_Pin){
 8000ae8:	1dbb      	adds	r3, r7, #6
 8000aea:	881a      	ldrh	r2, [r3, #0]
 8000aec:	2380      	movs	r3, #128	; 0x80
 8000aee:	009b      	lsls	r3, r3, #2
 8000af0:	429a      	cmp	r2, r3
 8000af2:	d14c      	bne.n	8000b8e <HAL_GPIO_EXTI_Callback+0xe2>
		//timer_val = __HAL_TIM_GET_COUNTER(&htim16);
		while(HAL_GPIO_ReadPin(GDO0_GPIO_Port,GDO0_Pin)>0){
 8000af4:	e002      	b.n	8000afc <HAL_GPIO_EXTI_Callback+0x50>
						i += 1;
 8000af6:	68fb      	ldr	r3, [r7, #12]
 8000af8:	3301      	adds	r3, #1
 8000afa:	60fb      	str	r3, [r7, #12]
		while(HAL_GPIO_ReadPin(GDO0_GPIO_Port,GDO0_Pin)>0){
 8000afc:	2380      	movs	r3, #128	; 0x80
 8000afe:	009a      	lsls	r2, r3, #2
 8000b00:	2390      	movs	r3, #144	; 0x90
 8000b02:	05db      	lsls	r3, r3, #23
 8000b04:	0011      	movs	r1, r2
 8000b06:	0018      	movs	r0, r3
 8000b08:	f000 fc4a 	bl	80013a0 <HAL_GPIO_ReadPin>
 8000b0c:	1e03      	subs	r3, r0, #0
 8000b0e:	d1f2      	bne.n	8000af6 <HAL_GPIO_EXTI_Callback+0x4a>
					}
		readReg(RXBYTES, STATUS_REGISTER);
 8000b10:	21c0      	movs	r1, #192	; 0xc0
 8000b12:	203b      	movs	r0, #59	; 0x3b
 8000b14:	f7ff fc00 	bl	8000318 <readReg>
		bytes_in_RXFIFO = SPI_BUFFER[0];
 8000b18:	4b21      	ldr	r3, [pc, #132]	; (8000ba0 <HAL_GPIO_EXTI_Callback+0xf4>)
 8000b1a:	781b      	ldrb	r3, [r3, #0]
 8000b1c:	60bb      	str	r3, [r7, #8]

		if (bytes_in_RXFIFO != 0){
 8000b1e:	68bb      	ldr	r3, [r7, #8]
 8000b20:	2b00      	cmp	r3, #0
 8000b22:	d034      	beq.n	8000b8e <HAL_GPIO_EXTI_Callback+0xe2>


			readReg(RXBYTES, STATUS_REGISTER);
 8000b24:	21c0      	movs	r1, #192	; 0xc0
 8000b26:	203b      	movs	r0, #59	; 0x3b
 8000b28:	f7ff fbf6 	bl	8000318 <readReg>
			bytes_in_RXFIFO = SPI_BUFFER[0];
 8000b2c:	4b1c      	ldr	r3, [pc, #112]	; (8000ba0 <HAL_GPIO_EXTI_Callback+0xf4>)
 8000b2e:	781b      	ldrb	r3, [r3, #0]
 8000b30:	60bb      	str	r3, [r7, #8]

			readRegBurst(RX_BUFFER, RX_FIF0, bytes_in_RXFIFO);
 8000b32:	68bb      	ldr	r3, [r7, #8]
 8000b34:	b2da      	uxtb	r2, r3
 8000b36:	4b1b      	ldr	r3, [pc, #108]	; (8000ba4 <HAL_GPIO_EXTI_Callback+0xf8>)
 8000b38:	213f      	movs	r1, #63	; 0x3f
 8000b3a:	0018      	movs	r0, r3
 8000b3c:	f7ff fc18 	bl	8000370 <readRegBurst>
//
//			HAL_UART_Transmit(&huart2, MSG, sizeof(MSG), 100);
//			memset(MSG, 0, sizeof MSG);
//			pos = MSG;

			if (RX_BUFFER[bytes_in_RXFIFO-1] & 0x80){
 8000b40:	68bb      	ldr	r3, [r7, #8]
 8000b42:	1e5a      	subs	r2, r3, #1
 8000b44:	4b17      	ldr	r3, [pc, #92]	; (8000ba4 <HAL_GPIO_EXTI_Callback+0xf8>)
 8000b46:	0092      	lsls	r2, r2, #2
 8000b48:	58d3      	ldr	r3, [r2, r3]
 8000b4a:	2280      	movs	r2, #128	; 0x80
 8000b4c:	4013      	ands	r3, r2
 8000b4e:	d005      	beq.n	8000b5c <HAL_GPIO_EXTI_Callback+0xb0>
				recieved_packets += 1;
 8000b50:	4b15      	ldr	r3, [pc, #84]	; (8000ba8 <HAL_GPIO_EXTI_Callback+0xfc>)
 8000b52:	681b      	ldr	r3, [r3, #0]
 8000b54:	1c5a      	adds	r2, r3, #1
 8000b56:	4b14      	ldr	r3, [pc, #80]	; (8000ba8 <HAL_GPIO_EXTI_Callback+0xfc>)
 8000b58:	601a      	str	r2, [r3, #0]
 8000b5a:	e015      	b.n	8000b88 <HAL_GPIO_EXTI_Callback+0xdc>
//				sprintf(MSG, "CRC OK!\r\n");
//				HAL_UART_Transmit(&huart2, MSG, sizeof(MSG), 100);
//				memset(MSG, 0, sizeof MSG);
			}
			else{
				sprintf(MSG, "CRC NOT OK!\r\n");
 8000b5c:	4a13      	ldr	r2, [pc, #76]	; (8000bac <HAL_GPIO_EXTI_Callback+0x100>)
 8000b5e:	4b14      	ldr	r3, [pc, #80]	; (8000bb0 <HAL_GPIO_EXTI_Callback+0x104>)
 8000b60:	0010      	movs	r0, r2
 8000b62:	0019      	movs	r1, r3
 8000b64:	230e      	movs	r3, #14
 8000b66:	001a      	movs	r2, r3
 8000b68:	f002 ff22 	bl	80039b0 <memcpy>
				HAL_UART_Transmit(&huart2, MSG, sizeof(MSG), 100);
 8000b6c:	23fa      	movs	r3, #250	; 0xfa
 8000b6e:	009a      	lsls	r2, r3, #2
 8000b70:	490e      	ldr	r1, [pc, #56]	; (8000bac <HAL_GPIO_EXTI_Callback+0x100>)
 8000b72:	4810      	ldr	r0, [pc, #64]	; (8000bb4 <HAL_GPIO_EXTI_Callback+0x108>)
 8000b74:	2364      	movs	r3, #100	; 0x64
 8000b76:	f002 faeb 	bl	8003150 <HAL_UART_Transmit>
				memset(MSG, 0, sizeof MSG);
 8000b7a:	23fa      	movs	r3, #250	; 0xfa
 8000b7c:	009a      	lsls	r2, r3, #2
 8000b7e:	4b0b      	ldr	r3, [pc, #44]	; (8000bac <HAL_GPIO_EXTI_Callback+0x100>)
 8000b80:	2100      	movs	r1, #0
 8000b82:	0018      	movs	r0, r3
 8000b84:	f002 ff1d 	bl	80039c2 <memset>
			}

			command_strobe1(SRX);
 8000b88:	2034      	movs	r0, #52	; 0x34
 8000b8a:	f7ff fba9 	bl	80002e0 <command_strobe1>
		}
	}



}
 8000b8e:	46c0      	nop			; (mov r8, r8)
 8000b90:	46bd      	mov	sp, r7
 8000b92:	b004      	add	sp, #16
 8000b94:	bd80      	pop	{r7, pc}
 8000b96:	46c0      	nop			; (mov r8, r8)
 8000b98:	48000400 	.word	0x48000400
 8000b9c:	20000000 	.word	0x20000000
 8000ba0:	200006cc 	.word	0x200006cc
 8000ba4:	200000a8 	.word	0x200000a8
 8000ba8:	20000098 	.word	0x20000098
 8000bac:	200002e4 	.word	0x200002e4
 8000bb0:	08004304 	.word	0x08004304
 8000bb4:	20000218 	.word	0x20000218

08000bb8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000bb8:	b580      	push	{r7, lr}
 8000bba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000bbc:	46c0      	nop			; (mov r8, r8)
 8000bbe:	46bd      	mov	sp, r7
 8000bc0:	bd80      	pop	{r7, pc}
	...

08000bc4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000bc4:	b580      	push	{r7, lr}
 8000bc6:	b082      	sub	sp, #8
 8000bc8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000bca:	4b0f      	ldr	r3, [pc, #60]	; (8000c08 <HAL_MspInit+0x44>)
 8000bcc:	699a      	ldr	r2, [r3, #24]
 8000bce:	4b0e      	ldr	r3, [pc, #56]	; (8000c08 <HAL_MspInit+0x44>)
 8000bd0:	2101      	movs	r1, #1
 8000bd2:	430a      	orrs	r2, r1
 8000bd4:	619a      	str	r2, [r3, #24]
 8000bd6:	4b0c      	ldr	r3, [pc, #48]	; (8000c08 <HAL_MspInit+0x44>)
 8000bd8:	699b      	ldr	r3, [r3, #24]
 8000bda:	2201      	movs	r2, #1
 8000bdc:	4013      	ands	r3, r2
 8000bde:	607b      	str	r3, [r7, #4]
 8000be0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000be2:	4b09      	ldr	r3, [pc, #36]	; (8000c08 <HAL_MspInit+0x44>)
 8000be4:	69da      	ldr	r2, [r3, #28]
 8000be6:	4b08      	ldr	r3, [pc, #32]	; (8000c08 <HAL_MspInit+0x44>)
 8000be8:	2180      	movs	r1, #128	; 0x80
 8000bea:	0549      	lsls	r1, r1, #21
 8000bec:	430a      	orrs	r2, r1
 8000bee:	61da      	str	r2, [r3, #28]
 8000bf0:	4b05      	ldr	r3, [pc, #20]	; (8000c08 <HAL_MspInit+0x44>)
 8000bf2:	69da      	ldr	r2, [r3, #28]
 8000bf4:	2380      	movs	r3, #128	; 0x80
 8000bf6:	055b      	lsls	r3, r3, #21
 8000bf8:	4013      	ands	r3, r2
 8000bfa:	603b      	str	r3, [r7, #0]
 8000bfc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000bfe:	46c0      	nop			; (mov r8, r8)
 8000c00:	46bd      	mov	sp, r7
 8000c02:	b002      	add	sp, #8
 8000c04:	bd80      	pop	{r7, pc}
 8000c06:	46c0      	nop			; (mov r8, r8)
 8000c08:	40021000 	.word	0x40021000

08000c0c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000c0c:	b580      	push	{r7, lr}
 8000c0e:	b08a      	sub	sp, #40	; 0x28
 8000c10:	af00      	add	r7, sp, #0
 8000c12:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c14:	2314      	movs	r3, #20
 8000c16:	18fb      	adds	r3, r7, r3
 8000c18:	0018      	movs	r0, r3
 8000c1a:	2314      	movs	r3, #20
 8000c1c:	001a      	movs	r2, r3
 8000c1e:	2100      	movs	r1, #0
 8000c20:	f002 fecf 	bl	80039c2 <memset>
  if(hspi->Instance==SPI1)
 8000c24:	687b      	ldr	r3, [r7, #4]
 8000c26:	681b      	ldr	r3, [r3, #0]
 8000c28:	4a1c      	ldr	r2, [pc, #112]	; (8000c9c <HAL_SPI_MspInit+0x90>)
 8000c2a:	4293      	cmp	r3, r2
 8000c2c:	d132      	bne.n	8000c94 <HAL_SPI_MspInit+0x88>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000c2e:	4b1c      	ldr	r3, [pc, #112]	; (8000ca0 <HAL_SPI_MspInit+0x94>)
 8000c30:	699a      	ldr	r2, [r3, #24]
 8000c32:	4b1b      	ldr	r3, [pc, #108]	; (8000ca0 <HAL_SPI_MspInit+0x94>)
 8000c34:	2180      	movs	r1, #128	; 0x80
 8000c36:	0149      	lsls	r1, r1, #5
 8000c38:	430a      	orrs	r2, r1
 8000c3a:	619a      	str	r2, [r3, #24]
 8000c3c:	4b18      	ldr	r3, [pc, #96]	; (8000ca0 <HAL_SPI_MspInit+0x94>)
 8000c3e:	699a      	ldr	r2, [r3, #24]
 8000c40:	2380      	movs	r3, #128	; 0x80
 8000c42:	015b      	lsls	r3, r3, #5
 8000c44:	4013      	ands	r3, r2
 8000c46:	613b      	str	r3, [r7, #16]
 8000c48:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c4a:	4b15      	ldr	r3, [pc, #84]	; (8000ca0 <HAL_SPI_MspInit+0x94>)
 8000c4c:	695a      	ldr	r2, [r3, #20]
 8000c4e:	4b14      	ldr	r3, [pc, #80]	; (8000ca0 <HAL_SPI_MspInit+0x94>)
 8000c50:	2180      	movs	r1, #128	; 0x80
 8000c52:	0289      	lsls	r1, r1, #10
 8000c54:	430a      	orrs	r2, r1
 8000c56:	615a      	str	r2, [r3, #20]
 8000c58:	4b11      	ldr	r3, [pc, #68]	; (8000ca0 <HAL_SPI_MspInit+0x94>)
 8000c5a:	695a      	ldr	r2, [r3, #20]
 8000c5c:	2380      	movs	r3, #128	; 0x80
 8000c5e:	029b      	lsls	r3, r3, #10
 8000c60:	4013      	ands	r3, r2
 8000c62:	60fb      	str	r3, [r7, #12]
 8000c64:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration    
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8000c66:	2114      	movs	r1, #20
 8000c68:	187b      	adds	r3, r7, r1
 8000c6a:	22e0      	movs	r2, #224	; 0xe0
 8000c6c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c6e:	187b      	adds	r3, r7, r1
 8000c70:	2202      	movs	r2, #2
 8000c72:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c74:	187b      	adds	r3, r7, r1
 8000c76:	2200      	movs	r2, #0
 8000c78:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000c7a:	187b      	adds	r3, r7, r1
 8000c7c:	2203      	movs	r2, #3
 8000c7e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8000c80:	187b      	adds	r3, r7, r1
 8000c82:	2200      	movs	r2, #0
 8000c84:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c86:	187a      	adds	r2, r7, r1
 8000c88:	2390      	movs	r3, #144	; 0x90
 8000c8a:	05db      	lsls	r3, r3, #23
 8000c8c:	0011      	movs	r1, r2
 8000c8e:	0018      	movs	r0, r3
 8000c90:	f000 fa0e 	bl	80010b0 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8000c94:	46c0      	nop			; (mov r8, r8)
 8000c96:	46bd      	mov	sp, r7
 8000c98:	b00a      	add	sp, #40	; 0x28
 8000c9a:	bd80      	pop	{r7, pc}
 8000c9c:	40013000 	.word	0x40013000
 8000ca0:	40021000 	.word	0x40021000

08000ca4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000ca4:	b580      	push	{r7, lr}
 8000ca6:	b084      	sub	sp, #16
 8000ca8:	af00      	add	r7, sp, #0
 8000caa:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM16)
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	681b      	ldr	r3, [r3, #0]
 8000cb0:	4a0a      	ldr	r2, [pc, #40]	; (8000cdc <HAL_TIM_Base_MspInit+0x38>)
 8000cb2:	4293      	cmp	r3, r2
 8000cb4:	d10d      	bne.n	8000cd2 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM16_MspInit 0 */

  /* USER CODE END TIM16_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM16_CLK_ENABLE();
 8000cb6:	4b0a      	ldr	r3, [pc, #40]	; (8000ce0 <HAL_TIM_Base_MspInit+0x3c>)
 8000cb8:	699a      	ldr	r2, [r3, #24]
 8000cba:	4b09      	ldr	r3, [pc, #36]	; (8000ce0 <HAL_TIM_Base_MspInit+0x3c>)
 8000cbc:	2180      	movs	r1, #128	; 0x80
 8000cbe:	0289      	lsls	r1, r1, #10
 8000cc0:	430a      	orrs	r2, r1
 8000cc2:	619a      	str	r2, [r3, #24]
 8000cc4:	4b06      	ldr	r3, [pc, #24]	; (8000ce0 <HAL_TIM_Base_MspInit+0x3c>)
 8000cc6:	699a      	ldr	r2, [r3, #24]
 8000cc8:	2380      	movs	r3, #128	; 0x80
 8000cca:	029b      	lsls	r3, r3, #10
 8000ccc:	4013      	ands	r3, r2
 8000cce:	60fb      	str	r3, [r7, #12]
 8000cd0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }

}
 8000cd2:	46c0      	nop			; (mov r8, r8)
 8000cd4:	46bd      	mov	sp, r7
 8000cd6:	b004      	add	sp, #16
 8000cd8:	bd80      	pop	{r7, pc}
 8000cda:	46c0      	nop			; (mov r8, r8)
 8000cdc:	40014400 	.word	0x40014400
 8000ce0:	40021000 	.word	0x40021000

08000ce4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000ce4:	b580      	push	{r7, lr}
 8000ce6:	b08a      	sub	sp, #40	; 0x28
 8000ce8:	af00      	add	r7, sp, #0
 8000cea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cec:	2314      	movs	r3, #20
 8000cee:	18fb      	adds	r3, r7, r3
 8000cf0:	0018      	movs	r0, r3
 8000cf2:	2314      	movs	r3, #20
 8000cf4:	001a      	movs	r2, r3
 8000cf6:	2100      	movs	r1, #0
 8000cf8:	f002 fe63 	bl	80039c2 <memset>
  if(huart->Instance==USART2)
 8000cfc:	687b      	ldr	r3, [r7, #4]
 8000cfe:	681b      	ldr	r3, [r3, #0]
 8000d00:	4a1c      	ldr	r2, [pc, #112]	; (8000d74 <HAL_UART_MspInit+0x90>)
 8000d02:	4293      	cmp	r3, r2
 8000d04:	d132      	bne.n	8000d6c <HAL_UART_MspInit+0x88>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000d06:	4b1c      	ldr	r3, [pc, #112]	; (8000d78 <HAL_UART_MspInit+0x94>)
 8000d08:	69da      	ldr	r2, [r3, #28]
 8000d0a:	4b1b      	ldr	r3, [pc, #108]	; (8000d78 <HAL_UART_MspInit+0x94>)
 8000d0c:	2180      	movs	r1, #128	; 0x80
 8000d0e:	0289      	lsls	r1, r1, #10
 8000d10:	430a      	orrs	r2, r1
 8000d12:	61da      	str	r2, [r3, #28]
 8000d14:	4b18      	ldr	r3, [pc, #96]	; (8000d78 <HAL_UART_MspInit+0x94>)
 8000d16:	69da      	ldr	r2, [r3, #28]
 8000d18:	2380      	movs	r3, #128	; 0x80
 8000d1a:	029b      	lsls	r3, r3, #10
 8000d1c:	4013      	ands	r3, r2
 8000d1e:	613b      	str	r3, [r7, #16]
 8000d20:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d22:	4b15      	ldr	r3, [pc, #84]	; (8000d78 <HAL_UART_MspInit+0x94>)
 8000d24:	695a      	ldr	r2, [r3, #20]
 8000d26:	4b14      	ldr	r3, [pc, #80]	; (8000d78 <HAL_UART_MspInit+0x94>)
 8000d28:	2180      	movs	r1, #128	; 0x80
 8000d2a:	0289      	lsls	r1, r1, #10
 8000d2c:	430a      	orrs	r2, r1
 8000d2e:	615a      	str	r2, [r3, #20]
 8000d30:	4b11      	ldr	r3, [pc, #68]	; (8000d78 <HAL_UART_MspInit+0x94>)
 8000d32:	695a      	ldr	r2, [r3, #20]
 8000d34:	2380      	movs	r3, #128	; 0x80
 8000d36:	029b      	lsls	r3, r3, #10
 8000d38:	4013      	ands	r3, r2
 8000d3a:	60fb      	str	r3, [r7, #12]
 8000d3c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000d3e:	2114      	movs	r1, #20
 8000d40:	187b      	adds	r3, r7, r1
 8000d42:	220c      	movs	r2, #12
 8000d44:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d46:	187b      	adds	r3, r7, r1
 8000d48:	2202      	movs	r2, #2
 8000d4a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d4c:	187b      	adds	r3, r7, r1
 8000d4e:	2200      	movs	r2, #0
 8000d50:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d52:	187b      	adds	r3, r7, r1
 8000d54:	2200      	movs	r2, #0
 8000d56:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8000d58:	187b      	adds	r3, r7, r1
 8000d5a:	2201      	movs	r2, #1
 8000d5c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d5e:	187a      	adds	r2, r7, r1
 8000d60:	2390      	movs	r3, #144	; 0x90
 8000d62:	05db      	lsls	r3, r3, #23
 8000d64:	0011      	movs	r1, r2
 8000d66:	0018      	movs	r0, r3
 8000d68:	f000 f9a2 	bl	80010b0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000d6c:	46c0      	nop			; (mov r8, r8)
 8000d6e:	46bd      	mov	sp, r7
 8000d70:	b00a      	add	sp, #40	; 0x28
 8000d72:	bd80      	pop	{r7, pc}
 8000d74:	40004400 	.word	0x40004400
 8000d78:	40021000 	.word	0x40021000

08000d7c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000d7c:	b580      	push	{r7, lr}
 8000d7e:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000d80:	46c0      	nop			; (mov r8, r8)
 8000d82:	46bd      	mov	sp, r7
 8000d84:	bd80      	pop	{r7, pc}

08000d86 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000d86:	b580      	push	{r7, lr}
 8000d88:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000d8a:	e7fe      	b.n	8000d8a <HardFault_Handler+0x4>

08000d8c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000d8c:	b580      	push	{r7, lr}
 8000d8e:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000d90:	46c0      	nop			; (mov r8, r8)
 8000d92:	46bd      	mov	sp, r7
 8000d94:	bd80      	pop	{r7, pc}

08000d96 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000d96:	b580      	push	{r7, lr}
 8000d98:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000d9a:	46c0      	nop			; (mov r8, r8)
 8000d9c:	46bd      	mov	sp, r7
 8000d9e:	bd80      	pop	{r7, pc}

08000da0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000da0:	b580      	push	{r7, lr}
 8000da2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000da4:	f000 f88a 	bl	8000ebc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000da8:	46c0      	nop			; (mov r8, r8)
 8000daa:	46bd      	mov	sp, r7
 8000dac:	bd80      	pop	{r7, pc}

08000dae <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 8000dae:	b580      	push	{r7, lr}
 8000db0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_9);
 8000db2:	2380      	movs	r3, #128	; 0x80
 8000db4:	009b      	lsls	r3, r3, #2
 8000db6:	0018      	movs	r0, r3
 8000db8:	f000 fb48 	bl	800144c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8000dbc:	2380      	movs	r3, #128	; 0x80
 8000dbe:	019b      	lsls	r3, r3, #6
 8000dc0:	0018      	movs	r0, r3
 8000dc2:	f000 fb43 	bl	800144c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 8000dc6:	46c0      	nop			; (mov r8, r8)
 8000dc8:	46bd      	mov	sp, r7
 8000dca:	bd80      	pop	{r7, pc}

08000dcc <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000dcc:	b580      	push	{r7, lr}
 8000dce:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8000dd0:	46c0      	nop			; (mov r8, r8)
 8000dd2:	46bd      	mov	sp, r7
 8000dd4:	bd80      	pop	{r7, pc}
	...

08000dd8 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000dd8:	480d      	ldr	r0, [pc, #52]	; (8000e10 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000dda:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000ddc:	480d      	ldr	r0, [pc, #52]	; (8000e14 <LoopForever+0x6>)
  ldr r1, =_edata
 8000dde:	490e      	ldr	r1, [pc, #56]	; (8000e18 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000de0:	4a0e      	ldr	r2, [pc, #56]	; (8000e1c <LoopForever+0xe>)
  movs r3, #0
 8000de2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000de4:	e002      	b.n	8000dec <LoopCopyDataInit>

08000de6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000de6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000de8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000dea:	3304      	adds	r3, #4

08000dec <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000dec:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000dee:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000df0:	d3f9      	bcc.n	8000de6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000df2:	4a0b      	ldr	r2, [pc, #44]	; (8000e20 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000df4:	4c0b      	ldr	r4, [pc, #44]	; (8000e24 <LoopForever+0x16>)
  movs r3, #0
 8000df6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000df8:	e001      	b.n	8000dfe <LoopFillZerobss>

08000dfa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000dfa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000dfc:	3204      	adds	r2, #4

08000dfe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000dfe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000e00:	d3fb      	bcc.n	8000dfa <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8000e02:	f7ff ffe3 	bl	8000dcc <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 8000e06:	f002 fdaf 	bl	8003968 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000e0a:	f7ff faed 	bl	80003e8 <main>

08000e0e <LoopForever>:

LoopForever:
    b LoopForever
 8000e0e:	e7fe      	b.n	8000e0e <LoopForever>
  ldr   r0, =_estack
 8000e10:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8000e14:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000e18:	20000078 	.word	0x20000078
  ldr r2, =_sidata
 8000e1c:	08004388 	.word	0x08004388
  ldr r2, =_sbss
 8000e20:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 8000e24:	200006dc 	.word	0x200006dc

08000e28 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000e28:	e7fe      	b.n	8000e28 <ADC1_COMP_IRQHandler>
	...

08000e2c <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000e2c:	b580      	push	{r7, lr}
 8000e2e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000e30:	4b07      	ldr	r3, [pc, #28]	; (8000e50 <HAL_Init+0x24>)
 8000e32:	681a      	ldr	r2, [r3, #0]
 8000e34:	4b06      	ldr	r3, [pc, #24]	; (8000e50 <HAL_Init+0x24>)
 8000e36:	2110      	movs	r1, #16
 8000e38:	430a      	orrs	r2, r1
 8000e3a:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8000e3c:	2000      	movs	r0, #0
 8000e3e:	f000 f809 	bl	8000e54 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000e42:	f7ff febf 	bl	8000bc4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000e46:	2300      	movs	r3, #0
}
 8000e48:	0018      	movs	r0, r3
 8000e4a:	46bd      	mov	sp, r7
 8000e4c:	bd80      	pop	{r7, pc}
 8000e4e:	46c0      	nop			; (mov r8, r8)
 8000e50:	40022000 	.word	0x40022000

08000e54 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e54:	b590      	push	{r4, r7, lr}
 8000e56:	b083      	sub	sp, #12
 8000e58:	af00      	add	r7, sp, #0
 8000e5a:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000e5c:	4b14      	ldr	r3, [pc, #80]	; (8000eb0 <HAL_InitTick+0x5c>)
 8000e5e:	681c      	ldr	r4, [r3, #0]
 8000e60:	4b14      	ldr	r3, [pc, #80]	; (8000eb4 <HAL_InitTick+0x60>)
 8000e62:	781b      	ldrb	r3, [r3, #0]
 8000e64:	0019      	movs	r1, r3
 8000e66:	23fa      	movs	r3, #250	; 0xfa
 8000e68:	0098      	lsls	r0, r3, #2
 8000e6a:	f7ff f94b 	bl	8000104 <__udivsi3>
 8000e6e:	0003      	movs	r3, r0
 8000e70:	0019      	movs	r1, r3
 8000e72:	0020      	movs	r0, r4
 8000e74:	f7ff f946 	bl	8000104 <__udivsi3>
 8000e78:	0003      	movs	r3, r0
 8000e7a:	0018      	movs	r0, r3
 8000e7c:	f000 f90b 	bl	8001096 <HAL_SYSTICK_Config>
 8000e80:	1e03      	subs	r3, r0, #0
 8000e82:	d001      	beq.n	8000e88 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000e84:	2301      	movs	r3, #1
 8000e86:	e00f      	b.n	8000ea8 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	2b03      	cmp	r3, #3
 8000e8c:	d80b      	bhi.n	8000ea6 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000e8e:	6879      	ldr	r1, [r7, #4]
 8000e90:	2301      	movs	r3, #1
 8000e92:	425b      	negs	r3, r3
 8000e94:	2200      	movs	r2, #0
 8000e96:	0018      	movs	r0, r3
 8000e98:	f000 f8d8 	bl	800104c <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000e9c:	4b06      	ldr	r3, [pc, #24]	; (8000eb8 <HAL_InitTick+0x64>)
 8000e9e:	687a      	ldr	r2, [r7, #4]
 8000ea0:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8000ea2:	2300      	movs	r3, #0
 8000ea4:	e000      	b.n	8000ea8 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8000ea6:	2301      	movs	r3, #1
}
 8000ea8:	0018      	movs	r0, r3
 8000eaa:	46bd      	mov	sp, r7
 8000eac:	b003      	add	sp, #12
 8000eae:	bd90      	pop	{r4, r7, pc}
 8000eb0:	20000008 	.word	0x20000008
 8000eb4:	20000010 	.word	0x20000010
 8000eb8:	2000000c 	.word	0x2000000c

08000ebc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000ebc:	b580      	push	{r7, lr}
 8000ebe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000ec0:	4b05      	ldr	r3, [pc, #20]	; (8000ed8 <HAL_IncTick+0x1c>)
 8000ec2:	781b      	ldrb	r3, [r3, #0]
 8000ec4:	001a      	movs	r2, r3
 8000ec6:	4b05      	ldr	r3, [pc, #20]	; (8000edc <HAL_IncTick+0x20>)
 8000ec8:	681b      	ldr	r3, [r3, #0]
 8000eca:	18d2      	adds	r2, r2, r3
 8000ecc:	4b03      	ldr	r3, [pc, #12]	; (8000edc <HAL_IncTick+0x20>)
 8000ece:	601a      	str	r2, [r3, #0]
}
 8000ed0:	46c0      	nop			; (mov r8, r8)
 8000ed2:	46bd      	mov	sp, r7
 8000ed4:	bd80      	pop	{r7, pc}
 8000ed6:	46c0      	nop			; (mov r8, r8)
 8000ed8:	20000010 	.word	0x20000010
 8000edc:	200006d4 	.word	0x200006d4

08000ee0 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000ee0:	b580      	push	{r7, lr}
 8000ee2:	af00      	add	r7, sp, #0
  return uwTick;
 8000ee4:	4b02      	ldr	r3, [pc, #8]	; (8000ef0 <HAL_GetTick+0x10>)
 8000ee6:	681b      	ldr	r3, [r3, #0]
}
 8000ee8:	0018      	movs	r0, r3
 8000eea:	46bd      	mov	sp, r7
 8000eec:	bd80      	pop	{r7, pc}
 8000eee:	46c0      	nop			; (mov r8, r8)
 8000ef0:	200006d4 	.word	0x200006d4

08000ef4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000ef4:	b580      	push	{r7, lr}
 8000ef6:	b082      	sub	sp, #8
 8000ef8:	af00      	add	r7, sp, #0
 8000efa:	0002      	movs	r2, r0
 8000efc:	1dfb      	adds	r3, r7, #7
 8000efe:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000f00:	1dfb      	adds	r3, r7, #7
 8000f02:	781b      	ldrb	r3, [r3, #0]
 8000f04:	2b7f      	cmp	r3, #127	; 0x7f
 8000f06:	d809      	bhi.n	8000f1c <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000f08:	1dfb      	adds	r3, r7, #7
 8000f0a:	781b      	ldrb	r3, [r3, #0]
 8000f0c:	001a      	movs	r2, r3
 8000f0e:	231f      	movs	r3, #31
 8000f10:	401a      	ands	r2, r3
 8000f12:	4b04      	ldr	r3, [pc, #16]	; (8000f24 <__NVIC_EnableIRQ+0x30>)
 8000f14:	2101      	movs	r1, #1
 8000f16:	4091      	lsls	r1, r2
 8000f18:	000a      	movs	r2, r1
 8000f1a:	601a      	str	r2, [r3, #0]
  }
}
 8000f1c:	46c0      	nop			; (mov r8, r8)
 8000f1e:	46bd      	mov	sp, r7
 8000f20:	b002      	add	sp, #8
 8000f22:	bd80      	pop	{r7, pc}
 8000f24:	e000e100 	.word	0xe000e100

08000f28 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000f28:	b590      	push	{r4, r7, lr}
 8000f2a:	b083      	sub	sp, #12
 8000f2c:	af00      	add	r7, sp, #0
 8000f2e:	0002      	movs	r2, r0
 8000f30:	6039      	str	r1, [r7, #0]
 8000f32:	1dfb      	adds	r3, r7, #7
 8000f34:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000f36:	1dfb      	adds	r3, r7, #7
 8000f38:	781b      	ldrb	r3, [r3, #0]
 8000f3a:	2b7f      	cmp	r3, #127	; 0x7f
 8000f3c:	d828      	bhi.n	8000f90 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000f3e:	4a2f      	ldr	r2, [pc, #188]	; (8000ffc <__NVIC_SetPriority+0xd4>)
 8000f40:	1dfb      	adds	r3, r7, #7
 8000f42:	781b      	ldrb	r3, [r3, #0]
 8000f44:	b25b      	sxtb	r3, r3
 8000f46:	089b      	lsrs	r3, r3, #2
 8000f48:	33c0      	adds	r3, #192	; 0xc0
 8000f4a:	009b      	lsls	r3, r3, #2
 8000f4c:	589b      	ldr	r3, [r3, r2]
 8000f4e:	1dfa      	adds	r2, r7, #7
 8000f50:	7812      	ldrb	r2, [r2, #0]
 8000f52:	0011      	movs	r1, r2
 8000f54:	2203      	movs	r2, #3
 8000f56:	400a      	ands	r2, r1
 8000f58:	00d2      	lsls	r2, r2, #3
 8000f5a:	21ff      	movs	r1, #255	; 0xff
 8000f5c:	4091      	lsls	r1, r2
 8000f5e:	000a      	movs	r2, r1
 8000f60:	43d2      	mvns	r2, r2
 8000f62:	401a      	ands	r2, r3
 8000f64:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000f66:	683b      	ldr	r3, [r7, #0]
 8000f68:	019b      	lsls	r3, r3, #6
 8000f6a:	22ff      	movs	r2, #255	; 0xff
 8000f6c:	401a      	ands	r2, r3
 8000f6e:	1dfb      	adds	r3, r7, #7
 8000f70:	781b      	ldrb	r3, [r3, #0]
 8000f72:	0018      	movs	r0, r3
 8000f74:	2303      	movs	r3, #3
 8000f76:	4003      	ands	r3, r0
 8000f78:	00db      	lsls	r3, r3, #3
 8000f7a:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000f7c:	481f      	ldr	r0, [pc, #124]	; (8000ffc <__NVIC_SetPriority+0xd4>)
 8000f7e:	1dfb      	adds	r3, r7, #7
 8000f80:	781b      	ldrb	r3, [r3, #0]
 8000f82:	b25b      	sxtb	r3, r3
 8000f84:	089b      	lsrs	r3, r3, #2
 8000f86:	430a      	orrs	r2, r1
 8000f88:	33c0      	adds	r3, #192	; 0xc0
 8000f8a:	009b      	lsls	r3, r3, #2
 8000f8c:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000f8e:	e031      	b.n	8000ff4 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000f90:	4a1b      	ldr	r2, [pc, #108]	; (8001000 <__NVIC_SetPriority+0xd8>)
 8000f92:	1dfb      	adds	r3, r7, #7
 8000f94:	781b      	ldrb	r3, [r3, #0]
 8000f96:	0019      	movs	r1, r3
 8000f98:	230f      	movs	r3, #15
 8000f9a:	400b      	ands	r3, r1
 8000f9c:	3b08      	subs	r3, #8
 8000f9e:	089b      	lsrs	r3, r3, #2
 8000fa0:	3306      	adds	r3, #6
 8000fa2:	009b      	lsls	r3, r3, #2
 8000fa4:	18d3      	adds	r3, r2, r3
 8000fa6:	3304      	adds	r3, #4
 8000fa8:	681b      	ldr	r3, [r3, #0]
 8000faa:	1dfa      	adds	r2, r7, #7
 8000fac:	7812      	ldrb	r2, [r2, #0]
 8000fae:	0011      	movs	r1, r2
 8000fb0:	2203      	movs	r2, #3
 8000fb2:	400a      	ands	r2, r1
 8000fb4:	00d2      	lsls	r2, r2, #3
 8000fb6:	21ff      	movs	r1, #255	; 0xff
 8000fb8:	4091      	lsls	r1, r2
 8000fba:	000a      	movs	r2, r1
 8000fbc:	43d2      	mvns	r2, r2
 8000fbe:	401a      	ands	r2, r3
 8000fc0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000fc2:	683b      	ldr	r3, [r7, #0]
 8000fc4:	019b      	lsls	r3, r3, #6
 8000fc6:	22ff      	movs	r2, #255	; 0xff
 8000fc8:	401a      	ands	r2, r3
 8000fca:	1dfb      	adds	r3, r7, #7
 8000fcc:	781b      	ldrb	r3, [r3, #0]
 8000fce:	0018      	movs	r0, r3
 8000fd0:	2303      	movs	r3, #3
 8000fd2:	4003      	ands	r3, r0
 8000fd4:	00db      	lsls	r3, r3, #3
 8000fd6:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000fd8:	4809      	ldr	r0, [pc, #36]	; (8001000 <__NVIC_SetPriority+0xd8>)
 8000fda:	1dfb      	adds	r3, r7, #7
 8000fdc:	781b      	ldrb	r3, [r3, #0]
 8000fde:	001c      	movs	r4, r3
 8000fe0:	230f      	movs	r3, #15
 8000fe2:	4023      	ands	r3, r4
 8000fe4:	3b08      	subs	r3, #8
 8000fe6:	089b      	lsrs	r3, r3, #2
 8000fe8:	430a      	orrs	r2, r1
 8000fea:	3306      	adds	r3, #6
 8000fec:	009b      	lsls	r3, r3, #2
 8000fee:	18c3      	adds	r3, r0, r3
 8000ff0:	3304      	adds	r3, #4
 8000ff2:	601a      	str	r2, [r3, #0]
}
 8000ff4:	46c0      	nop			; (mov r8, r8)
 8000ff6:	46bd      	mov	sp, r7
 8000ff8:	b003      	add	sp, #12
 8000ffa:	bd90      	pop	{r4, r7, pc}
 8000ffc:	e000e100 	.word	0xe000e100
 8001000:	e000ed00 	.word	0xe000ed00

08001004 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001004:	b580      	push	{r7, lr}
 8001006:	b082      	sub	sp, #8
 8001008:	af00      	add	r7, sp, #0
 800100a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	3b01      	subs	r3, #1
 8001010:	4a0c      	ldr	r2, [pc, #48]	; (8001044 <SysTick_Config+0x40>)
 8001012:	4293      	cmp	r3, r2
 8001014:	d901      	bls.n	800101a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001016:	2301      	movs	r3, #1
 8001018:	e010      	b.n	800103c <SysTick_Config+0x38>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800101a:	4b0b      	ldr	r3, [pc, #44]	; (8001048 <SysTick_Config+0x44>)
 800101c:	687a      	ldr	r2, [r7, #4]
 800101e:	3a01      	subs	r2, #1
 8001020:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001022:	2301      	movs	r3, #1
 8001024:	425b      	negs	r3, r3
 8001026:	2103      	movs	r1, #3
 8001028:	0018      	movs	r0, r3
 800102a:	f7ff ff7d 	bl	8000f28 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800102e:	4b06      	ldr	r3, [pc, #24]	; (8001048 <SysTick_Config+0x44>)
 8001030:	2200      	movs	r2, #0
 8001032:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001034:	4b04      	ldr	r3, [pc, #16]	; (8001048 <SysTick_Config+0x44>)
 8001036:	2207      	movs	r2, #7
 8001038:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800103a:	2300      	movs	r3, #0
}
 800103c:	0018      	movs	r0, r3
 800103e:	46bd      	mov	sp, r7
 8001040:	b002      	add	sp, #8
 8001042:	bd80      	pop	{r7, pc}
 8001044:	00ffffff 	.word	0x00ffffff
 8001048:	e000e010 	.word	0xe000e010

0800104c <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800104c:	b580      	push	{r7, lr}
 800104e:	b084      	sub	sp, #16
 8001050:	af00      	add	r7, sp, #0
 8001052:	60b9      	str	r1, [r7, #8]
 8001054:	607a      	str	r2, [r7, #4]
 8001056:	210f      	movs	r1, #15
 8001058:	187b      	adds	r3, r7, r1
 800105a:	1c02      	adds	r2, r0, #0
 800105c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 800105e:	68ba      	ldr	r2, [r7, #8]
 8001060:	187b      	adds	r3, r7, r1
 8001062:	781b      	ldrb	r3, [r3, #0]
 8001064:	b25b      	sxtb	r3, r3
 8001066:	0011      	movs	r1, r2
 8001068:	0018      	movs	r0, r3
 800106a:	f7ff ff5d 	bl	8000f28 <__NVIC_SetPriority>
}
 800106e:	46c0      	nop			; (mov r8, r8)
 8001070:	46bd      	mov	sp, r7
 8001072:	b004      	add	sp, #16
 8001074:	bd80      	pop	{r7, pc}

08001076 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001076:	b580      	push	{r7, lr}
 8001078:	b082      	sub	sp, #8
 800107a:	af00      	add	r7, sp, #0
 800107c:	0002      	movs	r2, r0
 800107e:	1dfb      	adds	r3, r7, #7
 8001080:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001082:	1dfb      	adds	r3, r7, #7
 8001084:	781b      	ldrb	r3, [r3, #0]
 8001086:	b25b      	sxtb	r3, r3
 8001088:	0018      	movs	r0, r3
 800108a:	f7ff ff33 	bl	8000ef4 <__NVIC_EnableIRQ>
}
 800108e:	46c0      	nop			; (mov r8, r8)
 8001090:	46bd      	mov	sp, r7
 8001092:	b002      	add	sp, #8
 8001094:	bd80      	pop	{r7, pc}

08001096 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001096:	b580      	push	{r7, lr}
 8001098:	b082      	sub	sp, #8
 800109a:	af00      	add	r7, sp, #0
 800109c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	0018      	movs	r0, r3
 80010a2:	f7ff ffaf 	bl	8001004 <SysTick_Config>
 80010a6:	0003      	movs	r3, r0
}
 80010a8:	0018      	movs	r0, r3
 80010aa:	46bd      	mov	sp, r7
 80010ac:	b002      	add	sp, #8
 80010ae:	bd80      	pop	{r7, pc}

080010b0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{ 
 80010b0:	b580      	push	{r7, lr}
 80010b2:	b086      	sub	sp, #24
 80010b4:	af00      	add	r7, sp, #0
 80010b6:	6078      	str	r0, [r7, #4]
 80010b8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80010ba:	2300      	movs	r3, #0
 80010bc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80010be:	e155      	b.n	800136c <HAL_GPIO_Init+0x2bc>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80010c0:	683b      	ldr	r3, [r7, #0]
 80010c2:	681b      	ldr	r3, [r3, #0]
 80010c4:	2101      	movs	r1, #1
 80010c6:	697a      	ldr	r2, [r7, #20]
 80010c8:	4091      	lsls	r1, r2
 80010ca:	000a      	movs	r2, r1
 80010cc:	4013      	ands	r3, r2
 80010ce:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80010d0:	68fb      	ldr	r3, [r7, #12]
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	d100      	bne.n	80010d8 <HAL_GPIO_Init+0x28>
 80010d6:	e146      	b.n	8001366 <HAL_GPIO_Init+0x2b6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80010d8:	683b      	ldr	r3, [r7, #0]
 80010da:	685b      	ldr	r3, [r3, #4]
 80010dc:	2b01      	cmp	r3, #1
 80010de:	d00b      	beq.n	80010f8 <HAL_GPIO_Init+0x48>
 80010e0:	683b      	ldr	r3, [r7, #0]
 80010e2:	685b      	ldr	r3, [r3, #4]
 80010e4:	2b02      	cmp	r3, #2
 80010e6:	d007      	beq.n	80010f8 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80010e8:	683b      	ldr	r3, [r7, #0]
 80010ea:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80010ec:	2b11      	cmp	r3, #17
 80010ee:	d003      	beq.n	80010f8 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80010f0:	683b      	ldr	r3, [r7, #0]
 80010f2:	685b      	ldr	r3, [r3, #4]
 80010f4:	2b12      	cmp	r3, #18
 80010f6:	d130      	bne.n	800115a <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	689b      	ldr	r3, [r3, #8]
 80010fc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80010fe:	697b      	ldr	r3, [r7, #20]
 8001100:	005b      	lsls	r3, r3, #1
 8001102:	2203      	movs	r2, #3
 8001104:	409a      	lsls	r2, r3
 8001106:	0013      	movs	r3, r2
 8001108:	43da      	mvns	r2, r3
 800110a:	693b      	ldr	r3, [r7, #16]
 800110c:	4013      	ands	r3, r2
 800110e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001110:	683b      	ldr	r3, [r7, #0]
 8001112:	68da      	ldr	r2, [r3, #12]
 8001114:	697b      	ldr	r3, [r7, #20]
 8001116:	005b      	lsls	r3, r3, #1
 8001118:	409a      	lsls	r2, r3
 800111a:	0013      	movs	r3, r2
 800111c:	693a      	ldr	r2, [r7, #16]
 800111e:	4313      	orrs	r3, r2
 8001120:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	693a      	ldr	r2, [r7, #16]
 8001126:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	685b      	ldr	r3, [r3, #4]
 800112c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800112e:	2201      	movs	r2, #1
 8001130:	697b      	ldr	r3, [r7, #20]
 8001132:	409a      	lsls	r2, r3
 8001134:	0013      	movs	r3, r2
 8001136:	43da      	mvns	r2, r3
 8001138:	693b      	ldr	r3, [r7, #16]
 800113a:	4013      	ands	r3, r2
 800113c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 800113e:	683b      	ldr	r3, [r7, #0]
 8001140:	685b      	ldr	r3, [r3, #4]
 8001142:	091b      	lsrs	r3, r3, #4
 8001144:	2201      	movs	r2, #1
 8001146:	401a      	ands	r2, r3
 8001148:	697b      	ldr	r3, [r7, #20]
 800114a:	409a      	lsls	r2, r3
 800114c:	0013      	movs	r3, r2
 800114e:	693a      	ldr	r2, [r7, #16]
 8001150:	4313      	orrs	r3, r2
 8001152:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	693a      	ldr	r2, [r7, #16]
 8001158:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	68db      	ldr	r3, [r3, #12]
 800115e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001160:	697b      	ldr	r3, [r7, #20]
 8001162:	005b      	lsls	r3, r3, #1
 8001164:	2203      	movs	r2, #3
 8001166:	409a      	lsls	r2, r3
 8001168:	0013      	movs	r3, r2
 800116a:	43da      	mvns	r2, r3
 800116c:	693b      	ldr	r3, [r7, #16]
 800116e:	4013      	ands	r3, r2
 8001170:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001172:	683b      	ldr	r3, [r7, #0]
 8001174:	689a      	ldr	r2, [r3, #8]
 8001176:	697b      	ldr	r3, [r7, #20]
 8001178:	005b      	lsls	r3, r3, #1
 800117a:	409a      	lsls	r2, r3
 800117c:	0013      	movs	r3, r2
 800117e:	693a      	ldr	r2, [r7, #16]
 8001180:	4313      	orrs	r3, r2
 8001182:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	693a      	ldr	r2, [r7, #16]
 8001188:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800118a:	683b      	ldr	r3, [r7, #0]
 800118c:	685b      	ldr	r3, [r3, #4]
 800118e:	2b02      	cmp	r3, #2
 8001190:	d003      	beq.n	800119a <HAL_GPIO_Init+0xea>
 8001192:	683b      	ldr	r3, [r7, #0]
 8001194:	685b      	ldr	r3, [r3, #4]
 8001196:	2b12      	cmp	r3, #18
 8001198:	d123      	bne.n	80011e2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800119a:	697b      	ldr	r3, [r7, #20]
 800119c:	08da      	lsrs	r2, r3, #3
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	3208      	adds	r2, #8
 80011a2:	0092      	lsls	r2, r2, #2
 80011a4:	58d3      	ldr	r3, [r2, r3]
 80011a6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80011a8:	697b      	ldr	r3, [r7, #20]
 80011aa:	2207      	movs	r2, #7
 80011ac:	4013      	ands	r3, r2
 80011ae:	009b      	lsls	r3, r3, #2
 80011b0:	220f      	movs	r2, #15
 80011b2:	409a      	lsls	r2, r3
 80011b4:	0013      	movs	r3, r2
 80011b6:	43da      	mvns	r2, r3
 80011b8:	693b      	ldr	r3, [r7, #16]
 80011ba:	4013      	ands	r3, r2
 80011bc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80011be:	683b      	ldr	r3, [r7, #0]
 80011c0:	691a      	ldr	r2, [r3, #16]
 80011c2:	697b      	ldr	r3, [r7, #20]
 80011c4:	2107      	movs	r1, #7
 80011c6:	400b      	ands	r3, r1
 80011c8:	009b      	lsls	r3, r3, #2
 80011ca:	409a      	lsls	r2, r3
 80011cc:	0013      	movs	r3, r2
 80011ce:	693a      	ldr	r2, [r7, #16]
 80011d0:	4313      	orrs	r3, r2
 80011d2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80011d4:	697b      	ldr	r3, [r7, #20]
 80011d6:	08da      	lsrs	r2, r3, #3
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	3208      	adds	r2, #8
 80011dc:	0092      	lsls	r2, r2, #2
 80011de:	6939      	ldr	r1, [r7, #16]
 80011e0:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	681b      	ldr	r3, [r3, #0]
 80011e6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80011e8:	697b      	ldr	r3, [r7, #20]
 80011ea:	005b      	lsls	r3, r3, #1
 80011ec:	2203      	movs	r2, #3
 80011ee:	409a      	lsls	r2, r3
 80011f0:	0013      	movs	r3, r2
 80011f2:	43da      	mvns	r2, r3
 80011f4:	693b      	ldr	r3, [r7, #16]
 80011f6:	4013      	ands	r3, r2
 80011f8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80011fa:	683b      	ldr	r3, [r7, #0]
 80011fc:	685b      	ldr	r3, [r3, #4]
 80011fe:	2203      	movs	r2, #3
 8001200:	401a      	ands	r2, r3
 8001202:	697b      	ldr	r3, [r7, #20]
 8001204:	005b      	lsls	r3, r3, #1
 8001206:	409a      	lsls	r2, r3
 8001208:	0013      	movs	r3, r2
 800120a:	693a      	ldr	r2, [r7, #16]
 800120c:	4313      	orrs	r3, r2
 800120e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	693a      	ldr	r2, [r7, #16]
 8001214:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001216:	683b      	ldr	r3, [r7, #0]
 8001218:	685a      	ldr	r2, [r3, #4]
 800121a:	2380      	movs	r3, #128	; 0x80
 800121c:	055b      	lsls	r3, r3, #21
 800121e:	4013      	ands	r3, r2
 8001220:	d100      	bne.n	8001224 <HAL_GPIO_Init+0x174>
 8001222:	e0a0      	b.n	8001366 <HAL_GPIO_Init+0x2b6>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001224:	4b57      	ldr	r3, [pc, #348]	; (8001384 <HAL_GPIO_Init+0x2d4>)
 8001226:	699a      	ldr	r2, [r3, #24]
 8001228:	4b56      	ldr	r3, [pc, #344]	; (8001384 <HAL_GPIO_Init+0x2d4>)
 800122a:	2101      	movs	r1, #1
 800122c:	430a      	orrs	r2, r1
 800122e:	619a      	str	r2, [r3, #24]
 8001230:	4b54      	ldr	r3, [pc, #336]	; (8001384 <HAL_GPIO_Init+0x2d4>)
 8001232:	699b      	ldr	r3, [r3, #24]
 8001234:	2201      	movs	r2, #1
 8001236:	4013      	ands	r3, r2
 8001238:	60bb      	str	r3, [r7, #8]
 800123a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800123c:	4a52      	ldr	r2, [pc, #328]	; (8001388 <HAL_GPIO_Init+0x2d8>)
 800123e:	697b      	ldr	r3, [r7, #20]
 8001240:	089b      	lsrs	r3, r3, #2
 8001242:	3302      	adds	r3, #2
 8001244:	009b      	lsls	r3, r3, #2
 8001246:	589b      	ldr	r3, [r3, r2]
 8001248:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800124a:	697b      	ldr	r3, [r7, #20]
 800124c:	2203      	movs	r2, #3
 800124e:	4013      	ands	r3, r2
 8001250:	009b      	lsls	r3, r3, #2
 8001252:	220f      	movs	r2, #15
 8001254:	409a      	lsls	r2, r3
 8001256:	0013      	movs	r3, r2
 8001258:	43da      	mvns	r2, r3
 800125a:	693b      	ldr	r3, [r7, #16]
 800125c:	4013      	ands	r3, r2
 800125e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001260:	687a      	ldr	r2, [r7, #4]
 8001262:	2390      	movs	r3, #144	; 0x90
 8001264:	05db      	lsls	r3, r3, #23
 8001266:	429a      	cmp	r2, r3
 8001268:	d019      	beq.n	800129e <HAL_GPIO_Init+0x1ee>
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	4a47      	ldr	r2, [pc, #284]	; (800138c <HAL_GPIO_Init+0x2dc>)
 800126e:	4293      	cmp	r3, r2
 8001270:	d013      	beq.n	800129a <HAL_GPIO_Init+0x1ea>
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	4a46      	ldr	r2, [pc, #280]	; (8001390 <HAL_GPIO_Init+0x2e0>)
 8001276:	4293      	cmp	r3, r2
 8001278:	d00d      	beq.n	8001296 <HAL_GPIO_Init+0x1e6>
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	4a45      	ldr	r2, [pc, #276]	; (8001394 <HAL_GPIO_Init+0x2e4>)
 800127e:	4293      	cmp	r3, r2
 8001280:	d007      	beq.n	8001292 <HAL_GPIO_Init+0x1e2>
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	4a44      	ldr	r2, [pc, #272]	; (8001398 <HAL_GPIO_Init+0x2e8>)
 8001286:	4293      	cmp	r3, r2
 8001288:	d101      	bne.n	800128e <HAL_GPIO_Init+0x1de>
 800128a:	2304      	movs	r3, #4
 800128c:	e008      	b.n	80012a0 <HAL_GPIO_Init+0x1f0>
 800128e:	2305      	movs	r3, #5
 8001290:	e006      	b.n	80012a0 <HAL_GPIO_Init+0x1f0>
 8001292:	2303      	movs	r3, #3
 8001294:	e004      	b.n	80012a0 <HAL_GPIO_Init+0x1f0>
 8001296:	2302      	movs	r3, #2
 8001298:	e002      	b.n	80012a0 <HAL_GPIO_Init+0x1f0>
 800129a:	2301      	movs	r3, #1
 800129c:	e000      	b.n	80012a0 <HAL_GPIO_Init+0x1f0>
 800129e:	2300      	movs	r3, #0
 80012a0:	697a      	ldr	r2, [r7, #20]
 80012a2:	2103      	movs	r1, #3
 80012a4:	400a      	ands	r2, r1
 80012a6:	0092      	lsls	r2, r2, #2
 80012a8:	4093      	lsls	r3, r2
 80012aa:	693a      	ldr	r2, [r7, #16]
 80012ac:	4313      	orrs	r3, r2
 80012ae:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80012b0:	4935      	ldr	r1, [pc, #212]	; (8001388 <HAL_GPIO_Init+0x2d8>)
 80012b2:	697b      	ldr	r3, [r7, #20]
 80012b4:	089b      	lsrs	r3, r3, #2
 80012b6:	3302      	adds	r3, #2
 80012b8:	009b      	lsls	r3, r3, #2
 80012ba:	693a      	ldr	r2, [r7, #16]
 80012bc:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80012be:	4b37      	ldr	r3, [pc, #220]	; (800139c <HAL_GPIO_Init+0x2ec>)
 80012c0:	681b      	ldr	r3, [r3, #0]
 80012c2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80012c4:	68fb      	ldr	r3, [r7, #12]
 80012c6:	43da      	mvns	r2, r3
 80012c8:	693b      	ldr	r3, [r7, #16]
 80012ca:	4013      	ands	r3, r2
 80012cc:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80012ce:	683b      	ldr	r3, [r7, #0]
 80012d0:	685a      	ldr	r2, [r3, #4]
 80012d2:	2380      	movs	r3, #128	; 0x80
 80012d4:	025b      	lsls	r3, r3, #9
 80012d6:	4013      	ands	r3, r2
 80012d8:	d003      	beq.n	80012e2 <HAL_GPIO_Init+0x232>
        {
          temp |= iocurrent;
 80012da:	693a      	ldr	r2, [r7, #16]
 80012dc:	68fb      	ldr	r3, [r7, #12]
 80012de:	4313      	orrs	r3, r2
 80012e0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80012e2:	4b2e      	ldr	r3, [pc, #184]	; (800139c <HAL_GPIO_Init+0x2ec>)
 80012e4:	693a      	ldr	r2, [r7, #16]
 80012e6:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 80012e8:	4b2c      	ldr	r3, [pc, #176]	; (800139c <HAL_GPIO_Init+0x2ec>)
 80012ea:	685b      	ldr	r3, [r3, #4]
 80012ec:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80012ee:	68fb      	ldr	r3, [r7, #12]
 80012f0:	43da      	mvns	r2, r3
 80012f2:	693b      	ldr	r3, [r7, #16]
 80012f4:	4013      	ands	r3, r2
 80012f6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80012f8:	683b      	ldr	r3, [r7, #0]
 80012fa:	685a      	ldr	r2, [r3, #4]
 80012fc:	2380      	movs	r3, #128	; 0x80
 80012fe:	029b      	lsls	r3, r3, #10
 8001300:	4013      	ands	r3, r2
 8001302:	d003      	beq.n	800130c <HAL_GPIO_Init+0x25c>
        {
          temp |= iocurrent;
 8001304:	693a      	ldr	r2, [r7, #16]
 8001306:	68fb      	ldr	r3, [r7, #12]
 8001308:	4313      	orrs	r3, r2
 800130a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 800130c:	4b23      	ldr	r3, [pc, #140]	; (800139c <HAL_GPIO_Init+0x2ec>)
 800130e:	693a      	ldr	r2, [r7, #16]
 8001310:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001312:	4b22      	ldr	r3, [pc, #136]	; (800139c <HAL_GPIO_Init+0x2ec>)
 8001314:	689b      	ldr	r3, [r3, #8]
 8001316:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001318:	68fb      	ldr	r3, [r7, #12]
 800131a:	43da      	mvns	r2, r3
 800131c:	693b      	ldr	r3, [r7, #16]
 800131e:	4013      	ands	r3, r2
 8001320:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001322:	683b      	ldr	r3, [r7, #0]
 8001324:	685a      	ldr	r2, [r3, #4]
 8001326:	2380      	movs	r3, #128	; 0x80
 8001328:	035b      	lsls	r3, r3, #13
 800132a:	4013      	ands	r3, r2
 800132c:	d003      	beq.n	8001336 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 800132e:	693a      	ldr	r2, [r7, #16]
 8001330:	68fb      	ldr	r3, [r7, #12]
 8001332:	4313      	orrs	r3, r2
 8001334:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001336:	4b19      	ldr	r3, [pc, #100]	; (800139c <HAL_GPIO_Init+0x2ec>)
 8001338:	693a      	ldr	r2, [r7, #16]
 800133a:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 800133c:	4b17      	ldr	r3, [pc, #92]	; (800139c <HAL_GPIO_Init+0x2ec>)
 800133e:	68db      	ldr	r3, [r3, #12]
 8001340:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001342:	68fb      	ldr	r3, [r7, #12]
 8001344:	43da      	mvns	r2, r3
 8001346:	693b      	ldr	r3, [r7, #16]
 8001348:	4013      	ands	r3, r2
 800134a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800134c:	683b      	ldr	r3, [r7, #0]
 800134e:	685a      	ldr	r2, [r3, #4]
 8001350:	2380      	movs	r3, #128	; 0x80
 8001352:	039b      	lsls	r3, r3, #14
 8001354:	4013      	ands	r3, r2
 8001356:	d003      	beq.n	8001360 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8001358:	693a      	ldr	r2, [r7, #16]
 800135a:	68fb      	ldr	r3, [r7, #12]
 800135c:	4313      	orrs	r3, r2
 800135e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001360:	4b0e      	ldr	r3, [pc, #56]	; (800139c <HAL_GPIO_Init+0x2ec>)
 8001362:	693a      	ldr	r2, [r7, #16]
 8001364:	60da      	str	r2, [r3, #12]
      }
    }

    position++;
 8001366:	697b      	ldr	r3, [r7, #20]
 8001368:	3301      	adds	r3, #1
 800136a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800136c:	683b      	ldr	r3, [r7, #0]
 800136e:	681a      	ldr	r2, [r3, #0]
 8001370:	697b      	ldr	r3, [r7, #20]
 8001372:	40da      	lsrs	r2, r3
 8001374:	1e13      	subs	r3, r2, #0
 8001376:	d000      	beq.n	800137a <HAL_GPIO_Init+0x2ca>
 8001378:	e6a2      	b.n	80010c0 <HAL_GPIO_Init+0x10>
  } 
}
 800137a:	46c0      	nop			; (mov r8, r8)
 800137c:	46bd      	mov	sp, r7
 800137e:	b006      	add	sp, #24
 8001380:	bd80      	pop	{r7, pc}
 8001382:	46c0      	nop			; (mov r8, r8)
 8001384:	40021000 	.word	0x40021000
 8001388:	40010000 	.word	0x40010000
 800138c:	48000400 	.word	0x48000400
 8001390:	48000800 	.word	0x48000800
 8001394:	48000c00 	.word	0x48000c00
 8001398:	48001000 	.word	0x48001000
 800139c:	40010400 	.word	0x40010400

080013a0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80013a0:	b580      	push	{r7, lr}
 80013a2:	b084      	sub	sp, #16
 80013a4:	af00      	add	r7, sp, #0
 80013a6:	6078      	str	r0, [r7, #4]
 80013a8:	000a      	movs	r2, r1
 80013aa:	1cbb      	adds	r3, r7, #2
 80013ac:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	691b      	ldr	r3, [r3, #16]
 80013b2:	1cba      	adds	r2, r7, #2
 80013b4:	8812      	ldrh	r2, [r2, #0]
 80013b6:	4013      	ands	r3, r2
 80013b8:	d004      	beq.n	80013c4 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 80013ba:	230f      	movs	r3, #15
 80013bc:	18fb      	adds	r3, r7, r3
 80013be:	2201      	movs	r2, #1
 80013c0:	701a      	strb	r2, [r3, #0]
 80013c2:	e003      	b.n	80013cc <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80013c4:	230f      	movs	r3, #15
 80013c6:	18fb      	adds	r3, r7, r3
 80013c8:	2200      	movs	r2, #0
 80013ca:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 80013cc:	230f      	movs	r3, #15
 80013ce:	18fb      	adds	r3, r7, r3
 80013d0:	781b      	ldrb	r3, [r3, #0]
  }
 80013d2:	0018      	movs	r0, r3
 80013d4:	46bd      	mov	sp, r7
 80013d6:	b004      	add	sp, #16
 80013d8:	bd80      	pop	{r7, pc}

080013da <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80013da:	b580      	push	{r7, lr}
 80013dc:	b082      	sub	sp, #8
 80013de:	af00      	add	r7, sp, #0
 80013e0:	6078      	str	r0, [r7, #4]
 80013e2:	0008      	movs	r0, r1
 80013e4:	0011      	movs	r1, r2
 80013e6:	1cbb      	adds	r3, r7, #2
 80013e8:	1c02      	adds	r2, r0, #0
 80013ea:	801a      	strh	r2, [r3, #0]
 80013ec:	1c7b      	adds	r3, r7, #1
 80013ee:	1c0a      	adds	r2, r1, #0
 80013f0:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80013f2:	1c7b      	adds	r3, r7, #1
 80013f4:	781b      	ldrb	r3, [r3, #0]
 80013f6:	2b00      	cmp	r3, #0
 80013f8:	d004      	beq.n	8001404 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80013fa:	1cbb      	adds	r3, r7, #2
 80013fc:	881a      	ldrh	r2, [r3, #0]
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001402:	e003      	b.n	800140c <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001404:	1cbb      	adds	r3, r7, #2
 8001406:	881a      	ldrh	r2, [r3, #0]
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800140c:	46c0      	nop			; (mov r8, r8)
 800140e:	46bd      	mov	sp, r7
 8001410:	b002      	add	sp, #8
 8001412:	bd80      	pop	{r7, pc}

08001414 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F0 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001414:	b580      	push	{r7, lr}
 8001416:	b084      	sub	sp, #16
 8001418:	af00      	add	r7, sp, #0
 800141a:	6078      	str	r0, [r7, #4]
 800141c:	000a      	movs	r2, r1
 800141e:	1cbb      	adds	r3, r7, #2
 8001420:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	695b      	ldr	r3, [r3, #20]
 8001426:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001428:	1cbb      	adds	r3, r7, #2
 800142a:	881b      	ldrh	r3, [r3, #0]
 800142c:	68fa      	ldr	r2, [r7, #12]
 800142e:	4013      	ands	r3, r2
 8001430:	041a      	lsls	r2, r3, #16
 8001432:	68fb      	ldr	r3, [r7, #12]
 8001434:	43db      	mvns	r3, r3
 8001436:	1cb9      	adds	r1, r7, #2
 8001438:	8809      	ldrh	r1, [r1, #0]
 800143a:	400b      	ands	r3, r1
 800143c:	431a      	orrs	r2, r3
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	619a      	str	r2, [r3, #24]
}
 8001442:	46c0      	nop			; (mov r8, r8)
 8001444:	46bd      	mov	sp, r7
 8001446:	b004      	add	sp, #16
 8001448:	bd80      	pop	{r7, pc}
	...

0800144c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800144c:	b580      	push	{r7, lr}
 800144e:	b082      	sub	sp, #8
 8001450:	af00      	add	r7, sp, #0
 8001452:	0002      	movs	r2, r0
 8001454:	1dbb      	adds	r3, r7, #6
 8001456:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8001458:	4b09      	ldr	r3, [pc, #36]	; (8001480 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 800145a:	695b      	ldr	r3, [r3, #20]
 800145c:	1dba      	adds	r2, r7, #6
 800145e:	8812      	ldrh	r2, [r2, #0]
 8001460:	4013      	ands	r3, r2
 8001462:	d008      	beq.n	8001476 <HAL_GPIO_EXTI_IRQHandler+0x2a>
  { 
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001464:	4b06      	ldr	r3, [pc, #24]	; (8001480 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 8001466:	1dba      	adds	r2, r7, #6
 8001468:	8812      	ldrh	r2, [r2, #0]
 800146a:	615a      	str	r2, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800146c:	1dbb      	adds	r3, r7, #6
 800146e:	881b      	ldrh	r3, [r3, #0]
 8001470:	0018      	movs	r0, r3
 8001472:	f7ff fb1b 	bl	8000aac <HAL_GPIO_EXTI_Callback>
  }
}
 8001476:	46c0      	nop			; (mov r8, r8)
 8001478:	46bd      	mov	sp, r7
 800147a:	b002      	add	sp, #8
 800147c:	bd80      	pop	{r7, pc}
 800147e:	46c0      	nop			; (mov r8, r8)
 8001480:	40010400 	.word	0x40010400

08001484 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001484:	b580      	push	{r7, lr}
 8001486:	b088      	sub	sp, #32
 8001488:	af00      	add	r7, sp, #0
 800148a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	2b00      	cmp	r3, #0
 8001490:	d102      	bne.n	8001498 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8001492:	2301      	movs	r3, #1
 8001494:	f000 fb76 	bl	8001b84 <HAL_RCC_OscConfig+0x700>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	681b      	ldr	r3, [r3, #0]
 800149c:	2201      	movs	r2, #1
 800149e:	4013      	ands	r3, r2
 80014a0:	d100      	bne.n	80014a4 <HAL_RCC_OscConfig+0x20>
 80014a2:	e08e      	b.n	80015c2 <HAL_RCC_OscConfig+0x13e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80014a4:	4bc5      	ldr	r3, [pc, #788]	; (80017bc <HAL_RCC_OscConfig+0x338>)
 80014a6:	685b      	ldr	r3, [r3, #4]
 80014a8:	220c      	movs	r2, #12
 80014aa:	4013      	ands	r3, r2
 80014ac:	2b04      	cmp	r3, #4
 80014ae:	d00e      	beq.n	80014ce <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80014b0:	4bc2      	ldr	r3, [pc, #776]	; (80017bc <HAL_RCC_OscConfig+0x338>)
 80014b2:	685b      	ldr	r3, [r3, #4]
 80014b4:	220c      	movs	r2, #12
 80014b6:	4013      	ands	r3, r2
 80014b8:	2b08      	cmp	r3, #8
 80014ba:	d117      	bne.n	80014ec <HAL_RCC_OscConfig+0x68>
 80014bc:	4bbf      	ldr	r3, [pc, #764]	; (80017bc <HAL_RCC_OscConfig+0x338>)
 80014be:	685a      	ldr	r2, [r3, #4]
 80014c0:	23c0      	movs	r3, #192	; 0xc0
 80014c2:	025b      	lsls	r3, r3, #9
 80014c4:	401a      	ands	r2, r3
 80014c6:	2380      	movs	r3, #128	; 0x80
 80014c8:	025b      	lsls	r3, r3, #9
 80014ca:	429a      	cmp	r2, r3
 80014cc:	d10e      	bne.n	80014ec <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80014ce:	4bbb      	ldr	r3, [pc, #748]	; (80017bc <HAL_RCC_OscConfig+0x338>)
 80014d0:	681a      	ldr	r2, [r3, #0]
 80014d2:	2380      	movs	r3, #128	; 0x80
 80014d4:	029b      	lsls	r3, r3, #10
 80014d6:	4013      	ands	r3, r2
 80014d8:	d100      	bne.n	80014dc <HAL_RCC_OscConfig+0x58>
 80014da:	e071      	b.n	80015c0 <HAL_RCC_OscConfig+0x13c>
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	685b      	ldr	r3, [r3, #4]
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	d000      	beq.n	80014e6 <HAL_RCC_OscConfig+0x62>
 80014e4:	e06c      	b.n	80015c0 <HAL_RCC_OscConfig+0x13c>
      {
        return HAL_ERROR;
 80014e6:	2301      	movs	r3, #1
 80014e8:	f000 fb4c 	bl	8001b84 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	685b      	ldr	r3, [r3, #4]
 80014f0:	2b01      	cmp	r3, #1
 80014f2:	d107      	bne.n	8001504 <HAL_RCC_OscConfig+0x80>
 80014f4:	4bb1      	ldr	r3, [pc, #708]	; (80017bc <HAL_RCC_OscConfig+0x338>)
 80014f6:	681a      	ldr	r2, [r3, #0]
 80014f8:	4bb0      	ldr	r3, [pc, #704]	; (80017bc <HAL_RCC_OscConfig+0x338>)
 80014fa:	2180      	movs	r1, #128	; 0x80
 80014fc:	0249      	lsls	r1, r1, #9
 80014fe:	430a      	orrs	r2, r1
 8001500:	601a      	str	r2, [r3, #0]
 8001502:	e02f      	b.n	8001564 <HAL_RCC_OscConfig+0xe0>
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	685b      	ldr	r3, [r3, #4]
 8001508:	2b00      	cmp	r3, #0
 800150a:	d10c      	bne.n	8001526 <HAL_RCC_OscConfig+0xa2>
 800150c:	4bab      	ldr	r3, [pc, #684]	; (80017bc <HAL_RCC_OscConfig+0x338>)
 800150e:	681a      	ldr	r2, [r3, #0]
 8001510:	4baa      	ldr	r3, [pc, #680]	; (80017bc <HAL_RCC_OscConfig+0x338>)
 8001512:	49ab      	ldr	r1, [pc, #684]	; (80017c0 <HAL_RCC_OscConfig+0x33c>)
 8001514:	400a      	ands	r2, r1
 8001516:	601a      	str	r2, [r3, #0]
 8001518:	4ba8      	ldr	r3, [pc, #672]	; (80017bc <HAL_RCC_OscConfig+0x338>)
 800151a:	681a      	ldr	r2, [r3, #0]
 800151c:	4ba7      	ldr	r3, [pc, #668]	; (80017bc <HAL_RCC_OscConfig+0x338>)
 800151e:	49a9      	ldr	r1, [pc, #676]	; (80017c4 <HAL_RCC_OscConfig+0x340>)
 8001520:	400a      	ands	r2, r1
 8001522:	601a      	str	r2, [r3, #0]
 8001524:	e01e      	b.n	8001564 <HAL_RCC_OscConfig+0xe0>
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	685b      	ldr	r3, [r3, #4]
 800152a:	2b05      	cmp	r3, #5
 800152c:	d10e      	bne.n	800154c <HAL_RCC_OscConfig+0xc8>
 800152e:	4ba3      	ldr	r3, [pc, #652]	; (80017bc <HAL_RCC_OscConfig+0x338>)
 8001530:	681a      	ldr	r2, [r3, #0]
 8001532:	4ba2      	ldr	r3, [pc, #648]	; (80017bc <HAL_RCC_OscConfig+0x338>)
 8001534:	2180      	movs	r1, #128	; 0x80
 8001536:	02c9      	lsls	r1, r1, #11
 8001538:	430a      	orrs	r2, r1
 800153a:	601a      	str	r2, [r3, #0]
 800153c:	4b9f      	ldr	r3, [pc, #636]	; (80017bc <HAL_RCC_OscConfig+0x338>)
 800153e:	681a      	ldr	r2, [r3, #0]
 8001540:	4b9e      	ldr	r3, [pc, #632]	; (80017bc <HAL_RCC_OscConfig+0x338>)
 8001542:	2180      	movs	r1, #128	; 0x80
 8001544:	0249      	lsls	r1, r1, #9
 8001546:	430a      	orrs	r2, r1
 8001548:	601a      	str	r2, [r3, #0]
 800154a:	e00b      	b.n	8001564 <HAL_RCC_OscConfig+0xe0>
 800154c:	4b9b      	ldr	r3, [pc, #620]	; (80017bc <HAL_RCC_OscConfig+0x338>)
 800154e:	681a      	ldr	r2, [r3, #0]
 8001550:	4b9a      	ldr	r3, [pc, #616]	; (80017bc <HAL_RCC_OscConfig+0x338>)
 8001552:	499b      	ldr	r1, [pc, #620]	; (80017c0 <HAL_RCC_OscConfig+0x33c>)
 8001554:	400a      	ands	r2, r1
 8001556:	601a      	str	r2, [r3, #0]
 8001558:	4b98      	ldr	r3, [pc, #608]	; (80017bc <HAL_RCC_OscConfig+0x338>)
 800155a:	681a      	ldr	r2, [r3, #0]
 800155c:	4b97      	ldr	r3, [pc, #604]	; (80017bc <HAL_RCC_OscConfig+0x338>)
 800155e:	4999      	ldr	r1, [pc, #612]	; (80017c4 <HAL_RCC_OscConfig+0x340>)
 8001560:	400a      	ands	r2, r1
 8001562:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	685b      	ldr	r3, [r3, #4]
 8001568:	2b00      	cmp	r3, #0
 800156a:	d014      	beq.n	8001596 <HAL_RCC_OscConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800156c:	f7ff fcb8 	bl	8000ee0 <HAL_GetTick>
 8001570:	0003      	movs	r3, r0
 8001572:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001574:	e008      	b.n	8001588 <HAL_RCC_OscConfig+0x104>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001576:	f7ff fcb3 	bl	8000ee0 <HAL_GetTick>
 800157a:	0002      	movs	r2, r0
 800157c:	69bb      	ldr	r3, [r7, #24]
 800157e:	1ad3      	subs	r3, r2, r3
 8001580:	2b64      	cmp	r3, #100	; 0x64
 8001582:	d901      	bls.n	8001588 <HAL_RCC_OscConfig+0x104>
          {
            return HAL_TIMEOUT;
 8001584:	2303      	movs	r3, #3
 8001586:	e2fd      	b.n	8001b84 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001588:	4b8c      	ldr	r3, [pc, #560]	; (80017bc <HAL_RCC_OscConfig+0x338>)
 800158a:	681a      	ldr	r2, [r3, #0]
 800158c:	2380      	movs	r3, #128	; 0x80
 800158e:	029b      	lsls	r3, r3, #10
 8001590:	4013      	ands	r3, r2
 8001592:	d0f0      	beq.n	8001576 <HAL_RCC_OscConfig+0xf2>
 8001594:	e015      	b.n	80015c2 <HAL_RCC_OscConfig+0x13e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001596:	f7ff fca3 	bl	8000ee0 <HAL_GetTick>
 800159a:	0003      	movs	r3, r0
 800159c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800159e:	e008      	b.n	80015b2 <HAL_RCC_OscConfig+0x12e>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80015a0:	f7ff fc9e 	bl	8000ee0 <HAL_GetTick>
 80015a4:	0002      	movs	r2, r0
 80015a6:	69bb      	ldr	r3, [r7, #24]
 80015a8:	1ad3      	subs	r3, r2, r3
 80015aa:	2b64      	cmp	r3, #100	; 0x64
 80015ac:	d901      	bls.n	80015b2 <HAL_RCC_OscConfig+0x12e>
          {
            return HAL_TIMEOUT;
 80015ae:	2303      	movs	r3, #3
 80015b0:	e2e8      	b.n	8001b84 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80015b2:	4b82      	ldr	r3, [pc, #520]	; (80017bc <HAL_RCC_OscConfig+0x338>)
 80015b4:	681a      	ldr	r2, [r3, #0]
 80015b6:	2380      	movs	r3, #128	; 0x80
 80015b8:	029b      	lsls	r3, r3, #10
 80015ba:	4013      	ands	r3, r2
 80015bc:	d1f0      	bne.n	80015a0 <HAL_RCC_OscConfig+0x11c>
 80015be:	e000      	b.n	80015c2 <HAL_RCC_OscConfig+0x13e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80015c0:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	2202      	movs	r2, #2
 80015c8:	4013      	ands	r3, r2
 80015ca:	d100      	bne.n	80015ce <HAL_RCC_OscConfig+0x14a>
 80015cc:	e06c      	b.n	80016a8 <HAL_RCC_OscConfig+0x224>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80015ce:	4b7b      	ldr	r3, [pc, #492]	; (80017bc <HAL_RCC_OscConfig+0x338>)
 80015d0:	685b      	ldr	r3, [r3, #4]
 80015d2:	220c      	movs	r2, #12
 80015d4:	4013      	ands	r3, r2
 80015d6:	d00e      	beq.n	80015f6 <HAL_RCC_OscConfig+0x172>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80015d8:	4b78      	ldr	r3, [pc, #480]	; (80017bc <HAL_RCC_OscConfig+0x338>)
 80015da:	685b      	ldr	r3, [r3, #4]
 80015dc:	220c      	movs	r2, #12
 80015de:	4013      	ands	r3, r2
 80015e0:	2b08      	cmp	r3, #8
 80015e2:	d11f      	bne.n	8001624 <HAL_RCC_OscConfig+0x1a0>
 80015e4:	4b75      	ldr	r3, [pc, #468]	; (80017bc <HAL_RCC_OscConfig+0x338>)
 80015e6:	685a      	ldr	r2, [r3, #4]
 80015e8:	23c0      	movs	r3, #192	; 0xc0
 80015ea:	025b      	lsls	r3, r3, #9
 80015ec:	401a      	ands	r2, r3
 80015ee:	2380      	movs	r3, #128	; 0x80
 80015f0:	021b      	lsls	r3, r3, #8
 80015f2:	429a      	cmp	r2, r3
 80015f4:	d116      	bne.n	8001624 <HAL_RCC_OscConfig+0x1a0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80015f6:	4b71      	ldr	r3, [pc, #452]	; (80017bc <HAL_RCC_OscConfig+0x338>)
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	2202      	movs	r2, #2
 80015fc:	4013      	ands	r3, r2
 80015fe:	d005      	beq.n	800160c <HAL_RCC_OscConfig+0x188>
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	68db      	ldr	r3, [r3, #12]
 8001604:	2b01      	cmp	r3, #1
 8001606:	d001      	beq.n	800160c <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 8001608:	2301      	movs	r3, #1
 800160a:	e2bb      	b.n	8001b84 <HAL_RCC_OscConfig+0x700>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800160c:	4b6b      	ldr	r3, [pc, #428]	; (80017bc <HAL_RCC_OscConfig+0x338>)
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	22f8      	movs	r2, #248	; 0xf8
 8001612:	4393      	bics	r3, r2
 8001614:	0019      	movs	r1, r3
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	691b      	ldr	r3, [r3, #16]
 800161a:	00da      	lsls	r2, r3, #3
 800161c:	4b67      	ldr	r3, [pc, #412]	; (80017bc <HAL_RCC_OscConfig+0x338>)
 800161e:	430a      	orrs	r2, r1
 8001620:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001622:	e041      	b.n	80016a8 <HAL_RCC_OscConfig+0x224>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	68db      	ldr	r3, [r3, #12]
 8001628:	2b00      	cmp	r3, #0
 800162a:	d024      	beq.n	8001676 <HAL_RCC_OscConfig+0x1f2>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800162c:	4b63      	ldr	r3, [pc, #396]	; (80017bc <HAL_RCC_OscConfig+0x338>)
 800162e:	681a      	ldr	r2, [r3, #0]
 8001630:	4b62      	ldr	r3, [pc, #392]	; (80017bc <HAL_RCC_OscConfig+0x338>)
 8001632:	2101      	movs	r1, #1
 8001634:	430a      	orrs	r2, r1
 8001636:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001638:	f7ff fc52 	bl	8000ee0 <HAL_GetTick>
 800163c:	0003      	movs	r3, r0
 800163e:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001640:	e008      	b.n	8001654 <HAL_RCC_OscConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001642:	f7ff fc4d 	bl	8000ee0 <HAL_GetTick>
 8001646:	0002      	movs	r2, r0
 8001648:	69bb      	ldr	r3, [r7, #24]
 800164a:	1ad3      	subs	r3, r2, r3
 800164c:	2b02      	cmp	r3, #2
 800164e:	d901      	bls.n	8001654 <HAL_RCC_OscConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8001650:	2303      	movs	r3, #3
 8001652:	e297      	b.n	8001b84 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001654:	4b59      	ldr	r3, [pc, #356]	; (80017bc <HAL_RCC_OscConfig+0x338>)
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	2202      	movs	r2, #2
 800165a:	4013      	ands	r3, r2
 800165c:	d0f1      	beq.n	8001642 <HAL_RCC_OscConfig+0x1be>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800165e:	4b57      	ldr	r3, [pc, #348]	; (80017bc <HAL_RCC_OscConfig+0x338>)
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	22f8      	movs	r2, #248	; 0xf8
 8001664:	4393      	bics	r3, r2
 8001666:	0019      	movs	r1, r3
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	691b      	ldr	r3, [r3, #16]
 800166c:	00da      	lsls	r2, r3, #3
 800166e:	4b53      	ldr	r3, [pc, #332]	; (80017bc <HAL_RCC_OscConfig+0x338>)
 8001670:	430a      	orrs	r2, r1
 8001672:	601a      	str	r2, [r3, #0]
 8001674:	e018      	b.n	80016a8 <HAL_RCC_OscConfig+0x224>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001676:	4b51      	ldr	r3, [pc, #324]	; (80017bc <HAL_RCC_OscConfig+0x338>)
 8001678:	681a      	ldr	r2, [r3, #0]
 800167a:	4b50      	ldr	r3, [pc, #320]	; (80017bc <HAL_RCC_OscConfig+0x338>)
 800167c:	2101      	movs	r1, #1
 800167e:	438a      	bics	r2, r1
 8001680:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001682:	f7ff fc2d 	bl	8000ee0 <HAL_GetTick>
 8001686:	0003      	movs	r3, r0
 8001688:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800168a:	e008      	b.n	800169e <HAL_RCC_OscConfig+0x21a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800168c:	f7ff fc28 	bl	8000ee0 <HAL_GetTick>
 8001690:	0002      	movs	r2, r0
 8001692:	69bb      	ldr	r3, [r7, #24]
 8001694:	1ad3      	subs	r3, r2, r3
 8001696:	2b02      	cmp	r3, #2
 8001698:	d901      	bls.n	800169e <HAL_RCC_OscConfig+0x21a>
          {
            return HAL_TIMEOUT;
 800169a:	2303      	movs	r3, #3
 800169c:	e272      	b.n	8001b84 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800169e:	4b47      	ldr	r3, [pc, #284]	; (80017bc <HAL_RCC_OscConfig+0x338>)
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	2202      	movs	r2, #2
 80016a4:	4013      	ands	r3, r2
 80016a6:	d1f1      	bne.n	800168c <HAL_RCC_OscConfig+0x208>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	2208      	movs	r2, #8
 80016ae:	4013      	ands	r3, r2
 80016b0:	d036      	beq.n	8001720 <HAL_RCC_OscConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	69db      	ldr	r3, [r3, #28]
 80016b6:	2b00      	cmp	r3, #0
 80016b8:	d019      	beq.n	80016ee <HAL_RCC_OscConfig+0x26a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80016ba:	4b40      	ldr	r3, [pc, #256]	; (80017bc <HAL_RCC_OscConfig+0x338>)
 80016bc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80016be:	4b3f      	ldr	r3, [pc, #252]	; (80017bc <HAL_RCC_OscConfig+0x338>)
 80016c0:	2101      	movs	r1, #1
 80016c2:	430a      	orrs	r2, r1
 80016c4:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80016c6:	f7ff fc0b 	bl	8000ee0 <HAL_GetTick>
 80016ca:	0003      	movs	r3, r0
 80016cc:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80016ce:	e008      	b.n	80016e2 <HAL_RCC_OscConfig+0x25e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80016d0:	f7ff fc06 	bl	8000ee0 <HAL_GetTick>
 80016d4:	0002      	movs	r2, r0
 80016d6:	69bb      	ldr	r3, [r7, #24]
 80016d8:	1ad3      	subs	r3, r2, r3
 80016da:	2b02      	cmp	r3, #2
 80016dc:	d901      	bls.n	80016e2 <HAL_RCC_OscConfig+0x25e>
        {
          return HAL_TIMEOUT;
 80016de:	2303      	movs	r3, #3
 80016e0:	e250      	b.n	8001b84 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80016e2:	4b36      	ldr	r3, [pc, #216]	; (80017bc <HAL_RCC_OscConfig+0x338>)
 80016e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016e6:	2202      	movs	r2, #2
 80016e8:	4013      	ands	r3, r2
 80016ea:	d0f1      	beq.n	80016d0 <HAL_RCC_OscConfig+0x24c>
 80016ec:	e018      	b.n	8001720 <HAL_RCC_OscConfig+0x29c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80016ee:	4b33      	ldr	r3, [pc, #204]	; (80017bc <HAL_RCC_OscConfig+0x338>)
 80016f0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80016f2:	4b32      	ldr	r3, [pc, #200]	; (80017bc <HAL_RCC_OscConfig+0x338>)
 80016f4:	2101      	movs	r1, #1
 80016f6:	438a      	bics	r2, r1
 80016f8:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80016fa:	f7ff fbf1 	bl	8000ee0 <HAL_GetTick>
 80016fe:	0003      	movs	r3, r0
 8001700:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001702:	e008      	b.n	8001716 <HAL_RCC_OscConfig+0x292>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001704:	f7ff fbec 	bl	8000ee0 <HAL_GetTick>
 8001708:	0002      	movs	r2, r0
 800170a:	69bb      	ldr	r3, [r7, #24]
 800170c:	1ad3      	subs	r3, r2, r3
 800170e:	2b02      	cmp	r3, #2
 8001710:	d901      	bls.n	8001716 <HAL_RCC_OscConfig+0x292>
        {
          return HAL_TIMEOUT;
 8001712:	2303      	movs	r3, #3
 8001714:	e236      	b.n	8001b84 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001716:	4b29      	ldr	r3, [pc, #164]	; (80017bc <HAL_RCC_OscConfig+0x338>)
 8001718:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800171a:	2202      	movs	r2, #2
 800171c:	4013      	ands	r3, r2
 800171e:	d1f1      	bne.n	8001704 <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	2204      	movs	r2, #4
 8001726:	4013      	ands	r3, r2
 8001728:	d100      	bne.n	800172c <HAL_RCC_OscConfig+0x2a8>
 800172a:	e0b5      	b.n	8001898 <HAL_RCC_OscConfig+0x414>
  {
    FlagStatus       pwrclkchanged = RESET;
 800172c:	231f      	movs	r3, #31
 800172e:	18fb      	adds	r3, r7, r3
 8001730:	2200      	movs	r2, #0
 8001732:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001734:	4b21      	ldr	r3, [pc, #132]	; (80017bc <HAL_RCC_OscConfig+0x338>)
 8001736:	69da      	ldr	r2, [r3, #28]
 8001738:	2380      	movs	r3, #128	; 0x80
 800173a:	055b      	lsls	r3, r3, #21
 800173c:	4013      	ands	r3, r2
 800173e:	d111      	bne.n	8001764 <HAL_RCC_OscConfig+0x2e0>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001740:	4b1e      	ldr	r3, [pc, #120]	; (80017bc <HAL_RCC_OscConfig+0x338>)
 8001742:	69da      	ldr	r2, [r3, #28]
 8001744:	4b1d      	ldr	r3, [pc, #116]	; (80017bc <HAL_RCC_OscConfig+0x338>)
 8001746:	2180      	movs	r1, #128	; 0x80
 8001748:	0549      	lsls	r1, r1, #21
 800174a:	430a      	orrs	r2, r1
 800174c:	61da      	str	r2, [r3, #28]
 800174e:	4b1b      	ldr	r3, [pc, #108]	; (80017bc <HAL_RCC_OscConfig+0x338>)
 8001750:	69da      	ldr	r2, [r3, #28]
 8001752:	2380      	movs	r3, #128	; 0x80
 8001754:	055b      	lsls	r3, r3, #21
 8001756:	4013      	ands	r3, r2
 8001758:	60fb      	str	r3, [r7, #12]
 800175a:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800175c:	231f      	movs	r3, #31
 800175e:	18fb      	adds	r3, r7, r3
 8001760:	2201      	movs	r2, #1
 8001762:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001764:	4b18      	ldr	r3, [pc, #96]	; (80017c8 <HAL_RCC_OscConfig+0x344>)
 8001766:	681a      	ldr	r2, [r3, #0]
 8001768:	2380      	movs	r3, #128	; 0x80
 800176a:	005b      	lsls	r3, r3, #1
 800176c:	4013      	ands	r3, r2
 800176e:	d11a      	bne.n	80017a6 <HAL_RCC_OscConfig+0x322>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001770:	4b15      	ldr	r3, [pc, #84]	; (80017c8 <HAL_RCC_OscConfig+0x344>)
 8001772:	681a      	ldr	r2, [r3, #0]
 8001774:	4b14      	ldr	r3, [pc, #80]	; (80017c8 <HAL_RCC_OscConfig+0x344>)
 8001776:	2180      	movs	r1, #128	; 0x80
 8001778:	0049      	lsls	r1, r1, #1
 800177a:	430a      	orrs	r2, r1
 800177c:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800177e:	f7ff fbaf 	bl	8000ee0 <HAL_GetTick>
 8001782:	0003      	movs	r3, r0
 8001784:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001786:	e008      	b.n	800179a <HAL_RCC_OscConfig+0x316>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001788:	f7ff fbaa 	bl	8000ee0 <HAL_GetTick>
 800178c:	0002      	movs	r2, r0
 800178e:	69bb      	ldr	r3, [r7, #24]
 8001790:	1ad3      	subs	r3, r2, r3
 8001792:	2b64      	cmp	r3, #100	; 0x64
 8001794:	d901      	bls.n	800179a <HAL_RCC_OscConfig+0x316>
        {
          return HAL_TIMEOUT;
 8001796:	2303      	movs	r3, #3
 8001798:	e1f4      	b.n	8001b84 <HAL_RCC_OscConfig+0x700>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800179a:	4b0b      	ldr	r3, [pc, #44]	; (80017c8 <HAL_RCC_OscConfig+0x344>)
 800179c:	681a      	ldr	r2, [r3, #0]
 800179e:	2380      	movs	r3, #128	; 0x80
 80017a0:	005b      	lsls	r3, r3, #1
 80017a2:	4013      	ands	r3, r2
 80017a4:	d0f0      	beq.n	8001788 <HAL_RCC_OscConfig+0x304>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	689b      	ldr	r3, [r3, #8]
 80017aa:	2b01      	cmp	r3, #1
 80017ac:	d10e      	bne.n	80017cc <HAL_RCC_OscConfig+0x348>
 80017ae:	4b03      	ldr	r3, [pc, #12]	; (80017bc <HAL_RCC_OscConfig+0x338>)
 80017b0:	6a1a      	ldr	r2, [r3, #32]
 80017b2:	4b02      	ldr	r3, [pc, #8]	; (80017bc <HAL_RCC_OscConfig+0x338>)
 80017b4:	2101      	movs	r1, #1
 80017b6:	430a      	orrs	r2, r1
 80017b8:	621a      	str	r2, [r3, #32]
 80017ba:	e035      	b.n	8001828 <HAL_RCC_OscConfig+0x3a4>
 80017bc:	40021000 	.word	0x40021000
 80017c0:	fffeffff 	.word	0xfffeffff
 80017c4:	fffbffff 	.word	0xfffbffff
 80017c8:	40007000 	.word	0x40007000
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	689b      	ldr	r3, [r3, #8]
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	d10c      	bne.n	80017ee <HAL_RCC_OscConfig+0x36a>
 80017d4:	4bca      	ldr	r3, [pc, #808]	; (8001b00 <HAL_RCC_OscConfig+0x67c>)
 80017d6:	6a1a      	ldr	r2, [r3, #32]
 80017d8:	4bc9      	ldr	r3, [pc, #804]	; (8001b00 <HAL_RCC_OscConfig+0x67c>)
 80017da:	2101      	movs	r1, #1
 80017dc:	438a      	bics	r2, r1
 80017de:	621a      	str	r2, [r3, #32]
 80017e0:	4bc7      	ldr	r3, [pc, #796]	; (8001b00 <HAL_RCC_OscConfig+0x67c>)
 80017e2:	6a1a      	ldr	r2, [r3, #32]
 80017e4:	4bc6      	ldr	r3, [pc, #792]	; (8001b00 <HAL_RCC_OscConfig+0x67c>)
 80017e6:	2104      	movs	r1, #4
 80017e8:	438a      	bics	r2, r1
 80017ea:	621a      	str	r2, [r3, #32]
 80017ec:	e01c      	b.n	8001828 <HAL_RCC_OscConfig+0x3a4>
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	689b      	ldr	r3, [r3, #8]
 80017f2:	2b05      	cmp	r3, #5
 80017f4:	d10c      	bne.n	8001810 <HAL_RCC_OscConfig+0x38c>
 80017f6:	4bc2      	ldr	r3, [pc, #776]	; (8001b00 <HAL_RCC_OscConfig+0x67c>)
 80017f8:	6a1a      	ldr	r2, [r3, #32]
 80017fa:	4bc1      	ldr	r3, [pc, #772]	; (8001b00 <HAL_RCC_OscConfig+0x67c>)
 80017fc:	2104      	movs	r1, #4
 80017fe:	430a      	orrs	r2, r1
 8001800:	621a      	str	r2, [r3, #32]
 8001802:	4bbf      	ldr	r3, [pc, #764]	; (8001b00 <HAL_RCC_OscConfig+0x67c>)
 8001804:	6a1a      	ldr	r2, [r3, #32]
 8001806:	4bbe      	ldr	r3, [pc, #760]	; (8001b00 <HAL_RCC_OscConfig+0x67c>)
 8001808:	2101      	movs	r1, #1
 800180a:	430a      	orrs	r2, r1
 800180c:	621a      	str	r2, [r3, #32]
 800180e:	e00b      	b.n	8001828 <HAL_RCC_OscConfig+0x3a4>
 8001810:	4bbb      	ldr	r3, [pc, #748]	; (8001b00 <HAL_RCC_OscConfig+0x67c>)
 8001812:	6a1a      	ldr	r2, [r3, #32]
 8001814:	4bba      	ldr	r3, [pc, #744]	; (8001b00 <HAL_RCC_OscConfig+0x67c>)
 8001816:	2101      	movs	r1, #1
 8001818:	438a      	bics	r2, r1
 800181a:	621a      	str	r2, [r3, #32]
 800181c:	4bb8      	ldr	r3, [pc, #736]	; (8001b00 <HAL_RCC_OscConfig+0x67c>)
 800181e:	6a1a      	ldr	r2, [r3, #32]
 8001820:	4bb7      	ldr	r3, [pc, #732]	; (8001b00 <HAL_RCC_OscConfig+0x67c>)
 8001822:	2104      	movs	r1, #4
 8001824:	438a      	bics	r2, r1
 8001826:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	689b      	ldr	r3, [r3, #8]
 800182c:	2b00      	cmp	r3, #0
 800182e:	d014      	beq.n	800185a <HAL_RCC_OscConfig+0x3d6>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001830:	f7ff fb56 	bl	8000ee0 <HAL_GetTick>
 8001834:	0003      	movs	r3, r0
 8001836:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001838:	e009      	b.n	800184e <HAL_RCC_OscConfig+0x3ca>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800183a:	f7ff fb51 	bl	8000ee0 <HAL_GetTick>
 800183e:	0002      	movs	r2, r0
 8001840:	69bb      	ldr	r3, [r7, #24]
 8001842:	1ad3      	subs	r3, r2, r3
 8001844:	4aaf      	ldr	r2, [pc, #700]	; (8001b04 <HAL_RCC_OscConfig+0x680>)
 8001846:	4293      	cmp	r3, r2
 8001848:	d901      	bls.n	800184e <HAL_RCC_OscConfig+0x3ca>
        {
          return HAL_TIMEOUT;
 800184a:	2303      	movs	r3, #3
 800184c:	e19a      	b.n	8001b84 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800184e:	4bac      	ldr	r3, [pc, #688]	; (8001b00 <HAL_RCC_OscConfig+0x67c>)
 8001850:	6a1b      	ldr	r3, [r3, #32]
 8001852:	2202      	movs	r2, #2
 8001854:	4013      	ands	r3, r2
 8001856:	d0f0      	beq.n	800183a <HAL_RCC_OscConfig+0x3b6>
 8001858:	e013      	b.n	8001882 <HAL_RCC_OscConfig+0x3fe>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800185a:	f7ff fb41 	bl	8000ee0 <HAL_GetTick>
 800185e:	0003      	movs	r3, r0
 8001860:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001862:	e009      	b.n	8001878 <HAL_RCC_OscConfig+0x3f4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001864:	f7ff fb3c 	bl	8000ee0 <HAL_GetTick>
 8001868:	0002      	movs	r2, r0
 800186a:	69bb      	ldr	r3, [r7, #24]
 800186c:	1ad3      	subs	r3, r2, r3
 800186e:	4aa5      	ldr	r2, [pc, #660]	; (8001b04 <HAL_RCC_OscConfig+0x680>)
 8001870:	4293      	cmp	r3, r2
 8001872:	d901      	bls.n	8001878 <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 8001874:	2303      	movs	r3, #3
 8001876:	e185      	b.n	8001b84 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001878:	4ba1      	ldr	r3, [pc, #644]	; (8001b00 <HAL_RCC_OscConfig+0x67c>)
 800187a:	6a1b      	ldr	r3, [r3, #32]
 800187c:	2202      	movs	r2, #2
 800187e:	4013      	ands	r3, r2
 8001880:	d1f0      	bne.n	8001864 <HAL_RCC_OscConfig+0x3e0>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001882:	231f      	movs	r3, #31
 8001884:	18fb      	adds	r3, r7, r3
 8001886:	781b      	ldrb	r3, [r3, #0]
 8001888:	2b01      	cmp	r3, #1
 800188a:	d105      	bne.n	8001898 <HAL_RCC_OscConfig+0x414>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800188c:	4b9c      	ldr	r3, [pc, #624]	; (8001b00 <HAL_RCC_OscConfig+0x67c>)
 800188e:	69da      	ldr	r2, [r3, #28]
 8001890:	4b9b      	ldr	r3, [pc, #620]	; (8001b00 <HAL_RCC_OscConfig+0x67c>)
 8001892:	499d      	ldr	r1, [pc, #628]	; (8001b08 <HAL_RCC_OscConfig+0x684>)
 8001894:	400a      	ands	r2, r1
 8001896:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	2210      	movs	r2, #16
 800189e:	4013      	ands	r3, r2
 80018a0:	d063      	beq.n	800196a <HAL_RCC_OscConfig+0x4e6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	695b      	ldr	r3, [r3, #20]
 80018a6:	2b01      	cmp	r3, #1
 80018a8:	d12a      	bne.n	8001900 <HAL_RCC_OscConfig+0x47c>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80018aa:	4b95      	ldr	r3, [pc, #596]	; (8001b00 <HAL_RCC_OscConfig+0x67c>)
 80018ac:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80018ae:	4b94      	ldr	r3, [pc, #592]	; (8001b00 <HAL_RCC_OscConfig+0x67c>)
 80018b0:	2104      	movs	r1, #4
 80018b2:	430a      	orrs	r2, r1
 80018b4:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 80018b6:	4b92      	ldr	r3, [pc, #584]	; (8001b00 <HAL_RCC_OscConfig+0x67c>)
 80018b8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80018ba:	4b91      	ldr	r3, [pc, #580]	; (8001b00 <HAL_RCC_OscConfig+0x67c>)
 80018bc:	2101      	movs	r1, #1
 80018be:	430a      	orrs	r2, r1
 80018c0:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80018c2:	f7ff fb0d 	bl	8000ee0 <HAL_GetTick>
 80018c6:	0003      	movs	r3, r0
 80018c8:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80018ca:	e008      	b.n	80018de <HAL_RCC_OscConfig+0x45a>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80018cc:	f7ff fb08 	bl	8000ee0 <HAL_GetTick>
 80018d0:	0002      	movs	r2, r0
 80018d2:	69bb      	ldr	r3, [r7, #24]
 80018d4:	1ad3      	subs	r3, r2, r3
 80018d6:	2b02      	cmp	r3, #2
 80018d8:	d901      	bls.n	80018de <HAL_RCC_OscConfig+0x45a>
        {
          return HAL_TIMEOUT;
 80018da:	2303      	movs	r3, #3
 80018dc:	e152      	b.n	8001b84 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80018de:	4b88      	ldr	r3, [pc, #544]	; (8001b00 <HAL_RCC_OscConfig+0x67c>)
 80018e0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80018e2:	2202      	movs	r2, #2
 80018e4:	4013      	ands	r3, r2
 80018e6:	d0f1      	beq.n	80018cc <HAL_RCC_OscConfig+0x448>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80018e8:	4b85      	ldr	r3, [pc, #532]	; (8001b00 <HAL_RCC_OscConfig+0x67c>)
 80018ea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80018ec:	22f8      	movs	r2, #248	; 0xf8
 80018ee:	4393      	bics	r3, r2
 80018f0:	0019      	movs	r1, r3
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	699b      	ldr	r3, [r3, #24]
 80018f6:	00da      	lsls	r2, r3, #3
 80018f8:	4b81      	ldr	r3, [pc, #516]	; (8001b00 <HAL_RCC_OscConfig+0x67c>)
 80018fa:	430a      	orrs	r2, r1
 80018fc:	635a      	str	r2, [r3, #52]	; 0x34
 80018fe:	e034      	b.n	800196a <HAL_RCC_OscConfig+0x4e6>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	695b      	ldr	r3, [r3, #20]
 8001904:	3305      	adds	r3, #5
 8001906:	d111      	bne.n	800192c <HAL_RCC_OscConfig+0x4a8>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8001908:	4b7d      	ldr	r3, [pc, #500]	; (8001b00 <HAL_RCC_OscConfig+0x67c>)
 800190a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800190c:	4b7c      	ldr	r3, [pc, #496]	; (8001b00 <HAL_RCC_OscConfig+0x67c>)
 800190e:	2104      	movs	r1, #4
 8001910:	438a      	bics	r2, r1
 8001912:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001914:	4b7a      	ldr	r3, [pc, #488]	; (8001b00 <HAL_RCC_OscConfig+0x67c>)
 8001916:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001918:	22f8      	movs	r2, #248	; 0xf8
 800191a:	4393      	bics	r3, r2
 800191c:	0019      	movs	r1, r3
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	699b      	ldr	r3, [r3, #24]
 8001922:	00da      	lsls	r2, r3, #3
 8001924:	4b76      	ldr	r3, [pc, #472]	; (8001b00 <HAL_RCC_OscConfig+0x67c>)
 8001926:	430a      	orrs	r2, r1
 8001928:	635a      	str	r2, [r3, #52]	; 0x34
 800192a:	e01e      	b.n	800196a <HAL_RCC_OscConfig+0x4e6>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 800192c:	4b74      	ldr	r3, [pc, #464]	; (8001b00 <HAL_RCC_OscConfig+0x67c>)
 800192e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001930:	4b73      	ldr	r3, [pc, #460]	; (8001b00 <HAL_RCC_OscConfig+0x67c>)
 8001932:	2104      	movs	r1, #4
 8001934:	430a      	orrs	r2, r1
 8001936:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8001938:	4b71      	ldr	r3, [pc, #452]	; (8001b00 <HAL_RCC_OscConfig+0x67c>)
 800193a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800193c:	4b70      	ldr	r3, [pc, #448]	; (8001b00 <HAL_RCC_OscConfig+0x67c>)
 800193e:	2101      	movs	r1, #1
 8001940:	438a      	bics	r2, r1
 8001942:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001944:	f7ff facc 	bl	8000ee0 <HAL_GetTick>
 8001948:	0003      	movs	r3, r0
 800194a:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 800194c:	e008      	b.n	8001960 <HAL_RCC_OscConfig+0x4dc>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 800194e:	f7ff fac7 	bl	8000ee0 <HAL_GetTick>
 8001952:	0002      	movs	r2, r0
 8001954:	69bb      	ldr	r3, [r7, #24]
 8001956:	1ad3      	subs	r3, r2, r3
 8001958:	2b02      	cmp	r3, #2
 800195a:	d901      	bls.n	8001960 <HAL_RCC_OscConfig+0x4dc>
        {
          return HAL_TIMEOUT;
 800195c:	2303      	movs	r3, #3
 800195e:	e111      	b.n	8001b84 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001960:	4b67      	ldr	r3, [pc, #412]	; (8001b00 <HAL_RCC_OscConfig+0x67c>)
 8001962:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001964:	2202      	movs	r2, #2
 8001966:	4013      	ands	r3, r2
 8001968:	d1f1      	bne.n	800194e <HAL_RCC_OscConfig+0x4ca>
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	2220      	movs	r2, #32
 8001970:	4013      	ands	r3, r2
 8001972:	d05c      	beq.n	8001a2e <HAL_RCC_OscConfig+0x5aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* When the HSI48 is used as system clock it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8001974:	4b62      	ldr	r3, [pc, #392]	; (8001b00 <HAL_RCC_OscConfig+0x67c>)
 8001976:	685b      	ldr	r3, [r3, #4]
 8001978:	220c      	movs	r2, #12
 800197a:	4013      	ands	r3, r2
 800197c:	2b0c      	cmp	r3, #12
 800197e:	d00e      	beq.n	800199e <HAL_RCC_OscConfig+0x51a>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8001980:	4b5f      	ldr	r3, [pc, #380]	; (8001b00 <HAL_RCC_OscConfig+0x67c>)
 8001982:	685b      	ldr	r3, [r3, #4]
 8001984:	220c      	movs	r2, #12
 8001986:	4013      	ands	r3, r2
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8001988:	2b08      	cmp	r3, #8
 800198a:	d114      	bne.n	80019b6 <HAL_RCC_OscConfig+0x532>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 800198c:	4b5c      	ldr	r3, [pc, #368]	; (8001b00 <HAL_RCC_OscConfig+0x67c>)
 800198e:	685a      	ldr	r2, [r3, #4]
 8001990:	23c0      	movs	r3, #192	; 0xc0
 8001992:	025b      	lsls	r3, r3, #9
 8001994:	401a      	ands	r2, r3
 8001996:	23c0      	movs	r3, #192	; 0xc0
 8001998:	025b      	lsls	r3, r3, #9
 800199a:	429a      	cmp	r2, r3
 800199c:	d10b      	bne.n	80019b6 <HAL_RCC_OscConfig+0x532>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 800199e:	4b58      	ldr	r3, [pc, #352]	; (8001b00 <HAL_RCC_OscConfig+0x67c>)
 80019a0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80019a2:	2380      	movs	r3, #128	; 0x80
 80019a4:	025b      	lsls	r3, r3, #9
 80019a6:	4013      	ands	r3, r2
 80019a8:	d040      	beq.n	8001a2c <HAL_RCC_OscConfig+0x5a8>
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	6a1b      	ldr	r3, [r3, #32]
 80019ae:	2b01      	cmp	r3, #1
 80019b0:	d03c      	beq.n	8001a2c <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 80019b2:	2301      	movs	r3, #1
 80019b4:	e0e6      	b.n	8001b84 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	6a1b      	ldr	r3, [r3, #32]
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	d01b      	beq.n	80019f6 <HAL_RCC_OscConfig+0x572>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 80019be:	4b50      	ldr	r3, [pc, #320]	; (8001b00 <HAL_RCC_OscConfig+0x67c>)
 80019c0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80019c2:	4b4f      	ldr	r3, [pc, #316]	; (8001b00 <HAL_RCC_OscConfig+0x67c>)
 80019c4:	2180      	movs	r1, #128	; 0x80
 80019c6:	0249      	lsls	r1, r1, #9
 80019c8:	430a      	orrs	r2, r1
 80019ca:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019cc:	f7ff fa88 	bl	8000ee0 <HAL_GetTick>
 80019d0:	0003      	movs	r3, r0
 80019d2:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 80019d4:	e008      	b.n	80019e8 <HAL_RCC_OscConfig+0x564>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80019d6:	f7ff fa83 	bl	8000ee0 <HAL_GetTick>
 80019da:	0002      	movs	r2, r0
 80019dc:	69bb      	ldr	r3, [r7, #24]
 80019de:	1ad3      	subs	r3, r2, r3
 80019e0:	2b02      	cmp	r3, #2
 80019e2:	d901      	bls.n	80019e8 <HAL_RCC_OscConfig+0x564>
          {
            return HAL_TIMEOUT;
 80019e4:	2303      	movs	r3, #3
 80019e6:	e0cd      	b.n	8001b84 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 80019e8:	4b45      	ldr	r3, [pc, #276]	; (8001b00 <HAL_RCC_OscConfig+0x67c>)
 80019ea:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80019ec:	2380      	movs	r3, #128	; 0x80
 80019ee:	025b      	lsls	r3, r3, #9
 80019f0:	4013      	ands	r3, r2
 80019f2:	d0f0      	beq.n	80019d6 <HAL_RCC_OscConfig+0x552>
 80019f4:	e01b      	b.n	8001a2e <HAL_RCC_OscConfig+0x5aa>
        } 
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 80019f6:	4b42      	ldr	r3, [pc, #264]	; (8001b00 <HAL_RCC_OscConfig+0x67c>)
 80019f8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80019fa:	4b41      	ldr	r3, [pc, #260]	; (8001b00 <HAL_RCC_OscConfig+0x67c>)
 80019fc:	4943      	ldr	r1, [pc, #268]	; (8001b0c <HAL_RCC_OscConfig+0x688>)
 80019fe:	400a      	ands	r2, r1
 8001a00:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a02:	f7ff fa6d 	bl	8000ee0 <HAL_GetTick>
 8001a06:	0003      	movs	r3, r0
 8001a08:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8001a0a:	e008      	b.n	8001a1e <HAL_RCC_OscConfig+0x59a>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001a0c:	f7ff fa68 	bl	8000ee0 <HAL_GetTick>
 8001a10:	0002      	movs	r2, r0
 8001a12:	69bb      	ldr	r3, [r7, #24]
 8001a14:	1ad3      	subs	r3, r2, r3
 8001a16:	2b02      	cmp	r3, #2
 8001a18:	d901      	bls.n	8001a1e <HAL_RCC_OscConfig+0x59a>
          {
            return HAL_TIMEOUT;
 8001a1a:	2303      	movs	r3, #3
 8001a1c:	e0b2      	b.n	8001b84 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8001a1e:	4b38      	ldr	r3, [pc, #224]	; (8001b00 <HAL_RCC_OscConfig+0x67c>)
 8001a20:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001a22:	2380      	movs	r3, #128	; 0x80
 8001a24:	025b      	lsls	r3, r3, #9
 8001a26:	4013      	ands	r3, r2
 8001a28:	d1f0      	bne.n	8001a0c <HAL_RCC_OscConfig+0x588>
 8001a2a:	e000      	b.n	8001a2e <HAL_RCC_OscConfig+0x5aa>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8001a2c:	46c0      	nop			; (mov r8, r8)
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	d100      	bne.n	8001a38 <HAL_RCC_OscConfig+0x5b4>
 8001a36:	e0a4      	b.n	8001b82 <HAL_RCC_OscConfig+0x6fe>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001a38:	4b31      	ldr	r3, [pc, #196]	; (8001b00 <HAL_RCC_OscConfig+0x67c>)
 8001a3a:	685b      	ldr	r3, [r3, #4]
 8001a3c:	220c      	movs	r2, #12
 8001a3e:	4013      	ands	r3, r2
 8001a40:	2b08      	cmp	r3, #8
 8001a42:	d100      	bne.n	8001a46 <HAL_RCC_OscConfig+0x5c2>
 8001a44:	e078      	b.n	8001b38 <HAL_RCC_OscConfig+0x6b4>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a4a:	2b02      	cmp	r3, #2
 8001a4c:	d14c      	bne.n	8001ae8 <HAL_RCC_OscConfig+0x664>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001a4e:	4b2c      	ldr	r3, [pc, #176]	; (8001b00 <HAL_RCC_OscConfig+0x67c>)
 8001a50:	681a      	ldr	r2, [r3, #0]
 8001a52:	4b2b      	ldr	r3, [pc, #172]	; (8001b00 <HAL_RCC_OscConfig+0x67c>)
 8001a54:	492e      	ldr	r1, [pc, #184]	; (8001b10 <HAL_RCC_OscConfig+0x68c>)
 8001a56:	400a      	ands	r2, r1
 8001a58:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a5a:	f7ff fa41 	bl	8000ee0 <HAL_GetTick>
 8001a5e:	0003      	movs	r3, r0
 8001a60:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001a62:	e008      	b.n	8001a76 <HAL_RCC_OscConfig+0x5f2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001a64:	f7ff fa3c 	bl	8000ee0 <HAL_GetTick>
 8001a68:	0002      	movs	r2, r0
 8001a6a:	69bb      	ldr	r3, [r7, #24]
 8001a6c:	1ad3      	subs	r3, r2, r3
 8001a6e:	2b02      	cmp	r3, #2
 8001a70:	d901      	bls.n	8001a76 <HAL_RCC_OscConfig+0x5f2>
          {
            return HAL_TIMEOUT;
 8001a72:	2303      	movs	r3, #3
 8001a74:	e086      	b.n	8001b84 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001a76:	4b22      	ldr	r3, [pc, #136]	; (8001b00 <HAL_RCC_OscConfig+0x67c>)
 8001a78:	681a      	ldr	r2, [r3, #0]
 8001a7a:	2380      	movs	r3, #128	; 0x80
 8001a7c:	049b      	lsls	r3, r3, #18
 8001a7e:	4013      	ands	r3, r2
 8001a80:	d1f0      	bne.n	8001a64 <HAL_RCC_OscConfig+0x5e0>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001a82:	4b1f      	ldr	r3, [pc, #124]	; (8001b00 <HAL_RCC_OscConfig+0x67c>)
 8001a84:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a86:	220f      	movs	r2, #15
 8001a88:	4393      	bics	r3, r2
 8001a8a:	0019      	movs	r1, r3
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001a90:	4b1b      	ldr	r3, [pc, #108]	; (8001b00 <HAL_RCC_OscConfig+0x67c>)
 8001a92:	430a      	orrs	r2, r1
 8001a94:	62da      	str	r2, [r3, #44]	; 0x2c
 8001a96:	4b1a      	ldr	r3, [pc, #104]	; (8001b00 <HAL_RCC_OscConfig+0x67c>)
 8001a98:	685b      	ldr	r3, [r3, #4]
 8001a9a:	4a1e      	ldr	r2, [pc, #120]	; (8001b14 <HAL_RCC_OscConfig+0x690>)
 8001a9c:	4013      	ands	r3, r2
 8001a9e:	0019      	movs	r1, r3
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001aa8:	431a      	orrs	r2, r3
 8001aaa:	4b15      	ldr	r3, [pc, #84]	; (8001b00 <HAL_RCC_OscConfig+0x67c>)
 8001aac:	430a      	orrs	r2, r1
 8001aae:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001ab0:	4b13      	ldr	r3, [pc, #76]	; (8001b00 <HAL_RCC_OscConfig+0x67c>)
 8001ab2:	681a      	ldr	r2, [r3, #0]
 8001ab4:	4b12      	ldr	r3, [pc, #72]	; (8001b00 <HAL_RCC_OscConfig+0x67c>)
 8001ab6:	2180      	movs	r1, #128	; 0x80
 8001ab8:	0449      	lsls	r1, r1, #17
 8001aba:	430a      	orrs	r2, r1
 8001abc:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001abe:	f7ff fa0f 	bl	8000ee0 <HAL_GetTick>
 8001ac2:	0003      	movs	r3, r0
 8001ac4:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001ac6:	e008      	b.n	8001ada <HAL_RCC_OscConfig+0x656>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001ac8:	f7ff fa0a 	bl	8000ee0 <HAL_GetTick>
 8001acc:	0002      	movs	r2, r0
 8001ace:	69bb      	ldr	r3, [r7, #24]
 8001ad0:	1ad3      	subs	r3, r2, r3
 8001ad2:	2b02      	cmp	r3, #2
 8001ad4:	d901      	bls.n	8001ada <HAL_RCC_OscConfig+0x656>
          {
            return HAL_TIMEOUT;
 8001ad6:	2303      	movs	r3, #3
 8001ad8:	e054      	b.n	8001b84 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001ada:	4b09      	ldr	r3, [pc, #36]	; (8001b00 <HAL_RCC_OscConfig+0x67c>)
 8001adc:	681a      	ldr	r2, [r3, #0]
 8001ade:	2380      	movs	r3, #128	; 0x80
 8001ae0:	049b      	lsls	r3, r3, #18
 8001ae2:	4013      	ands	r3, r2
 8001ae4:	d0f0      	beq.n	8001ac8 <HAL_RCC_OscConfig+0x644>
 8001ae6:	e04c      	b.n	8001b82 <HAL_RCC_OscConfig+0x6fe>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001ae8:	4b05      	ldr	r3, [pc, #20]	; (8001b00 <HAL_RCC_OscConfig+0x67c>)
 8001aea:	681a      	ldr	r2, [r3, #0]
 8001aec:	4b04      	ldr	r3, [pc, #16]	; (8001b00 <HAL_RCC_OscConfig+0x67c>)
 8001aee:	4908      	ldr	r1, [pc, #32]	; (8001b10 <HAL_RCC_OscConfig+0x68c>)
 8001af0:	400a      	ands	r2, r1
 8001af2:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001af4:	f7ff f9f4 	bl	8000ee0 <HAL_GetTick>
 8001af8:	0003      	movs	r3, r0
 8001afa:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001afc:	e015      	b.n	8001b2a <HAL_RCC_OscConfig+0x6a6>
 8001afe:	46c0      	nop			; (mov r8, r8)
 8001b00:	40021000 	.word	0x40021000
 8001b04:	00001388 	.word	0x00001388
 8001b08:	efffffff 	.word	0xefffffff
 8001b0c:	fffeffff 	.word	0xfffeffff
 8001b10:	feffffff 	.word	0xfeffffff
 8001b14:	ffc27fff 	.word	0xffc27fff
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001b18:	f7ff f9e2 	bl	8000ee0 <HAL_GetTick>
 8001b1c:	0002      	movs	r2, r0
 8001b1e:	69bb      	ldr	r3, [r7, #24]
 8001b20:	1ad3      	subs	r3, r2, r3
 8001b22:	2b02      	cmp	r3, #2
 8001b24:	d901      	bls.n	8001b2a <HAL_RCC_OscConfig+0x6a6>
          {
            return HAL_TIMEOUT;
 8001b26:	2303      	movs	r3, #3
 8001b28:	e02c      	b.n	8001b84 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001b2a:	4b18      	ldr	r3, [pc, #96]	; (8001b8c <HAL_RCC_OscConfig+0x708>)
 8001b2c:	681a      	ldr	r2, [r3, #0]
 8001b2e:	2380      	movs	r3, #128	; 0x80
 8001b30:	049b      	lsls	r3, r3, #18
 8001b32:	4013      	ands	r3, r2
 8001b34:	d1f0      	bne.n	8001b18 <HAL_RCC_OscConfig+0x694>
 8001b36:	e024      	b.n	8001b82 <HAL_RCC_OscConfig+0x6fe>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b3c:	2b01      	cmp	r3, #1
 8001b3e:	d101      	bne.n	8001b44 <HAL_RCC_OscConfig+0x6c0>
      {
        return HAL_ERROR;
 8001b40:	2301      	movs	r3, #1
 8001b42:	e01f      	b.n	8001b84 <HAL_RCC_OscConfig+0x700>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8001b44:	4b11      	ldr	r3, [pc, #68]	; (8001b8c <HAL_RCC_OscConfig+0x708>)
 8001b46:	685b      	ldr	r3, [r3, #4]
 8001b48:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8001b4a:	4b10      	ldr	r3, [pc, #64]	; (8001b8c <HAL_RCC_OscConfig+0x708>)
 8001b4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b4e:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001b50:	697a      	ldr	r2, [r7, #20]
 8001b52:	23c0      	movs	r3, #192	; 0xc0
 8001b54:	025b      	lsls	r3, r3, #9
 8001b56:	401a      	ands	r2, r3
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b5c:	429a      	cmp	r2, r3
 8001b5e:	d10e      	bne.n	8001b7e <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8001b60:	693b      	ldr	r3, [r7, #16]
 8001b62:	220f      	movs	r2, #15
 8001b64:	401a      	ands	r2, r3
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001b6a:	429a      	cmp	r2, r3
 8001b6c:	d107      	bne.n	8001b7e <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8001b6e:	697a      	ldr	r2, [r7, #20]
 8001b70:	23f0      	movs	r3, #240	; 0xf0
 8001b72:	039b      	lsls	r3, r3, #14
 8001b74:	401a      	ands	r2, r3
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8001b7a:	429a      	cmp	r2, r3
 8001b7c:	d001      	beq.n	8001b82 <HAL_RCC_OscConfig+0x6fe>
        {
          return HAL_ERROR;
 8001b7e:	2301      	movs	r3, #1
 8001b80:	e000      	b.n	8001b84 <HAL_RCC_OscConfig+0x700>
        }
      }
    }
  }

  return HAL_OK;
 8001b82:	2300      	movs	r3, #0
}
 8001b84:	0018      	movs	r0, r3
 8001b86:	46bd      	mov	sp, r7
 8001b88:	b008      	add	sp, #32
 8001b8a:	bd80      	pop	{r7, pc}
 8001b8c:	40021000 	.word	0x40021000

08001b90 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001b90:	b580      	push	{r7, lr}
 8001b92:	b084      	sub	sp, #16
 8001b94:	af00      	add	r7, sp, #0
 8001b96:	6078      	str	r0, [r7, #4]
 8001b98:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	d101      	bne.n	8001ba4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001ba0:	2301      	movs	r3, #1
 8001ba2:	e0bf      	b.n	8001d24 <HAL_RCC_ClockConfig+0x194>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001ba4:	4b61      	ldr	r3, [pc, #388]	; (8001d2c <HAL_RCC_ClockConfig+0x19c>)
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	2201      	movs	r2, #1
 8001baa:	4013      	ands	r3, r2
 8001bac:	683a      	ldr	r2, [r7, #0]
 8001bae:	429a      	cmp	r2, r3
 8001bb0:	d911      	bls.n	8001bd6 <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001bb2:	4b5e      	ldr	r3, [pc, #376]	; (8001d2c <HAL_RCC_ClockConfig+0x19c>)
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	2201      	movs	r2, #1
 8001bb8:	4393      	bics	r3, r2
 8001bba:	0019      	movs	r1, r3
 8001bbc:	4b5b      	ldr	r3, [pc, #364]	; (8001d2c <HAL_RCC_ClockConfig+0x19c>)
 8001bbe:	683a      	ldr	r2, [r7, #0]
 8001bc0:	430a      	orrs	r2, r1
 8001bc2:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001bc4:	4b59      	ldr	r3, [pc, #356]	; (8001d2c <HAL_RCC_ClockConfig+0x19c>)
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	2201      	movs	r2, #1
 8001bca:	4013      	ands	r3, r2
 8001bcc:	683a      	ldr	r2, [r7, #0]
 8001bce:	429a      	cmp	r2, r3
 8001bd0:	d001      	beq.n	8001bd6 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8001bd2:	2301      	movs	r3, #1
 8001bd4:	e0a6      	b.n	8001d24 <HAL_RCC_ClockConfig+0x194>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	2202      	movs	r2, #2
 8001bdc:	4013      	ands	r3, r2
 8001bde:	d015      	beq.n	8001c0c <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	2204      	movs	r2, #4
 8001be6:	4013      	ands	r3, r2
 8001be8:	d006      	beq.n	8001bf8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8001bea:	4b51      	ldr	r3, [pc, #324]	; (8001d30 <HAL_RCC_ClockConfig+0x1a0>)
 8001bec:	685a      	ldr	r2, [r3, #4]
 8001bee:	4b50      	ldr	r3, [pc, #320]	; (8001d30 <HAL_RCC_ClockConfig+0x1a0>)
 8001bf0:	21e0      	movs	r1, #224	; 0xe0
 8001bf2:	00c9      	lsls	r1, r1, #3
 8001bf4:	430a      	orrs	r2, r1
 8001bf6:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001bf8:	4b4d      	ldr	r3, [pc, #308]	; (8001d30 <HAL_RCC_ClockConfig+0x1a0>)
 8001bfa:	685b      	ldr	r3, [r3, #4]
 8001bfc:	22f0      	movs	r2, #240	; 0xf0
 8001bfe:	4393      	bics	r3, r2
 8001c00:	0019      	movs	r1, r3
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	689a      	ldr	r2, [r3, #8]
 8001c06:	4b4a      	ldr	r3, [pc, #296]	; (8001d30 <HAL_RCC_ClockConfig+0x1a0>)
 8001c08:	430a      	orrs	r2, r1
 8001c0a:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	2201      	movs	r2, #1
 8001c12:	4013      	ands	r3, r2
 8001c14:	d04c      	beq.n	8001cb0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	685b      	ldr	r3, [r3, #4]
 8001c1a:	2b01      	cmp	r3, #1
 8001c1c:	d107      	bne.n	8001c2e <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c1e:	4b44      	ldr	r3, [pc, #272]	; (8001d30 <HAL_RCC_ClockConfig+0x1a0>)
 8001c20:	681a      	ldr	r2, [r3, #0]
 8001c22:	2380      	movs	r3, #128	; 0x80
 8001c24:	029b      	lsls	r3, r3, #10
 8001c26:	4013      	ands	r3, r2
 8001c28:	d120      	bne.n	8001c6c <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8001c2a:	2301      	movs	r3, #1
 8001c2c:	e07a      	b.n	8001d24 <HAL_RCC_ClockConfig+0x194>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	685b      	ldr	r3, [r3, #4]
 8001c32:	2b02      	cmp	r3, #2
 8001c34:	d107      	bne.n	8001c46 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001c36:	4b3e      	ldr	r3, [pc, #248]	; (8001d30 <HAL_RCC_ClockConfig+0x1a0>)
 8001c38:	681a      	ldr	r2, [r3, #0]
 8001c3a:	2380      	movs	r3, #128	; 0x80
 8001c3c:	049b      	lsls	r3, r3, #18
 8001c3e:	4013      	ands	r3, r2
 8001c40:	d114      	bne.n	8001c6c <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8001c42:	2301      	movs	r3, #1
 8001c44:	e06e      	b.n	8001d24 <HAL_RCC_ClockConfig+0x194>
      }
    }
#if defined(RCC_CFGR_SWS_HSI48)
    /* HSI48 is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	685b      	ldr	r3, [r3, #4]
 8001c4a:	2b03      	cmp	r3, #3
 8001c4c:	d107      	bne.n	8001c5e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the HSI48 ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8001c4e:	4b38      	ldr	r3, [pc, #224]	; (8001d30 <HAL_RCC_ClockConfig+0x1a0>)
 8001c50:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001c52:	2380      	movs	r3, #128	; 0x80
 8001c54:	025b      	lsls	r3, r3, #9
 8001c56:	4013      	ands	r3, r2
 8001c58:	d108      	bne.n	8001c6c <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8001c5a:	2301      	movs	r3, #1
 8001c5c:	e062      	b.n	8001d24 <HAL_RCC_ClockConfig+0x194>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c5e:	4b34      	ldr	r3, [pc, #208]	; (8001d30 <HAL_RCC_ClockConfig+0x1a0>)
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	2202      	movs	r2, #2
 8001c64:	4013      	ands	r3, r2
 8001c66:	d101      	bne.n	8001c6c <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8001c68:	2301      	movs	r3, #1
 8001c6a:	e05b      	b.n	8001d24 <HAL_RCC_ClockConfig+0x194>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001c6c:	4b30      	ldr	r3, [pc, #192]	; (8001d30 <HAL_RCC_ClockConfig+0x1a0>)
 8001c6e:	685b      	ldr	r3, [r3, #4]
 8001c70:	2203      	movs	r2, #3
 8001c72:	4393      	bics	r3, r2
 8001c74:	0019      	movs	r1, r3
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	685a      	ldr	r2, [r3, #4]
 8001c7a:	4b2d      	ldr	r3, [pc, #180]	; (8001d30 <HAL_RCC_ClockConfig+0x1a0>)
 8001c7c:	430a      	orrs	r2, r1
 8001c7e:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001c80:	f7ff f92e 	bl	8000ee0 <HAL_GetTick>
 8001c84:	0003      	movs	r3, r0
 8001c86:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001c88:	e009      	b.n	8001c9e <HAL_RCC_ClockConfig+0x10e>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001c8a:	f7ff f929 	bl	8000ee0 <HAL_GetTick>
 8001c8e:	0002      	movs	r2, r0
 8001c90:	68fb      	ldr	r3, [r7, #12]
 8001c92:	1ad3      	subs	r3, r2, r3
 8001c94:	4a27      	ldr	r2, [pc, #156]	; (8001d34 <HAL_RCC_ClockConfig+0x1a4>)
 8001c96:	4293      	cmp	r3, r2
 8001c98:	d901      	bls.n	8001c9e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001c9a:	2303      	movs	r3, #3
 8001c9c:	e042      	b.n	8001d24 <HAL_RCC_ClockConfig+0x194>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001c9e:	4b24      	ldr	r3, [pc, #144]	; (8001d30 <HAL_RCC_ClockConfig+0x1a0>)
 8001ca0:	685b      	ldr	r3, [r3, #4]
 8001ca2:	220c      	movs	r2, #12
 8001ca4:	401a      	ands	r2, r3
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	685b      	ldr	r3, [r3, #4]
 8001caa:	009b      	lsls	r3, r3, #2
 8001cac:	429a      	cmp	r2, r3
 8001cae:	d1ec      	bne.n	8001c8a <HAL_RCC_ClockConfig+0xfa>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001cb0:	4b1e      	ldr	r3, [pc, #120]	; (8001d2c <HAL_RCC_ClockConfig+0x19c>)
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	2201      	movs	r2, #1
 8001cb6:	4013      	ands	r3, r2
 8001cb8:	683a      	ldr	r2, [r7, #0]
 8001cba:	429a      	cmp	r2, r3
 8001cbc:	d211      	bcs.n	8001ce2 <HAL_RCC_ClockConfig+0x152>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001cbe:	4b1b      	ldr	r3, [pc, #108]	; (8001d2c <HAL_RCC_ClockConfig+0x19c>)
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	2201      	movs	r2, #1
 8001cc4:	4393      	bics	r3, r2
 8001cc6:	0019      	movs	r1, r3
 8001cc8:	4b18      	ldr	r3, [pc, #96]	; (8001d2c <HAL_RCC_ClockConfig+0x19c>)
 8001cca:	683a      	ldr	r2, [r7, #0]
 8001ccc:	430a      	orrs	r2, r1
 8001cce:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001cd0:	4b16      	ldr	r3, [pc, #88]	; (8001d2c <HAL_RCC_ClockConfig+0x19c>)
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	2201      	movs	r2, #1
 8001cd6:	4013      	ands	r3, r2
 8001cd8:	683a      	ldr	r2, [r7, #0]
 8001cda:	429a      	cmp	r2, r3
 8001cdc:	d001      	beq.n	8001ce2 <HAL_RCC_ClockConfig+0x152>
    {
      return HAL_ERROR;
 8001cde:	2301      	movs	r3, #1
 8001ce0:	e020      	b.n	8001d24 <HAL_RCC_ClockConfig+0x194>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	2204      	movs	r2, #4
 8001ce8:	4013      	ands	r3, r2
 8001cea:	d009      	beq.n	8001d00 <HAL_RCC_ClockConfig+0x170>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8001cec:	4b10      	ldr	r3, [pc, #64]	; (8001d30 <HAL_RCC_ClockConfig+0x1a0>)
 8001cee:	685b      	ldr	r3, [r3, #4]
 8001cf0:	4a11      	ldr	r2, [pc, #68]	; (8001d38 <HAL_RCC_ClockConfig+0x1a8>)
 8001cf2:	4013      	ands	r3, r2
 8001cf4:	0019      	movs	r1, r3
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	68da      	ldr	r2, [r3, #12]
 8001cfa:	4b0d      	ldr	r3, [pc, #52]	; (8001d30 <HAL_RCC_ClockConfig+0x1a0>)
 8001cfc:	430a      	orrs	r2, r1
 8001cfe:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8001d00:	f000 f820 	bl	8001d44 <HAL_RCC_GetSysClockFreq>
 8001d04:	0001      	movs	r1, r0
 8001d06:	4b0a      	ldr	r3, [pc, #40]	; (8001d30 <HAL_RCC_ClockConfig+0x1a0>)
 8001d08:	685b      	ldr	r3, [r3, #4]
 8001d0a:	091b      	lsrs	r3, r3, #4
 8001d0c:	220f      	movs	r2, #15
 8001d0e:	4013      	ands	r3, r2
 8001d10:	4a0a      	ldr	r2, [pc, #40]	; (8001d3c <HAL_RCC_ClockConfig+0x1ac>)
 8001d12:	5cd3      	ldrb	r3, [r2, r3]
 8001d14:	000a      	movs	r2, r1
 8001d16:	40da      	lsrs	r2, r3
 8001d18:	4b09      	ldr	r3, [pc, #36]	; (8001d40 <HAL_RCC_ClockConfig+0x1b0>)
 8001d1a:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8001d1c:	2000      	movs	r0, #0
 8001d1e:	f7ff f899 	bl	8000e54 <HAL_InitTick>
  
  return HAL_OK;
 8001d22:	2300      	movs	r3, #0
}
 8001d24:	0018      	movs	r0, r3
 8001d26:	46bd      	mov	sp, r7
 8001d28:	b004      	add	sp, #16
 8001d2a:	bd80      	pop	{r7, pc}
 8001d2c:	40022000 	.word	0x40022000
 8001d30:	40021000 	.word	0x40021000
 8001d34:	00001388 	.word	0x00001388
 8001d38:	fffff8ff 	.word	0xfffff8ff
 8001d3c:	08004334 	.word	0x08004334
 8001d40:	20000008 	.word	0x20000008

08001d44 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001d44:	b590      	push	{r4, r7, lr}
 8001d46:	b08f      	sub	sp, #60	; 0x3c
 8001d48:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 8001d4a:	2314      	movs	r3, #20
 8001d4c:	18fb      	adds	r3, r7, r3
 8001d4e:	4a37      	ldr	r2, [pc, #220]	; (8001e2c <HAL_RCC_GetSysClockFreq+0xe8>)
 8001d50:	ca13      	ldmia	r2!, {r0, r1, r4}
 8001d52:	c313      	stmia	r3!, {r0, r1, r4}
 8001d54:	6812      	ldr	r2, [r2, #0]
 8001d56:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 8001d58:	1d3b      	adds	r3, r7, #4
 8001d5a:	4a35      	ldr	r2, [pc, #212]	; (8001e30 <HAL_RCC_GetSysClockFreq+0xec>)
 8001d5c:	ca13      	ldmia	r2!, {r0, r1, r4}
 8001d5e:	c313      	stmia	r3!, {r0, r1, r4}
 8001d60:	6812      	ldr	r2, [r2, #0]
 8001d62:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001d64:	2300      	movs	r3, #0
 8001d66:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001d68:	2300      	movs	r3, #0
 8001d6a:	62bb      	str	r3, [r7, #40]	; 0x28
 8001d6c:	2300      	movs	r3, #0
 8001d6e:	637b      	str	r3, [r7, #52]	; 0x34
 8001d70:	2300      	movs	r3, #0
 8001d72:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 8001d74:	2300      	movs	r3, #0
 8001d76:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 8001d78:	4b2e      	ldr	r3, [pc, #184]	; (8001e34 <HAL_RCC_GetSysClockFreq+0xf0>)
 8001d7a:	685b      	ldr	r3, [r3, #4]
 8001d7c:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001d7e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001d80:	220c      	movs	r2, #12
 8001d82:	4013      	ands	r3, r2
 8001d84:	2b08      	cmp	r3, #8
 8001d86:	d006      	beq.n	8001d96 <HAL_RCC_GetSysClockFreq+0x52>
 8001d88:	2b0c      	cmp	r3, #12
 8001d8a:	d043      	beq.n	8001e14 <HAL_RCC_GetSysClockFreq+0xd0>
 8001d8c:	2b04      	cmp	r3, #4
 8001d8e:	d144      	bne.n	8001e1a <HAL_RCC_GetSysClockFreq+0xd6>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001d90:	4b29      	ldr	r3, [pc, #164]	; (8001e38 <HAL_RCC_GetSysClockFreq+0xf4>)
 8001d92:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001d94:	e044      	b.n	8001e20 <HAL_RCC_GetSysClockFreq+0xdc>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8001d96:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001d98:	0c9b      	lsrs	r3, r3, #18
 8001d9a:	220f      	movs	r2, #15
 8001d9c:	4013      	ands	r3, r2
 8001d9e:	2214      	movs	r2, #20
 8001da0:	18ba      	adds	r2, r7, r2
 8001da2:	5cd3      	ldrb	r3, [r2, r3]
 8001da4:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8001da6:	4b23      	ldr	r3, [pc, #140]	; (8001e34 <HAL_RCC_GetSysClockFreq+0xf0>)
 8001da8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001daa:	220f      	movs	r2, #15
 8001dac:	4013      	ands	r3, r2
 8001dae:	1d3a      	adds	r2, r7, #4
 8001db0:	5cd3      	ldrb	r3, [r2, r3]
 8001db2:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8001db4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001db6:	23c0      	movs	r3, #192	; 0xc0
 8001db8:	025b      	lsls	r3, r3, #9
 8001dba:	401a      	ands	r2, r3
 8001dbc:	2380      	movs	r3, #128	; 0x80
 8001dbe:	025b      	lsls	r3, r3, #9
 8001dc0:	429a      	cmp	r2, r3
 8001dc2:	d109      	bne.n	8001dd8 <HAL_RCC_GetSysClockFreq+0x94>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001dc4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001dc6:	481c      	ldr	r0, [pc, #112]	; (8001e38 <HAL_RCC_GetSysClockFreq+0xf4>)
 8001dc8:	f7fe f99c 	bl	8000104 <__udivsi3>
 8001dcc:	0003      	movs	r3, r0
 8001dce:	001a      	movs	r2, r3
 8001dd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001dd2:	4353      	muls	r3, r2
 8001dd4:	637b      	str	r3, [r7, #52]	; 0x34
 8001dd6:	e01a      	b.n	8001e0e <HAL_RCC_GetSysClockFreq+0xca>
      }
#if defined(RCC_CFGR_PLLSRC_HSI48_PREDIV)
      else if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSI48)
 8001dd8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001dda:	23c0      	movs	r3, #192	; 0xc0
 8001ddc:	025b      	lsls	r3, r3, #9
 8001dde:	401a      	ands	r2, r3
 8001de0:	23c0      	movs	r3, #192	; 0xc0
 8001de2:	025b      	lsls	r3, r3, #9
 8001de4:	429a      	cmp	r2, r3
 8001de6:	d109      	bne.n	8001dfc <HAL_RCC_GetSysClockFreq+0xb8>
      {
        /* HSI48 used as PLL clock source : PLLCLK = HSI48/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI48_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001de8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001dea:	4814      	ldr	r0, [pc, #80]	; (8001e3c <HAL_RCC_GetSysClockFreq+0xf8>)
 8001dec:	f7fe f98a 	bl	8000104 <__udivsi3>
 8001df0:	0003      	movs	r3, r0
 8001df2:	001a      	movs	r2, r3
 8001df4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001df6:	4353      	muls	r3, r2
 8001df8:	637b      	str	r3, [r7, #52]	; 0x34
 8001dfa:	e008      	b.n	8001e0e <HAL_RCC_GetSysClockFreq+0xca>
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001dfc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001dfe:	480e      	ldr	r0, [pc, #56]	; (8001e38 <HAL_RCC_GetSysClockFreq+0xf4>)
 8001e00:	f7fe f980 	bl	8000104 <__udivsi3>
 8001e04:	0003      	movs	r3, r0
 8001e06:	001a      	movs	r2, r3
 8001e08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e0a:	4353      	muls	r3, r2
 8001e0c:	637b      	str	r3, [r7, #52]	; 0x34
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
#endif
      }
      sysclockfreq = pllclk;
 8001e0e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001e10:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001e12:	e005      	b.n	8001e20 <HAL_RCC_GetSysClockFreq+0xdc>
    }
#if defined(RCC_CFGR_SWS_HSI48)
    case RCC_SYSCLKSOURCE_STATUS_HSI48:    /* HSI48 used as system clock source */
    {
      sysclockfreq = HSI48_VALUE;
 8001e14:	4b09      	ldr	r3, [pc, #36]	; (8001e3c <HAL_RCC_GetSysClockFreq+0xf8>)
 8001e16:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001e18:	e002      	b.n	8001e20 <HAL_RCC_GetSysClockFreq+0xdc>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001e1a:	4b07      	ldr	r3, [pc, #28]	; (8001e38 <HAL_RCC_GetSysClockFreq+0xf4>)
 8001e1c:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001e1e:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8001e20:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8001e22:	0018      	movs	r0, r3
 8001e24:	46bd      	mov	sp, r7
 8001e26:	b00f      	add	sp, #60	; 0x3c
 8001e28:	bd90      	pop	{r4, r7, pc}
 8001e2a:	46c0      	nop			; (mov r8, r8)
 8001e2c:	08004314 	.word	0x08004314
 8001e30:	08004324 	.word	0x08004324
 8001e34:	40021000 	.word	0x40021000
 8001e38:	007a1200 	.word	0x007a1200
 8001e3c:	02dc6c00 	.word	0x02dc6c00

08001e40 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001e40:	b580      	push	{r7, lr}
 8001e42:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001e44:	4b02      	ldr	r3, [pc, #8]	; (8001e50 <HAL_RCC_GetHCLKFreq+0x10>)
 8001e46:	681b      	ldr	r3, [r3, #0]
}
 8001e48:	0018      	movs	r0, r3
 8001e4a:	46bd      	mov	sp, r7
 8001e4c:	bd80      	pop	{r7, pc}
 8001e4e:	46c0      	nop			; (mov r8, r8)
 8001e50:	20000008 	.word	0x20000008

08001e54 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001e54:	b580      	push	{r7, lr}
 8001e56:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8001e58:	f7ff fff2 	bl	8001e40 <HAL_RCC_GetHCLKFreq>
 8001e5c:	0001      	movs	r1, r0
 8001e5e:	4b06      	ldr	r3, [pc, #24]	; (8001e78 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001e60:	685b      	ldr	r3, [r3, #4]
 8001e62:	0a1b      	lsrs	r3, r3, #8
 8001e64:	2207      	movs	r2, #7
 8001e66:	4013      	ands	r3, r2
 8001e68:	4a04      	ldr	r2, [pc, #16]	; (8001e7c <HAL_RCC_GetPCLK1Freq+0x28>)
 8001e6a:	5cd3      	ldrb	r3, [r2, r3]
 8001e6c:	40d9      	lsrs	r1, r3
 8001e6e:	000b      	movs	r3, r1
}    
 8001e70:	0018      	movs	r0, r3
 8001e72:	46bd      	mov	sp, r7
 8001e74:	bd80      	pop	{r7, pc}
 8001e76:	46c0      	nop			; (mov r8, r8)
 8001e78:	40021000 	.word	0x40021000
 8001e7c:	08004344 	.word	0x08004344

08001e80 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001e80:	b580      	push	{r7, lr}
 8001e82:	b086      	sub	sp, #24
 8001e84:	af00      	add	r7, sp, #0
 8001e86:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001e88:	2300      	movs	r3, #0
 8001e8a:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 8001e8c:	2300      	movs	r3, #0
 8001e8e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	681a      	ldr	r2, [r3, #0]
 8001e94:	2380      	movs	r3, #128	; 0x80
 8001e96:	025b      	lsls	r3, r3, #9
 8001e98:	4013      	ands	r3, r2
 8001e9a:	d100      	bne.n	8001e9e <HAL_RCCEx_PeriphCLKConfig+0x1e>
 8001e9c:	e08f      	b.n	8001fbe <HAL_RCCEx_PeriphCLKConfig+0x13e>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 8001e9e:	2317      	movs	r3, #23
 8001ea0:	18fb      	adds	r3, r7, r3
 8001ea2:	2200      	movs	r2, #0
 8001ea4:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001ea6:	4b6f      	ldr	r3, [pc, #444]	; (8002064 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8001ea8:	69da      	ldr	r2, [r3, #28]
 8001eaa:	2380      	movs	r3, #128	; 0x80
 8001eac:	055b      	lsls	r3, r3, #21
 8001eae:	4013      	ands	r3, r2
 8001eb0:	d111      	bne.n	8001ed6 <HAL_RCCEx_PeriphCLKConfig+0x56>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8001eb2:	4b6c      	ldr	r3, [pc, #432]	; (8002064 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8001eb4:	69da      	ldr	r2, [r3, #28]
 8001eb6:	4b6b      	ldr	r3, [pc, #428]	; (8002064 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8001eb8:	2180      	movs	r1, #128	; 0x80
 8001eba:	0549      	lsls	r1, r1, #21
 8001ebc:	430a      	orrs	r2, r1
 8001ebe:	61da      	str	r2, [r3, #28]
 8001ec0:	4b68      	ldr	r3, [pc, #416]	; (8002064 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8001ec2:	69da      	ldr	r2, [r3, #28]
 8001ec4:	2380      	movs	r3, #128	; 0x80
 8001ec6:	055b      	lsls	r3, r3, #21
 8001ec8:	4013      	ands	r3, r2
 8001eca:	60bb      	str	r3, [r7, #8]
 8001ecc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001ece:	2317      	movs	r3, #23
 8001ed0:	18fb      	adds	r3, r7, r3
 8001ed2:	2201      	movs	r2, #1
 8001ed4:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ed6:	4b64      	ldr	r3, [pc, #400]	; (8002068 <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 8001ed8:	681a      	ldr	r2, [r3, #0]
 8001eda:	2380      	movs	r3, #128	; 0x80
 8001edc:	005b      	lsls	r3, r3, #1
 8001ede:	4013      	ands	r3, r2
 8001ee0:	d11a      	bne.n	8001f18 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001ee2:	4b61      	ldr	r3, [pc, #388]	; (8002068 <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 8001ee4:	681a      	ldr	r2, [r3, #0]
 8001ee6:	4b60      	ldr	r3, [pc, #384]	; (8002068 <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 8001ee8:	2180      	movs	r1, #128	; 0x80
 8001eea:	0049      	lsls	r1, r1, #1
 8001eec:	430a      	orrs	r2, r1
 8001eee:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001ef0:	f7fe fff6 	bl	8000ee0 <HAL_GetTick>
 8001ef4:	0003      	movs	r3, r0
 8001ef6:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ef8:	e008      	b.n	8001f0c <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001efa:	f7fe fff1 	bl	8000ee0 <HAL_GetTick>
 8001efe:	0002      	movs	r2, r0
 8001f00:	693b      	ldr	r3, [r7, #16]
 8001f02:	1ad3      	subs	r3, r2, r3
 8001f04:	2b64      	cmp	r3, #100	; 0x64
 8001f06:	d901      	bls.n	8001f0c <HAL_RCCEx_PeriphCLKConfig+0x8c>
        {
          return HAL_TIMEOUT;
 8001f08:	2303      	movs	r3, #3
 8001f0a:	e0a6      	b.n	800205a <HAL_RCCEx_PeriphCLKConfig+0x1da>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f0c:	4b56      	ldr	r3, [pc, #344]	; (8002068 <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 8001f0e:	681a      	ldr	r2, [r3, #0]
 8001f10:	2380      	movs	r3, #128	; 0x80
 8001f12:	005b      	lsls	r3, r3, #1
 8001f14:	4013      	ands	r3, r2
 8001f16:	d0f0      	beq.n	8001efa <HAL_RCCEx_PeriphCLKConfig+0x7a>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001f18:	4b52      	ldr	r3, [pc, #328]	; (8002064 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8001f1a:	6a1a      	ldr	r2, [r3, #32]
 8001f1c:	23c0      	movs	r3, #192	; 0xc0
 8001f1e:	009b      	lsls	r3, r3, #2
 8001f20:	4013      	ands	r3, r2
 8001f22:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001f24:	68fb      	ldr	r3, [r7, #12]
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d034      	beq.n	8001f94 <HAL_RCCEx_PeriphCLKConfig+0x114>
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	685a      	ldr	r2, [r3, #4]
 8001f2e:	23c0      	movs	r3, #192	; 0xc0
 8001f30:	009b      	lsls	r3, r3, #2
 8001f32:	4013      	ands	r3, r2
 8001f34:	68fa      	ldr	r2, [r7, #12]
 8001f36:	429a      	cmp	r2, r3
 8001f38:	d02c      	beq.n	8001f94 <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001f3a:	4b4a      	ldr	r3, [pc, #296]	; (8002064 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8001f3c:	6a1b      	ldr	r3, [r3, #32]
 8001f3e:	4a4b      	ldr	r2, [pc, #300]	; (800206c <HAL_RCCEx_PeriphCLKConfig+0x1ec>)
 8001f40:	4013      	ands	r3, r2
 8001f42:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001f44:	4b47      	ldr	r3, [pc, #284]	; (8002064 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8001f46:	6a1a      	ldr	r2, [r3, #32]
 8001f48:	4b46      	ldr	r3, [pc, #280]	; (8002064 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8001f4a:	2180      	movs	r1, #128	; 0x80
 8001f4c:	0249      	lsls	r1, r1, #9
 8001f4e:	430a      	orrs	r2, r1
 8001f50:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001f52:	4b44      	ldr	r3, [pc, #272]	; (8002064 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8001f54:	6a1a      	ldr	r2, [r3, #32]
 8001f56:	4b43      	ldr	r3, [pc, #268]	; (8002064 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8001f58:	4945      	ldr	r1, [pc, #276]	; (8002070 <HAL_RCCEx_PeriphCLKConfig+0x1f0>)
 8001f5a:	400a      	ands	r2, r1
 8001f5c:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8001f5e:	4b41      	ldr	r3, [pc, #260]	; (8002064 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8001f60:	68fa      	ldr	r2, [r7, #12]
 8001f62:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8001f64:	68fb      	ldr	r3, [r7, #12]
 8001f66:	2201      	movs	r2, #1
 8001f68:	4013      	ands	r3, r2
 8001f6a:	d013      	beq.n	8001f94 <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f6c:	f7fe ffb8 	bl	8000ee0 <HAL_GetTick>
 8001f70:	0003      	movs	r3, r0
 8001f72:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001f74:	e009      	b.n	8001f8a <HAL_RCCEx_PeriphCLKConfig+0x10a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001f76:	f7fe ffb3 	bl	8000ee0 <HAL_GetTick>
 8001f7a:	0002      	movs	r2, r0
 8001f7c:	693b      	ldr	r3, [r7, #16]
 8001f7e:	1ad3      	subs	r3, r2, r3
 8001f80:	4a3c      	ldr	r2, [pc, #240]	; (8002074 <HAL_RCCEx_PeriphCLKConfig+0x1f4>)
 8001f82:	4293      	cmp	r3, r2
 8001f84:	d901      	bls.n	8001f8a <HAL_RCCEx_PeriphCLKConfig+0x10a>
          {
            return HAL_TIMEOUT;
 8001f86:	2303      	movs	r3, #3
 8001f88:	e067      	b.n	800205a <HAL_RCCEx_PeriphCLKConfig+0x1da>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001f8a:	4b36      	ldr	r3, [pc, #216]	; (8002064 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8001f8c:	6a1b      	ldr	r3, [r3, #32]
 8001f8e:	2202      	movs	r2, #2
 8001f90:	4013      	ands	r3, r2
 8001f92:	d0f0      	beq.n	8001f76 <HAL_RCCEx_PeriphCLKConfig+0xf6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001f94:	4b33      	ldr	r3, [pc, #204]	; (8002064 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8001f96:	6a1b      	ldr	r3, [r3, #32]
 8001f98:	4a34      	ldr	r2, [pc, #208]	; (800206c <HAL_RCCEx_PeriphCLKConfig+0x1ec>)
 8001f9a:	4013      	ands	r3, r2
 8001f9c:	0019      	movs	r1, r3
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	685a      	ldr	r2, [r3, #4]
 8001fa2:	4b30      	ldr	r3, [pc, #192]	; (8002064 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8001fa4:	430a      	orrs	r2, r1
 8001fa6:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001fa8:	2317      	movs	r3, #23
 8001faa:	18fb      	adds	r3, r7, r3
 8001fac:	781b      	ldrb	r3, [r3, #0]
 8001fae:	2b01      	cmp	r3, #1
 8001fb0:	d105      	bne.n	8001fbe <HAL_RCCEx_PeriphCLKConfig+0x13e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001fb2:	4b2c      	ldr	r3, [pc, #176]	; (8002064 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8001fb4:	69da      	ldr	r2, [r3, #28]
 8001fb6:	4b2b      	ldr	r3, [pc, #172]	; (8002064 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8001fb8:	492f      	ldr	r1, [pc, #188]	; (8002078 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001fba:	400a      	ands	r2, r1
 8001fbc:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	2201      	movs	r2, #1
 8001fc4:	4013      	ands	r3, r2
 8001fc6:	d009      	beq.n	8001fdc <HAL_RCCEx_PeriphCLKConfig+0x15c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001fc8:	4b26      	ldr	r3, [pc, #152]	; (8002064 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8001fca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fcc:	2203      	movs	r2, #3
 8001fce:	4393      	bics	r3, r2
 8001fd0:	0019      	movs	r1, r3
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	689a      	ldr	r2, [r3, #8]
 8001fd6:	4b23      	ldr	r3, [pc, #140]	; (8002064 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8001fd8:	430a      	orrs	r2, r1
 8001fda:	631a      	str	r2, [r3, #48]	; 0x30
  }
  
#if defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	2202      	movs	r2, #2
 8001fe2:	4013      	ands	r3, r2
 8001fe4:	d009      	beq.n	8001ffa <HAL_RCCEx_PeriphCLKConfig+0x17a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8001fe6:	4b1f      	ldr	r3, [pc, #124]	; (8002064 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8001fe8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fea:	4a24      	ldr	r2, [pc, #144]	; (800207c <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8001fec:	4013      	ands	r3, r2
 8001fee:	0019      	movs	r1, r3
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	68da      	ldr	r2, [r3, #12]
 8001ff4:	4b1b      	ldr	r3, [pc, #108]	; (8002064 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8001ff6:	430a      	orrs	r2, r1
 8001ff8:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */

#if defined(STM32F091xC) || defined(STM32F098xx)
  /*----------------------------- USART3 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	681a      	ldr	r2, [r3, #0]
 8001ffe:	2380      	movs	r3, #128	; 0x80
 8002000:	02db      	lsls	r3, r3, #11
 8002002:	4013      	ands	r3, r2
 8002004:	d009      	beq.n	800201a <HAL_RCCEx_PeriphCLKConfig+0x19a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002006:	4b17      	ldr	r3, [pc, #92]	; (8002064 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8002008:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800200a:	4a1d      	ldr	r2, [pc, #116]	; (8002080 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 800200c:	4013      	ands	r3, r2
 800200e:	0019      	movs	r1, r3
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	691a      	ldr	r2, [r3, #16]
 8002014:	4b13      	ldr	r3, [pc, #76]	; (8002064 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8002016:	430a      	orrs	r2, r1
 8002018:	631a      	str	r2, [r3, #48]	; 0x30
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	2220      	movs	r2, #32
 8002020:	4013      	ands	r3, r2
 8002022:	d009      	beq.n	8002038 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002024:	4b0f      	ldr	r3, [pc, #60]	; (8002064 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8002026:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002028:	2210      	movs	r2, #16
 800202a:	4393      	bics	r3, r2
 800202c:	0019      	movs	r1, r3
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	695a      	ldr	r2, [r3, #20]
 8002032:	4b0c      	ldr	r3, [pc, #48]	; (8002064 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8002034:	430a      	orrs	r2, r1
 8002036:	631a      	str	r2, [r3, #48]	; 0x30
#if defined(STM32F042x6) || defined(STM32F048xx)\
 || defined(STM32F051x8) || defined(STM32F058xx)\
 || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*------------------------------ CEC clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	681a      	ldr	r2, [r3, #0]
 800203c:	2380      	movs	r3, #128	; 0x80
 800203e:	00db      	lsls	r3, r3, #3
 8002040:	4013      	ands	r3, r2
 8002042:	d009      	beq.n	8002058 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8002044:	4b07      	ldr	r3, [pc, #28]	; (8002064 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8002046:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002048:	2240      	movs	r2, #64	; 0x40
 800204a:	4393      	bics	r3, r2
 800204c:	0019      	movs	r1, r3
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	699a      	ldr	r2, [r3, #24]
 8002052:	4b04      	ldr	r3, [pc, #16]	; (8002064 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8002054:	430a      	orrs	r2, r1
 8002056:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8002058:	2300      	movs	r3, #0
}
 800205a:	0018      	movs	r0, r3
 800205c:	46bd      	mov	sp, r7
 800205e:	b006      	add	sp, #24
 8002060:	bd80      	pop	{r7, pc}
 8002062:	46c0      	nop			; (mov r8, r8)
 8002064:	40021000 	.word	0x40021000
 8002068:	40007000 	.word	0x40007000
 800206c:	fffffcff 	.word	0xfffffcff
 8002070:	fffeffff 	.word	0xfffeffff
 8002074:	00001388 	.word	0x00001388
 8002078:	efffffff 	.word	0xefffffff
 800207c:	fffcffff 	.word	0xfffcffff
 8002080:	fff3ffff 	.word	0xfff3ffff

08002084 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002084:	b580      	push	{r7, lr}
 8002086:	b084      	sub	sp, #16
 8002088:	af00      	add	r7, sp, #0
 800208a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	2b00      	cmp	r3, #0
 8002090:	d101      	bne.n	8002096 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002092:	2301      	movs	r3, #1
 8002094:	e0a8      	b.n	80021e8 <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800209a:	2b00      	cmp	r3, #0
 800209c:	d109      	bne.n	80020b2 <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	685a      	ldr	r2, [r3, #4]
 80020a2:	2382      	movs	r3, #130	; 0x82
 80020a4:	005b      	lsls	r3, r3, #1
 80020a6:	429a      	cmp	r2, r3
 80020a8:	d009      	beq.n	80020be <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	2200      	movs	r2, #0
 80020ae:	61da      	str	r2, [r3, #28]
 80020b0:	e005      	b.n	80020be <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	2200      	movs	r2, #0
 80020b6:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	2200      	movs	r2, #0
 80020bc:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	2200      	movs	r2, #0
 80020c2:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	225d      	movs	r2, #93	; 0x5d
 80020c8:	5c9b      	ldrb	r3, [r3, r2]
 80020ca:	b2db      	uxtb	r3, r3
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	d107      	bne.n	80020e0 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	225c      	movs	r2, #92	; 0x5c
 80020d4:	2100      	movs	r1, #0
 80020d6:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	0018      	movs	r0, r3
 80020dc:	f7fe fd96 	bl	8000c0c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	225d      	movs	r2, #93	; 0x5d
 80020e4:	2102      	movs	r1, #2
 80020e6:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	681a      	ldr	r2, [r3, #0]
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	2140      	movs	r1, #64	; 0x40
 80020f4:	438a      	bics	r2, r1
 80020f6:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	68da      	ldr	r2, [r3, #12]
 80020fc:	23e0      	movs	r3, #224	; 0xe0
 80020fe:	00db      	lsls	r3, r3, #3
 8002100:	429a      	cmp	r2, r3
 8002102:	d902      	bls.n	800210a <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8002104:	2300      	movs	r3, #0
 8002106:	60fb      	str	r3, [r7, #12]
 8002108:	e002      	b.n	8002110 <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800210a:	2380      	movs	r3, #128	; 0x80
 800210c:	015b      	lsls	r3, r3, #5
 800210e:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	68da      	ldr	r2, [r3, #12]
 8002114:	23f0      	movs	r3, #240	; 0xf0
 8002116:	011b      	lsls	r3, r3, #4
 8002118:	429a      	cmp	r2, r3
 800211a:	d008      	beq.n	800212e <HAL_SPI_Init+0xaa>
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	68da      	ldr	r2, [r3, #12]
 8002120:	23e0      	movs	r3, #224	; 0xe0
 8002122:	00db      	lsls	r3, r3, #3
 8002124:	429a      	cmp	r2, r3
 8002126:	d002      	beq.n	800212e <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	2200      	movs	r2, #0
 800212c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	685a      	ldr	r2, [r3, #4]
 8002132:	2382      	movs	r3, #130	; 0x82
 8002134:	005b      	lsls	r3, r3, #1
 8002136:	401a      	ands	r2, r3
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	6899      	ldr	r1, [r3, #8]
 800213c:	2384      	movs	r3, #132	; 0x84
 800213e:	021b      	lsls	r3, r3, #8
 8002140:	400b      	ands	r3, r1
 8002142:	431a      	orrs	r2, r3
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	691b      	ldr	r3, [r3, #16]
 8002148:	2102      	movs	r1, #2
 800214a:	400b      	ands	r3, r1
 800214c:	431a      	orrs	r2, r3
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	695b      	ldr	r3, [r3, #20]
 8002152:	2101      	movs	r1, #1
 8002154:	400b      	ands	r3, r1
 8002156:	431a      	orrs	r2, r3
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	6999      	ldr	r1, [r3, #24]
 800215c:	2380      	movs	r3, #128	; 0x80
 800215e:	009b      	lsls	r3, r3, #2
 8002160:	400b      	ands	r3, r1
 8002162:	431a      	orrs	r2, r3
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	69db      	ldr	r3, [r3, #28]
 8002168:	2138      	movs	r1, #56	; 0x38
 800216a:	400b      	ands	r3, r1
 800216c:	431a      	orrs	r2, r3
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	6a1b      	ldr	r3, [r3, #32]
 8002172:	2180      	movs	r1, #128	; 0x80
 8002174:	400b      	ands	r3, r1
 8002176:	431a      	orrs	r2, r3
 8002178:	0011      	movs	r1, r2
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800217e:	2380      	movs	r3, #128	; 0x80
 8002180:	019b      	lsls	r3, r3, #6
 8002182:	401a      	ands	r2, r3
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	430a      	orrs	r2, r1
 800218a:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	699b      	ldr	r3, [r3, #24]
 8002190:	0c1b      	lsrs	r3, r3, #16
 8002192:	2204      	movs	r2, #4
 8002194:	401a      	ands	r2, r3
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800219a:	2110      	movs	r1, #16
 800219c:	400b      	ands	r3, r1
 800219e:	431a      	orrs	r2, r3
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80021a4:	2108      	movs	r1, #8
 80021a6:	400b      	ands	r3, r1
 80021a8:	431a      	orrs	r2, r3
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	68d9      	ldr	r1, [r3, #12]
 80021ae:	23f0      	movs	r3, #240	; 0xf0
 80021b0:	011b      	lsls	r3, r3, #4
 80021b2:	400b      	ands	r3, r1
 80021b4:	431a      	orrs	r2, r3
 80021b6:	0011      	movs	r1, r2
 80021b8:	68fa      	ldr	r2, [r7, #12]
 80021ba:	2380      	movs	r3, #128	; 0x80
 80021bc:	015b      	lsls	r3, r3, #5
 80021be:	401a      	ands	r2, r3
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	430a      	orrs	r2, r1
 80021c6:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	69da      	ldr	r2, [r3, #28]
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	4907      	ldr	r1, [pc, #28]	; (80021f0 <HAL_SPI_Init+0x16c>)
 80021d4:	400a      	ands	r2, r1
 80021d6:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	2200      	movs	r2, #0
 80021dc:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	225d      	movs	r2, #93	; 0x5d
 80021e2:	2101      	movs	r1, #1
 80021e4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80021e6:	2300      	movs	r3, #0
}
 80021e8:	0018      	movs	r0, r3
 80021ea:	46bd      	mov	sp, r7
 80021ec:	b004      	add	sp, #16
 80021ee:	bd80      	pop	{r7, pc}
 80021f0:	fffff7ff 	.word	0xfffff7ff

080021f4 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80021f4:	b580      	push	{r7, lr}
 80021f6:	b088      	sub	sp, #32
 80021f8:	af00      	add	r7, sp, #0
 80021fa:	60f8      	str	r0, [r7, #12]
 80021fc:	60b9      	str	r1, [r7, #8]
 80021fe:	603b      	str	r3, [r7, #0]
 8002200:	1dbb      	adds	r3, r7, #6
 8002202:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8002204:	231f      	movs	r3, #31
 8002206:	18fb      	adds	r3, r7, r3
 8002208:	2200      	movs	r2, #0
 800220a:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800220c:	68fb      	ldr	r3, [r7, #12]
 800220e:	225c      	movs	r2, #92	; 0x5c
 8002210:	5c9b      	ldrb	r3, [r3, r2]
 8002212:	2b01      	cmp	r3, #1
 8002214:	d101      	bne.n	800221a <HAL_SPI_Transmit+0x26>
 8002216:	2302      	movs	r3, #2
 8002218:	e140      	b.n	800249c <HAL_SPI_Transmit+0x2a8>
 800221a:	68fb      	ldr	r3, [r7, #12]
 800221c:	225c      	movs	r2, #92	; 0x5c
 800221e:	2101      	movs	r1, #1
 8002220:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002222:	f7fe fe5d 	bl	8000ee0 <HAL_GetTick>
 8002226:	0003      	movs	r3, r0
 8002228:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 800222a:	2316      	movs	r3, #22
 800222c:	18fb      	adds	r3, r7, r3
 800222e:	1dba      	adds	r2, r7, #6
 8002230:	8812      	ldrh	r2, [r2, #0]
 8002232:	801a      	strh	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 8002234:	68fb      	ldr	r3, [r7, #12]
 8002236:	225d      	movs	r2, #93	; 0x5d
 8002238:	5c9b      	ldrb	r3, [r3, r2]
 800223a:	b2db      	uxtb	r3, r3
 800223c:	2b01      	cmp	r3, #1
 800223e:	d004      	beq.n	800224a <HAL_SPI_Transmit+0x56>
  {
    errorcode = HAL_BUSY;
 8002240:	231f      	movs	r3, #31
 8002242:	18fb      	adds	r3, r7, r3
 8002244:	2202      	movs	r2, #2
 8002246:	701a      	strb	r2, [r3, #0]
    goto error;
 8002248:	e11d      	b.n	8002486 <HAL_SPI_Transmit+0x292>
  }

  if ((pData == NULL) || (Size == 0U))
 800224a:	68bb      	ldr	r3, [r7, #8]
 800224c:	2b00      	cmp	r3, #0
 800224e:	d003      	beq.n	8002258 <HAL_SPI_Transmit+0x64>
 8002250:	1dbb      	adds	r3, r7, #6
 8002252:	881b      	ldrh	r3, [r3, #0]
 8002254:	2b00      	cmp	r3, #0
 8002256:	d104      	bne.n	8002262 <HAL_SPI_Transmit+0x6e>
  {
    errorcode = HAL_ERROR;
 8002258:	231f      	movs	r3, #31
 800225a:	18fb      	adds	r3, r7, r3
 800225c:	2201      	movs	r2, #1
 800225e:	701a      	strb	r2, [r3, #0]
    goto error;
 8002260:	e111      	b.n	8002486 <HAL_SPI_Transmit+0x292>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8002262:	68fb      	ldr	r3, [r7, #12]
 8002264:	225d      	movs	r2, #93	; 0x5d
 8002266:	2103      	movs	r1, #3
 8002268:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800226a:	68fb      	ldr	r3, [r7, #12]
 800226c:	2200      	movs	r2, #0
 800226e:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	68ba      	ldr	r2, [r7, #8]
 8002274:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8002276:	68fb      	ldr	r3, [r7, #12]
 8002278:	1dba      	adds	r2, r7, #6
 800227a:	8812      	ldrh	r2, [r2, #0]
 800227c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 800227e:	68fb      	ldr	r3, [r7, #12]
 8002280:	1dba      	adds	r2, r7, #6
 8002282:	8812      	ldrh	r2, [r2, #0]
 8002284:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8002286:	68fb      	ldr	r3, [r7, #12]
 8002288:	2200      	movs	r2, #0
 800228a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 800228c:	68fb      	ldr	r3, [r7, #12]
 800228e:	2244      	movs	r2, #68	; 0x44
 8002290:	2100      	movs	r1, #0
 8002292:	5299      	strh	r1, [r3, r2]
  hspi->RxXferCount = 0U;
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	2246      	movs	r2, #70	; 0x46
 8002298:	2100      	movs	r1, #0
 800229a:	5299      	strh	r1, [r3, r2]
  hspi->TxISR       = NULL;
 800229c:	68fb      	ldr	r3, [r7, #12]
 800229e:	2200      	movs	r2, #0
 80022a0:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 80022a2:	68fb      	ldr	r3, [r7, #12]
 80022a4:	2200      	movs	r2, #0
 80022a6:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80022a8:	68fb      	ldr	r3, [r7, #12]
 80022aa:	689a      	ldr	r2, [r3, #8]
 80022ac:	2380      	movs	r3, #128	; 0x80
 80022ae:	021b      	lsls	r3, r3, #8
 80022b0:	429a      	cmp	r2, r3
 80022b2:	d110      	bne.n	80022d6 <HAL_SPI_Transmit+0xe2>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80022b4:	68fb      	ldr	r3, [r7, #12]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	681a      	ldr	r2, [r3, #0]
 80022ba:	68fb      	ldr	r3, [r7, #12]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	2140      	movs	r1, #64	; 0x40
 80022c0:	438a      	bics	r2, r1
 80022c2:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80022c4:	68fb      	ldr	r3, [r7, #12]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	681a      	ldr	r2, [r3, #0]
 80022ca:	68fb      	ldr	r3, [r7, #12]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	2180      	movs	r1, #128	; 0x80
 80022d0:	01c9      	lsls	r1, r1, #7
 80022d2:	430a      	orrs	r2, r1
 80022d4:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80022d6:	68fb      	ldr	r3, [r7, #12]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	2240      	movs	r2, #64	; 0x40
 80022de:	4013      	ands	r3, r2
 80022e0:	2b40      	cmp	r3, #64	; 0x40
 80022e2:	d007      	beq.n	80022f4 <HAL_SPI_Transmit+0x100>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	681a      	ldr	r2, [r3, #0]
 80022ea:	68fb      	ldr	r3, [r7, #12]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	2140      	movs	r1, #64	; 0x40
 80022f0:	430a      	orrs	r2, r1
 80022f2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80022f4:	68fb      	ldr	r3, [r7, #12]
 80022f6:	68da      	ldr	r2, [r3, #12]
 80022f8:	23e0      	movs	r3, #224	; 0xe0
 80022fa:	00db      	lsls	r3, r3, #3
 80022fc:	429a      	cmp	r2, r3
 80022fe:	d94e      	bls.n	800239e <HAL_SPI_Transmit+0x1aa>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	685b      	ldr	r3, [r3, #4]
 8002304:	2b00      	cmp	r3, #0
 8002306:	d004      	beq.n	8002312 <HAL_SPI_Transmit+0x11e>
 8002308:	2316      	movs	r3, #22
 800230a:	18fb      	adds	r3, r7, r3
 800230c:	881b      	ldrh	r3, [r3, #0]
 800230e:	2b01      	cmp	r3, #1
 8002310:	d13f      	bne.n	8002392 <HAL_SPI_Transmit+0x19e>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002312:	68fb      	ldr	r3, [r7, #12]
 8002314:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002316:	881a      	ldrh	r2, [r3, #0]
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002322:	1c9a      	adds	r2, r3, #2
 8002324:	68fb      	ldr	r3, [r7, #12]
 8002326:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800232c:	b29b      	uxth	r3, r3
 800232e:	3b01      	subs	r3, #1
 8002330:	b29a      	uxth	r2, r3
 8002332:	68fb      	ldr	r3, [r7, #12]
 8002334:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8002336:	e02c      	b.n	8002392 <HAL_SPI_Transmit+0x19e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	689b      	ldr	r3, [r3, #8]
 800233e:	2202      	movs	r2, #2
 8002340:	4013      	ands	r3, r2
 8002342:	2b02      	cmp	r3, #2
 8002344:	d112      	bne.n	800236c <HAL_SPI_Transmit+0x178>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002346:	68fb      	ldr	r3, [r7, #12]
 8002348:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800234a:	881a      	ldrh	r2, [r3, #0]
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002352:	68fb      	ldr	r3, [r7, #12]
 8002354:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002356:	1c9a      	adds	r2, r3, #2
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800235c:	68fb      	ldr	r3, [r7, #12]
 800235e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002360:	b29b      	uxth	r3, r3
 8002362:	3b01      	subs	r3, #1
 8002364:	b29a      	uxth	r2, r3
 8002366:	68fb      	ldr	r3, [r7, #12]
 8002368:	87da      	strh	r2, [r3, #62]	; 0x3e
 800236a:	e012      	b.n	8002392 <HAL_SPI_Transmit+0x19e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800236c:	f7fe fdb8 	bl	8000ee0 <HAL_GetTick>
 8002370:	0002      	movs	r2, r0
 8002372:	69bb      	ldr	r3, [r7, #24]
 8002374:	1ad3      	subs	r3, r2, r3
 8002376:	683a      	ldr	r2, [r7, #0]
 8002378:	429a      	cmp	r2, r3
 800237a:	d802      	bhi.n	8002382 <HAL_SPI_Transmit+0x18e>
 800237c:	683b      	ldr	r3, [r7, #0]
 800237e:	3301      	adds	r3, #1
 8002380:	d102      	bne.n	8002388 <HAL_SPI_Transmit+0x194>
 8002382:	683b      	ldr	r3, [r7, #0]
 8002384:	2b00      	cmp	r3, #0
 8002386:	d104      	bne.n	8002392 <HAL_SPI_Transmit+0x19e>
        {
          errorcode = HAL_TIMEOUT;
 8002388:	231f      	movs	r3, #31
 800238a:	18fb      	adds	r3, r7, r3
 800238c:	2203      	movs	r2, #3
 800238e:	701a      	strb	r2, [r3, #0]
          goto error;
 8002390:	e079      	b.n	8002486 <HAL_SPI_Transmit+0x292>
    while (hspi->TxXferCount > 0U)
 8002392:	68fb      	ldr	r3, [r7, #12]
 8002394:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002396:	b29b      	uxth	r3, r3
 8002398:	2b00      	cmp	r3, #0
 800239a:	d1cd      	bne.n	8002338 <HAL_SPI_Transmit+0x144>
 800239c:	e04f      	b.n	800243e <HAL_SPI_Transmit+0x24a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800239e:	68fb      	ldr	r3, [r7, #12]
 80023a0:	685b      	ldr	r3, [r3, #4]
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d004      	beq.n	80023b0 <HAL_SPI_Transmit+0x1bc>
 80023a6:	2316      	movs	r3, #22
 80023a8:	18fb      	adds	r3, r7, r3
 80023aa:	881b      	ldrh	r3, [r3, #0]
 80023ac:	2b01      	cmp	r3, #1
 80023ae:	d141      	bne.n	8002434 <HAL_SPI_Transmit+0x240>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80023b4:	68fb      	ldr	r3, [r7, #12]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	330c      	adds	r3, #12
 80023ba:	7812      	ldrb	r2, [r2, #0]
 80023bc:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80023be:	68fb      	ldr	r3, [r7, #12]
 80023c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80023c2:	1c5a      	adds	r2, r3, #1
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 80023c8:	68fb      	ldr	r3, [r7, #12]
 80023ca:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80023cc:	b29b      	uxth	r3, r3
 80023ce:	3b01      	subs	r3, #1
 80023d0:	b29a      	uxth	r2, r3
 80023d2:	68fb      	ldr	r3, [r7, #12]
 80023d4:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while (hspi->TxXferCount > 0U)
 80023d6:	e02d      	b.n	8002434 <HAL_SPI_Transmit+0x240>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80023d8:	68fb      	ldr	r3, [r7, #12]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	689b      	ldr	r3, [r3, #8]
 80023de:	2202      	movs	r2, #2
 80023e0:	4013      	ands	r3, r2
 80023e2:	2b02      	cmp	r3, #2
 80023e4:	d113      	bne.n	800240e <HAL_SPI_Transmit+0x21a>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80023e6:	68fb      	ldr	r3, [r7, #12]
 80023e8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80023ea:	68fb      	ldr	r3, [r7, #12]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	330c      	adds	r3, #12
 80023f0:	7812      	ldrb	r2, [r2, #0]
 80023f2:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80023f4:	68fb      	ldr	r3, [r7, #12]
 80023f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80023f8:	1c5a      	adds	r2, r3, #1
 80023fa:	68fb      	ldr	r3, [r7, #12]
 80023fc:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80023fe:	68fb      	ldr	r3, [r7, #12]
 8002400:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002402:	b29b      	uxth	r3, r3
 8002404:	3b01      	subs	r3, #1
 8002406:	b29a      	uxth	r2, r3
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	87da      	strh	r2, [r3, #62]	; 0x3e
 800240c:	e012      	b.n	8002434 <HAL_SPI_Transmit+0x240>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800240e:	f7fe fd67 	bl	8000ee0 <HAL_GetTick>
 8002412:	0002      	movs	r2, r0
 8002414:	69bb      	ldr	r3, [r7, #24]
 8002416:	1ad3      	subs	r3, r2, r3
 8002418:	683a      	ldr	r2, [r7, #0]
 800241a:	429a      	cmp	r2, r3
 800241c:	d802      	bhi.n	8002424 <HAL_SPI_Transmit+0x230>
 800241e:	683b      	ldr	r3, [r7, #0]
 8002420:	3301      	adds	r3, #1
 8002422:	d102      	bne.n	800242a <HAL_SPI_Transmit+0x236>
 8002424:	683b      	ldr	r3, [r7, #0]
 8002426:	2b00      	cmp	r3, #0
 8002428:	d104      	bne.n	8002434 <HAL_SPI_Transmit+0x240>
        {
          errorcode = HAL_TIMEOUT;
 800242a:	231f      	movs	r3, #31
 800242c:	18fb      	adds	r3, r7, r3
 800242e:	2203      	movs	r2, #3
 8002430:	701a      	strb	r2, [r3, #0]
          goto error;
 8002432:	e028      	b.n	8002486 <HAL_SPI_Transmit+0x292>
    while (hspi->TxXferCount > 0U)
 8002434:	68fb      	ldr	r3, [r7, #12]
 8002436:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002438:	b29b      	uxth	r3, r3
 800243a:	2b00      	cmp	r3, #0
 800243c:	d1cc      	bne.n	80023d8 <HAL_SPI_Transmit+0x1e4>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800243e:	69ba      	ldr	r2, [r7, #24]
 8002440:	6839      	ldr	r1, [r7, #0]
 8002442:	68fb      	ldr	r3, [r7, #12]
 8002444:	0018      	movs	r0, r3
 8002446:	f000 fccf 	bl	8002de8 <SPI_EndRxTxTransaction>
 800244a:	1e03      	subs	r3, r0, #0
 800244c:	d002      	beq.n	8002454 <HAL_SPI_Transmit+0x260>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800244e:	68fb      	ldr	r3, [r7, #12]
 8002450:	2220      	movs	r2, #32
 8002452:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002454:	68fb      	ldr	r3, [r7, #12]
 8002456:	689b      	ldr	r3, [r3, #8]
 8002458:	2b00      	cmp	r3, #0
 800245a:	d10a      	bne.n	8002472 <HAL_SPI_Transmit+0x27e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800245c:	2300      	movs	r3, #0
 800245e:	613b      	str	r3, [r7, #16]
 8002460:	68fb      	ldr	r3, [r7, #12]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	68db      	ldr	r3, [r3, #12]
 8002466:	613b      	str	r3, [r7, #16]
 8002468:	68fb      	ldr	r3, [r7, #12]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	689b      	ldr	r3, [r3, #8]
 800246e:	613b      	str	r3, [r7, #16]
 8002470:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002472:	68fb      	ldr	r3, [r7, #12]
 8002474:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002476:	2b00      	cmp	r3, #0
 8002478:	d004      	beq.n	8002484 <HAL_SPI_Transmit+0x290>
  {
    errorcode = HAL_ERROR;
 800247a:	231f      	movs	r3, #31
 800247c:	18fb      	adds	r3, r7, r3
 800247e:	2201      	movs	r2, #1
 8002480:	701a      	strb	r2, [r3, #0]
 8002482:	e000      	b.n	8002486 <HAL_SPI_Transmit+0x292>
  }

error:
 8002484:	46c0      	nop			; (mov r8, r8)
  hspi->State = HAL_SPI_STATE_READY;
 8002486:	68fb      	ldr	r3, [r7, #12]
 8002488:	225d      	movs	r2, #93	; 0x5d
 800248a:	2101      	movs	r1, #1
 800248c:	5499      	strb	r1, [r3, r2]
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800248e:	68fb      	ldr	r3, [r7, #12]
 8002490:	225c      	movs	r2, #92	; 0x5c
 8002492:	2100      	movs	r1, #0
 8002494:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8002496:	231f      	movs	r3, #31
 8002498:	18fb      	adds	r3, r7, r3
 800249a:	781b      	ldrb	r3, [r3, #0]
}
 800249c:	0018      	movs	r0, r3
 800249e:	46bd      	mov	sp, r7
 80024a0:	b008      	add	sp, #32
 80024a2:	bd80      	pop	{r7, pc}

080024a4 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80024a4:	b590      	push	{r4, r7, lr}
 80024a6:	b089      	sub	sp, #36	; 0x24
 80024a8:	af02      	add	r7, sp, #8
 80024aa:	60f8      	str	r0, [r7, #12]
 80024ac:	60b9      	str	r1, [r7, #8]
 80024ae:	603b      	str	r3, [r7, #0]
 80024b0:	1dbb      	adds	r3, r7, #6
 80024b2:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80024b4:	2317      	movs	r3, #23
 80024b6:	18fb      	adds	r3, r7, r3
 80024b8:	2200      	movs	r2, #0
 80024ba:	701a      	strb	r2, [r3, #0]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	685a      	ldr	r2, [r3, #4]
 80024c0:	2382      	movs	r3, #130	; 0x82
 80024c2:	005b      	lsls	r3, r3, #1
 80024c4:	429a      	cmp	r2, r3
 80024c6:	d113      	bne.n	80024f0 <HAL_SPI_Receive+0x4c>
 80024c8:	68fb      	ldr	r3, [r7, #12]
 80024ca:	689b      	ldr	r3, [r3, #8]
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d10f      	bne.n	80024f0 <HAL_SPI_Receive+0x4c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	225d      	movs	r2, #93	; 0x5d
 80024d4:	2104      	movs	r1, #4
 80024d6:	5499      	strb	r1, [r3, r2]
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80024d8:	1dbb      	adds	r3, r7, #6
 80024da:	881c      	ldrh	r4, [r3, #0]
 80024dc:	68ba      	ldr	r2, [r7, #8]
 80024de:	68b9      	ldr	r1, [r7, #8]
 80024e0:	68f8      	ldr	r0, [r7, #12]
 80024e2:	683b      	ldr	r3, [r7, #0]
 80024e4:	9300      	str	r3, [sp, #0]
 80024e6:	0023      	movs	r3, r4
 80024e8:	f000 f928 	bl	800273c <HAL_SPI_TransmitReceive>
 80024ec:	0003      	movs	r3, r0
 80024ee:	e11c      	b.n	800272a <HAL_SPI_Receive+0x286>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80024f0:	68fb      	ldr	r3, [r7, #12]
 80024f2:	225c      	movs	r2, #92	; 0x5c
 80024f4:	5c9b      	ldrb	r3, [r3, r2]
 80024f6:	2b01      	cmp	r3, #1
 80024f8:	d101      	bne.n	80024fe <HAL_SPI_Receive+0x5a>
 80024fa:	2302      	movs	r3, #2
 80024fc:	e115      	b.n	800272a <HAL_SPI_Receive+0x286>
 80024fe:	68fb      	ldr	r3, [r7, #12]
 8002500:	225c      	movs	r2, #92	; 0x5c
 8002502:	2101      	movs	r1, #1
 8002504:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002506:	f7fe fceb 	bl	8000ee0 <HAL_GetTick>
 800250a:	0003      	movs	r3, r0
 800250c:	613b      	str	r3, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 800250e:	68fb      	ldr	r3, [r7, #12]
 8002510:	225d      	movs	r2, #93	; 0x5d
 8002512:	5c9b      	ldrb	r3, [r3, r2]
 8002514:	b2db      	uxtb	r3, r3
 8002516:	2b01      	cmp	r3, #1
 8002518:	d004      	beq.n	8002524 <HAL_SPI_Receive+0x80>
  {
    errorcode = HAL_BUSY;
 800251a:	2317      	movs	r3, #23
 800251c:	18fb      	adds	r3, r7, r3
 800251e:	2202      	movs	r2, #2
 8002520:	701a      	strb	r2, [r3, #0]
    goto error;
 8002522:	e0f7      	b.n	8002714 <HAL_SPI_Receive+0x270>
  }

  if ((pData == NULL) || (Size == 0U))
 8002524:	68bb      	ldr	r3, [r7, #8]
 8002526:	2b00      	cmp	r3, #0
 8002528:	d003      	beq.n	8002532 <HAL_SPI_Receive+0x8e>
 800252a:	1dbb      	adds	r3, r7, #6
 800252c:	881b      	ldrh	r3, [r3, #0]
 800252e:	2b00      	cmp	r3, #0
 8002530:	d104      	bne.n	800253c <HAL_SPI_Receive+0x98>
  {
    errorcode = HAL_ERROR;
 8002532:	2317      	movs	r3, #23
 8002534:	18fb      	adds	r3, r7, r3
 8002536:	2201      	movs	r2, #1
 8002538:	701a      	strb	r2, [r3, #0]
    goto error;
 800253a:	e0eb      	b.n	8002714 <HAL_SPI_Receive+0x270>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	225d      	movs	r2, #93	; 0x5d
 8002540:	2104      	movs	r1, #4
 8002542:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002544:	68fb      	ldr	r3, [r7, #12]
 8002546:	2200      	movs	r2, #0
 8002548:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800254a:	68fb      	ldr	r3, [r7, #12]
 800254c:	68ba      	ldr	r2, [r7, #8]
 800254e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 8002550:	68fb      	ldr	r3, [r7, #12]
 8002552:	1dba      	adds	r2, r7, #6
 8002554:	2144      	movs	r1, #68	; 0x44
 8002556:	8812      	ldrh	r2, [r2, #0]
 8002558:	525a      	strh	r2, [r3, r1]
  hspi->RxXferCount = Size;
 800255a:	68fb      	ldr	r3, [r7, #12]
 800255c:	1dba      	adds	r2, r7, #6
 800255e:	2146      	movs	r1, #70	; 0x46
 8002560:	8812      	ldrh	r2, [r2, #0]
 8002562:	525a      	strh	r2, [r3, r1]

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8002564:	68fb      	ldr	r3, [r7, #12]
 8002566:	2200      	movs	r2, #0
 8002568:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 800256a:	68fb      	ldr	r3, [r7, #12]
 800256c:	2200      	movs	r2, #0
 800256e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	2200      	movs	r2, #0
 8002574:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 8002576:	68fb      	ldr	r3, [r7, #12]
 8002578:	2200      	movs	r2, #0
 800257a:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 800257c:	68fb      	ldr	r3, [r7, #12]
 800257e:	2200      	movs	r2, #0
 8002580:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002582:	68fb      	ldr	r3, [r7, #12]
 8002584:	68da      	ldr	r2, [r3, #12]
 8002586:	23e0      	movs	r3, #224	; 0xe0
 8002588:	00db      	lsls	r3, r3, #3
 800258a:	429a      	cmp	r2, r3
 800258c:	d908      	bls.n	80025a0 <HAL_SPI_Receive+0xfc>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800258e:	68fb      	ldr	r3, [r7, #12]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	685a      	ldr	r2, [r3, #4]
 8002594:	68fb      	ldr	r3, [r7, #12]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	4966      	ldr	r1, [pc, #408]	; (8002734 <HAL_SPI_Receive+0x290>)
 800259a:	400a      	ands	r2, r1
 800259c:	605a      	str	r2, [r3, #4]
 800259e:	e008      	b.n	80025b2 <HAL_SPI_Receive+0x10e>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80025a0:	68fb      	ldr	r3, [r7, #12]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	685a      	ldr	r2, [r3, #4]
 80025a6:	68fb      	ldr	r3, [r7, #12]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	2180      	movs	r1, #128	; 0x80
 80025ac:	0149      	lsls	r1, r1, #5
 80025ae:	430a      	orrs	r2, r1
 80025b0:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80025b2:	68fb      	ldr	r3, [r7, #12]
 80025b4:	689a      	ldr	r2, [r3, #8]
 80025b6:	2380      	movs	r3, #128	; 0x80
 80025b8:	021b      	lsls	r3, r3, #8
 80025ba:	429a      	cmp	r2, r3
 80025bc:	d10f      	bne.n	80025de <HAL_SPI_Receive+0x13a>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80025be:	68fb      	ldr	r3, [r7, #12]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	681a      	ldr	r2, [r3, #0]
 80025c4:	68fb      	ldr	r3, [r7, #12]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	2140      	movs	r1, #64	; 0x40
 80025ca:	438a      	bics	r2, r1
 80025cc:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80025ce:	68fb      	ldr	r3, [r7, #12]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	681a      	ldr	r2, [r3, #0]
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	4957      	ldr	r1, [pc, #348]	; (8002738 <HAL_SPI_Receive+0x294>)
 80025da:	400a      	ands	r2, r1
 80025dc:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80025de:	68fb      	ldr	r3, [r7, #12]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	2240      	movs	r2, #64	; 0x40
 80025e6:	4013      	ands	r3, r2
 80025e8:	2b40      	cmp	r3, #64	; 0x40
 80025ea:	d007      	beq.n	80025fc <HAL_SPI_Receive+0x158>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80025ec:	68fb      	ldr	r3, [r7, #12]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	681a      	ldr	r2, [r3, #0]
 80025f2:	68fb      	ldr	r3, [r7, #12]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	2140      	movs	r1, #64	; 0x40
 80025f8:	430a      	orrs	r2, r1
 80025fa:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	68da      	ldr	r2, [r3, #12]
 8002600:	23e0      	movs	r3, #224	; 0xe0
 8002602:	00db      	lsls	r3, r3, #3
 8002604:	429a      	cmp	r2, r3
 8002606:	d900      	bls.n	800260a <HAL_SPI_Receive+0x166>
 8002608:	e069      	b.n	80026de <HAL_SPI_Receive+0x23a>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800260a:	e031      	b.n	8002670 <HAL_SPI_Receive+0x1cc>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800260c:	68fb      	ldr	r3, [r7, #12]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	689b      	ldr	r3, [r3, #8]
 8002612:	2201      	movs	r2, #1
 8002614:	4013      	ands	r3, r2
 8002616:	2b01      	cmp	r3, #1
 8002618:	d117      	bne.n	800264a <HAL_SPI_Receive+0x1a6>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800261a:	68fb      	ldr	r3, [r7, #12]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	330c      	adds	r3, #12
 8002620:	001a      	movs	r2, r3
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002626:	7812      	ldrb	r2, [r2, #0]
 8002628:	b2d2      	uxtb	r2, r2
 800262a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002630:	1c5a      	adds	r2, r3, #1
 8002632:	68fb      	ldr	r3, [r7, #12]
 8002634:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8002636:	68fb      	ldr	r3, [r7, #12]
 8002638:	2246      	movs	r2, #70	; 0x46
 800263a:	5a9b      	ldrh	r3, [r3, r2]
 800263c:	b29b      	uxth	r3, r3
 800263e:	3b01      	subs	r3, #1
 8002640:	b299      	uxth	r1, r3
 8002642:	68fb      	ldr	r3, [r7, #12]
 8002644:	2246      	movs	r2, #70	; 0x46
 8002646:	5299      	strh	r1, [r3, r2]
 8002648:	e012      	b.n	8002670 <HAL_SPI_Receive+0x1cc>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800264a:	f7fe fc49 	bl	8000ee0 <HAL_GetTick>
 800264e:	0002      	movs	r2, r0
 8002650:	693b      	ldr	r3, [r7, #16]
 8002652:	1ad3      	subs	r3, r2, r3
 8002654:	683a      	ldr	r2, [r7, #0]
 8002656:	429a      	cmp	r2, r3
 8002658:	d802      	bhi.n	8002660 <HAL_SPI_Receive+0x1bc>
 800265a:	683b      	ldr	r3, [r7, #0]
 800265c:	3301      	adds	r3, #1
 800265e:	d102      	bne.n	8002666 <HAL_SPI_Receive+0x1c2>
 8002660:	683b      	ldr	r3, [r7, #0]
 8002662:	2b00      	cmp	r3, #0
 8002664:	d104      	bne.n	8002670 <HAL_SPI_Receive+0x1cc>
        {
          errorcode = HAL_TIMEOUT;
 8002666:	2317      	movs	r3, #23
 8002668:	18fb      	adds	r3, r7, r3
 800266a:	2203      	movs	r2, #3
 800266c:	701a      	strb	r2, [r3, #0]
          goto error;
 800266e:	e051      	b.n	8002714 <HAL_SPI_Receive+0x270>
    while (hspi->RxXferCount > 0U)
 8002670:	68fb      	ldr	r3, [r7, #12]
 8002672:	2246      	movs	r2, #70	; 0x46
 8002674:	5a9b      	ldrh	r3, [r3, r2]
 8002676:	b29b      	uxth	r3, r3
 8002678:	2b00      	cmp	r3, #0
 800267a:	d1c7      	bne.n	800260c <HAL_SPI_Receive+0x168>
 800267c:	e035      	b.n	80026ea <HAL_SPI_Receive+0x246>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800267e:	68fb      	ldr	r3, [r7, #12]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	689b      	ldr	r3, [r3, #8]
 8002684:	2201      	movs	r2, #1
 8002686:	4013      	ands	r3, r2
 8002688:	2b01      	cmp	r3, #1
 800268a:	d115      	bne.n	80026b8 <HAL_SPI_Receive+0x214>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	68da      	ldr	r2, [r3, #12]
 8002692:	68fb      	ldr	r3, [r7, #12]
 8002694:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002696:	b292      	uxth	r2, r2
 8002698:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800269a:	68fb      	ldr	r3, [r7, #12]
 800269c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800269e:	1c9a      	adds	r2, r3, #2
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	2246      	movs	r2, #70	; 0x46
 80026a8:	5a9b      	ldrh	r3, [r3, r2]
 80026aa:	b29b      	uxth	r3, r3
 80026ac:	3b01      	subs	r3, #1
 80026ae:	b299      	uxth	r1, r3
 80026b0:	68fb      	ldr	r3, [r7, #12]
 80026b2:	2246      	movs	r2, #70	; 0x46
 80026b4:	5299      	strh	r1, [r3, r2]
 80026b6:	e012      	b.n	80026de <HAL_SPI_Receive+0x23a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80026b8:	f7fe fc12 	bl	8000ee0 <HAL_GetTick>
 80026bc:	0002      	movs	r2, r0
 80026be:	693b      	ldr	r3, [r7, #16]
 80026c0:	1ad3      	subs	r3, r2, r3
 80026c2:	683a      	ldr	r2, [r7, #0]
 80026c4:	429a      	cmp	r2, r3
 80026c6:	d802      	bhi.n	80026ce <HAL_SPI_Receive+0x22a>
 80026c8:	683b      	ldr	r3, [r7, #0]
 80026ca:	3301      	adds	r3, #1
 80026cc:	d102      	bne.n	80026d4 <HAL_SPI_Receive+0x230>
 80026ce:	683b      	ldr	r3, [r7, #0]
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	d104      	bne.n	80026de <HAL_SPI_Receive+0x23a>
        {
          errorcode = HAL_TIMEOUT;
 80026d4:	2317      	movs	r3, #23
 80026d6:	18fb      	adds	r3, r7, r3
 80026d8:	2203      	movs	r2, #3
 80026da:	701a      	strb	r2, [r3, #0]
          goto error;
 80026dc:	e01a      	b.n	8002714 <HAL_SPI_Receive+0x270>
    while (hspi->RxXferCount > 0U)
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	2246      	movs	r2, #70	; 0x46
 80026e2:	5a9b      	ldrh	r3, [r3, r2]
 80026e4:	b29b      	uxth	r3, r3
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d1c9      	bne.n	800267e <HAL_SPI_Receive+0x1da>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80026ea:	693a      	ldr	r2, [r7, #16]
 80026ec:	6839      	ldr	r1, [r7, #0]
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	0018      	movs	r0, r3
 80026f2:	f000 fb1b 	bl	8002d2c <SPI_EndRxTransaction>
 80026f6:	1e03      	subs	r3, r0, #0
 80026f8:	d002      	beq.n	8002700 <HAL_SPI_Receive+0x25c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	2220      	movs	r2, #32
 80026fe:	661a      	str	r2, [r3, #96]	; 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002704:	2b00      	cmp	r3, #0
 8002706:	d004      	beq.n	8002712 <HAL_SPI_Receive+0x26e>
  {
    errorcode = HAL_ERROR;
 8002708:	2317      	movs	r3, #23
 800270a:	18fb      	adds	r3, r7, r3
 800270c:	2201      	movs	r2, #1
 800270e:	701a      	strb	r2, [r3, #0]
 8002710:	e000      	b.n	8002714 <HAL_SPI_Receive+0x270>
  }

error :
 8002712:	46c0      	nop			; (mov r8, r8)
  hspi->State = HAL_SPI_STATE_READY;
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	225d      	movs	r2, #93	; 0x5d
 8002718:	2101      	movs	r1, #1
 800271a:	5499      	strb	r1, [r3, r2]
  __HAL_UNLOCK(hspi);
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	225c      	movs	r2, #92	; 0x5c
 8002720:	2100      	movs	r1, #0
 8002722:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8002724:	2317      	movs	r3, #23
 8002726:	18fb      	adds	r3, r7, r3
 8002728:	781b      	ldrb	r3, [r3, #0]
}
 800272a:	0018      	movs	r0, r3
 800272c:	46bd      	mov	sp, r7
 800272e:	b007      	add	sp, #28
 8002730:	bd90      	pop	{r4, r7, pc}
 8002732:	46c0      	nop			; (mov r8, r8)
 8002734:	ffffefff 	.word	0xffffefff
 8002738:	ffffbfff 	.word	0xffffbfff

0800273c <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800273c:	b580      	push	{r7, lr}
 800273e:	b08a      	sub	sp, #40	; 0x28
 8002740:	af00      	add	r7, sp, #0
 8002742:	60f8      	str	r0, [r7, #12]
 8002744:	60b9      	str	r1, [r7, #8]
 8002746:	607a      	str	r2, [r7, #4]
 8002748:	001a      	movs	r2, r3
 800274a:	1cbb      	adds	r3, r7, #2
 800274c:	801a      	strh	r2, [r3, #0]
  uint32_t             spi_cr1;
  uint32_t             spi_cr2;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800274e:	2301      	movs	r3, #1
 8002750:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8002752:	2323      	movs	r3, #35	; 0x23
 8002754:	18fb      	adds	r3, r7, r3
 8002756:	2200      	movs	r2, #0
 8002758:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800275a:	68fb      	ldr	r3, [r7, #12]
 800275c:	225c      	movs	r2, #92	; 0x5c
 800275e:	5c9b      	ldrb	r3, [r3, r2]
 8002760:	2b01      	cmp	r3, #1
 8002762:	d101      	bne.n	8002768 <HAL_SPI_TransmitReceive+0x2c>
 8002764:	2302      	movs	r3, #2
 8002766:	e1b6      	b.n	8002ad6 <HAL_SPI_TransmitReceive+0x39a>
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	225c      	movs	r2, #92	; 0x5c
 800276c:	2101      	movs	r1, #1
 800276e:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002770:	f7fe fbb6 	bl	8000ee0 <HAL_GetTick>
 8002774:	0003      	movs	r3, r0
 8002776:	61fb      	str	r3, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8002778:	201b      	movs	r0, #27
 800277a:	183b      	adds	r3, r7, r0
 800277c:	68fa      	ldr	r2, [r7, #12]
 800277e:	215d      	movs	r1, #93	; 0x5d
 8002780:	5c52      	ldrb	r2, [r2, r1]
 8002782:	701a      	strb	r2, [r3, #0]
  tmp_mode            = hspi->Init.Mode;
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	685b      	ldr	r3, [r3, #4]
 8002788:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 800278a:	2312      	movs	r3, #18
 800278c:	18fb      	adds	r3, r7, r3
 800278e:	1cba      	adds	r2, r7, #2
 8002790:	8812      	ldrh	r2, [r2, #0]
 8002792:	801a      	strh	r2, [r3, #0]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8002794:	183b      	adds	r3, r7, r0
 8002796:	781b      	ldrb	r3, [r3, #0]
 8002798:	2b01      	cmp	r3, #1
 800279a:	d012      	beq.n	80027c2 <HAL_SPI_TransmitReceive+0x86>
 800279c:	697a      	ldr	r2, [r7, #20]
 800279e:	2382      	movs	r3, #130	; 0x82
 80027a0:	005b      	lsls	r3, r3, #1
 80027a2:	429a      	cmp	r2, r3
 80027a4:	d108      	bne.n	80027b8 <HAL_SPI_TransmitReceive+0x7c>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80027a6:	68fb      	ldr	r3, [r7, #12]
 80027a8:	689b      	ldr	r3, [r3, #8]
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d104      	bne.n	80027b8 <HAL_SPI_TransmitReceive+0x7c>
 80027ae:	231b      	movs	r3, #27
 80027b0:	18fb      	adds	r3, r7, r3
 80027b2:	781b      	ldrb	r3, [r3, #0]
 80027b4:	2b04      	cmp	r3, #4
 80027b6:	d004      	beq.n	80027c2 <HAL_SPI_TransmitReceive+0x86>
  {
    errorcode = HAL_BUSY;
 80027b8:	2323      	movs	r3, #35	; 0x23
 80027ba:	18fb      	adds	r3, r7, r3
 80027bc:	2202      	movs	r2, #2
 80027be:	701a      	strb	r2, [r3, #0]
    goto error;
 80027c0:	e17e      	b.n	8002ac0 <HAL_SPI_TransmitReceive+0x384>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80027c2:	68bb      	ldr	r3, [r7, #8]
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	d006      	beq.n	80027d6 <HAL_SPI_TransmitReceive+0x9a>
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d003      	beq.n	80027d6 <HAL_SPI_TransmitReceive+0x9a>
 80027ce:	1cbb      	adds	r3, r7, #2
 80027d0:	881b      	ldrh	r3, [r3, #0]
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d104      	bne.n	80027e0 <HAL_SPI_TransmitReceive+0xa4>
  {
    errorcode = HAL_ERROR;
 80027d6:	2323      	movs	r3, #35	; 0x23
 80027d8:	18fb      	adds	r3, r7, r3
 80027da:	2201      	movs	r2, #1
 80027dc:	701a      	strb	r2, [r3, #0]
    goto error;
 80027de:	e16f      	b.n	8002ac0 <HAL_SPI_TransmitReceive+0x384>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	225d      	movs	r2, #93	; 0x5d
 80027e4:	5c9b      	ldrb	r3, [r3, r2]
 80027e6:	b2db      	uxtb	r3, r3
 80027e8:	2b04      	cmp	r3, #4
 80027ea:	d003      	beq.n	80027f4 <HAL_SPI_TransmitReceive+0xb8>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80027ec:	68fb      	ldr	r3, [r7, #12]
 80027ee:	225d      	movs	r2, #93	; 0x5d
 80027f0:	2105      	movs	r1, #5
 80027f2:	5499      	strb	r1, [r3, r2]
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	2200      	movs	r2, #0
 80027f8:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80027fa:	68fb      	ldr	r3, [r7, #12]
 80027fc:	687a      	ldr	r2, [r7, #4]
 80027fe:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 8002800:	68fb      	ldr	r3, [r7, #12]
 8002802:	1cba      	adds	r2, r7, #2
 8002804:	2146      	movs	r1, #70	; 0x46
 8002806:	8812      	ldrh	r2, [r2, #0]
 8002808:	525a      	strh	r2, [r3, r1]
  hspi->RxXferSize  = Size;
 800280a:	68fb      	ldr	r3, [r7, #12]
 800280c:	1cba      	adds	r2, r7, #2
 800280e:	2144      	movs	r1, #68	; 0x44
 8002810:	8812      	ldrh	r2, [r2, #0]
 8002812:	525a      	strh	r2, [r3, r1]
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	68ba      	ldr	r2, [r7, #8]
 8002818:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	1cba      	adds	r2, r7, #2
 800281e:	8812      	ldrh	r2, [r2, #0]
 8002820:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	1cba      	adds	r2, r7, #2
 8002826:	8812      	ldrh	r2, [r2, #0]
 8002828:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800282a:	68fb      	ldr	r3, [r7, #12]
 800282c:	2200      	movs	r2, #0
 800282e:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8002830:	68fb      	ldr	r3, [r7, #12]
 8002832:	2200      	movs	r2, #0
 8002834:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	68da      	ldr	r2, [r3, #12]
 800283a:	23e0      	movs	r3, #224	; 0xe0
 800283c:	00db      	lsls	r3, r3, #3
 800283e:	429a      	cmp	r2, r3
 8002840:	d908      	bls.n	8002854 <HAL_SPI_TransmitReceive+0x118>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8002842:	68fb      	ldr	r3, [r7, #12]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	685a      	ldr	r2, [r3, #4]
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	49a4      	ldr	r1, [pc, #656]	; (8002ae0 <HAL_SPI_TransmitReceive+0x3a4>)
 800284e:	400a      	ands	r2, r1
 8002850:	605a      	str	r2, [r3, #4]
 8002852:	e008      	b.n	8002866 <HAL_SPI_TransmitReceive+0x12a>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	685a      	ldr	r2, [r3, #4]
 800285a:	68fb      	ldr	r3, [r7, #12]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	2180      	movs	r1, #128	; 0x80
 8002860:	0149      	lsls	r1, r1, #5
 8002862:	430a      	orrs	r2, r1
 8002864:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002866:	68fb      	ldr	r3, [r7, #12]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	2240      	movs	r2, #64	; 0x40
 800286e:	4013      	ands	r3, r2
 8002870:	2b40      	cmp	r3, #64	; 0x40
 8002872:	d007      	beq.n	8002884 <HAL_SPI_TransmitReceive+0x148>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	681a      	ldr	r2, [r3, #0]
 800287a:	68fb      	ldr	r3, [r7, #12]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	2140      	movs	r1, #64	; 0x40
 8002880:	430a      	orrs	r2, r1
 8002882:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002884:	68fb      	ldr	r3, [r7, #12]
 8002886:	68da      	ldr	r2, [r3, #12]
 8002888:	23e0      	movs	r3, #224	; 0xe0
 800288a:	00db      	lsls	r3, r3, #3
 800288c:	429a      	cmp	r2, r3
 800288e:	d800      	bhi.n	8002892 <HAL_SPI_TransmitReceive+0x156>
 8002890:	e07f      	b.n	8002992 <HAL_SPI_TransmitReceive+0x256>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002892:	68fb      	ldr	r3, [r7, #12]
 8002894:	685b      	ldr	r3, [r3, #4]
 8002896:	2b00      	cmp	r3, #0
 8002898:	d005      	beq.n	80028a6 <HAL_SPI_TransmitReceive+0x16a>
 800289a:	2312      	movs	r3, #18
 800289c:	18fb      	adds	r3, r7, r3
 800289e:	881b      	ldrh	r3, [r3, #0]
 80028a0:	2b01      	cmp	r3, #1
 80028a2:	d000      	beq.n	80028a6 <HAL_SPI_TransmitReceive+0x16a>
 80028a4:	e069      	b.n	800297a <HAL_SPI_TransmitReceive+0x23e>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80028aa:	881a      	ldrh	r2, [r3, #0]
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80028b2:	68fb      	ldr	r3, [r7, #12]
 80028b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80028b6:	1c9a      	adds	r2, r3, #2
 80028b8:	68fb      	ldr	r3, [r7, #12]
 80028ba:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80028c0:	b29b      	uxth	r3, r3
 80028c2:	3b01      	subs	r3, #1
 80028c4:	b29a      	uxth	r2, r3
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80028ca:	e056      	b.n	800297a <HAL_SPI_TransmitReceive+0x23e>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	689b      	ldr	r3, [r3, #8]
 80028d2:	2202      	movs	r2, #2
 80028d4:	4013      	ands	r3, r2
 80028d6:	2b02      	cmp	r3, #2
 80028d8:	d11b      	bne.n	8002912 <HAL_SPI_TransmitReceive+0x1d6>
 80028da:	68fb      	ldr	r3, [r7, #12]
 80028dc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80028de:	b29b      	uxth	r3, r3
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	d016      	beq.n	8002912 <HAL_SPI_TransmitReceive+0x1d6>
 80028e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028e6:	2b01      	cmp	r3, #1
 80028e8:	d113      	bne.n	8002912 <HAL_SPI_TransmitReceive+0x1d6>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80028ee:	881a      	ldrh	r2, [r3, #0]
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80028fa:	1c9a      	adds	r2, r3, #2
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002904:	b29b      	uxth	r3, r3
 8002906:	3b01      	subs	r3, #1
 8002908:	b29a      	uxth	r2, r3
 800290a:	68fb      	ldr	r3, [r7, #12]
 800290c:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800290e:	2300      	movs	r3, #0
 8002910:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	689b      	ldr	r3, [r3, #8]
 8002918:	2201      	movs	r2, #1
 800291a:	4013      	ands	r3, r2
 800291c:	2b01      	cmp	r3, #1
 800291e:	d11c      	bne.n	800295a <HAL_SPI_TransmitReceive+0x21e>
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	2246      	movs	r2, #70	; 0x46
 8002924:	5a9b      	ldrh	r3, [r3, r2]
 8002926:	b29b      	uxth	r3, r3
 8002928:	2b00      	cmp	r3, #0
 800292a:	d016      	beq.n	800295a <HAL_SPI_TransmitReceive+0x21e>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	68da      	ldr	r2, [r3, #12]
 8002932:	68fb      	ldr	r3, [r7, #12]
 8002934:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002936:	b292      	uxth	r2, r2
 8002938:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800293e:	1c9a      	adds	r2, r3, #2
 8002940:	68fb      	ldr	r3, [r7, #12]
 8002942:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	2246      	movs	r2, #70	; 0x46
 8002948:	5a9b      	ldrh	r3, [r3, r2]
 800294a:	b29b      	uxth	r3, r3
 800294c:	3b01      	subs	r3, #1
 800294e:	b299      	uxth	r1, r3
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	2246      	movs	r2, #70	; 0x46
 8002954:	5299      	strh	r1, [r3, r2]
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002956:	2301      	movs	r3, #1
 8002958:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800295a:	f7fe fac1 	bl	8000ee0 <HAL_GetTick>
 800295e:	0002      	movs	r2, r0
 8002960:	69fb      	ldr	r3, [r7, #28]
 8002962:	1ad3      	subs	r3, r2, r3
 8002964:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002966:	429a      	cmp	r2, r3
 8002968:	d807      	bhi.n	800297a <HAL_SPI_TransmitReceive+0x23e>
 800296a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800296c:	3301      	adds	r3, #1
 800296e:	d004      	beq.n	800297a <HAL_SPI_TransmitReceive+0x23e>
      {
        errorcode = HAL_TIMEOUT;
 8002970:	2323      	movs	r3, #35	; 0x23
 8002972:	18fb      	adds	r3, r7, r3
 8002974:	2203      	movs	r2, #3
 8002976:	701a      	strb	r2, [r3, #0]
        goto error;
 8002978:	e0a2      	b.n	8002ac0 <HAL_SPI_TransmitReceive+0x384>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800297e:	b29b      	uxth	r3, r3
 8002980:	2b00      	cmp	r3, #0
 8002982:	d1a3      	bne.n	80028cc <HAL_SPI_TransmitReceive+0x190>
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	2246      	movs	r2, #70	; 0x46
 8002988:	5a9b      	ldrh	r3, [r3, r2]
 800298a:	b29b      	uxth	r3, r3
 800298c:	2b00      	cmp	r3, #0
 800298e:	d19d      	bne.n	80028cc <HAL_SPI_TransmitReceive+0x190>
 8002990:	e085      	b.n	8002a9e <HAL_SPI_TransmitReceive+0x362>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002992:	68fb      	ldr	r3, [r7, #12]
 8002994:	685b      	ldr	r3, [r3, #4]
 8002996:	2b00      	cmp	r3, #0
 8002998:	d005      	beq.n	80029a6 <HAL_SPI_TransmitReceive+0x26a>
 800299a:	2312      	movs	r3, #18
 800299c:	18fb      	adds	r3, r7, r3
 800299e:	881b      	ldrh	r3, [r3, #0]
 80029a0:	2b01      	cmp	r3, #1
 80029a2:	d000      	beq.n	80029a6 <HAL_SPI_TransmitReceive+0x26a>
 80029a4:	e070      	b.n	8002a88 <HAL_SPI_TransmitReceive+0x34c>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	330c      	adds	r3, #12
 80029b0:	7812      	ldrb	r2, [r2, #0]
 80029b2:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80029b8:	1c5a      	adds	r2, r3, #1
 80029ba:	68fb      	ldr	r3, [r7, #12]
 80029bc:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 80029be:	68fb      	ldr	r3, [r7, #12]
 80029c0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80029c2:	b29b      	uxth	r3, r3
 80029c4:	3b01      	subs	r3, #1
 80029c6:	b29a      	uxth	r2, r3
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80029cc:	e05c      	b.n	8002a88 <HAL_SPI_TransmitReceive+0x34c>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	689b      	ldr	r3, [r3, #8]
 80029d4:	2202      	movs	r2, #2
 80029d6:	4013      	ands	r3, r2
 80029d8:	2b02      	cmp	r3, #2
 80029da:	d11c      	bne.n	8002a16 <HAL_SPI_TransmitReceive+0x2da>
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80029e0:	b29b      	uxth	r3, r3
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d017      	beq.n	8002a16 <HAL_SPI_TransmitReceive+0x2da>
 80029e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029e8:	2b01      	cmp	r3, #1
 80029ea:	d114      	bne.n	8002a16 <HAL_SPI_TransmitReceive+0x2da>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	330c      	adds	r3, #12
 80029f6:	7812      	ldrb	r2, [r2, #0]
 80029f8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80029fe:	1c5a      	adds	r2, r3, #1
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002a08:	b29b      	uxth	r3, r3
 8002a0a:	3b01      	subs	r3, #1
 8002a0c:	b29a      	uxth	r2, r3
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002a12:	2300      	movs	r3, #0
 8002a14:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002a16:	68fb      	ldr	r3, [r7, #12]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	689b      	ldr	r3, [r3, #8]
 8002a1c:	2201      	movs	r2, #1
 8002a1e:	4013      	ands	r3, r2
 8002a20:	2b01      	cmp	r3, #1
 8002a22:	d11e      	bne.n	8002a62 <HAL_SPI_TransmitReceive+0x326>
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	2246      	movs	r2, #70	; 0x46
 8002a28:	5a9b      	ldrh	r3, [r3, r2]
 8002a2a:	b29b      	uxth	r3, r3
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d018      	beq.n	8002a62 <HAL_SPI_TransmitReceive+0x326>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	330c      	adds	r3, #12
 8002a36:	001a      	movs	r2, r3
 8002a38:	68fb      	ldr	r3, [r7, #12]
 8002a3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a3c:	7812      	ldrb	r2, [r2, #0]
 8002a3e:	b2d2      	uxtb	r2, r2
 8002a40:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a46:	1c5a      	adds	r2, r3, #1
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	2246      	movs	r2, #70	; 0x46
 8002a50:	5a9b      	ldrh	r3, [r3, r2]
 8002a52:	b29b      	uxth	r3, r3
 8002a54:	3b01      	subs	r3, #1
 8002a56:	b299      	uxth	r1, r3
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	2246      	movs	r2, #70	; 0x46
 8002a5c:	5299      	strh	r1, [r3, r2]
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002a5e:	2301      	movs	r3, #1
 8002a60:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8002a62:	f7fe fa3d 	bl	8000ee0 <HAL_GetTick>
 8002a66:	0002      	movs	r2, r0
 8002a68:	69fb      	ldr	r3, [r7, #28]
 8002a6a:	1ad3      	subs	r3, r2, r3
 8002a6c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002a6e:	429a      	cmp	r2, r3
 8002a70:	d802      	bhi.n	8002a78 <HAL_SPI_TransmitReceive+0x33c>
 8002a72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002a74:	3301      	adds	r3, #1
 8002a76:	d102      	bne.n	8002a7e <HAL_SPI_TransmitReceive+0x342>
 8002a78:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d104      	bne.n	8002a88 <HAL_SPI_TransmitReceive+0x34c>
      {
        errorcode = HAL_TIMEOUT;
 8002a7e:	2323      	movs	r3, #35	; 0x23
 8002a80:	18fb      	adds	r3, r7, r3
 8002a82:	2203      	movs	r2, #3
 8002a84:	701a      	strb	r2, [r3, #0]
        goto error;
 8002a86:	e01b      	b.n	8002ac0 <HAL_SPI_TransmitReceive+0x384>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002a8c:	b29b      	uxth	r3, r3
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d19d      	bne.n	80029ce <HAL_SPI_TransmitReceive+0x292>
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	2246      	movs	r2, #70	; 0x46
 8002a96:	5a9b      	ldrh	r3, [r3, r2]
 8002a98:	b29b      	uxth	r3, r3
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d197      	bne.n	80029ce <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002a9e:	69fa      	ldr	r2, [r7, #28]
 8002aa0:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	0018      	movs	r0, r3
 8002aa6:	f000 f99f 	bl	8002de8 <SPI_EndRxTxTransaction>
 8002aaa:	1e03      	subs	r3, r0, #0
 8002aac:	d007      	beq.n	8002abe <HAL_SPI_TransmitReceive+0x382>
  {
    errorcode = HAL_ERROR;
 8002aae:	2323      	movs	r3, #35	; 0x23
 8002ab0:	18fb      	adds	r3, r7, r3
 8002ab2:	2201      	movs	r2, #1
 8002ab4:	701a      	strb	r2, [r3, #0]
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002ab6:	68fb      	ldr	r3, [r7, #12]
 8002ab8:	2220      	movs	r2, #32
 8002aba:	661a      	str	r2, [r3, #96]	; 0x60
 8002abc:	e000      	b.n	8002ac0 <HAL_SPI_TransmitReceive+0x384>
  }

error :
 8002abe:	46c0      	nop			; (mov r8, r8)
  hspi->State = HAL_SPI_STATE_READY;
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	225d      	movs	r2, #93	; 0x5d
 8002ac4:	2101      	movs	r1, #1
 8002ac6:	5499      	strb	r1, [r3, r2]
  __HAL_UNLOCK(hspi);
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	225c      	movs	r2, #92	; 0x5c
 8002acc:	2100      	movs	r1, #0
 8002ace:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8002ad0:	2323      	movs	r3, #35	; 0x23
 8002ad2:	18fb      	adds	r3, r7, r3
 8002ad4:	781b      	ldrb	r3, [r3, #0]
}
 8002ad6:	0018      	movs	r0, r3
 8002ad8:	46bd      	mov	sp, r7
 8002ada:	b00a      	add	sp, #40	; 0x28
 8002adc:	bd80      	pop	{r7, pc}
 8002ade:	46c0      	nop			; (mov r8, r8)
 8002ae0:	ffffefff 	.word	0xffffefff

08002ae4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002ae4:	b580      	push	{r7, lr}
 8002ae6:	b088      	sub	sp, #32
 8002ae8:	af00      	add	r7, sp, #0
 8002aea:	60f8      	str	r0, [r7, #12]
 8002aec:	60b9      	str	r1, [r7, #8]
 8002aee:	603b      	str	r3, [r7, #0]
 8002af0:	1dfb      	adds	r3, r7, #7
 8002af2:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8002af4:	f7fe f9f4 	bl	8000ee0 <HAL_GetTick>
 8002af8:	0002      	movs	r2, r0
 8002afa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002afc:	1a9b      	subs	r3, r3, r2
 8002afe:	683a      	ldr	r2, [r7, #0]
 8002b00:	18d3      	adds	r3, r2, r3
 8002b02:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8002b04:	f7fe f9ec 	bl	8000ee0 <HAL_GetTick>
 8002b08:	0003      	movs	r3, r0
 8002b0a:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8002b0c:	4b3a      	ldr	r3, [pc, #232]	; (8002bf8 <SPI_WaitFlagStateUntilTimeout+0x114>)
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	015b      	lsls	r3, r3, #5
 8002b12:	0d1b      	lsrs	r3, r3, #20
 8002b14:	69fa      	ldr	r2, [r7, #28]
 8002b16:	4353      	muls	r3, r2
 8002b18:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002b1a:	e058      	b.n	8002bce <SPI_WaitFlagStateUntilTimeout+0xea>
  {
    if (Timeout != HAL_MAX_DELAY)
 8002b1c:	683b      	ldr	r3, [r7, #0]
 8002b1e:	3301      	adds	r3, #1
 8002b20:	d055      	beq.n	8002bce <SPI_WaitFlagStateUntilTimeout+0xea>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8002b22:	f7fe f9dd 	bl	8000ee0 <HAL_GetTick>
 8002b26:	0002      	movs	r2, r0
 8002b28:	69bb      	ldr	r3, [r7, #24]
 8002b2a:	1ad3      	subs	r3, r2, r3
 8002b2c:	69fa      	ldr	r2, [r7, #28]
 8002b2e:	429a      	cmp	r2, r3
 8002b30:	d902      	bls.n	8002b38 <SPI_WaitFlagStateUntilTimeout+0x54>
 8002b32:	69fb      	ldr	r3, [r7, #28]
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	d142      	bne.n	8002bbe <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002b38:	68fb      	ldr	r3, [r7, #12]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	685a      	ldr	r2, [r3, #4]
 8002b3e:	68fb      	ldr	r3, [r7, #12]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	21e0      	movs	r1, #224	; 0xe0
 8002b44:	438a      	bics	r2, r1
 8002b46:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	685a      	ldr	r2, [r3, #4]
 8002b4c:	2382      	movs	r3, #130	; 0x82
 8002b4e:	005b      	lsls	r3, r3, #1
 8002b50:	429a      	cmp	r2, r3
 8002b52:	d113      	bne.n	8002b7c <SPI_WaitFlagStateUntilTimeout+0x98>
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	689a      	ldr	r2, [r3, #8]
 8002b58:	2380      	movs	r3, #128	; 0x80
 8002b5a:	021b      	lsls	r3, r3, #8
 8002b5c:	429a      	cmp	r2, r3
 8002b5e:	d005      	beq.n	8002b6c <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	689a      	ldr	r2, [r3, #8]
 8002b64:	2380      	movs	r3, #128	; 0x80
 8002b66:	00db      	lsls	r3, r3, #3
 8002b68:	429a      	cmp	r2, r3
 8002b6a:	d107      	bne.n	8002b7c <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	681a      	ldr	r2, [r3, #0]
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	2140      	movs	r1, #64	; 0x40
 8002b78:	438a      	bics	r2, r1
 8002b7a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002b80:	2380      	movs	r3, #128	; 0x80
 8002b82:	019b      	lsls	r3, r3, #6
 8002b84:	429a      	cmp	r2, r3
 8002b86:	d110      	bne.n	8002baa <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	681a      	ldr	r2, [r3, #0]
 8002b8e:	68fb      	ldr	r3, [r7, #12]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	491a      	ldr	r1, [pc, #104]	; (8002bfc <SPI_WaitFlagStateUntilTimeout+0x118>)
 8002b94:	400a      	ands	r2, r1
 8002b96:	601a      	str	r2, [r3, #0]
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	681a      	ldr	r2, [r3, #0]
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	2180      	movs	r1, #128	; 0x80
 8002ba4:	0189      	lsls	r1, r1, #6
 8002ba6:	430a      	orrs	r2, r1
 8002ba8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8002baa:	68fb      	ldr	r3, [r7, #12]
 8002bac:	225d      	movs	r2, #93	; 0x5d
 8002bae:	2101      	movs	r1, #1
 8002bb0:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	225c      	movs	r2, #92	; 0x5c
 8002bb6:	2100      	movs	r1, #0
 8002bb8:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8002bba:	2303      	movs	r3, #3
 8002bbc:	e017      	b.n	8002bee <SPI_WaitFlagStateUntilTimeout+0x10a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8002bbe:	697b      	ldr	r3, [r7, #20]
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d101      	bne.n	8002bc8 <SPI_WaitFlagStateUntilTimeout+0xe4>
      {
        tmp_timeout = 0U;
 8002bc4:	2300      	movs	r3, #0
 8002bc6:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8002bc8:	697b      	ldr	r3, [r7, #20]
 8002bca:	3b01      	subs	r3, #1
 8002bcc:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	689b      	ldr	r3, [r3, #8]
 8002bd4:	68ba      	ldr	r2, [r7, #8]
 8002bd6:	4013      	ands	r3, r2
 8002bd8:	68ba      	ldr	r2, [r7, #8]
 8002bda:	1ad3      	subs	r3, r2, r3
 8002bdc:	425a      	negs	r2, r3
 8002bde:	4153      	adcs	r3, r2
 8002be0:	b2db      	uxtb	r3, r3
 8002be2:	001a      	movs	r2, r3
 8002be4:	1dfb      	adds	r3, r7, #7
 8002be6:	781b      	ldrb	r3, [r3, #0]
 8002be8:	429a      	cmp	r2, r3
 8002bea:	d197      	bne.n	8002b1c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8002bec:	2300      	movs	r3, #0
}
 8002bee:	0018      	movs	r0, r3
 8002bf0:	46bd      	mov	sp, r7
 8002bf2:	b008      	add	sp, #32
 8002bf4:	bd80      	pop	{r7, pc}
 8002bf6:	46c0      	nop			; (mov r8, r8)
 8002bf8:	20000008 	.word	0x20000008
 8002bfc:	ffffdfff 	.word	0xffffdfff

08002c00 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002c00:	b580      	push	{r7, lr}
 8002c02:	b088      	sub	sp, #32
 8002c04:	af00      	add	r7, sp, #0
 8002c06:	60f8      	str	r0, [r7, #12]
 8002c08:	60b9      	str	r1, [r7, #8]
 8002c0a:	607a      	str	r2, [r7, #4]
 8002c0c:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8002c0e:	f7fe f967 	bl	8000ee0 <HAL_GetTick>
 8002c12:	0002      	movs	r2, r0
 8002c14:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002c16:	1a9b      	subs	r3, r3, r2
 8002c18:	683a      	ldr	r2, [r7, #0]
 8002c1a:	18d3      	adds	r3, r2, r3
 8002c1c:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8002c1e:	f7fe f95f 	bl	8000ee0 <HAL_GetTick>
 8002c22:	0003      	movs	r3, r0
 8002c24:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8002c26:	4b3f      	ldr	r3, [pc, #252]	; (8002d24 <SPI_WaitFifoStateUntilTimeout+0x124>)
 8002c28:	681a      	ldr	r2, [r3, #0]
 8002c2a:	0013      	movs	r3, r2
 8002c2c:	009b      	lsls	r3, r3, #2
 8002c2e:	189b      	adds	r3, r3, r2
 8002c30:	00da      	lsls	r2, r3, #3
 8002c32:	1ad3      	subs	r3, r2, r3
 8002c34:	0d1b      	lsrs	r3, r3, #20
 8002c36:	69fa      	ldr	r2, [r7, #28]
 8002c38:	4353      	muls	r3, r2
 8002c3a:	617b      	str	r3, [r7, #20]

  while ((hspi->Instance->SR & Fifo) != State)
 8002c3c:	e064      	b.n	8002d08 <SPI_WaitFifoStateUntilTimeout+0x108>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8002c3e:	68ba      	ldr	r2, [r7, #8]
 8002c40:	23c0      	movs	r3, #192	; 0xc0
 8002c42:	00db      	lsls	r3, r3, #3
 8002c44:	429a      	cmp	r2, r3
 8002c46:	d106      	bne.n	8002c56 <SPI_WaitFifoStateUntilTimeout+0x56>
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d103      	bne.n	8002c56 <SPI_WaitFifoStateUntilTimeout+0x56>
    {
      /* Read 8bit CRC to flush Data Register */
      READ_REG(*((__IO uint8_t *)&hspi->Instance->DR));
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	330c      	adds	r3, #12
 8002c54:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 8002c56:	683b      	ldr	r3, [r7, #0]
 8002c58:	3301      	adds	r3, #1
 8002c5a:	d055      	beq.n	8002d08 <SPI_WaitFifoStateUntilTimeout+0x108>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8002c5c:	f7fe f940 	bl	8000ee0 <HAL_GetTick>
 8002c60:	0002      	movs	r2, r0
 8002c62:	69bb      	ldr	r3, [r7, #24]
 8002c64:	1ad3      	subs	r3, r2, r3
 8002c66:	69fa      	ldr	r2, [r7, #28]
 8002c68:	429a      	cmp	r2, r3
 8002c6a:	d902      	bls.n	8002c72 <SPI_WaitFifoStateUntilTimeout+0x72>
 8002c6c:	69fb      	ldr	r3, [r7, #28]
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d142      	bne.n	8002cf8 <SPI_WaitFifoStateUntilTimeout+0xf8>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002c72:	68fb      	ldr	r3, [r7, #12]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	685a      	ldr	r2, [r3, #4]
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	21e0      	movs	r1, #224	; 0xe0
 8002c7e:	438a      	bics	r2, r1
 8002c80:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002c82:	68fb      	ldr	r3, [r7, #12]
 8002c84:	685a      	ldr	r2, [r3, #4]
 8002c86:	2382      	movs	r3, #130	; 0x82
 8002c88:	005b      	lsls	r3, r3, #1
 8002c8a:	429a      	cmp	r2, r3
 8002c8c:	d113      	bne.n	8002cb6 <SPI_WaitFifoStateUntilTimeout+0xb6>
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	689a      	ldr	r2, [r3, #8]
 8002c92:	2380      	movs	r3, #128	; 0x80
 8002c94:	021b      	lsls	r3, r3, #8
 8002c96:	429a      	cmp	r2, r3
 8002c98:	d005      	beq.n	8002ca6 <SPI_WaitFifoStateUntilTimeout+0xa6>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	689a      	ldr	r2, [r3, #8]
 8002c9e:	2380      	movs	r3, #128	; 0x80
 8002ca0:	00db      	lsls	r3, r3, #3
 8002ca2:	429a      	cmp	r2, r3
 8002ca4:	d107      	bne.n	8002cb6 <SPI_WaitFifoStateUntilTimeout+0xb6>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	681a      	ldr	r2, [r3, #0]
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	2140      	movs	r1, #64	; 0x40
 8002cb2:	438a      	bics	r2, r1
 8002cb4:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002cba:	2380      	movs	r3, #128	; 0x80
 8002cbc:	019b      	lsls	r3, r3, #6
 8002cbe:	429a      	cmp	r2, r3
 8002cc0:	d110      	bne.n	8002ce4 <SPI_WaitFifoStateUntilTimeout+0xe4>
        {
          SPI_RESET_CRC(hspi);
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	681a      	ldr	r2, [r3, #0]
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	4916      	ldr	r1, [pc, #88]	; (8002d28 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8002cce:	400a      	ands	r2, r1
 8002cd0:	601a      	str	r2, [r3, #0]
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	681a      	ldr	r2, [r3, #0]
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	2180      	movs	r1, #128	; 0x80
 8002cde:	0189      	lsls	r1, r1, #6
 8002ce0:	430a      	orrs	r2, r1
 8002ce2:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	225d      	movs	r2, #93	; 0x5d
 8002ce8:	2101      	movs	r1, #1
 8002cea:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	225c      	movs	r2, #92	; 0x5c
 8002cf0:	2100      	movs	r1, #0
 8002cf2:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8002cf4:	2303      	movs	r3, #3
 8002cf6:	e010      	b.n	8002d1a <SPI_WaitFifoStateUntilTimeout+0x11a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8002cf8:	697b      	ldr	r3, [r7, #20]
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d101      	bne.n	8002d02 <SPI_WaitFifoStateUntilTimeout+0x102>
      {
        tmp_timeout = 0U;
 8002cfe:	2300      	movs	r3, #0
 8002d00:	61fb      	str	r3, [r7, #28]
      }      
      count--;
 8002d02:	697b      	ldr	r3, [r7, #20]
 8002d04:	3b01      	subs	r3, #1
 8002d06:	617b      	str	r3, [r7, #20]
  while ((hspi->Instance->SR & Fifo) != State)
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	689b      	ldr	r3, [r3, #8]
 8002d0e:	68ba      	ldr	r2, [r7, #8]
 8002d10:	4013      	ands	r3, r2
 8002d12:	687a      	ldr	r2, [r7, #4]
 8002d14:	429a      	cmp	r2, r3
 8002d16:	d192      	bne.n	8002c3e <SPI_WaitFifoStateUntilTimeout+0x3e>
    }
  }

  return HAL_OK;
 8002d18:	2300      	movs	r3, #0
}
 8002d1a:	0018      	movs	r0, r3
 8002d1c:	46bd      	mov	sp, r7
 8002d1e:	b008      	add	sp, #32
 8002d20:	bd80      	pop	{r7, pc}
 8002d22:	46c0      	nop			; (mov r8, r8)
 8002d24:	20000008 	.word	0x20000008
 8002d28:	ffffdfff 	.word	0xffffdfff

08002d2c <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8002d2c:	b580      	push	{r7, lr}
 8002d2e:	b086      	sub	sp, #24
 8002d30:	af02      	add	r7, sp, #8
 8002d32:	60f8      	str	r0, [r7, #12]
 8002d34:	60b9      	str	r1, [r7, #8]
 8002d36:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	685a      	ldr	r2, [r3, #4]
 8002d3c:	2382      	movs	r3, #130	; 0x82
 8002d3e:	005b      	lsls	r3, r3, #1
 8002d40:	429a      	cmp	r2, r3
 8002d42:	d113      	bne.n	8002d6c <SPI_EndRxTransaction+0x40>
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	689a      	ldr	r2, [r3, #8]
 8002d48:	2380      	movs	r3, #128	; 0x80
 8002d4a:	021b      	lsls	r3, r3, #8
 8002d4c:	429a      	cmp	r2, r3
 8002d4e:	d005      	beq.n	8002d5c <SPI_EndRxTransaction+0x30>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	689a      	ldr	r2, [r3, #8]
 8002d54:	2380      	movs	r3, #128	; 0x80
 8002d56:	00db      	lsls	r3, r3, #3
 8002d58:	429a      	cmp	r2, r3
 8002d5a:	d107      	bne.n	8002d6c <SPI_EndRxTransaction+0x40>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	681a      	ldr	r2, [r3, #0]
 8002d62:	68fb      	ldr	r3, [r7, #12]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	2140      	movs	r1, #64	; 0x40
 8002d68:	438a      	bics	r2, r1
 8002d6a:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002d6c:	68ba      	ldr	r2, [r7, #8]
 8002d6e:	68f8      	ldr	r0, [r7, #12]
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	9300      	str	r3, [sp, #0]
 8002d74:	0013      	movs	r3, r2
 8002d76:	2200      	movs	r2, #0
 8002d78:	2180      	movs	r1, #128	; 0x80
 8002d7a:	f7ff feb3 	bl	8002ae4 <SPI_WaitFlagStateUntilTimeout>
 8002d7e:	1e03      	subs	r3, r0, #0
 8002d80:	d007      	beq.n	8002d92 <SPI_EndRxTransaction+0x66>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002d86:	2220      	movs	r2, #32
 8002d88:	431a      	orrs	r2, r3
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8002d8e:	2303      	movs	r3, #3
 8002d90:	e026      	b.n	8002de0 <SPI_EndRxTransaction+0xb4>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	685a      	ldr	r2, [r3, #4]
 8002d96:	2382      	movs	r3, #130	; 0x82
 8002d98:	005b      	lsls	r3, r3, #1
 8002d9a:	429a      	cmp	r2, r3
 8002d9c:	d11f      	bne.n	8002dde <SPI_EndRxTransaction+0xb2>
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	689a      	ldr	r2, [r3, #8]
 8002da2:	2380      	movs	r3, #128	; 0x80
 8002da4:	021b      	lsls	r3, r3, #8
 8002da6:	429a      	cmp	r2, r3
 8002da8:	d005      	beq.n	8002db6 <SPI_EndRxTransaction+0x8a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	689a      	ldr	r2, [r3, #8]
 8002dae:	2380      	movs	r3, #128	; 0x80
 8002db0:	00db      	lsls	r3, r3, #3
 8002db2:	429a      	cmp	r2, r3
 8002db4:	d113      	bne.n	8002dde <SPI_EndRxTransaction+0xb2>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8002db6:	68ba      	ldr	r2, [r7, #8]
 8002db8:	23c0      	movs	r3, #192	; 0xc0
 8002dba:	00d9      	lsls	r1, r3, #3
 8002dbc:	68f8      	ldr	r0, [r7, #12]
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	9300      	str	r3, [sp, #0]
 8002dc2:	0013      	movs	r3, r2
 8002dc4:	2200      	movs	r2, #0
 8002dc6:	f7ff ff1b 	bl	8002c00 <SPI_WaitFifoStateUntilTimeout>
 8002dca:	1e03      	subs	r3, r0, #0
 8002dcc:	d007      	beq.n	8002dde <SPI_EndRxTransaction+0xb2>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002dd2:	2220      	movs	r2, #32
 8002dd4:	431a      	orrs	r2, r3
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 8002dda:	2303      	movs	r3, #3
 8002ddc:	e000      	b.n	8002de0 <SPI_EndRxTransaction+0xb4>
    }
  }
  return HAL_OK;
 8002dde:	2300      	movs	r3, #0
}
 8002de0:	0018      	movs	r0, r3
 8002de2:	46bd      	mov	sp, r7
 8002de4:	b004      	add	sp, #16
 8002de6:	bd80      	pop	{r7, pc}

08002de8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8002de8:	b580      	push	{r7, lr}
 8002dea:	b086      	sub	sp, #24
 8002dec:	af02      	add	r7, sp, #8
 8002dee:	60f8      	str	r0, [r7, #12]
 8002df0:	60b9      	str	r1, [r7, #8]
 8002df2:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8002df4:	68ba      	ldr	r2, [r7, #8]
 8002df6:	23c0      	movs	r3, #192	; 0xc0
 8002df8:	0159      	lsls	r1, r3, #5
 8002dfa:	68f8      	ldr	r0, [r7, #12]
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	9300      	str	r3, [sp, #0]
 8002e00:	0013      	movs	r3, r2
 8002e02:	2200      	movs	r2, #0
 8002e04:	f7ff fefc 	bl	8002c00 <SPI_WaitFifoStateUntilTimeout>
 8002e08:	1e03      	subs	r3, r0, #0
 8002e0a:	d007      	beq.n	8002e1c <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002e10:	2220      	movs	r2, #32
 8002e12:	431a      	orrs	r2, r3
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8002e18:	2303      	movs	r3, #3
 8002e1a:	e027      	b.n	8002e6c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002e1c:	68ba      	ldr	r2, [r7, #8]
 8002e1e:	68f8      	ldr	r0, [r7, #12]
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	9300      	str	r3, [sp, #0]
 8002e24:	0013      	movs	r3, r2
 8002e26:	2200      	movs	r2, #0
 8002e28:	2180      	movs	r1, #128	; 0x80
 8002e2a:	f7ff fe5b 	bl	8002ae4 <SPI_WaitFlagStateUntilTimeout>
 8002e2e:	1e03      	subs	r3, r0, #0
 8002e30:	d007      	beq.n	8002e42 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002e36:	2220      	movs	r2, #32
 8002e38:	431a      	orrs	r2, r3
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8002e3e:	2303      	movs	r3, #3
 8002e40:	e014      	b.n	8002e6c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8002e42:	68ba      	ldr	r2, [r7, #8]
 8002e44:	23c0      	movs	r3, #192	; 0xc0
 8002e46:	00d9      	lsls	r1, r3, #3
 8002e48:	68f8      	ldr	r0, [r7, #12]
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	9300      	str	r3, [sp, #0]
 8002e4e:	0013      	movs	r3, r2
 8002e50:	2200      	movs	r2, #0
 8002e52:	f7ff fed5 	bl	8002c00 <SPI_WaitFifoStateUntilTimeout>
 8002e56:	1e03      	subs	r3, r0, #0
 8002e58:	d007      	beq.n	8002e6a <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002e5e:	2220      	movs	r2, #32
 8002e60:	431a      	orrs	r2, r3
 8002e62:	68fb      	ldr	r3, [r7, #12]
 8002e64:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8002e66:	2303      	movs	r3, #3
 8002e68:	e000      	b.n	8002e6c <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8002e6a:	2300      	movs	r3, #0
}
 8002e6c:	0018      	movs	r0, r3
 8002e6e:	46bd      	mov	sp, r7
 8002e70:	b004      	add	sp, #16
 8002e72:	bd80      	pop	{r7, pc}

08002e74 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002e74:	b580      	push	{r7, lr}
 8002e76:	b082      	sub	sp, #8
 8002e78:	af00      	add	r7, sp, #0
 8002e7a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d101      	bne.n	8002e86 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002e82:	2301      	movs	r3, #1
 8002e84:	e042      	b.n	8002f0c <HAL_TIM_Base_Init+0x98>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	223d      	movs	r2, #61	; 0x3d
 8002e8a:	5c9b      	ldrb	r3, [r3, r2]
 8002e8c:	b2db      	uxtb	r3, r3
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d107      	bne.n	8002ea2 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	223c      	movs	r2, #60	; 0x3c
 8002e96:	2100      	movs	r1, #0
 8002e98:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	0018      	movs	r0, r3
 8002e9e:	f7fd ff01 	bl	8000ca4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	223d      	movs	r2, #61	; 0x3d
 8002ea6:	2102      	movs	r1, #2
 8002ea8:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	681a      	ldr	r2, [r3, #0]
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	3304      	adds	r3, #4
 8002eb2:	0019      	movs	r1, r3
 8002eb4:	0010      	movs	r0, r2
 8002eb6:	f000 f877 	bl	8002fa8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	2246      	movs	r2, #70	; 0x46
 8002ebe:	2101      	movs	r1, #1
 8002ec0:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	223e      	movs	r2, #62	; 0x3e
 8002ec6:	2101      	movs	r1, #1
 8002ec8:	5499      	strb	r1, [r3, r2]
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	223f      	movs	r2, #63	; 0x3f
 8002ece:	2101      	movs	r1, #1
 8002ed0:	5499      	strb	r1, [r3, r2]
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	2240      	movs	r2, #64	; 0x40
 8002ed6:	2101      	movs	r1, #1
 8002ed8:	5499      	strb	r1, [r3, r2]
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	2241      	movs	r2, #65	; 0x41
 8002ede:	2101      	movs	r1, #1
 8002ee0:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	2242      	movs	r2, #66	; 0x42
 8002ee6:	2101      	movs	r1, #1
 8002ee8:	5499      	strb	r1, [r3, r2]
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	2243      	movs	r2, #67	; 0x43
 8002eee:	2101      	movs	r1, #1
 8002ef0:	5499      	strb	r1, [r3, r2]
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	2244      	movs	r2, #68	; 0x44
 8002ef6:	2101      	movs	r1, #1
 8002ef8:	5499      	strb	r1, [r3, r2]
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	2245      	movs	r2, #69	; 0x45
 8002efe:	2101      	movs	r1, #1
 8002f00:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	223d      	movs	r2, #61	; 0x3d
 8002f06:	2101      	movs	r1, #1
 8002f08:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002f0a:	2300      	movs	r3, #0
}
 8002f0c:	0018      	movs	r0, r3
 8002f0e:	46bd      	mov	sp, r7
 8002f10:	b002      	add	sp, #8
 8002f12:	bd80      	pop	{r7, pc}

08002f14 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8002f14:	b580      	push	{r7, lr}
 8002f16:	b084      	sub	sp, #16
 8002f18:	af00      	add	r7, sp, #0
 8002f1a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	223d      	movs	r2, #61	; 0x3d
 8002f20:	5c9b      	ldrb	r3, [r3, r2]
 8002f22:	b2db      	uxtb	r3, r3
 8002f24:	2b01      	cmp	r3, #1
 8002f26:	d001      	beq.n	8002f2c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8002f28:	2301      	movs	r3, #1
 8002f2a:	e033      	b.n	8002f94 <HAL_TIM_Base_Start+0x80>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	223d      	movs	r2, #61	; 0x3d
 8002f30:	2102      	movs	r1, #2
 8002f32:	5499      	strb	r1, [r3, r2]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	4a18      	ldr	r2, [pc, #96]	; (8002f9c <HAL_TIM_Base_Start+0x88>)
 8002f3a:	4293      	cmp	r3, r2
 8002f3c:	d00f      	beq.n	8002f5e <HAL_TIM_Base_Start+0x4a>
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	681a      	ldr	r2, [r3, #0]
 8002f42:	2380      	movs	r3, #128	; 0x80
 8002f44:	05db      	lsls	r3, r3, #23
 8002f46:	429a      	cmp	r2, r3
 8002f48:	d009      	beq.n	8002f5e <HAL_TIM_Base_Start+0x4a>
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	4a14      	ldr	r2, [pc, #80]	; (8002fa0 <HAL_TIM_Base_Start+0x8c>)
 8002f50:	4293      	cmp	r3, r2
 8002f52:	d004      	beq.n	8002f5e <HAL_TIM_Base_Start+0x4a>
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	4a12      	ldr	r2, [pc, #72]	; (8002fa4 <HAL_TIM_Base_Start+0x90>)
 8002f5a:	4293      	cmp	r3, r2
 8002f5c:	d111      	bne.n	8002f82 <HAL_TIM_Base_Start+0x6e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	689b      	ldr	r3, [r3, #8]
 8002f64:	2207      	movs	r2, #7
 8002f66:	4013      	ands	r3, r2
 8002f68:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	2b06      	cmp	r3, #6
 8002f6e:	d010      	beq.n	8002f92 <HAL_TIM_Base_Start+0x7e>
    {
      __HAL_TIM_ENABLE(htim);
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	681a      	ldr	r2, [r3, #0]
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	2101      	movs	r1, #1
 8002f7c:	430a      	orrs	r2, r1
 8002f7e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002f80:	e007      	b.n	8002f92 <HAL_TIM_Base_Start+0x7e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	681a      	ldr	r2, [r3, #0]
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	2101      	movs	r1, #1
 8002f8e:	430a      	orrs	r2, r1
 8002f90:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002f92:	2300      	movs	r3, #0
}
 8002f94:	0018      	movs	r0, r3
 8002f96:	46bd      	mov	sp, r7
 8002f98:	b004      	add	sp, #16
 8002f9a:	bd80      	pop	{r7, pc}
 8002f9c:	40012c00 	.word	0x40012c00
 8002fa0:	40000400 	.word	0x40000400
 8002fa4:	40014000 	.word	0x40014000

08002fa8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002fa8:	b580      	push	{r7, lr}
 8002faa:	b084      	sub	sp, #16
 8002fac:	af00      	add	r7, sp, #0
 8002fae:	6078      	str	r0, [r7, #4]
 8002fb0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	4a34      	ldr	r2, [pc, #208]	; (800308c <TIM_Base_SetConfig+0xe4>)
 8002fbc:	4293      	cmp	r3, r2
 8002fbe:	d008      	beq.n	8002fd2 <TIM_Base_SetConfig+0x2a>
 8002fc0:	687a      	ldr	r2, [r7, #4]
 8002fc2:	2380      	movs	r3, #128	; 0x80
 8002fc4:	05db      	lsls	r3, r3, #23
 8002fc6:	429a      	cmp	r2, r3
 8002fc8:	d003      	beq.n	8002fd2 <TIM_Base_SetConfig+0x2a>
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	4a30      	ldr	r2, [pc, #192]	; (8003090 <TIM_Base_SetConfig+0xe8>)
 8002fce:	4293      	cmp	r3, r2
 8002fd0:	d108      	bne.n	8002fe4 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	2270      	movs	r2, #112	; 0x70
 8002fd6:	4393      	bics	r3, r2
 8002fd8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002fda:	683b      	ldr	r3, [r7, #0]
 8002fdc:	685b      	ldr	r3, [r3, #4]
 8002fde:	68fa      	ldr	r2, [r7, #12]
 8002fe0:	4313      	orrs	r3, r2
 8002fe2:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	4a29      	ldr	r2, [pc, #164]	; (800308c <TIM_Base_SetConfig+0xe4>)
 8002fe8:	4293      	cmp	r3, r2
 8002fea:	d018      	beq.n	800301e <TIM_Base_SetConfig+0x76>
 8002fec:	687a      	ldr	r2, [r7, #4]
 8002fee:	2380      	movs	r3, #128	; 0x80
 8002ff0:	05db      	lsls	r3, r3, #23
 8002ff2:	429a      	cmp	r2, r3
 8002ff4:	d013      	beq.n	800301e <TIM_Base_SetConfig+0x76>
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	4a25      	ldr	r2, [pc, #148]	; (8003090 <TIM_Base_SetConfig+0xe8>)
 8002ffa:	4293      	cmp	r3, r2
 8002ffc:	d00f      	beq.n	800301e <TIM_Base_SetConfig+0x76>
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	4a24      	ldr	r2, [pc, #144]	; (8003094 <TIM_Base_SetConfig+0xec>)
 8003002:	4293      	cmp	r3, r2
 8003004:	d00b      	beq.n	800301e <TIM_Base_SetConfig+0x76>
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	4a23      	ldr	r2, [pc, #140]	; (8003098 <TIM_Base_SetConfig+0xf0>)
 800300a:	4293      	cmp	r3, r2
 800300c:	d007      	beq.n	800301e <TIM_Base_SetConfig+0x76>
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	4a22      	ldr	r2, [pc, #136]	; (800309c <TIM_Base_SetConfig+0xf4>)
 8003012:	4293      	cmp	r3, r2
 8003014:	d003      	beq.n	800301e <TIM_Base_SetConfig+0x76>
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	4a21      	ldr	r2, [pc, #132]	; (80030a0 <TIM_Base_SetConfig+0xf8>)
 800301a:	4293      	cmp	r3, r2
 800301c:	d108      	bne.n	8003030 <TIM_Base_SetConfig+0x88>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	4a20      	ldr	r2, [pc, #128]	; (80030a4 <TIM_Base_SetConfig+0xfc>)
 8003022:	4013      	ands	r3, r2
 8003024:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003026:	683b      	ldr	r3, [r7, #0]
 8003028:	68db      	ldr	r3, [r3, #12]
 800302a:	68fa      	ldr	r2, [r7, #12]
 800302c:	4313      	orrs	r3, r2
 800302e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	2280      	movs	r2, #128	; 0x80
 8003034:	4393      	bics	r3, r2
 8003036:	001a      	movs	r2, r3
 8003038:	683b      	ldr	r3, [r7, #0]
 800303a:	695b      	ldr	r3, [r3, #20]
 800303c:	4313      	orrs	r3, r2
 800303e:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	68fa      	ldr	r2, [r7, #12]
 8003044:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003046:	683b      	ldr	r3, [r7, #0]
 8003048:	689a      	ldr	r2, [r3, #8]
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800304e:	683b      	ldr	r3, [r7, #0]
 8003050:	681a      	ldr	r2, [r3, #0]
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	4a0c      	ldr	r2, [pc, #48]	; (800308c <TIM_Base_SetConfig+0xe4>)
 800305a:	4293      	cmp	r3, r2
 800305c:	d00b      	beq.n	8003076 <TIM_Base_SetConfig+0xce>
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	4a0d      	ldr	r2, [pc, #52]	; (8003098 <TIM_Base_SetConfig+0xf0>)
 8003062:	4293      	cmp	r3, r2
 8003064:	d007      	beq.n	8003076 <TIM_Base_SetConfig+0xce>
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	4a0c      	ldr	r2, [pc, #48]	; (800309c <TIM_Base_SetConfig+0xf4>)
 800306a:	4293      	cmp	r3, r2
 800306c:	d003      	beq.n	8003076 <TIM_Base_SetConfig+0xce>
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	4a0b      	ldr	r2, [pc, #44]	; (80030a0 <TIM_Base_SetConfig+0xf8>)
 8003072:	4293      	cmp	r3, r2
 8003074:	d103      	bne.n	800307e <TIM_Base_SetConfig+0xd6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003076:	683b      	ldr	r3, [r7, #0]
 8003078:	691a      	ldr	r2, [r3, #16]
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	2201      	movs	r2, #1
 8003082:	615a      	str	r2, [r3, #20]
}
 8003084:	46c0      	nop			; (mov r8, r8)
 8003086:	46bd      	mov	sp, r7
 8003088:	b004      	add	sp, #16
 800308a:	bd80      	pop	{r7, pc}
 800308c:	40012c00 	.word	0x40012c00
 8003090:	40000400 	.word	0x40000400
 8003094:	40002000 	.word	0x40002000
 8003098:	40014000 	.word	0x40014000
 800309c:	40014400 	.word	0x40014400
 80030a0:	40014800 	.word	0x40014800
 80030a4:	fffffcff 	.word	0xfffffcff

080030a8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80030a8:	b580      	push	{r7, lr}
 80030aa:	b082      	sub	sp, #8
 80030ac:	af00      	add	r7, sp, #0
 80030ae:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d101      	bne.n	80030ba <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80030b6:	2301      	movs	r3, #1
 80030b8:	e044      	b.n	8003144 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80030be:	2b00      	cmp	r3, #0
 80030c0:	d107      	bne.n	80030d2 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	2274      	movs	r2, #116	; 0x74
 80030c6:	2100      	movs	r1, #0
 80030c8:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	0018      	movs	r0, r3
 80030ce:	f7fd fe09 	bl	8000ce4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	2224      	movs	r2, #36	; 0x24
 80030d6:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	681a      	ldr	r2, [r3, #0]
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	2101      	movs	r1, #1
 80030e4:	438a      	bics	r2, r1
 80030e6:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	0018      	movs	r0, r3
 80030ec:	f000 f8da 	bl	80032a4 <UART_SetConfig>
 80030f0:	0003      	movs	r3, r0
 80030f2:	2b01      	cmp	r3, #1
 80030f4:	d101      	bne.n	80030fa <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 80030f6:	2301      	movs	r3, #1
 80030f8:	e024      	b.n	8003144 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d003      	beq.n	800310a <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	0018      	movs	r0, r3
 8003106:	f000 fab3 	bl	8003670 <UART_AdvFeatureConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	685a      	ldr	r2, [r3, #4]
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	490d      	ldr	r1, [pc, #52]	; (800314c <HAL_UART_Init+0xa4>)
 8003116:	400a      	ands	r2, r1
 8003118:	605a      	str	r2, [r3, #4]
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
#endif /* USART_CR2_LINEN */
#if defined (USART_CR3_SCEN)
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	689a      	ldr	r2, [r3, #8]
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	212a      	movs	r1, #42	; 0x2a
 8003126:	438a      	bics	r2, r1
 8003128:	609a      	str	r2, [r3, #8]
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	681a      	ldr	r2, [r3, #0]
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	2101      	movs	r1, #1
 8003136:	430a      	orrs	r2, r1
 8003138:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	0018      	movs	r0, r3
 800313e:	f000 fb4b 	bl	80037d8 <UART_CheckIdleState>
 8003142:	0003      	movs	r3, r0
}
 8003144:	0018      	movs	r0, r3
 8003146:	46bd      	mov	sp, r7
 8003148:	b002      	add	sp, #8
 800314a:	bd80      	pop	{r7, pc}
 800314c:	ffffb7ff 	.word	0xffffb7ff

08003150 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003150:	b580      	push	{r7, lr}
 8003152:	b08a      	sub	sp, #40	; 0x28
 8003154:	af02      	add	r7, sp, #8
 8003156:	60f8      	str	r0, [r7, #12]
 8003158:	60b9      	str	r1, [r7, #8]
 800315a:	603b      	str	r3, [r7, #0]
 800315c:	1dbb      	adds	r3, r7, #6
 800315e:	801a      	strh	r2, [r3, #0]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003164:	2b20      	cmp	r3, #32
 8003166:	d000      	beq.n	800316a <HAL_UART_Transmit+0x1a>
 8003168:	e096      	b.n	8003298 <HAL_UART_Transmit+0x148>
  {
    if ((pData == NULL) || (Size == 0U))
 800316a:	68bb      	ldr	r3, [r7, #8]
 800316c:	2b00      	cmp	r3, #0
 800316e:	d003      	beq.n	8003178 <HAL_UART_Transmit+0x28>
 8003170:	1dbb      	adds	r3, r7, #6
 8003172:	881b      	ldrh	r3, [r3, #0]
 8003174:	2b00      	cmp	r3, #0
 8003176:	d101      	bne.n	800317c <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8003178:	2301      	movs	r3, #1
 800317a:	e08e      	b.n	800329a <HAL_UART_Transmit+0x14a>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	689a      	ldr	r2, [r3, #8]
 8003180:	2380      	movs	r3, #128	; 0x80
 8003182:	015b      	lsls	r3, r3, #5
 8003184:	429a      	cmp	r2, r3
 8003186:	d109      	bne.n	800319c <HAL_UART_Transmit+0x4c>
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	691b      	ldr	r3, [r3, #16]
 800318c:	2b00      	cmp	r3, #0
 800318e:	d105      	bne.n	800319c <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8003190:	68bb      	ldr	r3, [r7, #8]
 8003192:	2201      	movs	r2, #1
 8003194:	4013      	ands	r3, r2
 8003196:	d001      	beq.n	800319c <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 8003198:	2301      	movs	r3, #1
 800319a:	e07e      	b.n	800329a <HAL_UART_Transmit+0x14a>
      }
    }

    __HAL_LOCK(huart);
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	2274      	movs	r2, #116	; 0x74
 80031a0:	5c9b      	ldrb	r3, [r3, r2]
 80031a2:	2b01      	cmp	r3, #1
 80031a4:	d101      	bne.n	80031aa <HAL_UART_Transmit+0x5a>
 80031a6:	2302      	movs	r3, #2
 80031a8:	e077      	b.n	800329a <HAL_UART_Transmit+0x14a>
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	2274      	movs	r2, #116	; 0x74
 80031ae:	2101      	movs	r1, #1
 80031b0:	5499      	strb	r1, [r3, r2]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	2280      	movs	r2, #128	; 0x80
 80031b6:	2100      	movs	r1, #0
 80031b8:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	2221      	movs	r2, #33	; 0x21
 80031be:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80031c0:	f7fd fe8e 	bl	8000ee0 <HAL_GetTick>
 80031c4:	0003      	movs	r3, r0
 80031c6:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	1dba      	adds	r2, r7, #6
 80031cc:	2150      	movs	r1, #80	; 0x50
 80031ce:	8812      	ldrh	r2, [r2, #0]
 80031d0:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	1dba      	adds	r2, r7, #6
 80031d6:	2152      	movs	r1, #82	; 0x52
 80031d8:	8812      	ldrh	r2, [r2, #0]
 80031da:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	689a      	ldr	r2, [r3, #8]
 80031e0:	2380      	movs	r3, #128	; 0x80
 80031e2:	015b      	lsls	r3, r3, #5
 80031e4:	429a      	cmp	r2, r3
 80031e6:	d108      	bne.n	80031fa <HAL_UART_Transmit+0xaa>
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	691b      	ldr	r3, [r3, #16]
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d104      	bne.n	80031fa <HAL_UART_Transmit+0xaa>
    {
      pdata8bits  = NULL;
 80031f0:	2300      	movs	r3, #0
 80031f2:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80031f4:	68bb      	ldr	r3, [r7, #8]
 80031f6:	61bb      	str	r3, [r7, #24]
 80031f8:	e003      	b.n	8003202 <HAL_UART_Transmit+0xb2>
    }
    else
    {
      pdata8bits  = pData;
 80031fa:	68bb      	ldr	r3, [r7, #8]
 80031fc:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80031fe:	2300      	movs	r3, #0
 8003200:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	2274      	movs	r2, #116	; 0x74
 8003206:	2100      	movs	r1, #0
 8003208:	5499      	strb	r1, [r3, r2]

    while (huart->TxXferCount > 0U)
 800320a:	e02d      	b.n	8003268 <HAL_UART_Transmit+0x118>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800320c:	697a      	ldr	r2, [r7, #20]
 800320e:	68f8      	ldr	r0, [r7, #12]
 8003210:	683b      	ldr	r3, [r7, #0]
 8003212:	9300      	str	r3, [sp, #0]
 8003214:	0013      	movs	r3, r2
 8003216:	2200      	movs	r2, #0
 8003218:	2180      	movs	r1, #128	; 0x80
 800321a:	f000 fb27 	bl	800386c <UART_WaitOnFlagUntilTimeout>
 800321e:	1e03      	subs	r3, r0, #0
 8003220:	d001      	beq.n	8003226 <HAL_UART_Transmit+0xd6>
      {
        return HAL_TIMEOUT;
 8003222:	2303      	movs	r3, #3
 8003224:	e039      	b.n	800329a <HAL_UART_Transmit+0x14a>
      }
      if (pdata8bits == NULL)
 8003226:	69fb      	ldr	r3, [r7, #28]
 8003228:	2b00      	cmp	r3, #0
 800322a:	d10b      	bne.n	8003244 <HAL_UART_Transmit+0xf4>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800322c:	69bb      	ldr	r3, [r7, #24]
 800322e:	881a      	ldrh	r2, [r3, #0]
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	05d2      	lsls	r2, r2, #23
 8003236:	0dd2      	lsrs	r2, r2, #23
 8003238:	b292      	uxth	r2, r2
 800323a:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800323c:	69bb      	ldr	r3, [r7, #24]
 800323e:	3302      	adds	r3, #2
 8003240:	61bb      	str	r3, [r7, #24]
 8003242:	e008      	b.n	8003256 <HAL_UART_Transmit+0x106>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003244:	69fb      	ldr	r3, [r7, #28]
 8003246:	781a      	ldrb	r2, [r3, #0]
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	b292      	uxth	r2, r2
 800324e:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8003250:	69fb      	ldr	r3, [r7, #28]
 8003252:	3301      	adds	r3, #1
 8003254:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	2252      	movs	r2, #82	; 0x52
 800325a:	5a9b      	ldrh	r3, [r3, r2]
 800325c:	b29b      	uxth	r3, r3
 800325e:	3b01      	subs	r3, #1
 8003260:	b299      	uxth	r1, r3
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	2252      	movs	r2, #82	; 0x52
 8003266:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	2252      	movs	r2, #82	; 0x52
 800326c:	5a9b      	ldrh	r3, [r3, r2]
 800326e:	b29b      	uxth	r3, r3
 8003270:	2b00      	cmp	r3, #0
 8003272:	d1cb      	bne.n	800320c <HAL_UART_Transmit+0xbc>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003274:	697a      	ldr	r2, [r7, #20]
 8003276:	68f8      	ldr	r0, [r7, #12]
 8003278:	683b      	ldr	r3, [r7, #0]
 800327a:	9300      	str	r3, [sp, #0]
 800327c:	0013      	movs	r3, r2
 800327e:	2200      	movs	r2, #0
 8003280:	2140      	movs	r1, #64	; 0x40
 8003282:	f000 faf3 	bl	800386c <UART_WaitOnFlagUntilTimeout>
 8003286:	1e03      	subs	r3, r0, #0
 8003288:	d001      	beq.n	800328e <HAL_UART_Transmit+0x13e>
    {
      return HAL_TIMEOUT;
 800328a:	2303      	movs	r3, #3
 800328c:	e005      	b.n	800329a <HAL_UART_Transmit+0x14a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	2220      	movs	r2, #32
 8003292:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8003294:	2300      	movs	r3, #0
 8003296:	e000      	b.n	800329a <HAL_UART_Transmit+0x14a>
  }
  else
  {
    return HAL_BUSY;
 8003298:	2302      	movs	r3, #2
  }
}
 800329a:	0018      	movs	r0, r3
 800329c:	46bd      	mov	sp, r7
 800329e:	b008      	add	sp, #32
 80032a0:	bd80      	pop	{r7, pc}
	...

080032a4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80032a4:	b580      	push	{r7, lr}
 80032a6:	b088      	sub	sp, #32
 80032a8:	af00      	add	r7, sp, #0
 80032aa:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80032ac:	231e      	movs	r3, #30
 80032ae:	18fb      	adds	r3, r7, r3
 80032b0:	2200      	movs	r2, #0
 80032b2:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	689a      	ldr	r2, [r3, #8]
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	691b      	ldr	r3, [r3, #16]
 80032bc:	431a      	orrs	r2, r3
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	695b      	ldr	r3, [r3, #20]
 80032c2:	431a      	orrs	r2, r3
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	69db      	ldr	r3, [r3, #28]
 80032c8:	4313      	orrs	r3, r2
 80032ca:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	4abd      	ldr	r2, [pc, #756]	; (80035c8 <UART_SetConfig+0x324>)
 80032d4:	4013      	ands	r3, r2
 80032d6:	0019      	movs	r1, r3
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	697a      	ldr	r2, [r7, #20]
 80032de:	430a      	orrs	r2, r1
 80032e0:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	685b      	ldr	r3, [r3, #4]
 80032e8:	4ab8      	ldr	r2, [pc, #736]	; (80035cc <UART_SetConfig+0x328>)
 80032ea:	4013      	ands	r3, r2
 80032ec:	0019      	movs	r1, r3
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	68da      	ldr	r2, [r3, #12]
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	430a      	orrs	r2, r1
 80032f8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	699b      	ldr	r3, [r3, #24]
 80032fe:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	6a1b      	ldr	r3, [r3, #32]
 8003304:	697a      	ldr	r2, [r7, #20]
 8003306:	4313      	orrs	r3, r2
 8003308:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	689b      	ldr	r3, [r3, #8]
 8003310:	4aaf      	ldr	r2, [pc, #700]	; (80035d0 <UART_SetConfig+0x32c>)
 8003312:	4013      	ands	r3, r2
 8003314:	0019      	movs	r1, r3
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	697a      	ldr	r2, [r7, #20]
 800331c:	430a      	orrs	r2, r1
 800331e:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	4aab      	ldr	r2, [pc, #684]	; (80035d4 <UART_SetConfig+0x330>)
 8003326:	4293      	cmp	r3, r2
 8003328:	d125      	bne.n	8003376 <UART_SetConfig+0xd2>
 800332a:	4bab      	ldr	r3, [pc, #684]	; (80035d8 <UART_SetConfig+0x334>)
 800332c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800332e:	2203      	movs	r2, #3
 8003330:	4013      	ands	r3, r2
 8003332:	2b01      	cmp	r3, #1
 8003334:	d00f      	beq.n	8003356 <UART_SetConfig+0xb2>
 8003336:	d304      	bcc.n	8003342 <UART_SetConfig+0x9e>
 8003338:	2b02      	cmp	r3, #2
 800333a:	d011      	beq.n	8003360 <UART_SetConfig+0xbc>
 800333c:	2b03      	cmp	r3, #3
 800333e:	d005      	beq.n	800334c <UART_SetConfig+0xa8>
 8003340:	e013      	b.n	800336a <UART_SetConfig+0xc6>
 8003342:	231f      	movs	r3, #31
 8003344:	18fb      	adds	r3, r7, r3
 8003346:	2200      	movs	r2, #0
 8003348:	701a      	strb	r2, [r3, #0]
 800334a:	e0ba      	b.n	80034c2 <UART_SetConfig+0x21e>
 800334c:	231f      	movs	r3, #31
 800334e:	18fb      	adds	r3, r7, r3
 8003350:	2202      	movs	r2, #2
 8003352:	701a      	strb	r2, [r3, #0]
 8003354:	e0b5      	b.n	80034c2 <UART_SetConfig+0x21e>
 8003356:	231f      	movs	r3, #31
 8003358:	18fb      	adds	r3, r7, r3
 800335a:	2204      	movs	r2, #4
 800335c:	701a      	strb	r2, [r3, #0]
 800335e:	e0b0      	b.n	80034c2 <UART_SetConfig+0x21e>
 8003360:	231f      	movs	r3, #31
 8003362:	18fb      	adds	r3, r7, r3
 8003364:	2208      	movs	r2, #8
 8003366:	701a      	strb	r2, [r3, #0]
 8003368:	e0ab      	b.n	80034c2 <UART_SetConfig+0x21e>
 800336a:	231f      	movs	r3, #31
 800336c:	18fb      	adds	r3, r7, r3
 800336e:	2210      	movs	r2, #16
 8003370:	701a      	strb	r2, [r3, #0]
 8003372:	46c0      	nop			; (mov r8, r8)
 8003374:	e0a5      	b.n	80034c2 <UART_SetConfig+0x21e>
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	4a98      	ldr	r2, [pc, #608]	; (80035dc <UART_SetConfig+0x338>)
 800337c:	4293      	cmp	r3, r2
 800337e:	d132      	bne.n	80033e6 <UART_SetConfig+0x142>
 8003380:	4b95      	ldr	r3, [pc, #596]	; (80035d8 <UART_SetConfig+0x334>)
 8003382:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003384:	23c0      	movs	r3, #192	; 0xc0
 8003386:	029b      	lsls	r3, r3, #10
 8003388:	4013      	ands	r3, r2
 800338a:	2280      	movs	r2, #128	; 0x80
 800338c:	0252      	lsls	r2, r2, #9
 800338e:	4293      	cmp	r3, r2
 8003390:	d019      	beq.n	80033c6 <UART_SetConfig+0x122>
 8003392:	2280      	movs	r2, #128	; 0x80
 8003394:	0252      	lsls	r2, r2, #9
 8003396:	4293      	cmp	r3, r2
 8003398:	d802      	bhi.n	80033a0 <UART_SetConfig+0xfc>
 800339a:	2b00      	cmp	r3, #0
 800339c:	d009      	beq.n	80033b2 <UART_SetConfig+0x10e>
 800339e:	e01c      	b.n	80033da <UART_SetConfig+0x136>
 80033a0:	2280      	movs	r2, #128	; 0x80
 80033a2:	0292      	lsls	r2, r2, #10
 80033a4:	4293      	cmp	r3, r2
 80033a6:	d013      	beq.n	80033d0 <UART_SetConfig+0x12c>
 80033a8:	22c0      	movs	r2, #192	; 0xc0
 80033aa:	0292      	lsls	r2, r2, #10
 80033ac:	4293      	cmp	r3, r2
 80033ae:	d005      	beq.n	80033bc <UART_SetConfig+0x118>
 80033b0:	e013      	b.n	80033da <UART_SetConfig+0x136>
 80033b2:	231f      	movs	r3, #31
 80033b4:	18fb      	adds	r3, r7, r3
 80033b6:	2200      	movs	r2, #0
 80033b8:	701a      	strb	r2, [r3, #0]
 80033ba:	e082      	b.n	80034c2 <UART_SetConfig+0x21e>
 80033bc:	231f      	movs	r3, #31
 80033be:	18fb      	adds	r3, r7, r3
 80033c0:	2202      	movs	r2, #2
 80033c2:	701a      	strb	r2, [r3, #0]
 80033c4:	e07d      	b.n	80034c2 <UART_SetConfig+0x21e>
 80033c6:	231f      	movs	r3, #31
 80033c8:	18fb      	adds	r3, r7, r3
 80033ca:	2204      	movs	r2, #4
 80033cc:	701a      	strb	r2, [r3, #0]
 80033ce:	e078      	b.n	80034c2 <UART_SetConfig+0x21e>
 80033d0:	231f      	movs	r3, #31
 80033d2:	18fb      	adds	r3, r7, r3
 80033d4:	2208      	movs	r2, #8
 80033d6:	701a      	strb	r2, [r3, #0]
 80033d8:	e073      	b.n	80034c2 <UART_SetConfig+0x21e>
 80033da:	231f      	movs	r3, #31
 80033dc:	18fb      	adds	r3, r7, r3
 80033de:	2210      	movs	r2, #16
 80033e0:	701a      	strb	r2, [r3, #0]
 80033e2:	46c0      	nop			; (mov r8, r8)
 80033e4:	e06d      	b.n	80034c2 <UART_SetConfig+0x21e>
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	4a7d      	ldr	r2, [pc, #500]	; (80035e0 <UART_SetConfig+0x33c>)
 80033ec:	4293      	cmp	r3, r2
 80033ee:	d132      	bne.n	8003456 <UART_SetConfig+0x1b2>
 80033f0:	4b79      	ldr	r3, [pc, #484]	; (80035d8 <UART_SetConfig+0x334>)
 80033f2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80033f4:	23c0      	movs	r3, #192	; 0xc0
 80033f6:	031b      	lsls	r3, r3, #12
 80033f8:	4013      	ands	r3, r2
 80033fa:	2280      	movs	r2, #128	; 0x80
 80033fc:	02d2      	lsls	r2, r2, #11
 80033fe:	4293      	cmp	r3, r2
 8003400:	d019      	beq.n	8003436 <UART_SetConfig+0x192>
 8003402:	2280      	movs	r2, #128	; 0x80
 8003404:	02d2      	lsls	r2, r2, #11
 8003406:	4293      	cmp	r3, r2
 8003408:	d802      	bhi.n	8003410 <UART_SetConfig+0x16c>
 800340a:	2b00      	cmp	r3, #0
 800340c:	d009      	beq.n	8003422 <UART_SetConfig+0x17e>
 800340e:	e01c      	b.n	800344a <UART_SetConfig+0x1a6>
 8003410:	2280      	movs	r2, #128	; 0x80
 8003412:	0312      	lsls	r2, r2, #12
 8003414:	4293      	cmp	r3, r2
 8003416:	d013      	beq.n	8003440 <UART_SetConfig+0x19c>
 8003418:	22c0      	movs	r2, #192	; 0xc0
 800341a:	0312      	lsls	r2, r2, #12
 800341c:	4293      	cmp	r3, r2
 800341e:	d005      	beq.n	800342c <UART_SetConfig+0x188>
 8003420:	e013      	b.n	800344a <UART_SetConfig+0x1a6>
 8003422:	231f      	movs	r3, #31
 8003424:	18fb      	adds	r3, r7, r3
 8003426:	2200      	movs	r2, #0
 8003428:	701a      	strb	r2, [r3, #0]
 800342a:	e04a      	b.n	80034c2 <UART_SetConfig+0x21e>
 800342c:	231f      	movs	r3, #31
 800342e:	18fb      	adds	r3, r7, r3
 8003430:	2202      	movs	r2, #2
 8003432:	701a      	strb	r2, [r3, #0]
 8003434:	e045      	b.n	80034c2 <UART_SetConfig+0x21e>
 8003436:	231f      	movs	r3, #31
 8003438:	18fb      	adds	r3, r7, r3
 800343a:	2204      	movs	r2, #4
 800343c:	701a      	strb	r2, [r3, #0]
 800343e:	e040      	b.n	80034c2 <UART_SetConfig+0x21e>
 8003440:	231f      	movs	r3, #31
 8003442:	18fb      	adds	r3, r7, r3
 8003444:	2208      	movs	r2, #8
 8003446:	701a      	strb	r2, [r3, #0]
 8003448:	e03b      	b.n	80034c2 <UART_SetConfig+0x21e>
 800344a:	231f      	movs	r3, #31
 800344c:	18fb      	adds	r3, r7, r3
 800344e:	2210      	movs	r2, #16
 8003450:	701a      	strb	r2, [r3, #0]
 8003452:	46c0      	nop			; (mov r8, r8)
 8003454:	e035      	b.n	80034c2 <UART_SetConfig+0x21e>
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	4a62      	ldr	r2, [pc, #392]	; (80035e4 <UART_SetConfig+0x340>)
 800345c:	4293      	cmp	r3, r2
 800345e:	d104      	bne.n	800346a <UART_SetConfig+0x1c6>
 8003460:	231f      	movs	r3, #31
 8003462:	18fb      	adds	r3, r7, r3
 8003464:	2200      	movs	r2, #0
 8003466:	701a      	strb	r2, [r3, #0]
 8003468:	e02b      	b.n	80034c2 <UART_SetConfig+0x21e>
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	4a5e      	ldr	r2, [pc, #376]	; (80035e8 <UART_SetConfig+0x344>)
 8003470:	4293      	cmp	r3, r2
 8003472:	d104      	bne.n	800347e <UART_SetConfig+0x1da>
 8003474:	231f      	movs	r3, #31
 8003476:	18fb      	adds	r3, r7, r3
 8003478:	2200      	movs	r2, #0
 800347a:	701a      	strb	r2, [r3, #0]
 800347c:	e021      	b.n	80034c2 <UART_SetConfig+0x21e>
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	4a5a      	ldr	r2, [pc, #360]	; (80035ec <UART_SetConfig+0x348>)
 8003484:	4293      	cmp	r3, r2
 8003486:	d104      	bne.n	8003492 <UART_SetConfig+0x1ee>
 8003488:	231f      	movs	r3, #31
 800348a:	18fb      	adds	r3, r7, r3
 800348c:	2200      	movs	r2, #0
 800348e:	701a      	strb	r2, [r3, #0]
 8003490:	e017      	b.n	80034c2 <UART_SetConfig+0x21e>
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	4a56      	ldr	r2, [pc, #344]	; (80035f0 <UART_SetConfig+0x34c>)
 8003498:	4293      	cmp	r3, r2
 800349a:	d104      	bne.n	80034a6 <UART_SetConfig+0x202>
 800349c:	231f      	movs	r3, #31
 800349e:	18fb      	adds	r3, r7, r3
 80034a0:	2200      	movs	r2, #0
 80034a2:	701a      	strb	r2, [r3, #0]
 80034a4:	e00d      	b.n	80034c2 <UART_SetConfig+0x21e>
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	4a52      	ldr	r2, [pc, #328]	; (80035f4 <UART_SetConfig+0x350>)
 80034ac:	4293      	cmp	r3, r2
 80034ae:	d104      	bne.n	80034ba <UART_SetConfig+0x216>
 80034b0:	231f      	movs	r3, #31
 80034b2:	18fb      	adds	r3, r7, r3
 80034b4:	2200      	movs	r2, #0
 80034b6:	701a      	strb	r2, [r3, #0]
 80034b8:	e003      	b.n	80034c2 <UART_SetConfig+0x21e>
 80034ba:	231f      	movs	r3, #31
 80034bc:	18fb      	adds	r3, r7, r3
 80034be:	2210      	movs	r2, #16
 80034c0:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	69da      	ldr	r2, [r3, #28]
 80034c6:	2380      	movs	r3, #128	; 0x80
 80034c8:	021b      	lsls	r3, r3, #8
 80034ca:	429a      	cmp	r2, r3
 80034cc:	d15c      	bne.n	8003588 <UART_SetConfig+0x2e4>
  {
    switch (clocksource)
 80034ce:	231f      	movs	r3, #31
 80034d0:	18fb      	adds	r3, r7, r3
 80034d2:	781b      	ldrb	r3, [r3, #0]
 80034d4:	2b02      	cmp	r3, #2
 80034d6:	d00d      	beq.n	80034f4 <UART_SetConfig+0x250>
 80034d8:	dc02      	bgt.n	80034e0 <UART_SetConfig+0x23c>
 80034da:	2b00      	cmp	r3, #0
 80034dc:	d005      	beq.n	80034ea <UART_SetConfig+0x246>
 80034de:	e015      	b.n	800350c <UART_SetConfig+0x268>
 80034e0:	2b04      	cmp	r3, #4
 80034e2:	d00a      	beq.n	80034fa <UART_SetConfig+0x256>
 80034e4:	2b08      	cmp	r3, #8
 80034e6:	d00d      	beq.n	8003504 <UART_SetConfig+0x260>
 80034e8:	e010      	b.n	800350c <UART_SetConfig+0x268>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80034ea:	f7fe fcb3 	bl	8001e54 <HAL_RCC_GetPCLK1Freq>
 80034ee:	0003      	movs	r3, r0
 80034f0:	61bb      	str	r3, [r7, #24]
        break;
 80034f2:	e012      	b.n	800351a <UART_SetConfig+0x276>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80034f4:	4b40      	ldr	r3, [pc, #256]	; (80035f8 <UART_SetConfig+0x354>)
 80034f6:	61bb      	str	r3, [r7, #24]
        break;
 80034f8:	e00f      	b.n	800351a <UART_SetConfig+0x276>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80034fa:	f7fe fc23 	bl	8001d44 <HAL_RCC_GetSysClockFreq>
 80034fe:	0003      	movs	r3, r0
 8003500:	61bb      	str	r3, [r7, #24]
        break;
 8003502:	e00a      	b.n	800351a <UART_SetConfig+0x276>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003504:	2380      	movs	r3, #128	; 0x80
 8003506:	021b      	lsls	r3, r3, #8
 8003508:	61bb      	str	r3, [r7, #24]
        break;
 800350a:	e006      	b.n	800351a <UART_SetConfig+0x276>
      default:
        pclk = 0U;
 800350c:	2300      	movs	r3, #0
 800350e:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003510:	231e      	movs	r3, #30
 8003512:	18fb      	adds	r3, r7, r3
 8003514:	2201      	movs	r2, #1
 8003516:	701a      	strb	r2, [r3, #0]
        break;
 8003518:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800351a:	69bb      	ldr	r3, [r7, #24]
 800351c:	2b00      	cmp	r3, #0
 800351e:	d100      	bne.n	8003522 <UART_SetConfig+0x27e>
 8003520:	e096      	b.n	8003650 <UART_SetConfig+0x3ac>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003522:	69bb      	ldr	r3, [r7, #24]
 8003524:	005a      	lsls	r2, r3, #1
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	685b      	ldr	r3, [r3, #4]
 800352a:	085b      	lsrs	r3, r3, #1
 800352c:	18d2      	adds	r2, r2, r3
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	685b      	ldr	r3, [r3, #4]
 8003532:	0019      	movs	r1, r3
 8003534:	0010      	movs	r0, r2
 8003536:	f7fc fde5 	bl	8000104 <__udivsi3>
 800353a:	0003      	movs	r3, r0
 800353c:	b29b      	uxth	r3, r3
 800353e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003540:	693b      	ldr	r3, [r7, #16]
 8003542:	2b0f      	cmp	r3, #15
 8003544:	d91b      	bls.n	800357e <UART_SetConfig+0x2da>
 8003546:	693b      	ldr	r3, [r7, #16]
 8003548:	4a2c      	ldr	r2, [pc, #176]	; (80035fc <UART_SetConfig+0x358>)
 800354a:	4293      	cmp	r3, r2
 800354c:	d817      	bhi.n	800357e <UART_SetConfig+0x2da>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800354e:	693b      	ldr	r3, [r7, #16]
 8003550:	b29a      	uxth	r2, r3
 8003552:	200e      	movs	r0, #14
 8003554:	183b      	adds	r3, r7, r0
 8003556:	210f      	movs	r1, #15
 8003558:	438a      	bics	r2, r1
 800355a:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800355c:	693b      	ldr	r3, [r7, #16]
 800355e:	085b      	lsrs	r3, r3, #1
 8003560:	b29b      	uxth	r3, r3
 8003562:	2207      	movs	r2, #7
 8003564:	4013      	ands	r3, r2
 8003566:	b299      	uxth	r1, r3
 8003568:	183b      	adds	r3, r7, r0
 800356a:	183a      	adds	r2, r7, r0
 800356c:	8812      	ldrh	r2, [r2, #0]
 800356e:	430a      	orrs	r2, r1
 8003570:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	183a      	adds	r2, r7, r0
 8003578:	8812      	ldrh	r2, [r2, #0]
 800357a:	60da      	str	r2, [r3, #12]
 800357c:	e068      	b.n	8003650 <UART_SetConfig+0x3ac>
      }
      else
      {
        ret = HAL_ERROR;
 800357e:	231e      	movs	r3, #30
 8003580:	18fb      	adds	r3, r7, r3
 8003582:	2201      	movs	r2, #1
 8003584:	701a      	strb	r2, [r3, #0]
 8003586:	e063      	b.n	8003650 <UART_SetConfig+0x3ac>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003588:	231f      	movs	r3, #31
 800358a:	18fb      	adds	r3, r7, r3
 800358c:	781b      	ldrb	r3, [r3, #0]
 800358e:	2b02      	cmp	r3, #2
 8003590:	d00d      	beq.n	80035ae <UART_SetConfig+0x30a>
 8003592:	dc02      	bgt.n	800359a <UART_SetConfig+0x2f6>
 8003594:	2b00      	cmp	r3, #0
 8003596:	d005      	beq.n	80035a4 <UART_SetConfig+0x300>
 8003598:	e032      	b.n	8003600 <UART_SetConfig+0x35c>
 800359a:	2b04      	cmp	r3, #4
 800359c:	d00a      	beq.n	80035b4 <UART_SetConfig+0x310>
 800359e:	2b08      	cmp	r3, #8
 80035a0:	d00d      	beq.n	80035be <UART_SetConfig+0x31a>
 80035a2:	e02d      	b.n	8003600 <UART_SetConfig+0x35c>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80035a4:	f7fe fc56 	bl	8001e54 <HAL_RCC_GetPCLK1Freq>
 80035a8:	0003      	movs	r3, r0
 80035aa:	61bb      	str	r3, [r7, #24]
        break;
 80035ac:	e02f      	b.n	800360e <UART_SetConfig+0x36a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80035ae:	4b12      	ldr	r3, [pc, #72]	; (80035f8 <UART_SetConfig+0x354>)
 80035b0:	61bb      	str	r3, [r7, #24]
        break;
 80035b2:	e02c      	b.n	800360e <UART_SetConfig+0x36a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80035b4:	f7fe fbc6 	bl	8001d44 <HAL_RCC_GetSysClockFreq>
 80035b8:	0003      	movs	r3, r0
 80035ba:	61bb      	str	r3, [r7, #24]
        break;
 80035bc:	e027      	b.n	800360e <UART_SetConfig+0x36a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80035be:	2380      	movs	r3, #128	; 0x80
 80035c0:	021b      	lsls	r3, r3, #8
 80035c2:	61bb      	str	r3, [r7, #24]
        break;
 80035c4:	e023      	b.n	800360e <UART_SetConfig+0x36a>
 80035c6:	46c0      	nop			; (mov r8, r8)
 80035c8:	efff69f3 	.word	0xefff69f3
 80035cc:	ffffcfff 	.word	0xffffcfff
 80035d0:	fffff4ff 	.word	0xfffff4ff
 80035d4:	40013800 	.word	0x40013800
 80035d8:	40021000 	.word	0x40021000
 80035dc:	40004400 	.word	0x40004400
 80035e0:	40004800 	.word	0x40004800
 80035e4:	40004c00 	.word	0x40004c00
 80035e8:	40005000 	.word	0x40005000
 80035ec:	40011400 	.word	0x40011400
 80035f0:	40011800 	.word	0x40011800
 80035f4:	40011c00 	.word	0x40011c00
 80035f8:	007a1200 	.word	0x007a1200
 80035fc:	0000ffff 	.word	0x0000ffff
      default:
        pclk = 0U;
 8003600:	2300      	movs	r3, #0
 8003602:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003604:	231e      	movs	r3, #30
 8003606:	18fb      	adds	r3, r7, r3
 8003608:	2201      	movs	r2, #1
 800360a:	701a      	strb	r2, [r3, #0]
        break;
 800360c:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 800360e:	69bb      	ldr	r3, [r7, #24]
 8003610:	2b00      	cmp	r3, #0
 8003612:	d01d      	beq.n	8003650 <UART_SetConfig+0x3ac>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	685b      	ldr	r3, [r3, #4]
 8003618:	085a      	lsrs	r2, r3, #1
 800361a:	69bb      	ldr	r3, [r7, #24]
 800361c:	18d2      	adds	r2, r2, r3
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	685b      	ldr	r3, [r3, #4]
 8003622:	0019      	movs	r1, r3
 8003624:	0010      	movs	r0, r2
 8003626:	f7fc fd6d 	bl	8000104 <__udivsi3>
 800362a:	0003      	movs	r3, r0
 800362c:	b29b      	uxth	r3, r3
 800362e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003630:	693b      	ldr	r3, [r7, #16]
 8003632:	2b0f      	cmp	r3, #15
 8003634:	d908      	bls.n	8003648 <UART_SetConfig+0x3a4>
 8003636:	693b      	ldr	r3, [r7, #16]
 8003638:	4a0c      	ldr	r2, [pc, #48]	; (800366c <UART_SetConfig+0x3c8>)
 800363a:	4293      	cmp	r3, r2
 800363c:	d804      	bhi.n	8003648 <UART_SetConfig+0x3a4>
      {
        huart->Instance->BRR = usartdiv;
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	693a      	ldr	r2, [r7, #16]
 8003644:	60da      	str	r2, [r3, #12]
 8003646:	e003      	b.n	8003650 <UART_SetConfig+0x3ac>
      }
      else
      {
        ret = HAL_ERROR;
 8003648:	231e      	movs	r3, #30
 800364a:	18fb      	adds	r3, r7, r3
 800364c:	2201      	movs	r2, #1
 800364e:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	2200      	movs	r2, #0
 8003654:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	2200      	movs	r2, #0
 800365a:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 800365c:	231e      	movs	r3, #30
 800365e:	18fb      	adds	r3, r7, r3
 8003660:	781b      	ldrb	r3, [r3, #0]
}
 8003662:	0018      	movs	r0, r3
 8003664:	46bd      	mov	sp, r7
 8003666:	b008      	add	sp, #32
 8003668:	bd80      	pop	{r7, pc}
 800366a:	46c0      	nop			; (mov r8, r8)
 800366c:	0000ffff 	.word	0x0000ffff

08003670 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003670:	b580      	push	{r7, lr}
 8003672:	b082      	sub	sp, #8
 8003674:	af00      	add	r7, sp, #0
 8003676:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800367c:	2201      	movs	r2, #1
 800367e:	4013      	ands	r3, r2
 8003680:	d00b      	beq.n	800369a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	685b      	ldr	r3, [r3, #4]
 8003688:	4a4a      	ldr	r2, [pc, #296]	; (80037b4 <UART_AdvFeatureConfig+0x144>)
 800368a:	4013      	ands	r3, r2
 800368c:	0019      	movs	r1, r3
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	430a      	orrs	r2, r1
 8003698:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800369e:	2202      	movs	r2, #2
 80036a0:	4013      	ands	r3, r2
 80036a2:	d00b      	beq.n	80036bc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	685b      	ldr	r3, [r3, #4]
 80036aa:	4a43      	ldr	r2, [pc, #268]	; (80037b8 <UART_AdvFeatureConfig+0x148>)
 80036ac:	4013      	ands	r3, r2
 80036ae:	0019      	movs	r1, r3
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	430a      	orrs	r2, r1
 80036ba:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036c0:	2204      	movs	r2, #4
 80036c2:	4013      	ands	r3, r2
 80036c4:	d00b      	beq.n	80036de <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	685b      	ldr	r3, [r3, #4]
 80036cc:	4a3b      	ldr	r2, [pc, #236]	; (80037bc <UART_AdvFeatureConfig+0x14c>)
 80036ce:	4013      	ands	r3, r2
 80036d0:	0019      	movs	r1, r3
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	430a      	orrs	r2, r1
 80036dc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036e2:	2208      	movs	r2, #8
 80036e4:	4013      	ands	r3, r2
 80036e6:	d00b      	beq.n	8003700 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	685b      	ldr	r3, [r3, #4]
 80036ee:	4a34      	ldr	r2, [pc, #208]	; (80037c0 <UART_AdvFeatureConfig+0x150>)
 80036f0:	4013      	ands	r3, r2
 80036f2:	0019      	movs	r1, r3
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	430a      	orrs	r2, r1
 80036fe:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003704:	2210      	movs	r2, #16
 8003706:	4013      	ands	r3, r2
 8003708:	d00b      	beq.n	8003722 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	689b      	ldr	r3, [r3, #8]
 8003710:	4a2c      	ldr	r2, [pc, #176]	; (80037c4 <UART_AdvFeatureConfig+0x154>)
 8003712:	4013      	ands	r3, r2
 8003714:	0019      	movs	r1, r3
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	430a      	orrs	r2, r1
 8003720:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003726:	2220      	movs	r2, #32
 8003728:	4013      	ands	r3, r2
 800372a:	d00b      	beq.n	8003744 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	689b      	ldr	r3, [r3, #8]
 8003732:	4a25      	ldr	r2, [pc, #148]	; (80037c8 <UART_AdvFeatureConfig+0x158>)
 8003734:	4013      	ands	r3, r2
 8003736:	0019      	movs	r1, r3
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	430a      	orrs	r2, r1
 8003742:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003748:	2240      	movs	r2, #64	; 0x40
 800374a:	4013      	ands	r3, r2
 800374c:	d01d      	beq.n	800378a <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	685b      	ldr	r3, [r3, #4]
 8003754:	4a1d      	ldr	r2, [pc, #116]	; (80037cc <UART_AdvFeatureConfig+0x15c>)
 8003756:	4013      	ands	r3, r2
 8003758:	0019      	movs	r1, r3
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	430a      	orrs	r2, r1
 8003764:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800376a:	2380      	movs	r3, #128	; 0x80
 800376c:	035b      	lsls	r3, r3, #13
 800376e:	429a      	cmp	r2, r3
 8003770:	d10b      	bne.n	800378a <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	685b      	ldr	r3, [r3, #4]
 8003778:	4a15      	ldr	r2, [pc, #84]	; (80037d0 <UART_AdvFeatureConfig+0x160>)
 800377a:	4013      	ands	r3, r2
 800377c:	0019      	movs	r1, r3
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	430a      	orrs	r2, r1
 8003788:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800378e:	2280      	movs	r2, #128	; 0x80
 8003790:	4013      	ands	r3, r2
 8003792:	d00b      	beq.n	80037ac <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	685b      	ldr	r3, [r3, #4]
 800379a:	4a0e      	ldr	r2, [pc, #56]	; (80037d4 <UART_AdvFeatureConfig+0x164>)
 800379c:	4013      	ands	r3, r2
 800379e:	0019      	movs	r1, r3
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	430a      	orrs	r2, r1
 80037aa:	605a      	str	r2, [r3, #4]
  }
}
 80037ac:	46c0      	nop			; (mov r8, r8)
 80037ae:	46bd      	mov	sp, r7
 80037b0:	b002      	add	sp, #8
 80037b2:	bd80      	pop	{r7, pc}
 80037b4:	fffdffff 	.word	0xfffdffff
 80037b8:	fffeffff 	.word	0xfffeffff
 80037bc:	fffbffff 	.word	0xfffbffff
 80037c0:	ffff7fff 	.word	0xffff7fff
 80037c4:	ffffefff 	.word	0xffffefff
 80037c8:	ffffdfff 	.word	0xffffdfff
 80037cc:	ffefffff 	.word	0xffefffff
 80037d0:	ff9fffff 	.word	0xff9fffff
 80037d4:	fff7ffff 	.word	0xfff7ffff

080037d8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80037d8:	b580      	push	{r7, lr}
 80037da:	b086      	sub	sp, #24
 80037dc:	af02      	add	r7, sp, #8
 80037de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	2280      	movs	r2, #128	; 0x80
 80037e4:	2100      	movs	r1, #0
 80037e6:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80037e8:	f7fd fb7a 	bl	8000ee0 <HAL_GetTick>
 80037ec:	0003      	movs	r3, r0
 80037ee:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	2208      	movs	r2, #8
 80037f8:	4013      	ands	r3, r2
 80037fa:	2b08      	cmp	r3, #8
 80037fc:	d10d      	bne.n	800381a <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80037fe:	68fa      	ldr	r2, [r7, #12]
 8003800:	2380      	movs	r3, #128	; 0x80
 8003802:	0399      	lsls	r1, r3, #14
 8003804:	6878      	ldr	r0, [r7, #4]
 8003806:	4b18      	ldr	r3, [pc, #96]	; (8003868 <UART_CheckIdleState+0x90>)
 8003808:	9300      	str	r3, [sp, #0]
 800380a:	0013      	movs	r3, r2
 800380c:	2200      	movs	r2, #0
 800380e:	f000 f82d 	bl	800386c <UART_WaitOnFlagUntilTimeout>
 8003812:	1e03      	subs	r3, r0, #0
 8003814:	d001      	beq.n	800381a <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003816:	2303      	movs	r3, #3
 8003818:	e022      	b.n	8003860 <UART_CheckIdleState+0x88>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	2204      	movs	r2, #4
 8003822:	4013      	ands	r3, r2
 8003824:	2b04      	cmp	r3, #4
 8003826:	d10d      	bne.n	8003844 <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003828:	68fa      	ldr	r2, [r7, #12]
 800382a:	2380      	movs	r3, #128	; 0x80
 800382c:	03d9      	lsls	r1, r3, #15
 800382e:	6878      	ldr	r0, [r7, #4]
 8003830:	4b0d      	ldr	r3, [pc, #52]	; (8003868 <UART_CheckIdleState+0x90>)
 8003832:	9300      	str	r3, [sp, #0]
 8003834:	0013      	movs	r3, r2
 8003836:	2200      	movs	r2, #0
 8003838:	f000 f818 	bl	800386c <UART_WaitOnFlagUntilTimeout>
 800383c:	1e03      	subs	r3, r0, #0
 800383e:	d001      	beq.n	8003844 <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003840:	2303      	movs	r3, #3
 8003842:	e00d      	b.n	8003860 <UART_CheckIdleState+0x88>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	2220      	movs	r2, #32
 8003848:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	2220      	movs	r2, #32
 800384e:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	2200      	movs	r2, #0
 8003854:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	2274      	movs	r2, #116	; 0x74
 800385a:	2100      	movs	r1, #0
 800385c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800385e:	2300      	movs	r3, #0
}
 8003860:	0018      	movs	r0, r3
 8003862:	46bd      	mov	sp, r7
 8003864:	b004      	add	sp, #16
 8003866:	bd80      	pop	{r7, pc}
 8003868:	01ffffff 	.word	0x01ffffff

0800386c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800386c:	b580      	push	{r7, lr}
 800386e:	b084      	sub	sp, #16
 8003870:	af00      	add	r7, sp, #0
 8003872:	60f8      	str	r0, [r7, #12]
 8003874:	60b9      	str	r1, [r7, #8]
 8003876:	603b      	str	r3, [r7, #0]
 8003878:	1dfb      	adds	r3, r7, #7
 800387a:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800387c:	e05e      	b.n	800393c <UART_WaitOnFlagUntilTimeout+0xd0>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800387e:	69bb      	ldr	r3, [r7, #24]
 8003880:	3301      	adds	r3, #1
 8003882:	d05b      	beq.n	800393c <UART_WaitOnFlagUntilTimeout+0xd0>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003884:	f7fd fb2c 	bl	8000ee0 <HAL_GetTick>
 8003888:	0002      	movs	r2, r0
 800388a:	683b      	ldr	r3, [r7, #0]
 800388c:	1ad3      	subs	r3, r2, r3
 800388e:	69ba      	ldr	r2, [r7, #24]
 8003890:	429a      	cmp	r2, r3
 8003892:	d302      	bcc.n	800389a <UART_WaitOnFlagUntilTimeout+0x2e>
 8003894:	69bb      	ldr	r3, [r7, #24]
 8003896:	2b00      	cmp	r3, #0
 8003898:	d11b      	bne.n	80038d2 <UART_WaitOnFlagUntilTimeout+0x66>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	681a      	ldr	r2, [r3, #0]
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	492f      	ldr	r1, [pc, #188]	; (8003964 <UART_WaitOnFlagUntilTimeout+0xf8>)
 80038a6:	400a      	ands	r2, r1
 80038a8:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	689a      	ldr	r2, [r3, #8]
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	2101      	movs	r1, #1
 80038b6:	438a      	bics	r2, r1
 80038b8:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	2220      	movs	r2, #32
 80038be:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	2220      	movs	r2, #32
 80038c4:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	2274      	movs	r2, #116	; 0x74
 80038ca:	2100      	movs	r1, #0
 80038cc:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80038ce:	2303      	movs	r3, #3
 80038d0:	e044      	b.n	800395c <UART_WaitOnFlagUntilTimeout+0xf0>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	2204      	movs	r2, #4
 80038da:	4013      	ands	r3, r2
 80038dc:	d02e      	beq.n	800393c <UART_WaitOnFlagUntilTimeout+0xd0>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	69da      	ldr	r2, [r3, #28]
 80038e4:	2380      	movs	r3, #128	; 0x80
 80038e6:	011b      	lsls	r3, r3, #4
 80038e8:	401a      	ands	r2, r3
 80038ea:	2380      	movs	r3, #128	; 0x80
 80038ec:	011b      	lsls	r3, r3, #4
 80038ee:	429a      	cmp	r2, r3
 80038f0:	d124      	bne.n	800393c <UART_WaitOnFlagUntilTimeout+0xd0>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	2280      	movs	r2, #128	; 0x80
 80038f8:	0112      	lsls	r2, r2, #4
 80038fa:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	681a      	ldr	r2, [r3, #0]
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	4917      	ldr	r1, [pc, #92]	; (8003964 <UART_WaitOnFlagUntilTimeout+0xf8>)
 8003908:	400a      	ands	r2, r1
 800390a:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	689a      	ldr	r2, [r3, #8]
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	2101      	movs	r1, #1
 8003918:	438a      	bics	r2, r1
 800391a:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	2220      	movs	r2, #32
 8003920:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	2220      	movs	r2, #32
 8003926:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	2280      	movs	r2, #128	; 0x80
 800392c:	2120      	movs	r1, #32
 800392e:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	2274      	movs	r2, #116	; 0x74
 8003934:	2100      	movs	r1, #0
 8003936:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8003938:	2303      	movs	r3, #3
 800393a:	e00f      	b.n	800395c <UART_WaitOnFlagUntilTimeout+0xf0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	69db      	ldr	r3, [r3, #28]
 8003942:	68ba      	ldr	r2, [r7, #8]
 8003944:	4013      	ands	r3, r2
 8003946:	68ba      	ldr	r2, [r7, #8]
 8003948:	1ad3      	subs	r3, r2, r3
 800394a:	425a      	negs	r2, r3
 800394c:	4153      	adcs	r3, r2
 800394e:	b2db      	uxtb	r3, r3
 8003950:	001a      	movs	r2, r3
 8003952:	1dfb      	adds	r3, r7, #7
 8003954:	781b      	ldrb	r3, [r3, #0]
 8003956:	429a      	cmp	r2, r3
 8003958:	d091      	beq.n	800387e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800395a:	2300      	movs	r3, #0
}
 800395c:	0018      	movs	r0, r3
 800395e:	46bd      	mov	sp, r7
 8003960:	b004      	add	sp, #16
 8003962:	bd80      	pop	{r7, pc}
 8003964:	fffffe5f 	.word	0xfffffe5f

08003968 <__libc_init_array>:
 8003968:	b570      	push	{r4, r5, r6, lr}
 800396a:	2600      	movs	r6, #0
 800396c:	4d0c      	ldr	r5, [pc, #48]	; (80039a0 <__libc_init_array+0x38>)
 800396e:	4c0d      	ldr	r4, [pc, #52]	; (80039a4 <__libc_init_array+0x3c>)
 8003970:	1b64      	subs	r4, r4, r5
 8003972:	10a4      	asrs	r4, r4, #2
 8003974:	42a6      	cmp	r6, r4
 8003976:	d109      	bne.n	800398c <__libc_init_array+0x24>
 8003978:	2600      	movs	r6, #0
 800397a:	f000 fc39 	bl	80041f0 <_init>
 800397e:	4d0a      	ldr	r5, [pc, #40]	; (80039a8 <__libc_init_array+0x40>)
 8003980:	4c0a      	ldr	r4, [pc, #40]	; (80039ac <__libc_init_array+0x44>)
 8003982:	1b64      	subs	r4, r4, r5
 8003984:	10a4      	asrs	r4, r4, #2
 8003986:	42a6      	cmp	r6, r4
 8003988:	d105      	bne.n	8003996 <__libc_init_array+0x2e>
 800398a:	bd70      	pop	{r4, r5, r6, pc}
 800398c:	00b3      	lsls	r3, r6, #2
 800398e:	58eb      	ldr	r3, [r5, r3]
 8003990:	4798      	blx	r3
 8003992:	3601      	adds	r6, #1
 8003994:	e7ee      	b.n	8003974 <__libc_init_array+0xc>
 8003996:	00b3      	lsls	r3, r6, #2
 8003998:	58eb      	ldr	r3, [r5, r3]
 800399a:	4798      	blx	r3
 800399c:	3601      	adds	r6, #1
 800399e:	e7f2      	b.n	8003986 <__libc_init_array+0x1e>
 80039a0:	08004380 	.word	0x08004380
 80039a4:	08004380 	.word	0x08004380
 80039a8:	08004380 	.word	0x08004380
 80039ac:	08004384 	.word	0x08004384

080039b0 <memcpy>:
 80039b0:	2300      	movs	r3, #0
 80039b2:	b510      	push	{r4, lr}
 80039b4:	429a      	cmp	r2, r3
 80039b6:	d100      	bne.n	80039ba <memcpy+0xa>
 80039b8:	bd10      	pop	{r4, pc}
 80039ba:	5ccc      	ldrb	r4, [r1, r3]
 80039bc:	54c4      	strb	r4, [r0, r3]
 80039be:	3301      	adds	r3, #1
 80039c0:	e7f8      	b.n	80039b4 <memcpy+0x4>

080039c2 <memset>:
 80039c2:	0003      	movs	r3, r0
 80039c4:	1812      	adds	r2, r2, r0
 80039c6:	4293      	cmp	r3, r2
 80039c8:	d100      	bne.n	80039cc <memset+0xa>
 80039ca:	4770      	bx	lr
 80039cc:	7019      	strb	r1, [r3, #0]
 80039ce:	3301      	adds	r3, #1
 80039d0:	e7f9      	b.n	80039c6 <memset+0x4>
	...

080039d4 <siprintf>:
 80039d4:	b40e      	push	{r1, r2, r3}
 80039d6:	b500      	push	{lr}
 80039d8:	490b      	ldr	r1, [pc, #44]	; (8003a08 <siprintf+0x34>)
 80039da:	b09c      	sub	sp, #112	; 0x70
 80039dc:	ab1d      	add	r3, sp, #116	; 0x74
 80039de:	9002      	str	r0, [sp, #8]
 80039e0:	9006      	str	r0, [sp, #24]
 80039e2:	9107      	str	r1, [sp, #28]
 80039e4:	9104      	str	r1, [sp, #16]
 80039e6:	4809      	ldr	r0, [pc, #36]	; (8003a0c <siprintf+0x38>)
 80039e8:	4909      	ldr	r1, [pc, #36]	; (8003a10 <siprintf+0x3c>)
 80039ea:	cb04      	ldmia	r3!, {r2}
 80039ec:	9105      	str	r1, [sp, #20]
 80039ee:	6800      	ldr	r0, [r0, #0]
 80039f0:	a902      	add	r1, sp, #8
 80039f2:	9301      	str	r3, [sp, #4]
 80039f4:	f000 f870 	bl	8003ad8 <_svfiprintf_r>
 80039f8:	2300      	movs	r3, #0
 80039fa:	9a02      	ldr	r2, [sp, #8]
 80039fc:	7013      	strb	r3, [r2, #0]
 80039fe:	b01c      	add	sp, #112	; 0x70
 8003a00:	bc08      	pop	{r3}
 8003a02:	b003      	add	sp, #12
 8003a04:	4718      	bx	r3
 8003a06:	46c0      	nop			; (mov r8, r8)
 8003a08:	7fffffff 	.word	0x7fffffff
 8003a0c:	20000014 	.word	0x20000014
 8003a10:	ffff0208 	.word	0xffff0208

08003a14 <__ssputs_r>:
 8003a14:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003a16:	688e      	ldr	r6, [r1, #8]
 8003a18:	b085      	sub	sp, #20
 8003a1a:	0007      	movs	r7, r0
 8003a1c:	000c      	movs	r4, r1
 8003a1e:	9203      	str	r2, [sp, #12]
 8003a20:	9301      	str	r3, [sp, #4]
 8003a22:	429e      	cmp	r6, r3
 8003a24:	d83c      	bhi.n	8003aa0 <__ssputs_r+0x8c>
 8003a26:	2390      	movs	r3, #144	; 0x90
 8003a28:	898a      	ldrh	r2, [r1, #12]
 8003a2a:	00db      	lsls	r3, r3, #3
 8003a2c:	421a      	tst	r2, r3
 8003a2e:	d034      	beq.n	8003a9a <__ssputs_r+0x86>
 8003a30:	2503      	movs	r5, #3
 8003a32:	6909      	ldr	r1, [r1, #16]
 8003a34:	6823      	ldr	r3, [r4, #0]
 8003a36:	1a5b      	subs	r3, r3, r1
 8003a38:	9302      	str	r3, [sp, #8]
 8003a3a:	6963      	ldr	r3, [r4, #20]
 8003a3c:	9802      	ldr	r0, [sp, #8]
 8003a3e:	435d      	muls	r5, r3
 8003a40:	0feb      	lsrs	r3, r5, #31
 8003a42:	195d      	adds	r5, r3, r5
 8003a44:	9b01      	ldr	r3, [sp, #4]
 8003a46:	106d      	asrs	r5, r5, #1
 8003a48:	3301      	adds	r3, #1
 8003a4a:	181b      	adds	r3, r3, r0
 8003a4c:	42ab      	cmp	r3, r5
 8003a4e:	d900      	bls.n	8003a52 <__ssputs_r+0x3e>
 8003a50:	001d      	movs	r5, r3
 8003a52:	0553      	lsls	r3, r2, #21
 8003a54:	d532      	bpl.n	8003abc <__ssputs_r+0xa8>
 8003a56:	0029      	movs	r1, r5
 8003a58:	0038      	movs	r0, r7
 8003a5a:	f000 fb19 	bl	8004090 <_malloc_r>
 8003a5e:	1e06      	subs	r6, r0, #0
 8003a60:	d109      	bne.n	8003a76 <__ssputs_r+0x62>
 8003a62:	230c      	movs	r3, #12
 8003a64:	603b      	str	r3, [r7, #0]
 8003a66:	2340      	movs	r3, #64	; 0x40
 8003a68:	2001      	movs	r0, #1
 8003a6a:	89a2      	ldrh	r2, [r4, #12]
 8003a6c:	4240      	negs	r0, r0
 8003a6e:	4313      	orrs	r3, r2
 8003a70:	81a3      	strh	r3, [r4, #12]
 8003a72:	b005      	add	sp, #20
 8003a74:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003a76:	9a02      	ldr	r2, [sp, #8]
 8003a78:	6921      	ldr	r1, [r4, #16]
 8003a7a:	f7ff ff99 	bl	80039b0 <memcpy>
 8003a7e:	89a3      	ldrh	r3, [r4, #12]
 8003a80:	4a14      	ldr	r2, [pc, #80]	; (8003ad4 <__ssputs_r+0xc0>)
 8003a82:	401a      	ands	r2, r3
 8003a84:	2380      	movs	r3, #128	; 0x80
 8003a86:	4313      	orrs	r3, r2
 8003a88:	81a3      	strh	r3, [r4, #12]
 8003a8a:	9b02      	ldr	r3, [sp, #8]
 8003a8c:	6126      	str	r6, [r4, #16]
 8003a8e:	18f6      	adds	r6, r6, r3
 8003a90:	6026      	str	r6, [r4, #0]
 8003a92:	6165      	str	r5, [r4, #20]
 8003a94:	9e01      	ldr	r6, [sp, #4]
 8003a96:	1aed      	subs	r5, r5, r3
 8003a98:	60a5      	str	r5, [r4, #8]
 8003a9a:	9b01      	ldr	r3, [sp, #4]
 8003a9c:	429e      	cmp	r6, r3
 8003a9e:	d900      	bls.n	8003aa2 <__ssputs_r+0x8e>
 8003aa0:	9e01      	ldr	r6, [sp, #4]
 8003aa2:	0032      	movs	r2, r6
 8003aa4:	9903      	ldr	r1, [sp, #12]
 8003aa6:	6820      	ldr	r0, [r4, #0]
 8003aa8:	f000 fa95 	bl	8003fd6 <memmove>
 8003aac:	68a3      	ldr	r3, [r4, #8]
 8003aae:	2000      	movs	r0, #0
 8003ab0:	1b9b      	subs	r3, r3, r6
 8003ab2:	60a3      	str	r3, [r4, #8]
 8003ab4:	6823      	ldr	r3, [r4, #0]
 8003ab6:	199e      	adds	r6, r3, r6
 8003ab8:	6026      	str	r6, [r4, #0]
 8003aba:	e7da      	b.n	8003a72 <__ssputs_r+0x5e>
 8003abc:	002a      	movs	r2, r5
 8003abe:	0038      	movs	r0, r7
 8003ac0:	f000 fb44 	bl	800414c <_realloc_r>
 8003ac4:	1e06      	subs	r6, r0, #0
 8003ac6:	d1e0      	bne.n	8003a8a <__ssputs_r+0x76>
 8003ac8:	6921      	ldr	r1, [r4, #16]
 8003aca:	0038      	movs	r0, r7
 8003acc:	f000 fa96 	bl	8003ffc <_free_r>
 8003ad0:	e7c7      	b.n	8003a62 <__ssputs_r+0x4e>
 8003ad2:	46c0      	nop			; (mov r8, r8)
 8003ad4:	fffffb7f 	.word	0xfffffb7f

08003ad8 <_svfiprintf_r>:
 8003ad8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003ada:	b0a1      	sub	sp, #132	; 0x84
 8003adc:	9003      	str	r0, [sp, #12]
 8003ade:	001d      	movs	r5, r3
 8003ae0:	898b      	ldrh	r3, [r1, #12]
 8003ae2:	000f      	movs	r7, r1
 8003ae4:	0016      	movs	r6, r2
 8003ae6:	061b      	lsls	r3, r3, #24
 8003ae8:	d511      	bpl.n	8003b0e <_svfiprintf_r+0x36>
 8003aea:	690b      	ldr	r3, [r1, #16]
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d10e      	bne.n	8003b0e <_svfiprintf_r+0x36>
 8003af0:	2140      	movs	r1, #64	; 0x40
 8003af2:	f000 facd 	bl	8004090 <_malloc_r>
 8003af6:	6038      	str	r0, [r7, #0]
 8003af8:	6138      	str	r0, [r7, #16]
 8003afa:	2800      	cmp	r0, #0
 8003afc:	d105      	bne.n	8003b0a <_svfiprintf_r+0x32>
 8003afe:	230c      	movs	r3, #12
 8003b00:	9a03      	ldr	r2, [sp, #12]
 8003b02:	3801      	subs	r0, #1
 8003b04:	6013      	str	r3, [r2, #0]
 8003b06:	b021      	add	sp, #132	; 0x84
 8003b08:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003b0a:	2340      	movs	r3, #64	; 0x40
 8003b0c:	617b      	str	r3, [r7, #20]
 8003b0e:	2300      	movs	r3, #0
 8003b10:	ac08      	add	r4, sp, #32
 8003b12:	6163      	str	r3, [r4, #20]
 8003b14:	3320      	adds	r3, #32
 8003b16:	7663      	strb	r3, [r4, #25]
 8003b18:	3310      	adds	r3, #16
 8003b1a:	76a3      	strb	r3, [r4, #26]
 8003b1c:	9507      	str	r5, [sp, #28]
 8003b1e:	0035      	movs	r5, r6
 8003b20:	782b      	ldrb	r3, [r5, #0]
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d001      	beq.n	8003b2a <_svfiprintf_r+0x52>
 8003b26:	2b25      	cmp	r3, #37	; 0x25
 8003b28:	d146      	bne.n	8003bb8 <_svfiprintf_r+0xe0>
 8003b2a:	1bab      	subs	r3, r5, r6
 8003b2c:	9305      	str	r3, [sp, #20]
 8003b2e:	d00c      	beq.n	8003b4a <_svfiprintf_r+0x72>
 8003b30:	0032      	movs	r2, r6
 8003b32:	0039      	movs	r1, r7
 8003b34:	9803      	ldr	r0, [sp, #12]
 8003b36:	f7ff ff6d 	bl	8003a14 <__ssputs_r>
 8003b3a:	1c43      	adds	r3, r0, #1
 8003b3c:	d100      	bne.n	8003b40 <_svfiprintf_r+0x68>
 8003b3e:	e0ae      	b.n	8003c9e <_svfiprintf_r+0x1c6>
 8003b40:	6962      	ldr	r2, [r4, #20]
 8003b42:	9b05      	ldr	r3, [sp, #20]
 8003b44:	4694      	mov	ip, r2
 8003b46:	4463      	add	r3, ip
 8003b48:	6163      	str	r3, [r4, #20]
 8003b4a:	782b      	ldrb	r3, [r5, #0]
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	d100      	bne.n	8003b52 <_svfiprintf_r+0x7a>
 8003b50:	e0a5      	b.n	8003c9e <_svfiprintf_r+0x1c6>
 8003b52:	2201      	movs	r2, #1
 8003b54:	2300      	movs	r3, #0
 8003b56:	4252      	negs	r2, r2
 8003b58:	6062      	str	r2, [r4, #4]
 8003b5a:	a904      	add	r1, sp, #16
 8003b5c:	3254      	adds	r2, #84	; 0x54
 8003b5e:	1852      	adds	r2, r2, r1
 8003b60:	1c6e      	adds	r6, r5, #1
 8003b62:	6023      	str	r3, [r4, #0]
 8003b64:	60e3      	str	r3, [r4, #12]
 8003b66:	60a3      	str	r3, [r4, #8]
 8003b68:	7013      	strb	r3, [r2, #0]
 8003b6a:	65a3      	str	r3, [r4, #88]	; 0x58
 8003b6c:	7831      	ldrb	r1, [r6, #0]
 8003b6e:	2205      	movs	r2, #5
 8003b70:	4853      	ldr	r0, [pc, #332]	; (8003cc0 <_svfiprintf_r+0x1e8>)
 8003b72:	f000 fa25 	bl	8003fc0 <memchr>
 8003b76:	1c75      	adds	r5, r6, #1
 8003b78:	2800      	cmp	r0, #0
 8003b7a:	d11f      	bne.n	8003bbc <_svfiprintf_r+0xe4>
 8003b7c:	6822      	ldr	r2, [r4, #0]
 8003b7e:	06d3      	lsls	r3, r2, #27
 8003b80:	d504      	bpl.n	8003b8c <_svfiprintf_r+0xb4>
 8003b82:	2353      	movs	r3, #83	; 0x53
 8003b84:	a904      	add	r1, sp, #16
 8003b86:	185b      	adds	r3, r3, r1
 8003b88:	2120      	movs	r1, #32
 8003b8a:	7019      	strb	r1, [r3, #0]
 8003b8c:	0713      	lsls	r3, r2, #28
 8003b8e:	d504      	bpl.n	8003b9a <_svfiprintf_r+0xc2>
 8003b90:	2353      	movs	r3, #83	; 0x53
 8003b92:	a904      	add	r1, sp, #16
 8003b94:	185b      	adds	r3, r3, r1
 8003b96:	212b      	movs	r1, #43	; 0x2b
 8003b98:	7019      	strb	r1, [r3, #0]
 8003b9a:	7833      	ldrb	r3, [r6, #0]
 8003b9c:	2b2a      	cmp	r3, #42	; 0x2a
 8003b9e:	d016      	beq.n	8003bce <_svfiprintf_r+0xf6>
 8003ba0:	0035      	movs	r5, r6
 8003ba2:	2100      	movs	r1, #0
 8003ba4:	200a      	movs	r0, #10
 8003ba6:	68e3      	ldr	r3, [r4, #12]
 8003ba8:	782a      	ldrb	r2, [r5, #0]
 8003baa:	1c6e      	adds	r6, r5, #1
 8003bac:	3a30      	subs	r2, #48	; 0x30
 8003bae:	2a09      	cmp	r2, #9
 8003bb0:	d94e      	bls.n	8003c50 <_svfiprintf_r+0x178>
 8003bb2:	2900      	cmp	r1, #0
 8003bb4:	d018      	beq.n	8003be8 <_svfiprintf_r+0x110>
 8003bb6:	e010      	b.n	8003bda <_svfiprintf_r+0x102>
 8003bb8:	3501      	adds	r5, #1
 8003bba:	e7b1      	b.n	8003b20 <_svfiprintf_r+0x48>
 8003bbc:	4b40      	ldr	r3, [pc, #256]	; (8003cc0 <_svfiprintf_r+0x1e8>)
 8003bbe:	6822      	ldr	r2, [r4, #0]
 8003bc0:	1ac0      	subs	r0, r0, r3
 8003bc2:	2301      	movs	r3, #1
 8003bc4:	4083      	lsls	r3, r0
 8003bc6:	4313      	orrs	r3, r2
 8003bc8:	6023      	str	r3, [r4, #0]
 8003bca:	002e      	movs	r6, r5
 8003bcc:	e7ce      	b.n	8003b6c <_svfiprintf_r+0x94>
 8003bce:	9b07      	ldr	r3, [sp, #28]
 8003bd0:	1d19      	adds	r1, r3, #4
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	9107      	str	r1, [sp, #28]
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	db01      	blt.n	8003bde <_svfiprintf_r+0x106>
 8003bda:	930b      	str	r3, [sp, #44]	; 0x2c
 8003bdc:	e004      	b.n	8003be8 <_svfiprintf_r+0x110>
 8003bde:	425b      	negs	r3, r3
 8003be0:	60e3      	str	r3, [r4, #12]
 8003be2:	2302      	movs	r3, #2
 8003be4:	4313      	orrs	r3, r2
 8003be6:	6023      	str	r3, [r4, #0]
 8003be8:	782b      	ldrb	r3, [r5, #0]
 8003bea:	2b2e      	cmp	r3, #46	; 0x2e
 8003bec:	d10a      	bne.n	8003c04 <_svfiprintf_r+0x12c>
 8003bee:	786b      	ldrb	r3, [r5, #1]
 8003bf0:	2b2a      	cmp	r3, #42	; 0x2a
 8003bf2:	d135      	bne.n	8003c60 <_svfiprintf_r+0x188>
 8003bf4:	9b07      	ldr	r3, [sp, #28]
 8003bf6:	3502      	adds	r5, #2
 8003bf8:	1d1a      	adds	r2, r3, #4
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	9207      	str	r2, [sp, #28]
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	db2b      	blt.n	8003c5a <_svfiprintf_r+0x182>
 8003c02:	9309      	str	r3, [sp, #36]	; 0x24
 8003c04:	4e2f      	ldr	r6, [pc, #188]	; (8003cc4 <_svfiprintf_r+0x1ec>)
 8003c06:	7829      	ldrb	r1, [r5, #0]
 8003c08:	2203      	movs	r2, #3
 8003c0a:	0030      	movs	r0, r6
 8003c0c:	f000 f9d8 	bl	8003fc0 <memchr>
 8003c10:	2800      	cmp	r0, #0
 8003c12:	d006      	beq.n	8003c22 <_svfiprintf_r+0x14a>
 8003c14:	2340      	movs	r3, #64	; 0x40
 8003c16:	1b80      	subs	r0, r0, r6
 8003c18:	4083      	lsls	r3, r0
 8003c1a:	6822      	ldr	r2, [r4, #0]
 8003c1c:	3501      	adds	r5, #1
 8003c1e:	4313      	orrs	r3, r2
 8003c20:	6023      	str	r3, [r4, #0]
 8003c22:	7829      	ldrb	r1, [r5, #0]
 8003c24:	2206      	movs	r2, #6
 8003c26:	4828      	ldr	r0, [pc, #160]	; (8003cc8 <_svfiprintf_r+0x1f0>)
 8003c28:	1c6e      	adds	r6, r5, #1
 8003c2a:	7621      	strb	r1, [r4, #24]
 8003c2c:	f000 f9c8 	bl	8003fc0 <memchr>
 8003c30:	2800      	cmp	r0, #0
 8003c32:	d03c      	beq.n	8003cae <_svfiprintf_r+0x1d6>
 8003c34:	4b25      	ldr	r3, [pc, #148]	; (8003ccc <_svfiprintf_r+0x1f4>)
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d125      	bne.n	8003c86 <_svfiprintf_r+0x1ae>
 8003c3a:	2207      	movs	r2, #7
 8003c3c:	9b07      	ldr	r3, [sp, #28]
 8003c3e:	3307      	adds	r3, #7
 8003c40:	4393      	bics	r3, r2
 8003c42:	3308      	adds	r3, #8
 8003c44:	9307      	str	r3, [sp, #28]
 8003c46:	6963      	ldr	r3, [r4, #20]
 8003c48:	9a04      	ldr	r2, [sp, #16]
 8003c4a:	189b      	adds	r3, r3, r2
 8003c4c:	6163      	str	r3, [r4, #20]
 8003c4e:	e766      	b.n	8003b1e <_svfiprintf_r+0x46>
 8003c50:	4343      	muls	r3, r0
 8003c52:	2101      	movs	r1, #1
 8003c54:	189b      	adds	r3, r3, r2
 8003c56:	0035      	movs	r5, r6
 8003c58:	e7a6      	b.n	8003ba8 <_svfiprintf_r+0xd0>
 8003c5a:	2301      	movs	r3, #1
 8003c5c:	425b      	negs	r3, r3
 8003c5e:	e7d0      	b.n	8003c02 <_svfiprintf_r+0x12a>
 8003c60:	2300      	movs	r3, #0
 8003c62:	200a      	movs	r0, #10
 8003c64:	001a      	movs	r2, r3
 8003c66:	3501      	adds	r5, #1
 8003c68:	6063      	str	r3, [r4, #4]
 8003c6a:	7829      	ldrb	r1, [r5, #0]
 8003c6c:	1c6e      	adds	r6, r5, #1
 8003c6e:	3930      	subs	r1, #48	; 0x30
 8003c70:	2909      	cmp	r1, #9
 8003c72:	d903      	bls.n	8003c7c <_svfiprintf_r+0x1a4>
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	d0c5      	beq.n	8003c04 <_svfiprintf_r+0x12c>
 8003c78:	9209      	str	r2, [sp, #36]	; 0x24
 8003c7a:	e7c3      	b.n	8003c04 <_svfiprintf_r+0x12c>
 8003c7c:	4342      	muls	r2, r0
 8003c7e:	2301      	movs	r3, #1
 8003c80:	1852      	adds	r2, r2, r1
 8003c82:	0035      	movs	r5, r6
 8003c84:	e7f1      	b.n	8003c6a <_svfiprintf_r+0x192>
 8003c86:	ab07      	add	r3, sp, #28
 8003c88:	9300      	str	r3, [sp, #0]
 8003c8a:	003a      	movs	r2, r7
 8003c8c:	4b10      	ldr	r3, [pc, #64]	; (8003cd0 <_svfiprintf_r+0x1f8>)
 8003c8e:	0021      	movs	r1, r4
 8003c90:	9803      	ldr	r0, [sp, #12]
 8003c92:	e000      	b.n	8003c96 <_svfiprintf_r+0x1be>
 8003c94:	bf00      	nop
 8003c96:	9004      	str	r0, [sp, #16]
 8003c98:	9b04      	ldr	r3, [sp, #16]
 8003c9a:	3301      	adds	r3, #1
 8003c9c:	d1d3      	bne.n	8003c46 <_svfiprintf_r+0x16e>
 8003c9e:	89bb      	ldrh	r3, [r7, #12]
 8003ca0:	980d      	ldr	r0, [sp, #52]	; 0x34
 8003ca2:	065b      	lsls	r3, r3, #25
 8003ca4:	d400      	bmi.n	8003ca8 <_svfiprintf_r+0x1d0>
 8003ca6:	e72e      	b.n	8003b06 <_svfiprintf_r+0x2e>
 8003ca8:	2001      	movs	r0, #1
 8003caa:	4240      	negs	r0, r0
 8003cac:	e72b      	b.n	8003b06 <_svfiprintf_r+0x2e>
 8003cae:	ab07      	add	r3, sp, #28
 8003cb0:	9300      	str	r3, [sp, #0]
 8003cb2:	003a      	movs	r2, r7
 8003cb4:	4b06      	ldr	r3, [pc, #24]	; (8003cd0 <_svfiprintf_r+0x1f8>)
 8003cb6:	0021      	movs	r1, r4
 8003cb8:	9803      	ldr	r0, [sp, #12]
 8003cba:	f000 f879 	bl	8003db0 <_printf_i>
 8003cbe:	e7ea      	b.n	8003c96 <_svfiprintf_r+0x1be>
 8003cc0:	0800434c 	.word	0x0800434c
 8003cc4:	08004352 	.word	0x08004352
 8003cc8:	08004356 	.word	0x08004356
 8003ccc:	00000000 	.word	0x00000000
 8003cd0:	08003a15 	.word	0x08003a15

08003cd4 <_printf_common>:
 8003cd4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003cd6:	0015      	movs	r5, r2
 8003cd8:	9301      	str	r3, [sp, #4]
 8003cda:	688a      	ldr	r2, [r1, #8]
 8003cdc:	690b      	ldr	r3, [r1, #16]
 8003cde:	9000      	str	r0, [sp, #0]
 8003ce0:	000c      	movs	r4, r1
 8003ce2:	4293      	cmp	r3, r2
 8003ce4:	da00      	bge.n	8003ce8 <_printf_common+0x14>
 8003ce6:	0013      	movs	r3, r2
 8003ce8:	0022      	movs	r2, r4
 8003cea:	602b      	str	r3, [r5, #0]
 8003cec:	3243      	adds	r2, #67	; 0x43
 8003cee:	7812      	ldrb	r2, [r2, #0]
 8003cf0:	2a00      	cmp	r2, #0
 8003cf2:	d001      	beq.n	8003cf8 <_printf_common+0x24>
 8003cf4:	3301      	adds	r3, #1
 8003cf6:	602b      	str	r3, [r5, #0]
 8003cf8:	6823      	ldr	r3, [r4, #0]
 8003cfa:	069b      	lsls	r3, r3, #26
 8003cfc:	d502      	bpl.n	8003d04 <_printf_common+0x30>
 8003cfe:	682b      	ldr	r3, [r5, #0]
 8003d00:	3302      	adds	r3, #2
 8003d02:	602b      	str	r3, [r5, #0]
 8003d04:	2706      	movs	r7, #6
 8003d06:	6823      	ldr	r3, [r4, #0]
 8003d08:	401f      	ands	r7, r3
 8003d0a:	d027      	beq.n	8003d5c <_printf_common+0x88>
 8003d0c:	0023      	movs	r3, r4
 8003d0e:	3343      	adds	r3, #67	; 0x43
 8003d10:	781b      	ldrb	r3, [r3, #0]
 8003d12:	1e5a      	subs	r2, r3, #1
 8003d14:	4193      	sbcs	r3, r2
 8003d16:	6822      	ldr	r2, [r4, #0]
 8003d18:	0692      	lsls	r2, r2, #26
 8003d1a:	d430      	bmi.n	8003d7e <_printf_common+0xaa>
 8003d1c:	0022      	movs	r2, r4
 8003d1e:	9901      	ldr	r1, [sp, #4]
 8003d20:	3243      	adds	r2, #67	; 0x43
 8003d22:	9800      	ldr	r0, [sp, #0]
 8003d24:	9e08      	ldr	r6, [sp, #32]
 8003d26:	47b0      	blx	r6
 8003d28:	1c43      	adds	r3, r0, #1
 8003d2a:	d025      	beq.n	8003d78 <_printf_common+0xa4>
 8003d2c:	2306      	movs	r3, #6
 8003d2e:	6820      	ldr	r0, [r4, #0]
 8003d30:	682a      	ldr	r2, [r5, #0]
 8003d32:	68e1      	ldr	r1, [r4, #12]
 8003d34:	4003      	ands	r3, r0
 8003d36:	2500      	movs	r5, #0
 8003d38:	2b04      	cmp	r3, #4
 8003d3a:	d103      	bne.n	8003d44 <_printf_common+0x70>
 8003d3c:	1a8d      	subs	r5, r1, r2
 8003d3e:	43eb      	mvns	r3, r5
 8003d40:	17db      	asrs	r3, r3, #31
 8003d42:	401d      	ands	r5, r3
 8003d44:	68a3      	ldr	r3, [r4, #8]
 8003d46:	6922      	ldr	r2, [r4, #16]
 8003d48:	4293      	cmp	r3, r2
 8003d4a:	dd01      	ble.n	8003d50 <_printf_common+0x7c>
 8003d4c:	1a9b      	subs	r3, r3, r2
 8003d4e:	18ed      	adds	r5, r5, r3
 8003d50:	2700      	movs	r7, #0
 8003d52:	42bd      	cmp	r5, r7
 8003d54:	d120      	bne.n	8003d98 <_printf_common+0xc4>
 8003d56:	2000      	movs	r0, #0
 8003d58:	e010      	b.n	8003d7c <_printf_common+0xa8>
 8003d5a:	3701      	adds	r7, #1
 8003d5c:	68e3      	ldr	r3, [r4, #12]
 8003d5e:	682a      	ldr	r2, [r5, #0]
 8003d60:	1a9b      	subs	r3, r3, r2
 8003d62:	42bb      	cmp	r3, r7
 8003d64:	ddd2      	ble.n	8003d0c <_printf_common+0x38>
 8003d66:	0022      	movs	r2, r4
 8003d68:	2301      	movs	r3, #1
 8003d6a:	3219      	adds	r2, #25
 8003d6c:	9901      	ldr	r1, [sp, #4]
 8003d6e:	9800      	ldr	r0, [sp, #0]
 8003d70:	9e08      	ldr	r6, [sp, #32]
 8003d72:	47b0      	blx	r6
 8003d74:	1c43      	adds	r3, r0, #1
 8003d76:	d1f0      	bne.n	8003d5a <_printf_common+0x86>
 8003d78:	2001      	movs	r0, #1
 8003d7a:	4240      	negs	r0, r0
 8003d7c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8003d7e:	2030      	movs	r0, #48	; 0x30
 8003d80:	18e1      	adds	r1, r4, r3
 8003d82:	3143      	adds	r1, #67	; 0x43
 8003d84:	7008      	strb	r0, [r1, #0]
 8003d86:	0021      	movs	r1, r4
 8003d88:	1c5a      	adds	r2, r3, #1
 8003d8a:	3145      	adds	r1, #69	; 0x45
 8003d8c:	7809      	ldrb	r1, [r1, #0]
 8003d8e:	18a2      	adds	r2, r4, r2
 8003d90:	3243      	adds	r2, #67	; 0x43
 8003d92:	3302      	adds	r3, #2
 8003d94:	7011      	strb	r1, [r2, #0]
 8003d96:	e7c1      	b.n	8003d1c <_printf_common+0x48>
 8003d98:	0022      	movs	r2, r4
 8003d9a:	2301      	movs	r3, #1
 8003d9c:	321a      	adds	r2, #26
 8003d9e:	9901      	ldr	r1, [sp, #4]
 8003da0:	9800      	ldr	r0, [sp, #0]
 8003da2:	9e08      	ldr	r6, [sp, #32]
 8003da4:	47b0      	blx	r6
 8003da6:	1c43      	adds	r3, r0, #1
 8003da8:	d0e6      	beq.n	8003d78 <_printf_common+0xa4>
 8003daa:	3701      	adds	r7, #1
 8003dac:	e7d1      	b.n	8003d52 <_printf_common+0x7e>
	...

08003db0 <_printf_i>:
 8003db0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003db2:	b089      	sub	sp, #36	; 0x24
 8003db4:	9204      	str	r2, [sp, #16]
 8003db6:	000a      	movs	r2, r1
 8003db8:	3243      	adds	r2, #67	; 0x43
 8003dba:	9305      	str	r3, [sp, #20]
 8003dbc:	9003      	str	r0, [sp, #12]
 8003dbe:	9202      	str	r2, [sp, #8]
 8003dc0:	7e0a      	ldrb	r2, [r1, #24]
 8003dc2:	000c      	movs	r4, r1
 8003dc4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003dc6:	2a6e      	cmp	r2, #110	; 0x6e
 8003dc8:	d100      	bne.n	8003dcc <_printf_i+0x1c>
 8003dca:	e086      	b.n	8003eda <_printf_i+0x12a>
 8003dcc:	d81f      	bhi.n	8003e0e <_printf_i+0x5e>
 8003dce:	2a63      	cmp	r2, #99	; 0x63
 8003dd0:	d033      	beq.n	8003e3a <_printf_i+0x8a>
 8003dd2:	d808      	bhi.n	8003de6 <_printf_i+0x36>
 8003dd4:	2a00      	cmp	r2, #0
 8003dd6:	d100      	bne.n	8003dda <_printf_i+0x2a>
 8003dd8:	e08c      	b.n	8003ef4 <_printf_i+0x144>
 8003dda:	2a58      	cmp	r2, #88	; 0x58
 8003ddc:	d04d      	beq.n	8003e7a <_printf_i+0xca>
 8003dde:	0025      	movs	r5, r4
 8003de0:	3542      	adds	r5, #66	; 0x42
 8003de2:	702a      	strb	r2, [r5, #0]
 8003de4:	e030      	b.n	8003e48 <_printf_i+0x98>
 8003de6:	2a64      	cmp	r2, #100	; 0x64
 8003de8:	d001      	beq.n	8003dee <_printf_i+0x3e>
 8003dea:	2a69      	cmp	r2, #105	; 0x69
 8003dec:	d1f7      	bne.n	8003dde <_printf_i+0x2e>
 8003dee:	6819      	ldr	r1, [r3, #0]
 8003df0:	6825      	ldr	r5, [r4, #0]
 8003df2:	1d0a      	adds	r2, r1, #4
 8003df4:	0628      	lsls	r0, r5, #24
 8003df6:	d529      	bpl.n	8003e4c <_printf_i+0x9c>
 8003df8:	6808      	ldr	r0, [r1, #0]
 8003dfa:	601a      	str	r2, [r3, #0]
 8003dfc:	2800      	cmp	r0, #0
 8003dfe:	da03      	bge.n	8003e08 <_printf_i+0x58>
 8003e00:	232d      	movs	r3, #45	; 0x2d
 8003e02:	9a02      	ldr	r2, [sp, #8]
 8003e04:	4240      	negs	r0, r0
 8003e06:	7013      	strb	r3, [r2, #0]
 8003e08:	4e6b      	ldr	r6, [pc, #428]	; (8003fb8 <_printf_i+0x208>)
 8003e0a:	270a      	movs	r7, #10
 8003e0c:	e04f      	b.n	8003eae <_printf_i+0xfe>
 8003e0e:	2a73      	cmp	r2, #115	; 0x73
 8003e10:	d074      	beq.n	8003efc <_printf_i+0x14c>
 8003e12:	d808      	bhi.n	8003e26 <_printf_i+0x76>
 8003e14:	2a6f      	cmp	r2, #111	; 0x6f
 8003e16:	d01f      	beq.n	8003e58 <_printf_i+0xa8>
 8003e18:	2a70      	cmp	r2, #112	; 0x70
 8003e1a:	d1e0      	bne.n	8003dde <_printf_i+0x2e>
 8003e1c:	2220      	movs	r2, #32
 8003e1e:	6809      	ldr	r1, [r1, #0]
 8003e20:	430a      	orrs	r2, r1
 8003e22:	6022      	str	r2, [r4, #0]
 8003e24:	e003      	b.n	8003e2e <_printf_i+0x7e>
 8003e26:	2a75      	cmp	r2, #117	; 0x75
 8003e28:	d016      	beq.n	8003e58 <_printf_i+0xa8>
 8003e2a:	2a78      	cmp	r2, #120	; 0x78
 8003e2c:	d1d7      	bne.n	8003dde <_printf_i+0x2e>
 8003e2e:	0022      	movs	r2, r4
 8003e30:	2178      	movs	r1, #120	; 0x78
 8003e32:	3245      	adds	r2, #69	; 0x45
 8003e34:	7011      	strb	r1, [r2, #0]
 8003e36:	4e61      	ldr	r6, [pc, #388]	; (8003fbc <_printf_i+0x20c>)
 8003e38:	e022      	b.n	8003e80 <_printf_i+0xd0>
 8003e3a:	0025      	movs	r5, r4
 8003e3c:	681a      	ldr	r2, [r3, #0]
 8003e3e:	3542      	adds	r5, #66	; 0x42
 8003e40:	1d11      	adds	r1, r2, #4
 8003e42:	6019      	str	r1, [r3, #0]
 8003e44:	6813      	ldr	r3, [r2, #0]
 8003e46:	702b      	strb	r3, [r5, #0]
 8003e48:	2301      	movs	r3, #1
 8003e4a:	e065      	b.n	8003f18 <_printf_i+0x168>
 8003e4c:	6808      	ldr	r0, [r1, #0]
 8003e4e:	601a      	str	r2, [r3, #0]
 8003e50:	0669      	lsls	r1, r5, #25
 8003e52:	d5d3      	bpl.n	8003dfc <_printf_i+0x4c>
 8003e54:	b200      	sxth	r0, r0
 8003e56:	e7d1      	b.n	8003dfc <_printf_i+0x4c>
 8003e58:	6819      	ldr	r1, [r3, #0]
 8003e5a:	6825      	ldr	r5, [r4, #0]
 8003e5c:	1d08      	adds	r0, r1, #4
 8003e5e:	6018      	str	r0, [r3, #0]
 8003e60:	6808      	ldr	r0, [r1, #0]
 8003e62:	062e      	lsls	r6, r5, #24
 8003e64:	d505      	bpl.n	8003e72 <_printf_i+0xc2>
 8003e66:	4e54      	ldr	r6, [pc, #336]	; (8003fb8 <_printf_i+0x208>)
 8003e68:	2708      	movs	r7, #8
 8003e6a:	2a6f      	cmp	r2, #111	; 0x6f
 8003e6c:	d01b      	beq.n	8003ea6 <_printf_i+0xf6>
 8003e6e:	270a      	movs	r7, #10
 8003e70:	e019      	b.n	8003ea6 <_printf_i+0xf6>
 8003e72:	066d      	lsls	r5, r5, #25
 8003e74:	d5f7      	bpl.n	8003e66 <_printf_i+0xb6>
 8003e76:	b280      	uxth	r0, r0
 8003e78:	e7f5      	b.n	8003e66 <_printf_i+0xb6>
 8003e7a:	3145      	adds	r1, #69	; 0x45
 8003e7c:	4e4e      	ldr	r6, [pc, #312]	; (8003fb8 <_printf_i+0x208>)
 8003e7e:	700a      	strb	r2, [r1, #0]
 8003e80:	6818      	ldr	r0, [r3, #0]
 8003e82:	6822      	ldr	r2, [r4, #0]
 8003e84:	1d01      	adds	r1, r0, #4
 8003e86:	6800      	ldr	r0, [r0, #0]
 8003e88:	6019      	str	r1, [r3, #0]
 8003e8a:	0615      	lsls	r5, r2, #24
 8003e8c:	d521      	bpl.n	8003ed2 <_printf_i+0x122>
 8003e8e:	07d3      	lsls	r3, r2, #31
 8003e90:	d502      	bpl.n	8003e98 <_printf_i+0xe8>
 8003e92:	2320      	movs	r3, #32
 8003e94:	431a      	orrs	r2, r3
 8003e96:	6022      	str	r2, [r4, #0]
 8003e98:	2710      	movs	r7, #16
 8003e9a:	2800      	cmp	r0, #0
 8003e9c:	d103      	bne.n	8003ea6 <_printf_i+0xf6>
 8003e9e:	2320      	movs	r3, #32
 8003ea0:	6822      	ldr	r2, [r4, #0]
 8003ea2:	439a      	bics	r2, r3
 8003ea4:	6022      	str	r2, [r4, #0]
 8003ea6:	0023      	movs	r3, r4
 8003ea8:	2200      	movs	r2, #0
 8003eaa:	3343      	adds	r3, #67	; 0x43
 8003eac:	701a      	strb	r2, [r3, #0]
 8003eae:	6863      	ldr	r3, [r4, #4]
 8003eb0:	60a3      	str	r3, [r4, #8]
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	db58      	blt.n	8003f68 <_printf_i+0x1b8>
 8003eb6:	2204      	movs	r2, #4
 8003eb8:	6821      	ldr	r1, [r4, #0]
 8003eba:	4391      	bics	r1, r2
 8003ebc:	6021      	str	r1, [r4, #0]
 8003ebe:	2800      	cmp	r0, #0
 8003ec0:	d154      	bne.n	8003f6c <_printf_i+0x1bc>
 8003ec2:	9d02      	ldr	r5, [sp, #8]
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	d05a      	beq.n	8003f7e <_printf_i+0x1ce>
 8003ec8:	0025      	movs	r5, r4
 8003eca:	7833      	ldrb	r3, [r6, #0]
 8003ecc:	3542      	adds	r5, #66	; 0x42
 8003ece:	702b      	strb	r3, [r5, #0]
 8003ed0:	e055      	b.n	8003f7e <_printf_i+0x1ce>
 8003ed2:	0655      	lsls	r5, r2, #25
 8003ed4:	d5db      	bpl.n	8003e8e <_printf_i+0xde>
 8003ed6:	b280      	uxth	r0, r0
 8003ed8:	e7d9      	b.n	8003e8e <_printf_i+0xde>
 8003eda:	681a      	ldr	r2, [r3, #0]
 8003edc:	680d      	ldr	r5, [r1, #0]
 8003ede:	1d10      	adds	r0, r2, #4
 8003ee0:	6949      	ldr	r1, [r1, #20]
 8003ee2:	6018      	str	r0, [r3, #0]
 8003ee4:	6813      	ldr	r3, [r2, #0]
 8003ee6:	062e      	lsls	r6, r5, #24
 8003ee8:	d501      	bpl.n	8003eee <_printf_i+0x13e>
 8003eea:	6019      	str	r1, [r3, #0]
 8003eec:	e002      	b.n	8003ef4 <_printf_i+0x144>
 8003eee:	066d      	lsls	r5, r5, #25
 8003ef0:	d5fb      	bpl.n	8003eea <_printf_i+0x13a>
 8003ef2:	8019      	strh	r1, [r3, #0]
 8003ef4:	2300      	movs	r3, #0
 8003ef6:	9d02      	ldr	r5, [sp, #8]
 8003ef8:	6123      	str	r3, [r4, #16]
 8003efa:	e04f      	b.n	8003f9c <_printf_i+0x1ec>
 8003efc:	681a      	ldr	r2, [r3, #0]
 8003efe:	1d11      	adds	r1, r2, #4
 8003f00:	6019      	str	r1, [r3, #0]
 8003f02:	6815      	ldr	r5, [r2, #0]
 8003f04:	2100      	movs	r1, #0
 8003f06:	6862      	ldr	r2, [r4, #4]
 8003f08:	0028      	movs	r0, r5
 8003f0a:	f000 f859 	bl	8003fc0 <memchr>
 8003f0e:	2800      	cmp	r0, #0
 8003f10:	d001      	beq.n	8003f16 <_printf_i+0x166>
 8003f12:	1b40      	subs	r0, r0, r5
 8003f14:	6060      	str	r0, [r4, #4]
 8003f16:	6863      	ldr	r3, [r4, #4]
 8003f18:	6123      	str	r3, [r4, #16]
 8003f1a:	2300      	movs	r3, #0
 8003f1c:	9a02      	ldr	r2, [sp, #8]
 8003f1e:	7013      	strb	r3, [r2, #0]
 8003f20:	e03c      	b.n	8003f9c <_printf_i+0x1ec>
 8003f22:	6923      	ldr	r3, [r4, #16]
 8003f24:	002a      	movs	r2, r5
 8003f26:	9904      	ldr	r1, [sp, #16]
 8003f28:	9803      	ldr	r0, [sp, #12]
 8003f2a:	9d05      	ldr	r5, [sp, #20]
 8003f2c:	47a8      	blx	r5
 8003f2e:	1c43      	adds	r3, r0, #1
 8003f30:	d03e      	beq.n	8003fb0 <_printf_i+0x200>
 8003f32:	6823      	ldr	r3, [r4, #0]
 8003f34:	079b      	lsls	r3, r3, #30
 8003f36:	d415      	bmi.n	8003f64 <_printf_i+0x1b4>
 8003f38:	9b07      	ldr	r3, [sp, #28]
 8003f3a:	68e0      	ldr	r0, [r4, #12]
 8003f3c:	4298      	cmp	r0, r3
 8003f3e:	da39      	bge.n	8003fb4 <_printf_i+0x204>
 8003f40:	0018      	movs	r0, r3
 8003f42:	e037      	b.n	8003fb4 <_printf_i+0x204>
 8003f44:	0022      	movs	r2, r4
 8003f46:	2301      	movs	r3, #1
 8003f48:	3219      	adds	r2, #25
 8003f4a:	9904      	ldr	r1, [sp, #16]
 8003f4c:	9803      	ldr	r0, [sp, #12]
 8003f4e:	9e05      	ldr	r6, [sp, #20]
 8003f50:	47b0      	blx	r6
 8003f52:	1c43      	adds	r3, r0, #1
 8003f54:	d02c      	beq.n	8003fb0 <_printf_i+0x200>
 8003f56:	3501      	adds	r5, #1
 8003f58:	68e3      	ldr	r3, [r4, #12]
 8003f5a:	9a07      	ldr	r2, [sp, #28]
 8003f5c:	1a9b      	subs	r3, r3, r2
 8003f5e:	42ab      	cmp	r3, r5
 8003f60:	dcf0      	bgt.n	8003f44 <_printf_i+0x194>
 8003f62:	e7e9      	b.n	8003f38 <_printf_i+0x188>
 8003f64:	2500      	movs	r5, #0
 8003f66:	e7f7      	b.n	8003f58 <_printf_i+0x1a8>
 8003f68:	2800      	cmp	r0, #0
 8003f6a:	d0ad      	beq.n	8003ec8 <_printf_i+0x118>
 8003f6c:	9d02      	ldr	r5, [sp, #8]
 8003f6e:	0039      	movs	r1, r7
 8003f70:	f7fc f94e 	bl	8000210 <__aeabi_uidivmod>
 8003f74:	5c73      	ldrb	r3, [r6, r1]
 8003f76:	3d01      	subs	r5, #1
 8003f78:	702b      	strb	r3, [r5, #0]
 8003f7a:	2800      	cmp	r0, #0
 8003f7c:	d1f7      	bne.n	8003f6e <_printf_i+0x1be>
 8003f7e:	2f08      	cmp	r7, #8
 8003f80:	d109      	bne.n	8003f96 <_printf_i+0x1e6>
 8003f82:	6823      	ldr	r3, [r4, #0]
 8003f84:	07db      	lsls	r3, r3, #31
 8003f86:	d506      	bpl.n	8003f96 <_printf_i+0x1e6>
 8003f88:	6863      	ldr	r3, [r4, #4]
 8003f8a:	6922      	ldr	r2, [r4, #16]
 8003f8c:	4293      	cmp	r3, r2
 8003f8e:	dc02      	bgt.n	8003f96 <_printf_i+0x1e6>
 8003f90:	2330      	movs	r3, #48	; 0x30
 8003f92:	3d01      	subs	r5, #1
 8003f94:	702b      	strb	r3, [r5, #0]
 8003f96:	9b02      	ldr	r3, [sp, #8]
 8003f98:	1b5b      	subs	r3, r3, r5
 8003f9a:	6123      	str	r3, [r4, #16]
 8003f9c:	9b05      	ldr	r3, [sp, #20]
 8003f9e:	aa07      	add	r2, sp, #28
 8003fa0:	9300      	str	r3, [sp, #0]
 8003fa2:	0021      	movs	r1, r4
 8003fa4:	9b04      	ldr	r3, [sp, #16]
 8003fa6:	9803      	ldr	r0, [sp, #12]
 8003fa8:	f7ff fe94 	bl	8003cd4 <_printf_common>
 8003fac:	1c43      	adds	r3, r0, #1
 8003fae:	d1b8      	bne.n	8003f22 <_printf_i+0x172>
 8003fb0:	2001      	movs	r0, #1
 8003fb2:	4240      	negs	r0, r0
 8003fb4:	b009      	add	sp, #36	; 0x24
 8003fb6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003fb8:	0800435d 	.word	0x0800435d
 8003fbc:	0800436e 	.word	0x0800436e

08003fc0 <memchr>:
 8003fc0:	b2c9      	uxtb	r1, r1
 8003fc2:	1882      	adds	r2, r0, r2
 8003fc4:	4290      	cmp	r0, r2
 8003fc6:	d101      	bne.n	8003fcc <memchr+0xc>
 8003fc8:	2000      	movs	r0, #0
 8003fca:	4770      	bx	lr
 8003fcc:	7803      	ldrb	r3, [r0, #0]
 8003fce:	428b      	cmp	r3, r1
 8003fd0:	d0fb      	beq.n	8003fca <memchr+0xa>
 8003fd2:	3001      	adds	r0, #1
 8003fd4:	e7f6      	b.n	8003fc4 <memchr+0x4>

08003fd6 <memmove>:
 8003fd6:	b510      	push	{r4, lr}
 8003fd8:	4288      	cmp	r0, r1
 8003fda:	d902      	bls.n	8003fe2 <memmove+0xc>
 8003fdc:	188b      	adds	r3, r1, r2
 8003fde:	4298      	cmp	r0, r3
 8003fe0:	d303      	bcc.n	8003fea <memmove+0x14>
 8003fe2:	2300      	movs	r3, #0
 8003fe4:	e007      	b.n	8003ff6 <memmove+0x20>
 8003fe6:	5c8b      	ldrb	r3, [r1, r2]
 8003fe8:	5483      	strb	r3, [r0, r2]
 8003fea:	3a01      	subs	r2, #1
 8003fec:	d2fb      	bcs.n	8003fe6 <memmove+0x10>
 8003fee:	bd10      	pop	{r4, pc}
 8003ff0:	5ccc      	ldrb	r4, [r1, r3]
 8003ff2:	54c4      	strb	r4, [r0, r3]
 8003ff4:	3301      	adds	r3, #1
 8003ff6:	429a      	cmp	r2, r3
 8003ff8:	d1fa      	bne.n	8003ff0 <memmove+0x1a>
 8003ffa:	e7f8      	b.n	8003fee <memmove+0x18>

08003ffc <_free_r>:
 8003ffc:	b570      	push	{r4, r5, r6, lr}
 8003ffe:	0005      	movs	r5, r0
 8004000:	2900      	cmp	r1, #0
 8004002:	d010      	beq.n	8004026 <_free_r+0x2a>
 8004004:	1f0c      	subs	r4, r1, #4
 8004006:	6823      	ldr	r3, [r4, #0]
 8004008:	2b00      	cmp	r3, #0
 800400a:	da00      	bge.n	800400e <_free_r+0x12>
 800400c:	18e4      	adds	r4, r4, r3
 800400e:	0028      	movs	r0, r5
 8004010:	f000 f8d4 	bl	80041bc <__malloc_lock>
 8004014:	4a1d      	ldr	r2, [pc, #116]	; (800408c <_free_r+0x90>)
 8004016:	6813      	ldr	r3, [r2, #0]
 8004018:	2b00      	cmp	r3, #0
 800401a:	d105      	bne.n	8004028 <_free_r+0x2c>
 800401c:	6063      	str	r3, [r4, #4]
 800401e:	6014      	str	r4, [r2, #0]
 8004020:	0028      	movs	r0, r5
 8004022:	f000 f8cc 	bl	80041be <__malloc_unlock>
 8004026:	bd70      	pop	{r4, r5, r6, pc}
 8004028:	42a3      	cmp	r3, r4
 800402a:	d909      	bls.n	8004040 <_free_r+0x44>
 800402c:	6821      	ldr	r1, [r4, #0]
 800402e:	1860      	adds	r0, r4, r1
 8004030:	4283      	cmp	r3, r0
 8004032:	d1f3      	bne.n	800401c <_free_r+0x20>
 8004034:	6818      	ldr	r0, [r3, #0]
 8004036:	685b      	ldr	r3, [r3, #4]
 8004038:	1841      	adds	r1, r0, r1
 800403a:	6021      	str	r1, [r4, #0]
 800403c:	e7ee      	b.n	800401c <_free_r+0x20>
 800403e:	0013      	movs	r3, r2
 8004040:	685a      	ldr	r2, [r3, #4]
 8004042:	2a00      	cmp	r2, #0
 8004044:	d001      	beq.n	800404a <_free_r+0x4e>
 8004046:	42a2      	cmp	r2, r4
 8004048:	d9f9      	bls.n	800403e <_free_r+0x42>
 800404a:	6819      	ldr	r1, [r3, #0]
 800404c:	1858      	adds	r0, r3, r1
 800404e:	42a0      	cmp	r0, r4
 8004050:	d10b      	bne.n	800406a <_free_r+0x6e>
 8004052:	6820      	ldr	r0, [r4, #0]
 8004054:	1809      	adds	r1, r1, r0
 8004056:	1858      	adds	r0, r3, r1
 8004058:	6019      	str	r1, [r3, #0]
 800405a:	4282      	cmp	r2, r0
 800405c:	d1e0      	bne.n	8004020 <_free_r+0x24>
 800405e:	6810      	ldr	r0, [r2, #0]
 8004060:	6852      	ldr	r2, [r2, #4]
 8004062:	1841      	adds	r1, r0, r1
 8004064:	6019      	str	r1, [r3, #0]
 8004066:	605a      	str	r2, [r3, #4]
 8004068:	e7da      	b.n	8004020 <_free_r+0x24>
 800406a:	42a0      	cmp	r0, r4
 800406c:	d902      	bls.n	8004074 <_free_r+0x78>
 800406e:	230c      	movs	r3, #12
 8004070:	602b      	str	r3, [r5, #0]
 8004072:	e7d5      	b.n	8004020 <_free_r+0x24>
 8004074:	6821      	ldr	r1, [r4, #0]
 8004076:	1860      	adds	r0, r4, r1
 8004078:	4282      	cmp	r2, r0
 800407a:	d103      	bne.n	8004084 <_free_r+0x88>
 800407c:	6810      	ldr	r0, [r2, #0]
 800407e:	6852      	ldr	r2, [r2, #4]
 8004080:	1841      	adds	r1, r0, r1
 8004082:	6021      	str	r1, [r4, #0]
 8004084:	6062      	str	r2, [r4, #4]
 8004086:	605c      	str	r4, [r3, #4]
 8004088:	e7ca      	b.n	8004020 <_free_r+0x24>
 800408a:	46c0      	nop			; (mov r8, r8)
 800408c:	2000009c 	.word	0x2000009c

08004090 <_malloc_r>:
 8004090:	2303      	movs	r3, #3
 8004092:	b570      	push	{r4, r5, r6, lr}
 8004094:	1ccd      	adds	r5, r1, #3
 8004096:	439d      	bics	r5, r3
 8004098:	3508      	adds	r5, #8
 800409a:	0006      	movs	r6, r0
 800409c:	2d0c      	cmp	r5, #12
 800409e:	d21e      	bcs.n	80040de <_malloc_r+0x4e>
 80040a0:	250c      	movs	r5, #12
 80040a2:	42a9      	cmp	r1, r5
 80040a4:	d81d      	bhi.n	80040e2 <_malloc_r+0x52>
 80040a6:	0030      	movs	r0, r6
 80040a8:	f000 f888 	bl	80041bc <__malloc_lock>
 80040ac:	4a25      	ldr	r2, [pc, #148]	; (8004144 <_malloc_r+0xb4>)
 80040ae:	6814      	ldr	r4, [r2, #0]
 80040b0:	0021      	movs	r1, r4
 80040b2:	2900      	cmp	r1, #0
 80040b4:	d119      	bne.n	80040ea <_malloc_r+0x5a>
 80040b6:	4c24      	ldr	r4, [pc, #144]	; (8004148 <_malloc_r+0xb8>)
 80040b8:	6823      	ldr	r3, [r4, #0]
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d103      	bne.n	80040c6 <_malloc_r+0x36>
 80040be:	0030      	movs	r0, r6
 80040c0:	f000 f86a 	bl	8004198 <_sbrk_r>
 80040c4:	6020      	str	r0, [r4, #0]
 80040c6:	0029      	movs	r1, r5
 80040c8:	0030      	movs	r0, r6
 80040ca:	f000 f865 	bl	8004198 <_sbrk_r>
 80040ce:	1c43      	adds	r3, r0, #1
 80040d0:	d12b      	bne.n	800412a <_malloc_r+0x9a>
 80040d2:	230c      	movs	r3, #12
 80040d4:	0030      	movs	r0, r6
 80040d6:	6033      	str	r3, [r6, #0]
 80040d8:	f000 f871 	bl	80041be <__malloc_unlock>
 80040dc:	e003      	b.n	80040e6 <_malloc_r+0x56>
 80040de:	2d00      	cmp	r5, #0
 80040e0:	dadf      	bge.n	80040a2 <_malloc_r+0x12>
 80040e2:	230c      	movs	r3, #12
 80040e4:	6033      	str	r3, [r6, #0]
 80040e6:	2000      	movs	r0, #0
 80040e8:	bd70      	pop	{r4, r5, r6, pc}
 80040ea:	680b      	ldr	r3, [r1, #0]
 80040ec:	1b5b      	subs	r3, r3, r5
 80040ee:	d419      	bmi.n	8004124 <_malloc_r+0x94>
 80040f0:	2b0b      	cmp	r3, #11
 80040f2:	d903      	bls.n	80040fc <_malloc_r+0x6c>
 80040f4:	600b      	str	r3, [r1, #0]
 80040f6:	18cc      	adds	r4, r1, r3
 80040f8:	6025      	str	r5, [r4, #0]
 80040fa:	e003      	b.n	8004104 <_malloc_r+0x74>
 80040fc:	684b      	ldr	r3, [r1, #4]
 80040fe:	428c      	cmp	r4, r1
 8004100:	d10d      	bne.n	800411e <_malloc_r+0x8e>
 8004102:	6013      	str	r3, [r2, #0]
 8004104:	0030      	movs	r0, r6
 8004106:	f000 f85a 	bl	80041be <__malloc_unlock>
 800410a:	0020      	movs	r0, r4
 800410c:	2207      	movs	r2, #7
 800410e:	300b      	adds	r0, #11
 8004110:	1d23      	adds	r3, r4, #4
 8004112:	4390      	bics	r0, r2
 8004114:	1ac3      	subs	r3, r0, r3
 8004116:	d0e7      	beq.n	80040e8 <_malloc_r+0x58>
 8004118:	425a      	negs	r2, r3
 800411a:	50e2      	str	r2, [r4, r3]
 800411c:	e7e4      	b.n	80040e8 <_malloc_r+0x58>
 800411e:	6063      	str	r3, [r4, #4]
 8004120:	000c      	movs	r4, r1
 8004122:	e7ef      	b.n	8004104 <_malloc_r+0x74>
 8004124:	000c      	movs	r4, r1
 8004126:	6849      	ldr	r1, [r1, #4]
 8004128:	e7c3      	b.n	80040b2 <_malloc_r+0x22>
 800412a:	2303      	movs	r3, #3
 800412c:	1cc4      	adds	r4, r0, #3
 800412e:	439c      	bics	r4, r3
 8004130:	42a0      	cmp	r0, r4
 8004132:	d0e1      	beq.n	80040f8 <_malloc_r+0x68>
 8004134:	1a21      	subs	r1, r4, r0
 8004136:	0030      	movs	r0, r6
 8004138:	f000 f82e 	bl	8004198 <_sbrk_r>
 800413c:	1c43      	adds	r3, r0, #1
 800413e:	d1db      	bne.n	80040f8 <_malloc_r+0x68>
 8004140:	e7c7      	b.n	80040d2 <_malloc_r+0x42>
 8004142:	46c0      	nop			; (mov r8, r8)
 8004144:	2000009c 	.word	0x2000009c
 8004148:	200000a0 	.word	0x200000a0

0800414c <_realloc_r>:
 800414c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800414e:	0007      	movs	r7, r0
 8004150:	000d      	movs	r5, r1
 8004152:	0016      	movs	r6, r2
 8004154:	2900      	cmp	r1, #0
 8004156:	d105      	bne.n	8004164 <_realloc_r+0x18>
 8004158:	0011      	movs	r1, r2
 800415a:	f7ff ff99 	bl	8004090 <_malloc_r>
 800415e:	0004      	movs	r4, r0
 8004160:	0020      	movs	r0, r4
 8004162:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004164:	2a00      	cmp	r2, #0
 8004166:	d103      	bne.n	8004170 <_realloc_r+0x24>
 8004168:	f7ff ff48 	bl	8003ffc <_free_r>
 800416c:	0034      	movs	r4, r6
 800416e:	e7f7      	b.n	8004160 <_realloc_r+0x14>
 8004170:	f000 f826 	bl	80041c0 <_malloc_usable_size_r>
 8004174:	002c      	movs	r4, r5
 8004176:	42b0      	cmp	r0, r6
 8004178:	d2f2      	bcs.n	8004160 <_realloc_r+0x14>
 800417a:	0031      	movs	r1, r6
 800417c:	0038      	movs	r0, r7
 800417e:	f7ff ff87 	bl	8004090 <_malloc_r>
 8004182:	1e04      	subs	r4, r0, #0
 8004184:	d0ec      	beq.n	8004160 <_realloc_r+0x14>
 8004186:	0029      	movs	r1, r5
 8004188:	0032      	movs	r2, r6
 800418a:	f7ff fc11 	bl	80039b0 <memcpy>
 800418e:	0029      	movs	r1, r5
 8004190:	0038      	movs	r0, r7
 8004192:	f7ff ff33 	bl	8003ffc <_free_r>
 8004196:	e7e3      	b.n	8004160 <_realloc_r+0x14>

08004198 <_sbrk_r>:
 8004198:	2300      	movs	r3, #0
 800419a:	b570      	push	{r4, r5, r6, lr}
 800419c:	4c06      	ldr	r4, [pc, #24]	; (80041b8 <_sbrk_r+0x20>)
 800419e:	0005      	movs	r5, r0
 80041a0:	0008      	movs	r0, r1
 80041a2:	6023      	str	r3, [r4, #0]
 80041a4:	f000 f814 	bl	80041d0 <_sbrk>
 80041a8:	1c43      	adds	r3, r0, #1
 80041aa:	d103      	bne.n	80041b4 <_sbrk_r+0x1c>
 80041ac:	6823      	ldr	r3, [r4, #0]
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d000      	beq.n	80041b4 <_sbrk_r+0x1c>
 80041b2:	602b      	str	r3, [r5, #0]
 80041b4:	bd70      	pop	{r4, r5, r6, pc}
 80041b6:	46c0      	nop			; (mov r8, r8)
 80041b8:	200006d8 	.word	0x200006d8

080041bc <__malloc_lock>:
 80041bc:	4770      	bx	lr

080041be <__malloc_unlock>:
 80041be:	4770      	bx	lr

080041c0 <_malloc_usable_size_r>:
 80041c0:	1f0b      	subs	r3, r1, #4
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	1f18      	subs	r0, r3, #4
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	da01      	bge.n	80041ce <_malloc_usable_size_r+0xe>
 80041ca:	580b      	ldr	r3, [r1, r0]
 80041cc:	18c0      	adds	r0, r0, r3
 80041ce:	4770      	bx	lr

080041d0 <_sbrk>:
 80041d0:	4b05      	ldr	r3, [pc, #20]	; (80041e8 <_sbrk+0x18>)
 80041d2:	0002      	movs	r2, r0
 80041d4:	6819      	ldr	r1, [r3, #0]
 80041d6:	2900      	cmp	r1, #0
 80041d8:	d101      	bne.n	80041de <_sbrk+0xe>
 80041da:	4904      	ldr	r1, [pc, #16]	; (80041ec <_sbrk+0x1c>)
 80041dc:	6019      	str	r1, [r3, #0]
 80041de:	6818      	ldr	r0, [r3, #0]
 80041e0:	1882      	adds	r2, r0, r2
 80041e2:	601a      	str	r2, [r3, #0]
 80041e4:	4770      	bx	lr
 80041e6:	46c0      	nop			; (mov r8, r8)
 80041e8:	200000a4 	.word	0x200000a4
 80041ec:	200006e0 	.word	0x200006e0

080041f0 <_init>:
 80041f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80041f2:	46c0      	nop			; (mov r8, r8)
 80041f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80041f6:	bc08      	pop	{r3}
 80041f8:	469e      	mov	lr, r3
 80041fa:	4770      	bx	lr

080041fc <_fini>:
 80041fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80041fe:	46c0      	nop			; (mov r8, r8)
 8004200:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004202:	bc08      	pop	{r3}
 8004204:	469e      	mov	lr, r3
 8004206:	4770      	bx	lr
