Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Apr  4 13:29:41 2020
| Host         : LAPTOP-96MNJNBA running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 124 register/latch pins with no clock driven by root clock pin: ck1/my_clk_reg/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: clk11hz/my_clk1_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: clk20Khz/my_clk1_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: clk381hz/my_clk1_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: dev1/sclk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 417 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 36 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.261        0.000                      0                  383        0.166        0.000                      0                  383        4.500        0.000                       0                   197  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.261        0.000                      0                  383        0.166        0.000                      0                  383        4.500        0.000                       0                   197  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.261ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.261ns  (required time - arrival time)
  Source:                 improve1/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            improve1/Hour_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.479ns  (logic 1.166ns (21.283%)  route 4.313ns (78.717%))
  Logic Levels:           5  (LUT5=3 LUT6=2)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.554     5.075    improve1/CLOCK_IBUF_BUFG
    SLICE_X54Y86         FDRE                                         r  improve1/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y86         FDRE (Prop_fdre_C_Q)         0.518     5.593 r  improve1/counter_reg[8]/Q
                         net (fo=3, routed)           1.097     6.690    improve1/counter_reg[8]
    SLICE_X55Y86         LUT5 (Prop_lut5_I2_O)        0.124     6.814 r  improve1/counter[0]_i_8/O
                         net (fo=1, routed)           0.808     7.622    improve1/counter[0]_i_8_n_0
    SLICE_X55Y88         LUT6 (Prop_lut6_I1_O)        0.124     7.746 r  improve1/counter[0]_i_6/O
                         net (fo=1, routed)           0.289     8.036    improve1/counter[0]_i_6_n_0
    SLICE_X55Y89         LUT5 (Prop_lut5_I3_O)        0.124     8.160 f  improve1/counter[0]_i_3__0/O
                         net (fo=8, routed)           0.754     8.914    improve1/counter[0]_i_3__0_n_0
    SLICE_X58Y88         LUT6 (Prop_lut6_I0_O)        0.124     9.038 r  improve1/Hour[4]_i_6/O
                         net (fo=3, routed)           0.699     9.737    improve1/Hour[4]_i_6_n_0
    SLICE_X59Y89         LUT5 (Prop_lut5_I4_O)        0.152     9.889 r  improve1/Hour[2]_i_1/O
                         net (fo=1, routed)           0.665    10.553    improve1/p_0_in[2]
    SLICE_X59Y89         FDRE                                         r  improve1/Hour_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.506    14.847    improve1/CLOCK_IBUF_BUFG
    SLICE_X59Y89         FDRE                                         r  improve1/Hour_reg[2]/C
                         clock pessimism              0.258    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X59Y89         FDRE (Setup_fdre_C_D)       -0.255    14.815    improve1/Hour_reg[2]
  -------------------------------------------------------------------
                         required time                         14.815    
                         arrival time                         -10.553    
  -------------------------------------------------------------------
                         slack                                  4.261    

Slack (MET) :             4.448ns  (required time - arrival time)
  Source:                 improve1/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            improve1/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.968ns  (logic 1.138ns (22.905%)  route 3.830ns (77.095%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.554     5.075    improve1/CLOCK_IBUF_BUFG
    SLICE_X54Y86         FDRE                                         r  improve1/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y86         FDRE (Prop_fdre_C_Q)         0.518     5.593 r  improve1/counter_reg[8]/Q
                         net (fo=3, routed)           0.955     6.548    improve1/counter_reg[8]
    SLICE_X55Y86         LUT5 (Prop_lut5_I2_O)        0.124     6.672 r  improve1/Seconds[5]_i_11/O
                         net (fo=1, routed)           0.406     7.079    improve1/Seconds[5]_i_11_n_0
    SLICE_X55Y87         LUT6 (Prop_lut6_I5_O)        0.124     7.203 f  improve1/Seconds[5]_i_10/O
                         net (fo=1, routed)           0.638     7.841    improve1/Seconds[5]_i_10_n_0
    SLICE_X55Y88         LUT6 (Prop_lut6_I4_O)        0.124     7.965 f  improve1/Seconds[5]_i_7/O
                         net (fo=1, routed)           0.575     8.540    improve1/Seconds[5]_i_7_n_0
    SLICE_X55Y90         LUT6 (Prop_lut6_I3_O)        0.124     8.664 f  improve1/Seconds[5]_i_4/O
                         net (fo=3, routed)           0.339     9.003    improve1/Seconds[5]_i_4_n_0
    SLICE_X56Y90         LUT6 (Prop_lut6_I1_O)        0.124     9.127 r  improve1/counter[0]_i_1__0/O
                         net (fo=32, routed)          0.916    10.043    improve1/counter
    SLICE_X54Y87         FDRE                                         r  improve1/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.438    14.779    improve1/CLOCK_IBUF_BUFG
    SLICE_X54Y87         FDRE                                         r  improve1/counter_reg[12]/C
                         clock pessimism              0.272    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X54Y87         FDRE (Setup_fdre_C_R)       -0.524    14.492    improve1/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                         -10.043    
  -------------------------------------------------------------------
                         slack                                  4.448    

Slack (MET) :             4.448ns  (required time - arrival time)
  Source:                 improve1/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            improve1/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.968ns  (logic 1.138ns (22.905%)  route 3.830ns (77.095%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.554     5.075    improve1/CLOCK_IBUF_BUFG
    SLICE_X54Y86         FDRE                                         r  improve1/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y86         FDRE (Prop_fdre_C_Q)         0.518     5.593 r  improve1/counter_reg[8]/Q
                         net (fo=3, routed)           0.955     6.548    improve1/counter_reg[8]
    SLICE_X55Y86         LUT5 (Prop_lut5_I2_O)        0.124     6.672 r  improve1/Seconds[5]_i_11/O
                         net (fo=1, routed)           0.406     7.079    improve1/Seconds[5]_i_11_n_0
    SLICE_X55Y87         LUT6 (Prop_lut6_I5_O)        0.124     7.203 f  improve1/Seconds[5]_i_10/O
                         net (fo=1, routed)           0.638     7.841    improve1/Seconds[5]_i_10_n_0
    SLICE_X55Y88         LUT6 (Prop_lut6_I4_O)        0.124     7.965 f  improve1/Seconds[5]_i_7/O
                         net (fo=1, routed)           0.575     8.540    improve1/Seconds[5]_i_7_n_0
    SLICE_X55Y90         LUT6 (Prop_lut6_I3_O)        0.124     8.664 f  improve1/Seconds[5]_i_4/O
                         net (fo=3, routed)           0.339     9.003    improve1/Seconds[5]_i_4_n_0
    SLICE_X56Y90         LUT6 (Prop_lut6_I1_O)        0.124     9.127 r  improve1/counter[0]_i_1__0/O
                         net (fo=32, routed)          0.916    10.043    improve1/counter
    SLICE_X54Y87         FDRE                                         r  improve1/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.438    14.779    improve1/CLOCK_IBUF_BUFG
    SLICE_X54Y87         FDRE                                         r  improve1/counter_reg[13]/C
                         clock pessimism              0.272    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X54Y87         FDRE (Setup_fdre_C_R)       -0.524    14.492    improve1/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                         -10.043    
  -------------------------------------------------------------------
                         slack                                  4.448    

Slack (MET) :             4.448ns  (required time - arrival time)
  Source:                 improve1/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            improve1/counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.968ns  (logic 1.138ns (22.905%)  route 3.830ns (77.095%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.554     5.075    improve1/CLOCK_IBUF_BUFG
    SLICE_X54Y86         FDRE                                         r  improve1/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y86         FDRE (Prop_fdre_C_Q)         0.518     5.593 r  improve1/counter_reg[8]/Q
                         net (fo=3, routed)           0.955     6.548    improve1/counter_reg[8]
    SLICE_X55Y86         LUT5 (Prop_lut5_I2_O)        0.124     6.672 r  improve1/Seconds[5]_i_11/O
                         net (fo=1, routed)           0.406     7.079    improve1/Seconds[5]_i_11_n_0
    SLICE_X55Y87         LUT6 (Prop_lut6_I5_O)        0.124     7.203 f  improve1/Seconds[5]_i_10/O
                         net (fo=1, routed)           0.638     7.841    improve1/Seconds[5]_i_10_n_0
    SLICE_X55Y88         LUT6 (Prop_lut6_I4_O)        0.124     7.965 f  improve1/Seconds[5]_i_7/O
                         net (fo=1, routed)           0.575     8.540    improve1/Seconds[5]_i_7_n_0
    SLICE_X55Y90         LUT6 (Prop_lut6_I3_O)        0.124     8.664 f  improve1/Seconds[5]_i_4/O
                         net (fo=3, routed)           0.339     9.003    improve1/Seconds[5]_i_4_n_0
    SLICE_X56Y90         LUT6 (Prop_lut6_I1_O)        0.124     9.127 r  improve1/counter[0]_i_1__0/O
                         net (fo=32, routed)          0.916    10.043    improve1/counter
    SLICE_X54Y87         FDRE                                         r  improve1/counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.438    14.779    improve1/CLOCK_IBUF_BUFG
    SLICE_X54Y87         FDRE                                         r  improve1/counter_reg[14]/C
                         clock pessimism              0.272    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X54Y87         FDRE (Setup_fdre_C_R)       -0.524    14.492    improve1/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                         -10.043    
  -------------------------------------------------------------------
                         slack                                  4.448    

Slack (MET) :             4.448ns  (required time - arrival time)
  Source:                 improve1/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            improve1/counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.968ns  (logic 1.138ns (22.905%)  route 3.830ns (77.095%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.554     5.075    improve1/CLOCK_IBUF_BUFG
    SLICE_X54Y86         FDRE                                         r  improve1/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y86         FDRE (Prop_fdre_C_Q)         0.518     5.593 r  improve1/counter_reg[8]/Q
                         net (fo=3, routed)           0.955     6.548    improve1/counter_reg[8]
    SLICE_X55Y86         LUT5 (Prop_lut5_I2_O)        0.124     6.672 r  improve1/Seconds[5]_i_11/O
                         net (fo=1, routed)           0.406     7.079    improve1/Seconds[5]_i_11_n_0
    SLICE_X55Y87         LUT6 (Prop_lut6_I5_O)        0.124     7.203 f  improve1/Seconds[5]_i_10/O
                         net (fo=1, routed)           0.638     7.841    improve1/Seconds[5]_i_10_n_0
    SLICE_X55Y88         LUT6 (Prop_lut6_I4_O)        0.124     7.965 f  improve1/Seconds[5]_i_7/O
                         net (fo=1, routed)           0.575     8.540    improve1/Seconds[5]_i_7_n_0
    SLICE_X55Y90         LUT6 (Prop_lut6_I3_O)        0.124     8.664 f  improve1/Seconds[5]_i_4/O
                         net (fo=3, routed)           0.339     9.003    improve1/Seconds[5]_i_4_n_0
    SLICE_X56Y90         LUT6 (Prop_lut6_I1_O)        0.124     9.127 r  improve1/counter[0]_i_1__0/O
                         net (fo=32, routed)          0.916    10.043    improve1/counter
    SLICE_X54Y87         FDRE                                         r  improve1/counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.438    14.779    improve1/CLOCK_IBUF_BUFG
    SLICE_X54Y87         FDRE                                         r  improve1/counter_reg[15]/C
                         clock pessimism              0.272    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X54Y87         FDRE (Setup_fdre_C_R)       -0.524    14.492    improve1/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                         -10.043    
  -------------------------------------------------------------------
                         slack                                  4.448    

Slack (MET) :             4.454ns  (required time - arrival time)
  Source:                 improve1/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            improve1/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.961ns  (logic 1.138ns (22.939%)  route 3.823ns (77.061%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.554     5.075    improve1/CLOCK_IBUF_BUFG
    SLICE_X54Y86         FDRE                                         r  improve1/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y86         FDRE (Prop_fdre_C_Q)         0.518     5.593 r  improve1/counter_reg[8]/Q
                         net (fo=3, routed)           0.955     6.548    improve1/counter_reg[8]
    SLICE_X55Y86         LUT5 (Prop_lut5_I2_O)        0.124     6.672 r  improve1/Seconds[5]_i_11/O
                         net (fo=1, routed)           0.406     7.079    improve1/Seconds[5]_i_11_n_0
    SLICE_X55Y87         LUT6 (Prop_lut6_I5_O)        0.124     7.203 f  improve1/Seconds[5]_i_10/O
                         net (fo=1, routed)           0.638     7.841    improve1/Seconds[5]_i_10_n_0
    SLICE_X55Y88         LUT6 (Prop_lut6_I4_O)        0.124     7.965 f  improve1/Seconds[5]_i_7/O
                         net (fo=1, routed)           0.575     8.540    improve1/Seconds[5]_i_7_n_0
    SLICE_X55Y90         LUT6 (Prop_lut6_I3_O)        0.124     8.664 f  improve1/Seconds[5]_i_4/O
                         net (fo=3, routed)           0.339     9.003    improve1/Seconds[5]_i_4_n_0
    SLICE_X56Y90         LUT6 (Prop_lut6_I1_O)        0.124     9.127 r  improve1/counter[0]_i_1__0/O
                         net (fo=32, routed)          0.909    10.036    improve1/counter
    SLICE_X54Y84         FDRE                                         r  improve1/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.436    14.777    improve1/CLOCK_IBUF_BUFG
    SLICE_X54Y84         FDRE                                         r  improve1/counter_reg[0]/C
                         clock pessimism              0.272    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X54Y84         FDRE (Setup_fdre_C_R)       -0.524    14.490    improve1/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.490    
                         arrival time                         -10.036    
  -------------------------------------------------------------------
                         slack                                  4.454    

Slack (MET) :             4.454ns  (required time - arrival time)
  Source:                 improve1/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            improve1/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.961ns  (logic 1.138ns (22.939%)  route 3.823ns (77.061%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.554     5.075    improve1/CLOCK_IBUF_BUFG
    SLICE_X54Y86         FDRE                                         r  improve1/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y86         FDRE (Prop_fdre_C_Q)         0.518     5.593 r  improve1/counter_reg[8]/Q
                         net (fo=3, routed)           0.955     6.548    improve1/counter_reg[8]
    SLICE_X55Y86         LUT5 (Prop_lut5_I2_O)        0.124     6.672 r  improve1/Seconds[5]_i_11/O
                         net (fo=1, routed)           0.406     7.079    improve1/Seconds[5]_i_11_n_0
    SLICE_X55Y87         LUT6 (Prop_lut6_I5_O)        0.124     7.203 f  improve1/Seconds[5]_i_10/O
                         net (fo=1, routed)           0.638     7.841    improve1/Seconds[5]_i_10_n_0
    SLICE_X55Y88         LUT6 (Prop_lut6_I4_O)        0.124     7.965 f  improve1/Seconds[5]_i_7/O
                         net (fo=1, routed)           0.575     8.540    improve1/Seconds[5]_i_7_n_0
    SLICE_X55Y90         LUT6 (Prop_lut6_I3_O)        0.124     8.664 f  improve1/Seconds[5]_i_4/O
                         net (fo=3, routed)           0.339     9.003    improve1/Seconds[5]_i_4_n_0
    SLICE_X56Y90         LUT6 (Prop_lut6_I1_O)        0.124     9.127 r  improve1/counter[0]_i_1__0/O
                         net (fo=32, routed)          0.909    10.036    improve1/counter
    SLICE_X54Y84         FDRE                                         r  improve1/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.436    14.777    improve1/CLOCK_IBUF_BUFG
    SLICE_X54Y84         FDRE                                         r  improve1/counter_reg[1]/C
                         clock pessimism              0.272    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X54Y84         FDRE (Setup_fdre_C_R)       -0.524    14.490    improve1/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.490    
                         arrival time                         -10.036    
  -------------------------------------------------------------------
                         slack                                  4.454    

Slack (MET) :             4.454ns  (required time - arrival time)
  Source:                 improve1/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            improve1/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.961ns  (logic 1.138ns (22.939%)  route 3.823ns (77.061%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.554     5.075    improve1/CLOCK_IBUF_BUFG
    SLICE_X54Y86         FDRE                                         r  improve1/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y86         FDRE (Prop_fdre_C_Q)         0.518     5.593 r  improve1/counter_reg[8]/Q
                         net (fo=3, routed)           0.955     6.548    improve1/counter_reg[8]
    SLICE_X55Y86         LUT5 (Prop_lut5_I2_O)        0.124     6.672 r  improve1/Seconds[5]_i_11/O
                         net (fo=1, routed)           0.406     7.079    improve1/Seconds[5]_i_11_n_0
    SLICE_X55Y87         LUT6 (Prop_lut6_I5_O)        0.124     7.203 f  improve1/Seconds[5]_i_10/O
                         net (fo=1, routed)           0.638     7.841    improve1/Seconds[5]_i_10_n_0
    SLICE_X55Y88         LUT6 (Prop_lut6_I4_O)        0.124     7.965 f  improve1/Seconds[5]_i_7/O
                         net (fo=1, routed)           0.575     8.540    improve1/Seconds[5]_i_7_n_0
    SLICE_X55Y90         LUT6 (Prop_lut6_I3_O)        0.124     8.664 f  improve1/Seconds[5]_i_4/O
                         net (fo=3, routed)           0.339     9.003    improve1/Seconds[5]_i_4_n_0
    SLICE_X56Y90         LUT6 (Prop_lut6_I1_O)        0.124     9.127 r  improve1/counter[0]_i_1__0/O
                         net (fo=32, routed)          0.909    10.036    improve1/counter
    SLICE_X54Y84         FDRE                                         r  improve1/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.436    14.777    improve1/CLOCK_IBUF_BUFG
    SLICE_X54Y84         FDRE                                         r  improve1/counter_reg[2]/C
                         clock pessimism              0.272    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X54Y84         FDRE (Setup_fdre_C_R)       -0.524    14.490    improve1/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.490    
                         arrival time                         -10.036    
  -------------------------------------------------------------------
                         slack                                  4.454    

Slack (MET) :             4.454ns  (required time - arrival time)
  Source:                 improve1/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            improve1/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.961ns  (logic 1.138ns (22.939%)  route 3.823ns (77.061%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.554     5.075    improve1/CLOCK_IBUF_BUFG
    SLICE_X54Y86         FDRE                                         r  improve1/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y86         FDRE (Prop_fdre_C_Q)         0.518     5.593 r  improve1/counter_reg[8]/Q
                         net (fo=3, routed)           0.955     6.548    improve1/counter_reg[8]
    SLICE_X55Y86         LUT5 (Prop_lut5_I2_O)        0.124     6.672 r  improve1/Seconds[5]_i_11/O
                         net (fo=1, routed)           0.406     7.079    improve1/Seconds[5]_i_11_n_0
    SLICE_X55Y87         LUT6 (Prop_lut6_I5_O)        0.124     7.203 f  improve1/Seconds[5]_i_10/O
                         net (fo=1, routed)           0.638     7.841    improve1/Seconds[5]_i_10_n_0
    SLICE_X55Y88         LUT6 (Prop_lut6_I4_O)        0.124     7.965 f  improve1/Seconds[5]_i_7/O
                         net (fo=1, routed)           0.575     8.540    improve1/Seconds[5]_i_7_n_0
    SLICE_X55Y90         LUT6 (Prop_lut6_I3_O)        0.124     8.664 f  improve1/Seconds[5]_i_4/O
                         net (fo=3, routed)           0.339     9.003    improve1/Seconds[5]_i_4_n_0
    SLICE_X56Y90         LUT6 (Prop_lut6_I1_O)        0.124     9.127 r  improve1/counter[0]_i_1__0/O
                         net (fo=32, routed)          0.909    10.036    improve1/counter
    SLICE_X54Y84         FDRE                                         r  improve1/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.436    14.777    improve1/CLOCK_IBUF_BUFG
    SLICE_X54Y84         FDRE                                         r  improve1/counter_reg[3]/C
                         clock pessimism              0.272    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X54Y84         FDRE (Setup_fdre_C_R)       -0.524    14.490    improve1/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.490    
                         arrival time                         -10.036    
  -------------------------------------------------------------------
                         slack                                  4.454    

Slack (MET) :             4.511ns  (required time - arrival time)
  Source:                 improve1/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            improve1/Mins_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.280ns  (logic 1.138ns (21.555%)  route 4.142ns (78.445%))
  Logic Levels:           5  (LUT5=3 LUT6=2)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.554     5.075    improve1/CLOCK_IBUF_BUFG
    SLICE_X54Y86         FDRE                                         r  improve1/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y86         FDRE (Prop_fdre_C_Q)         0.518     5.593 r  improve1/counter_reg[8]/Q
                         net (fo=3, routed)           1.097     6.690    improve1/counter_reg[8]
    SLICE_X55Y86         LUT5 (Prop_lut5_I2_O)        0.124     6.814 r  improve1/counter[0]_i_8/O
                         net (fo=1, routed)           0.808     7.622    improve1/counter[0]_i_8_n_0
    SLICE_X55Y88         LUT6 (Prop_lut6_I1_O)        0.124     7.746 r  improve1/counter[0]_i_6/O
                         net (fo=1, routed)           0.289     8.036    improve1/counter[0]_i_6_n_0
    SLICE_X55Y89         LUT5 (Prop_lut5_I3_O)        0.124     8.160 f  improve1/counter[0]_i_3__0/O
                         net (fo=8, routed)           0.722     8.881    improve1/counter[0]_i_3__0_n_0
    SLICE_X59Y87         LUT5 (Prop_lut5_I0_O)        0.124     9.005 f  improve1/Mins[5]_i_4/O
                         net (fo=7, routed)           0.694     9.699    improve1/Mins[5]_i_4_n_0
    SLICE_X58Y90         LUT6 (Prop_lut6_I3_O)        0.124     9.823 r  improve1/Mins[5]_i_1/O
                         net (fo=6, routed)           0.532    10.354    improve1/Mins[5]_i_1_n_0
    SLICE_X59Y91         FDRE                                         r  improve1/Mins_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.507    14.848    improve1/CLOCK_IBUF_BUFG
    SLICE_X59Y91         FDRE                                         r  improve1/Mins_reg[2]/C
                         clock pessimism              0.258    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X59Y91         FDRE (Setup_fdre_C_CE)      -0.205    14.866    improve1/Mins_reg[2]
  -------------------------------------------------------------------
                         required time                         14.866    
                         arrival time                         -10.354    
  -------------------------------------------------------------------
                         slack                                  4.511    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 improve1/display/led_output_reg[1][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            improve1/display/segment_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.652%)  route 0.085ns (31.348%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.591     1.474    improve1/display/CLOCK_IBUF_BUFG
    SLICE_X62Y88         FDRE                                         r  improve1/display/led_output_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y88         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  improve1/display/led_output_reg[1][4]/Q
                         net (fo=1, routed)           0.085     1.700    improve1/display/led_output_reg[1]_2[4]
    SLICE_X63Y88         LUT6 (Prop_lut6_I0_O)        0.045     1.745 r  improve1/display/segment[4]_i_1/O
                         net (fo=1, routed)           0.000     1.745    improve1/display/segment[4]_i_1_n_0
    SLICE_X63Y88         FDRE                                         r  improve1/display/segment_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.861     1.989    improve1/display/CLOCK_IBUF_BUFG
    SLICE_X63Y88         FDRE                                         r  improve1/display/segment_reg[4]/C
                         clock pessimism             -0.502     1.487    
    SLICE_X63Y88         FDRE (Hold_fdre_C_D)         0.092     1.579    improve1/display/segment_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 improve1/display/led_output_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            improve1/display/segment_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.591     1.474    improve1/display/CLOCK_IBUF_BUFG
    SLICE_X62Y88         FDRE                                         r  improve1/display/led_output_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y88         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  improve1/display/led_output_reg[1][1]/Q
                         net (fo=1, routed)           0.086     1.701    improve1/display/led_output_reg[1]_2[1]
    SLICE_X63Y88         LUT6 (Prop_lut6_I2_O)        0.045     1.746 r  improve1/display/segment[1]_i_1/O
                         net (fo=1, routed)           0.000     1.746    improve1/display/segment[1]_i_1_n_0
    SLICE_X63Y88         FDRE                                         r  improve1/display/segment_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.861     1.989    improve1/display/CLOCK_IBUF_BUFG
    SLICE_X63Y88         FDRE                                         r  improve1/display/segment_reg[1]/C
                         clock pessimism             -0.502     1.487    
    SLICE_X63Y88         FDRE (Hold_fdre_C_D)         0.091     1.578    improve1/display/segment_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 improve1/mode_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            improve1/led_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.209%)  route 0.164ns (46.791%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.562     1.445    improve1/CLOCK_IBUF_BUFG
    SLICE_X55Y89         FDRE                                         r  improve1/mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y89         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  improve1/mode_reg/Q
                         net (fo=7, routed)           0.164     1.750    improve1/mode_reg_n_0
    SLICE_X56Y89         LUT4 (Prop_lut4_I2_O)        0.045     1.795 r  improve1/led[15]_i_1__0/O
                         net (fo=1, routed)           0.000     1.795    improve1/led[15]_i_1__0_n_0
    SLICE_X56Y89         FDRE                                         r  improve1/led_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.832     1.960    improve1/CLOCK_IBUF_BUFG
    SLICE_X56Y89         FDRE                                         r  improve1/led_reg[15]/C
                         clock pessimism             -0.478     1.482    
    SLICE_X56Y89         FDRE (Hold_fdre_C_D)         0.120     1.602    improve1/led_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 improve1/display/led_output_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            improve1/display/segment_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.938%)  route 0.094ns (31.062%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.590     1.473    improve1/display/CLOCK_IBUF_BUFG
    SLICE_X64Y87         FDRE                                         r  improve1/display/led_output_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y87         FDRE (Prop_fdre_C_Q)         0.164     1.637 r  improve1/display/led_output_reg[1][0]/Q
                         net (fo=1, routed)           0.094     1.731    improve1/display/led_output_reg[1]_2[0]
    SLICE_X63Y87         LUT6 (Prop_lut6_I0_O)        0.045     1.776 r  improve1/display/segment[0]_i_1/O
                         net (fo=1, routed)           0.000     1.776    improve1/display/segment[0]_i_1_n_0
    SLICE_X63Y87         FDRE                                         r  improve1/display/segment_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.859     1.987    improve1/display/CLOCK_IBUF_BUFG
    SLICE_X63Y87         FDRE                                         r  improve1/display/segment_reg[0]/C
                         clock pessimism             -0.499     1.488    
    SLICE_X63Y87         FDRE (Hold_fdre_C_D)         0.092     1.580    improve1/display/segment_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 improve1/display/led_output_reg[1][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            improve1/display/segment_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.209ns (68.711%)  route 0.095ns (31.289%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.590     1.473    improve1/display/CLOCK_IBUF_BUFG
    SLICE_X64Y87         FDRE                                         r  improve1/display/led_output_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y87         FDRE (Prop_fdre_C_Q)         0.164     1.637 r  improve1/display/led_output_reg[1][6]/Q
                         net (fo=1, routed)           0.095     1.732    improve1/display/led_output_reg[1]_2[6]
    SLICE_X63Y87         LUT6 (Prop_lut6_I1_O)        0.045     1.777 r  improve1/display/segment[6]_i_1/O
                         net (fo=1, routed)           0.000     1.777    improve1/display/segment[6]_i_1_n_0
    SLICE_X63Y87         FDRE                                         r  improve1/display/segment_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.859     1.987    improve1/display/CLOCK_IBUF_BUFG
    SLICE_X63Y87         FDRE                                         r  improve1/display/segment_reg[6]/C
                         clock pessimism             -0.499     1.488    
    SLICE_X63Y87         FDRE (Hold_fdre_C_D)         0.092     1.580    improve1/display/segment_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 improve1/Hour_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            improve1/Hour_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.840%)  route 0.125ns (40.160%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.590     1.473    improve1/CLOCK_IBUF_BUFG
    SLICE_X58Y89         FDRE                                         r  improve1/Hour_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y89         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  improve1/Hour_reg[3]/Q
                         net (fo=18, routed)          0.125     1.739    improve1/Hour_reg__0[3]
    SLICE_X59Y89         LUT6 (Prop_lut6_I3_O)        0.045     1.784 r  improve1/Hour[5]_i_3/O
                         net (fo=1, routed)           0.000     1.784    improve1/p_0_in[5]
    SLICE_X59Y89         FDRE                                         r  improve1/Hour_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.860     1.987    improve1/CLOCK_IBUF_BUFG
    SLICE_X59Y89         FDRE                                         r  improve1/Hour_reg[5]/C
                         clock pessimism             -0.501     1.486    
    SLICE_X59Y89         FDRE (Hold_fdre_C_D)         0.091     1.577    improve1/Hour_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 improve1/Seconds_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            improve1/Seconds_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.212ns (64.546%)  route 0.116ns (35.454%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.565     1.448    improve1/CLOCK_IBUF_BUFG
    SLICE_X56Y90         FDRE                                         r  improve1/Seconds_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y90         FDRE (Prop_fdre_C_Q)         0.164     1.612 r  improve1/Seconds_reg[0]/Q
                         net (fo=6, routed)           0.116     1.729    improve1/Seconds_reg_n_0_[0]
    SLICE_X57Y90         LUT3 (Prop_lut3_I1_O)        0.048     1.777 r  improve1/Seconds[2]_i_1/O
                         net (fo=1, routed)           0.000     1.777    improve1/Seconds[2]_i_1_n_0
    SLICE_X57Y90         FDRE                                         r  improve1/Seconds_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.833     1.961    improve1/CLOCK_IBUF_BUFG
    SLICE_X57Y90         FDRE                                         r  improve1/Seconds_reg[2]/C
                         clock pessimism             -0.500     1.461    
    SLICE_X57Y90         FDRE (Hold_fdre_C_D)         0.107     1.568    improve1/Seconds_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 improve1/Mins_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            improve1/an0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.743%)  route 0.161ns (53.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.591     1.474    improve1/CLOCK_IBUF_BUFG
    SLICE_X58Y91         FDRE                                         r  improve1/Mins_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y91         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  improve1/Mins_reg[0]/Q
                         net (fo=11, routed)          0.161     1.776    improve1/Mins_reg_n_0_[0]
    SLICE_X61Y90         FDRE                                         r  improve1/an0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.860     1.988    improve1/CLOCK_IBUF_BUFG
    SLICE_X61Y90         FDRE                                         r  improve1/an0_reg[0]/C
                         clock pessimism             -0.498     1.490    
    SLICE_X61Y90         FDRE (Hold_fdre_C_D)         0.072     1.562    improve1/an0_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 improve1/display/led_output_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            improve1/display/segment_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.598%)  route 0.137ns (42.402%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.591     1.474    improve1/display/CLOCK_IBUF_BUFG
    SLICE_X62Y88         FDRE                                         r  improve1/display/led_output_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y88         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  improve1/display/led_output_reg[1][2]/Q
                         net (fo=1, routed)           0.137     1.752    improve1/display/led_output_reg[1]_2[2]
    SLICE_X63Y88         LUT6 (Prop_lut6_I1_O)        0.045     1.797 r  improve1/display/segment[2]_i_1/O
                         net (fo=1, routed)           0.000     1.797    improve1/display/segment[2]_i_1_n_0
    SLICE_X63Y88         FDRE                                         r  improve1/display/segment_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.861     1.989    improve1/display/CLOCK_IBUF_BUFG
    SLICE_X63Y88         FDRE                                         r  improve1/display/segment_reg[2]/C
                         clock pessimism             -0.502     1.487    
    SLICE_X63Y88         FDRE (Hold_fdre_C_D)         0.092     1.579    improve1/display/segment_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 improve1/display/led_output_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            improve1/display/segment_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.239%)  route 0.139ns (42.761%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.591     1.474    improve1/display/CLOCK_IBUF_BUFG
    SLICE_X62Y88         FDRE                                         r  improve1/display/led_output_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y88         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  improve1/display/led_output_reg[1][3]/Q
                         net (fo=1, routed)           0.139     1.754    improve1/display/led_output_reg[1]_2[3]
    SLICE_X63Y88         LUT6 (Prop_lut6_I2_O)        0.045     1.799 r  improve1/display/segment[3]_i_1/O
                         net (fo=1, routed)           0.000     1.799    improve1/display/segment[3]_i_1_n_0
    SLICE_X63Y88         FDRE                                         r  improve1/display/segment_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.861     1.989    improve1/display/CLOCK_IBUF_BUFG
    SLICE_X63Y88         FDRE                                         r  improve1/display/segment_reg[3]/C
                         clock pessimism             -0.502     1.487    
    SLICE_X63Y88         FDRE (Hold_fdre_C_D)         0.092     1.579    improve1/display/segment_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.220    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLOCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLOCK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y46   ck1/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y46   ck1/count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y46   ck1/count_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y46   ck1/my_clk_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y45   clk11hz/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y47   clk11hz/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y47   clk11hz/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y94   clk20Khz/count_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y94   clk20Khz/count_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y46   ck1/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y46   ck1/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y46   ck1/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y46   ck1/my_clk_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   clk11hz/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   clk11hz/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   clk11hz/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y90   improve1/Mins_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y88   improve1/display/counter_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y87   improve1/display/led_output_reg[0][0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y81   clk381hz/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y92   dev1/count2_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y92   dev1/count2_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y92   dev1/count2_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y93   dev1/count2_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y93   dev1/count2_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y91   improve1/Mins_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y90   improve1/Seconds_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y90   improve1/counter_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y90   improve1/counter_reg[26]/C



