$comment
	File created using the following command:
		vcd file Assignment3.msim.vcd -direction
$end
$date
	Sun May 26 19:54:15 2024
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module Assignment3_vlg_vec_tst $end
$var reg 3 ! HanhNhi_A [2:0] $end
$var reg 1 " HanhNhi_EN $end
$var wire 1 # HanhNhi_D [7] $end
$var wire 1 $ HanhNhi_D [6] $end
$var wire 1 % HanhNhi_D [5] $end
$var wire 1 & HanhNhi_D [4] $end
$var wire 1 ' HanhNhi_D [3] $end
$var wire 1 ( HanhNhi_D [2] $end
$var wire 1 ) HanhNhi_D [1] $end
$var wire 1 * HanhNhi_D [0] $end

$scope module i1 $end
$var wire 1 + gnd $end
$var wire 1 , vcc $end
$var wire 1 - unknown $end
$var tri1 1 . devclrn $end
$var tri1 1 / devpor $end
$var tri1 1 0 devoe $end
$var wire 1 1 ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 2 HanhNhi_A[1]~input_o $end
$var wire 1 3 HanhNhi_A[2]~input_o $end
$var wire 1 4 HanhNhi_A[0]~input_o $end
$var wire 1 5 HanhNhi_EN~input_o $end
$var wire 1 6 inst10~combout $end
$var wire 1 7 inst9~combout $end
$var wire 1 8 inst8~combout $end
$var wire 1 9 inst7~combout $end
$var wire 1 : inst6~combout $end
$var wire 1 ; inst5~combout $end
$var wire 1 < inst4~combout $end
$var wire 1 = inst3~combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
1"
1*
0)
0(
0'
0&
0%
0$
0#
0+
1,
x-
1.
1/
10
01
02
03
04
15
06
07
08
09
0:
0;
0<
1=
$end
#10000
b1 !
14
0=
1<
1)
0*
#20000
b11 !
b10 !
04
12
0<
1;
1(
0)
#30000
b11 !
14
0;
1:
1'
0(
#40000
b111 !
b101 !
b100 !
04
02
13
0:
19
1&
0'
#50000
0"
b101 !
05
14
09
0&
#60000
b111 !
b110 !
04
12
#70000
1"
b111 !
15
14
16
1#
#80000
b11 !
b1 !
b0 !
04
02
03
1=
06
0#
1*
#90000
b1 !
14
0=
1<
1)
0*
#100000
b11 !
b10 !
04
12
0<
1;
1(
0)
#110000
b11 !
14
0;
1:
1'
0(
#120000
b111 !
b101 !
b100 !
04
02
13
0:
19
1&
0'
#130000
b101 !
14
09
18
1%
0&
#140000
b111 !
b110 !
04
12
08
17
1$
0%
#150000
b111 !
14
07
16
1#
0$
#160000
b11 !
b1 !
b0 !
04
02
03
1=
06
0#
1*
#170000
b1 !
14
0=
1<
1)
0*
#180000
b11 !
b10 !
04
12
0<
1;
1(
0)
#190000
b11 !
14
0;
1:
1'
0(
#200000
