/***********************************************************************************
File:				HwMemoryMap.h
Module:				Hw Headers
Purpose:
Description:		This File was auto generated using Excel Memory Map Parser
************************************************************************************/
#ifndef _MEMORY_MAP_H_ 
#define _MEMORY_MAP_H_ 

#define MEMORY_MAP_VERSION                                   (1)

/* Unit Base Address Definitions*/
#define MEMORY_MAP_UNIT_1_BASE_ADDRESS                       (UPPER_BBCPU_SYSTEM_IF_BASE_ADDR)
#define MEMORY_MAP_UNIT_2_BASE_ADDRESS                       (LOWER_BBCPU_SYSTEM_IF_BASE_ADDR)
#define MEMORY_MAP_UNIT_7_BASE_ADDRESS                       (PAC_RXF_BASE_ADDR)
#define MEMORY_MAP_UNIT_8_BASE_ADDRESS                       (PAC_DEL0_BASE_ADDR)
#define MEMORY_MAP_UNIT_9_BASE_ADDRESS                       (PAC_RXC_BASE_ADDR)
#define MEMORY_MAP_UNIT_10_BASE_ADDRESS                      (PAC_DUR_BASE_ADDR)
#define MEMORY_MAP_UNIT_13_BASE_ADDRESS                      (PAC_TIM_BASE_ADDR)
#define MEMORY_MAP_UNIT_14_BASE_ADDRESS                      (MAC_BF_BASE_ADDR)
#define MEMORY_MAP_UNIT_15_BASE_ADDRESS                      (MAC_BEACON_BASE_ADDR)
#define MEMORY_MAP_UNIT_16_BASE_ADDRESS                      (PAC_RXD_BASE_ADDR)
#define MEMORY_MAP_UNIT_17_BASE_ADDRESS                      (WEP0_BASE_ADDR)
#define MEMORY_MAP_UNIT_18_BASE_ADDRESS                      (RAB_BASE_ADDR)
#define MEMORY_MAP_UNIT_19_BASE_ADDRESS                      (CLC_BASE_ADDR)
#define MEMORY_MAP_UNIT_21_BASE_ADDRESS                      (AGG_BUILDER_BASE_ADDR)
#define MEMORY_MAP_UNIT_22_BASE_ADDRESS                      (MAC_ADDR2INDEX_REG_BASE_ADDR)
#define MEMORY_MAP_UNIT_23_BASE_ADDRESS                      (TX_HANDLER_BASE_ADDR)
#define MEMORY_MAP_UNIT_24_BASE_ADDRESS                      (MAC_HT_EXTENSIONS_BASE_ADDR)
#define MEMORY_MAP_UNIT_26_BASE_ADDRESS                      (MAC_GENRISC_TX_REG_BASE_ADDR)
#define MEMORY_MAP_UNIT_27_BASE_ADDRESS                      (MAC_GENRISC_RX_REG_BASE_ADDR)
#define MEMORY_MAP_UNIT_28_BASE_ADDRESS                      (MAC_GENRISC_HOST_REG_BASE_ADDR)
#define MEMORY_MAP_UNIT_29_BASE_ADDRESS                      (TX_SELECTOR_BASE_ADDR)
#define MEMORY_MAP_UNIT_38_BASE_ADDRESS                      (ARM_DMA_WRAPPER_BASE_ADDR)
#define MEMORY_MAP_UNIT_39_BASE_ADDRESS                      (HOST_IF_ACC_BASE_ADDR)
#define MEMORY_MAP_UNIT_40_BASE_ADDRESS                      (DLM_BASE_ADDR)
#define MEMORY_MAP_UNIT_44_BASE_ADDRESS                      (QUEUE_MANAGER_BASE_ADDR)
#define MEMORY_MAP_UNIT_45_BASE_ADDRESS                      (BA_ANALYZER_BASE_ADDR)
#define MEMORY_MAP_UNIT_46_BASE_ADDRESS                      (PROT_DB_BASE_ADDR)
#define MEMORY_MAP_UNIT_47_BASE_ADDRESS                      (RX_PP_BASE_ADDR)
#define MEMORY_MAP_UNIT_48_BASE_ADDRESS                      (WLAN_ARM_DMA_BASE_ADDR)
#define MEMORY_MAP_UNIT_49_BASE_ADDRESS                      (PHY_BE_BASE_ADDR)
#define MEMORY_MAP_UNIT_50_BASE_ADDRESS                      (PHY_TD_BASE_ADDR)
#define MEMORY_MAP_UNIT_51_BASE_ADDRESS                      (PHY_FD_BASE_ADDR)
#define MEMORY_MAP_UNIT_52_BASE_ADDRESS                      (PHY_TX_BASE_ADDR)
#define MEMORY_MAP_UNIT_53_BASE_ADDRESS                      (TXH_TXC_BASE_ADDR)
#define MEMORY_MAP_UNIT_54_BASE_ADDRESS                      (TXH_NTD_BASE_ADDR)
#define MEMORY_MAP_UNIT_56_BASE_ADDRESS                      (MAC_COUNTERS_BASE_ADDR)
#define MEMORY_MAP_UNIT_57_BASE_ADDRESS                      (RX_CLASSIFIER_BASE_ADDR)
#define MEMORY_MAP_UNIT_58_BASE_ADDRESS                      (PS_SETTING_BASE_ADDR)
#define MEMORY_MAP_UNIT_59_BASE_ADDRESS                      (TOP_REGBLOCK_BASE_ADDR)
#define MEMORY_MAP_UNIT_60_BASE_ADDRESS                      (PCIE_REGBLOCK_BASE_ADDR)
#define MEMORY_MAP_UNIT_61_BASE_ADDRESS                      (DATA_LOGGER_BASE_ADDR)
#define MEMORY_MAP_UNIT_62_BASE_ADDRESS                      (PAC_EXTRAPOLATOR_BASE_ADDR)
#define MEMORY_MAP_UNIT_63_BASE_ADDRESS                      (HOST_IF_COUNTERS_BASE_ADDR)
#define MEMORY_MAP_UNIT_64_BASE_ADDRESS                      (RX_PP_COUNTERS_BASE_ADDR)
#define MEMORY_MAP_UNIT_68_BASE_ADDRESS                      (TX_SEQUENCER_BASE_ADDR)
#define MEMORY_MAP_UNIT_69_BASE_ADDRESS                      (DUMMY_PHY_BASE_ADDR)
#define MEMORY_MAP_UNIT_70_BASE_ADDRESS                      (PAC_DEL1_BASE_ADDR)
#define MEMORY_MAP_UNIT_71_BASE_ADDRESS                      (PAC_DEL2_BASE_ADDR)
#define MEMORY_MAP_UNIT_72_BASE_ADDRESS                      (PAC_DEL3_BASE_ADDR)
#define MEMORY_MAP_UNIT_73_BASE_ADDRESS                      (WEP1_BASE_ADDR)
#define MEMORY_MAP_UNIT_74_BASE_ADDRESS                      (WEP2_BASE_ADDR)
#define MEMORY_MAP_UNIT_75_BASE_ADDRESS                      (WEP3_BASE_ADDR)
#define MEMORY_MAP_UNIT_76_BASE_ADDRESS                      (TX_PD_ACC_BASE_ADDR)

/* Base Addresses From Mips Persepective*/
#define UPPER_BBCPU_IRAM_BASE_ADDR                           (0xA0000000)
#define UPPER_BBCPU_SYSTEM_IF_BASE_ADDR                      (0xA0180000)
#define UPPER_BBCPU_BOOT_BLOCK_BASE_ADDR                     (0xBFC00000)
#define LOWER_BBCPU_IRAM_BASE_ADDR                           (0xA0000000)
#define LOWER_BBCPU_SYSTEM_IF_BASE_ADDR                      (0xA0180000)
#define LOWER_BBCPU_BOOT_BLOCK_BASE_ADDR                     (0xBFC00000)
#define PAC_RXF_BASE_ADDR                                    (0xA6C00000)
#define PAC_RXC_BASE_ADDR                                    (0xA6C00300)
#define PAC_DUR_BASE_ADDR                                    (0xA6C00400)
#define PAC_EXTRAPOLATOR_BASE_ADDR                           (0xA6C00600)
#define PAC_TIM_BASE_ADDR                                    (0xA6C00700)
#define MAC_BF_BASE_ADDR                                     (0xA6C00800)
#define MAC_BEACON_BASE_ADDR                                 (0xA6C00B00)
#define PAC_RXD_BASE_ADDR                                    (0xA6C00C00)
#define TXH_TXC_BASE_ADDR                                    (0xA6C00E00)
#define TXH_NTD_BASE_ADDR                                    (0xA6C00F00)
#define PS_SETTING_BASE_ADDR                                 (0xA6C01000)
#define RXF_MPDU_TYPES_MEM_BASE_ADDR                         (0xA6C01300)
#define TRAFFIC_INDICATOR_BASE_ADDR                          (0xA6C01400)
#define DUR_AUTO_RATE_MEM_BASE_ADDR                          (0xA6C01800)
#define PAC_DEL0_BASE_ADDR                                   (0xA6C01C00)
#define PAC_DEL1_BASE_ADDR                                   (0xA6C01D00)
#define PAC_DEL2_BASE_ADDR                                   (0xA6C01E00)
#define PAC_DEL3_BASE_ADDR                                   (0xA6C01F00)
#define WEP0_BASE_ADDR                                       (0xA6C10000)
#define WEP1_BASE_ADDR                                       (0xA6C10200)
#define WEP2_BASE_ADDR                                       (0xA6C10400)
#define WEP3_BASE_ADDR                                       (0xA6C10600)
#define RAB_BASE_ADDR                                        (0xA6C20000)
#define TX_SEQUENCER_BASE_ADDR                               (0xA6C2E000)
#define TX_PD_ACC_BASE_ADDR                                  (0xA6C2E800)
#define MAC_COUNTERS_BASE_ADDR                               (0xA6C2F000)
#define CLC_BASE_ADDR                                        (0xA6C30000)
#define TX_SELECTOR_BASE_ADDR                                (0xA6C31000)
#define AGG_BUILDER_BASE_ADDR                                (0xA6C32000)
#define MAC_ADDR2INDEX_REG_BASE_ADDR                         (0xA6C33000)
#define PROT_DB_BASE_ADDR                                    (0xA6C33200)
#define PROT_DB_SHADOW_MEM_BASE_ADDR                         (0xA6C33400)
#define MAC_ADDR2INDEX_MEM_BASE_ADDR                         (0xA6C33800)
#define TX_HANDLER_BASE_ADDR                                 (0xA6C34000)
#define BA_ANALYZER_BASE_ADDR                                (0xA6C35000)
#define RX_PP_BASE_ADDR                                      (0xA6C36000)
#define RX_CLASSIFIER_BASE_ADDR                              (0xA6C3B000)
#define BA_ANALYZER_COUNTER_BASE_ADDR                        (0xA6C3C000)
#define RX_PP_COUNTERS_BASE_ADDR                             (0xA6C3D000)
#define MAC_HT_EXTENSIONS_BASE_ADDR                          (0xA01E0000)
#define MAC_BACK_BASE_ADDR                                   (0xA01E1000)
#define MAC_TRAINER_BASE_ADDR                                (0xA01E1800)
#define MAC_GENRISC_HOST_REG_BASE_ADDR                       (0xA01E1C00)
#define MAC_GENRISC_TX_REG_BASE_ADDR                         (0xA01E2000)
#define MAC_GENRISC_RX_REG_BASE_ADDR                         (0xA01E2400)
#define MAC_GENRISC_HOST_SPRAM_BASE_ADDR                     (0xA01E3000)
#define MAC_GENRISC_TX_SPRAM_BASE_ADDR                       (0xA01E4000)
#define MAC_GENRISC_RX_SPRAM_BASE_ADDR                       (0xA01E5000)
#define MAC_GENRISC_TX_STD_BASE_ADDR                         (0xA01E6000)
#define MAC_GENRISC_RX_IRAM_BASE_ADDR                        (0xA01E8000)
#define MAC_GENRISC_HOST_IRAM_BASE_ADDR                      (0xA01EC000)
#define MAC_GENRISC_TX_IRAM_BASE_ADDR                        (0xA01F0000)
#define WLAN_ARM_DMA_BASE_ADDR                               (0xA01B1000)
#define DATA_LOGGER_BASE_ADDR                                (0xA01B0000)
#define ARM_DMA_WRAPPER_BASE_ADDR                            (0xA01B2000)
#define HOST_IF_COUNTERS_BASE_ADDR                           (0xA01B3000)
#define HOST_IF_ACC_BASE_ADDR                                (0xA01B7000)
#define DLM_BASE_ADDR                                        (0xA01B8000)
#define QUEUE_MANAGER_BASE_ADDR                              (0xA01BC000)
#define TOP_REGBLOCK_BASE_ADDR                               (0xA01A0000)
#define PCIE_REGBLOCK_BASE_ADDR                              (0xA01A8000)
#define SHARED_RAM_BASE_ADDR                                 (0xA6000000)
#define SHARED_RAM_RX_CIRCULAR_BASE_ADDR                     (0xA6100000)
#define SHARED_RAM_TX_CIRCULAR0_BASE_ADDR                    (0xA6180000)
#define SHARED_RAM_TX_CIRCULAR1_BASE_ADDR                    (0xA6190000)
#define SHARED_RAM_TX_CIRCULAR2_BASE_ADDR                    (0xA61A0000)
#define SHARED_RAM_TX_CIRCULAR3_BASE_ADDR                    (0xA61B0000)
#define SHARED_RAM_TX_RECIPES_BASE_ADDR                      (0xA61C8000)
#define DUMMY_PHY_BASE_ADDR                                  (0xAF000000)
#define PHY_BE_BASE_ADDR                                     (0xAF400000)
#define PHY_TD_BASE_ADDR                                     (0xAF300000)
#define PHY_FD_BASE_ADDR                                     (0xAF600000)
#define PHY_TX_BASE_ADDR                                     (0xAF500000)
#define DDR_MEMORY_BASE_ADDR                                 (0xA8000000)
#define DDR_CONTROLLER_BASE_ADDR                             (0xA7080000)
#define GMAC0_BASE_ADDR                                      (0xA7040000)
#define GMAC1_BASE_ADDR                                      (0xA7180000)
#define SHARED_REG_BASE_ADDR                                 (0xA71C0000)
#define USB_CONTROLLER_BASE_ADDR                             (0xA7100000)
#define NPU_SYSTEM_IF_BASE_ADDR                              (0xA7000000)
#define PCIE_CONTROLLER_BASE_ADDR                            (0xA7140000)

 /* Base Addresses From ARM Dma Persepective*/
#define UPPER_BBCPU_IRAM_OFFSET_FROM_BAR0                    (0x00300000)
#define UPPER_BBCPU_SYSTEM_IF_OFFSET_FROM_BAR0               (0x0037c000)
#define LOWER_BBCPU_IRAM_OFFSET_FROM_BAR0                    (0x00380000)
#define LOWER_BBCPU_SYSTEM_IF_OFFSET_FROM_BAR0               (0x003fC000)
#define PAC_RXF_OFFSET_FROM_BAR0                             (0x00200000)
#define PAC_RXC_OFFSET_FROM_BAR0                             (0x00200300)
#define PAC_DUR_OFFSET_FROM_BAR0                             (0x00200400)
#define PAC_EXTRAPOLATOR_OFFSET_FROM_BAR0                    (0x00200600)
#define PAC_TIM_OFFSET_FROM_BAR0                             (0x00200700)
#define MAC_BF_OFFSET_FROM_BAR0                              (0x00200800)
#define MAC_BEACON_OFFSET_FROM_BAR0                          (0x00200B00)
#define PAC_RXD_OFFSET_FROM_BAR0                             (0x00200C00)
#define TXH_TXC_OFFSET_FROM_BAR0                             (0x00200E00)
#define TXH_NTD_OFFSET_FROM_BAR0                             (0x00200F00)
#define PS_SETTING_OFFSET_FROM_BAR0                          (0x00201000)
#define RXF_MPDU_TYPES_MEM_OFFSET_FROM_BAR0                  (0x00201300)
#define TRAFFIC_INDICATOR_OFFSET_FROM_BAR0                   (0x00201400)
#define DUR_AUTO_RATE_MEM_OFFSET_FROM_BAR0                   (0x00201800)
#define PAC_DEL0_OFFSET_FROM_BAR0                            (0x00201C00)
#define PAC_DEL1_OFFSET_FROM_BAR0                            (0x00201D00)
#define PAC_DEL2_OFFSET_FROM_BAR0                            (0x00201E00)
#define PAC_DEL3_OFFSET_FROM_BAR0                            (0x00201F00)
#define WEP0_OFFSET_FROM_BAR0                                (0x00210000)
#define WEP1_OFFSET_FROM_BAR0                                (0x00210200)
#define WEP2_OFFSET_FROM_BAR0                                (0x00210400)
#define WEP3_OFFSET_FROM_BAR0                                (0x00210600)
#define RAB_OFFSET_FROM_BAR0                                 (0x00220000)
#define TX_SEQUENCER_OFFSET_FROM_BAR0                        (0x0022E000)
#define TX_PD_ACC_OFFSET_FROM_BAR0                           (0x0022E800)
#define MAC_COUNTERS_OFFSET_FROM_BAR0                        (0x0022F000)
#define CLC_OFFSET_FROM_BAR0                                 (0x00230000)
#define TX_SELECTOR_OFFSET_FROM_BAR0                         (0x00231000)
#define AGG_BUILDER_OFFSET_FROM_BAR0                         (0x00232000)
#define MAC_ADDR2INDEX_REG_OFFSET_FROM_BAR0                  (0x00233000)
#define PROT_DB_OFFSET_FROM_BAR0                             (0x00233200)
#define PROT_DB_SHADOW_MEM_OFFSET_FROM_BAR0                  (0x00233400)
#define MAC_ADDR2INDEX_MEM_OFFSET_FROM_BAR0                  (0x00233800)
#define TX_HANDLER_OFFSET_FROM_BAR0                          (0x00234000)
#define BA_ANALYZER_OFFSET_FROM_BAR0                         (0x00235000)
#define RX_PP_OFFSET_FROM_BAR0                               (0x00236000)
#define RX_CLASSIFIER_OFFSET_FROM_BAR0                       (0x0023B000)
#define BA_ANALYZER_COUNTER_OFFSET_FROM_BAR0                 (0x0023C000)
#define RX_PP_COUNTERS_OFFSET_FROM_BAR0                      (0x0023D000)
#define MAC_HT_EXTENSIONS_OFFSET_FROM_BAR0                   (0x002E0000)
#define MAC_BACK_OFFSET_FROM_BAR0                            (0x002E1000)
#define MAC_TRAINER_OFFSET_FROM_BAR0                         (0x002E1800)
#define MAC_GENRISC_HOST_REG_OFFSET_FROM_BAR0                (0x002E1C00)
#define MAC_GENRISC_TX_REG_OFFSET_FROM_BAR0                  (0x002E2000)
#define MAC_GENRISC_RX_REG_OFFSET_FROM_BAR0                  (0x002E2400)
#define MAC_GENRISC_HOST_SPRAM_OFFSET_FROM_BAR0              (0x002E3000)
#define MAC_GENRISC_TX_SPRAM_OFFSET_FROM_BAR0                (0x002E4000)
#define MAC_GENRISC_RX_SPRAM_OFFSET_FROM_BAR0                (0x002E5000)
#define MAC_GENRISC_TX_STD_OFFSET_FROM_BAR0                  (0x002E6000)
#define MAC_GENRISC_RX_IRAM_OFFSET_FROM_BAR0                 (0x002E8000)
#define MAC_GENRISC_HOST_IRAM_OFFSET_FROM_BAR0               (0x002EC000)
#define MAC_GENRISC_TX_IRAM_OFFSET_FROM_BAR0                 (0x002F0000)
#define WLAN_ARM_DMA_OFFSET_FROM_BAR0                        (0x002B1000)
#define DATA_LOGGER_OFFSET_FROM_BAR0                         (0x002B0000)
#define ARM_DMA_WRAPPER_OFFSET_FROM_BAR0                     (0x002B2000)
#define HOST_IF_COUNTERS_OFFSET_FROM_BAR0                    (0x002B3000)
#define HOST_IF_ACC_OFFSET_FROM_BAR0                         (0x002B7000)
#define DLM_OFFSET_FROM_BAR0                                 (0x002B8000)
#define QUEUE_MANAGER_OFFSET_FROM_BAR0                       (0x002BC000)
#define TOP_REGBLOCK_OFFSET_FROM_BAR0                        (0x002A0000)
#define PCIE_REGBLOCK_OFFSET_FROM_BAR0                       (0x002A8000)
#define SHARED_RAM_OFFSET_FROM_BAR0                          (0x00000000)
#define SHARED_RAM_RX_CIRCULAR_OFFSET_FROM_BAR0              (0x00100000)
#define SHARED_RAM_TX_CIRCULAR0_OFFSET_FROM_BAR0             (0x00180000)
#define SHARED_RAM_TX_CIRCULAR1_OFFSET_FROM_BAR0             (0x00190000)
#define SHARED_RAM_TX_CIRCULAR2_OFFSET_FROM_BAR0             (0x001A0000)
#define SHARED_RAM_TX_CIRCULAR3_OFFSET_FROM_BAR0             (0x001B0000)
#define SHARED_RAM_TX_RECIPES_OFFSET_FROM_BAR0               (0x001C8000)
#define PHY_BE_OFFSET_FROM_BAR0                              (0x00580000)
#define PHY_TD_OFFSET_FROM_BAR0                              (0x00500000)
#define PHY_FD_OFFSET_FROM_BAR0                              (0x00680000)
#define PHY_TX_OFFSET_FROM_BAR0                              (0x00600000)
#define DDR_MEMORY_OFFSET_FROM_BAR0                          (Host_depended)

 /* Modules Sizes */
#define UPPER_BBCPU_IRAM_SIZE                                (0x00058000)
#define UPPER_BBCPU_SYSTEM_IF_SIZE                           (0x00004000)
#define UPPER_BBCPU_BOOT_BLOCK_SIZE                          (0x00000010)
#define LOWER_BBCPU_IRAM_SIZE                                (0x00028000)
#define LOWER_BBCPU_SYSTEM_IF_SIZE                           (0x00004000)
#define LOWER_BBCPU_BOOT_BLOCK_SIZE                          (0x00000010)
#define PAC_RXF_SIZE                                         (0x00000200)
#define PAC_RXC_SIZE                                         (0x00000100)
#define PAC_DUR_SIZE                                         (0x00000100)
#define PAC_EXTRAPOLATOR_SIZE                                (0x00000100)
#define PAC_TIM_SIZE                                         (0x00000100)
#define MAC_BF_SIZE                                          (0x00000200)
#define MAC_BEACON_SIZE                                      (0x00000100)
#define PAC_RXD_SIZE                                         (0x00000200)
#define TXH_TXC_SIZE                                         (0x00000100)
#define TXH_NTD_SIZE                                         (0x00000100)
#define PS_SETTING_SIZE                                      (0x00000100)
#define RXF_MPDU_TYPES_MEM_SIZE                              (0x00000100)
#define TRAFFIC_INDICATOR_SIZE                               (0x00000400)
#define DUR_AUTO_RATE_MEM_SIZE                               (0x00000200)
#define PAC_DEL0_SIZE                                        (0x00000100)
#define PAC_DEL1_SIZE                                        (0x00000100)
#define PAC_DEL2_SIZE                                        (0x00000100)
#define PAC_DEL3_SIZE                                        (0x00000100)
#define WEP0_SIZE                                            (0x00000200)
#define WEP1_SIZE                                            (0x00000200)
#define WEP2_SIZE                                            (0x00000200)
#define WEP3_SIZE                                            (0x00000200)
#define RAB_SIZE                                             (0x00001000)
#define TX_SEQUENCER_SIZE                                    (0x00000800)
#define TX_PD_ACC_SIZE                                       (0x00000800)
#define MAC_COUNTERS_SIZE                                    (0x00001000)
#define CLC_SIZE                                             (0x00001000)
#define TX_SELECTOR_SIZE                                     (0x00001000)
#define AGG_BUILDER_SIZE                                     (0x00001000)
#define MAC_ADDR2INDEX_REG_SIZE                              (0x00000200)
#define PROT_DB_SIZE                                         (0x00000200)
#define PROT_DB_SHADOW_MEM_SIZE                              (0x00000400)
#define MAC_ADDR2INDEX_MEM_SIZE                              (0x00000800)
#define TX_HANDLER_SIZE                                      (0x00001000)
#define BA_ANALYZER_SIZE                                     (0x00000800)
#define RX_PP_SIZE                                           (0x00005000)
#define RX_CLASSIFIER_SIZE                                   (0x00001000)
#define BA_ANALYZER_COUNTER_SIZE                             (0x00000E00)
#define RX_PP_COUNTERS_SIZE                                  (0x00001000)
#define MAC_HT_EXTENSIONS_SIZE                               (0x00001000)
#define MAC_BACK_SIZE                                        (0x00000800)
#define MAC_TRAINER_SIZE                                     (0x00000400)
#define MAC_GENRISC_HOST_REG_SIZE                            (0x00000400)
#define MAC_GENRISC_TX_REG_SIZE                              (0x00000400)
#define MAC_GENRISC_RX_REG_SIZE                              (0x00000400)
#define MAC_GENRISC_HOST_SPRAM_SIZE                          (0x00000600)
#define MAC_GENRISC_TX_SPRAM_SIZE                            (0x00000A00)
#define MAC_GENRISC_RX_SPRAM_SIZE                            (0x00001000)
#define MAC_GENRISC_TX_STD_SIZE                              (0x00001000)
#define MAC_GENRISC_RX_IRAM_SIZE                             (0x00002000)
#define MAC_GENRISC_HOST_IRAM_SIZE                           (0x00001800)
#define MAC_GENRISC_TX_IRAM_SIZE                             (0x00009000)
#define WLAN_ARM_DMA_SIZE                                    (0x0001000)
#define DATA_LOGGER_SIZE                                     (0x0001000)
#define ARM_DMA_WRAPPER_SIZE                                 (0x0001000)
#define HOST_IF_COUNTERS_SIZE                                (0x0001000)
#define HOST_IF_ACC_SIZE                                     (0x0001000)
#define DLM_SIZE                                             (0x00004000)
#define QUEUE_MANAGER_SIZE                                   (0x00001000)
#define TOP_REGBLOCK_SIZE                                    (0x8000)
#define PCIE_REGBLOCK_SIZE                                   (0x8000)
#define SHARED_RAM_SIZE                                      (0x00060000)
#define SHARED_RAM_RX_CIRCULAR_SIZE                          (0x00008000)
#define SHARED_RAM_TX_CIRCULAR0_SIZE                         (0x00004000)
#define SHARED_RAM_TX_CIRCULAR1_SIZE                         (0x00004000)
#define SHARED_RAM_TX_CIRCULAR2_SIZE                         (0x00004000)
#define SHARED_RAM_TX_CIRCULAR3_SIZE                         (0x00004000)
#define SHARED_RAM_TX_RECIPES_SIZE                           (0x00002000)
#define DUMMY_PHY_SIZE                                       (0x00100000)
#define PHY_BE_SIZE                                          (0x00100000)
#define PHY_TD_SIZE                                          (0x00100000)
#define PHY_FD_SIZE                                          (0x00100000)
#define PHY_TX_SIZE                                          (0x00100000)
#define DDR_MEMORY_SIZE                                      (0x04000000)
#define DDR_CONTROLLER_SIZE                                  (0x00010000)
#define GMAC0_SIZE                                           (0x00010000)
#define GMAC1_SIZE                                           (0x00010000)
#define SHARED_REG_SIZE                                      (0x00010000)
#define USB_CONTROLLER_SIZE                                  (0x00040000)
#define NPU_SYSTEM_IF_SIZE                                   (0x00010000)
#define PCIE_CONTROLLER_SIZE                                 (0x00010000)

#endif /* _MEMORY_MAP_H_*/
