0.6
2019.1
May 24 2019
15:06:07
C:/TDD/lab1-g03/vivado_project/vivado_project.sim/sim_1/synth/timing/xsim/tb_module_mux4a1_time_synth.v,1660235327,verilog,,,,glbl;module_mux4a1,,,,,,,,
C:/TDD/lab1-g03/vivado_project/vivado_project.srcs/sim_1/imports/Simulations/tb_mux_4a1.sv,1660234922,systemVerilog,,,,tb_module_mux4a1,,,,,,,,
