Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Feb 15 17:00:53 2021
| Host         : nick-linux running 64-bit unknown
| Command      : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
| Design       : system_wrapper
| Device       : xc7z010
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    48 |
|    Minimum number of control sets                        |    48 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   114 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    48 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |    12 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |    17 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     3 |
| >= 14 to < 16      |     1 |
| >= 16              |    12 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              99 |           35 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             102 |           44 |
| Yes          | No                    | No                     |             273 |           61 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             188 |           35 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                      Clock Signal                      |                                                                       Enable Signal                                                                      |                                                            Set/Reset Signal                                                           | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  system_i/led_drv_0/U0/led_drv_v1_0_S00_AXI_inst/U/ck1 | system_i/led_drv_0/U0/led_drv_v1_0_S00_AXI_inst/U/z[3]_i_1_n_0                                                                                           |                                                                                                                                       |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                             |                                                                                                                                       |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                 |                                                                                                                                       |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/sel_first_reg_1[0]               |                                                                                                                                       |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0[0] |                                                                                                                                       |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0          |                                                                                                                                                          | system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aresetn_d_reg[1]_inv_0     |                4 |              4 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0          |                                                                                                                                                          | system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[0]_0       |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0          |                                                                                                                                                          | system_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int                                                                                             |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                             | system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg |                2 |              4 |         2.00 |
|  system_i/led_drv_0/U0/led_drv_v1_0_S00_AXI_inst/U/ck1 |                                                                                                                                                          | system_i/led_drv_0/U0/led_drv_v1_0_S00_AXI_inst/reset                                                                                 |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0          | system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                  |                1 |              5 |         5.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0         | system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                  |                3 |              5 |         1.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0          | system_i/rst_ps7_0_50M/U0/SEQ/seq_cnt_en                                                                                                                 | system_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                       |                1 |              6 |         6.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0          | system_i/led_drv_0/U0/led_drv_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                     | system_i/led_drv_0/U0/led_drv_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                   |                1 |              8 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0          | system_i/led_drv_0/U0/led_drv_v1_0_S00_AXI_inst/p_1_in[31]                                                                                               | system_i/led_drv_0/U0/led_drv_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                   |                1 |              8 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0          | system_i/led_drv_0/U0/led_drv_v1_0_S00_AXI_inst/p_1_in[23]                                                                                               | system_i/led_drv_0/U0/led_drv_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                   |                1 |              8 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0          | system_i/led_drv_0/U0/led_drv_v1_0_S00_AXI_inst/p_1_in[15]                                                                                               | system_i/led_drv_0/U0/led_drv_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                   |                1 |              8 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0          | system_i/led_drv_0/U0/led_drv_v1_0_S00_AXI_inst/p_1_in[7]                                                                                                | system_i/led_drv_0/U0/led_drv_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                   |                1 |              8 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0          | system_i/led_drv_0/U0/led_drv_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                      | system_i/led_drv_0/U0/led_drv_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                   |                1 |              8 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0          | system_i/led_drv_0/U0/led_drv_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                     | system_i/led_drv_0/U0/led_drv_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                   |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0          | system_i/led_drv_0/U0/led_drv_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                     | system_i/led_drv_0/U0/led_drv_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                   |                1 |              8 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0          | system_i/led_drv_0/U0/led_drv_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                      | system_i/led_drv_0/U0/led_drv_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                   |                1 |              8 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0          | system_i/led_drv_0/U0/led_drv_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                     | system_i/led_drv_0/U0/led_drv_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                   |                1 |              8 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0          | system_i/led_drv_0/U0/led_drv_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                     | system_i/led_drv_0/U0/led_drv_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                   |                1 |              8 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0          | system_i/led_drv_0/U0/led_drv_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                     | system_i/led_drv_0/U0/led_drv_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                   |                1 |              8 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0          | system_i/led_drv_0/U0/led_drv_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                      | system_i/led_drv_0/U0/led_drv_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                   |                1 |              8 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0          | system_i/led_drv_0/U0/led_drv_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                     | system_i/led_drv_0/U0/led_drv_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                   |                1 |              8 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0          | system_i/led_drv_0/U0/led_drv_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                     | system_i/led_drv_0/U0/led_drv_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                   |                1 |              8 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0          | system_i/led_drv_0/U0/led_drv_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                     | system_i/led_drv_0/U0/led_drv_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                   |                1 |              8 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                   | system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]            |                3 |              8 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0          |                                                                                                                                                          | system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                  |                4 |             10 |         2.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0          |                                                                                                                                                          | system_i/led_drv_0/U0/led_drv_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                   |                4 |             10 |         2.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                               |                                                                                                                                       |                4 |             12 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                        |                                                                                                                                       |                3 |             12 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                       |                                                                                                                                       |                4 |             13 |         3.25 |
|  system_i/processing_system7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                             |                                                                                                                                       |                5 |             14 |         2.80 |
|  system_i/processing_system7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/cnt_read_reg[1]                  |                                                                                                                                       |                3 |             16 |         5.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axi_arready_reg_1[0]             |                                                                                                                                       |                6 |             17 |         2.83 |
|  system_i/processing_system7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                             |                                                                                                                                       |                5 |             27 |         5.40 |
|  system_i/processing_system7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                             |                                                                                                                                       |                6 |             27 |         4.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0] |                                                                                                                                       |                4 |             27 |         6.75 |
|  system_i/processing_system7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]               |                                                                                                                                       |                6 |             27 |         4.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                          |                                                                                                                                       |                9 |             32 |         3.56 |
|  system_i/processing_system7_0/inst/FCLK_CLK0          | system_i/led_drv_0/U0/led_drv_v1_0_S00_AXI_inst/axi_rvalid05_out                                                                                         | system_i/led_drv_0/U0/led_drv_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                   |                8 |             32 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                        |                                                                                                                                       |                7 |             45 |         6.43 |
|  system_i/processing_system7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                               |                                                                                                                                       |                8 |             45 |         5.62 |
|  system_i/processing_system7_0/inst/FCLK_CLK0          |                                                                                                                                                          | system_i/led_drv_0/U0/led_drv_v1_0_S00_AXI_inst/reset                                                                                 |               27 |             66 |         2.44 |
|  system_i/processing_system7_0/inst/FCLK_CLK0          |                                                                                                                                                          |                                                                                                                                       |               36 |            100 |         2.78 |
+--------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


