# SoC-self-test-module-for-IP-core
 
VHDL files for a project of a course on Specification and Simulation of Digital Systems. The assignment consisted in designing, implementing and simulating a SoC capable of testing an IP core's functionalities.

