
Cadence Innovus(TM) Implementation System.
Copyright 2015 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v15.23-s045_1, built Fri Apr 22 12:32:52 PDT 2016
Options:	
Date:		Mon Mar 10 11:40:11 2025
Host:		ieng6-ece-04.ucsd.edu (x86_64 w/Linux 3.10.0-1160.119.1.el7.x86_64) (4cores*8cpus*Intel(R) Xeon(R) Gold 5220 CPU @ 2.20GHz 25344KB)
OS:		CentOS Linux release 7.9.2009 (Core)

License:
		invs	Innovus Implementation System	15.2	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPOAX-142):	OA features will be disabled in this session.


**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getDrawView
<CMD> loadWorkspace -name Physical
<CMD> win
<CMD> set init_pwr_net VDD
<CMD> set init_gnd_net VSS
<CMD> set init_verilog ./netlist/ofifo.v
<CMD> set init_design_netlisttype Verilog
<CMD> set init_design_settop 1
<CMD> set init_top_cell ofifo
<CMD> set init_lef_file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef
<CMD> create_library_set -name WC_LIB -timing $worst_timing_lib
<CMD> create_library_set -name BC_LIB -timing $best_timing_lib
<CMD> create_rc_corner -name Cmax -cap_table $worst_captbl -T 125
<CMD> create_rc_corner -name Cmin -cap_table $best_captbl -T -40
<CMD> create_delay_corner -name WC -library_set WC_LIB -rc_corner Cmax
<CMD> create_delay_corner -name BC -library_set BC_LIB -rc_corner Cmin
<CMD> create_constraint_mode -name CON -sdc_file [list $sdc]
<CMD> create_analysis_view -name WC_VIEW -delay_corner WC -constraint_mode CON
<CMD> create_analysis_view -name BC_VIEW -delay_corner BC -constraint_mode CON
<CMD> init_design -setup WC_VIEW -hold BC_VIEW
**ERROR: (IMPOAX-820):	The OA features are disabled in the current session of Innovus because the oax shared library could not be loaded properly. This could be because your installation was not properly configured. To enable OA features, exit the current session and re-launch Innovus either after fixing your installation by running the Configure Installation phase, or after setting the OA_HOME variable to point to a proper OA installation. Check the "OpenAccess Installation and Configuration Guide" manual for more information.

**ERROR: (IMPOAX-850):	oaxCreateCdsLibArray command cannot be run as OA features are disabled in this session.

Loading LEF file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef ...
WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 28.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 867.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 877.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1014.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1024.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1161.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1171.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1308.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1318.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1372.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1383.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1604.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1614.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1769.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1771.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1772.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1776.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1778.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1779.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1783.
Set DBUPerIGU to M2 pitch 400.
**WARN: (IMPLF-200):	Pin 'I' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.

viaInitial starts at Mon Mar 10 11:40:25 2025
viaInitial ends at Mon Mar 10 11:40:25 2025
Reading WC_LIB timing library '/home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib' ...
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2XD1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3XD1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4XD1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D1' is not defined in the library.
Message <TECHLIB-436> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this.
Read 811 cells in library 'tcbn65gpluswc' 
Reading BC_LIB timing library '/home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gplusbc.lib' ...
Read 811 cells in library 'tcbn65gplusbc' 
*** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.19min, fe_real=0.28min, fe_mem=470.6M) ***
*** Begin netlist parsing (mem=470.6M) ***
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D2' is defined in LEF but not in the timing library.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Created 811 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist './netlist/ofifo.v'

*** Memory Usage v#1 (Current mem = 473.574M, initial mem = 152.258M) ***
*** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=473.6M) ***
Set top cell to ofifo.
Hooked 1622 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell ofifo ...
*** Netlist is unique.
** info: there are 1810 modules.
** info: there are 7916 stdCell insts.

*** Memory Usage v#1 (Current mem = 535.906M, initial mem = 152.258M) ***
**WARN: (IMPFP-3961):	The techSite 'dcore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ccore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
WC_VIEW BC_VIEW
Initializing multi-corner RC extraction with 2 active RC Corners ...
Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: WC_VIEW
    RC-Corner Name        : Cmax
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: BC_VIEW
    RC-Corner Name        : Cmin
    RC-Corner Index       : 1
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
*Info: initialize multi-corner CTS.
Reading timing constraints file './constraints/ofifo.sdc' ...
Current (total cpu=0:00:12.0, real=0:00:17.0, peak res=285.4M, current mem=655.5M)
**WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ./constraints/ofifo.sdc, Line 10).

INFO (CTE): Reading of timing constraints file ./constraints/ofifo.sdc completed, with 1 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:01.0, peak res=300.6M, current mem=672.7M)
Current (total cpu=0:00:12.1, real=0:00:18.0, peak res=300.6M, current mem=672.7M)
Total number of combinational cells: 492
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified unusable delay cells: 9
All delay cells are dont_use. Buffers will be used to fix hold violations.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPFP-3961           2  The techSite '%s' has no related cells i...
WARNING   IMPEXT-2710          2  Basic Cap table for layer M%d is ignored...
WARNING   IMPEXT-2760          2  Layer M%d specified in the cap table is ...
WARNING   IMPEXT-2771          2  Via %s specified in the cap table is ign...
WARNING   IMPEXT-2801          2  Resistance values are not provided in th...
WARNING   IMPVL-159         1622  Pin '%s' of cell '%s' is defined in LEF ...
ERROR     IMPOAX-820           1  The OA features are disabled in the curr...
ERROR     IMPOAX-850           1  %s command cannot be run as OA features ...
*** Message Summary: 1633 warning(s), 2 error(s)

<CMD> set_interactive_constraint_modes {CON}
<CMD> setDesignMode -process 65
Applying the recommended capacitance filtering threshold values for 65nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
Updating process node dependent CCOpt properties for the 65nm process node.
<CMD> floorPlan -site core -r 1 0.5 10 10 10 10
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> timeDesign -preplace -prefix preplace
**WARN: (IMPOPT-7136):	timing_socv_statistical_min_max_mode 'statistical' is not supported by Innovus. Setting it to 'mean_and_three_sigma_bounded'.
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
#################################################################################
# Design Stage: PreRoute
# Design Name: ofifo
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1060.31 CPU=0:00:00.6 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:01.5  real=0:00:02.0  mem= 1060.3M) ***
*** Done Building Timing Graph (cpu=0:00:01.7 real=0:00:02.0 totSessionCpu=0:00:15.4 mem=1060.3M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.004  | -0.004  |  0.017  |
|           TNS (ns):| -0.012  | -0.012  |  0.000  |
|    Violating Paths:|    5    |    5    |    0    |
|          All Paths:|  4306   |  2896   |  4306   |
+--------------------+---------+---------+---------+

Density: 0.000%
------------------------------------------------------------
Set Using Default Delay Limit as 1000.
Resetting back High Fanout Nets as non-ideal
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Reported timing to dir ./timingReports
Total CPU time: 2.26 sec
Total Real time: 2.0 sec
Total Memory Usage: 979.050781 Mbytes
<CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose
7916 new pwr-pin connections were made to global net 'VDD'.
<CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose
7916 new gnd-pin connections were made to global net 'VSS'.
<CMD> addRing -spacing {top 2 bottom 2 left 2 right 2} -width {top 3 bottom 3 left 3 right 3} -layer {top M1 bottom M1 left M2 right M2} -center 1 -type core_rings -nets {VSS VDD}

Ring generation is complete; vias are now being generated.
The power planner created 8 wires.
*** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 979.1M) ***
<CMD> setAddStripeMode -break_at block_ring
Stripe will break at block ring.
<CMD> addStripe -nets {VDD VSS} -layer M4 -direction vertical -width 2 -spacing 6 -number_of_sets 10

Starting stripe generation ...
Non-Default setAddStripeOption Settings :
  NONE
Stripe generation is complete; vias are now being generated.
The power planner created 20 wires.
*** Ending Stripe Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 979.1M) ***
<CMD> sroute
*** Begin SPECIAL ROUTE on Mon Mar 10 11:40:38 2025 ***
SPECIAL ROUTE ran on directory: /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_ofifo
SPECIAL ROUTE ran on machine: ieng6-ece-04.ucsd.edu (Linux 3.10.0-1160.119.1.el7.x86_64 Xeon 2.19Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSpecial set to true
srouteConnectConverterPin set to false
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1864.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 17 layers, 8 routing layers, 1 overlap layer
Read in 846 macros, 66 used
Read in 66 components
  66 core components: 66 unplaced, 0 placed, 0 fixed
Read in 365 logical pins
Read in 365 nets
Read in 2 special nets, 2 routed
Read in 132 terminals
Begin power routing ...
**WARN: (IMPSR-1254):	Cannot find any block pin of net VDD. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VDD. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1254):	Cannot find any block pin of net VSS. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VSS. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 306
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 153
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1882.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 106 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished


sroute post-processing starts at Mon Mar 10 11:40:38 2025
The viaGen is rebuilding shadow vias for net VSS.
sroute post-processing ends at Mon Mar 10 11:40:39 2025

sroute post-processing starts at Mon Mar 10 11:40:39 2025
The viaGen is rebuilding shadow vias for net VDD.
sroute post-processing ends at Mon Mar 10 11:40:39 2025
sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:1
sroute: Total Memory used = 18.31 megs
sroute: Total Peak Memory used = 997.36 megs
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> set ptngSprNoRefreshPins 1
<CMD> setPtnPinStatus -cell ofifo -pin clk -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[0]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[1]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[2]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[3]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[4]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[5]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[6]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[7]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[8]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[9]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[10]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[11]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[12]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[13]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[14]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[15]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[16]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[17]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[18]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[19]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[20]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[21]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[22]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[23]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[24]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[25]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[26]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[27]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[28]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[29]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[30]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[31]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[32]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[33]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[34]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[35]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[36]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[37]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[38]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[39]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[40]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[41]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[42]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[43]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[44]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[45]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[46]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[47]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[48]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[49]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[50]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[51]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[52]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[53]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[54]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[55]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[56]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[57]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[58]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[59]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[60]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[61]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[62]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[63]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[64]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[65]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[66]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[67]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[68]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[69]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[70]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[71]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[72]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[73]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[74]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[75]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[76]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[77]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[78]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[79]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[80]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[81]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[82]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[83]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[84]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[85]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[86]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[87]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[88]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[89]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[90]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[91]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[92]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[93]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[94]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[95]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[96]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[97]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[98]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[99]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[100]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[101]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[102]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[103]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[104]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[105]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[106]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[107]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[108]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[109]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[110]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[111]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[112]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[113]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[114]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[115]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[116]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[117]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[118]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[119]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[120]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[121]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[122]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[123]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[124]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[125]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[126]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[127]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[128]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[129]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[130]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[131]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[132]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[133]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[134]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[135]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[136]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[137]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[138]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[139]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[140]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[141]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[142]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[143]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[144]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[145]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[146]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[147]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[148]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[149]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[150]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[151]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[152]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[153]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[154]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[155]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[156]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[157]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[158]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[159]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[160]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[161]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[162]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[163]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[164]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[165]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[166]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[167]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[168]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[169]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[170]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[171]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[172]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[173]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[174]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[175]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {wr[0]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {wr[1]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {wr[2]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {wr[3]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {wr[4]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {wr[5]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {wr[6]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {wr[7]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin reset -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin rd -status unplaced -silent
<CMD> set ptngSprNoRefreshPins 0
<CMD_INTERNAL> ptnSprRefreshPinsAndBlockages
<CMD> set ptngSprNoRefreshPins 1
<CMD> setPtnPinStatus -cell ofifo -pin clk -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[0]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[1]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[2]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[3]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[4]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[5]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[6]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[7]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[8]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[9]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[10]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[11]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[12]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[13]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[14]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[15]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[16]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[17]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[18]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[19]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[20]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[21]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[22]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[23]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[24]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[25]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[26]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[27]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[28]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[29]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[30]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[31]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[32]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[33]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[34]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[35]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[36]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[37]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[38]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[39]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[40]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[41]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[42]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[43]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[44]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[45]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[46]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[47]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[48]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[49]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[50]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[51]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[52]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[53]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[54]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[55]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[56]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[57]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[58]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[59]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[60]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[61]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[62]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[63]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[64]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[65]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[66]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[67]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[68]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[69]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[70]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[71]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[72]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[73]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[74]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[75]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[76]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[77]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[78]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[79]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[80]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[81]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[82]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[83]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[84]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[85]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[86]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[87]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[88]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[89]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[90]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[91]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[92]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[93]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[94]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[95]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[96]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[97]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[98]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[99]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[100]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[101]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[102]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[103]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[104]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[105]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[106]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[107]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[108]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[109]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[110]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[111]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[112]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[113]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[114]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[115]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[116]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[117]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[118]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[119]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[120]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[121]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[122]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[123]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[124]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[125]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[126]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[127]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[128]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[129]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[130]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[131]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[132]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[133]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[134]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[135]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[136]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[137]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[138]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[139]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[140]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[141]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[142]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[143]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[144]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[145]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[146]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[147]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[148]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[149]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[150]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[151]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[152]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[153]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[154]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[155]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[156]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[157]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[158]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[159]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[160]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[161]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[162]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[163]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[164]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[165]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[166]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[167]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[168]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[169]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[170]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[171]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[172]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[173]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[174]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {in[175]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {wr[0]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {wr[1]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {wr[2]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {wr[3]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {wr[4]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {wr[5]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {wr[6]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin {wr[7]} -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin reset -status unplaced -silent
<CMD> setPtnPinStatus -cell ofifo -pin rd -status unplaced -silent
<CMD> set ptngSprNoRefreshPins 0
<CMD_INTERNAL> ptnSprRefreshPinsAndBlockages
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 3 -spreadType center -spacing 1.0 -pin {clk {in[0]} {in[1]} {in[2]} {in[3]} {in[4]} {in[5]} {in[6]} {in[7]} {in[8]} {in[9]} {in[10]} {in[11]} {in[12]} {in[13]} {in[14]} {in[15]} {in[16]} {in[17]} {in[18]} {in[19]} {in[20]} {in[21]} {in[22]} {in[23]} {in[24]} {in[25]} {in[26]} {in[27]} {in[28]} {in[29]} {in[30]} {in[31]} {in[32]} {in[33]} {in[34]} {in[35]} {in[36]} {in[37]} {in[38]} {in[39]} {in[40]} {in[41]} {in[42]} {in[43]} {in[44]} {in[45]} {in[46]} {in[47]} {in[48]} {in[49]} {in[50]} {in[51]} {in[52]} {in[53]} {in[54]} {in[55]} {in[56]} {in[57]} {in[58]} {in[59]} {in[60]} {in[61]} {in[62]} {in[63]} {in[64]} {in[65]} {in[66]} {in[67]} {in[68]} {in[69]} {in[70]} {in[71]} {in[72]} {in[73]} {in[74]} {in[75]} {in[76]} {in[77]} {in[78]} {in[79]} {in[80]} {in[81]} {in[82]} {in[83]} {in[84]} {in[85]} {in[86]} {in[87]} {in[88]} {in[89]} {in[90]} {in[91]} {in[92]} {in[93]} {in[94]} {in[95]} {in[96]} {in[97]} {in[98]} {in[99]} {in[100]} {in[101]} {in[102]} {in[103]} {in[104]} {in[105]} {in[106]} {in[107]} {in[108]} {in[109]} {in[110]} {in[111]} {in[112]} {in[113]} {in[114]} {in[115]} {in[116]} {in[117]} {in[118]} {in[119]} {in[120]} {in[121]} {in[122]} {in[123]} {in[124]} {in[125]} {in[126]} {in[127]} {in[128]} {in[129]} {in[130]} {in[131]} {in[132]} {in[133]} {in[134]} {in[135]} {in[136]} {in[137]} {in[138]} {in[139]} {in[140]} {in[141]} {in[142]} {in[143]} {in[144]} {in[145]} {in[146]} {in[147]} {in[148]} {in[149]} {in[150]} {in[151]} {in[152]} {in[153]} {in[154]} {in[155]} {in[156]} {in[157]} {in[158]} {in[159]} {in[160]} {in[161]} {in[162]} {in[163]} {in[164]} {in[165]} {in[166]} {in[167]} {in[168]} {in[169]} {in[170]} {in[171]} {in[172]} {in[173]} {in[174]} {in[175]} {wr[0]} {wr[1]} {wr[2]} {wr[3]} {wr[4]} {wr[5]} {wr[6]} {wr[7]} reset rd}
Successfully spread [187] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1086.6M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.6 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 3 -spreadType center -spacing 1.0 -pin {clk {in[0]} {in[1]} {in[2]} {in[3]} {in[4]} {in[5]} {in[6]} {in[7]} {in[8]} {in[9]} {in[10]} {in[11]} {in[12]} {in[13]} {in[14]} {in[15]} {in[16]} {in[17]} {in[18]} {in[19]} {in[20]} {in[21]} {in[22]} {in[23]} {in[24]} {in[25]} {in[26]} {in[27]} {in[28]} {in[29]} {in[30]} {in[31]} {in[32]} {in[33]} {in[34]} {in[35]} {in[36]} {in[37]} {in[38]} {in[39]} {in[40]} {in[41]} {in[42]} {in[43]} {in[44]} {in[45]} {in[46]} {in[47]} {in[48]} {in[49]} {in[50]} {in[51]} {in[52]} {in[53]} {in[54]} {in[55]} {in[56]} {in[57]} {in[58]} {in[59]} {in[60]} {in[61]} {in[62]} {in[63]} {in[64]} {in[65]} {in[66]} {in[67]} {in[68]} {in[69]} {in[70]} {in[71]} {in[72]} {in[73]} {in[74]} {in[75]} {in[76]} {in[77]} {in[78]} {in[79]} {in[80]} {in[81]} {in[82]} {in[83]} {in[84]} {in[85]} {in[86]} {in[87]} {in[88]} {in[89]} {in[90]} {in[91]} {in[92]} {in[93]} {in[94]} {in[95]} {in[96]} {in[97]} {in[98]} {in[99]} {in[100]} {in[101]} {in[102]} {in[103]} {in[104]} {in[105]} {in[106]} {in[107]} {in[108]} {in[109]} {in[110]} {in[111]} {in[112]} {in[113]} {in[114]} {in[115]} {in[116]} {in[117]} {in[118]} {in[119]} {in[120]} {in[121]} {in[122]} {in[123]} {in[124]} {in[125]} {in[126]} {in[127]} {in[128]} {in[129]} {in[130]} {in[131]} {in[132]} {in[133]} {in[134]} {in[135]} {in[136]} {in[137]} {in[138]} {in[139]} {in[140]} {in[141]} {in[142]} {in[143]} {in[144]} {in[145]} {in[146]} {in[147]} {in[148]} {in[149]} {in[150]} {in[151]} {in[152]} {in[153]} {in[154]} {in[155]} {in[156]} {in[157]} {in[158]} {in[159]} {in[160]} {in[161]} {in[162]} {in[163]} {in[164]} {in[165]} {in[166]} {in[167]} {in[168]} {in[169]} {in[170]} {in[171]} {in[172]} {in[173]} {in[174]} {in[175]} {wr[0]} {wr[1]} {wr[2]} {wr[3]} {wr[4]} {wr[5]} {wr[6]} {wr[7]} reset rd}
Successfully spread [187] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1087.6M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.6 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 3 -spreadType center -spacing 1.0 -pin {clk {in[0]} {in[1]} {in[2]} {in[3]} {in[4]} {in[5]} {in[6]} {in[7]} {in[8]} {in[9]} {in[10]} {in[11]} {in[12]} {in[13]} {in[14]} {in[15]} {in[16]} {in[17]} {in[18]} {in[19]} {in[20]} {in[21]} {in[22]} {in[23]} {in[24]} {in[25]} {in[26]} {in[27]} {in[28]} {in[29]} {in[30]} {in[31]} {in[32]} {in[33]} {in[34]} {in[35]} {in[36]} {in[37]} {in[38]} {in[39]} {in[40]} {in[41]} {in[42]} {in[43]} {in[44]} {in[45]} {in[46]} {in[47]} {in[48]} {in[49]} {in[50]} {in[51]} {in[52]} {in[53]} {in[54]} {in[55]} {in[56]} {in[57]} {in[58]} {in[59]} {in[60]} {in[61]} {in[62]} {in[63]} {in[64]} {in[65]} {in[66]} {in[67]} {in[68]} {in[69]} {in[70]} {in[71]} {in[72]} {in[73]} {in[74]} {in[75]} {in[76]} {in[77]} {in[78]} {in[79]} {in[80]} {in[81]} {in[82]} {in[83]} {in[84]} {in[85]} {in[86]} {in[87]} {in[88]} {in[89]} {in[90]} {in[91]} {in[92]} {in[93]} {in[94]} {in[95]} {in[96]} {in[97]} {in[98]} {in[99]} {in[100]} {in[101]} {in[102]} {in[103]} {in[104]} {in[105]} {in[106]} {in[107]} {in[108]} {in[109]} {in[110]} {in[111]} {in[112]} {in[113]} {in[114]} {in[115]} {in[116]} {in[117]} {in[118]} {in[119]} {in[120]} {in[121]} {in[122]} {in[123]} {in[124]} {in[125]} {in[126]} {in[127]} {in[128]} {in[129]} {in[130]} {in[131]} {in[132]} {in[133]} {in[134]} {in[135]} {in[136]} {in[137]} {in[138]} {in[139]} {in[140]} {in[141]} {in[142]} {in[143]} {in[144]} {in[145]} {in[146]} {in[147]} {in[148]} {in[149]} {in[150]} {in[151]} {in[152]} {in[153]} {in[154]} {in[155]} {in[156]} {in[157]} {in[158]} {in[159]} {in[160]} {in[161]} {in[162]} {in[163]} {in[164]} {in[165]} {in[166]} {in[167]} {in[168]} {in[169]} {in[170]} {in[171]} {in[172]} {in[173]} {in[174]} {in[175]} {wr[0]} {wr[1]} {wr[2]} {wr[3]} {wr[4]} {wr[5]} {wr[6]} {wr[7]} reset rd}
Successfully spread [187] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1087.6M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.6 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 3 -spreadType center -spacing 1.0 -pin {clk {in[0]} {in[1]} {in[2]} {in[3]} {in[4]} {in[5]} {in[6]} {in[7]} {in[8]} {in[9]} {in[10]} {in[11]} {in[12]} {in[13]} {in[14]} {in[15]} {in[16]} {in[17]} {in[18]} {in[19]} {in[20]} {in[21]} {in[22]} {in[23]} {in[24]} {in[25]} {in[26]} {in[27]} {in[28]} {in[29]} {in[30]} {in[31]} {in[32]} {in[33]} {in[34]} {in[35]} {in[36]} {in[37]} {in[38]} {in[39]} {in[40]} {in[41]} {in[42]} {in[43]} {in[44]} {in[45]} {in[46]} {in[47]} {in[48]} {in[49]} {in[50]} {in[51]} {in[52]} {in[53]} {in[54]} {in[55]} {in[56]} {in[57]} {in[58]} {in[59]} {in[60]} {in[61]} {in[62]} {in[63]} {in[64]} {in[65]} {in[66]} {in[67]} {in[68]} {in[69]} {in[70]} {in[71]} {in[72]} {in[73]} {in[74]} {in[75]} {in[76]} {in[77]} {in[78]} {in[79]} {in[80]} {in[81]} {in[82]} {in[83]} {in[84]} {in[85]} {in[86]} {in[87]} {in[88]} {in[89]} {in[90]} {in[91]} {in[92]} {in[93]} {in[94]} {in[95]} {in[96]} {in[97]} {in[98]} {in[99]} {in[100]} {in[101]} {in[102]} {in[103]} {in[104]} {in[105]} {in[106]} {in[107]} {in[108]} {in[109]} {in[110]} {in[111]} {in[112]} {in[113]} {in[114]} {in[115]} {in[116]} {in[117]} {in[118]} {in[119]} {in[120]} {in[121]} {in[122]} {in[123]} {in[124]} {in[125]} {in[126]} {in[127]} {in[128]} {in[129]} {in[130]} {in[131]} {in[132]} {in[133]} {in[134]} {in[135]} {in[136]} {in[137]} {in[138]} {in[139]} {in[140]} {in[141]} {in[142]} {in[143]} {in[144]} {in[145]} {in[146]} {in[147]} {in[148]} {in[149]} {in[150]} {in[151]} {in[152]} {in[153]} {in[154]} {in[155]} {in[156]} {in[157]} {in[158]} {in[159]} {in[160]} {in[161]} {in[162]} {in[163]} {in[164]} {in[165]} {in[166]} {in[167]} {in[168]} {in[169]} {in[170]} {in[171]} {in[172]} {in[173]} {in[174]} {in[175]} {wr[0]} {wr[1]} {wr[2]} {wr[3]} {wr[4]} {wr[5]} {wr[6]} {wr[7]} reset rd}
Successfully spread [187] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1087.6M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Right -layer 3 -spreadType center -spacing 1 -pin {o_full o_valid {out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]} {out[8]} {out[9]} {out[10]} {out[11]} {out[12]} {out[13]} {out[14]} {out[15]} {out[16]} {out[17]} {out[18]} {out[19]} {out[20]} {out[21]} {out[22]} {out[23]} {out[24]} {out[25]} {out[26]} {out[27]} {out[28]} {out[29]} {out[30]} {out[31]} {out[32]} {out[33]} {out[34]} {out[35]} {out[36]} {out[37]} {out[38]} {out[39]} {out[40]} {out[41]} {out[42]} {out[43]} {out[44]} {out[45]} {out[46]} {out[47]} {out[48]} {out[49]} {out[50]} {out[51]} {out[52]} {out[53]} {out[54]} {out[55]} {out[56]} {out[57]} {out[58]} {out[59]} {out[60]} {out[61]} {out[62]} {out[63]} {out[64]} {out[65]} {out[66]} {out[67]} {out[68]} {out[69]} {out[70]} {out[71]} {out[72]} {out[73]} {out[74]} {out[75]} {out[76]} {out[77]} {out[78]} {out[79]} {out[80]} {out[81]} {out[82]} {out[83]} {out[84]} {out[85]} {out[86]} {out[87]} {out[88]} {out[89]} {out[90]} {out[91]} {out[92]} {out[93]} {out[94]} {out[95]} {out[96]} {out[97]} {out[98]} {out[99]} {out[100]} {out[101]} {out[102]} {out[103]} {out[104]} {out[105]} {out[106]} {out[107]} {out[108]} {out[109]} {out[110]} {out[111]} {out[112]} {out[113]} {out[114]} {out[115]} {out[116]} {out[117]} {out[118]} {out[119]} {out[120]} {out[121]} {out[122]} {out[123]} {out[124]} {out[125]} {out[126]} {out[127]} {out[128]} {out[129]} {out[130]} {out[131]} {out[132]} {out[133]} {out[134]} {out[135]} {out[136]} {out[137]} {out[138]} {out[139]} {out[140]} {out[141]} {out[142]} {out[143]} {out[144]} {out[145]} {out[146]} {out[147]} {out[148]} {out[149]} {out[150]} {out[151]} {out[152]} {out[153]} {out[154]} {out[155]} {out[156]} {out[157]} {out[158]} {out[159]} {out[160]} {out[161]} {out[162]} {out[163]} {out[164]} {out[165]} {out[166]} {out[167]} {out[168]} {out[169]} {out[170]} {out[171]} {out[172]} {out[173]} {out[174]} {out[175]}}
Successfully spread [178] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1087.6M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.52 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Right -layer 3 -spreadType center -spacing -1.0 -pin {o_full o_valid {out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]} {out[8]} {out[9]} {out[10]} {out[11]} {out[12]} {out[13]} {out[14]} {out[15]} {out[16]} {out[17]} {out[18]} {out[19]} {out[20]} {out[21]} {out[22]} {out[23]} {out[24]} {out[25]} {out[26]} {out[27]} {out[28]} {out[29]} {out[30]} {out[31]} {out[32]} {out[33]} {out[34]} {out[35]} {out[36]} {out[37]} {out[38]} {out[39]} {out[40]} {out[41]} {out[42]} {out[43]} {out[44]} {out[45]} {out[46]} {out[47]} {out[48]} {out[49]} {out[50]} {out[51]} {out[52]} {out[53]} {out[54]} {out[55]} {out[56]} {out[57]} {out[58]} {out[59]} {out[60]} {out[61]} {out[62]} {out[63]} {out[64]} {out[65]} {out[66]} {out[67]} {out[68]} {out[69]} {out[70]} {out[71]} {out[72]} {out[73]} {out[74]} {out[75]} {out[76]} {out[77]} {out[78]} {out[79]} {out[80]} {out[81]} {out[82]} {out[83]} {out[84]} {out[85]} {out[86]} {out[87]} {out[88]} {out[89]} {out[90]} {out[91]} {out[92]} {out[93]} {out[94]} {out[95]} {out[96]} {out[97]} {out[98]} {out[99]} {out[100]} {out[101]} {out[102]} {out[103]} {out[104]} {out[105]} {out[106]} {out[107]} {out[108]} {out[109]} {out[110]} {out[111]} {out[112]} {out[113]} {out[114]} {out[115]} {out[116]} {out[117]} {out[118]} {out[119]} {out[120]} {out[121]} {out[122]} {out[123]} {out[124]} {out[125]} {out[126]} {out[127]} {out[128]} {out[129]} {out[130]} {out[131]} {out[132]} {out[133]} {out[134]} {out[135]} {out[136]} {out[137]} {out[138]} {out[139]} {out[140]} {out[141]} {out[142]} {out[143]} {out[144]} {out[145]} {out[146]} {out[147]} {out[148]} {out[149]} {out[150]} {out[151]} {out[152]} {out[153]} {out[154]} {out[155]} {out[156]} {out[157]} {out[158]} {out[159]} {out[160]} {out[161]} {out[162]} {out[163]} {out[164]} {out[165]} {out[166]} {out[167]} {out[168]} {out[169]} {out[170]} {out[171]} {out[172]} {out[173]} {out[174]} {out[175]}}
**ERROR: (IMPPTN-1668):	Specifying negative spacing value to spread the pins along the partition fence in anti-clockwise direction is obsolete. Use [-spreadDirection counterclockwise] option to specify the spreading direction.
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.52 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Right -layer 3 -spreadType center -spacing 1 -pin {o_full o_valid {out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]} {out[8]} {out[9]} {out[10]} {out[11]} {out[12]} {out[13]} {out[14]} {out[15]} {out[16]} {out[17]} {out[18]} {out[19]} {out[20]} {out[21]} {out[22]} {out[23]} {out[24]} {out[25]} {out[26]} {out[27]} {out[28]} {out[29]} {out[30]} {out[31]} {out[32]} {out[33]} {out[34]} {out[35]} {out[36]} {out[37]} {out[38]} {out[39]} {out[40]} {out[41]} {out[42]} {out[43]} {out[44]} {out[45]} {out[46]} {out[47]} {out[48]} {out[49]} {out[50]} {out[51]} {out[52]} {out[53]} {out[54]} {out[55]} {out[56]} {out[57]} {out[58]} {out[59]} {out[60]} {out[61]} {out[62]} {out[63]} {out[64]} {out[65]} {out[66]} {out[67]} {out[68]} {out[69]} {out[70]} {out[71]} {out[72]} {out[73]} {out[74]} {out[75]} {out[76]} {out[77]} {out[78]} {out[79]} {out[80]} {out[81]} {out[82]} {out[83]} {out[84]} {out[85]} {out[86]} {out[87]} {out[88]} {out[89]} {out[90]} {out[91]} {out[92]} {out[93]} {out[94]} {out[95]} {out[96]} {out[97]} {out[98]} {out[99]} {out[100]} {out[101]} {out[102]} {out[103]} {out[104]} {out[105]} {out[106]} {out[107]} {out[108]} {out[109]} {out[110]} {out[111]} {out[112]} {out[113]} {out[114]} {out[115]} {out[116]} {out[117]} {out[118]} {out[119]} {out[120]} {out[121]} {out[122]} {out[123]} {out[124]} {out[125]} {out[126]} {out[127]} {out[128]} {out[129]} {out[130]} {out[131]} {out[132]} {out[133]} {out[134]} {out[135]} {out[136]} {out[137]} {out[138]} {out[139]} {out[140]} {out[141]} {out[142]} {out[143]} {out[144]} {out[145]} {out[146]} {out[147]} {out[148]} {out[149]} {out[150]} {out[151]} {out[152]} {out[153]} {out[154]} {out[155]} {out[156]} {out[157]} {out[158]} {out[159]} {out[160]} {out[161]} {out[162]} {out[163]} {out[164]} {out[165]} {out[166]} {out[167]} {out[168]} {out[169]} {out[170]} {out[171]} {out[172]} {out[173]} {out[174]} {out[175]}}
Successfully spread [178] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1087.6M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.52 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Right -layer 3 -spreadType center -spacing 1.0 -pin {o_full o_valid {out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]} {out[8]} {out[9]} {out[10]} {out[11]} {out[12]} {out[13]} {out[14]} {out[15]} {out[16]} {out[17]} {out[18]} {out[19]} {out[20]} {out[21]} {out[22]} {out[23]} {out[24]} {out[25]} {out[26]} {out[27]} {out[28]} {out[29]} {out[30]} {out[31]} {out[32]} {out[33]} {out[34]} {out[35]} {out[36]} {out[37]} {out[38]} {out[39]} {out[40]} {out[41]} {out[42]} {out[43]} {out[44]} {out[45]} {out[46]} {out[47]} {out[48]} {out[49]} {out[50]} {out[51]} {out[52]} {out[53]} {out[54]} {out[55]} {out[56]} {out[57]} {out[58]} {out[59]} {out[60]} {out[61]} {out[62]} {out[63]} {out[64]} {out[65]} {out[66]} {out[67]} {out[68]} {out[69]} {out[70]} {out[71]} {out[72]} {out[73]} {out[74]} {out[75]} {out[76]} {out[77]} {out[78]} {out[79]} {out[80]} {out[81]} {out[82]} {out[83]} {out[84]} {out[85]} {out[86]} {out[87]} {out[88]} {out[89]} {out[90]} {out[91]} {out[92]} {out[93]} {out[94]} {out[95]} {out[96]} {out[97]} {out[98]} {out[99]} {out[100]} {out[101]} {out[102]} {out[103]} {out[104]} {out[105]} {out[106]} {out[107]} {out[108]} {out[109]} {out[110]} {out[111]} {out[112]} {out[113]} {out[114]} {out[115]} {out[116]} {out[117]} {out[118]} {out[119]} {out[120]} {out[121]} {out[122]} {out[123]} {out[124]} {out[125]} {out[126]} {out[127]} {out[128]} {out[129]} {out[130]} {out[131]} {out[132]} {out[133]} {out[134]} {out[135]} {out[136]} {out[137]} {out[138]} {out[139]} {out[140]} {out[141]} {out[142]} {out[143]} {out[144]} {out[145]} {out[146]} {out[147]} {out[148]} {out[149]} {out[150]} {out[151]} {out[152]} {out[153]} {out[154]} {out[155]} {out[156]} {out[157]} {out[158]} {out[159]} {out[160]} {out[161]} {out[162]} {out[163]} {out[164]} {out[165]} {out[166]} {out[167]} {out[168]} {out[169]} {out[170]} {out[171]} {out[172]} {out[173]} {out[174]} {out[175]}}
Successfully spread [178] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1087.6M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.6 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Right -layer 3 -spreadType center -spacing 1.0 -pin {o_full o_valid {out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]} {out[8]} {out[9]} {out[10]} {out[11]} {out[12]} {out[13]} {out[14]} {out[15]} {out[16]} {out[17]} {out[18]} {out[19]} {out[20]} {out[21]} {out[22]} {out[23]} {out[24]} {out[25]} {out[26]} {out[27]} {out[28]} {out[29]} {out[30]} {out[31]} {out[32]} {out[33]} {out[34]} {out[35]} {out[36]} {out[37]} {out[38]} {out[39]} {out[40]} {out[41]} {out[42]} {out[43]} {out[44]} {out[45]} {out[46]} {out[47]} {out[48]} {out[49]} {out[50]} {out[51]} {out[52]} {out[53]} {out[54]} {out[55]} {out[56]} {out[57]} {out[58]} {out[59]} {out[60]} {out[61]} {out[62]} {out[63]} {out[64]} {out[65]} {out[66]} {out[67]} {out[68]} {out[69]} {out[70]} {out[71]} {out[72]} {out[73]} {out[74]} {out[75]} {out[76]} {out[77]} {out[78]} {out[79]} {out[80]} {out[81]} {out[82]} {out[83]} {out[84]} {out[85]} {out[86]} {out[87]} {out[88]} {out[89]} {out[90]} {out[91]} {out[92]} {out[93]} {out[94]} {out[95]} {out[96]} {out[97]} {out[98]} {out[99]} {out[100]} {out[101]} {out[102]} {out[103]} {out[104]} {out[105]} {out[106]} {out[107]} {out[108]} {out[109]} {out[110]} {out[111]} {out[112]} {out[113]} {out[114]} {out[115]} {out[116]} {out[117]} {out[118]} {out[119]} {out[120]} {out[121]} {out[122]} {out[123]} {out[124]} {out[125]} {out[126]} {out[127]} {out[128]} {out[129]} {out[130]} {out[131]} {out[132]} {out[133]} {out[134]} {out[135]} {out[136]} {out[137]} {out[138]} {out[139]} {out[140]} {out[141]} {out[142]} {out[143]} {out[144]} {out[145]} {out[146]} {out[147]} {out[148]} {out[149]} {out[150]} {out[151]} {out[152]} {out[153]} {out[154]} {out[155]} {out[156]} {out[157]} {out[158]} {out[159]} {out[160]} {out[161]} {out[162]} {out[163]} {out[164]} {out[165]} {out[166]} {out[167]} {out[168]} {out[169]} {out[170]} {out[171]} {out[172]} {out[173]} {out[174]} {out[175]}}
Successfully spread [178] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1087.6M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.6 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Right -layer 3 -spreadType center -spacing 1.0 -pin {o_full o_valid {out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]} {out[8]} {out[9]} {out[10]} {out[11]} {out[12]} {out[13]} {out[14]} {out[15]} {out[16]} {out[17]} {out[18]} {out[19]} {out[20]} {out[21]} {out[22]} {out[23]} {out[24]} {out[25]} {out[26]} {out[27]} {out[28]} {out[29]} {out[30]} {out[31]} {out[32]} {out[33]} {out[34]} {out[35]} {out[36]} {out[37]} {out[38]} {out[39]} {out[40]} {out[41]} {out[42]} {out[43]} {out[44]} {out[45]} {out[46]} {out[47]} {out[48]} {out[49]} {out[50]} {out[51]} {out[52]} {out[53]} {out[54]} {out[55]} {out[56]} {out[57]} {out[58]} {out[59]} {out[60]} {out[61]} {out[62]} {out[63]} {out[64]} {out[65]} {out[66]} {out[67]} {out[68]} {out[69]} {out[70]} {out[71]} {out[72]} {out[73]} {out[74]} {out[75]} {out[76]} {out[77]} {out[78]} {out[79]} {out[80]} {out[81]} {out[82]} {out[83]} {out[84]} {out[85]} {out[86]} {out[87]} {out[88]} {out[89]} {out[90]} {out[91]} {out[92]} {out[93]} {out[94]} {out[95]} {out[96]} {out[97]} {out[98]} {out[99]} {out[100]} {out[101]} {out[102]} {out[103]} {out[104]} {out[105]} {out[106]} {out[107]} {out[108]} {out[109]} {out[110]} {out[111]} {out[112]} {out[113]} {out[114]} {out[115]} {out[116]} {out[117]} {out[118]} {out[119]} {out[120]} {out[121]} {out[122]} {out[123]} {out[124]} {out[125]} {out[126]} {out[127]} {out[128]} {out[129]} {out[130]} {out[131]} {out[132]} {out[133]} {out[134]} {out[135]} {out[136]} {out[137]} {out[138]} {out[139]} {out[140]} {out[141]} {out[142]} {out[143]} {out[144]} {out[145]} {out[146]} {out[147]} {out[148]} {out[149]} {out[150]} {out[151]} {out[152]} {out[153]} {out[154]} {out[155]} {out[156]} {out[157]} {out[158]} {out[159]} {out[160]} {out[161]} {out[162]} {out[163]} {out[164]} {out[165]} {out[166]} {out[167]} {out[168]} {out[169]} {out[170]} {out[171]} {out[172]} {out[173]} {out[174]} {out[175]}}
Successfully spread [178] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1087.6M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> pan -171.862 102.912
<CMD> pan -4.462 -34.947
<CMD> saveDesign floorplan.enc
Writing Netlist "floorplan.enc.dat.tmp/ofifo.v.gz" ...
Saving AAE Data ...
Saving preference file floorplan.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving floorplan file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement file ...
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=1087.6M) ***
Saving DEF file ...
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
Cmin Cmax
Generated self-contained design floorplan.enc.dat.tmp

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
ERROR     IMPOAX-142           2  %s                                       
*** Message Summary: 0 warning(s), 3 error(s)

<CMD> setPlaceMode -timingDriven true -reorderScan false -congEffort medium -modulePlan false
<CMD> setOptMode -effort high -powerEffort high -leakageToDynamicRatio 0.5 -fixFanoutLoad true -restruct true -verbose true
<CMD> place_opt_design
*** Starting GigaPlace ***
**INFO: user set placement options
setPlaceMode -congEffort medium -modulePlan false -reorderScan false -timingDriven true
**INFO: user set opt options
setOptMode -effort high -fixFanoutLoad true -leakageToDynamicRatio 0.5 -powerEffort high -restruct true -verbose true
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.13575 path_group
#################################################################################
# Design Stage: PreRoute
# Design Name: ofifo
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
End delay calculation. (MEM=1192.04 CPU=0:00:00.6 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.8  real=0:00:01.0  mem= 1192.0M) ***
**INFO : CPU of IO adjustment for placeDesign : (CPU : 0:00:01.4) (Real : 0:00:02.0) (mem : 1192.0M)
*** Start deleteBufferTree ***
*info: Marking 0 level shifter instances dont touch
*info: Marking 0 always on instances dont touch
Info: Detect buffers to remove automatically.
Analyzing netlist ...
All-RC-Corners-Per-Net-In-Memory is turned ON...
Updating netlist

Cleanup ECO timing graph ...
Cleanup RC data ...
Cleanup routing data ...
*summary: 150 instances (buffers/inverters) removed
*       :      1 instance  of type 'INVD4' removed
*       :      2 instances of type 'INVD2' removed
*       :     12 instances of type 'INVD1' removed
*       :      9 instances of type 'INVD0' removed
*       :      8 instances of type 'CKBD4' removed
*       :      2 instances of type 'CKBD1' removed
*       :     16 instances of type 'BUFFD8' removed
*       :     85 instances of type 'BUFFD3' removed
*       :      3 instances of type 'BUFFD2' removed
*       :     12 instances of type 'BUFFD1' removed
*** Finish deleteBufferTree (0:00:00.2) ***
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Deleted 0 physical inst  (cell - / prefix -).
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=medium gpeffort=medium 
**WARN: (IMPSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored.
Define the scan chains before using this option.
Type 'man IMPSP-9042' for more detail.
#std cell=7767 (0 fixed + 7767 movable) #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=7999 #term=31047 #term/net=3.88, #fixedIo=0, #floatIo=0, #fixedPin=365, #floatPin=0
stdCell: 7767 single + 0 double + 0 multi
Total standard cell length = 20.7242 (mm), area = 0.0373 (mm^2)
Estimated cell power/ground rail width = 0.365 um
Average module density = 0.508.
Density for the design = 0.508.
       = stdcell_area 103621 sites (37304 um^2) / alloc_area 204030 sites (73451 um^2).
Pin Density = 0.1482.
            = total # of pins 31047 / total area 209456.
*Internal placement parameters: * | 13 | 0x000155
End delay calculation. (MEM=1211.12 CPU=0:00:00.6 REAL=0:00:01.0)
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 7.123e+04 (5.46e+04 1.67e+04)
              Est.  stn bbox = 9.488e+04 (7.26e+04 2.22e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1211.1M
Iteration  2: Total net bbox = 7.259e+04 (5.46e+04 1.80e+04)
              Est.  stn bbox = 9.670e+04 (7.26e+04 2.41e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1211.1M
Iteration  3: Total net bbox = 7.262e+04 (5.47e+04 1.79e+04)
              Est.  stn bbox = 9.686e+04 (7.29e+04 2.39e+04)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 1211.1M
Iteration  4: Total net bbox = 9.086e+04 (5.47e+04 3.61e+04)
              Est.  stn bbox = 1.297e+05 (7.29e+04 5.68e+04)
              cpu = 0:00:00.4 real = 0:00:01.0 mem = 1211.1M
End delay calculation. (MEM=1211.12 CPU=0:00:00.7 REAL=0:00:01.0)
Iteration  5: Total net bbox = 1.594e+05 (9.70e+04 6.24e+04)
              Est.  stn bbox = 2.192e+05 (1.26e+05 9.31e+04)
              cpu = 0:00:02.6 real = 0:00:02.0 mem = 1211.1M
Iteration  6: Total net bbox = 1.098e+05 (6.51e+04 4.47e+04)
              Est.  stn bbox = 1.606e+05 (9.01e+04 7.05e+04)
              cpu = 0:00:00.2 real = 0:00:01.0 mem = 1211.1M
End delay calculation. (MEM=1211.12 CPU=0:00:00.6 REAL=0:00:01.0)
Iteration  7: Total net bbox = 1.156e+05 (7.10e+04 4.47e+04)
              Est.  stn bbox = 1.697e+05 (9.91e+04 7.05e+04)
              cpu = 0:00:01.4 real = 0:00:01.0 mem = 1211.1M
Iteration  8: Total net bbox = 1.235e+05 (7.10e+04 5.25e+04)
              Est.  stn bbox = 1.806e+05 (9.91e+04 8.15e+04)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 1211.1M
End delay calculation. (MEM=1211.12 CPU=0:00:00.6 REAL=0:00:00.0)
Iteration  9: Total net bbox = 1.293e+05 (7.67e+04 5.25e+04)
              Est.  stn bbox = 1.879e+05 (1.06e+05 8.15e+04)
              cpu = 0:00:01.6 real = 0:00:02.0 mem = 1211.1M
Iteration 10: Total net bbox = 1.354e+05 (7.67e+04 5.86e+04)
              Est.  stn bbox = 1.945e+05 (1.06e+05 8.81e+04)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 1211.1M
End delay calculation. (MEM=1211.12 CPU=0:00:00.7 REAL=0:00:00.0)
Iteration 11: Total net bbox = 1.380e+05 (7.67e+04 6.12e+04)
              Est.  stn bbox = 1.973e+05 (1.06e+05 9.09e+04)
              cpu = 0:00:01.7 real = 0:00:02.0 mem = 1211.1M
Iteration 12: Total net bbox = 1.404e+05 (7.67e+04 6.37e+04)
              Est.  stn bbox = 2.000e+05 (1.06e+05 9.36e+04)
              cpu = 0:00:00.5 real = 0:00:00.0 mem = 1211.1M
Iteration 13: Total net bbox = 1.401e+05 (7.67e+04 6.33e+04)
              Est.  stn bbox = 1.997e+05 (1.06e+05 9.32e+04)
              cpu = 0:00:00.1 real = 0:00:01.0 mem = 1211.1M
Iteration 14: Total net bbox = 1.531e+05 (8.79e+04 6.52e+04)
              Est.  stn bbox = 2.129e+05 (1.18e+05 9.51e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1211.1M
*** cost = 1.531e+05 (8.79e+04 6.52e+04) (cpu for global=0:00:09.6) real=0:00:10.0***
Info: 0 clock gating cells identified, 0 (on average) moved
*** Starting refinePlace (0:00:51.7 mem=1107.6M) ***
Total net bbox length = 1.531e+05 (8.793e+04 6.520e+04) (ext = 6.121e+04)
Move report: Detail placement moves 6962 insts, mean move: 1.92 um, max move: 24.00 um
	Max move on inst (col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U19): (143.20, 240.40) --> (135.40, 224.20)
	Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 1109.1MB
Summary Report:
Instances move: 6962 (out of 7767 movable)
Mean displacement: 1.92 um
Max displacement: 24.00 um (Instance: col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U19) (143.2, 240.4) -> (135.4, 224.2)
	Length: 9 sites, height: 1 rows, site name: core, cell type: MUX2D0
Total net bbox length = 1.510e+05 (8.574e+04 6.526e+04) (ext = 6.112e+04)
Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 1109.1MB
*** Finished refinePlace (0:00:52.9 mem=1109.1M) ***
*** Finished Initial Placement (cpu=0:00:12.3, real=0:00:12.0, mem=1109.1M) ***
Starting IO pin assignment...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=5048 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=7999  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 7999 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 7999 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.971108e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.01% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.01% V
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 30682
[NR-eagl] Layer2(M2)(V) length: 6.328455e+04um, number of vias: 41927
[NR-eagl] Layer3(M3)(H) length: 8.201280e+04um, number of vias: 3614
[NR-eagl] Layer4(M4)(V) length: 1.895499e+04um, number of vias: 1261
[NR-eagl] Layer5(M5)(H) length: 3.125557e+04um, number of vias: 971
[NR-eagl] Layer6(M6)(V) length: 8.054797e+03um, number of vias: 15
[NR-eagl] Layer7(M7)(H) length: 7.600000e+00um, number of vias: 11
[NR-eagl] Layer8(M8)(V) length: 8.220000e+01um, number of vias: 0
[NR-eagl] Total length: 2.036525e+05um, number of vias: 78481
[NR-eagl] End Peak syMemory usage = 1120.3 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 0.31 seconds
**placeDesign ... cpu = 0: 0:14, real = 0: 0:15, mem = 1116.9M **
-clockNDRAwarePlaceOpt false               # bool, default=false, private
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
WC_VIEW BC_VIEW
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPTS-403):	Delay calculation was forced to extrapolate table data outside of the characterized range. In some cases, extrapolation can reduce the accuracy of the delay calculation. You can enable more detailed reporting of these cases by enabling the command 'setDelayCalMode -reportOutBound true'.
Type 'man IMPTS-403' for more detail.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1135.1M, totSessionCpu=0:00:55 **
Added -handlePreroute to trialRouteMode
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.1
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
WC_VIEW BC_VIEW
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1138.1M)
Extraction called for design 'ofifo' of instances=7767 and nets=8008 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design ofifo.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1138.074M)
** Profile ** Start :  cpu=0:00:00.0, mem=1138.1M
** Profile ** Other data :  cpu=0:00:00.0, mem=1138.1M
#################################################################################
# Design Stage: PreRoute
# Design Name: ofifo
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1233.54 CPU=0:00:00.9 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:01.2  real=0:00:02.0  mem= 1233.5M) ***
*** Done Building Timing Graph (cpu=0:00:01.4 real=0:00:02.0 totSessionCpu=0:00:56.6 mem=1233.5M)
** Profile ** Overall slacks :  cpu=0:00:01.4, mem=1233.5M
** Profile ** DRVs :  cpu=0:00:00.1, mem=1233.5M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -2.635  |
|           TNS (ns):| -2502.5 |
|    Violating Paths:|  3066   |
|          All Paths:|  4306   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    215 (215)     |   -0.389   |    215 (215)     |
|   max_tran     |    221 (6319)    |   -3.446   |    221 (6319)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.471%
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1233.5M
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1178.4M, totSessionCpu=0:00:57 **
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1180.4M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1180.4M) ***

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 7767

Instance distribution across the VT partitions:

 LVT : inst = 174 (2.2%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 174 (2.2%)

 HVT : inst = 7593 (97.8%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 7593 (97.8%)

Reporting took 0 sec
**INFO: Num dontuse cells 97, Num usable cells 902
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 902
Info: 1 clock net  excluded from IPO operation.
Design State:
    #signal nets       :  7999
    #routed signal nets:  0
    #clock nets        :  0
    #routed clock nets :  0
OptMgr: Begin leakage power optimization
OptMgr: Number of active setup views: 1

Power Net Detected:
    Voltage	    Name
    0.00V	    VSS
    0.90V	    VDD

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=944.32MB/944.32MB)

Begin Processing Timing Window Data for Power Calculation

clk(1000MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=944.44MB/944.44MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=944.47MB/944.47MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-10 11:42:45 (2025-Mar-10 18:42:45 GMT)
2025-Mar-10 11:42:45 (2025-Mar-10 18:42:45 GMT): 10%
2025-Mar-10 11:42:45 (2025-Mar-10 18:42:45 GMT): 20%
2025-Mar-10 11:42:45 (2025-Mar-10 18:42:45 GMT): 30%
2025-Mar-10 11:42:45 (2025-Mar-10 18:42:45 GMT): 40%
2025-Mar-10 11:42:45 (2025-Mar-10 18:42:45 GMT): 50%
2025-Mar-10 11:42:45 (2025-Mar-10 18:42:45 GMT): 60%
2025-Mar-10 11:42:45 (2025-Mar-10 18:42:45 GMT): 70%
2025-Mar-10 11:42:45 (2025-Mar-10 18:42:45 GMT): 80%
2025-Mar-10 11:42:45 (2025-Mar-10 18:42:45 GMT): 90%

Finished Levelizing
2025-Mar-10 11:42:45 (2025-Mar-10 18:42:45 GMT)

Starting Activity Propagation
2025-Mar-10 11:42:45 (2025-Mar-10 18:42:45 GMT)
** INFO:  (VOLTUS_POWR-1356): No default input activity has been set. Defaulting to 0.2.
Use 'set_default_switching_activity -input_activity' command to change the default activity value.

2025-Mar-10 11:42:45 (2025-Mar-10 18:42:45 GMT): 10%
2025-Mar-10 11:42:45 (2025-Mar-10 18:42:45 GMT): 20%

Finished Activity Propagation
2025-Mar-10 11:42:46 (2025-Mar-10 18:42:46 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=945.15MB/945.15MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-10 11:42:46 (2025-Mar-10 18:42:46 GMT)
 ... Calculating leakage power
2025-Mar-10 11:42:46 (2025-Mar-10 18:42:46 GMT): 10%
2025-Mar-10 11:42:46 (2025-Mar-10 18:42:46 GMT): 20%
2025-Mar-10 11:42:46 (2025-Mar-10 18:42:46 GMT): 30%
2025-Mar-10 11:42:46 (2025-Mar-10 18:42:46 GMT): 40%

Finished Calculating power
2025-Mar-10 11:42:46 (2025-Mar-10 18:42:46 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=945.31MB/945.31MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=945.31MB/945.31MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total)=945.34MB/945.34MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-10 11:42:46 (2025-Mar-10 18:42:46 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: ofifo
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power -leakage
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Leakage Power:         0.22848716
-----------------------------------------------------------------------------------------


Group                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
Sequential                        0.1582       69.25
Macro                                  0           0
IO                                     0           0
Combinational                    0.07025       30.75
Clock (Combinational)                  0           0
Clock (Sequential)                     0           0
-----------------------------------------------------------------------------------------
Total                             0.2285         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9     0.2285         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: col_idx_6__fifo_instance/wr_ptr_reg_0_ (DFD1): 	 6.601e-05
* 		Highest Leakage Power: col_idx_6__fifo_instance/wr_ptr_reg_0_ (DFD1): 	 6.601e-05
* 		Total Cap: 	4.24221e-11 F
* 		Total instances in design:  7767
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Total leakage power = 0.228487 mW
Cell usage statistics:  
Library tcbn65gpluswc , 7767 cells ( 100.000000%) , 0.228487 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=945.36MB/945.36MB)

OptMgr: Optimization mode is pre-route
OptMgr: current WNS: -2.735 ns
OptMgr: Using aggressive mode for Force Mode

Design leakage power (state independent) = 0.227 mW
Resizable instances =   7767 (100.0%), leakage = 0.227 mW (100.0%)
Leakage power distribution among resizable instances:
 Total LVT =    174 ( 2.2%), lkg = 0.005 mW ( 2.4%)
   -ve slk =    172 ( 2.2%), lkg = 0.005 mW ( 2.4%)
 Total MVT =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
   -ve slk =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
 Total HVT =   7593 (97.8%), lkg = 0.222 mW (97.6%)
   -ve slk =   7572 (97.5%), lkg = 0.222 mW (97.6%)

OptMgr: Begin forced downsizing
OptMgr: 198 instances resized in force mode
OptMgr: Updating timing
OptMgr: Design WNS: -2.854 ns
OptMgr: 59 (30%) instances reverted to original cell
OptMgr: Updating timing
OptMgr: Design WNS: -2.854 ns

Design leakage power (state independent) = 0.226 mW
Resizable instances =   7767 (100.0%), leakage = 0.226 mW (100.0%)
Leakage power distribution among resizable instances:
 Total LVT =    109 ( 1.4%), lkg = 0.005 mW ( 2.0%)
   -ve slk =    109 ( 1.4%), lkg = 0.005 mW ( 2.0%)
 Total MVT =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
   -ve slk =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
 Total HVT =   7658 (98.6%), lkg = 0.222 mW (98.0%)
   -ve slk =   7638 (98.3%), lkg = 0.222 mW (97.9%)


Summary: cell sizing

 139 instances changed cell type

                       UpSize    DownSize   SameSize   Total
                       ------    --------   --------   -----
    Sequential            0          0          0          0
 Combinational            0          0        139        139

    1 instances changed cell type from      AOI22D1   to    AOI22D0
    1 instances changed cell type from      AOI32D1   to    AOI32D0
    9 instances changed cell type from      CKND2D1   to    CKND2D0
    1 instances changed cell type from      IAO22D1   to    IAO22D0
    1 instances changed cell type from       IND3D1   to     IND3D0
    5 instances changed cell type from       INR2D1   to     INR2D0
    1 instances changed cell type from       INR2D1   to    INR2XD0
   18 instances changed cell type from        INVD1   to      CKND0
   29 instances changed cell type from        INVD1   to      INVD0
    3 instances changed cell type from     MAOI22D1   to   MAOI22D0
    6 instances changed cell type from        ND2D0   to    CKND2D0
    6 instances changed cell type from        ND2D1   to    CKND2D0
    1 instances changed cell type from        ND3D1   to      ND3D0
    7 instances changed cell type from        ND4D1   to      ND4D0
    1 instances changed cell type from        NR2D1   to      NR2D0
   31 instances changed cell type from        NR2D1   to     NR2XD0
    4 instances changed cell type from        NR2D2   to     NR2XD1
    2 instances changed cell type from      OAI31D1   to    OAI31D0
    9 instances changed cell type from        OR2D1   to      OR2D0
    2 instances changed cell type from        OR4D1   to      OR4D0
    1 instances changed cell type from       XNR2D1   to     XNR2D0
  checkSum: 139



Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=950.66MB/950.66MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=950.66MB/950.66MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=950.66MB/950.66MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-10 11:42:47 (2025-Mar-10 18:42:47 GMT)
2025-Mar-10 11:42:47 (2025-Mar-10 18:42:47 GMT): 10%
2025-Mar-10 11:42:48 (2025-Mar-10 18:42:48 GMT): 20%
2025-Mar-10 11:42:48 (2025-Mar-10 18:42:48 GMT): 30%
2025-Mar-10 11:42:48 (2025-Mar-10 18:42:48 GMT): 40%
2025-Mar-10 11:42:48 (2025-Mar-10 18:42:48 GMT): 50%
2025-Mar-10 11:42:48 (2025-Mar-10 18:42:48 GMT): 60%
2025-Mar-10 11:42:48 (2025-Mar-10 18:42:48 GMT): 70%
2025-Mar-10 11:42:48 (2025-Mar-10 18:42:48 GMT): 80%
2025-Mar-10 11:42:48 (2025-Mar-10 18:42:48 GMT): 90%

Finished Levelizing
2025-Mar-10 11:42:48 (2025-Mar-10 18:42:48 GMT)

Starting Activity Propagation
2025-Mar-10 11:42:48 (2025-Mar-10 18:42:48 GMT)
2025-Mar-10 11:42:48 (2025-Mar-10 18:42:48 GMT): 10%
2025-Mar-10 11:42:48 (2025-Mar-10 18:42:48 GMT): 20%

Finished Activity Propagation
2025-Mar-10 11:42:48 (2025-Mar-10 18:42:48 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=950.66MB/950.66MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-10 11:42:48 (2025-Mar-10 18:42:48 GMT)
 ... Calculating leakage power
2025-Mar-10 11:42:48 (2025-Mar-10 18:42:48 GMT): 10%
2025-Mar-10 11:42:48 (2025-Mar-10 18:42:48 GMT): 20%
2025-Mar-10 11:42:48 (2025-Mar-10 18:42:48 GMT): 30%
2025-Mar-10 11:42:48 (2025-Mar-10 18:42:48 GMT): 40%

Finished Calculating power
2025-Mar-10 11:42:48 (2025-Mar-10 18:42:48 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=950.66MB/950.66MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=950.66MB/950.66MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total)=950.66MB/950.66MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-10 11:42:48 (2025-Mar-10 18:42:48 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: ofifo
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power -leakage
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Leakage Power:         0.22780390
-----------------------------------------------------------------------------------------


Group                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
Sequential                        0.1582       69.46
Macro                                  0           0
IO                                     0           0
Combinational                    0.06957       30.54
Clock (Combinational)                  0           0
Clock (Sequential)                     0           0
-----------------------------------------------------------------------------------------
Total                             0.2278         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9     0.2278         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: col_idx_6__fifo_instance/wr_ptr_reg_0_ (DFD1): 	 6.601e-05
* 		Highest Leakage Power: col_idx_6__fifo_instance/wr_ptr_reg_0_ (DFD1): 	 6.601e-05
* 		Total Cap: 	4.23471e-11 F
* 		Total instances in design:  7767
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Total leakage power = 0.227804 mW
Cell usage statistics:  
Library tcbn65gpluswc , 7767 cells ( 100.000000%) , 0.227804 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=950.66MB/950.66MB)

OptMgr: Leakage power optimization took: 3 seconds
OptMgr: End leakage power optimization
The useful skew maximum allowed delay is: 0.2
**INFO: Num dontuse cells 97, Num usable cells 902
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 902
Info: 1 clock net  excluded from IPO operation.
*info: There are 18 candidate Buffer cells
*info: There are 18 candidate Inverter cells

Netlist preparation processing... 

Constant propagation run...
CPU of constant propagation run : 0:00:00.0 (mem :1330.5M)

Dangling output instance removal run...
CPU of dangling output instance removal run : 0:00:00.0 (mem :1330.5M)

Dont care observability instance removal run...
CPU of dont care observability instance removal run : 0:00:00.0 (mem :1330.5M)

Removed instances... 

Replaced instances... 

Removed 0 instance
	CPU for removing db instances : 0:00:00.0 (mem :1330.5M)
	CPU for removing timing graph nodes : 0:00:00.0 (mem :1330.5M)
CPU of: netlist preparation :0:00:00.0 (mem :1330.5M)

Mark undriven nets with IPOIgnored run...
CPU of marking undriven nets with IPOIgnored run : 0:00:00.0 (mem :1330.5M)
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch

Completed downsize cell map
Forced downsizing resized 41 out of 7767 instances
     #inst not ok to resize: 0
     #inst with no smaller cells: 7550
**INFO: Num dontuse cells 97, Num usable cells 902
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 902
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -2.758  TNS Slack -3315.490 Density 49.46
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    49.46%|        -|  -2.758|-3315.490|   0:00:00.0| 1422.7M|
|    49.46%|        0|  -2.758|-3315.490|   0:00:00.0| 1422.7M|
|    49.46%|        0|  -2.758|-3315.490|   0:00:01.0| 1422.7M|
|    49.45%|        7|  -2.758|-3315.470|   0:00:00.0| 1422.7M|
|    49.45%|        0|  -2.758|-3315.470|   0:00:00.0| 1422.7M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -2.758  TNS Slack -3315.470 Density 49.45
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:02.1) (real = 0:00:02.0) **
Executing incremental physical updates
Executing incremental physical updates
*** Finished Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=1265.93M, totSessionCpu=0:01:06).
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 97, Num usable cells 902
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 902
Begin: GigaOpt high fanout net optimization
Info: 1 clock net  excluded from IPO operation.
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    49.45%|        -|  -2.758|-3315.470|   0:00:00.0| 1399.5M|
|    49.45%|        -|  -2.758|-3315.470|   0:00:00.0| 1399.5M|
+----------+---------+--------+---------+------------+--------+

*** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1399.5M) ***
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 1 clock net  excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|   286   |  7483   |   279   |    279  |     0   |     0   |     0   |     0   | -2.76 |          0|          0|          0|  49.45  |            |           |
|    26   |   240   |    18   |     18  |     0   |     0   |     0   |     0   | -1.25 |         53|          0|        254|  49.89  |   0:00:04.0|    1426.7M|
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -1.25 |          0|          0|         22|  49.89  |   0:00:01.0|    1426.7M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:04.5 real=0:00:05.0 mem=1426.7M) ***

End: GigaOpt DRV Optimization
Leakage Power Opt: resetting the buf/inv selection
**optDesign ... cpu = 0:00:19, real = 0:00:20, mem = 1277.9M, totSessionCpu=0:01:14 **
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 97, Num usable cells 902
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 902
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 9 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack -1.251  TNS Slack -967.815 
+--------+--------+----------+------------+--------+----------+---------+-------------------------------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|                 End Point                 |
+--------+--------+----------+------------+--------+----------+---------+-------------------------------------------+
|  -1.251|-967.815|    49.89%|   0:00:00.0| 1421.5M|   WC_VIEW|  default| col_idx_7__fifo_instance/rd_ptr_reg_4_/D  |
|  -0.777|-294.665|    50.12%|   0:00:07.0| 1480.3M|   WC_VIEW|  default| col_idx_1__fifo_instance/rd_ptr_reg_3_/D  |
|  -0.629| -96.003|    50.45%|   0:00:05.0| 1481.2M|   WC_VIEW|  default| col_idx_1__fifo_instance/rd_ptr_reg_3_/D  |
|  -0.629| -96.003|    50.45%|   0:00:00.0| 1481.2M|   WC_VIEW|  default| col_idx_1__fifo_instance/rd_ptr_reg_3_/D  |
|  -0.403| -30.394|    51.40%|   0:00:12.0| 1481.2M|   WC_VIEW|  default| col_idx_4__fifo_instance/wr_ptr_reg_1_/D  |
|  -0.347| -22.637|    51.44%|   0:00:02.0| 1500.3M|   WC_VIEW|  default| col_idx_4__fifo_instance/wr_ptr_reg_1_/D  |
|  -0.347| -13.768|    51.54%|   0:00:02.0| 1500.3M|   WC_VIEW|  default| col_idx_4__fifo_instance/wr_ptr_reg_1_/D  |
|  -0.347| -13.768|    51.54%|   0:00:00.0| 1500.3M|   WC_VIEW|  default| col_idx_4__fifo_instance/wr_ptr_reg_1_/D  |
|  -0.203|  -5.747|    51.65%|   0:00:02.0| 1500.3M|   WC_VIEW|  default| col_idx_2__fifo_instance/wr_ptr_reg_1_/D  |
|  -0.203|  -5.746|    51.69%|   0:00:02.0| 1500.3M|   WC_VIEW|  default| col_idx_2__fifo_instance/wr_ptr_reg_1_/D  |
|  -0.203|  -5.914|    51.71%|   0:00:00.0| 1500.3M|   WC_VIEW|  default| col_idx_2__fifo_instance/wr_ptr_reg_1_/D  |
|  -0.203|  -5.914|    51.71%|   0:00:00.0| 1500.3M|   WC_VIEW|  default| col_idx_2__fifo_instance/wr_ptr_reg_1_/D  |
|  -0.129|  -2.681|    51.74%|   0:00:01.0| 1500.3M|   WC_VIEW|  default| o_valid                                   |
|  -0.129|  -2.667|    51.75%|   0:00:00.0| 1500.3M|   WC_VIEW|  default| o_valid                                   |
|  -0.129|  -2.447|    51.76%|   0:00:00.0| 1500.3M|   WC_VIEW|  default| o_valid                                   |
|  -0.129|  -2.447|    51.76%|   0:00:00.0| 1500.3M|   WC_VIEW|  default| o_valid                                   |
|  -0.129|  -2.027|    51.76%|   0:00:00.0| 1500.3M|   WC_VIEW|  default| o_valid                                   |
|  -0.129|  -2.027|    51.76%|   0:00:00.0| 1500.3M|   WC_VIEW|  default| o_valid                                   |
+--------+--------+----------+------------+--------+----------+---------+-------------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:33.2 real=0:00:33.0 mem=1500.3M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:33.2 real=0:00:33.0 mem=1500.3M) ***
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** GigaOpt Global Opt End WNS Slack -0.129  TNS Slack -2.027 
End: GigaOpt Global Optimization
Leakage Power Opt: resetting the buf/inv selection

Active setup views:
 WC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

*** Timing NOT met, worst failing slack is -0.129
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 97, Num usable cells 902
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 902
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -0.129  TNS Slack -2.027 Density 51.76
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    51.76%|        -|  -0.129|  -2.027|   0:00:00.0| 1460.5M|
|    51.75%|        3|  -0.129|  -2.027|   0:00:01.0| 1460.5M|
|    51.75%|        1|  -0.129|  -2.027|   0:00:00.0| 1460.5M|
|    51.75%|        0|  -0.129|  -2.027|   0:00:00.0| 1460.5M|
|    51.71%|       17|  -0.129|  -1.494|   0:00:01.0| 1460.5M|
|    51.12%|      763|  -0.120|  -1.495|   0:00:03.0| 1460.5M|
|    51.07%|       64|  -0.120|  -1.495|   0:00:00.0| 1460.5M|
|    51.06%|        2|  -0.120|  -1.495|   0:00:00.0| 1460.5M|
|    51.06%|        0|  -0.120|  -1.495|   0:00:00.0| 1460.5M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.120  TNS Slack -1.495 Density 51.06
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:06.0) (real = 0:00:06.0) **
Executing incremental physical updates
Executing incremental physical updates
*** Finished Area Reclaim Optimization (cpu=0:00:06, real=0:00:06, mem=1311.62M, totSessionCpu=0:01:59).
setup target slack: 0.1
extra slack: 0.1
std delay: 0.0142
real setup target slack: 0.0142
[NR-eagl] Started earlyGlobalRoute kernel
[NR-eagl] Initial Peak syMemory usage = 1311.6 MB
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=5048 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=8152  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 8152 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 8152 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.977012e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eagl] End Peak syMemory usage = 1314.2 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 0.16 seconds
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
*** Starting refinePlace (0:02:00 mem=1314.2M) ***
incr SKP is on..., with optDC mode
tdgpInitIgnoreNetLoadFix on 
(cpu=0:00:01.2 mem=1314.2M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:01.5 mem=1326.2M) ***
Move report: Timing Driven Placement moves 7920 insts, mean move: 29.60 um, max move: 156.80 um
	Max move on inst (FE_OFC193_o_full): (133.20, 238.60) --> (182.00, 130.60)
	Runtime: CPU: 0:00:19.8 REAL: 0:00:21.0 MEM: 1391.3MB
Move report: Detail placement moves 1533 insts, mean move: 1.31 um, max move: 14.80 um
	Max move on inst (col_idx_6__fifo_instance/FE_RC_2_0): (10.40, 202.60) --> (25.20, 202.60)
	Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 1391.3MB
Summary Report:
Instances move: 7920 (out of 7920 movable)
Mean displacement: 29.61 um
Max displacement: 156.80 um (Instance: FE_OFC193_o_full) (133.2, 238.6) -> (182, 130.6)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Runtime: CPU: 0:00:20.8 REAL: 0:00:22.0 MEM: 1391.3MB
*** Finished refinePlace (0:02:21 mem=1391.3M) ***
Trial Route Overflow 0(H) 0(V)
Starting congestion repair ...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=5048 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=8152  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 8152 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 8152 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.909260e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Skipped repairing congestion.
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 30980
[NR-eagl] Layer2(M2)(V) length: 7.099465e+04um, number of vias: 46868
[NR-eagl] Layer3(M3)(H) length: 8.766250e+04um, number of vias: 1614
[NR-eagl] Layer4(M4)(V) length: 9.659050e+03um, number of vias: 566
[NR-eagl] Layer5(M5)(H) length: 2.518189e+04um, number of vias: 283
[NR-eagl] Layer6(M6)(V) length: 2.645600e+03um, number of vias: 0
[NR-eagl] Layer7(M7)(H) length: 0.000000e+00um, number of vias: 0
[NR-eagl] Layer8(M8)(V) length: 0.000000e+00um, number of vias: 0
[NR-eagl] Total length: 1.961437e+05um, number of vias: 80311
End of congRepair (cpu=0:00:00.4, real=0:00:00.0)
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1334.1M)
Extraction called for design 'ofifo' of instances=7920 and nets=8161 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design ofifo.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1334.098M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:01:27, real = 0:01:28, mem = 1334.1M, totSessionCpu=0:02:22 **
#################################################################################
# Design Stage: PreRoute
# Design Name: ofifo
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1415.77 CPU=0:00:00.9 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:01.3  real=0:00:01.0  mem= 1415.8M) ***
*** Timing NOT met, worst failing slack is -0.123
*** Check timing (0:00:01.4)
**INFO: Num dontuse cells 97, Num usable cells 902
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 902
Begin: GigaOpt Optimization in TNS mode
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 9 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.123 TNS Slack -9.774 Density 51.06
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                 End Point                 |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------------+
|  -0.120|   -0.123|  -2.350|   -9.774|    51.06%|   0:00:00.0| 1514.2M|   WC_VIEW|  reg2reg| col_idx_4__fifo_instance/rd_ptr_reg_2_/D  |
|  -0.051|   -0.082|  -0.250|   -7.626|    51.08%|   0:00:00.0| 1514.2M|   WC_VIEW|  reg2reg| col_idx_3__fifo_instance/rd_ptr_reg_4_/D  |
|  -0.027|   -0.082|  -0.148|   -7.525|    51.08%|   0:00:00.0| 1514.2M|   WC_VIEW|  reg2reg| col_idx_7__fifo_instance/wr_ptr_reg_4_/D  |
|  -0.002|   -0.082|  -0.002|   -7.477|    51.09%|   0:00:00.0| 1514.2M|   WC_VIEW|  reg2reg| col_idx_0__fifo_instance/wr_ptr_reg_1_/D  |
|   0.000|   -0.082|   0.000|   -7.475|    51.09%|   0:00:00.0| 1514.2M|        NA|       NA| NA                                        |
|   0.000|   -0.082|   0.000|   -7.474|    51.09%|   0:00:00.0| 1514.2M|   WC_VIEW|       NA| NA                                        |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=1514.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.3 real=0:00:00.0 mem=1514.2M) ***
** GigaOpt Optimizer WNS Slack -0.082 TNS Slack -7.474 Density 51.09
** GigaOpt Optimizer WNS Slack -0.082 TNS Slack -7.474 Density 51.09
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.5 real=0:00:01.0 mem=1514.2M) ***

End: GigaOpt Optimization in TNS mode
setup target slack: 0.1
extra slack: 0.1
std delay: 0.0142
real setup target slack: 0.0142
[NR-eagl] Started earlyGlobalRoute kernel
[NR-eagl] Initial Peak syMemory usage = 1372.0 MB
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=5048 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=8159  numIgnoredNets=1
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 8158 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 8158 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.909512e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eagl] End Peak syMemory usage = 1379.8 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 0.16 seconds
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
*** Starting refinePlace (0:02:28 mem=1379.8M) ***
incr SKP is on..., with optDC mode
tdgpInitIgnoreNetLoadFix on 
Move report: Timing Driven Placement moves 7899 insts, mean move: 6.99 um, max move: 34.00 um
	Max move on inst (col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1a/U9): (187.80, 191.80) --> (164.60, 181.00)
	Runtime: CPU: 0:00:14.9 REAL: 0:00:15.0 MEM: 1407.9MB
Move report: Detail placement moves 1536 insts, mean move: 1.12 um, max move: 13.20 um
	Max move on inst (col_idx_4__fifo_instance/FE_OFC296_rd_ptr_1_): (197.80, 200.80) --> (211.00, 200.80)
	Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 1407.9MB
Summary Report:
Instances move: 7893 (out of 7927 movable)
Mean displacement: 7.03 um
Max displacement: 34.00 um (Instance: col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1a/U9) (187.8, 191.8) -> (164.6, 181)
	Length: 10 sites, height: 1 rows, site name: core, cell type: CKMUX2D1
Runtime: CPU: 0:00:15.9 REAL: 0:00:16.0 MEM: 1407.9MB
*** Finished refinePlace (0:02:44 mem=1407.9M) ***
Trial Route Overflow 0(H) 0(V)
Starting congestion repair ...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=5048 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=8159  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 8159 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 8159 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 1.883898e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Skipped repairing congestion.
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 30994
[NR-eagl] Layer2(M2)(V) length: 7.094591e+04um, number of vias: 46860
[NR-eagl] Layer3(M3)(H) length: 8.832100e+04um, number of vias: 1557
[NR-eagl] Layer4(M4)(V) length: 8.184597e+03um, number of vias: 532
[NR-eagl] Layer5(M5)(H) length: 2.338998e+04um, number of vias: 300
[NR-eagl] Layer6(M6)(V) length: 2.905200e+03um, number of vias: 0
[NR-eagl] Layer7(M7)(H) length: 0.000000e+00um, number of vias: 0
[NR-eagl] Layer8(M8)(V) length: 0.000000e+00um, number of vias: 0
[NR-eagl] Total length: 1.937467e+05um, number of vias: 80243
End of congRepair (cpu=0:00:00.4, real=0:00:01.0)
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1354.0M)
Extraction called for design 'ofifo' of instances=7927 and nets=8168 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design ofifo.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1353.988M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:01:50, real = 0:01:51, mem = 1354.0M, totSessionCpu=0:02:45 **
Include MVT Delays for Hold Opt
#################################################################################
# Design Stage: PreRoute
# Design Name: ofifo
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1425.41 CPU=0:00:00.9 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:01.2  real=0:00:02.0  mem= 1425.4M) ***
*** Timing NOT met, worst failing slack is -0.109
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 97, Num usable cells 902
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 902
Begin: GigaOpt Optimization in WNS mode
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 9 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.109 TNS Slack -9.709 Density 51.09
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                 End Point                 |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------------+
|  -0.025|   -0.109|  -0.529|   -9.709|    51.09%|   0:00:00.0| 1520.8M|   WC_VIEW|  reg2reg| col_idx_6__fifo_instance/q8_reg_18_/E     |
|   0.006|   -0.109|   0.000|   -9.180|    51.10%|   0:00:00.0| 1520.8M|   WC_VIEW|  reg2reg| col_idx_0__fifo_instance/q5_reg_7_/D      |
|   0.006|   -0.109|   0.000|   -7.605|    51.10%|   0:00:01.0| 1520.8M|   WC_VIEW|  reg2reg| col_idx_0__fifo_instance/wr_ptr_reg_3_/D  |
|   0.021|   -0.109|   0.000|   -5.412|    51.10%|   0:00:00.0| 1520.8M|        NA|       NA| NA                                        |
|   0.021|   -0.109|   0.000|   -5.412|    51.10%|   0:00:00.0| 1520.8M|   WC_VIEW|       NA| NA                                        |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.4 real=0:00:01.0 mem=1520.8M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                 End Point                 |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------------+
|  -0.109|   -0.109|  -5.412|   -5.412|    51.10%|   0:00:00.0| 1520.8M|   WC_VIEW|  default| out[19]                                   |
|  -0.075|   -0.075|  -4.818|   -4.818|    51.11%|   0:00:00.0| 1559.0M|   WC_VIEW|  default| out[25]                                   |
|  -0.075|   -0.075|  -4.750|   -4.750|    51.12%|   0:00:00.0| 1559.0M|   WC_VIEW|  default| out[25]                                   |
|  -0.075|   -0.075|  -4.706|   -4.706|    51.12%|   0:00:00.0| 1559.0M|   WC_VIEW|  default| out[25]                                   |
|  -0.067|   -0.067|  -4.669|   -4.669|    51.12%|   0:00:01.0| 1578.0M|   WC_VIEW|  default| out[21]                                   |
|  -0.067|   -0.067|  -4.543|   -4.543|    51.13%|   0:00:00.0| 1578.0M|   WC_VIEW|  default| out[21]                                   |
|  -0.060|   -0.060|  -4.518|   -4.518|    51.13%|   0:00:00.0| 1578.0M|   WC_VIEW|  default| out[22]                                   |
|  -0.060|   -0.060|  -4.170|   -4.170|    51.14%|   0:00:00.0| 1578.0M|   WC_VIEW|  default| out[22]                                   |
|  -0.058|   -0.058|  -4.133|   -4.133|    51.14%|   0:00:00.0| 1578.0M|   WC_VIEW|  default| out[39]                                   |
|  -0.058|   -0.058|  -4.108|   -4.108|    51.14%|   0:00:01.0| 1597.2M|   WC_VIEW|  default| out[39]                                   |
|  -0.058|   -0.058|  -4.022|   -4.022|    51.15%|   0:00:00.0| 1597.2M|   WC_VIEW|  default| out[39]                                   |
|  -0.051|   -0.051|  -4.000|   -4.000|    51.15%|   0:00:00.0| 1597.2M|   WC_VIEW|  default| out[13]                                   |
|  -0.051|   -0.051|  -3.754|   -3.754|    51.14%|   0:00:01.0| 1597.2M|   WC_VIEW|  default| out[13]                                   |
|  -0.051|   -0.051|  -3.703|   -3.703|    51.14%|   0:00:00.0| 1597.2M|   WC_VIEW|  default| out[13]                                   |
|  -0.047|   -0.047|  -3.674|   -3.674|    51.15%|   0:00:00.0| 1597.2M|   WC_VIEW|  default| out[19]                                   |
|  -0.043|   -0.043|  -3.477|   -3.477|    51.16%|   0:00:01.0| 1597.2M|   WC_VIEW|  default| out[21]                                   |
|  -0.043|   -0.043|  -3.208|   -3.208|    51.16%|   0:00:00.0| 1597.2M|   WC_VIEW|  default| out[21]                                   |
|  -0.042|   -0.042|  -3.162|   -3.162|    51.17%|   0:00:00.0| 1597.2M|   WC_VIEW|  default| out[30]                                   |
|  -0.042|   -0.042|  -3.122|   -3.122|    51.17%|   0:00:00.0| 1597.2M|   WC_VIEW|  default| out[30]                                   |
|  -0.035|   -0.035|  -3.095|   -3.095|    51.17%|   0:00:00.0| 1597.2M|   WC_VIEW|  default| out[33]                                   |
|  -0.028|   -0.028|  -2.669|   -2.669|    51.19%|   0:00:00.0| 1597.2M|   WC_VIEW|  default| out[16]                                   |
|  -0.021|   -0.021|  -1.494|   -1.494|    51.20%|   0:00:01.0| 1597.2M|   WC_VIEW|  default| out[18]                                   |
|  -0.020|   -0.020|  -0.615|   -0.615|    51.23%|   0:00:00.0| 1597.2M|   WC_VIEW|  default| out[17]                                   |
|  -0.016|   -0.016|  -0.336|   -0.336|    51.23%|   0:00:01.0| 1597.2M|   WC_VIEW|  default| out[146]                                  |
|  -0.016|   -0.016|  -0.281|   -0.281|    51.24%|   0:00:00.0| 1597.2M|   WC_VIEW|  default| out[146]                                  |
|  -0.016|   -0.016|  -0.267|   -0.267|    51.24%|   0:00:00.0| 1597.2M|   WC_VIEW|  default| out[146]                                  |
|  -0.009|   -0.009|  -0.213|   -0.213|    51.24%|   0:00:00.0| 1597.2M|   WC_VIEW|  default| out[20]                                   |
|  -0.007|   -0.007|  -0.048|   -0.048|    51.28%|   0:00:01.0| 1597.2M|   WC_VIEW|  default| out[16]                                   |
|  -0.001|   -0.001|  -0.003|   -0.003|    51.30%|   0:00:00.0| 1597.2M|   WC_VIEW|  default| out[21]                                   |
|  -0.001|   -0.001|  -0.003|   -0.003|    51.34%|   0:00:02.0| 1597.2M|   WC_VIEW|  default| out[8]                                    |
|  -0.001|   -0.001|  -0.001|   -0.001|    51.35%|   0:00:00.0| 1597.2M|   WC_VIEW|  default| out[147]                                  |
|   0.004|    0.004|   0.000|    0.000|    51.37%|   0:00:01.0| 1597.2M|   WC_VIEW|  default| out[147]                                  |
|   0.005|    0.005|   0.000|    0.000|    51.39%|   0:00:02.0| 1616.3M|   WC_VIEW|  default| out[147]                                  |
|   0.012|    0.012|   0.000|    0.000|    51.40%|   0:00:00.0| 1616.3M|   WC_VIEW|  default| out[151]                                  |
|   0.012|    0.012|   0.000|    0.000|    51.43%|   0:00:01.0| 1616.3M|   WC_VIEW|  default| out[32]                                   |
|   0.014|    0.014|   0.000|    0.000|    51.44%|   0:00:00.0| 1616.3M|   WC_VIEW|  default| out[25]                                   |
|   0.021|    0.021|   0.000|    0.000|    51.44%|   0:00:01.0| 1616.3M|   WC_VIEW|  default| out[117]                                  |
|   0.021|    0.021|   0.000|    0.000|    51.44%|   0:00:00.0| 1616.3M|   WC_VIEW|  default| out[117]                                  |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:13.8 real=0:00:14.0 mem=1616.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:14.2 real=0:00:15.0 mem=1616.3M) ***
** GigaOpt Optimizer WNS Slack 0.021 TNS Slack 0.000 Density 51.44
*** Starting refinePlace (0:03:06 mem=1648.3M) ***
Total net bbox length = 1.425e+05 (8.492e+04 5.763e+04) (ext = 5.607e+04)
Move report: Detail placement moves 182 insts, mean move: 0.44 um, max move: 3.20 um
	Max move on inst (col_idx_1__fifo_instance/fifo_mux_16_1a/mux_2_1a/FE_RC_48_0): (190.20, 100.00) --> (191.60, 101.80)
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1648.3MB
Summary Report:
Instances move: 182 (out of 7960 movable)
Mean displacement: 0.44 um
Max displacement: 3.20 um (Instance: col_idx_1__fifo_instance/fifo_mux_16_1a/mux_2_1a/FE_RC_48_0) (190.2, 100) -> (191.6, 101.8)
	Length: 4 sites, height: 1 rows, site name: core, cell type: CKND2
Total net bbox length = 1.426e+05 (8.495e+04 5.763e+04) (ext = 5.607e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1648.3MB
*** Finished refinePlace (0:03:06 mem=1648.3M) ***
Finished re-routing un-routed nets (0:00:00.0 1648.3M)


Density : 0.5144
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:00.4 real=0:00:00.0 mem=1648.3M) ***
** GigaOpt Optimizer WNS Slack 0.021 TNS Slack 0.000 Density 51.44
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 3 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:15.0 real=0:00:15.0 mem=1648.3M) ***

End: GigaOpt Optimization in WNS mode
*** Timing NOT met, worst failing slack is 0.021
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 97, Num usable cells 902
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 902
Info: 1 clock net  excluded from IPO operation.
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=5048 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=8192  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 8192 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 3 net(s) in layer range [7, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.862000e+03um
[NR-eagl] 
[NR-eagl] Layer group 2: route 8189 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 1.861038e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 31085
[NR-eagl] Layer2(M2)(V) length: 6.952012e+04um, number of vias: 46569
[NR-eagl] Layer3(M3)(H) length: 8.775120e+04um, number of vias: 2039
[NR-eagl] Layer4(M4)(V) length: 8.448561e+03um, number of vias: 1031
[NR-eagl] Layer5(M5)(H) length: 2.275028e+04um, number of vias: 793
[NR-eagl] Layer6(M6)(V) length: 2.876600e+03um, number of vias: 508
[NR-eagl] Layer7(M7)(H) length: 1.469600e+03um, number of vias: 656
[NR-eagl] Layer8(M8)(V) length: 1.483000e+03um, number of vias: 0
[NR-eagl] Total length: 1.942994e+05um, number of vias: 82681
[NR-eagl] End Peak syMemory usage = 1374.8 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 0.44 seconds
Extraction called for design 'ofifo' of instances=7960 and nets=8201 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design ofifo.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1374.777M)
Compute RC Scale Done ...
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: ofifo
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1465.28 CPU=0:00:00.9 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:01.3  real=0:00:02.0  mem= 1465.3M) ***
Begin: GigaOpt postEco DRV Optimization
Info: 1 clock net  excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 0.00 |          0|          0|          0|  51.44  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 0.00 |          0|          0|          0|  51.44  |   0:00:00.0|    1541.6M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 3 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:00.2 real=0:00:01.0 mem=1541.6M) ***

End: GigaOpt postEco DRV Optimization
*** Steiner Routed Nets: 0.000%; Threshold: 100; Threshold for Hold: 100
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1522.5M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:02:18, real = 0:02:19, mem = 1399.0M, totSessionCpu=0:03:13 **
** Profile ** Start :  cpu=0:00:00.0, mem=1399.0M
** Profile ** Other data :  cpu=0:00:00.0, mem=1399.0M
** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1407.0M
** Profile ** DRVs :  cpu=0:00:00.1, mem=1407.0M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.002  |  0.020  |  0.002  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  4306   |  2896   |  4306   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 51.444%
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1407.0M
Info: 1 clock net  excluded from IPO operation.
WC_VIEW BC_VIEW

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1123.70MB/1123.70MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1123.70MB/1123.70MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1123.70MB/1123.70MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-10 11:45:03 (2025-Mar-10 18:45:03 GMT)
2025-Mar-10 11:45:03 (2025-Mar-10 18:45:03 GMT): 10%
2025-Mar-10 11:45:03 (2025-Mar-10 18:45:03 GMT): 20%
2025-Mar-10 11:45:03 (2025-Mar-10 18:45:03 GMT): 30%
2025-Mar-10 11:45:03 (2025-Mar-10 18:45:03 GMT): 40%
2025-Mar-10 11:45:03 (2025-Mar-10 18:45:03 GMT): 50%
2025-Mar-10 11:45:03 (2025-Mar-10 18:45:03 GMT): 60%
2025-Mar-10 11:45:03 (2025-Mar-10 18:45:03 GMT): 70%
2025-Mar-10 11:45:03 (2025-Mar-10 18:45:03 GMT): 80%
2025-Mar-10 11:45:03 (2025-Mar-10 18:45:03 GMT): 90%

Finished Levelizing
2025-Mar-10 11:45:03 (2025-Mar-10 18:45:03 GMT)

Starting Activity Propagation
2025-Mar-10 11:45:03 (2025-Mar-10 18:45:03 GMT)
2025-Mar-10 11:45:03 (2025-Mar-10 18:45:03 GMT): 10%
2025-Mar-10 11:45:03 (2025-Mar-10 18:45:03 GMT): 20%

Finished Activity Propagation
2025-Mar-10 11:45:03 (2025-Mar-10 18:45:03 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=1123.73MB/1123.73MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-10 11:45:03 (2025-Mar-10 18:45:03 GMT)
 ... Calculating switching power
2025-Mar-10 11:45:03 (2025-Mar-10 18:45:03 GMT): 10%
2025-Mar-10 11:45:03 (2025-Mar-10 18:45:03 GMT): 20%
2025-Mar-10 11:45:03 (2025-Mar-10 18:45:03 GMT): 30%
2025-Mar-10 11:45:03 (2025-Mar-10 18:45:03 GMT): 40%
2025-Mar-10 11:45:03 (2025-Mar-10 18:45:03 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-10 11:45:03 (2025-Mar-10 18:45:03 GMT): 60%
2025-Mar-10 11:45:03 (2025-Mar-10 18:45:03 GMT): 70%
2025-Mar-10 11:45:03 (2025-Mar-10 18:45:03 GMT): 80%
2025-Mar-10 11:45:04 (2025-Mar-10 18:45:04 GMT): 90%

Finished Calculating power
2025-Mar-10 11:45:04 (2025-Mar-10 18:45:04 GMT)
Ended Power Computation: (cpu=0:00:01, real=0:00:00, mem(process/total)=1123.83MB/1123.83MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1123.83MB/1123.83MB)

Ended Power Analysis: (cpu=0:00:01, real=0:00:01, mem(process/total)=1123.83MB/1123.83MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-10 11:45:04 (2025-Mar-10 18:45:04 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: ofifo
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       24.26327671 	   86.6125%
Total Switching Power:       3.47074109 	   12.3895%
Total Leakage Power:         0.27958644 	    0.9980%
Total Power:                28.01360388
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                          21.7       0.641      0.1587        22.5       80.33
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                      2.559        2.83      0.1209        5.51       19.67
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              24.26       3.471      0.2796       28.01         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      24.26       3.471      0.2796       28.01         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: col_idx_0__fifo_instance/FE_OFC281_rd_ptr_0_ (BUFFD16): 	    0.0431
* 		Highest Leakage Power: col_idx_7__fifo_instance/FE_OFC324_rd_ptr_0_ (BUFFD16): 	 0.0002474
* 		Total Cap: 	4.35135e-11 F
* 		Total instances in design:  7960
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1123.83MB/1123.83MB)

Begin: Power Optimization
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 51.44
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    51.44%|        -|   0.000|   0.000|   0:00:00.0| 1555.8M|
|    51.44%|        0|   0.000|   0.000|   0:00:04.0| 1555.8M|
|    51.44%|       12|   0.000|   0.000|   0:00:02.0| 1555.8M|
|    51.44%|        4|   0.000|   0.000|   0:00:00.0| 1555.8M|
|    51.18%|     1100|   0.000|   0.000|   0:00:07.0| 1555.8M|
|    51.18%|        9|   0.000|   0.000|   0:00:00.0| 1555.8M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 51.18
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 3 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Power Optimization (cpu = 0:00:13.0) (real = 0:00:13.0) **
Executing incremental physical updates
*** Starting refinePlace (0:03:28 mem=1521.5M) ***
Total net bbox length = 1.428e+05 (8.504e+04 5.774e+04) (ext = 5.609e+04)
Move report: Detail placement moves 21 insts, mean move: 0.95 um, max move: 2.20 um
	Max move on inst (col_idx_1__fifo_instance/U35): (191.40, 110.80) --> (193.60, 110.80)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1521.5MB
Summary Report:
Instances move: 21 (out of 7958 movable)
Mean displacement: 0.95 um
Max displacement: 2.20 um (Instance: col_idx_1__fifo_instance/U35) (191.4, 110.8) -> (193.6, 110.8)
	Length: 4 sites, height: 1 rows, site name: core, cell type: NR2XD0
Total net bbox length = 1.428e+05 (8.505e+04 5.774e+04) (ext = 5.609e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1521.5MB
*** Finished refinePlace (0:03:28 mem=1521.5M) ***
Checking setup slack degradation ...
Info: 1 clock net  excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                 End Point                 |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------------+
|   0.002|    0.002|   0.000|    0.000|    51.18%|   0:00:00.0| 1555.8M|   WC_VIEW|  default| out[160]                                  |
|   0.002|    0.002|   0.000|    0.000|    51.18%|   0:00:01.0| 1555.8M|   WC_VIEW|  default| out[160]                                  |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------------+

*** Finish pre-CTS Optimize Step (cpu=0:00:00.2 real=0:00:01.0 mem=1555.8M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.3 real=0:00:01.0 mem=1555.8M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 3 constrained nets 
**** End NDR-Layer Usage Statistics ****

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1161.23MB/1161.23MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1161.23MB/1161.23MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1161.23MB/1161.23MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-10 11:45:21 (2025-Mar-10 18:45:21 GMT)
2025-Mar-10 11:45:21 (2025-Mar-10 18:45:21 GMT): 10%
2025-Mar-10 11:45:21 (2025-Mar-10 18:45:21 GMT): 20%
2025-Mar-10 11:45:21 (2025-Mar-10 18:45:21 GMT): 30%
2025-Mar-10 11:45:21 (2025-Mar-10 18:45:21 GMT): 40%
2025-Mar-10 11:45:21 (2025-Mar-10 18:45:21 GMT): 50%
2025-Mar-10 11:45:21 (2025-Mar-10 18:45:21 GMT): 60%
2025-Mar-10 11:45:21 (2025-Mar-10 18:45:21 GMT): 70%
2025-Mar-10 11:45:21 (2025-Mar-10 18:45:21 GMT): 80%
2025-Mar-10 11:45:21 (2025-Mar-10 18:45:21 GMT): 90%

Finished Levelizing
2025-Mar-10 11:45:21 (2025-Mar-10 18:45:21 GMT)

Starting Activity Propagation
2025-Mar-10 11:45:21 (2025-Mar-10 18:45:21 GMT)
2025-Mar-10 11:45:21 (2025-Mar-10 18:45:21 GMT): 10%
2025-Mar-10 11:45:21 (2025-Mar-10 18:45:21 GMT): 20%

Finished Activity Propagation
2025-Mar-10 11:45:21 (2025-Mar-10 18:45:21 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=1161.23MB/1161.23MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-10 11:45:21 (2025-Mar-10 18:45:21 GMT)
 ... Calculating switching power
2025-Mar-10 11:45:21 (2025-Mar-10 18:45:21 GMT): 10%
2025-Mar-10 11:45:21 (2025-Mar-10 18:45:21 GMT): 20%
2025-Mar-10 11:45:21 (2025-Mar-10 18:45:21 GMT): 30%
2025-Mar-10 11:45:21 (2025-Mar-10 18:45:21 GMT): 40%
2025-Mar-10 11:45:21 (2025-Mar-10 18:45:21 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-10 11:45:21 (2025-Mar-10 18:45:21 GMT): 60%
2025-Mar-10 11:45:21 (2025-Mar-10 18:45:21 GMT): 70%
2025-Mar-10 11:45:22 (2025-Mar-10 18:45:22 GMT): 80%
2025-Mar-10 11:45:22 (2025-Mar-10 18:45:22 GMT): 90%

Finished Calculating power
2025-Mar-10 11:45:22 (2025-Mar-10 18:45:22 GMT)
Ended Power Computation: (cpu=0:00:01, real=0:00:00, mem(process/total)=1161.23MB/1161.23MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1161.23MB/1161.23MB)

Ended Power Analysis: (cpu=0:00:01, real=0:00:01, mem(process/total)=1161.23MB/1161.23MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-10 11:45:22 (2025-Mar-10 18:45:22 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: ofifo
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       24.13454321 	   86.7423%
Total Switching Power:       3.41904398 	   12.2884%
Total Leakage Power:         0.26966943 	    0.9692%
Total Power:                27.82325628
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                          21.7       0.636      0.1587        22.5       80.87
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                       2.43       2.783      0.1109       5.324       19.13
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              24.13       3.419      0.2697       27.82         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      24.13       3.419      0.2697       27.82         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: col_idx_0__fifo_instance/FE_OFC281_rd_ptr_0_ (BUFFD16): 	    0.0431
* 		Highest Leakage Power: col_idx_7__fifo_instance/FE_OFC324_rd_ptr_0_ (BUFFD16): 	 0.0002474
* 		Total Cap: 	4.29644e-11 F
* 		Total instances in design:  7958
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1161.23MB/1161.23MB)

*** Finished Leakage Power Optimization (cpu=0:00:18, real=0:00:18, mem=1397.29M, totSessionCpu=0:03:33).
Extraction called for design 'ofifo' of instances=7958 and nets=8199 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design ofifo.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1379.074M)
doiPBLastSyncSlave
#################################################################################
# Design Stage: PreRoute
# Design Name: ofifo
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1454.51 CPU=0:00:00.9 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:01.3  real=0:00:01.0  mem= 1454.5M) ***

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1137.84MB/1137.84MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1137.84MB/1137.84MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1137.84MB/1137.84MB)

Begin Processing Signal Activity


Starting Activity Propagation
2025-Mar-10 11:45:24 (2025-Mar-10 18:45:24 GMT)
2025-Mar-10 11:45:24 (2025-Mar-10 18:45:24 GMT): 10%
2025-Mar-10 11:45:24 (2025-Mar-10 18:45:24 GMT): 20%

Finished Activity Propagation
2025-Mar-10 11:45:24 (2025-Mar-10 18:45:24 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=1138.00MB/1138.00MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-10 11:45:24 (2025-Mar-10 18:45:24 GMT)
 ... Calculating switching power
2025-Mar-10 11:45:24 (2025-Mar-10 18:45:24 GMT): 10%
2025-Mar-10 11:45:24 (2025-Mar-10 18:45:24 GMT): 20%
2025-Mar-10 11:45:24 (2025-Mar-10 18:45:24 GMT): 30%
2025-Mar-10 11:45:24 (2025-Mar-10 18:45:24 GMT): 40%
2025-Mar-10 11:45:24 (2025-Mar-10 18:45:24 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-10 11:45:24 (2025-Mar-10 18:45:24 GMT): 60%
2025-Mar-10 11:45:24 (2025-Mar-10 18:45:24 GMT): 70%
2025-Mar-10 11:45:25 (2025-Mar-10 18:45:25 GMT): 80%
2025-Mar-10 11:45:25 (2025-Mar-10 18:45:25 GMT): 90%

Finished Calculating power
2025-Mar-10 11:45:25 (2025-Mar-10 18:45:25 GMT)
Ended Power Computation: (cpu=0:00:01, real=0:00:00, mem(process/total)=1138.00MB/1138.00MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1138.00MB/1138.00MB)

Ended Power Analysis: (cpu=0:00:01, real=0:00:01, mem(process/total)=1138.00MB/1138.00MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-10 11:45:25 (2025-Mar-10 18:45:25 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: ofifo

*

*	Liberty Libraries used: 

*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib

*

*	Power Domain used: 

*		Rail:        VDD 	Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/ofifo_preCTS.power

*

-----------------------------------------------------------------------------------------



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       24.13454520 	   86.7423%
Total Switching Power:       3.41904398 	   12.2884%
Total Leakage Power:         0.26966943 	    0.9692%
Total Power:                27.82325827
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                          21.7       0.636      0.1587        22.5       80.87
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                       2.43       2.783      0.1109       5.324       19.13
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              24.13       3.419      0.2697       27.82         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      24.13       3.419      0.2697       27.82         100
Total leakage power = 0.269669 mW
Cell usage statistics:  
Library tcbn65gpluswc , 7958 cells ( 100.000000%) , 0.269669 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1138.00MB/1138.00MB)


Output file is ./timingReports/ofifo_preCTS.power.
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:02:41, real = 0:02:42, mem = 1397.3M, totSessionCpu=0:03:36 **
** Profile ** Start :  cpu=0:00:00.0, mem=1397.3M
** Profile ** Other data :  cpu=0:00:00.0, mem=1397.3M
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=1407.3M
** Profile ** Total reports :  cpu=0:00:00.3, mem=1399.3M
** Profile ** DRVs :  cpu=0:00:00.1, mem=1399.3M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.003  |  0.023  |  0.003  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  4306   |  2896   |  4306   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 51.176%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1399.3M
**optDesign ... cpu = 0:02:42, real = 0:02:43, mem = 1397.3M, totSessionCpu=0:03:37 **
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
**place_opt_design ... cpu = 0:02:58, real = 0:02:59, mem = 1337.0M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPTS-403            1  Delay calculation was forced to extrapol...
WARNING   IMPEXT-3442          5  The version of the capacitance table fil...
WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
WARNING   IMPSP-9042           1  Scan chains were not defined, -ignoreSca...
WARNING   IMPOPT-3663          1  Power view is not set. First setup analy...
WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
*** Message Summary: 10 warning(s), 0 error(s)

<CMD> saveDesign placement.enc
Writing Netlist "placement.enc.dat.tmp/ofifo.v.gz" ...
Saving AAE Data ...
Saving preference file placement.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving floorplan file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement file ...
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=1337.0M) ***
Saving DEF file ...
Saving rc congestion map placement.enc.dat.tmp/ofifo.congmap.gz ...
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
Cmin Cmax
Generated self-contained design placement.enc.dat.tmp

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
ERROR     IMPOAX-142           2  %s                                       
*** Message Summary: 0 warning(s), 3 error(s)

<CMD> set_ccopt_property -update_io_latency false
<CMD> create_ccopt_clock_tree_spec -file ./constraints/ofifo.ccopt
Creating clock tree spec for modes (timing configs): CON
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Analyzing clock structure... 
Analyzing clock structure done.
Wrote: ./constraints/ofifo.ccopt
<CMD> ccopt_design
(ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
(ccopt_design): create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): CON
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Analyzing clock structure... 
Analyzing clock structure done.
Extracting original clock gating for clk... 
  clock_tree clk contains 2896 sinks and 0 clock gates.
  Extraction for clk complete.
Extracting original clock gating for clk done.
Checking clock tree convergence... 
Checking clock tree convergence done.
Preferred extra space for top nets is 0
Preferred extra space for trunk nets is 1
Preferred extra space for leaf nets is 1
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
Using CCOpt effort low.
Begin checking placement ... (start mem=1330.4M, init mem=1330.4M)
*info: Placed = 7958          
*info: Unplaced = 0           
Placement Density:51.18%(38589/75404)
Finished checkPlace (cpu: total=0:00:00.1, vio checks=0:00:00.0; mem=1330.4M)
Validating CTS configuration... 
  Non-default CCOpt properties:
  preferred_extra_space is set for at least one key
  route_type is set for at least one key
  update_io_latency: 0 (default: true)
setPlaceMode -congEffort medium -modulePlan false -reorderScan false -timingDriven true
  Route type trimming info:
    No route type modifications were made.
  Clock tree balancer configuration for clock_tree clk:
  Non-default CCOpt properties for clock tree clk:
    route_type (leaf): default_route_type_leaf (default: default)
    route_type (trunk): default_route_type_nonleaf (default: default)
    route_type (top): default_route_type_nonleaf (default: default)
  For power_domain auto-default and effective power_domain auto-default:
    Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
    Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
    Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
    Unblocked area available for placement of any clock cells in power_domain auto-default: 86788.160um^2
  Top Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Mask Constraint: 0.
  Trunk Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  Leaf Routing info:
    Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  For timing_corner WC:setup, late:
    Slew time target (leaf):    0.105ns
    Slew time target (trunk):   0.105ns
    Slew time target (top):     0.105ns
    Buffer unit delay for power_domain auto-default and effective power_domain auto-default:   0.057ns
    Buffer max distance for power_domain auto-default and effective power_domain auto-default: 562.449um
  Fastest wire driving cells and distances for power_domain auto-default and effective power_domain auto-default:
    Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, maxDistance=562.449um, maxSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
    Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, maxDistance=460.235um, maxSlew=0.087ns, speed=6202.628um per ns, cellArea=13.298um^2 per 1000um}
    Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, maxDistance=441.111um, maxSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
  Info: CCOpt is analyzing the delay of a net driven by CKBD16/Z using a timing arc from cell CKBD16
  Info: CCOpt is analyzing the delay of a net driven by CKND12/ZN using a timing arc from cell CKND12
  Info: CCOpt is analyzing the delay of a net driven by CKLNQD16/Q using a timing arc from cell CKLNQD16
  Clock tree balancer configuration for skew_group clk/CON:
    Sources:                     pin clk
    Total number of sinks:       2896
    Delay constrained sinks:     2896
    Non-leaf sinks:              0
    Ignore pins:                 0
   Timing corner WC:setup.late:
    Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing info for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing info for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing info for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
  
  Via Selection for Estimated Routes (rule default):
  
  ----------------------------------------------------------------
  Layer    Via Cell        Res.     Cap.     RC       Top of Stack
  Range                    (Ohm)    (fF)     (fs)     Only
  ----------------------------------------------------------------
  M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
  M2-M3    VIA23_1cut      1.500    0.030    0.046    false
  M3-M4    VIA34_1cut      1.500    0.030    0.046    false
  M4-M5    VIA45_1cut      1.500    0.030    0.046    false
  M5-M6    VIA56_1cut      1.500    0.028    0.043    false
  M6-M7    VIA67_1cut      0.220    0.099    0.022    false
  M7-M8    VIA78_1cut      0.220    0.119    0.026    false
  ----------------------------------------------------------------
  
Validating CTS configuration done.
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * CCOpt property update_io_latency is false

All good
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=5048 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=8190  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 8190 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 3 net(s) in layer range [7, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.862000e+03um
[NR-eagl] 
[NR-eagl] Layer group 2: route 8187 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.861956e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 31079
[NR-eagl] Layer2(M2)(V) length: 6.964110e+04um, number of vias: 46459
[NR-eagl] Layer3(M3)(H) length: 8.762710e+04um, number of vias: 2041
[NR-eagl] Layer4(M4)(V) length: 8.378452e+03um, number of vias: 1040
[NR-eagl] Layer5(M5)(H) length: 2.288408e+04um, number of vias: 795
[NR-eagl] Layer6(M6)(V) length: 2.911600e+03um, number of vias: 508
[NR-eagl] Layer7(M7)(H) length: 1.469600e+03um, number of vias: 656
[NR-eagl] Layer8(M8)(V) length: 1.483000e+03um, number of vias: 0
[NR-eagl] Total length: 1.943949e+05um, number of vias: 82578
[NR-eagl] End Peak syMemory usage = 1326.1 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 0.37 seconds
setPlaceMode -congEffort medium -modulePlan false -reorderScan false -timingDriven true
Validating CTS configuration... 
  Non-default CCOpt properties:
  cts_merge_clock_gates is set for at least one key
  cts_merge_clock_logic is set for at least one key
  preferred_extra_space is set for at least one key
  route_type is set for at least one key
  update_io_latency: 0 (default: true)
  Route type trimming info:
    No route type modifications were made.
  Clock tree balancer configuration for clock_tree clk:
  Non-default CCOpt properties for clock tree clk:
    cts_merge_clock_gates: true (default: false)
    cts_merge_clock_logic: true (default: false)
    route_type (leaf): default_route_type_leaf (default: default)
    route_type (trunk): default_route_type_nonleaf (default: default)
    route_type (top): default_route_type_nonleaf (default: default)
  For power_domain auto-default and effective power_domain auto-default:
    Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
    Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
    Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
    Unblocked area available for placement of any clock cells in power_domain auto-default: 86788.160um^2
  Top Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Mask Constraint: 0.
  Trunk Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  Leaf Routing info:
    Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  For timing_corner WC:setup, late:
    Slew time target (leaf):    0.105ns
    Slew time target (trunk):   0.105ns
    Slew time target (top):     0.105ns
    Buffer unit delay for power_domain auto-default and effective power_domain auto-default:   0.057ns
    Buffer max distance for power_domain auto-default and effective power_domain auto-default: 562.449um
  Fastest wire driving cells and distances for power_domain auto-default and effective power_domain auto-default:
    Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, maxDistance=562.449um, maxSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
    Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, maxDistance=460.235um, maxSlew=0.087ns, speed=6202.628um per ns, cellArea=13.298um^2 per 1000um}
    Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, maxDistance=441.111um, maxSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
  Clock tree balancer configuration for skew_group clk/CON:
    Sources:                     pin clk
    Total number of sinks:       2896
    Delay constrained sinks:     2896
    Non-leaf sinks:              0
    Ignore pins:                 0
   Timing corner WC:setup.late:
    Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing info for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing info for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing info for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
  
  Via Selection for Estimated Routes (rule default):
  
  ----------------------------------------------------------------
  Layer    Via Cell        Res.     Cap.     RC       Top of Stack
  Range                    (Ohm)    (fF)     (fs)     Only
  ----------------------------------------------------------------
  M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
  M2-M3    VIA23_1cut      1.500    0.030    0.046    false
  M3-M4    VIA34_1cut      1.500    0.030    0.046    false
  M4-M5    VIA45_1cut      1.500    0.030    0.046    false
  M5-M6    VIA56_1cut      1.500    0.028    0.043    false
  M6-M7    VIA67_1cut      0.220    0.099    0.022    false
  M7-M8    VIA78_1cut      0.220    0.119    0.026    false
  ----------------------------------------------------------------
  
Validating CTS configuration done.
Adding driver cell for primary IO roots...
Maximizing clock DAG abstraction... 
Maximizing clock DAG abstraction done.
Synthesizing clock trees... 
  Merging duplicate siblings in DAG... 
    Resynthesising clock tree into netlist... 
    Resynthesising clock tree into netlist done.
    Summary of the merge of duplicate siblings
    
    ----------------------------------------------------------
    Description                          Number of occurrences
    ----------------------------------------------------------
    Total clock gates                              0
    Globally unique enables                        0
    Potentially mergeable clock gates              0
    Actually merged                                0
    ----------------------------------------------------------
    
    
    Disconnecting clock tree from netlist... 
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Clustering... 
    Clock DAG stats before clustering:
      cell counts    : b=0, i=0, cg=0, l=0, total=0
      cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
    Clustering clock_tree clk... 
      Creating channel graph for ccopt_3_8... 
      Creating channel graph for ccopt_3_8 done.
      Creating channel graph for ccopt_3_4_available_3_8... 
      Creating channel graph for ccopt_3_4_available_3_8 done.
      Rebuilding timing graph... 
      Rebuilding timing graph done.
    Clustering clock_tree clk done.
    Clock DAG stats after bottom-up phase:
      cell counts    : b=46, i=0, cg=0, l=0, total=46
      cell areas     : b=463.680um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=463.680um^2
    Legalizing clock trees... 
      Resynthesising clock tree into netlist... 
      Resynthesising clock tree into netlist done.
*** Starting refinePlace (0:03:49 mem=1388.6M) ***
Total net bbox length = 1.468e+05 (8.707e+04 5.973e+04) (ext = 5.612e+04)
Density distribution unevenness ratio = 15.109%
Move report: Detail placement moves 225 insts, mean move: 1.33 um, max move: 7.20 um
	Max move on inst (col_idx_6__fifo_instance/CTS_ccl_BUF_CLOCK_NODE_UID_Aee17): (48.60, 191.80) --> (48.60, 184.60)
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1388.6MB
Summary Report:
Instances move: 225 (out of 8004 movable)
Mean displacement: 1.33 um
Max displacement: 7.20 um (Instance: col_idx_6__fifo_instance/CTS_ccl_BUF_CLOCK_NODE_UID_Aee17) (48.6, 191.8) -> (48.6, 184.6)
	Length: 28 sites, height: 1 rows, site name: core, cell type: CKBD16
Total net bbox length = 1.470e+05 (8.713e+04 5.984e+04) (ext = 5.613e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1388.6MB
*** Finished refinePlace (0:03:49 mem=1388.6M) ***
      Disconnecting clock tree from netlist... 
      Disconnecting clock tree from netlist done.
      Rebuilding timing graph... 
      Rebuilding timing graph done.
      
      Clock tree legalization - Histogram:
      ====================================
      
      --------------------------------
      Movement (um)    Number of cells
      --------------------------------
      [3.6,3.96)              5
      [3.96,4.32)             0
      [4.32,4.68)             1
      [4.68,5.04)             0
      [5.04,5.4)              1
      [5.4,5.76)              0
      [5.76,6.12)             0
      [6.12,6.48)             0
      [6.48,6.84)             0
      [6.84,7.2)              1
      --------------------------------
      
      
      Clock tree legalization - Top 10 Movements:
      ===========================================
      
      -------------------------------------------------------------------------------------------------------------------------------------------------------------
      Movement (um)    Desired              Achieved             Node
                       location             location             
      -------------------------------------------------------------------------------------------------------------------------------------------------------------
           7.2         (51.108,192.518)     (51.108,185.317)     ccl clock buffer, uid:Aee17 (a lib_cell CKBD16) at (48.600,184.600), in power domain auto-default
           5.2         (200.308,54.282)     (205.507,54.282)     ccl clock buffer, uid:Aee0d (a lib_cell CKBD16) at (203.000,53.200), in power domain auto-default
           4.6         (54.108,192.518)     (58.708,192.518)     ccl clock buffer, uid:Aee0b (a lib_cell CKBD16) at (56.200,191.800), in power domain auto-default
           3.6         (52.708,55.718)      (52.708,52.117)      ccl clock buffer, uid:Aee02 (a lib_cell CKBD16) at (50.200,51.400), in power domain auto-default
           3.6         (51.108,192.518)     (51.108,188.917)     ccl clock buffer, uid:Aee29 (a lib_cell CKBD16) at (48.600,188.200), in power domain auto-default
           3.6         (197.907,54.282)     (197.907,57.883)     ccl clock buffer, uid:Aee05 (a lib_cell CKBD16) at (195.400,56.800), in power domain auto-default
           3.6         (51.108,192.518)     (51.108,196.118)     ccl clock buffer, uid:Aee3c (a lib_cell CKBD16) at (48.600,195.400), in power domain auto-default
           3.6         (197.907,54.282)     (197.907,50.682)     ccl clock buffer, uid:Aee3b (a lib_cell CKBD16) at (195.400,49.600), in power domain auto-default
           0           (197.907,120.517)    (197.907,120.517)    ccl clock buffer, uid:Aee09 (a lib_cell CKBD16) at (195.400,119.800), in power domain auto-default
           0           (197.907,50.682)     (197.907,50.682)     ccl clock buffer, uid:Aee3b (a lib_cell CKBD16) at (195.400,49.600), in power domain auto-default
      -------------------------------------------------------------------------------------------------------------------------------------------------------------
      
    Legalizing clock trees done.
    Clock DAG stats after 'Clustering':
      cell counts    : b=46, i=0, cg=0, l=0, total=46
      cell areas     : b=463.680um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=463.680um^2
      gate capacitance : top=0.000pF, trunk=0.253pF, leaf=2.442pF, total=2.695pF
      wire capacitance : top=0.000pF, trunk=0.232pF, leaf=2.333pF, total=2.565pF
      wire lengths   : top=0.000um, trunk=1438.408um, leaf=12003.892um, total=13442.300um
      sink capacitance : count=2896, total=2.442pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Clustering':none
    Clock tree state after 'Clustering':
      clock_tree clk: worst slew is leaf(0.094),trunk(0.091),top(nil), margined worst slew is leaf(0.094),trunk(0.091),top(nil)
      skew_group clk/CON: insertion delay [min=0.153, max=0.188, avg=0.170, sd=0.008], skew [0.035 vs 0.057, 100% {0.153, 0.170, 0.188}] (wid=0.020 ws=0.016) (gid=0.171 gs=0.027)
    Clock network insertion delays are now [0.153ns, 0.188ns] average 0.170ns std.dev 0.008ns
  Clustering done.
  Resynthesising clock tree into netlist... 
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree... 
    Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'ofifo' of instances=8004 and nets=9795 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design ofifo.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1323.332M)

    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist... 
  Disconnecting clock tree from netlist done.
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  Rebuilding timing graph Clock DAG stats After congestion update:
  Rebuilding timing graph   cell counts    : b=46, i=0, cg=0, l=0, total=46
  Rebuilding timing graph   cell areas     : b=463.680um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=463.680um^2
  Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.253pF, leaf=2.442pF, total=2.695pF
  Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.233pF, leaf=2.342pF, total=2.575pF
  Rebuilding timing graph   wire lengths   : top=0.000um, trunk=1438.408um, leaf=12003.892um, total=13442.300um
  Rebuilding timing graph   sink capacitance : count=2896, total=2.442pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
  Rebuilding timing graph Clock DAG net violations After congestion update:none
  Clock tree state After congestion update:
    clock_tree clk: worst slew is leaf(0.094),trunk(0.091),top(nil), margined worst slew is leaf(0.094),trunk(0.091),top(nil)
    skew_group clk/CON: insertion delay [min=0.153, max=0.188, avg=0.170, sd=0.008], skew [0.035 vs 0.057, 100% {0.153, 0.170, 0.188}] (wid=0.020 ws=0.016) (gid=0.171 gs=0.027)
  Clock network insertion delays are now [0.153ns, 0.188ns] average 0.170ns std.dev 0.008ns
  Fixing clock tree slew time and max cap violations... 
    Fixing clock tree overload: 
    Fixing clock tree overload: .
    Fixing clock tree overload: ..
    Fixing clock tree overload: ...
    Fixing clock tree overload: ... 20% 
    Fixing clock tree overload: ... 20% .
    Fixing clock tree overload: ... 20% ..
    Fixing clock tree overload: ... 20% ...
    Fixing clock tree overload: ... 20% ... 40% 
    Fixing clock tree overload: ... 20% ... 40% .
    Fixing clock tree overload: ... 20% ... 40% ..
    Fixing clock tree overload: ... 20% ... 40% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts    : b=46, i=0, cg=0, l=0, total=46
      cell areas     : b=463.680um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=463.680um^2
      gate capacitance : top=0.000pF, trunk=0.253pF, leaf=2.442pF, total=2.695pF
      wire capacitance : top=0.000pF, trunk=0.233pF, leaf=2.342pF, total=2.575pF
      wire lengths   : top=0.000um, trunk=1438.408um, leaf=12003.892um, total=13442.300um
      sink capacitance : count=2896, total=2.442pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations':none
    Clock tree state after 'Fixing clock tree slew time and max cap violations':
      clock_tree clk: worst slew is leaf(0.094),trunk(0.091),top(nil), margined worst slew is leaf(0.094),trunk(0.091),top(nil)
      skew_group clk/CON: insertion delay [min=0.153, max=0.188, avg=0.170, sd=0.008], skew [0.035 vs 0.057, 100% {0.153, 0.170, 0.188}] (wid=0.020 ws=0.016) (gid=0.171 gs=0.027)
    Clock network insertion delays are now [0.153ns, 0.188ns] average 0.170ns std.dev 0.008ns
  Fixing clock tree slew time and max cap violations done.
  Fixing clock tree slew time and max cap violations - detailed pass... 
    Fixing clock tree overload: 
    Fixing clock tree overload: .
    Fixing clock tree overload: ..
    Fixing clock tree overload: ...
    Fixing clock tree overload: ... 20% 
    Fixing clock tree overload: ... 20% .
    Fixing clock tree overload: ... 20% ..
    Fixing clock tree overload: ... 20% ...
    Fixing clock tree overload: ... 20% ... 40% 
    Fixing clock tree overload: ... 20% ... 40% .
    Fixing clock tree overload: ... 20% ... 40% ..
    Fixing clock tree overload: ... 20% ... 40% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts    : b=46, i=0, cg=0, l=0, total=46
      cell areas     : b=463.680um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=463.680um^2
      gate capacitance : top=0.000pF, trunk=0.253pF, leaf=2.442pF, total=2.695pF
      wire capacitance : top=0.000pF, trunk=0.233pF, leaf=2.342pF, total=2.575pF
      wire lengths   : top=0.000um, trunk=1438.408um, leaf=12003.892um, total=13442.300um
      sink capacitance : count=2896, total=2.442pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass':none
    Clock tree state after 'Fixing clock tree slew time and max cap violations - detailed pass':
      clock_tree clk: worst slew is leaf(0.094),trunk(0.091),top(nil), margined worst slew is leaf(0.094),trunk(0.091),top(nil)
      skew_group clk/CON: insertion delay [min=0.153, max=0.188, avg=0.170, sd=0.008], skew [0.035 vs 0.057, 100% {0.153, 0.170, 0.188}] (wid=0.020 ws=0.016) (gid=0.171 gs=0.027)
    Clock network insertion delays are now [0.153ns, 0.188ns] average 0.170ns std.dev 0.008ns
  Fixing clock tree slew time and max cap violations - detailed pass done.
  Removing unnecessary root buffering... 
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts    : b=46, i=0, cg=0, l=0, total=46
      cell areas     : b=463.680um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=463.680um^2
      gate capacitance : top=0.000pF, trunk=0.253pF, leaf=2.442pF, total=2.695pF
      wire capacitance : top=0.000pF, trunk=0.233pF, leaf=2.342pF, total=2.575pF
      wire lengths   : top=0.000um, trunk=1438.408um, leaf=12003.892um, total=13442.300um
      sink capacitance : count=2896, total=2.442pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Removing unnecessary root buffering':none
    Clock tree state after 'Removing unnecessary root buffering':
      clock_tree clk: worst slew is leaf(0.094),trunk(0.091),top(nil), margined worst slew is leaf(0.094),trunk(0.091),top(nil)
      skew_group clk/CON: insertion delay [min=0.153, max=0.188, avg=0.170, sd=0.008], skew [0.035 vs 0.057, 100% {0.153, 0.170, 0.188}] (wid=0.020 ws=0.016) (gid=0.171 gs=0.027)
    Clock network insertion delays are now [0.153ns, 0.188ns] average 0.170ns std.dev 0.008ns
  Removing unnecessary root buffering done.
  Equalizing net lengths... 
    Clock DAG stats after 'Equalizing net lengths':
      cell counts    : b=46, i=0, cg=0, l=0, total=46
      cell areas     : b=463.680um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=463.680um^2
      gate capacitance : top=0.000pF, trunk=0.253pF, leaf=2.442pF, total=2.695pF
      wire capacitance : top=0.000pF, trunk=0.233pF, leaf=2.342pF, total=2.575pF
      wire lengths   : top=0.000um, trunk=1438.408um, leaf=12003.892um, total=13442.300um
      sink capacitance : count=2896, total=2.442pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Equalizing net lengths':none
    Clock tree state after 'Equalizing net lengths':
      clock_tree clk: worst slew is leaf(0.094),trunk(0.091),top(nil), margined worst slew is leaf(0.094),trunk(0.091),top(nil)
      skew_group clk/CON: insertion delay [min=0.153, max=0.188, avg=0.170, sd=0.008], skew [0.035 vs 0.057, 100% {0.153, 0.170, 0.188}] (wid=0.020 ws=0.016) (gid=0.171 gs=0.027)
    Clock network insertion delays are now [0.153ns, 0.188ns] average 0.170ns std.dev 0.008ns
  Equalizing net lengths done.
  Reducing insertion delay 1... 
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts    : b=46, i=0, cg=0, l=0, total=46
      cell areas     : b=463.680um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=463.680um^2
      gate capacitance : top=0.000pF, trunk=0.253pF, leaf=2.442pF, total=2.695pF
      wire capacitance : top=0.000pF, trunk=0.233pF, leaf=2.342pF, total=2.575pF
      wire lengths   : top=0.000um, trunk=1438.408um, leaf=12003.892um, total=13442.300um
      sink capacitance : count=2896, total=2.442pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Reducing insertion delay 1':none
    Clock tree state after 'Reducing insertion delay 1':
      clock_tree clk: worst slew is leaf(0.094),trunk(0.091),top(nil), margined worst slew is leaf(0.094),trunk(0.091),top(nil)
      skew_group clk/CON: insertion delay [min=0.153, max=0.188, avg=0.170, sd=0.008], skew [0.035 vs 0.057, 100% {0.153, 0.170, 0.188}] (wid=0.020 ws=0.016) (gid=0.171 gs=0.027)
    Clock network insertion delays are now [0.153ns, 0.188ns] average 0.170ns std.dev 0.008ns
  Reducing insertion delay 1 done.
  Removing longest path buffering... 
    Clock DAG stats after removing longest path buffering:
      cell counts    : b=46, i=0, cg=0, l=0, total=46
      cell areas     : b=463.680um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=463.680um^2
      gate capacitance : top=0.000pF, trunk=0.253pF, leaf=2.442pF, total=2.695pF
      wire capacitance : top=0.000pF, trunk=0.233pF, leaf=2.342pF, total=2.575pF
      wire lengths   : top=0.000um, trunk=1438.408um, leaf=12003.892um, total=13442.300um
      sink capacitance : count=2896, total=2.442pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after removing longest path buffering:none
    Clock tree state after removing longest path buffering:
      clock_tree clk: worst slew is leaf(0.094),trunk(0.091),top(nil), margined worst slew is leaf(0.094),trunk(0.091),top(nil)
      skew_group clk/CON: insertion delay [min=0.153, max=0.188, avg=0.170, sd=0.008], skew [0.035 vs 0.057, 100% {0.153, 0.170, 0.188}] (wid=0.020 ws=0.016) (gid=0.171 gs=0.027)
    Clock network insertion delays are now [0.153ns, 0.188ns] average 0.170ns std.dev 0.008ns
    Clock DAG stats after 'Removing longest path buffering':
      cell counts    : b=46, i=0, cg=0, l=0, total=46
      cell areas     : b=463.680um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=463.680um^2
      gate capacitance : top=0.000pF, trunk=0.253pF, leaf=2.442pF, total=2.695pF
      wire capacitance : top=0.000pF, trunk=0.233pF, leaf=2.342pF, total=2.575pF
      wire lengths   : top=0.000um, trunk=1438.408um, leaf=12003.892um, total=13442.300um
      sink capacitance : count=2896, total=2.442pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Removing longest path buffering':none
    Clock tree state after 'Removing longest path buffering':
      clock_tree clk: worst slew is leaf(0.094),trunk(0.091),top(nil), margined worst slew is leaf(0.094),trunk(0.091),top(nil)
      skew_group clk/CON: insertion delay [min=0.153, max=0.188, avg=0.170, sd=0.008], skew [0.035 vs 0.057, 100% {0.153, 0.170, 0.188}] (wid=0.020 ws=0.016) (gid=0.171 gs=0.027)
    Clock network insertion delays are now [0.153ns, 0.188ns] average 0.170ns std.dev 0.008ns
  Removing longest path buffering done.
  Reducing insertion delay 2... 
    Path optimization required 218 stage delay updates 
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts    : b=46, i=0, cg=0, l=0, total=46
      cell areas     : b=463.680um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=463.680um^2
      gate capacitance : top=0.000pF, trunk=0.253pF, leaf=2.442pF, total=2.695pF
      wire capacitance : top=0.000pF, trunk=0.227pF, leaf=2.346pF, total=2.574pF
      wire lengths   : top=0.000um, trunk=1388.172um, leaf=12036.015um, total=13424.188um
      sink capacitance : count=2896, total=2.442pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Reducing insertion delay 2':none
    Clock tree state after 'Reducing insertion delay 2':
      clock_tree clk: worst slew is leaf(0.100),trunk(0.088),top(nil), margined worst slew is leaf(0.100),trunk(0.088),top(nil)
      skew_group clk/CON: insertion delay [min=0.154, max=0.184, avg=0.170, sd=0.007], skew [0.031 vs 0.057, 100% {0.154, 0.169, 0.184}] (wid=0.020 ws=0.016) (gid=0.167 gs=0.022)
    Clock network insertion delays are now [0.154ns, 0.184ns] average 0.170ns std.dev 0.007ns
  Reducing insertion delay 2 done.
  Reducing clock tree power 1... 
    Resizing gates: 
    Resizing gates: .
    Resizing gates: ..
    Resizing gates: ...
    Resizing gates: ... 20% 
    Resizing gates: ... 20% .
    Resizing gates: ... 20% ..
    Resizing gates: ... 20% ...
    Resizing gates: ... 20% ... 40% 
    Resizing gates: ... 20% ... 40% .
    Resizing gates: ... 20% ... 40% ..
    Resizing gates: ... 20% ... 40% ...
    Resizing gates: ... 20% ... 40% ... 60% 
    Resizing gates: ... 20% ... 40% ... 60% .
    Resizing gates: ... 20% ... 40% ... 60% ..
    Resizing gates: ... 20% ... 40% ... 60% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% 
    Resizing gates: ... 20% ... 40% ... 60% ... 80% .
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ..
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts    : b=46, i=0, cg=0, l=0, total=46
      cell areas     : b=368.640um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=368.640um^2
      gate capacitance : top=0.000pF, trunk=0.204pF, leaf=2.442pF, total=2.646pF
      wire capacitance : top=0.000pF, trunk=0.227pF, leaf=2.350pF, total=2.577pF
      wire lengths   : top=0.000um, trunk=1389.475um, leaf=12056.350um, total=13445.825um
      sink capacitance : count=2896, total=2.442pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Reducing clock tree power 1':none
    Clock tree state after 'Reducing clock tree power 1':
      clock_tree clk: worst slew is leaf(0.103),trunk(0.080),top(nil), margined worst slew is leaf(0.103),trunk(0.080),top(nil)
      skew_group clk/CON: insertion delay [min=0.160, max=0.186, avg=0.173, sd=0.006], skew [0.027 vs 0.057, 100% {0.160, 0.173, 0.186}] (wid=0.019 ws=0.015) (gid=0.169 gs=0.017)
    Clock network insertion delays are now [0.160ns, 0.186ns] average 0.173ns std.dev 0.006ns
  Reducing clock tree power 1 done.
  Reducing clock tree power 2... 
    Path optimization required 0 stage delay updates 
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts    : b=46, i=0, cg=0, l=0, total=46
      cell areas     : b=368.640um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=368.640um^2
      gate capacitance : top=0.000pF, trunk=0.204pF, leaf=2.442pF, total=2.646pF
      wire capacitance : top=0.000pF, trunk=0.227pF, leaf=2.350pF, total=2.577pF
      wire lengths   : top=0.000um, trunk=1389.475um, leaf=12056.350um, total=13445.825um
      sink capacitance : count=2896, total=2.442pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Reducing clock tree power 2':none
    Clock tree state after 'Reducing clock tree power 2':
      clock_tree clk: worst slew is leaf(0.103),trunk(0.080),top(nil), margined worst slew is leaf(0.103),trunk(0.080),top(nil)
      skew_group clk/CON: insertion delay [min=0.160, max=0.186, avg=0.173, sd=0.006], skew [0.027 vs 0.057, 100% {0.160, 0.173, 0.186}] (wid=0.019 ws=0.015) (gid=0.169 gs=0.017)
    Clock network insertion delays are now [0.160ns, 0.186ns] average 0.173ns std.dev 0.006ns
  Reducing clock tree power 2 done.
  Approximately balancing fragments step... 
    Resolving skew group constraints... 
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Approximately balancing fragments... 
      Approximately balancing fragments, wire and cell delays, iteration 1... 
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts    : b=46, i=0, cg=0, l=0, total=46
          cell areas     : b=368.640um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=368.640um^2
          gate capacitance : top=0.000pF, trunk=0.204pF, leaf=2.442pF, total=2.646pF
          wire capacitance : top=0.000pF, trunk=0.227pF, leaf=2.350pF, total=2.577pF
          wire lengths   : top=0.000um, trunk=1389.475um, leaf=12056.350um, total=13445.825um
          sink capacitance : count=2896, total=2.442pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1:none
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts    : b=46, i=0, cg=0, l=0, total=46
      cell areas     : b=368.640um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=368.640um^2
      gate capacitance : top=0.000pF, trunk=0.204pF, leaf=2.442pF, total=2.646pF
      wire capacitance : top=0.000pF, trunk=0.227pF, leaf=2.350pF, total=2.577pF
      wire lengths   : top=0.000um, trunk=1389.475um, leaf=12056.350um, total=13445.825um
      sink capacitance : count=2896, total=2.442pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Approximately balancing fragments step':none
    Clock tree state after 'Approximately balancing fragments step':
      clock_tree clk: worst slew is leaf(0.103),trunk(0.080),top(nil), margined worst slew is leaf(0.103),trunk(0.080),top(nil)
    Clock network insertion delays are now [0.160ns, 0.186ns] average 0.173ns std.dev 0.006ns
  Approximately balancing fragments step done.
  Clock DAG stats after Approximately balancing fragments:
    cell counts    : b=46, i=0, cg=0, l=0, total=46
    cell areas     : b=368.640um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=368.640um^2
    gate capacitance : top=0.000pF, trunk=0.204pF, leaf=2.442pF, total=2.646pF
    wire capacitance : top=0.000pF, trunk=0.227pF, leaf=2.350pF, total=2.577pF
    wire lengths   : top=0.000um, trunk=1389.475um, leaf=12056.350um, total=13445.825um
    sink capacitance : count=2896, total=2.442pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
  Clock DAG net violations after Approximately balancing fragments:none
  Clock tree state after Approximately balancing fragments:
    clock_tree clk: worst slew is leaf(0.103),trunk(0.080),top(nil), margined worst slew is leaf(0.103),trunk(0.080),top(nil)
    skew_group clk/CON: insertion delay [min=0.160, max=0.186, avg=0.173, sd=0.006], skew [0.027 vs 0.057, 100% {0.160, 0.173, 0.186}] (wid=0.019 ws=0.015) (gid=0.169 gs=0.017)
  Clock network insertion delays are now [0.160ns, 0.186ns] average 0.173ns std.dev 0.006ns
  Improving fragments clock skew... 
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts    : b=46, i=0, cg=0, l=0, total=46
      cell areas     : b=368.640um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=368.640um^2
      gate capacitance : top=0.000pF, trunk=0.204pF, leaf=2.442pF, total=2.646pF
      wire capacitance : top=0.000pF, trunk=0.227pF, leaf=2.350pF, total=2.577pF
      wire lengths   : top=0.000um, trunk=1389.475um, leaf=12056.350um, total=13445.825um
      sink capacitance : count=2896, total=2.442pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Improving fragments clock skew':none
    Clock tree state after 'Improving fragments clock skew':
      clock_tree clk: worst slew is leaf(0.103),trunk(0.080),top(nil), margined worst slew is leaf(0.103),trunk(0.080),top(nil)
      skew_group clk/CON: insertion delay [min=0.160, max=0.186, avg=0.173, sd=0.006], skew [0.027 vs 0.057, 100% {0.160, 0.173, 0.186}] (wid=0.019 ws=0.015) (gid=0.169 gs=0.017)
    Clock network insertion delays are now [0.160ns, 0.186ns] average 0.173ns std.dev 0.006ns
  Improving fragments clock skew done.
  Approximately balancing step... 
    Resolving skew group constraints... 
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Approximately balancing... 
      Approximately balancing, wire and cell delays, iteration 1... 
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts    : b=46, i=0, cg=0, l=0, total=46
          cell areas     : b=368.640um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=368.640um^2
          gate capacitance : top=0.000pF, trunk=0.204pF, leaf=2.442pF, total=2.646pF
          wire capacitance : top=0.000pF, trunk=0.227pF, leaf=2.350pF, total=2.577pF
          wire lengths   : top=0.000um, trunk=1389.475um, leaf=12056.350um, total=13445.825um
          sink capacitance : count=2896, total=2.442pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1:none
      Approximately balancing, wire and cell delays, iteration 1 done.
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts    : b=46, i=0, cg=0, l=0, total=46
      cell areas     : b=368.640um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=368.640um^2
      gate capacitance : top=0.000pF, trunk=0.204pF, leaf=2.442pF, total=2.646pF
      wire capacitance : top=0.000pF, trunk=0.227pF, leaf=2.350pF, total=2.577pF
      wire lengths   : top=0.000um, trunk=1389.475um, leaf=12056.350um, total=13445.825um
      sink capacitance : count=2896, total=2.442pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Approximately balancing step':none
    Clock tree state after 'Approximately balancing step':
      clock_tree clk: worst slew is leaf(0.103),trunk(0.080),top(nil), margined worst slew is leaf(0.103),trunk(0.080),top(nil)
      skew_group clk/CON: insertion delay [min=0.160, max=0.186, avg=0.173, sd=0.006], skew [0.027 vs 0.057, 100% {0.160, 0.173, 0.186}] (wid=0.019 ws=0.015) (gid=0.169 gs=0.017)
    Clock network insertion delays are now [0.160ns, 0.186ns] average 0.173ns std.dev 0.006ns
  Approximately balancing step done.
  Fixing clock tree overload... 
    Fixing clock tree overload: 
    Fixing clock tree overload: .
    Fixing clock tree overload: ..
    Fixing clock tree overload: ...
    Fixing clock tree overload: ... 20% 
    Fixing clock tree overload: ... 20% .
    Fixing clock tree overload: ... 20% ..
    Fixing clock tree overload: ... 20% ...
    Fixing clock tree overload: ... 20% ... 40% 
    Fixing clock tree overload: ... 20% ... 40% .
    Fixing clock tree overload: ... 20% ... 40% ..
    Fixing clock tree overload: ... 20% ... 40% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts    : b=46, i=0, cg=0, l=0, total=46
      cell areas     : b=368.640um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=368.640um^2
      gate capacitance : top=0.000pF, trunk=0.204pF, leaf=2.442pF, total=2.646pF
      wire capacitance : top=0.000pF, trunk=0.227pF, leaf=2.350pF, total=2.577pF
      wire lengths   : top=0.000um, trunk=1389.475um, leaf=12056.350um, total=13445.825um
      sink capacitance : count=2896, total=2.442pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Fixing clock tree overload':none
    Clock tree state after 'Fixing clock tree overload':
      clock_tree clk: worst slew is leaf(0.103),trunk(0.080),top(nil), margined worst slew is leaf(0.103),trunk(0.080),top(nil)
      skew_group clk/CON: insertion delay [min=0.160, max=0.186, avg=0.173, sd=0.006], skew [0.027 vs 0.057, 100% {0.160, 0.173, 0.186}] (wid=0.019 ws=0.015) (gid=0.169 gs=0.017)
    Clock network insertion delays are now [0.160ns, 0.186ns] average 0.173ns std.dev 0.006ns
  Fixing clock tree overload done.
  Approximately balancing paths... 
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts    : b=46, i=0, cg=0, l=0, total=46
      cell areas     : b=368.640um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=368.640um^2
      gate capacitance : top=0.000pF, trunk=0.204pF, leaf=2.442pF, total=2.646pF
      wire capacitance : top=0.000pF, trunk=0.227pF, leaf=2.350pF, total=2.577pF
      wire lengths   : top=0.000um, trunk=1389.475um, leaf=12056.350um, total=13445.825um
      sink capacitance : count=2896, total=2.442pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Approximately balancing paths':none
    Clock tree state after 'Approximately balancing paths':
      clock_tree clk: worst slew is leaf(0.103),trunk(0.080),top(nil), margined worst slew is leaf(0.103),trunk(0.080),top(nil)
      skew_group clk/CON: insertion delay [min=0.160, max=0.186, avg=0.173, sd=0.006], skew [0.027 vs 0.057, 100% {0.160, 0.173, 0.186}] (wid=0.019 ws=0.015) (gid=0.169 gs=0.017)
    Clock network insertion delays are now [0.160ns, 0.186ns] average 0.173ns std.dev 0.006ns
  Approximately balancing paths done.
  Resynthesising clock tree into netlist... 
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree... 
    Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'ofifo' of instances=8004 and nets=9795 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design ofifo.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:01.0  MEM: 1323.336M)

    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist... 
  Disconnecting clock tree from netlist done.
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  Rebuilding timing graph Clock DAG stats After congestion update:
  Rebuilding timing graph   cell counts    : b=46, i=0, cg=0, l=0, total=46
  Rebuilding timing graph   cell areas     : b=368.640um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=368.640um^2
  Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.204pF, leaf=2.442pF, total=2.646pF
  Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.227pF, leaf=2.350pF, total=2.577pF
  Rebuilding timing graph   wire lengths   : top=0.000um, trunk=1389.475um, leaf=12056.350um, total=13445.825um
  Rebuilding timing graph   sink capacitance : count=2896, total=2.442pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
  Rebuilding timing graph Clock DAG net violations After congestion update:none
  Clock tree state After congestion update:
    clock_tree clk: worst slew is leaf(0.103),trunk(0.080),top(nil), margined worst slew is leaf(0.103),trunk(0.080),top(nil)
    skew_group clk/CON: insertion delay [min=0.160, max=0.186, avg=0.173, sd=0.006], skew [0.027 vs 0.057, 100% {0.160, 0.173, 0.186}] (wid=0.019 ws=0.015) (gid=0.169 gs=0.017)
  Clock network insertion delays are now [0.160ns, 0.186ns] average 0.173ns std.dev 0.006ns
  Improving clock skew... 
    Clock DAG stats after 'Improving clock skew':
      cell counts    : b=46, i=0, cg=0, l=0, total=46
      cell areas     : b=368.640um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=368.640um^2
      gate capacitance : top=0.000pF, trunk=0.204pF, leaf=2.442pF, total=2.646pF
      wire capacitance : top=0.000pF, trunk=0.227pF, leaf=2.350pF, total=2.577pF
      wire lengths   : top=0.000um, trunk=1389.475um, leaf=12056.350um, total=13445.825um
      sink capacitance : count=2896, total=2.442pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Improving clock skew':none
    Clock tree state after 'Improving clock skew':
      clock_tree clk: worst slew is leaf(0.103),trunk(0.080),top(nil), margined worst slew is leaf(0.103),trunk(0.080),top(nil)
      skew_group clk/CON: insertion delay [min=0.160, max=0.186, avg=0.173, sd=0.006], skew [0.027 vs 0.057, 100% {0.160, 0.173, 0.186}] (wid=0.019 ws=0.015) (gid=0.169 gs=0.017)
    Clock network insertion delays are now [0.160ns, 0.186ns] average 0.173ns std.dev 0.006ns
  Improving clock skew done.
  Reducing clock tree power 3... 
    Initial gate capacitance is (rise=2.646pF fall=2.637pF).
    Resizing gates: 
    Resizing gates: .
    Resizing gates: ..
    Resizing gates: ...
    Resizing gates: ... 20% 
    Resizing gates: ... 20% .
    Resizing gates: ... 20% ..
    Resizing gates: ... 20% ...
    Resizing gates: ... 20% ... 40% 
    Resizing gates: ... 20% ... 40% .
    Resizing gates: ... 20% ... 40% ..
    Resizing gates: ... 20% ... 40% ...
    Resizing gates: ... 20% ... 40% ... 60% 
    Resizing gates: ... 20% ... 40% ... 60% .
    Resizing gates: ... 20% ... 40% ... 60% ..
    Resizing gates: ... 20% ... 40% ... 60% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% 
    Resizing gates: ... 20% ... 40% ... 60% ... 80% .
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ..
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts    : b=46, i=0, cg=0, l=0, total=46
      cell areas     : b=368.640um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=368.640um^2
      gate capacitance : top=0.000pF, trunk=0.204pF, leaf=2.442pF, total=2.646pF
      wire capacitance : top=0.000pF, trunk=0.227pF, leaf=2.350pF, total=2.577pF
      wire lengths   : top=0.000um, trunk=1389.475um, leaf=12056.350um, total=13445.825um
      sink capacitance : count=2896, total=2.442pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Reducing clock tree power 3':none
    Clock tree state after 'Reducing clock tree power 3':
      clock_tree clk: worst slew is leaf(0.103),trunk(0.080),top(nil), margined worst slew is leaf(0.103),trunk(0.080),top(nil)
      skew_group clk/CON: insertion delay [min=0.160, max=0.186, avg=0.173, sd=0.006], skew [0.027 vs 0.057, 100% {0.160, 0.173, 0.186}] (wid=0.019 ws=0.015) (gid=0.169 gs=0.017)
    Clock network insertion delays are now [0.160ns, 0.186ns] average 0.173ns std.dev 0.006ns
  Reducing clock tree power 3 done.
  Improving insertion delay... 
    Clock DAG stats after improving insertion delay:
      cell counts    : b=46, i=0, cg=0, l=0, total=46
      cell areas     : b=368.640um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=368.640um^2
      gate capacitance : top=0.000pF, trunk=0.204pF, leaf=2.442pF, total=2.646pF
      wire capacitance : top=0.000pF, trunk=0.227pF, leaf=2.350pF, total=2.577pF
      wire lengths   : top=0.000um, trunk=1389.475um, leaf=12056.350um, total=13445.825um
      sink capacitance : count=2896, total=2.442pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after improving insertion delay:none
    Clock tree state after improving insertion delay:
      clock_tree clk: worst slew is leaf(0.103),trunk(0.080),top(nil), margined worst slew is leaf(0.103),trunk(0.080),top(nil)
      skew_group clk/CON: insertion delay [min=0.160, max=0.186, avg=0.173, sd=0.006], skew [0.027 vs 0.057, 100% {0.160, 0.173, 0.186}] (wid=0.019 ws=0.015) (gid=0.169 gs=0.017)
    Clock network insertion delays are now [0.160ns, 0.186ns] average 0.173ns std.dev 0.006ns
    Clock DAG stats after 'Improving insertion delay':
      cell counts    : b=46, i=0, cg=0, l=0, total=46
      cell areas     : b=368.640um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=368.640um^2
      gate capacitance : top=0.000pF, trunk=0.204pF, leaf=2.442pF, total=2.646pF
      wire capacitance : top=0.000pF, trunk=0.227pF, leaf=2.350pF, total=2.577pF
      wire lengths   : top=0.000um, trunk=1389.475um, leaf=12056.350um, total=13445.825um
      sink capacitance : count=2896, total=2.442pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Improving insertion delay':none
    Clock tree state after 'Improving insertion delay':
      clock_tree clk: worst slew is leaf(0.103),trunk(0.080),top(nil), margined worst slew is leaf(0.103),trunk(0.080),top(nil)
      skew_group clk/CON: insertion delay [min=0.160, max=0.186, avg=0.173, sd=0.006], skew [0.027 vs 0.057, 100% {0.160, 0.173, 0.186}] (wid=0.019 ws=0.015) (gid=0.169 gs=0.017)
    Clock network insertion delays are now [0.160ns, 0.186ns] average 0.173ns std.dev 0.006ns
  Improving insertion delay done.
  Total capacitance is (rise=5.223pF fall=5.215pF), of which (rise=2.577pF fall=2.577pF) is wire, and (rise=2.646pF fall=2.637pF) is gate.
  Legalizer releasing space for clock trees... 
  Legalizer releasing space for clock trees done.
  Updating netlist... 
*
* Starting clock placement refinement...
*
* First pass: Refine non-clock instances...
*
*** Starting refinePlace (0:03:59 mem=1388.6M) ***
Total net bbox length = 1.470e+05 (8.712e+04 5.987e+04) (ext = 5.613e+04)
Density distribution unevenness ratio = 23.328%
Move report: Detail placement moves 1 insts, mean move: 1.00 um, max move: 1.00 um
	Max move on inst (col_idx_1__fifo_instance/U218): (190.80, 69.40) --> (189.80, 69.40)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1388.6MB
Summary Report:
Instances move: 1 (out of 5062 movable)
Mean displacement: 1.00 um
Max displacement: 1.00 um (Instance: col_idx_1__fifo_instance/U218) (190.8, 69.4) -> (189.8, 69.4)
	Length: 8 sites, height: 1 rows, site name: core, cell type: OA22D0
	Violation at original loc: Placement Blockage Violation
Total net bbox length = 1.470e+05 (8.712e+04 5.987e+04) (ext = 5.613e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1388.6MB
*** Finished refinePlace (0:03:59 mem=1388.6M) ***
*
* Second pass: Refine clock instances...
*
*** Starting refinePlace (0:03:59 mem=1388.6M) ***
Total net bbox length = 1.470e+05 (8.712e+04 5.987e+04) (ext = 5.613e+04)
Density distribution unevenness ratio = 15.252%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1388.6MB
Summary Report:
Instances move: 0 (out of 8004 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.470e+05 (8.712e+04 5.987e+04) (ext = 5.613e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1388.6MB
*** Finished refinePlace (0:03:59 mem=1388.6M) ***
*
* No clock instances moved during refinement.
*
* Finished with clock placement refinement.
*

    Rebuilding timing graph... 
    Rebuilding timing graph done.
    Clock implementation routing... Net route status summary:
  Clock:        47 (unrouted=47, trialRouted=0, noStatus=0, routed=0, fixed=0)
  Non-clock:  8189 (unrouted=0, trialRouted=8189, noStatus=0, routed=0, fixed=0)
(Not counting 1559 nets with <2 term connections)

      Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'ofifo' of instances=8004 and nets=9795 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design ofifo.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1390.109M)

      Updating RC parasitics by calling: "extractRC -noRouteCheck" done.

CCOPT: Preparing to route 47 clock nets with NanoRoute.
  All net are default rule.
  Removed pre-existing routes for 47 nets.
  Preferred NanoRoute mode settings: Current

  drouteAutoStop = "false"
  drouteEndIteration = "20"
  drouteExpDeterministicMultiThread = "true"
  envHonorGlobalRoute = "false"
  grouteExpUseNanoRoute2 = "false"
  routeAllowPinAsFeedthrough = "false"
  routeExpDeterministicMultiThread = "true"
  routeSelectedNetOnly = "true"
  routeWithEco = "true"
  routeWithSiDriven = "false"
  routeWithTimingDriven = "false"
      Clock detailed routing... 
globalDetailRoute

#setNanoRouteMode -drouteAutoStop false
#setNanoRouteMode -drouteEndIteration 20
#setNanoRouteMode -routeAllowPinAsFeedthrough "false"
#setNanoRouteMode -routeSelectedNetOnly true
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Mon Mar 10 11:46:11 2025
#
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Start routing data preparation.
#WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.090.
#WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.090.
#WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.400.
#WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.400.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 9793 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1094.27 (MB), peak = 1245.64 (MB)
#Merging special wires...
#reading routing guides ......
#Number of eco nets is 0
#
#Start data preparation...
#
#Data preparation is done on Mon Mar 10 11:46:19 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Mon Mar 10 11:46:19 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        1388          79        9702    58.53%
#  Metal 2        V        1395          83        9702     2.15%
#  Metal 3        H        1467           0        9702     0.35%
#  Metal 4        V        1164         314        9702     3.00%
#  Metal 5        H        1467           0        9702     0.00%
#  Metal 6        V        1478           0        9702     0.00%
#  Metal 7        H         367           0        9702     0.00%
#  Metal 8        V         369           0        9702     0.00%
#  --------------------------------------------------------------
#  Total                   9096       4.02%  77616     8.00%
#
#  47 nets (0.48%) with 1 preferred extra spacing.
#
#
#Routing guide is on.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1096.55 (MB), peak = 1245.64 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1110.05 (MB), peak = 1245.64 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1110.16 (MB), peak = 1245.64 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 1559 (skipped).
#Total number of selected nets for routing = 47.
#Total number of unselected nets (but routable) for routing = 8189 (skipped).
#Total number of nets in the design = 9795.
#
#8189 skipped nets do not have any wires.
#47 routable nets have only global wires.
#47 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 47               0  
#------------------------------------------------
#        Total                 47               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                 47                  3            8186  
#-------------------------------------------------------------------
#        Total                 47                  3            8186  
#-------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      1(0.01%)   (0.01%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4     10(0.11%)   (0.11%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)   (0.00%)
#  --------------------------------
#     Total     11(0.01%)   (0.01%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.03% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 47
#Total wire length = 13662 um.
#Total half perimeter of net bounding box = 4666 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 36 um.
#Total wire length on LAYER M3 = 8205 um.
#Total wire length on LAYER M4 = 5400 um.
#Total wire length on LAYER M5 = 6 um.
#Total wire length on LAYER M6 = 15 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 7477
#Up-Via Summary (total 7477):
#           
#-----------------------
#  Metal 1         2988
#  Metal 2         2619
#  Metal 3         1862
#  Metal 4            4
#  Metal 5            4
#-----------------------
#                  7477 
#
#Total number of involved priority nets 47
#Maximum src to sink distance for priority net 211.2
#Average of max src_to_sink distance for priority net 89.4
#Average of ave src_to_sink distance for priority net 50.9
#Max overcon = 1 tracks.
#Total overcon = 0.01%.
#Worst layer Gcell overcon rate = 0.11%.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1110.25 (MB), peak = 1245.64 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1099.81 (MB), peak = 1245.64 (MB)
#Start Track Assignment.
#Done with 1996 horizontal wires in 1 hboxes and 1418 vertical wires in 1 hboxes.
#Done with 33 horizontal wires in 1 hboxes and 9 vertical wires in 1 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 47
#Total wire length = 15195 um.
#Total half perimeter of net bounding box = 4666 um.
#Total wire length on LAYER M1 = 1534 um.
#Total wire length on LAYER M2 = 34 um.
#Total wire length on LAYER M3 = 8196 um.
#Total wire length on LAYER M4 = 5408 um.
#Total wire length on LAYER M5 = 7 um.
#Total wire length on LAYER M6 = 15 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 7477
#Up-Via Summary (total 7477):
#           
#-----------------------
#  Metal 1         2988
#  Metal 2         2619
#  Metal 3         1862
#  Metal 4            4
#  Metal 5            4
#-----------------------
#                  7477 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1105.16 (MB), peak = 1245.64 (MB)
#
#Cpu time = 00:00:08
#Elapsed time = 00:00:08
#Increased memory = 23.81 (MB)
#Total memory = 1105.20 (MB)
#Peak memory = 1245.64 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 0.8% of the total area was rechecked for DRC, and 89.8% required routing.
#    number of violations = 0
#cpu time = 00:00:14, elapsed time = 00:00:14, memory = 1138.89 (MB), peak = 1245.64 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1109.39 (MB), peak = 1245.64 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 47
#Total wire length = 14224 um.
#Total half perimeter of net bounding box = 4666 um.
#Total wire length on LAYER M1 = 78 um.
#Total wire length on LAYER M2 = 738 um.
#Total wire length on LAYER M3 = 7658 um.
#Total wire length on LAYER M4 = 5751 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 8287
#Total number of multi-cut vias = 46 (  0.6%)
#Total number of single cut vias = 8241 ( 99.4%)
#Up-Via Summary (total 8287):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        2897 ( 98.4%)        46 (  1.6%)       2943
#  Metal 2        2776 (100.0%)         0 (  0.0%)       2776
#  Metal 3        2568 (100.0%)         0 (  0.0%)       2568
#-----------------------------------------------------------
#                 8241 ( 99.4%)        46 (  0.6%)       8287 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:15
#Elapsed time = 00:00:15
#Increased memory = 2.48 (MB)
#Total memory = 1107.68 (MB)
#Peak memory = 1245.64 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:15
#Elapsed time = 00:00:15
#Increased memory = 2.48 (MB)
#Total memory = 1107.68 (MB)
#Peak memory = 1245.64 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:23
#Elapsed time = 00:00:23
#Increased memory = 36.51 (MB)
#Total memory = 1099.45 (MB)
#Peak memory = 1245.64 (MB)
#Number of warnings = 28
#Total number of warnings = 28
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon Mar 10 11:46:34 2025
#

      Clock detailed routing done.
Checking guided vs. routed lengths for 47 nets...

      
      Guided max path lengths
      =======================
      
      ---------------------------------------
      From (um)    To (um)    Number of paths
      ---------------------------------------
         0.000      50.000           1
        50.000     100.000          42
       100.000     150.000           0
       150.000     200.000           3
       200.000     250.000           1
      ---------------------------------------
      
      Deviation of routing from guided max path lengths
      =================================================
      
      -------------------------------------
      From (%)    To (%)    Number of paths
      -------------------------------------
      below        0.000           3
        0.000     10.000          10
       10.000     20.000          12
       20.000     30.000          12
       30.000     40.000           5
       40.000     50.000           3
       50.000     60.000           2
      -------------------------------------
      

    Top 10 notable deviations of routed length from guided length
    =============================================================

    Net CTS_93 (86 terminals)
    Guided length:  max path =    65.520um, total =   312.890um
    Routed length:  max path =   101.800um, total =   369.000um
    Deviation:      max path =    55.372%,  total =    17.933%

    Net col_idx_7__fifo_instance/CTS_7 (70 terminals)
    Guided length:  max path =    77.433um, total =   287.387um
    Routed length:  max path =   109.400um, total =   315.160um
    Deviation:      max path =    41.284%,  total =     9.664%

    Net CTS_94 (72 terminals)
    Guided length:  max path =    65.983um, total =   290.135um
    Routed length:  max path =    93.000um, total =   331.880um
    Deviation:      max path =    40.946%,  total =    14.388%

    Net CTS_90 (97 terminals)
    Guided length:  max path =    94.820um, total =   386.757um
    Routed length:  max path =   133.200um, total =   453.080um
    Deviation:      max path =    40.477%,  total =    17.148%

    Net col_idx_2__fifo_instance/CTS_8 (47 terminals)
    Guided length:  max path =    63.352um, total =   243.458um
    Routed length:  max path =    87.600um, total =   284.200um
    Deviation:      max path =    38.274%,  total =    16.735%

    Net CTS_115 (71 terminals)
    Guided length:  max path =    69.558um, total =   292.915um
    Routed length:  max path =    95.400um, total =   337.200um
    Deviation:      max path =    37.153%,  total =    15.119%

    Net col_idx_3__fifo_instance/CTS_4 (71 terminals)
    Guided length:  max path =    74.195um, total =   284.305um
    Routed length:  max path =    99.800um, total =   327.300um
    Deviation:      max path =    34.510%,  total =    15.123%

    Net col_idx_0__fifo_instance/CTS_11 (75 terminals)
    Guided length:  max path =    80.340um, total =   304.353um
    Routed length:  max path =   107.400um, total =   335.100um
    Deviation:      max path =    33.682%,  total =    10.103%

    Net col_idx_1__fifo_instance/CTS_7 (71 terminals)
    Guided length:  max path =    65.800um, total =   258.673um
    Routed length:  max path =    86.000um, total =   300.260um
    Deviation:      max path =    30.699%,  total =    16.077%

    Net CTS_100 (74 terminals)
    Guided length:  max path =    64.017um, total =   282.060um
    Routed length:  max path =    81.400um, total =   339.040um
    Deviation:      max path =    27.153%,  total =    20.201%

Set FIXED routing status on 47 net(s)
Set FIXED placed status on 46 instance(s)
Net route status summary:
  Clock:        47 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=47)
  Non-clock:  8189 (unrouted=8189, trialRouted=0, noStatus=0, routed=0, fixed=0)
(Not counting 1559 nets with <2 term connections)

CCOPT: Done with clock implementation routing.


CCOPT: Starting congestion repair using flow wrapper.
Trial Route Overflow 0(H) 0(V)
Starting congestion repair ...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=5048 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 47  numPreroutedWires = 8705
[NR-eagl] Read numTotalNets=8236  numIgnoredNets=47
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 0 
[NR-eagl] id=0  routeTrackId=0  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eagl] Pitch:  L1=720  L2=800  L3=800  L4=800  L5=800  L6=800  L7=3200  L8=3200
[NR-eagl] Rule id 1. Nets 8189 
[NR-eagl] id=1  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 3 net(s) in layer range [7, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.856600e+03um
[NR-eagl] 
[NR-eagl] Layer group 2: route 8186 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.756818e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Skipped repairing congestion.
[NR-eagl] Layer1(M1)(F) length: 7.760000e+01um, number of vias: 31126
[NR-eagl] Layer2(M2)(V) length: 6.303612e+04um, number of vias: 44030
[NR-eagl] Layer3(M3)(H) length: 7.265280e+04um, number of vias: 4868
[NR-eagl] Layer4(M4)(V) length: 1.420636e+04um, number of vias: 1567
[NR-eagl] Layer5(M5)(H) length: 4.016177e+04um, number of vias: 887
[NR-eagl] Layer6(M6)(V) length: 4.176400e+03um, number of vias: 507
[NR-eagl] Layer7(M7)(H) length: 1.486800e+03um, number of vias: 643
[NR-eagl] Layer8(M8)(V) length: 1.459200e+03um, number of vias: 0
[NR-eagl] Total length: 1.972571e+05um, number of vias: 83628
End of congRepair (cpu=0:00:00.3, real=0:00:01.0)

CCOPT: Done with congestion repair using flow wrapper.

    Clock implementation routing done.
    Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'ofifo' of instances=8004 and nets=9795 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design ofifo.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1340.699M)

    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Rebuilding timing graph... 
    Rebuilding timing graph done.
    
    Routing Correlation Report
    ==========================
    
    Top/Trunk Low-Fanout (<=5) Routes:
    
    ------------------------------------------------------------------------------------------------------------------------------
    Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
                                  Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
    ------------------------------------------------------------------------------------------------------------------------------
    Gate Delay           ns          0.000        0.000        -         0.000        0.000      1.000      1.000         1.000
    S->S Wire Len.       um        113.774      113.400      0.997     103.334      103.478      1.000      1.001         0.998
    S->S Wire Res.       Ohm       129.852      130.195      1.003     116.393      117.483      0.999      1.009         0.990
    S->S Wire Res./um    Ohm         0.867        0.871      1.005       0.579        0.582      1.000      1.004         0.996
    Total Wire Len.      um        167.743      171.300      1.021     237.224      242.255      1.000      1.021         0.979
    Trans. Time          ns          0.007        0.007      0.966       0.005        0.005      0.998      0.981         1.016
    Wire Cap.            fF         26.822       27.126      1.011      37.932       38.363      1.000      1.011         0.989
    Wire Cap./um         fF          0.080        0.079      0.990       0.113        0.112      1.000      0.990         1.010
    Wire Delay           ns          0.004        0.003      0.979       0.003        0.003      0.999      1.002         0.996
    Wire Skew            ns          0.002        0.002      1.086       0.002        0.003      1.000      1.086         0.921
    ------------------------------------------------------------------------------------------------------------------------------
    
    Top/Trunk High-Fanout (>5) Routes:
    
    ------------------------------------------------------------------------------------------------------------------------------
    Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
                                  Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
    ------------------------------------------------------------------------------------------------------------------------------
    Gate Delay           ns          0.067        0.067      1.003      0.001         0.001      0.995      0.821         1.205
    S->S Wire Len.       um         69.069       70.377      1.019     53.684        53.833      0.998      1.000         0.995
    S->S Wire Res.       Ohm        87.675       89.396      1.020     60.812        61.850      0.996      1.013         0.979
    S->S Wire Res./um    Ohm         1.506        1.483      0.985      0.502         0.430      0.946      0.811         1.103
    Total Wire Len.      um        351.330      366.867      1.044     30.597        32.946      0.982      1.057         0.912
    Trans. Time          ns          0.076        0.077      1.013      0.003         0.003      0.988      0.979         0.997
    Wire Cap.            fF         57.941       59.610      1.029      4.791         5.033      0.976      1.025         0.929
    Wire Cap./um         fF          0.165        0.163      0.985      0.001         0.001      0.959      0.967         0.951
    Wire Delay           ns          0.004        0.004      1.047      0.003         0.003      0.992      1.013         0.972
    Wire Skew            ns          0.007        0.007      1.033      0.001         0.001      1.000      0.955         1.048
    ------------------------------------------------------------------------------------------------------------------------------
    
    Leaf Routes:
    
    ------------------------------------------------------------------------------------------------------------------------------
    Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
                                  Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
    ------------------------------------------------------------------------------------------------------------------------------
    Gate Delay           ns          0.095        0.094      0.991      0.004         0.004      0.968      1.057         0.887
    S->S Wire Len.       um         41.190       50.465      1.225     17.683        23.361      0.868      1.146         0.657
    S->S Wire Res.       Ohm        66.336       72.425      1.092     25.626        31.111      0.838      1.017         0.690
    S->S Wire Res./um    Ohm         1.687        1.488      0.882      0.316         0.203      0.814      0.524         1.265
    Total Wire Len.      um        280.380      297.233      1.060     41.846        49.936      0.973      1.161         0.815
    Trans. Time          ns          0.091        0.092      1.001      0.007         0.008      0.982      1.070         0.901
    Wire Cap.            fF         54.649       53.587      0.981      8.830         9.325      0.979      1.034         0.927
    Wire Cap./um         fF          0.195        0.180      0.926      0.005         0.003      0.912      0.603         1.378
    Wire Delay           ns          0.003        0.004      1.322      0.002         0.002      0.807      1.203         0.541
    Wire Skew            ns          0.000        0.000        -        0.000         0.000      1.000      1.000         1.000
    ------------------------------------------------------------------------------------------------------------------------------
    
    S->S: Measured source-to-sink; PPMCC: Pearson Product Moment Correlation Coefficient
    
    Top Wire Delay Differences (Top/Trunk Low-Fanout routes):
    
    ----------------------------------------------------
    Route Sink Pin                        Difference (%)
    ----------------------------------------------------
    CTS_ccl_BUF_CLOCK_NODE_UID_Aee3d/I         8.000
    CTS_ccl_BUF_CLOCK_NODE_UID_Aee3c/I         3.571
    CTS_ccl_BUF_CLOCK_NODE_UID_Aee3b/I        -1.667
    ----------------------------------------------------
    
    Clock Tree Layer Assignment (Top/Trunk Low-Fanout Routes):
    
    -----------------------------------------------------------------------------------------------
    Layer                        Pre-Route    Post-Route    Res.           Cap.          RC
                                                            (Ohm um^-1)    (fF um^-1)    (fs um^-2)
    -----------------------------------------------------------------------------------------------
    M3                           192.835um    198.600um        1.599         0.282         0.451
    M4                           142.650um    144.000um        1.599         0.282         0.451
    Preferred Layer Adherence    100.000%     100.000%           -             -             -
    -----------------------------------------------------------------------------------------------
    
    No transition time violation increases to report
    
    Top Wire Delay Differences (Top/Trunk High-Fanout routes):
    
    -----------------------------------------------------------------------------
    Route Sink Pin                                                 Difference (%)
    -----------------------------------------------------------------------------
    CTS_ccl_BUF_CLOCK_NODE_UID_Aee21/I                                -80.000
    CTS_ccl_BUF_CLOCK_NODE_UID_Aee10/I                                -50.000
    CTS_ccl_BUF_CLOCK_NODE_UID_Aee27/I                                -34.615
    CTS_ccl_BUF_CLOCK_NODE_UID_Aee1b/I                                -33.333
    col_idx_1__fifo_instance/CTS_ccl_BUF_CLOCK_NODE_UID_Aee22/I       -32.258
    -----------------------------------------------------------------------------
    
    Clock Tree Layer Assignment (Top/Trunk High-Fanout Routes):
    
    -----------------------------------------------------------------------------------------------
    Layer                        Pre-Route    Post-Route    Res.           Cap.          RC
                                                            (Ohm um^-1)    (fF um^-1)    (fs um^-2)
    -----------------------------------------------------------------------------------------------
    M2                             0.000um      3.200um        1.599         0.282         0.451
    M3                           553.987um    579.800um        1.599         0.282         0.451
    M4                           500.002um    517.600um        1.599         0.282         0.451
    Preferred Layer Adherence    100.000%      99.709%           -             -             -
    -----------------------------------------------------------------------------------------------
    
    No transition time violation increases to report
    
    Top Wire Delay Differences (Leaf routes):
    
    ---------------------------------------------------------
    Route Sink Pin                             Difference (%)
    ---------------------------------------------------------
    col_idx_0__fifo_instance/q15_reg_15_/CP       -933.333
    col_idx_0__fifo_instance/q6_reg_8_/CP         -916.667
    col_idx_0__fifo_instance/q15_reg_18_/CP       -900.000
    col_idx_0__fifo_instance/q14_reg_18_/CP       -800.000
    col_idx_0__fifo_instance/q14_reg_15_/CP       -785.714
    ---------------------------------------------------------
    
    Clock Tree Layer Assignment (Leaf Routes):
    
    ------------------------------------------------------------------------------------------------
    Layer                        Pre-Route     Post-Route    Res.           Cap.          RC
                                                             (Ohm um^-1)    (fF um^-1)    (fs um^-2)
    ------------------------------------------------------------------------------------------------
    M1                              0.000um      77.600um       1.787         0.272         0.487
    M2                              0.000um     734.600um       1.599         0.282         0.451
    M3                           5727.145um    6879.600um       1.599         0.282         0.451
    M4                           6329.205um    5089.200um       1.599         0.282         0.451
    Preferred Layer Adherence     100.000%       93.645%          -             -             -
    ------------------------------------------------------------------------------------------------
    
    No transition time violation increases to report
    
    Via Selection for Estimated Routes (rule default):
    
    ----------------------------------------------------------------
    Layer    Via Cell        Res.     Cap.     RC       Top of Stack
    Range                    (Ohm)    (fF)     (fs)     Only
    ----------------------------------------------------------------
    M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
    M2-M3    VIA23_1cut      1.500    0.030    0.046    false
    M3-M4    VIA34_1cut      1.500    0.030    0.046    false
    M4-M5    VIA45_1cut      1.500    0.030    0.046    false
    M5-M6    VIA56_1cut      1.500    0.028    0.043    false
    M6-M7    VIA67_1cut      0.220    0.099    0.022    false
    M7-M8    VIA78_1cut      0.220    0.119    0.026    false
    ----------------------------------------------------------------
    
    Post-Route Via Usage Statistics:
    
    --------------------------------------------------------------------------------------------------------------------------------------------------
    Layer    Via Cell            Res.     Cap.     RC       Leaf     Leaf Usage    Leaf    Trunk    Trunk Usage    Trunk    Top      Top Usage    Top
    Range                        (Ohm)    (fF)     (fs)     Usage    (%)           Tags    Usage    (%)            Tags     Usage    (%)          Tags
                                                            Count                          Count                            Count                 
    --------------------------------------------------------------------------------------------------------------------------------------------------
    M1-M2    VIA12_1cut          1.500    0.032    0.047      39          1%        -        -           -           -        -          -         -
    M1-M2    VIA12_1cut_FAT_V    1.500    0.042    0.063       6          0%        -        -           -           -        -          -         -
    M1-M2    VIA12_1cut_V        1.500    0.032    0.047    2806         97%       ER       46          94%        ER         -          -         -
    M1-M2    VIA12_2cut_N        0.750    0.059    0.044      15          1%        -        2           4%          -        -          -         -
    M1-M2    VIA12_2cut_S        0.750    0.059    0.044      28          1%        -        1           2%          -        -          -         -
    M2-M3    VIA23_1cut          1.500    0.030    0.046    2726        100%       ER       49         100%        ER         -          -         -
    M2-M3    VIA23_1cut_V        1.500    0.030    0.046       1          0%        -        -           -           -        -          -         -
    M3-M4    VIA34_1cut          1.500    0.030    0.046    2493        100%       ER       74          99%        ER         -          -         -
    M3-M4    VIA34_1stack_E      1.500    0.059    0.089      -          -          -        1           1%          -        -          -         -
    --------------------------------------------------------------------------------------------------------------------------------------------------
    
    Tag Key:
    	E=Used for route estimates;
    	R=Most frequently used by router for this net type and layer transition.
    
    
    Clock DAG stats after routing clock trees:
      cell counts    : b=46, i=0, cg=0, l=0, total=46
      cell areas     : b=368.640um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=368.640um^2
      gate capacitance : top=0.000pF, trunk=0.204pF, leaf=2.442pF, total=2.646pF
      wire capacitance : top=0.000pF, trunk=0.233pF, leaf=2.304pF, total=2.537pF
      wire lengths   : top=0.000um, trunk=1443.200um, leaf=12781.000um, total=14224.200um
      sink capacitance : count=2896, total=2.442pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after routing clock trees:none
    Clock tree state after routing clock trees:
      clock_tree clk: worst slew is leaf(0.104),trunk(0.081),top(nil), margined worst slew is leaf(0.104),trunk(0.081),top(nil)
      skew_group clk/CON: insertion delay [min=0.159, max=0.188, avg=0.174, sd=0.006], skew [0.029 vs 0.057, 100% {0.159, 0.173, 0.188}] (wid=0.023 ws=0.020) (gid=0.169 gs=0.017)
    Clock network insertion delays are now [0.159ns, 0.188ns] average 0.174ns std.dev 0.006ns
    Legalizer reserving space for clock trees... 
    Legalizer reserving space for clock trees done.
    PostConditioning... 
      Update timing... 
        Updating timing graph... 
          
#################################################################################
# Design Stage: PreRoute
# Design Name: ofifo
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1441.74 CPU=0:00:00.9 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:01.2  real=0:00:02.0  mem= 1441.7M) ***
        Updating timing graph done.
        Updating latch analysis... 
        Updating latch analysis done.
      Update timing done.
      Invalidating timing
      PostConditioning active optimizations:
       - DRV fixing with cell sizing
      
      Currently running CTS, using active skew data
      Rebuilding timing graph... 
      Rebuilding timing graph done.
      Rebuilding timing graph Clock DAG stats PostConditioning before bufferablility reset:
      Rebuilding timing graph   cell counts    : b=46, i=0, cg=0, l=0, total=46
      Rebuilding timing graph   cell areas     : b=368.640um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=368.640um^2
      Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.204pF, leaf=2.442pF, total=2.646pF
      Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.233pF, leaf=2.304pF, total=2.537pF
      Rebuilding timing graph   wire lengths   : top=0.000um, trunk=1443.200um, leaf=12781.000um, total=14224.200um
      Rebuilding timing graph   sink capacitance : count=2896, total=2.442pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      Rebuilding timing graph Clock DAG net violations PostConditioning before bufferablility reset:none
      Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
      Clock DAG stats PostConditioning initial state:
        cell counts    : b=46, i=0, cg=0, l=0, total=46
        cell areas     : b=368.640um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=368.640um^2
        gate capacitance : top=0.000pF, trunk=0.204pF, leaf=2.442pF, total=2.646pF
        wire capacitance : top=0.000pF, trunk=0.233pF, leaf=2.304pF, total=2.537pF
        wire lengths   : top=0.000um, trunk=1443.200um, leaf=12781.000um, total=14224.200um
        sink capacitance : count=2896, total=2.442pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      Clock DAG net violations PostConditioning initial state:none
      Recomputing CTS skew targets... 
        Resolving skew group constraints... 
          Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
        Resolving skew group constraints done.
      Recomputing CTS skew targets done.
      Fixing DRVs... 
        Fixing clock tree DRVs: 
        Fixing clock tree DRVs: .
        Fixing clock tree DRVs: ..
        Fixing clock tree DRVs: ...
        Fixing clock tree DRVs: ... 20% 
        Fixing clock tree DRVs: ... 20% .
        Fixing clock tree DRVs: ... 20% ..
        Fixing clock tree DRVs: ... 20% ...
        Fixing clock tree DRVs: ... 20% ... 40% 
        Fixing clock tree DRVs: ... 20% ... 40% .
        Fixing clock tree DRVs: ... 20% ... 40% ..
        Fixing clock tree DRVs: ... 20% ... 40% ...
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% 
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% .
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ..
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ...
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% 
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% .
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ..
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ...
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ... 100% 
        CCOpt-PostConditioning: considered: 47, tested: 47, violation detected: 0, cannot run: 0, attempted: 0, failed: 0, sized: 0
        
        PRO Statistics: Fix DRVs (cell sizing):
        =======================================
        
        Cell changes by Net Type:
        
        ------------------------------
        Net Type    Attempted    Sized
        ------------------------------
        top             0          0
        trunk           0          0
        leaf            0          0
        ------------------------------
        Total       -              0
        ------------------------------
        
        Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
        Max. move: 0.000um, Min. move: 1073741.823um, Avg. move: N/A
        
        Clock DAG stats PostConditioning after DRV fixing:
          cell counts    : b=46, i=0, cg=0, l=0, total=46
          cell areas     : b=368.640um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=368.640um^2
          gate capacitance : top=0.000pF, trunk=0.204pF, leaf=2.442pF, total=2.646pF
          wire capacitance : top=0.000pF, trunk=0.233pF, leaf=2.304pF, total=2.537pF
          wire lengths   : top=0.000um, trunk=1443.200um, leaf=12781.000um, total=14224.200um
          sink capacitance : count=2896, total=2.442pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
        Clock DAG net violations PostConditioning after DRV fixing:none
        Clock tree state PostConditioning after DRV fixing:
          clock_tree clk: worst slew is leaf(0.104),trunk(0.081),top(nil), margined worst slew is leaf(0.104),trunk(0.081),top(nil)
          skew_group clk/CON: insertion delay [min=0.159, max=0.188, avg=0.174, sd=0.006], skew [0.029 vs 0.057, 100% {0.159, 0.173, 0.188}] (wid=0.023 ws=0.020) (gid=0.169 gs=0.017)
        Clock network insertion delays are now [0.159ns, 0.188ns] average 0.174ns std.dev 0.006ns
      Fixing DRVs done.
      
      Slew Diagnostics: After DRV fixing
      ==================================
      
      Global Causes:
      
      -------------------------------------
      Cause
      -------------------------------------
      DRV fixing with buffering is disabled
      -------------------------------------
      
      Top 5 overslews:
      
      ---------------------------------
      Overslew    Causes    Driving Pin
      ---------------------------------
        (empty table)
      ---------------------------------
      
      Slew Diagnostics Counts:
      
      -------------------
      Cause    Occurences
      -------------------
        (empty table)
      -------------------
      
      Reconnecting optimized routes... 
      Reconnecting optimized routes done.
Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unneccessary.
      Set dirty flag on 0 insts, 0 nets
      Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'ofifo' of instances=8004 and nets=9795 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design ofifo.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1357.262M)

      Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
      Rebuilding timing graph... 
      Rebuilding timing graph done.
      Rebuilding timing graph Clock DAG stats PostConditioning final:
      Rebuilding timing graph   cell counts    : b=46, i=0, cg=0, l=0, total=46
      Rebuilding timing graph   cell areas     : b=368.640um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=368.640um^2
      Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.204pF, leaf=2.442pF, total=2.646pF
      Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.233pF, leaf=2.304pF, total=2.537pF
      Rebuilding timing graph   wire lengths   : top=0.000um, trunk=1443.200um, leaf=12781.000um, total=14224.200um
      Rebuilding timing graph   sink capacitance : count=2896, total=2.442pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      Rebuilding timing graph Clock DAG net violations PostConditioning final:none
    PostConditioning done.
Net route status summary:
  Clock:        47 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=47)
  Non-clock:  8189 (unrouted=0, trialRouted=8189, noStatus=0, routed=0, fixed=0)
(Not counting 1559 nets with <2 term connections)
    Clock DAG stats after post-conditioning:
      cell counts    : b=46, i=0, cg=0, l=0, total=46
      cell areas     : b=368.640um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=368.640um^2
      gate capacitance : top=0.000pF, trunk=0.204pF, leaf=2.442pF, total=2.646pF
      wire capacitance : top=0.000pF, trunk=0.233pF, leaf=2.304pF, total=2.537pF
      wire lengths   : top=0.000um, trunk=1443.200um, leaf=12781.000um, total=14224.200um
      sink capacitance : count=2896, total=2.442pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after post-conditioning:none
    Clock tree state after post-conditioning:
      clock_tree clk: worst slew is leaf(0.104),trunk(0.081),top(nil), margined worst slew is leaf(0.104),trunk(0.081),top(nil)
      skew_group clk/CON: insertion delay [min=0.159, max=0.188, avg=0.174, sd=0.006], skew [0.029 vs 0.057, 100% {0.159, 0.173, 0.188}] (wid=0.023 ws=0.020) (gid=0.169 gs=0.017)
    Clock network insertion delays are now [0.159ns, 0.188ns] average 0.174ns std.dev 0.006ns
  Updating netlist done.
  
  Clock DAG stats at end of CTS:
  ==============================
  
  -------------------------------
  Cell type      Count    Area
  -------------------------------
  Buffers         46      368.640
  Inverters        0        0.000
  Clock Gates      0        0.000
  Clock Logic      0        0.000
  All             46      368.640
  -------------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top           0.000
  Trunk      1443.200
  Leaf      12781.000
  Total     14224.200
  --------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  --------------------------------
  Type     Gate     Wire     Total
  --------------------------------
  Top      0.000    0.000    0.000
  Trunk    0.204    0.233    0.437
  Leaf     2.442    2.304    4.746
  Total    2.646    2.537    5.183
  --------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  --------------------------------------------------------
  Count    Total    Average    Std. Dev.    Min      Max
  --------------------------------------------------------
  2896     2.442     0.001       0.000      0.001    0.001
  --------------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  None
  
  
  Clock tree summary at end of CTS:
  =================================
  
  -----------------------------------------------------
  Clock Tree        Worst Trunk Slew    Worst Leaf Slew
  -----------------------------------------------------
  clock_tree clk         0.081               0.104
  -----------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner      Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  WC:setup.late    clk/CON       0.159     0.188     0.029       0.057         0.020           0.009           0.174        0.006     100% {0.159, 0.173, 0.188}
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  Clock network insertion delays are now [0.159ns, 0.188ns] average 0.174ns std.dev 0.006ns
  
  Found a total of 0 clock tree pins with a slew violation.
  
Synthesizing clock trees done.
Connecting clock gate test enables... 
Connecting clock gate test enables done.
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * CCOpt property update_io_latency is false

Setting all clocks to propagated mode.
CON
Resetting all latency settings from fanout cone of clock 'clk'
Resetting all latency settings from fanout cone of clock 'clk'
Clock DAG stats after update timingGraph:
  cell counts    : b=46, i=0, cg=0, l=0, total=46
  cell areas     : b=368.640um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=368.640um^2
  gate capacitance : top=0.000pF, trunk=0.204pF, leaf=2.442pF, total=2.646pF
  wire capacitance : top=0.000pF, trunk=0.233pF, leaf=2.304pF, total=2.537pF
  wire lengths   : top=0.000um, trunk=1443.200um, leaf=12781.000um, total=14224.200um
  sink capacitance : count=2896, total=2.442pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
Clock DAG net violations after update timingGraph:none
Clock tree state after update timingGraph:
  clock_tree clk: worst slew is leaf(0.104),trunk(0.081),top(nil), margined worst slew is leaf(0.104),trunk(0.081),top(nil)
  skew_group clk/CON: insertion delay [min=0.159, max=0.188, avg=0.174, sd=0.006], skew [0.029 vs 0.057, 100% {0.159, 0.173, 0.188}] (wid=0.023 ws=0.020) (gid=0.169 gs=0.017)
Clock network insertion delays are now [0.159ns, 0.188ns] average 0.174ns std.dev 0.006ns
Logging CTS constraint violations... 
  No violations found.
Logging CTS constraint violations done.
Synthesizing clock trees with CCOpt done.
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1349.1M, totSessionCpu=0:04:30 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.1
setUsefulSkewMode -noEcoRoute
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
WC_VIEW BC_VIEW
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1349.1M)
Compute RC Scale Done ...
** Profile ** Start :  cpu=0:00:00.0, mem=1539.1M
** Profile ** Other data :  cpu=0:00:00.0, mem=1539.1M
#################################################################################
# Design Stage: PreRoute
# Design Name: ofifo
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1553.33 CPU=0:00:00.9 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:01.0  real=0:00:01.0  mem= 1553.3M) ***
*** Done Building Timing Graph (cpu=0:00:01.2 real=0:00:02.0 totSessionCpu=0:04:31 mem=1553.3M)
** Profile ** Overall slacks :  cpu=0:00:01.2, mem=1553.3M
** Profile ** DRVs :  cpu=0:00:00.1, mem=1553.3M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.232  |
|           TNS (ns):| -30.089 |
|    Violating Paths:|   178   |
|          All Paths:|  4306   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 51.665%
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1553.3M
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1425.8M, totSessionCpu=0:04:32 **
** INFO : this run is activating low effort ccoptDesign flow

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 8004

Instance distribution across the VT partitions:

 LVT : inst = 1743 (21.8%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 1743 (21.8%)

 HVT : inst = 6261 (78.2%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 6261 (78.2%)

Reporting took 0 sec
*** Starting optimizing excluded clock nets MEM= 1425.8M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1425.8M) ***
*** Starting optimizing excluded clock nets MEM= 1425.8M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1425.8M) ***
Include MVT Delays for Hold Opt
*** Timing NOT met, worst failing slack is -0.232
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 97, Num usable cells 902
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 902
Begin: GigaOpt Optimization in TNS mode
Info: 47 nets with fixed/cover wires excluded.
Info: 47 clock nets excluded from IPO operation.
*info: 47 clock nets excluded
*info: 2 special nets excluded.
*info: 9 no-driver nets excluded.
*info: 47 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.232 TNS Slack -30.089 Density 51.66
Optimizer TNS Opt

*** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=1584.3M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 47 constrained nets 
Layer 7 has 3 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:00.7 real=0:00:01.0 mem=1584.3M) ***

End: GigaOpt Optimization in TNS mode
**INFO: Num dontuse cells 97, Num usable cells 902
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 902
Begin: GigaOpt Optimization in WNS mode
Info: 47 nets with fixed/cover wires excluded.
Info: 47 clock nets excluded from IPO operation.
*info: 47 clock nets excluded
*info: 2 special nets excluded.
*info: 9 no-driver nets excluded.
*info: 47 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.232 TNS Slack -30.089 Density 51.66
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                 End Point                 |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------------+
|   0.002|   -0.232|   0.000|  -30.089|    51.66%|   0:00:00.0| 1584.3M|   WC_VIEW|  reg2reg| col_idx_4__fifo_instance/wr_ptr_reg_4_/D  |
|   0.010|   -0.232|   0.000|  -30.089|    51.66%|   0:00:00.0| 1589.1M|   WC_VIEW|  reg2reg| col_idx_2__fifo_instance/q4_reg_9_/D      |
|   0.018|   -0.232|   0.000|  -30.089|    51.66%|   0:00:00.0| 1589.1M|   WC_VIEW|  reg2reg| col_idx_1__fifo_instance/wr_ptr_reg_4_/D  |
|   0.018|   -0.232|   0.000|  -30.089|    51.66%|   0:00:00.0| 1589.1M|   WC_VIEW|  reg2reg| col_idx_1__fifo_instance/wr_ptr_reg_4_/D  |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1589.1M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                 End Point                 |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------------+
|  -0.232|   -0.232| -30.089|  -30.089|    51.66%|   0:00:00.0| 1589.1M|   WC_VIEW|  default| out[53]                                   |
|  -0.194|   -0.194| -29.775|  -29.775|    51.67%|   0:00:01.0| 1634.0M|   WC_VIEW|  default| out[46]                                   |
|  -0.188|   -0.188| -29.719|  -29.719|    51.67%|   0:00:00.0| 1634.0M|   WC_VIEW|  default| out[52]                                   |
|  -0.185|   -0.185| -29.420|  -29.420|    51.69%|   0:00:01.0| 1653.1M|   WC_VIEW|  default| out[58]                                   |
|  -0.185|   -0.185| -28.356|  -28.356|    51.74%|   0:00:01.0| 1653.1M|   WC_VIEW|  default| out[58]                                   |
|  -0.185|   -0.185| -28.326|  -28.326|    51.74%|   0:00:00.0| 1653.1M|   WC_VIEW|  default| out[58]                                   |
|  -0.185|   -0.185| -28.304|  -28.304|    51.74%|   0:00:01.0| 1653.2M|   WC_VIEW|  default| out[58]                                   |
|  -0.185|   -0.185| -28.285|  -28.285|    51.74%|   0:00:00.0| 1653.2M|   WC_VIEW|  default| out[58]                                   |
|  -0.185|   -0.185| -28.265|  -28.265|    51.75%|   0:00:00.0| 1653.2M|   WC_VIEW|  default| out[58]                                   |
|  -0.183|   -0.183| -28.199|  -28.199|    51.75%|   0:00:00.0| 1653.2M|   WC_VIEW|  default| out[58]                                   |
|  -0.183|   -0.183| -28.096|  -28.096|    51.75%|   0:00:01.0| 1653.2M|   WC_VIEW|  default| out[58]                                   |
|  -0.182|   -0.182| -28.088|  -28.088|    51.76%|   0:00:00.0| 1653.2M|   WC_VIEW|  default| out[58]                                   |
|  -0.175|   -0.175| -28.070|  -28.070|    51.76%|   0:00:00.0| 1653.2M|   WC_VIEW|  default| out[16]                                   |
|  -0.175|   -0.175| -27.723|  -27.723|    51.78%|   0:00:02.0| 1672.3M|   WC_VIEW|  default| out[16]                                   |
|  -0.174|   -0.174| -27.475|  -27.475|    51.80%|   0:00:01.0| 1672.3M|   WC_VIEW|  default| out[55]                                   |
|  -0.174|   -0.174| -26.851|  -26.851|    51.81%|   0:00:03.0| 1691.4M|   WC_VIEW|  default| out[55]                                   |
|  -0.174|   -0.174| -26.673|  -26.673|    51.83%|   0:00:01.0| 1691.4M|   WC_VIEW|  default| out[55]                                   |
|  -0.174|   -0.174| -26.532|  -26.532|    51.84%|   0:00:00.0| 1691.4M|   WC_VIEW|  default| out[55]                                   |
|  -0.174|   -0.174| -26.514|  -26.514|    51.84%|   0:00:00.0| 1691.4M|   WC_VIEW|  default| out[55]                                   |
|  -0.174|   -0.174| -26.150|  -26.150|    51.86%|   0:00:00.0| 1691.4M|   WC_VIEW|  default| out[55]                                   |
|  -0.167|   -0.167| -26.071|  -26.071|    51.87%|   0:00:00.0| 1691.4M|   WC_VIEW|  default| out[56]                                   |
|  -0.167|   -0.167| -25.669|  -25.669|    51.89%|   0:00:02.0| 1691.4M|   WC_VIEW|  default| out[53]                                   |
|  -0.167|   -0.167| -25.594|  -25.594|    51.90%|   0:00:01.0| 1691.4M|   WC_VIEW|  default| out[53]                                   |
|  -0.165|   -0.165| -25.507|  -25.507|    51.91%|   0:00:01.0| 1691.4M|   WC_VIEW|  default| out[38]                                   |
|  -0.165|   -0.165| -25.391|  -25.391|    51.92%|   0:00:00.0| 1691.4M|   WC_VIEW|  default| out[38]                                   |
|  -0.164|   -0.164| -25.230|  -25.230|    51.94%|   0:00:01.0| 1691.4M|   WC_VIEW|  default| out[62]                                   |
|  -0.163|   -0.163| -25.205|  -25.205|    51.94%|   0:00:01.0| 1691.4M|   WC_VIEW|  default| out[53]                                   |
|  -0.163|   -0.163| -25.036|  -25.036|    51.95%|   0:00:01.0| 1691.4M|   WC_VIEW|  default| out[53]                                   |
|  -0.163|   -0.163| -25.023|  -25.023|    51.95%|   0:00:00.0| 1691.4M|   WC_VIEW|  default| out[53]                                   |
|  -0.163|   -0.163| -25.001|  -25.001|    51.96%|   0:00:00.0| 1691.4M|   WC_VIEW|  default| out[53]                                   |
|  -0.161|   -0.161| -24.995|  -24.995|    51.96%|   0:00:00.0| 1691.4M|   WC_VIEW|  default| out[53]                                   |
|  -0.161|   -0.161| -24.817|  -24.817|    51.97%|   0:00:00.0| 1691.4M|   WC_VIEW|  default| out[53]                                   |
|  -0.161|   -0.161| -24.781|  -24.781|    51.97%|   0:00:00.0| 1691.4M|   WC_VIEW|  default| out[53]                                   |
|  -0.161|   -0.161| -24.781|  -24.781|    51.97%|   0:00:00.0| 1691.4M|   WC_VIEW|  default| out[53]                                   |
|  -0.161|   -0.161| -24.599|  -24.599|    51.99%|   0:00:00.0| 1691.4M|   WC_VIEW|  default| out[53]                                   |
|  -0.153|   -0.153| -24.591|  -24.591|    52.00%|   0:00:01.0| 1691.4M|   WC_VIEW|  default| out[52]                                   |
|  -0.153|   -0.153| -23.583|  -23.583|    52.02%|   0:00:01.0| 1691.4M|   WC_VIEW|  default| out[52]                                   |
|  -0.152|   -0.152| -23.512|  -23.512|    52.02%|   0:00:00.0| 1691.4M|   WC_VIEW|  default| out[52]                                   |
|  -0.152|   -0.152| -23.508|  -23.508|    52.02%|   0:00:00.0| 1691.4M|   WC_VIEW|  default| out[52]                                   |
|  -0.152|   -0.152| -23.350|  -23.350|    52.03%|   0:00:00.0| 1691.4M|   WC_VIEW|  default| out[52]                                   |
|  -0.152|   -0.152| -23.343|  -23.343|    52.03%|   0:00:00.0| 1691.4M|   WC_VIEW|  default| out[52]                                   |
|  -0.151|   -0.151| -23.329|  -23.329|    52.04%|   0:00:00.0| 1691.4M|   WC_VIEW|  default| out[53]                                   |
|  -0.151|   -0.151| -23.252|  -23.252|    52.04%|   0:00:01.0| 1691.4M|   WC_VIEW|  default| out[53]                                   |
|  -0.148|   -0.148| -23.234|  -23.234|    52.04%|   0:00:00.0| 1691.4M|   WC_VIEW|  default| out[48]                                   |
|  -0.148|   -0.148| -22.870|  -22.870|    52.07%|   0:00:00.0| 1691.4M|   WC_VIEW|  default| out[48]                                   |
|  -0.148|   -0.148| -22.769|  -22.769|    52.07%|   0:00:01.0| 1691.4M|   WC_VIEW|  default| out[48]                                   |
|  -0.144|   -0.144| -22.758|  -22.758|    52.07%|   0:00:00.0| 1691.4M|   WC_VIEW|  default| out[112]                                  |
|  -0.144|   -0.144| -22.291|  -22.291|    52.10%|   0:00:01.0| 1691.4M|   WC_VIEW|  default| out[112]                                  |
|  -0.144|   -0.144| -22.261|  -22.261|    52.10%|   0:00:00.0| 1691.4M|   WC_VIEW|  default| out[112]                                  |
|  -0.143|   -0.143| -22.244|  -22.244|    52.11%|   0:00:00.0| 1691.4M|   WC_VIEW|  default| out[124]                                  |
|  -0.143|   -0.143| -22.149|  -22.149|    52.11%|   0:00:00.0| 1691.4M|   WC_VIEW|  default| out[124]                                  |
|  -0.143|   -0.143| -22.136|  -22.136|    52.12%|   0:00:00.0| 1691.4M|   WC_VIEW|  default| out[124]                                  |
|  -0.138|   -0.138| -22.007|  -22.007|    52.13%|   0:00:01.0| 1691.4M|   WC_VIEW|  default| out[51]                                   |
|  -0.139|   -0.139| -21.498|  -21.498|    52.16%|   0:00:01.0| 1691.4M|   WC_VIEW|  default| out[51]                                   |
|  -0.139|   -0.139| -21.432|  -21.432|    52.16%|   0:00:00.0| 1691.4M|   WC_VIEW|  default| out[51]                                   |
|  -0.138|   -0.138| -21.401|  -21.401|    52.16%|   0:00:02.0| 1691.4M|   WC_VIEW|  default| out[51]                                   |
|  -0.138|   -0.138| -21.283|  -21.283|    52.17%|   0:00:01.0| 1691.4M|   WC_VIEW|  default| out[51]                                   |
|  -0.138|   -0.138| -21.213|  -21.213|    52.17%|   0:00:00.0| 1691.4M|   WC_VIEW|  default| out[51]                                   |
|  -0.136|   -0.136| -21.211|  -21.211|    52.18%|   0:00:01.0| 1691.4M|   WC_VIEW|  default| out[47]                                   |
|  -0.136|   -0.136| -21.037|  -21.037|    52.19%|   0:00:01.0| 1691.4M|   WC_VIEW|  default| out[47]                                   |
|  -0.133|   -0.133| -21.055|  -21.055|    52.21%|   0:00:02.0| 1691.4M|   WC_VIEW|  default| out[51]                                   |
|  -0.134|   -0.134| -20.740|  -20.740|    52.23%|   0:00:01.0| 1691.4M|   WC_VIEW|  default| out[51]                                   |
|  -0.134|   -0.134| -20.713|  -20.713|    52.23%|   0:00:00.0| 1691.4M|   WC_VIEW|  default| out[51]                                   |
|  -0.132|   -0.132| -20.690|  -20.690|    52.24%|   0:00:01.0| 1691.4M|   WC_VIEW|  default| out[48]                                   |
|  -0.132|   -0.132| -20.562|  -20.562|    52.25%|   0:00:00.0| 1691.4M|   WC_VIEW|  default| out[48]                                   |
|  -0.129|   -0.129| -20.556|  -20.556|    52.25%|   0:00:00.0| 1691.4M|   WC_VIEW|  default| out[51]                                   |
|  -0.128|   -0.128| -19.792|  -19.792|    52.27%|   0:00:01.0| 1691.4M|   WC_VIEW|  default| out[51]                                   |
|  -0.128|   -0.128| -19.691|  -19.691|    52.28%|   0:00:01.0| 1691.4M|   WC_VIEW|  default| out[25]                                   |
|  -0.128|   -0.128| -19.485|  -19.485|    52.29%|   0:00:01.0| 1691.4M|   WC_VIEW|  default| out[51]                                   |
|  -0.127|   -0.127| -19.484|  -19.484|    52.30%|   0:00:00.0| 1691.4M|   WC_VIEW|  default| out[46]                                   |
|  -0.125|   -0.125| -19.466|  -19.466|    52.30%|   0:00:00.0| 1691.4M|   WC_VIEW|  default| out[70]                                   |
|  -0.125|   -0.125| -19.248|  -19.248|    52.32%|   0:00:01.0| 1691.4M|   WC_VIEW|  default| out[70]                                   |
|  -0.125|   -0.125| -19.058|  -19.058|    52.32%|   0:00:00.0| 1691.4M|   WC_VIEW|  default| out[70]                                   |
|  -0.124|   -0.124| -18.735|  -18.735|    52.34%|   0:00:00.0| 1691.4M|   WC_VIEW|  default| out[47]                                   |
|  -0.124|   -0.124| -18.694|  -18.694|    52.35%|   0:00:01.0| 1691.4M|   WC_VIEW|  default| out[47]                                   |
|  -0.124|   -0.124| -18.703|  -18.703|    52.35%|   0:00:02.0| 1691.4M|   WC_VIEW|  default| out[47]                                   |
|  -0.124|   -0.124| -18.623|  -18.623|    52.35%|   0:00:00.0| 1691.4M|   WC_VIEW|  default| out[47]                                   |
|  -0.124|   -0.124| -18.616|  -18.616|    52.35%|   0:00:00.0| 1691.4M|   WC_VIEW|  default| out[47]                                   |
|  -0.122|   -0.122| -18.614|  -18.614|    52.35%|   0:00:00.0| 1691.4M|   WC_VIEW|  default| out[46]                                   |
|  -0.122|   -0.122| -18.533|  -18.533|    52.36%|   0:00:00.0| 1691.4M|   WC_VIEW|  default| out[46]                                   |
|  -0.122|   -0.122| -18.380|  -18.380|    52.36%|   0:00:00.0| 1691.4M|   WC_VIEW|  default| out[46]                                   |
|  -0.121|   -0.121| -18.354|  -18.354|    52.36%|   0:00:01.0| 1691.4M|   WC_VIEW|  default| out[47]                                   |
|  -0.121|   -0.121| -18.304|  -18.304|    52.37%|   0:00:01.0| 1691.4M|   WC_VIEW|  default| out[47]                                   |
|  -0.121|   -0.121| -18.300|  -18.300|    52.37%|   0:00:00.0| 1691.4M|   WC_VIEW|  default| out[47]                                   |
|  -0.120|   -0.120| -17.532|  -17.532|    52.43%|   0:00:01.0| 1691.4M|   WC_VIEW|  default| out[47]                                   |
|  -0.120|   -0.120| -17.495|  -17.495|    52.43%|   0:00:01.0| 1691.4M|   WC_VIEW|  default| out[47]                                   |
|  -0.119|   -0.119| -17.498|  -17.498|    52.43%|   0:00:01.0| 1691.4M|   WC_VIEW|  default| out[46]                                   |
|  -0.119|   -0.119| -17.433|  -17.433|    52.44%|   0:00:02.0| 1691.4M|   WC_VIEW|  default| out[48]                                   |
|  -0.119|   -0.119| -17.410|  -17.410|    52.44%|   0:00:00.0| 1691.4M|   WC_VIEW|  default| out[48]                                   |
|  -0.118|   -0.118| -17.409|  -17.409|    52.45%|   0:00:00.0| 1691.4M|   WC_VIEW|  default| out[47]                                   |
|  -0.118|   -0.118| -17.388|  -17.388|    52.45%|   0:00:01.0| 1691.4M|   WC_VIEW|  default| out[47]                                   |
|  -0.119|   -0.119| -17.381|  -17.381|    52.45%|   0:00:02.0| 1691.4M|   WC_VIEW|  default| out[47]                                   |
|  -0.119|   -0.119| -17.380|  -17.380|    52.45%|   0:00:00.0| 1691.4M|   WC_VIEW|  default| out[47]                                   |
|  -0.118|   -0.118| -17.377|  -17.377|    52.45%|   0:00:00.0| 1691.4M|   WC_VIEW|  default| out[49]                                   |
|  -0.116|   -0.116| -16.760|  -16.760|    52.48%|   0:00:02.0| 1691.4M|   WC_VIEW|  default| out[121]                                  |
|  -0.115|   -0.115| -16.263|  -16.263|    52.49%|   0:00:00.0| 1691.4M|   WC_VIEW|  default| out[75]                                   |
|  -0.114|   -0.114| -16.170|  -16.170|    52.49%|   0:00:01.0| 1691.4M|   WC_VIEW|  default| out[3]                                    |
|  -0.114|   -0.114| -16.106|  -16.106|    52.50%|   0:00:01.0| 1691.4M|   WC_VIEW|  default| out[3]                                    |
|  -0.112|   -0.112| -16.101|  -16.101|    52.50%|   0:00:00.0| 1691.4M|   WC_VIEW|  default| out[61]                                   |
|  -0.111|   -0.111| -15.022|  -15.022|    52.54%|   0:00:01.0| 1691.4M|   WC_VIEW|  default| out[10]                                   |
|  -0.109|   -0.109| -14.947|  -14.947|    52.55%|   0:00:00.0| 1691.4M|   WC_VIEW|  default| out[1]                                    |
|  -0.109|   -0.109| -14.800|  -14.800|    52.56%|   0:00:01.0| 1691.4M|   WC_VIEW|  default| out[1]                                    |
|  -0.109|   -0.109| -14.693|  -14.693|    52.56%|   0:00:00.0| 1691.4M|   WC_VIEW|  default| out[1]                                    |
|  -0.109|   -0.109| -14.685|  -14.685|    52.56%|   0:00:00.0| 1691.4M|   WC_VIEW|  default| out[1]                                    |
|  -0.108|   -0.108| -14.057|  -14.057|    52.62%|   0:00:00.0| 1691.4M|   WC_VIEW|  default| out[124]                                  |
|  -0.102|   -0.102| -13.598|  -13.598|    52.61%|   0:00:01.0| 1691.4M|   WC_VIEW|  default| out[69]                                   |
|  -0.099|   -0.099| -13.055|  -13.055|    52.63%|   0:00:02.0| 1691.4M|   WC_VIEW|  default| o_valid                                   |
|  -0.093|   -0.093| -12.651|  -12.651|    52.64%|   0:00:00.0| 1691.4M|   WC_VIEW|  default| out[70]                                   |
|  -0.092|   -0.092| -12.328|  -12.328|    52.66%|   0:00:01.0| 1691.4M|   WC_VIEW|  default| out[72]                                   |
|  -0.087|   -0.087| -12.079|  -12.079|    52.67%|   0:00:00.0| 1691.4M|   WC_VIEW|  default| out[69]                                   |
|  -0.087|   -0.087| -11.825|  -11.825|    52.68%|   0:00:01.0| 1691.4M|   WC_VIEW|  default| out[82]                                   |
|  -0.086|   -0.086| -11.495|  -11.495|    52.69%|   0:00:02.0| 1691.4M|   WC_VIEW|  default| out[86]                                   |
|  -0.084|   -0.084| -11.406|  -11.406|    52.69%|   0:00:00.0| 1691.4M|   WC_VIEW|  default| out[66]                                   |
|  -0.084|   -0.084| -11.316|  -11.316|    52.70%|   0:00:00.0| 1691.4M|   WC_VIEW|  default| out[75]                                   |
|  -0.083|   -0.083| -11.277|  -11.277|    52.70%|   0:00:03.0| 1673.2M|   WC_VIEW|  default| out[72]                                   |
|  -0.082|   -0.082| -10.797|  -10.797|    52.72%|   0:00:01.0| 1673.2M|   WC_VIEW|  default| out[70]                                   |
|  -0.082|   -0.082| -10.681|  -10.681|    52.73%|   0:00:00.0| 1673.2M|   WC_VIEW|  default| out[70]                                   |
|  -0.082|   -0.082| -10.676|  -10.676|    52.73%|   0:00:00.0| 1673.2M|   WC_VIEW|  default| out[70]                                   |
|  -0.082|   -0.082| -10.661|  -10.661|    52.73%|   0:00:00.0| 1673.2M|   WC_VIEW|  default| out[70]                                   |
|  -0.080|   -0.080| -10.438|  -10.438|    52.76%|   0:00:01.0| 1673.2M|   WC_VIEW|  default| out[118]                                  |
|  -0.079|   -0.079| -10.337|  -10.337|    52.77%|   0:00:01.0| 1673.2M|   WC_VIEW|  default| out[122]                                  |
|  -0.077|   -0.077| -10.230|  -10.230|    52.78%|   0:00:00.0| 1673.2M|   WC_VIEW|  default| out[94]                                   |
|  -0.077|   -0.077| -10.067|  -10.067|    52.80%|   0:00:04.0| 1673.2M|   WC_VIEW|  default| out[94]                                   |
|  -0.076|   -0.076| -10.042|  -10.042|    52.80%|   0:00:00.0| 1673.2M|   WC_VIEW|  default| out[114]                                  |
|  -0.076|   -0.076|  -9.912|   -9.912|    52.81%|   0:00:00.0| 1673.2M|   WC_VIEW|  default| out[114]                                  |
|  -0.076|   -0.076|  -9.897|   -9.897|    52.82%|   0:00:00.0| 1673.2M|   WC_VIEW|  default| out[114]                                  |
|  -0.073|   -0.073|  -9.882|   -9.882|    52.82%|   0:00:00.0| 1673.2M|   WC_VIEW|  default| out[124]                                  |
|  -0.073|   -0.073|  -9.755|   -9.755|    52.83%|   0:00:01.0| 1673.2M|   WC_VIEW|  default| out[124]                                  |
|  -0.073|   -0.073|  -9.715|   -9.715|    52.84%|   0:00:00.0| 1673.2M|   WC_VIEW|  default| out[124]                                  |
|  -0.072|   -0.072|  -9.659|   -9.659|    52.84%|   0:00:01.0| 1673.2M|   WC_VIEW|  default| out[73]                                   |
|  -0.072|   -0.072|  -9.546|   -9.546|    52.85%|   0:00:00.0| 1673.2M|   WC_VIEW|  default| out[73]                                   |
|  -0.072|   -0.072|  -9.545|   -9.545|    52.86%|   0:00:00.0| 1673.2M|   WC_VIEW|  default| out[73]                                   |
|  -0.069|   -0.069|  -9.533|   -9.533|    52.86%|   0:00:00.0| 1673.2M|   WC_VIEW|  default| out[77]                                   |
|  -0.068|   -0.068|  -9.375|   -9.375|    52.87%|   0:00:01.0| 1673.2M|   WC_VIEW|  default| out[122]                                  |
|  -0.068|   -0.068|  -9.207|   -9.207|    52.89%|   0:00:02.0| 1673.2M|   WC_VIEW|  default| out[112]                                  |
|  -0.068|   -0.068|  -9.151|   -9.151|    52.90%|   0:00:00.0| 1673.2M|   WC_VIEW|  default| out[112]                                  |
|  -0.068|   -0.068|  -9.139|   -9.139|    52.90%|   0:00:00.0| 1673.2M|   WC_VIEW|  default| out[112]                                  |
|  -0.066|   -0.066|  -9.022|   -9.022|    52.92%|   0:00:01.0| 1673.2M|   WC_VIEW|  default| out[90]                                   |
|  -0.065|   -0.065|  -8.789|   -8.789|    52.94%|   0:00:00.0| 1673.2M|   WC_VIEW|  default| out[122]                                  |
|  -0.065|   -0.065|  -8.716|   -8.716|    52.95%|   0:00:04.0| 1692.3M|   WC_VIEW|  default| out[122]                                  |
|  -0.065|   -0.065|  -8.673|   -8.673|    52.95%|   0:00:00.0| 1692.3M|   WC_VIEW|  default| out[122]                                  |
|  -0.065|   -0.065|  -8.663|   -8.663|    52.95%|   0:00:00.0| 1692.3M|   WC_VIEW|  default| out[122]                                  |
|  -0.061|   -0.061|  -8.423|   -8.423|    52.99%|   0:00:00.0| 1692.3M|   WC_VIEW|  default| out[74]                                   |
|  -0.060|   -0.060|  -8.210|   -8.210|    53.01%|   0:00:02.0| 1692.3M|   WC_VIEW|  default| out[94]                                   |
|  -0.060|   -0.060|  -8.103|   -8.103|    53.03%|   0:00:01.0| 1692.3M|   WC_VIEW|  default| out[94]                                   |
|  -0.060|   -0.060|  -8.030|   -8.030|    53.04%|   0:00:01.0| 1692.3M|   WC_VIEW|  default| out[94]                                   |
|  -0.060|   -0.060|  -8.002|   -8.002|    53.05%|   0:00:00.0| 1692.3M|   WC_VIEW|  default| out[94]                                   |
|  -0.057|   -0.057|  -7.547|   -7.547|    53.11%|   0:00:01.0| 1692.3M|   WC_VIEW|  default| out[68]                                   |
|  -0.054|   -0.054|  -7.325|   -7.325|    53.12%|   0:00:01.0| 1692.3M|   WC_VIEW|  default| out[80]                                   |
|  -0.054|   -0.054|  -7.061|   -7.061|    53.15%|   0:00:02.0| 1692.3M|   WC_VIEW|  default| out[80]                                   |
|  -0.054|   -0.054|  -7.033|   -7.033|    53.15%|   0:00:00.0| 1692.3M|   WC_VIEW|  default| out[80]                                   |
|  -0.054|   -0.054|  -7.010|   -7.010|    53.16%|   0:00:00.0| 1692.3M|   WC_VIEW|  default| out[80]                                   |
|  -0.049|   -0.049|  -6.587|   -6.587|    53.19%|   0:00:01.0| 1692.3M|   WC_VIEW|  default| out[152]                                  |
|  -0.047|   -0.047|  -6.074|   -6.074|    53.22%|   0:00:01.0| 1692.3M|   WC_VIEW|  default| out[129]                                  |
|  -0.046|   -0.046|  -5.609|   -5.609|    53.22%|   0:00:01.0| 1692.3M|   WC_VIEW|  default| out[2]                                    |
|  -0.045|   -0.045|  -5.263|   -5.263|    53.24%|   0:00:01.0| 1692.3M|   WC_VIEW|  default| o_valid                                   |
|  -0.041|   -0.041|  -4.974|   -4.974|    53.25%|   0:00:02.0| 1692.3M|   WC_VIEW|  default| out[61]                                   |
|  -0.041|   -0.041|  -4.223|   -4.223|    53.25%|   0:00:04.0| 1692.3M|   WC_VIEW|  default| out[87]                                   |
|  -0.041|   -0.041|  -4.051|   -4.051|    53.26%|   0:00:00.0| 1692.3M|   WC_VIEW|  default| out[67]                                   |
|  -0.039|   -0.039|  -4.021|   -4.021|    53.26%|   0:00:00.0| 1692.3M|   WC_VIEW|  default| out[3]                                    |
|  -0.038|   -0.038|  -3.657|   -3.657|    53.27%|   0:00:01.0| 1692.3M|   WC_VIEW|  default| out[67]                                   |
|  -0.037|   -0.037|  -3.615|   -3.615|    53.28%|   0:00:00.0| 1692.3M|   WC_VIEW|  default| out[67]                                   |
|  -0.035|   -0.035|  -3.565|   -3.565|    53.29%|   0:00:01.0| 1692.3M|   WC_VIEW|  default| out[67]                                   |
|  -0.035|   -0.035|  -3.468|   -3.468|    53.29%|   0:00:02.0| 1692.3M|   WC_VIEW|  default| out[67]                                   |
|  -0.035|   -0.035|  -3.415|   -3.415|    53.30%|   0:00:00.0| 1692.3M|   WC_VIEW|  default| out[67]                                   |
|  -0.034|   -0.034|  -3.300|   -3.300|    53.32%|   0:00:00.0| 1692.3M|   WC_VIEW|  default| out[152]                                  |
|  -0.031|   -0.031|  -3.259|   -3.259|    53.32%|   0:00:04.0| 1692.3M|   WC_VIEW|  default| out[149]                                  |
|  -0.030|   -0.030|  -3.214|   -3.214|    53.34%|   0:00:02.0| 1692.3M|   WC_VIEW|  default| out[70]                                   |
|  -0.029|   -0.029|  -2.966|   -2.966|    53.35%|   0:00:02.0| 1692.3M|   WC_VIEW|  default| out[67]                                   |
|  -0.029|   -0.029|  -2.866|   -2.866|    53.36%|   0:00:00.0| 1692.3M|   WC_VIEW|  default| out[67]                                   |
|  -0.029|   -0.029|  -2.832|   -2.832|    53.37%|   0:00:01.0| 1692.3M|   WC_VIEW|  default| out[67]                                   |
|  -0.029|   -0.029|  -2.828|   -2.828|    53.37%|   0:00:00.0| 1692.3M|   WC_VIEW|  default| out[67]                                   |
|  -0.029|   -0.029|  -2.816|   -2.816|    53.38%|   0:00:00.0| 1692.3M|   WC_VIEW|  default| out[67]                                   |
|  -0.028|   -0.028|  -2.661|   -2.661|    53.39%|   0:00:00.0| 1692.3M|   WC_VIEW|  default| out[123]                                  |
|  -0.027|   -0.027|  -2.477|   -2.477|    53.41%|   0:00:01.0| 1692.3M|   WC_VIEW|  default| out[147]                                  |
|  -0.025|   -0.025|  -2.430|   -2.430|    53.41%|   0:00:00.0| 1692.3M|   WC_VIEW|  default| out[87]                                   |
|  -0.023|   -0.023|  -2.216|   -2.216|    53.43%|   0:00:03.0| 1692.3M|   WC_VIEW|  default| out[113]                                  |
|  -0.022|   -0.022|  -2.092|   -2.092|    53.44%|   0:00:01.0| 1692.3M|   WC_VIEW|  default| out[148]                                  |
|  -0.022|   -0.022|  -2.016|   -2.016|    53.45%|   0:00:08.0| 1692.3M|   WC_VIEW|  default| out[101]                                  |
|  -0.022|   -0.022|  -1.962|   -1.962|    53.47%|   0:00:02.0| 1692.3M|   WC_VIEW|  default| out[101]                                  |
|  -0.022|   -0.022|  -1.918|   -1.918|    53.47%|   0:00:00.0| 1692.3M|   WC_VIEW|  default| out[101]                                  |
|  -0.021|   -0.021|  -1.899|   -1.899|    53.47%|   0:00:01.0| 1692.3M|   WC_VIEW|  default| out[117]                                  |
|  -0.021|   -0.021|  -1.857|   -1.857|    53.48%|   0:00:01.0| 1692.3M|   WC_VIEW|  default| out[117]                                  |
|  -0.021|   -0.021|  -1.857|   -1.857|    53.48%|   0:00:00.0| 1692.3M|   WC_VIEW|  default| out[117]                                  |
|  -0.021|   -0.021|  -1.855|   -1.855|    53.49%|   0:00:00.0| 1692.3M|   WC_VIEW|  default| out[117]                                  |
|  -0.021|   -0.021|  -1.847|   -1.847|    53.49%|   0:00:00.0| 1692.3M|   WC_VIEW|  default| out[117]                                  |
|  -0.021|   -0.021|  -1.843|   -1.843|    53.49%|   0:00:00.0| 1692.3M|   WC_VIEW|  default| out[117]                                  |
|  -0.021|   -0.021|  -1.635|   -1.635|    53.52%|   0:00:01.0| 1692.3M|   WC_VIEW|  default| out[117]                                  |
|  -0.020|   -0.020|  -1.536|   -1.536|    53.54%|   0:00:01.0| 1692.3M|   WC_VIEW|  default| out[118]                                  |
|  -0.019|   -0.019|  -1.454|   -1.454|    53.55%|   0:00:02.0| 1692.3M|   WC_VIEW|  default| o_valid                                   |
|  -0.018|   -0.018|  -1.355|   -1.355|    53.55%|   0:00:01.0| 1692.3M|   WC_VIEW|  default| out[148]                                  |
|  -0.017|   -0.017|  -1.336|   -1.336|    53.57%|   0:00:03.0| 1692.3M|   WC_VIEW|  default| out[124]                                  |
|  -0.017|   -0.017|  -1.323|   -1.323|    53.57%|   0:00:02.0| 1692.3M|   WC_VIEW|  default| out[124]                                  |
|  -0.018|   -0.018|  -1.248|   -1.248|    53.60%|   0:00:01.0| 1692.3M|   WC_VIEW|  default| out[113]                                  |
|  -0.018|   -0.018|  -1.226|   -1.226|    53.61%|   0:00:01.0| 1692.3M|   WC_VIEW|  default| out[113]                                  |
|  -0.018|   -0.018|  -1.224|   -1.224|    53.61%|   0:00:00.0| 1692.3M|   WC_VIEW|  default| out[113]                                  |
|  -0.020|   -0.020|  -1.220|   -1.220|    53.65%|   0:00:02.0| 1692.3M|   WC_VIEW|  default| out[113]                                  |
|  -0.018|   -0.018|  -1.212|   -1.212|    53.65%|   0:00:00.0| 1692.3M|   WC_VIEW|  default| out[116]                                  |
|  -0.018|   -0.018|  -1.201|   -1.201|    53.65%|   0:00:00.0| 1692.3M|   WC_VIEW|  default| out[113]                                  |
|  -0.018|   -0.018|  -1.185|   -1.185|    53.66%|   0:00:01.0| 1692.3M|   WC_VIEW|  default| out[113]                                  |
|  -0.018|   -0.018|  -1.177|   -1.177|    53.66%|   0:00:00.0| 1692.3M|   WC_VIEW|  default| out[113]                                  |
|  -0.018|   -0.018|  -1.175|   -1.175|    53.66%|   0:00:00.0| 1692.3M|   WC_VIEW|  default| out[113]                                  |
|  -0.018|   -0.018|  -1.193|   -1.193|    53.68%|   0:00:01.0| 1692.3M|   WC_VIEW|  default| out[113]                                  |
|  -0.018|   -0.018|  -1.172|   -1.172|    53.68%|   0:00:00.0| 1692.3M|   WC_VIEW|  default| out[113]                                  |
|  -0.018|   -0.018|  -1.164|   -1.164|    53.69%|   0:00:00.0| 1692.3M|   WC_VIEW|  default| out[113]                                  |
|  -0.018|   -0.018|  -1.164|   -1.164|    53.69%|   0:00:00.0| 1692.3M|   WC_VIEW|  default| out[113]                                  |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------------+

*** Finish Core Optimize Step (cpu=0:02:29 real=0:02:29 mem=1692.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:02:29 real=0:02:29 mem=1692.3M) ***
** GigaOpt Optimizer WNS Slack -0.018 TNS Slack -1.164 Density 53.69
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -0.018  TNS Slack -1.164 Density 53.69
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    53.69%|        -|  -0.018|  -1.164|   0:00:00.0| 1692.3M|
|    53.65%|        7|  -0.018|  -1.013|   0:00:01.0| 1692.3M|
|    53.62%|       34|  -0.014|  -0.954|   0:00:00.0| 1692.3M|
|    53.62%|        4|  -0.014|  -0.954|   0:00:00.0| 1692.3M|
|    53.62%|        0|  -0.014|  -0.954|   0:00:00.0| 1692.3M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.015  TNS Slack -0.954 Density 53.62
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 47 constrained nets 
Layer 7 has 69 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:01.1) (real = 0:00:01.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=1635.06M, totSessionCpu=0:07:11).
*** Starting refinePlace (0:07:11 mem=1651.1M) ***
Total net bbox length = 1.528e+05 (8.983e+04 6.293e+04) (ext = 5.609e+04)
Density distribution unevenness ratio = 16.228%
Density distribution unevenness ratio = 16.227%
Move report: Timing Driven Placement moves 304 insts, mean move: 4.77 um, max move: 44.60 um
	Max move on inst (col_idx_5__fifo_instance/fifo_mux_16_1a/mux_2_1a/FE_RC_906_0): (46.60, 170.20) --> (62.40, 141.40)
	Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 1652.1MB
Density distribution unevenness ratio = 16.154%
Move report: Detail placement moves 1493 insts, mean move: 0.59 um, max move: 4.00 um
	Max move on inst (col_idx_1__fifo_instance/FE_OCPC419_FE_OFN298_rd_ptr_0_): (187.80, 118.00) --> (190.00, 116.20)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1652.1MB
Summary Report:
Instances move: 1676 (out of 8447 movable)
Mean displacement: 1.37 um
Max displacement: 44.60 um (Instance: col_idx_5__fifo_instance/fifo_mux_16_1a/mux_2_1a/FE_RC_906_0) (46.6, 170.2) -> (62.4, 141.4)
	Length: 4 sites, height: 1 rows, site name: core, cell type: INVD2
Total net bbox length = 1.529e+05 (9.016e+04 6.272e+04) (ext = 5.605e+04)
Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1652.1MB
*** Finished refinePlace (0:07:12 mem=1652.1M) ***
Finished re-routing un-routed nets (0:00:00.0 1652.1M)


Density : 0.5362
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:00.8 real=0:00:01.0 mem=1652.1M) ***
** GigaOpt Optimizer WNS Slack -0.019 TNS Slack -1.043 Density 53.62
Optimizer WNS Pass 1
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                 End Point                 |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------------+
|  -0.019|   -0.019|  -1.043|   -1.043|    53.62%|   0:00:00.0| 1652.1M|   WC_VIEW|  default| out[113]                                  |
|  -0.014|   -0.014|  -0.887|   -0.887|    53.62%|   0:00:06.0| 1709.3M|   WC_VIEW|  default| out[135]                                  |
|  -0.012|   -0.012|  -0.816|   -0.816|    53.63%|   0:00:16.0| 1709.3M|   WC_VIEW|  default| out[152]                                  |
|  -0.013|   -0.013|  -0.752|   -0.752|    53.65%|   0:00:11.0| 1709.3M|   WC_VIEW|  default| out[146]                                  |
|  -0.013|   -0.013|  -0.690|   -0.690|    53.67%|   0:00:03.0| 1709.3M|   WC_VIEW|  default| out[146]                                  |
|  -0.013|   -0.013|  -0.586|   -0.586|    53.68%|   0:00:01.0| 1709.3M|   WC_VIEW|  default| out[139]                                  |
|  -0.013|   -0.013|  -0.569|   -0.569|    53.68%|   0:00:01.0| 1709.3M|   WC_VIEW|  default| out[139]                                  |
|  -0.013|   -0.013|  -0.559|   -0.559|    53.68%|   0:00:00.0| 1709.3M|   WC_VIEW|  default| out[139]                                  |
|  -0.013|   -0.013|  -0.476|   -0.476|    53.76%|   0:00:03.0| 1709.3M|   WC_VIEW|  default| out[152]                                  |
|  -0.012|   -0.012|  -0.406|   -0.406|    53.78%|   0:00:01.0| 1709.3M|   WC_VIEW|  default| out[148]                                  |
|  -0.012|   -0.012|  -0.358|   -0.358|    53.80%|   0:00:01.0| 1709.3M|   WC_VIEW|  default| out[139]                                  |
|  -0.013|   -0.013|  -0.355|   -0.355|    53.81%|   0:00:03.0| 1709.3M|   WC_VIEW|  default| out[139]                                  |
|  -0.013|   -0.013|  -0.351|   -0.351|    53.81%|   0:00:01.0| 1709.3M|   WC_VIEW|  default| out[139]                                  |
|  -0.014|   -0.014|  -0.351|   -0.351|    53.82%|   0:00:00.0| 1709.3M|   WC_VIEW|  default| out[139]                                  |
|  -0.013|   -0.013|  -0.337|   -0.337|    53.82%|   0:00:01.0| 1709.3M|   WC_VIEW|  default| out[139]                                  |
|  -0.012|   -0.012|  -0.316|   -0.316|    53.83%|   0:00:00.0| 1709.3M|   WC_VIEW|  default| out[137]                                  |
|  -0.012|   -0.012|  -0.302|   -0.302|    53.83%|   0:00:01.0| 1709.3M|   WC_VIEW|  default| out[148]                                  |
|  -0.012|   -0.012|  -0.283|   -0.283|    53.84%|   0:00:00.0| 1709.3M|   WC_VIEW|  default| out[148]                                  |
|  -0.012|   -0.012|  -0.273|   -0.273|    53.85%|   0:00:01.0| 1709.3M|   WC_VIEW|  default| out[148]                                  |
|  -0.012|   -0.012|  -0.268|   -0.268|    53.85%|   0:00:00.0| 1709.3M|   WC_VIEW|  default| out[148]                                  |
|  -0.013|   -0.013|  -0.260|   -0.260|    53.86%|   0:00:01.0| 1709.3M|   WC_VIEW|  default| out[148]                                  |
|  -0.014|   -0.014|  -0.257|   -0.257|    53.87%|   0:00:01.0| 1709.3M|   WC_VIEW|  default| out[148]                                  |
|  -0.009|   -0.009|  -0.235|   -0.235|    53.88%|   0:00:01.0| 1709.3M|   WC_VIEW|  default| out[139]                                  |
|  -0.009|   -0.009|  -0.209|   -0.209|    53.88%|   0:00:07.0| 1709.3M|   WC_VIEW|  default| out[139]                                  |
|  -0.009|   -0.009|  -0.197|   -0.197|    53.89%|   0:00:00.0| 1709.3M|   WC_VIEW|  default| out[139]                                  |
|  -0.008|   -0.008|  -0.159|   -0.159|    53.94%|   0:00:02.0| 1709.3M|   WC_VIEW|  default| out[139]                                  |
|  -0.009|   -0.009|  -0.137|   -0.137|    53.96%|   0:00:01.0| 1709.3M|   WC_VIEW|  default| out[139]                                  |
|  -0.008|   -0.008|  -0.122|   -0.122|    53.97%|   0:00:00.0| 1709.3M|   WC_VIEW|  default| out[146]                                  |
|  -0.008|   -0.008|  -0.118|   -0.118|    53.98%|   0:00:02.0| 1709.3M|   WC_VIEW|  default| out[146]                                  |
|  -0.008|   -0.008|  -0.116|   -0.116|    53.98%|   0:00:01.0| 1709.3M|   WC_VIEW|  default| out[146]                                  |
|  -0.008|   -0.008|  -0.086|   -0.086|    54.00%|   0:00:01.0| 1709.3M|   WC_VIEW|  default| out[146]                                  |
|  -0.008|   -0.008|  -0.075|   -0.075|    54.01%|   0:00:00.0| 1709.3M|   WC_VIEW|  default| out[146]                                  |
|  -0.008|   -0.008|  -0.069|   -0.069|    54.01%|   0:00:01.0| 1709.3M|   WC_VIEW|  default| out[146]                                  |
|  -0.008|   -0.008|  -0.069|   -0.069|    54.03%|   0:00:01.0| 1709.3M|   WC_VIEW|  default| out[146]                                  |
|  -0.008|   -0.008|  -0.067|   -0.067|    54.04%|   0:00:01.0| 1709.3M|   WC_VIEW|  default| out[146]                                  |
|  -0.008|   -0.008|  -0.059|   -0.059|    54.05%|   0:00:01.0| 1709.3M|   WC_VIEW|  default| out[146]                                  |
|  -0.004|   -0.004|  -0.045|   -0.045|    54.06%|   0:00:00.0| 1709.3M|   WC_VIEW|  default| out[127]                                  |
|  -0.004|   -0.004|  -0.043|   -0.043|    54.07%|   0:00:13.0| 1728.4M|   WC_VIEW|  default| out[127]                                  |
|  -0.004|   -0.004|  -0.036|   -0.036|    54.07%|   0:00:02.0| 1728.4M|   WC_VIEW|  default| out[112]                                  |
|  -0.004|   -0.004|  -0.029|   -0.029|    54.07%|   0:00:02.0| 1728.4M|   WC_VIEW|  default| out[114]                                  |
|  -0.003|   -0.003|  -0.024|   -0.024|    54.07%|   0:00:00.0| 1728.4M|   WC_VIEW|  default| out[78]                                   |
|  -0.003|   -0.003|  -0.021|   -0.021|    54.07%|   0:00:01.0| 1728.4M|   WC_VIEW|  default| out[78]                                   |
|  -0.004|   -0.004|  -0.021|   -0.021|    54.11%|   0:00:01.0| 1728.4M|   WC_VIEW|  default| out[78]                                   |
|  -0.004|   -0.004|  -0.012|   -0.012|    54.13%|   0:00:00.0| 1728.4M|   WC_VIEW|  default| out[73]                                   |
|  -0.002|   -0.002|  -0.007|   -0.007|    54.13%|   0:00:00.0| 1728.4M|   WC_VIEW|  default| out[124]                                  |
|  -0.002|   -0.002|  -0.006|   -0.006|    54.14%|   0:00:03.0| 1728.4M|   WC_VIEW|  default| out[124]                                  |
|  -0.002|   -0.002|  -0.005|   -0.005|    54.16%|   0:00:01.0| 1728.4M|   WC_VIEW|  default| out[124]                                  |
|  -0.002|   -0.002|  -0.005|   -0.005|    54.18%|   0:00:00.0| 1728.4M|   WC_VIEW|  default| out[124]                                  |
|  -0.001|   -0.001|  -0.003|   -0.003|    54.19%|   0:00:00.0| 1728.4M|   WC_VIEW|  default| out[123]                                  |
|  -0.001|   -0.001|  -0.002|   -0.002|    54.20%|   0:00:04.0| 1728.4M|   WC_VIEW|  default| out[72]                                   |
|  -0.001|   -0.001|  -0.001|   -0.001|    54.20%|   0:00:02.0| 1728.4M|   WC_VIEW|  default| out[72]                                   |
|   0.000|    0.000|   0.000|    0.000|    54.24%|   0:00:00.0| 1728.4M|   WC_VIEW|  default| out[148]                                  |
|   0.000|    0.000|   0.000|    0.000|    54.28%|   0:00:06.0| 1728.4M|   WC_VIEW|  default| out[149]                                  |
|   0.001|    0.001|   0.000|    0.000|    54.30%|   0:00:01.0| 1728.4M|   WC_VIEW|  default| out[70]                                   |
|   0.002|    0.002|   0.000|    0.000|    54.33%|   0:00:01.0| 1728.4M|   WC_VIEW|  default| out[166]                                  |
|   0.002|    0.002|   0.000|    0.000|    54.34%|   0:00:02.0| 1728.4M|   WC_VIEW|  default| out[70]                                   |
|  -0.002|   -0.002|  -0.003|   -0.003|    54.43%|   0:00:03.0| 1728.4M|   WC_VIEW|  default| out[70]                                   |
|  -0.000|   -0.000|  -0.001|   -0.001|    54.44%|   0:00:00.0| 1728.4M|   WC_VIEW|  default| out[86]                                   |
|  -0.000|   -0.000|  -0.000|   -0.000|    54.44%|   0:00:02.0| 1728.4M|   WC_VIEW|  default| out[82]                                   |
|   0.000|    0.000|   0.000|    0.000|    54.46%|   0:00:00.0| 1728.4M|   WC_VIEW|  default| out[67]                                   |
|   0.001|    0.001|   0.000|    0.000|    54.45%|   0:00:01.0| 1728.4M|   WC_VIEW|  default| out[75]                                   |
|   0.002|    0.002|   0.000|    0.000|    54.46%|   0:00:02.0| 1728.4M|   WC_VIEW|  default| out[71]                                   |
|   0.003|    0.003|   0.000|    0.000|    54.48%|   0:00:01.0| 1728.4M|   WC_VIEW|  default| out[83]                                   |
|   0.003|    0.003|   0.000|    0.000|    54.48%|   0:00:02.0| 1728.4M|   WC_VIEW|  default| out[66]                                   |
|   0.002|    0.002|   0.000|    0.000|    54.56%|   0:00:08.0| 1728.4M|        NA|       NA| NA                                        |
|   0.002|    0.002|   0.000|    0.000|    54.60%|   0:00:01.0| 1728.4M|   WC_VIEW|  default| out[71]                                   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------------+

*** Finish Core Optimize Step (cpu=0:02:10 real=0:02:10 mem=1728.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:02:10 real=0:02:10 mem=1728.4M) ***
** GigaOpt Optimizer WNS Slack 0.002 TNS Slack 0.000 Density 54.60
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack 0.002  TNS Slack 0.000 Density 54.60
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    54.60%|        -|   0.002|   0.000|   0:00:00.0| 1728.4M|
|    54.59%|        4|   0.003|   0.000|   0:00:01.0| 1728.4M|
|    54.50%|       81|   0.004|   0.000|   0:00:01.0| 1728.4M|
|    54.49%|       11|   0.004|   0.000|   0:00:00.0| 1728.4M|
|    54.49%|        1|   0.004|   0.000|   0:00:00.0| 1728.4M|
|    54.49%|        0|   0.004|   0.000|   0:00:00.0| 1728.4M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.004  TNS Slack 0.000 Density 54.49
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 47 constrained nets 
Layer 7 has 88 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:01.4) (real = 0:00:02.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:01, real=0:00:02, mem=1652.07M, totSessionCpu=0:09:24).
*** Starting refinePlace (0:09:24 mem=1652.1M) ***
Total net bbox length = 1.560e+05 (9.168e+04 6.427e+04) (ext = 5.603e+04)
Density distribution unevenness ratio = 16.288%
Density distribution unevenness ratio = 16.224%
Move report: Detail placement moves 1045 insts, mean move: 0.56 um, max move: 3.40 um
	Max move on inst (col_idx_1__fifo_instance/fifo_mux_16_1a/FE_OCPC475_FE_OFN298_rd_ptr_0_): (176.80, 67.60) --> (178.40, 69.40)
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1656.1MB
Summary Report:
Instances move: 1045 (out of 8781 movable)
Mean displacement: 0.56 um
Max displacement: 3.40 um (Instance: col_idx_1__fifo_instance/fifo_mux_16_1a/FE_OCPC475_FE_OFN298_rd_ptr_0_) (176.8, 67.6) -> (178.4, 69.4)
	Length: 22 sites, height: 1 rows, site name: core, cell type: CKND16
Total net bbox length = 1.563e+05 (9.201e+04 6.432e+04) (ext = 5.602e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1656.1MB
*** Finished refinePlace (0:09:24 mem=1656.1M) ***
Finished re-routing un-routed nets (0:00:00.0 1656.1M)


Density : 0.5449
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:00.4 real=0:00:00.0 mem=1656.1M) ***
** GigaOpt Optimizer WNS Slack 0.004 TNS Slack 0.000 Density 54.49
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 47 constrained nets 
Layer 7 has 88 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:04:43 real=0:04:43 mem=1656.1M) ***

End: GigaOpt Optimization in WNS mode
**INFO: Num dontuse cells 97, Num usable cells 902
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 902
Info: 47 nets with fixed/cover wires excluded.
Info: 47 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack 0.004  TNS Slack 0.000 Density 54.49
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    54.49%|        -|   0.004|   0.000|   0:00:00.0| 1655.3M|
|    54.49%|        1|   0.004|   0.000|   0:00:00.0| 1655.3M|
|    54.49%|        0|   0.004|   0.000|   0:00:01.0| 1655.3M|
|    54.40%|       85|   0.004|   0.000|   0:00:01.0| 1655.3M|
|    54.39%|        7|   0.004|   0.000|   0:00:00.0| 1655.3M|
|    54.39%|        0|   0.004|   0.000|   0:00:00.0| 1655.3M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.004  TNS Slack 0.000 Density 54.39
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 47 constrained nets 
Layer 7 has 88 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:03.6) (real = 0:00:04.0) **
*** Starting refinePlace (0:09:28 mem=1655.3M) ***
Total net bbox length = 1.563e+05 (9.201e+04 6.432e+04) (ext = 5.602e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1655.3MB
Summary Report:
Instances move: 0 (out of 8780 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.563e+05 (9.201e+04 6.432e+04) (ext = 5.602e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1655.3MB
*** Finished refinePlace (0:09:28 mem=1655.3M) ***
Finished re-routing un-routed nets (0:00:00.0 1655.3M)


Density : 0.5439
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:00.3 real=0:00:00.0 mem=1655.3M) ***
*** Finished Area Reclaim Optimization (cpu=0:00:04, real=0:00:04, mem=1506.52M, totSessionCpu=0:09:28).
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=5048 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 47  numPreroutedWires = 8705
[NR-eagl] Read numTotalNets=9058  numIgnoredNets=47
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 9011 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] Rule id 1. Nets 0 
[NR-eagl] id=1  routeTrackId=0  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eagl] Pitch:  L1=720  L2=800  L3=800  L4=800  L5=800  L6=800  L7=3200  L8=3200
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 88 net(s) in layer range [7, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.03% V. EstWL: 1.684620e+04um
[NR-eagl] 
[NR-eagl] Layer group 2: route 8923 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.701036e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eagl] Layer1(M1)(F) length: 7.760000e+01um, number of vias: 33338
[NR-eagl] Layer2(M2)(V) length: 6.116714e+04um, number of vias: 46095
[NR-eagl] Layer3(M3)(H) length: 7.157670e+04um, number of vias: 5885
[NR-eagl] Layer4(M4)(V) length: 1.632967e+04um, number of vias: 2366
[NR-eagl] Layer5(M5)(H) length: 3.594867e+04um, number of vias: 1587
[NR-eagl] Layer6(M6)(V) length: 4.292225e+03um, number of vias: 1158
[NR-eagl] Layer7(M7)(H) length: 1.159580e+04um, number of vias: 1428
[NR-eagl] Layer8(M8)(V) length: 5.374705e+03um, number of vias: 0
[NR-eagl] Total length: 2.063625e+05um, number of vias: 91857
[NR-eagl] End Peak syMemory usage = 1488.7 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 0.45 seconds
Extraction called for design 'ofifo' of instances=8826 and nets=9067 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design ofifo.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1488.676M)
Compute RC Scale Done ...
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: ofifo
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1579.24 CPU=0:00:01.0 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:01.4  real=0:00:02.0  mem= 1579.2M) ***
Begin: GigaOpt postEco DRV Optimization
Info: 47 nets with fixed/cover wires excluded.
Info: 47 clock nets excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -0.06 |          0|          0|          0|  54.39  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -0.06 |          0|          0|          0|  54.39  |   0:00:00.0|    1655.6M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 47 constrained nets 
Layer 7 has 72 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:00.3 real=0:00:00.0 mem=1655.6M) ***

End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after routing: 0.020 -> 0.005 (bump = 0.015)
Begin: GigaOpt postEco optimization
Info: 47 nets with fixed/cover wires excluded.
Info: 47 clock nets excluded from IPO operation.
*info: 47 clock nets excluded
*info: 2 special nets excluded.
*info: 9 no-driver nets excluded.
*info: 47 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.060 TNS Slack -1.690 Density 54.39
Optimizer WNS Pass 0
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                 End Point                 |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------------+
|  -0.060|   -0.060|  -1.690|   -1.690|    54.39%|   0:00:00.0| 1670.8M|   WC_VIEW|  default| o_valid                                   |
|  -0.045|   -0.045|  -1.376|   -1.376|    54.46%|   0:00:09.0| 1709.0M|   WC_VIEW|  default| out[122]                                  |
|  -0.045|   -0.045|  -1.376|   -1.376|    54.46%|   0:00:00.0| 1709.0M|   WC_VIEW|  default| out[122]                                  |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:09.4 real=0:00:09.0 mem=1709.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:09.4 real=0:00:09.0 mem=1709.0M) ***
** GigaOpt Optimizer WNS Slack -0.045 TNS Slack -1.376 Density 54.46
*** Starting refinePlace (0:09:45 mem=1709.0M) ***
Total net bbox length = 1.562e+05 (9.205e+04 6.418e+04) (ext = 5.600e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1709.0MB
Summary Report:
Instances move: 0 (out of 8781 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.562e+05 (9.205e+04 6.418e+04) (ext = 5.600e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1709.0MB
*** Finished refinePlace (0:09:45 mem=1709.0M) ***
Finished re-routing un-routed nets (0:00:00.0 1709.0M)


Density : 0.5446
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:00.3 real=0:00:00.0 mem=1709.0M) ***
** GigaOpt Optimizer WNS Slack -0.045 TNS Slack -1.376 Density 54.46
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 47 constrained nets 
Layer 7 has 64 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:09.9 real=0:00:09.0 mem=1709.0M) ***

End: GigaOpt postEco optimization
GigaOpt: WNS changes after postEco optimization: 0.020 -> 0.006 (bump = 0.014)
GigaOpt: Skipping nonLegal postEco optimization
Design TNS changes after trial route: 0.100 -> -1.276
Begin: GigaOpt TNS recovery
Info: 47 nets with fixed/cover wires excluded.
Info: 47 clock nets excluded from IPO operation.
*info: 47 clock nets excluded
*info: 2 special nets excluded.
*info: 9 no-driver nets excluded.
*info: 47 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.045 TNS Slack -1.376 Density 54.46
Optimizer TNS Opt
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                 End Point                 |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------------+
|  -0.045|   -0.045|  -1.376|   -1.376|    54.46%|   0:00:00.0| 1709.0M|   WC_VIEW|  default| out[122]                                  |
|  -0.045|   -0.045|  -1.034|   -1.034|    54.50%|   0:00:06.0| 1691.9M|   WC_VIEW|  default| out[125]                                  |
|  -0.045|   -0.045|  -1.033|   -1.033|    54.51%|   0:00:00.0| 1691.9M|   WC_VIEW|  default| out[125]                                  |
|  -0.045|   -0.045|  -1.025|   -1.025|    54.51%|   0:00:00.0| 1691.9M|   WC_VIEW|  default| out[152]                                  |
|  -0.045|   -0.045|  -1.024|   -1.024|    54.51%|   0:00:00.0| 1691.9M|   WC_VIEW|  default| out[122]                                  |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:05.9 real=0:00:06.0 mem=1691.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:05.9 real=0:00:06.0 mem=1691.9M) ***
** GigaOpt Optimizer WNS Slack -0.045 TNS Slack -1.024 Density 54.51
*** Starting refinePlace (0:09:54 mem=1691.9M) ***
Total net bbox length = 1.563e+05 (9.206e+04 6.420e+04) (ext = 5.598e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 1691.9MB
Summary Report:
Instances move: 0 (out of 8785 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.563e+05 (9.206e+04 6.420e+04) (ext = 5.598e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 1691.9MB
*** Finished refinePlace (0:09:54 mem=1691.9M) ***
Finished re-routing un-routed nets (0:00:00.0 1691.9M)


Density : 0.5451
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:00.3 real=0:00:01.0 mem=1691.9M) ***
** GigaOpt Optimizer WNS Slack -0.045 TNS Slack -1.024 Density 54.51
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 47 constrained nets 
Layer 7 has 64 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:06.4 real=0:00:07.0 mem=1691.9M) ***

End: GigaOpt TNS recovery
*** Steiner Routed Nets: 0.364%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 47 nets with fixed/cover wires excluded.
Info: 47 clock nets excluded from IPO operation.
*info: 47 clock nets excluded
*info: 2 special nets excluded.
*info: 9 no-driver nets excluded.
*info: 47 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.045 TNS Slack -1.024 Density 54.51
Optimizer TNS Opt
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                 End Point                 |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------------+
|  -0.045|   -0.045|  -1.024|   -1.024|    54.51%|   0:00:00.0| 1691.9M|   WC_VIEW|  default| out[122]                                  |
|  -0.045|   -0.045|  -1.024|   -1.024|    54.51%|   0:00:01.0| 1691.9M|   WC_VIEW|  default| out[122]                                  |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:01.0 mem=1691.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.1 real=0:00:01.0 mem=1691.9M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 47 constrained nets 
Layer 7 has 64 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:00.3 real=0:00:01.0 mem=1691.9M) ***

End: GigaOpt Optimization in post-eco TNS mode
**optDesign ... cpu = 0:05:28, real = 0:05:28, mem = 1504.5M, totSessionCpu=0:09:58 **
** Profile ** Start :  cpu=0:00:00.0, mem=1504.5M
** Profile ** Other data :  cpu=0:00:00.0, mem=1504.5M
** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1512.5M
** Profile ** DRVs :  cpu=0:00:00.1, mem=1512.5M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.045  |  0.012  | -0.045  |
|           TNS (ns):| -1.025  |  0.000  | -1.025  |
|    Violating Paths:|   61    |    0    |   61    |
|          All Paths:|  4306   |  2896   |  4306   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 54.510%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1512.5M
Info: 47 nets with fixed/cover wires excluded.
Info: 47 clock nets excluded from IPO operation.
WC_VIEW BC_VIEW

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1229.43MB/1229.43MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1229.43MB/1229.43MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1229.43MB/1229.43MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-10 11:52:09 (2025-Mar-10 18:52:09 GMT)
2025-Mar-10 11:52:09 (2025-Mar-10 18:52:09 GMT): 10%
2025-Mar-10 11:52:09 (2025-Mar-10 18:52:09 GMT): 20%
2025-Mar-10 11:52:09 (2025-Mar-10 18:52:09 GMT): 30%
2025-Mar-10 11:52:09 (2025-Mar-10 18:52:09 GMT): 40%
2025-Mar-10 11:52:09 (2025-Mar-10 18:52:09 GMT): 50%
2025-Mar-10 11:52:09 (2025-Mar-10 18:52:09 GMT): 60%
2025-Mar-10 11:52:09 (2025-Mar-10 18:52:09 GMT): 70%
2025-Mar-10 11:52:09 (2025-Mar-10 18:52:09 GMT): 80%
2025-Mar-10 11:52:09 (2025-Mar-10 18:52:09 GMT): 90%

Finished Levelizing
2025-Mar-10 11:52:09 (2025-Mar-10 18:52:09 GMT)

Starting Activity Propagation
2025-Mar-10 11:52:09 (2025-Mar-10 18:52:09 GMT)
2025-Mar-10 11:52:09 (2025-Mar-10 18:52:09 GMT): 10%
2025-Mar-10 11:52:09 (2025-Mar-10 18:52:09 GMT): 20%

Finished Activity Propagation
2025-Mar-10 11:52:10 (2025-Mar-10 18:52:10 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=1229.71MB/1229.71MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-10 11:52:10 (2025-Mar-10 18:52:10 GMT)
 ... Calculating switching power
2025-Mar-10 11:52:10 (2025-Mar-10 18:52:10 GMT): 10%
2025-Mar-10 11:52:10 (2025-Mar-10 18:52:10 GMT): 20%
2025-Mar-10 11:52:10 (2025-Mar-10 18:52:10 GMT): 30%
2025-Mar-10 11:52:10 (2025-Mar-10 18:52:10 GMT): 40%
2025-Mar-10 11:52:10 (2025-Mar-10 18:52:10 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-10 11:52:10 (2025-Mar-10 18:52:10 GMT): 60%
2025-Mar-10 11:52:10 (2025-Mar-10 18:52:10 GMT): 70%
2025-Mar-10 11:52:10 (2025-Mar-10 18:52:10 GMT): 80%
2025-Mar-10 11:52:10 (2025-Mar-10 18:52:10 GMT): 90%

Finished Calculating power
2025-Mar-10 11:52:10 (2025-Mar-10 18:52:10 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1229.72MB/1229.72MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1229.72MB/1229.72MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:01, mem(process/total)=1229.72MB/1229.72MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-10 11:52:10 (2025-Mar-10 18:52:10 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: ofifo
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       25.47787309 	   75.1897%
Total Switching Power:       8.07574777 	   23.8329%
Total Leakage Power:         0.33118850 	    0.9774%
Total Power:                33.88480935
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         21.34      0.6869      0.1608       22.19       65.48
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                      2.947       3.241      0.1626       6.351       18.74
Clock (Combinational)              1.192       4.147    0.007816       5.347       15.78
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              25.48       8.076      0.3312       33.88         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      25.48       8.076      0.3312       33.88         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                1.192       4.147    0.007816       5.347       15.78
-----------------------------------------------------------------------------------------
Total                              1.192       4.147    0.007816       5.347       15.78
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:   CTS_ccl_BUF_clk_G0_L2_5 (CKBD16): 	    0.1616
* 		Highest Leakage Power:       FE_OCPC502_out_112_ (BUFFD16): 	 0.0002499
* 		Total Cap: 	5.43319e-11 F
* 		Total instances in design:  8831
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1229.72MB/1229.72MB)

Begin: Power Optimization
Reclaim Optimization WNS Slack -0.045  TNS Slack -1.024 Density 54.51
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    54.51%|        -|  -0.045|  -1.024|   0:00:00.0| 1661.3M|
|    54.51%|        0|  -0.045|  -1.025|   0:00:04.0| 1661.3M|
|    54.51%|        6|  -0.045|  -1.025|   0:00:02.0| 1661.3M|
|    54.49%|        5|  -0.044|  -1.018|   0:00:01.0| 1661.3M|
|    54.42%|      613|  -0.043|  -0.984|   0:00:03.0| 1680.4M|
|    54.42%|        8|  -0.043|  -0.984|   0:00:01.0| 1680.4M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.043  TNS Slack -0.984 Density 54.42
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 47 constrained nets 
Layer 7 has 64 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Power Optimization (cpu = 0:00:11.0) (real = 0:00:11.0) **
Executing incremental physical updates
*** Starting refinePlace (0:10:11 mem=1646.0M) ***
Total net bbox length = 1.562e+05 (9.205e+04 6.420e+04) (ext = 5.596e+04)
Density distribution unevenness ratio = 16.245%
Density distribution unevenness ratio = 16.181%
Move report: Detail placement moves 20 insts, mean move: 2.14 um, max move: 4.60 um
	Max move on inst (col_idx_5__fifo_instance/U11): (32.80, 163.00) --> (35.60, 164.80)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1646.0MB
Summary Report:
Instances move: 20 (out of 8779 movable)
Mean displacement: 2.14 um
Max displacement: 4.60 um (Instance: col_idx_5__fifo_instance/U11) (32.8, 163) -> (35.6, 164.8)
	Length: 4 sites, height: 1 rows, site name: core, cell type: CKND2D0
Total net bbox length = 1.563e+05 (9.208e+04 6.421e+04) (ext = 5.596e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1646.0MB
*** Finished refinePlace (0:10:11 mem=1646.0M) ***
Checking setup slack degradation ...
Info: 47 nets with fixed/cover wires excluded.
Info: 47 clock nets excluded from IPO operation.
Info: 47 nets with fixed/cover wires excluded.
Info: 47 clock nets excluded from IPO operation.
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                 End Point                 |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------------+
|  -0.043|   -0.043|  -0.984|   -0.984|    54.42%|   0:00:00.0| 1680.4M|   WC_VIEW|  default| out[115]                                  |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------------+

*** Finish post-CTS Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=1680.4M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.3 real=0:00:00.0 mem=1680.4M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 47 constrained nets 
Layer 7 has 64 constrained nets 
**** End NDR-Layer Usage Statistics ****

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1256.82MB/1256.82MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1256.82MB/1256.82MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1256.82MB/1256.82MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-10 11:52:26 (2025-Mar-10 18:52:26 GMT)
2025-Mar-10 11:52:26 (2025-Mar-10 18:52:26 GMT): 10%
2025-Mar-10 11:52:26 (2025-Mar-10 18:52:26 GMT): 20%
2025-Mar-10 11:52:26 (2025-Mar-10 18:52:26 GMT): 30%
2025-Mar-10 11:52:26 (2025-Mar-10 18:52:26 GMT): 40%
2025-Mar-10 11:52:26 (2025-Mar-10 18:52:26 GMT): 50%
2025-Mar-10 11:52:26 (2025-Mar-10 18:52:26 GMT): 60%
2025-Mar-10 11:52:26 (2025-Mar-10 18:52:26 GMT): 70%
2025-Mar-10 11:52:26 (2025-Mar-10 18:52:26 GMT): 80%
2025-Mar-10 11:52:26 (2025-Mar-10 18:52:26 GMT): 90%

Finished Levelizing
2025-Mar-10 11:52:26 (2025-Mar-10 18:52:26 GMT)

Starting Activity Propagation
2025-Mar-10 11:52:26 (2025-Mar-10 18:52:26 GMT)
2025-Mar-10 11:52:26 (2025-Mar-10 18:52:26 GMT): 10%
2025-Mar-10 11:52:26 (2025-Mar-10 18:52:26 GMT): 20%

Finished Activity Propagation
2025-Mar-10 11:52:26 (2025-Mar-10 18:52:26 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=1256.82MB/1256.82MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-10 11:52:26 (2025-Mar-10 18:52:26 GMT)
 ... Calculating switching power
2025-Mar-10 11:52:26 (2025-Mar-10 18:52:26 GMT): 10%
2025-Mar-10 11:52:26 (2025-Mar-10 18:52:26 GMT): 20%
2025-Mar-10 11:52:26 (2025-Mar-10 18:52:26 GMT): 30%
2025-Mar-10 11:52:26 (2025-Mar-10 18:52:26 GMT): 40%
2025-Mar-10 11:52:26 (2025-Mar-10 18:52:26 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-10 11:52:26 (2025-Mar-10 18:52:26 GMT): 60%
2025-Mar-10 11:52:26 (2025-Mar-10 18:52:26 GMT): 70%
2025-Mar-10 11:52:27 (2025-Mar-10 18:52:27 GMT): 80%
2025-Mar-10 11:52:27 (2025-Mar-10 18:52:27 GMT): 90%

Finished Calculating power
2025-Mar-10 11:52:27 (2025-Mar-10 18:52:27 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1256.82MB/1256.82MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1256.82MB/1256.82MB)

Ended Power Analysis: (cpu=0:00:01, real=0:00:01, mem(process/total)=1256.82MB/1256.82MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-10 11:52:27 (2025-Mar-10 18:52:27 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: ofifo
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       25.43985282 	   75.2367%
Total Switching Power:       8.04567386 	   23.7946%
Total Leakage Power:         0.32755695 	    0.9687%
Total Power:                33.81308363
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         21.34      0.6806      0.1607       22.18        65.6
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                      2.909       3.218       0.159       6.286       18.59
Clock (Combinational)              1.192       4.147    0.007816       5.347       15.81
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              25.44       8.046      0.3276       33.81         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      25.44       8.046      0.3276       33.81         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                1.192       4.147    0.007816       5.347       15.81
-----------------------------------------------------------------------------------------
Total                              1.192       4.147    0.007816       5.347       15.81
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:   CTS_ccl_BUF_clk_G0_L2_5 (CKBD16): 	    0.1616
* 		Highest Leakage Power:       FE_OCPC502_out_112_ (BUFFD16): 	 0.0002499
* 		Total Cap: 	5.39959e-11 F
* 		Total instances in design:  8825
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1256.82MB/1256.82MB)

*** Finished Leakage Power Optimization (cpu=0:00:16, real=0:00:16, mem=1504.75M, totSessionCpu=0:10:16).
Extraction called for design 'ofifo' of instances=8825 and nets=9066 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design ofifo.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1482.699M)
doiPBLastSyncSlave
#################################################################################
# Design Stage: PreRoute
# Design Name: ofifo
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1561.96 CPU=0:00:00.9 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:01.3  real=0:00:02.0  mem= 1562.0M) ***

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1227.27MB/1227.27MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1227.27MB/1227.27MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1227.27MB/1227.27MB)

Begin Processing Signal Activity


Starting Activity Propagation
2025-Mar-10 11:52:29 (2025-Mar-10 18:52:29 GMT)
2025-Mar-10 11:52:29 (2025-Mar-10 18:52:29 GMT): 10%
2025-Mar-10 11:52:29 (2025-Mar-10 18:52:29 GMT): 20%

Finished Activity Propagation
2025-Mar-10 11:52:29 (2025-Mar-10 18:52:29 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=1227.37MB/1227.37MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-10 11:52:29 (2025-Mar-10 18:52:29 GMT)
 ... Calculating switching power
2025-Mar-10 11:52:29 (2025-Mar-10 18:52:29 GMT): 10%
2025-Mar-10 11:52:29 (2025-Mar-10 18:52:29 GMT): 20%
2025-Mar-10 11:52:29 (2025-Mar-10 18:52:29 GMT): 30%
2025-Mar-10 11:52:29 (2025-Mar-10 18:52:29 GMT): 40%
2025-Mar-10 11:52:29 (2025-Mar-10 18:52:29 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-10 11:52:30 (2025-Mar-10 18:52:30 GMT): 60%
2025-Mar-10 11:52:30 (2025-Mar-10 18:52:30 GMT): 70%
2025-Mar-10 11:52:30 (2025-Mar-10 18:52:30 GMT): 80%
2025-Mar-10 11:52:30 (2025-Mar-10 18:52:30 GMT): 90%

Finished Calculating power
2025-Mar-10 11:52:30 (2025-Mar-10 18:52:30 GMT)
Ended Power Computation: (cpu=0:00:01, real=0:00:00, mem(process/total)=1227.37MB/1227.37MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1227.37MB/1227.37MB)

Ended Power Analysis: (cpu=0:00:01, real=0:00:01, mem(process/total)=1227.37MB/1227.37MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-10 11:52:30 (2025-Mar-10 18:52:30 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: ofifo

*

*	Liberty Libraries used: 

*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib

*

*	Power Domain used: 

*		Rail:        VDD 	Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/ofifo_postCTS.power

*

-----------------------------------------------------------------------------------------



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       25.43985688 	   75.2367%
Total Switching Power:       8.04567386 	   23.7946%
Total Leakage Power:         0.32755695 	    0.9687%
Total Power:                33.81308768
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         21.34      0.6806      0.1607       22.18        65.6
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                      2.909       3.218       0.159       6.286       18.59
Clock (Combinational)              1.192       4.147    0.007816       5.347       15.81
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              25.44       8.046      0.3276       33.81         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      25.44       8.046      0.3276       33.81         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                1.192       4.147    0.007816       5.347       15.81
-----------------------------------------------------------------------------------------
Total                              1.192       4.147    0.007816       5.347       15.81
-----------------------------------------------------------------------------------------
Total leakage power = 0.327557 mW
Cell usage statistics:  
Library tcbn65gpluswc , 8825 cells ( 100.000000%) , 0.327557 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1227.44MB/1227.44MB)


Output file is ./timingReports/ofifo_postCTS.power.
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:05:49, real = 0:05:49, mem = 1504.7M, totSessionCpu=0:10:19 **
** Profile ** Start :  cpu=0:00:00.0, mem=1504.7M
** Profile ** Other data :  cpu=0:00:00.0, mem=1504.7M
** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1514.7M
** Profile ** Total reports :  cpu=0:00:00.3, mem=1506.7M
** Profile ** DRVs :  cpu=0:00:00.1, mem=1506.7M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.043  |  0.012  | -0.043  |
|           TNS (ns):| -0.985  |  0.000  | -0.985  |
|    Violating Paths:|   59    |    0    |   59    |
|          All Paths:|  4306   |  2896   |  4306   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 54.416%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1506.7M
**optDesign ... cpu = 0:05:50, real = 0:05:50, mem = 1504.7M, totSessionCpu=0:10:20 **
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
Set place::cacheFPlanSiteMark to 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3442          7  The version of the capacitance table fil...
WARNING   IMPOPT-3663          1  Power view is not set. First setup analy...
WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
WARNING   IMPCCOPT-1361        6  Routing info for %s nets in clock tree %...
WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
*** Message Summary: 17 warning(s), 0 error(s)

**ccopt_design ... cpu = 0:06:36, real = 0:06:36, mem = 1439.8M, totSessionCpu=0:10:20 **
<CMD> set_propagated_clock [all_clocks]
<CMD> optDesign -postCTS -hold
GigaOpt running with 1 threads.
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1445.8M, totSessionCpu=0:10:21 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -noEcoRoute
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1445.8M)
DEL0 does not have usable cells
 This may be because it is dont_use, or because it has no LEF.
 **WARN: (IMPOPT-3080):	All delay cells are dont_use. Buffers will be used to fix hold violations.
Type 'man IMPOPT-3080' for more detail.
GigaOpt Hold Optimizer is used
Include MVT Delays for Hold Opt
<optDesign CMD> fixhold  no -lvt Cells
**INFO: Num dontuse cells 396, Num usable cells 603
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 396, Num usable cells 603
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:10:22 mem=1445.8M ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: ofifo
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
End delay calculation. (MEM=0 CPU=0:00:01.0 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:01.1  real=0:00:01.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:01.4 real=0:00:01.0 totSessionCpu=0:00:01.8 mem=0.0M)

Active hold views:
 BC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:01.8 real=0:00:02.0 totSessionCpu=0:00:01.8 mem=0.0M ***
** Profile ** Start :  cpu=0:00:00.0, mem=0.0M
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=0.0M
Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:02.3 real=0:00:03.0 totSessionCpu=0:00:02.3 mem=0.0M ***

_______________________________________________________________________
Done building cte setup timing graph (fixHold) cpu=0:00:02.4 real=0:00:03.0 totSessionCpu=0:10:24 mem=1445.8M ***
** Profile ** Start :  cpu=0:00:00.0, mem=1445.8M
** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1453.8M
Restoring autoHoldViews:  BC_VIEW
** Profile ** Start :  cpu=0:00:00.0, mem=1453.8M
** Profile ** Other data :  cpu=0:00:00.0, mem=1453.8M
** Profile ** DRVs :  cpu=0:00:00.1, mem=1453.8M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.043  |  0.012  | -0.043  |
|           TNS (ns):| -0.985  |  0.000  | -0.985  |
|    Violating Paths:|   59    |    0    |   59    |
|          All Paths:|  4306   |  2896   |  4306   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.061  |  0.061  |  0.115  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  4306   |  2896   |  4306   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 54.416%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------

*Info: minBufDelay = 55.1 ps, libStdDelay = 14.2 ps, minBufSize = 5760000 (4.0)
*Info: worst delay setup view: WC_VIEW
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 1445.8M, totSessionCpu=0:10:26 **
*info: Run optDesign holdfix with 1 thread.
Info: 47 nets with fixed/cover wires excluded.
Info: 47 clock nets excluded from IPO operation.
*** Hold timing is met. Hold fixing is not needed 
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 1497.2M, totSessionCpu=0:10:26 **
** Profile ** Start :  cpu=0:00:00.0, mem=1497.2M
** Profile ** Other data :  cpu=0:00:00.0, mem=1497.2M
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: ofifo
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
End delay calculation. (MEM=0 CPU=0:00:00.9 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:01.1  real=0:00:01.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:01.4 real=0:00:01.0 totSessionCpu=0:00:03.8 mem=0.0M)
** Profile ** Overall slacks :  cpu=0:00:0-2.-1, mem=0.0M
** Profile ** Total reports :  cpu=0:00:00.1, mem=0.0M

_______________________________________________________________________
** Profile ** Overall slacks :  cpu=0:00:01.2, mem=1507.2M
** Profile ** Total reports :  cpu=0:00:00.3, mem=1499.2M
** Profile ** DRVs :  cpu=0:00:00.1, mem=1499.2M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.043  |  0.012  | -0.043  |
|           TNS (ns):| -0.985  |  0.000  | -0.985  |
|    Violating Paths:|   59    |    0    |   59    |
|          All Paths:|  4306   |  2896   |  4306   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.061  |  0.061  |  0.115  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  4306   |  2896   |  4306   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 54.416%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1499.2M
**optDesign ... cpu = 0:00:06, real = 0:00:07, mem = 1497.2M, totSessionCpu=0:10:28 **
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> saveDesign cts.enc
Writing Netlist "cts.enc.dat.tmp/ofifo.v.gz" ...
Saving AAE Data ...
Saving preference file cts.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving floorplan file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement file ...
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.2 real=0:00:00.0 mem=1497.2M) ***
Saving DEF file ...
Saving rc congestion map cts.enc.dat.tmp/ofifo.congmap.gz ...
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
Cmin Cmax
Generated self-contained design cts.enc.dat.tmp

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
ERROR     IMPOAX-142           2  %s                                       
*** Message Summary: 0 warning(s), 3 error(s)

<CMD> pan 28.692 28.253
<CMD> pan 70.603 45.859
<CMD> pan -33.755 -38.061
<CMD> pan -39.267 -54.938
<CMD> pan 13.156 12.681
<CMD> pan 17.345 -0.613
<CMD> addFiller -cell {FILL1 FILL2 DCAP DCAP4 DCAP16 DCAP32 DCAP64}
**WARN: (IMPSP-5213):	Option -fitGap is set to true when one site filler cell is specified. It will be ignored.
*INFO: Adding fillers to top-module.
*INFO:   Added 421 filler insts (cell DCAP64 / prefix FILLER).
*INFO:   Added 334 filler insts (cell DCAP32 / prefix FILLER).
*INFO:   Added 1086 filler insts (cell DCAP16 / prefix FILLER).
*INFO:   Added 7627 filler insts (cell DCAP4 / prefix FILLER).
*INFO:   Added 1508 filler insts (cell DCAP / prefix FILLER).
*INFO:   Added 1797 filler insts (cell FILL2 / prefix FILLER).
*INFO:   Added 1845 filler insts (cell FILL1 / prefix FILLER).
*INFO: Total 14618 filler insts added - prefix FILLER (CPU: 0:00:00.4).
For 14618 new insts, 14618 new pwr-pin connections were made to global net 'VDD'.
14618 new gnd-pin connections were made to global net 'VSS'.
*** Applied 2 GNC rules (cpu = 0:00:00.0)
For 23443 new insts, 0 new pwr-pin connection was made to global net 'VDD'.
0 new gnd-pin connection was made to global net 'VSS'.
*** Applied 2 GNC rules (cpu = 0:00:00.0)
<CMD> setLayerPreference allM0 -isVisible 0
<CMD> setLayerPreference allM1Cont -isVisible 0
<CMD> setLayerPreference allM1 -isVisible 0
<CMD> setLayerPreference allM2Cont -isVisible 0
<CMD> setLayerPreference allM2 -isVisible 0
<CMD> setLayerPreference allM3Cont -isVisible 0
<CMD> setLayerPreference allM3 -isVisible 0
<CMD> setLayerPreference allM4Cont -isVisible 0
<CMD> setLayerPreference allM4 -isVisible 0
<CMD> setLayerPreference allM5Cont -isVisible 0
<CMD> setLayerPreference allM5 -isVisible 0
<CMD> setLayerPreference allM6Cont -isVisible 0
<CMD> setLayerPreference allM6 -isVisible 0
<CMD> setLayerPreference allM7Cont -isVisible 0
<CMD> setLayerPreference allM7 -isVisible 0
<CMD> setLayerPreference allM8Cont -isVisible 0
<CMD> setLayerPreference allM8 -isVisible 0
<CMD> pan 6.445 61.806
<CMD> pan -37.640 34.418
<CMD> setLayerPreference allM0 -isVisible 1
<CMD> setLayerPreference allM1Cont -isVisible 1
<CMD> setLayerPreference allM1 -isVisible 1
<CMD> setLayerPreference allM2Cont -isVisible 1
<CMD> setLayerPreference allM2 -isVisible 1
<CMD> setLayerPreference allM3Cont -isVisible 1
<CMD> setLayerPreference allM3 -isVisible 1
<CMD> setLayerPreference allM4Cont -isVisible 1
<CMD> setLayerPreference allM4 -isVisible 1
<CMD> setLayerPreference allM5Cont -isVisible 1
<CMD> setLayerPreference allM5 -isVisible 1
<CMD> setLayerPreference allM6Cont -isVisible 1
<CMD> setLayerPreference allM6 -isVisible 1
<CMD> setLayerPreference allM7Cont -isVisible 1
<CMD> setLayerPreference allM7 -isVisible 1
<CMD> setLayerPreference allM8Cont -isVisible 1
<CMD> setLayerPreference allM8 -isVisible 1
<CMD> setNanoRouteMode -quiet -drouteAllowMergedWireAtPin false
<CMD> setNanoRouteMode -quiet -drouteFixAntenna true
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
<CMD> setNanoRouteMode -quiet -routeWithSiDriven true
<CMD> setNanoRouteMode -quiet -routeSiEffort medium
<CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix false
<CMD> setNanoRouteMode -quiet -drouteAutoStop true
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly false
<CMD> setNanoRouteMode -quiet -drouteStartIteration default
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> routeDesign
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1165.89 (MB), peak = 1359.62 (MB)
#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping  will be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
#**INFO: auto set of routeReserveSpaceForMultiCut to true
#**INFO: auto set of routeConcurrentMinimizeViaCountEffort to high
Begin checking placement ... (start mem=1442.8M, init mem=1442.8M)
*info: Placed = 23443          (Fixed = 46)
*info: Unplaced = 0           
Placement Density:100.00%(75404/75404)
Finished checkPlace (cpu: total=0:00:00.1, vio checks=0:00:00.0; mem=1442.8M)
#**INFO: honoring user setting for routeWithTimingDriven set to true
#**INFO: honoring user setting for routeWithSiDriven set to true

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (47) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1442.8M) ***
#Start route 47 clock nets...

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteEndIteration 5
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Mon Mar 10 11:59:36 2025
#
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST col_idx_1__fifo_instance/q11_reg_15_ connects to NET CTS_115 at location ( 129.300 84.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST col_idx_3__fifo_instance/q3_reg_14_ connects to NET CTS_115 at location ( 113.300 72.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST col_idx_1__fifo_instance/q8_reg_4_ connects to NET CTS_115 at location ( 127.500 66.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST col_idx_3__fifo_instance/q0_reg_7_ connects to NET CTS_115 at location ( 121.100 72.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET CTS_115 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST col_idx_3__fifo_instance/q10_reg_5_ connects to NET CTS_114 at location ( 105.500 148.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST col_idx_3__fifo_instance/q11_reg_5_ connects to NET CTS_114 at location ( 97.900 147.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST col_idx_3__fifo_instance/q1_reg_5_ connects to NET CTS_114 at location ( 104.900 138.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST col_idx_3__fifo_instance/q0_reg_2_ connects to NET CTS_114 at location ( 94.900 140.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST col_idx_3__fifo_instance/q5_reg_21_ connects to NET CTS_114 at location ( 96.700 131.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST col_idx_3__fifo_instance/q5_reg_2_ connects to NET CTS_114 at location ( 95.900 124.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST col_idx_3__fifo_instance/q12_reg_9_ connects to NET CTS_114 at location ( 99.900 162.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST col_idx_5__fifo_instance/q4_reg_1_ connects to NET CTS_114 at location ( 77.100 144.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET CTS_114 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST col_idx_1__fifo_instance/q1_reg_1_ connects to NET col_idx_1__fifo_instance/CTS_8 at location ( 153.100 30.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST col_idx_1__fifo_instance/q0_reg_1_ connects to NET col_idx_1__fifo_instance/CTS_8 at location ( 149.300 32.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET col_idx_1__fifo_instance/CTS_8 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST col_idx_3__fifo_instance/q9_reg_19_ connects to NET CTS_113 at location ( 91.700 97.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST col_idx_3__fifo_instance/q14_reg_8_ connects to NET CTS_113 at location ( 84.100 97.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST col_idx_3__fifo_instance/q12_reg_19_ connects to NET CTS_113 at location ( 80.300 97.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST col_idx_3__fifo_instance/q13_reg_19_ connects to NET CTS_113 at location ( 75.700 97.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST col_idx_5__fifo_instance/q4_reg_9_ connects to NET CTS_113 at location ( 72.100 77.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST col_idx_3__fifo_instance/q12_reg_1_ connects to NET CTS_113 at location ( 88.100 72.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (EMS-27) Message (NRDB-682) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIG-44) Imported NET CTS_113 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_112 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET col_idx_5__fifo_instance/CTS_12 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_111 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET col_idx_5__fifo_instance/CTS_11 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_110 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_109 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_107 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET col_idx_3__fifo_instance/CTS_4 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET col_idx_5__fifo_instance/CTS_10 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_104 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET col_idx_6__fifo_instance/CTS_12 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET col_idx_4__fifo_instance/CTS_4 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_103 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET col_idx_6__fifo_instance/CTS_11 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_102 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET col_idx_7__fifo_instance/CTS_8 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (EMS-27) Message (NRIG-44) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 9064 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1174.13 (MB), peak = 1359.62 (MB)
#Merging special wires...
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 91.520 198.110 ) on M1 for NET CTS_100. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 87.720 198.110 ) on M1 for NET CTS_100. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 60.520 223.310 ) on M1 for NET CTS_100. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 80.475 221.490 ) on M1 for NET CTS_100. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 56.720 223.310 ) on M1 for NET CTS_100. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 69.520 223.310 ) on M1 for NET CTS_100. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 78.875 223.310 ) on M1 for NET CTS_100. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 72.475 208.910 ) on M1 for NET CTS_100. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 77.520 209.090 ) on M1 for NET CTS_100. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 86.075 203.310 ) on M1 for NET CTS_100. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 67.475 203.310 ) on M1 for NET CTS_100. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 65.275 201.890 ) on M1 for NET CTS_100. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 70.475 198.290 ) on M1 for NET CTS_100. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 83.875 198.290 ) on M1 for NET CTS_100. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 78.520 199.710 ) on M1 for NET CTS_100. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 61.475 221.310 ) on M1 for NET CTS_100. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 62.275 203.310 ) on M1 for NET CTS_100. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 188.875 214.290 ) on M1 for NET CTS_101. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 182.520 201.710 ) on M1 for NET CTS_101. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 173.475 209.090 ) on M1 for NET CTS_101. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#Connectivity extraction summary:
#40 routed nets are extracted.
#    40 (0.44%) extracted nets are partially routed.
#7 routed nets are imported.
#9019 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 9066.
#
#Number of eco nets is 40
#
#Start data preparation...
#
#Data preparation is done on Mon Mar 10 11:59:41 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Mon Mar 10 11:59:41 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        1388          79        9702    88.22%
#  Metal 2        V        1395          83        9702     2.15%
#  Metal 3        H        1467           0        9702     0.35%
#  Metal 4        V        1164         314        9702     3.00%
#  Metal 5        H        1467           0        9702     0.00%
#  Metal 6        V        1478           0        9702     0.00%
#  Metal 7        H         367           0        9702     0.00%
#  Metal 8        V         369           0        9702     0.00%
#  --------------------------------------------------------------
#  Total                   9096       4.02%  77616    11.72%
#
#  47 nets (0.52%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1175.95 (MB), peak = 1359.62 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1190.89 (MB), peak = 1359.62 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1188.55 (MB), peak = 1359.62 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 9 (skipped).
#Total number of nets with skipped attribute = 9010 (skipped).
#Total number of routable nets = 47.
#Total number of nets in the design = 9066.
#
#40 routable nets have only global wires.
#7 routable nets have only detail routed wires.
#9010 skipped nets have only detail routed wires.
#40 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#7 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 40               0  
#------------------------------------------------
#        Total                 40               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                 47                 66            8944  
#-------------------------------------------------------------------
#        Total                 47                 66            8944  
#-------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 47
#Total wire length = 14477 um.
#Total half perimeter of net bounding box = 4669 um.
#Total wire length on LAYER M1 = 74 um.
#Total wire length on LAYER M2 = 714 um.
#Total wire length on LAYER M3 = 7802 um.
#Total wire length on LAYER M4 = 5884 um.
#Total wire length on LAYER M5 = 3 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 8268
#Total number of multi-cut vias = 46 (  0.6%)
#Total number of single cut vias = 8222 ( 99.4%)
#Up-Via Summary (total 8268):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        2874 ( 98.4%)        46 (  1.6%)       2920
#  Metal 2        2750 (100.0%)         0 (  0.0%)       2750
#  Metal 3        2596 (100.0%)         0 (  0.0%)       2596
#  Metal 4           2 (100.0%)         0 (  0.0%)          2
#-----------------------------------------------------------
#                 8222 ( 99.4%)        46 (  0.6%)       8268 
#
#Total number of involved priority nets 40
#Maximum src to sink distance for priority net 142.8
#Average of max src_to_sink distance for priority net 87.1
#Average of ave src_to_sink distance for priority net 51.1
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1188.55 (MB), peak = 1359.62 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1180.44 (MB), peak = 1359.62 (MB)
#Start Track Assignment.
#Done with 59 horizontal wires in 1 hboxes and 38 vertical wires in 1 hboxes.
#Done with 1 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 47
#Total wire length = 14535 um.
#Total half perimeter of net bounding box = 4669 um.
#Total wire length on LAYER M1 = 119 um.
#Total wire length on LAYER M2 = 714 um.
#Total wire length on LAYER M3 = 7816 um.
#Total wire length on LAYER M4 = 5884 um.
#Total wire length on LAYER M5 = 3 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 8245
#Total number of multi-cut vias = 46 (  0.6%)
#Total number of single cut vias = 8199 ( 99.4%)
#Up-Via Summary (total 8245):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        2863 ( 98.4%)        46 (  1.6%)       2909
#  Metal 2        2739 (100.0%)         0 (  0.0%)       2739
#  Metal 3        2595 (100.0%)         0 (  0.0%)       2595
#  Metal 4           2 (100.0%)         0 (  0.0%)          2
#-----------------------------------------------------------
#                 8199 ( 99.4%)        46 (  0.6%)       8245 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1188.88 (MB), peak = 1359.62 (MB)
#
#Cpu time = 00:00:05
#Elapsed time = 00:00:05
#Increased memory = 21.83 (MB)
#Total memory = 1188.88 (MB)
#Peak memory = 1359.62 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 31.2% of the total area was rechecked for DRC, and 55.1% required routing.
#    number of violations = 3
#
#    By Layer and Type :
#	         MetSpc   Totals
#	M1            3        3
#	Totals        3        3
#18601 out of 23443 instances need to be verified(marked ipoed).
#    number of violations = 3
#
#    By Layer and Type :
#	         MetSpc   Totals
#	M1            3        3
#	Totals        3        3
#cpu time = 00:00:21, elapsed time = 00:00:21, memory = 1232.04 (MB), peak = 1359.62 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1203.88 (MB), peak = 1359.62 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 47
#Total wire length = 14569 um.
#Total half perimeter of net bounding box = 4669 um.
#Total wire length on LAYER M1 = 80 um.
#Total wire length on LAYER M2 = 1743 um.
#Total wire length on LAYER M3 = 7650 um.
#Total wire length on LAYER M4 = 5095 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 7525
#Total number of multi-cut vias = 46 (  0.6%)
#Total number of single cut vias = 7479 ( 99.4%)
#Up-Via Summary (total 7525):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        2874 ( 98.4%)        46 (  1.6%)       2920
#  Metal 2        2627 (100.0%)         0 (  0.0%)       2627
#  Metal 3        1978 (100.0%)         0 (  0.0%)       1978
#-----------------------------------------------------------
#                 7479 ( 99.4%)        46 (  0.6%)       7525 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:22
#Elapsed time = 00:00:22
#Increased memory = 3.62 (MB)
#Total memory = 1192.50 (MB)
#Peak memory = 1359.62 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:22
#Elapsed time = 00:00:22
#Increased memory = 3.62 (MB)
#Total memory = 1192.50 (MB)
#Peak memory = 1359.62 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:28
#Elapsed time = 00:00:28
#Increased memory = -4.73 (MB)
#Total memory = 1161.21 (MB)
#Peak memory = 1359.62 (MB)
#Number of warnings = 63
#Total number of warnings = 92
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon Mar 10 12:00:04 2025
#

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Mon Mar 10 12:00:04 2025
#
#Generating timing data, please wait...
#9057 total nets, 47 already routed, 47 will ignore in trialRoute
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
#Dump tif for version 2.1
End delay calculation. (MEM=1508.14 CPU=0:00:01.0 REAL=0:00:01.0)
**WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
#Generating timing data took: cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1143.12 (MB), peak = 1359.62 (MB)
#Done generating timing data.
#Start reading timing information from file .timing_file_13575.tif.gz ...
#Read in timing information for 365 ports, 8825 instances from timing file .timing_file_13575.tif.gz.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 9064 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#60/9057 = 0% of signal nets have been set as priority nets
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1130.60 (MB), peak = 1359.62 (MB)
#Merging special wires...
#Number of eco nets is 0
#
#Start data preparation...
#
#Data preparation is done on Mon Mar 10 12:00:08 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Mon Mar 10 12:00:08 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        1388          79        9702    88.22%
#  Metal 2        V        1395          83        9702     2.15%
#  Metal 3        H        1467           0        9702     0.35%
#  Metal 4        V        1164         314        9702     3.00%
#  Metal 5        H        1467           0        9702     0.00%
#  Metal 6        V        1478           0        9702     0.00%
#  Metal 7        H         367           0        9702     0.00%
#  Metal 8        V         369           0        9702     0.00%
#  --------------------------------------------------------------
#  Total                   9096       4.02%  77616    11.72%
#
#  47 nets (0.52%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1131.81 (MB), peak = 1359.62 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1132.52 (MB), peak = 1359.62 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1171.85 (MB), peak = 1359.62 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1172.43 (MB), peak = 1359.62 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 9 (skipped).
#Total number of routable nets = 9057.
#Total number of nets in the design = 9066.
#
#9010 routable nets have only global wires.
#47 routable nets have only detail routed wires.
#66 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#47 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#------------------------------------------------
#        Rules   Misc Constraints   Unconstrained  
#------------------------------------------------
#      Default                 66            8944  
#------------------------------------------------
#        Total                 66            8944  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                 47                 66            8944  
#-------------------------------------------------------------------
#        Total                 47                 66            8944  
#-------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-2)         (3-4)         (5-6)   OverCon
#  ------------------------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2    180(1.89%)     51(0.54%)     13(0.14%)   (2.57%)
#   Metal 3      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  ------------------------------------------------------------
#     Total    180(0.26%)     51(0.07%)     13(0.02%)   (0.36%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 6
#  Overflow after GR: 0.00% H + 0.64% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 47
#Total wire length = 198900 um.
#Total half perimeter of net bounding box = 165526 um.
#Total wire length on LAYER M1 = 80 um.
#Total wire length on LAYER M2 = 54327 um.
#Total wire length on LAYER M3 = 75237 um.
#Total wire length on LAYER M4 = 24802 um.
#Total wire length on LAYER M5 = 30756 um.
#Total wire length on LAYER M6 = 30 um.
#Total wire length on LAYER M7 = 10190 um.
#Total wire length on LAYER M8 = 3477 um.
#Total number of vias = 60900
#Total number of multi-cut vias = 46 (  0.1%)
#Total number of single cut vias = 60854 ( 99.9%)
#Up-Via Summary (total 60900):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       31333 ( 99.9%)        46 (  0.1%)      31379
#  Metal 2       21506 (100.0%)         0 (  0.0%)      21506
#  Metal 3        4624 (100.0%)         0 (  0.0%)       4624
#  Metal 4        1289 (100.0%)         0 (  0.0%)       1289
#  Metal 5         763 (100.0%)         0 (  0.0%)        763
#  Metal 6         764 (100.0%)         0 (  0.0%)        764
#  Metal 7         575 (100.0%)         0 (  0.0%)        575
#-----------------------------------------------------------
#                60854 ( 99.9%)        46 (  0.1%)      60900 
#
#Max overcon = 6 tracks.
#Total overcon = 0.36%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1172.52 (MB), peak = 1359.62 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1147.50 (MB), peak = 1359.62 (MB)
#Start Track Assignment.
#Done with 14097 horizontal wires in 1 hboxes and 13934 vertical wires in 1 hboxes.
#Done with 2694 horizontal wires in 1 hboxes and 2635 vertical wires in 1 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 47
#Total wire length = 208635 um.
#Total half perimeter of net bounding box = 165526 um.
#Total wire length on LAYER M1 = 7037 um.
#Total wire length on LAYER M2 = 54271 um.
#Total wire length on LAYER M3 = 77719 um.
#Total wire length on LAYER M4 = 24890 um.
#Total wire length on LAYER M5 = 30896 um.
#Total wire length on LAYER M6 = 31 um.
#Total wire length on LAYER M7 = 10265 um.
#Total wire length on LAYER M8 = 3525 um.
#Total number of vias = 60900
#Total number of multi-cut vias = 46 (  0.1%)
#Total number of single cut vias = 60854 ( 99.9%)
#Up-Via Summary (total 60900):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       31333 ( 99.9%)        46 (  0.1%)      31379
#  Metal 2       21506 (100.0%)         0 (  0.0%)      21506
#  Metal 3        4624 (100.0%)         0 (  0.0%)       4624
#  Metal 4        1289 (100.0%)         0 (  0.0%)       1289
#  Metal 5         763 (100.0%)         0 (  0.0%)        763
#  Metal 6         764 (100.0%)         0 (  0.0%)        764
#  Metal 7         575 (100.0%)         0 (  0.0%)        575
#-----------------------------------------------------------
#                60854 ( 99.9%)        46 (  0.1%)      60900 
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1157.88 (MB), peak = 1359.62 (MB)
#
#Cpu time = 00:00:09
#Elapsed time = 00:00:09
#Increased memory = 31.04 (MB)
#Total memory = 1157.88 (MB)
#Peak memory = 1359.62 (MB)
#routeSiEffort set to medium
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 110
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   MinCut   Totals
#	M1           34        7       20       14        0       75
#	M2           16        6       12        0        0       34
#	M3            0        0        0        0        0        0
#	M4            0        0        0        0        0        0
#	M5            0        0        0        0        1        1
#	Totals       50       13       32       14        1      110
#cpu time = 00:01:27, elapsed time = 00:01:27, memory = 1223.28 (MB), peak = 1359.62 (MB)
#start 1st optimization iteration ...
#    number of violations = 86
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp      Mar   Totals
#	M1           19        6       13        2        0       40
#	M2           17        8       18        2        1       46
#	Totals       36       14       31        4        1       86
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1176.70 (MB), peak = 1359.62 (MB)
#start 2nd optimization iteration ...
#    number of violations = 75
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   Totals
#	M1           15        5       14       34
#	M2           15        8       18       41
#	Totals       30       13       32       75
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1173.70 (MB), peak = 1359.62 (MB)
#start 3rd optimization iteration ...
#    number of violations = 10
#
#    By Layer and Type :
#	         EOLSpc    Short   Totals
#	M1            0        0        0
#	M2            1        9       10
#	Totals        1        9       10
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1173.88 (MB), peak = 1359.62 (MB)
#start 4th optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1173.88 (MB), peak = 1359.62 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 47
#Total wire length = 210174 um.
#Total half perimeter of net bounding box = 165526 um.
#Total wire length on LAYER M1 = 232 um.
#Total wire length on LAYER M2 = 55453 um.
#Total wire length on LAYER M3 = 75253 um.
#Total wire length on LAYER M4 = 35066 um.
#Total wire length on LAYER M5 = 32767 um.
#Total wire length on LAYER M6 = 273 um.
#Total wire length on LAYER M7 = 8596 um.
#Total wire length on LAYER M8 = 2534 um.
#Total number of vias = 67509
#Total number of multi-cut vias = 520 (  0.8%)
#Total number of single cut vias = 66989 ( 99.2%)
#Up-Via Summary (total 67509):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       32759 ( 99.1%)       286 (  0.9%)      33045
#  Metal 2       25963 (100.0%)         0 (  0.0%)      25963
#  Metal 3        6779 (100.0%)         0 (  0.0%)       6779
#  Metal 4         953 (100.0%)         0 (  0.0%)        953
#  Metal 5          52 ( 18.2%)       234 ( 81.8%)        286
#  Metal 6         272 (100.0%)         0 (  0.0%)        272
#  Metal 7         211 (100.0%)         0 (  0.0%)        211
#-----------------------------------------------------------
#                66989 ( 99.2%)       520 (  0.8%)      67509 
#
#Total number of DRC violations = 0
#Cpu time = 00:01:33
#Elapsed time = 00:01:33
#Increased memory = -3.97 (MB)
#Total memory = 1153.91 (MB)
#Peak memory = 1359.62 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1155.67 (MB), peak = 1359.62 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 47
#Total wire length = 210174 um.
#Total half perimeter of net bounding box = 165526 um.
#Total wire length on LAYER M1 = 232 um.
#Total wire length on LAYER M2 = 55453 um.
#Total wire length on LAYER M3 = 75253 um.
#Total wire length on LAYER M4 = 35066 um.
#Total wire length on LAYER M5 = 32767 um.
#Total wire length on LAYER M6 = 273 um.
#Total wire length on LAYER M7 = 8596 um.
#Total wire length on LAYER M8 = 2534 um.
#Total number of vias = 67509
#Total number of multi-cut vias = 520 (  0.8%)
#Total number of single cut vias = 66989 ( 99.2%)
#Up-Via Summary (total 67509):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       32759 ( 99.1%)       286 (  0.9%)      33045
#  Metal 2       25963 (100.0%)         0 (  0.0%)      25963
#  Metal 3        6779 (100.0%)         0 (  0.0%)       6779
#  Metal 4         953 (100.0%)         0 (  0.0%)        953
#  Metal 5          52 ( 18.2%)       234 ( 81.8%)        286
#  Metal 6         272 (100.0%)         0 (  0.0%)        272
#  Metal 7         211 (100.0%)         0 (  0.0%)        211
#-----------------------------------------------------------
#                66989 ( 99.2%)       520 (  0.8%)      67509 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Mon Mar 10 12:01:51 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1155.67 (MB), peak = 1359.62 (MB)
#
#Start Post Route Wire Spread.
#Done with 2210 horizontal wires in 2 hboxes and 1665 vertical wires in 2 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 47
#Total wire length = 211770 um.
#Total half perimeter of net bounding box = 165526 um.
#Total wire length on LAYER M1 = 232 um.
#Total wire length on LAYER M2 = 55767 um.
#Total wire length on LAYER M3 = 76117 um.
#Total wire length on LAYER M4 = 35396 um.
#Total wire length on LAYER M5 = 32802 um.
#Total wire length on LAYER M6 = 273 um.
#Total wire length on LAYER M7 = 8646 um.
#Total wire length on LAYER M8 = 2538 um.
#Total number of vias = 67509
#Total number of multi-cut vias = 520 (  0.8%)
#Total number of single cut vias = 66989 ( 99.2%)
#Up-Via Summary (total 67509):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       32759 ( 99.1%)       286 (  0.9%)      33045
#  Metal 2       25963 (100.0%)         0 (  0.0%)      25963
#  Metal 3        6779 (100.0%)         0 (  0.0%)       6779
#  Metal 4         953 (100.0%)         0 (  0.0%)        953
#  Metal 5          52 ( 18.2%)       234 ( 81.8%)        286
#  Metal 6         272 (100.0%)         0 (  0.0%)        272
#  Metal 7         211 (100.0%)         0 (  0.0%)        211
#-----------------------------------------------------------
#                66989 ( 99.2%)       520 (  0.8%)      67509 
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1174.48 (MB), peak = 1359.62 (MB)
#
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 47
#Total wire length = 211770 um.
#Total half perimeter of net bounding box = 165526 um.
#Total wire length on LAYER M1 = 232 um.
#Total wire length on LAYER M2 = 55767 um.
#Total wire length on LAYER M3 = 76117 um.
#Total wire length on LAYER M4 = 35396 um.
#Total wire length on LAYER M5 = 32802 um.
#Total wire length on LAYER M6 = 273 um.
#Total wire length on LAYER M7 = 8646 um.
#Total wire length on LAYER M8 = 2538 um.
#Total number of vias = 67509
#Total number of multi-cut vias = 520 (  0.8%)
#Total number of single cut vias = 66989 ( 99.2%)
#Up-Via Summary (total 67509):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       32759 ( 99.1%)       286 (  0.9%)      33045
#  Metal 2       25963 (100.0%)         0 (  0.0%)      25963
#  Metal 3        6779 (100.0%)         0 (  0.0%)       6779
#  Metal 4         953 (100.0%)         0 (  0.0%)        953
#  Metal 5          52 ( 18.2%)       234 ( 81.8%)        286
#  Metal 6         272 (100.0%)         0 (  0.0%)        272
#  Metal 7         211 (100.0%)         0 (  0.0%)        211
#-----------------------------------------------------------
#                66989 ( 99.2%)       520 (  0.8%)      67509 
#
#
#Start DRC checking..
#    number of violations = 0
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1195.16 (MB), peak = 1359.62 (MB)
#CELL_VIEW ofifo,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#Start Post Route via swapping..
#    number of violations = 0
#cpu time = 00:00:10, elapsed time = 00:00:10, memory = 1157.91 (MB), peak = 1359.62 (MB)
#    number of violations = 0
#cpu time = 00:00:10, elapsed time = 00:00:10, memory = 1158.04 (MB), peak = 1359.62 (MB)
#CELL_VIEW ofifo,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 47
#Total wire length = 211770 um.
#Total half perimeter of net bounding box = 165526 um.
#Total wire length on LAYER M1 = 232 um.
#Total wire length on LAYER M2 = 55767 um.
#Total wire length on LAYER M3 = 76117 um.
#Total wire length on LAYER M4 = 35396 um.
#Total wire length on LAYER M5 = 32802 um.
#Total wire length on LAYER M6 = 273 um.
#Total wire length on LAYER M7 = 8646 um.
#Total wire length on LAYER M8 = 2538 um.
#Total number of vias = 67509
#Total number of multi-cut vias = 45500 ( 67.4%)
#Total number of single cut vias = 22009 ( 32.6%)
#Up-Via Summary (total 67509):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       21926 ( 66.4%)     11119 ( 33.6%)      33045
#  Metal 2          82 (  0.3%)     25881 ( 99.7%)      25963
#  Metal 3           1 (  0.0%)      6778 (100.0%)       6779
#  Metal 4           0 (  0.0%)       953 (100.0%)        953
#  Metal 5           0 (  0.0%)       286 (100.0%)        286
#  Metal 6           0 (  0.0%)       272 (100.0%)        272
#  Metal 7           0 (  0.0%)       211 (100.0%)        211
#-----------------------------------------------------------
#                22009 ( 32.6%)     45500 ( 67.4%)      67509 
#
#detailRoute Statistics:
#Cpu time = 00:01:55
#Elapsed time = 00:01:55
#Increased memory = -1.57 (MB)
#Total memory = 1156.30 (MB)
#Peak memory = 1359.62 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:02:07
#Elapsed time = 00:02:07
#Increased memory = -23.05 (MB)
#Total memory = 1138.16 (MB)
#Peak memory = 1359.62 (MB)
#Number of warnings = 0
#Total number of warnings = 92
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon Mar 10 12:02:11 2025
#
#routeDesign: cpu time = 00:02:35, elapsed time = 00:02:35, memory = 1138.16 (MB), peak = 1359.62 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3442          1  The version of the capacitance table fil...
WARNING   IMPEXT-3493          1  The design extraction status has been re...
*** Message Summary: 2 warning(s), 0 error(s)

<CMD> setExtractRCMode -engine postRoute
<CMD> extractRC
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'ofifo' of instances=23443 and nets=9066 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design ofifo.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_13575_ieng6-ece-04.ucsd.edu_h3le_O7wIDd/ofifo_13575_PNG0lc.rcdb.d  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1402.2M)
Extracted 10.0015% (CPU Time= 0:00:00.3  MEM= 1462.8M)
Extracted 20.0019% (CPU Time= 0:00:00.3  MEM= 1462.8M)
Extracted 30.0013% (CPU Time= 0:00:00.4  MEM= 1462.8M)
Extracted 40.0017% (CPU Time= 0:00:00.4  MEM= 1462.8M)
Extracted 50.0021% (CPU Time= 0:00:00.5  MEM= 1462.8M)
Extracted 60.0015% (CPU Time= 0:00:00.6  MEM= 1462.8M)
Extracted 70.0019% (CPU Time= 0:00:00.7  MEM= 1462.8M)
Extracted 80.0013% (CPU Time= 0:00:00.8  MEM= 1462.8M)
Extracted 90.0017% (CPU Time= 0:00:00.9  MEM= 1462.8M)
Extracted 100% (CPU Time= 0:00:01.3  MEM= 1466.8M)
Number of Extracted Resistors     : 172319
Number of Extracted Ground Cap.   : 170127
Number of Extracted Coupling Cap. : 262224
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1430.7M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:01.7  Real Time: 0:00:02.0  MEM: 1434.746M)
<CMD> setAnalysisMode -analysisType onChipVariation -cppr both
<CMD> optDesign -postRoute -setup -hold
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
Switching SI Aware to true by default in postroute mode   
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
Type 'man IMPOPT-7077' for more detail.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1428.8M, totSessionCpu=0:14:14 **
#Created 847 library cell signatures
#Created 9066 NETS and 0 SPECIALNETS signatures
#Created 23444 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1154.07 (MB), peak = 1359.62 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1154.07 (MB), peak = 1359.62 (MB)
Begin checking placement ... (start mem=1428.8M, init mem=1428.8M)
*info: Placed = 23443          (Fixed = 46)
*info: Unplaced = 0           
Placement Density:100.00%(75404/75404)
Finished checkPlace (cpu: total=0:00:00.1, vio checks=0:00:00.0; mem=1428.8M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
WC_VIEW BC_VIEW
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 8825

Instance distribution across the VT partitions:

 LVT : inst = 3005 (34.1%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 3005 (34.1%)

 HVT : inst = 5820 (65.9%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 5820 (65.9%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'ofifo' of instances=23443 and nets=9066 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design ofifo.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_13575_ieng6-ece-04.ucsd.edu_h3le_O7wIDd/ofifo_13575_PNG0lc.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1420.7M)
Extracted 10.0015% (CPU Time= 0:00:00.3  MEM= 1465.3M)
Extracted 20.0019% (CPU Time= 0:00:00.4  MEM= 1465.3M)
Extracted 30.0013% (CPU Time= 0:00:00.4  MEM= 1465.3M)
Extracted 40.0017% (CPU Time= 0:00:00.5  MEM= 1465.3M)
Extracted 50.0021% (CPU Time= 0:00:00.6  MEM= 1465.3M)
Extracted 60.0015% (CPU Time= 0:00:00.6  MEM= 1465.3M)
Extracted 70.0019% (CPU Time= 0:00:00.7  MEM= 1465.3M)
Extracted 80.0013% (CPU Time= 0:00:00.8  MEM= 1465.3M)
Extracted 90.0017% (CPU Time= 0:00:00.9  MEM= 1465.3M)
Extracted 100% (CPU Time= 0:00:01.3  MEM= 1469.3M)
Number of Extracted Resistors     : 172319
Number of Extracted Ground Cap.   : 170127
Number of Extracted Coupling Cap. : 262224
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1450.3M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:01.7  Real Time: 0:00:02.0  MEM: 1454.332M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PostRoute
# Design Name: ofifo
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
End delay calculation. (MEM=0 CPU=0:00:01.1 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:01.3  real=0:00:01.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:01.6 real=0:00:01.0 totSessionCpu=0:00:05.0 mem=0.0M)
Done building cte hold timing graph (HoldAware) cpu=0:00:02.0 real=0:00:02.0 totSessionCpu=0:00:05.0 mem=0.0M ***

_______________________________________________________________________
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: ofifo
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 9066,  99.9 percent of the nets selected for SI analysis
End delay calculation. (MEM=1538.06 CPU=0:00:01.9 REAL=0:00:02.0)
Save waveform /tmp/innovus_temp_13575_ieng6-ece-04.ucsd.edu_h3le_O7wIDd/.AAE_y6S0QN/.AAE_13575/waveform.data...
*** CDM Built up (cpu=0:00:02.2  real=0:00:02.0  mem= 1538.1M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1

Executing IPO callback for view pruning ..
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 9066,  3.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=1514.11 CPU=0:00:00.3 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 1514.1M) ***
*** Done Building Timing Graph (cpu=0:00:03.6 real=0:00:03.0 totSessionCpu=0:14:23 mem=1514.1M)
** Profile ** Start :  cpu=0:00:00.0, mem=1514.1M
** Profile ** Other data :  cpu=0:00:00.1, mem=1514.1M
** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1514.1M
** Profile ** DRVs :  cpu=0:00:00.1, mem=1514.1M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.020  |  0.004  | -0.020  |
|           TNS (ns):| -0.157  |  0.000  | -0.157  |
|    Violating Paths:|   19    |    0    |   19    |
|          All Paths:|  4306   |  2896   |  4306   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 54.416%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:09, real = 0:00:10, mem = 1440.7M, totSessionCpu=0:14:23 **
Setting latch borrow mode to budget during optimization.
Glitch fixing enabled
<optDesign CMD> fixdrv  all VT Cells
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 97, Num usable cells 902
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 902
**INFO: Start fixing DRV (Mem = 1507.46M) ...
**INFO: Options = -postRoute -maxCap -maxTran -maxFanout -noSensitivity -backward -maxIter 1
**INFO: Start fixing DRV iteration 1 ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 47 clock nets excluded from IPO operation.
DRV pessimism of 5.00% is used.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       glitch      |       |           |           |           |         |            |           |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -0.02 |          0|          0|          0|  100.00 |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -0.02 |          0|          0|          0|  100.00 |   0:00:00.0|    1755.4M|
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 47 constrained nets 
Layer 7 has 64 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:00.3 real=0:00:00.0 mem=1755.4M) ***

drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:14, real = 0:00:14, mem = 1611.8M, totSessionCpu=0:14:28 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:04, Mem = 1611.78M).
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=1611.8M
** Profile ** Other data :  cpu=0:00:00.0, mem=1611.8M
** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1621.8M
** Profile ** DRVs :  cpu=0:00:00.2, mem=1621.8M

------------------------------------------------------------
     SI Timing Summary (cpu=0.06min real=0.07min mem=1611.8M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.020  |  0.004  | -0.020  |
|           TNS (ns):| -0.157  |  0.000  | -0.157  |
|    Violating Paths:|   19    |    0    |   19    |
|          All Paths:|  4306   |  2896   |  4306   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 54.416%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1621.8M
**optDesign ... cpu = 0:00:14, real = 0:00:14, mem = 1611.8M, totSessionCpu=0:14:28 **
*** Timing NOT met, worst failing slack is -0.020
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 97, Num usable cells 902
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 902
Begin: GigaOpt Optimization in WNS mode
Info: 47 clock nets excluded from IPO operation.
*info: 47 clock nets excluded
*info: 2 special nets excluded.
*info: 9 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.020 TNS Slack -0.157 Density 100.00
Optimizer WNS Pass 0
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                 End Point                 |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------------+
|  -0.020|   -0.020|  -0.157|   -0.157|   100.00%|   0:00:00.0| 1678.5M|   WC_VIEW|  default| out[118]                                  |
|  -0.019|   -0.019|  -0.139|   -0.139|    99.99%|   0:00:01.0| 1685.3M|   WC_VIEW|  default| out[115]                                  |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.1 real=0:00:01.0 mem=1685.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:01.1 real=0:00:01.0 mem=1685.3M) ***
** GigaOpt Optimizer WNS Slack -0.019 TNS Slack -0.139 Density 99.99
Update Timing Windows (Threshold 0.014) ...
Re Calculate Delays on 0 Nets
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 47 constrained nets 
Layer 7 has 62 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:01.4 real=0:00:01.0 mem=1685.3M) ***
*** Starting refinePlace (0:14:34 mem=1666.2M) ***
**ERROR: (IMPSP-2002):	Density too high (100.0%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1666.2MB
*** Finished refinePlace (0:14:34 mem=1666.2M) ***
**ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
End: GigaOpt Optimization in WNS mode
**INFO: Num dontuse cells 97, Num usable cells 902
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 902
Begin: GigaOpt Optimization in TNS mode
Info: 47 clock nets excluded from IPO operation.
*info: 47 clock nets excluded
*info: 2 special nets excluded.
*info: 9 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.019 TNS Slack -0.139 Density 99.99
Optimizer TNS Opt
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                 End Point                 |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------------+
|  -0.019|   -0.019|  -0.139|   -0.139|    99.99%|   0:00:00.0| 1682.6M|   WC_VIEW|  default| out[115]                                  |
|  -0.019|   -0.019|  -0.128|   -0.128|    99.97%|   0:00:01.0| 1687.1M|   WC_VIEW|  default| out[115]                                  |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:01.0 mem=1687.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.3 real=0:00:01.0 mem=1687.1M) ***
** GigaOpt Optimizer WNS Slack -0.019 TNS Slack -0.128 Density 99.97
Update Timing Windows (Threshold 0.014) ...
Re Calculate Delays on 0 Nets
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 47 constrained nets 
Layer 7 has 59 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:00.5 real=0:00:01.0 mem=1687.1M) ***
*** Starting refinePlace (0:14:38 mem=1668.0M) ***
**ERROR: (IMPSP-2002):	Density too high (100.0%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1668.0MB
*** Finished refinePlace (0:14:39 mem=1668.0M) ***
**ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
End: GigaOpt Optimization in TNS mode
** Profile ** Start :  cpu=0:00:00.0, mem=1553.5M
** Profile ** Other data :  cpu=0:00:00.0, mem=1553.5M
** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1561.5M
** Profile ** DRVs :  cpu=0:00:00.1, mem=1561.5M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.019  |  0.004  | -0.019  |
|           TNS (ns):| -0.128  |  0.000  | -0.128  |
|    Violating Paths:|   17    |    0    |   17    |
|          All Paths:|  4306   |  2896   |  4306   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 54.385%
       (99.969% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1561.5M
Info: 47 clock nets excluded from IPO operation.
WC_VIEW BC_VIEW

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1299.14MB/1299.14MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1299.14MB/1299.14MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1299.14MB/1299.14MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-10 12:02:40 (2025-Mar-10 19:02:40 GMT)
2025-Mar-10 12:02:41 (2025-Mar-10 19:02:41 GMT): 10%
2025-Mar-10 12:02:41 (2025-Mar-10 19:02:41 GMT): 20%
2025-Mar-10 12:02:41 (2025-Mar-10 19:02:41 GMT): 30%
2025-Mar-10 12:02:41 (2025-Mar-10 19:02:41 GMT): 40%
2025-Mar-10 12:02:41 (2025-Mar-10 19:02:41 GMT): 50%
2025-Mar-10 12:02:41 (2025-Mar-10 19:02:41 GMT): 60%
2025-Mar-10 12:02:41 (2025-Mar-10 19:02:41 GMT): 70%
2025-Mar-10 12:02:41 (2025-Mar-10 19:02:41 GMT): 80%
2025-Mar-10 12:02:41 (2025-Mar-10 19:02:41 GMT): 90%

Finished Levelizing
2025-Mar-10 12:02:41 (2025-Mar-10 19:02:41 GMT)

Starting Activity Propagation
2025-Mar-10 12:02:41 (2025-Mar-10 19:02:41 GMT)
2025-Mar-10 12:02:41 (2025-Mar-10 19:02:41 GMT): 10%
2025-Mar-10 12:02:41 (2025-Mar-10 19:02:41 GMT): 20%

Finished Activity Propagation
2025-Mar-10 12:02:41 (2025-Mar-10 19:02:41 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=1299.28MB/1299.28MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-10 12:02:41 (2025-Mar-10 19:02:41 GMT)
 ... Calculating switching power
2025-Mar-10 12:02:41 (2025-Mar-10 19:02:41 GMT): 10%
2025-Mar-10 12:02:41 (2025-Mar-10 19:02:41 GMT): 20%
2025-Mar-10 12:02:41 (2025-Mar-10 19:02:41 GMT): 30%
2025-Mar-10 12:02:41 (2025-Mar-10 19:02:41 GMT): 40%
2025-Mar-10 12:02:41 (2025-Mar-10 19:02:41 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-10 12:02:41 (2025-Mar-10 19:02:41 GMT): 60%
2025-Mar-10 12:02:41 (2025-Mar-10 19:02:41 GMT): 70%
2025-Mar-10 12:02:42 (2025-Mar-10 19:02:42 GMT): 80%
2025-Mar-10 12:02:42 (2025-Mar-10 19:02:42 GMT): 90%

Finished Calculating power
2025-Mar-10 12:02:42 (2025-Mar-10 19:02:42 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1299.30MB/1299.30MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1299.30MB/1299.30MB)

Ended Power Analysis: (cpu=0:00:01, real=0:00:01, mem(process/total)=1299.30MB/1299.30MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-10 12:02:42 (2025-Mar-10 19:02:42 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: ofifo
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       25.43144402 	   76.2696%
Total Switching Power:       7.42815396 	   22.2772%
Total Leakage Power:         0.48453066 	    1.4531%
Total Power:                33.34412860
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         21.35      0.6844      0.1607        22.2       66.57
Macro                                  0           0      0.1575      0.1575      0.4723
IO                                     0           0           0           0           0
Combinational                      2.888       2.869      0.1585       5.915       17.74
Clock (Combinational)              1.191       3.875    0.007816       5.073       15.22
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              25.43       7.428      0.4845       33.34         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      25.43       7.428      0.4845       33.34         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                1.191       3.875    0.007816       5.073       15.22
-----------------------------------------------------------------------------------------
Total                              1.191       3.875    0.007816       5.073       15.22
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:   CTS_ccl_BUF_clk_G0_L2_5 (CKBD16): 	    0.1543
* 		Highest Leakage Power:       FE_OCPC502_out_112_ (BUFFD16): 	 0.0002499
* 		Total Cap: 	5.0441e-11 F
* 		Total instances in design: 19798
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap: 10976
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1299.55MB/1299.55MB)

Begin: Power Optimization
Reclaim Optimization WNS Slack -0.019  TNS Slack -0.128 Density 99.97
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    99.97%|        -|  -0.019|  -0.128|   0:00:00.0| 1834.3M|
|    99.68%|     1045|  -0.017|  -0.119|   0:00:15.0| 1834.3M|
|    99.68%|       14|  -0.017|  -0.119|   0:00:01.0| 1834.3M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.017  TNS Slack -0.119 Density 99.68
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 47 constrained nets 
Layer 7 has 59 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Power Optimization (cpu = 0:00:15.9) (real = 0:00:16.0) **
*** Starting refinePlace (0:14:57 mem=1790.4M) ***
**ERROR: (IMPSP-2002):	Density too high (99.7%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1790.4MB
*** Finished refinePlace (0:14:57 mem=1790.4M) ***
**ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
Running setup recovery post routing.
**optDesign ... cpu = 0:00:43, real = 0:00:43, mem = 1563.1M, totSessionCpu=0:14:57 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin (100)
*** Finish setup-recovery (cpu=0:00:00, real=0:00:00, mem=1563.05M, totSessionCpu=0:14:57 .
**optDesign ... cpu = 0:00:43, real = 0:00:43, mem = 1563.1M, totSessionCpu=0:14:57 **

Info: 47 clock nets excluded from IPO operation.
Info: 47 clock nets excluded from IPO operation.
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                 End Point                 |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------------+
|  -0.017|   -0.017|  -0.119|   -0.119|    99.68%|   0:00:00.0| 1713.9M|   WC_VIEW|  default| out[115]                                  |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------------+

*** Finish post-Route Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=1715.9M) ***

*** Finish post-Route Setup Fixing (cpu=0:00:00.3 real=0:00:00.0 mem=1715.9M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 47 constrained nets 
Layer 7 has 59 constrained nets 
**** End NDR-Layer Usage Statistics ****

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1327.59MB/1327.59MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1327.59MB/1327.59MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1327.59MB/1327.59MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-10 12:03:02 (2025-Mar-10 19:03:02 GMT)
2025-Mar-10 12:03:02 (2025-Mar-10 19:03:02 GMT): 10%
2025-Mar-10 12:03:02 (2025-Mar-10 19:03:02 GMT): 20%
2025-Mar-10 12:03:02 (2025-Mar-10 19:03:02 GMT): 30%
2025-Mar-10 12:03:02 (2025-Mar-10 19:03:02 GMT): 40%
2025-Mar-10 12:03:02 (2025-Mar-10 19:03:02 GMT): 50%
2025-Mar-10 12:03:02 (2025-Mar-10 19:03:02 GMT): 60%
2025-Mar-10 12:03:02 (2025-Mar-10 19:03:02 GMT): 70%
2025-Mar-10 12:03:02 (2025-Mar-10 19:03:02 GMT): 80%
2025-Mar-10 12:03:02 (2025-Mar-10 19:03:02 GMT): 90%

Finished Levelizing
2025-Mar-10 12:03:02 (2025-Mar-10 19:03:02 GMT)

Starting Activity Propagation
2025-Mar-10 12:03:02 (2025-Mar-10 19:03:02 GMT)
2025-Mar-10 12:03:02 (2025-Mar-10 19:03:02 GMT): 10%
2025-Mar-10 12:03:02 (2025-Mar-10 19:03:02 GMT): 20%

Finished Activity Propagation
2025-Mar-10 12:03:02 (2025-Mar-10 19:03:02 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=1327.60MB/1327.60MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-10 12:03:02 (2025-Mar-10 19:03:02 GMT)
 ... Calculating switching power
2025-Mar-10 12:03:02 (2025-Mar-10 19:03:02 GMT): 10%
2025-Mar-10 12:03:02 (2025-Mar-10 19:03:02 GMT): 20%
2025-Mar-10 12:03:02 (2025-Mar-10 19:03:02 GMT): 30%
2025-Mar-10 12:03:02 (2025-Mar-10 19:03:02 GMT): 40%
2025-Mar-10 12:03:02 (2025-Mar-10 19:03:02 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-10 12:03:02 (2025-Mar-10 19:03:02 GMT): 60%
2025-Mar-10 12:03:02 (2025-Mar-10 19:03:02 GMT): 70%
2025-Mar-10 12:03:03 (2025-Mar-10 19:03:03 GMT): 80%
2025-Mar-10 12:03:03 (2025-Mar-10 19:03:03 GMT): 90%

Finished Calculating power
2025-Mar-10 12:03:03 (2025-Mar-10 19:03:03 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1327.60MB/1327.60MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1327.60MB/1327.60MB)

Ended Power Analysis: (cpu=0:00:01, real=0:00:01, mem(process/total)=1327.60MB/1327.60MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-10 12:03:03 (2025-Mar-10 19:03:03 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: ofifo
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       25.32632326 	   76.3468%
Total Switching Power:       7.37004424 	   22.2172%
Total Leakage Power:         0.47636754 	    1.4360%
Total Power:                33.17273501
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         21.35      0.6781      0.1606       22.19       66.89
Macro                                  0           0      0.1575      0.1575      0.4747
IO                                     0           0           0           0           0
Combinational                      2.785       2.818      0.1504       5.753       17.34
Clock (Combinational)              1.191       3.874    0.007816       5.073       15.29
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              25.33        7.37      0.4764       33.17         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      25.33        7.37      0.4764       33.17         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                1.191       3.874    0.007816       5.073       15.29
-----------------------------------------------------------------------------------------
Total                              1.191       3.874    0.007816       5.073       15.29
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:   CTS_ccl_BUF_clk_G0_L2_5 (CKBD16): 	    0.1543
* 		Highest Leakage Power:       FE_OCPC502_out_112_ (BUFFD16): 	 0.0002499
* 		Total Cap: 	4.98228e-11 F
* 		Total instances in design: 19798
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap: 10976
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1327.60MB/1327.60MB)

*** Finished Leakage Power Optimization (cpu=0:00:21, real=0:00:21, mem=1564.05M, totSessionCpu=0:15:02).
**ERROR: (IMPOPT-310):	Design density (99.68%) exceeds/equals limit (95.00%).
GigaOpt Hold Optimizer is used
Include MVT Delays for Hold Opt
<optDesign CMD> fixhold  no -lvt Cells
**INFO: Num dontuse cells 396, Num usable cells 603
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 396, Num usable cells 603
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:15:02 mem=1564.1M ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Latch borrow mode reset to max_borrow
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: ofifo
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
AAE_INFO-618: Total number of nets in the design is 9063,  99.9 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:01.8 REAL=0:00:02.0)
Save waveform /tmp/innovus_temp_13575_ieng6-ece-04.ucsd.edu_h3le_O7wIDd/.AAE_y6S0QN/.AAE_13575/waveform.data...
*** CDM Built up (cpu=0:00:02.1  real=0:00:02.0  mem= 0.0M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1

Executing IPO callback for view pruning ..
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 9063,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:03.1 real=0:00:03.0 totSessionCpu=0:00:08.6 mem=0.0M)
Done building cte hold timing graph (fixHold) cpu=0:00:03.6 real=0:00:04.0 totSessionCpu=0:00:08.6 mem=0.0M ***
** Profile ** Start :  cpu=0:00:00.0, mem=0.0M
** Profile ** Overall slacks :  cpu=0:00:00.2, mem=0.0M
Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:04.1 real=0:00:04.0 totSessionCpu=0:00:09.1 mem=0.0M ***
Timing Data dump into file /tmp/innovus_temp_13575_ieng6-ece-04.ucsd.edu_h3le_O7wIDd/coe_eosdata_QWjLYi/BC_VIEW.twf, for view: BC_VIEW 
	 Dumping view 1 BC_VIEW 

_______________________________________________________________________
Done building cte setup timing graph (fixHold) cpu=0:00:03.1 real=0:00:04.0 totSessionCpu=0:15:05 mem=1564.1M ***
** Profile ** Start :  cpu=0:00:00.0, mem=1564.1M
** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1572.1M
Loading timing data from /tmp/innovus_temp_13575_ieng6-ece-04.ucsd.edu_h3le_O7wIDd/coe_eosdata_QWjLYi/BC_VIEW.twf 
	 Loading view 1 BC_VIEW 
** Profile ** Start :  cpu=0:00:00.0, mem=1572.1M
** Profile ** Other data :  cpu=0:00:00.0, mem=1572.1M
** Profile ** DRVs :  cpu=0:00:00.1, mem=1572.1M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.017  |  0.004  | -0.017  |
|           TNS (ns):| -0.119  |  0.000  | -0.119  |
|    Violating Paths:|   15    |    0    |   15    |
|          All Paths:|  4306   |  2896   |  4306   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.060  |  0.060  |  0.115  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  4306   |  2896   |  4306   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 54.094%
       (99.679% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------

*Info: minBufDelay = 55.1 ps, libStdDelay = 14.2 ps, minBufSize = 5760000 (4.0)
*Info: worst delay setup view: WC_VIEW
**optDesign ... cpu = 0:00:52, real = 0:00:54, mem = 1566.1M, totSessionCpu=0:15:06 **
*info: Run optDesign holdfix with 1 thread.
Info: 47 clock nets excluded from IPO operation.
*** Hold timing is met. Hold fixing is not needed 
Default Rule : ""
Non Default Rules :
Worst Slack : 0.004 ns
Total 0 nets layer assigned (1.3).
GigaOpt: setting up router preferences
        design wns: 0.0039
        slack threshold: 1.4239
GigaOpt: 8 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 212 (2.4%)
Default Rule : ""
Non Default Rules :
Worst Slack : -0.017 ns
Total 0 nets layer assigned (0.2).
GigaOpt: setting up router preferences
        design wns: -0.0174
        slack threshold: 1.4026
GigaOpt: 18 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 270 (3.0%)
** Profile ** Start :  cpu=0:00:00.0, mem=1679.5M
** Profile ** Other data :  cpu=0:00:00.1, mem=1679.5M
** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1679.5M
** Profile ** DRVs :  cpu=0:00:00.2, mem=1679.5M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.017  |  0.004  | -0.017  |
|           TNS (ns):| -0.119  |  0.000  | -0.119  |
|    Violating Paths:|   15    |    0    |   15    |
|          All Paths:|  4306   |  2896   |  4306   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 54.094%
       (99.679% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1679.5M
**optDesign ... cpu = 0:00:56, real = 0:00:57, mem = 1509.8M, totSessionCpu=0:15:10 **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Mon Mar 10 12:03:12 2025
#
#WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST col_idx_3__fifo_instance/fifo_mux_16_1a/FE_OCPC498_rd_ptr_0_ connects to NET col_idx_3__fifo_instance/fifo_mux_16_1a/FE_OCPN498_rd_ptr_0_ at location ( 95.700 162.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET col_idx_3__fifo_instance/fifo_mux_16_1a/FE_OCPN498_rd_ptr_0_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN S of INST col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1a/U17 connects to NET col_idx_3__fifo_instance/fifo_mux_16_1a/FE_OCPN496_rd_ptr_0_ at location ( 136.500 172.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN A1 of INST col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1a/FE_RC_1494_0 connects to NET col_idx_3__fifo_instance/fifo_mux_16_1a/FE_OCPN496_rd_ptr_0_ at location ( 105.900 171.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET col_idx_3__fifo_instance/fifo_mux_16_1a/FE_OCPN496_rd_ptr_0_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN S of INST col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1c/U16 connects to NET col_idx_3__fifo_instance/fifo_mux_16_1a/FE_OCPN494_rd_ptr_0_ at location ( 125.700 93.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET col_idx_3__fifo_instance/fifo_mux_16_1a/FE_OCPN494_rd_ptr_0_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN A1 of INST col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1a/FE_RC_1280_0 connects to NET col_idx_3__fifo_instance/fifo_mux_16_1a/FE_OCPN493_rd_ptr_0_ at location ( 119.100 73.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET col_idx_3__fifo_instance/fifo_mux_16_1a/FE_OCPN493_rd_ptr_0_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST col_idx_3__fifo_instance/fifo_mux_16_1a/FE_OCPC492_rd_ptr_0_ connects to NET col_idx_3__fifo_instance/fifo_mux_16_1a/FE_OCPN492_rd_ptr_0_ at location ( 91.500 177.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET col_idx_3__fifo_instance/fifo_mux_16_1a/FE_OCPN492_rd_ptr_0_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1g/FE_RC_1598_0 connects to NET col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1g/FE_RN_848_0 at location ( 42.500 159.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1g/FE_RN_848_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN A1 of INST col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1f/FE_RC_1589_0 connects to NET col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1f/FE_RN_845_0 at location ( 101.500 90.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1f/FE_RN_845_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN A2 of INST col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1f/FE_RC_1589_0 connects to NET col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1f/FE_RN_844_0 at location ( 101.900 89.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1f/FE_RC_1591_0 connects to NET col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1f/FE_RN_844_0 at location ( 103.700 90.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1f/FE_RN_844_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN A2 of INST col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1e/FE_RC_1560_0 connects to NET col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1e/FE_RN_828_0 at location ( 121.700 118.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1e/FE_RN_828_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/FE_RC_1557_0 connects to NET col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/FE_RN_826_0 at location ( 98.100 79.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/FE_RN_826_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN A1 of INST col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/FE_RC_1517_0 connects to NET col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/FE_RN_806_0 at location ( 97.700 108.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/FE_RC_1518_0 connects to NET col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/FE_RN_806_0 at location ( 98.700 108.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/FE_RN_806_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN A2 of INST col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/FE_RC_1517_0 connects to NET col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/FE_RN_805_0 at location ( 96.900 107.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/FE_RC_1519_0 connects to NET col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/FE_RN_805_0 at location ( 101.300 104.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/FE_RN_805_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN A1 of INST col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/FE_RC_1508_0 connects to NET col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/FE_RN_800_0 at location ( 140.500 169.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/FE_RC_1509_0 connects to NET col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/FE_RN_800_0 at location ( 139.900 166.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/FE_RN_800_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN A2 of INST col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/FE_RC_1508_0 connects to NET col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/FE_RN_799_0 at location ( 141.100 169.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/FE_RC_1510_0 connects to NET col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/FE_RN_799_0 at location ( 146.300 170.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/FE_RN_799_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (EMS-27) Message (NRDB-682) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIG-44) Imported NET col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/FE_RN_796_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/FE_RN_795_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1e/FE_RN_794_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1e/FE_RN_793_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1a/FE_RN_790_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1g/FE_RN_787_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (EMS-27) Message (NRIG-44) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Loading the last recorded routing design signature
#Summary of the placement changes since last routing:
#  Number of instances deleted (including moved) = 3
#  Number of instances resized = 878
#  Number of instances with same cell size swap = 33
#  Total number of placement changes (moved instances are counted twice) = 881
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 9061 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#270/9054 = 2% of signal nets have been set as priority nets
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1236.35 (MB), peak = 1359.62 (MB)
#Merging special wires...
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 242.200 83.000 ) on M1 for NET col_idx_0__fifo_instance/FE_OFN118_n246. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN S at ( 221.500 77.500 ) on M1 for NET col_idx_0__fifo_instance/FE_OFN90_rd_ptr_2_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN S at ( 282.895 95.500 ) on M1 for NET col_idx_0__fifo_instance/fifo_mux_16_1a/FE_OCPN385_FE_OFN281_rd_ptr_0_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 213.100 79.195 ) on M1 for NET col_idx_0__fifo_instance/fifo_mux_16_1a/mux_2_1a/FE_RN_12_0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 213.200 79.400 ) on M1 for NET col_idx_0__fifo_instance/fifo_mux_16_1a/mux_2_1a/FE_RN_13_0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I1 at ( 218.055 48.700 ) on M1 for NET col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1a/out_sub0_1[6]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 267.680 90.205 ) on M1 for NET col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1a/out_sub0_3[13]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I1 at ( 277.105 72.100 ) on M1 for NET col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1a/out_sub0_3[15]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 269.080 73.795 ) on M1 for NET col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1a/out_sub0_3[18]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I1 at ( 213.505 68.500 ) on M1 for NET col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1a/out_sub0_3[19]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I1 at ( 270.055 46.900 ) on M1 for NET col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1a/out_sub0_3[1]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I1 at ( 246.105 54.100 ) on M1 for NET col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1a/out_sub0_3[8]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 277.480 72.205 ) on M1 for NET col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1a/out_sub1_1[15]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I1 at ( 270.855 91.900 ) on M1 for NET col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1a/out_sub1_1[17]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 213.880 68.605 ) on M1 for NET col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1a/out_sub1_1[19]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 246.480 54.205 ) on M1 for NET col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1a/out_sub1_1[8]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 206.645 84.680 ) on M1 for NET col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/FE_RN_76_0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I1 at ( 263.455 93.700 ) on M1 for NET col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_1[13]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I1 at ( 225.855 97.300 ) on M1 for NET col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_1[21]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 224.495 12.700 ) on M1 for NET col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_2[3]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#Connectivity extraction summary:
#2395 routed nets are extracted.
#    631 (6.96%) extracted nets are partially routed.
#6659 routed nets are imported.
#9 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 9063.
#
#Found 0 nets for post-route si or timing fixing.
#Number of eco nets is 631
#
#Start data preparation...
#
#Data preparation is done on Mon Mar 10 12:03:14 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Mon Mar 10 12:03:15 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        1388          79        9702    88.18%
#  Metal 2        V        1395          83        9702     2.15%
#  Metal 3        H        1467           0        9702     0.35%
#  Metal 4        V        1164         314        9702     3.00%
#  Metal 5        H        1467           0        9702     0.00%
#  Metal 6        V        1478           0        9702     0.00%
#  Metal 7        H         367           0        9702     0.00%
#  Metal 8        V         369           0        9702     0.00%
#  --------------------------------------------------------------
#  Total                   9096       4.02%  77616    11.71%
#
#  73 nets (0.81%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1236.95 (MB), peak = 1359.62 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1247.78 (MB), peak = 1359.62 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1245.37 (MB), peak = 1359.62 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 9 (skipped).
#Total number of routable nets = 9054.
#Total number of nets in the design = 9063.
#
#631 routable nets have only global wires.
#8423 routable nets have only detail routed wires.
#19 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#118 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                 14                  5             612  
#-------------------------------------------------------------------
#        Total                 14                  5             612  
#-------------------------------------------------------------------
#
#Routing constraints summary of the whole design:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                 73                 64            8917  
#-------------------------------------------------------------------
#        Total                 73                 64            8917  
#-------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      1(0.01%)   (0.01%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      1(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 73
#Total wire length = 211705 um.
#Total half perimeter of net bounding box = 165408 um.
#Total wire length on LAYER M1 = 225 um.
#Total wire length on LAYER M2 = 55689 um.
#Total wire length on LAYER M3 = 76135 um.
#Total wire length on LAYER M4 = 35396 um.
#Total wire length on LAYER M5 = 32804 um.
#Total wire length on LAYER M6 = 273 um.
#Total wire length on LAYER M7 = 8646 um.
#Total wire length on LAYER M8 = 2538 um.
#Total number of vias = 67320
#Total number of multi-cut vias = 45299 ( 67.3%)
#Total number of single cut vias = 22021 ( 32.7%)
#Up-Via Summary (total 67320):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       21893 ( 66.5%)     11018 ( 33.5%)      32911
#  Metal 2         127 (  0.5%)     25785 ( 99.5%)      25912
#  Metal 3           1 (  0.0%)      6776 (100.0%)       6777
#  Metal 4           0 (  0.0%)       951 (100.0%)        951
#  Metal 5           0 (  0.0%)       286 (100.0%)        286
#  Metal 6           0 (  0.0%)       272 (100.0%)        272
#  Metal 7           0 (  0.0%)       211 (100.0%)        211
#-----------------------------------------------------------
#                22021 ( 32.7%)     45299 ( 67.3%)      67320 
#
#Max overcon = 1 tracks.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1245.37 (MB), peak = 1359.62 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1237.08 (MB), peak = 1359.62 (MB)
#Start Track Assignment.
#Done with 33 horizontal wires in 1 hboxes and 19 vertical wires in 1 hboxes.
#Done with 1 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 73
#Total wire length = 211739 um.
#Total half perimeter of net bounding box = 165408 um.
#Total wire length on LAYER M1 = 238 um.
#Total wire length on LAYER M2 = 55695 um.
#Total wire length on LAYER M3 = 76150 um.
#Total wire length on LAYER M4 = 35396 um.
#Total wire length on LAYER M5 = 32804 um.
#Total wire length on LAYER M6 = 273 um.
#Total wire length on LAYER M7 = 8646 um.
#Total wire length on LAYER M8 = 2538 um.
#Total number of vias = 67316
#Total number of multi-cut vias = 45299 ( 67.3%)
#Total number of single cut vias = 22017 ( 32.7%)
#Up-Via Summary (total 67316):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       21891 ( 66.5%)     11018 ( 33.5%)      32909
#  Metal 2         125 (  0.5%)     25785 ( 99.5%)      25910
#  Metal 3           1 (  0.0%)      6776 (100.0%)       6777
#  Metal 4           0 (  0.0%)       951 (100.0%)        951
#  Metal 5           0 (  0.0%)       286 (100.0%)        286
#  Metal 6           0 (  0.0%)       272 (100.0%)        272
#  Metal 7           0 (  0.0%)       211 (100.0%)        211
#-----------------------------------------------------------
#                22017 ( 32.7%)     45299 ( 67.3%)      67316 
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1254.91 (MB), peak = 1359.62 (MB)
#
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 18.18 (MB)
#Total memory = 1254.91 (MB)
#Peak memory = 1359.62 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 0.8% of the total area was rechecked for DRC, and 67.6% required routing.
#    number of violations = 37
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   Totals
#	M1            3        1        1        3        8
#	M2           18       10        1        0       29
#	Totals       21       11        2        3       37
#878 out of 23440 instances need to be verified(marked ipoed).
#59.3% of the total area is being checked for drcs
#59.3% of the total area was checked
#    number of violations = 261
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc   Totals
#	M1           84       20       10      112        3      229
#	M2           21       10        1        0        0       32
#	Totals      105       30       11      112        3      261
#cpu time = 00:00:31, elapsed time = 00:00:31, memory = 1293.19 (MB), peak = 1359.62 (MB)
#start 1st optimization iteration ...
#    number of violations = 6
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   Totals
#	M1            0        2        0        2
#	M2            1        1        2        4
#	Totals        1        3        2        6
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1263.80 (MB), peak = 1359.62 (MB)
#start 2nd optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1264.89 (MB), peak = 1359.62 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 73
#Total wire length = 211639 um.
#Total half perimeter of net bounding box = 165408 um.
#Total wire length on LAYER M1 = 249 um.
#Total wire length on LAYER M2 = 55167 um.
#Total wire length on LAYER M3 = 76310 um.
#Total wire length on LAYER M4 = 35603 um.
#Total wire length on LAYER M5 = 32821 um.
#Total wire length on LAYER M6 = 275 um.
#Total wire length on LAYER M7 = 8668 um.
#Total wire length on LAYER M8 = 2544 um.
#Total number of vias = 68339
#Total number of multi-cut vias = 43327 ( 63.4%)
#Total number of single cut vias = 25012 ( 36.6%)
#Up-Via Summary (total 68339):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       22719 ( 68.7%)     10355 ( 31.3%)      33074
#  Metal 2        1951 (  7.3%)     24640 ( 92.7%)      26591
#  Metal 3         299 (  4.3%)      6633 ( 95.7%)       6932
#  Metal 4          29 (  3.0%)       934 ( 97.0%)        963
#  Metal 5           1 (  0.3%)       288 ( 99.7%)        289
#  Metal 6           6 (  2.2%)       269 ( 97.8%)        275
#  Metal 7           7 (  3.3%)       208 ( 96.7%)        215
#-----------------------------------------------------------
#                25012 ( 36.6%)     43327 ( 63.4%)      68339 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:37
#Elapsed time = 00:00:37
#Increased memory = -7.20 (MB)
#Total memory = 1247.71 (MB)
#Peak memory = 1359.62 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1249.45 (MB), peak = 1359.62 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 73
#Total wire length = 211639 um.
#Total half perimeter of net bounding box = 165408 um.
#Total wire length on LAYER M1 = 249 um.
#Total wire length on LAYER M2 = 55167 um.
#Total wire length on LAYER M3 = 76310 um.
#Total wire length on LAYER M4 = 35603 um.
#Total wire length on LAYER M5 = 32821 um.
#Total wire length on LAYER M6 = 275 um.
#Total wire length on LAYER M7 = 8668 um.
#Total wire length on LAYER M8 = 2544 um.
#Total number of vias = 68339
#Total number of multi-cut vias = 43327 ( 63.4%)
#Total number of single cut vias = 25012 ( 36.6%)
#Up-Via Summary (total 68339):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       22719 ( 68.7%)     10355 ( 31.3%)      33074
#  Metal 2        1951 (  7.3%)     24640 ( 92.7%)      26591
#  Metal 3         299 (  4.3%)      6633 ( 95.7%)       6932
#  Metal 4          29 (  3.0%)       934 ( 97.0%)        963
#  Metal 5           1 (  0.3%)       288 ( 99.7%)        289
#  Metal 6           6 (  2.2%)       269 ( 97.8%)        275
#  Metal 7           7 (  3.3%)       208 ( 96.7%)        215
#-----------------------------------------------------------
#                25012 ( 36.6%)     43327 ( 63.4%)      68339 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Mon Mar 10 12:03:55 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1249.45 (MB), peak = 1359.62 (MB)
#
#Start Post Route Wire Spread.
#Done with 303 horizontal wires in 2 hboxes and 358 vertical wires in 2 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 73
#Total wire length = 211838 um.
#Total half perimeter of net bounding box = 165408 um.
#Total wire length on LAYER M1 = 249 um.
#Total wire length on LAYER M2 = 55233 um.
#Total wire length on LAYER M3 = 76400 um.
#Total wire length on LAYER M4 = 35643 um.
#Total wire length on LAYER M5 = 32824 um.
#Total wire length on LAYER M6 = 275 um.
#Total wire length on LAYER M7 = 8668 um.
#Total wire length on LAYER M8 = 2546 um.
#Total number of vias = 68339
#Total number of multi-cut vias = 43327 ( 63.4%)
#Total number of single cut vias = 25012 ( 36.6%)
#Up-Via Summary (total 68339):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       22719 ( 68.7%)     10355 ( 31.3%)      33074
#  Metal 2        1951 (  7.3%)     24640 ( 92.7%)      26591
#  Metal 3         299 (  4.3%)      6633 ( 95.7%)       6932
#  Metal 4          29 (  3.0%)       934 ( 97.0%)        963
#  Metal 5           1 (  0.3%)       288 ( 99.7%)        289
#  Metal 6           6 (  2.2%)       269 ( 97.8%)        275
#  Metal 7           7 (  3.3%)       208 ( 96.7%)        215
#-----------------------------------------------------------
#                25012 ( 36.6%)     43327 ( 63.4%)      68339 
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1266.51 (MB), peak = 1359.62 (MB)
#
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 73
#Total wire length = 211838 um.
#Total half perimeter of net bounding box = 165408 um.
#Total wire length on LAYER M1 = 249 um.
#Total wire length on LAYER M2 = 55233 um.
#Total wire length on LAYER M3 = 76400 um.
#Total wire length on LAYER M4 = 35643 um.
#Total wire length on LAYER M5 = 32824 um.
#Total wire length on LAYER M6 = 275 um.
#Total wire length on LAYER M7 = 8668 um.
#Total wire length on LAYER M8 = 2546 um.
#Total number of vias = 68339
#Total number of multi-cut vias = 43327 ( 63.4%)
#Total number of single cut vias = 25012 ( 36.6%)
#Up-Via Summary (total 68339):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       22719 ( 68.7%)     10355 ( 31.3%)      33074
#  Metal 2        1951 (  7.3%)     24640 ( 92.7%)      26591
#  Metal 3         299 (  4.3%)      6633 ( 95.7%)       6932
#  Metal 4          29 (  3.0%)       934 ( 97.0%)        963
#  Metal 5           1 (  0.3%)       288 ( 99.7%)        289
#  Metal 6           6 (  2.2%)       269 ( 97.8%)        275
#  Metal 7           7 (  3.3%)       208 ( 96.7%)        215
#-----------------------------------------------------------
#                25012 ( 36.6%)     43327 ( 63.4%)      68339 
#
#
#Start Post Route via swapping..
#70.06% of area are rerouted by ECO routing.
#    number of violations = 0
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1249.57 (MB), peak = 1359.62 (MB)
#    number of violations = 0
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1249.61 (MB), peak = 1359.62 (MB)
#CELL_VIEW ofifo,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 73
#Total wire length = 211838 um.
#Total half perimeter of net bounding box = 165408 um.
#Total wire length on LAYER M1 = 249 um.
#Total wire length on LAYER M2 = 55233 um.
#Total wire length on LAYER M3 = 76400 um.
#Total wire length on LAYER M4 = 35643 um.
#Total wire length on LAYER M5 = 32824 um.
#Total wire length on LAYER M6 = 275 um.
#Total wire length on LAYER M7 = 8668 um.
#Total wire length on LAYER M8 = 2546 um.
#Total number of vias = 68339
#Total number of multi-cut vias = 46301 ( 67.8%)
#Total number of single cut vias = 22038 ( 32.2%)
#Up-Via Summary (total 68339):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       21916 ( 66.3%)     11158 ( 33.7%)      33074
#  Metal 2         120 (  0.5%)     26471 ( 99.5%)      26591
#  Metal 3           2 (  0.0%)      6930 (100.0%)       6932
#  Metal 4           0 (  0.0%)       963 (100.0%)        963
#  Metal 5           0 (  0.0%)       289 (100.0%)        289
#  Metal 6           0 (  0.0%)       275 (100.0%)        275
#  Metal 7           0 (  0.0%)       215 (100.0%)        215
#-----------------------------------------------------------
#                22038 ( 32.2%)     46301 ( 67.8%)      68339 
#
#detailRoute Statistics:
#Cpu time = 00:00:48
#Elapsed time = 00:00:48
#Increased memory = -7.04 (MB)
#Total memory = 1247.87 (MB)
#Peak memory = 1359.62 (MB)
#Updating routing design signature
#Created 847 library cell signatures
#Created 9063 NETS and 0 SPECIALNETS signatures
#Created 23441 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1248.13 (MB), peak = 1359.62 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1248.30 (MB), peak = 1359.62 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:52
#Elapsed time = 00:00:52
#Increased memory = -39.01 (MB)
#Total memory = 1211.54 (MB)
#Peak memory = 1359.62 (MB)
#Number of warnings = 63
#Total number of warnings = 156
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon Mar 10 12:04:04 2025
#
**optDesign ... cpu = 0:01:48, real = 0:01:49, mem = 1473.0M, totSessionCpu=0:16:02 **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'ofifo' of instances=23440 and nets=9063 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design ofifo.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_13575_ieng6-ece-04.ucsd.edu_h3le_O7wIDd/ofifo_13575_PNG0lc.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1473.0M)
Extracted 10.0017% (CPU Time= 0:00:00.4  MEM= 1517.6M)
Extracted 20.0013% (CPU Time= 0:00:00.4  MEM= 1517.6M)
Extracted 30.0019% (CPU Time= 0:00:00.5  MEM= 1517.6M)
Extracted 40.0015% (CPU Time= 0:00:00.6  MEM= 1517.6M)
Extracted 50.0021% (CPU Time= 0:00:00.6  MEM= 1517.6M)
Extracted 60.0017% (CPU Time= 0:00:00.7  MEM= 1517.6M)
Extracted 70.0013% (CPU Time= 0:00:00.8  MEM= 1517.6M)
Extracted 80.0019% (CPU Time= 0:00:00.9  MEM= 1517.6M)
Extracted 90.0015% (CPU Time= 0:00:01.0  MEM= 1517.6M)
Extracted 100% (CPU Time= 0:00:01.4  MEM= 1521.6M)
Number of Extracted Resistors     : 174879
Number of Extracted Ground Cap.   : 172302
Number of Extracted Coupling Cap. : 264460
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1501.6M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:01.9  Real Time: 0:00:02.0  MEM: 1505.590M)
**optDesign ... cpu = 0:01:50, real = 0:01:51, mem = 1470.0M, totSessionCpu=0:16:04 **
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: ofifo
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
AAE_INFO-618: Total number of nets in the design is 9063,  99.9 percent of the nets selected for SI analysis
End delay calculation. (MEM=1561.95 CPU=0:00:02.0 REAL=0:00:02.0)
Save waveform /tmp/innovus_temp_13575_ieng6-ece-04.ucsd.edu_h3le_O7wIDd/.AAE_y6S0QN/.AAE_13575/waveform.data...
*** CDM Built up (cpu=0:00:02.8  real=0:00:03.0  mem= 1561.9M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 9063,  4.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1537.99 CPU=0:00:00.4 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 1538.0M) ***
*** Done Building Timing Graph (cpu=0:00:04.4 real=0:00:05.0 totSessionCpu=0:16:08 mem=1538.0M)
**optDesign ... cpu = 0:01:54, real = 0:01:56, mem = 1475.2M, totSessionCpu=0:16:08 **
*** Timing NOT met, worst failing slack is -0.019
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 47 clock nets excluded from IPO operation.
*info: 47 clock nets excluded
*info: 2 special nets excluded.
*info: 9 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.018 TNS Slack -0.125 Density 99.68
Optimizer TNS Opt
Checking setup slack degradation ...

*** Finished Optimize Step Cumulative (cpu=0:00:00.1 real=0:00:00.0 mem=1718.7M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 47 constrained nets 
Layer 7 has 59 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:00.3 real=0:00:01.0 mem=1718.7M) ***
End: GigaOpt Optimization in post-eco TNS mode
Running setup recovery post routing.
**optDesign ... cpu = 0:01:58, real = 0:01:59, mem = 1567.7M, totSessionCpu=0:16:12 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin (100)
*** Finish setup-recovery (cpu=0:00:00, real=0:00:00, mem=1567.74M, totSessionCpu=0:16:12 .
**optDesign ... cpu = 0:01:58, real = 0:01:59, mem = 1567.7M, totSessionCpu=0:16:12 **

Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:01:58, real = 0:01:59, mem = 1567.7M, totSessionCpu=0:16:12 **
** Profile ** Start :  cpu=0:00:00.0, mem=1625.0M
** Profile ** Other data :  cpu=0:00:00.0, mem=1625.0M
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: ofifo
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
AAE_INFO-618: Total number of nets in the design is 9063,  99.9 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:01.9 REAL=0:00:02.0)
Save waveform /tmp/innovus_temp_13575_ieng6-ece-04.ucsd.edu_h3le_O7wIDd/.AAE_y6S0QN/.AAE_13575/waveform.data...
*** CDM Built up (cpu=0:00:02.2  real=0:00:02.0  mem= 0.0M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 9063,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:03.2 real=0:00:03.0 totSessionCpu=0:00:11.7 mem=0.0M)
** Profile ** Overall slacks :  cpu=0:0-6:00.-2, mem=0.0M
** Profile ** Total reports :  cpu=0:00:00.1, mem=0.0M

_______________________________________________________________________
** Profile ** Overall slacks :  cpu=0:00:03.3, mem=1625.0M
** Profile ** Total reports :  cpu=0:00:00.3, mem=1569.8M
** Profile ** DRVs :  cpu=0:00:00.2, mem=1569.8M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.019  |  0.004  | -0.019  |
|           TNS (ns):| -0.125  |  0.000  | -0.125  |
|    Violating Paths:|   17    |    0    |   17    |
|          All Paths:|  4306   |  2896   |  4306   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.060  |  0.060  |  0.115  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  4306   |  2896   |  4306   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 54.094%
       (99.679% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1569.8M
**optDesign ... cpu = 0:02:02, real = 0:02:04, mem = 1567.7M, totSessionCpu=0:16:16 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> saveDesign route.enc
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
Writing Netlist "route.enc.dat.tmp/ofifo.v.gz" ...
Saving AAE Data ...
Saving preference file route.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving floorplan file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement file ...
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.2 real=0:00:01.0 mem=1567.8M) ***
Saving DEF file ...
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
Cmin Cmax
Generated self-contained design route.enc.dat.tmp

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
ERROR     IMPOAX-142           2  %s                                       
*** Message Summary: 0 warning(s), 3 error(s)

<CMD> pan -35.241 -15.190
<CMD> setLayerPreference allM0 -isVisible 0
<CMD> setLayerPreference allM1Cont -isVisible 0
<CMD> setLayerPreference allM1 -isVisible 0
<CMD> setLayerPreference allM2Cont -isVisible 0
<CMD> setLayerPreference allM2 -isVisible 0
<CMD> setLayerPreference allM3Cont -isVisible 0
<CMD> setLayerPreference allM3 -isVisible 0
<CMD> setLayerPreference allM4Cont -isVisible 0
<CMD> setLayerPreference allM4 -isVisible 0
<CMD> setLayerPreference allM5Cont -isVisible 0
<CMD> setLayerPreference allM5 -isVisible 0
<CMD> setLayerPreference allM6Cont -isVisible 0
<CMD> setLayerPreference allM6 -isVisible 0
<CMD> setLayerPreference allM7Cont -isVisible 0
<CMD> setLayerPreference allM7 -isVisible 0
<CMD> setLayerPreference allM8Cont -isVisible 0
<CMD> setLayerPreference allM8 -isVisible 0
<CMD> pan 53.721 -62.437
<CMD> setLayerPreference allM0 -isVisible 1
<CMD> setLayerPreference allM1Cont -isVisible 1
<CMD> setLayerPreference allM1 -isVisible 1
<CMD> setLayerPreference allM2Cont -isVisible 1
<CMD> setLayerPreference allM2 -isVisible 1
<CMD> setLayerPreference allM3Cont -isVisible 1
<CMD> setLayerPreference allM3 -isVisible 1
<CMD> setLayerPreference allM4Cont -isVisible 1
<CMD> setLayerPreference allM4 -isVisible 1
<CMD> setLayerPreference allM5Cont -isVisible 1
<CMD> setLayerPreference allM5 -isVisible 1
<CMD> setLayerPreference allM6Cont -isVisible 1
<CMD> setLayerPreference allM6 -isVisible 1
<CMD> setLayerPreference allM7Cont -isVisible 1
<CMD> setLayerPreference allM7 -isVisible 1
<CMD> setLayerPreference allM8Cont -isVisible 1
<CMD> setLayerPreference allM8 -isVisible 1
<CMD> pan 49.110 48.593
<CMD> pan -16.274 35.915
<CMD> verifyConnectivity
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Mon Mar 10 12:06:31 2025

Design Name: ofifo
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (295.6000, 293.6000)
Error Limit = 1000; Warning Limit = 50
Check all nets
**** 12:06:31 **** Processed 5000 nets.

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Mon Mar 10 12:06:32 2025
Time Elapsed: 0:00:01.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.7  MEM: -0.934M)

<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 1504.9) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 2880
VG: elapsed time: 10.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 0 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:09.7  MEM: 461.8M)

<CMD> setLayerPreference allM0 -isVisible 0
<CMD> setLayerPreference allM1Cont -isVisible 0
<CMD> setLayerPreference allM1 -isVisible 0
<CMD> setLayerPreference allM2Cont -isVisible 0
<CMD> setLayerPreference allM2 -isVisible 0
<CMD> setLayerPreference allM3Cont -isVisible 0
<CMD> setLayerPreference allM3 -isVisible 0
<CMD> setLayerPreference allM4Cont -isVisible 0
<CMD> setLayerPreference allM4 -isVisible 0
<CMD> setLayerPreference allM5Cont -isVisible 0
<CMD> setLayerPreference allM5 -isVisible 0
<CMD> setLayerPreference allM6Cont -isVisible 0
<CMD> setLayerPreference allM6 -isVisible 0
<CMD> setLayerPreference allM7Cont -isVisible 0
<CMD> setLayerPreference allM7 -isVisible 0
<CMD> setLayerPreference allM8Cont -isVisible 0
<CMD> setLayerPreference allM8 -isVisible 0
<CMD> pan -4.055 -6.145
<CMD> selectInst FILLER_8518
<CMD> deselectAll
<CMD> selectInst FILLER_8519
<CMD> deselectAll
<CMD> selectInst FILLER_8520
<CMD> deselectAll
<CMD> selectInst FILLER_8625
<CMD> deselectAll
<CMD> selectInst col_idx_7__fifo_instance/q8_reg_7_
<CMD> deselectAll
<CMD> selectInst FILLER_8722
<CMD> pan -1.470 -8.129
<CMD> report_timing -max_paths 5 > ${design}.post_route.timing.rpt
<CMD> report_power -outfile ofifo.post_route.power.rpt

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1723.99MB/1723.99MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1723.99MB/1723.99MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1723.99MB/1723.99MB)

Begin Processing Signal Activity


Starting Activity Propagation
2025-Mar-10 12:07:15 (2025-Mar-10 19:07:15 GMT)
2025-Mar-10 12:07:15 (2025-Mar-10 19:07:15 GMT): 10%
2025-Mar-10 12:07:15 (2025-Mar-10 19:07:15 GMT): 20%

Finished Activity Propagation
2025-Mar-10 12:07:15 (2025-Mar-10 19:07:15 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=1723.99MB/1723.99MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-10 12:07:15 (2025-Mar-10 19:07:15 GMT)
 ... Calculating switching power
2025-Mar-10 12:07:15 (2025-Mar-10 19:07:15 GMT): 10%
2025-Mar-10 12:07:15 (2025-Mar-10 19:07:15 GMT): 20%
2025-Mar-10 12:07:15 (2025-Mar-10 19:07:15 GMT): 30%
2025-Mar-10 12:07:15 (2025-Mar-10 19:07:15 GMT): 40%
2025-Mar-10 12:07:15 (2025-Mar-10 19:07:15 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-10 12:07:15 (2025-Mar-10 19:07:15 GMT): 60%
2025-Mar-10 12:07:15 (2025-Mar-10 19:07:15 GMT): 70%
2025-Mar-10 12:07:15 (2025-Mar-10 19:07:15 GMT): 80%
2025-Mar-10 12:07:15 (2025-Mar-10 19:07:15 GMT): 90%

Finished Calculating power
2025-Mar-10 12:07:16 (2025-Mar-10 19:07:16 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1724.01MB/1724.01MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1724.01MB/1724.01MB)

Ended Power Analysis: (cpu=0:00:01, real=0:00:01, mem(process/total)=1724.01MB/1724.01MB)

Begin Static Power Report Generation
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       25.32676012 	   76.3291%
Total Switching Power:       7.37787206 	   22.2352%
Total Leakage Power:         0.47636754 	    1.4357%
Total Power:                33.18099971
-----------------------------------------------------------------------------------------
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1724.10MB/1724.10MB)


Output file is ofifo.post_route.power.rpt.
<CMD> summaryReport -nohtml -outfile ofifo.post_route.summary.rpt
Report saved in file ofifo.post_route.summary.rpt.

*** Memory Usage v#1 (Current mem = 1677.285M, initial mem = 152.258M) ***
*** Message Summary: 1682 warning(s), 25 error(s)

--- Ending "Innovus" (totcpu=0:16:57, real=0:27:07, mem=1677.3M) ---
