/*
 * This file is automatically generated by afTable.py from the xml descriptions provided as part of the STM32Cube IDE
 * Timestamp: 2022-12-19T23:52:16.986363
 */

#ifndef LOWLEVEL_INCLUDE_DEVICE_ALTERNATE_FUNCTION
#define LOWLEVEL_INCLUDE_DEVICE_ALTERNATE_FUNCTION

#define CAN_RX_PA11_ PA11,GPIO_AF9
#define CAN_RX_PB8_ PB8,GPIO_AF9
#define CAN_RX_PD0_ PD0,GPIO_AF7
#define _CAN_RX_PA11_ 1
#define _CAN_RX_PB8_ 1
#define _CAN_RX_PD0_ 1

#define CAN_TX_PA12_ PA12,GPIO_AF9
#define CAN_TX_PB9_ PB9,GPIO_AF9
#define CAN_TX_PD1_ PD1,GPIO_AF7
#define _CAN_TX_PA12_ 1
#define _CAN_TX_PB9_ 1
#define _CAN_TX_PD1_ 1

#define CEC_PA5_ PA5,GPIO_AF7
#define CEC_PB10_ PB10,GPIO_AF6
#define CEC_PB8_ PB8,GPIO_AF6
#define _CEC_PA5_ 1
#define _CEC_PB10_ 1
#define _CEC_PB8_ 1

#define COMP1_OUT_PA0_ PA0,GPIO_AF8
#define COMP1_OUT_PA11_ PA11,GPIO_AF8
#define COMP1_OUT_PA6_ PA6,GPIO_AF8
#define COMP1_OUT_PB8_ PB8,GPIO_AF8
#define _COMP1_OUT_PA0_ 1
#define _COMP1_OUT_PA11_ 1
#define _COMP1_OUT_PA6_ 1
#define _COMP1_OUT_PB8_ 1

#define COMP2_OUT_PA12_ PA12,GPIO_AF8
#define COMP2_OUT_PA2_ PA2,GPIO_AF8
#define COMP2_OUT_PA7_ PA7,GPIO_AF8
#define COMP2_OUT_PB9_ PB9,GPIO_AF8
#define _COMP2_OUT_PA12_ 1
#define _COMP2_OUT_PA2_ 1
#define _COMP2_OUT_PA7_ 1
#define _COMP2_OUT_PB9_ 1

#define EVENTOUT_PA0_ PA0,GPIO_AF15
#define EVENTOUT_PA1_ PA1,GPIO_AF15
#define EVENTOUT_PA10_ PA10,GPIO_AF15
#define EVENTOUT_PA11_ PA11,GPIO_AF15
#define EVENTOUT_PA12_ PA12,GPIO_AF15
#define EVENTOUT_PA13_ PA13,GPIO_AF15
#define EVENTOUT_PA14_ PA14,GPIO_AF15
#define EVENTOUT_PA15_ PA15,GPIO_AF15
#define EVENTOUT_PA2_ PA2,GPIO_AF15
#define EVENTOUT_PA3_ PA3,GPIO_AF15
#define EVENTOUT_PA4_ PA4,GPIO_AF15
#define EVENTOUT_PA5_ PA5,GPIO_AF15
#define EVENTOUT_PA6_ PA6,GPIO_AF15
#define EVENTOUT_PA7_ PA7,GPIO_AF15
#define EVENTOUT_PA8_ PA8,GPIO_AF15
#define EVENTOUT_PA9_ PA9,GPIO_AF15
#define EVENTOUT_PB0_ PB0,GPIO_AF15
#define EVENTOUT_PB1_ PB1,GPIO_AF15
#define EVENTOUT_PB10_ PB10,GPIO_AF15
#define EVENTOUT_PB14_ PB14,GPIO_AF15
#define EVENTOUT_PB15_ PB15,GPIO_AF15
#define EVENTOUT_PB2_ PB2,GPIO_AF15
#define EVENTOUT_PB3_ PB3,GPIO_AF15
#define EVENTOUT_PB4_ PB4,GPIO_AF15
#define EVENTOUT_PB5_ PB5,GPIO_AF15
#define EVENTOUT_PB6_ PB6,GPIO_AF15
#define EVENTOUT_PB7_ PB7,GPIO_AF15
#define EVENTOUT_PB8_ PB8,GPIO_AF15
#define EVENTOUT_PB9_ PB9,GPIO_AF15
#define EVENTOUT_PC0_ PC0,GPIO_AF1
#define EVENTOUT_PC1_ PC1,GPIO_AF1
#define EVENTOUT_PC10_ PC10,GPIO_AF1
#define EVENTOUT_PC11_ PC11,GPIO_AF1
#define EVENTOUT_PC12_ PC12,GPIO_AF1
#define EVENTOUT_PC2_ PC2,GPIO_AF1
#define EVENTOUT_PC3_ PC3,GPIO_AF1
#define EVENTOUT_PC4_ PC4,GPIO_AF1
#define EVENTOUT_PC5_ PC5,GPIO_AF1
#define EVENTOUT_PC6_ PC6,GPIO_AF1
#define EVENTOUT_PC7_ PC7,GPIO_AF1
#define EVENTOUT_PC8_ PC8,GPIO_AF1
#define EVENTOUT_PC9_ PC9,GPIO_AF1
#define EVENTOUT_PD0_ PD0,GPIO_AF1
#define EVENTOUT_PD1_ PD1,GPIO_AF1
#define EVENTOUT_PD10_ PD10,GPIO_AF1
#define EVENTOUT_PD11_ PD11,GPIO_AF1
#define EVENTOUT_PD12_ PD12,GPIO_AF1
#define EVENTOUT_PD13_ PD13,GPIO_AF1
#define EVENTOUT_PD14_ PD14,GPIO_AF1
#define EVENTOUT_PD15_ PD15,GPIO_AF1
#define EVENTOUT_PD2_ PD2,GPIO_AF1
#define EVENTOUT_PD3_ PD3,GPIO_AF1
#define EVENTOUT_PD4_ PD4,GPIO_AF1
#define EVENTOUT_PD5_ PD5,GPIO_AF1
#define EVENTOUT_PD6_ PD6,GPIO_AF1
#define EVENTOUT_PD7_ PD7,GPIO_AF1
#define EVENTOUT_PD8_ PD8,GPIO_AF1
#define EVENTOUT_PD9_ PD9,GPIO_AF1
#define EVENTOUT_PE0_ PE0,GPIO_AF1
#define EVENTOUT_PE1_ PE1,GPIO_AF1
#define EVENTOUT_PE10_ PE10,GPIO_AF1
#define EVENTOUT_PE11_ PE11,GPIO_AF1
#define EVENTOUT_PE12_ PE12,GPIO_AF1
#define EVENTOUT_PE13_ PE13,GPIO_AF1
#define EVENTOUT_PE14_ PE14,GPIO_AF1
#define EVENTOUT_PE15_ PE15,GPIO_AF1
#define EVENTOUT_PE2_ PE2,GPIO_AF1
#define EVENTOUT_PE3_ PE3,GPIO_AF1
#define EVENTOUT_PE4_ PE4,GPIO_AF1
#define EVENTOUT_PE5_ PE5,GPIO_AF1
#define EVENTOUT_PE6_ PE6,GPIO_AF1
#define EVENTOUT_PE7_ PE7,GPIO_AF1
#define EVENTOUT_PE8_ PE8,GPIO_AF1
#define EVENTOUT_PE9_ PE9,GPIO_AF1
#define EVENTOUT_PF10_ PF10,GPIO_AF1
#define EVENTOUT_PF2_ PF2,GPIO_AF1
#define EVENTOUT_PF4_ PF4,GPIO_AF1
#define EVENTOUT_PF6_ PF6,GPIO_AF1
#define EVENTOUT_PF7_ PF7,GPIO_AF1
#define EVENTOUT_PF9_ PF9,GPIO_AF1
#define _EVENTOUT_PA0_ 1
#define _EVENTOUT_PA1_ 1
#define _EVENTOUT_PA10_ 1
#define _EVENTOUT_PA11_ 1
#define _EVENTOUT_PA12_ 1
#define _EVENTOUT_PA13_ 1
#define _EVENTOUT_PA14_ 1
#define _EVENTOUT_PA15_ 1
#define _EVENTOUT_PA2_ 1
#define _EVENTOUT_PA3_ 1
#define _EVENTOUT_PA4_ 1
#define _EVENTOUT_PA5_ 1
#define _EVENTOUT_PA6_ 1
#define _EVENTOUT_PA7_ 1
#define _EVENTOUT_PA8_ 1
#define _EVENTOUT_PA9_ 1
#define _EVENTOUT_PB0_ 1
#define _EVENTOUT_PB1_ 1
#define _EVENTOUT_PB10_ 1
#define _EVENTOUT_PB14_ 1
#define _EVENTOUT_PB15_ 1
#define _EVENTOUT_PB2_ 1
#define _EVENTOUT_PB3_ 1
#define _EVENTOUT_PB4_ 1
#define _EVENTOUT_PB5_ 1
#define _EVENTOUT_PB6_ 1
#define _EVENTOUT_PB7_ 1
#define _EVENTOUT_PB8_ 1
#define _EVENTOUT_PB9_ 1
#define _EVENTOUT_PC0_ 1
#define _EVENTOUT_PC1_ 1
#define _EVENTOUT_PC10_ 1
#define _EVENTOUT_PC11_ 1
#define _EVENTOUT_PC12_ 1
#define _EVENTOUT_PC2_ 1
#define _EVENTOUT_PC3_ 1
#define _EVENTOUT_PC4_ 1
#define _EVENTOUT_PC5_ 1
#define _EVENTOUT_PC6_ 1
#define _EVENTOUT_PC7_ 1
#define _EVENTOUT_PC8_ 1
#define _EVENTOUT_PC9_ 1
#define _EVENTOUT_PD0_ 1
#define _EVENTOUT_PD1_ 1
#define _EVENTOUT_PD10_ 1
#define _EVENTOUT_PD11_ 1
#define _EVENTOUT_PD12_ 1
#define _EVENTOUT_PD13_ 1
#define _EVENTOUT_PD14_ 1
#define _EVENTOUT_PD15_ 1
#define _EVENTOUT_PD2_ 1
#define _EVENTOUT_PD3_ 1
#define _EVENTOUT_PD4_ 1
#define _EVENTOUT_PD5_ 1
#define _EVENTOUT_PD6_ 1
#define _EVENTOUT_PD7_ 1
#define _EVENTOUT_PD8_ 1
#define _EVENTOUT_PD9_ 1
#define _EVENTOUT_PE0_ 1
#define _EVENTOUT_PE1_ 1
#define _EVENTOUT_PE10_ 1
#define _EVENTOUT_PE11_ 1
#define _EVENTOUT_PE12_ 1
#define _EVENTOUT_PE13_ 1
#define _EVENTOUT_PE14_ 1
#define _EVENTOUT_PE15_ 1
#define _EVENTOUT_PE2_ 1
#define _EVENTOUT_PE3_ 1
#define _EVENTOUT_PE4_ 1
#define _EVENTOUT_PE5_ 1
#define _EVENTOUT_PE6_ 1
#define _EVENTOUT_PE7_ 1
#define _EVENTOUT_PE8_ 1
#define _EVENTOUT_PE9_ 1
#define _EVENTOUT_PF10_ 1
#define _EVENTOUT_PF2_ 1
#define _EVENTOUT_PF4_ 1
#define _EVENTOUT_PF6_ 1
#define _EVENTOUT_PF7_ 1
#define _EVENTOUT_PF9_ 1

#define I2C1_SCL_PA15_ PA15,GPIO_AF4
#define I2C1_SCL_PB6_ PB6,GPIO_AF4
#define I2C1_SCL_PB8_ PB8,GPIO_AF4
#define _I2C1_SCL_PA15_ 1
#define _I2C1_SCL_PB6_ 1
#define _I2C1_SCL_PB8_ 1

#define I2C1_SDA_PA14_ PA14,GPIO_AF4
#define I2C1_SDA_PB7_ PB7,GPIO_AF4
#define I2C1_SDA_PB9_ PB9,GPIO_AF4
#define _I2C1_SDA_PA14_ 1
#define _I2C1_SDA_PB7_ 1
#define _I2C1_SDA_PB9_ 1

#define I2C1_SMBA_PB5_ PB5,GPIO_AF4
#define _I2C1_SMBA_PB5_ 1

#define I2C2_SCL_PA9_ PA9,GPIO_AF4
#define I2C2_SCL_PF1_ PF1,GPIO_AF4
#define I2C2_SCL_PF6_ PF6,GPIO_AF4
#define _I2C2_SCL_PA9_ 1
#define _I2C2_SCL_PF1_ 1
#define _I2C2_SCL_PF6_ 1

#define I2C2_SDA_PA10_ PA10,GPIO_AF4
#define I2C2_SDA_PF0_ PF0,GPIO_AF4
#define I2C2_SDA_PF7_ PF7,GPIO_AF4
#define _I2C2_SDA_PA10_ 1
#define _I2C2_SDA_PF0_ 1
#define _I2C2_SDA_PF7_ 1

#define I2C2_SMBA_PA8_ PA8,GPIO_AF4
#define I2C2_SMBA_PF2_ PF2,GPIO_AF4
#define _I2C2_SMBA_PA8_ 1
#define _I2C2_SMBA_PF2_ 1

#define I2S1_CK_PA12_ PA12,GPIO_AF6
#define I2S1_CK_PA5_ PA5,GPIO_AF5
#define I2S1_CK_PB3_ PB3,GPIO_AF5
#define I2S1_CK_PC7_ PC7,GPIO_AF5
#define _I2S1_CK_PA12_ 1
#define _I2S1_CK_PA5_ 1
#define _I2S1_CK_PB3_ 1
#define _I2S1_CK_PC7_ 1

#define I2S1_MCK_PA13_ PA13,GPIO_AF6
#define I2S1_MCK_PA6_ PA6,GPIO_AF5
#define I2S1_MCK_PB4_ PB4,GPIO_AF5
#define I2S1_MCK_PC8_ PC8,GPIO_AF5
#define _I2S1_MCK_PA13_ 1
#define _I2S1_MCK_PA6_ 1
#define _I2S1_MCK_PB4_ 1
#define _I2S1_MCK_PC8_ 1

#define I2S1_SD_PA7_ PA7,GPIO_AF5
#define I2S1_SD_PB0_ PB0,GPIO_AF5
#define I2S1_SD_PB5_ PB5,GPIO_AF5
#define I2S1_SD_PC9_ PC9,GPIO_AF5
#define I2S1_SD_PF6_ PF6,GPIO_AF5
#define _I2S1_SD_PA7_ 1
#define _I2S1_SD_PB0_ 1
#define _I2S1_SD_PB5_ 1
#define _I2S1_SD_PC9_ 1
#define _I2S1_SD_PF6_ 1

#define I2S1_WS_PA11_ PA11,GPIO_AF6
#define I2S1_WS_PA15_ PA15,GPIO_AF5
#define I2S1_WS_PA4_ PA4,GPIO_AF5
#define I2S1_WS_PC6_ PC6,GPIO_AF5
#define _I2S1_WS_PA11_ 1
#define _I2S1_WS_PA15_ 1
#define _I2S1_WS_PA4_ 1
#define _I2S1_WS_PC6_ 1

#define I2S2_CK_PA8_ PA8,GPIO_AF5
#define I2S2_CK_PB10_ PB10,GPIO_AF5
#define I2S2_CK_PB8_ PB8,GPIO_AF5
#define I2S2_CK_PD7_ PD7,GPIO_AF5
#define I2S2_CK_PD8_ PD8,GPIO_AF5
#define _I2S2_CK_PA8_ 1
#define _I2S2_CK_PB10_ 1
#define _I2S2_CK_PB8_ 1
#define _I2S2_CK_PD7_ 1
#define _I2S2_CK_PD8_ 1

#define I2S2_MCK_PA9_ PA9,GPIO_AF5
#define I2S2_MCK_PB14_ PB14,GPIO_AF5
#define I2S2_MCK_PC2_ PC2,GPIO_AF5
#define I2S2_MCK_PD3_ PD3,GPIO_AF5
#define _I2S2_MCK_PA9_ 1
#define _I2S2_MCK_PB14_ 1
#define _I2S2_MCK_PC2_ 1
#define _I2S2_MCK_PD3_ 1

#define I2S2_SD_PA10_ PA10,GPIO_AF5
#define I2S2_SD_PB15_ PB15,GPIO_AF5
#define I2S2_SD_PC3_ PC3,GPIO_AF5
#define I2S2_SD_PD4_ PD4,GPIO_AF5
#define _I2S2_SD_PA10_ 1
#define _I2S2_SD_PB15_ 1
#define _I2S2_SD_PC3_ 1
#define _I2S2_SD_PD4_ 1

#define I2S2_WS_PA11_ PA11,GPIO_AF5
#define I2S2_WS_PB9_ PB9,GPIO_AF5
#define I2S2_WS_PD6_ PD6,GPIO_AF5
#define _I2S2_WS_PA11_ 1
#define _I2S2_WS_PB9_ 1
#define _I2S2_WS_PD6_ 1

#define I2S3_CK_PA1_ PA1,GPIO_AF6
#define I2S3_CK_PB3_ PB3,GPIO_AF6
#define I2S3_CK_PC10_ PC10,GPIO_AF6
#define _I2S3_CK_PA1_ 1
#define _I2S3_CK_PB3_ 1
#define _I2S3_CK_PC10_ 1

#define I2S3_MCK_PA2_ PA2,GPIO_AF6
#define I2S3_MCK_PB4_ PB4,GPIO_AF6
#define I2S3_MCK_PC11_ PC11,GPIO_AF6
#define _I2S3_MCK_PA2_ 1
#define _I2S3_MCK_PB4_ 1
#define _I2S3_MCK_PC11_ 1

#define I2S3_SD_PA3_ PA3,GPIO_AF6
#define I2S3_SD_PB5_ PB5,GPIO_AF6
#define I2S3_SD_PC12_ PC12,GPIO_AF6
#define _I2S3_SD_PA3_ 1
#define _I2S3_SD_PB5_ 1
#define _I2S3_SD_PC12_ 1

#define I2S3_WS_PA15_ PA15,GPIO_AF6
#define I2S3_WS_PA4_ PA4,GPIO_AF6
#define _I2S3_WS_PA15_ 1
#define _I2S3_WS_PA4_ 1

#define IR_OUT_PA13_ PA13,GPIO_AF5
#define IR_OUT_PB9_ PB9,GPIO_AF6
#define _IR_OUT_PA13_ 1
#define _IR_OUT_PB9_ 1

#define RCC_MCO_PA8_ PA8,GPIO_AF0
#define _RCC_MCO_PA8_ 1

#define RTC_REFIN_PA1_ PA1,GPIO_AF0
#define RTC_REFIN_PB15_ PB15,GPIO_AF0
#define _RTC_REFIN_PA1_ 1
#define _RTC_REFIN_PB15_ 1

#define SPI1_MISO_PA13_ PA13,GPIO_AF6
#define SPI1_MISO_PA6_ PA6,GPIO_AF5
#define SPI1_MISO_PB4_ PB4,GPIO_AF5
#define SPI1_MISO_PC8_ PC8,GPIO_AF5
#define _SPI1_MISO_PA13_ 1
#define _SPI1_MISO_PA6_ 1
#define _SPI1_MISO_PB4_ 1
#define _SPI1_MISO_PC8_ 1

#define SPI1_MOSI_PA7_ PA7,GPIO_AF5
#define SPI1_MOSI_PB0_ PB0,GPIO_AF5
#define SPI1_MOSI_PB5_ PB5,GPIO_AF5
#define SPI1_MOSI_PC9_ PC9,GPIO_AF5
#define SPI1_MOSI_PF6_ PF6,GPIO_AF5
#define _SPI1_MOSI_PA7_ 1
#define _SPI1_MOSI_PB0_ 1
#define _SPI1_MOSI_PB5_ 1
#define _SPI1_MOSI_PC9_ 1
#define _SPI1_MOSI_PF6_ 1

#define SPI1_NSS_PA11_ PA11,GPIO_AF6
#define SPI1_NSS_PA15_ PA15,GPIO_AF5
#define SPI1_NSS_PA4_ PA4,GPIO_AF5
#define SPI1_NSS_PC6_ PC6,GPIO_AF5
#define _SPI1_NSS_PA11_ 1
#define _SPI1_NSS_PA15_ 1
#define _SPI1_NSS_PA4_ 1
#define _SPI1_NSS_PC6_ 1

#define SPI1_SCK_PA12_ PA12,GPIO_AF6
#define SPI1_SCK_PA5_ PA5,GPIO_AF5
#define SPI1_SCK_PB3_ PB3,GPIO_AF5
#define SPI1_SCK_PC7_ PC7,GPIO_AF5
#define _SPI1_SCK_PA12_ 1
#define _SPI1_SCK_PA5_ 1
#define _SPI1_SCK_PB3_ 1
#define _SPI1_SCK_PC7_ 1

#define SPI2_MISO_PA9_ PA9,GPIO_AF5
#define SPI2_MISO_PB14_ PB14,GPIO_AF5
#define SPI2_MISO_PC2_ PC2,GPIO_AF5
#define SPI2_MISO_PD3_ PD3,GPIO_AF5
#define _SPI2_MISO_PA9_ 1
#define _SPI2_MISO_PB14_ 1
#define _SPI2_MISO_PC2_ 1
#define _SPI2_MISO_PD3_ 1

#define SPI2_MOSI_PA10_ PA10,GPIO_AF5
#define SPI2_MOSI_PB15_ PB15,GPIO_AF5
#define SPI2_MOSI_PC3_ PC3,GPIO_AF5
#define SPI2_MOSI_PD4_ PD4,GPIO_AF5
#define _SPI2_MOSI_PA10_ 1
#define _SPI2_MOSI_PB15_ 1
#define _SPI2_MOSI_PC3_ 1
#define _SPI2_MOSI_PD4_ 1

#define SPI2_NSS_PA11_ PA11,GPIO_AF5
#define SPI2_NSS_PB9_ PB9,GPIO_AF5
#define SPI2_NSS_PD6_ PD6,GPIO_AF5
#define _SPI2_NSS_PA11_ 1
#define _SPI2_NSS_PB9_ 1
#define _SPI2_NSS_PD6_ 1

#define SPI2_SCK_PA8_ PA8,GPIO_AF5
#define SPI2_SCK_PB10_ PB10,GPIO_AF5
#define SPI2_SCK_PB8_ PB8,GPIO_AF5
#define SPI2_SCK_PD7_ PD7,GPIO_AF5
#define SPI2_SCK_PD8_ PD8,GPIO_AF5
#define _SPI2_SCK_PA8_ 1
#define _SPI2_SCK_PB10_ 1
#define _SPI2_SCK_PB8_ 1
#define _SPI2_SCK_PD7_ 1
#define _SPI2_SCK_PD8_ 1

#define SPI3_MISO_PA2_ PA2,GPIO_AF6
#define SPI3_MISO_PB4_ PB4,GPIO_AF6
#define SPI3_MISO_PC11_ PC11,GPIO_AF6
#define _SPI3_MISO_PA2_ 1
#define _SPI3_MISO_PB4_ 1
#define _SPI3_MISO_PC11_ 1

#define SPI3_MOSI_PA3_ PA3,GPIO_AF6
#define SPI3_MOSI_PB5_ PB5,GPIO_AF6
#define SPI3_MOSI_PC12_ PC12,GPIO_AF6
#define _SPI3_MOSI_PA3_ 1
#define _SPI3_MOSI_PB5_ 1
#define _SPI3_MOSI_PC12_ 1

#define SPI3_NSS_PA15_ PA15,GPIO_AF6
#define SPI3_NSS_PA4_ PA4,GPIO_AF6
#define _SPI3_NSS_PA15_ 1
#define _SPI3_NSS_PA4_ 1

#define SPI3_SCK_PA1_ PA1,GPIO_AF6
#define SPI3_SCK_PB3_ PB3,GPIO_AF6
#define SPI3_SCK_PC10_ PC10,GPIO_AF6
#define _SPI3_SCK_PA1_ 1
#define _SPI3_SCK_PB3_ 1
#define _SPI3_SCK_PC10_ 1

#define SYS_JTCK_SWCLK_PA14_ PA14,GPIO_AF0
#define _SYS_JTCK_SWCLK_PA14_ 1

#define SYS_JTDI_PA15_ PA15,GPIO_AF0
#define _SYS_JTDI_PA15_ 1

#define SYS_JTDO_TRACESWO_PB3_ PB3,GPIO_AF0
#define _SYS_JTDO_TRACESWO_PB3_ 1

#define SYS_JTMS_SWDIO_PA13_ PA13,GPIO_AF0
#define _SYS_JTMS_SWDIO_PA13_ 1

#define SYS_NJTRST_PB4_ PB4,GPIO_AF0
#define _SYS_NJTRST_PB4_ 1

#define SYS_TRACECK_PE2_ PE2,GPIO_AF0
#define _SYS_TRACECK_PE2_ 1

#define SYS_TRACED0_PE3_ PE3,GPIO_AF0
#define _SYS_TRACED0_PE3_ 1

#define SYS_TRACED1_PE4_ PE4,GPIO_AF0
#define _SYS_TRACED1_PE4_ 1

#define SYS_TRACED2_PE5_ PE5,GPIO_AF0
#define _SYS_TRACED2_PE5_ 1

#define SYS_TRACED3_PE6_ PE6,GPIO_AF0
#define _SYS_TRACED3_PE6_ 1

#define TIM12_CH1_PA14_ PA14,GPIO_AF10
#define TIM12_CH1_PA4_ PA4,GPIO_AF10
#define TIM12_CH1_PB14_ PB14,GPIO_AF9
#define _TIM12_CH1_PA14_ 1
#define _TIM12_CH1_PA4_ 1
#define _TIM12_CH1_PB14_ 1

#define TIM12_CH2_PA15_ PA15,GPIO_AF10
#define TIM12_CH2_PA5_ PA5,GPIO_AF10
#define TIM12_CH2_PB15_ PB15,GPIO_AF9
#define _TIM12_CH2_PA15_ 1
#define _TIM12_CH2_PA5_ 1
#define _TIM12_CH2_PB15_ 1

#define TIM13_CH1_PA6_ PA6,GPIO_AF9
#define TIM13_CH1_PA9_ PA9,GPIO_AF2
#define TIM13_CH1_PB3_ PB3,GPIO_AF9
#define TIM13_CH1_PC4_ PC4,GPIO_AF2
#define _TIM13_CH1_PA6_ 1
#define _TIM13_CH1_PA9_ 1
#define _TIM13_CH1_PB3_ 1
#define _TIM13_CH1_PC4_ 1

#define TIM14_CH1_PA10_ PA10,GPIO_AF9
#define TIM14_CH1_PA5_ PA5,GPIO_AF9
#define TIM14_CH1_PA7_ PA7,GPIO_AF9
#define TIM14_CH1_PF9_ PF9,GPIO_AF2
#define _TIM14_CH1_PA10_ 1
#define _TIM14_CH1_PA5_ 1
#define _TIM14_CH1_PA7_ 1
#define _TIM14_CH1_PF9_ 1

#define TIM15_BKIN_PA9_ PA9,GPIO_AF9
#define _TIM15_BKIN_PA9_ 1

#define TIM15_CH1_PA2_ PA2,GPIO_AF9
#define TIM15_CH1_PB14_ PB14,GPIO_AF1
#define TIM15_CH1_PB6_ PB6,GPIO_AF9
#define _TIM15_CH1_PA2_ 1
#define _TIM15_CH1_PB14_ 1
#define _TIM15_CH1_PB6_ 1

#define TIM15_CH1N_PA1_ PA1,GPIO_AF9
#define TIM15_CH1N_PB15_ PB15,GPIO_AF2
#define TIM15_CH1N_PB4_ PB4,GPIO_AF9
#define _TIM15_CH1N_PA1_ 1
#define _TIM15_CH1N_PB15_ 1
#define _TIM15_CH1N_PB4_ 1

#define TIM15_CH2_PA3_ PA3,GPIO_AF9
#define TIM15_CH2_PB15_ PB15,GPIO_AF1
#define TIM15_CH2_PB7_ PB7,GPIO_AF9
#define _TIM15_CH2_PA3_ 1
#define _TIM15_CH2_PB15_ 1
#define _TIM15_CH2_PB7_ 1

#define TIM16_BKIN_PB5_ PB5,GPIO_AF1
#define _TIM16_BKIN_PB5_ 1

#define TIM16_CH1_PA12_ PA12,GPIO_AF1
#define TIM16_CH1_PA6_ PA6,GPIO_AF1
#define TIM16_CH1_PB4_ PB4,GPIO_AF1
#define TIM16_CH1_PB8_ PB8,GPIO_AF1
#define _TIM16_CH1_PA12_ 1
#define _TIM16_CH1_PA6_ 1
#define _TIM16_CH1_PB4_ 1
#define _TIM16_CH1_PB8_ 1

#define TIM16_CH1N_PA13_ PA13,GPIO_AF1
#define TIM16_CH1N_PB6_ PB6,GPIO_AF1
#define _TIM16_CH1N_PA13_ 1
#define _TIM16_CH1N_PB6_ 1

#define TIM17_BKIN_PA10_ PA10,GPIO_AF1
#define TIM17_BKIN_PB4_ PB4,GPIO_AF10
#define _TIM17_BKIN_PA10_ 1
#define _TIM17_BKIN_PB4_ 1

#define TIM17_CH1_PA7_ PA7,GPIO_AF1
#define TIM17_CH1_PB5_ PB5,GPIO_AF10
#define TIM17_CH1_PB9_ PB9,GPIO_AF1
#define _TIM17_CH1_PA7_ 1
#define _TIM17_CH1_PB5_ 1
#define _TIM17_CH1_PB9_ 1

#define TIM17_CH1N_PB7_ PB7,GPIO_AF1
#define _TIM17_CH1N_PB7_ 1

#define TIM19_CH1_PA0_ PA0,GPIO_AF11
#define TIM19_CH1_PB6_ PB6,GPIO_AF11
#define TIM19_CH1_PC10_ PC10,GPIO_AF2
#define _TIM19_CH1_PA0_ 1
#define _TIM19_CH1_PB6_ 1
#define _TIM19_CH1_PC10_ 1

#define TIM19_CH2_PA1_ PA1,GPIO_AF11
#define TIM19_CH2_PB7_ PB7,GPIO_AF11
#define TIM19_CH2_PC11_ PC11,GPIO_AF2
#define _TIM19_CH2_PA1_ 1
#define _TIM19_CH2_PB7_ 1
#define _TIM19_CH2_PC11_ 1

#define TIM19_CH3_PA2_ PA2,GPIO_AF11
#define TIM19_CH3_PB8_ PB8,GPIO_AF11
#define TIM19_CH3_PC12_ PC12,GPIO_AF2
#define _TIM19_CH3_PA2_ 1
#define _TIM19_CH3_PB8_ 1
#define _TIM19_CH3_PC12_ 1

#define TIM19_CH4_PA3_ PA3,GPIO_AF11
#define TIM19_CH4_PB9_ PB9,GPIO_AF11
#define TIM19_CH4_PD0_ PD0,GPIO_AF2
#define _TIM19_CH4_PA3_ 1
#define _TIM19_CH4_PB9_ 1
#define _TIM19_CH4_PD0_ 1

#define TIM19_ETR_PB5_ PB5,GPIO_AF11
#define TIM19_ETR_PD1_ PD1,GPIO_AF2
#define _TIM19_ETR_PB5_ 1
#define _TIM19_ETR_PD1_ 1

#define TIM2_CH1_PA0_ PA0,GPIO_AF1
#define TIM2_CH1_PA15_ PA15,GPIO_AF1
#define TIM2_CH1_PA5_ PA5,GPIO_AF1
#define _TIM2_CH1_PA0_ 1
#define _TIM2_CH1_PA15_ 1
#define _TIM2_CH1_PA5_ 1

#define TIM2_CH2_PA1_ PA1,GPIO_AF1
#define TIM2_CH2_PB3_ PB3,GPIO_AF1
#define _TIM2_CH2_PA1_ 1
#define _TIM2_CH2_PB3_ 1

#define TIM2_CH3_PA2_ PA2,GPIO_AF1
#define TIM2_CH3_PA9_ PA9,GPIO_AF10
#define TIM2_CH3_PB10_ PB10,GPIO_AF1
#define _TIM2_CH3_PA2_ 1
#define _TIM2_CH3_PA9_ 1
#define _TIM2_CH3_PB10_ 1

#define TIM2_CH4_PA10_ PA10,GPIO_AF10
#define TIM2_CH4_PA3_ PA3,GPIO_AF1
#define _TIM2_CH4_PA10_ 1
#define _TIM2_CH4_PA3_ 1

#define TIM2_ETR_PA0_ PA0,GPIO_AF1
#define TIM2_ETR_PA15_ PA15,GPIO_AF1
#define TIM2_ETR_PA5_ PA5,GPIO_AF1
#define _TIM2_ETR_PA0_ 1
#define _TIM2_ETR_PA15_ 1
#define _TIM2_ETR_PA5_ 1

#define TIM3_CH1_PA6_ PA6,GPIO_AF2
#define TIM3_CH1_PB4_ PB4,GPIO_AF2
#define TIM3_CH1_PC6_ PC6,GPIO_AF2
#define _TIM3_CH1_PA6_ 1
#define _TIM3_CH1_PB4_ 1
#define _TIM3_CH1_PC6_ 1

#define TIM3_CH2_PA4_ PA4,GPIO_AF2
#define TIM3_CH2_PA7_ PA7,GPIO_AF2
#define TIM3_CH2_PB0_ PB0,GPIO_AF10
#define TIM3_CH2_PB5_ PB5,GPIO_AF2
#define TIM3_CH2_PC7_ PC7,GPIO_AF2
#define _TIM3_CH2_PA4_ 1
#define _TIM3_CH2_PA7_ 1
#define _TIM3_CH2_PB0_ 1
#define _TIM3_CH2_PB5_ 1
#define _TIM3_CH2_PC7_ 1

#define TIM3_CH3_PB0_ PB0,GPIO_AF2
#define TIM3_CH3_PB6_ PB6,GPIO_AF10
#define TIM3_CH3_PC8_ PC8,GPIO_AF2
#define _TIM3_CH3_PB0_ 1
#define _TIM3_CH3_PB6_ 1
#define _TIM3_CH3_PC8_ 1

#define TIM3_CH4_PB1_ PB1,GPIO_AF2
#define TIM3_CH4_PB7_ PB7,GPIO_AF10
#define TIM3_CH4_PC9_ PC9,GPIO_AF2
#define _TIM3_CH4_PB1_ 1
#define _TIM3_CH4_PB7_ 1
#define _TIM3_CH4_PC9_ 1

#define TIM3_ETR_PB3_ PB3,GPIO_AF10
#define TIM3_ETR_PD2_ PD2,GPIO_AF2
#define _TIM3_ETR_PB3_ 1
#define _TIM3_ETR_PD2_ 1

#define TIM4_CH1_PA11_ PA11,GPIO_AF10
#define TIM4_CH1_PB6_ PB6,GPIO_AF2
#define TIM4_CH1_PD12_ PD12,GPIO_AF2
#define _TIM4_CH1_PA11_ 1
#define _TIM4_CH1_PB6_ 1
#define _TIM4_CH1_PD12_ 1

#define TIM4_CH2_PA12_ PA12,GPIO_AF10
#define TIM4_CH2_PB7_ PB7,GPIO_AF2
#define TIM4_CH2_PD13_ PD13,GPIO_AF2
#define _TIM4_CH2_PA12_ 1
#define _TIM4_CH2_PB7_ 1
#define _TIM4_CH2_PD13_ 1

#define TIM4_CH3_PA13_ PA13,GPIO_AF10
#define TIM4_CH3_PB8_ PB8,GPIO_AF2
#define TIM4_CH3_PD14_ PD14,GPIO_AF2
#define _TIM4_CH3_PA13_ 1
#define _TIM4_CH3_PB8_ 1
#define _TIM4_CH3_PD14_ 1

#define TIM4_CH4_PB9_ PB9,GPIO_AF2
#define TIM4_CH4_PD15_ PD15,GPIO_AF2
#define TIM4_CH4_PF6_ PF6,GPIO_AF2
#define _TIM4_CH4_PB9_ 1
#define _TIM4_CH4_PD15_ 1
#define _TIM4_CH4_PF6_ 1

#define TIM4_ETR_PA8_ PA8,GPIO_AF10
#define TIM4_ETR_PB3_ PB3,GPIO_AF2
#define TIM4_ETR_PE0_ PE0,GPIO_AF2
#define _TIM4_ETR_PA8_ 1
#define _TIM4_ETR_PB3_ 1
#define _TIM4_ETR_PE0_ 1

#define TIM5_CH1_PA0_ PA0,GPIO_AF2
#define TIM5_CH1_PA8_ PA8,GPIO_AF2
#define TIM5_CH1_PC0_ PC0,GPIO_AF2
#define _TIM5_CH1_PA0_ 1
#define _TIM5_CH1_PA8_ 1
#define _TIM5_CH1_PC0_ 1

#define TIM5_CH2_PA1_ PA1,GPIO_AF2
#define TIM5_CH2_PA11_ PA11,GPIO_AF2
#define TIM5_CH2_PC1_ PC1,GPIO_AF2
#define _TIM5_CH2_PA1_ 1
#define _TIM5_CH2_PA11_ 1
#define _TIM5_CH2_PC1_ 1

#define TIM5_CH3_PA12_ PA12,GPIO_AF2
#define TIM5_CH3_PA2_ PA2,GPIO_AF2
#define TIM5_CH3_PC2_ PC2,GPIO_AF2
#define _TIM5_CH3_PA12_ 1
#define _TIM5_CH3_PA2_ 1
#define _TIM5_CH3_PC2_ 1

#define TIM5_CH4_PA13_ PA13,GPIO_AF2
#define TIM5_CH4_PA3_ PA3,GPIO_AF2
#define TIM5_CH4_PC3_ PC3,GPIO_AF2
#define _TIM5_CH4_PA13_ 1
#define _TIM5_CH4_PA3_ 1
#define _TIM5_CH4_PC3_ 1

#define TIM5_ETR_PA0_ PA0,GPIO_AF2
#define TIM5_ETR_PA8_ PA8,GPIO_AF2
#define TIM5_ETR_PC0_ PC0,GPIO_AF2
#define _TIM5_ETR_PA0_ 1
#define _TIM5_ETR_PA8_ 1
#define _TIM5_ETR_PC0_ 1

#define TSC_G1_IO1_PA0_ PA0,GPIO_AF3
#define _TSC_G1_IO1_PA0_ 1

#define TSC_G1_IO2_PA1_ PA1,GPIO_AF3
#define _TSC_G1_IO2_PA1_ 1

#define TSC_G1_IO3_PA2_ PA2,GPIO_AF3
#define _TSC_G1_IO3_PA2_ 1

#define TSC_G1_IO4_PA3_ PA3,GPIO_AF3
#define _TSC_G1_IO4_PA3_ 1

#define TSC_G2_IO1_PA4_ PA4,GPIO_AF3
#define _TSC_G2_IO1_PA4_ 1

#define TSC_G2_IO2_PA5_ PA5,GPIO_AF3
#define _TSC_G2_IO2_PA5_ 1

#define TSC_G2_IO3_PA6_ PA6,GPIO_AF3
#define _TSC_G2_IO3_PA6_ 1

#define TSC_G2_IO4_PA7_ PA7,GPIO_AF3
#define _TSC_G2_IO4_PA7_ 1

#define TSC_G3_IO1_PC4_ PC4,GPIO_AF3
#define _TSC_G3_IO1_PC4_ 1

#define TSC_G3_IO2_PC5_ PC5,GPIO_AF3
#define _TSC_G3_IO2_PC5_ 1

#define TSC_G3_IO3_PB0_ PB0,GPIO_AF3
#define _TSC_G3_IO3_PB0_ 1

#define TSC_G3_IO4_PB1_ PB1,GPIO_AF3
#define _TSC_G3_IO4_PB1_ 1

#define TSC_G4_IO1_PA9_ PA9,GPIO_AF3
#define _TSC_G4_IO1_PA9_ 1

#define TSC_G4_IO2_PA10_ PA10,GPIO_AF3
#define _TSC_G4_IO2_PA10_ 1

#define TSC_G4_IO3_PA13_ PA13,GPIO_AF3
#define _TSC_G4_IO3_PA13_ 1

#define TSC_G4_IO4_PA14_ PA14,GPIO_AF3
#define _TSC_G4_IO4_PA14_ 1

#define TSC_G5_IO1_PB3_ PB3,GPIO_AF3
#define _TSC_G5_IO1_PB3_ 1

#define TSC_G5_IO2_PB4_ PB4,GPIO_AF3
#define _TSC_G5_IO2_PB4_ 1

#define TSC_G5_IO3_PB6_ PB6,GPIO_AF3
#define _TSC_G5_IO3_PB6_ 1

#define TSC_G5_IO4_PB7_ PB7,GPIO_AF3
#define _TSC_G5_IO4_PB7_ 1

#define TSC_G6_IO1_PB14_ PB14,GPIO_AF3
#define _TSC_G6_IO1_PB14_ 1

#define TSC_G6_IO2_PB15_ PB15,GPIO_AF3
#define _TSC_G6_IO2_PB15_ 1

#define TSC_G6_IO3_PD8_ PD8,GPIO_AF3
#define _TSC_G6_IO3_PD8_ 1

#define TSC_G6_IO4_PD9_ PD9,GPIO_AF3
#define _TSC_G6_IO4_PD9_ 1

#define TSC_G7_IO1_PE2_ PE2,GPIO_AF3
#define _TSC_G7_IO1_PE2_ 1

#define TSC_G7_IO2_PE3_ PE3,GPIO_AF3
#define _TSC_G7_IO2_PE3_ 1

#define TSC_G7_IO3_PE4_ PE4,GPIO_AF3
#define _TSC_G7_IO3_PE4_ 1

#define TSC_G7_IO4_PE5_ PE5,GPIO_AF3
#define _TSC_G7_IO4_PE5_ 1

#define TSC_G8_IO1_PD12_ PD12,GPIO_AF3
#define _TSC_G8_IO1_PD12_ 1

#define TSC_G8_IO2_PD13_ PD13,GPIO_AF3
#define _TSC_G8_IO2_PD13_ 1

#define TSC_G8_IO3_PD14_ PD14,GPIO_AF3
#define _TSC_G8_IO3_PD14_ 1

#define TSC_G8_IO4_PD15_ PD15,GPIO_AF3
#define _TSC_G8_IO4_PD15_ 1

#define TSC_SYNC_PA15_ PA15,GPIO_AF3
#define TSC_SYNC_PB10_ PB10,GPIO_AF3
#define TSC_SYNC_PB8_ PB8,GPIO_AF3
#define _TSC_SYNC_PA15_ 1
#define _TSC_SYNC_PB10_ 1
#define _TSC_SYNC_PB8_ 1

#define UART1_CK_PA8_ PA8,GPIO_AF7
#define _UART1_CK_PA8_ 1

#define UART1_CTS_PA11_ PA11,GPIO_AF7
#define _UART1_CTS_PA11_ 1

#define UART1_DE_PA12_ PA12,GPIO_AF7
#define _UART1_DE_PA12_ 1

#define UART1_RTS_PA12_ PA12,GPIO_AF7
#define _UART1_RTS_PA12_ 1

#define UART1_RX_PA10_ PA10,GPIO_AF7
#define UART1_RX_PB7_ PB7,GPIO_AF7
#define UART1_RX_PC5_ PC5,GPIO_AF7
#define UART1_RX_PE1_ PE1,GPIO_AF7
#define _UART1_RX_PA10_ 1
#define _UART1_RX_PB7_ 1
#define _UART1_RX_PC5_ 1
#define _UART1_RX_PE1_ 1

#define UART1_TX_PA9_ PA9,GPIO_AF7
#define UART1_TX_PB6_ PB6,GPIO_AF7
#define UART1_TX_PC4_ PC4,GPIO_AF7
#define UART1_TX_PE0_ PE0,GPIO_AF7
#define _UART1_TX_PA9_ 1
#define _UART1_TX_PB6_ 1
#define _UART1_TX_PC4_ 1
#define _UART1_TX_PE0_ 1

#define UART2_CK_PA4_ PA4,GPIO_AF7
#define UART2_CK_PB5_ PB5,GPIO_AF7
#define UART2_CK_PD7_ PD7,GPIO_AF7
#define UART2_CK_PF7_ PF7,GPIO_AF7
#define _UART2_CK_PA4_ 1
#define _UART2_CK_PB5_ 1
#define _UART2_CK_PD7_ 1
#define _UART2_CK_PF7_ 1

#define UART2_CTS_PA0_ PA0,GPIO_AF7
#define UART2_CTS_PD3_ PD3,GPIO_AF7
#define _UART2_CTS_PA0_ 1
#define _UART2_CTS_PD3_ 1

#define UART2_DE_PA1_ PA1,GPIO_AF7
#define UART2_DE_PD4_ PD4,GPIO_AF7
#define _UART2_DE_PA1_ 1
#define _UART2_DE_PD4_ 1

#define UART2_RTS_PA1_ PA1,GPIO_AF7
#define UART2_RTS_PD4_ PD4,GPIO_AF7
#define _UART2_RTS_PA1_ 1
#define _UART2_RTS_PD4_ 1

#define UART2_RX_PA3_ PA3,GPIO_AF7
#define UART2_RX_PB4_ PB4,GPIO_AF7
#define UART2_RX_PD6_ PD6,GPIO_AF7
#define _UART2_RX_PA3_ 1
#define _UART2_RX_PB4_ 1
#define _UART2_RX_PD6_ 1

#define UART2_TX_PA2_ PA2,GPIO_AF7
#define UART2_TX_PB3_ PB3,GPIO_AF7
#define UART2_TX_PD5_ PD5,GPIO_AF7
#define _UART2_TX_PA2_ 1
#define _UART2_TX_PB3_ 1
#define _UART2_TX_PD5_ 1

#define UART3_CK_PC12_ PC12,GPIO_AF7
#define UART3_CK_PD10_ PD10,GPIO_AF7
#define _UART3_CK_PC12_ 1
#define _UART3_CK_PD10_ 1

#define UART3_CTS_PA13_ PA13,GPIO_AF7
#define UART3_CTS_PD11_ PD11,GPIO_AF7
#define _UART3_CTS_PA13_ 1
#define _UART3_CTS_PD11_ 1

#define UART3_DE_PB14_ PB14,GPIO_AF7
#define UART3_DE_PD12_ PD12,GPIO_AF7
#define UART3_DE_PF6_ PF6,GPIO_AF7
#define _UART3_DE_PB14_ 1
#define _UART3_DE_PD12_ 1
#define _UART3_DE_PF6_ 1

#define UART3_RTS_PB14_ PB14,GPIO_AF7
#define UART3_RTS_PD12_ PD12,GPIO_AF7
#define UART3_RTS_PF6_ PF6,GPIO_AF7
#define _UART3_RTS_PB14_ 1
#define _UART3_RTS_PD12_ 1
#define _UART3_RTS_PF6_ 1

#define UART3_RX_PB9_ PB9,GPIO_AF7
#define UART3_RX_PC11_ PC11,GPIO_AF7
#define UART3_RX_PD9_ PD9,GPIO_AF7
#define UART3_RX_PE15_ PE15,GPIO_AF7
#define _UART3_RX_PB9_ 1
#define _UART3_RX_PC11_ 1
#define _UART3_RX_PD9_ 1
#define _UART3_RX_PE15_ 1

#define UART3_TX_PB10_ PB10,GPIO_AF7
#define UART3_TX_PB8_ PB8,GPIO_AF7
#define UART3_TX_PC10_ PC10,GPIO_AF7
#define UART3_TX_PD8_ PD8,GPIO_AF7
#define _UART3_TX_PB10_ 1
#define _UART3_TX_PB8_ 1
#define _UART3_TX_PC10_ 1
#define _UART3_TX_PD8_ 1

#define USART1_CK_PA8_ PA8,GPIO_AF7
#define _USART1_CK_PA8_ 1

#define USART1_CTS_PA11_ PA11,GPIO_AF7
#define _USART1_CTS_PA11_ 1

#define USART1_DE_PA12_ PA12,GPIO_AF7
#define _USART1_DE_PA12_ 1

#define USART1_RTS_PA12_ PA12,GPIO_AF7
#define _USART1_RTS_PA12_ 1

#define USART1_RX_PA10_ PA10,GPIO_AF7
#define USART1_RX_PB7_ PB7,GPIO_AF7
#define USART1_RX_PC5_ PC5,GPIO_AF7
#define USART1_RX_PE1_ PE1,GPIO_AF7
#define _USART1_RX_PA10_ 1
#define _USART1_RX_PB7_ 1
#define _USART1_RX_PC5_ 1
#define _USART1_RX_PE1_ 1

#define USART1_TX_PA9_ PA9,GPIO_AF7
#define USART1_TX_PB6_ PB6,GPIO_AF7
#define USART1_TX_PC4_ PC4,GPIO_AF7
#define USART1_TX_PE0_ PE0,GPIO_AF7
#define _USART1_TX_PA9_ 1
#define _USART1_TX_PB6_ 1
#define _USART1_TX_PC4_ 1
#define _USART1_TX_PE0_ 1

#define USART2_CK_PA4_ PA4,GPIO_AF7
#define USART2_CK_PB5_ PB5,GPIO_AF7
#define USART2_CK_PD7_ PD7,GPIO_AF7
#define USART2_CK_PF7_ PF7,GPIO_AF7
#define _USART2_CK_PA4_ 1
#define _USART2_CK_PB5_ 1
#define _USART2_CK_PD7_ 1
#define _USART2_CK_PF7_ 1

#define USART2_CTS_PA0_ PA0,GPIO_AF7
#define USART2_CTS_PD3_ PD3,GPIO_AF7
#define _USART2_CTS_PA0_ 1
#define _USART2_CTS_PD3_ 1

#define USART2_DE_PA1_ PA1,GPIO_AF7
#define USART2_DE_PD4_ PD4,GPIO_AF7
#define _USART2_DE_PA1_ 1
#define _USART2_DE_PD4_ 1

#define USART2_RTS_PA1_ PA1,GPIO_AF7
#define USART2_RTS_PD4_ PD4,GPIO_AF7
#define _USART2_RTS_PA1_ 1
#define _USART2_RTS_PD4_ 1

#define USART2_RX_PA3_ PA3,GPIO_AF7
#define USART2_RX_PB4_ PB4,GPIO_AF7
#define USART2_RX_PD6_ PD6,GPIO_AF7
#define _USART2_RX_PA3_ 1
#define _USART2_RX_PB4_ 1
#define _USART2_RX_PD6_ 1

#define USART2_TX_PA2_ PA2,GPIO_AF7
#define USART2_TX_PB3_ PB3,GPIO_AF7
#define USART2_TX_PD5_ PD5,GPIO_AF7
#define _USART2_TX_PA2_ 1
#define _USART2_TX_PB3_ 1
#define _USART2_TX_PD5_ 1

#define USART3_CK_PC12_ PC12,GPIO_AF7
#define USART3_CK_PD10_ PD10,GPIO_AF7
#define _USART3_CK_PC12_ 1
#define _USART3_CK_PD10_ 1

#define USART3_CTS_PA13_ PA13,GPIO_AF7
#define USART3_CTS_PD11_ PD11,GPIO_AF7
#define _USART3_CTS_PA13_ 1
#define _USART3_CTS_PD11_ 1

#define USART3_DE_PB14_ PB14,GPIO_AF7
#define USART3_DE_PD12_ PD12,GPIO_AF7
#define USART3_DE_PF6_ PF6,GPIO_AF7
#define _USART3_DE_PB14_ 1
#define _USART3_DE_PD12_ 1
#define _USART3_DE_PF6_ 1

#define USART3_RTS_PB14_ PB14,GPIO_AF7
#define USART3_RTS_PD12_ PD12,GPIO_AF7
#define USART3_RTS_PF6_ PF6,GPIO_AF7
#define _USART3_RTS_PB14_ 1
#define _USART3_RTS_PD12_ 1
#define _USART3_RTS_PF6_ 1

#define USART3_RX_PB9_ PB9,GPIO_AF7
#define USART3_RX_PC11_ PC11,GPIO_AF7
#define USART3_RX_PD9_ PD9,GPIO_AF7
#define USART3_RX_PE15_ PE15,GPIO_AF7
#define _USART3_RX_PB9_ 1
#define _USART3_RX_PC11_ 1
#define _USART3_RX_PD9_ 1
#define _USART3_RX_PE15_ 1

#define USART3_TX_PB10_ PB10,GPIO_AF7
#define USART3_TX_PB8_ PB8,GPIO_AF7
#define USART3_TX_PC10_ PC10,GPIO_AF7
#define USART3_TX_PD8_ PD8,GPIO_AF7
#define _USART3_TX_PB10_ 1
#define _USART3_TX_PB8_ 1
#define _USART3_TX_PC10_ 1
#define _USART3_TX_PD8_ 1

#define USB_DM_PA11_ PA11,GPIO_AF14
#define _USB_DM_PA11_ 1

#define USB_DP_PA12_ PA12,GPIO_AF14
#define _USB_DP_PA12_ 1

#endif /* LOWLEVEL_INCLUDE_DEVICE_ALTERNATE_FUNCTION */