[{"DBLP title": "Scan Chain Reordering-Aware X-Filling and Stitching for Scan Shift Power Reduction.", "DBLP authors": ["Sungyoul Seo", "Yong Lee", "Hyeonchan Lim", "Joohwan Lee", "Hongbom Yoo", "Yojoung Kim", "Sungho Kang"], "year": 2015, "doi": "https://doi.org/10.1109/ATS.2015.8", "OA papers": [{"PaperId": "https://openalex.org/W2296084212", "PaperTitle": "Scan Chain Reordering-Aware X-Filling and Stitching for Scan Shift Power Reduction", "Year": 2015, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Yonsei University": 4.0, "Samsung (South Korea)": 3.0}, "Authors": ["Sungyoul Seo", "Yong Rok Lee", "Hyeonchan Lim", "Joohwan Lee", "Hongbom Yoo", "Yojoung Kim", "Sungho Kang"]}]}, {"DBLP title": "A Novel Scan Segmentation Design for Power Controllability and Reduction in At-Speed Test.", "DBLP authors": ["Zhou Jiang", "Dong Xiang", "Kele Shen"], "year": 2015, "doi": "https://doi.org/10.1109/ATS.2015.9", "OA papers": [{"PaperId": "https://openalex.org/W2296477550", "PaperTitle": "A Novel Scan Segmentation Design for Power Controllability and Reduction in At-Speed Test", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Tsinghua University": 3.0}, "Authors": ["Zhou Jiang", "Dong Xiang", "Kele Shen"]}]}, {"DBLP title": "A Don't Care Filling Method to Reduce Capture Power Based on Correlation of FF Transitions.", "DBLP authors": ["Masayoshi Yoshimura", "Yoshiyasu Takahashi", "Hiroshi Yamazaki", "Toshinori Hosokawa"], "year": 2015, "doi": "https://doi.org/10.1109/ATS.2015.10", "OA papers": [{"PaperId": "https://openalex.org/W2295324164", "PaperTitle": "A Don't Care Filling Method to Reduce Capture Power Based on Correlation of FF Transitions", "Year": 2015, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Kyoto Sangyo University": 1.0, "College of Industrial Technology": 1.5, "Nihon University": 1.5}, "Authors": ["Masayoshi Yoshimura", "Yoshiyasu Takahashi", "Hiroshi Yamazaki", "Toshinori Hosokawa"]}]}, {"DBLP title": "TestExpress - New Time-Effective Scan-Based Deterministic Test Paradigm.", "DBLP authors": ["Grzegorz Mrugalski", "Janusz Rajski", "Jedrzej Solecki", "Jerzy Tyszer", "Chen Wang"], "year": 2015, "doi": "https://doi.org/10.1109/ATS.2015.11", "OA papers": [{"PaperId": "https://openalex.org/W2295435706", "PaperTitle": "TestExpress - New Time-Effective Scan-Based Deterministic Test Paradigm", "Year": 2015, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Mentor Graphics Corporation , Wilsonville, OR, USA": 3.0, "Pozna\u0144 University of Technology": 2.0}, "Authors": ["Grzegorz Mrugalski", "Janusz Rajski", "Jedrzej Solecki", "Jerzy Tyszer", "Cheng Wang"]}]}, {"DBLP title": "A New Scan Flip Flop Design to Eliminate Performance Penalty of Scan.", "DBLP authors": ["Satyadev Ahlawat", "Jaynarayan T. Tudu", "Anzhela Yu. Matrosova", "Virendra Singh"], "year": 2015, "doi": "https://doi.org/10.1109/ATS.2015.12", "OA papers": [{"PaperId": "https://openalex.org/W2295818289", "PaperTitle": "A New Scan Flip Flop Design to Eliminate Performance Penalty of Scan", "Year": 2015, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Indian Institute of Technology Bombay": 2.0, "Indian Institute of Science Bangalore": 1.0, "National Research Tomsk State University": 1.0}, "Authors": ["Satyadev Ahlawat", "Jaynarayan Tudu", "A. Matrosova", "Virendra Singh"]}]}, {"DBLP title": "Detection of test Patterns with Unreachable States through Efficient Inductive-Invariant Identification.", "DBLP authors": ["Masahiro Fujita"], "year": 2015, "doi": "https://doi.org/10.1109/ATS.2015.13", "OA papers": [{"PaperId": "https://openalex.org/W2294103806", "PaperTitle": "Detection of test Patterns with Unreachable States through Efficient Inductive-Invariant Identification", "Year": 2015, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"The University of Tokyo": 1.0}, "Authors": ["Masahiro Fujita"]}]}, {"DBLP title": "A Test Generation Method for Data Paths Using Easily Testable Functional Time Expansion Models and Controller Augmentation.", "DBLP authors": ["Tetsuya Masuda", "Jun Nishimaki", "Toshinori Hosokawa", "Hideo Fujiwara"], "year": 2015, "doi": "https://doi.org/10.1109/ATS.2015.14", "OA papers": [{"PaperId": "https://openalex.org/W2294157076", "PaperTitle": "A Test Generation Method for Data Paths Using Easily Testable Functional Time Expansion Models and Controller Augmentation", "Year": 2015, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Nihon University": 3.0, "Osaka Gakuin University": 1.0}, "Authors": ["Tetsuya Masuda", "Jun Nishimaki", "Toshinori Hosokawa", "Hideo Fujiwara"]}]}, {"DBLP title": "SDC-TPG: A Deterministic Zero-Inflation Parallel Test Pattern Generator.", "DBLP authors": ["Chun-Hao Chang", "Kuen-Wei Yeh", "Jiun-Lang Huang", "Laung-Terng Wang"], "year": 2015, "doi": "https://doi.org/10.1109/ATS.2015.15", "OA papers": [{"PaperId": "https://openalex.org/W2296702311", "PaperTitle": "SDC-TPG: A Deterministic Zero-Inflation Parallel Test Pattern Generator", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Dept. of Electr. Eng.. Nat. Taiwan Univ., Taipei, Taiwan": 3.0, "Kyushu Institute of Technology": 1.0}, "Authors": ["Chun-Hao Chang", "Kuen-Wei Yeh", "Jiun-Lang Huang", "Laung-Terng Wang"]}]}, {"DBLP title": "Integration of Hard Repair Techniques with ECC for Enhancing Fabrication Yield and Reliability of Embedded Memories.", "DBLP authors": ["Shyue-Kung Lu", "Cheng-Ju Tsai", "Masaki Hashizume"], "year": 2015, "doi": "https://doi.org/10.1109/ATS.2015.16", "OA papers": [{"PaperId": "https://openalex.org/W2295784634", "PaperTitle": "Integration of Hard Repair Techniques with ECC for Enhancing Fabrication Yield and Reliability of Embedded Memories", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"National Taiwan University of Science and Technology": 3.0}, "Authors": ["Shyue-Kung Lu", "Cheng-Ju Tsai", "Masaki Hashizume"]}]}, {"DBLP title": "A Lightweight Timing Channel Protection for Shared Memory Controllers.", "DBLP authors": ["Guopei Liu", "Ying Wang", "Sen Li", "Huawei Li", "Xiaowei Li"], "year": 2015, "doi": "https://doi.org/10.1109/ATS.2015.17", "OA papers": [{"PaperId": "https://openalex.org/W2293824945", "PaperTitle": "A Lightweight Timing Channel Protection for Shared Memory Controllers", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"SKL Comput. Archit., Inst. of Comput. Technol., Beijing, China": 4.0, "China Academy of Launch Vehicle Technology": 1.0}, "Authors": ["Liu Guopei", "Ying Wang", "Sen Li", "Huawei Li", "Xiaowei Li"]}]}, {"DBLP title": "On the Use of Assist Circuits for Improved Coupling Fault Detection in SRAMs.", "DBLP authors": ["Josef Kinseher", "Leonardo Bonet Zordan", "Ilia Polian"], "year": 2015, "doi": "https://doi.org/10.1109/ATS.2015.18", "OA papers": [{"PaperId": "https://openalex.org/W2293134522", "PaperTitle": "On the Use of Assist Circuits for Improved Coupling Fault Detection in SRAMs", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Intel (Germany)": 1.0, "Intel Mobile Communication, Sophia Antipolis, France": 1.0, "University of Passau": 1.0}, "Authors": ["Josef Kinseher", "L. B. Zordan", "Ilia Polian"]}]}, {"DBLP title": "Testing Inter-Word Coupling Faults of Wide I/O DRAMs.", "DBLP authors": ["Che-Wei Chou", "Yong-Xiao Chen", "Jin-Fu Li"], "year": 2015, "doi": "https://doi.org/10.1109/ATS.2015.19", "OA papers": [{"PaperId": "https://openalex.org/W2295327769", "PaperTitle": "Testing Inter-Word Coupling Faults of Wide I/O DRAMs", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"National Central University": 3.0}, "Authors": ["Che-Wei Chou", "Yong-Xiao Chen", "Jin-Fu Li"]}]}, {"DBLP title": "Test Infrastructure Development and Test Scheduling of 3D-Stacked ICs under Resource and Power Constraints.", "DBLP authors": ["Rajit Karmakar", "Aditya Agarwal", "Santanu Chattopadhyay"], "year": 2015, "doi": "https://doi.org/10.1109/ATS.2015.20", "OA papers": [{"PaperId": "https://openalex.org/W2296688792", "PaperTitle": "Test Infrastructure Development and Test Scheduling of 3D-Stacked ICs under Resource and Power Constraints", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Indian Institute of Technology Kharagpur": 3.0}, "Authors": ["Rajit Karmakar", "Aditya Agarwal", "Santanu Chattopadhyay"]}]}, {"DBLP title": "At-Speed Testing of Inter-Die Connections of 3D-SICs in the Presence of Shore Logic.", "DBLP authors": ["Konstantin Shibin", "Vivek Chickermane", "Brion L. Keller", "Christos Papameletis", "Erik Jan Marinissen"], "year": 2015, "doi": "https://doi.org/10.1109/ATS.2015.21", "OA papers": [{"PaperId": "https://openalex.org/W2296529627", "PaperTitle": "At-Speed Testing of Inter-Die Connections of 3D-SICs in the Presence of Shore Logic", "Year": 2015, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"Cadence Design Systems (United States)": 4.0, "Imec": 1.0}, "Authors": ["Konstantin Shibin", "Vivek Chickermane", "Brion Keller", "Christos Papameletis", "Erik Jan Marinissen"]}]}, {"DBLP title": "TWiN: A Turn-Guided Reliable Routing Scheme for Wireless 3D NoCs.", "DBLP authors": ["Jun Zhou", "Huawei Li", "Tiancheng Wang", "Sen Li", "Ying Wang", "Xiaowei Li"], "year": 2015, "doi": "https://doi.org/10.1109/ATS.2015.22", "OA papers": [{"PaperId": "https://openalex.org/W2294410746", "PaperTitle": "TWiN: A Turn-Guided Reliable Routing Scheme for Wireless 3D NoCs", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"State Key Lab. of Comput. Archit., Inst. of Comput. Technol., Beijing, China": 5.0, "China Academy of Launch Vehicle Technology": 1.0}, "Authors": ["Jun Zhou", "Huawei Li", "Tiancheng Wang", "Sen Li", "Ying Wang", "Xiaowei Li"]}]}, {"DBLP title": "Securing IEEE 1687-2014 Standard Instrumentation Access by LFSR Key.", "DBLP authors": ["Hejia Liu", "Vishwani D. Agrawal"], "year": 2015, "doi": "https://doi.org/10.1109/ATS.2015.23", "OA papers": [{"PaperId": "https://openalex.org/W2296136960", "PaperTitle": "Securing IEEE 1687-2014 Standard Instrumentation Access by LFSR Key", "Year": 2015, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"Auburn University": 2.0}, "Authors": ["Hejia Liu", "Vishwani D. Agrawal"]}]}, {"DBLP title": "On Improving Transition Test Set Quality to Detect CMOS Transistor Stuck-Open Faults.", "DBLP authors": ["Xijiang Lin", "Wu-Tung Cheng", "Janusz Rajski"], "year": 2015, "doi": "https://doi.org/10.1109/ATS.2015.24", "OA papers": [{"PaperId": "https://openalex.org/W2294988400", "PaperTitle": "On Improving Transition Test Set Quality to Detect CMOS Transistor Stuck-Open Faults", "Year": 2015, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Mentor Graphics Corporation , Wilsonville, OR, USA": 3.0}, "Authors": ["Xijiang Lin", "Wu-Tung Cheng", "Janusz Rajski"]}]}, {"DBLP title": "Logic/Clock-Path-Aware At-Speed Scan Test Generation for Avoiding False Capture Failures and Reducing Clock Stretch.", "DBLP authors": ["Koji Asada", "Xiaoqing Wen", "Stefan Holst", "Kohei Miyase", "Seiji Kajihara", "Michael A. Kochte", "Eric Schneider", "Hans-Joachim Wunderlich", "Jun Qian"], "year": 2015, "doi": "https://doi.org/10.1109/ATS.2015.25", "OA papers": [{"PaperId": "https://openalex.org/W2294939561", "PaperTitle": "Logic/Clock-Path-Aware At-Speed Scan Test Generation for Avoiding False Capture Failures and Reducing Clock Stretch", "Year": 2015, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Kyushu Institute of Technology": 5.0, "University of Stuttgart": 3.0, "Advanced Micro Devices (United States)": 1.0}, "Authors": ["Kohei Asada", "XiangYang Wen", "Stefan Holst", "Kohei Miyase", "Seiji Kajihara", "Michael A. Kochte", "E. Marion Schneider", "Hans-Joachim Wunderlich", "Jianming Qian"]}]}, {"DBLP title": "Optimized Selection of Frequencies for Faster-Than-at-Speed Test.", "DBLP authors": ["Matthias Kampmann", "Michael A. Kochte", "Eric Schneider", "Thomas Indlekofer", "Sybille Hellebrand", "Hans-Joachim Wunderlich"], "year": 2015, "doi": "https://doi.org/10.1109/ATS.2015.26", "OA papers": [{"PaperId": "https://openalex.org/W2293704744", "PaperTitle": "Optimized Selection of Frequencies for Faster-Than-at-Speed Test", "Year": 2015, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Paderborn University": 3.0, "University of Stuttgart": 3.0}, "Authors": ["Matthias Kampmann", "Michael A. Kochte", "Eric C. Schneider", "Thomas Indlekofer", "Sybille Hellebrand", "Hans-Joachim Wunderlich"]}]}, {"DBLP title": "A Methodology for Identifying High Timing Variability Paths in Complex Designs.", "DBLP authors": ["Virendra Singh", "Adit D. Singh", "Kewal K. Saluja"], "year": 2015, "doi": "https://doi.org/10.1109/ATS.2015.27", "OA papers": [{"PaperId": "https://openalex.org/W2293258669", "PaperTitle": "A Methodology for Identifying High Timing Variability Paths in Complex Designs", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Freescale Semiconductor India Pvt. Ltd., Noida, India": 1.0, "Indian Institute of Technology Bombay": 1.0, "Auburn University": 1.0}, "Authors": ["Virendra Singh", "Adit D. Singh", "Kewal K. Saluja"]}]}, {"DBLP title": "Scan-Puf: Puf Elements Selection Methods for Viable IC Identification.", "DBLP authors": ["Dooyoung Kim", "Muhammad Adil Ansari", "Jihun Jung", "Sungju Park"], "year": 2015, "doi": "https://doi.org/10.1109/ATS.2015.28", "OA papers": [{"PaperId": "https://openalex.org/W2294514849", "PaperTitle": "Scan-Puf: Puf Elements Selection Methods for Viable IC Identification", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Hanyang University": 4.0}, "Authors": ["Doo-Young Kim", "Mahammad Akbar Ansari", "Jihun Jung", "Sungju Park"]}]}, {"DBLP title": "Challenge Engineering and Design of Analog Push Pull Amplifier Based Physically Unclonable Function for Hardware Security.", "DBLP authors": ["Sabyasachi Deyati", "Barry John Muldrey", "Adit D. Singh", "Abhijit Chatterjee"], "year": 2015, "doi": "https://doi.org/10.1109/ATS.2015.29", "OA papers": [{"PaperId": "https://openalex.org/W2293401600", "PaperTitle": "Challenge Engineering and Design of Analog Push Pull Amplifier Based Physically Unclonable Function for Hardware Security", "Year": 2015, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Georgia Institute of Technology": 3.0, "Auburn University": 1.0}, "Authors": ["Sabyasachi Deyati", "Barry J. Muldrey", "Adit D. Singh", "Abhijit Chatterjee"]}]}, {"DBLP title": "A Soft Error Resilient Low Leakage SRAM Cell Design.", "DBLP authors": ["Adithyalal P. M", "Shankar Balachandran", "Virendra Singh"], "year": 2015, "doi": "https://doi.org/10.1109/ATS.2015.30", "OA papers": [{"PaperId": "https://openalex.org/W2293781082", "PaperTitle": "A Soft Error Resilient Low Leakage SRAM Cell Design", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Indian Institute of Technology Delhi": 1.0, "Indian Institute of Technology Bombay": 2.0}, "Authors": ["Adithyalal P M", "Shankar Balachandran", "Virendra Singh"]}]}, {"DBLP title": "Analysis of Soft Error Propagation Considering Masking Effects on Re-Convergent Path.", "DBLP authors": ["Yuta Kimi", "Go Matsukawa", "Shuhei Yoshida", "Shintaro Izumi", "Hiroshi Kawaguchi", "Masahiko Yoshimoto"], "year": 2015, "doi": "https://doi.org/10.1109/ATS.2015.31", "OA papers": [{"PaperId": "https://openalex.org/W2294038189", "PaperTitle": "Analysis of Soft Error Propagation Considering Masking Effects on Re-Convergent Path", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Kobe University": 6.0}, "Authors": ["Yuta Kimi", "Go Matsukawa", "Shuhei Yoshida", "Shintaro Izumi", "Hiroshi Kawaguchi", "Masahiko Yoshimoto"]}]}, {"DBLP title": "Diagnostic Tests and Diagnosis for Delay Faults Using Path Segmentation.", "DBLP authors": ["Tino Flenker", "Andr\u00e9 S\u00fclflow", "G\u00f6rschwin Fey"], "year": 2015, "doi": "https://doi.org/10.1109/ATS.2015.32", "OA papers": [{"PaperId": "https://openalex.org/W2293239860", "PaperTitle": "Diagnostic Tests and Diagnosis for Delay Faults Using Path Segmentation", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Bremen": 3.0}, "Authors": ["Tino Flenker", "Andr\u00e9 S\u00fclflow", "Goerschwin Fey"]}]}, {"DBLP title": "An Integrated Approach for Improving Compression and Diagnostic Properties of Test Sets.", "DBLP authors": ["Srinivasa Shashank Nuthakki", "Santanu Chattopadhyay"], "year": 2015, "doi": "https://doi.org/10.1109/ATS.2015.33", "OA papers": [{"PaperId": "https://openalex.org/W2293601645", "PaperTitle": "An Integrated Approach for Improving Compression and Diagnostic Properties of Test Sets", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Indian Institute of Technology Kharagpur": 2.0}, "Authors": ["Srinivasa Shashank Nuthakki", "Santanu Chattopadhyay"]}]}, {"DBLP title": "Intermittent and Transient Fault Diagnosis on Sparse Code Signatures.", "DBLP authors": ["Michael A. Kochte", "Atefe Dalirsani", "Andrea Bernabei", "Martin Oma\u00f1a", "Cecilia Metra", "Hans-Joachim Wunderlich"], "year": 2015, "doi": "https://doi.org/10.1109/ATS.2015.34", "OA papers": [{"PaperId": "https://openalex.org/W2296472581", "PaperTitle": "Intermittent and Transient Fault Diagnosis on Sparse Code Signatures", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Stuttgart": 3.0, "University of Bologna": 3.0}, "Authors": ["Michael A. Kochte", "Atefe Dalirsani", "Andrea Bernabei", "Martin Omana", "Cecilia Metra", "Hans-Joachim Wunderlich"]}]}, {"DBLP title": "SHAKTI-F: A Fault Tolerant Microprocessor Architecture.", "DBLP authors": ["Sukrat Gupta", "Neel Gala", "G. S. Madhusudan", "V. Kamakoti"], "year": 2015, "doi": "https://doi.org/10.1109/ATS.2015.35", "OA papers": [{"PaperId": "https://openalex.org/W2294537163", "PaperTitle": "SHAKTI-F: A Fault Tolerant Microprocessor Architecture", "Year": 2015, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"Indian Institute of Technology Madras": 4.0}, "Authors": ["Sukrat Gupta", "Neel Gala", "G. S. Madhusudan", "V. Kamakoti"]}]}, {"DBLP title": "FPGA Implementation of High Speed Latency Optimized Optical Communication System Based on Orthogonal Concatenated Code.", "DBLP authors": ["Swagata Mandal", "Suman Sau", "Amlan Chakrabarti", "Sushanta Kumar Pal", "Subhasish Chattopadhyay"], "year": 2015, "doi": "https://doi.org/10.1109/ATS.2015.36", "OA papers": [{"PaperId": "https://openalex.org/W2294735186", "PaperTitle": "FPGA Implementation of High Speed Latency Optimized Optical Communication System Based on Orthogonal Concatenated Code", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Variable Energy Cyclotron Centre": 3.0, "University of Calcutta": 2.0}, "Authors": ["Swagata Mandal", "Suman Sau", "Amlan Chakrabarti", "Susanta Kumar Pal", "S. Chattopadhyay"]}]}, {"DBLP title": "Improved Methods for Accurate Safety Analysis of Real-Life Systems.", "DBLP authors": ["V. Prasanth", "Rubin A. Parekhji", "Bharadwaj S. Amrutur"], "year": 2015, "doi": "https://doi.org/10.1109/ATS.2015.37", "OA papers": [{"PaperId": "https://openalex.org/W2295907275", "PaperTitle": "Improved Methods for Accurate Safety Analysis of Real-Life Systems", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Texas Instruments (India)": 2.0, "Indian Institute of Science Bangalore": 1.0}, "Authors": ["V Prasanth", "Rubin A. Parekhji", "Bharadwaj Amrutur"]}]}, {"DBLP title": "Fault Simulation and Test Pattern Generation for Cross-gate Defects in FinFET Circuits.", "DBLP authors": ["Kuan-Ying Chiang", "Yu-Hao Ho", "Yo-Wei Chen", "Cheng-Sheng Pan", "James Chien-Mo Li"], "year": 2015, "doi": "https://doi.org/10.1109/ATS.2015.38", "OA papers": [{"PaperId": "https://openalex.org/W2296069189", "PaperTitle": "Fault Simulation and Test Pattern Generation for Cross-gate Defects in FinFET Circuits", "Year": 2015, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"National Taiwan University": 4.0, "Taiwan Semiconductor Manufacturing Company (Taiwan)": 1.0}, "Authors": ["Kuan-Ying Chiang", "Yu-Hao Ho", "Yo-Wei Chen", "ChengSheng Pan", "James T. Li"]}]}, {"DBLP title": "A Model Study of Defects and Faults in Embedded Spin Transfer Torque (STT) MRAM Arrays.", "DBLP authors": ["Ashwin Chintaluri", "Abhinav Parihar", "Suriyaprakash Natarajan", "Helia Naeimi", "Arijit Raychowdhury"], "year": 2015, "doi": "https://doi.org/10.1109/ATS.2015.39", "OA papers": [{"PaperId": "https://openalex.org/W2294313946", "PaperTitle": "A Model Study of Defects and Faults in Embedded Spin Transfer Torque (STT) MRAM Arrays", "Year": 2015, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"Georgia Institute of Technology": 3.0, "Intel (United States)": 2.0}, "Authors": ["Ashwin Chintaluri", "Abhinav Parihar", "Suriyaprakash Natarajan", "Helia Naeimi", "Arijit Raychowdhury"]}]}, {"DBLP title": "A Technique for Analyzing On-Chip Power Supply Impedance.", "DBLP authors": ["Masahiro Ishida", "Toru Nakura", "Akira Matsukawa", "Rimon Ikeno", "Kunihiro Asada"], "year": 2015, "doi": "https://doi.org/10.1109/ATS.2015.40", "OA papers": [{"PaperId": "https://openalex.org/W2296419647", "PaperTitle": "A Technique for Analyzing On-Chip Power Supply Impedance", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Advantest (Japan)": 1.0, "The University of Tokyo": 4.0}, "Authors": ["Masahiro Ishida", "Toru Nakura", "Akira Matsukawa", "Rimon Ikeno", "Kunihiro Asada"]}]}, {"DBLP title": "In-Circuit Mutation-Based Automatic Correction of Certain Design Errors Using SAT Mechanisms.", "DBLP authors": ["Payman Behnam", "Bijan Alizadeh"], "year": 2015, "doi": "https://doi.org/10.1109/ATS.2015.41", "OA papers": [{"PaperId": "https://openalex.org/W2296261930", "PaperTitle": "In-Circuit Mutation-Based Automatic Correction of Certain Design Errors Using SAT Mechanisms", "Year": 2015, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"University of Tehran": 1.0, "Institute for Research in Fundamental Sciences": 1.0}, "Authors": ["Payman Behnam", "Bijan Alizadeh"]}]}, {"DBLP title": "A New Approach for Minimal Environment Construction for Modular Property Verification.", "DBLP authors": ["Saikat Dutta", "Soumi Chattopadhyay", "Ansuman Banerjee", "Pallab Dasgupta"], "year": 2015, "doi": "https://doi.org/10.1109/ATS.2015.42", "OA papers": [{"PaperId": "https://openalex.org/W2296502097", "PaperTitle": "A New Approach for Minimal Environment Construction for Modular Property Verification", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Jadavpur University": 2.0, "Indian Statistical Institute": 2.0}, "Authors": ["Saikat Dutta", "Soumi Chattopadhyay", "Ansuman Banerjee", "Pallab Dasgupta"]}]}, {"DBLP title": "On the testability of IEEE 1687 networks.", "DBLP authors": ["Riccardo Cantoro", "Mehrdad Montazeri", "Matteo Sonza Reorda", "Farrokh Ghani Zadegan", "Erik Larsson"], "year": 2015, "doi": "https://doi.org/10.1109/ATS.2015.7447934", "OA papers": [{"PaperId": "https://openalex.org/W2218368839", "PaperTitle": "On the testability of IEEE 1687 networks", "Year": 2015, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"Polytechnic University of Turin": 3.0, "Lund University": 2.0}, "Authors": ["Paolo Bernardi", "Mohammad Montazeri", "M. Sonza Reorda", "Farrokh Ghani Zadegan", "Erik G. Larsson"]}]}, {"DBLP title": "Design-for-testability in reversible logic circuits based on bit-swapping.", "DBLP authors": ["Joyati Mondal", "Debesh K. Das", "Bhargab B. Bhattacharya"], "year": 2015, "doi": "https://doi.org/10.1109/ATS.2015.8125669", "OA papers": [{"PaperId": "https://openalex.org/W3003434219", "PaperTitle": "Design-for-testability in reversible logic circuits based on bit-swapping", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Jadavpur University": 2.0, "Indian Statistical Institute": 1.0}, "Authors": ["Joyati Mondal", "Debesh K. Das", "Bhargab B. Bhattacharya"]}]}]