# Asynchronous Communication Experiment
Verilog code simulating the asynchronous communication between a CPU and a Peripheral.

## Authors
* [brunovieira97](https://www.github.com/brunovieira97) - Bruno Vieira
* [gianunisinos](https://www.github.com/GIANUNISINOS) - Gian Boschetti