# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do lab5_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5 {C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/BEN_MOD.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:05:29 on Mar 02,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5" C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/BEN_MOD.sv 
# -- Compiling module BEN_MOD
# 
# Top level modules:
# 	BEN_MOD
# End time: 19:05:29 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5 {C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/FourInputMux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:05:29 on Mar 02,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5" C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/FourInputMux.sv 
# -- Compiling module FourInputMux
# 
# Top level modules:
# 	FourInputMux
# End time: 19:05:30 on Mar 02,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5 {C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/ALU_MOD.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:05:30 on Mar 02,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5" C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/ALU_MOD.sv 
# -- Compiling module ALU_MOD
# 
# Top level modules:
# 	ALU_MOD
# End time: 19:05:30 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5 {C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/Reg_File.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:05:30 on Mar 02,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5" C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/Reg_File.sv 
# -- Compiling module REGFILE
# 
# Top level modules:
# 	REGFILE
# End time: 19:05:30 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5 {C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:05:30 on Mar 02,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5" C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 19:05:30 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5 {C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/TwoInputMux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:05:30 on Mar 02,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5" C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/TwoInputMux.sv 
# -- Compiling module TwoInputMux
# 
# Top level modules:
# 	TwoInputMux
# End time: 19:05:30 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5 {C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/ThreeInputMux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:05:30 on Mar 02,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5" C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/ThreeInputMux.sv 
# -- Compiling module ThreeInputMux
# 
# Top level modules:
# 	ThreeInputMux
# End time: 19:05:30 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5 {C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/Reg_16.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:05:30 on Mar 02,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5" C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/Reg_16.sv 
# -- Compiling module Reg_16
# 
# Top level modules:
# 	Reg_16
# End time: 19:05:30 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5 {C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/datapath.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:05:30 on Mar 02,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5" C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 19:05:30 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5 {C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/BusMux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:05:30 on Mar 02,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5" C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/BusMux.sv 
# -- Compiling module BusMux
# 
# Top level modules:
# 	BusMux
# End time: 19:05:30 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5 {C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/test_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:05:30 on Mar 02,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5" C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/test_memory.sv 
# -- Compiling module test_memory
# 
# Top level modules:
# 	test_memory
# End time: 19:05:30 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5 {C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/synchronizers.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:05:30 on Mar 02,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5" C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/synchronizers.sv 
# -- Compiling module sync
# -- Compiling module sync_r0
# -- Compiling module sync_r1
# 
# Top level modules:
# 	sync
# 	sync_r0
# 	sync_r1
# End time: 19:05:30 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5 {C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/SLC3_2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:05:30 on Mar 02,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5" C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/SLC3_2.sv 
# -- Compiling package SLC3_2
# 
# Top level modules:
# 	--none--
# End time: 19:05:30 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5 {C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/Mem2IO.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:05:30 on Mar 02,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5" C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/Mem2IO.sv 
# -- Compiling module Mem2IO
# 
# Top level modules:
# 	Mem2IO
# End time: 19:05:30 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5 {C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/ISDU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:05:30 on Mar 02,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5" C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/ISDU.sv 
# -- Compiling module ISDU
# 
# Top level modules:
# 	ISDU
# End time: 19:05:30 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5 {C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/slc3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:05:31 on Mar 02,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5" C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/slc3.sv 
# -- Compiling module slc3
# 
# Top level modules:
# 	slc3
# End time: 19:05:31 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5 {C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/memory_contents.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:05:31 on Mar 02,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5" C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/memory_contents.sv 
# -- Compiling package memory_contents_sv_unit
# -- Importing package SLC3_2
# -- Compiling module memory_parser
# 
# Top level modules:
# 	memory_parser
# End time: 19:05:31 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5 {C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/slc3_testtop.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:05:31 on Mar 02,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5" C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/slc3_testtop.sv 
# -- Compiling module slc3_testtop
# 
# Top level modules:
# 	slc3_testtop
# End time: 19:05:31 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5 {C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:05:31 on Mar 02,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5" C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 19:05:31 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 19:05:31 on Mar 02,2023
# Loading sv_std.std
# Loading work.testbench
# Loading work.slc3_testtop
# Loading work.slc3
# Loading work.datapath
# Loading work.BusMux
# Loading work.Reg_16
# Loading work.BEN_MOD
# Loading work.TwoInputMux
# Loading work.ThreeInputMux
# Loading work.ALU_MOD
# Loading work.REGFILE
# Loading work.FourInputMux
# Loading work.Mem2IO
# Loading work.ISDU
# Loading work.test_memory
# Loading work.SLC3_2
# Loading work.memory_contents_sv_unit
# Loading work.memory_parser
# Loading work.HexDriver
# Loading work.sync
# ** Warning: (vsim-3015) C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/datapath.sv(54): [PCDPC] - Port size (1) does not match connection size (16) for port 'Out'. The port definition is at: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/BEN_MOD.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/slc/d0/ben File: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/BEN_MOD.sv
# ** Warning: (vsim-3015) C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/datapath.sv(101): [PCDPC] - Port size (3) does not match connection size (16) for port 'DR'. The port definition is at: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/Reg_File.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/slc/d0/Register_File File: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/Reg_File.sv
# ** Warning: (vsim-3015) C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/datapath.sv(101): [PCDPC] - Port size (3) does not match connection size (16) for port 'SR1'. The port definition is at: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/Reg_File.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/slc/d0/Register_File File: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/Reg_File.sv
# ** Warning: (vsim-3015) C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/datapath.sv(113): [PCDPC] - Port size (3) does not match connection size (16) for port 'Out_Mux'. The port definition is at: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/TwoInputMux.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/slc/d0/SR1_Mult File: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/TwoInputMux.sv
# ** Warning: (vsim-3015) C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/datapath.sv(120): [PCDPC] - Port size (3) does not match connection size (16) for port 'Out_Mux'. The port definition is at: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/TwoInputMux.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/slc/d0/DR_Mult File: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/TwoInputMux.sv
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Soumi  Hostname: LAPTOP-BC1I6CAC  ProcessID: 24368
#           Attempting to use alternate WLF file "./wlftavgs0j".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftavgs0j
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: (vsim-8315) C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/FourInputMux.sv(11): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/slc/d0/ADDR2_Mult
# ** Warning: (vsim-8315) C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/TwoInputMux.sv(8): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/slc/d0/ADDR1_Mult
# ** Warning: (vsim-8315) C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/TwoInputMux.sv(8): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/slc/d0/SR2_Mult
# ** Warning: (vsim-8315) C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/TwoInputMux.sv(8): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/slc/d0/DR_Mult
# ** Warning: (vsim-8315) C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/TwoInputMux.sv(8): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/slc/d0/SR1_Mult
# ** Warning: (vsim-8315) C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/ThreeInputMux.sv(9): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/slc/d0/PCMult
# ** Warning: (vsim-8315) C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/TwoInputMux.sv(8): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/slc/d0/MDRMult
do wave.do ; restart -f ; run 3us
# ** Warning: (vsim-3015) C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/datapath.sv(54): [PCDPC] - Port size (1) does not match connection size (16) for port 'Out'. The port definition is at: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/BEN_MOD.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/slc/d0/ben File: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/BEN_MOD.sv
# ** Warning: (vsim-3015) C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/datapath.sv(101): [PCDPC] - Port size (3) does not match connection size (16) for port 'DR'. The port definition is at: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/Reg_File.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/slc/d0/Register_File File: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/Reg_File.sv
# ** Warning: (vsim-3015) C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/datapath.sv(101): [PCDPC] - Port size (3) does not match connection size (16) for port 'SR1'. The port definition is at: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/Reg_File.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/slc/d0/Register_File File: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/Reg_File.sv
# ** Warning: (vsim-3015) C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/datapath.sv(113): [PCDPC] - Port size (3) does not match connection size (16) for port 'Out_Mux'. The port definition is at: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/TwoInputMux.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/slc/d0/SR1_Mult File: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/TwoInputMux.sv
# ** Warning: (vsim-3015) C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/datapath.sv(120): [PCDPC] - Port size (3) does not match connection size (16) for port 'Out_Mux'. The port definition is at: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/TwoInputMux.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/slc/d0/DR_Mult File: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/TwoInputMux.sv
# ** Warning: (vsim-8315) C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/FourInputMux.sv(11): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/slc/d0/ADDR2_Mult
# ** Warning: (vsim-8315) C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/TwoInputMux.sv(8): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/slc/d0/ADDR1_Mult
# ** Warning: (vsim-8315) C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/TwoInputMux.sv(8): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/slc/d0/SR2_Mult
# ** Warning: (vsim-8315) C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/TwoInputMux.sv(8): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/slc/d0/DR_Mult
# ** Warning: (vsim-8315) C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/TwoInputMux.sv(8): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/slc/d0/SR1_Mult
# ** Warning: (vsim-8315) C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/ThreeInputMux.sv(9): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/slc/d0/PCMult
# ** Warning: (vsim-8315) C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/TwoInputMux.sv(8): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/slc/d0/MDRMult
do lab5_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5 {C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/BEN_MOD.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:07:29 on Mar 02,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5" C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/BEN_MOD.sv 
# -- Compiling module BEN_MOD
# 
# Top level modules:
# 	BEN_MOD
# End time: 19:07:29 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5 {C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/FourInputMux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:07:30 on Mar 02,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5" C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/FourInputMux.sv 
# -- Compiling module FourInputMux
# 
# Top level modules:
# 	FourInputMux
# End time: 19:07:30 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5 {C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/ALU_MOD.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:07:30 on Mar 02,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5" C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/ALU_MOD.sv 
# -- Compiling module ALU_MOD
# 
# Top level modules:
# 	ALU_MOD
# End time: 19:07:30 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5 {C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/Reg_File.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:07:30 on Mar 02,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5" C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/Reg_File.sv 
# -- Compiling module REGFILE
# 
# Top level modules:
# 	REGFILE
# End time: 19:07:30 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5 {C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:07:30 on Mar 02,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5" C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 19:07:30 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5 {C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/TwoInputMux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:07:30 on Mar 02,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5" C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/TwoInputMux.sv 
# -- Compiling module TwoInputMux
# 
# Top level modules:
# 	TwoInputMux
# End time: 19:07:30 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5 {C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/ThreeInputMux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:07:30 on Mar 02,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5" C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/ThreeInputMux.sv 
# -- Compiling module ThreeInputMux
# 
# Top level modules:
# 	ThreeInputMux
# End time: 19:07:30 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5 {C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/Reg_16.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:07:30 on Mar 02,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5" C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/Reg_16.sv 
# -- Compiling module Reg_16
# 
# Top level modules:
# 	Reg_16
# End time: 19:07:30 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5 {C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/datapath.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:07:30 on Mar 02,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5" C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 19:07:30 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5 {C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/BusMux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:07:30 on Mar 02,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5" C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/BusMux.sv 
# -- Compiling module BusMux
# 
# Top level modules:
# 	BusMux
# End time: 19:07:30 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5 {C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/test_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:07:30 on Mar 02,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5" C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/test_memory.sv 
# -- Compiling module test_memory
# 
# Top level modules:
# 	test_memory
# End time: 19:07:30 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5 {C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/synchronizers.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:07:30 on Mar 02,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5" C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/synchronizers.sv 
# -- Compiling module sync
# -- Compiling module sync_r0
# -- Compiling module sync_r1
# 
# Top level modules:
# 	sync
# 	sync_r0
# 	sync_r1
# End time: 19:07:31 on Mar 02,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5 {C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/SLC3_2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:07:31 on Mar 02,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5" C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/SLC3_2.sv 
# -- Compiling package SLC3_2
# 
# Top level modules:
# 	--none--
# End time: 19:07:31 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5 {C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/Mem2IO.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:07:31 on Mar 02,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5" C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/Mem2IO.sv 
# -- Compiling module Mem2IO
# 
# Top level modules:
# 	Mem2IO
# End time: 19:07:31 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5 {C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/ISDU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:07:31 on Mar 02,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5" C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/ISDU.sv 
# -- Compiling module ISDU
# 
# Top level modules:
# 	ISDU
# End time: 19:07:31 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5 {C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/slc3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:07:31 on Mar 02,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5" C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/slc3.sv 
# -- Compiling module slc3
# 
# Top level modules:
# 	slc3
# End time: 19:07:31 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5 {C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/memory_contents.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:07:31 on Mar 02,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5" C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/memory_contents.sv 
# -- Compiling package memory_contents_sv_unit
# -- Importing package SLC3_2
# -- Compiling module memory_parser
# 
# Top level modules:
# 	memory_parser
# End time: 19:07:31 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5 {C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/slc3_testtop.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:07:31 on Mar 02,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5" C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/slc3_testtop.sv 
# -- Compiling module slc3_testtop
# 
# Top level modules:
# 	slc3_testtop
# End time: 19:07:31 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5 {C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:07:31 on Mar 02,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5" C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/testbench.sv 
# -- Compiling module testbench
# ** Warning: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/testbench.sv(31): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	testbench
# End time: 19:07:31 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 19:07:32 on Mar 02,2023, Elapsed time: 0:02:01
# Errors: 0, Warnings: 27
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 19:07:32 on Mar 02,2023
# Loading sv_std.std
# Loading work.testbench
# Loading work.slc3_testtop
# Loading work.slc3
# Loading work.datapath
# Loading work.BusMux
# Loading work.Reg_16
# Loading work.BEN_MOD
# Loading work.TwoInputMux
# Loading work.ThreeInputMux
# Loading work.ALU_MOD
# Loading work.REGFILE
# Loading work.FourInputMux
# Loading work.Mem2IO
# Loading work.ISDU
# Loading work.test_memory
# Loading work.SLC3_2
# Loading work.memory_contents_sv_unit
# Loading work.memory_parser
# Loading work.HexDriver
# Loading work.sync
# ** Warning: (vsim-3015) C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/datapath.sv(54): [PCDPC] - Port size (1) does not match connection size (16) for port 'Out'. The port definition is at: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/BEN_MOD.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/slc/d0/ben File: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/BEN_MOD.sv
# ** Warning: (vsim-3015) C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/datapath.sv(101): [PCDPC] - Port size (3) does not match connection size (16) for port 'DR'. The port definition is at: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/Reg_File.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/slc/d0/Register_File File: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/Reg_File.sv
# ** Warning: (vsim-3015) C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/datapath.sv(101): [PCDPC] - Port size (3) does not match connection size (16) for port 'SR1'. The port definition is at: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/Reg_File.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/slc/d0/Register_File File: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/Reg_File.sv
# ** Warning: (vsim-3015) C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/datapath.sv(113): [PCDPC] - Port size (3) does not match connection size (16) for port 'Out_Mux'. The port definition is at: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/TwoInputMux.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/slc/d0/SR1_Mult File: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/TwoInputMux.sv
# ** Warning: (vsim-3015) C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/datapath.sv(120): [PCDPC] - Port size (3) does not match connection size (16) for port 'Out_Mux'. The port definition is at: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/TwoInputMux.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/slc/d0/DR_Mult File: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/TwoInputMux.sv
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Soumi  Hostname: LAPTOP-BC1I6CAC  ProcessID: 24368
#           Attempting to use alternate WLF file "./wlftnms6hc".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftnms6hc
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: (vsim-8315) C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/FourInputMux.sv(11): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/slc/d0/ADDR2_Mult
# ** Warning: (vsim-8315) C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/TwoInputMux.sv(8): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/slc/d0/ADDR1_Mult
# ** Warning: (vsim-8315) C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/TwoInputMux.sv(8): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/slc/d0/SR2_Mult
# ** Warning: (vsim-8315) C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/TwoInputMux.sv(8): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/slc/d0/DR_Mult
# ** Warning: (vsim-8315) C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/TwoInputMux.sv(8): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/slc/d0/SR1_Mult
# ** Warning: (vsim-8315) C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/ThreeInputMux.sv(9): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/slc/d0/PCMult
# ** Warning: (vsim-8315) C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/TwoInputMux.sv(8): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/slc/d0/MDRMult
do wave.do ; restart -f ; run 3us
# ** Warning: (vsim-3015) C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/datapath.sv(54): [PCDPC] - Port size (1) does not match connection size (16) for port 'Out'. The port definition is at: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/BEN_MOD.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/slc/d0/ben File: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/BEN_MOD.sv
# ** Warning: (vsim-3015) C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/datapath.sv(101): [PCDPC] - Port size (3) does not match connection size (16) for port 'DR'. The port definition is at: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/Reg_File.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/slc/d0/Register_File File: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/Reg_File.sv
# ** Warning: (vsim-3015) C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/datapath.sv(101): [PCDPC] - Port size (3) does not match connection size (16) for port 'SR1'. The port definition is at: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/Reg_File.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/slc/d0/Register_File File: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/Reg_File.sv
# ** Warning: (vsim-3015) C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/datapath.sv(113): [PCDPC] - Port size (3) does not match connection size (16) for port 'Out_Mux'. The port definition is at: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/TwoInputMux.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/slc/d0/SR1_Mult File: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/TwoInputMux.sv
# ** Warning: (vsim-3015) C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/datapath.sv(120): [PCDPC] - Port size (3) does not match connection size (16) for port 'Out_Mux'. The port definition is at: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/TwoInputMux.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/slc/d0/DR_Mult File: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/TwoInputMux.sv
# ** Warning: (vsim-8315) C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/FourInputMux.sv(11): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/slc/d0/ADDR2_Mult
# ** Warning: (vsim-8315) C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/TwoInputMux.sv(8): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/slc/d0/ADDR1_Mult
# ** Warning: (vsim-8315) C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/TwoInputMux.sv(8): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/slc/d0/SR2_Mult
# ** Warning: (vsim-8315) C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/TwoInputMux.sv(8): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/slc/d0/DR_Mult
# ** Warning: (vsim-8315) C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/TwoInputMux.sv(8): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/slc/d0/SR1_Mult
# ** Warning: (vsim-8315) C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/ThreeInputMux.sv(9): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/slc/d0/PCMult
# ** Warning: (vsim-8315) C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/TwoInputMux.sv(8): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/slc/d0/MDRMult
do wave.do ; restart -f ; run 3us
# ** Warning: (vsim-3015) C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/datapath.sv(54): [PCDPC] - Port size (1) does not match connection size (16) for port 'Out'. The port definition is at: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/BEN_MOD.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/slc/d0/ben File: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/BEN_MOD.sv
# ** Warning: (vsim-3015) C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/datapath.sv(101): [PCDPC] - Port size (3) does not match connection size (16) for port 'DR'. The port definition is at: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/Reg_File.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/slc/d0/Register_File File: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/Reg_File.sv
# ** Warning: (vsim-3015) C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/datapath.sv(101): [PCDPC] - Port size (3) does not match connection size (16) for port 'SR1'. The port definition is at: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/Reg_File.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/slc/d0/Register_File File: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/Reg_File.sv
# ** Warning: (vsim-3015) C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/datapath.sv(113): [PCDPC] - Port size (3) does not match connection size (16) for port 'Out_Mux'. The port definition is at: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/TwoInputMux.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/slc/d0/SR1_Mult File: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/TwoInputMux.sv
# ** Warning: (vsim-3015) C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/datapath.sv(120): [PCDPC] - Port size (3) does not match connection size (16) for port 'Out_Mux'. The port definition is at: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/TwoInputMux.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/slc/d0/DR_Mult File: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/TwoInputMux.sv
# ** Warning: (vsim-8315) C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/FourInputMux.sv(11): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/slc/d0/ADDR2_Mult
# ** Warning: (vsim-8315) C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/TwoInputMux.sv(8): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/slc/d0/ADDR1_Mult
# ** Warning: (vsim-8315) C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/TwoInputMux.sv(8): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/slc/d0/SR2_Mult
# ** Warning: (vsim-8315) C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/TwoInputMux.sv(8): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/slc/d0/DR_Mult
# ** Warning: (vsim-8315) C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/TwoInputMux.sv(8): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/slc/d0/SR1_Mult
# ** Warning: (vsim-8315) C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/ThreeInputMux.sv(9): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/slc/d0/PCMult
# ** Warning: (vsim-8315) C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/TwoInputMux.sv(8): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/slc/d0/MDRMult
do lab5_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5 {C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/BEN_MOD.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:08:29 on Mar 02,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5" C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/BEN_MOD.sv 
# -- Compiling module BEN_MOD
# 
# Top level modules:
# 	BEN_MOD
# End time: 19:08:29 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5 {C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/FourInputMux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:08:29 on Mar 02,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5" C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/FourInputMux.sv 
# -- Compiling module FourInputMux
# 
# Top level modules:
# 	FourInputMux
# End time: 19:08:29 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5 {C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/ALU_MOD.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:08:29 on Mar 02,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5" C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/ALU_MOD.sv 
# -- Compiling module ALU_MOD
# 
# Top level modules:
# 	ALU_MOD
# End time: 19:08:29 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5 {C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/Reg_File.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:08:29 on Mar 02,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5" C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/Reg_File.sv 
# -- Compiling module REGFILE
# 
# Top level modules:
# 	REGFILE
# End time: 19:08:29 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5 {C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:08:29 on Mar 02,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5" C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 19:08:29 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5 {C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/TwoInputMux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:08:29 on Mar 02,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5" C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/TwoInputMux.sv 
# -- Compiling module TwoInputMux
# 
# Top level modules:
# 	TwoInputMux
# End time: 19:08:29 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5 {C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/ThreeInputMux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:08:29 on Mar 02,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5" C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/ThreeInputMux.sv 
# -- Compiling module ThreeInputMux
# 
# Top level modules:
# 	ThreeInputMux
# End time: 19:08:29 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5 {C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/Reg_16.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:08:29 on Mar 02,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5" C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/Reg_16.sv 
# -- Compiling module Reg_16
# 
# Top level modules:
# 	Reg_16
# End time: 19:08:29 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5 {C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/datapath.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:08:29 on Mar 02,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5" C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 19:08:29 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5 {C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/BusMux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:08:29 on Mar 02,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5" C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/BusMux.sv 
# -- Compiling module BusMux
# 
# Top level modules:
# 	BusMux
# End time: 19:08:30 on Mar 02,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5 {C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/test_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:08:30 on Mar 02,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5" C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/test_memory.sv 
# -- Compiling module test_memory
# 
# Top level modules:
# 	test_memory
# End time: 19:08:30 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5 {C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/synchronizers.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:08:30 on Mar 02,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5" C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/synchronizers.sv 
# -- Compiling module sync
# -- Compiling module sync_r0
# -- Compiling module sync_r1
# 
# Top level modules:
# 	sync
# 	sync_r0
# 	sync_r1
# End time: 19:08:30 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5 {C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/SLC3_2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:08:30 on Mar 02,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5" C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/SLC3_2.sv 
# -- Compiling package SLC3_2
# 
# Top level modules:
# 	--none--
# End time: 19:08:30 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5 {C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/Mem2IO.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:08:30 on Mar 02,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5" C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/Mem2IO.sv 
# -- Compiling module Mem2IO
# 
# Top level modules:
# 	Mem2IO
# End time: 19:08:30 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5 {C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/ISDU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:08:30 on Mar 02,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5" C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/ISDU.sv 
# -- Compiling module ISDU
# 
# Top level modules:
# 	ISDU
# End time: 19:08:30 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5 {C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/slc3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:08:30 on Mar 02,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5" C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/slc3.sv 
# -- Compiling module slc3
# 
# Top level modules:
# 	slc3
# End time: 19:08:30 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5 {C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/memory_contents.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:08:30 on Mar 02,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5" C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/memory_contents.sv 
# -- Compiling package memory_contents_sv_unit
# -- Importing package SLC3_2
# -- Compiling module memory_parser
# 
# Top level modules:
# 	memory_parser
# End time: 19:08:30 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5 {C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/slc3_testtop.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:08:30 on Mar 02,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5" C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/slc3_testtop.sv 
# -- Compiling module slc3_testtop
# 
# Top level modules:
# 	slc3_testtop
# End time: 19:08:30 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5 {C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:08:30 on Mar 02,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5" C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/testbench.sv 
# -- Compiling module testbench
# ** Warning: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/testbench.sv(31): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	testbench
# End time: 19:08:30 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 19:08:31 on Mar 02,2023, Elapsed time: 0:00:59
# Errors: 0, Warnings: 39
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 19:08:31 on Mar 02,2023
# Loading sv_std.std
# Loading work.testbench
# Loading work.slc3_testtop
# Loading work.slc3
# Loading work.datapath
# Loading work.BusMux
# Loading work.Reg_16
# Loading work.BEN_MOD
# Loading work.TwoInputMux
# Loading work.ThreeInputMux
# Loading work.ALU_MOD
# Loading work.REGFILE
# Loading work.FourInputMux
# Loading work.Mem2IO
# Loading work.ISDU
# Loading work.test_memory
# Loading work.SLC3_2
# Loading work.memory_contents_sv_unit
# Loading work.memory_parser
# Loading work.HexDriver
# Loading work.sync
# ** Warning: (vsim-3015) C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/datapath.sv(54): [PCDPC] - Port size (1) does not match connection size (16) for port 'Out'. The port definition is at: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/BEN_MOD.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/slc/d0/ben File: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/BEN_MOD.sv
# ** Warning: (vsim-3015) C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/datapath.sv(101): [PCDPC] - Port size (3) does not match connection size (16) for port 'DR'. The port definition is at: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/Reg_File.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/slc/d0/Register_File File: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/Reg_File.sv
# ** Warning: (vsim-3015) C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/datapath.sv(101): [PCDPC] - Port size (3) does not match connection size (16) for port 'SR1'. The port definition is at: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/Reg_File.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/slc/d0/Register_File File: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/Reg_File.sv
# ** Warning: (vsim-3015) C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/datapath.sv(113): [PCDPC] - Port size (3) does not match connection size (16) for port 'Out_Mux'. The port definition is at: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/TwoInputMux.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/slc/d0/SR1_Mult File: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/TwoInputMux.sv
# ** Warning: (vsim-3015) C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/datapath.sv(120): [PCDPC] - Port size (3) does not match connection size (16) for port 'Out_Mux'. The port definition is at: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/TwoInputMux.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/slc/d0/DR_Mult File: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/TwoInputMux.sv
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Soumi  Hostname: LAPTOP-BC1I6CAC  ProcessID: 24368
#           Attempting to use alternate WLF file "./wlft2fakhq".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft2fakhq
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: (vsim-8315) C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/FourInputMux.sv(11): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/slc/d0/ADDR2_Mult
# ** Warning: (vsim-8315) C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/TwoInputMux.sv(8): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/slc/d0/ADDR1_Mult
# ** Warning: (vsim-8315) C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/TwoInputMux.sv(8): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/slc/d0/SR2_Mult
# ** Warning: (vsim-8315) C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/TwoInputMux.sv(8): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/slc/d0/DR_Mult
# ** Warning: (vsim-8315) C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/TwoInputMux.sv(8): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/slc/d0/SR1_Mult
# ** Warning: (vsim-8315) C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/ThreeInputMux.sv(9): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/slc/d0/PCMult
# ** Warning: (vsim-8315) C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/TwoInputMux.sv(8): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/slc/d0/MDRMult
do wave.do ; restart -f ; run 3us
# ** Warning: (vsim-3015) C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/datapath.sv(54): [PCDPC] - Port size (1) does not match connection size (16) for port 'Out'. The port definition is at: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/BEN_MOD.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/slc/d0/ben File: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/BEN_MOD.sv
# ** Warning: (vsim-3015) C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/datapath.sv(101): [PCDPC] - Port size (3) does not match connection size (16) for port 'DR'. The port definition is at: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/Reg_File.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/slc/d0/Register_File File: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/Reg_File.sv
# ** Warning: (vsim-3015) C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/datapath.sv(101): [PCDPC] - Port size (3) does not match connection size (16) for port 'SR1'. The port definition is at: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/Reg_File.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/slc/d0/Register_File File: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/Reg_File.sv
# ** Warning: (vsim-3015) C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/datapath.sv(113): [PCDPC] - Port size (3) does not match connection size (16) for port 'Out_Mux'. The port definition is at: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/TwoInputMux.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/slc/d0/SR1_Mult File: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/TwoInputMux.sv
# ** Warning: (vsim-3015) C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/datapath.sv(120): [PCDPC] - Port size (3) does not match connection size (16) for port 'Out_Mux'. The port definition is at: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/TwoInputMux.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/slc/d0/DR_Mult File: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/TwoInputMux.sv
# ** Warning: (vsim-8315) C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/FourInputMux.sv(11): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/slc/d0/ADDR2_Mult
# ** Warning: (vsim-8315) C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/TwoInputMux.sv(8): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/slc/d0/ADDR1_Mult
# ** Warning: (vsim-8315) C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/TwoInputMux.sv(8): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/slc/d0/SR2_Mult
# ** Warning: (vsim-8315) C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/TwoInputMux.sv(8): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/slc/d0/DR_Mult
# ** Warning: (vsim-8315) C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/TwoInputMux.sv(8): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/slc/d0/SR1_Mult
# ** Warning: (vsim-8315) C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/ThreeInputMux.sv(9): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/slc/d0/PCMult
# ** Warning: (vsim-8315) C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/TwoInputMux.sv(8): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/slc/d0/MDRMult
do lab5_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5 {C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/BEN_MOD.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:29 on Mar 02,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5" C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/BEN_MOD.sv 
# -- Compiling module BEN_MOD
# 
# Top level modules:
# 	BEN_MOD
# End time: 19:09:29 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5 {C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/FourInputMux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:29 on Mar 02,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5" C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/FourInputMux.sv 
# -- Compiling module FourInputMux
# 
# Top level modules:
# 	FourInputMux
# End time: 19:09:29 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5 {C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/ALU_MOD.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:29 on Mar 02,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5" C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/ALU_MOD.sv 
# -- Compiling module ALU_MOD
# 
# Top level modules:
# 	ALU_MOD
# End time: 19:09:29 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5 {C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/Reg_File.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:29 on Mar 02,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5" C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/Reg_File.sv 
# -- Compiling module REGFILE
# 
# Top level modules:
# 	REGFILE
# End time: 19:09:30 on Mar 02,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5 {C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:30 on Mar 02,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5" C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 19:09:30 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5 {C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/TwoInputMux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:30 on Mar 02,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5" C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/TwoInputMux.sv 
# -- Compiling module TwoInputMux
# 
# Top level modules:
# 	TwoInputMux
# End time: 19:09:30 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5 {C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/ThreeInputMux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:30 on Mar 02,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5" C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/ThreeInputMux.sv 
# -- Compiling module ThreeInputMux
# 
# Top level modules:
# 	ThreeInputMux
# End time: 19:09:30 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5 {C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/Reg_16.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:30 on Mar 02,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5" C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/Reg_16.sv 
# -- Compiling module Reg_16
# 
# Top level modules:
# 	Reg_16
# End time: 19:09:30 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5 {C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/datapath.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:30 on Mar 02,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5" C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 19:09:30 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5 {C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/BusMux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:30 on Mar 02,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5" C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/BusMux.sv 
# -- Compiling module BusMux
# 
# Top level modules:
# 	BusMux
# End time: 19:09:30 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5 {C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/test_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:30 on Mar 02,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5" C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/test_memory.sv 
# -- Compiling module test_memory
# 
# Top level modules:
# 	test_memory
# End time: 19:09:30 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5 {C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/synchronizers.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:30 on Mar 02,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5" C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/synchronizers.sv 
# -- Compiling module sync
# -- Compiling module sync_r0
# -- Compiling module sync_r1
# 
# Top level modules:
# 	sync
# 	sync_r0
# 	sync_r1
# End time: 19:09:30 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5 {C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/SLC3_2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:30 on Mar 02,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5" C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/SLC3_2.sv 
# -- Compiling package SLC3_2
# 
# Top level modules:
# 	--none--
# End time: 19:09:30 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5 {C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/Mem2IO.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:30 on Mar 02,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5" C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/Mem2IO.sv 
# -- Compiling module Mem2IO
# 
# Top level modules:
# 	Mem2IO
# End time: 19:09:30 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5 {C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/ISDU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:30 on Mar 02,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5" C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/ISDU.sv 
# -- Compiling module ISDU
# 
# Top level modules:
# 	ISDU
# End time: 19:09:30 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5 {C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/slc3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:30 on Mar 02,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5" C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/slc3.sv 
# -- Compiling module slc3
# 
# Top level modules:
# 	slc3
# End time: 19:09:30 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5 {C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/memory_contents.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:30 on Mar 02,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5" C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/memory_contents.sv 
# -- Compiling package memory_contents_sv_unit
# -- Importing package SLC3_2
# -- Compiling module memory_parser
# 
# Top level modules:
# 	memory_parser
# End time: 19:09:31 on Mar 02,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5 {C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/slc3_testtop.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:31 on Mar 02,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5" C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/slc3_testtop.sv 
# -- Compiling module slc3_testtop
# 
# Top level modules:
# 	slc3_testtop
# End time: 19:09:31 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5 {C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:31 on Mar 02,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5" C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/testbench.sv 
# -- Compiling module testbench
# ** Warning: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/testbench.sv(31): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	testbench
# End time: 19:09:31 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 19:09:31 on Mar 02,2023, Elapsed time: 0:01:00
# Errors: 0, Warnings: 27
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 19:09:32 on Mar 02,2023
# Loading sv_std.std
# Loading work.testbench
# Loading work.slc3_testtop
# Loading work.slc3
# Loading work.datapath
# Loading work.BusMux
# Loading work.Reg_16
# Loading work.BEN_MOD
# Loading work.TwoInputMux
# Loading work.ThreeInputMux
# Loading work.ALU_MOD
# Loading work.REGFILE
# Loading work.FourInputMux
# Loading work.Mem2IO
# Loading work.ISDU
# Loading work.test_memory
# Loading work.SLC3_2
# Loading work.memory_contents_sv_unit
# Loading work.memory_parser
# Loading work.HexDriver
# Loading work.sync
# ** Warning: (vsim-3015) C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/datapath.sv(54): [PCDPC] - Port size (1) does not match connection size (16) for port 'Out'. The port definition is at: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/BEN_MOD.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/slc/d0/ben File: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/BEN_MOD.sv
# ** Warning: (vsim-3015) C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/datapath.sv(101): [PCDPC] - Port size (3) does not match connection size (16) for port 'DR'. The port definition is at: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/Reg_File.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/slc/d0/Register_File File: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/Reg_File.sv
# ** Warning: (vsim-3015) C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/datapath.sv(101): [PCDPC] - Port size (3) does not match connection size (16) for port 'SR1'. The port definition is at: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/Reg_File.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/slc/d0/Register_File File: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/Reg_File.sv
# ** Warning: (vsim-3015) C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/datapath.sv(113): [PCDPC] - Port size (3) does not match connection size (16) for port 'Out_Mux'. The port definition is at: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/TwoInputMux.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/slc/d0/SR1_Mult File: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/TwoInputMux.sv
# ** Warning: (vsim-3015) C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/datapath.sv(120): [PCDPC] - Port size (3) does not match connection size (16) for port 'Out_Mux'. The port definition is at: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/TwoInputMux.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/slc/d0/DR_Mult File: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/TwoInputMux.sv
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Soumi  Hostname: LAPTOP-BC1I6CAC  ProcessID: 24368
#           Attempting to use alternate WLF file "./wlftjsx70q".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftjsx70q
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: (vsim-8315) C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/FourInputMux.sv(11): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/slc/d0/ADDR2_Mult
# ** Warning: (vsim-8315) C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/TwoInputMux.sv(8): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/slc/d0/ADDR1_Mult
# ** Warning: (vsim-8315) C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/TwoInputMux.sv(8): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/slc/d0/SR2_Mult
# ** Warning: (vsim-8315) C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/TwoInputMux.sv(8): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/slc/d0/DR_Mult
# ** Warning: (vsim-8315) C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/TwoInputMux.sv(8): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/slc/d0/SR1_Mult
# ** Warning: (vsim-8315) C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/ThreeInputMux.sv(9): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/slc/d0/PCMult
# ** Warning: (vsim-8315) C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/TwoInputMux.sv(8): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/slc/d0/MDRMult
do wave.do ; restart -f ; run 3us
# ** Warning: (vsim-3015) C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/datapath.sv(54): [PCDPC] - Port size (1) does not match connection size (16) for port 'Out'. The port definition is at: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/BEN_MOD.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/slc/d0/ben File: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/BEN_MOD.sv
# ** Warning: (vsim-3015) C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/datapath.sv(101): [PCDPC] - Port size (3) does not match connection size (16) for port 'DR'. The port definition is at: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/Reg_File.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/slc/d0/Register_File File: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/Reg_File.sv
# ** Warning: (vsim-3015) C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/datapath.sv(101): [PCDPC] - Port size (3) does not match connection size (16) for port 'SR1'. The port definition is at: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/Reg_File.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/slc/d0/Register_File File: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/Reg_File.sv
# ** Warning: (vsim-3015) C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/datapath.sv(113): [PCDPC] - Port size (3) does not match connection size (16) for port 'Out_Mux'. The port definition is at: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/TwoInputMux.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/slc/d0/SR1_Mult File: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/TwoInputMux.sv
# ** Warning: (vsim-3015) C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/datapath.sv(120): [PCDPC] - Port size (3) does not match connection size (16) for port 'Out_Mux'. The port definition is at: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/TwoInputMux.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/slc/d0/DR_Mult File: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/TwoInputMux.sv
# ** Warning: (vsim-8315) C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/FourInputMux.sv(11): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/slc/d0/ADDR2_Mult
# ** Warning: (vsim-8315) C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/TwoInputMux.sv(8): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/slc/d0/ADDR1_Mult
# ** Warning: (vsim-8315) C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/TwoInputMux.sv(8): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/slc/d0/SR2_Mult
# ** Warning: (vsim-8315) C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/TwoInputMux.sv(8): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/slc/d0/DR_Mult
# ** Warning: (vsim-8315) C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/TwoInputMux.sv(8): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/slc/d0/SR1_Mult
# ** Warning: (vsim-8315) C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/ThreeInputMux.sv(9): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/slc/d0/PCMult
# ** Warning: (vsim-8315) C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/TwoInputMux.sv(8): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/slc/d0/MDRMult
do lab5_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5 {C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/BEN_MOD.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:10:33 on Mar 02,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5" C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/BEN_MOD.sv 
# -- Compiling module BEN_MOD
# 
# Top level modules:
# 	BEN_MOD
# End time: 19:10:33 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5 {C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/FourInputMux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:10:33 on Mar 02,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5" C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/FourInputMux.sv 
# -- Compiling module FourInputMux
# 
# Top level modules:
# 	FourInputMux
# End time: 19:10:33 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5 {C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/ALU_MOD.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:10:33 on Mar 02,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5" C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/ALU_MOD.sv 
# -- Compiling module ALU_MOD
# 
# Top level modules:
# 	ALU_MOD
# End time: 19:10:33 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5 {C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/Reg_File.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:10:33 on Mar 02,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5" C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/Reg_File.sv 
# -- Compiling module REGFILE
# 
# Top level modules:
# 	REGFILE
# End time: 19:10:33 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5 {C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:10:33 on Mar 02,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5" C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 19:10:33 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5 {C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/TwoInputMux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:10:33 on Mar 02,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5" C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/TwoInputMux.sv 
# -- Compiling module TwoInputMux
# 
# Top level modules:
# 	TwoInputMux
# End time: 19:10:33 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5 {C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/ThreeInputMux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:10:33 on Mar 02,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5" C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/ThreeInputMux.sv 
# -- Compiling module ThreeInputMux
# 
# Top level modules:
# 	ThreeInputMux
# End time: 19:10:33 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5 {C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/Reg_16.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:10:33 on Mar 02,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5" C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/Reg_16.sv 
# -- Compiling module Reg_16
# 
# Top level modules:
# 	Reg_16
# End time: 19:10:33 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5 {C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/datapath.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:10:34 on Mar 02,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5" C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 19:10:34 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5 {C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/BusMux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:10:34 on Mar 02,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5" C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/BusMux.sv 
# -- Compiling module BusMux
# 
# Top level modules:
# 	BusMux
# End time: 19:10:34 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5 {C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/test_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:10:34 on Mar 02,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5" C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/test_memory.sv 
# -- Compiling module test_memory
# 
# Top level modules:
# 	test_memory
# End time: 19:10:34 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5 {C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/synchronizers.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:10:34 on Mar 02,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5" C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/synchronizers.sv 
# -- Compiling module sync
# -- Compiling module sync_r0
# -- Compiling module sync_r1
# 
# Top level modules:
# 	sync
# 	sync_r0
# 	sync_r1
# End time: 19:10:34 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5 {C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/SLC3_2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:10:34 on Mar 02,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5" C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/SLC3_2.sv 
# -- Compiling package SLC3_2
# 
# Top level modules:
# 	--none--
# End time: 19:10:34 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5 {C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/Mem2IO.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:10:34 on Mar 02,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5" C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/Mem2IO.sv 
# -- Compiling module Mem2IO
# 
# Top level modules:
# 	Mem2IO
# End time: 19:10:34 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5 {C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/ISDU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:10:34 on Mar 02,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5" C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/ISDU.sv 
# -- Compiling module ISDU
# 
# Top level modules:
# 	ISDU
# End time: 19:10:34 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5 {C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/slc3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:10:34 on Mar 02,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5" C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/slc3.sv 
# -- Compiling module slc3
# 
# Top level modules:
# 	slc3
# End time: 19:10:34 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5 {C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/memory_contents.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:10:34 on Mar 02,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5" C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/memory_contents.sv 
# -- Compiling package memory_contents_sv_unit
# -- Importing package SLC3_2
# -- Compiling module memory_parser
# 
# Top level modules:
# 	memory_parser
# End time: 19:10:34 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5 {C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/slc3_testtop.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:10:34 on Mar 02,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5" C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/slc3_testtop.sv 
# -- Compiling module slc3_testtop
# 
# Top level modules:
# 	slc3_testtop
# End time: 19:10:34 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5 {C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:10:34 on Mar 02,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5" C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/testbench.sv 
# -- Compiling module testbench
# ** Warning: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/testbench.sv(31): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	testbench
# End time: 19:10:34 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 19:10:35 on Mar 02,2023, Elapsed time: 0:01:03
# Errors: 0, Warnings: 27
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 19:10:35 on Mar 02,2023
# Loading sv_std.std
# Loading work.testbench
# Loading work.slc3_testtop
# Loading work.slc3
# Loading work.datapath
# Loading work.BusMux
# Loading work.Reg_16
# Loading work.BEN_MOD
# Loading work.TwoInputMux
# Loading work.ThreeInputMux
# Loading work.ALU_MOD
# Loading work.REGFILE
# Loading work.FourInputMux
# Loading work.Mem2IO
# Loading work.ISDU
# Loading work.test_memory
# Loading work.SLC3_2
# Loading work.memory_contents_sv_unit
# Loading work.memory_parser
# Loading work.HexDriver
# Loading work.sync
# ** Warning: (vsim-3015) C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/datapath.sv(54): [PCDPC] - Port size (1) does not match connection size (16) for port 'Out'. The port definition is at: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/BEN_MOD.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/slc/d0/ben File: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/BEN_MOD.sv
# ** Warning: (vsim-3015) C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/datapath.sv(101): [PCDPC] - Port size (3) does not match connection size (16) for port 'DR'. The port definition is at: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/Reg_File.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/slc/d0/Register_File File: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/Reg_File.sv
# ** Warning: (vsim-3015) C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/datapath.sv(101): [PCDPC] - Port size (3) does not match connection size (16) for port 'SR1'. The port definition is at: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/Reg_File.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/slc/d0/Register_File File: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/Reg_File.sv
# ** Warning: (vsim-3015) C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/datapath.sv(113): [PCDPC] - Port size (3) does not match connection size (16) for port 'Out_Mux'. The port definition is at: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/TwoInputMux.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/slc/d0/SR1_Mult File: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/TwoInputMux.sv
# ** Warning: (vsim-3015) C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/datapath.sv(120): [PCDPC] - Port size (3) does not match connection size (16) for port 'Out_Mux'. The port definition is at: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/TwoInputMux.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/slc/d0/DR_Mult File: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/TwoInputMux.sv
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Soumi  Hostname: LAPTOP-BC1I6CAC  ProcessID: 24368
#           Attempting to use alternate WLF file "./wlftyexf4b".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftyexf4b
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: (vsim-8315) C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/FourInputMux.sv(11): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/slc/d0/ADDR2_Mult
# ** Warning: (vsim-8315) C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/TwoInputMux.sv(8): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/slc/d0/ADDR1_Mult
# ** Warning: (vsim-8315) C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/TwoInputMux.sv(8): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/slc/d0/SR2_Mult
# ** Warning: (vsim-8315) C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/TwoInputMux.sv(8): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/slc/d0/DR_Mult
# ** Warning: (vsim-8315) C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/TwoInputMux.sv(8): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/slc/d0/SR1_Mult
# ** Warning: (vsim-8315) C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/ThreeInputMux.sv(9): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/slc/d0/PCMult
# ** Warning: (vsim-8315) C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/TwoInputMux.sv(8): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/slc/d0/MDRMult
do wave.do ; restart -f ; run 3us
# ** Warning: (vsim-3015) C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/datapath.sv(54): [PCDPC] - Port size (1) does not match connection size (16) for port 'Out'. The port definition is at: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/BEN_MOD.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/slc/d0/ben File: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/BEN_MOD.sv
# ** Warning: (vsim-3015) C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/datapath.sv(101): [PCDPC] - Port size (3) does not match connection size (16) for port 'DR'. The port definition is at: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/Reg_File.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/slc/d0/Register_File File: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/Reg_File.sv
# ** Warning: (vsim-3015) C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/datapath.sv(101): [PCDPC] - Port size (3) does not match connection size (16) for port 'SR1'. The port definition is at: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/Reg_File.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/slc/d0/Register_File File: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/Reg_File.sv
# ** Warning: (vsim-3015) C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/datapath.sv(113): [PCDPC] - Port size (3) does not match connection size (16) for port 'Out_Mux'. The port definition is at: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/TwoInputMux.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/slc/d0/SR1_Mult File: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/TwoInputMux.sv
# ** Warning: (vsim-3015) C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/datapath.sv(120): [PCDPC] - Port size (3) does not match connection size (16) for port 'Out_Mux'. The port definition is at: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/TwoInputMux.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/slc/d0/DR_Mult File: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/TwoInputMux.sv
# ** Warning: (vsim-8315) C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/FourInputMux.sv(11): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/slc/d0/ADDR2_Mult
# ** Warning: (vsim-8315) C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/TwoInputMux.sv(8): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/slc/d0/ADDR1_Mult
# ** Warning: (vsim-8315) C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/TwoInputMux.sv(8): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/slc/d0/SR2_Mult
# ** Warning: (vsim-8315) C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/TwoInputMux.sv(8): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/slc/d0/DR_Mult
# ** Warning: (vsim-8315) C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/TwoInputMux.sv(8): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/slc/d0/SR1_Mult
# ** Warning: (vsim-8315) C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/ThreeInputMux.sv(9): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/slc/d0/PCMult
# ** Warning: (vsim-8315) C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/TwoInputMux.sv(8): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/slc/d0/MDRMult
do wave.do ; restart -f ; run 3us
# ** Warning: (vsim-3015) C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/datapath.sv(54): [PCDPC] - Port size (1) does not match connection size (16) for port 'Out'. The port definition is at: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/BEN_MOD.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/slc/d0/ben File: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/BEN_MOD.sv
# ** Warning: (vsim-3015) C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/datapath.sv(101): [PCDPC] - Port size (3) does not match connection size (16) for port 'DR'. The port definition is at: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/Reg_File.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/slc/d0/Register_File File: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/Reg_File.sv
# ** Warning: (vsim-3015) C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/datapath.sv(101): [PCDPC] - Port size (3) does not match connection size (16) for port 'SR1'. The port definition is at: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/Reg_File.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/slc/d0/Register_File File: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/Reg_File.sv
# ** Warning: (vsim-3015) C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/datapath.sv(113): [PCDPC] - Port size (3) does not match connection size (16) for port 'Out_Mux'. The port definition is at: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/TwoInputMux.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/slc/d0/SR1_Mult File: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/TwoInputMux.sv
# ** Warning: (vsim-3015) C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/datapath.sv(120): [PCDPC] - Port size (3) does not match connection size (16) for port 'Out_Mux'. The port definition is at: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/TwoInputMux.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/slc/d0/DR_Mult File: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/TwoInputMux.sv
# ** Warning: (vsim-8315) C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/FourInputMux.sv(11): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/slc/d0/ADDR2_Mult
# ** Warning: (vsim-8315) C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/TwoInputMux.sv(8): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/slc/d0/ADDR1_Mult
# ** Warning: (vsim-8315) C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/TwoInputMux.sv(8): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/slc/d0/SR2_Mult
# ** Warning: (vsim-8315) C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/TwoInputMux.sv(8): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/slc/d0/DR_Mult
# ** Warning: (vsim-8315) C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/TwoInputMux.sv(8): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/slc/d0/SR1_Mult
# ** Warning: (vsim-8315) C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/ThreeInputMux.sv(9): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/slc/d0/PCMult
# ** Warning: (vsim-8315) C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/TwoInputMux.sv(8): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/slc/d0/MDRMult
