<profile>

<ReportVersion>
<Version>2025.1</Version>
</ReportVersion>

<UserAssignments>
<unit>ns</unit>
<ProductFamily>artix7</ProductFamily>
<Part>xc7a35t-cpg236-1</Part>
<TopModelName>nn_fpga_top</TopModelName>
<TargetClockPeriod>10.00</TargetClockPeriod>
<ClockUncertainty>2.70</ClockUncertainty>
<FlowTarget>vivado</FlowTarget>
</UserAssignments>

<PerformanceEstimates>
<PipelineType>no</PipelineType>
<SummaryOfTimingAnalysis>
<unit>ns</unit>
<EstimatedClockPeriod>7.279</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<unit>clock cycles</unit>
<Best-caseLatency>52590</Best-caseLatency>
<Average-caseLatency>54510</Average-caseLatency>
<Worst-caseLatency>58350</Worst-caseLatency>
<Best-caseRealTimeLatency>0.526 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.545 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.584 ms</Worst-caseRealTimeLatency>
<Interval-min>52591</Interval-min>
<Interval-max>58351</Interval-max>
<PerformancePragma>-</PerformancePragma>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<VITIS_LOOP_29_1>
<Slack>7.30</Slack>
<TripCount>64</TripCount>
<isPerfectNested>0</isPerfectNested>
<Latency>
<range>
<min>51136</min>
<max>56896</max>
</range>
</Latency>
<AbsoluteTimeLatency>
<range>
<min>511360</min>
<max>568960</max>
</range>
</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>799</min>
<max>889</max>
</range>
</IterationLatency>
<PerformancePragma>-</PerformancePragma>
<InstanceList>
</InstanceList>
</VITIS_LOOP_29_1>
</SummaryOfLoopLatency>
<SummaryOfViolations>
<IssueType>-</IssueType>
<ViolationType>-</ViolationType>
<SourceLocation>mlp.cpp:29~mlp.cpp:71~mlp.cpp:95</SourceLocation>
<SummaryOfLoopViolations>
<VITIS_LOOP_29_1>
<Name>VITIS_LOOP_29_1</Name>
<IssueType>-</IssueType>
<ViolationType>-</ViolationType>
<SourceLocation>mlp.cpp:29~mlp.cpp:71~mlp.cpp:95</SourceLocation>
</VITIS_LOOP_29_1>
</SummaryOfLoopViolations>
</SummaryOfViolations>
</PerformanceEstimates>

<AreaEstimates>
<Resources>
<BRAM_18K>45</BRAM_18K>
<DSP>39</DSP>
<FF>6616</FF>
<LUT>8039</LUT>
<URAM>0</URAM>
</Resources>
<AvailableResources>
<BRAM_18K>100</BRAM_18K>
<DSP>90</DSP>
<FF>41600</FF>
<LUT>20800</LUT>
<URAM>0</URAM>
</AvailableResources>
</AreaEstimates>

<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>nn_fpga_top</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>nn_fpga_top</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>image_idx</name>
<Object>image_idx</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>4</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>led_out</name>
<Object>led_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
</InterfaceSummary>

</profile>
