

<!-- Generated by Doxygen 1.7.4 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="dir_9fd71c1ac00056e7d855336b2291c56c.html">bertos</a>      </li>
      <li class="navelem"><a class="el" href="dir_a5de7543e32a5f073daa04f8834eb5fd.html">cpu</a>      </li>
      <li class="navelem"><a class="el" href="dir_8cefc62df6d91e3832e6e743f5d42cba.html">avr</a>      </li>
      <li class="navelem"><a class="el" href="dir_f344cd5f82bdc8d3fd8dd25683e839db.html">drv</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<div class="title">ser_mega.c</div>  </div>
</div>
<div class="contents">
<a href="ser__mega_8c.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 
<a name="l00041"></a>00041 <span class="preprocessor">#include &quot;<a class="code" href="hw__ser_8h.html" title="Serial hardware-specific definitions.">hw/hw_ser.h</a>&quot;</span>  <span class="comment">/* Required for bus macros overrides */</span>
<a name="l00042"></a>00042 <span class="preprocessor">#include &lt;<a class="code" href="hw__cpufreq_8h.html" title="Hardware-specific definitions.">hw/hw_cpufreq.h</a>&gt;</span>  <span class="comment">/* CPU_FREQ */</span>
<a name="l00043"></a>00043 
<a name="l00044"></a>00044 <span class="preprocessor">#include &quot;<a class="code" href="cfg__ser_8h.html" title="Configuration file for serial module.">cfg/cfg_ser.h</a>&quot;</span>
<a name="l00045"></a>00045 
<a name="l00046"></a>00046 <span class="preprocessor">#include &lt;<a class="code" href="macros_8h.html">cfg/macros.h</a>&gt;</span> <span class="comment">/* DIV_ROUND */</span>
<a name="l00047"></a>00047 <span class="preprocessor">#include &lt;<a class="code" href="debug_8h.html">cfg/debug.h</a>&gt;</span>
<a name="l00048"></a>00048 <span class="preprocessor">#include &lt;<a class="code" href="cfg__arch_8h.html" title="Set system configuration.">cfg/cfg_arch.h</a>&gt;</span> <span class="comment">// ARCH_NIGHTTEST</span>
<a name="l00049"></a>00049 
<a name="l00050"></a>00050 <span class="preprocessor">#include &lt;<a class="code" href="ser_8h.html" title="High level serial I/O API.">drv/ser.h</a>&gt;</span>
<a name="l00051"></a>00051 <span class="preprocessor">#include &lt;<a class="code" href="ser__p_8h.html" title="Hardware dependent serial driver (interface)">drv/ser_p.h</a>&gt;</span>
<a name="l00052"></a>00052 <span class="preprocessor">#include &lt;<a class="code" href="timer_8h.html">drv/timer.h</a>&gt;</span>
<a name="l00053"></a>00053 
<a name="l00054"></a>00054 <span class="preprocessor">#include &lt;<a class="code" href="fifobuf_8h.html">struct/fifobuf.h</a>&gt;</span>
<a name="l00055"></a>00055 
<a name="l00056"></a>00056 <span class="preprocessor">#include &lt;avr/io.h&gt;</span>
<a name="l00057"></a>00057 
<a name="l00058"></a>00058 <span class="preprocessor">#if defined(__AVR_LIBC_VERSION__) &amp;&amp; (__AVR_LIBC_VERSION__ &gt;= 10400UL)</span>
<a name="l00059"></a>00059 <span class="preprocessor"></span><span class="preprocessor">    #include &lt;avr/interrupt.h&gt;</span>
<a name="l00060"></a>00060 <span class="preprocessor">#else</span>
<a name="l00061"></a>00061 <span class="preprocessor"></span><span class="preprocessor">    #include &lt;avr/signal.h&gt;</span>
<a name="l00062"></a>00062 <span class="preprocessor">#endif</span>
<a name="l00063"></a>00063 <span class="preprocessor"></span>
<a name="l00064"></a>00064 
<a name="l00065"></a>00065 <span class="preprocessor">#if !CONFIG_SER_HWHANDSHAKE</span>
<a name="l00066"></a>00066 <span class="preprocessor"></span>
<a name="l00070"></a><a class="code" href="ser__mega_8c.html#a10c7dea811659af1720a8e7db9ac36b8">00070</a> <span class="preprocessor">    #define RTS_ON      do {} while (0)</span>
<a name="l00071"></a><a class="code" href="ser__mega_8c.html#adab881d9cd2cde8d44b4bd08596203a4">00071</a> <span class="preprocessor"></span><span class="preprocessor">    #define RTS_OFF     do {} while (0)</span>
<a name="l00072"></a><a class="code" href="ser__mega_8c.html#a582eac8696ebc4c4e006cfed4263e792">00072</a> <span class="preprocessor"></span><span class="preprocessor">    #define IS_CTS_ON   true</span>
<a name="l00073"></a><a class="code" href="ser__mega_8c.html#ac2fdf38c09bfcbdca98f04c1e5c54fac">00073</a> <span class="preprocessor"></span><span class="preprocessor">    #define EIMSKF_CTS  0 </span>
<a name="l00074"></a>00074 <span class="preprocessor">    </span><span class="comment">/*\}*/</span>
<a name="l00075"></a>00075 <span class="preprocessor">#endif</span>
<a name="l00076"></a>00076 <span class="preprocessor"></span>
<a name="l00077"></a>00077 <span class="preprocessor">#if CPU_AVR_ATMEGA1281 || CPU_AVR_ATMEGA1280 || CPU_AVR_ATMEGA2560</span>
<a name="l00078"></a>00078 <span class="preprocessor"></span><span class="preprocessor">    #define BIT_RXCIE0 RXCIE0</span>
<a name="l00079"></a>00079 <span class="preprocessor"></span><span class="preprocessor">    #define BIT_RXEN0  RXEN0</span>
<a name="l00080"></a>00080 <span class="preprocessor"></span><span class="preprocessor">    #define BIT_TXEN0  TXEN0</span>
<a name="l00081"></a>00081 <span class="preprocessor"></span><span class="preprocessor">    #define BIT_UDRIE0 UDRIE0</span>
<a name="l00082"></a>00082 <span class="preprocessor"></span>
<a name="l00083"></a>00083 <span class="preprocessor">    #define BIT_RXCIE1 RXCIE1</span>
<a name="l00084"></a>00084 <span class="preprocessor"></span><span class="preprocessor">    #define BIT_RXEN1  RXEN1</span>
<a name="l00085"></a>00085 <span class="preprocessor"></span><span class="preprocessor">    #define BIT_TXEN1  TXEN1</span>
<a name="l00086"></a>00086 <span class="preprocessor"></span><span class="preprocessor">    #define BIT_UDRIE1 UDRIE1</span>
<a name="l00087"></a>00087 <span class="preprocessor"></span><span class="preprocessor">    #if CPU_AVR_ATMEGA1280 || CPU_AVR_ATMEGA2560</span>
<a name="l00088"></a>00088 <span class="preprocessor"></span><span class="preprocessor">        #define BIT_RXCIE2 RXCIE2</span>
<a name="l00089"></a>00089 <span class="preprocessor"></span><span class="preprocessor">        #define BIT_RXEN2  RXEN2</span>
<a name="l00090"></a>00090 <span class="preprocessor"></span><span class="preprocessor">        #define BIT_TXEN2  TXEN2</span>
<a name="l00091"></a>00091 <span class="preprocessor"></span><span class="preprocessor">        #define BIT_UDRIE2 UDRIE2</span>
<a name="l00092"></a>00092 <span class="preprocessor"></span>
<a name="l00093"></a>00093 <span class="preprocessor">        #define BIT_RXCIE3 RXCIE3</span>
<a name="l00094"></a>00094 <span class="preprocessor"></span><span class="preprocessor">        #define BIT_RXEN3  RXEN3</span>
<a name="l00095"></a>00095 <span class="preprocessor"></span><span class="preprocessor">        #define BIT_TXEN3  TXEN3</span>
<a name="l00096"></a>00096 <span class="preprocessor"></span><span class="preprocessor">        #define BIT_UDRIE3 UDRIE3</span>
<a name="l00097"></a>00097 <span class="preprocessor"></span><span class="preprocessor">    #endif</span>
<a name="l00098"></a>00098 <span class="preprocessor"></span><span class="preprocessor">#elif CPU_AVR_ATMEGA168 || CPU_AVR_ATMEGA328P</span>
<a name="l00099"></a>00099 <span class="preprocessor"></span><span class="preprocessor">    #define BIT_RXCIE0 RXCIE0</span>
<a name="l00100"></a>00100 <span class="preprocessor"></span><span class="preprocessor">    #define BIT_RXEN0  RXEN0</span>
<a name="l00101"></a>00101 <span class="preprocessor"></span><span class="preprocessor">    #define BIT_TXEN0  TXEN0</span>
<a name="l00102"></a>00102 <span class="preprocessor"></span><span class="preprocessor">    #define BIT_UDRIE0 UDRIE0</span>
<a name="l00103"></a>00103 <span class="preprocessor"></span>
<a name="l00104"></a>00104 <span class="preprocessor">    #define BIT_RXCIE1 RXCIE0</span>
<a name="l00105"></a>00105 <span class="preprocessor"></span><span class="preprocessor">    #define BIT_RXEN1  RXEN0</span>
<a name="l00106"></a>00106 <span class="preprocessor"></span><span class="preprocessor">    #define BIT_TXEN1  TXEN0</span>
<a name="l00107"></a>00107 <span class="preprocessor"></span><span class="preprocessor">    #define BIT_UDRIE1 UDRIE0</span>
<a name="l00108"></a>00108 <span class="preprocessor"></span><span class="preprocessor">#else</span>
<a name="l00109"></a>00109 <span class="preprocessor"></span><span class="preprocessor">    #define BIT_RXCIE0 RXCIE</span>
<a name="l00110"></a>00110 <span class="preprocessor"></span><span class="preprocessor">    #define BIT_RXEN0  RXEN</span>
<a name="l00111"></a>00111 <span class="preprocessor"></span><span class="preprocessor">    #define BIT_TXEN0  TXEN</span>
<a name="l00112"></a>00112 <span class="preprocessor"></span><span class="preprocessor">    #define BIT_UDRIE0 UDRIE</span>
<a name="l00113"></a>00113 <span class="preprocessor"></span>
<a name="l00114"></a>00114 <span class="preprocessor">    #define BIT_RXCIE1 RXCIE</span>
<a name="l00115"></a>00115 <span class="preprocessor"></span><span class="preprocessor">    #define BIT_RXEN1  RXEN</span>
<a name="l00116"></a>00116 <span class="preprocessor"></span><span class="preprocessor">    #define BIT_TXEN1  TXEN</span>
<a name="l00117"></a>00117 <span class="preprocessor"></span><span class="preprocessor">    #define BIT_UDRIE1 UDRIE</span>
<a name="l00118"></a>00118 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00119"></a>00119 <span class="preprocessor"></span>
<a name="l00120"></a>00120 
<a name="l00141"></a>00141 <span class="preprocessor">#ifndef SER_UART0_BUS_TXINIT</span>
<a name="l00142"></a>00142 <span class="preprocessor"></span>
<a name="l00148"></a><a class="code" href="ser__mega_8c.html#ac22504abfb0e56bf885758ba34152845">00148</a> <span class="preprocessor">    #define SER_UART0_BUS_TXINIT do { \</span>
<a name="l00149"></a>00149 <span class="preprocessor">        UCSR0A = 0; </span><span class="comment">/* The Arduino Uno bootloader turns on U2X0 */</span> \
<a name="l00150"></a>00150         UCSR0B = BV(BIT_RXCIE0) | BV(BIT_RXEN0) | BV(BIT_TXEN0); \
<a name="l00151"></a>00151     } while (0)
<a name="l00152"></a>00152 <span class="preprocessor">#endif</span>
<a name="l00153"></a>00153 <span class="preprocessor"></span>
<a name="l00154"></a>00154 <span class="preprocessor">#ifndef SER_UART0_BUS_TXBEGIN</span>
<a name="l00155"></a>00155 <span class="preprocessor"></span>
<a name="l00161"></a><a class="code" href="ser__mega_8c.html#a4b1ed25f6c90796fcabcd7e32869cc65">00161</a> <span class="preprocessor">    #define SER_UART0_BUS_TXBEGIN do { \</span>
<a name="l00162"></a>00162 <span class="preprocessor">        UCSR0B = BV(BIT_RXCIE0) | BV(BIT_UDRIE0) | BV(BIT_RXEN0) | BV(BIT_TXEN0); \</span>
<a name="l00163"></a>00163 <span class="preprocessor">    } while (0)</span>
<a name="l00164"></a>00164 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00165"></a>00165 <span class="preprocessor"></span>
<a name="l00166"></a>00166 <span class="preprocessor">#ifndef SER_UART0_BUS_TXCHAR</span>
<a name="l00167"></a>00167 <span class="preprocessor"></span>
<a name="l00170"></a><a class="code" href="ser__mega_8c.html#ae4bd21e7f0fc0af52b626dd35d12fd76">00170</a> <span class="preprocessor">    #define SER_UART0_BUS_TXCHAR(c) do { \</span>
<a name="l00171"></a>00171 <span class="preprocessor">        UDR0 = (c); \</span>
<a name="l00172"></a>00172 <span class="preprocessor">    } while (0)</span>
<a name="l00173"></a>00173 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00174"></a>00174 <span class="preprocessor"></span>
<a name="l00175"></a>00175 <span class="preprocessor">#ifndef SER_UART0_BUS_TXEND</span>
<a name="l00176"></a>00176 <span class="preprocessor"></span>
<a name="l00183"></a><a class="code" href="ser__mega_8c.html#abae79eaa6d2d89bbf4fd655c1964dad0">00183</a> <span class="preprocessor">    #define SER_UART0_BUS_TXEND do { \</span>
<a name="l00184"></a>00184 <span class="preprocessor">        UCSR0B = BV(BIT_RXCIE0) | BV(BIT_RXEN0) | BV(BIT_TXEN0); \</span>
<a name="l00185"></a>00185 <span class="preprocessor">    } while (0)</span>
<a name="l00186"></a>00186 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00187"></a>00187 <span class="preprocessor"></span>
<a name="l00188"></a>00188 <span class="preprocessor">#ifndef SER_UART0_BUS_TXOFF</span>
<a name="l00189"></a>00189 <span class="preprocessor"></span>
<a name="l00196"></a>00196 <span class="preprocessor">    #ifdef __doxygen__</span>
<a name="l00197"></a><a class="code" href="ser__mega_8c.html#a84dfd97b82fd2cda418b83baf0fdf6ea">00197</a> <span class="preprocessor"></span><span class="preprocessor">    #define SER_UART0_BUS_TXOFF</span>
<a name="l00198"></a>00198 <span class="preprocessor"></span><span class="preprocessor">    #endif</span>
<a name="l00199"></a>00199 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00200"></a>00200 <span class="preprocessor"></span>
<a name="l00201"></a>00201 <span class="preprocessor">#ifndef SER_UART1_BUS_TXINIT</span>
<a name="l00202"></a>00202 <span class="preprocessor"></span>
<a name="l00203"></a><a class="code" href="ser__mega_8c.html#ad50670eedb499a4a2c7a53e6b1fb3a3a">00203</a> <span class="preprocessor">    #define SER_UART1_BUS_TXINIT do { \</span>
<a name="l00204"></a>00204 <span class="preprocessor">        UCSR1B = BV(BIT_RXCIE1) | BV(BIT_RXEN1) | BV(BIT_TXEN1); \</span>
<a name="l00205"></a>00205 <span class="preprocessor">    } while (0)</span>
<a name="l00206"></a>00206 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00207"></a>00207 <span class="preprocessor"></span><span class="preprocessor">#ifndef SER_UART1_BUS_TXBEGIN</span>
<a name="l00208"></a>00208 <span class="preprocessor"></span>
<a name="l00209"></a><a class="code" href="ser__mega_8c.html#a233df3cd464a7e3277750fe314fc563c">00209</a> <span class="preprocessor">    #define SER_UART1_BUS_TXBEGIN do { \</span>
<a name="l00210"></a>00210 <span class="preprocessor">        UCSR1B = BV(BIT_RXCIE1) | BV(BIT_UDRIE1) | BV(BIT_RXEN1) | BV(BIT_TXEN1); \</span>
<a name="l00211"></a>00211 <span class="preprocessor">    } while (0)</span>
<a name="l00212"></a>00212 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00213"></a>00213 <span class="preprocessor"></span><span class="preprocessor">#ifndef SER_UART1_BUS_TXCHAR</span>
<a name="l00214"></a>00214 <span class="preprocessor"></span>
<a name="l00215"></a><a class="code" href="ser__mega_8c.html#ad3529269b476ca56b0c0c5be237613cd">00215</a> <span class="preprocessor">    #define SER_UART1_BUS_TXCHAR(c) do { \</span>
<a name="l00216"></a>00216 <span class="preprocessor">        UDR1 = (c); \</span>
<a name="l00217"></a>00217 <span class="preprocessor">    } while (0)</span>
<a name="l00218"></a>00218 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00219"></a>00219 <span class="preprocessor"></span><span class="preprocessor">#ifndef SER_UART1_BUS_TXEND</span>
<a name="l00220"></a>00220 <span class="preprocessor"></span>
<a name="l00221"></a><a class="code" href="ser__mega_8c.html#acbca3f16c05d34ba154de6516c22b2ad">00221</a> <span class="preprocessor">    #define SER_UART1_BUS_TXEND do { \</span>
<a name="l00222"></a>00222 <span class="preprocessor">        UCSR1B = BV(BIT_RXCIE1) | BV(BIT_RXEN1) | BV(BIT_TXEN1); \</span>
<a name="l00223"></a>00223 <span class="preprocessor">    } while (0)</span>
<a name="l00224"></a>00224 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00225"></a>00225 <span class="preprocessor"></span><span class="preprocessor">#ifndef SER_UART1_BUS_TXOFF</span>
<a name="l00226"></a>00226 <span class="preprocessor"></span>
<a name="l00231"></a>00231 <span class="preprocessor">    #ifdef __doxygen__</span>
<a name="l00232"></a><a class="code" href="ser__mega_8c.html#ab75f0c72657dbd3a229cc9cfc8cb80a6">00232</a> <span class="preprocessor"></span><span class="preprocessor">    #define SER_UART1_BUS_TXOFF</span>
<a name="l00233"></a>00233 <span class="preprocessor"></span><span class="preprocessor">    #endif</span>
<a name="l00234"></a>00234 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00235"></a>00235 <span class="preprocessor"></span>
<a name="l00236"></a>00236 <span class="preprocessor">#ifndef SER_UART2_BUS_TXINIT</span>
<a name="l00237"></a>00237 <span class="preprocessor"></span>
<a name="l00238"></a><a class="code" href="ser__mega_8c.html#a3ffed5af4fbe5861ccc662864f488ae1">00238</a> <span class="preprocessor">    #define SER_UART2_BUS_TXINIT do { \</span>
<a name="l00239"></a>00239 <span class="preprocessor">        UCSR2B = BV(BIT_RXCIE2) | BV(BIT_RXEN2) | BV(BIT_TXEN2); \</span>
<a name="l00240"></a>00240 <span class="preprocessor">    } while (0)</span>
<a name="l00241"></a>00241 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00242"></a>00242 <span class="preprocessor"></span><span class="preprocessor">#ifndef SER_UART2_BUS_TXBEGIN</span>
<a name="l00243"></a>00243 <span class="preprocessor"></span>
<a name="l00244"></a><a class="code" href="ser__mega_8c.html#a59d7aa3c46405d93e31ca74a8539d1f9">00244</a> <span class="preprocessor">    #define SER_UART2_BUS_TXBEGIN do { \</span>
<a name="l00245"></a>00245 <span class="preprocessor">        UCSR2B = BV(BIT_RXCIE2) | BV(BIT_UDRIE2) | BV(BIT_RXEN2) | BV(BIT_TXEN2); \</span>
<a name="l00246"></a>00246 <span class="preprocessor">    } while (0)</span>
<a name="l00247"></a>00247 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00248"></a>00248 <span class="preprocessor"></span><span class="preprocessor">#ifndef SER_UART2_BUS_TXCHAR</span>
<a name="l00249"></a>00249 <span class="preprocessor"></span>
<a name="l00250"></a><a class="code" href="ser__mega_8c.html#a2a365b4a485b404ade15b5adc85dbe20">00250</a> <span class="preprocessor">    #define SER_UART2_BUS_TXCHAR(c) do { \</span>
<a name="l00251"></a>00251 <span class="preprocessor">        UDR2 = (c); \</span>
<a name="l00252"></a>00252 <span class="preprocessor">    } while (0)</span>
<a name="l00253"></a>00253 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00254"></a>00254 <span class="preprocessor"></span><span class="preprocessor">#ifndef SER_UART2_BUS_TXEND</span>
<a name="l00255"></a>00255 <span class="preprocessor"></span>
<a name="l00256"></a><a class="code" href="ser__mega_8c.html#a737a7b5c5dcdf3c009bd020d0ac87bb6">00256</a> <span class="preprocessor">    #define SER_UART2_BUS_TXEND do { \</span>
<a name="l00257"></a>00257 <span class="preprocessor">        UCSR2B = BV(BIT_RXCIE2) | BV(BIT_RXEN2) | BV(BIT_TXEN2); \</span>
<a name="l00258"></a>00258 <span class="preprocessor">    } while (0)</span>
<a name="l00259"></a>00259 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00260"></a>00260 <span class="preprocessor"></span><span class="preprocessor">#ifndef SER_UART2_BUS_TXOFF</span>
<a name="l00261"></a>00261 <span class="preprocessor"></span>
<a name="l00266"></a>00266 <span class="preprocessor">    #ifdef __doxygen__</span>
<a name="l00267"></a><a class="code" href="ser__mega_8c.html#a2979a31ca15fc908d4f8333c1328bfed">00267</a> <span class="preprocessor"></span><span class="preprocessor">    #define SER_UART2_BUS_TXOFF</span>
<a name="l00268"></a>00268 <span class="preprocessor"></span><span class="preprocessor">    #endif</span>
<a name="l00269"></a>00269 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00270"></a>00270 <span class="preprocessor"></span>
<a name="l00271"></a>00271 <span class="preprocessor">#ifndef SER_UART3_BUS_TXINIT</span>
<a name="l00272"></a>00272 <span class="preprocessor"></span>
<a name="l00273"></a><a class="code" href="ser__mega_8c.html#a91c71afb176aea05248eacb521c6ccb6">00273</a> <span class="preprocessor">    #define SER_UART3_BUS_TXINIT do { \</span>
<a name="l00274"></a>00274 <span class="preprocessor">        UCSR3B = BV(BIT_RXCIE3) | BV(BIT_RXEN3) | BV(BIT_TXEN3); \</span>
<a name="l00275"></a>00275 <span class="preprocessor">    } while (0)</span>
<a name="l00276"></a>00276 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00277"></a>00277 <span class="preprocessor"></span><span class="preprocessor">#ifndef SER_UART3_BUS_TXBEGIN</span>
<a name="l00278"></a>00278 <span class="preprocessor"></span>
<a name="l00279"></a><a class="code" href="ser__mega_8c.html#ae034048e5ad4d4de7fddd15f65e9b8ef">00279</a> <span class="preprocessor">    #define SER_UART3_BUS_TXBEGIN do { \</span>
<a name="l00280"></a>00280 <span class="preprocessor">        UCSR3B = BV(BIT_RXCIE3) | BV(BIT_UDRIE3) | BV(BIT_RXEN3) | BV(BIT_TXEN3); \</span>
<a name="l00281"></a>00281 <span class="preprocessor">    } while (0)</span>
<a name="l00282"></a>00282 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00283"></a>00283 <span class="preprocessor"></span><span class="preprocessor">#ifndef SER_UART3_BUS_TXCHAR</span>
<a name="l00284"></a>00284 <span class="preprocessor"></span>
<a name="l00285"></a><a class="code" href="ser__mega_8c.html#a7535d75c94e34ed276d0c6f4e31ca36f">00285</a> <span class="preprocessor">    #define SER_UART3_BUS_TXCHAR(c) do { \</span>
<a name="l00286"></a>00286 <span class="preprocessor">        UDR3 = (c); \</span>
<a name="l00287"></a>00287 <span class="preprocessor">    } while (0)</span>
<a name="l00288"></a>00288 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00289"></a>00289 <span class="preprocessor"></span><span class="preprocessor">#ifndef SER_UART3_BUS_TXEND</span>
<a name="l00290"></a>00290 <span class="preprocessor"></span>
<a name="l00291"></a><a class="code" href="ser__mega_8c.html#af3aa80e872448afc6562da443139539a">00291</a> <span class="preprocessor">    #define SER_UART3_BUS_TXEND do { \</span>
<a name="l00292"></a>00292 <span class="preprocessor">        UCSR3B = BV(BIT_RXCIE3) | BV(BIT_RXEN3) | BV(BIT_TXEN3); \</span>
<a name="l00293"></a>00293 <span class="preprocessor">    } while (0)</span>
<a name="l00294"></a>00294 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00295"></a>00295 <span class="preprocessor"></span><span class="preprocessor">#ifndef SER_UART3_BUS_TXOFF</span>
<a name="l00296"></a>00296 <span class="preprocessor"></span>
<a name="l00301"></a>00301 <span class="preprocessor">    #ifdef __doxygen__</span>
<a name="l00302"></a><a class="code" href="ser__mega_8c.html#a33e1429b1b8b7f8d4faa9bfdb0943834">00302</a> <span class="preprocessor"></span><span class="preprocessor">    #define SER_UART3_BUS_TXOFF</span>
<a name="l00303"></a>00303 <span class="preprocessor"></span><span class="preprocessor">    #endif</span>
<a name="l00304"></a>00304 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00305"></a>00305 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00306"></a>00306 
<a name="l00307"></a>00307 
<a name="l00316"></a>00316 <span class="preprocessor">#ifndef SER_SPI_BUS_TXINIT</span>
<a name="l00317"></a>00317 <span class="preprocessor"></span>
<a name="l00321"></a><a class="code" href="ser__mega_8c.html#a7f1363ee849e260fee119011a7c9f67f">00321</a> <span class="preprocessor">    #define SER_SPI_BUS_TXINIT</span>
<a name="l00322"></a>00322 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00323"></a>00323 <span class="preprocessor"></span>
<a name="l00324"></a>00324 <span class="preprocessor">#ifndef SER_SPI_BUS_TXCLOSE</span>
<a name="l00325"></a>00325 <span class="preprocessor"></span>
<a name="l00329"></a><a class="code" href="ser__mega_8c.html#a73c03c907c3d02d4b3f71ff9c61e640c">00329</a> <span class="preprocessor">    #define SER_SPI_BUS_TXCLOSE</span>
<a name="l00330"></a>00330 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00331"></a>00331 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00332"></a>00332 
<a name="l00333"></a>00333 
<a name="l00334"></a>00334 <span class="comment">/* SPI port and pin configuration */</span>
<a name="l00335"></a>00335 <span class="preprocessor">#if CPU_AVR_ATMEGA64 || CPU_AVR_ATMEGA128 || CPU_AVR_ATMEGA103 || CPU_AVR_ATMEGA1281 \</span>
<a name="l00336"></a>00336 <span class="preprocessor">    || CPU_AVR_ATMEGA1280 || CPU_AVR_ATMEGA2560</span>
<a name="l00337"></a>00337 <span class="preprocessor"></span><span class="preprocessor">    #define SPI_PORT      PORTB</span>
<a name="l00338"></a>00338 <span class="preprocessor"></span><span class="preprocessor">    #define SPI_DDR       DDRB</span>
<a name="l00339"></a>00339 <span class="preprocessor"></span><span class="preprocessor">    #define SPI_SS_BIT    PB0</span>
<a name="l00340"></a>00340 <span class="preprocessor"></span><span class="preprocessor">    #define SPI_SCK_BIT   PB1</span>
<a name="l00341"></a>00341 <span class="preprocessor"></span><span class="preprocessor">    #define SPI_MOSI_BIT  PB2</span>
<a name="l00342"></a>00342 <span class="preprocessor"></span><span class="preprocessor">    #define SPI_MISO_BIT  PB3</span>
<a name="l00343"></a>00343 <span class="preprocessor"></span><span class="comment">// TODO: these bits are the same as ATMEGA8 but the defines in avr-gcc are different.</span>
<a name="l00344"></a>00344 <span class="comment">// They should be the same!</span>
<a name="l00345"></a>00345 <span class="preprocessor">#elif CPU_AVR_ATMEGA328P</span>
<a name="l00346"></a>00346 <span class="preprocessor"></span><span class="preprocessor">    #define SPI_PORT      PORTB</span>
<a name="l00347"></a>00347 <span class="preprocessor"></span><span class="preprocessor">    #define SPI_DDR       DDRB</span>
<a name="l00348"></a>00348 <span class="preprocessor"></span><span class="preprocessor">    #define SPI_SS_BIT    PORTB2</span>
<a name="l00349"></a>00349 <span class="preprocessor"></span><span class="preprocessor">    #define SPI_SCK_BIT   PORTB5</span>
<a name="l00350"></a>00350 <span class="preprocessor"></span><span class="preprocessor">    #define SPI_MOSI_BIT  PORTB3</span>
<a name="l00351"></a>00351 <span class="preprocessor"></span><span class="preprocessor">    #define SPI_MISO_BIT  PORTB4</span>
<a name="l00352"></a>00352 <span class="preprocessor"></span><span class="preprocessor">#elif CPU_AVR_ATMEGA8 || CPU_AVR_ATMEGA168</span>
<a name="l00353"></a>00353 <span class="preprocessor"></span><span class="preprocessor">    #define SPI_PORT      PORTB</span>
<a name="l00354"></a>00354 <span class="preprocessor"></span><span class="preprocessor">    #define SPI_DDR       DDRB</span>
<a name="l00355"></a>00355 <span class="preprocessor"></span><span class="preprocessor">    #define SPI_SS_BIT    PB2</span>
<a name="l00356"></a>00356 <span class="preprocessor"></span><span class="preprocessor">    #define SPI_SCK_BIT   PB5</span>
<a name="l00357"></a>00357 <span class="preprocessor"></span><span class="preprocessor">    #define SPI_MOSI_BIT  PB3</span>
<a name="l00358"></a>00358 <span class="preprocessor"></span><span class="preprocessor">    #define SPI_MISO_BIT  PB4</span>
<a name="l00359"></a>00359 <span class="preprocessor"></span><span class="preprocessor">#elif CPU_AVR_ATMEGA32</span>
<a name="l00360"></a>00360 <span class="preprocessor"></span><span class="preprocessor">    #define SPI_PORT      PORTB</span>
<a name="l00361"></a>00361 <span class="preprocessor"></span><span class="preprocessor">    #define SPI_DDR       DDRB</span>
<a name="l00362"></a>00362 <span class="preprocessor"></span><span class="preprocessor">    #define SPI_SS_BIT    PB4</span>
<a name="l00363"></a>00363 <span class="preprocessor"></span><span class="preprocessor">    #define SPI_SCK_BIT   PB7</span>
<a name="l00364"></a>00364 <span class="preprocessor"></span><span class="preprocessor">    #define SPI_MOSI_BIT  PB5</span>
<a name="l00365"></a>00365 <span class="preprocessor"></span><span class="preprocessor">    #define SPI_MISO_BIT  PB6</span>
<a name="l00366"></a>00366 <span class="preprocessor"></span><span class="preprocessor">#else</span>
<a name="l00367"></a>00367 <span class="preprocessor"></span><span class="preprocessor">    #error Unknown architecture</span>
<a name="l00368"></a>00368 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00369"></a>00369 <span class="preprocessor"></span>
<a name="l00370"></a>00370 <span class="comment">/* USART register definitions */</span>
<a name="l00371"></a>00371 <span class="preprocessor">#if CPU_AVR_ATMEGA1280 || CPU_AVR_ATMEGA2560</span>
<a name="l00372"></a>00372 <span class="preprocessor"></span><span class="preprocessor">    #define AVR_HAS_UART1 1</span>
<a name="l00373"></a>00373 <span class="preprocessor"></span><span class="preprocessor">    #define AVR_HAS_UART2 1</span>
<a name="l00374"></a>00374 <span class="preprocessor"></span><span class="preprocessor">    #define AVR_HAS_UART3 1</span>
<a name="l00375"></a>00375 <span class="preprocessor"></span><span class="preprocessor">#elif CPU_AVR_ATMEGA64 || CPU_AVR_ATMEGA128 || CPU_AVR_ATMEGA1281</span>
<a name="l00376"></a>00376 <span class="preprocessor"></span><span class="preprocessor">    #define AVR_HAS_UART1 1</span>
<a name="l00377"></a>00377 <span class="preprocessor"></span><span class="preprocessor">    #define AVR_HAS_UART2 0</span>
<a name="l00378"></a>00378 <span class="preprocessor"></span><span class="preprocessor">    #define AVR_HAS_UART3 0</span>
<a name="l00379"></a>00379 <span class="preprocessor"></span><span class="preprocessor">#elif CPU_AVR_ATMEGA168 || CPU_AVR_ATMEGA328P</span>
<a name="l00380"></a>00380 <span class="preprocessor"></span><span class="preprocessor">    #define AVR_HAS_UART1 0</span>
<a name="l00381"></a>00381 <span class="preprocessor"></span><span class="preprocessor">    #define AVR_HAS_UART2 0</span>
<a name="l00382"></a>00382 <span class="preprocessor"></span><span class="preprocessor">    #define AVR_HAS_UART3 0</span>
<a name="l00383"></a>00383 <span class="preprocessor"></span><span class="preprocessor">    #define USART0_UDRE_vect USART_UDRE_vect</span>
<a name="l00384"></a>00384 <span class="preprocessor"></span><span class="preprocessor">    #define USART0_RX_vect USART_RX_vect</span>
<a name="l00385"></a>00385 <span class="preprocessor"></span><span class="preprocessor">    #define USART0_TX_vect USART_TX_vect</span>
<a name="l00386"></a>00386 <span class="preprocessor"></span><span class="preprocessor">#elif CPU_AVR_ATMEGA8 || CPU_AVR_ATMEGA32</span>
<a name="l00387"></a>00387 <span class="preprocessor"></span><span class="preprocessor">    #define AVR_HAS_UART1 0</span>
<a name="l00388"></a>00388 <span class="preprocessor"></span><span class="preprocessor">    #define AVR_HAS_UART2 0</span>
<a name="l00389"></a>00389 <span class="preprocessor"></span><span class="preprocessor">    #define AVR_HAS_UART3 0</span>
<a name="l00390"></a>00390 <span class="preprocessor"></span><span class="preprocessor">    #define UCSR0A UCSRA</span>
<a name="l00391"></a>00391 <span class="preprocessor"></span><span class="preprocessor">    #define UCSR0B UCSRB</span>
<a name="l00392"></a>00392 <span class="preprocessor"></span><span class="preprocessor">    #define UCSR0C UCSRC</span>
<a name="l00393"></a>00393 <span class="preprocessor"></span><span class="preprocessor">    #define UDR0   UDR</span>
<a name="l00394"></a>00394 <span class="preprocessor"></span><span class="preprocessor">    #define UBRR0L UBRRL</span>
<a name="l00395"></a>00395 <span class="preprocessor"></span><span class="preprocessor">    #define UBRR0H UBRRH</span>
<a name="l00396"></a>00396 <span class="preprocessor"></span><span class="preprocessor">    #define UPM01  UPM1</span>
<a name="l00397"></a>00397 <span class="preprocessor"></span><span class="preprocessor">    #define UPM00  UPM0</span>
<a name="l00398"></a>00398 <span class="preprocessor"></span><span class="preprocessor">    #define USART0_UDRE_vect USART_UDRE_vect</span>
<a name="l00399"></a>00399 <span class="preprocessor"></span><span class="preprocessor">    #define USART0_RX_vect USART_RXC_vect</span>
<a name="l00400"></a>00400 <span class="preprocessor"></span><span class="preprocessor">    #define USART0_TX_vect USART_TXC_vect</span>
<a name="l00401"></a>00401 <span class="preprocessor"></span><span class="preprocessor">#elif CPU_AVR_ATMEGA103</span>
<a name="l00402"></a>00402 <span class="preprocessor"></span><span class="preprocessor">    #define AVR_HAS_UART1 0</span>
<a name="l00403"></a>00403 <span class="preprocessor"></span><span class="preprocessor">    #define AVR_HAS_UART2 0</span>
<a name="l00404"></a>00404 <span class="preprocessor"></span><span class="preprocessor">    #define AVR_HAS_UART3 0</span>
<a name="l00405"></a>00405 <span class="preprocessor"></span><span class="preprocessor">    #define UCSR0B UCR</span>
<a name="l00406"></a>00406 <span class="preprocessor"></span><span class="preprocessor">    #define UDR0   UDR</span>
<a name="l00407"></a>00407 <span class="preprocessor"></span><span class="preprocessor">    #define UCSR0A USR</span>
<a name="l00408"></a>00408 <span class="preprocessor"></span><span class="preprocessor">    #define UBRR0L UBRR</span>
<a name="l00409"></a>00409 <span class="preprocessor"></span><span class="preprocessor">    #define USART0_UDRE_vect USART_UDRE_vect</span>
<a name="l00410"></a>00410 <span class="preprocessor"></span><span class="preprocessor">    #define USART0_RX_vect USART_RX_vect</span>
<a name="l00411"></a>00411 <span class="preprocessor"></span><span class="preprocessor">    #define USART0_TX_vect USART_TX_vect</span>
<a name="l00412"></a>00412 <span class="preprocessor"></span><span class="preprocessor">#else</span>
<a name="l00413"></a>00413 <span class="preprocessor"></span><span class="preprocessor">    #error Unknown architecture</span>
<a name="l00414"></a>00414 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00415"></a>00415 <span class="preprocessor"></span>
<a name="l00416"></a>00416 
<a name="l00417"></a>00417 <span class="comment">/* From the high-level serial driver */</span>
<a name="l00418"></a>00418 <span class="keyword">extern</span> <span class="keyword">struct </span><a class="code" href="structSerial.html" title="Serial handle structure.">Serial</a> *ser_handles[<a class="code" href="ser__at91_8h.html#a99fb83031ce9923c84392b4e92f956b5af417190a4a3042cd6e1d96883873457e" title="Number of serial ports.">SER_CNT</a>];
<a name="l00419"></a>00419 
<a name="l00420"></a>00420 <span class="comment">/* TX and RX buffers */</span>
<a name="l00421"></a>00421 <span class="keyword">static</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> uart0_txbuffer[<a class="code" href="cfg__ser_8h.html#abc9defd898f2f23417cae36986fd96e1" title="Example of setting for serial port and spi port.">CONFIG_UART0_TXBUFSIZE</a>];
<a name="l00422"></a>00422 <span class="keyword">static</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> uart0_rxbuffer[<a class="code" href="cfg__ser_8h.html#a07465e5745cc0f2cc915375b249f2f5f" title="Size of the inbound FIFO buffer for port 0 [bytes].">CONFIG_UART0_RXBUFSIZE</a>];
<a name="l00423"></a>00423 <span class="preprocessor">#if AVR_HAS_UART1</span>
<a name="l00424"></a>00424 <span class="preprocessor"></span>    <span class="keyword">static</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> uart1_txbuffer[<a class="code" href="cfg__ser_8h.html#ad14cffec94db74c46b62c19ac0dfbe91" title="Size of the outbound FIFO buffer for port 1 [bytes].">CONFIG_UART1_TXBUFSIZE</a>];
<a name="l00425"></a>00425     <span class="keyword">static</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> uart1_rxbuffer[<a class="code" href="cfg__ser_8h.html#abde8d19489454dc50291bd61aab68c43" title="Size of the inbound FIFO buffer for port 1 [bytes].">CONFIG_UART1_RXBUFSIZE</a>];
<a name="l00426"></a>00426 <span class="preprocessor">#endif</span>
<a name="l00427"></a>00427 <span class="preprocessor"></span><span class="preprocessor">#if AVR_HAS_UART2</span>
<a name="l00428"></a>00428 <span class="preprocessor"></span>    <span class="keyword">static</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> uart2_txbuffer[<a class="code" href="cfg__ser_8h.html#aa49eb257785980f61d7686eb8419c03f" title="Size of the outbound FIFO buffer for port 2 [bytes].">CONFIG_UART2_TXBUFSIZE</a>];
<a name="l00429"></a>00429     <span class="keyword">static</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> uart2_rxbuffer[<a class="code" href="cfg__ser_8h.html#a02fd88bca000a6df9b6b94ffbc551fe7" title="Size of the inbound FIFO buffer for port 2 [bytes].">CONFIG_UART2_RXBUFSIZE</a>];
<a name="l00430"></a>00430 <span class="preprocessor">#endif</span>
<a name="l00431"></a>00431 <span class="preprocessor"></span><span class="preprocessor">#if AVR_HAS_UART3</span>
<a name="l00432"></a>00432 <span class="preprocessor"></span>    <span class="keyword">static</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> uart3_txbuffer[<a class="code" href="cfg__ser_8h.html#afd3d934a07207d5d1f3ac0d2f9bb2fd3" title="Size of the outbound FIFO buffer for port 3 [bytes].">CONFIG_UART3_TXBUFSIZE</a>];
<a name="l00433"></a>00433     <span class="keyword">static</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> uart3_rxbuffer[<a class="code" href="cfg__ser_8h.html#a72db8fd01559a3d8cf59b091475f6127" title="Size of the inbound FIFO buffer for port 3 [bytes].">CONFIG_UART3_RXBUFSIZE</a>];
<a name="l00434"></a>00434 <span class="preprocessor">#endif</span>
<a name="l00435"></a>00435 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> spi_txbuffer[<a class="code" href="cfg__ser_8h.html#acc8225396f8eec5d1bebbeb0c38c5cd1" title="Size of the outbound FIFO buffer for SPI port [bytes].">CONFIG_SPI_TXBUFSIZE</a>];
<a name="l00436"></a>00436 <span class="keyword">static</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> spi_rxbuffer[<a class="code" href="cfg__ser_8h.html#ad2fb4ef8e085712923994240b689eecb" title="Size of the inbound FIFO buffer for SPI port [bytes].">CONFIG_SPI_RXBUFSIZE</a>];
<a name="l00437"></a>00437 
<a name="l00438"></a>00438 
<a name="l00455"></a><a class="code" href="structAvrSerial.html">00455</a> <span class="keyword">struct </span><a class="code" href="structAvrSerial.html" title="Internal hardware state structure.">AvrSerial</a>
<a name="l00456"></a>00456 {
<a name="l00457"></a>00457     <span class="keyword">struct </span>SerialHardware hw;
<a name="l00458"></a>00458     <span class="keyword">volatile</span> <span class="keywordtype">bool</span> sending;
<a name="l00459"></a>00459 };
<a name="l00460"></a>00460 
<a name="l00461"></a>00461 <span class="keyword">static</span> uint16_t uart_period(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> bps)
<a name="l00462"></a>00462 {
<a name="l00463"></a>00463     uint16_t period = <a class="code" href="group__macros.html#ga1ddec5826f8a1f9010183107bb77c06d" title="Perform an integer division rounding the result to the nearest int value.">DIV_ROUND</a>(CPU_FREQ / 16UL, bps) - 1;
<a name="l00464"></a>00464 
<a name="l00465"></a>00465 <span class="preprocessor">    #ifdef _DEBUG</span>
<a name="l00466"></a>00466 <span class="preprocessor"></span>        <span class="keywordtype">long</span> skew = bps - (long)(period + 1) * (CPU_FREQ / 16);
<a name="l00467"></a>00467         <span class="comment">/* 8N1 is reliable within 3% skew */</span>
<a name="l00468"></a>00468         <span class="keywordflow">if</span> ((<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span>)ABS(skew) &gt; bps / (100 / 3))
<a name="l00469"></a>00469             kprintf(<span class="stringliteral">&quot;Baudrate off by %ldbps\n&quot;</span>, skew);
<a name="l00470"></a>00470 <span class="preprocessor">    #endif</span>
<a name="l00471"></a>00471 <span class="preprocessor"></span>
<a name="l00472"></a>00472     <span class="comment">//DB(kprintf(&quot;uart_period(bps=%lu): period=%u\n&quot;, bps, period);)</span>
<a name="l00473"></a>00473     <span class="keywordflow">return</span> period;
<a name="l00474"></a>00474 }
<a name="l00475"></a>00475 
<a name="l00476"></a>00476 <span class="comment">/*</span>
<a name="l00477"></a>00477 <span class="comment"> * Callbacks</span>
<a name="l00478"></a>00478 <span class="comment"> */</span>
<a name="l00479"></a>00479 <span class="keyword">static</span> <span class="keywordtype">void</span> uart0_init(
<a name="l00480"></a>00480     UNUSED_ARG(<span class="keyword">struct</span> SerialHardware *, _hw),
<a name="l00481"></a>00481     UNUSED_ARG(<span class="keyword">struct</span> <a class="code" href="structSerial.html" title="Serial handle structure.">Serial</a> *, ser))
<a name="l00482"></a>00482 {
<a name="l00483"></a>00483     <a class="code" href="ser__mega_8c.html#ac22504abfb0e56bf885758ba34152845" title="Default TXINIT macro - invoked in uart0_init()">SER_UART0_BUS_TXINIT</a>;
<a name="l00484"></a>00484     <a class="code" href="ser__mega_8c.html#a10c7dea811659af1720a8e7db9ac36b8" title="Dummy value, must be overridden.">RTS_ON</a>;
<a name="l00485"></a>00485     SER_STROBE_INIT;
<a name="l00486"></a>00486 }
<a name="l00487"></a>00487 
<a name="l00488"></a>00488 <span class="keyword">static</span> <span class="keywordtype">void</span> uart0_cleanup(UNUSED_ARG(<span class="keyword">struct</span> SerialHardware *, _hw))
<a name="l00489"></a>00489 {
<a name="l00490"></a>00490     UCSR0B = 0;
<a name="l00491"></a>00491 }
<a name="l00492"></a>00492 
<a name="l00493"></a>00493 <span class="keyword">static</span> <span class="keywordtype">void</span> uart0_enabletxirq(<span class="keyword">struct</span> SerialHardware *_hw)
<a name="l00494"></a>00494 {
<a name="l00495"></a>00495     <span class="keyword">struct </span><a class="code" href="structAvrSerial.html" title="Internal hardware state structure.">AvrSerial</a> *hw = (<span class="keyword">struct </span><a class="code" href="structAvrSerial.html" title="Internal hardware state structure.">AvrSerial</a> *)_hw;
<a name="l00496"></a>00496 
<a name="l00497"></a>00497     <span class="comment">/*</span>
<a name="l00498"></a>00498 <span class="comment">     * WARNING: racy code here!  The tx interrupt sets hw-&gt;sending to false</span>
<a name="l00499"></a>00499 <span class="comment">     * when it runs with an empty fifo.  The order of statements in the</span>
<a name="l00500"></a>00500 <span class="comment">     * if-block matters.</span>
<a name="l00501"></a>00501 <span class="comment">     */</span>
<a name="l00502"></a>00502     <span class="keywordflow">if</span> (!hw-&gt;sending)
<a name="l00503"></a>00503     {
<a name="l00504"></a>00504         hw-&gt;sending = <span class="keyword">true</span>;
<a name="l00505"></a>00505         <a class="code" href="ser__mega_8c.html#a4b1ed25f6c90796fcabcd7e32869cc65" title="Invoked before starting a transmission.">SER_UART0_BUS_TXBEGIN</a>;
<a name="l00506"></a>00506     }
<a name="l00507"></a>00507 }
<a name="l00508"></a>00508 
<a name="l00509"></a>00509 <span class="keyword">static</span> <span class="keywordtype">void</span> uart0_setbaudrate(UNUSED_ARG(<span class="keyword">struct</span> SerialHardware *, _hw), <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> rate)
<a name="l00510"></a>00510 {
<a name="l00511"></a>00511     uint16_t period = uart_period(rate);
<a name="l00512"></a>00512 
<a name="l00513"></a>00513 <span class="preprocessor">#if !CPU_AVR_ATMEGA103</span>
<a name="l00514"></a>00514 <span class="preprocessor"></span>    UBRR0H = period &gt;&gt; 8;
<a name="l00515"></a>00515 <span class="preprocessor">#endif</span>
<a name="l00516"></a>00516 <span class="preprocessor"></span>    UBRR0L = period;
<a name="l00517"></a>00517 }
<a name="l00518"></a>00518 
<a name="l00519"></a>00519 <span class="keyword">static</span> <span class="keywordtype">void</span> uart0_setparity(UNUSED_ARG(<span class="keyword">struct</span> SerialHardware *, _hw), <span class="keywordtype">int</span> parity)
<a name="l00520"></a>00520 {
<a name="l00521"></a>00521 <span class="preprocessor">#if !CPU_AVR_ATMEGA103</span>
<a name="l00522"></a>00522 <span class="preprocessor"></span>    UCSR0C = (UCSR0C &amp; ~(<a class="code" href="group__macros.html#ga663d8c125655d41622b1e6bc96e5d63d" title="Convert a bit value to a binary flag.">BV</a>(UPM01) | <a class="code" href="group__macros.html#ga663d8c125655d41622b1e6bc96e5d63d" title="Convert a bit value to a binary flag.">BV</a>(UPM00))) | ((parity) &lt;&lt; UPM00);
<a name="l00523"></a>00523 <span class="preprocessor">#endif</span>
<a name="l00524"></a>00524 <span class="preprocessor"></span>}
<a name="l00525"></a>00525 
<a name="l00526"></a>00526 <span class="preprocessor">#if AVR_HAS_UART1</span>
<a name="l00527"></a>00527 <span class="preprocessor"></span>
<a name="l00528"></a>00528 <span class="keyword">static</span> <span class="keywordtype">void</span> uart1_init(
<a name="l00529"></a>00529     UNUSED_ARG(<span class="keyword">struct</span> SerialHardware *, _hw),
<a name="l00530"></a>00530     UNUSED_ARG(<span class="keyword">struct</span> <a class="code" href="structSerial.html" title="Serial handle structure.">Serial</a> *, ser))
<a name="l00531"></a>00531 {
<a name="l00532"></a>00532     <a class="code" href="ser__mega_8c.html#ad50670eedb499a4a2c7a53e6b1fb3a3a">SER_UART1_BUS_TXINIT</a>;
<a name="l00533"></a>00533     <a class="code" href="ser__mega_8c.html#a10c7dea811659af1720a8e7db9ac36b8" title="Dummy value, must be overridden.">RTS_ON</a>;
<a name="l00534"></a>00534     SER_STROBE_INIT;
<a name="l00535"></a>00535 }
<a name="l00536"></a>00536 
<a name="l00537"></a>00537 <span class="keyword">static</span> <span class="keywordtype">void</span> uart1_cleanup(UNUSED_ARG(<span class="keyword">struct</span> SerialHardware *, _hw))
<a name="l00538"></a>00538 {
<a name="l00539"></a>00539     UCSR1B = 0;
<a name="l00540"></a>00540 }
<a name="l00541"></a>00541 
<a name="l00542"></a>00542 <span class="keyword">static</span> <span class="keywordtype">void</span> uart1_enabletxirq(<span class="keyword">struct</span> SerialHardware *_hw)
<a name="l00543"></a>00543 {
<a name="l00544"></a>00544     <span class="keyword">struct </span><a class="code" href="structAvrSerial.html" title="Internal hardware state structure.">AvrSerial</a> *hw = (<span class="keyword">struct </span><a class="code" href="structAvrSerial.html" title="Internal hardware state structure.">AvrSerial</a> *)_hw;
<a name="l00545"></a>00545 
<a name="l00546"></a>00546     <span class="comment">/*</span>
<a name="l00547"></a>00547 <span class="comment">     * WARNING: racy code here!  The tx interrupt</span>
<a name="l00548"></a>00548 <span class="comment">     * sets hw-&gt;sending to false when it runs with</span>
<a name="l00549"></a>00549 <span class="comment">     * an empty fifo.  The order of the statements</span>
<a name="l00550"></a>00550 <span class="comment">     * in the if-block matters.</span>
<a name="l00551"></a>00551 <span class="comment">     */</span>
<a name="l00552"></a>00552     <span class="keywordflow">if</span> (!hw-&gt;sending)
<a name="l00553"></a>00553     {
<a name="l00554"></a>00554         hw-&gt;sending = <span class="keyword">true</span>;
<a name="l00555"></a>00555         <a class="code" href="ser__mega_8c.html#a233df3cd464a7e3277750fe314fc563c">SER_UART1_BUS_TXBEGIN</a>;
<a name="l00556"></a>00556     }
<a name="l00557"></a>00557 }
<a name="l00558"></a>00558 
<a name="l00559"></a>00559 <span class="keyword">static</span> <span class="keywordtype">void</span> uart1_setbaudrate(UNUSED_ARG(<span class="keyword">struct</span> SerialHardware *, _hw), <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> rate)
<a name="l00560"></a>00560 {
<a name="l00561"></a>00561     uint16_t period = uart_period(rate);
<a name="l00562"></a>00562     UBRR1H = period &gt;&gt; 8;
<a name="l00563"></a>00563     UBRR1L = period;
<a name="l00564"></a>00564 }
<a name="l00565"></a>00565 
<a name="l00566"></a>00566 <span class="keyword">static</span> <span class="keywordtype">void</span> uart1_setparity(UNUSED_ARG(<span class="keyword">struct</span> SerialHardware *, _hw), <span class="keywordtype">int</span> parity)
<a name="l00567"></a>00567 {
<a name="l00568"></a>00568     UCSR1C = (UCSR1C &amp; ~(<a class="code" href="group__macros.html#ga663d8c125655d41622b1e6bc96e5d63d" title="Convert a bit value to a binary flag.">BV</a>(UPM11) | <a class="code" href="group__macros.html#ga663d8c125655d41622b1e6bc96e5d63d" title="Convert a bit value to a binary flag.">BV</a>(UPM10))) | ((parity) &lt;&lt; UPM10);
<a name="l00569"></a>00569 }
<a name="l00570"></a>00570 
<a name="l00571"></a>00571 <span class="preprocessor">#endif // AVR_HAS_UART1</span>
<a name="l00572"></a>00572 <span class="preprocessor"></span>
<a name="l00573"></a>00573 <span class="preprocessor">#if AVR_HAS_UART2</span>
<a name="l00574"></a>00574 <span class="preprocessor"></span>
<a name="l00575"></a>00575 <span class="keyword">static</span> <span class="keywordtype">void</span> uart2_init(
<a name="l00576"></a>00576     UNUSED_ARG(<span class="keyword">struct</span> SerialHardware *, _hw),
<a name="l00577"></a>00577     UNUSED_ARG(<span class="keyword">struct</span> <a class="code" href="structSerial.html" title="Serial handle structure.">Serial</a> *, ser))
<a name="l00578"></a>00578 {
<a name="l00579"></a>00579     <a class="code" href="ser__mega_8c.html#a3ffed5af4fbe5861ccc662864f488ae1">SER_UART2_BUS_TXINIT</a>;
<a name="l00580"></a>00580     <a class="code" href="ser__mega_8c.html#a10c7dea811659af1720a8e7db9ac36b8" title="Dummy value, must be overridden.">RTS_ON</a>;
<a name="l00581"></a>00581     SER_STROBE_INIT;
<a name="l00582"></a>00582 }
<a name="l00583"></a>00583 
<a name="l00584"></a>00584 <span class="keyword">static</span> <span class="keywordtype">void</span> uart2_cleanup(UNUSED_ARG(<span class="keyword">struct</span> SerialHardware *, _hw))
<a name="l00585"></a>00585 {
<a name="l00586"></a>00586     UCSR2B = 0;
<a name="l00587"></a>00587 }
<a name="l00588"></a>00588 
<a name="l00589"></a>00589 <span class="keyword">static</span> <span class="keywordtype">void</span> uart2_enabletxirq(<span class="keyword">struct</span> SerialHardware *_hw)
<a name="l00590"></a>00590 {
<a name="l00591"></a>00591     <span class="keyword">struct </span><a class="code" href="structAvrSerial.html" title="Internal hardware state structure.">AvrSerial</a> *hw = (<span class="keyword">struct </span><a class="code" href="structAvrSerial.html" title="Internal hardware state structure.">AvrSerial</a> *)_hw;
<a name="l00592"></a>00592 
<a name="l00593"></a>00593     <span class="comment">/*</span>
<a name="l00594"></a>00594 <span class="comment">     * WARNING: racy code here!  The tx interrupt</span>
<a name="l00595"></a>00595 <span class="comment">     * sets hw-&gt;sending to false when it runs with</span>
<a name="l00596"></a>00596 <span class="comment">     * an empty fifo.  The order of the statements</span>
<a name="l00597"></a>00597 <span class="comment">     * in the if-block matters.</span>
<a name="l00598"></a>00598 <span class="comment">     */</span>
<a name="l00599"></a>00599     <span class="keywordflow">if</span> (!hw-&gt;sending)
<a name="l00600"></a>00600     {
<a name="l00601"></a>00601         hw-&gt;sending = <span class="keyword">true</span>;
<a name="l00602"></a>00602         <a class="code" href="ser__mega_8c.html#a59d7aa3c46405d93e31ca74a8539d1f9">SER_UART2_BUS_TXBEGIN</a>;
<a name="l00603"></a>00603     }
<a name="l00604"></a>00604 }
<a name="l00605"></a>00605 
<a name="l00606"></a>00606 <span class="keyword">static</span> <span class="keywordtype">void</span> uart2_setbaudrate(UNUSED_ARG(<span class="keyword">struct</span> SerialHardware *, _hw), <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> rate)
<a name="l00607"></a>00607 {
<a name="l00608"></a>00608     uint16_t period = uart_period(rate);
<a name="l00609"></a>00609     UBRR2H = period &gt;&gt; 8;
<a name="l00610"></a>00610     UBRR2L = period;
<a name="l00611"></a>00611 }
<a name="l00612"></a>00612 
<a name="l00613"></a>00613 <span class="keyword">static</span> <span class="keywordtype">void</span> uart2_setparity(UNUSED_ARG(<span class="keyword">struct</span> SerialHardware *, _hw), <span class="keywordtype">int</span> parity)
<a name="l00614"></a>00614 {
<a name="l00615"></a>00615     UCSR2C = (UCSR2C &amp; ~(<a class="code" href="group__macros.html#ga663d8c125655d41622b1e6bc96e5d63d" title="Convert a bit value to a binary flag.">BV</a>(UPM21) | <a class="code" href="group__macros.html#ga663d8c125655d41622b1e6bc96e5d63d" title="Convert a bit value to a binary flag.">BV</a>(UPM20))) | ((parity) &lt;&lt; UPM20);
<a name="l00616"></a>00616 }
<a name="l00617"></a>00617 
<a name="l00618"></a>00618 <span class="preprocessor">#endif // AVR_HAS_UART2</span>
<a name="l00619"></a>00619 <span class="preprocessor"></span>
<a name="l00620"></a>00620 <span class="preprocessor">#if AVR_HAS_UART3</span>
<a name="l00621"></a>00621 <span class="preprocessor"></span>
<a name="l00622"></a>00622 <span class="keyword">static</span> <span class="keywordtype">void</span> uart3_init(
<a name="l00623"></a>00623     UNUSED_ARG(<span class="keyword">struct</span> SerialHardware *, _hw),
<a name="l00624"></a>00624     UNUSED_ARG(<span class="keyword">struct</span> <a class="code" href="structSerial.html" title="Serial handle structure.">Serial</a> *, ser))
<a name="l00625"></a>00625 {
<a name="l00626"></a>00626     <a class="code" href="ser__mega_8c.html#a91c71afb176aea05248eacb521c6ccb6">SER_UART3_BUS_TXINIT</a>;
<a name="l00627"></a>00627     <a class="code" href="ser__mega_8c.html#a10c7dea811659af1720a8e7db9ac36b8" title="Dummy value, must be overridden.">RTS_ON</a>;
<a name="l00628"></a>00628     SER_STROBE_INIT;
<a name="l00629"></a>00629 }
<a name="l00630"></a>00630 
<a name="l00631"></a>00631 <span class="keyword">static</span> <span class="keywordtype">void</span> uart3_cleanup(UNUSED_ARG(<span class="keyword">struct</span> SerialHardware *, _hw))
<a name="l00632"></a>00632 {
<a name="l00633"></a>00633     UCSR3B = 0;
<a name="l00634"></a>00634 }
<a name="l00635"></a>00635 
<a name="l00636"></a>00636 <span class="keyword">static</span> <span class="keywordtype">void</span> uart3_enabletxirq(<span class="keyword">struct</span> SerialHardware *_hw)
<a name="l00637"></a>00637 {
<a name="l00638"></a>00638     <span class="keyword">struct </span><a class="code" href="structAvrSerial.html" title="Internal hardware state structure.">AvrSerial</a> *hw = (<span class="keyword">struct </span><a class="code" href="structAvrSerial.html" title="Internal hardware state structure.">AvrSerial</a> *)_hw;
<a name="l00639"></a>00639 
<a name="l00640"></a>00640     <span class="comment">/*</span>
<a name="l00641"></a>00641 <span class="comment">     * WARNING: racy code here!  The tx interrupt</span>
<a name="l00642"></a>00642 <span class="comment">     * sets hw-&gt;sending to false when it runs with</span>
<a name="l00643"></a>00643 <span class="comment">     * an empty fifo.  The order of the statements</span>
<a name="l00644"></a>00644 <span class="comment">     * in the if-block matters.</span>
<a name="l00645"></a>00645 <span class="comment">     */</span>
<a name="l00646"></a>00646     <span class="keywordflow">if</span> (!hw-&gt;sending)
<a name="l00647"></a>00647     {
<a name="l00648"></a>00648         hw-&gt;sending = <span class="keyword">true</span>;
<a name="l00649"></a>00649         <a class="code" href="ser__mega_8c.html#ae034048e5ad4d4de7fddd15f65e9b8ef">SER_UART3_BUS_TXBEGIN</a>;
<a name="l00650"></a>00650     }
<a name="l00651"></a>00651 }
<a name="l00652"></a>00652 
<a name="l00653"></a>00653 <span class="keyword">static</span> <span class="keywordtype">void</span> uart3_setbaudrate(UNUSED_ARG(<span class="keyword">struct</span> SerialHardware *, _hw), <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> rate)
<a name="l00654"></a>00654 {
<a name="l00655"></a>00655     uint16_t period = uart_period(rate);
<a name="l00656"></a>00656     UBRR3H = period &gt;&gt; 8;
<a name="l00657"></a>00657     UBRR3L = period;
<a name="l00658"></a>00658 }
<a name="l00659"></a>00659 
<a name="l00660"></a>00660 <span class="keyword">static</span> <span class="keywordtype">void</span> uart3_setparity(UNUSED_ARG(<span class="keyword">struct</span> SerialHardware *, _hw), <span class="keywordtype">int</span> parity)
<a name="l00661"></a>00661 {
<a name="l00662"></a>00662     UCSR3C = (UCSR3C &amp; ~(<a class="code" href="group__macros.html#ga663d8c125655d41622b1e6bc96e5d63d" title="Convert a bit value to a binary flag.">BV</a>(UPM31) | <a class="code" href="group__macros.html#ga663d8c125655d41622b1e6bc96e5d63d" title="Convert a bit value to a binary flag.">BV</a>(UPM30))) | ((parity) &lt;&lt; UPM30);
<a name="l00663"></a>00663 }
<a name="l00664"></a>00664 
<a name="l00665"></a>00665 <span class="preprocessor">#endif // AVR_HAS_UART3</span>
<a name="l00666"></a>00666 <span class="preprocessor"></span>
<a name="l00667"></a>00667 
<a name="l00668"></a>00668 <span class="keyword">static</span> <span class="keywordtype">void</span> spi_init(UNUSED_ARG(<span class="keyword">struct</span> SerialHardware *, _hw), UNUSED_ARG(<span class="keyword">struct</span> <a class="code" href="structSerial.html" title="Serial handle structure.">Serial</a> *, ser))
<a name="l00669"></a>00669 {
<a name="l00670"></a>00670     <span class="comment">/*</span>
<a name="l00671"></a>00671 <span class="comment">     * Set MOSI and SCK ports out, MISO in.</span>
<a name="l00672"></a>00672 <span class="comment">     *</span>
<a name="l00673"></a>00673 <span class="comment">     * The ATmega64/128 datasheet explicitly states that the input/output</span>
<a name="l00674"></a>00674 <span class="comment">     * state of the SPI pins is not significant, as when the SPI is</span>
<a name="l00675"></a>00675 <span class="comment">     * active the I/O port are overrided.</span>
<a name="l00676"></a>00676 <span class="comment">     * This is *blatantly FALSE*.</span>
<a name="l00677"></a>00677 <span class="comment">     *</span>
<a name="l00678"></a>00678 <span class="comment">     * Moreover, the MISO pin on the board_kc *must* be in high impedance</span>
<a name="l00679"></a>00679 <span class="comment">     * state even when the SPI is off, because the line is wired together</span>
<a name="l00680"></a>00680 <span class="comment">     * with the KBus serial RX, and the transmitter of the slave boards</span>
<a name="l00681"></a>00681 <span class="comment">     * would be unable to drive the line.</span>
<a name="l00682"></a>00682 <span class="comment">     */</span>
<a name="l00683"></a>00683     <a class="code" href="cpu_2irq_8h.html#a3c8f1dd0e9b40d1c40624a84a56ec8bc" title="Execute CODE atomically with respect to interrupts.">ATOMIC</a>(<a class="code" href="hw__spi_8h.html#a8b07abe3c166558485851f24f2141dc9" title="SPI pin definition.">SPI_DDR</a> |= (<a class="code" href="group__macros.html#ga663d8c125655d41622b1e6bc96e5d63d" title="Convert a bit value to a binary flag.">BV</a>(SPI_MOSI_BIT) | <a class="code" href="group__macros.html#ga663d8c125655d41622b1e6bc96e5d63d" title="Convert a bit value to a binary flag.">BV</a>(SPI_SCK_BIT)));
<a name="l00684"></a>00684 
<a name="l00685"></a>00685     <span class="comment">/*</span>
<a name="l00686"></a>00686 <span class="comment">     * If the SPI master mode is activated and the SS pin is in input and tied low,</span>
<a name="l00687"></a>00687 <span class="comment">     * the SPI hardware will automatically switch to slave mode!</span>
<a name="l00688"></a>00688 <span class="comment">     * For proper communication this pins should therefore be:</span>
<a name="l00689"></a>00689 <span class="comment">     * - as output</span>
<a name="l00690"></a>00690 <span class="comment">     * - as input but tied high forever!</span>
<a name="l00691"></a>00691 <span class="comment">     * This driver set the pin as output.</span>
<a name="l00692"></a>00692 <span class="comment">     */</span>
<a name="l00693"></a>00693 <span class="preprocessor">    #warning FIXME:SPI SS pin set as output for proper operation, check schematics for possible conflicts.</span>
<a name="l00694"></a>00694 <span class="preprocessor"></span>    <a class="code" href="cpu_2irq_8h.html#a3c8f1dd0e9b40d1c40624a84a56ec8bc" title="Execute CODE atomically with respect to interrupts.">ATOMIC</a>(<a class="code" href="hw__spi_8h.html#a8b07abe3c166558485851f24f2141dc9" title="SPI pin definition.">SPI_DDR</a> |= <a class="code" href="group__macros.html#ga663d8c125655d41622b1e6bc96e5d63d" title="Convert a bit value to a binary flag.">BV</a>(SPI_SS_BIT));
<a name="l00695"></a>00695 
<a name="l00696"></a>00696     <a class="code" href="cpu_2irq_8h.html#a3c8f1dd0e9b40d1c40624a84a56ec8bc" title="Execute CODE atomically with respect to interrupts.">ATOMIC</a>(<a class="code" href="hw__spi_8h.html#a8b07abe3c166558485851f24f2141dc9" title="SPI pin definition.">SPI_DDR</a> &amp;= ~<a class="code" href="group__macros.html#ga663d8c125655d41622b1e6bc96e5d63d" title="Convert a bit value to a binary flag.">BV</a>(SPI_MISO_BIT));
<a name="l00697"></a>00697     <span class="comment">/* Enable SPI, IRQ on, Master */</span>
<a name="l00698"></a>00698     SPCR = <a class="code" href="group__macros.html#ga663d8c125655d41622b1e6bc96e5d63d" title="Convert a bit value to a binary flag.">BV</a>(SPE) | <a class="code" href="group__macros.html#ga663d8c125655d41622b1e6bc96e5d63d" title="Convert a bit value to a binary flag.">BV</a>(SPIE) | <a class="code" href="group__macros.html#ga663d8c125655d41622b1e6bc96e5d63d" title="Convert a bit value to a binary flag.">BV</a>(MSTR);
<a name="l00699"></a>00699 
<a name="l00700"></a>00700     <span class="comment">/* Set data order */</span>
<a name="l00701"></a>00701 <span class="preprocessor">    #if CONFIG_SPI_DATA_ORDER == SER_LSB_FIRST</span>
<a name="l00702"></a>00702 <span class="preprocessor"></span>        SPCR |= <a class="code" href="group__macros.html#ga663d8c125655d41622b1e6bc96e5d63d" title="Convert a bit value to a binary flag.">BV</a>(DORD);
<a name="l00703"></a>00703 <span class="preprocessor">    #endif</span>
<a name="l00704"></a>00704 <span class="preprocessor"></span>
<a name="l00705"></a>00705     <span class="comment">/* Set SPI clock rate */</span>
<a name="l00706"></a>00706 <span class="preprocessor">    #if CONFIG_SPI_CLOCK_DIV == 128</span>
<a name="l00707"></a>00707 <span class="preprocessor"></span>        SPCR |= (<a class="code" href="group__macros.html#ga663d8c125655d41622b1e6bc96e5d63d" title="Convert a bit value to a binary flag.">BV</a>(SPR1) | <a class="code" href="group__macros.html#ga663d8c125655d41622b1e6bc96e5d63d" title="Convert a bit value to a binary flag.">BV</a>(SPR0));
<a name="l00708"></a>00708 <span class="preprocessor">    #elif (CONFIG_SPI_CLOCK_DIV == 64 || CONFIG_SPI_CLOCK_DIV == 32)</span>
<a name="l00709"></a>00709 <span class="preprocessor"></span>        SPCR |= <a class="code" href="group__macros.html#ga663d8c125655d41622b1e6bc96e5d63d" title="Convert a bit value to a binary flag.">BV</a>(SPR1);
<a name="l00710"></a>00710 <span class="preprocessor">    #elif (CONFIG_SPI_CLOCK_DIV == 16 || CONFIG_SPI_CLOCK_DIV == 8)</span>
<a name="l00711"></a>00711 <span class="preprocessor"></span>        SPCR |= <a class="code" href="group__macros.html#ga663d8c125655d41622b1e6bc96e5d63d" title="Convert a bit value to a binary flag.">BV</a>(SPR0);
<a name="l00712"></a>00712 <span class="preprocessor">    #elif (CONFIG_SPI_CLOCK_DIV == 4 || CONFIG_SPI_CLOCK_DIV == 2)</span>
<a name="l00713"></a>00713 <span class="preprocessor"></span>        <span class="comment">// SPR0 &amp; SDPR1 both at 0</span>
<a name="l00714"></a>00714 <span class="preprocessor">    #else</span>
<a name="l00715"></a>00715 <span class="preprocessor"></span><span class="preprocessor">        #error Unsupported SPI clock division factor.</span>
<a name="l00716"></a>00716 <span class="preprocessor"></span><span class="preprocessor">    #endif</span>
<a name="l00717"></a>00717 <span class="preprocessor"></span>
<a name="l00718"></a>00718     <span class="comment">/* Set SPI2X bit (spi double frequency) */</span>
<a name="l00719"></a>00719 <span class="preprocessor">    #if (CONFIG_SPI_CLOCK_DIV == 128 || CONFIG_SPI_CLOCK_DIV == 64 \</span>
<a name="l00720"></a>00720 <span class="preprocessor">      || CONFIG_SPI_CLOCK_DIV == 16 || CONFIG_SPI_CLOCK_DIV == 4)</span>
<a name="l00721"></a>00721 <span class="preprocessor"></span>        SPSR &amp;= ~<a class="code" href="group__macros.html#ga663d8c125655d41622b1e6bc96e5d63d" title="Convert a bit value to a binary flag.">BV</a>(SPI2X);
<a name="l00722"></a>00722 <span class="preprocessor">    #elif (CONFIG_SPI_CLOCK_DIV == 32 || CONFIG_SPI_CLOCK_DIV == 8 || CONFIG_SPI_CLOCK_DIV == 2)</span>
<a name="l00723"></a>00723 <span class="preprocessor"></span>        SPSR |= <a class="code" href="group__macros.html#ga663d8c125655d41622b1e6bc96e5d63d" title="Convert a bit value to a binary flag.">BV</a>(SPI2X);
<a name="l00724"></a>00724 <span class="preprocessor">    #else</span>
<a name="l00725"></a>00725 <span class="preprocessor"></span><span class="preprocessor">        #error Unsupported SPI clock division factor.</span>
<a name="l00726"></a>00726 <span class="preprocessor"></span><span class="preprocessor">    #endif</span>
<a name="l00727"></a>00727 <span class="preprocessor"></span>
<a name="l00728"></a>00728     <span class="comment">/* Set clock polarity */</span>
<a name="l00729"></a>00729 <span class="preprocessor">    #if CONFIG_SPI_CLOCK_POL == 1</span>
<a name="l00730"></a>00730 <span class="preprocessor"></span>        SPCR |= <a class="code" href="group__macros.html#ga663d8c125655d41622b1e6bc96e5d63d" title="Convert a bit value to a binary flag.">BV</a>(CPOL);
<a name="l00731"></a>00731 <span class="preprocessor">    #endif</span>
<a name="l00732"></a>00732 <span class="preprocessor"></span>
<a name="l00733"></a>00733     <span class="comment">/* Set clock phase */</span>
<a name="l00734"></a>00734 <span class="preprocessor">    #if CONFIG_SPI_CLOCK_PHASE == 1</span>
<a name="l00735"></a>00735 <span class="preprocessor"></span>        SPCR |= <a class="code" href="group__macros.html#ga663d8c125655d41622b1e6bc96e5d63d" title="Convert a bit value to a binary flag.">BV</a>(CPHA);
<a name="l00736"></a>00736 <span class="preprocessor">    #endif</span>
<a name="l00737"></a>00737 <span class="preprocessor"></span>    <a class="code" href="ser__mega_8c.html#a7f1363ee849e260fee119011a7c9f67f" title="Default TXINIT macro - invoked in spi_init() The default is no action.">SER_SPI_BUS_TXINIT</a>;
<a name="l00738"></a>00738 
<a name="l00739"></a>00739     SER_STROBE_INIT;
<a name="l00740"></a>00740 }
<a name="l00741"></a>00741 
<a name="l00742"></a>00742 <span class="keyword">static</span> <span class="keywordtype">void</span> spi_cleanup(UNUSED_ARG(<span class="keyword">struct</span> SerialHardware *, _hw))
<a name="l00743"></a>00743 {
<a name="l00744"></a>00744     SPCR = 0;
<a name="l00745"></a>00745 
<a name="l00746"></a>00746     <a class="code" href="ser__mega_8c.html#a73c03c907c3d02d4b3f71ff9c61e640c" title="Invoked after the last character has been transmitted.">SER_SPI_BUS_TXCLOSE</a>;
<a name="l00747"></a>00747 
<a name="l00748"></a>00748     <span class="comment">/* Set all pins as inputs */</span>
<a name="l00749"></a>00749     <a class="code" href="cpu_2irq_8h.html#a3c8f1dd0e9b40d1c40624a84a56ec8bc" title="Execute CODE atomically with respect to interrupts.">ATOMIC</a>(<a class="code" href="hw__spi_8h.html#a8b07abe3c166558485851f24f2141dc9" title="SPI pin definition.">SPI_DDR</a> &amp;= ~(<a class="code" href="group__macros.html#ga663d8c125655d41622b1e6bc96e5d63d" title="Convert a bit value to a binary flag.">BV</a>(SPI_MISO_BIT) | <a class="code" href="group__macros.html#ga663d8c125655d41622b1e6bc96e5d63d" title="Convert a bit value to a binary flag.">BV</a>(SPI_MOSI_BIT) | <a class="code" href="group__macros.html#ga663d8c125655d41622b1e6bc96e5d63d" title="Convert a bit value to a binary flag.">BV</a>(SPI_SCK_BIT) | <a class="code" href="group__macros.html#ga663d8c125655d41622b1e6bc96e5d63d" title="Convert a bit value to a binary flag.">BV</a>(SPI_SS_BIT)));
<a name="l00750"></a>00750 }
<a name="l00751"></a>00751 
<a name="l00752"></a>00752 <span class="keyword">static</span> <span class="keywordtype">void</span> spi_starttx(<span class="keyword">struct</span> SerialHardware *_hw)
<a name="l00753"></a>00753 {
<a name="l00754"></a>00754     <span class="keyword">struct </span><a class="code" href="structAvrSerial.html" title="Internal hardware state structure.">AvrSerial</a> *hw = (<span class="keyword">struct </span><a class="code" href="structAvrSerial.html" title="Internal hardware state structure.">AvrSerial</a> *)_hw;
<a name="l00755"></a>00755 
<a name="l00756"></a>00756     cpu_flags_t flags;
<a name="l00757"></a>00757     IRQ_SAVE_DISABLE(flags);
<a name="l00758"></a>00758 
<a name="l00759"></a>00759     <span class="comment">/* Send data only if the SPI is not already transmitting */</span>
<a name="l00760"></a>00760     <span class="keywordflow">if</span> (!hw-&gt;sending &amp;&amp; !<a class="code" href="group__fifobuf.html#ga0e994927c90f3db3a6df6877e948b77a" title="Check whether the fifo is empty.">fifo_isempty</a>(&amp;ser_handles[SER_SPI]-&gt;txfifo))
<a name="l00761"></a>00761     {
<a name="l00762"></a>00762         hw-&gt;sending = <span class="keyword">true</span>;
<a name="l00763"></a>00763         SPDR = <a class="code" href="group__fifobuf.html#ga10b23a805dd320d7767e99087fa7df84" title="Pop a character from the fifo buffer.">fifo_pop</a>(&amp;ser_handles[SER_SPI]-&gt;txfifo);
<a name="l00764"></a>00764     }
<a name="l00765"></a>00765 
<a name="l00766"></a>00766     IRQ_RESTORE(flags);
<a name="l00767"></a>00767 }
<a name="l00768"></a>00768 
<a name="l00769"></a>00769 <span class="keyword">static</span> <span class="keywordtype">void</span> spi_setbaudrate(
<a name="l00770"></a>00770     UNUSED_ARG(<span class="keyword">struct</span> SerialHardware *, _hw),
<a name="l00771"></a>00771     UNUSED_ARG(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span>, rate))
<a name="l00772"></a>00772 {
<a name="l00773"></a>00773     <span class="comment">// nop</span>
<a name="l00774"></a>00774 }
<a name="l00775"></a>00775 
<a name="l00776"></a>00776 <span class="keyword">static</span> <span class="keywordtype">void</span> spi_setparity(UNUSED_ARG(<span class="keyword">struct</span> SerialHardware *, _hw), UNUSED_ARG(<span class="keywordtype">int</span>, parity))
<a name="l00777"></a>00777 {
<a name="l00778"></a>00778     <span class="comment">// nop</span>
<a name="l00779"></a>00779 }
<a name="l00780"></a>00780 
<a name="l00781"></a>00781 <span class="keyword">static</span> <span class="keywordtype">bool</span> tx_sending(<span class="keyword">struct</span> SerialHardware* _hw)
<a name="l00782"></a>00782 {
<a name="l00783"></a>00783     <span class="keyword">struct </span><a class="code" href="structAvrSerial.html" title="Internal hardware state structure.">AvrSerial</a> *hw = (<span class="keyword">struct </span><a class="code" href="structAvrSerial.html" title="Internal hardware state structure.">AvrSerial</a> *)_hw;
<a name="l00784"></a>00784     <span class="keywordflow">return</span> hw-&gt;sending;
<a name="l00785"></a>00785 }
<a name="l00786"></a>00786 
<a name="l00787"></a>00787 
<a name="l00788"></a>00788 
<a name="l00789"></a>00789 <span class="comment">// FIXME: move into compiler.h?  Ditch?</span>
<a name="l00790"></a>00790 <span class="preprocessor">#if COMPILER_C99</span>
<a name="l00791"></a>00791 <span class="preprocessor"></span><span class="preprocessor">    #define C99INIT(name,val) .name = val</span>
<a name="l00792"></a>00792 <span class="preprocessor"></span><span class="preprocessor">#elif defined(__GNUC__)</span>
<a name="l00793"></a>00793 <span class="preprocessor"></span><span class="preprocessor">    #define C99INIT(name,val) name: val</span>
<a name="l00794"></a>00794 <span class="preprocessor"></span><span class="preprocessor">#else</span>
<a name="l00795"></a>00795 <span class="preprocessor"></span><span class="preprocessor">    #warning No designated initializers, double check your code</span>
<a name="l00796"></a>00796 <span class="preprocessor"></span><span class="preprocessor">    #define C99INIT(name,val) (val)</span>
<a name="l00797"></a>00797 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00798"></a>00798 <span class="preprocessor"></span>
<a name="l00799"></a>00799 <span class="comment">/*</span>
<a name="l00800"></a>00800 <span class="comment"> * High-level interface data structures</span>
<a name="l00801"></a>00801 <span class="comment"> */</span>
<a name="l00802"></a>00802 <span class="keyword">static</span> <span class="keyword">const</span> <span class="keyword">struct </span>SerialHardwareVT UART0_VT =
<a name="l00803"></a>00803 {
<a name="l00804"></a>00804     C99INIT(init, uart0_init),
<a name="l00805"></a>00805     C99INIT(cleanup, uart0_cleanup),
<a name="l00806"></a>00806     C99INIT(setBaudrate, uart0_setbaudrate),
<a name="l00807"></a>00807     C99INIT(setParity, uart0_setparity),
<a name="l00808"></a>00808     C99INIT(txStart, uart0_enabletxirq),
<a name="l00809"></a>00809     C99INIT(txSending, tx_sending),
<a name="l00810"></a>00810 };
<a name="l00811"></a>00811 
<a name="l00812"></a>00812 <span class="preprocessor">#if AVR_HAS_UART1</span>
<a name="l00813"></a>00813 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">const</span> <span class="keyword">struct </span>SerialHardwareVT UART1_VT =
<a name="l00814"></a>00814 {
<a name="l00815"></a>00815     C99INIT(init, uart1_init),
<a name="l00816"></a>00816     C99INIT(cleanup, uart1_cleanup),
<a name="l00817"></a>00817     C99INIT(setBaudrate, uart1_setbaudrate),
<a name="l00818"></a>00818     C99INIT(setParity, uart1_setparity),
<a name="l00819"></a>00819     C99INIT(txStart, uart1_enabletxirq),
<a name="l00820"></a>00820     C99INIT(txSending, tx_sending),
<a name="l00821"></a>00821 };
<a name="l00822"></a>00822 <span class="preprocessor">#endif // AVR_HAS_UART1</span>
<a name="l00823"></a>00823 <span class="preprocessor"></span>
<a name="l00824"></a>00824 <span class="preprocessor">#if AVR_HAS_UART2</span>
<a name="l00825"></a>00825 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">const</span> <span class="keyword">struct </span>SerialHardwareVT UART2_VT =
<a name="l00826"></a>00826 {
<a name="l00827"></a>00827     C99INIT(init, uart2_init),
<a name="l00828"></a>00828     C99INIT(cleanup, uart2_cleanup),
<a name="l00829"></a>00829     C99INIT(setBaudrate, uart2_setbaudrate),
<a name="l00830"></a>00830     C99INIT(setParity, uart2_setparity),
<a name="l00831"></a>00831     C99INIT(txStart, uart2_enabletxirq),
<a name="l00832"></a>00832     C99INIT(txSending, tx_sending),
<a name="l00833"></a>00833 };
<a name="l00834"></a>00834 <span class="preprocessor">#endif // AVR_HAS_UART2</span>
<a name="l00835"></a>00835 <span class="preprocessor"></span>
<a name="l00836"></a>00836 <span class="preprocessor">#if AVR_HAS_UART3</span>
<a name="l00837"></a>00837 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">const</span> <span class="keyword">struct </span>SerialHardwareVT UART3_VT =
<a name="l00838"></a>00838 {
<a name="l00839"></a>00839     C99INIT(init, uart3_init),
<a name="l00840"></a>00840     C99INIT(cleanup, uart3_cleanup),
<a name="l00841"></a>00841     C99INIT(setBaudrate, uart3_setbaudrate),
<a name="l00842"></a>00842     C99INIT(setParity, uart3_setparity),
<a name="l00843"></a>00843     C99INIT(txStart, uart3_enabletxirq),
<a name="l00844"></a>00844     C99INIT(txSending, tx_sending),
<a name="l00845"></a>00845 };
<a name="l00846"></a>00846 <span class="preprocessor">#endif // AVR_HAS_UART3</span>
<a name="l00847"></a>00847 <span class="preprocessor"></span>
<a name="l00848"></a>00848 <span class="keyword">static</span> <span class="keyword">const</span> <span class="keyword">struct </span>SerialHardwareVT SPI_VT =
<a name="l00849"></a>00849 {
<a name="l00850"></a>00850     C99INIT(init, spi_init),
<a name="l00851"></a>00851     C99INIT(cleanup, spi_cleanup),
<a name="l00852"></a>00852     C99INIT(setBaudrate, spi_setbaudrate),
<a name="l00853"></a>00853     C99INIT(setParity, spi_setparity),
<a name="l00854"></a>00854     C99INIT(txStart, spi_starttx),
<a name="l00855"></a>00855     C99INIT(txSending, tx_sending),
<a name="l00856"></a>00856 };
<a name="l00857"></a>00857 
<a name="l00858"></a>00858 <span class="keyword">static</span> <span class="keyword">struct </span><a class="code" href="structAvrSerial.html" title="Internal hardware state structure.">AvrSerial</a> UARTDescs[<a class="code" href="ser__at91_8h.html#a99fb83031ce9923c84392b4e92f956b5af417190a4a3042cd6e1d96883873457e" title="Number of serial ports.">SER_CNT</a>] =
<a name="l00859"></a>00859 {
<a name="l00860"></a>00860     {
<a name="l00861"></a>00861         C99INIT(hw, ) {
<a name="l00862"></a>00862             C99INIT(table, &amp;UART0_VT),
<a name="l00863"></a>00863             C99INIT(txbuffer, uart0_txbuffer),
<a name="l00864"></a>00864             C99INIT(rxbuffer, uart0_rxbuffer),
<a name="l00865"></a>00865             C99INIT(txbuffer_size, <span class="keyword">sizeof</span>(uart0_txbuffer)),
<a name="l00866"></a>00866             C99INIT(rxbuffer_size, <span class="keyword">sizeof</span>(uart0_rxbuffer)),
<a name="l00867"></a>00867         },
<a name="l00868"></a>00868         C99INIT(sending, <span class="keyword">false</span>),
<a name="l00869"></a>00869     },
<a name="l00870"></a>00870 <span class="preprocessor">#if AVR_HAS_UART1</span>
<a name="l00871"></a>00871 <span class="preprocessor"></span>    {
<a name="l00872"></a>00872         C99INIT(hw, ) {
<a name="l00873"></a>00873             C99INIT(table, &amp;UART1_VT),
<a name="l00874"></a>00874             C99INIT(txbuffer, uart1_txbuffer),
<a name="l00875"></a>00875             C99INIT(rxbuffer, uart1_rxbuffer),
<a name="l00876"></a>00876             C99INIT(txbuffer_size, <span class="keyword">sizeof</span>(uart1_txbuffer)),
<a name="l00877"></a>00877             C99INIT(rxbuffer_size, <span class="keyword">sizeof</span>(uart1_rxbuffer)),
<a name="l00878"></a>00878         },
<a name="l00879"></a>00879         C99INIT(sending, <span class="keyword">false</span>),
<a name="l00880"></a>00880     },
<a name="l00881"></a>00881 <span class="preprocessor">#endif</span>
<a name="l00882"></a>00882 <span class="preprocessor"></span><span class="preprocessor">#if AVR_HAS_UART2</span>
<a name="l00883"></a>00883 <span class="preprocessor"></span>    {
<a name="l00884"></a>00884         C99INIT(hw, ) {
<a name="l00885"></a>00885             C99INIT(table, &amp;UART2_VT),
<a name="l00886"></a>00886             C99INIT(txbuffer, uart2_txbuffer),
<a name="l00887"></a>00887             C99INIT(rxbuffer, uart2_rxbuffer),
<a name="l00888"></a>00888             C99INIT(txbuffer_size, <span class="keyword">sizeof</span>(uart2_txbuffer)),
<a name="l00889"></a>00889             C99INIT(rxbuffer_size, <span class="keyword">sizeof</span>(uart2_rxbuffer)),
<a name="l00890"></a>00890         },
<a name="l00891"></a>00891         C99INIT(sending, <span class="keyword">false</span>),
<a name="l00892"></a>00892     },
<a name="l00893"></a>00893 <span class="preprocessor">#endif</span>
<a name="l00894"></a>00894 <span class="preprocessor"></span><span class="preprocessor">#if AVR_HAS_UART3</span>
<a name="l00895"></a>00895 <span class="preprocessor"></span>    {
<a name="l00896"></a>00896         C99INIT(hw, ) {
<a name="l00897"></a>00897             C99INIT(table, &amp;UART3_VT),
<a name="l00898"></a>00898             C99INIT(txbuffer, uart3_txbuffer),
<a name="l00899"></a>00899             C99INIT(rxbuffer, uart3_rxbuffer),
<a name="l00900"></a>00900             C99INIT(txbuffer_size, <span class="keyword">sizeof</span>(uart3_txbuffer)),
<a name="l00901"></a>00901             C99INIT(rxbuffer_size, <span class="keyword">sizeof</span>(uart3_rxbuffer)),
<a name="l00902"></a>00902         },
<a name="l00903"></a>00903         C99INIT(sending, <span class="keyword">false</span>),
<a name="l00904"></a>00904     },
<a name="l00905"></a>00905 <span class="preprocessor">#endif</span>
<a name="l00906"></a>00906 <span class="preprocessor"></span>    {
<a name="l00907"></a>00907         C99INIT(hw, ) {
<a name="l00908"></a>00908             C99INIT(table, &amp;SPI_VT),
<a name="l00909"></a>00909             C99INIT(txbuffer, spi_txbuffer),
<a name="l00910"></a>00910             C99INIT(rxbuffer, spi_rxbuffer),
<a name="l00911"></a>00911             C99INIT(txbuffer_size, <span class="keyword">sizeof</span>(spi_txbuffer)),
<a name="l00912"></a>00912             C99INIT(rxbuffer_size, <span class="keyword">sizeof</span>(spi_rxbuffer)),
<a name="l00913"></a>00913         },
<a name="l00914"></a>00914         C99INIT(sending, <span class="keyword">false</span>),
<a name="l00915"></a>00915     }
<a name="l00916"></a>00916 };
<a name="l00917"></a>00917 
<a name="l00918"></a>00918 <span class="keyword">struct </span>SerialHardware *ser_hw_getdesc(<span class="keywordtype">int</span> unit)
<a name="l00919"></a>00919 {
<a name="l00920"></a>00920     <a class="code" href="group__debug.html#gaca68c0d4ac8df0838e209fb5300f7be3" title="Assert a pre-condition on code.">ASSERT</a>(unit &lt; <a class="code" href="ser__at91_8h.html#a99fb83031ce9923c84392b4e92f956b5af417190a4a3042cd6e1d96883873457e" title="Number of serial ports.">SER_CNT</a>);
<a name="l00921"></a>00921     <span class="keywordflow">return</span> &amp;UARTDescs[unit].hw;
<a name="l00922"></a>00922 }
<a name="l00923"></a>00923 
<a name="l00924"></a>00924 
<a name="l00925"></a>00925 <span class="comment">/*</span>
<a name="l00926"></a>00926 <span class="comment"> * Interrupt handlers</span>
<a name="l00927"></a>00927 <span class="comment"> */</span>
<a name="l00928"></a>00928 
<a name="l00929"></a>00929 <span class="preprocessor">#if CONFIG_SER_HWHANDSHAKE</span>
<a name="l00930"></a>00930 <span class="preprocessor"></span>
<a name="l00932"></a>00932 DECLARE_ISR(SIG_CTS)
<a name="l00933"></a>00933 {
<a name="l00934"></a>00934     <span class="comment">// Re-enable UDR empty interrupt and TX, then disable CTS interrupt</span>
<a name="l00935"></a>00935     UCSR0B = <a class="code" href="group__macros.html#ga663d8c125655d41622b1e6bc96e5d63d" title="Convert a bit value to a binary flag.">BV</a>(BIT_RXCIE0) | <a class="code" href="group__macros.html#ga663d8c125655d41622b1e6bc96e5d63d" title="Convert a bit value to a binary flag.">BV</a>(BIT_UDRIE0) | <a class="code" href="group__macros.html#ga663d8c125655d41622b1e6bc96e5d63d" title="Convert a bit value to a binary flag.">BV</a>(BIT_RXEN0) | <a class="code" href="group__macros.html#ga663d8c125655d41622b1e6bc96e5d63d" title="Convert a bit value to a binary flag.">BV</a>(BIT_TXEN0);
<a name="l00936"></a>00936     EIMSK &amp;= ~<a class="code" href="ser__mega_8c.html#ac2fdf38c09bfcbdca98f04c1e5c54fac" title="Dummy value, must be overridden.">EIMSKF_CTS</a>;
<a name="l00937"></a>00937 }
<a name="l00938"></a>00938 
<a name="l00939"></a>00939 <span class="preprocessor">#endif // CONFIG_SER_HWHANDSHAKE</span>
<a name="l00940"></a>00940 <span class="preprocessor"></span>
<a name="l00941"></a>00941 
<a name="l00945"></a><a class="code" href="ser__mega_8c.html#a4cffb3e9dcdc03d088a93a8d016d5650">00945</a> DECLARE_ISR(USART0_UDRE_vect)
<a name="l00946"></a>00946 {
<a name="l00947"></a>00947     SER_STROBE_ON;
<a name="l00948"></a>00948 
<a name="l00949"></a>00949     <span class="keyword">struct </span>FIFOBuffer * <span class="keyword">const</span> txfifo = &amp;ser_handles[SER_UART0]-&gt;txfifo;
<a name="l00950"></a>00950 
<a name="l00951"></a>00951     <span class="keywordflow">if</span> (<a class="code" href="group__fifobuf.html#ga0e994927c90f3db3a6df6877e948b77a" title="Check whether the fifo is empty.">fifo_isempty</a>(txfifo))
<a name="l00952"></a>00952     {
<a name="l00953"></a>00953         <a class="code" href="ser__mega_8c.html#abae79eaa6d2d89bbf4fd655c1964dad0" title="Invoked as soon as the txfifo becomes empty.">SER_UART0_BUS_TXEND</a>;
<a name="l00954"></a>00954 <span class="preprocessor">#ifndef SER_UART0_BUS_TXOFF</span>
<a name="l00955"></a>00955 <span class="preprocessor"></span>        UARTDescs[SER_UART0].sending = <span class="keyword">false</span>;
<a name="l00956"></a>00956 <span class="preprocessor">#endif</span>
<a name="l00957"></a>00957 <span class="preprocessor"></span>    }
<a name="l00958"></a>00958 <span class="preprocessor">#if CPU_AVR_ATMEGA64 || CPU_AVR_ATMEGA128 || CPU_AVR_ATMEGA103</span>
<a name="l00959"></a>00959 <span class="preprocessor"></span>    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (!<a class="code" href="ser__mega_8c.html#a582eac8696ebc4c4e006cfed4263e792" title="Dummy value, must be overridden.">IS_CTS_ON</a>)
<a name="l00960"></a>00960     {
<a name="l00961"></a>00961         <span class="comment">// Disable rx interrupt and tx, enable CTS interrupt</span>
<a name="l00962"></a>00962         <span class="comment">// UNTESTED</span>
<a name="l00963"></a>00963         UCSR0B = <a class="code" href="group__macros.html#ga663d8c125655d41622b1e6bc96e5d63d" title="Convert a bit value to a binary flag.">BV</a>(BIT_RXCIE0) | <a class="code" href="group__macros.html#ga663d8c125655d41622b1e6bc96e5d63d" title="Convert a bit value to a binary flag.">BV</a>(BIT_RXEN0) | <a class="code" href="group__macros.html#ga663d8c125655d41622b1e6bc96e5d63d" title="Convert a bit value to a binary flag.">BV</a>(BIT_TXEN0);
<a name="l00964"></a>00964         EIFR |= <a class="code" href="ser__mega_8c.html#ac2fdf38c09bfcbdca98f04c1e5c54fac" title="Dummy value, must be overridden.">EIMSKF_CTS</a>;
<a name="l00965"></a>00965         EIMSK |= <a class="code" href="ser__mega_8c.html#ac2fdf38c09bfcbdca98f04c1e5c54fac" title="Dummy value, must be overridden.">EIMSKF_CTS</a>;
<a name="l00966"></a>00966     }
<a name="l00967"></a>00967 <span class="preprocessor">#endif</span>
<a name="l00968"></a>00968 <span class="preprocessor"></span>    <span class="keywordflow">else</span>
<a name="l00969"></a>00969     {
<a name="l00970"></a>00970         <span class="keywordtype">char</span> c = <a class="code" href="group__fifobuf.html#ga10b23a805dd320d7767e99087fa7df84" title="Pop a character from the fifo buffer.">fifo_pop</a>(txfifo);
<a name="l00971"></a>00971         <a class="code" href="ser__mega_8c.html#ae4bd21e7f0fc0af52b626dd35d12fd76" title="Invoked to send one character.">SER_UART0_BUS_TXCHAR</a>(c);
<a name="l00972"></a>00972     }
<a name="l00973"></a>00973 
<a name="l00974"></a>00974     SER_STROBE_OFF;
<a name="l00975"></a>00975 }
<a name="l00976"></a>00976 
<a name="l00977"></a>00977 <span class="preprocessor">#ifdef SER_UART0_BUS_TXOFF</span>
<a name="l00978"></a>00978 <span class="preprocessor"></span>
<a name="l00993"></a><a class="code" href="ser__mega_8c.html#a8ee945002d4691252247ea467397dd6b">00993</a> DECLARE_ISR(USART0_TX_vect)
<a name="l00994"></a>00994 {
<a name="l00995"></a>00995     SER_STROBE_ON;
<a name="l00996"></a>00996 
<a name="l00997"></a>00997     <span class="keyword">struct </span>FIFOBuffer * <span class="keyword">const</span> txfifo = &amp;ser_handles[SER_UART0]-&gt;txfifo;
<a name="l00998"></a>00998     <span class="keywordflow">if</span> (<a class="code" href="group__fifobuf.html#ga0e994927c90f3db3a6df6877e948b77a" title="Check whether the fifo is empty.">fifo_isempty</a>(txfifo))
<a name="l00999"></a>00999     {
<a name="l01000"></a>01000         <a class="code" href="ser__mega_8c.html#a84dfd97b82fd2cda418b83baf0fdf6ea" title="Invoked after the last character has been transmitted.">SER_UART0_BUS_TXOFF</a>;
<a name="l01001"></a>01001         UARTDescs[SER_UART0].sending = <span class="keyword">false</span>;
<a name="l01002"></a>01002     }
<a name="l01003"></a>01003     <span class="keywordflow">else</span>
<a name="l01004"></a>01004         UCSR0B = <a class="code" href="group__macros.html#ga663d8c125655d41622b1e6bc96e5d63d" title="Convert a bit value to a binary flag.">BV</a>(BIT_RXCIE0) | <a class="code" href="group__macros.html#ga663d8c125655d41622b1e6bc96e5d63d" title="Convert a bit value to a binary flag.">BV</a>(BIT_UDRIE0) | <a class="code" href="group__macros.html#ga663d8c125655d41622b1e6bc96e5d63d" title="Convert a bit value to a binary flag.">BV</a>(BIT_RXEN0) | <a class="code" href="group__macros.html#ga663d8c125655d41622b1e6bc96e5d63d" title="Convert a bit value to a binary flag.">BV</a>(BIT_TXEN0);
<a name="l01005"></a>01005 
<a name="l01006"></a>01006     SER_STROBE_OFF;
<a name="l01007"></a>01007 }
<a name="l01008"></a>01008 <span class="preprocessor">#endif </span><span class="comment">/* SER_UART0_BUS_TXOFF */</span>
<a name="l01009"></a>01009 
<a name="l01010"></a>01010 
<a name="l01011"></a>01011 <span class="preprocessor">#if AVR_HAS_UART1</span>
<a name="l01012"></a>01012 <span class="preprocessor"></span>
<a name="l01016"></a>01016 DECLARE_ISR(USART1_UDRE_vect)
<a name="l01017"></a>01017 {
<a name="l01018"></a>01018     SER_STROBE_ON;
<a name="l01019"></a>01019 
<a name="l01020"></a>01020     <span class="keyword">struct </span>FIFOBuffer * <span class="keyword">const</span> txfifo = &amp;ser_handles[SER_UART1]-&gt;txfifo;
<a name="l01021"></a>01021 
<a name="l01022"></a>01022     <span class="keywordflow">if</span> (<a class="code" href="group__fifobuf.html#ga0e994927c90f3db3a6df6877e948b77a" title="Check whether the fifo is empty.">fifo_isempty</a>(txfifo))
<a name="l01023"></a>01023     {
<a name="l01024"></a>01024         <a class="code" href="ser__mega_8c.html#acbca3f16c05d34ba154de6516c22b2ad">SER_UART1_BUS_TXEND</a>;
<a name="l01025"></a>01025 <span class="preprocessor">#ifndef SER_UART1_BUS_TXOFF</span>
<a name="l01026"></a>01026 <span class="preprocessor"></span>        UARTDescs[SER_UART1].sending = <span class="keyword">false</span>;
<a name="l01027"></a>01027 <span class="preprocessor">#endif</span>
<a name="l01028"></a>01028 <span class="preprocessor"></span>    }
<a name="l01029"></a>01029 <span class="preprocessor">#if CPU_AVR_ATMEGA64 || CPU_AVR_ATMEGA128 || CPU_AVR_ATMEGA103</span>
<a name="l01030"></a>01030 <span class="preprocessor"></span>    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (!<a class="code" href="ser__mega_8c.html#a582eac8696ebc4c4e006cfed4263e792" title="Dummy value, must be overridden.">IS_CTS_ON</a>)
<a name="l01031"></a>01031     {
<a name="l01032"></a>01032         <span class="comment">// Disable rx interrupt and tx, enable CTS interrupt</span>
<a name="l01033"></a>01033         <span class="comment">// UNTESTED</span>
<a name="l01034"></a>01034         UCSR1B = <a class="code" href="group__macros.html#ga663d8c125655d41622b1e6bc96e5d63d" title="Convert a bit value to a binary flag.">BV</a>(BIT_RXCIE1) | <a class="code" href="group__macros.html#ga663d8c125655d41622b1e6bc96e5d63d" title="Convert a bit value to a binary flag.">BV</a>(BIT_RXEN1) | <a class="code" href="group__macros.html#ga663d8c125655d41622b1e6bc96e5d63d" title="Convert a bit value to a binary flag.">BV</a>(BIT_TXEN1);
<a name="l01035"></a>01035         EIFR |= <a class="code" href="ser__mega_8c.html#ac2fdf38c09bfcbdca98f04c1e5c54fac" title="Dummy value, must be overridden.">EIMSKF_CTS</a>;
<a name="l01036"></a>01036         EIMSK |= <a class="code" href="ser__mega_8c.html#ac2fdf38c09bfcbdca98f04c1e5c54fac" title="Dummy value, must be overridden.">EIMSKF_CTS</a>;
<a name="l01037"></a>01037     }
<a name="l01038"></a>01038 <span class="preprocessor">#endif</span>
<a name="l01039"></a>01039 <span class="preprocessor"></span>    <span class="keywordflow">else</span>
<a name="l01040"></a>01040     {
<a name="l01041"></a>01041         <span class="keywordtype">char</span> c = <a class="code" href="group__fifobuf.html#ga10b23a805dd320d7767e99087fa7df84" title="Pop a character from the fifo buffer.">fifo_pop</a>(txfifo);
<a name="l01042"></a>01042         <a class="code" href="ser__mega_8c.html#ad3529269b476ca56b0c0c5be237613cd">SER_UART1_BUS_TXCHAR</a>(c);
<a name="l01043"></a>01043     }
<a name="l01044"></a>01044 
<a name="l01045"></a>01045     SER_STROBE_OFF;
<a name="l01046"></a>01046 }
<a name="l01047"></a>01047 
<a name="l01048"></a>01048 <span class="preprocessor">#ifdef SER_UART1_BUS_TXOFF</span>
<a name="l01049"></a>01049 <span class="preprocessor"></span>
<a name="l01054"></a>01054 DECLARE_ISR(USART1_TX_vect)
<a name="l01055"></a>01055 {
<a name="l01056"></a>01056     SER_STROBE_ON;
<a name="l01057"></a>01057 
<a name="l01058"></a>01058     <span class="keyword">struct </span>FIFOBuffer * <span class="keyword">const</span> txfifo = &amp;ser_handles[SER_UART1]-&gt;txfifo;
<a name="l01059"></a>01059     <span class="keywordflow">if</span> (<a class="code" href="group__fifobuf.html#ga0e994927c90f3db3a6df6877e948b77a" title="Check whether the fifo is empty.">fifo_isempty</a>(txfifo))
<a name="l01060"></a>01060     {
<a name="l01061"></a>01061         <a class="code" href="ser__mega_8c.html#ab75f0c72657dbd3a229cc9cfc8cb80a6">SER_UART1_BUS_TXOFF</a>;
<a name="l01062"></a>01062         UARTDescs[SER_UART1].sending = <span class="keyword">false</span>;
<a name="l01063"></a>01063     }
<a name="l01064"></a>01064     <span class="keywordflow">else</span>
<a name="l01065"></a>01065         UCSR1B = <a class="code" href="group__macros.html#ga663d8c125655d41622b1e6bc96e5d63d" title="Convert a bit value to a binary flag.">BV</a>(BIT_RXCIE1) | <a class="code" href="group__macros.html#ga663d8c125655d41622b1e6bc96e5d63d" title="Convert a bit value to a binary flag.">BV</a>(BIT_UDRIE1) | <a class="code" href="group__macros.html#ga663d8c125655d41622b1e6bc96e5d63d" title="Convert a bit value to a binary flag.">BV</a>(BIT_RXEN1) | <a class="code" href="group__macros.html#ga663d8c125655d41622b1e6bc96e5d63d" title="Convert a bit value to a binary flag.">BV</a>(BIT_TXEN1);
<a name="l01066"></a>01066 
<a name="l01067"></a>01067     SER_STROBE_OFF;
<a name="l01068"></a>01068 }
<a name="l01069"></a>01069 <span class="preprocessor">#endif </span><span class="comment">/* SER_UART1_BUS_TXOFF */</span>
<a name="l01070"></a>01070 
<a name="l01071"></a>01071 <span class="preprocessor">#endif // AVR_HAS_UART1</span>
<a name="l01072"></a>01072 <span class="preprocessor"></span>
<a name="l01073"></a>01073 <span class="preprocessor">#if AVR_HAS_UART2</span>
<a name="l01074"></a>01074 <span class="preprocessor"></span>
<a name="l01078"></a>01078 DECLARE_ISR(USART2_UDRE_vect)
<a name="l01079"></a>01079 {
<a name="l01080"></a>01080     SER_STROBE_ON;
<a name="l01081"></a>01081 
<a name="l01082"></a>01082     <span class="keyword">struct </span>FIFOBuffer * <span class="keyword">const</span> txfifo = &amp;ser_handles[SER_UART2]-&gt;txfifo;
<a name="l01083"></a>01083 
<a name="l01084"></a>01084     <span class="keywordflow">if</span> (<a class="code" href="group__fifobuf.html#ga0e994927c90f3db3a6df6877e948b77a" title="Check whether the fifo is empty.">fifo_isempty</a>(txfifo))
<a name="l01085"></a>01085     {
<a name="l01086"></a>01086         <a class="code" href="ser__mega_8c.html#a737a7b5c5dcdf3c009bd020d0ac87bb6">SER_UART2_BUS_TXEND</a>;
<a name="l01087"></a>01087 <span class="preprocessor">#ifndef SER_UART2_BUS_TXOFF</span>
<a name="l01088"></a>01088 <span class="preprocessor"></span>        UARTDescs[SER_UART2].sending = <span class="keyword">false</span>;
<a name="l01089"></a>01089 <span class="preprocessor">#endif</span>
<a name="l01090"></a>01090 <span class="preprocessor"></span>    }
<a name="l01091"></a>01091     <span class="keywordflow">else</span>
<a name="l01092"></a>01092     {
<a name="l01093"></a>01093         <span class="keywordtype">char</span> c = <a class="code" href="group__fifobuf.html#ga10b23a805dd320d7767e99087fa7df84" title="Pop a character from the fifo buffer.">fifo_pop</a>(txfifo);
<a name="l01094"></a>01094         <a class="code" href="ser__mega_8c.html#a2a365b4a485b404ade15b5adc85dbe20">SER_UART2_BUS_TXCHAR</a>(c);
<a name="l01095"></a>01095     }
<a name="l01096"></a>01096 
<a name="l01097"></a>01097     SER_STROBE_OFF;
<a name="l01098"></a>01098 }
<a name="l01099"></a>01099 
<a name="l01100"></a>01100 <span class="preprocessor">#ifdef SER_UART2_BUS_TXOFF</span>
<a name="l01101"></a>01101 <span class="preprocessor"></span>
<a name="l01106"></a>01106 DECLARE_ISR(USART2_TX_vect)
<a name="l01107"></a>01107 {
<a name="l01108"></a>01108     SER_STROBE_ON;
<a name="l01109"></a>01109 
<a name="l01110"></a>01110     <span class="keyword">struct </span>FIFOBuffer * <span class="keyword">const</span> txfifo = &amp;ser_handles[SER_UART2]-&gt;txfifo;
<a name="l01111"></a>01111     <span class="keywordflow">if</span> (<a class="code" href="group__fifobuf.html#ga0e994927c90f3db3a6df6877e948b77a" title="Check whether the fifo is empty.">fifo_isempty</a>(txfifo))
<a name="l01112"></a>01112     {
<a name="l01113"></a>01113         <a class="code" href="ser__mega_8c.html#a2979a31ca15fc908d4f8333c1328bfed">SER_UART2_BUS_TXOFF</a>;
<a name="l01114"></a>01114         UARTDescs[SER_UART2].sending = <span class="keyword">false</span>;
<a name="l01115"></a>01115     }
<a name="l01116"></a>01116     <span class="keywordflow">else</span>
<a name="l01117"></a>01117         UCSR2B = <a class="code" href="group__macros.html#ga663d8c125655d41622b1e6bc96e5d63d" title="Convert a bit value to a binary flag.">BV</a>(BIT_RXCIE2) | <a class="code" href="group__macros.html#ga663d8c125655d41622b1e6bc96e5d63d" title="Convert a bit value to a binary flag.">BV</a>(BIT_UDRIE2) | <a class="code" href="group__macros.html#ga663d8c125655d41622b1e6bc96e5d63d" title="Convert a bit value to a binary flag.">BV</a>(BIT_RXEN2) | <a class="code" href="group__macros.html#ga663d8c125655d41622b1e6bc96e5d63d" title="Convert a bit value to a binary flag.">BV</a>(BIT_TXEN2);
<a name="l01118"></a>01118 
<a name="l01119"></a>01119     SER_STROBE_OFF;
<a name="l01120"></a>01120 }
<a name="l01121"></a>01121 <span class="preprocessor">#endif </span><span class="comment">/* SER_UART2_BUS_TXOFF */</span>
<a name="l01122"></a>01122 
<a name="l01123"></a>01123 <span class="preprocessor">#endif // AVR_HAS_UART2</span>
<a name="l01124"></a>01124 <span class="preprocessor"></span>
<a name="l01125"></a>01125 <span class="preprocessor">#if AVR_HAS_UART3</span>
<a name="l01126"></a>01126 <span class="preprocessor"></span>
<a name="l01130"></a>01130 DECLARE_ISR(USART3_UDRE_vect)
<a name="l01131"></a>01131 {
<a name="l01132"></a>01132     SER_STROBE_ON;
<a name="l01133"></a>01133 
<a name="l01134"></a>01134     <span class="keyword">struct </span>FIFOBuffer * <span class="keyword">const</span> txfifo = &amp;ser_handles[SER_UART3]-&gt;txfifo;
<a name="l01135"></a>01135 
<a name="l01136"></a>01136     <span class="keywordflow">if</span> (<a class="code" href="group__fifobuf.html#ga0e994927c90f3db3a6df6877e948b77a" title="Check whether the fifo is empty.">fifo_isempty</a>(txfifo))
<a name="l01137"></a>01137     {
<a name="l01138"></a>01138         <a class="code" href="ser__mega_8c.html#af3aa80e872448afc6562da443139539a">SER_UART3_BUS_TXEND</a>;
<a name="l01139"></a>01139 <span class="preprocessor">#ifndef SER_UART3_BUS_TXOFF</span>
<a name="l01140"></a>01140 <span class="preprocessor"></span>        UARTDescs[SER_UART3].sending = <span class="keyword">false</span>;
<a name="l01141"></a>01141 <span class="preprocessor">#endif</span>
<a name="l01142"></a>01142 <span class="preprocessor"></span>    }
<a name="l01143"></a>01143     <span class="keywordflow">else</span>
<a name="l01144"></a>01144     {
<a name="l01145"></a>01145         <span class="keywordtype">char</span> c = <a class="code" href="group__fifobuf.html#ga10b23a805dd320d7767e99087fa7df84" title="Pop a character from the fifo buffer.">fifo_pop</a>(txfifo);
<a name="l01146"></a>01146         <a class="code" href="ser__mega_8c.html#a7535d75c94e34ed276d0c6f4e31ca36f">SER_UART3_BUS_TXCHAR</a>(c);
<a name="l01147"></a>01147     }
<a name="l01148"></a>01148 
<a name="l01149"></a>01149     SER_STROBE_OFF;
<a name="l01150"></a>01150 }
<a name="l01151"></a>01151 
<a name="l01152"></a>01152 <span class="preprocessor">#ifdef SER_UART3_BUS_TXOFF</span>
<a name="l01153"></a>01153 <span class="preprocessor"></span>
<a name="l01158"></a>01158 DECLARE_ISR(USART3_TX_vect)
<a name="l01159"></a>01159 {
<a name="l01160"></a>01160     SER_STROBE_ON;
<a name="l01161"></a>01161 
<a name="l01162"></a>01162     <span class="keyword">struct </span>FIFOBuffer * <span class="keyword">const</span> txfifo = &amp;ser_handles[SER_UART3]-&gt;txfifo;
<a name="l01163"></a>01163     <span class="keywordflow">if</span> (<a class="code" href="group__fifobuf.html#ga0e994927c90f3db3a6df6877e948b77a" title="Check whether the fifo is empty.">fifo_isempty</a>(txfifo))
<a name="l01164"></a>01164     {
<a name="l01165"></a>01165         <a class="code" href="ser__mega_8c.html#a33e1429b1b8b7f8d4faa9bfdb0943834">SER_UART3_BUS_TXOFF</a>;
<a name="l01166"></a>01166         UARTDescs[SER_UART3].sending = <span class="keyword">false</span>;
<a name="l01167"></a>01167     }
<a name="l01168"></a>01168     <span class="keywordflow">else</span>
<a name="l01169"></a>01169         UCSR3B = <a class="code" href="group__macros.html#ga663d8c125655d41622b1e6bc96e5d63d" title="Convert a bit value to a binary flag.">BV</a>(BIT_RXCIE3) | <a class="code" href="group__macros.html#ga663d8c125655d41622b1e6bc96e5d63d" title="Convert a bit value to a binary flag.">BV</a>(BIT_UDRIE3) | <a class="code" href="group__macros.html#ga663d8c125655d41622b1e6bc96e5d63d" title="Convert a bit value to a binary flag.">BV</a>(BIT_RXEN3) | <a class="code" href="group__macros.html#ga663d8c125655d41622b1e6bc96e5d63d" title="Convert a bit value to a binary flag.">BV</a>(BIT_TXEN3);
<a name="l01170"></a>01170 
<a name="l01171"></a>01171     SER_STROBE_OFF;
<a name="l01172"></a>01172 }
<a name="l01173"></a>01173 <span class="preprocessor">#endif </span><span class="comment">/* SER_UART3_BUS_TXOFF */</span>
<a name="l01174"></a>01174 
<a name="l01175"></a>01175 <span class="preprocessor">#endif // AVR_HAS_UART3</span>
<a name="l01176"></a>01176 <span class="preprocessor"></span>
<a name="l01177"></a>01177 
<a name="l01193"></a><a class="code" href="ser__mega_8c.html#af422db82b88fb670c7762b42aea7e1df">01193</a> DECLARE_ISR(USART0_RX_vect)
<a name="l01194"></a>01194 {
<a name="l01195"></a>01195     SER_STROBE_ON;
<a name="l01196"></a>01196 
<a name="l01197"></a>01197     <span class="comment">/* Disable Recv complete IRQ */</span>
<a name="l01198"></a>01198     <span class="comment">//UCSR0B &amp;= ~BV(RXCIE);</span>
<a name="l01199"></a>01199     <span class="comment">//IRQ_ENABLE;</span>
<a name="l01200"></a>01200 
<a name="l01201"></a>01201     <span class="comment">/* Should be read before UDR */</span>
<a name="l01202"></a>01202     ser_handles[SER_UART0]-&gt;<a class="code" href="structSerial.html#aeb00432964b5907610c7394b800d8997" title="Holds the flags defined above.">status</a> |= UCSR0A &amp; (<a class="code" href="ser__at91_8h.html#a9d6dbfba48714c7e9acb84efa476b0dd" title="Rx shift register overrun.">SERRF_RXSROVERRUN</a> | <a class="code" href="ser__at91_8h.html#ab228ff31693efe1fe49a1440889e9aa8" title="Stop bit missing.">SERRF_FRAMEERROR</a>);
<a name="l01203"></a>01203 
<a name="l01204"></a>01204     <span class="comment">/* To clear the RXC flag we must _always_ read the UDR even when we&#39;re</span>
<a name="l01205"></a>01205 <span class="comment">     * not going to accept the incoming data, otherwise a new interrupt</span>
<a name="l01206"></a>01206 <span class="comment">     * will occur once the handler terminates.</span>
<a name="l01207"></a>01207 <span class="comment">     */</span>
<a name="l01208"></a>01208     <span class="keywordtype">char</span> c = UDR0;
<a name="l01209"></a>01209     <span class="keyword">struct </span>FIFOBuffer * <span class="keyword">const</span> rxfifo = &amp;ser_handles[SER_UART0]-&gt;rxfifo;
<a name="l01210"></a>01210 
<a name="l01211"></a>01211     <span class="keywordflow">if</span> (<a class="code" href="group__fifobuf.html#ga5dc5785260c19521eb0988068cfbc2ae" title="Check whether the fifo is full.">fifo_isfull</a>(rxfifo))
<a name="l01212"></a>01212         ser_handles[SER_UART0]-&gt;status |= <a class="code" href="ser__at91_8h.html#a6589b5f61d9a85328534326ca0d06b72" title="Rx FIFO buffer overrun.">SERRF_RXFIFOOVERRUN</a>;
<a name="l01213"></a>01213     <span class="keywordflow">else</span>
<a name="l01214"></a>01214     {
<a name="l01215"></a>01215         <a class="code" href="group__fifobuf.html#gaa90a12236437f4c2c3205cd1f991a322" title="Push a character on the fifo buffer.">fifo_push</a>(rxfifo, c);
<a name="l01216"></a>01216 <span class="preprocessor">#if CONFIG_SER_HWHANDSHAKE</span>
<a name="l01217"></a>01217 <span class="preprocessor"></span>        <span class="keywordflow">if</span> (<a class="code" href="group__fifobuf.html#ga5dc5785260c19521eb0988068cfbc2ae" title="Check whether the fifo is full.">fifo_isfull</a>(rxfifo))
<a name="l01218"></a>01218             <a class="code" href="ser__mega_8c.html#adab881d9cd2cde8d44b4bd08596203a4" title="Dummy value, must be overridden.">RTS_OFF</a>;
<a name="l01219"></a>01219 <span class="preprocessor">#endif</span>
<a name="l01220"></a>01220 <span class="preprocessor"></span>    }
<a name="l01221"></a>01221 
<a name="l01222"></a>01222     <span class="comment">/* Reenable receive complete int */</span>
<a name="l01223"></a>01223     <span class="comment">//IRQ_DISABLE;</span>
<a name="l01224"></a>01224     <span class="comment">//UCSR0B |= BV(RXCIE);</span>
<a name="l01225"></a>01225 
<a name="l01226"></a>01226     SER_STROBE_OFF;
<a name="l01227"></a>01227 }
<a name="l01228"></a>01228 
<a name="l01229"></a>01229 
<a name="l01230"></a>01230 <span class="preprocessor">#if AVR_HAS_UART1</span>
<a name="l01231"></a>01231 <span class="preprocessor"></span>
<a name="l01243"></a>01243 DECLARE_ISR(USART1_RX_vect)
<a name="l01244"></a>01244 {
<a name="l01245"></a>01245     SER_STROBE_ON;
<a name="l01246"></a>01246 
<a name="l01247"></a>01247     <span class="comment">/* Disable Recv complete IRQ */</span>
<a name="l01248"></a>01248     <span class="comment">//UCSR1B &amp;= ~BV(RXCIE);</span>
<a name="l01249"></a>01249     <span class="comment">//IRQ_ENABLE;</span>
<a name="l01250"></a>01250 
<a name="l01251"></a>01251     <span class="comment">/* Should be read before UDR */</span>
<a name="l01252"></a>01252     ser_handles[SER_UART1]-&gt;<a class="code" href="structSerial.html#aeb00432964b5907610c7394b800d8997" title="Holds the flags defined above.">status</a> |= UCSR1A &amp; (<a class="code" href="ser__at91_8h.html#a9d6dbfba48714c7e9acb84efa476b0dd" title="Rx shift register overrun.">SERRF_RXSROVERRUN</a> | <a class="code" href="ser__at91_8h.html#ab228ff31693efe1fe49a1440889e9aa8" title="Stop bit missing.">SERRF_FRAMEERROR</a>);
<a name="l01253"></a>01253 
<a name="l01254"></a>01254     <span class="comment">/* To avoid an IRQ storm, we must _always_ read the UDR even when we&#39;re</span>
<a name="l01255"></a>01255 <span class="comment">     * not going to accept the incoming data</span>
<a name="l01256"></a>01256 <span class="comment">     */</span>
<a name="l01257"></a>01257     <span class="keywordtype">char</span> c = UDR1;
<a name="l01258"></a>01258     <span class="keyword">struct </span>FIFOBuffer * <span class="keyword">const</span> rxfifo = &amp;ser_handles[SER_UART1]-&gt;rxfifo;
<a name="l01259"></a>01259     <span class="comment">//ASSERT_VALID_FIFO(rxfifo);</span>
<a name="l01260"></a>01260 
<a name="l01261"></a>01261     <span class="keywordflow">if</span> (UNLIKELY(<a class="code" href="group__fifobuf.html#ga5dc5785260c19521eb0988068cfbc2ae" title="Check whether the fifo is full.">fifo_isfull</a>(rxfifo)))
<a name="l01262"></a>01262         ser_handles[SER_UART1]-&gt;status |= <a class="code" href="ser__at91_8h.html#a6589b5f61d9a85328534326ca0d06b72" title="Rx FIFO buffer overrun.">SERRF_RXFIFOOVERRUN</a>;
<a name="l01263"></a>01263     <span class="keywordflow">else</span>
<a name="l01264"></a>01264     {
<a name="l01265"></a>01265         <a class="code" href="group__fifobuf.html#gaa90a12236437f4c2c3205cd1f991a322" title="Push a character on the fifo buffer.">fifo_push</a>(rxfifo, c);
<a name="l01266"></a>01266 <span class="preprocessor">#if CONFIG_SER_HWHANDSHAKE</span>
<a name="l01267"></a>01267 <span class="preprocessor"></span>        <span class="keywordflow">if</span> (<a class="code" href="group__fifobuf.html#ga5dc5785260c19521eb0988068cfbc2ae" title="Check whether the fifo is full.">fifo_isfull</a>(rxfifo))
<a name="l01268"></a>01268             <a class="code" href="ser__mega_8c.html#adab881d9cd2cde8d44b4bd08596203a4" title="Dummy value, must be overridden.">RTS_OFF</a>;
<a name="l01269"></a>01269 <span class="preprocessor">#endif</span>
<a name="l01270"></a>01270 <span class="preprocessor"></span>    }
<a name="l01271"></a>01271     <span class="comment">/* Re-enable receive complete int */</span>
<a name="l01272"></a>01272     <span class="comment">//IRQ_DISABLE;</span>
<a name="l01273"></a>01273     <span class="comment">//UCSR1B |= BV(RXCIE);</span>
<a name="l01274"></a>01274 
<a name="l01275"></a>01275     SER_STROBE_OFF;
<a name="l01276"></a>01276 }
<a name="l01277"></a>01277 
<a name="l01278"></a>01278 <span class="preprocessor">#endif // AVR_HAS_UART1</span>
<a name="l01279"></a>01279 <span class="preprocessor"></span>
<a name="l01280"></a>01280 <span class="preprocessor">#if AVR_HAS_UART2</span>
<a name="l01281"></a>01281 <span class="preprocessor"></span>
<a name="l01293"></a>01293 DECLARE_ISR(USART2_RX_vect)
<a name="l01294"></a>01294 {
<a name="l01295"></a>01295     SER_STROBE_ON;
<a name="l01296"></a>01296 
<a name="l01297"></a>01297     <span class="comment">/* Disable Recv complete IRQ */</span>
<a name="l01298"></a>01298     <span class="comment">//UCSR1B &amp;= ~BV(RXCIE);</span>
<a name="l01299"></a>01299     <span class="comment">//IRQ_ENABLE;</span>
<a name="l01300"></a>01300 
<a name="l01301"></a>01301     <span class="comment">/* Should be read before UDR */</span>
<a name="l01302"></a>01302     ser_handles[SER_UART2]-&gt;<a class="code" href="structSerial.html#aeb00432964b5907610c7394b800d8997" title="Holds the flags defined above.">status</a> |= UCSR2A &amp; (<a class="code" href="ser__at91_8h.html#a9d6dbfba48714c7e9acb84efa476b0dd" title="Rx shift register overrun.">SERRF_RXSROVERRUN</a> | <a class="code" href="ser__at91_8h.html#ab228ff31693efe1fe49a1440889e9aa8" title="Stop bit missing.">SERRF_FRAMEERROR</a>);
<a name="l01303"></a>01303 
<a name="l01304"></a>01304     <span class="comment">/* To avoid an IRQ storm, we must _always_ read the UDR even when we&#39;re</span>
<a name="l01305"></a>01305 <span class="comment">     * not going to accept the incoming data</span>
<a name="l01306"></a>01306 <span class="comment">     */</span>
<a name="l01307"></a>01307     <span class="keywordtype">char</span> c = UDR2;
<a name="l01308"></a>01308     <span class="keyword">struct </span>FIFOBuffer * <span class="keyword">const</span> rxfifo = &amp;ser_handles[SER_UART2]-&gt;rxfifo;
<a name="l01309"></a>01309     <span class="comment">//ASSERT_VALID_FIFO(rxfifo);</span>
<a name="l01310"></a>01310 
<a name="l01311"></a>01311     <span class="keywordflow">if</span> (UNLIKELY(<a class="code" href="group__fifobuf.html#ga5dc5785260c19521eb0988068cfbc2ae" title="Check whether the fifo is full.">fifo_isfull</a>(rxfifo)))
<a name="l01312"></a>01312         ser_handles[SER_UART2]-&gt;status |= <a class="code" href="ser__at91_8h.html#a6589b5f61d9a85328534326ca0d06b72" title="Rx FIFO buffer overrun.">SERRF_RXFIFOOVERRUN</a>;
<a name="l01313"></a>01313     <span class="keywordflow">else</span>
<a name="l01314"></a>01314     {
<a name="l01315"></a>01315         <a class="code" href="group__fifobuf.html#gaa90a12236437f4c2c3205cd1f991a322" title="Push a character on the fifo buffer.">fifo_push</a>(rxfifo, c);
<a name="l01316"></a>01316 <span class="preprocessor">#if CONFIG_SER_HWHANDSHAKE</span>
<a name="l01317"></a>01317 <span class="preprocessor"></span>        <span class="keywordflow">if</span> (<a class="code" href="group__fifobuf.html#ga5dc5785260c19521eb0988068cfbc2ae" title="Check whether the fifo is full.">fifo_isfull</a>(rxfifo))
<a name="l01318"></a>01318             <a class="code" href="ser__mega_8c.html#adab881d9cd2cde8d44b4bd08596203a4" title="Dummy value, must be overridden.">RTS_OFF</a>;
<a name="l01319"></a>01319 <span class="preprocessor">#endif</span>
<a name="l01320"></a>01320 <span class="preprocessor"></span>    }
<a name="l01321"></a>01321     <span class="comment">/* Re-enable receive complete int */</span>
<a name="l01322"></a>01322     <span class="comment">//IRQ_DISABLE;</span>
<a name="l01323"></a>01323     <span class="comment">//UCSR1B |= BV(RXCIE);</span>
<a name="l01324"></a>01324 
<a name="l01325"></a>01325     SER_STROBE_OFF;
<a name="l01326"></a>01326 }
<a name="l01327"></a>01327 
<a name="l01328"></a>01328 <span class="preprocessor">#endif // AVR_HAS_UART2</span>
<a name="l01329"></a>01329 <span class="preprocessor"></span>
<a name="l01330"></a>01330 <span class="preprocessor">#if AVR_HAS_UART3</span>
<a name="l01331"></a>01331 <span class="preprocessor"></span>
<a name="l01343"></a>01343 DECLARE_ISR(USART3_RX_vect)
<a name="l01344"></a>01344 {
<a name="l01345"></a>01345     SER_STROBE_ON;
<a name="l01346"></a>01346 
<a name="l01347"></a>01347     <span class="comment">/* Disable Recv complete IRQ */</span>
<a name="l01348"></a>01348     <span class="comment">//UCSR1B &amp;= ~BV(RXCIE);</span>
<a name="l01349"></a>01349     <span class="comment">//IRQ_ENABLE;</span>
<a name="l01350"></a>01350 
<a name="l01351"></a>01351     <span class="comment">/* Should be read before UDR */</span>
<a name="l01352"></a>01352     ser_handles[SER_UART3]-&gt;<a class="code" href="structSerial.html#aeb00432964b5907610c7394b800d8997" title="Holds the flags defined above.">status</a> |= UCSR3A &amp; (<a class="code" href="ser__at91_8h.html#a9d6dbfba48714c7e9acb84efa476b0dd" title="Rx shift register overrun.">SERRF_RXSROVERRUN</a> | <a class="code" href="ser__at91_8h.html#ab228ff31693efe1fe49a1440889e9aa8" title="Stop bit missing.">SERRF_FRAMEERROR</a>);
<a name="l01353"></a>01353 
<a name="l01354"></a>01354     <span class="comment">/* To avoid an IRQ storm, we must _always_ read the UDR even when we&#39;re</span>
<a name="l01355"></a>01355 <span class="comment">     * not going to accept the incoming data</span>
<a name="l01356"></a>01356 <span class="comment">     */</span>
<a name="l01357"></a>01357     <span class="keywordtype">char</span> c = UDR3;
<a name="l01358"></a>01358     <span class="keyword">struct </span>FIFOBuffer * <span class="keyword">const</span> rxfifo = &amp;ser_handles[SER_UART3]-&gt;rxfifo;
<a name="l01359"></a>01359     <span class="comment">//ASSERT_VALID_FIFO(rxfifo);</span>
<a name="l01360"></a>01360 
<a name="l01361"></a>01361     <span class="keywordflow">if</span> (UNLIKELY(<a class="code" href="group__fifobuf.html#ga5dc5785260c19521eb0988068cfbc2ae" title="Check whether the fifo is full.">fifo_isfull</a>(rxfifo)))
<a name="l01362"></a>01362         ser_handles[SER_UART3]-&gt;status |= <a class="code" href="ser__at91_8h.html#a6589b5f61d9a85328534326ca0d06b72" title="Rx FIFO buffer overrun.">SERRF_RXFIFOOVERRUN</a>;
<a name="l01363"></a>01363     <span class="keywordflow">else</span>
<a name="l01364"></a>01364     {
<a name="l01365"></a>01365         <a class="code" href="group__fifobuf.html#gaa90a12236437f4c2c3205cd1f991a322" title="Push a character on the fifo buffer.">fifo_push</a>(rxfifo, c);
<a name="l01366"></a>01366 <span class="preprocessor">#if CONFIG_SER_HWHANDSHAKE</span>
<a name="l01367"></a>01367 <span class="preprocessor"></span>        <span class="keywordflow">if</span> (<a class="code" href="group__fifobuf.html#ga5dc5785260c19521eb0988068cfbc2ae" title="Check whether the fifo is full.">fifo_isfull</a>(rxfifo))
<a name="l01368"></a>01368             <a class="code" href="ser__mega_8c.html#adab881d9cd2cde8d44b4bd08596203a4" title="Dummy value, must be overridden.">RTS_OFF</a>;
<a name="l01369"></a>01369 <span class="preprocessor">#endif</span>
<a name="l01370"></a>01370 <span class="preprocessor"></span>    }
<a name="l01371"></a>01371     <span class="comment">/* Re-enable receive complete int */</span>
<a name="l01372"></a>01372     <span class="comment">//IRQ_DISABLE;</span>
<a name="l01373"></a>01373     <span class="comment">//UCSR1B |= BV(RXCIE);</span>
<a name="l01374"></a>01374 
<a name="l01375"></a>01375     SER_STROBE_OFF;
<a name="l01376"></a>01376 }
<a name="l01377"></a>01377 
<a name="l01378"></a>01378 <span class="preprocessor">#endif // AVR_HAS_UART3</span>
<a name="l01379"></a>01379 <span class="preprocessor"></span>
<a name="l01380"></a>01380 
<a name="l01384"></a><a class="code" href="ser__mega_8c.html#a534f3a5c155edeaf3129dab9a58bda9d">01384</a> DECLARE_ISR(SPI_STC_vect)
<a name="l01385"></a>01385 {
<a name="l01386"></a>01386     SER_STROBE_ON;
<a name="l01387"></a>01387 
<a name="l01388"></a>01388     <span class="comment">/* Read incoming byte. */</span>
<a name="l01389"></a>01389     <span class="keywordflow">if</span> (!<a class="code" href="group__fifobuf.html#ga5dc5785260c19521eb0988068cfbc2ae" title="Check whether the fifo is full.">fifo_isfull</a>(&amp;ser_handles[SER_SPI]-&gt;rxfifo))
<a name="l01390"></a>01390         <a class="code" href="group__fifobuf.html#gaa90a12236437f4c2c3205cd1f991a322" title="Push a character on the fifo buffer.">fifo_push</a>(&amp;ser_handles[SER_SPI]-&gt;rxfifo, SPDR);
<a name="l01391"></a>01391     <span class="comment">/*</span>
<a name="l01392"></a>01392 <span class="comment">     * FIXME</span>
<a name="l01393"></a>01393 <span class="comment">    else</span>
<a name="l01394"></a>01394 <span class="comment">        ser_handles[SER_SPI]-&gt;status |= SERRF_RXFIFOOVERRUN;</span>
<a name="l01395"></a>01395 <span class="comment">    */</span>
<a name="l01396"></a>01396 
<a name="l01397"></a>01397     <span class="comment">/* Send */</span>
<a name="l01398"></a>01398     <span class="keywordflow">if</span> (!<a class="code" href="group__fifobuf.html#ga0e994927c90f3db3a6df6877e948b77a" title="Check whether the fifo is empty.">fifo_isempty</a>(&amp;ser_handles[SER_SPI]-&gt;txfifo))
<a name="l01399"></a>01399         SPDR = <a class="code" href="group__fifobuf.html#ga10b23a805dd320d7767e99087fa7df84" title="Pop a character from the fifo buffer.">fifo_pop</a>(&amp;ser_handles[SER_SPI]-&gt;txfifo);
<a name="l01400"></a>01400     <span class="keywordflow">else</span>
<a name="l01401"></a>01401         UARTDescs[SER_SPI].sending = <span class="keyword">false</span>;
<a name="l01402"></a>01402 
<a name="l01403"></a>01403     SER_STROBE_OFF;
<a name="l01404"></a>01404 }
</pre></div></div>
</div>


