# PUA(Powerful Ultimate Architecture)mips.

we use codeup to manage our project.

generate verilog in one line(in the **/chisel**):

`sbt 'runMain cpu.elaborateCPU --target-dir generated'`

or you can(in the **/pua-mips**):

`make verilog`

## Some resources:

1. [Git commit message conventions](https://gitee.com/help/articles/4231#article-header3)

2. Chisel was initialized using [Chisel-template](https://github.com/freechipsproject/chisel-template).

3. [Online Assembler](https://godbolt.org/) 