/* Automatically generated from DX_M1A.xlsx
 * by Deepx Neural Network Generator v1.0
 */
#pragma once

#include <stdint.h>
#include "DX_M1A/NpuRegSystem.h"
#include "DX_M1A/NpuRegDma.h"
#include "DX_M1A/NpuRegNpu0.h"
#include "DX_M1A/NpuRegDebug.h"
#include "dxrt/common.h"

namespace dxrt {
struct NpuReg;
struct NpuMemMap;

/* Register index */

enum NpuRegIndex_DX_M1A
{
    INDEX_DX_M1A_SYSTEM_ID = 0,
    INDEX_DX_M1A_SYSTEM_ID_RMAP_ID = 1,
    INDEX_DX_M1A_SYSTEM_ID_REVISION_ID = 2,
    INDEX_DX_M1A_SYSTEM_ID_NPU_ID = 3,
    INDEX_DX_M1A_SYSTEM_ID_DEVICE_ID = 4,
    INDEX_DX_M1A_SYSTEM_RUN_OPT = 5,
    INDEX_DX_M1A_SYSTEM_RUN_OPT_RESERVED0 = 6,
    INDEX_DX_M1A_SYSTEM_RUN_OPT_AUTORUN_EN = 7,
    INDEX_DX_M1A_SYSTEM_STATUS1 = 8,
    INDEX_DX_M1A_SYSTEM_STATUS1_CMD_NUM = 9,
    INDEX_DX_M1A_SYSTEM_STATUS1_ARGMAX_ID = 10,
    INDEX_DX_M1A_SYSTEM_STATUS2 = 11,
    INDEX_DX_M1A_SYSTEM_STATUS2_BUSY = 12,
    INDEX_DX_M1A_SYSTEM_STATUS2_RESERVED0 = 13,
    INDEX_DX_M1A_SYSTEM_NET_INFO = 14,
    INDEX_DX_M1A_SYSTEM_NET_INFO_LAST_CMD_NUM = 15,
    INDEX_DX_M1A_SYSTEM_NET_INFO_RESERVED0 = 16,
    INDEX_DX_M1A_SYSTEM_IRQ_STATUS = 17,
    INDEX_DX_M1A_SYSTEM_IRQ_STATUS_STATUS_TILE = 18,
    INDEX_DX_M1A_SYSTEM_IRQ_STATUS_STATUS_OP = 19,
    INDEX_DX_M1A_SYSTEM_IRQ_STATUS_IRQ_MEM_COLLISION = 20,
    INDEX_DX_M1A_SYSTEM_IRQ_STATUS_IRQ_CMD_REACHED = 21,
    INDEX_DX_M1A_SYSTEM_IRQ_STATUS_IRQ_CMD_CKSUM = 22,
    INDEX_DX_M1A_SYSTEM_IRQ_STATUS_IRQ_NPU_FIFO = 23,
    INDEX_DX_M1A_SYSTEM_IRQ_STATUS_IRQ_DMA_FIFO_CCLK = 24,
    INDEX_DX_M1A_SYSTEM_IRQ_STATUS_IRQ_DMA_FIFO_NCLK = 25,
    INDEX_DX_M1A_SYSTEM_IRQ_STATUS_IRQ_DMA_FIFO_ACLK = 26,
    INDEX_DX_M1A_SYSTEM_IRQ_STATUS_IRQ_TIMEOUT_OP = 27,
    INDEX_DX_M1A_SYSTEM_IRQ_STATUS_IRQ_TIMEOUT_DMA = 28,
    INDEX_DX_M1A_SYSTEM_IRQ_STATUS_IRQ_INPUT_DONE = 29,
    INDEX_DX_M1A_SYSTEM_IRQ_STATUS_IRQ_TILE = 30,
    INDEX_DX_M1A_SYSTEM_IRQ_STATUS_IRQ_FRAME = 31,
    INDEX_DX_M1A_SYSTEM_IRQ_SET = 32,
    INDEX_DX_M1A_SYSTEM_IRQ_SET_RESERVED0 = 33,
    INDEX_DX_M1A_SYSTEM_IRQ_SET_IRQ_MEM_COLLISION_SET = 34,
    INDEX_DX_M1A_SYSTEM_IRQ_SET_IRQ_CMD_REACHED_SET = 35,
    INDEX_DX_M1A_SYSTEM_IRQ_SET_IRQ_CMD_CKSUM_SET = 36,
    INDEX_DX_M1A_SYSTEM_IRQ_SET_IRQ_NPU_FIFO_SET = 37,
    INDEX_DX_M1A_SYSTEM_IRQ_SET_IRQ_DMA_FIFO_SET = 38,
    INDEX_DX_M1A_SYSTEM_IRQ_SET_IRQ_TIMEOUT_OP_SET = 39,
    INDEX_DX_M1A_SYSTEM_IRQ_SET_IRQ_TIMEOUT_DMA_SET = 40,
    INDEX_DX_M1A_SYSTEM_IRQ_SET_IRQ_INPUT_DONE_SET = 41,
    INDEX_DX_M1A_SYSTEM_IRQ_SET_IRQ_TILE_SET = 42,
    INDEX_DX_M1A_SYSTEM_IRQ_SET_IRQ_FRAME_SET = 43,
    INDEX_DX_M1A_SYSTEM_IRQ_CNT0 = 44,
    INDEX_DX_M1A_SYSTEM_IRQ_CNT0_IRQ_CNT_NPU_NORMAL = 45,
    INDEX_DX_M1A_SYSTEM_IRQ_CNT1 = 46,
    INDEX_DX_M1A_SYSTEM_IRQ_CNT1_IRQ_CNT_NPU_INPUT_DONE = 47,
    INDEX_DX_M1A_SYSTEM_IRQ_CNT2 = 48,
    INDEX_DX_M1A_SYSTEM_IRQ_CNT2_IRQ_CNT_NPU_ABNORMAL = 49,
    INDEX_DX_M1A_SYSTEM_IRQ_CNT3 = 50,
    INDEX_DX_M1A_SYSTEM_IRQ_CNT3_IRQ_CNT_CPU_FINISH = 51,
    INDEX_DX_M1A_SYSTEM_IRQ_CNT4 = 52,
    INDEX_DX_M1A_SYSTEM_IRQ_CNT4_IRQ_CNT_CPU_INIT = 53,
    INDEX_DX_M1A_SYSTEM_IN_FEATURE_BASE = 54,
    INDEX_DX_M1A_SYSTEM_IN_FEATURE_BASE_IN_FEATURE_OFFSET = 55,
    INDEX_DX_M1A_SYSTEM_OUT_FEATURE_BASE = 56,
    INDEX_DX_M1A_SYSTEM_OUT_FEATURE_BASE_OUT_FEATURE_OFFSET = 57,
    INDEX_DX_M1A_SYSTEM_WEIGHT_BASE = 58,
    INDEX_DX_M1A_SYSTEM_WEIGHT_BASE_WEIGHT_OFFSET = 59,
    INDEX_DX_M1A_SYSTEM_IRQ_TIMER_DMA = 60,
    INDEX_DX_M1A_SYSTEM_IRQ_TIMER_DMA_IRQ_TIMER_DMA = 61,
    INDEX_DX_M1A_SYSTEM_IRQ_TIMER_OP = 62,
    INDEX_DX_M1A_SYSTEM_IRQ_TIMER_OP_IRQ_TIMER_OP = 63,
    INDEX_DX_M1A_SYSTEM_CMD = 64,
    INDEX_DX_M1A_SYSTEM_CMD_START = 65,
    INDEX_DX_M1A_SYSTEM_CMD_RESERVED0 = 66,
    INDEX_DX_M1A_SYSTEM_SWREG0 = 67,
    INDEX_DX_M1A_SYSTEM_SWREG0_SWREG0 = 68,
    INDEX_DX_M1A_SYSTEM_SWREG1 = 69,
    INDEX_DX_M1A_SYSTEM_SWREG1_SWREG1 = 70,
    INDEX_DX_M1A_SYSTEM_SWREG2 = 71,
    INDEX_DX_M1A_SYSTEM_SWREG2_SWREG2 = 72,
    INDEX_DX_M1A_SYSTEM_SWREG3 = 73,
    INDEX_DX_M1A_SYSTEM_SWREG3_SWREG3 = 74,
    INDEX_DX_M1A_SYSTEM_IRQ_EXT_CLR_OPT = 75,
    INDEX_DX_M1A_SYSTEM_IRQ_EXT_CLR_OPT_IRQ_EXT_CLR_OPT = 76,
    INDEX_DX_M1A_SYSTEM_IRQ_EXT_CLR_OPT_RESERVED0 = 77,
    INDEX_DX_M1A_SYSTEM_RSV0 = 78,
    INDEX_DX_M1A_SYSTEM_RSV0_RESERVED0 = 79,
    INDEX_DX_M1A_SYSTEM_RSV1 = 80,
    INDEX_DX_M1A_SYSTEM_RSV1_RESERVED0 = 81,
    INDEX_DX_M1A_SYSTEM_RSV2 = 82,
    INDEX_DX_M1A_SYSTEM_RSV2_RESERVED0 = 83,
    INDEX_DX_M1A_SYSTEM_CPU_STATUS = 84,
    INDEX_DX_M1A_SYSTEM_CPU_STATUS_CPU_LOCKUP = 85,
    INDEX_DX_M1A_SYSTEM_CPU_STATUS_CPU_HALTED = 86,
    INDEX_DX_M1A_SYSTEM_CPU_STATUS_CPU_SLEEPDEEP = 87,
    INDEX_DX_M1A_SYSTEM_CPU_STATUS_CPU_SLEEPING = 88,
    INDEX_DX_M1A_SYSTEM_CPU_STATUS_RESERVED0 = 89,
    INDEX_DX_M1A_SYSTEM_CPU_IRQ_SET = 90,
    INDEX_DX_M1A_SYSTEM_CPU_IRQ_SET_IRQ_CPU_INIT_SET = 91,
    INDEX_DX_M1A_SYSTEM_CPU_IRQ_SET_IRQ_CPU_FINISH_SET = 92,
    INDEX_DX_M1A_SYSTEM_CPU_IRQ_SET_RESERVED0 = 93,
    INDEX_DX_M1A_SYSTEM_CPU_IRQ_STATUS = 94,
    INDEX_DX_M1A_SYSTEM_CPU_IRQ_STATUS_IRQ_CPU_INIT = 95,
    INDEX_DX_M1A_SYSTEM_CPU_IRQ_STATUS_IRQ_CPU_FINISH = 96,
    INDEX_DX_M1A_SYSTEM_CPU_IRQ_STATUS_CPU_BUSY = 97,
    INDEX_DX_M1A_SYSTEM_CPU_IRQ_STATUS_RESERVED0 = 98,
    INDEX_DX_M1A_SYSTEM_CPU_START = 99,
    INDEX_DX_M1A_SYSTEM_CPU_START_CPU_START = 100,
    INDEX_DX_M1A_SYSTEM_CPU_START_RESERVED0 = 101,
    INDEX_DX_M1A_SYSTEM_PPU_OUT_FILTER_INFO = 102,
    INDEX_DX_M1A_SYSTEM_PPU_OUT_FILTER_INFO_PPU_FILTERING_NUM = 103,
    INDEX_DX_M1A_SYSTEM_PPU_OUT_FILTER_INFO_PPU_FILTERING_WNUM = 104,
    INDEX_DX_M1A_SYSTEM_PPU_OUT_FILTER_INFO_PPU_FILTERING_BUFSEL = 105,
    INDEX_DX_M1A_SYSTEM_PPU_OUT_FILTER_INFO_RESERVED0 = 106,
    INDEX_DX_M1A_SYSTEM_PPU_OUT_FEATURE_INFO = 107,
    INDEX_DX_M1A_SYSTEM_PPU_OUT_FEATURE_INFO_PPU_OUT_FEATURE_NUM = 108,
    INDEX_DX_M1A_SYSTEM_PPU_OUT_FEATURE_INFO_RESERVED0 = 109,
    INDEX_DX_M1A_SYSTEM_PPU_OUT_FEATURE_BASE = 110,
    INDEX_DX_M1A_SYSTEM_PPU_OUT_FEATURE_BASE_PPU_OUT_FEATURE_OFFSET = 111,
    INDEX_DX_M1A_SYSTEM_SWREG4 = 112,
    INDEX_DX_M1A_SYSTEM_SWREG4_SWREG4 = 113,
    INDEX_DX_M1A_SYSTEM_SWREG5 = 114,
    INDEX_DX_M1A_SYSTEM_SWREG5_SWREG5 = 115,
    INDEX_DX_M1A_SYSTEM_SWREG6 = 116,
    INDEX_DX_M1A_SYSTEM_SWREG6_SWREG6 = 117,
    INDEX_DX_M1A_SYSTEM_SWREG7 = 118,
    INDEX_DX_M1A_SYSTEM_SWREG7_SWREG7 = 119,
    INDEX_DX_M1A_SYSTEM_SWREG8 = 120,
    INDEX_DX_M1A_SYSTEM_SWREG8_SWREG8 = 121,
    INDEX_DX_M1A_SYSTEM_SWREG9 = 122,
    INDEX_DX_M1A_SYSTEM_SWREG9_SWREG9 = 123,
    INDEX_DX_M1A_SYSTEM_SWREG10 = 124,
    INDEX_DX_M1A_SYSTEM_SWREG10_SWREG10 = 125,
    INDEX_DX_M1A_SYSTEM_SWREG11 = 126,
    INDEX_DX_M1A_SYSTEM_SWREG11_SWREG11 = 127,
    INDEX_DX_M1A_SYSTEM_SWREG12 = 128,
    INDEX_DX_M1A_SYSTEM_SWREG12_SWREG12 = 129,
    INDEX_DX_M1A_SYSTEM_SWREG13 = 130,
    INDEX_DX_M1A_SYSTEM_SWREG13_SWREG13 = 131,
    INDEX_DX_M1A_SYSTEM_SWREG14 = 132,
    INDEX_DX_M1A_SYSTEM_SWREG14_SWREG14 = 133,
    INDEX_DX_M1A_SYSTEM_SWREG15 = 134,
    INDEX_DX_M1A_SYSTEM_SWREG15_SWREG15 = 135,
    INDEX_DX_M1A_DEBUG_STAMP0 = 136,
    INDEX_DX_M1A_DEBUG_STAMP0_RESERVED0 = 137,
    INDEX_DX_M1A_DEBUG_STAMP0_STAMP_OPT = 138,
    INDEX_DX_M1A_DEBUG_STAMP0_STAMP_EN = 139,
    INDEX_DX_M1A_DEBUG_STAMP1 = 140,
    INDEX_DX_M1A_DEBUG_STAMP1_TILE_IDX = 141,
    INDEX_DX_M1A_DEBUG_STAMP1_LAYER_IDX = 142,
    INDEX_DX_M1A_DEBUG_STAMP2 = 143,
    INDEX_DX_M1A_DEBUG_STAMP2_CLK_CNT = 144,
    INDEX_DX_M1A_DEBUG_STAMP3 = 145,
    INDEX_DX_M1A_DEBUG_STAMP3_OP_CNT = 146,
    INDEX_DX_M1A_DEBUG_STAMP4 = 147,
    INDEX_DX_M1A_DEBUG_STAMP4_DMA_RD_WR_CNT = 148,
    INDEX_DX_M1A_DEBUG_STAMP5 = 149,
    INDEX_DX_M1A_DEBUG_STAMP5_DMA_RD_CNT = 150,
    INDEX_DX_M1A_DEBUG_STAMP6 = 151,
    INDEX_DX_M1A_DEBUG_STAMP6_DMA_WR_CNT = 152,
    INDEX_DX_M1A_DEBUG_STAMP7 = 153,
    INDEX_DX_M1A_DEBUG_STAMP7_HIDE_CNT = 154,
    INDEX_DX_M1A_DEBUG_STAMP8 = 155,
    INDEX_DX_M1A_DEBUG_STAMP8_WAIT_CNT = 156,
    INDEX_DX_M1A_DEBUG_STAMP9 = 157,
    INDEX_DX_M1A_DEBUG_STAMP9_RMAP_RD_ONLY_CNT = 158,
    INDEX_DX_M1A_DEBUG_STAMP10 = 159,
    INDEX_DX_M1A_DEBUG_STAMP10_CLK_CNT_SEL = 160,
    INDEX_DX_M1A_DEBUG_STAMP11 = 161,
    INDEX_DX_M1A_DEBUG_STAMP11_OP_CNT_SEL = 162,
    INDEX_DX_M1A_DEBUG_STAMP12 = 163,
    INDEX_DX_M1A_DEBUG_STAMP12_DMA_RD_WR_CNT_SEL = 164,
    INDEX_DX_M1A_DEBUG_STAMP13 = 165,
    INDEX_DX_M1A_DEBUG_STAMP13_DMA_RD_CNT_SEL = 166,
    INDEX_DX_M1A_DEBUG_STAMP14 = 167,
    INDEX_DX_M1A_DEBUG_STAMP14_DMA_WR_CNT_SEL = 168,
    INDEX_DX_M1A_DEBUG_STAMP15 = 169,
    INDEX_DX_M1A_DEBUG_STAMP15_HIDE_CNT_SEL = 170,
    INDEX_DX_M1A_DEBUG_STAMP16 = 171,
    INDEX_DX_M1A_DEBUG_STAMP16_WAIT_CNT_SEL = 172,
    INDEX_DX_M1A_DEBUG_STAMP17 = 173,
    INDEX_DX_M1A_DEBUG_STAMP17_RMAP_RD_ONLY_CNT_SEL = 174,
    INDEX_DX_M1A_DEBUG_FSM_PE0_RD = 175,
    INDEX_DX_M1A_DEBUG_FSM_PE0_RD_FSM_PE0_RD = 176,
    INDEX_DX_M1A_DEBUG_FSM_PE0_RD_RESERVED0 = 177,
    INDEX_DX_M1A_DEBUG_FSM_PE0_WR = 178,
    INDEX_DX_M1A_DEBUG_FSM_PE0_WR_FSM_PE0_WR = 179,
    INDEX_DX_M1A_DEBUG_FSM_PE0_WR_RESERVED0 = 180,
    INDEX_DX_M1A_DEBUG_FSM_PE1_RD = 181,
    INDEX_DX_M1A_DEBUG_FSM_PE1_RD_FSM_PE1_RD = 182,
    INDEX_DX_M1A_DEBUG_FSM_PE1_RD_RESERVED0 = 183,
    INDEX_DX_M1A_DEBUG_FSM_PE1_WR = 184,
    INDEX_DX_M1A_DEBUG_FSM_PE1_WR_FSM_PE1_WR = 185,
    INDEX_DX_M1A_DEBUG_FSM_PE1_WR_RESERVED0 = 186,
    INDEX_DX_M1A_DEBUG_FSM_PE2_RD = 187,
    INDEX_DX_M1A_DEBUG_FSM_PE2_RD_FSM_PE2_RD = 188,
    INDEX_DX_M1A_DEBUG_FSM_PE2_RD_RESERVED0 = 189,
    INDEX_DX_M1A_DEBUG_FSM_PE2_WR = 190,
    INDEX_DX_M1A_DEBUG_FSM_PE2_WR_FSM_PE2_WR = 191,
    INDEX_DX_M1A_DEBUG_FSM_PE2_WR_RESERVED0 = 192,
    INDEX_DX_M1A_DEBUG_FSM_PE3_RD = 193,
    INDEX_DX_M1A_DEBUG_FSM_PE3_RD_FSM_PE3_RD = 194,
    INDEX_DX_M1A_DEBUG_FSM_PE3_RD_RESERVED0 = 195,
    INDEX_DX_M1A_DEBUG_FSM_PE3_WR = 196,
    INDEX_DX_M1A_DEBUG_FSM_PE3_WR_FSM_PE3_WR = 197,
    INDEX_DX_M1A_DEBUG_FSM_PE3_WR_RESERVED0 = 198,
    INDEX_DX_M1A_DEBUG_DMA_CMD_ARB = 199,
    INDEX_DX_M1A_DEBUG_DMA_CMD_ARB_CMD_ARB_RIDFF_EMPTY_RD = 200,
    INDEX_DX_M1A_DEBUG_DMA_CMD_ARB_CMD_ARB_RIDFF_FULL_WR = 201,
    INDEX_DX_M1A_DEBUG_DMA_CMD_ARB_CMD_ARB_WIDFF_EMPTY_RD = 202,
    INDEX_DX_M1A_DEBUG_DMA_CMD_ARB_CMD_ARB_WIDFF_FULL_WR = 203,
    INDEX_DX_M1A_DEBUG_DMA_CMD_ARB_CMD_ARB_WDMAFF_EMPTY_RD = 204,
    INDEX_DX_M1A_DEBUG_DMA_CMD_ARB_CMD_ARB_WDMAFF_FULL_WR = 205,
    INDEX_DX_M1A_DEBUG_DMA_CMD_ARB_CMD_ARB_WMFF_EMPTY_RD = 206,
    INDEX_DX_M1A_DEBUG_DMA_CMD_ARB_CMD_ARB_WMFF_FULL_WR = 207,
    INDEX_DX_M1A_DEBUG_DMA_CMD_ARB_CMD_ARB_RAFF_EMPTY_RD = 208,
    INDEX_DX_M1A_DEBUG_DMA_CMD_ARB_CMD_ARB_RAFF_FULL_WR = 209,
    INDEX_DX_M1A_DEBUG_DMA_CMD_ARB_CMD_ARB_RMFF_EMPTY_RD = 210,
    INDEX_DX_M1A_DEBUG_DMA_CMD_ARB_CMD_ARB_RMFF_FULL_WR = 211,
    INDEX_DX_M1A_DEBUG_DMA_CMD_ARB_CMD_ARB_WAFF_EMPTY_RD = 212,
    INDEX_DX_M1A_DEBUG_DMA_CMD_ARB_CMD_ARB_WAFF_FULL_WR = 213,
    INDEX_DX_M1A_DEBUG_DMA_CMD_ARB_CMD_ARB_WCMEN_EMPTY_RD = 214,
    INDEX_DX_M1A_DEBUG_DMA_CMD_ARB_CMD_ARB_WCMEN_FULL_WR = 215,
    INDEX_DX_M1A_DEBUG_DMA_CMD_ARB_CMD_ARB_WCMFF_EMPTY_RD = 216,
    INDEX_DX_M1A_DEBUG_DMA_CMD_ARB_CMD_ARB_WCMFF_FULL_WR = 217,
    INDEX_DX_M1A_DEBUG_DMA_CMD_ARB_CMD_ARB_RCMFF_EMPTY_RD = 218,
    INDEX_DX_M1A_DEBUG_DMA_CMD_ARB_CMD_ARB_RCMFF_FULL_WR = 219,
    INDEX_DX_M1A_DEBUG_DMA_CMD_ARB_RESERVED0 = 220,
    INDEX_DX_M1A_DEBUG_DMA_AXI_RD = 221,
    INDEX_DX_M1A_DEBUG_DMA_AXI_RD_AXI_RD_ACSM = 222,
    INDEX_DX_M1A_DEBUG_DMA_AXI_RD_RESERVED2 = 223,
    INDEX_DX_M1A_DEBUG_DMA_AXI_RD_AXI_RD_DCSM = 224,
    INDEX_DX_M1A_DEBUG_DMA_AXI_RD_RESERVED1 = 225,
    INDEX_DX_M1A_DEBUG_DMA_AXI_RD_AXI_RD_DMAR_EMPTY_RD = 226,
    INDEX_DX_M1A_DEBUG_DMA_AXI_RD_AXI_RD_DMAR_FULL_WR = 227,
    INDEX_DX_M1A_DEBUG_DMA_AXI_RD_AXI_RD_AFF_EMPTY_RD = 228,
    INDEX_DX_M1A_DEBUG_DMA_AXI_RD_AXI_RD_AFF_FULL_WR = 229,
    INDEX_DX_M1A_DEBUG_DMA_AXI_RD_RESERVED0 = 230,
    INDEX_DX_M1A_DEBUG_DMA_AXI_WR = 231,
    INDEX_DX_M1A_DEBUG_DMA_AXI_WR_AXI_WR_ACSM = 232,
    INDEX_DX_M1A_DEBUG_DMA_AXI_WR_RESERVED2 = 233,
    INDEX_DX_M1A_DEBUG_DMA_AXI_WR_AXI_WR_DCSM = 234,
    INDEX_DX_M1A_DEBUG_DMA_AXI_WR_RESERVED1 = 235,
    INDEX_DX_M1A_DEBUG_DMA_AXI_WR_AXI_WR_DMAW_EMPTY_RD = 236,
    INDEX_DX_M1A_DEBUG_DMA_AXI_WR_AXI_WR_DMAW_FULL_WR = 237,
    INDEX_DX_M1A_DEBUG_DMA_AXI_WR_AXI_WR_BFF_EMPTY_RD = 238,
    INDEX_DX_M1A_DEBUG_DMA_AXI_WR_AXI_WR_BFF_FULL_WR = 239,
    INDEX_DX_M1A_DEBUG_DMA_AXI_WR_AXI_WR_AFF_EMPTY_RD = 240,
    INDEX_DX_M1A_DEBUG_DMA_AXI_WR_AXI_WR_AFF_FULL_WR = 241,
    INDEX_DX_M1A_DEBUG_DMA_AXI_WR_RESERVED0 = 242,
    INDEX_DX_M1A_DEBUG_DMA_MEM_WR = 243,
    INDEX_DX_M1A_DEBUG_DMA_MEM_WR_MEM_WR_CSM = 244,
    INDEX_DX_M1A_DEBUG_DMA_MEM_WR_RESERVED0 = 245,
    INDEX_DX_M1A_DEBUG_DMA_MEM_RD = 246,
    INDEX_DX_M1A_DEBUG_DMA_MEM_RD_MEM_RD_CSM = 247,
    INDEX_DX_M1A_DEBUG_DMA_MEM_RD_RESERVED0 = 248,
    INDEX_DX_M1A_DEBUG_DMA_MEM_CP = 249,
    INDEX_DX_M1A_DEBUG_DMA_MEM_CP_MEM_CP_CSM = 250,
    INDEX_DX_M1A_DEBUG_DMA_MEM_CP_RESERVED0 = 251,
    INDEX_DX_M1A_DEBUG_DMA_SFR_WR = 252,
    INDEX_DX_M1A_DEBUG_DMA_SFR_WR_SFR_WR_CSM = 253,
    INDEX_DX_M1A_DEBUG_DMA_SFR_WR_RESERVED0 = 254,
    INDEX_DX_M1A_DEBUG_DMA_CMEM_RD = 255,
    INDEX_DX_M1A_DEBUG_DMA_CMEM_RD_CMEM_RD_CSM = 256,
    INDEX_DX_M1A_DEBUG_DMA_CMEM_RD_RESERVED1 = 257,
    INDEX_DX_M1A_DEBUG_DMA_CMEM_RD_CMEM_RD_DMARFF_EMPTY_RD = 258,
    INDEX_DX_M1A_DEBUG_DMA_CMEM_RD_CMEM_RD_DMARFF_FULL_WR = 259,
    INDEX_DX_M1A_DEBUG_DMA_CMEM_RD_RESERVED0 = 260,
    INDEX_DX_M1A_DEBUG_DMA_CMEM_WR = 261,
    INDEX_DX_M1A_DEBUG_DMA_CMEM_WR_CMEM_WR_CSM = 262,
    INDEX_DX_M1A_DEBUG_DMA_CMEM_WR_RESERVED1 = 263,
    INDEX_DX_M1A_DEBUG_DMA_CMEM_WR_CMEM_WR_DMARFF_EMPTY_RD = 264,
    INDEX_DX_M1A_DEBUG_DMA_CMEM_WR_CMEM_WR_DMARFF_FULL_WR = 265,
    INDEX_DX_M1A_DEBUG_DMA_CMEM_WR_RESERVED0 = 266,
    INDEX_DX_M1A_DEBUG_SFU_FIFO = 267,
    INDEX_DX_M1A_DEBUG_SFU_FIFO_SFU_FF_EMPTY_RD_LSB_PE1 = 268,
    INDEX_DX_M1A_DEBUG_SFU_FIFO_SFU_FF_EMPTY_RD_MSB_PE1 = 269,
    INDEX_DX_M1A_DEBUG_SFU_FIFO_SFU_FF_EMPTY_RD_LSB_PE0 = 270,
    INDEX_DX_M1A_DEBUG_SFU_FIFO_SFU_FF_EMPTY_RD_MSB_PE0 = 271,
    INDEX_DX_M1A_DEBUG_SFU_FIFO_SFU_FF_FULL_WR_LSB_PE1 = 272,
    INDEX_DX_M1A_DEBUG_SFU_FIFO_SFU_FF_FULL_WR_MSB_PE1 = 273,
    INDEX_DX_M1A_DEBUG_SFU_FIFO_SFU_FF_FULL_WR_LSB_PE0 = 274,
    INDEX_DX_M1A_DEBUG_SFU_FIFO_SFU_FF_FULL_WR_MSB_PE0 = 275,
    INDEX_DX_M1A_DEBUG_SFU_FIFO_RESERVED0 = 276,
    INDEX_DX_M1A_DEBUG_NPU_DBG0 = 277,
    INDEX_DX_M1A_DEBUG_NPU_DBG0_FINISH_CNT = 278,
    INDEX_DX_M1A_DEBUG_NPU_DBG0_RESERVED0 = 279,
    INDEX_DX_M1A_DEBUG_NPU_DBG1 = 280,
    INDEX_DX_M1A_DEBUG_NPU_DBG1_CAPTURE_START_TILE_NUM = 281,
    INDEX_DX_M1A_DEBUG_NPU_DBG1_RESERVED0 = 282,
    INDEX_DX_M1A_DEBUG_NPU_DBG2 = 283,
    INDEX_DX_M1A_DEBUG_NPU_DBG2_CAPTURE_PE_VALID_NUM = 284,
    INDEX_DX_M1A_DEBUG_NPU_DBG3 = 285,
    INDEX_DX_M1A_DEBUG_NPU_DBG3_CAPTURE_PE_CHANNEL_NUM = 286,
    INDEX_DX_M1A_DEBUG_NPU_DBG3_RESERVED0 = 287,
    INDEX_DX_M1A_DEBUG_NPU_DBG4 = 288,
    INDEX_DX_M1A_DEBUG_NPU_DBG4_CAPTURE_PE0_OUT = 289,
    INDEX_DX_M1A_DEBUG_NPU_DBG4_RESERVED0 = 290,
    INDEX_DX_M1A_DEBUG_NPU_DBG5 = 291,
    INDEX_DX_M1A_DEBUG_NPU_DBG5_CAPTURE_PE1_OUT = 292,
    INDEX_DX_M1A_DEBUG_NPU_DBG5_RESERVED0 = 293,
    INDEX_DX_M1A_DEBUG_NPU_DBG6 = 294,
    INDEX_DX_M1A_DEBUG_NPU_DBG6_CAPTURE_SFU_VALID_NUM = 295,
    INDEX_DX_M1A_DEBUG_NPU_DBG7 = 296,
    INDEX_DX_M1A_DEBUG_NPU_DBG7_CAPTURE_SFU_CHANNEL_NUM = 297,
    INDEX_DX_M1A_DEBUG_NPU_DBG7_RESERVED0 = 298,
    INDEX_DX_M1A_DEBUG_NPU_DBG8 = 299,
    INDEX_DX_M1A_DEBUG_NPU_DBG8_CAPTURE_SFU_DEQ_DATA = 300,
    INDEX_DX_M1A_DEBUG_NPU_DBG8_RESERVED0 = 301,
    INDEX_DX_M1A_DEBUG_NPU_DBG9 = 302,
    INDEX_DX_M1A_DEBUG_NPU_DBG9_CAPTURE_SFU_PAF_DATA = 303,
    INDEX_DX_M1A_DEBUG_NPU_DBG9_RESERVED0 = 304,
    INDEX_DX_M1A_DEBUG_NPU_DBG10 = 305,
    INDEX_DX_M1A_DEBUG_NPU_DBG10_CAPTURE_SFU_POSTA_DATA = 306,
    INDEX_DX_M1A_DEBUG_NPU_DBG10_RESERVED0 = 307,
    INDEX_DX_M1A_DEBUG_NPU_DBG11 = 308,
    INDEX_DX_M1A_DEBUG_NPU_DBG11_CAPTURE_SFU_POSTB_DATA = 309,
    INDEX_DX_M1A_DEBUG_NPU_DBG11_RESERVED0 = 310,
    INDEX_DX_M1A_DEBUG_FSM_RD = 311,
    INDEX_DX_M1A_DEBUG_FSM_RD_FSM_RD_PULSE = 312,
    INDEX_DX_M1A_DEBUG_FSM_RD_RESERVED0 = 313,
    INDEX_DX_M1A_DMA_AXI_BASE_ADDR_LOW = 314,
    INDEX_DX_M1A_DMA_AXI_BASE_ADDR_LOW_AXI4_BASE_ADDR_LOW = 315,
    INDEX_DX_M1A_DMA_AXI_BASE_ADDR_HIGH = 316,
    INDEX_DX_M1A_DMA_AXI_BASE_ADDR_HIGH_AXI4_BASE_ADDR_HIGH = 317,
    INDEX_DX_M1A_DMA_AXI4_RADDR = 318,
    INDEX_DX_M1A_DMA_AXI4_RADDR_DMA0_AXI4_RADDR = 319,
    INDEX_DX_M1A_DMA_AXI4_WADDR = 320,
    INDEX_DX_M1A_DMA_AXI4_WADDR_DMA0_AXI4_WADDR = 321,
    INDEX_DX_M1A_DMA_RSVD0 = 322,
    INDEX_DX_M1A_DMA_RSVD0_RESERVED0 = 323,
    INDEX_DX_M1A_DMA_RSVD1 = 324,
    INDEX_DX_M1A_DMA_RSVD1_RESERVED0 = 325,
    INDEX_DX_M1A_DMA_SRAM_DST_ADDR0 = 326,
    INDEX_DX_M1A_DMA_SRAM_DST_ADDR0_DMA0_SRAM_DST_ADDR0 = 327,
    INDEX_DX_M1A_DMA_SRAM_DST_ADDR1 = 328,
    INDEX_DX_M1A_DMA_SRAM_DST_ADDR1_DMA0_SRAM_DST_ADDR1 = 329,
    INDEX_DX_M1A_DMA_SRAM_SRC_ADDR = 330,
    INDEX_DX_M1A_DMA_SRAM_SRC_ADDR_DMA0_SRAM_SRC_ADDR = 331,
    INDEX_DX_M1A_DMA_READ_SIZE = 332,
    INDEX_DX_M1A_DMA_READ_SIZE_RESERVED1 = 333,
    INDEX_DX_M1A_DMA_READ_SIZE_DMA0_READ_SIZE = 334,
    INDEX_DX_M1A_DMA_READ_SIZE_RESERVED0 = 335,
    INDEX_DX_M1A_DMA_WRITE_SIZE = 336,
    INDEX_DX_M1A_DMA_WRITE_SIZE_RESERVED1 = 337,
    INDEX_DX_M1A_DMA_WRITE_SIZE_DMA0_WRITE_SIZE = 338,
    INDEX_DX_M1A_DMA_WRITE_SIZE_RESERVED0 = 339,
    INDEX_DX_M1A_DMA_RSVD2 = 340,
    INDEX_DX_M1A_DMA_RSVD2_RESERVED0 = 341,
    INDEX_DX_M1A_DMA_RSVD3 = 342,
    INDEX_DX_M1A_DMA_RSVD3_RESERVED0 = 343,
    INDEX_DX_M1A_DMA_RSVD4 = 344,
    INDEX_DX_M1A_DMA_RSVD4_RESERVED0 = 345,
    INDEX_DX_M1A_DMA_RSVD5 = 346,
    INDEX_DX_M1A_DMA_RSVD5_RESERVED0 = 347,
    INDEX_DX_M1A_DMA_IRQ = 348,
    INDEX_DX_M1A_DMA_IRQ_DMA_IRQ_EN = 349,
    INDEX_DX_M1A_DMA_IRQ_RESERVED0 = 350,
    INDEX_DX_M1A_DMA_CMD = 351,
    INDEX_DX_M1A_DMA_CMD_DMA_START_CMD = 352,
    INDEX_DX_M1A_DMA_CMD_RESERVED0 = 353,
    INDEX_DX_M1A_DMA_STATUS = 354,
    INDEX_DX_M1A_DMA_STATUS_DMA_DONE_STATUS = 355,
    INDEX_DX_M1A_DMA_STATUS_RESERVED0 = 356,
    INDEX_DX_M1A_DMA_SFR_BASE_ADDR_LOW = 357,
    INDEX_DX_M1A_DMA_SFR_BASE_ADDR_LOW_SFR_BASE_ADDR_LOW = 358,
    INDEX_DX_M1A_DMA_SFR_BASE_ADDR_HIGH = 359,
    INDEX_DX_M1A_DMA_SFR_BASE_ADDR_HIGH_SFR_BASE_ADDR_HIGH = 360,
    INDEX_DX_M1A_DMA_SFR_ADDR_OFFS = 361,
    INDEX_DX_M1A_DMA_SFR_ADDR_OFFS_RESERVED0 = 362,
    INDEX_DX_M1A_DMA_SFR_ADDR_OFFS_SFR_ADDR_OFFS = 363,
    INDEX_DX_M1A_DMA_SFR_START_ADDR = 364,
    INDEX_DX_M1A_DMA_SFR_START_ADDR_SFR_START_ADDR = 365,
    INDEX_DX_M1A_DMA_SFR_START_ADDR_RESERVED0 = 366,
    INDEX_DX_M1A_DMA_SFR_MOVE_CNT = 367,
    INDEX_DX_M1A_DMA_SFR_MOVE_CNT_RESERVED1 = 368,
    INDEX_DX_M1A_DMA_SFR_MOVE_CNT_SFR_MOVE_CNT = 369,
    INDEX_DX_M1A_DMA_SFR_MOVE_CNT_RESERVED0 = 370,
    INDEX_DX_M1A_DMA_SFR_ID = 371,
    INDEX_DX_M1A_DMA_SFR_ID_SFR_ID = 372,
    INDEX_DX_M1A_DMA_SFR_ID_RESERVED0 = 373,
    INDEX_DX_M1A_DMA_SFR_DMA_STATUS = 374,
    INDEX_DX_M1A_DMA_SFR_DMA_STATUS_SFR_DMA_DONE_STATUS = 375,
    INDEX_DX_M1A_DMA_SFR_DMA_STATUS_RESERVED0 = 376,
    INDEX_DX_M1A_DMA_DMA_CTRL = 377,
    INDEX_DX_M1A_DMA_DMA_CTRL_DMA_CTRL_ENABLE = 378,
    INDEX_DX_M1A_DMA_DMA_CTRL_RESERVED0 = 379,
    INDEX_DX_M1A_DMA_FLUSH_STATUS = 380,
    INDEX_DX_M1A_DMA_FLUSH_STATUS_FLUSH_STATUS = 381,
    INDEX_DX_M1A_DMA_FLUSH_STATUS_RESERVED0 = 382,
    INDEX_DX_M1A_DMA_AXI_CFG0 = 383,
    INDEX_DX_M1A_DMA_AXI_CFG0_AXI_RDMA_BURST_LENGTH = 384,
    INDEX_DX_M1A_DMA_AXI_CFG0_RESERVED0 = 385,
    INDEX_DX_M1A_DMA_AXI_CFG1 = 386,
    INDEX_DX_M1A_DMA_AXI_CFG1_AXI_WDMA_BURST_LENGTH = 387,
    INDEX_DX_M1A_DMA_AXI_CFG1_RESERVED0 = 388,
    INDEX_DX_M1A_DMA_AXI_CFG2 = 389,
    INDEX_DX_M1A_DMA_AXI_CFG2_AXI_RDMA_MO = 390,
    INDEX_DX_M1A_DMA_AXI_CFG2_RESERVED0 = 391,
    INDEX_DX_M1A_DMA_AXI_CFG3 = 392,
    INDEX_DX_M1A_DMA_AXI_CFG3_AXI_WDMA_MO = 393,
    INDEX_DX_M1A_DMA_AXI_CFG3_RESERVED0 = 394,
    INDEX_DX_M1A_DMA_AXI_CFG4 = 395,
    INDEX_DX_M1A_DMA_AXI_CFG4_AXI_4KB_BOUNDARY = 396,
    INDEX_DX_M1A_DMA_AXI_CFG4_RESERVED0 = 397,
    INDEX_DX_M1A_DMA_AXI_CFG5 = 398,
    INDEX_DX_M1A_DMA_AXI_CFG5_AXI_RDMA_QOS = 399,
    INDEX_DX_M1A_DMA_AXI_CFG5_RESERVED0 = 400,
    INDEX_DX_M1A_DMA_AXI_CFG6 = 401,
    INDEX_DX_M1A_DMA_AXI_CFG6_AXI_WDMA_QOS = 402,
    INDEX_DX_M1A_DMA_AXI_CFG6_RESERVED0 = 403,
    INDEX_DX_M1A_DMA_VIRT_RD_EN = 404,
    INDEX_DX_M1A_DMA_VIRT_RD_EN_VIRTUAL_READ_EN = 405,
    INDEX_DX_M1A_DMA_VIRT_RD_EN_RESERVED0 = 406,
    INDEX_DX_M1A_DMA_VIRT_RD_PTRN = 407,
    INDEX_DX_M1A_DMA_VIRT_RD_PTRN_VIRTUAL_READ_PATTERN = 408,

  
    INDEX_DX_M1A_NPU0_DATA_CFG0 = 409,
    INDEX_DX_M1A_NPU0_DATA_CFG0_FEATURE_BIT_WIDTH = 410,
    INDEX_DX_M1A_NPU0_DATA_CFG0_W_FEATURE_BIT_WIDTH = 411,
    INDEX_DX_M1A_NPU0_DATA_CFG0_RESERVED0 = 412,
    INDEX_DX_M1A_NPU0_CTRL = 413,
    INDEX_DX_M1A_NPU0_CTRL_RESERVED0 = 414,
    INDEX_DX_M1A_NPU0_CTRL_RESIZE = 415,
    INDEX_DX_M1A_NPU0_CTRL_WRITE_POOL_ONLY = 416,
    INDEX_DX_M1A_NPU0_CTRL_WEIGHT_BROADCAST_MODE_EN = 417,
    INDEX_DX_M1A_NPU0_CTRL_FEATURE_BROADCAST_MODE_EN = 418,
    INDEX_DX_M1A_NPU0_CTRL_ACTIVE_CNT = 419,
    INDEX_DX_M1A_NPU0_CTRL_ACTIVE_PERIOD = 420,
    INDEX_DX_M1A_NPU0_CTRL_FEATURE_DATA_TYPE = 421,
    INDEX_DX_M1A_NPU0_CTRL_INPUT_DONE = 422,
    INDEX_DX_M1A_NPU0_MISC = 423,
    INDEX_DX_M1A_NPU0_MISC_TILE_NUM = 424,
    INDEX_DX_M1A_NPU0_MISC_LAYER_NUM = 425,
    INDEX_DX_M1A_NPU0_PSEUDO = 426,
    INDEX_DX_M1A_NPU0_PSEUDO_PSEUDO_CNT = 427,
    INDEX_DX_M1A_NPU0_TRP0 = 428,
    INDEX_DX_M1A_NPU0_TRP0_TRP_SURFACE_STRIDE = 429,
    INDEX_DX_M1A_NPU0_TRP0_RESERVED0 = 430,
    INDEX_DX_M1A_NPU0_TRP0_TRP_32BIT_MODE = 431,
    INDEX_DX_M1A_NPU0_TRP0_TRP_EN = 432,
    INDEX_DX_M1A_NPU0_TRP1 = 433,
    INDEX_DX_M1A_NPU0_TRP1_TRP_TOTAL_WSIZE = 434,
    INDEX_DX_M1A_NPU0_TRP1_TRP_IN_SIZE = 435,
    INDEX_DX_M1A_NPU0_TRP2 = 436,
    INDEX_DX_M1A_NPU0_TRP2_TRP_ADDR_STRIDE = 437,
    INDEX_DX_M1A_NPU0_TRP2_TRP_ITER = 438,
    INDEX_DX_M1A_NPU0_TRP2_TRP_LAST_WSIZE = 439,
    INDEX_DX_M1A_NPU0_TRP3 = 440,
    INDEX_DX_M1A_NPU0_TRP3_TRP_READ_BASE_ADDR = 441,
    INDEX_DX_M1A_NPU0_TRP4 = 442,
    INDEX_DX_M1A_NPU0_TRP4_TRP_WRITE_BASE_ADDR = 443,
    INDEX_DX_M1A_NPU0_ARG0 = 444,
    INDEX_DX_M1A_NPU0_ARG0_RESERVED0 = 445,
    INDEX_DX_M1A_NPU0_ARG0_ARG_MAX_MODE = 446,
    INDEX_DX_M1A_NPU0_ARG0_ARG_CLASS_NUM = 447,
    INDEX_DX_M1A_NPU0_ARG0_ARG_MAX_OUT_FORMAT = 448,
    INDEX_DX_M1A_NPU0_POOL0 = 449,
    INDEX_DX_M1A_NPU0_POOL0_RESERVED0 = 450,
    INDEX_DX_M1A_NPU0_POOL0_POOL_MODE = 451,
    INDEX_DX_M1A_NPU0_POOL1 = 452,
    INDEX_DX_M1A_NPU0_POOL1_POOL_WINSIZE = 453,
    INDEX_DX_M1A_NPU0_POOL2 = 454,
    INDEX_DX_M1A_NPU0_POOL2_AVG_POOL_MULT_COEFF = 455,
    INDEX_DX_M1A_NPU0_SFU_CTRL0 = 456,
    INDEX_DX_M1A_NPU0_SFU_CTRL0_SFU_HALF_RUN_MODE = 457,
    INDEX_DX_M1A_NPU0_SFU_CTRL0_SKIP_ADD_SEL = 458,
    INDEX_DX_M1A_NPU0_SFU_CTRL0_SKIP_MUL_SEL = 459,
    INDEX_DX_M1A_NPU0_SFU_CTRL0_FLOAT2INT_MODE = 460,
    INDEX_DX_M1A_NPU0_SFU_CTRL0_SKIP_IN_TYPE = 461,
    INDEX_DX_M1A_NPU0_SFU_CTRL0_PRE_ACT_POW_EN = 462,
    INDEX_DX_M1A_NPU0_SFU_CTRL0_PRE_ACT_MODE = 463,
    INDEX_DX_M1A_NPU0_SFU_CTRL0_PRE_MULT_COEFF_SEL = 464,
    INDEX_DX_M1A_NPU0_SFU_CTRL0_ACT_MODE = 465,
    INDEX_DX_M1A_NPU0_SFU_CTRL0_ACT_INOUT_CTRL = 466,
    INDEX_DX_M1A_NPU0_SFU_CTRL0_POST_ACT_MODE = 467,
    INDEX_DX_M1A_NPU0_SFU_CTRL0_PRE_ADD_COEFF_SEL = 468,
    INDEX_DX_M1A_NPU0_SFU_CTRL0_SE_EN = 469,
    INDEX_DX_M1A_NPU0_SFU_CTRL0_SE_WRITE = 470,
    INDEX_DX_M1A_NPU0_SFU_CTRL0_SFU_OUT_MERGE_NUM = 471,
    INDEX_DX_M1A_NPU0_SFU_CTRL0_SFU_OUT_MERGE_EN = 472,
    INDEX_DX_M1A_NPU0_SFU_CTRL0_RESERVED0 = 473,
    INDEX_DX_M1A_NPU0_SFU_COEFF0 = 474,
    INDEX_DX_M1A_NPU0_SFU_COEFF0_CLIP_MAX = 475,
    INDEX_DX_M1A_NPU0_SFU_COEFF1 = 476,
    INDEX_DX_M1A_NPU0_SFU_COEFF1_CLIP_MIN = 477,
    INDEX_DX_M1A_NPU0_SFU_COEFF2 = 478,
    INDEX_DX_M1A_NPU0_SFU_COEFF2_SKIP_ADD_COEFF = 479,
    INDEX_DX_M1A_NPU0_SFU_COEFF3 = 480,
    INDEX_DX_M1A_NPU0_SFU_COEFF3_PRE_ACT_MULT_COEFF = 481,
    INDEX_DX_M1A_NPU0_SFU_COEFF4 = 482,
    INDEX_DX_M1A_NPU0_SFU_COEFF4_PRE_ACT_ADD_COEFF = 483,
    INDEX_DX_M1A_NPU0_SFU_COEFF5 = 484,
    INDEX_DX_M1A_NPU0_SFU_COEFF5_LMUL_ADD_COEFF = 485,
    INDEX_DX_M1A_NPU0_SFU_COEFF6 = 486,
    INDEX_DX_M1A_NPU0_SFU_COEFF6_ACT_OFFSET_VAL = 487,
    INDEX_DX_M1A_NPU0_SFU_COEFF7 = 488,
    INDEX_DX_M1A_NPU0_SFU_COEFF7_SKIP_SCALE = 489,
    INDEX_DX_M1A_NPU0_SFU_COEFF8 = 490,
    INDEX_DX_M1A_NPU0_SFU_COEFF8_LEAKY_RELU_SLOPE = 491,
    INDEX_DX_M1A_NPU0_SFU_COEFF9 = 492,
    INDEX_DX_M1A_NPU0_SFU_COEFF9_RELU6_CLIP_MAX = 493,
    INDEX_DX_M1A_NPU0_SFU_PAF0 = 494,
    INDEX_DX_M1A_NPU0_SFU_PAF0_PAF_BOUNDARY0 = 495,
    INDEX_DX_M1A_NPU0_SFU_PAF1 = 496,
    INDEX_DX_M1A_NPU0_SFU_PAF1_PAF_BOUNDARY1 = 497,
    INDEX_DX_M1A_NPU0_SFU_PAF2 = 498,
    INDEX_DX_M1A_NPU0_SFU_PAF2_PAF_BOUNDARY2 = 499,
    INDEX_DX_M1A_NPU0_SFU_PAF3 = 500,
    INDEX_DX_M1A_NPU0_SFU_PAF3_PAF_BOUNDARY3 = 501,
    INDEX_DX_M1A_NPU0_SFU_PAF4 = 502,
    INDEX_DX_M1A_NPU0_SFU_PAF4_PAF_BOUNDARY4 = 503,
    INDEX_DX_M1A_NPU0_SFU_PAF5 = 504,
    INDEX_DX_M1A_NPU0_SFU_PAF5_PAF_BOUNDARY5 = 505,
    INDEX_DX_M1A_NPU0_SFU_PAF6 = 506,
    INDEX_DX_M1A_NPU0_SFU_PAF6_PAF_BOUNDARY6 = 507,
    INDEX_DX_M1A_NPU0_SFU_PAF7 = 508,
    INDEX_DX_M1A_NPU0_SFU_PAF7_PAF_BOUNDARY7 = 509,
    INDEX_DX_M1A_NPU0_SFU_PAF8 = 510,
    INDEX_DX_M1A_NPU0_SFU_PAF8_PAF_BOUNDARY8 = 511,
    INDEX_DX_M1A_NPU0_SFU_PAF9 = 512,
    INDEX_DX_M1A_NPU0_SFU_PAF9_PAF_BOUNDARY9 = 513,
    INDEX_DX_M1A_NPU0_SFU_PAF10 = 514,
    INDEX_DX_M1A_NPU0_SFU_PAF10_PAF_BOUNDARY10 = 515,
    INDEX_DX_M1A_NPU0_SFU_PAF11 = 516,
    INDEX_DX_M1A_NPU0_SFU_PAF11_PAF_BOUNDARY11 = 517,
    INDEX_DX_M1A_NPU0_SFU_PAF12 = 518,
    INDEX_DX_M1A_NPU0_SFU_PAF12_PAF_BOUNDARY12 = 519,
    INDEX_DX_M1A_NPU0_SFU_PAF13 = 520,
    INDEX_DX_M1A_NPU0_SFU_PAF13_PAF_BOUNDARY13 = 521,
    INDEX_DX_M1A_NPU0_SFU_PAF14 = 522,
    INDEX_DX_M1A_NPU0_SFU_PAF14_PAF_BOUNDARY14 = 523,
    INDEX_DX_M1A_NPU0_SFU_PAF15 = 524,
    INDEX_DX_M1A_NPU0_SFU_PAF15_PAF_MULT_COEFF0 = 525,
    INDEX_DX_M1A_NPU0_SFU_PAF16 = 526,
    INDEX_DX_M1A_NPU0_SFU_PAF16_PAF_MULT_COEFF1 = 527,
    INDEX_DX_M1A_NPU0_SFU_PAF17 = 528,
    INDEX_DX_M1A_NPU0_SFU_PAF17_PAF_MULT_COEFF2 = 529,
    INDEX_DX_M1A_NPU0_SFU_PAF18 = 530,
    INDEX_DX_M1A_NPU0_SFU_PAF18_PAF_MULT_COEFF3 = 531,
    INDEX_DX_M1A_NPU0_SFU_PAF19 = 532,
    INDEX_DX_M1A_NPU0_SFU_PAF19_PAF_MULT_COEFF4 = 533,
    INDEX_DX_M1A_NPU0_SFU_PAF20 = 534,
    INDEX_DX_M1A_NPU0_SFU_PAF20_PAF_MULT_COEFF5 = 535,
    INDEX_DX_M1A_NPU0_SFU_PAF21 = 536,
    INDEX_DX_M1A_NPU0_SFU_PAF21_PAF_MULT_COEFF6 = 537,
    INDEX_DX_M1A_NPU0_SFU_PAF22 = 538,
    INDEX_DX_M1A_NPU0_SFU_PAF22_PAF_MULT_COEFF7 = 539,
    INDEX_DX_M1A_NPU0_SFU_PAF23 = 540,
    INDEX_DX_M1A_NPU0_SFU_PAF23_PAF_MULT_COEFF8 = 541,
    INDEX_DX_M1A_NPU0_SFU_PAF24 = 542,
    INDEX_DX_M1A_NPU0_SFU_PAF24_PAF_MULT_COEFF9 = 543,
    INDEX_DX_M1A_NPU0_SFU_PAF25 = 544,
    INDEX_DX_M1A_NPU0_SFU_PAF25_PAF_MULT_COEFF10 = 545,
    INDEX_DX_M1A_NPU0_SFU_PAF26 = 546,
    INDEX_DX_M1A_NPU0_SFU_PAF26_PAF_MULT_COEFF11 = 547,
    INDEX_DX_M1A_NPU0_SFU_PAF27 = 548,
    INDEX_DX_M1A_NPU0_SFU_PAF27_PAF_MULT_COEFF12 = 549,
    INDEX_DX_M1A_NPU0_SFU_PAF28 = 550,
    INDEX_DX_M1A_NPU0_SFU_PAF28_PAF_MULT_COEFF13 = 551,
    INDEX_DX_M1A_NPU0_SFU_PAF29 = 552,
    INDEX_DX_M1A_NPU0_SFU_PAF29_PAF_MULT_COEFF14 = 553,
    INDEX_DX_M1A_NPU0_SFU_PAF30 = 554,
    INDEX_DX_M1A_NPU0_SFU_PAF30_PAF_MULT_COEFF15 = 555,
    INDEX_DX_M1A_NPU0_SFU_PAF31 = 556,
    INDEX_DX_M1A_NPU0_SFU_PAF31_PAF_ADD_COEFF0 = 557,
    INDEX_DX_M1A_NPU0_SFU_PAF32 = 558,
    INDEX_DX_M1A_NPU0_SFU_PAF32_PAF_ADD_COEFF1 = 559,
    INDEX_DX_M1A_NPU0_SFU_PAF33 = 560,
    INDEX_DX_M1A_NPU0_SFU_PAF33_PAF_ADD_COEFF2 = 561,
    INDEX_DX_M1A_NPU0_SFU_PAF34 = 562,
    INDEX_DX_M1A_NPU0_SFU_PAF34_PAF_ADD_COEFF3 = 563,
    INDEX_DX_M1A_NPU0_SFU_PAF35 = 564,
    INDEX_DX_M1A_NPU0_SFU_PAF35_PAF_ADD_COEFF4 = 565,
    INDEX_DX_M1A_NPU0_SFU_PAF36 = 566,
    INDEX_DX_M1A_NPU0_SFU_PAF36_PAF_ADD_COEFF5 = 567,
    INDEX_DX_M1A_NPU0_SFU_PAF37 = 568,
    INDEX_DX_M1A_NPU0_SFU_PAF37_PAF_ADD_COEFF6 = 569,
    INDEX_DX_M1A_NPU0_SFU_PAF38 = 570,
    INDEX_DX_M1A_NPU0_SFU_PAF38_PAF_ADD_COEFF7 = 571,
    INDEX_DX_M1A_NPU0_SFU_PAF39 = 572,
    INDEX_DX_M1A_NPU0_SFU_PAF39_PAF_ADD_COEFF8 = 573,
    INDEX_DX_M1A_NPU0_SFU_PAF40 = 574,
    INDEX_DX_M1A_NPU0_SFU_PAF40_PAF_ADD_COEFF9 = 575,
    INDEX_DX_M1A_NPU0_SFU_PAF41 = 576,
    INDEX_DX_M1A_NPU0_SFU_PAF41_PAF_ADD_COEFF10 = 577,
    INDEX_DX_M1A_NPU0_SFU_PAF42 = 578,
    INDEX_DX_M1A_NPU0_SFU_PAF42_PAF_ADD_COEFF11 = 579,
    INDEX_DX_M1A_NPU0_SFU_PAF43 = 580,
    INDEX_DX_M1A_NPU0_SFU_PAF43_PAF_ADD_COEFF12 = 581,
    INDEX_DX_M1A_NPU0_SFU_PAF44 = 582,
    INDEX_DX_M1A_NPU0_SFU_PAF44_PAF_ADD_COEFF13 = 583,
    INDEX_DX_M1A_NPU0_SFU_PAF45 = 584,
    INDEX_DX_M1A_NPU0_SFU_PAF45_PAF_ADD_COEFF14 = 585,
    INDEX_DX_M1A_NPU0_SFU_PAF46 = 586,
    INDEX_DX_M1A_NPU0_SFU_PAF46_PAF_ADD_COEFF15 = 587,
    INDEX_DX_M1A_NPU0_SFU_SCALE_CFG0 = 588,
    INDEX_DX_M1A_NPU0_SFU_SCALE_CFG0_SCALE_OUTLIER_EN = 589,
    INDEX_DX_M1A_NPU0_SFU_SCALE_CFG0_RESERVED0 = 590,
    INDEX_DX_M1A_NPU0_SFU_SCALE_CFG1 = 591,
    INDEX_DX_M1A_NPU0_SFU_SCALE_CFG1_SCALE_OUTLIER_BIG_BOUND = 592,
    INDEX_DX_M1A_NPU0_SFU_SCALE_CFG1_RESERVED0 = 593,
    INDEX_DX_M1A_NPU0_SFU_SCALE_CFG2 = 594,
    INDEX_DX_M1A_NPU0_SFU_SCALE_CFG2_SCALE_OUTLIER_SMALL_BOUND = 595,
    INDEX_DX_M1A_NPU0_SFU_SCALE_CFG2_RESERVED0 = 596,
    INDEX_DX_M1A_NPU0_SFU_SCALE_CFG3 = 597,
    INDEX_DX_M1A_NPU0_SFU_SCALE_CFG3_SCALE_OUTLIER_BIG_OUT_SCALE_EXP = 598,
    INDEX_DX_M1A_NPU0_SFU_SCALE_CFG3_SCALE_OUTLIER_BIG_IN_SCALE_EXP = 599,
    INDEX_DX_M1A_NPU0_SFU_SCALE_CFG3_SCALE_OUTLIER_SMALL_OUT_SCALE_EXP = 600,
    INDEX_DX_M1A_NPU0_SFU_SCALE_CFG3_SCALE_OUTLIER_SMALL_IN_SCALE_EXP = 601,
    INDEX_DX_M1A_NPU0_SFU_ELEM_BRD0 = 602,
    INDEX_DX_M1A_NPU0_SFU_ELEM_BRD0_ELEM_BROADCAST0_CHANNEL_NUM = 603,
    INDEX_DX_M1A_NPU0_SFU_ELEM_BRD0_ELEM_BROADCAST0_CHANNEL_SIZE = 604,
    INDEX_DX_M1A_NPU0_SFU_ELEM_BRD0_ELEM_BROADCAST0_EN = 605,
    INDEX_DX_M1A_NPU0_SFU_ELEM_BRD0_RESERVED0 = 606,
    INDEX_DX_M1A_NPU0_SFU_PAF_DISABLE = 607,
    INDEX_DX_M1A_NPU0_SFU_PAF_DISABLE_PAF_LINE_DISABLE = 608,
    INDEX_DX_M1A_NPU0_PRE0_I2C0 = 609,
    INDEX_DX_M1A_NPU0_PRE0_I2C0_RESERVED0 = 610,
    INDEX_DX_M1A_NPU0_PRE0_I2C0_I2C0_LINE_OFFSET = 611,
    INDEX_DX_M1A_NPU0_PRE0_I2C0_I2C0_LAST_VALID_BYTE = 612,
    INDEX_DX_M1A_NPU0_PRE0_I2C0_I2C0_RQST_NUM = 613,
    INDEX_DX_M1A_NPU0_PRE0_I2C0_I2C0_EN = 614,
    INDEX_DX_M1A_NPU0_PRE0_I2C1 = 615,
    INDEX_DX_M1A_NPU0_PRE0_I2C1_I2C0_WRITE_FEATURE_BASE_ADDR_0 = 616,
    INDEX_DX_M1A_NPU0_PRE0_I2C1_RESERVED0 = 617,
    INDEX_DX_M1A_NPU0_PRE0_I2C2 = 618,
    INDEX_DX_M1A_NPU0_PRE0_I2C2_I2C0_WRITE_FEATURE_BASE_ADDR_2 = 619,
    INDEX_DX_M1A_NPU0_PRE0_I2C2_I2C0_WRITE_FEATURE_BASE_ADDR_1 = 620,
    INDEX_DX_M1A_NPU0_PRE0_I2C3 = 621,
    INDEX_DX_M1A_NPU0_PRE0_I2C3_I2C0_HEIGHT_MAX = 622,
    INDEX_DX_M1A_NPU0_PRE0_I2C3_I2C0_WIDTH_MAX = 623,
    INDEX_DX_M1A_NPU0_PRE0_FMT0 = 624,
    INDEX_DX_M1A_NPU0_PRE0_FMT0_RESERVED0 = 625,
    INDEX_DX_M1A_NPU0_PRE0_FMT0_FMT0_FIRST_LINE_OPT = 626,
    INDEX_DX_M1A_NPU0_PRE0_FMT0_FMT0_FIRST_VALID_NUM = 627,
    INDEX_DX_M1A_NPU0_PRE0_FMT0_FMT0_CH_MODE = 628,
    INDEX_DX_M1A_NPU0_PRE0_FMT0_FMT0_ENABLE = 629,
    INDEX_DX_M1A_NPU0_PRE0_FMT1 = 630,
    INDEX_DX_M1A_NPU0_PRE0_FMT1_FMT0_READ_BASE_ADDR = 631,
    INDEX_DX_M1A_NPU0_PE0_ADDR_GEN0 = 632,
    INDEX_DX_M1A_NPU0_PE0_ADDR_GEN0_PE0_DEFAULT_F_ADDR_GEN_MODE = 633,
    INDEX_DX_M1A_NPU0_PE0_ADDR_GEN0_RESERVED0 = 634,
    INDEX_DX_M1A_NPU0_PE0_ADDR_GEN0_PE0_RF_ADDR_GEN_MAX_NUM = 635,
    INDEX_DX_M1A_NPU0_PE0_ADDR_GEN1 = 636,
    INDEX_DX_M1A_NPU0_PE0_ADDR_GEN1_PE0_DEFAULT_F_ADDR_GEN_BASE_ADDR = 637,
    INDEX_DX_M1A_NPU0_PE0_ADDR_GEN2 = 638,
    INDEX_DX_M1A_NPU0_PE0_ADDR_GEN2_PE0_DEFAULT_F_SIZE = 639,
    INDEX_DX_M1A_NPU0_PE0_ADDR_GEN2_PE0_DEFAULT_F_ADDR_GEN_CNT_MAX_NUM = 640,
    INDEX_DX_M1A_NPU0_PE0_ADDR_GEN3 = 641,
    INDEX_DX_M1A_NPU0_PE0_ADDR_GEN3_PE0_DEFAULT_F_SURFACE_SIZE = 642,
    INDEX_DX_M1A_NPU0_PE0_ADDR_GEN3_PE0_DEFAULT_F_STRIDE = 643,
    INDEX_DX_M1A_NPU0_PE0_ADDR_GEN4 = 644,
    INDEX_DX_M1A_NPU0_PE0_ADDR_GEN4_PE0_ELEM_ADDR_GEN_MODE = 645,
    INDEX_DX_M1A_NPU0_PE0_ADDR_GEN4_RESERVED0 = 646,
    INDEX_DX_M1A_NPU0_PE0_ADDR_GEN4_PE0_DEFAULT_F_SURFACE_STRIDE = 647,
    INDEX_DX_M1A_NPU0_PE0_ADDR_GEN5 = 648,
    INDEX_DX_M1A_NPU0_PE0_ADDR_GEN5_PE0_ELEM_STRIDE = 649,
    INDEX_DX_M1A_NPU0_PE0_ADDR_GEN5_PE0_ELEM_SIZE = 650,
    INDEX_DX_M1A_NPU0_PE0_ADDR_GEN6 = 651,
    INDEX_DX_M1A_NPU0_PE0_ADDR_GEN6_PE0_ELEM_SURFACE_STRIDE = 652,
    INDEX_DX_M1A_NPU0_PE0_ADDR_GEN6_PE0_ELEM_SURFACE_SIZE = 653,
    INDEX_DX_M1A_NPU0_PE0_ADDR_GEN7 = 654,
    INDEX_DX_M1A_NPU0_PE0_ADDR_GEN7_PE0_MUL_ADDR_GEN_MODE_OFFSET = 655,
    INDEX_DX_M1A_NPU0_PE0_ADDR_GEN7_PE0_MUL_ADDR_GEN_MODE = 656,
    INDEX_DX_M1A_NPU0_PE0_ADDR_GEN7_PE0_MUL_ADDR_GEN_MODE2_MAX_NUM = 657,
    INDEX_DX_M1A_NPU0_PE0_ADDR_GEN8 = 658,
    INDEX_DX_M1A_NPU0_PE0_ADDR_GEN8_PE0_ADD_ADDR_GEN_MODE_OFFSET = 659,
    INDEX_DX_M1A_NPU0_PE0_ADDR_GEN8_PE0_ADD_ADDR_GEN_MODE = 660,
    INDEX_DX_M1A_NPU0_PE0_ADDR_GEN8_PE0_ADD_ADDR_GEN_MODE2_MAX_NUM = 661,
    INDEX_DX_M1A_NPU0_PE0_CTRL = 662,
    INDEX_DX_M1A_NPU0_PE0_CTRL_PE0_CONV_TYPE = 663,
    INDEX_DX_M1A_NPU0_PE0_CTRL_PE0_CONV_EN = 664,
    INDEX_DX_M1A_NPU0_PE0_CTRL_RESERVED0 = 665,
    INDEX_DX_M1A_NPU0_PE0_CTRL_PE0_SYSTOLIC_DEPTH = 666,
    INDEX_DX_M1A_NPU0_PE0_CTRL_PE0_SYSTOLIC_EN = 667,
    INDEX_DX_M1A_NPU0_PE0_CTRL_PE0_SFUIN_VALID_NUM = 668,
    INDEX_DX_M1A_NPU0_PE0_CFG0 = 669,
    INDEX_DX_M1A_NPU0_PE0_CFG0_PE0_LAST_CONV_NUM = 670,
    INDEX_DX_M1A_NPU0_PE0_CFG0_PE0_LAST_CONV_MOD = 671,
    INDEX_DX_M1A_NPU0_PE0_CFG1 = 672,
    INDEX_DX_M1A_NPU0_PE0_CFG1_PE0_OFEATURE_CHANNEL = 673,
    INDEX_DX_M1A_NPU0_PE0_CFG1_PE0_OFEATURE_NUMBER = 674,
    INDEX_DX_M1A_NPU0_PE0_CFG2 = 675,
    INDEX_DX_M1A_NPU0_PE0_CFG2_PE0_OFEATURE_WIDTH = 676,
    INDEX_DX_M1A_NPU0_PE0_CFG2_PE0_OFEATURE_HEIGHT = 677,
    INDEX_DX_M1A_NPU0_PE0_CFG3 = 678,
    INDEX_DX_M1A_NPU0_PE0_CFG3_PE0_OFEATURE_SIZE = 679,
    INDEX_DX_M1A_NPU0_PE0_CFG4 = 680,
    INDEX_DX_M1A_NPU0_PE0_CFG4_PE0_FEATURE_HEIGHT = 681,
    INDEX_DX_M1A_NPU0_PE0_CFG4_PE0_FEATURE_CHANNEL = 682,
    INDEX_DX_M1A_NPU0_PE0_CFG5 = 683,
    INDEX_DX_M1A_NPU0_PE0_CFG5_PE0_FILTER_NUMBER = 684,
    INDEX_DX_M1A_NPU0_PE0_CFG5_PE0_FEATURE_WIDTH = 685,
    INDEX_DX_M1A_NPU0_PE0_CFG6 = 686,
    INDEX_DX_M1A_NPU0_PE0_CFG6_PE0_PAD_MODE = 687,
    INDEX_DX_M1A_NPU0_PE0_CFG6_RESERVED0 = 688,
    INDEX_DX_M1A_NPU0_PE0_CFG6_PE0_FILTER_WIDTH = 689,
    INDEX_DX_M1A_NPU0_PE0_CFG6_PE0_FILTER_HEIGHT = 690,
    INDEX_DX_M1A_NPU0_PE0_CFG6_PE0_FILTER_CHANNEL = 691,
    INDEX_DX_M1A_NPU0_PE0_CFG7 = 692,
    INDEX_DX_M1A_NPU0_PE0_CFG7_PE0_PAD_TOP_SIZE = 693,
    INDEX_DX_M1A_NPU0_PE0_CFG7_PE0_PAD_BOTTOM_SIZE = 694,
    INDEX_DX_M1A_NPU0_PE0_CFG7_PE0_PAD_LEFT_SIZE = 695,
    INDEX_DX_M1A_NPU0_PE0_CFG7_PE0_PAD_RIGHT_SIZE = 696,
    INDEX_DX_M1A_NPU0_PE0_CFG7_PE0_PAD_VALUE = 697,
    INDEX_DX_M1A_NPU0_PE0_CFG8 = 698,
    INDEX_DX_M1A_NPU0_PE0_CFG8_PE0_STRIDE_X = 699,
    INDEX_DX_M1A_NPU0_PE0_CFG8_PE0_STRIDE_Y = 700,
    INDEX_DX_M1A_NPU0_PE0_CFG8_RESERVED0 = 701,
    INDEX_DX_M1A_NPU0_PE0_CFG8_PE0_CHANNEL_OFFSET = 702,
    INDEX_DX_M1A_NPU0_PE0_CFG9 = 703,
    INDEX_DX_M1A_NPU0_PE0_CFG9_PE0_ELEM_CHANNEL_OFFSET = 704,
    INDEX_DX_M1A_NPU0_PE0_CFG9_PE0_DILATION_X = 705,
    INDEX_DX_M1A_NPU0_PE0_CFG9_PE0_DILATION_Y = 706,
    INDEX_DX_M1A_NPU0_PE0_CFG9_RESERVED0 = 707,
    INDEX_DX_M1A_NPU0_PE0_CFG10 = 708,
    INDEX_DX_M1A_NPU0_PE0_CFG10_PE0_READ_FEATURE_BASE_ADDR = 709,
    INDEX_DX_M1A_NPU0_PE0_CFG11 = 710,
    INDEX_DX_M1A_NPU0_PE0_CFG11_PE0_WRITE_FEATURE_BASE_ADDR = 711,
    INDEX_DX_M1A_NPU0_PE0_CFG12 = 712,
    INDEX_DX_M1A_NPU0_PE0_CFG12_PE0_READ_WEIGHT_BASE_ADDR = 713,
    INDEX_DX_M1A_NPU0_PE0_CFG13 = 714,
    INDEX_DX_M1A_NPU0_PE0_CFG13_PE0_ELEM_READ_BASE_ADDR = 715,
    INDEX_DX_M1A_NPU0_PE0_CFG14 = 716,
    INDEX_DX_M1A_NPU0_PE0_CFG14_PE0_MUL_ADDR_GEN_READ_BASE_ADDR = 717,
    INDEX_DX_M1A_NPU0_PE0_CFG15 = 718,
    INDEX_DX_M1A_NPU0_PE0_CFG15_PE0_ADD_ADDR_GEN_READ_BASE_ADDR = 719,
    INDEX_DX_M1A_NPU0_PE0_CFG16 = 720,
    INDEX_DX_M1A_NPU0_PE0_CFG16_PE0_SKIP_MUL_ADDR_GEN_READ_BASE_ADDR = 721,
    INDEX_DX_M1A_NPU0_PE0_CFG17 = 722,
    INDEX_DX_M1A_NPU0_PE0_CFG17_PE0_SKIP_ADD_ADDR_GEN_READ_BASE_ADDR = 723,
    INDEX_DX_M1A_NPU0_PE0_CFG18 = 724,
    INDEX_DX_M1A_NPU0_PE0_CFG18_PE0_SE_ADDR_GEN_READ_BASE_ADDR = 725,
    INDEX_DX_M1A_NPU0_PE0_CFG19 = 726,
    INDEX_DX_M1A_NPU0_PE0_CFG19_PE0_GENERAL_ADDR_GEN_READ_BASE_ADDR = 727,
    INDEX_DX_M1A_NPU0_PE0_CFG20 = 728,
    INDEX_DX_M1A_NPU0_PE0_CFG20_PE0_WF_ADDR_MODE1_LINE_SIZE = 729,
    INDEX_DX_M1A_NPU0_PE0_CFG20_RESERVED0 = 730,
    INDEX_DX_M1A_NPU0_PE0_CFG20_PE0_WF_ADDR_GEN_MODE = 731,
    INDEX_DX_M1A_NPU0_PE0_CFG21 = 732,
    INDEX_DX_M1A_NPU0_PE0_CFG21_PE0_WF_ADDR_MODE1_LINE_STRIDE = 733,
    INDEX_DX_M1A_NPU0_PE0_CFG22 = 734,
    INDEX_DX_M1A_NPU0_PE0_CFG22_PE0_WF_ADDR_SURFACE_SIZE = 735,
    INDEX_DX_M1A_NPU0_PE0_CFG23 = 736,
    INDEX_DX_M1A_NPU0_PE0_CFG23_PE0_WF_WRITE_CNT = 737,
    INDEX_DX_M1A_NPU0_PE0_CFG23_PE0_WF_ADDR_SURFACE_STRIDE = 738,
    INDEX_DX_M1A_NPU0_PE0_CFG24 = 739,
    INDEX_DX_M1A_NPU0_PE0_CFG24_PE0_WF_SRC1_BASE_ADDR = 740,
    INDEX_DX_M1A_NPU0_PE0_CFG25 = 741,
    INDEX_DX_M1A_NPU0_PE0_CFG25_PE0_SFU_OUT_DATA_VALID_NUM = 742,
    INDEX_DX_M1A_NPU0_PE0_CFG25_RESERVED1 = 743,
    INDEX_DX_M1A_NPU0_PE0_CFG25_PE0_ST_ADDR_GEN_SHIFT_LEN = 744,
    INDEX_DX_M1A_NPU0_PE0_CFG25_RESERVED0 = 745,
    INDEX_DX_M1A_NPU0_PE0_CFG26 = 746,
    INDEX_DX_M1A_NPU0_PE0_CFG26_PE0_ST_ADDR_GEN_MUL = 747,
    INDEX_DX_M1A_NPU0_PE0_CFG26_RESERVED0 = 748,
    INDEX_DX_M1A_NPU0_PE0_VMEM_CFG0 = 749,
    INDEX_DX_M1A_NPU0_PE0_VMEM_CFG0_PE0_START_NO_IN_BUFF = 750,
    INDEX_DX_M1A_NPU0_PE0_VMEM_CFG0_RESERVED3 = 751,
    INDEX_DX_M1A_NPU0_PE0_VMEM_CFG0_PE0_START_NO_WEIGHT_BUFF = 752,
    INDEX_DX_M1A_NPU0_PE0_VMEM_CFG0_RESERVED2 = 753,
    INDEX_DX_M1A_NPU0_PE0_VMEM_CFG0_PE0_START_NO_OUT_BUFF = 754,
    INDEX_DX_M1A_NPU0_PE0_VMEM_CFG0_RESERVED1 = 755,
    INDEX_DX_M1A_NPU0_PE0_VMEM_CFG0_PE0_START_NO_ELEM_BUFF = 756,
    INDEX_DX_M1A_NPU0_PE0_VMEM_CFG0_RESERVED0 = 757,
    INDEX_DX_M1A_NPU0_REDUCE0_CFG0 = 758,
    INDEX_DX_M1A_NPU0_REDUCE0_CFG0_REDUCE0_CHANNEL_SIZE = 759,
    INDEX_DX_M1A_NPU0_REDUCE0_CFG0_REDUCE0_CHANNEL_NUM = 760,
    INDEX_DX_M1A_NPU0_REDUCE0_CFG0_REDUCE0_MODE = 761,
    INDEX_DX_M1A_NPU0_REDUCE0_CFG0_REDUCE0_EN = 762,
    INDEX_DX_M1A_NPU0_REDUCE0_CFG0_RESERVED0 = 763,
    INDEX_DX_M1A_NPU0_REDUCE0_CFG1 = 764,
    INDEX_DX_M1A_NPU0_REDUCE0_CFG1_REDUCE0_WIN_NUM = 765,
    INDEX_DX_M1A_NPU0_REDUCE0_CFG1_REDUCE0_CNT_MAX_NUM = 766,
    INDEX_DX_M1A_NPU0_REDUCE0_CFG2 = 767,
    INDEX_DX_M1A_NPU0_REDUCE0_CFG2_REDUCE0_RD_BASE_ADDR = 768,
    INDEX_DX_M1A_NPU0_REDUCE0_CFG3 = 769,
    INDEX_DX_M1A_NPU0_REDUCE0_CFG3_REDUCE0_WR_BASE_ADDR = 770,
    INDEX_DX_M1A_NPU0_PE0_DMA_CTRL = 771,
    INDEX_DX_M1A_NPU0_PE0_DMA_CTRL_VMEM0_START_OP_EN = 772,
    INDEX_DX_M1A_NPU0_PE0_DMA_CTRL_VMEM0_DMA_CTRL_MODE = 773,
    INDEX_DX_M1A_NPU0_PE0_DMA_CTRL_VMEM0_WEIGHT_BIT_WIDTH = 774,
    INDEX_DX_M1A_NPU0_PE0_DMA_CTRL_VMEM0_WEIGHT_DUMMY_MODE = 775,
    INDEX_DX_M1A_NPU0_PE0_DMA_CTRL_RESERVED0 = 776,
    INDEX_DX_M1A_NPU0_PE0_DMA_ELEM_CFG0 = 777,
    INDEX_DX_M1A_NPU0_PE0_DMA_ELEM_CFG0_VMEM0_RD_ELEM_SIZE = 778,
    INDEX_DX_M1A_NPU0_PE0_DMA_ELEM_CFG0_VMEM0_RD_ELEM_TIME = 779,
    INDEX_DX_M1A_NPU0_PE0_DMA_ELEM_CFG0_VMEM0_RD_ELEM_MODE = 780,
    INDEX_DX_M1A_NPU0_PE0_DMA_ELEM_CFG0_VMEM0_RD_ELEM_EN = 781,
    INDEX_DX_M1A_NPU0_PE0_DMA_ELEM_CFG0_VMEM0_RD_ELEM_SRC = 782,
    INDEX_DX_M1A_NPU0_PE0_DMA_ELEM_CFG0_RESERVED0 = 783,
    INDEX_DX_M1A_NPU0_PE0_DMA_ELEM_CFG1 = 784,
    INDEX_DX_M1A_NPU0_PE0_DMA_ELEM_CFG1_VMEM0_RD_ELEM_STRIDE = 785,
    INDEX_DX_M1A_NPU0_PE0_DMA_ELEM_CFG2 = 786,
    INDEX_DX_M1A_NPU0_PE0_DMA_ELEM_CFG2_VMEM0_RD_ELEM_BASE_ADDR = 787,
    INDEX_DX_M1A_NPU0_PE0_DMA_ELEM_CFG3 = 788,
    INDEX_DX_M1A_NPU0_PE0_DMA_ELEM_CFG3_VMEM0_WT_ELEM_BASE_ADDR = 789,
    INDEX_DX_M1A_NPU0_PE0_DMA_W_CFG0 = 790,
    INDEX_DX_M1A_NPU0_PE0_DMA_W_CFG0_VMEM0_RD_W_TIME = 791,
    INDEX_DX_M1A_NPU0_PE0_DMA_W_CFG0_VMEM0_RD_W_MODE = 792,
    INDEX_DX_M1A_NPU0_PE0_DMA_W_CFG0_VMEM0_RD_W_EN = 793,
    INDEX_DX_M1A_NPU0_PE0_DMA_W_CFG0_RESERVED0 = 794,
    INDEX_DX_M1A_NPU0_PE0_DMA_W_CFG1 = 795,
    INDEX_DX_M1A_NPU0_PE0_DMA_W_CFG1_VMEM0_RD_W_STRIDE = 796,
    INDEX_DX_M1A_NPU0_PE0_DMA_W_CFG1_VMEM0_RD_W_SIZE = 797,
    INDEX_DX_M1A_NPU0_PE0_DMA_W_CFG2 = 798,
    INDEX_DX_M1A_NPU0_PE0_DMA_W_CFG2_VMEM0_RD_W_BASE_ADDR = 799,
    INDEX_DX_M1A_NPU0_PE0_DMA_W_CFG3 = 800,
    INDEX_DX_M1A_NPU0_PE0_DMA_W_CFG3_VMEM0_WT_W_BASE_ADDR = 801,
    INDEX_DX_M1A_NPU0_PE0_DMA_INF_CFG0 = 802,
    INDEX_DX_M1A_NPU0_PE0_DMA_INF_CFG0_VMEM0_RD_INF_SIZE = 803,
    INDEX_DX_M1A_NPU0_PE0_DMA_INF_CFG0_VMEM0_RD_INF_TIME = 804,
    INDEX_DX_M1A_NPU0_PE0_DMA_INF_CFG0_VMEM0_RD_INF_MODE = 805,
    INDEX_DX_M1A_NPU0_PE0_DMA_INF_CFG0_VMEM0_RD_INF_EN = 806,
    INDEX_DX_M1A_NPU0_PE0_DMA_INF_CFG0_VMEM0_RD_INF_SRC = 807,
    INDEX_DX_M1A_NPU0_PE0_DMA_INF_CFG1 = 808,
    INDEX_DX_M1A_NPU0_PE0_DMA_INF_CFG1_VMEM0_RD_INF_STRIDE = 809,
    INDEX_DX_M1A_NPU0_PE0_DMA_INF_CFG2 = 810,
    INDEX_DX_M1A_NPU0_PE0_DMA_INF_CFG2_VMEM0_RD_INF_BASE_ADDR = 811,
    INDEX_DX_M1A_NPU0_PE0_DMA_INF_CFG3 = 812,
    INDEX_DX_M1A_NPU0_PE0_DMA_INF_CFG3_VMEM0_WT_INF_STRIDE = 813,
    INDEX_DX_M1A_NPU0_PE0_DMA_INF_CFG4 = 814,
    INDEX_DX_M1A_NPU0_PE0_DMA_INF_CFG4_VMEM0_WT_INF_BASE_ADDR = 815,
    INDEX_DX_M1A_NPU0_PE0_DMA_OUTF_CFG0 = 816,
    INDEX_DX_M1A_NPU0_PE0_DMA_OUTF_CFG0_VMEM0_WT_OUTF_SIZE = 817,
    INDEX_DX_M1A_NPU0_PE0_DMA_OUTF_CFG0_VMEM0_WT_OUTF_TIME = 818,
    INDEX_DX_M1A_NPU0_PE0_DMA_OUTF_CFG0_RESERVED1 = 819,
    INDEX_DX_M1A_NPU0_PE0_DMA_OUTF_CFG0_VMEM0_WT_OUTF_EN = 820,
    INDEX_DX_M1A_NPU0_PE0_DMA_OUTF_CFG0_RESERVED0 = 821,
    INDEX_DX_M1A_NPU0_PE0_DMA_OUTF_CFG1 = 822,
    INDEX_DX_M1A_NPU0_PE0_DMA_OUTF_CFG1_VMEM0_WT_OUTF_STRIDE = 823,
    INDEX_DX_M1A_NPU0_PE0_DMA_OUTF_CFG2 = 824,
    INDEX_DX_M1A_NPU0_PE0_DMA_OUTF_CFG2_VMEM0_WT_OUTF_BASE_ADDR = 825,
    INDEX_DX_M1A_NPU0_PE0_DMA_OUTF_CFG3 = 826,
    INDEX_DX_M1A_NPU0_PE0_DMA_OUTF_CFG3_VMEM0_RD_OUTF_STRIDE = 827,
    INDEX_DX_M1A_NPU0_PE0_DMA_OUTF_CFG4 = 828,
    INDEX_DX_M1A_NPU0_PE0_DMA_OUTF_CFG4_VMEM0_RD_OUTF_BASE_ADDR = 829,
    INDEX_DX_M1A_NPU0_PE0_DMA_RF_CFG0 = 830,
    INDEX_DX_M1A_NPU0_PE0_DMA_RF_CFG0_RF_RD_ADD_SIZE = 831,
    INDEX_DX_M1A_NPU0_PE0_DMA_RF_CFG0_RF_RD_ADD_MODE = 832,
    INDEX_DX_M1A_NPU0_PE0_DMA_RF_CFG0_RF_RD_ADD_EN = 833,
    INDEX_DX_M1A_NPU0_PE0_DMA_RF_CFG0_RF_RD_MUL_SIZE = 834,
    INDEX_DX_M1A_NPU0_PE0_DMA_RF_CFG0_RF_RD_MUL_MODE = 835,
    INDEX_DX_M1A_NPU0_PE0_DMA_RF_CFG0_RF_RD_MUL_EN = 836,
    INDEX_DX_M1A_NPU0_PE0_DMA_RF_CFG0_RESERVED0 = 837,
    INDEX_DX_M1A_NPU0_PE0_DMA_RF_CFG1 = 838,
    INDEX_DX_M1A_NPU0_PE0_DMA_RF_CFG1_RF_RD_ADD_STRIDE = 839,
    INDEX_DX_M1A_NPU0_PE0_DMA_RF_CFG1_RF_RD_MUL_STRIDE = 840,
    INDEX_DX_M1A_NPU0_PE0_DMA_RF_CFG1_RF_RD_ADD_TIME = 841,
    INDEX_DX_M1A_NPU0_PE0_DMA_RF_CFG1_RF_RD_MUL_TIME = 842,
    INDEX_DX_M1A_NPU0_PE0_DMA_RF_CFG2 = 843,
    INDEX_DX_M1A_NPU0_PE0_DMA_RF_CFG2_RF_RD_MUL_BASE_ADDR = 844,
    INDEX_DX_M1A_NPU0_PE0_DMA_RF_CFG3 = 845,
    INDEX_DX_M1A_NPU0_PE0_DMA_RF_CFG3_RF_WT_MUL_BASE_ADDR = 846,
    INDEX_DX_M1A_NPU0_PE0_DMA_RF_CFG4 = 847,
    INDEX_DX_M1A_NPU0_PE0_DMA_RF_CFG4_RF_RD_ADD_BASE_ADDR = 848,
    INDEX_DX_M1A_NPU0_PE0_DMA_RF_CFG5 = 849,
    INDEX_DX_M1A_NPU0_PE0_DMA_RF_CFG5_RF_WT_ADD_BASE_ADDR = 850,
    INDEX_DX_M1A_NPU0_PE0_DMA_RF_CFG6 = 851,
    INDEX_DX_M1A_NPU0_PE0_DMA_RF_CFG6_RF_RD_SKIP_ADD_SIZE = 852,
    INDEX_DX_M1A_NPU0_PE0_DMA_RF_CFG6_RF_RD_SKIP_ADD_MODE = 853,
    INDEX_DX_M1A_NPU0_PE0_DMA_RF_CFG6_RF_RD_SKIP_ADD_EN = 854,
    INDEX_DX_M1A_NPU0_PE0_DMA_RF_CFG6_RF_RD_SKIP_MUL_SIZE = 855,
    INDEX_DX_M1A_NPU0_PE0_DMA_RF_CFG6_RF_RD_SKIP_MUL_MODE = 856,
    INDEX_DX_M1A_NPU0_PE0_DMA_RF_CFG6_RF_RD_SKIP_MUL_EN = 857,
    INDEX_DX_M1A_NPU0_PE0_DMA_RF_CFG6_RESERVED0 = 858,
    INDEX_DX_M1A_NPU0_PE0_DMA_RF_CFG7 = 859,
    INDEX_DX_M1A_NPU0_PE0_DMA_RF_CFG7_RF_RD_SKIP_ADD_STRIDE = 860,
    INDEX_DX_M1A_NPU0_PE0_DMA_RF_CFG7_RF_RD_SKIP_MUL_STRIDE = 861,
    INDEX_DX_M1A_NPU0_PE0_DMA_RF_CFG7_RF_RD_SKIP_ADD_TIME = 862,
    INDEX_DX_M1A_NPU0_PE0_DMA_RF_CFG7_RF_RD_SKIP_MUL_TIME = 863,
    INDEX_DX_M1A_NPU0_PE0_DMA_RF_CFG8 = 864,
    INDEX_DX_M1A_NPU0_PE0_DMA_RF_CFG8_RF_RD_SKIP_MUL_BASE_ADDR = 865,
    INDEX_DX_M1A_NPU0_PE0_DMA_RF_CFG9 = 866,
    INDEX_DX_M1A_NPU0_PE0_DMA_RF_CFG9_RF_WT_SKIP_MUL_BASE_ADDR = 867,
    INDEX_DX_M1A_NPU0_PE0_DMA_RF_CFG10 = 868,
    INDEX_DX_M1A_NPU0_PE0_DMA_RF_CFG10_RF_RD_SKIP_ADD_BASE_ADDR = 869,
    INDEX_DX_M1A_NPU0_PE0_DMA_RF_CFG11 = 870,
    INDEX_DX_M1A_NPU0_PE0_DMA_RF_CFG11_RF_WT_SKIP_ADD_BASE_ADDR = 871,
    INDEX_DX_M1A_NPU0_PE0_DMA_RF_CFG12 = 872,
    INDEX_DX_M1A_NPU0_PE0_DMA_RF_CFG12_RF_RD_GENERAL_SIZE = 873,
    INDEX_DX_M1A_NPU0_PE0_DMA_RF_CFG12_RF_RD_GENERAL_MODE = 874,
    INDEX_DX_M1A_NPU0_PE0_DMA_RF_CFG12_RF_RD_GENERAL_EN = 875,
    INDEX_DX_M1A_NPU0_PE0_DMA_RF_CFG12_RF_RD_SE_SIZE = 876,
    INDEX_DX_M1A_NPU0_PE0_DMA_RF_CFG12_RF_RD_SE_MODE = 877,
    INDEX_DX_M1A_NPU0_PE0_DMA_RF_CFG12_RF_RD_SE_EN = 878,
    INDEX_DX_M1A_NPU0_PE0_DMA_RF_CFG12_RESERVED0 = 879,
    INDEX_DX_M1A_NPU0_PE0_DMA_RF_CFG13 = 880,
    INDEX_DX_M1A_NPU0_PE0_DMA_RF_CFG13_RF_RD_GENERAL_STRIDE = 881,
    INDEX_DX_M1A_NPU0_PE0_DMA_RF_CFG13_RF_RD_SE_STRIDE = 882,
    INDEX_DX_M1A_NPU0_PE0_DMA_RF_CFG13_RF_RD_GENERAL_TIME = 883,
    INDEX_DX_M1A_NPU0_PE0_DMA_RF_CFG13_RF_RD_SE_TIME = 884,
    INDEX_DX_M1A_NPU0_PE0_DMA_RF_CFG14 = 885,
    INDEX_DX_M1A_NPU0_PE0_DMA_RF_CFG14_RF_RD_SE_BASE_ADDR = 886,
    INDEX_DX_M1A_NPU0_PE0_DMA_RF_CFG15 = 887,
    INDEX_DX_M1A_NPU0_PE0_DMA_RF_CFG15_RF_WT_SE_BASE_ADDR = 888,
    INDEX_DX_M1A_NPU0_PE0_DMA_RF_CFG16 = 889,
    INDEX_DX_M1A_NPU0_PE0_DMA_RF_CFG16_RF_RD_GENERAL_BASE_ADDR = 890,
    INDEX_DX_M1A_NPU0_PE0_DMA_RF_CFG17 = 891,
    INDEX_DX_M1A_NPU0_PE0_DMA_RF_CFG17_RF_WT_GENERAL_BASE_ADDR = 892,
    INDEX_DX_M1A_NPU0_PRE1_I2C0 = 893,
    INDEX_DX_M1A_NPU0_PRE1_I2C0_RESERVED0 = 894,
    INDEX_DX_M1A_NPU0_PRE1_I2C0_I2C1_LINE_OFFSET = 895,
    INDEX_DX_M1A_NPU0_PRE1_I2C0_I2C1_LAST_VALID_BYTE = 896,
    INDEX_DX_M1A_NPU0_PRE1_I2C0_I2C1_RQST_NUM = 897,
    INDEX_DX_M1A_NPU0_PRE1_I2C0_I2C1_EN = 898,
    INDEX_DX_M1A_NPU0_PRE1_I2C1 = 899,
    INDEX_DX_M1A_NPU0_PRE1_I2C1_I2C1_WRITE_FEATURE_BASE_ADDR_0 = 900,
    INDEX_DX_M1A_NPU0_PRE1_I2C1_RESERVED0 = 901,
    INDEX_DX_M1A_NPU0_PRE1_I2C2 = 902,
    INDEX_DX_M1A_NPU0_PRE1_I2C2_I2C1_WRITE_FEATURE_BASE_ADDR_2 = 903,
    INDEX_DX_M1A_NPU0_PRE1_I2C2_I2C1_WRITE_FEATURE_BASE_ADDR_1 = 904,
    INDEX_DX_M1A_NPU0_PRE1_I2C3 = 905,
    INDEX_DX_M1A_NPU0_PRE1_I2C3_I2C1_HEIGHT_MAX = 906,
    INDEX_DX_M1A_NPU0_PRE1_I2C3_I2C1_WIDTH_MAX = 907,
    INDEX_DX_M1A_NPU0_PRE1_FMT0 = 908,
    INDEX_DX_M1A_NPU0_PRE1_FMT0_RESERVED0 = 909,
    INDEX_DX_M1A_NPU0_PRE1_FMT0_FMT1_FIRST_LINE_OPT = 910,
    INDEX_DX_M1A_NPU0_PRE1_FMT0_FMT1_FIRST_VALID_NUM = 911,
    INDEX_DX_M1A_NPU0_PRE1_FMT0_FMT1_CH_MODE = 912,
    INDEX_DX_M1A_NPU0_PRE1_FMT0_FMT1_ENABLE = 913,
    INDEX_DX_M1A_NPU0_PRE1_FMT1 = 914,
    INDEX_DX_M1A_NPU0_PRE1_FMT1_FMT1_READ_BASE_ADDR = 915,
    INDEX_DX_M1A_NPU0_PE1_ADDR_GEN0 = 916,
    INDEX_DX_M1A_NPU0_PE1_ADDR_GEN0_PE1_DEFAULT_F_ADDR_GEN_MODE = 917,
    INDEX_DX_M1A_NPU0_PE1_ADDR_GEN0_RESERVED0 = 918,
    INDEX_DX_M1A_NPU0_PE1_ADDR_GEN0_PE1_RF_ADDR_GEN_MAX_NUM = 919,
    INDEX_DX_M1A_NPU0_PE1_ADDR_GEN1 = 920,
    INDEX_DX_M1A_NPU0_PE1_ADDR_GEN1_PE1_DEFAULT_F_ADDR_GEN_BASE_ADDR = 921,
    INDEX_DX_M1A_NPU0_PE1_ADDR_GEN2 = 922,
    INDEX_DX_M1A_NPU0_PE1_ADDR_GEN2_PE1_DEFAULT_F_SIZE = 923,
    INDEX_DX_M1A_NPU0_PE1_ADDR_GEN2_PE1_DEFAULT_F_ADDR_GEN_CNT_MAX_NUM = 924,
    INDEX_DX_M1A_NPU0_PE1_ADDR_GEN3 = 925,
    INDEX_DX_M1A_NPU0_PE1_ADDR_GEN3_PE1_DEFAULT_F_SURFACE_SIZE = 926,
    INDEX_DX_M1A_NPU0_PE1_ADDR_GEN3_PE1_DEFAULT_F_STRIDE = 927,
    INDEX_DX_M1A_NPU0_PE1_ADDR_GEN4 = 928,
    INDEX_DX_M1A_NPU0_PE1_ADDR_GEN4_PE1_ELEM_ADDR_GEN_MODE = 929,
    INDEX_DX_M1A_NPU0_PE1_ADDR_GEN4_RESERVED0 = 930,
    INDEX_DX_M1A_NPU0_PE1_ADDR_GEN4_PE1_DEFAULT_F_SURFACE_STRIDE = 931,
    INDEX_DX_M1A_NPU0_PE1_ADDR_GEN5 = 932,
    INDEX_DX_M1A_NPU0_PE1_ADDR_GEN5_PE1_ELEM_STRIDE = 933,
    INDEX_DX_M1A_NPU0_PE1_ADDR_GEN5_PE1_ELEM_SIZE = 934,
    INDEX_DX_M1A_NPU0_PE1_ADDR_GEN6 = 935,
    INDEX_DX_M1A_NPU0_PE1_ADDR_GEN6_PE1_ELEM_SURFACE_STRIDE = 936,
    INDEX_DX_M1A_NPU0_PE1_ADDR_GEN6_PE1_ELEM_SURFACE_SIZE = 937,
    INDEX_DX_M1A_NPU0_PE1_ADDR_GEN7 = 938,
    INDEX_DX_M1A_NPU0_PE1_ADDR_GEN7_PE1_MUL_ADDR_GEN_MODE_OFFSET = 939,
    INDEX_DX_M1A_NPU0_PE1_ADDR_GEN7_PE1_MUL_ADDR_GEN_MODE = 940,
    INDEX_DX_M1A_NPU0_PE1_ADDR_GEN7_PE1_MUL_ADDR_GEN_MODE2_MAX_NUM = 941,
    INDEX_DX_M1A_NPU0_PE1_ADDR_GEN8 = 942,
    INDEX_DX_M1A_NPU0_PE1_ADDR_GEN8_PE1_ADD_ADDR_GEN_MODE_OFFSET = 943,
    INDEX_DX_M1A_NPU0_PE1_ADDR_GEN8_PE1_ADD_ADDR_GEN_MODE = 944,
    INDEX_DX_M1A_NPU0_PE1_ADDR_GEN8_PE1_ADD_ADDR_GEN_MODE2_MAX_NUM = 945,
    INDEX_DX_M1A_NPU0_PE1_CTRL = 946,
    INDEX_DX_M1A_NPU0_PE1_CTRL_PE1_CONV_TYPE = 947,
    INDEX_DX_M1A_NPU0_PE1_CTRL_PE1_CONV_EN = 948,
    INDEX_DX_M1A_NPU0_PE1_CTRL_RESERVED0 = 949,
    INDEX_DX_M1A_NPU0_PE1_CTRL_PE1_SYSTOLIC_DEPTH = 950,
    INDEX_DX_M1A_NPU0_PE1_CTRL_PE1_SYSTOLIC_EN = 951,
    INDEX_DX_M1A_NPU0_PE1_CTRL_PE1_SFUIN_VALID_NUM = 952,
    INDEX_DX_M1A_NPU0_PE1_CFG0 = 953,
    INDEX_DX_M1A_NPU0_PE1_CFG0_PE1_LAST_CONV_NUM = 954,
    INDEX_DX_M1A_NPU0_PE1_CFG0_PE1_LAST_CONV_MOD = 955,
    INDEX_DX_M1A_NPU0_PE1_CFG1 = 956,
    INDEX_DX_M1A_NPU0_PE1_CFG1_PE1_OFEATURE_CHANNEL = 957,
    INDEX_DX_M1A_NPU0_PE1_CFG1_PE1_OFEATURE_NUMBER = 958,
    INDEX_DX_M1A_NPU0_PE1_CFG2 = 959,
    INDEX_DX_M1A_NPU0_PE1_CFG2_PE1_OFEATURE_WIDTH = 960,
    INDEX_DX_M1A_NPU0_PE1_CFG2_PE1_OFEATURE_HEIGHT = 961,
    INDEX_DX_M1A_NPU0_PE1_CFG3 = 962,
    INDEX_DX_M1A_NPU0_PE1_CFG3_PE1_OFEATURE_SIZE = 963,
    INDEX_DX_M1A_NPU0_PE1_CFG4 = 964,
    INDEX_DX_M1A_NPU0_PE1_CFG4_PE1_FEATURE_HEIGHT = 965,
    INDEX_DX_M1A_NPU0_PE1_CFG4_PE1_FEATURE_CHANNEL = 966,
    INDEX_DX_M1A_NPU0_PE1_CFG5 = 967,
    INDEX_DX_M1A_NPU0_PE1_CFG5_PE1_FILTER_NUMBER = 968,
    INDEX_DX_M1A_NPU0_PE1_CFG5_PE1_FEATURE_WIDTH = 969,
    INDEX_DX_M1A_NPU0_PE1_CFG6 = 970,
    INDEX_DX_M1A_NPU0_PE1_CFG6_PE1_PAD_MODE = 971,
    INDEX_DX_M1A_NPU0_PE1_CFG6_RESERVED0 = 972,
    INDEX_DX_M1A_NPU0_PE1_CFG6_PE1_FILTER_WIDTH = 973,
    INDEX_DX_M1A_NPU0_PE1_CFG6_PE1_FILTER_HEIGHT = 974,
    INDEX_DX_M1A_NPU0_PE1_CFG6_PE1_FILTER_CHANNEL = 975,
    INDEX_DX_M1A_NPU0_PE1_CFG7 = 976,
    INDEX_DX_M1A_NPU0_PE1_CFG7_PE1_PAD_TOP_SIZE = 977,
    INDEX_DX_M1A_NPU0_PE1_CFG7_PE1_PAD_BOTTOM_SIZE = 978,
    INDEX_DX_M1A_NPU0_PE1_CFG7_PE1_PAD_LEFT_SIZE = 979,
    INDEX_DX_M1A_NPU0_PE1_CFG7_PE1_PAD_RIGHT_SIZE = 980,
    INDEX_DX_M1A_NPU0_PE1_CFG7_PE1_PAD_VALUE = 981,
    INDEX_DX_M1A_NPU0_PE1_CFG8 = 982,
    INDEX_DX_M1A_NPU0_PE1_CFG8_PE1_STRIDE_X = 983,
    INDEX_DX_M1A_NPU0_PE1_CFG8_PE1_STRIDE_Y = 984,
    INDEX_DX_M1A_NPU0_PE1_CFG8_RESERVED0 = 985,
    INDEX_DX_M1A_NPU0_PE1_CFG8_PE1_CHANNEL_OFFSET = 986,
    INDEX_DX_M1A_NPU0_PE1_CFG9 = 987,
    INDEX_DX_M1A_NPU0_PE1_CFG9_PE1_ELEM_CHANNEL_OFFSET = 988,
    INDEX_DX_M1A_NPU0_PE1_CFG9_PE1_DILATION_X = 989,
    INDEX_DX_M1A_NPU0_PE1_CFG9_PE1_DILATION_Y = 990,
    INDEX_DX_M1A_NPU0_PE1_CFG9_RESERVED0 = 991,
    INDEX_DX_M1A_NPU0_PE1_CFG10 = 992,
    INDEX_DX_M1A_NPU0_PE1_CFG10_PE1_READ_FEATURE_BASE_ADDR = 993,
    INDEX_DX_M1A_NPU0_PE1_CFG11 = 994,
    INDEX_DX_M1A_NPU0_PE1_CFG11_PE1_WRITE_FEATURE_BASE_ADDR = 995,
    INDEX_DX_M1A_NPU0_PE1_CFG12 = 996,
    INDEX_DX_M1A_NPU0_PE1_CFG12_PE1_READ_WEIGHT_BASE_ADDR = 997,
    INDEX_DX_M1A_NPU0_PE1_CFG13 = 998,
    INDEX_DX_M1A_NPU0_PE1_CFG13_PE1_ELEM_READ_BASE_ADDR = 999,
    INDEX_DX_M1A_NPU0_PE1_CFG14 = 1000,
    INDEX_DX_M1A_NPU0_PE1_CFG14_PE1_MUL_ADDR_GEN_READ_BASE_ADDR = 1001,
    INDEX_DX_M1A_NPU0_PE1_CFG15 = 1002,
    INDEX_DX_M1A_NPU0_PE1_CFG15_PE1_ADD_ADDR_GEN_READ_BASE_ADDR = 1003,
    INDEX_DX_M1A_NPU0_PE1_CFG16 = 1004,
    INDEX_DX_M1A_NPU0_PE1_CFG16_PE1_SKIP_MUL_ADDR_GEN_READ_BASE_ADDR = 1005,
    INDEX_DX_M1A_NPU0_PE1_CFG17 = 1006,
    INDEX_DX_M1A_NPU0_PE1_CFG17_PE1_SKIP_ADD_ADDR_GEN_READ_BASE_ADDR = 1007,
    INDEX_DX_M1A_NPU0_PE1_CFG18 = 1008,
    INDEX_DX_M1A_NPU0_PE1_CFG18_PE1_SE_ADDR_GEN_READ_BASE_ADDR = 1009,
    INDEX_DX_M1A_NPU0_PE1_CFG19 = 1010,
    INDEX_DX_M1A_NPU0_PE1_CFG19_PE1_GENERAL_ADDR_GEN_READ_BASE_ADDR = 1011,
    INDEX_DX_M1A_NPU0_PE1_CFG20 = 1012,
    INDEX_DX_M1A_NPU0_PE1_CFG20_PE1_WF_ADDR_MODE1_LINE_SIZE = 1013,
    INDEX_DX_M1A_NPU0_PE1_CFG20_RESERVED0 = 1014,
    INDEX_DX_M1A_NPU0_PE1_CFG20_PE1_WF_ADDR_GEN_MODE = 1015,
    INDEX_DX_M1A_NPU0_PE1_CFG21 = 1016,
    INDEX_DX_M1A_NPU0_PE1_CFG21_PE1_WF_ADDR_MODE1_LINE_STRIDE = 1017,
    INDEX_DX_M1A_NPU0_PE1_CFG22 = 1018,
    INDEX_DX_M1A_NPU0_PE1_CFG22_PE1_WF_ADDR_SURFACE_SIZE = 1019,
    INDEX_DX_M1A_NPU0_PE1_CFG23 = 1020,
    INDEX_DX_M1A_NPU0_PE1_CFG23_PE1_WF_WRITE_CNT = 1021,
    INDEX_DX_M1A_NPU0_PE1_CFG23_PE1_WF_ADDR_SURFACE_STRIDE = 1022,
    INDEX_DX_M1A_NPU0_PE1_CFG24 = 1023,
    INDEX_DX_M1A_NPU0_PE1_CFG24_PE1_WF_SRC1_BASE_ADDR = 1024,
    INDEX_DX_M1A_NPU0_PE1_CFG25 = 1025,
    INDEX_DX_M1A_NPU0_PE1_CFG25_PE1_SFU_OUT_DATA_VALID_NUM = 1026,
    INDEX_DX_M1A_NPU0_PE1_CFG25_RESERVED1 = 1027,
    INDEX_DX_M1A_NPU0_PE1_CFG25_PE1_ST_ADDR_GEN_SHIFT_LEN = 1028,
    INDEX_DX_M1A_NPU0_PE1_CFG25_RESERVED0 = 1029,
    INDEX_DX_M1A_NPU0_PE1_CFG26 = 1030,
    INDEX_DX_M1A_NPU0_PE1_CFG26_PE1_ST_ADDR_GEN_MUL = 1031,
    INDEX_DX_M1A_NPU0_PE1_CFG26_RESERVED0 = 1032,
    INDEX_DX_M1A_NPU0_PE1_VMEM_CFG0 = 1033,
    INDEX_DX_M1A_NPU0_PE1_VMEM_CFG0_PE1_START_NO_IN_BUFF = 1034,
    INDEX_DX_M1A_NPU0_PE1_VMEM_CFG0_RESERVED3 = 1035,
    INDEX_DX_M1A_NPU0_PE1_VMEM_CFG0_PE1_START_NO_WEIGHT_BUFF = 1036,
    INDEX_DX_M1A_NPU0_PE1_VMEM_CFG0_RESERVED2 = 1037,
    INDEX_DX_M1A_NPU0_PE1_VMEM_CFG0_PE1_START_NO_OUT_BUFF = 1038,
    INDEX_DX_M1A_NPU0_PE1_VMEM_CFG0_RESERVED1 = 1039,
    INDEX_DX_M1A_NPU0_PE1_VMEM_CFG0_PE1_START_NO_ELEM_BUFF = 1040,
    INDEX_DX_M1A_NPU0_PE1_VMEM_CFG0_RESERVED0 = 1041,
    INDEX_DX_M1A_NPU0_REDUCE1_CFG0 = 1042,
    INDEX_DX_M1A_NPU0_REDUCE1_CFG0_REDUCE1_CHANNEL_SIZE = 1043,
    INDEX_DX_M1A_NPU0_REDUCE1_CFG0_REDUCE1_CHANNEL_NUM = 1044,
    INDEX_DX_M1A_NPU0_REDUCE1_CFG0_REDUCE1_MODE = 1045,
    INDEX_DX_M1A_NPU0_REDUCE1_CFG0_REDUCE1_EN = 1046,
    INDEX_DX_M1A_NPU0_REDUCE1_CFG0_RESERVED0 = 1047,
    INDEX_DX_M1A_NPU0_REDUCE1_CFG1 = 1048,
    INDEX_DX_M1A_NPU0_REDUCE1_CFG1_REDUCE1_WIN_NUM = 1049,
    INDEX_DX_M1A_NPU0_REDUCE1_CFG1_REDUCE1_CNT_MAX_NUM = 1050,
    INDEX_DX_M1A_NPU0_REDUCE1_CFG2 = 1051,
    INDEX_DX_M1A_NPU0_REDUCE1_CFG2_REDUCE1_RD_BASE_ADDR = 1052,
    INDEX_DX_M1A_NPU0_REDUCE1_CFG3 = 1053,
    INDEX_DX_M1A_NPU0_REDUCE1_CFG3_REDUCE1_WR_BASE_ADDR = 1054,
    INDEX_DX_M1A_NPU0_PE1_DMA_CTRL = 1055,
    INDEX_DX_M1A_NPU0_PE1_DMA_CTRL_VMEM1_START_OP_EN = 1056,
    INDEX_DX_M1A_NPU0_PE1_DMA_CTRL_VMEM1_DMA_CTRL_MODE = 1057,
    INDEX_DX_M1A_NPU0_PE1_DMA_CTRL_VMEM1_WEIGHT_BIT_WIDTH = 1058,
    INDEX_DX_M1A_NPU0_PE1_DMA_CTRL_VMEM1_WEIGHT_DUMMY_MODE = 1059,
    INDEX_DX_M1A_NPU0_PE1_DMA_CTRL_RESERVED0 = 1060,
    INDEX_DX_M1A_NPU0_PE1_DMA_ELEM_CFG0 = 1061,
    INDEX_DX_M1A_NPU0_PE1_DMA_ELEM_CFG0_VMEM1_RD_ELEM_SIZE = 1062,
    INDEX_DX_M1A_NPU0_PE1_DMA_ELEM_CFG0_VMEM1_RD_ELEM_TIME = 1063,
    INDEX_DX_M1A_NPU0_PE1_DMA_ELEM_CFG0_VMEM1_RD_ELEM_MODE = 1064,
    INDEX_DX_M1A_NPU0_PE1_DMA_ELEM_CFG0_VMEM1_RD_ELEM_EN = 1065,
    INDEX_DX_M1A_NPU0_PE1_DMA_ELEM_CFG0_VMEM1_RD_ELEM_SRC = 1066,
    INDEX_DX_M1A_NPU0_PE1_DMA_ELEM_CFG0_RESERVED0 = 1067,
    INDEX_DX_M1A_NPU0_PE1_DMA_ELEM_CFG1 = 1068,
    INDEX_DX_M1A_NPU0_PE1_DMA_ELEM_CFG1_VMEM1_RD_ELEM_STRIDE = 1069,
    INDEX_DX_M1A_NPU0_PE1_DMA_ELEM_CFG2 = 1070,
    INDEX_DX_M1A_NPU0_PE1_DMA_ELEM_CFG2_VMEM1_RD_ELEM_BASE_ADDR = 1071,
    INDEX_DX_M1A_NPU0_PE1_DMA_ELEM_CFG3 = 1072,
    INDEX_DX_M1A_NPU0_PE1_DMA_ELEM_CFG3_VMEM1_WT_ELEM_BASE_ADDR = 1073,
    INDEX_DX_M1A_NPU0_PE1_DMA_W_CFG0 = 1074,
    INDEX_DX_M1A_NPU0_PE1_DMA_W_CFG0_VMEM1_RD_W_TIME = 1075,
    INDEX_DX_M1A_NPU0_PE1_DMA_W_CFG0_VMEM1_RD_W_MODE = 1076,
    INDEX_DX_M1A_NPU0_PE1_DMA_W_CFG0_VMEM1_RD_W_EN = 1077,
    INDEX_DX_M1A_NPU0_PE1_DMA_W_CFG0_RESERVED0 = 1078,
    INDEX_DX_M1A_NPU0_PE1_DMA_W_CFG1 = 1079,
    INDEX_DX_M1A_NPU0_PE1_DMA_W_CFG1_VMEM1_RD_W_STRIDE = 1080,
    INDEX_DX_M1A_NPU0_PE1_DMA_W_CFG1_VMEM1_RD_W_SIZE = 1081,
    INDEX_DX_M1A_NPU0_PE1_DMA_W_CFG2 = 1082,
    INDEX_DX_M1A_NPU0_PE1_DMA_W_CFG2_VMEM1_RD_W_BASE_ADDR = 1083,
    INDEX_DX_M1A_NPU0_PE1_DMA_W_CFG3 = 1084,
    INDEX_DX_M1A_NPU0_PE1_DMA_W_CFG3_VMEM1_WT_W_BASE_ADDR = 1085,
    INDEX_DX_M1A_NPU0_PE1_DMA_INF_CFG0 = 1086,
    INDEX_DX_M1A_NPU0_PE1_DMA_INF_CFG0_VMEM1_RD_INF_SIZE = 1087,
    INDEX_DX_M1A_NPU0_PE1_DMA_INF_CFG0_VMEM1_RD_INF_TIME = 1088,
    INDEX_DX_M1A_NPU0_PE1_DMA_INF_CFG0_VMEM1_RD_INF_MODE = 1089,
    INDEX_DX_M1A_NPU0_PE1_DMA_INF_CFG0_VMEM1_RD_INF_EN = 1090,
    INDEX_DX_M1A_NPU0_PE1_DMA_INF_CFG0_VMEM1_RD_INF_SRC = 1091,
    INDEX_DX_M1A_NPU0_PE1_DMA_INF_CFG1 = 1092,
    INDEX_DX_M1A_NPU0_PE1_DMA_INF_CFG1_VMEM1_RD_INF_STRIDE = 1093,
    INDEX_DX_M1A_NPU0_PE1_DMA_INF_CFG2 = 1094,
    INDEX_DX_M1A_NPU0_PE1_DMA_INF_CFG2_VMEM1_RD_INF_BASE_ADDR = 1095,
    INDEX_DX_M1A_NPU0_PE1_DMA_INF_CFG3 = 1096,
    INDEX_DX_M1A_NPU0_PE1_DMA_INF_CFG3_VMEM1_WT_INF_STRIDE = 1097,
    INDEX_DX_M1A_NPU0_PE1_DMA_INF_CFG4 = 1098,
    INDEX_DX_M1A_NPU0_PE1_DMA_INF_CFG4_VMEM1_WT_INF_BASE_ADDR = 1099,
    INDEX_DX_M1A_NPU0_PE1_DMA_OUTF_CFG0 = 1100,
    INDEX_DX_M1A_NPU0_PE1_DMA_OUTF_CFG0_VMEM1_WT_OUTF_SIZE = 1101,
    INDEX_DX_M1A_NPU0_PE1_DMA_OUTF_CFG0_VMEM1_WT_OUTF_TIME = 1102,
    INDEX_DX_M1A_NPU0_PE1_DMA_OUTF_CFG0_RESERVED1 = 1103,
    INDEX_DX_M1A_NPU0_PE1_DMA_OUTF_CFG0_VMEM1_WT_OUTF_EN = 1104,
    INDEX_DX_M1A_NPU0_PE1_DMA_OUTF_CFG0_RESERVED0 = 1105,
    INDEX_DX_M1A_NPU0_PE1_DMA_OUTF_CFG1 = 1106,
    INDEX_DX_M1A_NPU0_PE1_DMA_OUTF_CFG1_VMEM1_WT_OUTF_STRIDE = 1107,
    INDEX_DX_M1A_NPU0_PE1_DMA_OUTF_CFG2 = 1108,
    INDEX_DX_M1A_NPU0_PE1_DMA_OUTF_CFG2_VMEM1_WT_OUTF_BASE_ADDR = 1109,
    INDEX_DX_M1A_NPU0_PE1_DMA_OUTF_CFG3 = 1110,
    INDEX_DX_M1A_NPU0_PE1_DMA_OUTF_CFG3_VMEM1_RD_OUTF_STRIDE = 1111,
    INDEX_DX_M1A_NPU0_PE1_DMA_OUTF_CFG4 = 1112,
    INDEX_DX_M1A_NPU0_PE1_DMA_OUTF_CFG4_VMEM1_RD_OUTF_BASE_ADDR = 1113,
    INDEX_DX_M1A_NPU0_PPU_CFG_0 = 1114,
    INDEX_DX_M1A_NPU0_PPU_CFG_0_PPU_GRID_HEIGHT_OFFSET = 1115,
    INDEX_DX_M1A_NPU0_PPU_CFG_0_PPU_GRID_HEIGHT = 1116,
    INDEX_DX_M1A_NPU0_PPU_CFG_0_PPU_GRID_WIDTH = 1117,
    INDEX_DX_M1A_NPU0_PPU_CFG_0_PPU_VMEM_WRITE_EN = 1118,
    INDEX_DX_M1A_NPU0_PPU_CFG_0_PPU_1ST_TILE_EN = 1119,
    INDEX_DX_M1A_NPU0_PPU_CFG_0_PPU_EN = 1120,
    INDEX_DX_M1A_NPU0_PPU_CFG_0_RESERVED0 = 1121,
    INDEX_DX_M1A_NPU0_PPU_CFG_1 = 1122,
    INDEX_DX_M1A_NPU0_PPU_CFG_1_PPU_OUT_FEATURE_CHANNEL = 1123,
    INDEX_DX_M1A_NPU0_PPU_CFG_1_RESERVED0 = 1124,
    INDEX_DX_M1A_NPU0_PPU_CFG_1_PPU_ARG_CLASS_NUM = 1125,
    INDEX_DX_M1A_NPU0_PPU_CFG_2 = 1126,
    INDEX_DX_M1A_NPU0_PPU_CFG_2_PPU_FILTER_IN_SIZE = 1127,
    INDEX_DX_M1A_NPU0_PPU_CFG_2_PPU_ARG_IN_SIZE = 1128,
    INDEX_DX_M1A_NPU0_PPU_CFG_3 = 1129,
    INDEX_DX_M1A_NPU0_PPU_CFG_3_PPU_FILTER_THR = 1130,
    INDEX_DX_M1A_NPU0_PPU_CFG_4 = 1131,
    INDEX_DX_M1A_NPU0_PPU_CFG_4_PPU_ANCHOR_NUM = 1132,
    INDEX_DX_M1A_NPU0_PPU_CFG_4_PPU_CONV_NUM = 1133,
    INDEX_DX_M1A_NPU0_PPU_CFG_4_PPU_WRITE_ADDR_RST = 1134,
    INDEX_DX_M1A_NPU0_PPU_CFG_4_PPU_DATA_SIZE = 1135,
    INDEX_DX_M1A_NPU0_PPU_CFG_4_PPU_LABEL_ON = 1136,
    INDEX_DX_M1A_NPU0_PPU_CFG_4_RESERVED0 = 1137,
    INDEX_DX_M1A_NPU0_PPU_CFG_4_PPU_FILTER_MODE = 1138,
    INDEX_DX_M1A_NPU0_PPU_CFG_6 = 1139,
    INDEX_DX_M1A_NPU0_PPU_CFG_6_PPU_READ_BASE_ADDR = 1140,
    INDEX_DX_M1A_NPU0_PPU_CFG_7 = 1141,
    INDEX_DX_M1A_NPU0_PPU_CFG_7_PPU_WRITE_BASE_ADDR = 1142,
    INDEX_DX_M1A_NPU0_PPU_CFG_9 = 1143,
    INDEX_DX_M1A_NPU0_PPU_CFG_9_RESERVED0 = 1144,
    INDEX_DX_M1A_NPU0_CHECKSUM = 1145,
    INDEX_DX_M1A_NPU0_CHECKSUM_CHECKSUM_TILE = 1146,
};

/* Register access API */
/* DX_M1A_SYSTEM.ID (Category: SYSTEM) */
uint32_t Read_Dx_m1a_system_Id(void* base);
void Write_Dx_m1a_system_Id(void* base, uint32_t val);
/* DX_M1A_SYSTEM.ID.RMAP_ID (Category: SYSTEM) */
uint32_t Read_Dx_m1a_system_Id_RMAP_ID(void* base);
void Write_Dx_m1a_system_Id_RMAP_ID(void* base, uint32_t val);

/* DX_M1A_SYSTEM.ID.REVISION_ID (Category: SYSTEM) */
uint32_t Read_Dx_m1a_system_Id_REVISION_ID(void* base);
void Write_Dx_m1a_system_Id_REVISION_ID(void* base, uint32_t val);

/* DX_M1A_SYSTEM.ID.NPU_ID (Category: SYSTEM) */
uint32_t Read_Dx_m1a_system_Id_NPU_ID(void* base);
void Write_Dx_m1a_system_Id_NPU_ID(void* base, uint32_t val);

/* DX_M1A_SYSTEM.ID.DEVICE_ID (Category: SYSTEM) */
uint32_t Read_Dx_m1a_system_Id_DEVICE_ID(void* base);
void Write_Dx_m1a_system_Id_DEVICE_ID(void* base, uint32_t val);

/* DX_M1A_SYSTEM.RUN_OPT (Category: SYSTEM) */
uint32_t Read_Dx_m1a_system_Run_opt(void* base);
void Write_Dx_m1a_system_Run_opt(void* base, uint32_t val);
/* DX_M1A_SYSTEM.RUN_OPT.RESERVED0 (Category: SYSTEM) */
uint32_t Read_Dx_m1a_system_Run_opt_RESERVED0(void* base);
void Write_Dx_m1a_system_Run_opt_RESERVED0(void* base, uint32_t val);

/* DX_M1A_SYSTEM.RUN_OPT.AUTORUN_EN (Category: SYSTEM) */
uint32_t Read_Dx_m1a_system_Run_opt_AUTORUN_EN(void* base);
void Write_Dx_m1a_system_Run_opt_AUTORUN_EN(void* base, uint32_t val);

/* DX_M1A_SYSTEM.STATUS1 (Category: SYSTEM) */
uint32_t Read_Dx_m1a_system_Status1(void* base);
void Write_Dx_m1a_system_Status1(void* base, uint32_t val);
/* DX_M1A_SYSTEM.STATUS1.CMD_NUM (Category: SYSTEM) */
uint32_t Read_Dx_m1a_system_Status1_CMD_NUM(void* base);
void Write_Dx_m1a_system_Status1_CMD_NUM(void* base, uint32_t val);

/* DX_M1A_SYSTEM.STATUS1.ARGMAX_ID (Category: SYSTEM) */
uint32_t Read_Dx_m1a_system_Status1_ARGMAX_ID(void* base);
void Write_Dx_m1a_system_Status1_ARGMAX_ID(void* base, uint32_t val);

/* DX_M1A_SYSTEM.STATUS2 (Category: SYSTEM) */
uint32_t Read_Dx_m1a_system_Status2(void* base);
void Write_Dx_m1a_system_Status2(void* base, uint32_t val);
/* DX_M1A_SYSTEM.STATUS2.BUSY (Category: SYSTEM) */
uint32_t Read_Dx_m1a_system_Status2_BUSY(void* base);
void Write_Dx_m1a_system_Status2_BUSY(void* base, uint32_t val);

/* DX_M1A_SYSTEM.STATUS2.RESERVED0 (Category: SYSTEM) */
uint32_t Read_Dx_m1a_system_Status2_RESERVED0(void* base);
void Write_Dx_m1a_system_Status2_RESERVED0(void* base, uint32_t val);

/* DX_M1A_SYSTEM.NET_INFO (Category: SYSTEM) */
uint32_t Read_Dx_m1a_system_Net_info(void* base);
void Write_Dx_m1a_system_Net_info(void* base, uint32_t val);
/* DX_M1A_SYSTEM.NET_INFO.LAST_CMD_NUM (Category: SYSTEM) */
uint32_t Read_Dx_m1a_system_Net_info_LAST_CMD_NUM(void* base);
void Write_Dx_m1a_system_Net_info_LAST_CMD_NUM(void* base, uint32_t val);

/* DX_M1A_SYSTEM.NET_INFO.RESERVED0 (Category: SYSTEM) */
uint32_t Read_Dx_m1a_system_Net_info_RESERVED0(void* base);
void Write_Dx_m1a_system_Net_info_RESERVED0(void* base, uint32_t val);

/* DX_M1A_SYSTEM.IRQ_STATUS (Category: SYSTEM) */
uint32_t Read_Dx_m1a_system_Irq_status(void* base);
void Write_Dx_m1a_system_Irq_status(void* base, uint32_t val);
/* DX_M1A_SYSTEM.IRQ_STATUS.STATUS_TILE (Category: SYSTEM) */
uint32_t Read_Dx_m1a_system_Irq_status_STATUS_TILE(void* base);
void Write_Dx_m1a_system_Irq_status_STATUS_TILE(void* base, uint32_t val);

/* DX_M1A_SYSTEM.IRQ_STATUS.STATUS_OP (Category: SYSTEM) */
uint32_t Read_Dx_m1a_system_Irq_status_STATUS_OP(void* base);
void Write_Dx_m1a_system_Irq_status_STATUS_OP(void* base, uint32_t val);

/* DX_M1A_SYSTEM.IRQ_STATUS.IRQ_MEM_COLLISION (Category: SYSTEM) */
uint32_t Read_Dx_m1a_system_Irq_status_IRQ_MEM_COLLISION(void* base);
void Write_Dx_m1a_system_Irq_status_IRQ_MEM_COLLISION(void* base, uint32_t val);

/* DX_M1A_SYSTEM.IRQ_STATUS.IRQ_CMD_REACHED (Category: SYSTEM) */
uint32_t Read_Dx_m1a_system_Irq_status_IRQ_CMD_REACHED(void* base);
void Write_Dx_m1a_system_Irq_status_IRQ_CMD_REACHED(void* base, uint32_t val);

/* DX_M1A_SYSTEM.IRQ_STATUS.IRQ_CMD_CKSUM (Category: SYSTEM) */
uint32_t Read_Dx_m1a_system_Irq_status_IRQ_CMD_CKSUM(void* base);
void Write_Dx_m1a_system_Irq_status_IRQ_CMD_CKSUM(void* base, uint32_t val);

/* DX_M1A_SYSTEM.IRQ_STATUS.IRQ_NPU_FIFO (Category: SYSTEM) */
uint32_t Read_Dx_m1a_system_Irq_status_IRQ_NPU_FIFO(void* base);
void Write_Dx_m1a_system_Irq_status_IRQ_NPU_FIFO(void* base, uint32_t val);

/* DX_M1A_SYSTEM.IRQ_STATUS.IRQ_DMA_FIFO_CCLK (Category: SYSTEM) */
uint32_t Read_Dx_m1a_system_Irq_status_IRQ_DMA_FIFO_CCLK(void* base);
void Write_Dx_m1a_system_Irq_status_IRQ_DMA_FIFO_CCLK(void* base, uint32_t val);

/* DX_M1A_SYSTEM.IRQ_STATUS.IRQ_DMA_FIFO_NCLK (Category: SYSTEM) */
uint32_t Read_Dx_m1a_system_Irq_status_IRQ_DMA_FIFO_NCLK(void* base);
void Write_Dx_m1a_system_Irq_status_IRQ_DMA_FIFO_NCLK(void* base, uint32_t val);

/* DX_M1A_SYSTEM.IRQ_STATUS.IRQ_DMA_FIFO_ACLK (Category: SYSTEM) */
uint32_t Read_Dx_m1a_system_Irq_status_IRQ_DMA_FIFO_ACLK(void* base);
void Write_Dx_m1a_system_Irq_status_IRQ_DMA_FIFO_ACLK(void* base, uint32_t val);

/* DX_M1A_SYSTEM.IRQ_STATUS.IRQ_TIMEOUT_OP (Category: SYSTEM) */
uint32_t Read_Dx_m1a_system_Irq_status_IRQ_TIMEOUT_OP(void* base);
void Write_Dx_m1a_system_Irq_status_IRQ_TIMEOUT_OP(void* base, uint32_t val);

/* DX_M1A_SYSTEM.IRQ_STATUS.IRQ_TIMEOUT_DMA (Category: SYSTEM) */
uint32_t Read_Dx_m1a_system_Irq_status_IRQ_TIMEOUT_DMA(void* base);
void Write_Dx_m1a_system_Irq_status_IRQ_TIMEOUT_DMA(void* base, uint32_t val);

/* DX_M1A_SYSTEM.IRQ_STATUS.IRQ_INPUT_DONE (Category: SYSTEM) */
uint32_t Read_Dx_m1a_system_Irq_status_IRQ_INPUT_DONE(void* base);
void Write_Dx_m1a_system_Irq_status_IRQ_INPUT_DONE(void* base, uint32_t val);

/* DX_M1A_SYSTEM.IRQ_STATUS.IRQ_TILE (Category: SYSTEM) */
uint32_t Read_Dx_m1a_system_Irq_status_IRQ_TILE(void* base);
void Write_Dx_m1a_system_Irq_status_IRQ_TILE(void* base, uint32_t val);

/* DX_M1A_SYSTEM.IRQ_STATUS.IRQ_FRAME (Category: SYSTEM) */
uint32_t Read_Dx_m1a_system_Irq_status_IRQ_FRAME(void* base);
void Write_Dx_m1a_system_Irq_status_IRQ_FRAME(void* base, uint32_t val);

/* DX_M1A_SYSTEM.IRQ_SET (Category: SYSTEM) */
uint32_t Read_Dx_m1a_system_Irq_set(void* base);
void Write_Dx_m1a_system_Irq_set(void* base, uint32_t val);
/* DX_M1A_SYSTEM.IRQ_SET.RESERVED0 (Category: SYSTEM) */
uint32_t Read_Dx_m1a_system_Irq_set_RESERVED0(void* base);
void Write_Dx_m1a_system_Irq_set_RESERVED0(void* base, uint32_t val);

/* DX_M1A_SYSTEM.IRQ_SET.IRQ_MEM_COLLISION_SET (Category: SYSTEM) */
uint32_t Read_Dx_m1a_system_Irq_set_IRQ_MEM_COLLISION_SET(void* base);
void Write_Dx_m1a_system_Irq_set_IRQ_MEM_COLLISION_SET(void* base, uint32_t val);

/* DX_M1A_SYSTEM.IRQ_SET.IRQ_CMD_REACHED_SET (Category: SYSTEM) */
uint32_t Read_Dx_m1a_system_Irq_set_IRQ_CMD_REACHED_SET(void* base);
void Write_Dx_m1a_system_Irq_set_IRQ_CMD_REACHED_SET(void* base, uint32_t val);

/* DX_M1A_SYSTEM.IRQ_SET.IRQ_CMD_CKSUM_SET (Category: SYSTEM) */
uint32_t Read_Dx_m1a_system_Irq_set_IRQ_CMD_CKSUM_SET(void* base);
void Write_Dx_m1a_system_Irq_set_IRQ_CMD_CKSUM_SET(void* base, uint32_t val);

/* DX_M1A_SYSTEM.IRQ_SET.IRQ_NPU_FIFO_SET (Category: SYSTEM) */
uint32_t Read_Dx_m1a_system_Irq_set_IRQ_NPU_FIFO_SET(void* base);
void Write_Dx_m1a_system_Irq_set_IRQ_NPU_FIFO_SET(void* base, uint32_t val);

/* DX_M1A_SYSTEM.IRQ_SET.IRQ_DMA_FIFO_SET (Category: SYSTEM) */
uint32_t Read_Dx_m1a_system_Irq_set_IRQ_DMA_FIFO_SET(void* base);
void Write_Dx_m1a_system_Irq_set_IRQ_DMA_FIFO_SET(void* base, uint32_t val);

/* DX_M1A_SYSTEM.IRQ_SET.IRQ_TIMEOUT_OP_SET (Category: SYSTEM) */
uint32_t Read_Dx_m1a_system_Irq_set_IRQ_TIMEOUT_OP_SET(void* base);
void Write_Dx_m1a_system_Irq_set_IRQ_TIMEOUT_OP_SET(void* base, uint32_t val);

/* DX_M1A_SYSTEM.IRQ_SET.IRQ_TIMEOUT_DMA_SET (Category: SYSTEM) */
uint32_t Read_Dx_m1a_system_Irq_set_IRQ_TIMEOUT_DMA_SET(void* base);
void Write_Dx_m1a_system_Irq_set_IRQ_TIMEOUT_DMA_SET(void* base, uint32_t val);

/* DX_M1A_SYSTEM.IRQ_SET.IRQ_INPUT_DONE_SET (Category: SYSTEM) */
uint32_t Read_Dx_m1a_system_Irq_set_IRQ_INPUT_DONE_SET(void* base);
void Write_Dx_m1a_system_Irq_set_IRQ_INPUT_DONE_SET(void* base, uint32_t val);

/* DX_M1A_SYSTEM.IRQ_SET.IRQ_TILE_SET (Category: SYSTEM) */
uint32_t Read_Dx_m1a_system_Irq_set_IRQ_TILE_SET(void* base);
void Write_Dx_m1a_system_Irq_set_IRQ_TILE_SET(void* base, uint32_t val);

/* DX_M1A_SYSTEM.IRQ_SET.IRQ_FRAME_SET (Category: SYSTEM) */
uint32_t Read_Dx_m1a_system_Irq_set_IRQ_FRAME_SET(void* base);
void Write_Dx_m1a_system_Irq_set_IRQ_FRAME_SET(void* base, uint32_t val);

/* DX_M1A_SYSTEM.IRQ_CNT0 (Category: SYSTEM) */
uint32_t Read_Dx_m1a_system_Irq_cnt0(void* base);
void Write_Dx_m1a_system_Irq_cnt0(void* base, uint32_t val);
/* DX_M1A_SYSTEM.IRQ_CNT0.IRQ_CNT_NPU_NORMAL (Category: SYSTEM) */
uint32_t Read_Dx_m1a_system_Irq_cnt0_IRQ_CNT_NPU_NORMAL(void* base);
void Write_Dx_m1a_system_Irq_cnt0_IRQ_CNT_NPU_NORMAL(void* base, uint32_t val);

/* DX_M1A_SYSTEM.IRQ_CNT1 (Category: SYSTEM) */
uint32_t Read_Dx_m1a_system_Irq_cnt1(void* base);
void Write_Dx_m1a_system_Irq_cnt1(void* base, uint32_t val);
/* DX_M1A_SYSTEM.IRQ_CNT1.IRQ_CNT_NPU_INPUT_DONE (Category: SYSTEM) */
uint32_t Read_Dx_m1a_system_Irq_cnt1_IRQ_CNT_NPU_INPUT_DONE(void* base);
void Write_Dx_m1a_system_Irq_cnt1_IRQ_CNT_NPU_INPUT_DONE(void* base, uint32_t val);

/* DX_M1A_SYSTEM.IRQ_CNT2 (Category: SYSTEM) */
uint32_t Read_Dx_m1a_system_Irq_cnt2(void* base);
void Write_Dx_m1a_system_Irq_cnt2(void* base, uint32_t val);
/* DX_M1A_SYSTEM.IRQ_CNT2.IRQ_CNT_NPU_ABNORMAL (Category: SYSTEM) */
uint32_t Read_Dx_m1a_system_Irq_cnt2_IRQ_CNT_NPU_ABNORMAL(void* base);
void Write_Dx_m1a_system_Irq_cnt2_IRQ_CNT_NPU_ABNORMAL(void* base, uint32_t val);

/* DX_M1A_SYSTEM.IRQ_CNT3 (Category: SYSTEM) */
uint32_t Read_Dx_m1a_system_Irq_cnt3(void* base);
void Write_Dx_m1a_system_Irq_cnt3(void* base, uint32_t val);
/* DX_M1A_SYSTEM.IRQ_CNT3.IRQ_CNT_CPU_FINISH (Category: SYSTEM) */
uint32_t Read_Dx_m1a_system_Irq_cnt3_IRQ_CNT_CPU_FINISH(void* base);
void Write_Dx_m1a_system_Irq_cnt3_IRQ_CNT_CPU_FINISH(void* base, uint32_t val);

/* DX_M1A_SYSTEM.IRQ_CNT4 (Category: SYSTEM) */
uint32_t Read_Dx_m1a_system_Irq_cnt4(void* base);
void Write_Dx_m1a_system_Irq_cnt4(void* base, uint32_t val);
/* DX_M1A_SYSTEM.IRQ_CNT4.IRQ_CNT_CPU_INIT (Category: SYSTEM) */
uint32_t Read_Dx_m1a_system_Irq_cnt4_IRQ_CNT_CPU_INIT(void* base);
void Write_Dx_m1a_system_Irq_cnt4_IRQ_CNT_CPU_INIT(void* base, uint32_t val);

/* DX_M1A_SYSTEM.IN_FEATURE_BASE (Category: SYSTEM) */
uint32_t Read_Dx_m1a_system_In_feature_base(void* base);
void Write_Dx_m1a_system_In_feature_base(void* base, uint32_t val);
/* DX_M1A_SYSTEM.IN_FEATURE_BASE.IN_FEATURE_OFFSET (Category: SYSTEM) */
uint32_t Read_Dx_m1a_system_In_feature_base_IN_FEATURE_OFFSET(void* base);
void Write_Dx_m1a_system_In_feature_base_IN_FEATURE_OFFSET(void* base, uint32_t val);

/* DX_M1A_SYSTEM.OUT_FEATURE_BASE (Category: SYSTEM) */
uint32_t Read_Dx_m1a_system_Out_feature_base(void* base);
void Write_Dx_m1a_system_Out_feature_base(void* base, uint32_t val);
/* DX_M1A_SYSTEM.OUT_FEATURE_BASE.OUT_FEATURE_OFFSET (Category: SYSTEM) */
uint32_t Read_Dx_m1a_system_Out_feature_base_OUT_FEATURE_OFFSET(void* base);
void Write_Dx_m1a_system_Out_feature_base_OUT_FEATURE_OFFSET(void* base, uint32_t val);

/* DX_M1A_SYSTEM.WEIGHT_BASE (Category: SYSTEM) */
uint32_t Read_Dx_m1a_system_Weight_base(void* base);
void Write_Dx_m1a_system_Weight_base(void* base, uint32_t val);
/* DX_M1A_SYSTEM.WEIGHT_BASE.WEIGHT_OFFSET (Category: SYSTEM) */
uint32_t Read_Dx_m1a_system_Weight_base_WEIGHT_OFFSET(void* base);
void Write_Dx_m1a_system_Weight_base_WEIGHT_OFFSET(void* base, uint32_t val);

/* DX_M1A_SYSTEM.IRQ_TIMER_DMA (Category: SYSTEM) */
uint32_t Read_Dx_m1a_system_Irq_timer_dma(void* base);
void Write_Dx_m1a_system_Irq_timer_dma(void* base, uint32_t val);
/* DX_M1A_SYSTEM.IRQ_TIMER_DMA.IRQ_TIMER_DMA (Category: SYSTEM) */
uint32_t Read_Dx_m1a_system_Irq_timer_dma_IRQ_TIMER_DMA(void* base);
void Write_Dx_m1a_system_Irq_timer_dma_IRQ_TIMER_DMA(void* base, uint32_t val);

/* DX_M1A_SYSTEM.IRQ_TIMER_OP (Category: SYSTEM) */
uint32_t Read_Dx_m1a_system_Irq_timer_op(void* base);
void Write_Dx_m1a_system_Irq_timer_op(void* base, uint32_t val);
/* DX_M1A_SYSTEM.IRQ_TIMER_OP.IRQ_TIMER_OP (Category: SYSTEM) */
uint32_t Read_Dx_m1a_system_Irq_timer_op_IRQ_TIMER_OP(void* base);
void Write_Dx_m1a_system_Irq_timer_op_IRQ_TIMER_OP(void* base, uint32_t val);

/* DX_M1A_SYSTEM.CMD (Category: SYSTEM) */
uint32_t Read_Dx_m1a_system_Cmd(void* base);
void Write_Dx_m1a_system_Cmd(void* base, uint32_t val);
/* DX_M1A_SYSTEM.CMD.START (Category: SYSTEM) */
uint32_t Read_Dx_m1a_system_Cmd_START(void* base);
void Write_Dx_m1a_system_Cmd_START(void* base, uint32_t val);

/* DX_M1A_SYSTEM.CMD.RESERVED0 (Category: SYSTEM) */
uint32_t Read_Dx_m1a_system_Cmd_RESERVED0(void* base);
void Write_Dx_m1a_system_Cmd_RESERVED0(void* base, uint32_t val);

/* DX_M1A_SYSTEM.SWREG0 (Category: SYSTEM) */
uint32_t Read_Dx_m1a_system_Swreg0(void* base);
void Write_Dx_m1a_system_Swreg0(void* base, uint32_t val);
/* DX_M1A_SYSTEM.SWREG0.SWREG0 (Category: SYSTEM) */
uint32_t Read_Dx_m1a_system_Swreg0_SWREG0(void* base);
void Write_Dx_m1a_system_Swreg0_SWREG0(void* base, uint32_t val);

/* DX_M1A_SYSTEM.SWREG1 (Category: SYSTEM) */
uint32_t Read_Dx_m1a_system_Swreg1(void* base);
void Write_Dx_m1a_system_Swreg1(void* base, uint32_t val);
/* DX_M1A_SYSTEM.SWREG1.SWREG1 (Category: SYSTEM) */
uint32_t Read_Dx_m1a_system_Swreg1_SWREG1(void* base);
void Write_Dx_m1a_system_Swreg1_SWREG1(void* base, uint32_t val);

/* DX_M1A_SYSTEM.SWREG2 (Category: SYSTEM) */
uint32_t Read_Dx_m1a_system_Swreg2(void* base);
void Write_Dx_m1a_system_Swreg2(void* base, uint32_t val);
/* DX_M1A_SYSTEM.SWREG2.SWREG2 (Category: SYSTEM) */
uint32_t Read_Dx_m1a_system_Swreg2_SWREG2(void* base);
void Write_Dx_m1a_system_Swreg2_SWREG2(void* base, uint32_t val);

/* DX_M1A_SYSTEM.SWREG3 (Category: SYSTEM) */
uint32_t Read_Dx_m1a_system_Swreg3(void* base);
void Write_Dx_m1a_system_Swreg3(void* base, uint32_t val);
/* DX_M1A_SYSTEM.SWREG3.SWREG3 (Category: SYSTEM) */
uint32_t Read_Dx_m1a_system_Swreg3_SWREG3(void* base);
void Write_Dx_m1a_system_Swreg3_SWREG3(void* base, uint32_t val);

/* DX_M1A_SYSTEM.IRQ_EXT_CLR_OPT (Category: SYSTEM) */
uint32_t Read_Dx_m1a_system_Irq_ext_clr_opt(void* base);
void Write_Dx_m1a_system_Irq_ext_clr_opt(void* base, uint32_t val);
/* DX_M1A_SYSTEM.IRQ_EXT_CLR_OPT.IRQ_EXT_CLR_OPT (Category: SYSTEM) */
uint32_t Read_Dx_m1a_system_Irq_ext_clr_opt_IRQ_EXT_CLR_OPT(void* base);
void Write_Dx_m1a_system_Irq_ext_clr_opt_IRQ_EXT_CLR_OPT(void* base, uint32_t val);

/* DX_M1A_SYSTEM.IRQ_EXT_CLR_OPT.RESERVED0 (Category: SYSTEM) */
uint32_t Read_Dx_m1a_system_Irq_ext_clr_opt_RESERVED0(void* base);
void Write_Dx_m1a_system_Irq_ext_clr_opt_RESERVED0(void* base, uint32_t val);

/* DX_M1A_SYSTEM.RSV0 (Category: SYSTEM) */
uint32_t Read_Dx_m1a_system_Rsv0(void* base);
void Write_Dx_m1a_system_Rsv0(void* base, uint32_t val);
/* DX_M1A_SYSTEM.RSV0.RESERVED0 (Category: SYSTEM) */
uint32_t Read_Dx_m1a_system_Rsv0_RESERVED0(void* base);
void Write_Dx_m1a_system_Rsv0_RESERVED0(void* base, uint32_t val);

/* DX_M1A_SYSTEM.RSV1 (Category: SYSTEM) */
uint32_t Read_Dx_m1a_system_Rsv1(void* base);
void Write_Dx_m1a_system_Rsv1(void* base, uint32_t val);
/* DX_M1A_SYSTEM.RSV1.RESERVED0 (Category: SYSTEM) */
uint32_t Read_Dx_m1a_system_Rsv1_RESERVED0(void* base);
void Write_Dx_m1a_system_Rsv1_RESERVED0(void* base, uint32_t val);

/* DX_M1A_SYSTEM.RSV2 (Category: SYSTEM) */
uint32_t Read_Dx_m1a_system_Rsv2(void* base);
void Write_Dx_m1a_system_Rsv2(void* base, uint32_t val);
/* DX_M1A_SYSTEM.RSV2.RESERVED0 (Category: SYSTEM) */
uint32_t Read_Dx_m1a_system_Rsv2_RESERVED0(void* base);
void Write_Dx_m1a_system_Rsv2_RESERVED0(void* base, uint32_t val);

/* DX_M1A_SYSTEM.CPU_STATUS (Category: SYSTEM) */
uint32_t Read_Dx_m1a_system_Cpu_status(void* base);
void Write_Dx_m1a_system_Cpu_status(void* base, uint32_t val);
/* DX_M1A_SYSTEM.CPU_STATUS.CPU_LOCKUP (Category: SYSTEM) */
uint32_t Read_Dx_m1a_system_Cpu_status_CPU_LOCKUP(void* base);
void Write_Dx_m1a_system_Cpu_status_CPU_LOCKUP(void* base, uint32_t val);

/* DX_M1A_SYSTEM.CPU_STATUS.CPU_HALTED (Category: SYSTEM) */
uint32_t Read_Dx_m1a_system_Cpu_status_CPU_HALTED(void* base);
void Write_Dx_m1a_system_Cpu_status_CPU_HALTED(void* base, uint32_t val);

/* DX_M1A_SYSTEM.CPU_STATUS.CPU_SLEEPDEEP (Category: SYSTEM) */
uint32_t Read_Dx_m1a_system_Cpu_status_CPU_SLEEPDEEP(void* base);
void Write_Dx_m1a_system_Cpu_status_CPU_SLEEPDEEP(void* base, uint32_t val);

/* DX_M1A_SYSTEM.CPU_STATUS.CPU_SLEEPING (Category: SYSTEM) */
uint32_t Read_Dx_m1a_system_Cpu_status_CPU_SLEEPING(void* base);
void Write_Dx_m1a_system_Cpu_status_CPU_SLEEPING(void* base, uint32_t val);

/* DX_M1A_SYSTEM.CPU_STATUS.RESERVED0 (Category: SYSTEM) */
uint32_t Read_Dx_m1a_system_Cpu_status_RESERVED0(void* base);
void Write_Dx_m1a_system_Cpu_status_RESERVED0(void* base, uint32_t val);

/* DX_M1A_SYSTEM.CPU_IRQ_SET (Category: SYSTEM) */
uint32_t Read_Dx_m1a_system_Cpu_irq_set(void* base);
void Write_Dx_m1a_system_Cpu_irq_set(void* base, uint32_t val);
/* DX_M1A_SYSTEM.CPU_IRQ_SET.IRQ_CPU_INIT_SET (Category: SYSTEM) */
uint32_t Read_Dx_m1a_system_Cpu_irq_set_IRQ_CPU_INIT_SET(void* base);
void Write_Dx_m1a_system_Cpu_irq_set_IRQ_CPU_INIT_SET(void* base, uint32_t val);

/* DX_M1A_SYSTEM.CPU_IRQ_SET.IRQ_CPU_FINISH_SET (Category: SYSTEM) */
uint32_t Read_Dx_m1a_system_Cpu_irq_set_IRQ_CPU_FINISH_SET(void* base);
void Write_Dx_m1a_system_Cpu_irq_set_IRQ_CPU_FINISH_SET(void* base, uint32_t val);

/* DX_M1A_SYSTEM.CPU_IRQ_SET.RESERVED0 (Category: SYSTEM) */
uint32_t Read_Dx_m1a_system_Cpu_irq_set_RESERVED0(void* base);
void Write_Dx_m1a_system_Cpu_irq_set_RESERVED0(void* base, uint32_t val);

/* DX_M1A_SYSTEM.CPU_IRQ_STATUS (Category: SYSTEM) */
uint32_t Read_Dx_m1a_system_Cpu_irq_status(void* base);
void Write_Dx_m1a_system_Cpu_irq_status(void* base, uint32_t val);
/* DX_M1A_SYSTEM.CPU_IRQ_STATUS.IRQ_CPU_INIT (Category: SYSTEM) */
uint32_t Read_Dx_m1a_system_Cpu_irq_status_IRQ_CPU_INIT(void* base);
void Write_Dx_m1a_system_Cpu_irq_status_IRQ_CPU_INIT(void* base, uint32_t val);

/* DX_M1A_SYSTEM.CPU_IRQ_STATUS.IRQ_CPU_FINISH (Category: SYSTEM) */
uint32_t Read_Dx_m1a_system_Cpu_irq_status_IRQ_CPU_FINISH(void* base);
void Write_Dx_m1a_system_Cpu_irq_status_IRQ_CPU_FINISH(void* base, uint32_t val);

/* DX_M1A_SYSTEM.CPU_IRQ_STATUS.CPU_BUSY (Category: SYSTEM) */
uint32_t Read_Dx_m1a_system_Cpu_irq_status_CPU_BUSY(void* base);
void Write_Dx_m1a_system_Cpu_irq_status_CPU_BUSY(void* base, uint32_t val);

/* DX_M1A_SYSTEM.CPU_IRQ_STATUS.RESERVED0 (Category: SYSTEM) */
uint32_t Read_Dx_m1a_system_Cpu_irq_status_RESERVED0(void* base);
void Write_Dx_m1a_system_Cpu_irq_status_RESERVED0(void* base, uint32_t val);

/* DX_M1A_SYSTEM.CPU_START (Category: SYSTEM) */
uint32_t Read_Dx_m1a_system_Cpu_start(void* base);
void Write_Dx_m1a_system_Cpu_start(void* base, uint32_t val);
/* DX_M1A_SYSTEM.CPU_START.CPU_START (Category: SYSTEM) */
uint32_t Read_Dx_m1a_system_Cpu_start_CPU_START(void* base);
void Write_Dx_m1a_system_Cpu_start_CPU_START(void* base, uint32_t val);

/* DX_M1A_SYSTEM.CPU_START.RESERVED0 (Category: SYSTEM) */
uint32_t Read_Dx_m1a_system_Cpu_start_RESERVED0(void* base);
void Write_Dx_m1a_system_Cpu_start_RESERVED0(void* base, uint32_t val);

/* DX_M1A_SYSTEM.PPU_OUT_FILTER_INFO (Category: SYSTEM) */
uint32_t Read_Dx_m1a_system_Ppu_out_filter_info(void* base);
void Write_Dx_m1a_system_Ppu_out_filter_info(void* base, uint32_t val);
/* DX_M1A_SYSTEM.PPU_OUT_FILTER_INFO.PPU_FILTERING_NUM (Category: SYSTEM) */
uint32_t Read_Dx_m1a_system_Ppu_out_filter_info_PPU_FILTERING_NUM(void* base);
void Write_Dx_m1a_system_Ppu_out_filter_info_PPU_FILTERING_NUM(void* base, uint32_t val);

/* DX_M1A_SYSTEM.PPU_OUT_FILTER_INFO.PPU_FILTERING_WNUM (Category: SYSTEM) */
uint32_t Read_Dx_m1a_system_Ppu_out_filter_info_PPU_FILTERING_WNUM(void* base);
void Write_Dx_m1a_system_Ppu_out_filter_info_PPU_FILTERING_WNUM(void* base, uint32_t val);

/* DX_M1A_SYSTEM.PPU_OUT_FILTER_INFO.PPU_FILTERING_BUFSEL (Category: SYSTEM) */
uint32_t Read_Dx_m1a_system_Ppu_out_filter_info_PPU_FILTERING_BUFSEL(void* base);
void Write_Dx_m1a_system_Ppu_out_filter_info_PPU_FILTERING_BUFSEL(void* base, uint32_t val);

/* DX_M1A_SYSTEM.PPU_OUT_FILTER_INFO.RESERVED0 (Category: SYSTEM) */
uint32_t Read_Dx_m1a_system_Ppu_out_filter_info_RESERVED0(void* base);
void Write_Dx_m1a_system_Ppu_out_filter_info_RESERVED0(void* base, uint32_t val);

/* DX_M1A_SYSTEM.PPU_OUT_FEATURE_INFO (Category: SYSTEM) */
uint32_t Read_Dx_m1a_system_Ppu_out_feature_info(void* base);
void Write_Dx_m1a_system_Ppu_out_feature_info(void* base, uint32_t val);
/* DX_M1A_SYSTEM.PPU_OUT_FEATURE_INFO.PPU_OUT_FEATURE_NUM (Category: SYSTEM) */
uint32_t Read_Dx_m1a_system_Ppu_out_feature_info_PPU_OUT_FEATURE_NUM(void* base);
void Write_Dx_m1a_system_Ppu_out_feature_info_PPU_OUT_FEATURE_NUM(void* base, uint32_t val);

/* DX_M1A_SYSTEM.PPU_OUT_FEATURE_INFO.RESERVED0 (Category: SYSTEM) */
uint32_t Read_Dx_m1a_system_Ppu_out_feature_info_RESERVED0(void* base);
void Write_Dx_m1a_system_Ppu_out_feature_info_RESERVED0(void* base, uint32_t val);

/* DX_M1A_SYSTEM.PPU_OUT_FEATURE_BASE (Category: SYSTEM) */
uint32_t Read_Dx_m1a_system_Ppu_out_feature_base(void* base);
void Write_Dx_m1a_system_Ppu_out_feature_base(void* base, uint32_t val);
/* DX_M1A_SYSTEM.PPU_OUT_FEATURE_BASE.PPU_OUT_FEATURE_OFFSET (Category: SYSTEM) */
uint32_t Read_Dx_m1a_system_Ppu_out_feature_base_PPU_OUT_FEATURE_OFFSET(void* base);
void Write_Dx_m1a_system_Ppu_out_feature_base_PPU_OUT_FEATURE_OFFSET(void* base, uint32_t val);

/* DX_M1A_SYSTEM.SWREG4 (Category: SYSTEM) */
uint32_t Read_Dx_m1a_system_Swreg4(void* base);
void Write_Dx_m1a_system_Swreg4(void* base, uint32_t val);
/* DX_M1A_SYSTEM.SWREG4.SWREG4 (Category: SYSTEM) */
uint32_t Read_Dx_m1a_system_Swreg4_SWREG4(void* base);
void Write_Dx_m1a_system_Swreg4_SWREG4(void* base, uint32_t val);

/* DX_M1A_SYSTEM.SWREG5 (Category: SYSTEM) */
uint32_t Read_Dx_m1a_system_Swreg5(void* base);
void Write_Dx_m1a_system_Swreg5(void* base, uint32_t val);
/* DX_M1A_SYSTEM.SWREG5.SWREG5 (Category: SYSTEM) */
uint32_t Read_Dx_m1a_system_Swreg5_SWREG5(void* base);
void Write_Dx_m1a_system_Swreg5_SWREG5(void* base, uint32_t val);

/* DX_M1A_SYSTEM.SWREG6 (Category: SYSTEM) */
uint32_t Read_Dx_m1a_system_Swreg6(void* base);
void Write_Dx_m1a_system_Swreg6(void* base, uint32_t val);
/* DX_M1A_SYSTEM.SWREG6.SWREG6 (Category: SYSTEM) */
uint32_t Read_Dx_m1a_system_Swreg6_SWREG6(void* base);
void Write_Dx_m1a_system_Swreg6_SWREG6(void* base, uint32_t val);

/* DX_M1A_SYSTEM.SWREG7 (Category: SYSTEM) */
uint32_t Read_Dx_m1a_system_Swreg7(void* base);
void Write_Dx_m1a_system_Swreg7(void* base, uint32_t val);
/* DX_M1A_SYSTEM.SWREG7.SWREG7 (Category: SYSTEM) */
uint32_t Read_Dx_m1a_system_Swreg7_SWREG7(void* base);
void Write_Dx_m1a_system_Swreg7_SWREG7(void* base, uint32_t val);

/* DX_M1A_SYSTEM.SWREG8 (Category: SYSTEM) */
uint32_t Read_Dx_m1a_system_Swreg8(void* base);
void Write_Dx_m1a_system_Swreg8(void* base, uint32_t val);
/* DX_M1A_SYSTEM.SWREG8.SWREG8 (Category: SYSTEM) */
uint32_t Read_Dx_m1a_system_Swreg8_SWREG8(void* base);
void Write_Dx_m1a_system_Swreg8_SWREG8(void* base, uint32_t val);

/* DX_M1A_SYSTEM.SWREG9 (Category: SYSTEM) */
uint32_t Read_Dx_m1a_system_Swreg9(void* base);
void Write_Dx_m1a_system_Swreg9(void* base, uint32_t val);
/* DX_M1A_SYSTEM.SWREG9.SWREG9 (Category: SYSTEM) */
uint32_t Read_Dx_m1a_system_Swreg9_SWREG9(void* base);
void Write_Dx_m1a_system_Swreg9_SWREG9(void* base, uint32_t val);

/* DX_M1A_SYSTEM.SWREG10 (Category: SYSTEM) */
uint32_t Read_Dx_m1a_system_Swreg10(void* base);
void Write_Dx_m1a_system_Swreg10(void* base, uint32_t val);
/* DX_M1A_SYSTEM.SWREG10.SWREG10 (Category: SYSTEM) */
uint32_t Read_Dx_m1a_system_Swreg10_SWREG10(void* base);
void Write_Dx_m1a_system_Swreg10_SWREG10(void* base, uint32_t val);

/* DX_M1A_SYSTEM.SWREG11 (Category: SYSTEM) */
uint32_t Read_Dx_m1a_system_Swreg11(void* base);
void Write_Dx_m1a_system_Swreg11(void* base, uint32_t val);
/* DX_M1A_SYSTEM.SWREG11.SWREG11 (Category: SYSTEM) */
uint32_t Read_Dx_m1a_system_Swreg11_SWREG11(void* base);
void Write_Dx_m1a_system_Swreg11_SWREG11(void* base, uint32_t val);

/* DX_M1A_SYSTEM.SWREG12 (Category: SYSTEM) */
uint32_t Read_Dx_m1a_system_Swreg12(void* base);
void Write_Dx_m1a_system_Swreg12(void* base, uint32_t val);
/* DX_M1A_SYSTEM.SWREG12.SWREG12 (Category: SYSTEM) */
uint32_t Read_Dx_m1a_system_Swreg12_SWREG12(void* base);
void Write_Dx_m1a_system_Swreg12_SWREG12(void* base, uint32_t val);

/* DX_M1A_SYSTEM.SWREG13 (Category: SYSTEM) */
uint32_t Read_Dx_m1a_system_Swreg13(void* base);
void Write_Dx_m1a_system_Swreg13(void* base, uint32_t val);
/* DX_M1A_SYSTEM.SWREG13.SWREG13 (Category: SYSTEM) */
uint32_t Read_Dx_m1a_system_Swreg13_SWREG13(void* base);
void Write_Dx_m1a_system_Swreg13_SWREG13(void* base, uint32_t val);

/* DX_M1A_SYSTEM.SWREG14 (Category: SYSTEM) */
uint32_t Read_Dx_m1a_system_Swreg14(void* base);
void Write_Dx_m1a_system_Swreg14(void* base, uint32_t val);
/* DX_M1A_SYSTEM.SWREG14.SWREG14 (Category: SYSTEM) */
uint32_t Read_Dx_m1a_system_Swreg14_SWREG14(void* base);
void Write_Dx_m1a_system_Swreg14_SWREG14(void* base, uint32_t val);

/* DX_M1A_SYSTEM.SWREG15 (Category: SYSTEM) */
uint32_t Read_Dx_m1a_system_Swreg15(void* base);
void Write_Dx_m1a_system_Swreg15(void* base, uint32_t val);
/* DX_M1A_SYSTEM.SWREG15.SWREG15 (Category: SYSTEM) */
uint32_t Read_Dx_m1a_system_Swreg15_SWREG15(void* base);
void Write_Dx_m1a_system_Swreg15_SWREG15(void* base, uint32_t val);

/* DX_M1A_DEBUG.STAMP0 (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Stamp0(void* base);
void Write_Dx_m1a_debug_Stamp0(void* base, uint32_t val);
/* DX_M1A_DEBUG.STAMP0.RESERVED0 (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Stamp0_RESERVED0(void* base);
void Write_Dx_m1a_debug_Stamp0_RESERVED0(void* base, uint32_t val);

/* DX_M1A_DEBUG.STAMP0.STAMP_OPT (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Stamp0_STAMP_OPT(void* base);
void Write_Dx_m1a_debug_Stamp0_STAMP_OPT(void* base, uint32_t val);

/* DX_M1A_DEBUG.STAMP0.STAMP_EN (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Stamp0_STAMP_EN(void* base);
void Write_Dx_m1a_debug_Stamp0_STAMP_EN(void* base, uint32_t val);

/* DX_M1A_DEBUG.STAMP1 (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Stamp1(void* base);
void Write_Dx_m1a_debug_Stamp1(void* base, uint32_t val);
/* DX_M1A_DEBUG.STAMP1.TILE_IDX (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Stamp1_TILE_IDX(void* base);
void Write_Dx_m1a_debug_Stamp1_TILE_IDX(void* base, uint32_t val);

/* DX_M1A_DEBUG.STAMP1.LAYER_IDX (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Stamp1_LAYER_IDX(void* base);
void Write_Dx_m1a_debug_Stamp1_LAYER_IDX(void* base, uint32_t val);

/* DX_M1A_DEBUG.STAMP2 (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Stamp2(void* base);
void Write_Dx_m1a_debug_Stamp2(void* base, uint32_t val);
/* DX_M1A_DEBUG.STAMP2.CLK_CNT (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Stamp2_CLK_CNT(void* base);
void Write_Dx_m1a_debug_Stamp2_CLK_CNT(void* base, uint32_t val);

/* DX_M1A_DEBUG.STAMP3 (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Stamp3(void* base);
void Write_Dx_m1a_debug_Stamp3(void* base, uint32_t val);
/* DX_M1A_DEBUG.STAMP3.OP_CNT (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Stamp3_OP_CNT(void* base);
void Write_Dx_m1a_debug_Stamp3_OP_CNT(void* base, uint32_t val);

/* DX_M1A_DEBUG.STAMP4 (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Stamp4(void* base);
void Write_Dx_m1a_debug_Stamp4(void* base, uint32_t val);
/* DX_M1A_DEBUG.STAMP4.DMA_RD_WR_CNT (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Stamp4_DMA_RD_WR_CNT(void* base);
void Write_Dx_m1a_debug_Stamp4_DMA_RD_WR_CNT(void* base, uint32_t val);

/* DX_M1A_DEBUG.STAMP5 (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Stamp5(void* base);
void Write_Dx_m1a_debug_Stamp5(void* base, uint32_t val);
/* DX_M1A_DEBUG.STAMP5.DMA_RD_CNT (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Stamp5_DMA_RD_CNT(void* base);
void Write_Dx_m1a_debug_Stamp5_DMA_RD_CNT(void* base, uint32_t val);

/* DX_M1A_DEBUG.STAMP6 (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Stamp6(void* base);
void Write_Dx_m1a_debug_Stamp6(void* base, uint32_t val);
/* DX_M1A_DEBUG.STAMP6.DMA_WR_CNT (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Stamp6_DMA_WR_CNT(void* base);
void Write_Dx_m1a_debug_Stamp6_DMA_WR_CNT(void* base, uint32_t val);

/* DX_M1A_DEBUG.STAMP7 (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Stamp7(void* base);
void Write_Dx_m1a_debug_Stamp7(void* base, uint32_t val);
/* DX_M1A_DEBUG.STAMP7.HIDE_CNT (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Stamp7_HIDE_CNT(void* base);
void Write_Dx_m1a_debug_Stamp7_HIDE_CNT(void* base, uint32_t val);

/* DX_M1A_DEBUG.STAMP8 (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Stamp8(void* base);
void Write_Dx_m1a_debug_Stamp8(void* base, uint32_t val);
/* DX_M1A_DEBUG.STAMP8.WAIT_CNT (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Stamp8_WAIT_CNT(void* base);
void Write_Dx_m1a_debug_Stamp8_WAIT_CNT(void* base, uint32_t val);

/* DX_M1A_DEBUG.STAMP9 (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Stamp9(void* base);
void Write_Dx_m1a_debug_Stamp9(void* base, uint32_t val);
/* DX_M1A_DEBUG.STAMP9.RMAP_RD_ONLY_CNT (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Stamp9_RMAP_RD_ONLY_CNT(void* base);
void Write_Dx_m1a_debug_Stamp9_RMAP_RD_ONLY_CNT(void* base, uint32_t val);

/* DX_M1A_DEBUG.STAMP10 (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Stamp10(void* base);
void Write_Dx_m1a_debug_Stamp10(void* base, uint32_t val);
/* DX_M1A_DEBUG.STAMP10.CLK_CNT_SEL (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Stamp10_CLK_CNT_SEL(void* base);
void Write_Dx_m1a_debug_Stamp10_CLK_CNT_SEL(void* base, uint32_t val);

/* DX_M1A_DEBUG.STAMP11 (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Stamp11(void* base);
void Write_Dx_m1a_debug_Stamp11(void* base, uint32_t val);
/* DX_M1A_DEBUG.STAMP11.OP_CNT_SEL (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Stamp11_OP_CNT_SEL(void* base);
void Write_Dx_m1a_debug_Stamp11_OP_CNT_SEL(void* base, uint32_t val);

/* DX_M1A_DEBUG.STAMP12 (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Stamp12(void* base);
void Write_Dx_m1a_debug_Stamp12(void* base, uint32_t val);
/* DX_M1A_DEBUG.STAMP12.DMA_RD_WR_CNT_SEL (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Stamp12_DMA_RD_WR_CNT_SEL(void* base);
void Write_Dx_m1a_debug_Stamp12_DMA_RD_WR_CNT_SEL(void* base, uint32_t val);

/* DX_M1A_DEBUG.STAMP13 (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Stamp13(void* base);
void Write_Dx_m1a_debug_Stamp13(void* base, uint32_t val);
/* DX_M1A_DEBUG.STAMP13.DMA_RD_CNT_SEL (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Stamp13_DMA_RD_CNT_SEL(void* base);
void Write_Dx_m1a_debug_Stamp13_DMA_RD_CNT_SEL(void* base, uint32_t val);

/* DX_M1A_DEBUG.STAMP14 (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Stamp14(void* base);
void Write_Dx_m1a_debug_Stamp14(void* base, uint32_t val);
/* DX_M1A_DEBUG.STAMP14.DMA_WR_CNT_SEL (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Stamp14_DMA_WR_CNT_SEL(void* base);
void Write_Dx_m1a_debug_Stamp14_DMA_WR_CNT_SEL(void* base, uint32_t val);

/* DX_M1A_DEBUG.STAMP15 (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Stamp15(void* base);
void Write_Dx_m1a_debug_Stamp15(void* base, uint32_t val);
/* DX_M1A_DEBUG.STAMP15.HIDE_CNT_SEL (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Stamp15_HIDE_CNT_SEL(void* base);
void Write_Dx_m1a_debug_Stamp15_HIDE_CNT_SEL(void* base, uint32_t val);

/* DX_M1A_DEBUG.STAMP16 (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Stamp16(void* base);
void Write_Dx_m1a_debug_Stamp16(void* base, uint32_t val);
/* DX_M1A_DEBUG.STAMP16.WAIT_CNT_SEL (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Stamp16_WAIT_CNT_SEL(void* base);
void Write_Dx_m1a_debug_Stamp16_WAIT_CNT_SEL(void* base, uint32_t val);

/* DX_M1A_DEBUG.STAMP17 (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Stamp17(void* base);
void Write_Dx_m1a_debug_Stamp17(void* base, uint32_t val);
/* DX_M1A_DEBUG.STAMP17.RMAP_RD_ONLY_CNT_SEL (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Stamp17_RMAP_RD_ONLY_CNT_SEL(void* base);
void Write_Dx_m1a_debug_Stamp17_RMAP_RD_ONLY_CNT_SEL(void* base, uint32_t val);

/* DX_M1A_DEBUG.FSM_PE0_RD (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Fsm_pe0_rd(void* base);
void Write_Dx_m1a_debug_Fsm_pe0_rd(void* base, uint32_t val);
/* DX_M1A_DEBUG.FSM_PE0_RD.FSM_PE0_RD (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Fsm_pe0_rd_FSM_PE0_RD(void* base);
void Write_Dx_m1a_debug_Fsm_pe0_rd_FSM_PE0_RD(void* base, uint32_t val);

/* DX_M1A_DEBUG.FSM_PE0_RD.RESERVED0 (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Fsm_pe0_rd_RESERVED0(void* base);
void Write_Dx_m1a_debug_Fsm_pe0_rd_RESERVED0(void* base, uint32_t val);

/* DX_M1A_DEBUG.FSM_PE0_WR (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Fsm_pe0_wr(void* base);
void Write_Dx_m1a_debug_Fsm_pe0_wr(void* base, uint32_t val);
/* DX_M1A_DEBUG.FSM_PE0_WR.FSM_PE0_WR (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Fsm_pe0_wr_FSM_PE0_WR(void* base);
void Write_Dx_m1a_debug_Fsm_pe0_wr_FSM_PE0_WR(void* base, uint32_t val);

/* DX_M1A_DEBUG.FSM_PE0_WR.RESERVED0 (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Fsm_pe0_wr_RESERVED0(void* base);
void Write_Dx_m1a_debug_Fsm_pe0_wr_RESERVED0(void* base, uint32_t val);

/* DX_M1A_DEBUG.FSM_PE1_RD (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Fsm_pe1_rd(void* base);
void Write_Dx_m1a_debug_Fsm_pe1_rd(void* base, uint32_t val);
/* DX_M1A_DEBUG.FSM_PE1_RD.FSM_PE1_RD (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Fsm_pe1_rd_FSM_PE1_RD(void* base);
void Write_Dx_m1a_debug_Fsm_pe1_rd_FSM_PE1_RD(void* base, uint32_t val);

/* DX_M1A_DEBUG.FSM_PE1_RD.RESERVED0 (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Fsm_pe1_rd_RESERVED0(void* base);
void Write_Dx_m1a_debug_Fsm_pe1_rd_RESERVED0(void* base, uint32_t val);

/* DX_M1A_DEBUG.FSM_PE1_WR (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Fsm_pe1_wr(void* base);
void Write_Dx_m1a_debug_Fsm_pe1_wr(void* base, uint32_t val);
/* DX_M1A_DEBUG.FSM_PE1_WR.FSM_PE1_WR (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Fsm_pe1_wr_FSM_PE1_WR(void* base);
void Write_Dx_m1a_debug_Fsm_pe1_wr_FSM_PE1_WR(void* base, uint32_t val);

/* DX_M1A_DEBUG.FSM_PE1_WR.RESERVED0 (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Fsm_pe1_wr_RESERVED0(void* base);
void Write_Dx_m1a_debug_Fsm_pe1_wr_RESERVED0(void* base, uint32_t val);

/* DX_M1A_DEBUG.FSM_PE2_RD (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Fsm_pe2_rd(void* base);
void Write_Dx_m1a_debug_Fsm_pe2_rd(void* base, uint32_t val);
/* DX_M1A_DEBUG.FSM_PE2_RD.FSM_PE2_RD (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Fsm_pe2_rd_FSM_PE2_RD(void* base);
void Write_Dx_m1a_debug_Fsm_pe2_rd_FSM_PE2_RD(void* base, uint32_t val);

/* DX_M1A_DEBUG.FSM_PE2_RD.RESERVED0 (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Fsm_pe2_rd_RESERVED0(void* base);
void Write_Dx_m1a_debug_Fsm_pe2_rd_RESERVED0(void* base, uint32_t val);

/* DX_M1A_DEBUG.FSM_PE2_WR (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Fsm_pe2_wr(void* base);
void Write_Dx_m1a_debug_Fsm_pe2_wr(void* base, uint32_t val);
/* DX_M1A_DEBUG.FSM_PE2_WR.FSM_PE2_WR (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Fsm_pe2_wr_FSM_PE2_WR(void* base);
void Write_Dx_m1a_debug_Fsm_pe2_wr_FSM_PE2_WR(void* base, uint32_t val);

/* DX_M1A_DEBUG.FSM_PE2_WR.RESERVED0 (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Fsm_pe2_wr_RESERVED0(void* base);
void Write_Dx_m1a_debug_Fsm_pe2_wr_RESERVED0(void* base, uint32_t val);

/* DX_M1A_DEBUG.FSM_PE3_RD (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Fsm_pe3_rd(void* base);
void Write_Dx_m1a_debug_Fsm_pe3_rd(void* base, uint32_t val);
/* DX_M1A_DEBUG.FSM_PE3_RD.FSM_PE3_RD (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Fsm_pe3_rd_FSM_PE3_RD(void* base);
void Write_Dx_m1a_debug_Fsm_pe3_rd_FSM_PE3_RD(void* base, uint32_t val);

/* DX_M1A_DEBUG.FSM_PE3_RD.RESERVED0 (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Fsm_pe3_rd_RESERVED0(void* base);
void Write_Dx_m1a_debug_Fsm_pe3_rd_RESERVED0(void* base, uint32_t val);

/* DX_M1A_DEBUG.FSM_PE3_WR (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Fsm_pe3_wr(void* base);
void Write_Dx_m1a_debug_Fsm_pe3_wr(void* base, uint32_t val);
/* DX_M1A_DEBUG.FSM_PE3_WR.FSM_PE3_WR (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Fsm_pe3_wr_FSM_PE3_WR(void* base);
void Write_Dx_m1a_debug_Fsm_pe3_wr_FSM_PE3_WR(void* base, uint32_t val);

/* DX_M1A_DEBUG.FSM_PE3_WR.RESERVED0 (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Fsm_pe3_wr_RESERVED0(void* base);
void Write_Dx_m1a_debug_Fsm_pe3_wr_RESERVED0(void* base, uint32_t val);

/* DX_M1A_DEBUG.DMA_CMD_ARB (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Dma_cmd_arb(void* base);
void Write_Dx_m1a_debug_Dma_cmd_arb(void* base, uint32_t val);
/* DX_M1A_DEBUG.DMA_CMD_ARB.CMD_ARB_RIDFF_EMPTY_RD (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Dma_cmd_arb_CMD_ARB_RIDFF_EMPTY_RD(void* base);
void Write_Dx_m1a_debug_Dma_cmd_arb_CMD_ARB_RIDFF_EMPTY_RD(void* base, uint32_t val);

/* DX_M1A_DEBUG.DMA_CMD_ARB.CMD_ARB_RIDFF_FULL_WR (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Dma_cmd_arb_CMD_ARB_RIDFF_FULL_WR(void* base);
void Write_Dx_m1a_debug_Dma_cmd_arb_CMD_ARB_RIDFF_FULL_WR(void* base, uint32_t val);

/* DX_M1A_DEBUG.DMA_CMD_ARB.CMD_ARB_WIDFF_EMPTY_RD (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Dma_cmd_arb_CMD_ARB_WIDFF_EMPTY_RD(void* base);
void Write_Dx_m1a_debug_Dma_cmd_arb_CMD_ARB_WIDFF_EMPTY_RD(void* base, uint32_t val);

/* DX_M1A_DEBUG.DMA_CMD_ARB.CMD_ARB_WIDFF_FULL_WR (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Dma_cmd_arb_CMD_ARB_WIDFF_FULL_WR(void* base);
void Write_Dx_m1a_debug_Dma_cmd_arb_CMD_ARB_WIDFF_FULL_WR(void* base, uint32_t val);

/* DX_M1A_DEBUG.DMA_CMD_ARB.CMD_ARB_WDMAFF_EMPTY_RD (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Dma_cmd_arb_CMD_ARB_WDMAFF_EMPTY_RD(void* base);
void Write_Dx_m1a_debug_Dma_cmd_arb_CMD_ARB_WDMAFF_EMPTY_RD(void* base, uint32_t val);

/* DX_M1A_DEBUG.DMA_CMD_ARB.CMD_ARB_WDMAFF_FULL_WR (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Dma_cmd_arb_CMD_ARB_WDMAFF_FULL_WR(void* base);
void Write_Dx_m1a_debug_Dma_cmd_arb_CMD_ARB_WDMAFF_FULL_WR(void* base, uint32_t val);

/* DX_M1A_DEBUG.DMA_CMD_ARB.CMD_ARB_WMFF_EMPTY_RD (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Dma_cmd_arb_CMD_ARB_WMFF_EMPTY_RD(void* base);
void Write_Dx_m1a_debug_Dma_cmd_arb_CMD_ARB_WMFF_EMPTY_RD(void* base, uint32_t val);

/* DX_M1A_DEBUG.DMA_CMD_ARB.CMD_ARB_WMFF_FULL_WR (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Dma_cmd_arb_CMD_ARB_WMFF_FULL_WR(void* base);
void Write_Dx_m1a_debug_Dma_cmd_arb_CMD_ARB_WMFF_FULL_WR(void* base, uint32_t val);

/* DX_M1A_DEBUG.DMA_CMD_ARB.CMD_ARB_RAFF_EMPTY_RD (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Dma_cmd_arb_CMD_ARB_RAFF_EMPTY_RD(void* base);
void Write_Dx_m1a_debug_Dma_cmd_arb_CMD_ARB_RAFF_EMPTY_RD(void* base, uint32_t val);

/* DX_M1A_DEBUG.DMA_CMD_ARB.CMD_ARB_RAFF_FULL_WR (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Dma_cmd_arb_CMD_ARB_RAFF_FULL_WR(void* base);
void Write_Dx_m1a_debug_Dma_cmd_arb_CMD_ARB_RAFF_FULL_WR(void* base, uint32_t val);

/* DX_M1A_DEBUG.DMA_CMD_ARB.CMD_ARB_RMFF_EMPTY_RD (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Dma_cmd_arb_CMD_ARB_RMFF_EMPTY_RD(void* base);
void Write_Dx_m1a_debug_Dma_cmd_arb_CMD_ARB_RMFF_EMPTY_RD(void* base, uint32_t val);

/* DX_M1A_DEBUG.DMA_CMD_ARB.CMD_ARB_RMFF_FULL_WR (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Dma_cmd_arb_CMD_ARB_RMFF_FULL_WR(void* base);
void Write_Dx_m1a_debug_Dma_cmd_arb_CMD_ARB_RMFF_FULL_WR(void* base, uint32_t val);

/* DX_M1A_DEBUG.DMA_CMD_ARB.CMD_ARB_WAFF_EMPTY_RD (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Dma_cmd_arb_CMD_ARB_WAFF_EMPTY_RD(void* base);
void Write_Dx_m1a_debug_Dma_cmd_arb_CMD_ARB_WAFF_EMPTY_RD(void* base, uint32_t val);

/* DX_M1A_DEBUG.DMA_CMD_ARB.CMD_ARB_WAFF_FULL_WR (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Dma_cmd_arb_CMD_ARB_WAFF_FULL_WR(void* base);
void Write_Dx_m1a_debug_Dma_cmd_arb_CMD_ARB_WAFF_FULL_WR(void* base, uint32_t val);

/* DX_M1A_DEBUG.DMA_CMD_ARB.CMD_ARB_WCMEN_EMPTY_RD (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Dma_cmd_arb_CMD_ARB_WCMEN_EMPTY_RD(void* base);
void Write_Dx_m1a_debug_Dma_cmd_arb_CMD_ARB_WCMEN_EMPTY_RD(void* base, uint32_t val);

/* DX_M1A_DEBUG.DMA_CMD_ARB.CMD_ARB_WCMEN_FULL_WR (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Dma_cmd_arb_CMD_ARB_WCMEN_FULL_WR(void* base);
void Write_Dx_m1a_debug_Dma_cmd_arb_CMD_ARB_WCMEN_FULL_WR(void* base, uint32_t val);

/* DX_M1A_DEBUG.DMA_CMD_ARB.CMD_ARB_WCMFF_EMPTY_RD (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Dma_cmd_arb_CMD_ARB_WCMFF_EMPTY_RD(void* base);
void Write_Dx_m1a_debug_Dma_cmd_arb_CMD_ARB_WCMFF_EMPTY_RD(void* base, uint32_t val);

/* DX_M1A_DEBUG.DMA_CMD_ARB.CMD_ARB_WCMFF_FULL_WR (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Dma_cmd_arb_CMD_ARB_WCMFF_FULL_WR(void* base);
void Write_Dx_m1a_debug_Dma_cmd_arb_CMD_ARB_WCMFF_FULL_WR(void* base, uint32_t val);

/* DX_M1A_DEBUG.DMA_CMD_ARB.CMD_ARB_RCMFF_EMPTY_RD (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Dma_cmd_arb_CMD_ARB_RCMFF_EMPTY_RD(void* base);
void Write_Dx_m1a_debug_Dma_cmd_arb_CMD_ARB_RCMFF_EMPTY_RD(void* base, uint32_t val);

/* DX_M1A_DEBUG.DMA_CMD_ARB.CMD_ARB_RCMFF_FULL_WR (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Dma_cmd_arb_CMD_ARB_RCMFF_FULL_WR(void* base);
void Write_Dx_m1a_debug_Dma_cmd_arb_CMD_ARB_RCMFF_FULL_WR(void* base, uint32_t val);

/* DX_M1A_DEBUG.DMA_CMD_ARB.RESERVED0 (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Dma_cmd_arb_RESERVED0(void* base);
void Write_Dx_m1a_debug_Dma_cmd_arb_RESERVED0(void* base, uint32_t val);

/* DX_M1A_DEBUG.DMA_AXI_RD (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Dma_axi_rd(void* base);
void Write_Dx_m1a_debug_Dma_axi_rd(void* base, uint32_t val);
/* DX_M1A_DEBUG.DMA_AXI_RD.AXI_RD_ACSM (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Dma_axi_rd_AXI_RD_ACSM(void* base);
void Write_Dx_m1a_debug_Dma_axi_rd_AXI_RD_ACSM(void* base, uint32_t val);

/* DX_M1A_DEBUG.DMA_AXI_RD.RESERVED2 (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Dma_axi_rd_RESERVED2(void* base);
void Write_Dx_m1a_debug_Dma_axi_rd_RESERVED2(void* base, uint32_t val);

/* DX_M1A_DEBUG.DMA_AXI_RD.AXI_RD_DCSM (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Dma_axi_rd_AXI_RD_DCSM(void* base);
void Write_Dx_m1a_debug_Dma_axi_rd_AXI_RD_DCSM(void* base, uint32_t val);

/* DX_M1A_DEBUG.DMA_AXI_RD.RESERVED1 (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Dma_axi_rd_RESERVED1(void* base);
void Write_Dx_m1a_debug_Dma_axi_rd_RESERVED1(void* base, uint32_t val);

/* DX_M1A_DEBUG.DMA_AXI_RD.AXI_RD_DMAR_EMPTY_RD (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Dma_axi_rd_AXI_RD_DMAR_EMPTY_RD(void* base);
void Write_Dx_m1a_debug_Dma_axi_rd_AXI_RD_DMAR_EMPTY_RD(void* base, uint32_t val);

/* DX_M1A_DEBUG.DMA_AXI_RD.AXI_RD_DMAR_FULL_WR (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Dma_axi_rd_AXI_RD_DMAR_FULL_WR(void* base);
void Write_Dx_m1a_debug_Dma_axi_rd_AXI_RD_DMAR_FULL_WR(void* base, uint32_t val);

/* DX_M1A_DEBUG.DMA_AXI_RD.AXI_RD_AFF_EMPTY_RD (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Dma_axi_rd_AXI_RD_AFF_EMPTY_RD(void* base);
void Write_Dx_m1a_debug_Dma_axi_rd_AXI_RD_AFF_EMPTY_RD(void* base, uint32_t val);

/* DX_M1A_DEBUG.DMA_AXI_RD.AXI_RD_AFF_FULL_WR (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Dma_axi_rd_AXI_RD_AFF_FULL_WR(void* base);
void Write_Dx_m1a_debug_Dma_axi_rd_AXI_RD_AFF_FULL_WR(void* base, uint32_t val);

/* DX_M1A_DEBUG.DMA_AXI_RD.RESERVED0 (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Dma_axi_rd_RESERVED0(void* base);
void Write_Dx_m1a_debug_Dma_axi_rd_RESERVED0(void* base, uint32_t val);

/* DX_M1A_DEBUG.DMA_AXI_WR (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Dma_axi_wr(void* base);
void Write_Dx_m1a_debug_Dma_axi_wr(void* base, uint32_t val);
/* DX_M1A_DEBUG.DMA_AXI_WR.AXI_WR_ACSM (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Dma_axi_wr_AXI_WR_ACSM(void* base);
void Write_Dx_m1a_debug_Dma_axi_wr_AXI_WR_ACSM(void* base, uint32_t val);

/* DX_M1A_DEBUG.DMA_AXI_WR.RESERVED2 (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Dma_axi_wr_RESERVED2(void* base);
void Write_Dx_m1a_debug_Dma_axi_wr_RESERVED2(void* base, uint32_t val);

/* DX_M1A_DEBUG.DMA_AXI_WR.AXI_WR_DCSM (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Dma_axi_wr_AXI_WR_DCSM(void* base);
void Write_Dx_m1a_debug_Dma_axi_wr_AXI_WR_DCSM(void* base, uint32_t val);

/* DX_M1A_DEBUG.DMA_AXI_WR.RESERVED1 (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Dma_axi_wr_RESERVED1(void* base);
void Write_Dx_m1a_debug_Dma_axi_wr_RESERVED1(void* base, uint32_t val);

/* DX_M1A_DEBUG.DMA_AXI_WR.AXI_WR_DMAW_EMPTY_RD (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Dma_axi_wr_AXI_WR_DMAW_EMPTY_RD(void* base);
void Write_Dx_m1a_debug_Dma_axi_wr_AXI_WR_DMAW_EMPTY_RD(void* base, uint32_t val);

/* DX_M1A_DEBUG.DMA_AXI_WR.AXI_WR_DMAW_FULL_WR (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Dma_axi_wr_AXI_WR_DMAW_FULL_WR(void* base);
void Write_Dx_m1a_debug_Dma_axi_wr_AXI_WR_DMAW_FULL_WR(void* base, uint32_t val);

/* DX_M1A_DEBUG.DMA_AXI_WR.AXI_WR_BFF_EMPTY_RD (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Dma_axi_wr_AXI_WR_BFF_EMPTY_RD(void* base);
void Write_Dx_m1a_debug_Dma_axi_wr_AXI_WR_BFF_EMPTY_RD(void* base, uint32_t val);

/* DX_M1A_DEBUG.DMA_AXI_WR.AXI_WR_BFF_FULL_WR (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Dma_axi_wr_AXI_WR_BFF_FULL_WR(void* base);
void Write_Dx_m1a_debug_Dma_axi_wr_AXI_WR_BFF_FULL_WR(void* base, uint32_t val);

/* DX_M1A_DEBUG.DMA_AXI_WR.AXI_WR_AFF_EMPTY_RD (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Dma_axi_wr_AXI_WR_AFF_EMPTY_RD(void* base);
void Write_Dx_m1a_debug_Dma_axi_wr_AXI_WR_AFF_EMPTY_RD(void* base, uint32_t val);

/* DX_M1A_DEBUG.DMA_AXI_WR.AXI_WR_AFF_FULL_WR (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Dma_axi_wr_AXI_WR_AFF_FULL_WR(void* base);
void Write_Dx_m1a_debug_Dma_axi_wr_AXI_WR_AFF_FULL_WR(void* base, uint32_t val);

/* DX_M1A_DEBUG.DMA_AXI_WR.RESERVED0 (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Dma_axi_wr_RESERVED0(void* base);
void Write_Dx_m1a_debug_Dma_axi_wr_RESERVED0(void* base, uint32_t val);

/* DX_M1A_DEBUG.DMA_MEM_WR (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Dma_mem_wr(void* base);
void Write_Dx_m1a_debug_Dma_mem_wr(void* base, uint32_t val);
/* DX_M1A_DEBUG.DMA_MEM_WR.MEM_WR_CSM (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Dma_mem_wr_MEM_WR_CSM(void* base);
void Write_Dx_m1a_debug_Dma_mem_wr_MEM_WR_CSM(void* base, uint32_t val);

/* DX_M1A_DEBUG.DMA_MEM_WR.RESERVED0 (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Dma_mem_wr_RESERVED0(void* base);
void Write_Dx_m1a_debug_Dma_mem_wr_RESERVED0(void* base, uint32_t val);

/* DX_M1A_DEBUG.DMA_MEM_RD (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Dma_mem_rd(void* base);
void Write_Dx_m1a_debug_Dma_mem_rd(void* base, uint32_t val);
/* DX_M1A_DEBUG.DMA_MEM_RD.MEM_RD_CSM (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Dma_mem_rd_MEM_RD_CSM(void* base);
void Write_Dx_m1a_debug_Dma_mem_rd_MEM_RD_CSM(void* base, uint32_t val);

/* DX_M1A_DEBUG.DMA_MEM_RD.RESERVED0 (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Dma_mem_rd_RESERVED0(void* base);
void Write_Dx_m1a_debug_Dma_mem_rd_RESERVED0(void* base, uint32_t val);

/* DX_M1A_DEBUG.DMA_MEM_CP (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Dma_mem_cp(void* base);
void Write_Dx_m1a_debug_Dma_mem_cp(void* base, uint32_t val);
/* DX_M1A_DEBUG.DMA_MEM_CP.MEM_CP_CSM (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Dma_mem_cp_MEM_CP_CSM(void* base);
void Write_Dx_m1a_debug_Dma_mem_cp_MEM_CP_CSM(void* base, uint32_t val);

/* DX_M1A_DEBUG.DMA_MEM_CP.RESERVED0 (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Dma_mem_cp_RESERVED0(void* base);
void Write_Dx_m1a_debug_Dma_mem_cp_RESERVED0(void* base, uint32_t val);

/* DX_M1A_DEBUG.DMA_SFR_WR (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Dma_sfr_wr(void* base);
void Write_Dx_m1a_debug_Dma_sfr_wr(void* base, uint32_t val);
/* DX_M1A_DEBUG.DMA_SFR_WR.SFR_WR_CSM (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Dma_sfr_wr_SFR_WR_CSM(void* base);
void Write_Dx_m1a_debug_Dma_sfr_wr_SFR_WR_CSM(void* base, uint32_t val);

/* DX_M1A_DEBUG.DMA_SFR_WR.RESERVED0 (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Dma_sfr_wr_RESERVED0(void* base);
void Write_Dx_m1a_debug_Dma_sfr_wr_RESERVED0(void* base, uint32_t val);

/* DX_M1A_DEBUG.DMA_CMEM_RD (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Dma_cmem_rd(void* base);
void Write_Dx_m1a_debug_Dma_cmem_rd(void* base, uint32_t val);
/* DX_M1A_DEBUG.DMA_CMEM_RD.CMEM_RD_CSM (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Dma_cmem_rd_CMEM_RD_CSM(void* base);
void Write_Dx_m1a_debug_Dma_cmem_rd_CMEM_RD_CSM(void* base, uint32_t val);

/* DX_M1A_DEBUG.DMA_CMEM_RD.RESERVED1 (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Dma_cmem_rd_RESERVED1(void* base);
void Write_Dx_m1a_debug_Dma_cmem_rd_RESERVED1(void* base, uint32_t val);

/* DX_M1A_DEBUG.DMA_CMEM_RD.CMEM_RD_DMARFF_EMPTY_RD (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Dma_cmem_rd_CMEM_RD_DMARFF_EMPTY_RD(void* base);
void Write_Dx_m1a_debug_Dma_cmem_rd_CMEM_RD_DMARFF_EMPTY_RD(void* base, uint32_t val);

/* DX_M1A_DEBUG.DMA_CMEM_RD.CMEM_RD_DMARFF_FULL_WR (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Dma_cmem_rd_CMEM_RD_DMARFF_FULL_WR(void* base);
void Write_Dx_m1a_debug_Dma_cmem_rd_CMEM_RD_DMARFF_FULL_WR(void* base, uint32_t val);

/* DX_M1A_DEBUG.DMA_CMEM_RD.RESERVED0 (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Dma_cmem_rd_RESERVED0(void* base);
void Write_Dx_m1a_debug_Dma_cmem_rd_RESERVED0(void* base, uint32_t val);

/* DX_M1A_DEBUG.DMA_CMEM_WR (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Dma_cmem_wr(void* base);
void Write_Dx_m1a_debug_Dma_cmem_wr(void* base, uint32_t val);
/* DX_M1A_DEBUG.DMA_CMEM_WR.CMEM_WR_CSM (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Dma_cmem_wr_CMEM_WR_CSM(void* base);
void Write_Dx_m1a_debug_Dma_cmem_wr_CMEM_WR_CSM(void* base, uint32_t val);

/* DX_M1A_DEBUG.DMA_CMEM_WR.RESERVED1 (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Dma_cmem_wr_RESERVED1(void* base);
void Write_Dx_m1a_debug_Dma_cmem_wr_RESERVED1(void* base, uint32_t val);

/* DX_M1A_DEBUG.DMA_CMEM_WR.CMEM_WR_DMARFF_EMPTY_RD (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Dma_cmem_wr_CMEM_WR_DMARFF_EMPTY_RD(void* base);
void Write_Dx_m1a_debug_Dma_cmem_wr_CMEM_WR_DMARFF_EMPTY_RD(void* base, uint32_t val);

/* DX_M1A_DEBUG.DMA_CMEM_WR.CMEM_WR_DMARFF_FULL_WR (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Dma_cmem_wr_CMEM_WR_DMARFF_FULL_WR(void* base);
void Write_Dx_m1a_debug_Dma_cmem_wr_CMEM_WR_DMARFF_FULL_WR(void* base, uint32_t val);

/* DX_M1A_DEBUG.DMA_CMEM_WR.RESERVED0 (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Dma_cmem_wr_RESERVED0(void* base);
void Write_Dx_m1a_debug_Dma_cmem_wr_RESERVED0(void* base, uint32_t val);

/* DX_M1A_DEBUG.SFU_FIFO (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Sfu_fifo(void* base);
void Write_Dx_m1a_debug_Sfu_fifo(void* base, uint32_t val);
/* DX_M1A_DEBUG.SFU_FIFO.SFU_FF_EMPTY_RD_LSB_PE1 (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Sfu_fifo_SFU_FF_EMPTY_RD_LSB_PE1(void* base);
void Write_Dx_m1a_debug_Sfu_fifo_SFU_FF_EMPTY_RD_LSB_PE1(void* base, uint32_t val);

/* DX_M1A_DEBUG.SFU_FIFO.SFU_FF_EMPTY_RD_MSB_PE1 (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Sfu_fifo_SFU_FF_EMPTY_RD_MSB_PE1(void* base);
void Write_Dx_m1a_debug_Sfu_fifo_SFU_FF_EMPTY_RD_MSB_PE1(void* base, uint32_t val);

/* DX_M1A_DEBUG.SFU_FIFO.SFU_FF_EMPTY_RD_LSB_PE0 (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Sfu_fifo_SFU_FF_EMPTY_RD_LSB_PE0(void* base);
void Write_Dx_m1a_debug_Sfu_fifo_SFU_FF_EMPTY_RD_LSB_PE0(void* base, uint32_t val);

/* DX_M1A_DEBUG.SFU_FIFO.SFU_FF_EMPTY_RD_MSB_PE0 (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Sfu_fifo_SFU_FF_EMPTY_RD_MSB_PE0(void* base);
void Write_Dx_m1a_debug_Sfu_fifo_SFU_FF_EMPTY_RD_MSB_PE0(void* base, uint32_t val);

/* DX_M1A_DEBUG.SFU_FIFO.SFU_FF_FULL_WR_LSB_PE1 (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Sfu_fifo_SFU_FF_FULL_WR_LSB_PE1(void* base);
void Write_Dx_m1a_debug_Sfu_fifo_SFU_FF_FULL_WR_LSB_PE1(void* base, uint32_t val);

/* DX_M1A_DEBUG.SFU_FIFO.SFU_FF_FULL_WR_MSB_PE1 (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Sfu_fifo_SFU_FF_FULL_WR_MSB_PE1(void* base);
void Write_Dx_m1a_debug_Sfu_fifo_SFU_FF_FULL_WR_MSB_PE1(void* base, uint32_t val);

/* DX_M1A_DEBUG.SFU_FIFO.SFU_FF_FULL_WR_LSB_PE0 (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Sfu_fifo_SFU_FF_FULL_WR_LSB_PE0(void* base);
void Write_Dx_m1a_debug_Sfu_fifo_SFU_FF_FULL_WR_LSB_PE0(void* base, uint32_t val);

/* DX_M1A_DEBUG.SFU_FIFO.SFU_FF_FULL_WR_MSB_PE0 (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Sfu_fifo_SFU_FF_FULL_WR_MSB_PE0(void* base);
void Write_Dx_m1a_debug_Sfu_fifo_SFU_FF_FULL_WR_MSB_PE0(void* base, uint32_t val);

/* DX_M1A_DEBUG.SFU_FIFO.RESERVED0 (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Sfu_fifo_RESERVED0(void* base);
void Write_Dx_m1a_debug_Sfu_fifo_RESERVED0(void* base, uint32_t val);

/* DX_M1A_DEBUG.NPU_DBG0 (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Npu_dbg0(void* base);
void Write_Dx_m1a_debug_Npu_dbg0(void* base, uint32_t val);
/* DX_M1A_DEBUG.NPU_DBG0.FINISH_CNT (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Npu_dbg0_FINISH_CNT(void* base);
void Write_Dx_m1a_debug_Npu_dbg0_FINISH_CNT(void* base, uint32_t val);

/* DX_M1A_DEBUG.NPU_DBG0.RESERVED0 (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Npu_dbg0_RESERVED0(void* base);
void Write_Dx_m1a_debug_Npu_dbg0_RESERVED0(void* base, uint32_t val);

/* DX_M1A_DEBUG.NPU_DBG1 (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Npu_dbg1(void* base);
void Write_Dx_m1a_debug_Npu_dbg1(void* base, uint32_t val);
/* DX_M1A_DEBUG.NPU_DBG1.CAPTURE_START_TILE_NUM (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Npu_dbg1_CAPTURE_START_TILE_NUM(void* base);
void Write_Dx_m1a_debug_Npu_dbg1_CAPTURE_START_TILE_NUM(void* base, uint32_t val);

/* DX_M1A_DEBUG.NPU_DBG1.RESERVED0 (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Npu_dbg1_RESERVED0(void* base);
void Write_Dx_m1a_debug_Npu_dbg1_RESERVED0(void* base, uint32_t val);

/* DX_M1A_DEBUG.NPU_DBG2 (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Npu_dbg2(void* base);
void Write_Dx_m1a_debug_Npu_dbg2(void* base, uint32_t val);
/* DX_M1A_DEBUG.NPU_DBG2.CAPTURE_PE_VALID_NUM (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Npu_dbg2_CAPTURE_PE_VALID_NUM(void* base);
void Write_Dx_m1a_debug_Npu_dbg2_CAPTURE_PE_VALID_NUM(void* base, uint32_t val);

/* DX_M1A_DEBUG.NPU_DBG3 (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Npu_dbg3(void* base);
void Write_Dx_m1a_debug_Npu_dbg3(void* base, uint32_t val);
/* DX_M1A_DEBUG.NPU_DBG3.CAPTURE_PE_CHANNEL_NUM (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Npu_dbg3_CAPTURE_PE_CHANNEL_NUM(void* base);
void Write_Dx_m1a_debug_Npu_dbg3_CAPTURE_PE_CHANNEL_NUM(void* base, uint32_t val);

/* DX_M1A_DEBUG.NPU_DBG3.RESERVED0 (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Npu_dbg3_RESERVED0(void* base);
void Write_Dx_m1a_debug_Npu_dbg3_RESERVED0(void* base, uint32_t val);

/* DX_M1A_DEBUG.NPU_DBG4 (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Npu_dbg4(void* base);
void Write_Dx_m1a_debug_Npu_dbg4(void* base, uint32_t val);
/* DX_M1A_DEBUG.NPU_DBG4.CAPTURE_PE0_OUT (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Npu_dbg4_CAPTURE_PE0_OUT(void* base);
void Write_Dx_m1a_debug_Npu_dbg4_CAPTURE_PE0_OUT(void* base, uint32_t val);

/* DX_M1A_DEBUG.NPU_DBG4.RESERVED0 (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Npu_dbg4_RESERVED0(void* base);
void Write_Dx_m1a_debug_Npu_dbg4_RESERVED0(void* base, uint32_t val);

/* DX_M1A_DEBUG.NPU_DBG5 (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Npu_dbg5(void* base);
void Write_Dx_m1a_debug_Npu_dbg5(void* base, uint32_t val);
/* DX_M1A_DEBUG.NPU_DBG5.CAPTURE_PE1_OUT (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Npu_dbg5_CAPTURE_PE1_OUT(void* base);
void Write_Dx_m1a_debug_Npu_dbg5_CAPTURE_PE1_OUT(void* base, uint32_t val);

/* DX_M1A_DEBUG.NPU_DBG5.RESERVED0 (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Npu_dbg5_RESERVED0(void* base);
void Write_Dx_m1a_debug_Npu_dbg5_RESERVED0(void* base, uint32_t val);

/* DX_M1A_DEBUG.NPU_DBG6 (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Npu_dbg6(void* base);
void Write_Dx_m1a_debug_Npu_dbg6(void* base, uint32_t val);
/* DX_M1A_DEBUG.NPU_DBG6.CAPTURE_SFU_VALID_NUM (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Npu_dbg6_CAPTURE_SFU_VALID_NUM(void* base);
void Write_Dx_m1a_debug_Npu_dbg6_CAPTURE_SFU_VALID_NUM(void* base, uint32_t val);

/* DX_M1A_DEBUG.NPU_DBG7 (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Npu_dbg7(void* base);
void Write_Dx_m1a_debug_Npu_dbg7(void* base, uint32_t val);
/* DX_M1A_DEBUG.NPU_DBG7.CAPTURE_SFU_CHANNEL_NUM (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Npu_dbg7_CAPTURE_SFU_CHANNEL_NUM(void* base);
void Write_Dx_m1a_debug_Npu_dbg7_CAPTURE_SFU_CHANNEL_NUM(void* base, uint32_t val);

/* DX_M1A_DEBUG.NPU_DBG7.RESERVED0 (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Npu_dbg7_RESERVED0(void* base);
void Write_Dx_m1a_debug_Npu_dbg7_RESERVED0(void* base, uint32_t val);

/* DX_M1A_DEBUG.NPU_DBG8 (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Npu_dbg8(void* base);
void Write_Dx_m1a_debug_Npu_dbg8(void* base, uint32_t val);
/* DX_M1A_DEBUG.NPU_DBG8.CAPTURE_SFU_DEQ_DATA (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Npu_dbg8_CAPTURE_SFU_DEQ_DATA(void* base);
void Write_Dx_m1a_debug_Npu_dbg8_CAPTURE_SFU_DEQ_DATA(void* base, uint32_t val);

/* DX_M1A_DEBUG.NPU_DBG8.RESERVED0 (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Npu_dbg8_RESERVED0(void* base);
void Write_Dx_m1a_debug_Npu_dbg8_RESERVED0(void* base, uint32_t val);

/* DX_M1A_DEBUG.NPU_DBG9 (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Npu_dbg9(void* base);
void Write_Dx_m1a_debug_Npu_dbg9(void* base, uint32_t val);
/* DX_M1A_DEBUG.NPU_DBG9.CAPTURE_SFU_PAF_DATA (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Npu_dbg9_CAPTURE_SFU_PAF_DATA(void* base);
void Write_Dx_m1a_debug_Npu_dbg9_CAPTURE_SFU_PAF_DATA(void* base, uint32_t val);

/* DX_M1A_DEBUG.NPU_DBG9.RESERVED0 (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Npu_dbg9_RESERVED0(void* base);
void Write_Dx_m1a_debug_Npu_dbg9_RESERVED0(void* base, uint32_t val);

/* DX_M1A_DEBUG.NPU_DBG10 (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Npu_dbg10(void* base);
void Write_Dx_m1a_debug_Npu_dbg10(void* base, uint32_t val);
/* DX_M1A_DEBUG.NPU_DBG10.CAPTURE_SFU_POSTA_DATA (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Npu_dbg10_CAPTURE_SFU_POSTA_DATA(void* base);
void Write_Dx_m1a_debug_Npu_dbg10_CAPTURE_SFU_POSTA_DATA(void* base, uint32_t val);

/* DX_M1A_DEBUG.NPU_DBG10.RESERVED0 (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Npu_dbg10_RESERVED0(void* base);
void Write_Dx_m1a_debug_Npu_dbg10_RESERVED0(void* base, uint32_t val);

/* DX_M1A_DEBUG.NPU_DBG11 (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Npu_dbg11(void* base);
void Write_Dx_m1a_debug_Npu_dbg11(void* base, uint32_t val);
/* DX_M1A_DEBUG.NPU_DBG11.CAPTURE_SFU_POSTB_DATA (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Npu_dbg11_CAPTURE_SFU_POSTB_DATA(void* base);
void Write_Dx_m1a_debug_Npu_dbg11_CAPTURE_SFU_POSTB_DATA(void* base, uint32_t val);

/* DX_M1A_DEBUG.NPU_DBG11.RESERVED0 (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Npu_dbg11_RESERVED0(void* base);
void Write_Dx_m1a_debug_Npu_dbg11_RESERVED0(void* base, uint32_t val);

/* DX_M1A_DEBUG.FSM_RD (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Fsm_rd(void* base);
void Write_Dx_m1a_debug_Fsm_rd(void* base, uint32_t val);
/* DX_M1A_DEBUG.FSM_RD.FSM_RD_PULSE (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Fsm_rd_FSM_RD_PULSE(void* base);
void Write_Dx_m1a_debug_Fsm_rd_FSM_RD_PULSE(void* base, uint32_t val);

/* DX_M1A_DEBUG.FSM_RD.RESERVED0 (Category: DEBUG) */
uint32_t Read_Dx_m1a_debug_Fsm_rd_RESERVED0(void* base);
void Write_Dx_m1a_debug_Fsm_rd_RESERVED0(void* base, uint32_t val);

/* DX_M1A_DMA.AXI_BASE_ADDR_LOW (Category: DMA) */
uint32_t Read_Dx_m1a_dma_Axi_base_addr_low(void* base);
void Write_Dx_m1a_dma_Axi_base_addr_low(void* base, uint32_t val);
/* DX_M1A_DMA.AXI_BASE_ADDR_LOW.AXI4_BASE_ADDR_LOW (Category: DMA) */
uint32_t Read_Dx_m1a_dma_Axi_base_addr_low_AXI4_BASE_ADDR_LOW(void* base);
void Write_Dx_m1a_dma_Axi_base_addr_low_AXI4_BASE_ADDR_LOW(void* base, uint32_t val);

/* DX_M1A_DMA.AXI_BASE_ADDR_HIGH (Category: DMA) */
uint32_t Read_Dx_m1a_dma_Axi_base_addr_high(void* base);
void Write_Dx_m1a_dma_Axi_base_addr_high(void* base, uint32_t val);
/* DX_M1A_DMA.AXI_BASE_ADDR_HIGH.AXI4_BASE_ADDR_HIGH (Category: DMA) */
uint32_t Read_Dx_m1a_dma_Axi_base_addr_high_AXI4_BASE_ADDR_HIGH(void* base);
void Write_Dx_m1a_dma_Axi_base_addr_high_AXI4_BASE_ADDR_HIGH(void* base, uint32_t val);

/* DX_M1A_DMA.AXI4_RADDR (Category: DMA) */
uint32_t Read_Dx_m1a_dma_Axi4_raddr(void* base);
void Write_Dx_m1a_dma_Axi4_raddr(void* base, uint32_t val);
/* DX_M1A_DMA.AXI4_RADDR.DMA0_AXI4_RADDR (Category: DMA) */
uint32_t Read_Dx_m1a_dma_Axi4_raddr_DMA0_AXI4_RADDR(void* base);
void Write_Dx_m1a_dma_Axi4_raddr_DMA0_AXI4_RADDR(void* base, uint32_t val);

/* DX_M1A_DMA.AXI4_WADDR (Category: DMA) */
uint32_t Read_Dx_m1a_dma_Axi4_waddr(void* base);
void Write_Dx_m1a_dma_Axi4_waddr(void* base, uint32_t val);
/* DX_M1A_DMA.AXI4_WADDR.DMA0_AXI4_WADDR (Category: DMA) */
uint32_t Read_Dx_m1a_dma_Axi4_waddr_DMA0_AXI4_WADDR(void* base);
void Write_Dx_m1a_dma_Axi4_waddr_DMA0_AXI4_WADDR(void* base, uint32_t val);

/* DX_M1A_DMA.RSVD0 (Category: DMA) */
uint32_t Read_Dx_m1a_dma_Rsvd0(void* base);
void Write_Dx_m1a_dma_Rsvd0(void* base, uint32_t val);
/* DX_M1A_DMA.RSVD0.RESERVED0 (Category: DMA) */
uint32_t Read_Dx_m1a_dma_Rsvd0_RESERVED0(void* base);
void Write_Dx_m1a_dma_Rsvd0_RESERVED0(void* base, uint32_t val);

/* DX_M1A_DMA.RSVD1 (Category: DMA) */
uint32_t Read_Dx_m1a_dma_Rsvd1(void* base);
void Write_Dx_m1a_dma_Rsvd1(void* base, uint32_t val);
/* DX_M1A_DMA.RSVD1.RESERVED0 (Category: DMA) */
uint32_t Read_Dx_m1a_dma_Rsvd1_RESERVED0(void* base);
void Write_Dx_m1a_dma_Rsvd1_RESERVED0(void* base, uint32_t val);

/* DX_M1A_DMA.SRAM_DST_ADDR0 (Category: DMA) */
uint32_t Read_Dx_m1a_dma_Sram_dst_addr0(void* base);
void Write_Dx_m1a_dma_Sram_dst_addr0(void* base, uint32_t val);
/* DX_M1A_DMA.SRAM_DST_ADDR0.DMA0_SRAM_DST_ADDR0 (Category: DMA) */
uint32_t Read_Dx_m1a_dma_Sram_dst_addr0_DMA0_SRAM_DST_ADDR0(void* base);
void Write_Dx_m1a_dma_Sram_dst_addr0_DMA0_SRAM_DST_ADDR0(void* base, uint32_t val);

/* DX_M1A_DMA.SRAM_DST_ADDR1 (Category: DMA) */
uint32_t Read_Dx_m1a_dma_Sram_dst_addr1(void* base);
void Write_Dx_m1a_dma_Sram_dst_addr1(void* base, uint32_t val);
/* DX_M1A_DMA.SRAM_DST_ADDR1.DMA0_SRAM_DST_ADDR1 (Category: DMA) */
uint32_t Read_Dx_m1a_dma_Sram_dst_addr1_DMA0_SRAM_DST_ADDR1(void* base);
void Write_Dx_m1a_dma_Sram_dst_addr1_DMA0_SRAM_DST_ADDR1(void* base, uint32_t val);

/* DX_M1A_DMA.SRAM_SRC_ADDR (Category: DMA) */
uint32_t Read_Dx_m1a_dma_Sram_src_addr(void* base);
void Write_Dx_m1a_dma_Sram_src_addr(void* base, uint32_t val);
/* DX_M1A_DMA.SRAM_SRC_ADDR.DMA0_SRAM_SRC_ADDR (Category: DMA) */
uint32_t Read_Dx_m1a_dma_Sram_src_addr_DMA0_SRAM_SRC_ADDR(void* base);
void Write_Dx_m1a_dma_Sram_src_addr_DMA0_SRAM_SRC_ADDR(void* base, uint32_t val);

/* DX_M1A_DMA.READ_SIZE (Category: DMA) */
uint32_t Read_Dx_m1a_dma_Read_size(void* base);
void Write_Dx_m1a_dma_Read_size(void* base, uint32_t val);
/* DX_M1A_DMA.READ_SIZE.RESERVED1 (Category: DMA) */
uint32_t Read_Dx_m1a_dma_Read_size_RESERVED1(void* base);
void Write_Dx_m1a_dma_Read_size_RESERVED1(void* base, uint32_t val);

/* DX_M1A_DMA.READ_SIZE.DMA0_READ_SIZE (Category: DMA) */
uint32_t Read_Dx_m1a_dma_Read_size_DMA0_READ_SIZE(void* base);
void Write_Dx_m1a_dma_Read_size_DMA0_READ_SIZE(void* base, uint32_t val);

/* DX_M1A_DMA.READ_SIZE.RESERVED0 (Category: DMA) */
uint32_t Read_Dx_m1a_dma_Read_size_RESERVED0(void* base);
void Write_Dx_m1a_dma_Read_size_RESERVED0(void* base, uint32_t val);

/* DX_M1A_DMA.WRITE_SIZE (Category: DMA) */
uint32_t Read_Dx_m1a_dma_Write_size(void* base);
void Write_Dx_m1a_dma_Write_size(void* base, uint32_t val);
/* DX_M1A_DMA.WRITE_SIZE.RESERVED1 (Category: DMA) */
uint32_t Read_Dx_m1a_dma_Write_size_RESERVED1(void* base);
void Write_Dx_m1a_dma_Write_size_RESERVED1(void* base, uint32_t val);

/* DX_M1A_DMA.WRITE_SIZE.DMA0_WRITE_SIZE (Category: DMA) */
uint32_t Read_Dx_m1a_dma_Write_size_DMA0_WRITE_SIZE(void* base);
void Write_Dx_m1a_dma_Write_size_DMA0_WRITE_SIZE(void* base, uint32_t val);

/* DX_M1A_DMA.WRITE_SIZE.RESERVED0 (Category: DMA) */
uint32_t Read_Dx_m1a_dma_Write_size_RESERVED0(void* base);
void Write_Dx_m1a_dma_Write_size_RESERVED0(void* base, uint32_t val);

/* DX_M1A_DMA.RSVD2 (Category: DMA) */
uint32_t Read_Dx_m1a_dma_Rsvd2(void* base);
void Write_Dx_m1a_dma_Rsvd2(void* base, uint32_t val);
/* DX_M1A_DMA.RSVD2.RESERVED0 (Category: DMA) */
uint32_t Read_Dx_m1a_dma_Rsvd2_RESERVED0(void* base);
void Write_Dx_m1a_dma_Rsvd2_RESERVED0(void* base, uint32_t val);

/* DX_M1A_DMA.RSVD3 (Category: DMA) */
uint32_t Read_Dx_m1a_dma_Rsvd3(void* base);
void Write_Dx_m1a_dma_Rsvd3(void* base, uint32_t val);
/* DX_M1A_DMA.RSVD3.RESERVED0 (Category: DMA) */
uint32_t Read_Dx_m1a_dma_Rsvd3_RESERVED0(void* base);
void Write_Dx_m1a_dma_Rsvd3_RESERVED0(void* base, uint32_t val);

/* DX_M1A_DMA.RSVD4 (Category: DMA) */
uint32_t Read_Dx_m1a_dma_Rsvd4(void* base);
void Write_Dx_m1a_dma_Rsvd4(void* base, uint32_t val);
/* DX_M1A_DMA.RSVD4.RESERVED0 (Category: DMA) */
uint32_t Read_Dx_m1a_dma_Rsvd4_RESERVED0(void* base);
void Write_Dx_m1a_dma_Rsvd4_RESERVED0(void* base, uint32_t val);

/* DX_M1A_DMA.RSVD5 (Category: DMA) */
uint32_t Read_Dx_m1a_dma_Rsvd5(void* base);
void Write_Dx_m1a_dma_Rsvd5(void* base, uint32_t val);
/* DX_M1A_DMA.RSVD5.RESERVED0 (Category: DMA) */
uint32_t Read_Dx_m1a_dma_Rsvd5_RESERVED0(void* base);
void Write_Dx_m1a_dma_Rsvd5_RESERVED0(void* base, uint32_t val);

/* DX_M1A_DMA.IRQ (Category: DMA) */
uint32_t Read_Dx_m1a_dma_Irq(void* base);
void Write_Dx_m1a_dma_Irq(void* base, uint32_t val);
/* DX_M1A_DMA.IRQ.DMA_IRQ_EN (Category: DMA) */
uint32_t Read_Dx_m1a_dma_Irq_DMA_IRQ_EN(void* base);
void Write_Dx_m1a_dma_Irq_DMA_IRQ_EN(void* base, uint32_t val);

/* DX_M1A_DMA.IRQ.RESERVED0 (Category: DMA) */
uint32_t Read_Dx_m1a_dma_Irq_RESERVED0(void* base);
void Write_Dx_m1a_dma_Irq_RESERVED0(void* base, uint32_t val);

/* DX_M1A_DMA.CMD (Category: DMA) */
uint32_t Read_Dx_m1a_dma_Cmd(void* base);
void Write_Dx_m1a_dma_Cmd(void* base, uint32_t val);
/* DX_M1A_DMA.CMD.DMA_START_CMD (Category: DMA) */
uint32_t Read_Dx_m1a_dma_Cmd_DMA_START_CMD(void* base);
void Write_Dx_m1a_dma_Cmd_DMA_START_CMD(void* base, uint32_t val);

/* DX_M1A_DMA.CMD.RESERVED0 (Category: DMA) */
uint32_t Read_Dx_m1a_dma_Cmd_RESERVED0(void* base);
void Write_Dx_m1a_dma_Cmd_RESERVED0(void* base, uint32_t val);

/* DX_M1A_DMA.STATUS (Category: DMA) */
uint32_t Read_Dx_m1a_dma_Status(void* base);
void Write_Dx_m1a_dma_Status(void* base, uint32_t val);
/* DX_M1A_DMA.STATUS.DMA_DONE_STATUS (Category: DMA) */
uint32_t Read_Dx_m1a_dma_Status_DMA_DONE_STATUS(void* base);
void Write_Dx_m1a_dma_Status_DMA_DONE_STATUS(void* base, uint32_t val);

/* DX_M1A_DMA.STATUS.RESERVED0 (Category: DMA) */
uint32_t Read_Dx_m1a_dma_Status_RESERVED0(void* base);
void Write_Dx_m1a_dma_Status_RESERVED0(void* base, uint32_t val);

/* DX_M1A_DMA.SFR_BASE_ADDR_LOW (Category: DMA) */
uint32_t Read_Dx_m1a_dma_Sfr_base_addr_low(void* base);
void Write_Dx_m1a_dma_Sfr_base_addr_low(void* base, uint32_t val);
/* DX_M1A_DMA.SFR_BASE_ADDR_LOW.SFR_BASE_ADDR_LOW (Category: DMA) */
uint32_t Read_Dx_m1a_dma_Sfr_base_addr_low_SFR_BASE_ADDR_LOW(void* base);
void Write_Dx_m1a_dma_Sfr_base_addr_low_SFR_BASE_ADDR_LOW(void* base, uint32_t val);

/* DX_M1A_DMA.SFR_BASE_ADDR_HIGH (Category: DMA) */
uint32_t Read_Dx_m1a_dma_Sfr_base_addr_high(void* base);
void Write_Dx_m1a_dma_Sfr_base_addr_high(void* base, uint32_t val);
/* DX_M1A_DMA.SFR_BASE_ADDR_HIGH.SFR_BASE_ADDR_HIGH (Category: DMA) */
uint32_t Read_Dx_m1a_dma_Sfr_base_addr_high_SFR_BASE_ADDR_HIGH(void* base);
void Write_Dx_m1a_dma_Sfr_base_addr_high_SFR_BASE_ADDR_HIGH(void* base, uint32_t val);

/* DX_M1A_DMA.SFR_ADDR_OFFS (Category: DMA) */
uint32_t Read_Dx_m1a_dma_Sfr_addr_offs(void* base);
void Write_Dx_m1a_dma_Sfr_addr_offs(void* base, uint32_t val);
/* DX_M1A_DMA.SFR_ADDR_OFFS.RESERVED0 (Category: DMA) */
uint32_t Read_Dx_m1a_dma_Sfr_addr_offs_RESERVED0(void* base);
void Write_Dx_m1a_dma_Sfr_addr_offs_RESERVED0(void* base, uint32_t val);

/* DX_M1A_DMA.SFR_ADDR_OFFS.SFR_ADDR_OFFS (Category: DMA) */
uint32_t Read_Dx_m1a_dma_Sfr_addr_offs_SFR_ADDR_OFFS(void* base);
void Write_Dx_m1a_dma_Sfr_addr_offs_SFR_ADDR_OFFS(void* base, uint32_t val);

/* DX_M1A_DMA.SFR_START_ADDR (Category: DMA) */
uint32_t Read_Dx_m1a_dma_Sfr_start_addr(void* base);
void Write_Dx_m1a_dma_Sfr_start_addr(void* base, uint32_t val);
/* DX_M1A_DMA.SFR_START_ADDR.SFR_START_ADDR (Category: DMA) */
uint32_t Read_Dx_m1a_dma_Sfr_start_addr_SFR_START_ADDR(void* base);
void Write_Dx_m1a_dma_Sfr_start_addr_SFR_START_ADDR(void* base, uint32_t val);

/* DX_M1A_DMA.SFR_START_ADDR.RESERVED0 (Category: DMA) */
uint32_t Read_Dx_m1a_dma_Sfr_start_addr_RESERVED0(void* base);
void Write_Dx_m1a_dma_Sfr_start_addr_RESERVED0(void* base, uint32_t val);

/* DX_M1A_DMA.SFR_MOVE_CNT (Category: DMA) */
uint32_t Read_Dx_m1a_dma_Sfr_move_cnt(void* base);
void Write_Dx_m1a_dma_Sfr_move_cnt(void* base, uint32_t val);
/* DX_M1A_DMA.SFR_MOVE_CNT.RESERVED1 (Category: DMA) */
uint32_t Read_Dx_m1a_dma_Sfr_move_cnt_RESERVED1(void* base);
void Write_Dx_m1a_dma_Sfr_move_cnt_RESERVED1(void* base, uint32_t val);

/* DX_M1A_DMA.SFR_MOVE_CNT.SFR_MOVE_CNT (Category: DMA) */
uint32_t Read_Dx_m1a_dma_Sfr_move_cnt_SFR_MOVE_CNT(void* base);
void Write_Dx_m1a_dma_Sfr_move_cnt_SFR_MOVE_CNT(void* base, uint32_t val);

/* DX_M1A_DMA.SFR_MOVE_CNT.RESERVED0 (Category: DMA) */
uint32_t Read_Dx_m1a_dma_Sfr_move_cnt_RESERVED0(void* base);
void Write_Dx_m1a_dma_Sfr_move_cnt_RESERVED0(void* base, uint32_t val);

/* DX_M1A_DMA.SFR_ID (Category: DMA) */
uint32_t Read_Dx_m1a_dma_Sfr_id(void* base);
void Write_Dx_m1a_dma_Sfr_id(void* base, uint32_t val);
/* DX_M1A_DMA.SFR_ID.SFR_ID (Category: DMA) */
uint32_t Read_Dx_m1a_dma_Sfr_id_SFR_ID(void* base);
void Write_Dx_m1a_dma_Sfr_id_SFR_ID(void* base, uint32_t val);

/* DX_M1A_DMA.SFR_ID.RESERVED0 (Category: DMA) */
uint32_t Read_Dx_m1a_dma_Sfr_id_RESERVED0(void* base);
void Write_Dx_m1a_dma_Sfr_id_RESERVED0(void* base, uint32_t val);

/* DX_M1A_DMA.SFR_DMA_STATUS (Category: DMA) */
uint32_t Read_Dx_m1a_dma_Sfr_dma_status(void* base);
void Write_Dx_m1a_dma_Sfr_dma_status(void* base, uint32_t val);
/* DX_M1A_DMA.SFR_DMA_STATUS.SFR_DMA_DONE_STATUS (Category: DMA) */
uint32_t Read_Dx_m1a_dma_Sfr_dma_status_SFR_DMA_DONE_STATUS(void* base);
void Write_Dx_m1a_dma_Sfr_dma_status_SFR_DMA_DONE_STATUS(void* base, uint32_t val);

/* DX_M1A_DMA.SFR_DMA_STATUS.RESERVED0 (Category: DMA) */
uint32_t Read_Dx_m1a_dma_Sfr_dma_status_RESERVED0(void* base);
void Write_Dx_m1a_dma_Sfr_dma_status_RESERVED0(void* base, uint32_t val);

/* DX_M1A_DMA.DMA_CTRL (Category: DMA) */
uint32_t Read_Dx_m1a_dma_Dma_ctrl(void* base);
void Write_Dx_m1a_dma_Dma_ctrl(void* base, uint32_t val);
/* DX_M1A_DMA.DMA_CTRL.DMA_CTRL_ENABLE (Category: DMA) */
uint32_t Read_Dx_m1a_dma_Dma_ctrl_DMA_CTRL_ENABLE(void* base);
void Write_Dx_m1a_dma_Dma_ctrl_DMA_CTRL_ENABLE(void* base, uint32_t val);

/* DX_M1A_DMA.DMA_CTRL.RESERVED0 (Category: DMA) */
uint32_t Read_Dx_m1a_dma_Dma_ctrl_RESERVED0(void* base);
void Write_Dx_m1a_dma_Dma_ctrl_RESERVED0(void* base, uint32_t val);

/* DX_M1A_DMA.FLUSH_STATUS (Category: DMA) */
uint32_t Read_Dx_m1a_dma_Flush_status(void* base);
void Write_Dx_m1a_dma_Flush_status(void* base, uint32_t val);
/* DX_M1A_DMA.FLUSH_STATUS.FLUSH_STATUS (Category: DMA) */
uint32_t Read_Dx_m1a_dma_Flush_status_FLUSH_STATUS(void* base);
void Write_Dx_m1a_dma_Flush_status_FLUSH_STATUS(void* base, uint32_t val);

/* DX_M1A_DMA.FLUSH_STATUS.RESERVED0 (Category: DMA) */
uint32_t Read_Dx_m1a_dma_Flush_status_RESERVED0(void* base);
void Write_Dx_m1a_dma_Flush_status_RESERVED0(void* base, uint32_t val);

/* DX_M1A_DMA.AXI_CFG0 (Category: DMA) */
uint32_t Read_Dx_m1a_dma_Axi_cfg0(void* base);
void Write_Dx_m1a_dma_Axi_cfg0(void* base, uint32_t val);
/* DX_M1A_DMA.AXI_CFG0.AXI_RDMA_BURST_LENGTH (Category: DMA) */
uint32_t Read_Dx_m1a_dma_Axi_cfg0_AXI_RDMA_BURST_LENGTH(void* base);
void Write_Dx_m1a_dma_Axi_cfg0_AXI_RDMA_BURST_LENGTH(void* base, uint32_t val);

/* DX_M1A_DMA.AXI_CFG0.RESERVED0 (Category: DMA) */
uint32_t Read_Dx_m1a_dma_Axi_cfg0_RESERVED0(void* base);
void Write_Dx_m1a_dma_Axi_cfg0_RESERVED0(void* base, uint32_t val);

/* DX_M1A_DMA.AXI_CFG1 (Category: DMA) */
uint32_t Read_Dx_m1a_dma_Axi_cfg1(void* base);
void Write_Dx_m1a_dma_Axi_cfg1(void* base, uint32_t val);
/* DX_M1A_DMA.AXI_CFG1.AXI_WDMA_BURST_LENGTH (Category: DMA) */
uint32_t Read_Dx_m1a_dma_Axi_cfg1_AXI_WDMA_BURST_LENGTH(void* base);
void Write_Dx_m1a_dma_Axi_cfg1_AXI_WDMA_BURST_LENGTH(void* base, uint32_t val);

/* DX_M1A_DMA.AXI_CFG1.RESERVED0 (Category: DMA) */
uint32_t Read_Dx_m1a_dma_Axi_cfg1_RESERVED0(void* base);
void Write_Dx_m1a_dma_Axi_cfg1_RESERVED0(void* base, uint32_t val);

/* DX_M1A_DMA.AXI_CFG2 (Category: DMA) */
uint32_t Read_Dx_m1a_dma_Axi_cfg2(void* base);
void Write_Dx_m1a_dma_Axi_cfg2(void* base, uint32_t val);
/* DX_M1A_DMA.AXI_CFG2.AXI_RDMA_MO (Category: DMA) */
uint32_t Read_Dx_m1a_dma_Axi_cfg2_AXI_RDMA_MO(void* base);
void Write_Dx_m1a_dma_Axi_cfg2_AXI_RDMA_MO(void* base, uint32_t val);

/* DX_M1A_DMA.AXI_CFG2.RESERVED0 (Category: DMA) */
uint32_t Read_Dx_m1a_dma_Axi_cfg2_RESERVED0(void* base);
void Write_Dx_m1a_dma_Axi_cfg2_RESERVED0(void* base, uint32_t val);

/* DX_M1A_DMA.AXI_CFG3 (Category: DMA) */
uint32_t Read_Dx_m1a_dma_Axi_cfg3(void* base);
void Write_Dx_m1a_dma_Axi_cfg3(void* base, uint32_t val);
/* DX_M1A_DMA.AXI_CFG3.AXI_WDMA_MO (Category: DMA) */
uint32_t Read_Dx_m1a_dma_Axi_cfg3_AXI_WDMA_MO(void* base);
void Write_Dx_m1a_dma_Axi_cfg3_AXI_WDMA_MO(void* base, uint32_t val);

/* DX_M1A_DMA.AXI_CFG3.RESERVED0 (Category: DMA) */
uint32_t Read_Dx_m1a_dma_Axi_cfg3_RESERVED0(void* base);
void Write_Dx_m1a_dma_Axi_cfg3_RESERVED0(void* base, uint32_t val);

/* DX_M1A_DMA.AXI_CFG4 (Category: DMA) */
uint32_t Read_Dx_m1a_dma_Axi_cfg4(void* base);
void Write_Dx_m1a_dma_Axi_cfg4(void* base, uint32_t val);
/* DX_M1A_DMA.AXI_CFG4.AXI_4KB_BOUNDARY (Category: DMA) */
uint32_t Read_Dx_m1a_dma_Axi_cfg4_AXI_4KB_BOUNDARY(void* base);
void Write_Dx_m1a_dma_Axi_cfg4_AXI_4KB_BOUNDARY(void* base, uint32_t val);

/* DX_M1A_DMA.AXI_CFG4.RESERVED0 (Category: DMA) */
uint32_t Read_Dx_m1a_dma_Axi_cfg4_RESERVED0(void* base);
void Write_Dx_m1a_dma_Axi_cfg4_RESERVED0(void* base, uint32_t val);

/* DX_M1A_DMA.AXI_CFG5 (Category: DMA) */
uint32_t Read_Dx_m1a_dma_Axi_cfg5(void* base);
void Write_Dx_m1a_dma_Axi_cfg5(void* base, uint32_t val);
/* DX_M1A_DMA.AXI_CFG5.AXI_RDMA_QOS (Category: DMA) */
uint32_t Read_Dx_m1a_dma_Axi_cfg5_AXI_RDMA_QOS(void* base);
void Write_Dx_m1a_dma_Axi_cfg5_AXI_RDMA_QOS(void* base, uint32_t val);

/* DX_M1A_DMA.AXI_CFG5.RESERVED0 (Category: DMA) */
uint32_t Read_Dx_m1a_dma_Axi_cfg5_RESERVED0(void* base);
void Write_Dx_m1a_dma_Axi_cfg5_RESERVED0(void* base, uint32_t val);

/* DX_M1A_DMA.AXI_CFG6 (Category: DMA) */
uint32_t Read_Dx_m1a_dma_Axi_cfg6(void* base);
void Write_Dx_m1a_dma_Axi_cfg6(void* base, uint32_t val);
/* DX_M1A_DMA.AXI_CFG6.AXI_WDMA_QOS (Category: DMA) */
uint32_t Read_Dx_m1a_dma_Axi_cfg6_AXI_WDMA_QOS(void* base);
void Write_Dx_m1a_dma_Axi_cfg6_AXI_WDMA_QOS(void* base, uint32_t val);

/* DX_M1A_DMA.AXI_CFG6.RESERVED0 (Category: DMA) */
uint32_t Read_Dx_m1a_dma_Axi_cfg6_RESERVED0(void* base);
void Write_Dx_m1a_dma_Axi_cfg6_RESERVED0(void* base, uint32_t val);

/* DX_M1A_DMA.VIRT_RD_EN (Category: DMA) */
uint32_t Read_Dx_m1a_dma_Virt_rd_en(void* base);
void Write_Dx_m1a_dma_Virt_rd_en(void* base, uint32_t val);
/* DX_M1A_DMA.VIRT_RD_EN.VIRTUAL_READ_EN (Category: DMA) */
uint32_t Read_Dx_m1a_dma_Virt_rd_en_VIRTUAL_READ_EN(void* base);
void Write_Dx_m1a_dma_Virt_rd_en_VIRTUAL_READ_EN(void* base, uint32_t val);

/* DX_M1A_DMA.VIRT_RD_EN.RESERVED0 (Category: DMA) */
uint32_t Read_Dx_m1a_dma_Virt_rd_en_RESERVED0(void* base);
void Write_Dx_m1a_dma_Virt_rd_en_RESERVED0(void* base, uint32_t val);

/* DX_M1A_DMA.VIRT_RD_PTRN (Category: DMA) */
uint32_t Read_Dx_m1a_dma_Virt_rd_ptrn(void* base);
void Write_Dx_m1a_dma_Virt_rd_ptrn(void* base, uint32_t val);
/* DX_M1A_DMA.VIRT_RD_PTRN.VIRTUAL_READ_PATTERN (Category: DMA) */
uint32_t Read_Dx_m1a_dma_Virt_rd_ptrn_VIRTUAL_READ_PATTERN(void* base);
void Write_Dx_m1a_dma_Virt_rd_ptrn_VIRTUAL_READ_PATTERN(void* base, uint32_t val);

/* DX_M1A_NPU0.DATA_CFG0 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Data_cfg0(void* base);
void Write_Dx_m1a_npu0_Data_cfg0(void* base, uint32_t val);
/* DX_M1A_NPU0.DATA_CFG0.FEATURE_BIT_WIDTH (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Data_cfg0_FEATURE_BIT_WIDTH(void* base);
void Write_Dx_m1a_npu0_Data_cfg0_FEATURE_BIT_WIDTH(void* base, uint32_t val);

/* DX_M1A_NPU0.DATA_CFG0.W_FEATURE_BIT_WIDTH (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Data_cfg0_W_FEATURE_BIT_WIDTH(void* base);
void Write_Dx_m1a_npu0_Data_cfg0_W_FEATURE_BIT_WIDTH(void* base, uint32_t val);

/* DX_M1A_NPU0.DATA_CFG0.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Data_cfg0_RESERVED0(void* base);
void Write_Dx_m1a_npu0_Data_cfg0_RESERVED0(void* base, uint32_t val);

/* DX_M1A_NPU0.CTRL (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Ctrl(void* base);
void Write_Dx_m1a_npu0_Ctrl(void* base, uint32_t val);
/* DX_M1A_NPU0.CTRL.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Ctrl_RESERVED0(void* base);
void Write_Dx_m1a_npu0_Ctrl_RESERVED0(void* base, uint32_t val);

/* DX_M1A_NPU0.CTRL.RESIZE (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Ctrl_RESIZE(void* base);
void Write_Dx_m1a_npu0_Ctrl_RESIZE(void* base, uint32_t val);

/* DX_M1A_NPU0.CTRL.WRITE_POOL_ONLY (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Ctrl_WRITE_POOL_ONLY(void* base);
void Write_Dx_m1a_npu0_Ctrl_WRITE_POOL_ONLY(void* base, uint32_t val);

/* DX_M1A_NPU0.CTRL.WEIGHT_BROADCAST_MODE_EN (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Ctrl_WEIGHT_BROADCAST_MODE_EN(void* base);
void Write_Dx_m1a_npu0_Ctrl_WEIGHT_BROADCAST_MODE_EN(void* base, uint32_t val);

/* DX_M1A_NPU0.CTRL.FEATURE_BROADCAST_MODE_EN (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Ctrl_FEATURE_BROADCAST_MODE_EN(void* base);
void Write_Dx_m1a_npu0_Ctrl_FEATURE_BROADCAST_MODE_EN(void* base, uint32_t val);

/* DX_M1A_NPU0.CTRL.ACTIVE_CNT (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Ctrl_ACTIVE_CNT(void* base);
void Write_Dx_m1a_npu0_Ctrl_ACTIVE_CNT(void* base, uint32_t val);

/* DX_M1A_NPU0.CTRL.ACTIVE_PERIOD (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Ctrl_ACTIVE_PERIOD(void* base);
void Write_Dx_m1a_npu0_Ctrl_ACTIVE_PERIOD(void* base, uint32_t val);

/* DX_M1A_NPU0.CTRL.FEATURE_DATA_TYPE (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Ctrl_FEATURE_DATA_TYPE(void* base);
void Write_Dx_m1a_npu0_Ctrl_FEATURE_DATA_TYPE(void* base, uint32_t val);

/* DX_M1A_NPU0.CTRL.INPUT_DONE (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Ctrl_INPUT_DONE(void* base);
void Write_Dx_m1a_npu0_Ctrl_INPUT_DONE(void* base, uint32_t val);

/* DX_M1A_NPU0.MISC (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Misc(void* base);
void Write_Dx_m1a_npu0_Misc(void* base, uint32_t val);
/* DX_M1A_NPU0.MISC.TILE_NUM (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Misc_TILE_NUM(void* base);
void Write_Dx_m1a_npu0_Misc_TILE_NUM(void* base, uint32_t val);

/* DX_M1A_NPU0.MISC.LAYER_NUM (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Misc_LAYER_NUM(void* base);
void Write_Dx_m1a_npu0_Misc_LAYER_NUM(void* base, uint32_t val);

/* DX_M1A_NPU0.PSEUDO (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pseudo(void* base);
void Write_Dx_m1a_npu0_Pseudo(void* base, uint32_t val);
/* DX_M1A_NPU0.PSEUDO.PSEUDO_CNT (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pseudo_PSEUDO_CNT(void* base);
void Write_Dx_m1a_npu0_Pseudo_PSEUDO_CNT(void* base, uint32_t val);

/* DX_M1A_NPU0.TRP0 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Trp0(void* base);
void Write_Dx_m1a_npu0_Trp0(void* base, uint32_t val);
/* DX_M1A_NPU0.TRP0.TRP_SURFACE_STRIDE (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Trp0_TRP_SURFACE_STRIDE(void* base);
void Write_Dx_m1a_npu0_Trp0_TRP_SURFACE_STRIDE(void* base, uint32_t val);

/* DX_M1A_NPU0.TRP0.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Trp0_RESERVED0(void* base);
void Write_Dx_m1a_npu0_Trp0_RESERVED0(void* base, uint32_t val);

/* DX_M1A_NPU0.TRP0.TRP_32BIT_MODE (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Trp0_TRP_32BIT_MODE(void* base);
void Write_Dx_m1a_npu0_Trp0_TRP_32BIT_MODE(void* base, uint32_t val);

/* DX_M1A_NPU0.TRP0.TRP_EN (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Trp0_TRP_EN(void* base);
void Write_Dx_m1a_npu0_Trp0_TRP_EN(void* base, uint32_t val);

/* DX_M1A_NPU0.TRP1 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Trp1(void* base);
void Write_Dx_m1a_npu0_Trp1(void* base, uint32_t val);
/* DX_M1A_NPU0.TRP1.TRP_TOTAL_WSIZE (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Trp1_TRP_TOTAL_WSIZE(void* base);
void Write_Dx_m1a_npu0_Trp1_TRP_TOTAL_WSIZE(void* base, uint32_t val);

/* DX_M1A_NPU0.TRP1.TRP_IN_SIZE (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Trp1_TRP_IN_SIZE(void* base);
void Write_Dx_m1a_npu0_Trp1_TRP_IN_SIZE(void* base, uint32_t val);

/* DX_M1A_NPU0.TRP2 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Trp2(void* base);
void Write_Dx_m1a_npu0_Trp2(void* base, uint32_t val);
/* DX_M1A_NPU0.TRP2.TRP_ADDR_STRIDE (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Trp2_TRP_ADDR_STRIDE(void* base);
void Write_Dx_m1a_npu0_Trp2_TRP_ADDR_STRIDE(void* base, uint32_t val);

/* DX_M1A_NPU0.TRP2.TRP_ITER (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Trp2_TRP_ITER(void* base);
void Write_Dx_m1a_npu0_Trp2_TRP_ITER(void* base, uint32_t val);

/* DX_M1A_NPU0.TRP2.TRP_LAST_WSIZE (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Trp2_TRP_LAST_WSIZE(void* base);
void Write_Dx_m1a_npu0_Trp2_TRP_LAST_WSIZE(void* base, uint32_t val);

/* DX_M1A_NPU0.TRP3 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Trp3(void* base);
void Write_Dx_m1a_npu0_Trp3(void* base, uint32_t val);
/* DX_M1A_NPU0.TRP3.TRP_READ_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Trp3_TRP_READ_BASE_ADDR(void* base);
void Write_Dx_m1a_npu0_Trp3_TRP_READ_BASE_ADDR(void* base, uint32_t val);

/* DX_M1A_NPU0.TRP4 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Trp4(void* base);
void Write_Dx_m1a_npu0_Trp4(void* base, uint32_t val);
/* DX_M1A_NPU0.TRP4.TRP_WRITE_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Trp4_TRP_WRITE_BASE_ADDR(void* base);
void Write_Dx_m1a_npu0_Trp4_TRP_WRITE_BASE_ADDR(void* base, uint32_t val);

/* DX_M1A_NPU0.ARG0 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Arg0(void* base);
void Write_Dx_m1a_npu0_Arg0(void* base, uint32_t val);
/* DX_M1A_NPU0.ARG0.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Arg0_RESERVED0(void* base);
void Write_Dx_m1a_npu0_Arg0_RESERVED0(void* base, uint32_t val);

/* DX_M1A_NPU0.ARG0.ARG_MAX_MODE (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Arg0_ARG_MAX_MODE(void* base);
void Write_Dx_m1a_npu0_Arg0_ARG_MAX_MODE(void* base, uint32_t val);

/* DX_M1A_NPU0.ARG0.ARG_CLASS_NUM (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Arg0_ARG_CLASS_NUM(void* base);
void Write_Dx_m1a_npu0_Arg0_ARG_CLASS_NUM(void* base, uint32_t val);

/* DX_M1A_NPU0.ARG0.ARG_MAX_OUT_FORMAT (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Arg0_ARG_MAX_OUT_FORMAT(void* base);
void Write_Dx_m1a_npu0_Arg0_ARG_MAX_OUT_FORMAT(void* base, uint32_t val);

/* DX_M1A_NPU0.POOL0 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pool0(void* base);
void Write_Dx_m1a_npu0_Pool0(void* base, uint32_t val);
/* DX_M1A_NPU0.POOL0.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pool0_RESERVED0(void* base);
void Write_Dx_m1a_npu0_Pool0_RESERVED0(void* base, uint32_t val);

/* DX_M1A_NPU0.POOL0.POOL_MODE (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pool0_POOL_MODE(void* base);
void Write_Dx_m1a_npu0_Pool0_POOL_MODE(void* base, uint32_t val);

/* DX_M1A_NPU0.POOL1 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pool1(void* base);
void Write_Dx_m1a_npu0_Pool1(void* base, uint32_t val);
/* DX_M1A_NPU0.POOL1.POOL_WINSIZE (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pool1_POOL_WINSIZE(void* base);
void Write_Dx_m1a_npu0_Pool1_POOL_WINSIZE(void* base, uint32_t val);

/* DX_M1A_NPU0.POOL2 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pool2(void* base);
void Write_Dx_m1a_npu0_Pool2(void* base, uint32_t val);
/* DX_M1A_NPU0.POOL2.AVG_POOL_MULT_COEFF (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pool2_AVG_POOL_MULT_COEFF(void* base);
void Write_Dx_m1a_npu0_Pool2_AVG_POOL_MULT_COEFF(void* base, uint32_t val);

/* DX_M1A_NPU0.SFU_CTRL0 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Sfu_ctrl0(void* base);
void Write_Dx_m1a_npu0_Sfu_ctrl0(void* base, uint32_t val);
/* DX_M1A_NPU0.SFU_CTRL0.SFU_HALF_RUN_MODE (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Sfu_ctrl0_SFU_HALF_RUN_MODE(void* base);
void Write_Dx_m1a_npu0_Sfu_ctrl0_SFU_HALF_RUN_MODE(void* base, uint32_t val);

/* DX_M1A_NPU0.SFU_CTRL0.SKIP_ADD_SEL (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Sfu_ctrl0_SKIP_ADD_SEL(void* base);
void Write_Dx_m1a_npu0_Sfu_ctrl0_SKIP_ADD_SEL(void* base, uint32_t val);

/* DX_M1A_NPU0.SFU_CTRL0.SKIP_MUL_SEL (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Sfu_ctrl0_SKIP_MUL_SEL(void* base);
void Write_Dx_m1a_npu0_Sfu_ctrl0_SKIP_MUL_SEL(void* base, uint32_t val);

/* DX_M1A_NPU0.SFU_CTRL0.FLOAT2INT_MODE (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Sfu_ctrl0_FLOAT2INT_MODE(void* base);
void Write_Dx_m1a_npu0_Sfu_ctrl0_FLOAT2INT_MODE(void* base, uint32_t val);

/* DX_M1A_NPU0.SFU_CTRL0.SKIP_IN_TYPE (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Sfu_ctrl0_SKIP_IN_TYPE(void* base);
void Write_Dx_m1a_npu0_Sfu_ctrl0_SKIP_IN_TYPE(void* base, uint32_t val);

/* DX_M1A_NPU0.SFU_CTRL0.PRE_ACT_POW_EN (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Sfu_ctrl0_PRE_ACT_POW_EN(void* base);
void Write_Dx_m1a_npu0_Sfu_ctrl0_PRE_ACT_POW_EN(void* base, uint32_t val);

/* DX_M1A_NPU0.SFU_CTRL0.PRE_ACT_MODE (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Sfu_ctrl0_PRE_ACT_MODE(void* base);
void Write_Dx_m1a_npu0_Sfu_ctrl0_PRE_ACT_MODE(void* base, uint32_t val);

/* DX_M1A_NPU0.SFU_CTRL0.PRE_MULT_COEFF_SEL (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Sfu_ctrl0_PRE_MULT_COEFF_SEL(void* base);
void Write_Dx_m1a_npu0_Sfu_ctrl0_PRE_MULT_COEFF_SEL(void* base, uint32_t val);

/* DX_M1A_NPU0.SFU_CTRL0.ACT_MODE (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Sfu_ctrl0_ACT_MODE(void* base);
void Write_Dx_m1a_npu0_Sfu_ctrl0_ACT_MODE(void* base, uint32_t val);

/* DX_M1A_NPU0.SFU_CTRL0.ACT_INOUT_CTRL (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Sfu_ctrl0_ACT_INOUT_CTRL(void* base);
void Write_Dx_m1a_npu0_Sfu_ctrl0_ACT_INOUT_CTRL(void* base, uint32_t val);

/* DX_M1A_NPU0.SFU_CTRL0.POST_ACT_MODE (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Sfu_ctrl0_POST_ACT_MODE(void* base);
void Write_Dx_m1a_npu0_Sfu_ctrl0_POST_ACT_MODE(void* base, uint32_t val);

/* DX_M1A_NPU0.SFU_CTRL0.PRE_ADD_COEFF_SEL (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Sfu_ctrl0_PRE_ADD_COEFF_SEL(void* base);
void Write_Dx_m1a_npu0_Sfu_ctrl0_PRE_ADD_COEFF_SEL(void* base, uint32_t val);

/* DX_M1A_NPU0.SFU_CTRL0.SE_EN (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Sfu_ctrl0_SE_EN(void* base);
void Write_Dx_m1a_npu0_Sfu_ctrl0_SE_EN(void* base, uint32_t val);

/* DX_M1A_NPU0.SFU_CTRL0.SE_WRITE (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Sfu_ctrl0_SE_WRITE(void* base);
void Write_Dx_m1a_npu0_Sfu_ctrl0_SE_WRITE(void* base, uint32_t val);

/* DX_M1A_NPU0.SFU_CTRL0.SFU_OUT_MERGE_NUM (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Sfu_ctrl0_SFU_OUT_MERGE_NUM(void* base);
void Write_Dx_m1a_npu0_Sfu_ctrl0_SFU_OUT_MERGE_NUM(void* base, uint32_t val);

/* DX_M1A_NPU0.SFU_CTRL0.SFU_OUT_MERGE_EN (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Sfu_ctrl0_SFU_OUT_MERGE_EN(void* base);
void Write_Dx_m1a_npu0_Sfu_ctrl0_SFU_OUT_MERGE_EN(void* base, uint32_t val);

/* DX_M1A_NPU0.SFU_CTRL0.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Sfu_ctrl0_RESERVED0(void* base);
void Write_Dx_m1a_npu0_Sfu_ctrl0_RESERVED0(void* base, uint32_t val);

/* DX_M1A_NPU0.SFU_COEFF0 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Sfu_coeff0(void* base);
void Write_Dx_m1a_npu0_Sfu_coeff0(void* base, uint32_t val);
/* DX_M1A_NPU0.SFU_COEFF0.CLIP_MAX (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Sfu_coeff0_CLIP_MAX(void* base);
void Write_Dx_m1a_npu0_Sfu_coeff0_CLIP_MAX(void* base, uint32_t val);

/* DX_M1A_NPU0.SFU_COEFF1 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Sfu_coeff1(void* base);
void Write_Dx_m1a_npu0_Sfu_coeff1(void* base, uint32_t val);
/* DX_M1A_NPU0.SFU_COEFF1.CLIP_MIN (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Sfu_coeff1_CLIP_MIN(void* base);
void Write_Dx_m1a_npu0_Sfu_coeff1_CLIP_MIN(void* base, uint32_t val);

/* DX_M1A_NPU0.SFU_COEFF2 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Sfu_coeff2(void* base);
void Write_Dx_m1a_npu0_Sfu_coeff2(void* base, uint32_t val);
/* DX_M1A_NPU0.SFU_COEFF2.SKIP_ADD_COEFF (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Sfu_coeff2_SKIP_ADD_COEFF(void* base);
void Write_Dx_m1a_npu0_Sfu_coeff2_SKIP_ADD_COEFF(void* base, uint32_t val);

/* DX_M1A_NPU0.SFU_COEFF3 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Sfu_coeff3(void* base);
void Write_Dx_m1a_npu0_Sfu_coeff3(void* base, uint32_t val);
/* DX_M1A_NPU0.SFU_COEFF3.PRE_ACT_MULT_COEFF (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Sfu_coeff3_PRE_ACT_MULT_COEFF(void* base);
void Write_Dx_m1a_npu0_Sfu_coeff3_PRE_ACT_MULT_COEFF(void* base, uint32_t val);

/* DX_M1A_NPU0.SFU_COEFF4 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Sfu_coeff4(void* base);
void Write_Dx_m1a_npu0_Sfu_coeff4(void* base, uint32_t val);
/* DX_M1A_NPU0.SFU_COEFF4.PRE_ACT_ADD_COEFF (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Sfu_coeff4_PRE_ACT_ADD_COEFF(void* base);
void Write_Dx_m1a_npu0_Sfu_coeff4_PRE_ACT_ADD_COEFF(void* base, uint32_t val);

/* DX_M1A_NPU0.SFU_COEFF5 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Sfu_coeff5(void* base);
void Write_Dx_m1a_npu0_Sfu_coeff5(void* base, uint32_t val);
/* DX_M1A_NPU0.SFU_COEFF5.LMUL_ADD_COEFF (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Sfu_coeff5_LMUL_ADD_COEFF(void* base);
void Write_Dx_m1a_npu0_Sfu_coeff5_LMUL_ADD_COEFF(void* base, uint32_t val);

/* DX_M1A_NPU0.SFU_COEFF6 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Sfu_coeff6(void* base);
void Write_Dx_m1a_npu0_Sfu_coeff6(void* base, uint32_t val);
/* DX_M1A_NPU0.SFU_COEFF6.ACT_OFFSET_VAL (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Sfu_coeff6_ACT_OFFSET_VAL(void* base);
void Write_Dx_m1a_npu0_Sfu_coeff6_ACT_OFFSET_VAL(void* base, uint32_t val);

/* DX_M1A_NPU0.SFU_COEFF7 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Sfu_coeff7(void* base);
void Write_Dx_m1a_npu0_Sfu_coeff7(void* base, uint32_t val);
/* DX_M1A_NPU0.SFU_COEFF7.SKIP_SCALE (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Sfu_coeff7_SKIP_SCALE(void* base);
void Write_Dx_m1a_npu0_Sfu_coeff7_SKIP_SCALE(void* base, uint32_t val);

/* DX_M1A_NPU0.SFU_COEFF8 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Sfu_coeff8(void* base);
void Write_Dx_m1a_npu0_Sfu_coeff8(void* base, uint32_t val);
/* DX_M1A_NPU0.SFU_COEFF8.LEAKY_RELU_SLOPE (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Sfu_coeff8_LEAKY_RELU_SLOPE(void* base);
void Write_Dx_m1a_npu0_Sfu_coeff8_LEAKY_RELU_SLOPE(void* base, uint32_t val);

/* DX_M1A_NPU0.SFU_COEFF9 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Sfu_coeff9(void* base);
void Write_Dx_m1a_npu0_Sfu_coeff9(void* base, uint32_t val);
/* DX_M1A_NPU0.SFU_COEFF9.RELU6_CLIP_MAX (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Sfu_coeff9_RELU6_CLIP_MAX(void* base);
void Write_Dx_m1a_npu0_Sfu_coeff9_RELU6_CLIP_MAX(void* base, uint32_t val);

/* DX_M1A_NPU0.SFU_PAF0 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Sfu_paf0(void* base);
void Write_Dx_m1a_npu0_Sfu_paf0(void* base, uint32_t val);
/* DX_M1A_NPU0.SFU_PAF0.PAF_BOUNDARY0 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Sfu_paf0_PAF_BOUNDARY0(void* base);
void Write_Dx_m1a_npu0_Sfu_paf0_PAF_BOUNDARY0(void* base, uint32_t val);

/* DX_M1A_NPU0.SFU_PAF1 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Sfu_paf1(void* base);
void Write_Dx_m1a_npu0_Sfu_paf1(void* base, uint32_t val);
/* DX_M1A_NPU0.SFU_PAF1.PAF_BOUNDARY1 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Sfu_paf1_PAF_BOUNDARY1(void* base);
void Write_Dx_m1a_npu0_Sfu_paf1_PAF_BOUNDARY1(void* base, uint32_t val);

/* DX_M1A_NPU0.SFU_PAF2 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Sfu_paf2(void* base);
void Write_Dx_m1a_npu0_Sfu_paf2(void* base, uint32_t val);
/* DX_M1A_NPU0.SFU_PAF2.PAF_BOUNDARY2 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Sfu_paf2_PAF_BOUNDARY2(void* base);
void Write_Dx_m1a_npu0_Sfu_paf2_PAF_BOUNDARY2(void* base, uint32_t val);

/* DX_M1A_NPU0.SFU_PAF3 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Sfu_paf3(void* base);
void Write_Dx_m1a_npu0_Sfu_paf3(void* base, uint32_t val);
/* DX_M1A_NPU0.SFU_PAF3.PAF_BOUNDARY3 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Sfu_paf3_PAF_BOUNDARY3(void* base);
void Write_Dx_m1a_npu0_Sfu_paf3_PAF_BOUNDARY3(void* base, uint32_t val);

/* DX_M1A_NPU0.SFU_PAF4 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Sfu_paf4(void* base);
void Write_Dx_m1a_npu0_Sfu_paf4(void* base, uint32_t val);
/* DX_M1A_NPU0.SFU_PAF4.PAF_BOUNDARY4 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Sfu_paf4_PAF_BOUNDARY4(void* base);
void Write_Dx_m1a_npu0_Sfu_paf4_PAF_BOUNDARY4(void* base, uint32_t val);

/* DX_M1A_NPU0.SFU_PAF5 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Sfu_paf5(void* base);
void Write_Dx_m1a_npu0_Sfu_paf5(void* base, uint32_t val);
/* DX_M1A_NPU0.SFU_PAF5.PAF_BOUNDARY5 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Sfu_paf5_PAF_BOUNDARY5(void* base);
void Write_Dx_m1a_npu0_Sfu_paf5_PAF_BOUNDARY5(void* base, uint32_t val);

/* DX_M1A_NPU0.SFU_PAF6 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Sfu_paf6(void* base);
void Write_Dx_m1a_npu0_Sfu_paf6(void* base, uint32_t val);
/* DX_M1A_NPU0.SFU_PAF6.PAF_BOUNDARY6 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Sfu_paf6_PAF_BOUNDARY6(void* base);
void Write_Dx_m1a_npu0_Sfu_paf6_PAF_BOUNDARY6(void* base, uint32_t val);

/* DX_M1A_NPU0.SFU_PAF7 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Sfu_paf7(void* base);
void Write_Dx_m1a_npu0_Sfu_paf7(void* base, uint32_t val);
/* DX_M1A_NPU0.SFU_PAF7.PAF_BOUNDARY7 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Sfu_paf7_PAF_BOUNDARY7(void* base);
void Write_Dx_m1a_npu0_Sfu_paf7_PAF_BOUNDARY7(void* base, uint32_t val);

/* DX_M1A_NPU0.SFU_PAF8 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Sfu_paf8(void* base);
void Write_Dx_m1a_npu0_Sfu_paf8(void* base, uint32_t val);
/* DX_M1A_NPU0.SFU_PAF8.PAF_BOUNDARY8 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Sfu_paf8_PAF_BOUNDARY8(void* base);
void Write_Dx_m1a_npu0_Sfu_paf8_PAF_BOUNDARY8(void* base, uint32_t val);

/* DX_M1A_NPU0.SFU_PAF9 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Sfu_paf9(void* base);
void Write_Dx_m1a_npu0_Sfu_paf9(void* base, uint32_t val);
/* DX_M1A_NPU0.SFU_PAF9.PAF_BOUNDARY9 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Sfu_paf9_PAF_BOUNDARY9(void* base);
void Write_Dx_m1a_npu0_Sfu_paf9_PAF_BOUNDARY9(void* base, uint32_t val);

/* DX_M1A_NPU0.SFU_PAF10 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Sfu_paf10(void* base);
void Write_Dx_m1a_npu0_Sfu_paf10(void* base, uint32_t val);
/* DX_M1A_NPU0.SFU_PAF10.PAF_BOUNDARY10 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Sfu_paf10_PAF_BOUNDARY10(void* base);
void Write_Dx_m1a_npu0_Sfu_paf10_PAF_BOUNDARY10(void* base, uint32_t val);

/* DX_M1A_NPU0.SFU_PAF11 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Sfu_paf11(void* base);
void Write_Dx_m1a_npu0_Sfu_paf11(void* base, uint32_t val);
/* DX_M1A_NPU0.SFU_PAF11.PAF_BOUNDARY11 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Sfu_paf11_PAF_BOUNDARY11(void* base);
void Write_Dx_m1a_npu0_Sfu_paf11_PAF_BOUNDARY11(void* base, uint32_t val);

/* DX_M1A_NPU0.SFU_PAF12 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Sfu_paf12(void* base);
void Write_Dx_m1a_npu0_Sfu_paf12(void* base, uint32_t val);
/* DX_M1A_NPU0.SFU_PAF12.PAF_BOUNDARY12 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Sfu_paf12_PAF_BOUNDARY12(void* base);
void Write_Dx_m1a_npu0_Sfu_paf12_PAF_BOUNDARY12(void* base, uint32_t val);

/* DX_M1A_NPU0.SFU_PAF13 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Sfu_paf13(void* base);
void Write_Dx_m1a_npu0_Sfu_paf13(void* base, uint32_t val);
/* DX_M1A_NPU0.SFU_PAF13.PAF_BOUNDARY13 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Sfu_paf13_PAF_BOUNDARY13(void* base);
void Write_Dx_m1a_npu0_Sfu_paf13_PAF_BOUNDARY13(void* base, uint32_t val);

/* DX_M1A_NPU0.SFU_PAF14 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Sfu_paf14(void* base);
void Write_Dx_m1a_npu0_Sfu_paf14(void* base, uint32_t val);
/* DX_M1A_NPU0.SFU_PAF14.PAF_BOUNDARY14 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Sfu_paf14_PAF_BOUNDARY14(void* base);
void Write_Dx_m1a_npu0_Sfu_paf14_PAF_BOUNDARY14(void* base, uint32_t val);

/* DX_M1A_NPU0.SFU_PAF15 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Sfu_paf15(void* base);
void Write_Dx_m1a_npu0_Sfu_paf15(void* base, uint32_t val);
/* DX_M1A_NPU0.SFU_PAF15.PAF_MULT_COEFF0 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Sfu_paf15_PAF_MULT_COEFF0(void* base);
void Write_Dx_m1a_npu0_Sfu_paf15_PAF_MULT_COEFF0(void* base, uint32_t val);

/* DX_M1A_NPU0.SFU_PAF16 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Sfu_paf16(void* base);
void Write_Dx_m1a_npu0_Sfu_paf16(void* base, uint32_t val);
/* DX_M1A_NPU0.SFU_PAF16.PAF_MULT_COEFF1 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Sfu_paf16_PAF_MULT_COEFF1(void* base);
void Write_Dx_m1a_npu0_Sfu_paf16_PAF_MULT_COEFF1(void* base, uint32_t val);

/* DX_M1A_NPU0.SFU_PAF17 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Sfu_paf17(void* base);
void Write_Dx_m1a_npu0_Sfu_paf17(void* base, uint32_t val);
/* DX_M1A_NPU0.SFU_PAF17.PAF_MULT_COEFF2 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Sfu_paf17_PAF_MULT_COEFF2(void* base);
void Write_Dx_m1a_npu0_Sfu_paf17_PAF_MULT_COEFF2(void* base, uint32_t val);

/* DX_M1A_NPU0.SFU_PAF18 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Sfu_paf18(void* base);
void Write_Dx_m1a_npu0_Sfu_paf18(void* base, uint32_t val);
/* DX_M1A_NPU0.SFU_PAF18.PAF_MULT_COEFF3 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Sfu_paf18_PAF_MULT_COEFF3(void* base);
void Write_Dx_m1a_npu0_Sfu_paf18_PAF_MULT_COEFF3(void* base, uint32_t val);

/* DX_M1A_NPU0.SFU_PAF19 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Sfu_paf19(void* base);
void Write_Dx_m1a_npu0_Sfu_paf19(void* base, uint32_t val);
/* DX_M1A_NPU0.SFU_PAF19.PAF_MULT_COEFF4 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Sfu_paf19_PAF_MULT_COEFF4(void* base);
void Write_Dx_m1a_npu0_Sfu_paf19_PAF_MULT_COEFF4(void* base, uint32_t val);

/* DX_M1A_NPU0.SFU_PAF20 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Sfu_paf20(void* base);
void Write_Dx_m1a_npu0_Sfu_paf20(void* base, uint32_t val);
/* DX_M1A_NPU0.SFU_PAF20.PAF_MULT_COEFF5 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Sfu_paf20_PAF_MULT_COEFF5(void* base);
void Write_Dx_m1a_npu0_Sfu_paf20_PAF_MULT_COEFF5(void* base, uint32_t val);

/* DX_M1A_NPU0.SFU_PAF21 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Sfu_paf21(void* base);
void Write_Dx_m1a_npu0_Sfu_paf21(void* base, uint32_t val);
/* DX_M1A_NPU0.SFU_PAF21.PAF_MULT_COEFF6 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Sfu_paf21_PAF_MULT_COEFF6(void* base);
void Write_Dx_m1a_npu0_Sfu_paf21_PAF_MULT_COEFF6(void* base, uint32_t val);

/* DX_M1A_NPU0.SFU_PAF22 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Sfu_paf22(void* base);
void Write_Dx_m1a_npu0_Sfu_paf22(void* base, uint32_t val);
/* DX_M1A_NPU0.SFU_PAF22.PAF_MULT_COEFF7 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Sfu_paf22_PAF_MULT_COEFF7(void* base);
void Write_Dx_m1a_npu0_Sfu_paf22_PAF_MULT_COEFF7(void* base, uint32_t val);

/* DX_M1A_NPU0.SFU_PAF23 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Sfu_paf23(void* base);
void Write_Dx_m1a_npu0_Sfu_paf23(void* base, uint32_t val);
/* DX_M1A_NPU0.SFU_PAF23.PAF_MULT_COEFF8 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Sfu_paf23_PAF_MULT_COEFF8(void* base);
void Write_Dx_m1a_npu0_Sfu_paf23_PAF_MULT_COEFF8(void* base, uint32_t val);

/* DX_M1A_NPU0.SFU_PAF24 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Sfu_paf24(void* base);
void Write_Dx_m1a_npu0_Sfu_paf24(void* base, uint32_t val);
/* DX_M1A_NPU0.SFU_PAF24.PAF_MULT_COEFF9 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Sfu_paf24_PAF_MULT_COEFF9(void* base);
void Write_Dx_m1a_npu0_Sfu_paf24_PAF_MULT_COEFF9(void* base, uint32_t val);

/* DX_M1A_NPU0.SFU_PAF25 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Sfu_paf25(void* base);
void Write_Dx_m1a_npu0_Sfu_paf25(void* base, uint32_t val);
/* DX_M1A_NPU0.SFU_PAF25.PAF_MULT_COEFF10 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Sfu_paf25_PAF_MULT_COEFF10(void* base);
void Write_Dx_m1a_npu0_Sfu_paf25_PAF_MULT_COEFF10(void* base, uint32_t val);

/* DX_M1A_NPU0.SFU_PAF26 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Sfu_paf26(void* base);
void Write_Dx_m1a_npu0_Sfu_paf26(void* base, uint32_t val);
/* DX_M1A_NPU0.SFU_PAF26.PAF_MULT_COEFF11 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Sfu_paf26_PAF_MULT_COEFF11(void* base);
void Write_Dx_m1a_npu0_Sfu_paf26_PAF_MULT_COEFF11(void* base, uint32_t val);

/* DX_M1A_NPU0.SFU_PAF27 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Sfu_paf27(void* base);
void Write_Dx_m1a_npu0_Sfu_paf27(void* base, uint32_t val);
/* DX_M1A_NPU0.SFU_PAF27.PAF_MULT_COEFF12 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Sfu_paf27_PAF_MULT_COEFF12(void* base);
void Write_Dx_m1a_npu0_Sfu_paf27_PAF_MULT_COEFF12(void* base, uint32_t val);

/* DX_M1A_NPU0.SFU_PAF28 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Sfu_paf28(void* base);
void Write_Dx_m1a_npu0_Sfu_paf28(void* base, uint32_t val);
/* DX_M1A_NPU0.SFU_PAF28.PAF_MULT_COEFF13 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Sfu_paf28_PAF_MULT_COEFF13(void* base);
void Write_Dx_m1a_npu0_Sfu_paf28_PAF_MULT_COEFF13(void* base, uint32_t val);

/* DX_M1A_NPU0.SFU_PAF29 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Sfu_paf29(void* base);
void Write_Dx_m1a_npu0_Sfu_paf29(void* base, uint32_t val);
/* DX_M1A_NPU0.SFU_PAF29.PAF_MULT_COEFF14 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Sfu_paf29_PAF_MULT_COEFF14(void* base);
void Write_Dx_m1a_npu0_Sfu_paf29_PAF_MULT_COEFF14(void* base, uint32_t val);

/* DX_M1A_NPU0.SFU_PAF30 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Sfu_paf30(void* base);
void Write_Dx_m1a_npu0_Sfu_paf30(void* base, uint32_t val);
/* DX_M1A_NPU0.SFU_PAF30.PAF_MULT_COEFF15 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Sfu_paf30_PAF_MULT_COEFF15(void* base);
void Write_Dx_m1a_npu0_Sfu_paf30_PAF_MULT_COEFF15(void* base, uint32_t val);

/* DX_M1A_NPU0.SFU_PAF31 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Sfu_paf31(void* base);
void Write_Dx_m1a_npu0_Sfu_paf31(void* base, uint32_t val);
/* DX_M1A_NPU0.SFU_PAF31.PAF_ADD_COEFF0 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Sfu_paf31_PAF_ADD_COEFF0(void* base);
void Write_Dx_m1a_npu0_Sfu_paf31_PAF_ADD_COEFF0(void* base, uint32_t val);

/* DX_M1A_NPU0.SFU_PAF32 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Sfu_paf32(void* base);
void Write_Dx_m1a_npu0_Sfu_paf32(void* base, uint32_t val);
/* DX_M1A_NPU0.SFU_PAF32.PAF_ADD_COEFF1 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Sfu_paf32_PAF_ADD_COEFF1(void* base);
void Write_Dx_m1a_npu0_Sfu_paf32_PAF_ADD_COEFF1(void* base, uint32_t val);

/* DX_M1A_NPU0.SFU_PAF33 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Sfu_paf33(void* base);
void Write_Dx_m1a_npu0_Sfu_paf33(void* base, uint32_t val);
/* DX_M1A_NPU0.SFU_PAF33.PAF_ADD_COEFF2 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Sfu_paf33_PAF_ADD_COEFF2(void* base);
void Write_Dx_m1a_npu0_Sfu_paf33_PAF_ADD_COEFF2(void* base, uint32_t val);

/* DX_M1A_NPU0.SFU_PAF34 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Sfu_paf34(void* base);
void Write_Dx_m1a_npu0_Sfu_paf34(void* base, uint32_t val);
/* DX_M1A_NPU0.SFU_PAF34.PAF_ADD_COEFF3 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Sfu_paf34_PAF_ADD_COEFF3(void* base);
void Write_Dx_m1a_npu0_Sfu_paf34_PAF_ADD_COEFF3(void* base, uint32_t val);

/* DX_M1A_NPU0.SFU_PAF35 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Sfu_paf35(void* base);
void Write_Dx_m1a_npu0_Sfu_paf35(void* base, uint32_t val);
/* DX_M1A_NPU0.SFU_PAF35.PAF_ADD_COEFF4 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Sfu_paf35_PAF_ADD_COEFF4(void* base);
void Write_Dx_m1a_npu0_Sfu_paf35_PAF_ADD_COEFF4(void* base, uint32_t val);

/* DX_M1A_NPU0.SFU_PAF36 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Sfu_paf36(void* base);
void Write_Dx_m1a_npu0_Sfu_paf36(void* base, uint32_t val);
/* DX_M1A_NPU0.SFU_PAF36.PAF_ADD_COEFF5 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Sfu_paf36_PAF_ADD_COEFF5(void* base);
void Write_Dx_m1a_npu0_Sfu_paf36_PAF_ADD_COEFF5(void* base, uint32_t val);

/* DX_M1A_NPU0.SFU_PAF37 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Sfu_paf37(void* base);
void Write_Dx_m1a_npu0_Sfu_paf37(void* base, uint32_t val);
/* DX_M1A_NPU0.SFU_PAF37.PAF_ADD_COEFF6 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Sfu_paf37_PAF_ADD_COEFF6(void* base);
void Write_Dx_m1a_npu0_Sfu_paf37_PAF_ADD_COEFF6(void* base, uint32_t val);

/* DX_M1A_NPU0.SFU_PAF38 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Sfu_paf38(void* base);
void Write_Dx_m1a_npu0_Sfu_paf38(void* base, uint32_t val);
/* DX_M1A_NPU0.SFU_PAF38.PAF_ADD_COEFF7 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Sfu_paf38_PAF_ADD_COEFF7(void* base);
void Write_Dx_m1a_npu0_Sfu_paf38_PAF_ADD_COEFF7(void* base, uint32_t val);

/* DX_M1A_NPU0.SFU_PAF39 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Sfu_paf39(void* base);
void Write_Dx_m1a_npu0_Sfu_paf39(void* base, uint32_t val);
/* DX_M1A_NPU0.SFU_PAF39.PAF_ADD_COEFF8 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Sfu_paf39_PAF_ADD_COEFF8(void* base);
void Write_Dx_m1a_npu0_Sfu_paf39_PAF_ADD_COEFF8(void* base, uint32_t val);

/* DX_M1A_NPU0.SFU_PAF40 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Sfu_paf40(void* base);
void Write_Dx_m1a_npu0_Sfu_paf40(void* base, uint32_t val);
/* DX_M1A_NPU0.SFU_PAF40.PAF_ADD_COEFF9 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Sfu_paf40_PAF_ADD_COEFF9(void* base);
void Write_Dx_m1a_npu0_Sfu_paf40_PAF_ADD_COEFF9(void* base, uint32_t val);

/* DX_M1A_NPU0.SFU_PAF41 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Sfu_paf41(void* base);
void Write_Dx_m1a_npu0_Sfu_paf41(void* base, uint32_t val);
/* DX_M1A_NPU0.SFU_PAF41.PAF_ADD_COEFF10 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Sfu_paf41_PAF_ADD_COEFF10(void* base);
void Write_Dx_m1a_npu0_Sfu_paf41_PAF_ADD_COEFF10(void* base, uint32_t val);

/* DX_M1A_NPU0.SFU_PAF42 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Sfu_paf42(void* base);
void Write_Dx_m1a_npu0_Sfu_paf42(void* base, uint32_t val);
/* DX_M1A_NPU0.SFU_PAF42.PAF_ADD_COEFF11 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Sfu_paf42_PAF_ADD_COEFF11(void* base);
void Write_Dx_m1a_npu0_Sfu_paf42_PAF_ADD_COEFF11(void* base, uint32_t val);

/* DX_M1A_NPU0.SFU_PAF43 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Sfu_paf43(void* base);
void Write_Dx_m1a_npu0_Sfu_paf43(void* base, uint32_t val);
/* DX_M1A_NPU0.SFU_PAF43.PAF_ADD_COEFF12 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Sfu_paf43_PAF_ADD_COEFF12(void* base);
void Write_Dx_m1a_npu0_Sfu_paf43_PAF_ADD_COEFF12(void* base, uint32_t val);

/* DX_M1A_NPU0.SFU_PAF44 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Sfu_paf44(void* base);
void Write_Dx_m1a_npu0_Sfu_paf44(void* base, uint32_t val);
/* DX_M1A_NPU0.SFU_PAF44.PAF_ADD_COEFF13 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Sfu_paf44_PAF_ADD_COEFF13(void* base);
void Write_Dx_m1a_npu0_Sfu_paf44_PAF_ADD_COEFF13(void* base, uint32_t val);

/* DX_M1A_NPU0.SFU_PAF45 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Sfu_paf45(void* base);
void Write_Dx_m1a_npu0_Sfu_paf45(void* base, uint32_t val);
/* DX_M1A_NPU0.SFU_PAF45.PAF_ADD_COEFF14 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Sfu_paf45_PAF_ADD_COEFF14(void* base);
void Write_Dx_m1a_npu0_Sfu_paf45_PAF_ADD_COEFF14(void* base, uint32_t val);

/* DX_M1A_NPU0.SFU_PAF46 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Sfu_paf46(void* base);
void Write_Dx_m1a_npu0_Sfu_paf46(void* base, uint32_t val);
/* DX_M1A_NPU0.SFU_PAF46.PAF_ADD_COEFF15 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Sfu_paf46_PAF_ADD_COEFF15(void* base);
void Write_Dx_m1a_npu0_Sfu_paf46_PAF_ADD_COEFF15(void* base, uint32_t val);

/* DX_M1A_NPU0.SFU_SCALE_CFG0 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Sfu_scale_cfg0(void* base);
void Write_Dx_m1a_npu0_Sfu_scale_cfg0(void* base, uint32_t val);
/* DX_M1A_NPU0.SFU_SCALE_CFG0.SCALE_OUTLIER_EN (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Sfu_scale_cfg0_SCALE_OUTLIER_EN(void* base);
void Write_Dx_m1a_npu0_Sfu_scale_cfg0_SCALE_OUTLIER_EN(void* base, uint32_t val);

/* DX_M1A_NPU0.SFU_SCALE_CFG0.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Sfu_scale_cfg0_RESERVED0(void* base);
void Write_Dx_m1a_npu0_Sfu_scale_cfg0_RESERVED0(void* base, uint32_t val);

/* DX_M1A_NPU0.SFU_SCALE_CFG1 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Sfu_scale_cfg1(void* base);
void Write_Dx_m1a_npu0_Sfu_scale_cfg1(void* base, uint32_t val);
/* DX_M1A_NPU0.SFU_SCALE_CFG1.SCALE_OUTLIER_BIG_BOUND (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Sfu_scale_cfg1_SCALE_OUTLIER_BIG_BOUND(void* base);
void Write_Dx_m1a_npu0_Sfu_scale_cfg1_SCALE_OUTLIER_BIG_BOUND(void* base, uint32_t val);

/* DX_M1A_NPU0.SFU_SCALE_CFG1.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Sfu_scale_cfg1_RESERVED0(void* base);
void Write_Dx_m1a_npu0_Sfu_scale_cfg1_RESERVED0(void* base, uint32_t val);

/* DX_M1A_NPU0.SFU_SCALE_CFG2 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Sfu_scale_cfg2(void* base);
void Write_Dx_m1a_npu0_Sfu_scale_cfg2(void* base, uint32_t val);
/* DX_M1A_NPU0.SFU_SCALE_CFG2.SCALE_OUTLIER_SMALL_BOUND (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Sfu_scale_cfg2_SCALE_OUTLIER_SMALL_BOUND(void* base);
void Write_Dx_m1a_npu0_Sfu_scale_cfg2_SCALE_OUTLIER_SMALL_BOUND(void* base, uint32_t val);

/* DX_M1A_NPU0.SFU_SCALE_CFG2.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Sfu_scale_cfg2_RESERVED0(void* base);
void Write_Dx_m1a_npu0_Sfu_scale_cfg2_RESERVED0(void* base, uint32_t val);

/* DX_M1A_NPU0.SFU_SCALE_CFG3 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Sfu_scale_cfg3(void* base);
void Write_Dx_m1a_npu0_Sfu_scale_cfg3(void* base, uint32_t val);
/* DX_M1A_NPU0.SFU_SCALE_CFG3.SCALE_OUTLIER_BIG_OUT_SCALE_EXP (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Sfu_scale_cfg3_SCALE_OUTLIER_BIG_OUT_SCALE_EXP(void* base);
void Write_Dx_m1a_npu0_Sfu_scale_cfg3_SCALE_OUTLIER_BIG_OUT_SCALE_EXP(void* base, uint32_t val);

/* DX_M1A_NPU0.SFU_SCALE_CFG3.SCALE_OUTLIER_BIG_IN_SCALE_EXP (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Sfu_scale_cfg3_SCALE_OUTLIER_BIG_IN_SCALE_EXP(void* base);
void Write_Dx_m1a_npu0_Sfu_scale_cfg3_SCALE_OUTLIER_BIG_IN_SCALE_EXP(void* base, uint32_t val);

/* DX_M1A_NPU0.SFU_SCALE_CFG3.SCALE_OUTLIER_SMALL_OUT_SCALE_EXP (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Sfu_scale_cfg3_SCALE_OUTLIER_SMALL_OUT_SCALE_EXP(void* base);
void Write_Dx_m1a_npu0_Sfu_scale_cfg3_SCALE_OUTLIER_SMALL_OUT_SCALE_EXP(void* base, uint32_t val);

/* DX_M1A_NPU0.SFU_SCALE_CFG3.SCALE_OUTLIER_SMALL_IN_SCALE_EXP (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Sfu_scale_cfg3_SCALE_OUTLIER_SMALL_IN_SCALE_EXP(void* base);
void Write_Dx_m1a_npu0_Sfu_scale_cfg3_SCALE_OUTLIER_SMALL_IN_SCALE_EXP(void* base, uint32_t val);

/* DX_M1A_NPU0.SFU_ELEM_BRD0 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Sfu_elem_brd0(void* base);
void Write_Dx_m1a_npu0_Sfu_elem_brd0(void* base, uint32_t val);
/* DX_M1A_NPU0.SFU_ELEM_BRD0.ELEM_BROADCAST0_CHANNEL_NUM (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Sfu_elem_brd0_ELEM_BROADCAST0_CHANNEL_NUM(void* base);
void Write_Dx_m1a_npu0_Sfu_elem_brd0_ELEM_BROADCAST0_CHANNEL_NUM(void* base, uint32_t val);

/* DX_M1A_NPU0.SFU_ELEM_BRD0.ELEM_BROADCAST0_CHANNEL_SIZE (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Sfu_elem_brd0_ELEM_BROADCAST0_CHANNEL_SIZE(void* base);
void Write_Dx_m1a_npu0_Sfu_elem_brd0_ELEM_BROADCAST0_CHANNEL_SIZE(void* base, uint32_t val);

/* DX_M1A_NPU0.SFU_ELEM_BRD0.ELEM_BROADCAST0_EN (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Sfu_elem_brd0_ELEM_BROADCAST0_EN(void* base);
void Write_Dx_m1a_npu0_Sfu_elem_brd0_ELEM_BROADCAST0_EN(void* base, uint32_t val);

/* DX_M1A_NPU0.SFU_ELEM_BRD0.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Sfu_elem_brd0_RESERVED0(void* base);
void Write_Dx_m1a_npu0_Sfu_elem_brd0_RESERVED0(void* base, uint32_t val);

/* DX_M1A_NPU0.SFU_PAF_DISABLE (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Sfu_paf_disable(void* base);
void Write_Dx_m1a_npu0_Sfu_paf_disable(void* base, uint32_t val);
/* DX_M1A_NPU0.SFU_PAF_DISABLE.PAF_LINE_DISABLE (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Sfu_paf_disable_PAF_LINE_DISABLE(void* base);
void Write_Dx_m1a_npu0_Sfu_paf_disable_PAF_LINE_DISABLE(void* base, uint32_t val);

/* DX_M1A_NPU0.PRE0_I2C0 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pre0_i2c0(void* base);
void Write_Dx_m1a_npu0_Pre0_i2c0(void* base, uint32_t val);
/* DX_M1A_NPU0.PRE0_I2C0.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pre0_i2c0_RESERVED0(void* base);
void Write_Dx_m1a_npu0_Pre0_i2c0_RESERVED0(void* base, uint32_t val);

/* DX_M1A_NPU0.PRE0_I2C0.I2C0_LINE_OFFSET (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pre0_i2c0_I2C0_LINE_OFFSET(void* base);
void Write_Dx_m1a_npu0_Pre0_i2c0_I2C0_LINE_OFFSET(void* base, uint32_t val);

/* DX_M1A_NPU0.PRE0_I2C0.I2C0_LAST_VALID_BYTE (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pre0_i2c0_I2C0_LAST_VALID_BYTE(void* base);
void Write_Dx_m1a_npu0_Pre0_i2c0_I2C0_LAST_VALID_BYTE(void* base, uint32_t val);

/* DX_M1A_NPU0.PRE0_I2C0.I2C0_RQST_NUM (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pre0_i2c0_I2C0_RQST_NUM(void* base);
void Write_Dx_m1a_npu0_Pre0_i2c0_I2C0_RQST_NUM(void* base, uint32_t val);

/* DX_M1A_NPU0.PRE0_I2C0.I2C0_EN (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pre0_i2c0_I2C0_EN(void* base);
void Write_Dx_m1a_npu0_Pre0_i2c0_I2C0_EN(void* base, uint32_t val);

/* DX_M1A_NPU0.PRE0_I2C1 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pre0_i2c1(void* base);
void Write_Dx_m1a_npu0_Pre0_i2c1(void* base, uint32_t val);
/* DX_M1A_NPU0.PRE0_I2C1.I2C0_WRITE_FEATURE_BASE_ADDR_0 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pre0_i2c1_I2C0_WRITE_FEATURE_BASE_ADDR_0(void* base);
void Write_Dx_m1a_npu0_Pre0_i2c1_I2C0_WRITE_FEATURE_BASE_ADDR_0(void* base, uint32_t val);

/* DX_M1A_NPU0.PRE0_I2C1.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pre0_i2c1_RESERVED0(void* base);
void Write_Dx_m1a_npu0_Pre0_i2c1_RESERVED0(void* base, uint32_t val);

/* DX_M1A_NPU0.PRE0_I2C2 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pre0_i2c2(void* base);
void Write_Dx_m1a_npu0_Pre0_i2c2(void* base, uint32_t val);
/* DX_M1A_NPU0.PRE0_I2C2.I2C0_WRITE_FEATURE_BASE_ADDR_2 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pre0_i2c2_I2C0_WRITE_FEATURE_BASE_ADDR_2(void* base);
void Write_Dx_m1a_npu0_Pre0_i2c2_I2C0_WRITE_FEATURE_BASE_ADDR_2(void* base, uint32_t val);

/* DX_M1A_NPU0.PRE0_I2C2.I2C0_WRITE_FEATURE_BASE_ADDR_1 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pre0_i2c2_I2C0_WRITE_FEATURE_BASE_ADDR_1(void* base);
void Write_Dx_m1a_npu0_Pre0_i2c2_I2C0_WRITE_FEATURE_BASE_ADDR_1(void* base, uint32_t val);

/* DX_M1A_NPU0.PRE0_I2C3 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pre0_i2c3(void* base);
void Write_Dx_m1a_npu0_Pre0_i2c3(void* base, uint32_t val);
/* DX_M1A_NPU0.PRE0_I2C3.I2C0_HEIGHT_MAX (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pre0_i2c3_I2C0_HEIGHT_MAX(void* base);
void Write_Dx_m1a_npu0_Pre0_i2c3_I2C0_HEIGHT_MAX(void* base, uint32_t val);

/* DX_M1A_NPU0.PRE0_I2C3.I2C0_WIDTH_MAX (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pre0_i2c3_I2C0_WIDTH_MAX(void* base);
void Write_Dx_m1a_npu0_Pre0_i2c3_I2C0_WIDTH_MAX(void* base, uint32_t val);

/* DX_M1A_NPU0.PRE0_FMT0 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pre0_fmt0(void* base);
void Write_Dx_m1a_npu0_Pre0_fmt0(void* base, uint32_t val);
/* DX_M1A_NPU0.PRE0_FMT0.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pre0_fmt0_RESERVED0(void* base);
void Write_Dx_m1a_npu0_Pre0_fmt0_RESERVED0(void* base, uint32_t val);

/* DX_M1A_NPU0.PRE0_FMT0.FMT0_FIRST_LINE_OPT (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pre0_fmt0_FMT0_FIRST_LINE_OPT(void* base);
void Write_Dx_m1a_npu0_Pre0_fmt0_FMT0_FIRST_LINE_OPT(void* base, uint32_t val);

/* DX_M1A_NPU0.PRE0_FMT0.FMT0_FIRST_VALID_NUM (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pre0_fmt0_FMT0_FIRST_VALID_NUM(void* base);
void Write_Dx_m1a_npu0_Pre0_fmt0_FMT0_FIRST_VALID_NUM(void* base, uint32_t val);

/* DX_M1A_NPU0.PRE0_FMT0.FMT0_CH_MODE (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pre0_fmt0_FMT0_CH_MODE(void* base);
void Write_Dx_m1a_npu0_Pre0_fmt0_FMT0_CH_MODE(void* base, uint32_t val);

/* DX_M1A_NPU0.PRE0_FMT0.FMT0_ENABLE (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pre0_fmt0_FMT0_ENABLE(void* base);
void Write_Dx_m1a_npu0_Pre0_fmt0_FMT0_ENABLE(void* base, uint32_t val);

/* DX_M1A_NPU0.PRE0_FMT1 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pre0_fmt1(void* base);
void Write_Dx_m1a_npu0_Pre0_fmt1(void* base, uint32_t val);
/* DX_M1A_NPU0.PRE0_FMT1.FMT0_READ_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pre0_fmt1_FMT0_READ_BASE_ADDR(void* base);
void Write_Dx_m1a_npu0_Pre0_fmt1_FMT0_READ_BASE_ADDR(void* base, uint32_t val);

/* DX_M1A_NPU0.PE0_ADDR_GEN0 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_addr_gen0(void* base);
void Write_Dx_m1a_npu0_Pe0_addr_gen0(void* base, uint32_t val);
/* DX_M1A_NPU0.PE0_ADDR_GEN0.PE0_DEFAULT_F_ADDR_GEN_MODE (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_addr_gen0_PE0_DEFAULT_F_ADDR_GEN_MODE(void* base);
void Write_Dx_m1a_npu0_Pe0_addr_gen0_PE0_DEFAULT_F_ADDR_GEN_MODE(void* base, uint32_t val);

/* DX_M1A_NPU0.PE0_ADDR_GEN0.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_addr_gen0_RESERVED0(void* base);
void Write_Dx_m1a_npu0_Pe0_addr_gen0_RESERVED0(void* base, uint32_t val);

/* DX_M1A_NPU0.PE0_ADDR_GEN0.PE0_RF_ADDR_GEN_MAX_NUM (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_addr_gen0_PE0_RF_ADDR_GEN_MAX_NUM(void* base);
void Write_Dx_m1a_npu0_Pe0_addr_gen0_PE0_RF_ADDR_GEN_MAX_NUM(void* base, uint32_t val);

/* DX_M1A_NPU0.PE0_ADDR_GEN1 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_addr_gen1(void* base);
void Write_Dx_m1a_npu0_Pe0_addr_gen1(void* base, uint32_t val);
/* DX_M1A_NPU0.PE0_ADDR_GEN1.PE0_DEFAULT_F_ADDR_GEN_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_addr_gen1_PE0_DEFAULT_F_ADDR_GEN_BASE_ADDR(void* base);
void Write_Dx_m1a_npu0_Pe0_addr_gen1_PE0_DEFAULT_F_ADDR_GEN_BASE_ADDR(void* base, uint32_t val);

/* DX_M1A_NPU0.PE0_ADDR_GEN2 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_addr_gen2(void* base);
void Write_Dx_m1a_npu0_Pe0_addr_gen2(void* base, uint32_t val);
/* DX_M1A_NPU0.PE0_ADDR_GEN2.PE0_DEFAULT_F_SIZE (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_addr_gen2_PE0_DEFAULT_F_SIZE(void* base);
void Write_Dx_m1a_npu0_Pe0_addr_gen2_PE0_DEFAULT_F_SIZE(void* base, uint32_t val);

/* DX_M1A_NPU0.PE0_ADDR_GEN2.PE0_DEFAULT_F_ADDR_GEN_CNT_MAX_NUM (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_addr_gen2_PE0_DEFAULT_F_ADDR_GEN_CNT_MAX_NUM(void* base);
void Write_Dx_m1a_npu0_Pe0_addr_gen2_PE0_DEFAULT_F_ADDR_GEN_CNT_MAX_NUM(void* base, uint32_t val);

/* DX_M1A_NPU0.PE0_ADDR_GEN3 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_addr_gen3(void* base);
void Write_Dx_m1a_npu0_Pe0_addr_gen3(void* base, uint32_t val);
/* DX_M1A_NPU0.PE0_ADDR_GEN3.PE0_DEFAULT_F_SURFACE_SIZE (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_addr_gen3_PE0_DEFAULT_F_SURFACE_SIZE(void* base);
void Write_Dx_m1a_npu0_Pe0_addr_gen3_PE0_DEFAULT_F_SURFACE_SIZE(void* base, uint32_t val);

/* DX_M1A_NPU0.PE0_ADDR_GEN3.PE0_DEFAULT_F_STRIDE (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_addr_gen3_PE0_DEFAULT_F_STRIDE(void* base);
void Write_Dx_m1a_npu0_Pe0_addr_gen3_PE0_DEFAULT_F_STRIDE(void* base, uint32_t val);

/* DX_M1A_NPU0.PE0_ADDR_GEN4 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_addr_gen4(void* base);
void Write_Dx_m1a_npu0_Pe0_addr_gen4(void* base, uint32_t val);
/* DX_M1A_NPU0.PE0_ADDR_GEN4.PE0_ELEM_ADDR_GEN_MODE (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_addr_gen4_PE0_ELEM_ADDR_GEN_MODE(void* base);
void Write_Dx_m1a_npu0_Pe0_addr_gen4_PE0_ELEM_ADDR_GEN_MODE(void* base, uint32_t val);

/* DX_M1A_NPU0.PE0_ADDR_GEN4.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_addr_gen4_RESERVED0(void* base);
void Write_Dx_m1a_npu0_Pe0_addr_gen4_RESERVED0(void* base, uint32_t val);

/* DX_M1A_NPU0.PE0_ADDR_GEN4.PE0_DEFAULT_F_SURFACE_STRIDE (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_addr_gen4_PE0_DEFAULT_F_SURFACE_STRIDE(void* base);
void Write_Dx_m1a_npu0_Pe0_addr_gen4_PE0_DEFAULT_F_SURFACE_STRIDE(void* base, uint32_t val);

/* DX_M1A_NPU0.PE0_ADDR_GEN5 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_addr_gen5(void* base);
void Write_Dx_m1a_npu0_Pe0_addr_gen5(void* base, uint32_t val);
/* DX_M1A_NPU0.PE0_ADDR_GEN5.PE0_ELEM_STRIDE (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_addr_gen5_PE0_ELEM_STRIDE(void* base);
void Write_Dx_m1a_npu0_Pe0_addr_gen5_PE0_ELEM_STRIDE(void* base, uint32_t val);

/* DX_M1A_NPU0.PE0_ADDR_GEN5.PE0_ELEM_SIZE (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_addr_gen5_PE0_ELEM_SIZE(void* base);
void Write_Dx_m1a_npu0_Pe0_addr_gen5_PE0_ELEM_SIZE(void* base, uint32_t val);

/* DX_M1A_NPU0.PE0_ADDR_GEN6 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_addr_gen6(void* base);
void Write_Dx_m1a_npu0_Pe0_addr_gen6(void* base, uint32_t val);
/* DX_M1A_NPU0.PE0_ADDR_GEN6.PE0_ELEM_SURFACE_STRIDE (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_addr_gen6_PE0_ELEM_SURFACE_STRIDE(void* base);
void Write_Dx_m1a_npu0_Pe0_addr_gen6_PE0_ELEM_SURFACE_STRIDE(void* base, uint32_t val);

/* DX_M1A_NPU0.PE0_ADDR_GEN6.PE0_ELEM_SURFACE_SIZE (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_addr_gen6_PE0_ELEM_SURFACE_SIZE(void* base);
void Write_Dx_m1a_npu0_Pe0_addr_gen6_PE0_ELEM_SURFACE_SIZE(void* base, uint32_t val);

/* DX_M1A_NPU0.PE0_ADDR_GEN7 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_addr_gen7(void* base);
void Write_Dx_m1a_npu0_Pe0_addr_gen7(void* base, uint32_t val);
/* DX_M1A_NPU0.PE0_ADDR_GEN7.PE0_MUL_ADDR_GEN_MODE_OFFSET (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_addr_gen7_PE0_MUL_ADDR_GEN_MODE_OFFSET(void* base);
void Write_Dx_m1a_npu0_Pe0_addr_gen7_PE0_MUL_ADDR_GEN_MODE_OFFSET(void* base, uint32_t val);

/* DX_M1A_NPU0.PE0_ADDR_GEN7.PE0_MUL_ADDR_GEN_MODE (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_addr_gen7_PE0_MUL_ADDR_GEN_MODE(void* base);
void Write_Dx_m1a_npu0_Pe0_addr_gen7_PE0_MUL_ADDR_GEN_MODE(void* base, uint32_t val);

/* DX_M1A_NPU0.PE0_ADDR_GEN7.PE0_MUL_ADDR_GEN_MODE2_MAX_NUM (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_addr_gen7_PE0_MUL_ADDR_GEN_MODE2_MAX_NUM(void* base);
void Write_Dx_m1a_npu0_Pe0_addr_gen7_PE0_MUL_ADDR_GEN_MODE2_MAX_NUM(void* base, uint32_t val);

/* DX_M1A_NPU0.PE0_ADDR_GEN8 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_addr_gen8(void* base);
void Write_Dx_m1a_npu0_Pe0_addr_gen8(void* base, uint32_t val);
/* DX_M1A_NPU0.PE0_ADDR_GEN8.PE0_ADD_ADDR_GEN_MODE_OFFSET (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_addr_gen8_PE0_ADD_ADDR_GEN_MODE_OFFSET(void* base);
void Write_Dx_m1a_npu0_Pe0_addr_gen8_PE0_ADD_ADDR_GEN_MODE_OFFSET(void* base, uint32_t val);

/* DX_M1A_NPU0.PE0_ADDR_GEN8.PE0_ADD_ADDR_GEN_MODE (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_addr_gen8_PE0_ADD_ADDR_GEN_MODE(void* base);
void Write_Dx_m1a_npu0_Pe0_addr_gen8_PE0_ADD_ADDR_GEN_MODE(void* base, uint32_t val);

/* DX_M1A_NPU0.PE0_ADDR_GEN8.PE0_ADD_ADDR_GEN_MODE2_MAX_NUM (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_addr_gen8_PE0_ADD_ADDR_GEN_MODE2_MAX_NUM(void* base);
void Write_Dx_m1a_npu0_Pe0_addr_gen8_PE0_ADD_ADDR_GEN_MODE2_MAX_NUM(void* base, uint32_t val);

/* DX_M1A_NPU0.PE0_CTRL (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_ctrl(void* base);
void Write_Dx_m1a_npu0_Pe0_ctrl(void* base, uint32_t val);
/* DX_M1A_NPU0.PE0_CTRL.PE0_CONV_TYPE (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_ctrl_PE0_CONV_TYPE(void* base);
void Write_Dx_m1a_npu0_Pe0_ctrl_PE0_CONV_TYPE(void* base, uint32_t val);

/* DX_M1A_NPU0.PE0_CTRL.PE0_CONV_EN (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_ctrl_PE0_CONV_EN(void* base);
void Write_Dx_m1a_npu0_Pe0_ctrl_PE0_CONV_EN(void* base, uint32_t val);

/* DX_M1A_NPU0.PE0_CTRL.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_ctrl_RESERVED0(void* base);
void Write_Dx_m1a_npu0_Pe0_ctrl_RESERVED0(void* base, uint32_t val);

/* DX_M1A_NPU0.PE0_CTRL.PE0_SYSTOLIC_DEPTH (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_ctrl_PE0_SYSTOLIC_DEPTH(void* base);
void Write_Dx_m1a_npu0_Pe0_ctrl_PE0_SYSTOLIC_DEPTH(void* base, uint32_t val);

/* DX_M1A_NPU0.PE0_CTRL.PE0_SYSTOLIC_EN (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_ctrl_PE0_SYSTOLIC_EN(void* base);
void Write_Dx_m1a_npu0_Pe0_ctrl_PE0_SYSTOLIC_EN(void* base, uint32_t val);

/* DX_M1A_NPU0.PE0_CTRL.PE0_SFUIN_VALID_NUM (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_ctrl_PE0_SFUIN_VALID_NUM(void* base);
void Write_Dx_m1a_npu0_Pe0_ctrl_PE0_SFUIN_VALID_NUM(void* base, uint32_t val);

/* DX_M1A_NPU0.PE0_CFG0 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_cfg0(void* base);
void Write_Dx_m1a_npu0_Pe0_cfg0(void* base, uint32_t val);
/* DX_M1A_NPU0.PE0_CFG0.PE0_LAST_CONV_NUM (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_cfg0_PE0_LAST_CONV_NUM(void* base);
void Write_Dx_m1a_npu0_Pe0_cfg0_PE0_LAST_CONV_NUM(void* base, uint32_t val);

/* DX_M1A_NPU0.PE0_CFG0.PE0_LAST_CONV_MOD (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_cfg0_PE0_LAST_CONV_MOD(void* base);
void Write_Dx_m1a_npu0_Pe0_cfg0_PE0_LAST_CONV_MOD(void* base, uint32_t val);

/* DX_M1A_NPU0.PE0_CFG1 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_cfg1(void* base);
void Write_Dx_m1a_npu0_Pe0_cfg1(void* base, uint32_t val);
/* DX_M1A_NPU0.PE0_CFG1.PE0_OFEATURE_CHANNEL (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_cfg1_PE0_OFEATURE_CHANNEL(void* base);
void Write_Dx_m1a_npu0_Pe0_cfg1_PE0_OFEATURE_CHANNEL(void* base, uint32_t val);

/* DX_M1A_NPU0.PE0_CFG1.PE0_OFEATURE_NUMBER (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_cfg1_PE0_OFEATURE_NUMBER(void* base);
void Write_Dx_m1a_npu0_Pe0_cfg1_PE0_OFEATURE_NUMBER(void* base, uint32_t val);

/* DX_M1A_NPU0.PE0_CFG2 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_cfg2(void* base);
void Write_Dx_m1a_npu0_Pe0_cfg2(void* base, uint32_t val);
/* DX_M1A_NPU0.PE0_CFG2.PE0_OFEATURE_WIDTH (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_cfg2_PE0_OFEATURE_WIDTH(void* base);
void Write_Dx_m1a_npu0_Pe0_cfg2_PE0_OFEATURE_WIDTH(void* base, uint32_t val);

/* DX_M1A_NPU0.PE0_CFG2.PE0_OFEATURE_HEIGHT (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_cfg2_PE0_OFEATURE_HEIGHT(void* base);
void Write_Dx_m1a_npu0_Pe0_cfg2_PE0_OFEATURE_HEIGHT(void* base, uint32_t val);

/* DX_M1A_NPU0.PE0_CFG3 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_cfg3(void* base);
void Write_Dx_m1a_npu0_Pe0_cfg3(void* base, uint32_t val);
/* DX_M1A_NPU0.PE0_CFG3.PE0_OFEATURE_SIZE (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_cfg3_PE0_OFEATURE_SIZE(void* base);
void Write_Dx_m1a_npu0_Pe0_cfg3_PE0_OFEATURE_SIZE(void* base, uint32_t val);

/* DX_M1A_NPU0.PE0_CFG4 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_cfg4(void* base);
void Write_Dx_m1a_npu0_Pe0_cfg4(void* base, uint32_t val);
/* DX_M1A_NPU0.PE0_CFG4.PE0_FEATURE_HEIGHT (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_cfg4_PE0_FEATURE_HEIGHT(void* base);
void Write_Dx_m1a_npu0_Pe0_cfg4_PE0_FEATURE_HEIGHT(void* base, uint32_t val);

/* DX_M1A_NPU0.PE0_CFG4.PE0_FEATURE_CHANNEL (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_cfg4_PE0_FEATURE_CHANNEL(void* base);
void Write_Dx_m1a_npu0_Pe0_cfg4_PE0_FEATURE_CHANNEL(void* base, uint32_t val);

/* DX_M1A_NPU0.PE0_CFG5 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_cfg5(void* base);
void Write_Dx_m1a_npu0_Pe0_cfg5(void* base, uint32_t val);
/* DX_M1A_NPU0.PE0_CFG5.PE0_FILTER_NUMBER (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_cfg5_PE0_FILTER_NUMBER(void* base);
void Write_Dx_m1a_npu0_Pe0_cfg5_PE0_FILTER_NUMBER(void* base, uint32_t val);

/* DX_M1A_NPU0.PE0_CFG5.PE0_FEATURE_WIDTH (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_cfg5_PE0_FEATURE_WIDTH(void* base);
void Write_Dx_m1a_npu0_Pe0_cfg5_PE0_FEATURE_WIDTH(void* base, uint32_t val);

/* DX_M1A_NPU0.PE0_CFG6 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_cfg6(void* base);
void Write_Dx_m1a_npu0_Pe0_cfg6(void* base, uint32_t val);
/* DX_M1A_NPU0.PE0_CFG6.PE0_PAD_MODE (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_cfg6_PE0_PAD_MODE(void* base);
void Write_Dx_m1a_npu0_Pe0_cfg6_PE0_PAD_MODE(void* base, uint32_t val);

/* DX_M1A_NPU0.PE0_CFG6.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_cfg6_RESERVED0(void* base);
void Write_Dx_m1a_npu0_Pe0_cfg6_RESERVED0(void* base, uint32_t val);

/* DX_M1A_NPU0.PE0_CFG6.PE0_FILTER_WIDTH (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_cfg6_PE0_FILTER_WIDTH(void* base);
void Write_Dx_m1a_npu0_Pe0_cfg6_PE0_FILTER_WIDTH(void* base, uint32_t val);

/* DX_M1A_NPU0.PE0_CFG6.PE0_FILTER_HEIGHT (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_cfg6_PE0_FILTER_HEIGHT(void* base);
void Write_Dx_m1a_npu0_Pe0_cfg6_PE0_FILTER_HEIGHT(void* base, uint32_t val);

/* DX_M1A_NPU0.PE0_CFG6.PE0_FILTER_CHANNEL (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_cfg6_PE0_FILTER_CHANNEL(void* base);
void Write_Dx_m1a_npu0_Pe0_cfg6_PE0_FILTER_CHANNEL(void* base, uint32_t val);

/* DX_M1A_NPU0.PE0_CFG7 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_cfg7(void* base);
void Write_Dx_m1a_npu0_Pe0_cfg7(void* base, uint32_t val);
/* DX_M1A_NPU0.PE0_CFG7.PE0_PAD_TOP_SIZE (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_cfg7_PE0_PAD_TOP_SIZE(void* base);
void Write_Dx_m1a_npu0_Pe0_cfg7_PE0_PAD_TOP_SIZE(void* base, uint32_t val);

/* DX_M1A_NPU0.PE0_CFG7.PE0_PAD_BOTTOM_SIZE (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_cfg7_PE0_PAD_BOTTOM_SIZE(void* base);
void Write_Dx_m1a_npu0_Pe0_cfg7_PE0_PAD_BOTTOM_SIZE(void* base, uint32_t val);

/* DX_M1A_NPU0.PE0_CFG7.PE0_PAD_LEFT_SIZE (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_cfg7_PE0_PAD_LEFT_SIZE(void* base);
void Write_Dx_m1a_npu0_Pe0_cfg7_PE0_PAD_LEFT_SIZE(void* base, uint32_t val);

/* DX_M1A_NPU0.PE0_CFG7.PE0_PAD_RIGHT_SIZE (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_cfg7_PE0_PAD_RIGHT_SIZE(void* base);
void Write_Dx_m1a_npu0_Pe0_cfg7_PE0_PAD_RIGHT_SIZE(void* base, uint32_t val);

/* DX_M1A_NPU0.PE0_CFG7.PE0_PAD_VALUE (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_cfg7_PE0_PAD_VALUE(void* base);
void Write_Dx_m1a_npu0_Pe0_cfg7_PE0_PAD_VALUE(void* base, uint32_t val);

/* DX_M1A_NPU0.PE0_CFG8 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_cfg8(void* base);
void Write_Dx_m1a_npu0_Pe0_cfg8(void* base, uint32_t val);
/* DX_M1A_NPU0.PE0_CFG8.PE0_STRIDE_X (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_cfg8_PE0_STRIDE_X(void* base);
void Write_Dx_m1a_npu0_Pe0_cfg8_PE0_STRIDE_X(void* base, uint32_t val);

/* DX_M1A_NPU0.PE0_CFG8.PE0_STRIDE_Y (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_cfg8_PE0_STRIDE_Y(void* base);
void Write_Dx_m1a_npu0_Pe0_cfg8_PE0_STRIDE_Y(void* base, uint32_t val);

/* DX_M1A_NPU0.PE0_CFG8.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_cfg8_RESERVED0(void* base);
void Write_Dx_m1a_npu0_Pe0_cfg8_RESERVED0(void* base, uint32_t val);

/* DX_M1A_NPU0.PE0_CFG8.PE0_CHANNEL_OFFSET (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_cfg8_PE0_CHANNEL_OFFSET(void* base);
void Write_Dx_m1a_npu0_Pe0_cfg8_PE0_CHANNEL_OFFSET(void* base, uint32_t val);

/* DX_M1A_NPU0.PE0_CFG9 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_cfg9(void* base);
void Write_Dx_m1a_npu0_Pe0_cfg9(void* base, uint32_t val);
/* DX_M1A_NPU0.PE0_CFG9.PE0_ELEM_CHANNEL_OFFSET (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_cfg9_PE0_ELEM_CHANNEL_OFFSET(void* base);
void Write_Dx_m1a_npu0_Pe0_cfg9_PE0_ELEM_CHANNEL_OFFSET(void* base, uint32_t val);

/* DX_M1A_NPU0.PE0_CFG9.PE0_DILATION_X (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_cfg9_PE0_DILATION_X(void* base);
void Write_Dx_m1a_npu0_Pe0_cfg9_PE0_DILATION_X(void* base, uint32_t val);

/* DX_M1A_NPU0.PE0_CFG9.PE0_DILATION_Y (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_cfg9_PE0_DILATION_Y(void* base);
void Write_Dx_m1a_npu0_Pe0_cfg9_PE0_DILATION_Y(void* base, uint32_t val);

/* DX_M1A_NPU0.PE0_CFG9.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_cfg9_RESERVED0(void* base);
void Write_Dx_m1a_npu0_Pe0_cfg9_RESERVED0(void* base, uint32_t val);

/* DX_M1A_NPU0.PE0_CFG10 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_cfg10(void* base);
void Write_Dx_m1a_npu0_Pe0_cfg10(void* base, uint32_t val);
/* DX_M1A_NPU0.PE0_CFG10.PE0_READ_FEATURE_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_cfg10_PE0_READ_FEATURE_BASE_ADDR(void* base);
void Write_Dx_m1a_npu0_Pe0_cfg10_PE0_READ_FEATURE_BASE_ADDR(void* base, uint32_t val);

/* DX_M1A_NPU0.PE0_CFG11 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_cfg11(void* base);
void Write_Dx_m1a_npu0_Pe0_cfg11(void* base, uint32_t val);
/* DX_M1A_NPU0.PE0_CFG11.PE0_WRITE_FEATURE_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_cfg11_PE0_WRITE_FEATURE_BASE_ADDR(void* base);
void Write_Dx_m1a_npu0_Pe0_cfg11_PE0_WRITE_FEATURE_BASE_ADDR(void* base, uint32_t val);

/* DX_M1A_NPU0.PE0_CFG12 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_cfg12(void* base);
void Write_Dx_m1a_npu0_Pe0_cfg12(void* base, uint32_t val);
/* DX_M1A_NPU0.PE0_CFG12.PE0_READ_WEIGHT_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_cfg12_PE0_READ_WEIGHT_BASE_ADDR(void* base);
void Write_Dx_m1a_npu0_Pe0_cfg12_PE0_READ_WEIGHT_BASE_ADDR(void* base, uint32_t val);

/* DX_M1A_NPU0.PE0_CFG13 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_cfg13(void* base);
void Write_Dx_m1a_npu0_Pe0_cfg13(void* base, uint32_t val);
/* DX_M1A_NPU0.PE0_CFG13.PE0_ELEM_READ_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_cfg13_PE0_ELEM_READ_BASE_ADDR(void* base);
void Write_Dx_m1a_npu0_Pe0_cfg13_PE0_ELEM_READ_BASE_ADDR(void* base, uint32_t val);

/* DX_M1A_NPU0.PE0_CFG14 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_cfg14(void* base);
void Write_Dx_m1a_npu0_Pe0_cfg14(void* base, uint32_t val);
/* DX_M1A_NPU0.PE0_CFG14.PE0_MUL_ADDR_GEN_READ_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_cfg14_PE0_MUL_ADDR_GEN_READ_BASE_ADDR(void* base);
void Write_Dx_m1a_npu0_Pe0_cfg14_PE0_MUL_ADDR_GEN_READ_BASE_ADDR(void* base, uint32_t val);

/* DX_M1A_NPU0.PE0_CFG15 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_cfg15(void* base);
void Write_Dx_m1a_npu0_Pe0_cfg15(void* base, uint32_t val);
/* DX_M1A_NPU0.PE0_CFG15.PE0_ADD_ADDR_GEN_READ_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_cfg15_PE0_ADD_ADDR_GEN_READ_BASE_ADDR(void* base);
void Write_Dx_m1a_npu0_Pe0_cfg15_PE0_ADD_ADDR_GEN_READ_BASE_ADDR(void* base, uint32_t val);

/* DX_M1A_NPU0.PE0_CFG16 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_cfg16(void* base);
void Write_Dx_m1a_npu0_Pe0_cfg16(void* base, uint32_t val);
/* DX_M1A_NPU0.PE0_CFG16.PE0_SKIP_MUL_ADDR_GEN_READ_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_cfg16_PE0_SKIP_MUL_ADDR_GEN_READ_BASE_ADDR(void* base);
void Write_Dx_m1a_npu0_Pe0_cfg16_PE0_SKIP_MUL_ADDR_GEN_READ_BASE_ADDR(void* base, uint32_t val);

/* DX_M1A_NPU0.PE0_CFG17 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_cfg17(void* base);
void Write_Dx_m1a_npu0_Pe0_cfg17(void* base, uint32_t val);
/* DX_M1A_NPU0.PE0_CFG17.PE0_SKIP_ADD_ADDR_GEN_READ_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_cfg17_PE0_SKIP_ADD_ADDR_GEN_READ_BASE_ADDR(void* base);
void Write_Dx_m1a_npu0_Pe0_cfg17_PE0_SKIP_ADD_ADDR_GEN_READ_BASE_ADDR(void* base, uint32_t val);

/* DX_M1A_NPU0.PE0_CFG18 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_cfg18(void* base);
void Write_Dx_m1a_npu0_Pe0_cfg18(void* base, uint32_t val);
/* DX_M1A_NPU0.PE0_CFG18.PE0_SE_ADDR_GEN_READ_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_cfg18_PE0_SE_ADDR_GEN_READ_BASE_ADDR(void* base);
void Write_Dx_m1a_npu0_Pe0_cfg18_PE0_SE_ADDR_GEN_READ_BASE_ADDR(void* base, uint32_t val);

/* DX_M1A_NPU0.PE0_CFG19 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_cfg19(void* base);
void Write_Dx_m1a_npu0_Pe0_cfg19(void* base, uint32_t val);
/* DX_M1A_NPU0.PE0_CFG19.PE0_GENERAL_ADDR_GEN_READ_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_cfg19_PE0_GENERAL_ADDR_GEN_READ_BASE_ADDR(void* base);
void Write_Dx_m1a_npu0_Pe0_cfg19_PE0_GENERAL_ADDR_GEN_READ_BASE_ADDR(void* base, uint32_t val);

/* DX_M1A_NPU0.PE0_CFG20 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_cfg20(void* base);
void Write_Dx_m1a_npu0_Pe0_cfg20(void* base, uint32_t val);
/* DX_M1A_NPU0.PE0_CFG20.PE0_WF_ADDR_MODE1_LINE_SIZE (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_cfg20_PE0_WF_ADDR_MODE1_LINE_SIZE(void* base);
void Write_Dx_m1a_npu0_Pe0_cfg20_PE0_WF_ADDR_MODE1_LINE_SIZE(void* base, uint32_t val);

/* DX_M1A_NPU0.PE0_CFG20.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_cfg20_RESERVED0(void* base);
void Write_Dx_m1a_npu0_Pe0_cfg20_RESERVED0(void* base, uint32_t val);

/* DX_M1A_NPU0.PE0_CFG20.PE0_WF_ADDR_GEN_MODE (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_cfg20_PE0_WF_ADDR_GEN_MODE(void* base);
void Write_Dx_m1a_npu0_Pe0_cfg20_PE0_WF_ADDR_GEN_MODE(void* base, uint32_t val);

/* DX_M1A_NPU0.PE0_CFG21 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_cfg21(void* base);
void Write_Dx_m1a_npu0_Pe0_cfg21(void* base, uint32_t val);
/* DX_M1A_NPU0.PE0_CFG21.PE0_WF_ADDR_MODE1_LINE_STRIDE (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_cfg21_PE0_WF_ADDR_MODE1_LINE_STRIDE(void* base);
void Write_Dx_m1a_npu0_Pe0_cfg21_PE0_WF_ADDR_MODE1_LINE_STRIDE(void* base, uint32_t val);

/* DX_M1A_NPU0.PE0_CFG22 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_cfg22(void* base);
void Write_Dx_m1a_npu0_Pe0_cfg22(void* base, uint32_t val);
/* DX_M1A_NPU0.PE0_CFG22.PE0_WF_ADDR_SURFACE_SIZE (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_cfg22_PE0_WF_ADDR_SURFACE_SIZE(void* base);
void Write_Dx_m1a_npu0_Pe0_cfg22_PE0_WF_ADDR_SURFACE_SIZE(void* base, uint32_t val);

/* DX_M1A_NPU0.PE0_CFG23 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_cfg23(void* base);
void Write_Dx_m1a_npu0_Pe0_cfg23(void* base, uint32_t val);
/* DX_M1A_NPU0.PE0_CFG23.PE0_WF_WRITE_CNT (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_cfg23_PE0_WF_WRITE_CNT(void* base);
void Write_Dx_m1a_npu0_Pe0_cfg23_PE0_WF_WRITE_CNT(void* base, uint32_t val);

/* DX_M1A_NPU0.PE0_CFG23.PE0_WF_ADDR_SURFACE_STRIDE (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_cfg23_PE0_WF_ADDR_SURFACE_STRIDE(void* base);
void Write_Dx_m1a_npu0_Pe0_cfg23_PE0_WF_ADDR_SURFACE_STRIDE(void* base, uint32_t val);

/* DX_M1A_NPU0.PE0_CFG24 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_cfg24(void* base);
void Write_Dx_m1a_npu0_Pe0_cfg24(void* base, uint32_t val);
/* DX_M1A_NPU0.PE0_CFG24.PE0_WF_SRC1_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_cfg24_PE0_WF_SRC1_BASE_ADDR(void* base);
void Write_Dx_m1a_npu0_Pe0_cfg24_PE0_WF_SRC1_BASE_ADDR(void* base, uint32_t val);

/* DX_M1A_NPU0.PE0_CFG25 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_cfg25(void* base);
void Write_Dx_m1a_npu0_Pe0_cfg25(void* base, uint32_t val);
/* DX_M1A_NPU0.PE0_CFG25.PE0_SFU_OUT_DATA_VALID_NUM (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_cfg25_PE0_SFU_OUT_DATA_VALID_NUM(void* base);
void Write_Dx_m1a_npu0_Pe0_cfg25_PE0_SFU_OUT_DATA_VALID_NUM(void* base, uint32_t val);

/* DX_M1A_NPU0.PE0_CFG25.RESERVED1 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_cfg25_RESERVED1(void* base);
void Write_Dx_m1a_npu0_Pe0_cfg25_RESERVED1(void* base, uint32_t val);

/* DX_M1A_NPU0.PE0_CFG25.PE0_ST_ADDR_GEN_SHIFT_LEN (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_cfg25_PE0_ST_ADDR_GEN_SHIFT_LEN(void* base);
void Write_Dx_m1a_npu0_Pe0_cfg25_PE0_ST_ADDR_GEN_SHIFT_LEN(void* base, uint32_t val);

/* DX_M1A_NPU0.PE0_CFG25.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_cfg25_RESERVED0(void* base);
void Write_Dx_m1a_npu0_Pe0_cfg25_RESERVED0(void* base, uint32_t val);

/* DX_M1A_NPU0.PE0_CFG26 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_cfg26(void* base);
void Write_Dx_m1a_npu0_Pe0_cfg26(void* base, uint32_t val);
/* DX_M1A_NPU0.PE0_CFG26.PE0_ST_ADDR_GEN_MUL (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_cfg26_PE0_ST_ADDR_GEN_MUL(void* base);
void Write_Dx_m1a_npu0_Pe0_cfg26_PE0_ST_ADDR_GEN_MUL(void* base, uint32_t val);

/* DX_M1A_NPU0.PE0_CFG26.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_cfg26_RESERVED0(void* base);
void Write_Dx_m1a_npu0_Pe0_cfg26_RESERVED0(void* base, uint32_t val);

/* DX_M1A_NPU0.PE0_VMEM_CFG0 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_vmem_cfg0(void* base);
void Write_Dx_m1a_npu0_Pe0_vmem_cfg0(void* base, uint32_t val);
/* DX_M1A_NPU0.PE0_VMEM_CFG0.PE0_START_NO_IN_BUFF (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_vmem_cfg0_PE0_START_NO_IN_BUFF(void* base);
void Write_Dx_m1a_npu0_Pe0_vmem_cfg0_PE0_START_NO_IN_BUFF(void* base, uint32_t val);

/* DX_M1A_NPU0.PE0_VMEM_CFG0.RESERVED3 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_vmem_cfg0_RESERVED3(void* base);
void Write_Dx_m1a_npu0_Pe0_vmem_cfg0_RESERVED3(void* base, uint32_t val);

/* DX_M1A_NPU0.PE0_VMEM_CFG0.PE0_START_NO_WEIGHT_BUFF (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_vmem_cfg0_PE0_START_NO_WEIGHT_BUFF(void* base);
void Write_Dx_m1a_npu0_Pe0_vmem_cfg0_PE0_START_NO_WEIGHT_BUFF(void* base, uint32_t val);

/* DX_M1A_NPU0.PE0_VMEM_CFG0.RESERVED2 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_vmem_cfg0_RESERVED2(void* base);
void Write_Dx_m1a_npu0_Pe0_vmem_cfg0_RESERVED2(void* base, uint32_t val);

/* DX_M1A_NPU0.PE0_VMEM_CFG0.PE0_START_NO_OUT_BUFF (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_vmem_cfg0_PE0_START_NO_OUT_BUFF(void* base);
void Write_Dx_m1a_npu0_Pe0_vmem_cfg0_PE0_START_NO_OUT_BUFF(void* base, uint32_t val);

/* DX_M1A_NPU0.PE0_VMEM_CFG0.RESERVED1 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_vmem_cfg0_RESERVED1(void* base);
void Write_Dx_m1a_npu0_Pe0_vmem_cfg0_RESERVED1(void* base, uint32_t val);

/* DX_M1A_NPU0.PE0_VMEM_CFG0.PE0_START_NO_ELEM_BUFF (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_vmem_cfg0_PE0_START_NO_ELEM_BUFF(void* base);
void Write_Dx_m1a_npu0_Pe0_vmem_cfg0_PE0_START_NO_ELEM_BUFF(void* base, uint32_t val);

/* DX_M1A_NPU0.PE0_VMEM_CFG0.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_vmem_cfg0_RESERVED0(void* base);
void Write_Dx_m1a_npu0_Pe0_vmem_cfg0_RESERVED0(void* base, uint32_t val);

/* DX_M1A_NPU0.REDUCE0_CFG0 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Reduce0_cfg0(void* base);
void Write_Dx_m1a_npu0_Reduce0_cfg0(void* base, uint32_t val);
/* DX_M1A_NPU0.REDUCE0_CFG0.REDUCE0_CHANNEL_SIZE (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Reduce0_cfg0_REDUCE0_CHANNEL_SIZE(void* base);
void Write_Dx_m1a_npu0_Reduce0_cfg0_REDUCE0_CHANNEL_SIZE(void* base, uint32_t val);

/* DX_M1A_NPU0.REDUCE0_CFG0.REDUCE0_CHANNEL_NUM (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Reduce0_cfg0_REDUCE0_CHANNEL_NUM(void* base);
void Write_Dx_m1a_npu0_Reduce0_cfg0_REDUCE0_CHANNEL_NUM(void* base, uint32_t val);

/* DX_M1A_NPU0.REDUCE0_CFG0.REDUCE0_MODE (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Reduce0_cfg0_REDUCE0_MODE(void* base);
void Write_Dx_m1a_npu0_Reduce0_cfg0_REDUCE0_MODE(void* base, uint32_t val);

/* DX_M1A_NPU0.REDUCE0_CFG0.REDUCE0_EN (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Reduce0_cfg0_REDUCE0_EN(void* base);
void Write_Dx_m1a_npu0_Reduce0_cfg0_REDUCE0_EN(void* base, uint32_t val);

/* DX_M1A_NPU0.REDUCE0_CFG0.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Reduce0_cfg0_RESERVED0(void* base);
void Write_Dx_m1a_npu0_Reduce0_cfg0_RESERVED0(void* base, uint32_t val);

/* DX_M1A_NPU0.REDUCE0_CFG1 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Reduce0_cfg1(void* base);
void Write_Dx_m1a_npu0_Reduce0_cfg1(void* base, uint32_t val);
/* DX_M1A_NPU0.REDUCE0_CFG1.REDUCE0_WIN_NUM (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Reduce0_cfg1_REDUCE0_WIN_NUM(void* base);
void Write_Dx_m1a_npu0_Reduce0_cfg1_REDUCE0_WIN_NUM(void* base, uint32_t val);

/* DX_M1A_NPU0.REDUCE0_CFG1.REDUCE0_CNT_MAX_NUM (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Reduce0_cfg1_REDUCE0_CNT_MAX_NUM(void* base);
void Write_Dx_m1a_npu0_Reduce0_cfg1_REDUCE0_CNT_MAX_NUM(void* base, uint32_t val);

/* DX_M1A_NPU0.REDUCE0_CFG2 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Reduce0_cfg2(void* base);
void Write_Dx_m1a_npu0_Reduce0_cfg2(void* base, uint32_t val);
/* DX_M1A_NPU0.REDUCE0_CFG2.REDUCE0_RD_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Reduce0_cfg2_REDUCE0_RD_BASE_ADDR(void* base);
void Write_Dx_m1a_npu0_Reduce0_cfg2_REDUCE0_RD_BASE_ADDR(void* base, uint32_t val);

/* DX_M1A_NPU0.REDUCE0_CFG3 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Reduce0_cfg3(void* base);
void Write_Dx_m1a_npu0_Reduce0_cfg3(void* base, uint32_t val);
/* DX_M1A_NPU0.REDUCE0_CFG3.REDUCE0_WR_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Reduce0_cfg3_REDUCE0_WR_BASE_ADDR(void* base);
void Write_Dx_m1a_npu0_Reduce0_cfg3_REDUCE0_WR_BASE_ADDR(void* base, uint32_t val);

/* DX_M1A_NPU0.PE0_DMA_CTRL (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_dma_ctrl(void* base);
void Write_Dx_m1a_npu0_Pe0_dma_ctrl(void* base, uint32_t val);
/* DX_M1A_NPU0.PE0_DMA_CTRL.VMEM0_START_OP_EN (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_dma_ctrl_VMEM0_START_OP_EN(void* base);
void Write_Dx_m1a_npu0_Pe0_dma_ctrl_VMEM0_START_OP_EN(void* base, uint32_t val);

/* DX_M1A_NPU0.PE0_DMA_CTRL.VMEM0_DMA_CTRL_MODE (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_dma_ctrl_VMEM0_DMA_CTRL_MODE(void* base);
void Write_Dx_m1a_npu0_Pe0_dma_ctrl_VMEM0_DMA_CTRL_MODE(void* base, uint32_t val);

/* DX_M1A_NPU0.PE0_DMA_CTRL.VMEM0_WEIGHT_BIT_WIDTH (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_dma_ctrl_VMEM0_WEIGHT_BIT_WIDTH(void* base);
void Write_Dx_m1a_npu0_Pe0_dma_ctrl_VMEM0_WEIGHT_BIT_WIDTH(void* base, uint32_t val);

/* DX_M1A_NPU0.PE0_DMA_CTRL.VMEM0_WEIGHT_DUMMY_MODE (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_dma_ctrl_VMEM0_WEIGHT_DUMMY_MODE(void* base);
void Write_Dx_m1a_npu0_Pe0_dma_ctrl_VMEM0_WEIGHT_DUMMY_MODE(void* base, uint32_t val);

/* DX_M1A_NPU0.PE0_DMA_CTRL.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_dma_ctrl_RESERVED0(void* base);
void Write_Dx_m1a_npu0_Pe0_dma_ctrl_RESERVED0(void* base, uint32_t val);

/* DX_M1A_NPU0.PE0_DMA_ELEM_CFG0 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_dma_elem_cfg0(void* base);
void Write_Dx_m1a_npu0_Pe0_dma_elem_cfg0(void* base, uint32_t val);
/* DX_M1A_NPU0.PE0_DMA_ELEM_CFG0.VMEM0_RD_ELEM_SIZE (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_dma_elem_cfg0_VMEM0_RD_ELEM_SIZE(void* base);
void Write_Dx_m1a_npu0_Pe0_dma_elem_cfg0_VMEM0_RD_ELEM_SIZE(void* base, uint32_t val);

/* DX_M1A_NPU0.PE0_DMA_ELEM_CFG0.VMEM0_RD_ELEM_TIME (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_dma_elem_cfg0_VMEM0_RD_ELEM_TIME(void* base);
void Write_Dx_m1a_npu0_Pe0_dma_elem_cfg0_VMEM0_RD_ELEM_TIME(void* base, uint32_t val);

/* DX_M1A_NPU0.PE0_DMA_ELEM_CFG0.VMEM0_RD_ELEM_MODE (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_dma_elem_cfg0_VMEM0_RD_ELEM_MODE(void* base);
void Write_Dx_m1a_npu0_Pe0_dma_elem_cfg0_VMEM0_RD_ELEM_MODE(void* base, uint32_t val);

/* DX_M1A_NPU0.PE0_DMA_ELEM_CFG0.VMEM0_RD_ELEM_EN (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_dma_elem_cfg0_VMEM0_RD_ELEM_EN(void* base);
void Write_Dx_m1a_npu0_Pe0_dma_elem_cfg0_VMEM0_RD_ELEM_EN(void* base, uint32_t val);

/* DX_M1A_NPU0.PE0_DMA_ELEM_CFG0.VMEM0_RD_ELEM_SRC (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_dma_elem_cfg0_VMEM0_RD_ELEM_SRC(void* base);
void Write_Dx_m1a_npu0_Pe0_dma_elem_cfg0_VMEM0_RD_ELEM_SRC(void* base, uint32_t val);

/* DX_M1A_NPU0.PE0_DMA_ELEM_CFG0.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_dma_elem_cfg0_RESERVED0(void* base);
void Write_Dx_m1a_npu0_Pe0_dma_elem_cfg0_RESERVED0(void* base, uint32_t val);

/* DX_M1A_NPU0.PE0_DMA_ELEM_CFG1 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_dma_elem_cfg1(void* base);
void Write_Dx_m1a_npu0_Pe0_dma_elem_cfg1(void* base, uint32_t val);
/* DX_M1A_NPU0.PE0_DMA_ELEM_CFG1.VMEM0_RD_ELEM_STRIDE (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_dma_elem_cfg1_VMEM0_RD_ELEM_STRIDE(void* base);
void Write_Dx_m1a_npu0_Pe0_dma_elem_cfg1_VMEM0_RD_ELEM_STRIDE(void* base, uint32_t val);

/* DX_M1A_NPU0.PE0_DMA_ELEM_CFG2 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_dma_elem_cfg2(void* base);
void Write_Dx_m1a_npu0_Pe0_dma_elem_cfg2(void* base, uint32_t val);
/* DX_M1A_NPU0.PE0_DMA_ELEM_CFG2.VMEM0_RD_ELEM_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_dma_elem_cfg2_VMEM0_RD_ELEM_BASE_ADDR(void* base);
void Write_Dx_m1a_npu0_Pe0_dma_elem_cfg2_VMEM0_RD_ELEM_BASE_ADDR(void* base, uint32_t val);

/* DX_M1A_NPU0.PE0_DMA_ELEM_CFG3 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_dma_elem_cfg3(void* base);
void Write_Dx_m1a_npu0_Pe0_dma_elem_cfg3(void* base, uint32_t val);
/* DX_M1A_NPU0.PE0_DMA_ELEM_CFG3.VMEM0_WT_ELEM_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_dma_elem_cfg3_VMEM0_WT_ELEM_BASE_ADDR(void* base);
void Write_Dx_m1a_npu0_Pe0_dma_elem_cfg3_VMEM0_WT_ELEM_BASE_ADDR(void* base, uint32_t val);

/* DX_M1A_NPU0.PE0_DMA_W_CFG0 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_dma_w_cfg0(void* base);
void Write_Dx_m1a_npu0_Pe0_dma_w_cfg0(void* base, uint32_t val);
/* DX_M1A_NPU0.PE0_DMA_W_CFG0.VMEM0_RD_W_TIME (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_dma_w_cfg0_VMEM0_RD_W_TIME(void* base);
void Write_Dx_m1a_npu0_Pe0_dma_w_cfg0_VMEM0_RD_W_TIME(void* base, uint32_t val);

/* DX_M1A_NPU0.PE0_DMA_W_CFG0.VMEM0_RD_W_MODE (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_dma_w_cfg0_VMEM0_RD_W_MODE(void* base);
void Write_Dx_m1a_npu0_Pe0_dma_w_cfg0_VMEM0_RD_W_MODE(void* base, uint32_t val);

/* DX_M1A_NPU0.PE0_DMA_W_CFG0.VMEM0_RD_W_EN (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_dma_w_cfg0_VMEM0_RD_W_EN(void* base);
void Write_Dx_m1a_npu0_Pe0_dma_w_cfg0_VMEM0_RD_W_EN(void* base, uint32_t val);

/* DX_M1A_NPU0.PE0_DMA_W_CFG0.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_dma_w_cfg0_RESERVED0(void* base);
void Write_Dx_m1a_npu0_Pe0_dma_w_cfg0_RESERVED0(void* base, uint32_t val);

/* DX_M1A_NPU0.PE0_DMA_W_CFG1 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_dma_w_cfg1(void* base);
void Write_Dx_m1a_npu0_Pe0_dma_w_cfg1(void* base, uint32_t val);
/* DX_M1A_NPU0.PE0_DMA_W_CFG1.VMEM0_RD_W_STRIDE (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_dma_w_cfg1_VMEM0_RD_W_STRIDE(void* base);
void Write_Dx_m1a_npu0_Pe0_dma_w_cfg1_VMEM0_RD_W_STRIDE(void* base, uint32_t val);

/* DX_M1A_NPU0.PE0_DMA_W_CFG1.VMEM0_RD_W_SIZE (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_dma_w_cfg1_VMEM0_RD_W_SIZE(void* base);
void Write_Dx_m1a_npu0_Pe0_dma_w_cfg1_VMEM0_RD_W_SIZE(void* base, uint32_t val);

/* DX_M1A_NPU0.PE0_DMA_W_CFG2 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_dma_w_cfg2(void* base);
void Write_Dx_m1a_npu0_Pe0_dma_w_cfg2(void* base, uint32_t val);
/* DX_M1A_NPU0.PE0_DMA_W_CFG2.VMEM0_RD_W_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_dma_w_cfg2_VMEM0_RD_W_BASE_ADDR(void* base);
void Write_Dx_m1a_npu0_Pe0_dma_w_cfg2_VMEM0_RD_W_BASE_ADDR(void* base, uint32_t val);

/* DX_M1A_NPU0.PE0_DMA_W_CFG3 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_dma_w_cfg3(void* base);
void Write_Dx_m1a_npu0_Pe0_dma_w_cfg3(void* base, uint32_t val);
/* DX_M1A_NPU0.PE0_DMA_W_CFG3.VMEM0_WT_W_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_dma_w_cfg3_VMEM0_WT_W_BASE_ADDR(void* base);
void Write_Dx_m1a_npu0_Pe0_dma_w_cfg3_VMEM0_WT_W_BASE_ADDR(void* base, uint32_t val);

/* DX_M1A_NPU0.PE0_DMA_INF_CFG0 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_dma_inf_cfg0(void* base);
void Write_Dx_m1a_npu0_Pe0_dma_inf_cfg0(void* base, uint32_t val);
/* DX_M1A_NPU0.PE0_DMA_INF_CFG0.VMEM0_RD_INF_SIZE (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_dma_inf_cfg0_VMEM0_RD_INF_SIZE(void* base);
void Write_Dx_m1a_npu0_Pe0_dma_inf_cfg0_VMEM0_RD_INF_SIZE(void* base, uint32_t val);

/* DX_M1A_NPU0.PE0_DMA_INF_CFG0.VMEM0_RD_INF_TIME (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_dma_inf_cfg0_VMEM0_RD_INF_TIME(void* base);
void Write_Dx_m1a_npu0_Pe0_dma_inf_cfg0_VMEM0_RD_INF_TIME(void* base, uint32_t val);

/* DX_M1A_NPU0.PE0_DMA_INF_CFG0.VMEM0_RD_INF_MODE (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_dma_inf_cfg0_VMEM0_RD_INF_MODE(void* base);
void Write_Dx_m1a_npu0_Pe0_dma_inf_cfg0_VMEM0_RD_INF_MODE(void* base, uint32_t val);

/* DX_M1A_NPU0.PE0_DMA_INF_CFG0.VMEM0_RD_INF_EN (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_dma_inf_cfg0_VMEM0_RD_INF_EN(void* base);
void Write_Dx_m1a_npu0_Pe0_dma_inf_cfg0_VMEM0_RD_INF_EN(void* base, uint32_t val);

/* DX_M1A_NPU0.PE0_DMA_INF_CFG0.VMEM0_RD_INF_SRC (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_dma_inf_cfg0_VMEM0_RD_INF_SRC(void* base);
void Write_Dx_m1a_npu0_Pe0_dma_inf_cfg0_VMEM0_RD_INF_SRC(void* base, uint32_t val);

/* DX_M1A_NPU0.PE0_DMA_INF_CFG1 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_dma_inf_cfg1(void* base);
void Write_Dx_m1a_npu0_Pe0_dma_inf_cfg1(void* base, uint32_t val);
/* DX_M1A_NPU0.PE0_DMA_INF_CFG1.VMEM0_RD_INF_STRIDE (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_dma_inf_cfg1_VMEM0_RD_INF_STRIDE(void* base);
void Write_Dx_m1a_npu0_Pe0_dma_inf_cfg1_VMEM0_RD_INF_STRIDE(void* base, uint32_t val);

/* DX_M1A_NPU0.PE0_DMA_INF_CFG2 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_dma_inf_cfg2(void* base);
void Write_Dx_m1a_npu0_Pe0_dma_inf_cfg2(void* base, uint32_t val);
/* DX_M1A_NPU0.PE0_DMA_INF_CFG2.VMEM0_RD_INF_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_dma_inf_cfg2_VMEM0_RD_INF_BASE_ADDR(void* base);
void Write_Dx_m1a_npu0_Pe0_dma_inf_cfg2_VMEM0_RD_INF_BASE_ADDR(void* base, uint32_t val);

/* DX_M1A_NPU0.PE0_DMA_INF_CFG3 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_dma_inf_cfg3(void* base);
void Write_Dx_m1a_npu0_Pe0_dma_inf_cfg3(void* base, uint32_t val);
/* DX_M1A_NPU0.PE0_DMA_INF_CFG3.VMEM0_WT_INF_STRIDE (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_dma_inf_cfg3_VMEM0_WT_INF_STRIDE(void* base);
void Write_Dx_m1a_npu0_Pe0_dma_inf_cfg3_VMEM0_WT_INF_STRIDE(void* base, uint32_t val);

/* DX_M1A_NPU0.PE0_DMA_INF_CFG4 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_dma_inf_cfg4(void* base);
void Write_Dx_m1a_npu0_Pe0_dma_inf_cfg4(void* base, uint32_t val);
/* DX_M1A_NPU0.PE0_DMA_INF_CFG4.VMEM0_WT_INF_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_dma_inf_cfg4_VMEM0_WT_INF_BASE_ADDR(void* base);
void Write_Dx_m1a_npu0_Pe0_dma_inf_cfg4_VMEM0_WT_INF_BASE_ADDR(void* base, uint32_t val);

/* DX_M1A_NPU0.PE0_DMA_OUTF_CFG0 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_dma_outf_cfg0(void* base);
void Write_Dx_m1a_npu0_Pe0_dma_outf_cfg0(void* base, uint32_t val);
/* DX_M1A_NPU0.PE0_DMA_OUTF_CFG0.VMEM0_WT_OUTF_SIZE (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_dma_outf_cfg0_VMEM0_WT_OUTF_SIZE(void* base);
void Write_Dx_m1a_npu0_Pe0_dma_outf_cfg0_VMEM0_WT_OUTF_SIZE(void* base, uint32_t val);

/* DX_M1A_NPU0.PE0_DMA_OUTF_CFG0.VMEM0_WT_OUTF_TIME (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_dma_outf_cfg0_VMEM0_WT_OUTF_TIME(void* base);
void Write_Dx_m1a_npu0_Pe0_dma_outf_cfg0_VMEM0_WT_OUTF_TIME(void* base, uint32_t val);

/* DX_M1A_NPU0.PE0_DMA_OUTF_CFG0.RESERVED1 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_dma_outf_cfg0_RESERVED1(void* base);
void Write_Dx_m1a_npu0_Pe0_dma_outf_cfg0_RESERVED1(void* base, uint32_t val);

/* DX_M1A_NPU0.PE0_DMA_OUTF_CFG0.VMEM0_WT_OUTF_EN (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_dma_outf_cfg0_VMEM0_WT_OUTF_EN(void* base);
void Write_Dx_m1a_npu0_Pe0_dma_outf_cfg0_VMEM0_WT_OUTF_EN(void* base, uint32_t val);

/* DX_M1A_NPU0.PE0_DMA_OUTF_CFG0.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_dma_outf_cfg0_RESERVED0(void* base);
void Write_Dx_m1a_npu0_Pe0_dma_outf_cfg0_RESERVED0(void* base, uint32_t val);

/* DX_M1A_NPU0.PE0_DMA_OUTF_CFG1 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_dma_outf_cfg1(void* base);
void Write_Dx_m1a_npu0_Pe0_dma_outf_cfg1(void* base, uint32_t val);
/* DX_M1A_NPU0.PE0_DMA_OUTF_CFG1.VMEM0_WT_OUTF_STRIDE (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_dma_outf_cfg1_VMEM0_WT_OUTF_STRIDE(void* base);
void Write_Dx_m1a_npu0_Pe0_dma_outf_cfg1_VMEM0_WT_OUTF_STRIDE(void* base, uint32_t val);

/* DX_M1A_NPU0.PE0_DMA_OUTF_CFG2 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_dma_outf_cfg2(void* base);
void Write_Dx_m1a_npu0_Pe0_dma_outf_cfg2(void* base, uint32_t val);
/* DX_M1A_NPU0.PE0_DMA_OUTF_CFG2.VMEM0_WT_OUTF_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_dma_outf_cfg2_VMEM0_WT_OUTF_BASE_ADDR(void* base);
void Write_Dx_m1a_npu0_Pe0_dma_outf_cfg2_VMEM0_WT_OUTF_BASE_ADDR(void* base, uint32_t val);

/* DX_M1A_NPU0.PE0_DMA_OUTF_CFG3 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_dma_outf_cfg3(void* base);
void Write_Dx_m1a_npu0_Pe0_dma_outf_cfg3(void* base, uint32_t val);
/* DX_M1A_NPU0.PE0_DMA_OUTF_CFG3.VMEM0_RD_OUTF_STRIDE (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_dma_outf_cfg3_VMEM0_RD_OUTF_STRIDE(void* base);
void Write_Dx_m1a_npu0_Pe0_dma_outf_cfg3_VMEM0_RD_OUTF_STRIDE(void* base, uint32_t val);

/* DX_M1A_NPU0.PE0_DMA_OUTF_CFG4 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_dma_outf_cfg4(void* base);
void Write_Dx_m1a_npu0_Pe0_dma_outf_cfg4(void* base, uint32_t val);
/* DX_M1A_NPU0.PE0_DMA_OUTF_CFG4.VMEM0_RD_OUTF_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_dma_outf_cfg4_VMEM0_RD_OUTF_BASE_ADDR(void* base);
void Write_Dx_m1a_npu0_Pe0_dma_outf_cfg4_VMEM0_RD_OUTF_BASE_ADDR(void* base, uint32_t val);

/* DX_M1A_NPU0.PE0_DMA_RF_CFG0 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_dma_rf_cfg0(void* base);
void Write_Dx_m1a_npu0_Pe0_dma_rf_cfg0(void* base, uint32_t val);
/* DX_M1A_NPU0.PE0_DMA_RF_CFG0.RF_RD_ADD_SIZE (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_dma_rf_cfg0_RF_RD_ADD_SIZE(void* base);
void Write_Dx_m1a_npu0_Pe0_dma_rf_cfg0_RF_RD_ADD_SIZE(void* base, uint32_t val);

/* DX_M1A_NPU0.PE0_DMA_RF_CFG0.RF_RD_ADD_MODE (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_dma_rf_cfg0_RF_RD_ADD_MODE(void* base);
void Write_Dx_m1a_npu0_Pe0_dma_rf_cfg0_RF_RD_ADD_MODE(void* base, uint32_t val);

/* DX_M1A_NPU0.PE0_DMA_RF_CFG0.RF_RD_ADD_EN (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_dma_rf_cfg0_RF_RD_ADD_EN(void* base);
void Write_Dx_m1a_npu0_Pe0_dma_rf_cfg0_RF_RD_ADD_EN(void* base, uint32_t val);

/* DX_M1A_NPU0.PE0_DMA_RF_CFG0.RF_RD_MUL_SIZE (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_dma_rf_cfg0_RF_RD_MUL_SIZE(void* base);
void Write_Dx_m1a_npu0_Pe0_dma_rf_cfg0_RF_RD_MUL_SIZE(void* base, uint32_t val);

/* DX_M1A_NPU0.PE0_DMA_RF_CFG0.RF_RD_MUL_MODE (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_dma_rf_cfg0_RF_RD_MUL_MODE(void* base);
void Write_Dx_m1a_npu0_Pe0_dma_rf_cfg0_RF_RD_MUL_MODE(void* base, uint32_t val);

/* DX_M1A_NPU0.PE0_DMA_RF_CFG0.RF_RD_MUL_EN (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_dma_rf_cfg0_RF_RD_MUL_EN(void* base);
void Write_Dx_m1a_npu0_Pe0_dma_rf_cfg0_RF_RD_MUL_EN(void* base, uint32_t val);

/* DX_M1A_NPU0.PE0_DMA_RF_CFG0.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_dma_rf_cfg0_RESERVED0(void* base);
void Write_Dx_m1a_npu0_Pe0_dma_rf_cfg0_RESERVED0(void* base, uint32_t val);

/* DX_M1A_NPU0.PE0_DMA_RF_CFG1 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_dma_rf_cfg1(void* base);
void Write_Dx_m1a_npu0_Pe0_dma_rf_cfg1(void* base, uint32_t val);
/* DX_M1A_NPU0.PE0_DMA_RF_CFG1.RF_RD_ADD_STRIDE (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_dma_rf_cfg1_RF_RD_ADD_STRIDE(void* base);
void Write_Dx_m1a_npu0_Pe0_dma_rf_cfg1_RF_RD_ADD_STRIDE(void* base, uint32_t val);

/* DX_M1A_NPU0.PE0_DMA_RF_CFG1.RF_RD_MUL_STRIDE (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_dma_rf_cfg1_RF_RD_MUL_STRIDE(void* base);
void Write_Dx_m1a_npu0_Pe0_dma_rf_cfg1_RF_RD_MUL_STRIDE(void* base, uint32_t val);

/* DX_M1A_NPU0.PE0_DMA_RF_CFG1.RF_RD_ADD_TIME (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_dma_rf_cfg1_RF_RD_ADD_TIME(void* base);
void Write_Dx_m1a_npu0_Pe0_dma_rf_cfg1_RF_RD_ADD_TIME(void* base, uint32_t val);

/* DX_M1A_NPU0.PE0_DMA_RF_CFG1.RF_RD_MUL_TIME (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_dma_rf_cfg1_RF_RD_MUL_TIME(void* base);
void Write_Dx_m1a_npu0_Pe0_dma_rf_cfg1_RF_RD_MUL_TIME(void* base, uint32_t val);

/* DX_M1A_NPU0.PE0_DMA_RF_CFG2 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_dma_rf_cfg2(void* base);
void Write_Dx_m1a_npu0_Pe0_dma_rf_cfg2(void* base, uint32_t val);
/* DX_M1A_NPU0.PE0_DMA_RF_CFG2.RF_RD_MUL_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_dma_rf_cfg2_RF_RD_MUL_BASE_ADDR(void* base);
void Write_Dx_m1a_npu0_Pe0_dma_rf_cfg2_RF_RD_MUL_BASE_ADDR(void* base, uint32_t val);

/* DX_M1A_NPU0.PE0_DMA_RF_CFG3 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_dma_rf_cfg3(void* base);
void Write_Dx_m1a_npu0_Pe0_dma_rf_cfg3(void* base, uint32_t val);
/* DX_M1A_NPU0.PE0_DMA_RF_CFG3.RF_WT_MUL_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_dma_rf_cfg3_RF_WT_MUL_BASE_ADDR(void* base);
void Write_Dx_m1a_npu0_Pe0_dma_rf_cfg3_RF_WT_MUL_BASE_ADDR(void* base, uint32_t val);

/* DX_M1A_NPU0.PE0_DMA_RF_CFG4 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_dma_rf_cfg4(void* base);
void Write_Dx_m1a_npu0_Pe0_dma_rf_cfg4(void* base, uint32_t val);
/* DX_M1A_NPU0.PE0_DMA_RF_CFG4.RF_RD_ADD_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_dma_rf_cfg4_RF_RD_ADD_BASE_ADDR(void* base);
void Write_Dx_m1a_npu0_Pe0_dma_rf_cfg4_RF_RD_ADD_BASE_ADDR(void* base, uint32_t val);

/* DX_M1A_NPU0.PE0_DMA_RF_CFG5 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_dma_rf_cfg5(void* base);
void Write_Dx_m1a_npu0_Pe0_dma_rf_cfg5(void* base, uint32_t val);
/* DX_M1A_NPU0.PE0_DMA_RF_CFG5.RF_WT_ADD_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_dma_rf_cfg5_RF_WT_ADD_BASE_ADDR(void* base);
void Write_Dx_m1a_npu0_Pe0_dma_rf_cfg5_RF_WT_ADD_BASE_ADDR(void* base, uint32_t val);

/* DX_M1A_NPU0.PE0_DMA_RF_CFG6 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_dma_rf_cfg6(void* base);
void Write_Dx_m1a_npu0_Pe0_dma_rf_cfg6(void* base, uint32_t val);
/* DX_M1A_NPU0.PE0_DMA_RF_CFG6.RF_RD_SKIP_ADD_SIZE (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_dma_rf_cfg6_RF_RD_SKIP_ADD_SIZE(void* base);
void Write_Dx_m1a_npu0_Pe0_dma_rf_cfg6_RF_RD_SKIP_ADD_SIZE(void* base, uint32_t val);

/* DX_M1A_NPU0.PE0_DMA_RF_CFG6.RF_RD_SKIP_ADD_MODE (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_dma_rf_cfg6_RF_RD_SKIP_ADD_MODE(void* base);
void Write_Dx_m1a_npu0_Pe0_dma_rf_cfg6_RF_RD_SKIP_ADD_MODE(void* base, uint32_t val);

/* DX_M1A_NPU0.PE0_DMA_RF_CFG6.RF_RD_SKIP_ADD_EN (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_dma_rf_cfg6_RF_RD_SKIP_ADD_EN(void* base);
void Write_Dx_m1a_npu0_Pe0_dma_rf_cfg6_RF_RD_SKIP_ADD_EN(void* base, uint32_t val);

/* DX_M1A_NPU0.PE0_DMA_RF_CFG6.RF_RD_SKIP_MUL_SIZE (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_dma_rf_cfg6_RF_RD_SKIP_MUL_SIZE(void* base);
void Write_Dx_m1a_npu0_Pe0_dma_rf_cfg6_RF_RD_SKIP_MUL_SIZE(void* base, uint32_t val);

/* DX_M1A_NPU0.PE0_DMA_RF_CFG6.RF_RD_SKIP_MUL_MODE (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_dma_rf_cfg6_RF_RD_SKIP_MUL_MODE(void* base);
void Write_Dx_m1a_npu0_Pe0_dma_rf_cfg6_RF_RD_SKIP_MUL_MODE(void* base, uint32_t val);

/* DX_M1A_NPU0.PE0_DMA_RF_CFG6.RF_RD_SKIP_MUL_EN (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_dma_rf_cfg6_RF_RD_SKIP_MUL_EN(void* base);
void Write_Dx_m1a_npu0_Pe0_dma_rf_cfg6_RF_RD_SKIP_MUL_EN(void* base, uint32_t val);

/* DX_M1A_NPU0.PE0_DMA_RF_CFG6.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_dma_rf_cfg6_RESERVED0(void* base);
void Write_Dx_m1a_npu0_Pe0_dma_rf_cfg6_RESERVED0(void* base, uint32_t val);

/* DX_M1A_NPU0.PE0_DMA_RF_CFG7 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_dma_rf_cfg7(void* base);
void Write_Dx_m1a_npu0_Pe0_dma_rf_cfg7(void* base, uint32_t val);
/* DX_M1A_NPU0.PE0_DMA_RF_CFG7.RF_RD_SKIP_ADD_STRIDE (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_dma_rf_cfg7_RF_RD_SKIP_ADD_STRIDE(void* base);
void Write_Dx_m1a_npu0_Pe0_dma_rf_cfg7_RF_RD_SKIP_ADD_STRIDE(void* base, uint32_t val);

/* DX_M1A_NPU0.PE0_DMA_RF_CFG7.RF_RD_SKIP_MUL_STRIDE (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_dma_rf_cfg7_RF_RD_SKIP_MUL_STRIDE(void* base);
void Write_Dx_m1a_npu0_Pe0_dma_rf_cfg7_RF_RD_SKIP_MUL_STRIDE(void* base, uint32_t val);

/* DX_M1A_NPU0.PE0_DMA_RF_CFG7.RF_RD_SKIP_ADD_TIME (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_dma_rf_cfg7_RF_RD_SKIP_ADD_TIME(void* base);
void Write_Dx_m1a_npu0_Pe0_dma_rf_cfg7_RF_RD_SKIP_ADD_TIME(void* base, uint32_t val);

/* DX_M1A_NPU0.PE0_DMA_RF_CFG7.RF_RD_SKIP_MUL_TIME (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_dma_rf_cfg7_RF_RD_SKIP_MUL_TIME(void* base);
void Write_Dx_m1a_npu0_Pe0_dma_rf_cfg7_RF_RD_SKIP_MUL_TIME(void* base, uint32_t val);

/* DX_M1A_NPU0.PE0_DMA_RF_CFG8 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_dma_rf_cfg8(void* base);
void Write_Dx_m1a_npu0_Pe0_dma_rf_cfg8(void* base, uint32_t val);
/* DX_M1A_NPU0.PE0_DMA_RF_CFG8.RF_RD_SKIP_MUL_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_dma_rf_cfg8_RF_RD_SKIP_MUL_BASE_ADDR(void* base);
void Write_Dx_m1a_npu0_Pe0_dma_rf_cfg8_RF_RD_SKIP_MUL_BASE_ADDR(void* base, uint32_t val);

/* DX_M1A_NPU0.PE0_DMA_RF_CFG9 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_dma_rf_cfg9(void* base);
void Write_Dx_m1a_npu0_Pe0_dma_rf_cfg9(void* base, uint32_t val);
/* DX_M1A_NPU0.PE0_DMA_RF_CFG9.RF_WT_SKIP_MUL_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_dma_rf_cfg9_RF_WT_SKIP_MUL_BASE_ADDR(void* base);
void Write_Dx_m1a_npu0_Pe0_dma_rf_cfg9_RF_WT_SKIP_MUL_BASE_ADDR(void* base, uint32_t val);

/* DX_M1A_NPU0.PE0_DMA_RF_CFG10 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_dma_rf_cfg10(void* base);
void Write_Dx_m1a_npu0_Pe0_dma_rf_cfg10(void* base, uint32_t val);
/* DX_M1A_NPU0.PE0_DMA_RF_CFG10.RF_RD_SKIP_ADD_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_dma_rf_cfg10_RF_RD_SKIP_ADD_BASE_ADDR(void* base);
void Write_Dx_m1a_npu0_Pe0_dma_rf_cfg10_RF_RD_SKIP_ADD_BASE_ADDR(void* base, uint32_t val);

/* DX_M1A_NPU0.PE0_DMA_RF_CFG11 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_dma_rf_cfg11(void* base);
void Write_Dx_m1a_npu0_Pe0_dma_rf_cfg11(void* base, uint32_t val);
/* DX_M1A_NPU0.PE0_DMA_RF_CFG11.RF_WT_SKIP_ADD_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_dma_rf_cfg11_RF_WT_SKIP_ADD_BASE_ADDR(void* base);
void Write_Dx_m1a_npu0_Pe0_dma_rf_cfg11_RF_WT_SKIP_ADD_BASE_ADDR(void* base, uint32_t val);

/* DX_M1A_NPU0.PE0_DMA_RF_CFG12 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_dma_rf_cfg12(void* base);
void Write_Dx_m1a_npu0_Pe0_dma_rf_cfg12(void* base, uint32_t val);
/* DX_M1A_NPU0.PE0_DMA_RF_CFG12.RF_RD_GENERAL_SIZE (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_dma_rf_cfg12_RF_RD_GENERAL_SIZE(void* base);
void Write_Dx_m1a_npu0_Pe0_dma_rf_cfg12_RF_RD_GENERAL_SIZE(void* base, uint32_t val);

/* DX_M1A_NPU0.PE0_DMA_RF_CFG12.RF_RD_GENERAL_MODE (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_dma_rf_cfg12_RF_RD_GENERAL_MODE(void* base);
void Write_Dx_m1a_npu0_Pe0_dma_rf_cfg12_RF_RD_GENERAL_MODE(void* base, uint32_t val);

/* DX_M1A_NPU0.PE0_DMA_RF_CFG12.RF_RD_GENERAL_EN (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_dma_rf_cfg12_RF_RD_GENERAL_EN(void* base);
void Write_Dx_m1a_npu0_Pe0_dma_rf_cfg12_RF_RD_GENERAL_EN(void* base, uint32_t val);

/* DX_M1A_NPU0.PE0_DMA_RF_CFG12.RF_RD_SE_SIZE (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_dma_rf_cfg12_RF_RD_SE_SIZE(void* base);
void Write_Dx_m1a_npu0_Pe0_dma_rf_cfg12_RF_RD_SE_SIZE(void* base, uint32_t val);

/* DX_M1A_NPU0.PE0_DMA_RF_CFG12.RF_RD_SE_MODE (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_dma_rf_cfg12_RF_RD_SE_MODE(void* base);
void Write_Dx_m1a_npu0_Pe0_dma_rf_cfg12_RF_RD_SE_MODE(void* base, uint32_t val);

/* DX_M1A_NPU0.PE0_DMA_RF_CFG12.RF_RD_SE_EN (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_dma_rf_cfg12_RF_RD_SE_EN(void* base);
void Write_Dx_m1a_npu0_Pe0_dma_rf_cfg12_RF_RD_SE_EN(void* base, uint32_t val);

/* DX_M1A_NPU0.PE0_DMA_RF_CFG12.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_dma_rf_cfg12_RESERVED0(void* base);
void Write_Dx_m1a_npu0_Pe0_dma_rf_cfg12_RESERVED0(void* base, uint32_t val);

/* DX_M1A_NPU0.PE0_DMA_RF_CFG13 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_dma_rf_cfg13(void* base);
void Write_Dx_m1a_npu0_Pe0_dma_rf_cfg13(void* base, uint32_t val);
/* DX_M1A_NPU0.PE0_DMA_RF_CFG13.RF_RD_GENERAL_STRIDE (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_dma_rf_cfg13_RF_RD_GENERAL_STRIDE(void* base);
void Write_Dx_m1a_npu0_Pe0_dma_rf_cfg13_RF_RD_GENERAL_STRIDE(void* base, uint32_t val);

/* DX_M1A_NPU0.PE0_DMA_RF_CFG13.RF_RD_SE_STRIDE (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_dma_rf_cfg13_RF_RD_SE_STRIDE(void* base);
void Write_Dx_m1a_npu0_Pe0_dma_rf_cfg13_RF_RD_SE_STRIDE(void* base, uint32_t val);

/* DX_M1A_NPU0.PE0_DMA_RF_CFG13.RF_RD_GENERAL_TIME (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_dma_rf_cfg13_RF_RD_GENERAL_TIME(void* base);
void Write_Dx_m1a_npu0_Pe0_dma_rf_cfg13_RF_RD_GENERAL_TIME(void* base, uint32_t val);

/* DX_M1A_NPU0.PE0_DMA_RF_CFG13.RF_RD_SE_TIME (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_dma_rf_cfg13_RF_RD_SE_TIME(void* base);
void Write_Dx_m1a_npu0_Pe0_dma_rf_cfg13_RF_RD_SE_TIME(void* base, uint32_t val);

/* DX_M1A_NPU0.PE0_DMA_RF_CFG14 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_dma_rf_cfg14(void* base);
void Write_Dx_m1a_npu0_Pe0_dma_rf_cfg14(void* base, uint32_t val);
/* DX_M1A_NPU0.PE0_DMA_RF_CFG14.RF_RD_SE_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_dma_rf_cfg14_RF_RD_SE_BASE_ADDR(void* base);
void Write_Dx_m1a_npu0_Pe0_dma_rf_cfg14_RF_RD_SE_BASE_ADDR(void* base, uint32_t val);

/* DX_M1A_NPU0.PE0_DMA_RF_CFG15 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_dma_rf_cfg15(void* base);
void Write_Dx_m1a_npu0_Pe0_dma_rf_cfg15(void* base, uint32_t val);
/* DX_M1A_NPU0.PE0_DMA_RF_CFG15.RF_WT_SE_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_dma_rf_cfg15_RF_WT_SE_BASE_ADDR(void* base);
void Write_Dx_m1a_npu0_Pe0_dma_rf_cfg15_RF_WT_SE_BASE_ADDR(void* base, uint32_t val);

/* DX_M1A_NPU0.PE0_DMA_RF_CFG16 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_dma_rf_cfg16(void* base);
void Write_Dx_m1a_npu0_Pe0_dma_rf_cfg16(void* base, uint32_t val);
/* DX_M1A_NPU0.PE0_DMA_RF_CFG16.RF_RD_GENERAL_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_dma_rf_cfg16_RF_RD_GENERAL_BASE_ADDR(void* base);
void Write_Dx_m1a_npu0_Pe0_dma_rf_cfg16_RF_RD_GENERAL_BASE_ADDR(void* base, uint32_t val);

/* DX_M1A_NPU0.PE0_DMA_RF_CFG17 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_dma_rf_cfg17(void* base);
void Write_Dx_m1a_npu0_Pe0_dma_rf_cfg17(void* base, uint32_t val);
/* DX_M1A_NPU0.PE0_DMA_RF_CFG17.RF_WT_GENERAL_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe0_dma_rf_cfg17_RF_WT_GENERAL_BASE_ADDR(void* base);
void Write_Dx_m1a_npu0_Pe0_dma_rf_cfg17_RF_WT_GENERAL_BASE_ADDR(void* base, uint32_t val);

/* DX_M1A_NPU0.PRE1_I2C0 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pre1_i2c0(void* base);
void Write_Dx_m1a_npu0_Pre1_i2c0(void* base, uint32_t val);
/* DX_M1A_NPU0.PRE1_I2C0.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pre1_i2c0_RESERVED0(void* base);
void Write_Dx_m1a_npu0_Pre1_i2c0_RESERVED0(void* base, uint32_t val);

/* DX_M1A_NPU0.PRE1_I2C0.I2C1_LINE_OFFSET (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pre1_i2c0_I2C1_LINE_OFFSET(void* base);
void Write_Dx_m1a_npu0_Pre1_i2c0_I2C1_LINE_OFFSET(void* base, uint32_t val);

/* DX_M1A_NPU0.PRE1_I2C0.I2C1_LAST_VALID_BYTE (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pre1_i2c0_I2C1_LAST_VALID_BYTE(void* base);
void Write_Dx_m1a_npu0_Pre1_i2c0_I2C1_LAST_VALID_BYTE(void* base, uint32_t val);

/* DX_M1A_NPU0.PRE1_I2C0.I2C1_RQST_NUM (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pre1_i2c0_I2C1_RQST_NUM(void* base);
void Write_Dx_m1a_npu0_Pre1_i2c0_I2C1_RQST_NUM(void* base, uint32_t val);

/* DX_M1A_NPU0.PRE1_I2C0.I2C1_EN (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pre1_i2c0_I2C1_EN(void* base);
void Write_Dx_m1a_npu0_Pre1_i2c0_I2C1_EN(void* base, uint32_t val);

/* DX_M1A_NPU0.PRE1_I2C1 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pre1_i2c1(void* base);
void Write_Dx_m1a_npu0_Pre1_i2c1(void* base, uint32_t val);
/* DX_M1A_NPU0.PRE1_I2C1.I2C1_WRITE_FEATURE_BASE_ADDR_0 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pre1_i2c1_I2C1_WRITE_FEATURE_BASE_ADDR_0(void* base);
void Write_Dx_m1a_npu0_Pre1_i2c1_I2C1_WRITE_FEATURE_BASE_ADDR_0(void* base, uint32_t val);

/* DX_M1A_NPU0.PRE1_I2C1.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pre1_i2c1_RESERVED0(void* base);
void Write_Dx_m1a_npu0_Pre1_i2c1_RESERVED0(void* base, uint32_t val);

/* DX_M1A_NPU0.PRE1_I2C2 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pre1_i2c2(void* base);
void Write_Dx_m1a_npu0_Pre1_i2c2(void* base, uint32_t val);
/* DX_M1A_NPU0.PRE1_I2C2.I2C1_WRITE_FEATURE_BASE_ADDR_2 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pre1_i2c2_I2C1_WRITE_FEATURE_BASE_ADDR_2(void* base);
void Write_Dx_m1a_npu0_Pre1_i2c2_I2C1_WRITE_FEATURE_BASE_ADDR_2(void* base, uint32_t val);

/* DX_M1A_NPU0.PRE1_I2C2.I2C1_WRITE_FEATURE_BASE_ADDR_1 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pre1_i2c2_I2C1_WRITE_FEATURE_BASE_ADDR_1(void* base);
void Write_Dx_m1a_npu0_Pre1_i2c2_I2C1_WRITE_FEATURE_BASE_ADDR_1(void* base, uint32_t val);

/* DX_M1A_NPU0.PRE1_I2C3 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pre1_i2c3(void* base);
void Write_Dx_m1a_npu0_Pre1_i2c3(void* base, uint32_t val);
/* DX_M1A_NPU0.PRE1_I2C3.I2C1_HEIGHT_MAX (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pre1_i2c3_I2C1_HEIGHT_MAX(void* base);
void Write_Dx_m1a_npu0_Pre1_i2c3_I2C1_HEIGHT_MAX(void* base, uint32_t val);

/* DX_M1A_NPU0.PRE1_I2C3.I2C1_WIDTH_MAX (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pre1_i2c3_I2C1_WIDTH_MAX(void* base);
void Write_Dx_m1a_npu0_Pre1_i2c3_I2C1_WIDTH_MAX(void* base, uint32_t val);

/* DX_M1A_NPU0.PRE1_FMT0 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pre1_fmt0(void* base);
void Write_Dx_m1a_npu0_Pre1_fmt0(void* base, uint32_t val);
/* DX_M1A_NPU0.PRE1_FMT0.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pre1_fmt0_RESERVED0(void* base);
void Write_Dx_m1a_npu0_Pre1_fmt0_RESERVED0(void* base, uint32_t val);

/* DX_M1A_NPU0.PRE1_FMT0.FMT1_FIRST_LINE_OPT (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pre1_fmt0_FMT1_FIRST_LINE_OPT(void* base);
void Write_Dx_m1a_npu0_Pre1_fmt0_FMT1_FIRST_LINE_OPT(void* base, uint32_t val);

/* DX_M1A_NPU0.PRE1_FMT0.FMT1_FIRST_VALID_NUM (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pre1_fmt0_FMT1_FIRST_VALID_NUM(void* base);
void Write_Dx_m1a_npu0_Pre1_fmt0_FMT1_FIRST_VALID_NUM(void* base, uint32_t val);

/* DX_M1A_NPU0.PRE1_FMT0.FMT1_CH_MODE (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pre1_fmt0_FMT1_CH_MODE(void* base);
void Write_Dx_m1a_npu0_Pre1_fmt0_FMT1_CH_MODE(void* base, uint32_t val);

/* DX_M1A_NPU0.PRE1_FMT0.FMT1_ENABLE (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pre1_fmt0_FMT1_ENABLE(void* base);
void Write_Dx_m1a_npu0_Pre1_fmt0_FMT1_ENABLE(void* base, uint32_t val);

/* DX_M1A_NPU0.PRE1_FMT1 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pre1_fmt1(void* base);
void Write_Dx_m1a_npu0_Pre1_fmt1(void* base, uint32_t val);
/* DX_M1A_NPU0.PRE1_FMT1.FMT1_READ_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pre1_fmt1_FMT1_READ_BASE_ADDR(void* base);
void Write_Dx_m1a_npu0_Pre1_fmt1_FMT1_READ_BASE_ADDR(void* base, uint32_t val);

/* DX_M1A_NPU0.PE1_ADDR_GEN0 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_addr_gen0(void* base);
void Write_Dx_m1a_npu0_Pe1_addr_gen0(void* base, uint32_t val);
/* DX_M1A_NPU0.PE1_ADDR_GEN0.PE1_DEFAULT_F_ADDR_GEN_MODE (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_addr_gen0_PE1_DEFAULT_F_ADDR_GEN_MODE(void* base);
void Write_Dx_m1a_npu0_Pe1_addr_gen0_PE1_DEFAULT_F_ADDR_GEN_MODE(void* base, uint32_t val);

/* DX_M1A_NPU0.PE1_ADDR_GEN0.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_addr_gen0_RESERVED0(void* base);
void Write_Dx_m1a_npu0_Pe1_addr_gen0_RESERVED0(void* base, uint32_t val);

/* DX_M1A_NPU0.PE1_ADDR_GEN0.PE1_RF_ADDR_GEN_MAX_NUM (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_addr_gen0_PE1_RF_ADDR_GEN_MAX_NUM(void* base);
void Write_Dx_m1a_npu0_Pe1_addr_gen0_PE1_RF_ADDR_GEN_MAX_NUM(void* base, uint32_t val);

/* DX_M1A_NPU0.PE1_ADDR_GEN1 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_addr_gen1(void* base);
void Write_Dx_m1a_npu0_Pe1_addr_gen1(void* base, uint32_t val);
/* DX_M1A_NPU0.PE1_ADDR_GEN1.PE1_DEFAULT_F_ADDR_GEN_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_addr_gen1_PE1_DEFAULT_F_ADDR_GEN_BASE_ADDR(void* base);
void Write_Dx_m1a_npu0_Pe1_addr_gen1_PE1_DEFAULT_F_ADDR_GEN_BASE_ADDR(void* base, uint32_t val);

/* DX_M1A_NPU0.PE1_ADDR_GEN2 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_addr_gen2(void* base);
void Write_Dx_m1a_npu0_Pe1_addr_gen2(void* base, uint32_t val);
/* DX_M1A_NPU0.PE1_ADDR_GEN2.PE1_DEFAULT_F_SIZE (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_addr_gen2_PE1_DEFAULT_F_SIZE(void* base);
void Write_Dx_m1a_npu0_Pe1_addr_gen2_PE1_DEFAULT_F_SIZE(void* base, uint32_t val);

/* DX_M1A_NPU0.PE1_ADDR_GEN2.PE1_DEFAULT_F_ADDR_GEN_CNT_MAX_NUM (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_addr_gen2_PE1_DEFAULT_F_ADDR_GEN_CNT_MAX_NUM(void* base);
void Write_Dx_m1a_npu0_Pe1_addr_gen2_PE1_DEFAULT_F_ADDR_GEN_CNT_MAX_NUM(void* base, uint32_t val);

/* DX_M1A_NPU0.PE1_ADDR_GEN3 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_addr_gen3(void* base);
void Write_Dx_m1a_npu0_Pe1_addr_gen3(void* base, uint32_t val);
/* DX_M1A_NPU0.PE1_ADDR_GEN3.PE1_DEFAULT_F_SURFACE_SIZE (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_addr_gen3_PE1_DEFAULT_F_SURFACE_SIZE(void* base);
void Write_Dx_m1a_npu0_Pe1_addr_gen3_PE1_DEFAULT_F_SURFACE_SIZE(void* base, uint32_t val);

/* DX_M1A_NPU0.PE1_ADDR_GEN3.PE1_DEFAULT_F_STRIDE (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_addr_gen3_PE1_DEFAULT_F_STRIDE(void* base);
void Write_Dx_m1a_npu0_Pe1_addr_gen3_PE1_DEFAULT_F_STRIDE(void* base, uint32_t val);

/* DX_M1A_NPU0.PE1_ADDR_GEN4 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_addr_gen4(void* base);
void Write_Dx_m1a_npu0_Pe1_addr_gen4(void* base, uint32_t val);
/* DX_M1A_NPU0.PE1_ADDR_GEN4.PE1_ELEM_ADDR_GEN_MODE (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_addr_gen4_PE1_ELEM_ADDR_GEN_MODE(void* base);
void Write_Dx_m1a_npu0_Pe1_addr_gen4_PE1_ELEM_ADDR_GEN_MODE(void* base, uint32_t val);

/* DX_M1A_NPU0.PE1_ADDR_GEN4.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_addr_gen4_RESERVED0(void* base);
void Write_Dx_m1a_npu0_Pe1_addr_gen4_RESERVED0(void* base, uint32_t val);

/* DX_M1A_NPU0.PE1_ADDR_GEN4.PE1_DEFAULT_F_SURFACE_STRIDE (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_addr_gen4_PE1_DEFAULT_F_SURFACE_STRIDE(void* base);
void Write_Dx_m1a_npu0_Pe1_addr_gen4_PE1_DEFAULT_F_SURFACE_STRIDE(void* base, uint32_t val);

/* DX_M1A_NPU0.PE1_ADDR_GEN5 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_addr_gen5(void* base);
void Write_Dx_m1a_npu0_Pe1_addr_gen5(void* base, uint32_t val);
/* DX_M1A_NPU0.PE1_ADDR_GEN5.PE1_ELEM_STRIDE (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_addr_gen5_PE1_ELEM_STRIDE(void* base);
void Write_Dx_m1a_npu0_Pe1_addr_gen5_PE1_ELEM_STRIDE(void* base, uint32_t val);

/* DX_M1A_NPU0.PE1_ADDR_GEN5.PE1_ELEM_SIZE (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_addr_gen5_PE1_ELEM_SIZE(void* base);
void Write_Dx_m1a_npu0_Pe1_addr_gen5_PE1_ELEM_SIZE(void* base, uint32_t val);

/* DX_M1A_NPU0.PE1_ADDR_GEN6 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_addr_gen6(void* base);
void Write_Dx_m1a_npu0_Pe1_addr_gen6(void* base, uint32_t val);
/* DX_M1A_NPU0.PE1_ADDR_GEN6.PE1_ELEM_SURFACE_STRIDE (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_addr_gen6_PE1_ELEM_SURFACE_STRIDE(void* base);
void Write_Dx_m1a_npu0_Pe1_addr_gen6_PE1_ELEM_SURFACE_STRIDE(void* base, uint32_t val);

/* DX_M1A_NPU0.PE1_ADDR_GEN6.PE1_ELEM_SURFACE_SIZE (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_addr_gen6_PE1_ELEM_SURFACE_SIZE(void* base);
void Write_Dx_m1a_npu0_Pe1_addr_gen6_PE1_ELEM_SURFACE_SIZE(void* base, uint32_t val);

/* DX_M1A_NPU0.PE1_ADDR_GEN7 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_addr_gen7(void* base);
void Write_Dx_m1a_npu0_Pe1_addr_gen7(void* base, uint32_t val);
/* DX_M1A_NPU0.PE1_ADDR_GEN7.PE1_MUL_ADDR_GEN_MODE_OFFSET (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_addr_gen7_PE1_MUL_ADDR_GEN_MODE_OFFSET(void* base);
void Write_Dx_m1a_npu0_Pe1_addr_gen7_PE1_MUL_ADDR_GEN_MODE_OFFSET(void* base, uint32_t val);

/* DX_M1A_NPU0.PE1_ADDR_GEN7.PE1_MUL_ADDR_GEN_MODE (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_addr_gen7_PE1_MUL_ADDR_GEN_MODE(void* base);
void Write_Dx_m1a_npu0_Pe1_addr_gen7_PE1_MUL_ADDR_GEN_MODE(void* base, uint32_t val);

/* DX_M1A_NPU0.PE1_ADDR_GEN7.PE1_MUL_ADDR_GEN_MODE2_MAX_NUM (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_addr_gen7_PE1_MUL_ADDR_GEN_MODE2_MAX_NUM(void* base);
void Write_Dx_m1a_npu0_Pe1_addr_gen7_PE1_MUL_ADDR_GEN_MODE2_MAX_NUM(void* base, uint32_t val);

/* DX_M1A_NPU0.PE1_ADDR_GEN8 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_addr_gen8(void* base);
void Write_Dx_m1a_npu0_Pe1_addr_gen8(void* base, uint32_t val);
/* DX_M1A_NPU0.PE1_ADDR_GEN8.PE1_ADD_ADDR_GEN_MODE_OFFSET (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_addr_gen8_PE1_ADD_ADDR_GEN_MODE_OFFSET(void* base);
void Write_Dx_m1a_npu0_Pe1_addr_gen8_PE1_ADD_ADDR_GEN_MODE_OFFSET(void* base, uint32_t val);

/* DX_M1A_NPU0.PE1_ADDR_GEN8.PE1_ADD_ADDR_GEN_MODE (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_addr_gen8_PE1_ADD_ADDR_GEN_MODE(void* base);
void Write_Dx_m1a_npu0_Pe1_addr_gen8_PE1_ADD_ADDR_GEN_MODE(void* base, uint32_t val);

/* DX_M1A_NPU0.PE1_ADDR_GEN8.PE1_ADD_ADDR_GEN_MODE2_MAX_NUM (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_addr_gen8_PE1_ADD_ADDR_GEN_MODE2_MAX_NUM(void* base);
void Write_Dx_m1a_npu0_Pe1_addr_gen8_PE1_ADD_ADDR_GEN_MODE2_MAX_NUM(void* base, uint32_t val);

/* DX_M1A_NPU0.PE1_CTRL (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_ctrl(void* base);
void Write_Dx_m1a_npu0_Pe1_ctrl(void* base, uint32_t val);
/* DX_M1A_NPU0.PE1_CTRL.PE1_CONV_TYPE (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_ctrl_PE1_CONV_TYPE(void* base);
void Write_Dx_m1a_npu0_Pe1_ctrl_PE1_CONV_TYPE(void* base, uint32_t val);

/* DX_M1A_NPU0.PE1_CTRL.PE1_CONV_EN (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_ctrl_PE1_CONV_EN(void* base);
void Write_Dx_m1a_npu0_Pe1_ctrl_PE1_CONV_EN(void* base, uint32_t val);

/* DX_M1A_NPU0.PE1_CTRL.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_ctrl_RESERVED0(void* base);
void Write_Dx_m1a_npu0_Pe1_ctrl_RESERVED0(void* base, uint32_t val);

/* DX_M1A_NPU0.PE1_CTRL.PE1_SYSTOLIC_DEPTH (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_ctrl_PE1_SYSTOLIC_DEPTH(void* base);
void Write_Dx_m1a_npu0_Pe1_ctrl_PE1_SYSTOLIC_DEPTH(void* base, uint32_t val);

/* DX_M1A_NPU0.PE1_CTRL.PE1_SYSTOLIC_EN (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_ctrl_PE1_SYSTOLIC_EN(void* base);
void Write_Dx_m1a_npu0_Pe1_ctrl_PE1_SYSTOLIC_EN(void* base, uint32_t val);

/* DX_M1A_NPU0.PE1_CTRL.PE1_SFUIN_VALID_NUM (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_ctrl_PE1_SFUIN_VALID_NUM(void* base);
void Write_Dx_m1a_npu0_Pe1_ctrl_PE1_SFUIN_VALID_NUM(void* base, uint32_t val);

/* DX_M1A_NPU0.PE1_CFG0 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_cfg0(void* base);
void Write_Dx_m1a_npu0_Pe1_cfg0(void* base, uint32_t val);
/* DX_M1A_NPU0.PE1_CFG0.PE1_LAST_CONV_NUM (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_cfg0_PE1_LAST_CONV_NUM(void* base);
void Write_Dx_m1a_npu0_Pe1_cfg0_PE1_LAST_CONV_NUM(void* base, uint32_t val);

/* DX_M1A_NPU0.PE1_CFG0.PE1_LAST_CONV_MOD (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_cfg0_PE1_LAST_CONV_MOD(void* base);
void Write_Dx_m1a_npu0_Pe1_cfg0_PE1_LAST_CONV_MOD(void* base, uint32_t val);

/* DX_M1A_NPU0.PE1_CFG1 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_cfg1(void* base);
void Write_Dx_m1a_npu0_Pe1_cfg1(void* base, uint32_t val);
/* DX_M1A_NPU0.PE1_CFG1.PE1_OFEATURE_CHANNEL (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_cfg1_PE1_OFEATURE_CHANNEL(void* base);
void Write_Dx_m1a_npu0_Pe1_cfg1_PE1_OFEATURE_CHANNEL(void* base, uint32_t val);

/* DX_M1A_NPU0.PE1_CFG1.PE1_OFEATURE_NUMBER (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_cfg1_PE1_OFEATURE_NUMBER(void* base);
void Write_Dx_m1a_npu0_Pe1_cfg1_PE1_OFEATURE_NUMBER(void* base, uint32_t val);

/* DX_M1A_NPU0.PE1_CFG2 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_cfg2(void* base);
void Write_Dx_m1a_npu0_Pe1_cfg2(void* base, uint32_t val);
/* DX_M1A_NPU0.PE1_CFG2.PE1_OFEATURE_WIDTH (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_cfg2_PE1_OFEATURE_WIDTH(void* base);
void Write_Dx_m1a_npu0_Pe1_cfg2_PE1_OFEATURE_WIDTH(void* base, uint32_t val);

/* DX_M1A_NPU0.PE1_CFG2.PE1_OFEATURE_HEIGHT (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_cfg2_PE1_OFEATURE_HEIGHT(void* base);
void Write_Dx_m1a_npu0_Pe1_cfg2_PE1_OFEATURE_HEIGHT(void* base, uint32_t val);

/* DX_M1A_NPU0.PE1_CFG3 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_cfg3(void* base);
void Write_Dx_m1a_npu0_Pe1_cfg3(void* base, uint32_t val);
/* DX_M1A_NPU0.PE1_CFG3.PE1_OFEATURE_SIZE (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_cfg3_PE1_OFEATURE_SIZE(void* base);
void Write_Dx_m1a_npu0_Pe1_cfg3_PE1_OFEATURE_SIZE(void* base, uint32_t val);

/* DX_M1A_NPU0.PE1_CFG4 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_cfg4(void* base);
void Write_Dx_m1a_npu0_Pe1_cfg4(void* base, uint32_t val);
/* DX_M1A_NPU0.PE1_CFG4.PE1_FEATURE_HEIGHT (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_cfg4_PE1_FEATURE_HEIGHT(void* base);
void Write_Dx_m1a_npu0_Pe1_cfg4_PE1_FEATURE_HEIGHT(void* base, uint32_t val);

/* DX_M1A_NPU0.PE1_CFG4.PE1_FEATURE_CHANNEL (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_cfg4_PE1_FEATURE_CHANNEL(void* base);
void Write_Dx_m1a_npu0_Pe1_cfg4_PE1_FEATURE_CHANNEL(void* base, uint32_t val);

/* DX_M1A_NPU0.PE1_CFG5 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_cfg5(void* base);
void Write_Dx_m1a_npu0_Pe1_cfg5(void* base, uint32_t val);
/* DX_M1A_NPU0.PE1_CFG5.PE1_FILTER_NUMBER (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_cfg5_PE1_FILTER_NUMBER(void* base);
void Write_Dx_m1a_npu0_Pe1_cfg5_PE1_FILTER_NUMBER(void* base, uint32_t val);

/* DX_M1A_NPU0.PE1_CFG5.PE1_FEATURE_WIDTH (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_cfg5_PE1_FEATURE_WIDTH(void* base);
void Write_Dx_m1a_npu0_Pe1_cfg5_PE1_FEATURE_WIDTH(void* base, uint32_t val);

/* DX_M1A_NPU0.PE1_CFG6 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_cfg6(void* base);
void Write_Dx_m1a_npu0_Pe1_cfg6(void* base, uint32_t val);
/* DX_M1A_NPU0.PE1_CFG6.PE1_PAD_MODE (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_cfg6_PE1_PAD_MODE(void* base);
void Write_Dx_m1a_npu0_Pe1_cfg6_PE1_PAD_MODE(void* base, uint32_t val);

/* DX_M1A_NPU0.PE1_CFG6.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_cfg6_RESERVED0(void* base);
void Write_Dx_m1a_npu0_Pe1_cfg6_RESERVED0(void* base, uint32_t val);

/* DX_M1A_NPU0.PE1_CFG6.PE1_FILTER_WIDTH (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_cfg6_PE1_FILTER_WIDTH(void* base);
void Write_Dx_m1a_npu0_Pe1_cfg6_PE1_FILTER_WIDTH(void* base, uint32_t val);

/* DX_M1A_NPU0.PE1_CFG6.PE1_FILTER_HEIGHT (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_cfg6_PE1_FILTER_HEIGHT(void* base);
void Write_Dx_m1a_npu0_Pe1_cfg6_PE1_FILTER_HEIGHT(void* base, uint32_t val);

/* DX_M1A_NPU0.PE1_CFG6.PE1_FILTER_CHANNEL (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_cfg6_PE1_FILTER_CHANNEL(void* base);
void Write_Dx_m1a_npu0_Pe1_cfg6_PE1_FILTER_CHANNEL(void* base, uint32_t val);

/* DX_M1A_NPU0.PE1_CFG7 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_cfg7(void* base);
void Write_Dx_m1a_npu0_Pe1_cfg7(void* base, uint32_t val);
/* DX_M1A_NPU0.PE1_CFG7.PE1_PAD_TOP_SIZE (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_cfg7_PE1_PAD_TOP_SIZE(void* base);
void Write_Dx_m1a_npu0_Pe1_cfg7_PE1_PAD_TOP_SIZE(void* base, uint32_t val);

/* DX_M1A_NPU0.PE1_CFG7.PE1_PAD_BOTTOM_SIZE (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_cfg7_PE1_PAD_BOTTOM_SIZE(void* base);
void Write_Dx_m1a_npu0_Pe1_cfg7_PE1_PAD_BOTTOM_SIZE(void* base, uint32_t val);

/* DX_M1A_NPU0.PE1_CFG7.PE1_PAD_LEFT_SIZE (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_cfg7_PE1_PAD_LEFT_SIZE(void* base);
void Write_Dx_m1a_npu0_Pe1_cfg7_PE1_PAD_LEFT_SIZE(void* base, uint32_t val);

/* DX_M1A_NPU0.PE1_CFG7.PE1_PAD_RIGHT_SIZE (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_cfg7_PE1_PAD_RIGHT_SIZE(void* base);
void Write_Dx_m1a_npu0_Pe1_cfg7_PE1_PAD_RIGHT_SIZE(void* base, uint32_t val);

/* DX_M1A_NPU0.PE1_CFG7.PE1_PAD_VALUE (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_cfg7_PE1_PAD_VALUE(void* base);
void Write_Dx_m1a_npu0_Pe1_cfg7_PE1_PAD_VALUE(void* base, uint32_t val);

/* DX_M1A_NPU0.PE1_CFG8 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_cfg8(void* base);
void Write_Dx_m1a_npu0_Pe1_cfg8(void* base, uint32_t val);
/* DX_M1A_NPU0.PE1_CFG8.PE1_STRIDE_X (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_cfg8_PE1_STRIDE_X(void* base);
void Write_Dx_m1a_npu0_Pe1_cfg8_PE1_STRIDE_X(void* base, uint32_t val);

/* DX_M1A_NPU0.PE1_CFG8.PE1_STRIDE_Y (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_cfg8_PE1_STRIDE_Y(void* base);
void Write_Dx_m1a_npu0_Pe1_cfg8_PE1_STRIDE_Y(void* base, uint32_t val);

/* DX_M1A_NPU0.PE1_CFG8.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_cfg8_RESERVED0(void* base);
void Write_Dx_m1a_npu0_Pe1_cfg8_RESERVED0(void* base, uint32_t val);

/* DX_M1A_NPU0.PE1_CFG8.PE1_CHANNEL_OFFSET (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_cfg8_PE1_CHANNEL_OFFSET(void* base);
void Write_Dx_m1a_npu0_Pe1_cfg8_PE1_CHANNEL_OFFSET(void* base, uint32_t val);

/* DX_M1A_NPU0.PE1_CFG9 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_cfg9(void* base);
void Write_Dx_m1a_npu0_Pe1_cfg9(void* base, uint32_t val);
/* DX_M1A_NPU0.PE1_CFG9.PE1_ELEM_CHANNEL_OFFSET (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_cfg9_PE1_ELEM_CHANNEL_OFFSET(void* base);
void Write_Dx_m1a_npu0_Pe1_cfg9_PE1_ELEM_CHANNEL_OFFSET(void* base, uint32_t val);

/* DX_M1A_NPU0.PE1_CFG9.PE1_DILATION_X (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_cfg9_PE1_DILATION_X(void* base);
void Write_Dx_m1a_npu0_Pe1_cfg9_PE1_DILATION_X(void* base, uint32_t val);

/* DX_M1A_NPU0.PE1_CFG9.PE1_DILATION_Y (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_cfg9_PE1_DILATION_Y(void* base);
void Write_Dx_m1a_npu0_Pe1_cfg9_PE1_DILATION_Y(void* base, uint32_t val);

/* DX_M1A_NPU0.PE1_CFG9.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_cfg9_RESERVED0(void* base);
void Write_Dx_m1a_npu0_Pe1_cfg9_RESERVED0(void* base, uint32_t val);

/* DX_M1A_NPU0.PE1_CFG10 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_cfg10(void* base);
void Write_Dx_m1a_npu0_Pe1_cfg10(void* base, uint32_t val);
/* DX_M1A_NPU0.PE1_CFG10.PE1_READ_FEATURE_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_cfg10_PE1_READ_FEATURE_BASE_ADDR(void* base);
void Write_Dx_m1a_npu0_Pe1_cfg10_PE1_READ_FEATURE_BASE_ADDR(void* base, uint32_t val);

/* DX_M1A_NPU0.PE1_CFG11 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_cfg11(void* base);
void Write_Dx_m1a_npu0_Pe1_cfg11(void* base, uint32_t val);
/* DX_M1A_NPU0.PE1_CFG11.PE1_WRITE_FEATURE_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_cfg11_PE1_WRITE_FEATURE_BASE_ADDR(void* base);
void Write_Dx_m1a_npu0_Pe1_cfg11_PE1_WRITE_FEATURE_BASE_ADDR(void* base, uint32_t val);

/* DX_M1A_NPU0.PE1_CFG12 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_cfg12(void* base);
void Write_Dx_m1a_npu0_Pe1_cfg12(void* base, uint32_t val);
/* DX_M1A_NPU0.PE1_CFG12.PE1_READ_WEIGHT_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_cfg12_PE1_READ_WEIGHT_BASE_ADDR(void* base);
void Write_Dx_m1a_npu0_Pe1_cfg12_PE1_READ_WEIGHT_BASE_ADDR(void* base, uint32_t val);

/* DX_M1A_NPU0.PE1_CFG13 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_cfg13(void* base);
void Write_Dx_m1a_npu0_Pe1_cfg13(void* base, uint32_t val);
/* DX_M1A_NPU0.PE1_CFG13.PE1_ELEM_READ_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_cfg13_PE1_ELEM_READ_BASE_ADDR(void* base);
void Write_Dx_m1a_npu0_Pe1_cfg13_PE1_ELEM_READ_BASE_ADDR(void* base, uint32_t val);

/* DX_M1A_NPU0.PE1_CFG14 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_cfg14(void* base);
void Write_Dx_m1a_npu0_Pe1_cfg14(void* base, uint32_t val);
/* DX_M1A_NPU0.PE1_CFG14.PE1_MUL_ADDR_GEN_READ_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_cfg14_PE1_MUL_ADDR_GEN_READ_BASE_ADDR(void* base);
void Write_Dx_m1a_npu0_Pe1_cfg14_PE1_MUL_ADDR_GEN_READ_BASE_ADDR(void* base, uint32_t val);

/* DX_M1A_NPU0.PE1_CFG15 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_cfg15(void* base);
void Write_Dx_m1a_npu0_Pe1_cfg15(void* base, uint32_t val);
/* DX_M1A_NPU0.PE1_CFG15.PE1_ADD_ADDR_GEN_READ_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_cfg15_PE1_ADD_ADDR_GEN_READ_BASE_ADDR(void* base);
void Write_Dx_m1a_npu0_Pe1_cfg15_PE1_ADD_ADDR_GEN_READ_BASE_ADDR(void* base, uint32_t val);

/* DX_M1A_NPU0.PE1_CFG16 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_cfg16(void* base);
void Write_Dx_m1a_npu0_Pe1_cfg16(void* base, uint32_t val);
/* DX_M1A_NPU0.PE1_CFG16.PE1_SKIP_MUL_ADDR_GEN_READ_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_cfg16_PE1_SKIP_MUL_ADDR_GEN_READ_BASE_ADDR(void* base);
void Write_Dx_m1a_npu0_Pe1_cfg16_PE1_SKIP_MUL_ADDR_GEN_READ_BASE_ADDR(void* base, uint32_t val);

/* DX_M1A_NPU0.PE1_CFG17 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_cfg17(void* base);
void Write_Dx_m1a_npu0_Pe1_cfg17(void* base, uint32_t val);
/* DX_M1A_NPU0.PE1_CFG17.PE1_SKIP_ADD_ADDR_GEN_READ_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_cfg17_PE1_SKIP_ADD_ADDR_GEN_READ_BASE_ADDR(void* base);
void Write_Dx_m1a_npu0_Pe1_cfg17_PE1_SKIP_ADD_ADDR_GEN_READ_BASE_ADDR(void* base, uint32_t val);

/* DX_M1A_NPU0.PE1_CFG18 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_cfg18(void* base);
void Write_Dx_m1a_npu0_Pe1_cfg18(void* base, uint32_t val);
/* DX_M1A_NPU0.PE1_CFG18.PE1_SE_ADDR_GEN_READ_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_cfg18_PE1_SE_ADDR_GEN_READ_BASE_ADDR(void* base);
void Write_Dx_m1a_npu0_Pe1_cfg18_PE1_SE_ADDR_GEN_READ_BASE_ADDR(void* base, uint32_t val);

/* DX_M1A_NPU0.PE1_CFG19 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_cfg19(void* base);
void Write_Dx_m1a_npu0_Pe1_cfg19(void* base, uint32_t val);
/* DX_M1A_NPU0.PE1_CFG19.PE1_GENERAL_ADDR_GEN_READ_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_cfg19_PE1_GENERAL_ADDR_GEN_READ_BASE_ADDR(void* base);
void Write_Dx_m1a_npu0_Pe1_cfg19_PE1_GENERAL_ADDR_GEN_READ_BASE_ADDR(void* base, uint32_t val);

/* DX_M1A_NPU0.PE1_CFG20 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_cfg20(void* base);
void Write_Dx_m1a_npu0_Pe1_cfg20(void* base, uint32_t val);
/* DX_M1A_NPU0.PE1_CFG20.PE1_WF_ADDR_MODE1_LINE_SIZE (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_cfg20_PE1_WF_ADDR_MODE1_LINE_SIZE(void* base);
void Write_Dx_m1a_npu0_Pe1_cfg20_PE1_WF_ADDR_MODE1_LINE_SIZE(void* base, uint32_t val);

/* DX_M1A_NPU0.PE1_CFG20.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_cfg20_RESERVED0(void* base);
void Write_Dx_m1a_npu0_Pe1_cfg20_RESERVED0(void* base, uint32_t val);

/* DX_M1A_NPU0.PE1_CFG20.PE1_WF_ADDR_GEN_MODE (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_cfg20_PE1_WF_ADDR_GEN_MODE(void* base);
void Write_Dx_m1a_npu0_Pe1_cfg20_PE1_WF_ADDR_GEN_MODE(void* base, uint32_t val);

/* DX_M1A_NPU0.PE1_CFG21 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_cfg21(void* base);
void Write_Dx_m1a_npu0_Pe1_cfg21(void* base, uint32_t val);
/* DX_M1A_NPU0.PE1_CFG21.PE1_WF_ADDR_MODE1_LINE_STRIDE (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_cfg21_PE1_WF_ADDR_MODE1_LINE_STRIDE(void* base);
void Write_Dx_m1a_npu0_Pe1_cfg21_PE1_WF_ADDR_MODE1_LINE_STRIDE(void* base, uint32_t val);

/* DX_M1A_NPU0.PE1_CFG22 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_cfg22(void* base);
void Write_Dx_m1a_npu0_Pe1_cfg22(void* base, uint32_t val);
/* DX_M1A_NPU0.PE1_CFG22.PE1_WF_ADDR_SURFACE_SIZE (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_cfg22_PE1_WF_ADDR_SURFACE_SIZE(void* base);
void Write_Dx_m1a_npu0_Pe1_cfg22_PE1_WF_ADDR_SURFACE_SIZE(void* base, uint32_t val);

/* DX_M1A_NPU0.PE1_CFG23 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_cfg23(void* base);
void Write_Dx_m1a_npu0_Pe1_cfg23(void* base, uint32_t val);
/* DX_M1A_NPU0.PE1_CFG23.PE1_WF_WRITE_CNT (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_cfg23_PE1_WF_WRITE_CNT(void* base);
void Write_Dx_m1a_npu0_Pe1_cfg23_PE1_WF_WRITE_CNT(void* base, uint32_t val);

/* DX_M1A_NPU0.PE1_CFG23.PE1_WF_ADDR_SURFACE_STRIDE (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_cfg23_PE1_WF_ADDR_SURFACE_STRIDE(void* base);
void Write_Dx_m1a_npu0_Pe1_cfg23_PE1_WF_ADDR_SURFACE_STRIDE(void* base, uint32_t val);

/* DX_M1A_NPU0.PE1_CFG24 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_cfg24(void* base);
void Write_Dx_m1a_npu0_Pe1_cfg24(void* base, uint32_t val);
/* DX_M1A_NPU0.PE1_CFG24.PE1_WF_SRC1_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_cfg24_PE1_WF_SRC1_BASE_ADDR(void* base);
void Write_Dx_m1a_npu0_Pe1_cfg24_PE1_WF_SRC1_BASE_ADDR(void* base, uint32_t val);

/* DX_M1A_NPU0.PE1_CFG25 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_cfg25(void* base);
void Write_Dx_m1a_npu0_Pe1_cfg25(void* base, uint32_t val);
/* DX_M1A_NPU0.PE1_CFG25.PE1_SFU_OUT_DATA_VALID_NUM (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_cfg25_PE1_SFU_OUT_DATA_VALID_NUM(void* base);
void Write_Dx_m1a_npu0_Pe1_cfg25_PE1_SFU_OUT_DATA_VALID_NUM(void* base, uint32_t val);

/* DX_M1A_NPU0.PE1_CFG25.RESERVED1 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_cfg25_RESERVED1(void* base);
void Write_Dx_m1a_npu0_Pe1_cfg25_RESERVED1(void* base, uint32_t val);

/* DX_M1A_NPU0.PE1_CFG25.PE1_ST_ADDR_GEN_SHIFT_LEN (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_cfg25_PE1_ST_ADDR_GEN_SHIFT_LEN(void* base);
void Write_Dx_m1a_npu0_Pe1_cfg25_PE1_ST_ADDR_GEN_SHIFT_LEN(void* base, uint32_t val);

/* DX_M1A_NPU0.PE1_CFG25.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_cfg25_RESERVED0(void* base);
void Write_Dx_m1a_npu0_Pe1_cfg25_RESERVED0(void* base, uint32_t val);

/* DX_M1A_NPU0.PE1_CFG26 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_cfg26(void* base);
void Write_Dx_m1a_npu0_Pe1_cfg26(void* base, uint32_t val);
/* DX_M1A_NPU0.PE1_CFG26.PE1_ST_ADDR_GEN_MUL (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_cfg26_PE1_ST_ADDR_GEN_MUL(void* base);
void Write_Dx_m1a_npu0_Pe1_cfg26_PE1_ST_ADDR_GEN_MUL(void* base, uint32_t val);

/* DX_M1A_NPU0.PE1_CFG26.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_cfg26_RESERVED0(void* base);
void Write_Dx_m1a_npu0_Pe1_cfg26_RESERVED0(void* base, uint32_t val);

/* DX_M1A_NPU0.PE1_VMEM_CFG0 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_vmem_cfg0(void* base);
void Write_Dx_m1a_npu0_Pe1_vmem_cfg0(void* base, uint32_t val);
/* DX_M1A_NPU0.PE1_VMEM_CFG0.PE1_START_NO_IN_BUFF (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_vmem_cfg0_PE1_START_NO_IN_BUFF(void* base);
void Write_Dx_m1a_npu0_Pe1_vmem_cfg0_PE1_START_NO_IN_BUFF(void* base, uint32_t val);

/* DX_M1A_NPU0.PE1_VMEM_CFG0.RESERVED3 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_vmem_cfg0_RESERVED3(void* base);
void Write_Dx_m1a_npu0_Pe1_vmem_cfg0_RESERVED3(void* base, uint32_t val);

/* DX_M1A_NPU0.PE1_VMEM_CFG0.PE1_START_NO_WEIGHT_BUFF (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_vmem_cfg0_PE1_START_NO_WEIGHT_BUFF(void* base);
void Write_Dx_m1a_npu0_Pe1_vmem_cfg0_PE1_START_NO_WEIGHT_BUFF(void* base, uint32_t val);

/* DX_M1A_NPU0.PE1_VMEM_CFG0.RESERVED2 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_vmem_cfg0_RESERVED2(void* base);
void Write_Dx_m1a_npu0_Pe1_vmem_cfg0_RESERVED2(void* base, uint32_t val);

/* DX_M1A_NPU0.PE1_VMEM_CFG0.PE1_START_NO_OUT_BUFF (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_vmem_cfg0_PE1_START_NO_OUT_BUFF(void* base);
void Write_Dx_m1a_npu0_Pe1_vmem_cfg0_PE1_START_NO_OUT_BUFF(void* base, uint32_t val);

/* DX_M1A_NPU0.PE1_VMEM_CFG0.RESERVED1 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_vmem_cfg0_RESERVED1(void* base);
void Write_Dx_m1a_npu0_Pe1_vmem_cfg0_RESERVED1(void* base, uint32_t val);

/* DX_M1A_NPU0.PE1_VMEM_CFG0.PE1_START_NO_ELEM_BUFF (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_vmem_cfg0_PE1_START_NO_ELEM_BUFF(void* base);
void Write_Dx_m1a_npu0_Pe1_vmem_cfg0_PE1_START_NO_ELEM_BUFF(void* base, uint32_t val);

/* DX_M1A_NPU0.PE1_VMEM_CFG0.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_vmem_cfg0_RESERVED0(void* base);
void Write_Dx_m1a_npu0_Pe1_vmem_cfg0_RESERVED0(void* base, uint32_t val);

/* DX_M1A_NPU0.REDUCE1_CFG0 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Reduce1_cfg0(void* base);
void Write_Dx_m1a_npu0_Reduce1_cfg0(void* base, uint32_t val);
/* DX_M1A_NPU0.REDUCE1_CFG0.REDUCE1_CHANNEL_SIZE (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Reduce1_cfg0_REDUCE1_CHANNEL_SIZE(void* base);
void Write_Dx_m1a_npu0_Reduce1_cfg0_REDUCE1_CHANNEL_SIZE(void* base, uint32_t val);

/* DX_M1A_NPU0.REDUCE1_CFG0.REDUCE1_CHANNEL_NUM (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Reduce1_cfg0_REDUCE1_CHANNEL_NUM(void* base);
void Write_Dx_m1a_npu0_Reduce1_cfg0_REDUCE1_CHANNEL_NUM(void* base, uint32_t val);

/* DX_M1A_NPU0.REDUCE1_CFG0.REDUCE1_MODE (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Reduce1_cfg0_REDUCE1_MODE(void* base);
void Write_Dx_m1a_npu0_Reduce1_cfg0_REDUCE1_MODE(void* base, uint32_t val);

/* DX_M1A_NPU0.REDUCE1_CFG0.REDUCE1_EN (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Reduce1_cfg0_REDUCE1_EN(void* base);
void Write_Dx_m1a_npu0_Reduce1_cfg0_REDUCE1_EN(void* base, uint32_t val);

/* DX_M1A_NPU0.REDUCE1_CFG0.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Reduce1_cfg0_RESERVED0(void* base);
void Write_Dx_m1a_npu0_Reduce1_cfg0_RESERVED0(void* base, uint32_t val);

/* DX_M1A_NPU0.REDUCE1_CFG1 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Reduce1_cfg1(void* base);
void Write_Dx_m1a_npu0_Reduce1_cfg1(void* base, uint32_t val);
/* DX_M1A_NPU0.REDUCE1_CFG1.REDUCE1_WIN_NUM (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Reduce1_cfg1_REDUCE1_WIN_NUM(void* base);
void Write_Dx_m1a_npu0_Reduce1_cfg1_REDUCE1_WIN_NUM(void* base, uint32_t val);

/* DX_M1A_NPU0.REDUCE1_CFG1.REDUCE1_CNT_MAX_NUM (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Reduce1_cfg1_REDUCE1_CNT_MAX_NUM(void* base);
void Write_Dx_m1a_npu0_Reduce1_cfg1_REDUCE1_CNT_MAX_NUM(void* base, uint32_t val);

/* DX_M1A_NPU0.REDUCE1_CFG2 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Reduce1_cfg2(void* base);
void Write_Dx_m1a_npu0_Reduce1_cfg2(void* base, uint32_t val);
/* DX_M1A_NPU0.REDUCE1_CFG2.REDUCE1_RD_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Reduce1_cfg2_REDUCE1_RD_BASE_ADDR(void* base);
void Write_Dx_m1a_npu0_Reduce1_cfg2_REDUCE1_RD_BASE_ADDR(void* base, uint32_t val);

/* DX_M1A_NPU0.REDUCE1_CFG3 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Reduce1_cfg3(void* base);
void Write_Dx_m1a_npu0_Reduce1_cfg3(void* base, uint32_t val);
/* DX_M1A_NPU0.REDUCE1_CFG3.REDUCE1_WR_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Reduce1_cfg3_REDUCE1_WR_BASE_ADDR(void* base);
void Write_Dx_m1a_npu0_Reduce1_cfg3_REDUCE1_WR_BASE_ADDR(void* base, uint32_t val);

/* DX_M1A_NPU0.PE1_DMA_CTRL (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_dma_ctrl(void* base);
void Write_Dx_m1a_npu0_Pe1_dma_ctrl(void* base, uint32_t val);
/* DX_M1A_NPU0.PE1_DMA_CTRL.VMEM1_START_OP_EN (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_dma_ctrl_VMEM1_START_OP_EN(void* base);
void Write_Dx_m1a_npu0_Pe1_dma_ctrl_VMEM1_START_OP_EN(void* base, uint32_t val);

/* DX_M1A_NPU0.PE1_DMA_CTRL.VMEM1_DMA_CTRL_MODE (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_dma_ctrl_VMEM1_DMA_CTRL_MODE(void* base);
void Write_Dx_m1a_npu0_Pe1_dma_ctrl_VMEM1_DMA_CTRL_MODE(void* base, uint32_t val);

/* DX_M1A_NPU0.PE1_DMA_CTRL.VMEM1_WEIGHT_BIT_WIDTH (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_dma_ctrl_VMEM1_WEIGHT_BIT_WIDTH(void* base);
void Write_Dx_m1a_npu0_Pe1_dma_ctrl_VMEM1_WEIGHT_BIT_WIDTH(void* base, uint32_t val);

/* DX_M1A_NPU0.PE1_DMA_CTRL.VMEM1_WEIGHT_DUMMY_MODE (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_dma_ctrl_VMEM1_WEIGHT_DUMMY_MODE(void* base);
void Write_Dx_m1a_npu0_Pe1_dma_ctrl_VMEM1_WEIGHT_DUMMY_MODE(void* base, uint32_t val);

/* DX_M1A_NPU0.PE1_DMA_CTRL.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_dma_ctrl_RESERVED0(void* base);
void Write_Dx_m1a_npu0_Pe1_dma_ctrl_RESERVED0(void* base, uint32_t val);

/* DX_M1A_NPU0.PE1_DMA_ELEM_CFG0 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_dma_elem_cfg0(void* base);
void Write_Dx_m1a_npu0_Pe1_dma_elem_cfg0(void* base, uint32_t val);
/* DX_M1A_NPU0.PE1_DMA_ELEM_CFG0.VMEM1_RD_ELEM_SIZE (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_dma_elem_cfg0_VMEM1_RD_ELEM_SIZE(void* base);
void Write_Dx_m1a_npu0_Pe1_dma_elem_cfg0_VMEM1_RD_ELEM_SIZE(void* base, uint32_t val);

/* DX_M1A_NPU0.PE1_DMA_ELEM_CFG0.VMEM1_RD_ELEM_TIME (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_dma_elem_cfg0_VMEM1_RD_ELEM_TIME(void* base);
void Write_Dx_m1a_npu0_Pe1_dma_elem_cfg0_VMEM1_RD_ELEM_TIME(void* base, uint32_t val);

/* DX_M1A_NPU0.PE1_DMA_ELEM_CFG0.VMEM1_RD_ELEM_MODE (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_dma_elem_cfg0_VMEM1_RD_ELEM_MODE(void* base);
void Write_Dx_m1a_npu0_Pe1_dma_elem_cfg0_VMEM1_RD_ELEM_MODE(void* base, uint32_t val);

/* DX_M1A_NPU0.PE1_DMA_ELEM_CFG0.VMEM1_RD_ELEM_EN (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_dma_elem_cfg0_VMEM1_RD_ELEM_EN(void* base);
void Write_Dx_m1a_npu0_Pe1_dma_elem_cfg0_VMEM1_RD_ELEM_EN(void* base, uint32_t val);

/* DX_M1A_NPU0.PE1_DMA_ELEM_CFG0.VMEM1_RD_ELEM_SRC (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_dma_elem_cfg0_VMEM1_RD_ELEM_SRC(void* base);
void Write_Dx_m1a_npu0_Pe1_dma_elem_cfg0_VMEM1_RD_ELEM_SRC(void* base, uint32_t val);

/* DX_M1A_NPU0.PE1_DMA_ELEM_CFG0.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_dma_elem_cfg0_RESERVED0(void* base);
void Write_Dx_m1a_npu0_Pe1_dma_elem_cfg0_RESERVED0(void* base, uint32_t val);

/* DX_M1A_NPU0.PE1_DMA_ELEM_CFG1 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_dma_elem_cfg1(void* base);
void Write_Dx_m1a_npu0_Pe1_dma_elem_cfg1(void* base, uint32_t val);
/* DX_M1A_NPU0.PE1_DMA_ELEM_CFG1.VMEM1_RD_ELEM_STRIDE (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_dma_elem_cfg1_VMEM1_RD_ELEM_STRIDE(void* base);
void Write_Dx_m1a_npu0_Pe1_dma_elem_cfg1_VMEM1_RD_ELEM_STRIDE(void* base, uint32_t val);

/* DX_M1A_NPU0.PE1_DMA_ELEM_CFG2 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_dma_elem_cfg2(void* base);
void Write_Dx_m1a_npu0_Pe1_dma_elem_cfg2(void* base, uint32_t val);
/* DX_M1A_NPU0.PE1_DMA_ELEM_CFG2.VMEM1_RD_ELEM_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_dma_elem_cfg2_VMEM1_RD_ELEM_BASE_ADDR(void* base);
void Write_Dx_m1a_npu0_Pe1_dma_elem_cfg2_VMEM1_RD_ELEM_BASE_ADDR(void* base, uint32_t val);

/* DX_M1A_NPU0.PE1_DMA_ELEM_CFG3 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_dma_elem_cfg3(void* base);
void Write_Dx_m1a_npu0_Pe1_dma_elem_cfg3(void* base, uint32_t val);
/* DX_M1A_NPU0.PE1_DMA_ELEM_CFG3.VMEM1_WT_ELEM_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_dma_elem_cfg3_VMEM1_WT_ELEM_BASE_ADDR(void* base);
void Write_Dx_m1a_npu0_Pe1_dma_elem_cfg3_VMEM1_WT_ELEM_BASE_ADDR(void* base, uint32_t val);

/* DX_M1A_NPU0.PE1_DMA_W_CFG0 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_dma_w_cfg0(void* base);
void Write_Dx_m1a_npu0_Pe1_dma_w_cfg0(void* base, uint32_t val);
/* DX_M1A_NPU0.PE1_DMA_W_CFG0.VMEM1_RD_W_TIME (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_dma_w_cfg0_VMEM1_RD_W_TIME(void* base);
void Write_Dx_m1a_npu0_Pe1_dma_w_cfg0_VMEM1_RD_W_TIME(void* base, uint32_t val);

/* DX_M1A_NPU0.PE1_DMA_W_CFG0.VMEM1_RD_W_MODE (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_dma_w_cfg0_VMEM1_RD_W_MODE(void* base);
void Write_Dx_m1a_npu0_Pe1_dma_w_cfg0_VMEM1_RD_W_MODE(void* base, uint32_t val);

/* DX_M1A_NPU0.PE1_DMA_W_CFG0.VMEM1_RD_W_EN (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_dma_w_cfg0_VMEM1_RD_W_EN(void* base);
void Write_Dx_m1a_npu0_Pe1_dma_w_cfg0_VMEM1_RD_W_EN(void* base, uint32_t val);

/* DX_M1A_NPU0.PE1_DMA_W_CFG0.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_dma_w_cfg0_RESERVED0(void* base);
void Write_Dx_m1a_npu0_Pe1_dma_w_cfg0_RESERVED0(void* base, uint32_t val);

/* DX_M1A_NPU0.PE1_DMA_W_CFG1 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_dma_w_cfg1(void* base);
void Write_Dx_m1a_npu0_Pe1_dma_w_cfg1(void* base, uint32_t val);
/* DX_M1A_NPU0.PE1_DMA_W_CFG1.VMEM1_RD_W_STRIDE (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_dma_w_cfg1_VMEM1_RD_W_STRIDE(void* base);
void Write_Dx_m1a_npu0_Pe1_dma_w_cfg1_VMEM1_RD_W_STRIDE(void* base, uint32_t val);

/* DX_M1A_NPU0.PE1_DMA_W_CFG1.VMEM1_RD_W_SIZE (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_dma_w_cfg1_VMEM1_RD_W_SIZE(void* base);
void Write_Dx_m1a_npu0_Pe1_dma_w_cfg1_VMEM1_RD_W_SIZE(void* base, uint32_t val);

/* DX_M1A_NPU0.PE1_DMA_W_CFG2 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_dma_w_cfg2(void* base);
void Write_Dx_m1a_npu0_Pe1_dma_w_cfg2(void* base, uint32_t val);
/* DX_M1A_NPU0.PE1_DMA_W_CFG2.VMEM1_RD_W_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_dma_w_cfg2_VMEM1_RD_W_BASE_ADDR(void* base);
void Write_Dx_m1a_npu0_Pe1_dma_w_cfg2_VMEM1_RD_W_BASE_ADDR(void* base, uint32_t val);

/* DX_M1A_NPU0.PE1_DMA_W_CFG3 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_dma_w_cfg3(void* base);
void Write_Dx_m1a_npu0_Pe1_dma_w_cfg3(void* base, uint32_t val);
/* DX_M1A_NPU0.PE1_DMA_W_CFG3.VMEM1_WT_W_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_dma_w_cfg3_VMEM1_WT_W_BASE_ADDR(void* base);
void Write_Dx_m1a_npu0_Pe1_dma_w_cfg3_VMEM1_WT_W_BASE_ADDR(void* base, uint32_t val);

/* DX_M1A_NPU0.PE1_DMA_INF_CFG0 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_dma_inf_cfg0(void* base);
void Write_Dx_m1a_npu0_Pe1_dma_inf_cfg0(void* base, uint32_t val);
/* DX_M1A_NPU0.PE1_DMA_INF_CFG0.VMEM1_RD_INF_SIZE (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_dma_inf_cfg0_VMEM1_RD_INF_SIZE(void* base);
void Write_Dx_m1a_npu0_Pe1_dma_inf_cfg0_VMEM1_RD_INF_SIZE(void* base, uint32_t val);

/* DX_M1A_NPU0.PE1_DMA_INF_CFG0.VMEM1_RD_INF_TIME (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_dma_inf_cfg0_VMEM1_RD_INF_TIME(void* base);
void Write_Dx_m1a_npu0_Pe1_dma_inf_cfg0_VMEM1_RD_INF_TIME(void* base, uint32_t val);

/* DX_M1A_NPU0.PE1_DMA_INF_CFG0.VMEM1_RD_INF_MODE (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_dma_inf_cfg0_VMEM1_RD_INF_MODE(void* base);
void Write_Dx_m1a_npu0_Pe1_dma_inf_cfg0_VMEM1_RD_INF_MODE(void* base, uint32_t val);

/* DX_M1A_NPU0.PE1_DMA_INF_CFG0.VMEM1_RD_INF_EN (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_dma_inf_cfg0_VMEM1_RD_INF_EN(void* base);
void Write_Dx_m1a_npu0_Pe1_dma_inf_cfg0_VMEM1_RD_INF_EN(void* base, uint32_t val);

/* DX_M1A_NPU0.PE1_DMA_INF_CFG0.VMEM1_RD_INF_SRC (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_dma_inf_cfg0_VMEM1_RD_INF_SRC(void* base);
void Write_Dx_m1a_npu0_Pe1_dma_inf_cfg0_VMEM1_RD_INF_SRC(void* base, uint32_t val);

/* DX_M1A_NPU0.PE1_DMA_INF_CFG1 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_dma_inf_cfg1(void* base);
void Write_Dx_m1a_npu0_Pe1_dma_inf_cfg1(void* base, uint32_t val);
/* DX_M1A_NPU0.PE1_DMA_INF_CFG1.VMEM1_RD_INF_STRIDE (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_dma_inf_cfg1_VMEM1_RD_INF_STRIDE(void* base);
void Write_Dx_m1a_npu0_Pe1_dma_inf_cfg1_VMEM1_RD_INF_STRIDE(void* base, uint32_t val);

/* DX_M1A_NPU0.PE1_DMA_INF_CFG2 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_dma_inf_cfg2(void* base);
void Write_Dx_m1a_npu0_Pe1_dma_inf_cfg2(void* base, uint32_t val);
/* DX_M1A_NPU0.PE1_DMA_INF_CFG2.VMEM1_RD_INF_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_dma_inf_cfg2_VMEM1_RD_INF_BASE_ADDR(void* base);
void Write_Dx_m1a_npu0_Pe1_dma_inf_cfg2_VMEM1_RD_INF_BASE_ADDR(void* base, uint32_t val);

/* DX_M1A_NPU0.PE1_DMA_INF_CFG3 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_dma_inf_cfg3(void* base);
void Write_Dx_m1a_npu0_Pe1_dma_inf_cfg3(void* base, uint32_t val);
/* DX_M1A_NPU0.PE1_DMA_INF_CFG3.VMEM1_WT_INF_STRIDE (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_dma_inf_cfg3_VMEM1_WT_INF_STRIDE(void* base);
void Write_Dx_m1a_npu0_Pe1_dma_inf_cfg3_VMEM1_WT_INF_STRIDE(void* base, uint32_t val);

/* DX_M1A_NPU0.PE1_DMA_INF_CFG4 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_dma_inf_cfg4(void* base);
void Write_Dx_m1a_npu0_Pe1_dma_inf_cfg4(void* base, uint32_t val);
/* DX_M1A_NPU0.PE1_DMA_INF_CFG4.VMEM1_WT_INF_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_dma_inf_cfg4_VMEM1_WT_INF_BASE_ADDR(void* base);
void Write_Dx_m1a_npu0_Pe1_dma_inf_cfg4_VMEM1_WT_INF_BASE_ADDR(void* base, uint32_t val);

/* DX_M1A_NPU0.PE1_DMA_OUTF_CFG0 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_dma_outf_cfg0(void* base);
void Write_Dx_m1a_npu0_Pe1_dma_outf_cfg0(void* base, uint32_t val);
/* DX_M1A_NPU0.PE1_DMA_OUTF_CFG0.VMEM1_WT_OUTF_SIZE (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_dma_outf_cfg0_VMEM1_WT_OUTF_SIZE(void* base);
void Write_Dx_m1a_npu0_Pe1_dma_outf_cfg0_VMEM1_WT_OUTF_SIZE(void* base, uint32_t val);

/* DX_M1A_NPU0.PE1_DMA_OUTF_CFG0.VMEM1_WT_OUTF_TIME (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_dma_outf_cfg0_VMEM1_WT_OUTF_TIME(void* base);
void Write_Dx_m1a_npu0_Pe1_dma_outf_cfg0_VMEM1_WT_OUTF_TIME(void* base, uint32_t val);

/* DX_M1A_NPU0.PE1_DMA_OUTF_CFG0.RESERVED1 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_dma_outf_cfg0_RESERVED1(void* base);
void Write_Dx_m1a_npu0_Pe1_dma_outf_cfg0_RESERVED1(void* base, uint32_t val);

/* DX_M1A_NPU0.PE1_DMA_OUTF_CFG0.VMEM1_WT_OUTF_EN (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_dma_outf_cfg0_VMEM1_WT_OUTF_EN(void* base);
void Write_Dx_m1a_npu0_Pe1_dma_outf_cfg0_VMEM1_WT_OUTF_EN(void* base, uint32_t val);

/* DX_M1A_NPU0.PE1_DMA_OUTF_CFG0.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_dma_outf_cfg0_RESERVED0(void* base);
void Write_Dx_m1a_npu0_Pe1_dma_outf_cfg0_RESERVED0(void* base, uint32_t val);

/* DX_M1A_NPU0.PE1_DMA_OUTF_CFG1 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_dma_outf_cfg1(void* base);
void Write_Dx_m1a_npu0_Pe1_dma_outf_cfg1(void* base, uint32_t val);
/* DX_M1A_NPU0.PE1_DMA_OUTF_CFG1.VMEM1_WT_OUTF_STRIDE (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_dma_outf_cfg1_VMEM1_WT_OUTF_STRIDE(void* base);
void Write_Dx_m1a_npu0_Pe1_dma_outf_cfg1_VMEM1_WT_OUTF_STRIDE(void* base, uint32_t val);

/* DX_M1A_NPU0.PE1_DMA_OUTF_CFG2 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_dma_outf_cfg2(void* base);
void Write_Dx_m1a_npu0_Pe1_dma_outf_cfg2(void* base, uint32_t val);
/* DX_M1A_NPU0.PE1_DMA_OUTF_CFG2.VMEM1_WT_OUTF_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_dma_outf_cfg2_VMEM1_WT_OUTF_BASE_ADDR(void* base);
void Write_Dx_m1a_npu0_Pe1_dma_outf_cfg2_VMEM1_WT_OUTF_BASE_ADDR(void* base, uint32_t val);

/* DX_M1A_NPU0.PE1_DMA_OUTF_CFG3 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_dma_outf_cfg3(void* base);
void Write_Dx_m1a_npu0_Pe1_dma_outf_cfg3(void* base, uint32_t val);
/* DX_M1A_NPU0.PE1_DMA_OUTF_CFG3.VMEM1_RD_OUTF_STRIDE (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_dma_outf_cfg3_VMEM1_RD_OUTF_STRIDE(void* base);
void Write_Dx_m1a_npu0_Pe1_dma_outf_cfg3_VMEM1_RD_OUTF_STRIDE(void* base, uint32_t val);

/* DX_M1A_NPU0.PE1_DMA_OUTF_CFG4 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_dma_outf_cfg4(void* base);
void Write_Dx_m1a_npu0_Pe1_dma_outf_cfg4(void* base, uint32_t val);
/* DX_M1A_NPU0.PE1_DMA_OUTF_CFG4.VMEM1_RD_OUTF_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Pe1_dma_outf_cfg4_VMEM1_RD_OUTF_BASE_ADDR(void* base);
void Write_Dx_m1a_npu0_Pe1_dma_outf_cfg4_VMEM1_RD_OUTF_BASE_ADDR(void* base, uint32_t val);

/* DX_M1A_NPU0.PPU_CFG_0 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Ppu_cfg_0(void* base);
void Write_Dx_m1a_npu0_Ppu_cfg_0(void* base, uint32_t val);
/* DX_M1A_NPU0.PPU_CFG_0.PPU_GRID_HEIGHT_OFFSET (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Ppu_cfg_0_PPU_GRID_HEIGHT_OFFSET(void* base);
void Write_Dx_m1a_npu0_Ppu_cfg_0_PPU_GRID_HEIGHT_OFFSET(void* base, uint32_t val);

/* DX_M1A_NPU0.PPU_CFG_0.PPU_GRID_HEIGHT (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Ppu_cfg_0_PPU_GRID_HEIGHT(void* base);
void Write_Dx_m1a_npu0_Ppu_cfg_0_PPU_GRID_HEIGHT(void* base, uint32_t val);

/* DX_M1A_NPU0.PPU_CFG_0.PPU_GRID_WIDTH (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Ppu_cfg_0_PPU_GRID_WIDTH(void* base);
void Write_Dx_m1a_npu0_Ppu_cfg_0_PPU_GRID_WIDTH(void* base, uint32_t val);

/* DX_M1A_NPU0.PPU_CFG_0.PPU_VMEM_WRITE_EN (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Ppu_cfg_0_PPU_VMEM_WRITE_EN(void* base);
void Write_Dx_m1a_npu0_Ppu_cfg_0_PPU_VMEM_WRITE_EN(void* base, uint32_t val);

/* DX_M1A_NPU0.PPU_CFG_0.PPU_1ST_TILE_EN (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Ppu_cfg_0_PPU_1ST_TILE_EN(void* base);
void Write_Dx_m1a_npu0_Ppu_cfg_0_PPU_1ST_TILE_EN(void* base, uint32_t val);

/* DX_M1A_NPU0.PPU_CFG_0.PPU_EN (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Ppu_cfg_0_PPU_EN(void* base);
void Write_Dx_m1a_npu0_Ppu_cfg_0_PPU_EN(void* base, uint32_t val);

/* DX_M1A_NPU0.PPU_CFG_0.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Ppu_cfg_0_RESERVED0(void* base);
void Write_Dx_m1a_npu0_Ppu_cfg_0_RESERVED0(void* base, uint32_t val);

/* DX_M1A_NPU0.PPU_CFG_1 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Ppu_cfg_1(void* base);
void Write_Dx_m1a_npu0_Ppu_cfg_1(void* base, uint32_t val);
/* DX_M1A_NPU0.PPU_CFG_1.PPU_OUT_FEATURE_CHANNEL (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Ppu_cfg_1_PPU_OUT_FEATURE_CHANNEL(void* base);
void Write_Dx_m1a_npu0_Ppu_cfg_1_PPU_OUT_FEATURE_CHANNEL(void* base, uint32_t val);

/* DX_M1A_NPU0.PPU_CFG_1.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Ppu_cfg_1_RESERVED0(void* base);
void Write_Dx_m1a_npu0_Ppu_cfg_1_RESERVED0(void* base, uint32_t val);

/* DX_M1A_NPU0.PPU_CFG_1.PPU_ARG_CLASS_NUM (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Ppu_cfg_1_PPU_ARG_CLASS_NUM(void* base);
void Write_Dx_m1a_npu0_Ppu_cfg_1_PPU_ARG_CLASS_NUM(void* base, uint32_t val);

/* DX_M1A_NPU0.PPU_CFG_2 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Ppu_cfg_2(void* base);
void Write_Dx_m1a_npu0_Ppu_cfg_2(void* base, uint32_t val);
/* DX_M1A_NPU0.PPU_CFG_2.PPU_FILTER_IN_SIZE (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Ppu_cfg_2_PPU_FILTER_IN_SIZE(void* base);
void Write_Dx_m1a_npu0_Ppu_cfg_2_PPU_FILTER_IN_SIZE(void* base, uint32_t val);

/* DX_M1A_NPU0.PPU_CFG_2.PPU_ARG_IN_SIZE (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Ppu_cfg_2_PPU_ARG_IN_SIZE(void* base);
void Write_Dx_m1a_npu0_Ppu_cfg_2_PPU_ARG_IN_SIZE(void* base, uint32_t val);

/* DX_M1A_NPU0.PPU_CFG_3 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Ppu_cfg_3(void* base);
void Write_Dx_m1a_npu0_Ppu_cfg_3(void* base, uint32_t val);
/* DX_M1A_NPU0.PPU_CFG_3.PPU_FILTER_THR (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Ppu_cfg_3_PPU_FILTER_THR(void* base);
void Write_Dx_m1a_npu0_Ppu_cfg_3_PPU_FILTER_THR(void* base, uint32_t val);

/* DX_M1A_NPU0.PPU_CFG_4 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Ppu_cfg_4(void* base);
void Write_Dx_m1a_npu0_Ppu_cfg_4(void* base, uint32_t val);
/* DX_M1A_NPU0.PPU_CFG_4.PPU_ANCHOR_NUM (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Ppu_cfg_4_PPU_ANCHOR_NUM(void* base);
void Write_Dx_m1a_npu0_Ppu_cfg_4_PPU_ANCHOR_NUM(void* base, uint32_t val);

/* DX_M1A_NPU0.PPU_CFG_4.PPU_CONV_NUM (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Ppu_cfg_4_PPU_CONV_NUM(void* base);
void Write_Dx_m1a_npu0_Ppu_cfg_4_PPU_CONV_NUM(void* base, uint32_t val);

/* DX_M1A_NPU0.PPU_CFG_4.PPU_WRITE_ADDR_RST (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Ppu_cfg_4_PPU_WRITE_ADDR_RST(void* base);
void Write_Dx_m1a_npu0_Ppu_cfg_4_PPU_WRITE_ADDR_RST(void* base, uint32_t val);

/* DX_M1A_NPU0.PPU_CFG_4.PPU_DATA_SIZE (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Ppu_cfg_4_PPU_DATA_SIZE(void* base);
void Write_Dx_m1a_npu0_Ppu_cfg_4_PPU_DATA_SIZE(void* base, uint32_t val);

/* DX_M1A_NPU0.PPU_CFG_4.PPU_LABEL_ON (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Ppu_cfg_4_PPU_LABEL_ON(void* base);
void Write_Dx_m1a_npu0_Ppu_cfg_4_PPU_LABEL_ON(void* base, uint32_t val);

/* DX_M1A_NPU0.PPU_CFG_4.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Ppu_cfg_4_RESERVED0(void* base);
void Write_Dx_m1a_npu0_Ppu_cfg_4_RESERVED0(void* base, uint32_t val);

/* DX_M1A_NPU0.PPU_CFG_4.PPU_FILTER_MODE (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Ppu_cfg_4_PPU_FILTER_MODE(void* base);
void Write_Dx_m1a_npu0_Ppu_cfg_4_PPU_FILTER_MODE(void* base, uint32_t val);

/* DX_M1A_NPU0.PPU_CFG_6 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Ppu_cfg_6(void* base);
void Write_Dx_m1a_npu0_Ppu_cfg_6(void* base, uint32_t val);
/* DX_M1A_NPU0.PPU_CFG_6.PPU_READ_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Ppu_cfg_6_PPU_READ_BASE_ADDR(void* base);
void Write_Dx_m1a_npu0_Ppu_cfg_6_PPU_READ_BASE_ADDR(void* base, uint32_t val);

/* DX_M1A_NPU0.PPU_CFG_7 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Ppu_cfg_7(void* base);
void Write_Dx_m1a_npu0_Ppu_cfg_7(void* base, uint32_t val);
/* DX_M1A_NPU0.PPU_CFG_7.PPU_WRITE_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Ppu_cfg_7_PPU_WRITE_BASE_ADDR(void* base);
void Write_Dx_m1a_npu0_Ppu_cfg_7_PPU_WRITE_BASE_ADDR(void* base, uint32_t val);

/* DX_M1A_NPU0.PPU_CFG_9 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Ppu_cfg_9(void* base);
void Write_Dx_m1a_npu0_Ppu_cfg_9(void* base, uint32_t val);
/* DX_M1A_NPU0.PPU_CFG_9.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Ppu_cfg_9_RESERVED0(void* base);
void Write_Dx_m1a_npu0_Ppu_cfg_9_RESERVED0(void* base, uint32_t val);

/* DX_M1A_NPU0.CHECKSUM (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Checksum(void* base);
void Write_Dx_m1a_npu0_Checksum(void* base, uint32_t val);
/* DX_M1A_NPU0.CHECKSUM.CHECKSUM_TILE (Category: NPU0) */
uint32_t Read_Dx_m1a_npu0_Checksum_CHECKSUM_TILE(void* base);
void Write_Dx_m1a_npu0_Checksum_CHECKSUM_TILE(void* base, uint32_t val);


extern std::vector<NpuReg> gNpuRegs_DX_M1A[1];
extern std::vector<NpuReg> gNpuRmapRegs_DX_M1A[1];
extern std::vector<NpuMemMap> gNpuMemMaps_DX_M1A[1];

int DX_M1A_VerifyGeneratedStruct(void);

} /* namespace dxrt */