// SPDX-License-Identifier: GPL-2.0 OR MIT
/*
 * Copyright (C) 2022 StarFive Technology Co., Ltd.
 * Copyright (C) 2022 Hal Feng <hal.feng@starfivetech.com>
 */

/dts-v1/;
#include "jh7110-clk.dtsi"
#include <dt-bindings/reset/starfive-jh7110.h>
#include <dt-bindings/clock/starfive-jh7110-clkgen.h>
#include <dt-bindings/clock/starfive-jh7110-vout.h>
#include <dt-bindings/clock/starfive-jh7110-isp.h>
#include <dt-bindings/power/jh7110-power.h>
#include <dt-bindings/thermal/thermal.h>

/ {
	compatible = "starfive,jh7110";
	#address-cells = <2>;
	#size-cells = <2>;

	cluster0_opp: opp-table-0 {
			compatible = "operating-points-v2";
			opp-shared;
			opp-375000000 {
					opp-hz = /bits/ 64 <375000000>;
					opp-microvolt = <800000>;
			};
			opp-500000000 {
					opp-hz = /bits/ 64 <500000000>;
					opp-microvolt = <800000>;
			};
			opp-750000000 {
					opp-hz = /bits/ 64 <750000000>;
					opp-microvolt = <800000>;
					opp-suspend;
			};
			opp-1500000000 {
					opp-hz = /bits/ 64 <1500000000>;
					opp-microvolt = <1040000>;
			};

			/* CPU opp table for 1.25GHz */
			opp-312500000 {
					opp-hz = /bits/ 64 <312500000>;
					opp-microvolt = <800000>;
			};
			opp-417000000 {
					opp-hz = /bits/ 64 <417000000>;
					opp-microvolt = <800000>;
			};
			opp-625000000 {
					opp-hz = /bits/ 64 <625000000>;
					opp-microvolt = <800000>;
					opp-suspend;
			};
			opp-1250000000 {
					opp-hz = /bits/ 64 <1250000000>;
					opp-microvolt = <1000000>;
			};
	};

	cpus {
		#address-cells = <1>;
		#size-cells = <0>;

		cpu-map {
			cluster0 {
				core0 {
					cpu = <&cpu1>;
				};

				core1 {
					cpu = <&cpu2>;
				};

				core2 {
					cpu = <&cpu3>;
				};

				core3 {
					cpu = <&cpu4>;
				};
			};
		};

		cpu0: cpu@0 {
			compatible = "sifive,s7", "riscv";
			reg = <0>;
			d-cache-block-size = <64>;
			d-cache-sets = <64>;
			d-cache-size = <8192>;
			d-tlb-sets = <1>;
			d-tlb-size = <40>;
			device_type = "cpu";
			i-cache-block-size = <64>;
			i-cache-sets = <64>;
			i-cache-size = <16384>;
			i-tlb-sets = <1>;
			i-tlb-size = <40>;
			mmu-type = "riscv,sv39";
			next-level-cache = <&cachectrl>;
			riscv,isa = "rv64imac_zba_zbb";
			tlb-split;
			#cooling-cells = <2>;
			status = "disabled";

			cpu0intctrl: interrupt-controller {
				#interrupt-cells = <1>;
				compatible = "riscv,cpu-intc";
				interrupt-controller;
			};
		};

		cpu1: cpu@1 {
			compatible = "sifive,u74-mc", "riscv";
			reg = <1>;
			d-cache-block-size = <64>;
			d-cache-sets = <64>;
			d-cache-size = <32768>;
			d-tlb-sets = <1>;
			d-tlb-size = <40>;
			device_type = "cpu";
			i-cache-block-size = <64>;
			i-cache-sets = <64>;
			i-cache-size = <32768>;
			i-tlb-sets = <1>;
			i-tlb-size = <40>;
			mmu-type = "riscv,sv39";
			next-level-cache = <&cachectrl>;
			riscv,isa = "rv64imafdc_zba_zbb";
			tlb-split;
			#cooling-cells = <2>;
			status = "okay";
			operating-points-v2 = <&cluster0_opp>;

			cpu1intctrl: interrupt-controller {
				#interrupt-cells = <1>;
				compatible = "riscv,cpu-intc";
				interrupt-controller;
			};
		};

		cpu2: cpu@2 {
			compatible = "sifive,u74-mc", "riscv";
			reg = <2>;
			d-cache-block-size = <64>;
			d-cache-sets = <64>;
			d-cache-size = <32768>;
			d-tlb-sets = <1>;
			d-tlb-size = <40>;
			device_type = "cpu";
			i-cache-block-size = <64>;
			i-cache-sets = <64>;
			i-cache-size = <32768>;
			i-tlb-sets = <1>;
			i-tlb-size = <40>;
			mmu-type = "riscv,sv39";
			next-level-cache = <&cachectrl>;
			riscv,isa = "rv64imafdc_zba_zbb";
			tlb-split;
			#cooling-cells = <2>;
			status = "okay";
			operating-points-v2 = <&cluster0_opp>;

			cpu2intctrl: interrupt-controller {
				#interrupt-cells = <1>;
				compatible = "riscv,cpu-intc";
				interrupt-controller;
			};
		};

		cpu3: cpu@3 {
			compatible = "sifive,u74-mc", "riscv";
			reg = <3>;
			d-cache-block-size = <64>;
			d-cache-sets = <64>;
			d-cache-size = <32768>;
			d-tlb-sets = <1>;
			d-tlb-size = <40>;
			device_type = "cpu";
			i-cache-block-size = <64>;
			i-cache-sets = <64>;
			i-cache-size = <32768>;
			i-tlb-sets = <1>;
			i-tlb-size = <40>;
			mmu-type = "riscv,sv39";
			next-level-cache = <&cachectrl>;
			riscv,isa = "rv64imafdc_zba_zbb";
			tlb-split;
			#cooling-cells = <2>;
			status = "okay";
			operating-points-v2 = <&cluster0_opp>;

			cpu3intctrl: interrupt-controller {
				#interrupt-cells = <1>;
				compatible = "riscv,cpu-intc";
				interrupt-controller;
			};
		};

		cpu4: cpu@4 {
			compatible = "sifive,u74-mc", "riscv";
			reg = <4>;
			d-cache-block-size = <64>;
			d-cache-sets = <64>;
			d-cache-size = <32768>;
			d-tlb-sets = <1>;
			d-tlb-size = <40>;
			device_type = "cpu";
			i-cache-block-size = <64>;
			i-cache-sets = <64>;
			i-cache-size = <32768>;
			i-tlb-sets = <1>;
			i-tlb-size = <40>;
			mmu-type = "riscv,sv39";
			next-level-cache = <&cachectrl>;
			riscv,isa = "rv64imafdc_zba_zbb";
			tlb-split;
			#cooling-cells = <2>;
			status = "okay";
			operating-points-v2 = <&cluster0_opp>;

			cpu4intctrl: interrupt-controller {
				#interrupt-cells = <1>;
				compatible = "riscv,cpu-intc";
				interrupt-controller;
			};
		};
	};

	soc: soc {
		compatible = "simple-bus";
		interrupt-parent = <&plic>;
		#address-cells = <2>;
		#size-cells = <2>;
		#clock-cells = <1>;
		ranges;

		cachectrl: cache-controller@2010000 {
			compatible = "sifive,fu740-c000-ccache", "cache";
			reg = <0x0 0x2010000 0x0 0x4000 0x0 0x8000000 0x0 0x2000000>;
			reg-names = "control", "sideband";
			interrupts = <1 3 4 2>;
			cache-block-size = <64>;
			cache-level = <2>;
			cache-sets = <2048>;
			cache-size = <2097152>;
			cache-unified;
			uncached-offset = <0x4 0x00000000>;
		};

		aon_syscon: aon_syscon@17010000 {
			compatible = "syscon";
			reg = <0x0 0x17010000 0x0 0x1000>;
		};

		phyctrl0: multi-phyctrl@10210000 {
			compatible = "starfive,phyctrl";
			reg = <0x0 0x10210000 0x0 0x10000>;
		};

		phyctrl1: pcie1-phyctrl@10220000 {
			compatible = "starfive,phyctrl";
			reg = <0x0 0x10220000 0x0 0x10000>;
		};

		stg_syscon: stg_syscon@10240000 {
			compatible = "syscon";
			reg = <0x0 0x10240000 0x0 0x1000>;
		};

		sys_syscon: sys_syscon@13030000 {
			compatible = "syscon";
			reg = <0x0 0x13030000 0x0 0x1000>;
		};

		clint: clint@2000000 {
			compatible = "riscv,clint0";
			reg = <0x0 0x2000000 0x0 0x10000>;
			reg-names = "control";
			interrupts-extended = <&cpu0intctrl 3 &cpu0intctrl 7
						&cpu1intctrl 3 &cpu1intctrl 7
						&cpu2intctrl 3 &cpu2intctrl 7
						&cpu3intctrl 3 &cpu3intctrl 7
						&cpu4intctrl 3 &cpu4intctrl 7>;
			#interrupt-cells = <1>;
		};

		plic: plic@c000000 {
			compatible = "riscv,plic0";
			reg = <0x0 0xc000000 0x0 0x4000000>;
			reg-names = "control";
			interrupts-extended = <&cpu0intctrl 11
						&cpu1intctrl 11 &cpu1intctrl 9
						&cpu2intctrl 11 &cpu2intctrl 9
						&cpu3intctrl 11 &cpu3intctrl 9
						&cpu4intctrl 11 &cpu4intctrl 9>;
			interrupt-controller;
			#interrupt-cells = <1>;
			riscv,max-priority = <7>;
			riscv,ndev = <136>;
		};

		clkgen: clock-controller {
			compatible = "starfive,jh7110-clkgen";
			reg = <0x0 0x13020000 0x0 0x10000>,
				<0x0 0x10230000 0x0 0x10000>,
				<0x0 0x17000000 0x0 0x10000>;
			reg-names = "sys", "stg", "aon";
			clocks = <&osc>, <&gmac1_rmii_refin>,
				 <&gmac1_rgmii_rxin>,
				 <&i2stx_bclk_ext>, <&i2stx_lrck_ext>,
				 <&i2srx_bclk_ext>, <&i2srx_lrck_ext>,
				 <&tdm_ext>, <&mclk_ext>,
				 <&jtag_tck_inner>, <&bist_apb>,
				 <&clk_rtc>,
				 <&gmac0_rmii_refin>, <&gmac0_rgmii_rxin>;
			clock-names = "osc", "gmac1_rmii_refin",
				"gmac1_rgmii_rxin",
				"i2stx_bclk_ext", "i2stx_lrck_ext",
				"i2srx_bclk_ext", "i2srx_lrck_ext",
				"tdm_ext", "mclk_ext",
				"jtag_tck_inner", "bist_apb",
				"clk_rtc",
				"gmac0_rmii_refin", "gmac0_rgmii_rxin";
			#clock-cells = <1>;
			starfive,sys-syscon = <&sys_syscon 0x18 0x1c
					0x20 0x24 0x28 0x2c 0x30 0x34>;
			status = "okay";
		};

		clkvout: clock-controller@295C0000 {
			compatible = "starfive,jh7110-clk-vout";
			reg = <0x0 0x295C0000 0x0 0x10000>;
			reg-names = "vout";
			clocks = <&hdmitx0_pixelclk>,
				 <&mipitx_dphy_rxesc>,
				 <&mipitx_dphy_txbytehs>,
				 <&clkgen JH7110_VOUT_SRC>,
				 <&clkgen JH7110_VOUT_TOP_CLK_VOUT_AHB>;
			clock-names = "hdmitx0_pixelclk",
				      "mipitx_dphy_rxesc",
				      "mipitx_dphy_txbytehs",
				      "vout_src",
				      "vout_top_ahb";
			resets = <&rstgen RSTN_U0_DOM_VOUT_TOP_SRC>;
			reset-names = "vout_src";
			#clock-cells = <1>;
			power-domains = <&pwrc JH7110_PD_VOUT>;
			status = "okay";
		};

		clkisp: clock-controller@19810000 {
			compatible = "starfive,jh7110-clk-isp";
			reg = <0x0 0x19810000 0x0 0x10000>;
			reg-names = "isp";
			#clock-cells = <1>;
			clocks = <&clkgen JH7110_ISP_TOP_CLK_DVP>,
				 <&clkgen JH7110_ISP_TOP_CLK_ISPCORE_2X>,
				 <&clkgen JH7110_ISP_TOP_CLK_ISP_AXI>,
				 <&clkgen JH7110_NOC_BUS_CLK_ISP_AXI>;
			clock-names = "u0_dom_isp_top_clk_dom_isp_top_clk_dvp",
				      "u0_dom_isp_top_clk_dom_isp_top_clk_ispcore_2x",
				      "u0_dom_isp_top_clk_dom_isp_top_clk_isp_axi",
				      "u0_sft7110_noc_bus_clk_isp_axi";
			resets = <&rstgen RSTN_U0_DOM_ISP_TOP_N>,
				 <&rstgen RSTN_U0_DOM_ISP_TOP_AXI>,
				 <&rstgen RSTN_U0_NOC_BUS_ISP_AXI_N>;
			reset-names = "rst_isp_top_n", "rst_isp_top_axi",
				      "rst_isp_noc_bus_n";
			power-domains = <&pwrc JH7110_PD_ISP>;
			status = "okay";
		};

		qspi: spi@13010000 {
			compatible = "cdns,qspi-nor";
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0x0 0x13010000 0x0 0x10000
				0x0 0x21000000 0x0 0x400000>;
			interrupts = <25>;
			clocks = <&clkgen JH7110_QSPI_CLK_REF>,
				 <&clkgen JH7110_QSPI_CLK_APB>,
				 <&clkgen JH7110_AHB1>,
				 <&clkgen JH7110_QSPI_CLK_AHB>,
				 <&clkgen JH7110_QSPI_REF_SRC>;
			clock-names = "clk_ref",
				      "clk_apb",
				      "ahb1",
				      "clk_ahb",
				      "clk_src";
			resets = <&rstgen RSTN_U0_CDNS_QSPI_APB>,
				 <&rstgen RSTN_U0_CDNS_QSPI_AHB>,
				 <&rstgen RSTN_U0_CDNS_QSPI_REF>;
			cdns,fifo-depth = <256>;
			cdns,fifo-width = <4>;
			cdns,trigger-address = <0x0>;
			spi-max-frequency = <250000000>;

			nor_flash: nor-flash@0 {
				compatible = "jedec,spi-nor";
				reg=<0>;
				cdns,read-delay = <5>;
				spi-max-frequency = <100000000>;
				cdns,tshsl-ns = <1>;
				cdns,tsd2d-ns = <1>;
				cdns,tchsh-ns = <1>;
				cdns,tslch-ns = <1>;

				partitions {
					compatible = "fixed-partitions";
					#address-cells = <1>;
					#size-cells = <1>;

					spl@0 {
						reg = <0x0 0x40000>;
					};
					uboot@100000 {
						reg = <0x100000 0x300000>;
					};
					data@f00000 {
						reg = <0xf00000 0x100000>;
					};
				};
			};
		};

		otp: otp@17050000 {
			compatible = "starfive,jh7110-otp";
			reg = <0x0 0x17050000 0x0 0x10000>;
			clock-frequency = <4000000>;
			clocks = <&clkgen JH7110_OTPC_CLK_APB>;
			clock-names = "apb";
		};

		usbdrd30: usbdrd{
			compatible = "starfive,jh7110-cdns3";
			reg = <0x0 0x10210000 0x0 0x1000>,
			      <0x0 0x10200000 0x0 0x1000>;
			clocks = <&clkgen JH7110_USB_125M>,
				 <&clkgen JH7110_USB0_CLK_APP_125>,
				 <&clkgen JH7110_USB0_CLK_LPM>,
				 <&clkgen JH7110_USB0_CLK_STB>,
				 <&clkgen JH7110_USB0_CLK_USB_APB>,
				 <&clkgen JH7110_USB0_CLK_AXI>,
				 <&clkgen JH7110_USB0_CLK_UTMI_APB>,
				 <&clkgen JH7110_PCIE0_CLK_APB>;
			clock-names = "125m","app","lpm","stb","apb","axi","utmi", "phy";
			resets = <&rstgen RSTN_U0_CDN_USB_PWRUP>,
				 <&rstgen RSTN_U0_CDN_USB_APB>,
				 <&rstgen RSTN_U0_CDN_USB_AXI>,
				 <&rstgen RSTN_U0_CDN_USB_UTMI_APB>,
				 <&rstgen RSTN_U0_PLDA_PCIE_APB>;
			reset-names = "pwrup","apb","axi","utmi", "phy";
			starfive,stg-syscon = <&stg_syscon 0x4 0xc4 0x148 0x1f4>;
			starfive,sys-syscon = <&sys_syscon 0x18>;
			status = "disabled";
			#address-cells = <2>;
			#size-cells = <2>;
			#interrupt-cells = <1>;
			ranges;
			usbdrd_cdns3: usb@10100000 {
				compatible = "cdns,usb3";
				dma-coherent;
				reg = <0x0 0x10100000 0x0 0x10000>,
				      <0x0 0x10110000 0x0 0x10000>,
				      <0x0 0x10120000 0x0 0x10000>;
				reg-names = "otg", "xhci", "dev";
				interrupts = <100>, <108>, <110>;
				interrupt-names = "host", "peripheral", "otg";
				phy-names = "cdns3,usb3-phy", "cnds3,usb2-phy";
				maximum-speed = "super-speed";
			};
		};

		timer: timer@13050000 {
			compatible = "starfive,jh7110-timers";
			reg = <0x0 0x13050000 0x0 0x10000>;
			interrupts = <69>, <70>, <71> ,<72>;
			interrupt-names = "timer0", "timer1",
					  "timer2", "timer3";
			clocks = <&clkgen JH7110_TIMER_CLK_TIMER0>,
				 <&clkgen JH7110_TIMER_CLK_TIMER1>,
				 <&clkgen JH7110_TIMER_CLK_TIMER2>,
				 <&clkgen JH7110_TIMER_CLK_TIMER3>,
				 <&clkgen JH7110_TIMER_CLK_APB>;
			clock-names = "timer0", "timer1",
				      "timer2", "timer3", "apb_clk";
			resets = <&rstgen RSTN_U0_TIMER_TIMER0>,
				 <&rstgen RSTN_U0_TIMER_TIMER1>,
				 <&rstgen RSTN_U0_TIMER_TIMER2>,
				 <&rstgen RSTN_U0_TIMER_TIMER3>,
				 <&rstgen RSTN_U0_TIMER_APB>;
			reset-names = "timer0", "timer1",
				      "timer2", "timer3", "apb_rst";
			clock-frequency = <24000000>;
			status = "okay";
		};

		wdog: wdog@13070000 {
			compatible = "starfive,jh7110-wdt";
			reg = <0x0 0x13070000 0x0 0x10000>;
			interrupts = <68>;
			interrupt-names = "wdog";
			clocks = <&clkgen JH7110_DSKIT_WDT_CLK_WDT>,
				 <&clkgen JH7110_DSKIT_WDT_CLK_APB>;
			clock-names = "core_clk", "apb_clk";
			resets = <&rstgen RSTN_U0_DSKIT_WDT_APB>,
				 <&rstgen RSTN_U0_DSKIT_WDT_CORE>;
			reset-names = "rst_apb", "rst_core";
			timeout-sec = <15>;
			status = "okay";
		};

		rtc: rtc@17040000 {
			compatible = "starfive,jh7110-rtc";
			reg = <0x0 0x17040000 0x0 0x10000>;
			interrupts = <10>, <11>, <12>;
			interrupt-names = "rtc_ms_pulse", "rtc_sec_pulse", "rtc";
			clocks = <&clkgen JH7110_RTC_HMS_CLK_APB>,
				 <&clkgen JH7110_RTC_HMS_CLK_CAL>;
			clock-names = "pclk", "cal_clk";
			resets = <&rstgen RSTN_U0_RTC_HMS_OSC32K>,
				 <&rstgen RSTN_U0_RTC_HMS_APB>,
				 <&rstgen RSTN_U0_RTC_HMS_CAL>;
			reset-names = "rst_osc", "rst_apb", "rst_cal";
			rtc,cal-clock-freq = <1000000>;
			status = "okay";
		};

		pwrc: power-controller@17030000 {
			compatible = "starfive,jh7110-pmu";
			reg = <0x0 0x17030000 0x0 0x10000>;
			interrupts = <111>;
			#power-domain-cells = <1>;
			status = "okay";
		};

		uart0: serial@10000000 {
			compatible = "snps,dw-apb-uart";
			reg = <0x0 0x10000000 0x0 0x10000>;
			reg-io-width = <4>;
			reg-shift = <2>;
			clocks = <&clkgen JH7110_UART0_CLK_CORE>,
				 <&clkgen JH7110_UART0_CLK_APB>;
			clock-names = "baudclk", "apb_pclk";
			resets = <&rstgen RSTN_U0_DW_UART_APB>,
				<&rstgen RSTN_U0_DW_UART_CORE>;
			interrupts = <32>;
			status = "disabled";
		};

		uart1: serial@10010000 {
			compatible = "snps,dw-apb-uart";
			reg = <0x0 0x10010000 0x0 0x10000>;
			reg-io-width = <4>;
			reg-shift = <2>;
			clocks = <&clkgen JH7110_UART1_CLK_CORE>,
				 <&clkgen JH7110_UART1_CLK_APB>;
			clock-names = "baudclk", "apb_pclk";
			resets = <&rstgen RSTN_U1_DW_UART_APB>,
				<&rstgen RSTN_U1_DW_UART_CORE>;
			interrupts = <33>;
			status = "disabled";
		};

		uart2: serial@10020000 {
			compatible = "snps,dw-apb-uart";
			reg = <0x0 0x10020000 0x0 0x10000>;
			reg-io-width = <4>;
			reg-shift = <2>;
			clocks = <&clkgen JH7110_UART2_CLK_CORE>,
				 <&clkgen JH7110_UART2_CLK_APB>;
			clock-names = "baudclk", "apb_pclk";
			resets = <&rstgen RSTN_U2_DW_UART_APB>,
				<&rstgen RSTN_U2_DW_UART_CORE>;
			interrupts = <34>;
			status = "disabled";
		};

		uart3: serial@12000000 {
			compatible = "snps,dw-apb-uart";
			reg = <0x0 0x12000000 0x0 0x10000>;
			reg-io-width = <4>;
			reg-shift = <2>;
			clocks = <&clkgen JH7110_UART3_CLK_CORE>,
				 <&clkgen JH7110_UART3_CLK_APB>;
			clock-names = "baudclk", "apb_pclk";
			resets = <&rstgen RSTN_U3_DW_UART_APB>,
				<&rstgen RSTN_U3_DW_UART_CORE>;
			interrupts = <45>;
			status = "disabled";
		};

		uart4: serial@12010000 {
			compatible = "snps,dw-apb-uart";
			reg = <0x0 0x12010000 0x0 0x10000>;
			reg-io-width = <4>;
			reg-shift = <2>;
			clocks = <&clkgen JH7110_UART4_CLK_CORE>,
				 <&clkgen JH7110_UART4_CLK_APB>;
			clock-names = "baudclk", "apb_pclk";
			resets = <&rstgen RSTN_U4_DW_UART_APB>,
				<&rstgen RSTN_U4_DW_UART_CORE>;
			interrupts = <46>;
			status = "disabled";
		};

		uart5: serial@12020000 {
			compatible = "snps,dw-apb-uart";
			reg = <0x0 0x12020000 0x0 0x10000>;
			reg-io-width = <4>;
			reg-shift = <2>;
			clocks = <&clkgen JH7110_UART5_CLK_CORE>,
				 <&clkgen JH7110_UART5_CLK_APB>;
			clock-names = "baudclk", "apb_pclk";
			resets = <&rstgen RSTN_U5_DW_UART_APB>,
				<&rstgen RSTN_U5_DW_UART_CORE>;
			interrupts = <47>;
			status = "disabled";
		};

		dma: dma-controller@16050000 {
			compatible = "starfive,jh7110-dma", "snps,axi-dma-1.01a";
			dma-coherent;
			reg = <0x0 0x16050000 0x0 0x10000>;
			clocks = <&clkgen JH7110_DMA1P_CLK_AXI>,
				 <&clkgen JH7110_DMA1P_CLK_AHB>,
				 <&clkgen JH7110_NOC_BUS_CLK_STG_AXI>;
			clock-names = "core-clk", "cfgr-clk", "stg_clk";
			resets = <&rstgen RSTN_U0_DW_DMA1P_AXI>,
				 <&rstgen RSTN_U0_DW_DMA1P_AHB>,
				 <&rstgen RSTN_U0_NOC_BUS_STG_AXI_N>;
			reset-names = "rst_axi", "rst_ahb", "rst_stg";
			interrupts = <73>;
			#dma-cells = <2>;
			dma-channels = <4>;
			snps,dma-masters = <1>;
			snps,data-width = <3>;
			snps,num-hs-if = <56>;
			snps,block-size = <65536 65536 65536 65536>;
			snps,priority = <0 1 2 3>;
			snps,axi-max-burst-len = <15>;
			status = "disabled";
		};

		gpio: gpio@13040000 {
			compatible = "starfive,jh7110-sys-pinctrl";
			reg = <0x0 0x13040000 0x0 0x10000>;
			reg-names = "control";
			clocks = <&clkgen JH7110_SYS_IOMUX_PCLK>;
			resets = <&rstgen RSTN_U0_SYS_IOMUX_PRESETN>;
			interrupts = <86>;
			interrupt-controller;
			#gpio-cells = <2>;
			ngpios = <64>;
			status = "okay";
		};

		gpioa: gpio@17020000 {
			compatible = "starfive,jh7110-aon-pinctrl";
			reg = <0x0 0x17020000 0x0 0x10000>;
			reg-names = "control";
			resets = <&rstgen RSTN_U0_AON_IOMUX_PRESETN>;
			interrupts = <85>;
			interrupt-controller;
			#gpio-cells = <2>;
			ngpios = <4>;
			status = "okay";
		};

		sfctemp: tmon@120e0000  {
			compatible = "starfive,jh7110-temp";
			reg = <0x0 0x120e0000 0x0 0x10000>;
			interrupts = <81>;
			clocks = <&clkgen JH7110_TEMP_SENSOR_CLK_TEMP>,
				 <&clkgen JH7110_TEMP_SENSOR_CLK_APB>;
			clock-names = "sense", "bus";
			resets = <&rstgen RSTN_U0_TEMP_SENSOR_TEMP>,
				 <&rstgen RSTN_U0_TEMP_SENSOR_APB>;
			reset-names = "sense", "bus";
			#thermal-sensor-cells = <0>;
			status = "disabled";
		};

		thermal-zones {
			cpu-thermal {
				polling-delay-passive = <250>;
				polling-delay = <15000>;

				thermal-sensors = <&sfctemp>;

				trips {
					cpu_alert0: cpu_alert0 {
						/* milliCelsius */
						temperature = <85000>;
						hysteresis = <2000>;
						type = "passive";
					};

					cpu_crit: cpu_crit {
						/* milliCelsius */
						temperature = <100000>;
						hysteresis = <2000>;
						type = "critical";
					};
				};

				cooling-maps {
					map0 {
						trip = <&cpu_alert0>;
						cooling-device =
							<&cpu0 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>,
							<&cpu1 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>,
							<&cpu2 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>,
							<&cpu3 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>;
					};
				};
			};
		};

		trng: trng@1600C000 {
			compatible = "starfive,jh7110-trng";
			reg = <0x0 0x1600C000 0x0 0x4000>;
			clocks = <&clkgen JH7110_SEC_HCLK>,
				 <&clkgen JH7110_SEC_MISCAHB_CLK>;
			clock-names = "hclk", "ahb";
			resets = <&rstgen RSTN_U0_SEC_TOP_HRESETN>;
			interrupts = <30>;
			status = "disabled";
		};

		sec_dma: sec_dma@16008000 {
			compatible = "arm,pl080", "arm,primecell";
			dma-coherent;
			arm,primecell-periphid = <0x00041080>;
			reg = <0x0 0x16008000 0x0 0x4000>;
			reg-names = "sec_dma";
			interrupts = <29>;
			clocks = <&clkgen JH7110_SEC_HCLK>,
				 <&clkgen JH7110_SEC_MISCAHB_CLK>;
			clock-names = "sec_hclk","apb_pclk";
			resets = <&rstgen RSTN_U0_SEC_TOP_HRESETN>;
			reset-names = "sec_hre";
			lli-bus-interface-ahb1;
			mem-bus-interface-ahb1;
			memcpy-burst-size = <256>;
			memcpy-bus-width = <32>;
			#dma-cells = <2>;
			status = "disabled";
		};

		crypto: crypto@16000000 {
			compatible = "starfive,jh7110-sec";
			dma-coherent;
			reg = <0x0 0x16000000 0x0 0x4000>,
			      <0x0 0x16008000 0x0 0x4000>;
			reg-names = "secreg","secdma";
			interrupts = <28>, <29>;
			interrupt-names = "secirq", "dmairq";
			clocks = <&clkgen JH7110_SEC_HCLK>,
				 <&clkgen JH7110_SEC_MISCAHB_CLK>;
			clock-names = "sec_hclk","sec_ahb";
			resets = <&rstgen RSTN_U0_SEC_TOP_HRESETN>;
			reset-names = "sec_hre";
			enable-side-channel-mitigation = "true";
			enable-dma = "true";
			dmas = <&sec_dma 1 2>,
			       <&sec_dma 0 2>;
			dma-names = "sec_m","sec_p";
			status = "disabled";
		};

		i2c0: i2c@10030000 {
			compatible = "snps,designware-i2c";
			reg = <0x0 0x10030000 0x0 0x10000>;
			clocks = <&clkgen JH7110_I2C0_CLK_CORE>,
				 <&clkgen JH7110_I2C0_CLK_APB>;
			clock-names = "ref", "pclk";
			resets = <&rstgen RSTN_U0_DW_I2C_APB>;
			interrupts = <35>;
			#address-cells = <1>;
			#size-cells = <0>;
			status = "disabled";
		};

		i2c1: i2c@10040000 {
			compatible = "snps,designware-i2c";
			reg = <0x0 0x10040000 0x0 0x10000>;
			clocks = <&clkgen JH7110_I2C1_CLK_CORE>,
				 <&clkgen JH7110_I2C1_CLK_APB>;
			clock-names = "ref", "pclk";
			resets = <&rstgen RSTN_U1_DW_I2C_APB>;
			interrupts = <36>;
			#address-cells = <1>;
			#size-cells = <0>;
			status = "disabled";
		};

		i2c2: i2c@10050000 {
			compatible = "snps,designware-i2c";
			reg = <0x0 0x10050000 0x0 0x10000>;
			clocks = <&clkgen JH7110_I2C2_CLK_CORE>,
				 <&clkgen JH7110_I2C2_CLK_APB>;
			clock-names = "ref", "pclk";
			resets = <&rstgen RSTN_U2_DW_I2C_APB>;
			interrupts = <37>;
			#address-cells = <1>;
			#size-cells = <0>;
			status = "disabled";
		};

		i2c3: i2c@12030000 {
			compatible = "snps,designware-i2c";
			reg = <0x0 0x12030000 0x0 0x10000>;
			clocks = <&clkgen JH7110_I2C3_CLK_CORE>,
				 <&clkgen JH7110_I2C3_CLK_APB>;
			clock-names = "ref", "pclk";
			resets = <&rstgen RSTN_U3_DW_I2C_APB>;
			interrupts = <48>;
			#address-cells = <1>;
			#size-cells = <0>;
			status = "disabled";
		};

		i2c4: i2c@12040000 {
			compatible = "snps,designware-i2c";
			reg = <0x0 0x12040000 0x0 0x10000>;
			clocks = <&clkgen JH7110_I2C4_CLK_CORE>,
				 <&clkgen JH7110_I2C4_CLK_APB>;
			clock-names = "ref", "pclk";
			resets = <&rstgen RSTN_U4_DW_I2C_APB>;
			interrupts = <49>;
			#address-cells = <1>;
			#size-cells = <0>;
			status = "disabled";
		};

		i2c5: i2c@12050000 {
			compatible = "snps,designware-i2c";
			reg = <0x0 0x12050000 0x0 0x10000>;
			clocks = <&clkgen JH7110_I2C5_CLK_CORE>,
				 <&clkgen JH7110_I2C5_CLK_APB>;
			clock-names = "ref", "pclk";
			resets = <&rstgen RSTN_U5_DW_I2C_APB>;
			interrupts = <50>;
			#address-cells = <1>;
			#size-cells = <0>;
			status = "disabled";
		};

		i2c6: i2c@12060000 {
			compatible = "snps,designware-i2c";
			reg = <0x0 0x12060000 0x0 0x10000>;
			clocks = <&clkgen JH7110_I2C6_CLK_CORE>,
				 <&clkgen JH7110_I2C6_CLK_APB>;
			clock-names = "ref", "pclk";
			resets = <&rstgen RSTN_U6_DW_I2C_APB>;
			interrupts = <51>;
			#address-cells = <1>;
			#size-cells = <0>;
			status = "disabled";
		};

		/* unremovable emmc as mmcblk0 */
		sdio0: sdio0@16010000 {
			compatible = "starfive,jh7110-sdio";
			dma-coherent;
			reg = <0x0 0x16010000 0x0 0x10000>;
			clocks = <&clkgen JH7110_SDIO0_CLK_AHB>,
				 <&clkgen JH7110_SDIO0_CLK_SDCARD>;
			clock-names = "biu","ciu";
			resets = <&rstgen RSTN_U0_DW_SDIO_AHB>;
			reset-names = "reset";
			interrupts = <74>;
			fifo-depth = <32>;
			fifo-watermark-aligned;
			data-addr = <0>;
			starfive,sys-syscon = <&sys_syscon 0x14 0x1a 0x7c000000>;
			status = "disabled";
		};

		sdio1: sdio1@16020000 {
			compatible = "starfive,jh7110-sdio";
			dma-coherent;
			reg = <0x0 0x16020000 0x0 0x10000>;
			clocks = <&clkgen JH7110_SDIO1_CLK_AHB>,
				 <&clkgen JH7110_SDIO1_CLK_SDCARD>;
			clock-names = "biu","ciu";
			resets = <&rstgen RSTN_U1_DW_SDIO_AHB>;
			reset-names = "reset";
			interrupts = <75>;
			fifo-depth = <32>;
			fifo-watermark-aligned;
			data-addr = <0>;
			starfive,sys-syscon = <&sys_syscon 0x9c 0x1 0x3e>;
			status = "disabled";
		};

		vin_sysctl: vin_sysctl@19800000 {
			compatible = "starfive,jh7110-vin";
			reg = <0x0 0x19800000 0x0 0x10000>,
				<0x0 0x19810000 0x0 0x10000>,
				<0x0 0x19820000 0x0 0x10000>,
				<0x0 0x19840000 0x0 0x10000>,
				<0x0 0x19870000 0x0 0x30000>,
				<0x0 0x11840000 0x0 0x10000>,
				<0x0 0x17030000 0x0 0x10000>,
				<0x0 0x13020000 0x0 0x10000>;
			reg-names = "csi2rx", "vclk", "vrst", "sctrl",
				"isp", "trst", "pmu", "syscrg";
			clocks = <&clkisp JH7110_DOM4_APB_FUNC>,
				 <&clkisp JH7110_U0_VIN_PCLK>,
				 <&clkisp JH7110_U0_VIN_SYS_CLK>,
				 <&clkisp JH7110_U0_ISPV2_TOP_WRAPPER_CLK_C>,
				 <&clkisp JH7110_DVP_INV>,
				 <&clkisp JH7110_U0_VIN_CLK_P_AXIWR>,
				 <&clkisp JH7110_MIPI_RX0_PXL>,
				 <&clkisp JH7110_U0_VIN_PIXEL_CLK_IF0>,
				 <&clkisp JH7110_U0_VIN_PIXEL_CLK_IF1>,
				 <&clkisp JH7110_U0_VIN_PIXEL_CLK_IF2>,
				 <&clkisp JH7110_U0_VIN_PIXEL_CLK_IF3>,
				 <&clkisp JH7110_U0_M31DPHY_CFGCLK_IN>,
				 <&clkisp JH7110_U0_M31DPHY_REFCLK_IN>,
				 <&clkisp JH7110_U0_M31DPHY_TXCLKESC_LAN0>,
				 <&clkgen JH7110_ISP_TOP_CLK_ISPCORE_2X>,
				 <&clkgen JH7110_ISP_TOP_CLK_ISP_AXI>;
			clock-names = "clk_apb_func", "clk_pclk", "clk_sys_clk",
				"clk_wrapper_clk_c", "clk_dvp_inv", "clk_axiwr",
				"clk_mipi_rx0_pxl", "clk_pixel_clk_if0",
				"clk_pixel_clk_if1", "clk_pixel_clk_if2",
				"clk_pixel_clk_if3", "clk_m31dphy_cfgclk_in",
				"clk_m31dphy_refclk_in", "clk_m31dphy_txclkesc_lan0",
				"clk_ispcore_2x", "clk_isp_axi";
			resets = <&rstgen RSTN_U0_ISPV2_TOP_WRAPPER_P>,
				 <&rstgen RSTN_U0_ISPV2_TOP_WRAPPER_C>,
				 <&rstgen RSTN_U0_VIN_N_PCLK>,
				 <&rstgen RSTN_U0_VIN_N_SYS_CLK>,
				 <&rstgen RSTN_U0_VIN_P_AXIRD>,
				 <&rstgen RSTN_U0_VIN_P_AXIWR>,
				 <&rstgen RSTN_U0_VIN_N_PIXEL_CLK_IF0>,
				 <&rstgen RSTN_U0_VIN_N_PIXEL_CLK_IF1>,
				 <&rstgen RSTN_U0_VIN_N_PIXEL_CLK_IF2>,
				 <&rstgen RSTN_U0_VIN_N_PIXEL_CLK_IF3>,
				 <&rstgen RSTN_U0_M31DPHY_HW>,
				 <&rstgen RSTN_U0_M31DPHY_B09_ALWAYS_ON>,
				 <&rstgen RSTN_U0_DOM_ISP_TOP_N>,
				 <&rstgen RSTN_U0_DOM_ISP_TOP_AXI>;
			reset-names = "rst_wrapper_p", "rst_wrapper_c", "rst_pclk",
				"rst_sys_clk", "rst_axird", "rst_axiwr", "rst_pixel_clk_if0",
				"rst_pixel_clk_if1", "rst_pixel_clk_if2", "rst_pixel_clk_if3",
				"rst_m31dphy_hw", "rst_m31dphy_b09_always_on",
				"rst_isp_top_n", "rst_isp_top_axi";
			starfive,aon-syscon = <&aon_syscon 0x00>;
			power-domains = <&pwrc JH7110_PD_ISP>;
			/* irq nr: vin, isp, isp_csi, isp_scd, isp_csiline */
			interrupts = <92 87 88 89 90>;
			status = "disabled";
		};

		jpu: jpu@11900000 {
			compatible = "starfive,jpu";
			reg = <0x0 0x13090000 0x0 0x300>;
			interrupts = <14>;
			clocks = <&clkgen JH7110_CODAJ12_CLK_AXI>,
				 <&clkgen JH7110_CODAJ12_CLK_CORE>,
				 <&clkgen JH7110_CODAJ12_CLK_APB>,
				 <&clkgen JH7110_NOC_BUS_CLK_VDEC_AXI>;
			clock-names = "axi_clk", "core_clk",
				      "apb_clk", "noc_bus";
			resets = <&rstgen RSTN_U0_CODAJ12_AXI>,
				 <&rstgen RSTN_U0_CODAJ12_CORE>,
				 <&rstgen RSTN_U0_CODAJ12_APB>;
			reset-names = "rst_axi", "rst_core", "rst_apb";
			power-domains = <&pwrc JH7110_PD_VDEC>;
			status = "disabled";
		};

		vpu_dec: vpu_dec@130A0000 {
			compatible = "starfive,vdec";
			reg = <0x0 0x130A0000 0x0 0x10000>;
			interrupts = <13>;
			clocks = <&clkgen JH7110_WAVE511_CLK_AXI>,
				 <&clkgen JH7110_WAVE511_CLK_BPU>,
				 <&clkgen JH7110_WAVE511_CLK_VCE>,
				 <&clkgen JH7110_WAVE511_CLK_APB>,
				 <&clkgen JH7110_NOC_BUS_CLK_VDEC_AXI>;
			clock-names = "axi_clk", "bpu_clk", "vce_clk",
				      "apb_clk", "noc_bus";
			resets = <&rstgen RSTN_U0_WAVE511_AXI>,
				<&rstgen RSTN_U0_WAVE511_BPU>,
				<&rstgen RSTN_U0_WAVE511_VCE>,
				<&rstgen RSTN_U0_WAVE511_APB>,
				<&rstgen RSTN_U0_AXIMEM_128B_AXI>;
			reset-names = "rst_axi", "rst_bpu", "rst_vce",
				      "rst_apb", "rst_sram";
			starfive,vdec_noc_ctrl;
			power-domains = <&pwrc JH7110_PD_VDEC>;
			status = "disabled";
		};

		vpu_enc: vpu_enc@130B0000 {
			compatible = "starfive,venc";
			reg = <0x0 0x130B0000 0x0 0x10000>;
			interrupts = <15>;
			clocks = <&clkgen JH7110_WAVE420L_CLK_AXI>,
				 <&clkgen JH7110_WAVE420L_CLK_BPU>,
				 <&clkgen JH7110_WAVE420L_CLK_VCE>,
				 <&clkgen JH7110_WAVE420L_CLK_APB>,
				 <&clkgen JH7110_NOC_BUS_CLK_VENC_AXI>;
			clock-names = "axi_clk", "bpu_clk", "vce_clk",
				      "apb_clk", "noc_bus";
			resets = <&rstgen RSTN_U0_WAVE420L_AXI>,
				 <&rstgen RSTN_U0_WAVE420L_BPU>,
				 <&rstgen RSTN_U0_WAVE420L_VCE>,
				 <&rstgen RSTN_U0_WAVE420L_APB>,
				 <&rstgen RSTN_U1_AXIMEM_128B_AXI>;
			reset-names = "rst_axi", "rst_bpu", "rst_vce",
				      "rst_apb", "rst_sram";
			starfive,venc_noc_ctrl;
			power-domains = <&pwrc JH7110_PD_VENC>;
			status = "disabled";
		};

		rstgen: reset-controller {
			compatible = "starfive,jh7110-reset";
			reg = <0x0 0x13020000 0x0 0x10000>,
				<0x0 0x10230000 0x0 0x10000>,
				<0x0 0x17000000 0x0 0x10000>,
				<0x0 0x19810000 0x0 0x10000>,
				<0x0 0x295C0000 0x0 0x10000>;
			reg-names = "syscrg", "stgcrg", "aoncrg", "ispcrg", "voutcrg";
			#reset-cells = <1>;
			status = "okay";
		};

		stmmac_axi_setup: stmmac-axi-config {
			snps,wr_osr_lmt = <0xf>;
			snps,rd_osr_lmt = <0xf>;
			snps,blen = <256 128 64 32 0 0 0>;
		};

		gmac0: ethernet@16030000 {
			compatible = "starfive,dwmac","snps,dwmac-5.10a";
			dma-coherent;
			reg = <0x0 0x16030000 0x0 0x10000>;
			clock-names = "gtx",
				"tx",
				"ptp_ref",
				"stmmaceth",
				"pclk",
				"gtxc";
			clocks = <&clkgen JH7110_GMAC0_GTXCLK>,
				 <&clkgen JH7110_U0_GMAC5_CLK_TX>,
				 <&clkgen JH7110_GMAC0_PTP>,
				 <&clkgen JH7110_U0_GMAC5_CLK_AHB>,
				 <&clkgen JH7110_U0_GMAC5_CLK_AXI>,
				 <&clkgen JH7110_GMAC0_GTXC>;
			resets = <&rstgen RSTN_U0_DW_GMAC5_AXI64_AHB>,
				 <&rstgen RSTN_U0_DW_GMAC5_AXI64_AXI>;
			reset-names = "ahb", "stmmaceth";
			interrupts = <7>, <6>, <5> ;
			interrupt-names = "macirq", "eth_wake_irq", "eth_lpi";
			max-frame-size = <9000>;
			phy-mode = "rgmii-id";
			snps,multicast-filter-bins = <64>;
			snps,perfect-filter-entries = <128>;
			rx-fifo-depth = <2048>;
			tx-fifo-depth = <2048>;
			snps,fixed-burst;
			snps,no-pbl-x8;
			snps,force_thresh_dma_mode;
			snps,axi-config = <&stmmac_axi_setup>;
			snps,tso;
			snps,en-tx-lpi-clockgating;
			snps,en-lpi;
			snps,write-requests = <4>;
			snps,read-requests = <4>;
			snps,burst-map = <0x7>;
			snps,txpbl = <16>;
			snps,rxpbl = <16>;
			status = "disabled";
		};

		gmac1: ethernet@16040000 {
			compatible = "starfive,dwmac","snps,dwmac-5.10a";
			dma-coherent;
			reg = <0x0 0x16040000 0x0 0x10000>;
			clock-names = "gtx",
				"tx",
				"ptp_ref",
				"stmmaceth",
				"pclk",
				"gtxc";
			clocks = <&clkgen JH7110_GMAC1_GTXCLK>,
				 <&clkgen JH7110_GMAC5_CLK_TX>,
				 <&clkgen JH7110_GMAC5_CLK_PTP>,
				 <&clkgen JH7110_GMAC5_CLK_AHB>,
				 <&clkgen JH7110_GMAC5_CLK_AXI>,
				 <&clkgen JH7110_GMAC1_GTXC>;
			resets = <&rstgen RSTN_U1_DW_GMAC5_AXI64_H_N>,
				 <&rstgen RSTN_U1_DW_GMAC5_AXI64_A_I>;
			reset-names = "ahb", "stmmaceth";
			interrupts = <78>, <77>, <76> ;
			interrupt-names = "macirq", "eth_wake_irq", "eth_lpi";
			max-frame-size = <9000>;
			phy-mode = "rgmii-id";
			snps,multicast-filter-bins = <64>;
			snps,perfect-filter-entries = <128>;
			rx-fifo-depth = <2048>;
			tx-fifo-depth = <2048>;
			snps,fixed-burst;
			snps,no-pbl-x8;
			snps,force_thresh_dma_mode;
			snps,axi-config = <&stmmac_axi_setup>;
			snps,tso;
			snps,en-tx-lpi-clockgating;
			snps,en-lpi;
			snps,write-requests = <4>;
			snps,read-requests = <4>;
			snps,burst-map = <0x7>;
			snps,txpbl = <16>;
			snps,rxpbl = <16>;
			status = "disabled";
		};

		gpu: gpu@18000000 {
			compatible = "img-gpu";
			reg = <0x0 0x18000000 0x0 0x100000>,
				<0x0 0x130C000 0x0 0x10000>;
			clocks = <&clkgen JH7110_GPU_CORE>,
				 <&clkgen JH7110_GPU_CLK_APB>,
				 <&clkgen JH7110_GPU_RTC_TOGGLE>,
				 <&clkgen JH7110_GPU_CORE_CLK>,
				 <&clkgen JH7110_GPU_SYS_CLK>,
				 <&clkgen JH7110_NOC_BUS_CLK_GPU_AXI>;
			clock-names = "clk_bv", "clk_apb", "clk_rtc",
					"clk_core", "clk_sys", "clk_axi";
			resets = <&rstgen RSTN_U0_IMG_GPU_APB>,
				 <&rstgen RSTN_U0_IMG_GPU_DOMA>;
			reset-names = "rst_apb", "rst_doma";
			power-domains = <&pwrc JH7110_PD_GPUA>;
			interrupts = <82>;
			current-clock = <8000000>;
			status = "disabled";
		};

		can0: can@130d0000 {
			compatible = "starfive,jh7110-can", "ipms,can";
			reg = <0x0 0x130d0000 0x0 0x1000>;
			interrupts = <112>;
			clocks = <&clkgen JH7110_CAN0_CTRL_CLK_APB>,
				 <&clkgen JH7110_CAN0_CTRL_CLK_CAN>,
				 <&clkgen JH7110_CAN0_CTRL_CLK_TIMER>;
			clock-names = "apb_clk", "core_clk", "timer_clk";
			resets = <&rstgen RSTN_U0_CAN_CTRL_APB>,
				 <&rstgen RSTN_U0_CAN_CTRL_CORE>,
				 <&rstgen RSTN_U0_CAN_CTRL_TIMER>;
			reset-names = "rst_apb", "rst_core", "rst_timer";
			frequency = <40000000>;
			starfive,sys-syscon = <&sys_syscon 0x10 0x3 0x8>;
			syscon,can_or_canfd = <0>;
			status = "disabled";
		};

		can1: can@130e0000 {
			compatible = "starfive,jh7110-can", "ipms,can";
			reg = <0x0 0x130e0000 0x0 0x1000>;
			interrupts = <113>;
			clocks = <&clkgen JH7110_CAN1_CTRL_CLK_APB>,
				 <&clkgen JH7110_CAN1_CTRL_CLK_CAN>,
				 <&clkgen JH7110_CAN1_CTRL_CLK_TIMER>;
			clock-names = "apb_clk", "core_clk", "timer_clk";
			resets = <&rstgen RSTN_U1_CAN_CTRL_APB>,
				 <&rstgen RSTN_U1_CAN_CTRL_CORE>,
				 <&rstgen RSTN_U1_CAN_CTRL_TIMER>;
			reset-names = "rst_apb", "rst_core", "rst_timer";
			frequency = <40000000>;
			starfive,sys-syscon = <&sys_syscon 0x88 0x12 0x40000>;
			syscon,can_or_canfd = <0>;
			status = "disabled";
		};

		tdm: tdm@10090000 {
			compatible = "starfive,jh7110-tdm";
			reg = <0x0 0x10090000 0x0 0x1000>;
			reg-names = "tdm";
			clocks = <&clkgen JH7110_TDM_CLK_AHB>,
				 <&clkgen JH7110_TDM_CLK_APB>,
				 <&clkgen JH7110_TDM_INTERNAL>,
				 <&tdm_ext>,
				 <&clkgen JH7110_TDM_CLK_TDM>,
				 <&clkgen JH7110_MCLK_INNER>;
			clock-names = "clk_tdm_ahb", "clk_tdm_apb",
				      "clk_tdm_internal", "clk_tdm_ext",
				      "clk_tdm", "mclk_inner";
			resets = <&rstgen RSTN_U0_TDM16SLOT_AHB>,
				 <&rstgen RSTN_U0_TDM16SLOT_APB>,
				 <&rstgen RSTN_U0_TDM16SLOT_TDM>;
			reset-names = "tdm_ahb", "tdm_apb", "tdm_rst";
			dmas = <&dma 20 1>, <&dma 21 1>;
			dma-names = "rx","tx";
			#sound-dai-cells = <0>;
			status = "disabled";
		};

		spdif0: spdif0@100a0000 {
			compatible = "starfive,jh7110-spdif";
			reg = <0x0 0x100a0000 0x0 0x1000>;
			clocks = <&clkgen JH7110_SPDIF_CLK_APB>,
				 <&clkgen JH7110_SPDIF_CLK_CORE>,
				 <&clkgen JH7110_AUDIO_ROOT>,
				 <&clkgen JH7110_MCLK_INNER>,
				 <&mclk_ext>, <&clkgen JH7110_MCLK>;
			clock-names = "spdif-apb", "spdif-core",
				      "audroot", "mclk_inner",
				      "mclk_ext", "mclk";
			resets = <&rstgen RSTN_U0_CDNS_SPDIF_APB>;
			reset-names = "rst_apb";
			interrupts = <84>;
			interrupt-names = "tx";
			#sound-dai-cells = <0>;
			status = "disabled";
		};

		pwmdac: pwmdac@100b0000 {
			compatible = "starfive,jh7110-pwmdac";
			reg = <0x0 0x100b0000 0x0 0x1000>;
			clocks = <&clkgen JH7110_APB0>,
				 <&clkgen JH7110_PWMDAC_CLK_APB>,
				 <&clkgen JH7110_PWMDAC_CLK_CORE>;
			clock-names = "apb0", "pwmdac-apb", "pwmdac-core";
			resets = <&rstgen RSTN_U0_PWMDAC_APB>;
			reset-names = "rst-apb";
			dmas = <&dma 22 1>;
			dma-names = "tx";
			#sound-dai-cells = <0>;
			status = "disabled";
		};

		i2stx: i2stx@100c0000 {
			compatible = "snps,designware-i2stx";
			reg = <0x0 0x100c0000 0x0 0x1000>;
			interrupt-names = "tx";
			#sound-dai-cells = <0>;
			dmas = <&dma 28 1>;
			dma-names = "rx";
			status = "disabled";
		};

		pdm: pdm@100d0000 {
			compatible = "starfive,jh7110-pdm";
			reg = <0x0 0x100d0000 0x0 0x1000>;
			reg-names = "pdm";
			clocks = <&clkgen JH7110_PDM_CLK_DMIC>,
				 <&clkgen JH7110_PDM_CLK_APB>,
				 <&clkgen JH7110_MCLK>,
				 <&mclk_ext>;
			clock-names = "pdm_mclk",
				      "pdm_apb", "clk_mclk",
				      "mclk_ext";
			resets = <&rstgen RSTN_U0_PDM_4MIC_DMIC>,
				 <&rstgen RSTN_U0_PDM_4MIC_APB>;
			reset-names = "pdm_dmic", "pdm_apb";
			#sound-dai-cells = <0>;
		};

		i2srx_mst: i2srx_mst@100e0000 {
			compatible = "starfive,jh7110-i2srx-master";
			reg = <0x0 0x100e0000 0x0 0x1000>;
			clocks = <&clkgen JH7110_APB0>,
				 <&clkgen JH7110_I2SRX0_3CH_CLK_APB>,
				 <&clkgen JH7110_I2SRX_3CH_BCLK_MST>,
				 <&clkgen JH7110_I2SRX_3CH_LRCK_MST>,
				 <&clkgen JH7110_I2SRX0_3CH_BCLK>,
				 <&clkgen JH7110_I2SRX0_3CH_LRCK>,
				 <&clkgen JH7110_MCLK>,
				 <&mclk_ext>;
			clock-names = "apb0", "i2srx_apb",
				      "i2srx_bclk_mst", "i2srx_lrck_mst",
				      "i2srx_bclk", "i2srx_lrck",
				      "mclk", "mclk_ext";
			resets = <&rstgen RSTN_U0_I2SRX_3CH_APB>,
				 <&rstgen RSTN_U0_I2SRX_3CH_BCLK>;
			reset-names = "rst_apb_rx", "rst_bclk_rx";
			dmas = <&dma 24 1>;
			dma-names = "rx";
			starfive,sys-syscon = <&sys_syscon 0x18 0x34>;
			#sound-dai-cells = <0>;
			status = "disabled";
		};

		i2srx_3ch: i2srx_3ch@100e0000 {
			compatible = "starfive,jh7110-i2srx", "snps,designware-i2s";
			reg = <0x0 0x100e0000 0x0 0x1000>;
			clocks = <&clkgen JH7110_APB0>,
				 <&clkgen JH7110_I2SRX0_3CH_CLK_APB>,
				 <&clkgen JH7110_AUDIO_ROOT>,
				 <&clkgen JH7110_MCLK_INNER>,
				 <&clkgen JH7110_I2SRX_3CH_BCLK_MST>,
				 <&clkgen JH7110_I2SRX_3CH_LRCK_MST>,
				 <&clkgen JH7110_I2SRX0_3CH_BCLK>,
				 <&clkgen JH7110_I2SRX0_3CH_LRCK>,
				 <&clkgen JH7110_MCLK>,
				 <&mclk_ext>,
				 <&i2srx_bclk_ext>,
				 <&i2srx_lrck_ext>;
			clock-names = "apb0", "3ch-apb",
				      "audioroot", "mclk-inner",
				      "bclk_mst", "3ch-lrck",
				      "rx-bclk", "rx-lrck",
				      "mclk", "mclk_ext",
				      "bclk-ext", "lrck-ext";
			resets = <&rstgen RSTN_U0_I2SRX_3CH_APB>,
				 <&rstgen RSTN_U0_I2SRX_3CH_BCLK>;
			dmas = <&dma 24 1>;
			dma-names = "rx";
			starfive,sys-syscon = <&sys_syscon 0x18 0x34>;
			#sound-dai-cells = <0>;
			status = "disabled";
		};

		i2stx_4ch0: i2stx_4ch0@120b0000 {
			compatible = "starfive,jh7110-i2stx-4ch0", "snps,designware-i2s";
			reg = <0x0 0x120b0000 0x0 0x1000>;
			clocks = <&clkgen JH7110_MCLK_INNER>,
				 <&clkgen JH7110_I2STX_4CH0_BCLK_MST>,
				 <&clkgen JH7110_I2STX_4CH0_LRCK_MST>,
				 <&clkgen JH7110_MCLK>,
				 <&clkgen JH7110_I2STX0_4CHBCLK>,
				 <&clkgen JH7110_I2STX0_4CHLRCK>,
				 <&clkgen JH7110_I2STX0_4CHCLK_APB>,
				 <&mclk_ext>;
			clock-names = "inner", "bclk-mst",
					"lrck-mst", "mclk",
					"bclk0", "lrck0",
					"i2s_apb", "mclk_ext";
			resets = <&rstgen RSTN_U0_I2STX_4CH_APB>,
				 <&rstgen RSTN_U0_I2STX_4CH_BCLK>;
			reset-names = "rst_apb", "rst_bclk";
			dmas = <&dma 47 1>;
			dma-names = "tx";
			#sound-dai-cells = <0>;
			status = "disabled";
		};

		i2stx_4ch1: i2stx_4ch1@120c0000 {
			compatible = "starfive,jh7110-i2stx-4ch1", "snps,designware-i2s";
			reg = <0x0 0x120c0000 0x0 0x1000>;
			clocks = <&clkgen JH7110_AUDIO_ROOT>,
				 <&clkgen JH7110_MCLK_INNER>,
				 <&clkgen JH7110_I2STX_4CH1_BCLK_MST>,
				 <&clkgen JH7110_I2STX_4CH1_LRCK_MST>,
				 <&clkgen JH7110_MCLK>,
				 <&clkgen JH7110_I2STX1_4CHBCLK>,
				 <&clkgen JH7110_I2STX1_4CHLRCK>,
				 <&clkgen JH7110_MCLK_OUT>,
				 <&clkgen JH7110_APB0>,
				 <&clkgen JH7110_I2STX1_4CHCLK_APB>,
				 <&mclk_ext>,
				 <&i2stx_bclk_ext>,
				 <&i2stx_lrck_ext>;
			clock-names = "audroot", "mclk_inner", "bclk_mst",
				      "lrck_mst", "mclk", "4chbclk",
				      "4chlrck", "mclk_out",
				      "apb0", "clk_apb",
				      "mclk_ext", "bclk_ext", "lrck_ext";
			resets = <&rstgen RSTN_U1_I2STX_4CH_APB>,
				 <&rstgen RSTN_U1_I2STX_4CH_BCLK>;
			dmas = <&dma 48 1>;
			dma-names = "tx";
			#sound-dai-cells = <0>;
			status = "disabled";
		};

		ptc: pwm@120d0000 {
			compatible = "starfive,jh7110-pwm";
			reg = <0x0 0x120d0000 0x0 0x10000>;
			reg-names = "control";
			clocks = <&clkgen JH7110_PWM_CLK_APB>;
			resets = <&rstgen RSTN_U0_PWM_8CH_APB>;
			starfive,approx-freq = <2000000>;
			#pwm-cells=<3>;
			starfive,npwm = <8>;
			status = "disabled";
		};

		spdif_transmitter: spdif_transmitter {
			compatible = "linux,spdif-dit";
			#sound-dai-cells = <0>;
			status = "disabled";
		};

		pwmdac_codec: pwmdac-transmitter {
			compatible = "starfive,jh7110-pwmdac-dit";
			#sound-dai-cells = <0>;
			status = "disabled";
		};

		dmic_codec: dmic_codec {
			compatible = "dmic-codec";
			#sound-dai-cells = <0>;
			status = "disabled";
		};

		spi0: spi@10060000 {
			compatible = "arm,pl022", "arm,primecell";
			reg = <0x0 0x10060000 0x0 0x10000>;
			clocks = <&clkgen JH7110_SPI0_CLK_APB>;
			clock-names = "apb_pclk";
			resets = <&rstgen RSTN_U0_SSP_SPI_APB>;
			reset-names = "rst_apb";
			interrupts = <38>;
			/* shortage of dma channel that not be used */
			/*dmas = <&dma 14 1>, <&dma 15 1>;*/
			/*dma-names = "rx","tx";*/
			arm,primecell-periphid = <0x00041022>;
			num-cs = <1>;
			#address-cells = <1>;
			#size-cells = <0>;
			status = "disabled";
		};

		spi1: spi@10070000 {
			compatible = "arm,pl022", "arm,primecell";
			reg = <0x0 0x10070000 0x0 0x10000>;
			clocks = <&clkgen JH7110_SPI1_CLK_APB>;
			clock-names = "apb_pclk";
			resets = <&rstgen RSTN_U1_SSP_SPI_APB>;
			reset-names = "rst_apb";
			interrupts = <39>;
			/* shortage of dma channel that not be used */
			/*dmas = <&dma 16 1>, <&dma 17 1>;*/
			/*dma-names = "rx","tx";*/
			arm,primecell-periphid = <0x00041022>;
			num-cs = <1>;
			#address-cells = <1>;
			#size-cells = <0>;
			status = "disabled";
		};

		spi2: spi@10080000 {
			compatible = "arm,pl022", "arm,primecell";
			reg = <0x0 0x10080000 0x0 0x10000>;
			clocks = <&clkgen JH7110_SPI2_CLK_APB>;
			clock-names = "apb_pclk";
			resets = <&rstgen RSTN_U2_SSP_SPI_APB>;
			reset-names = "rst_apb";
			interrupts = <40>;
			/* shortage of dma channel that not be used */
			/*dmas = <&dma 18 1>, <&dma 19 1>;*/
			/*dma-names = "rx","tx";*/
			arm,primecell-periphid = <0x00041022>;
			num-cs = <1>;
			#address-cells = <1>;
			#size-cells = <0>;
			status = "disabled";
		};

		spi3: spi@12070000 {
			compatible = "arm,pl022", "arm,primecell";
			reg = <0x0 0x12070000 0x0 0x10000>;
			clocks = <&clkgen JH7110_SPI3_CLK_APB>;
			clock-names = "apb_pclk";
			resets = <&rstgen RSTN_U3_SSP_SPI_APB>;
			reset-names = "rst_apb";
			interrupts = <52>;
			/* shortage of dma channel that not be used */
			/*dmas = <&dma 39 1>, <&dma 40 1>;*/
			/*dma-names = "rx","tx";*/
			arm,primecell-periphid = <0x00041022>;
			num-cs = <1>;
			#address-cells = <1>;
			#size-cells = <0>;
			status = "disabled";
		};

		spi4: spi@12080000 {
			compatible = "arm,pl022", "arm,primecell";
			reg = <0x0 0x12080000 0x0 0x10000>;
			clocks = <&clkgen JH7110_SPI4_CLK_APB>;
			clock-names = "apb_pclk";
			resets = <&rstgen RSTN_U4_SSP_SPI_APB>;
			reset-names = "rst_apb";
			interrupts = <53>;
			/* shortage of dma channel that not be used */
			/*dmas = <&dma 41 1>, <&dma 42 1>;*/
			/*dma-names = "rx","tx";*/
			arm,primecell-periphid = <0x00041022>;
			num-cs = <1>;
			#address-cells = <1>;
			#size-cells = <0>;
			status = "disabled";
		};

		spi5: spi@12090000 {
			compatible = "arm,pl022", "arm,primecell";
			reg = <0x0 0x12090000 0x0 0x10000>;
			clocks = <&clkgen JH7110_SPI5_CLK_APB>;
			clock-names = "apb_pclk";
			resets = <&rstgen RSTN_U5_SSP_SPI_APB>;
			reset-names = "rst_apb";
			interrupts = <54>;
			/* shortage of dma channel that not be used */
			/*dmas = <&dma 43 1>, <&dma 44 1>;*/
			/*dma-names = "rx","tx";*/
			arm,primecell-periphid = <0x00041022>;
			num-cs = <1>;
			#address-cells = <1>;
			#size-cells = <0>;
			status = "disabled";
		};

		spi6: spi@120A0000 {
			compatible = "arm,pl022", "arm,primecell";
			reg = <0x0 0x120A0000 0x0 0x10000>;
			clocks = <&clkgen JH7110_SPI6_CLK_APB>;
			clock-names = "apb_pclk";
			resets = <&rstgen RSTN_U6_SSP_SPI_APB>;
			reset-names = "rst_apb";
			interrupts = <55>;
			/* shortage of dma channel that not be used */
			/*dmas = <&dma 45 1>, <&dma 46 1>;*/
			/*dma-names = "rx","tx";*/
			arm,primecell-periphid = <0x00041022>;
			num-cs = <1>;
			#address-cells = <1>;
			#size-cells = <0>;
			status = "disabled";
		};

		pcie0: pcie@2B000000 {
			compatible = "starfive,jh7110-pcie","plda,pci-xpressrich3-axi";
			dma-coherent;
			#address-cells = <3>;
			#size-cells = <2>;
			#interrupt-cells = <1>;
			reg = <0x0 0x2B000000 0x0 0x1000000
			       0x9 0x40000000 0x0 0x10000000>;
			reg-names = "reg", "config";
			device_type = "pci";
			starfive,stg-syscon = <&stg_syscon 0xc0 0xc4 0x130 0x1b8>;
			starfive,phyctrl = <&phyctrl0 0x28 0x80>;
			bus-range = <0x0 0xff>;
			ranges = <0x82000000  0x0 0x30000000  0x0 0x30000000 0x0 0x08000000>,
				 <0xc3000000  0x9 0x00000000  0x9 0x00000000 0x0 0x40000000>;
			msi-parent = <&plic>;
			interrupts = <56>;
			interrupt-controller;
			interrupt-names = "msi";
			interrupt-parent = <&plic>;
			interrupt-map-mask = <0x0 0x0 0x0 0x7>;
			interrupt-map = <0x0 0x0 0x0 0x1 &plic 0x1>,
					<0x0 0x0 0x0 0x2 &plic 0x2>,
					<0x0 0x0 0x0 0x3 &plic 0x3>,
					<0x0 0x0 0x0 0x4 &plic 0x4>;
			resets = <&rstgen RSTN_U0_PLDA_PCIE_AXI_MST0>,
				 <&rstgen RSTN_U0_PLDA_PCIE_AXI_SLV0>,
				 <&rstgen RSTN_U0_PLDA_PCIE_AXI_SLV>,
				 <&rstgen RSTN_U0_PLDA_PCIE_BRG>,
				 <&rstgen RSTN_U0_PLDA_PCIE_CORE>,
				 <&rstgen RSTN_U0_PLDA_PCIE_APB>;
			reset-names = "rst_mst0", "rst_slv0", "rst_slv",
				      "rst_brg", "rst_core", "rst_apb";
			clocks = <&clkgen JH7110_NOC_BUS_CLK_STG_AXI>,
				 <&clkgen JH7110_PCIE0_CLK_TL>,
				 <&clkgen JH7110_PCIE0_CLK_AXI_MST0>,
				 <&clkgen JH7110_PCIE0_CLK_APB>;
			clock-names = "noc", "tl", "axi_mst0", "apb";
			status = "disabled";
		};

		pcie1: pcie@2C000000 {
			compatible = "starfive,jh7110-pcie","plda,pci-xpressrich3-axi";
			dma-coherent;
			#address-cells = <3>;
			#size-cells = <2>;
			#interrupt-cells = <1>;
			reg = <0x0 0x2C000000 0x0 0x1000000
			       0x9 0xc0000000 0x0 0x10000000>;
			reg-names = "reg", "config";
			device_type = "pci";
			starfive,stg-syscon = <&stg_syscon 0x270 0x274 0x2e0 0x368>;
			starfive,phyctrl = <&phyctrl1 0x28 0x80>;
			bus-range = <0x0 0xff>;
			ranges = <0x82000000  0x0 0x38000000  0x0 0x38000000 0x0 0x08000000>,
				 <0xc3000000  0x9 0x80000000  0x9 0x80000000 0x0 0x40000000>;
			msi-parent = <&plic>;
			interrupts = <57>;
			interrupt-controller;
			interrupt-names = "msi";
			interrupt-parent = <&plic>;
			interrupt-map-mask = <0x0 0x0 0x0 0x7>;
			interrupt-map = <0x0 0x0 0x0 0x1 &plic 0x1>,
					<0x0 0x0 0x0 0x2 &plic 0x2>,
					<0x0 0x0 0x0 0x3 &plic 0x3>,
					<0x0 0x0 0x0 0x4 &plic 0x4>;
			resets = <&rstgen RSTN_U1_PLDA_PCIE_AXI_MST0>,
				 <&rstgen RSTN_U1_PLDA_PCIE_AXI_SLV0>,
				 <&rstgen RSTN_U1_PLDA_PCIE_AXI_SLV>,
				 <&rstgen RSTN_U1_PLDA_PCIE_BRG>,
				 <&rstgen RSTN_U1_PLDA_PCIE_CORE>,
				 <&rstgen RSTN_U1_PLDA_PCIE_APB>;
			reset-names = "rst_mst0", "rst_slv0", "rst_slv",
				      "rst_brg", "rst_core", "rst_apb";
			clocks = <&clkgen JH7110_NOC_BUS_CLK_STG_AXI>,
				 <&clkgen JH7110_PCIE1_CLK_TL>,
				 <&clkgen JH7110_PCIE1_CLK_AXI_MST0>,
				 <&clkgen JH7110_PCIE1_CLK_APB>;
			clock-names = "noc", "tl", "axi_mst0", "apb";
			status = "disabled";
		};

		mailbox_contrl0: mailbox@0 {
			compatible = "starfive,mail_box";
			reg = <0x0 0x13060000 0x0 0x0001000>;
			clocks = <&clkgen JH7110_MAILBOX_CLK_APB>;
			clock-names = "clk_apb";
			resets = <&rstgen RSTN_U0_MAILBOX_RRESETN>;
			reset-names = "mbx_rre";
			interrupts = <26 27>;
			#mbox-cells = <2>;
			status = "disabled";
		};

		mailbox_client0: mailbox_client@0 {
			compatible = "starfive,mailbox-test";
			mbox-names = "rx", "tx";
			mboxes = <&mailbox_contrl0 0 1>,<&mailbox_contrl0 1 0>;
			status = "disabled";
		};

		display: display-subsystem {
			compatible = "starfive,jh7110-display","verisilicon,display-subsystem";
			ports = <&dc_out_dpi0>;
			status = "disabled";
		};

		dssctrl: dssctrl@295B0000 {
			compatible = "starfive,jh7110-dssctrl","verisilicon,dss-ctrl", "syscon";
			reg = <0 0x295B0000 0 0x90>;
		};

		tda988x_pin: tda988x_pin {
			compatible = "starfive,tda998x_rgb_pin";
			status = "disabled";
		};

		rgb_output: rgb-output {
			compatible = "starfive,jh7110-rgb_output","verisilicon,rgb-encoder";
			//verisilicon,dss-syscon = <&dssctrl>;
			//verisilicon,mux-mask = <0x70 0x380>;
			//verisilicon,mux-val = <0x40 0x280>;
			status = "disabled";
		};

		dc8200: dc8200@29400000 {
			compatible = "starfive,jh7110-dc8200","verisilicon,dc8200";
			verisilicon,dss-syscon = <&dssctrl>;//20220624 panel syscon
			reg = <0x0 0x29400000 0x0 0x100>,
			      <0x0 0x29400800 0x0 0x2000>,
			      <0x0 0x17030000 0x0 0x1000>;
			interrupts = <95>;
			status = "disabled";
			clocks = <&clkgen JH7110_NOC_BUS_CLK_DISP_AXI>,
			<&clkgen JH7110_VOUT_SRC>,
			<&clkgen JH7110_VOUT_TOP_CLK_VOUT_AXI>,
			<&clkgen JH7110_VOUT_TOP_CLK_VOUT_AHB>,
			<&clkvout JH7110_U0_DC8200_CLK_PIX0>,
			<&clkvout JH7110_U0_DC8200_CLK_PIX1>,
			<&clkvout JH7110_U0_DC8200_CLK_AXI>,
			<&clkvout JH7110_U0_DC8200_CLK_CORE>,
			<&clkvout JH7110_U0_DC8200_CLK_AHB>,
			<&clkgen JH7110_VOUT_TOP_CLK_VOUT_AXI>,
			<&clkvout JH7110_DOM_VOUT_TOP_LCD_CLK>,
			<&hdmitx0_pixelclk>,
			<&clkvout JH7110_DC8200_PIX0>,
			<&clkvout JH7110_U0_DC8200_CLK_PIX0_OUT>,
			<&clkvout JH7110_U0_DC8200_CLK_PIX1_OUT>;
			clock-names = "noc_disp","vout_src",
			   "top_vout_axi","top_vout_ahb",
			   "pix_clk","vout_pix1",
			   "axi_clk","core_clk","vout_ahb",
			   "vout_top_axi","vout_top_lcd","hdmitx0_pixelclk","dc8200_pix0",
			   "dc8200_pix0_out","dc8200_pix1_out";
			resets = <&rstgen RSTN_U0_DOM_VOUT_TOP_SRC>,
				 <&rstgen RSTN_U0_DC8200_AXI>,
				 <&rstgen RSTN_U0_DC8200_AHB>,
				 <&rstgen RSTN_U0_DC8200_CORE>,
				 <&rstgen RSTN_U0_NOC_BUS_DISP_AXI_N>;
			reset-names = "rst_vout_src","rst_axi","rst_ahb","rst_core",
					"rst_noc_disp";
		};

		dsi_output: dsi-output {
			compatible = "starfive,jh7110-display-encoder","verisilicon,dsi-encoder";
			status = "disabled";
		};

		mipi_dphy: mipi-dphy@295e0000{
			compatible = "starfive,jh7110-mipi-dphy-tx","m31,mipi-dphy-tx";
			reg = <0x0 0x295e0000 0x0 0x10000>;
			clocks = <&clkvout JH7110_U0_MIPITX_DPHY_CLK_TXESC>;
			clock-names = "dphy_txesc";
			resets = <&rstgen RSTN_U0_MIPITX_DPHY_SYS>,
				 <&rstgen RSTN_U0_MIPITX_DPHY_TXBYTEHS>;
			reset-names = "dphy_sys", "dphy_txbytehs";
			#phy-cells = <0>;
			status = "disabled";
		};

		 mipi_dsi: mipi@295d0000 {
			compatible = "starfive,jh7110-mipi_dsi","cdns,dsi";
			reg = <0x0 0x295d0000 0x0 0x10000>;
			interrupts = <98>;
			reg-names = "dsi";
			clocks = <&clkvout JH7110_U0_CDNS_DSITX_CLK_SYS>,
				 <&clkvout JH7110_U0_CDNS_DSITX_CLK_APB>,
				 <&clkvout JH7110_U0_CDNS_DSITX_CLK_TXESC>,
				 <&clkvout JH7110_U0_CDNS_DSITX_CLK_DPI>;
			clock-names = "sys", "apb", "txesc", "dpi";
			resets = <&rstgen RSTN_U0_CDNS_DSITX_DPI>,
				 <&rstgen RSTN_U0_CDNS_DSITX_APB>,
				 <&rstgen RSTN_U0_CDNS_DSITX_RXESC>,
				 <&rstgen RSTN_U0_CDNS_DSITX_SYS>,
				 <&rstgen RSTN_U0_CDNS_DSITX_TXBYTEHS>,
				 <&rstgen RSTN_U0_CDNS_DSITX_TXESC>;
			reset-names = "dsi_dpi", "dsi_apb", "dsi_rxesc",
					"dsi_sys", "dsi_txbytehs", "dsi_txesc";
			phys = <&mipi_dphy>;
			phy-names = "dphy";
			status = "disabled";

			port {
				dsi_out_port: endpoint@0 {
					remote-endpoint = <&panel_dsi_port>;
				};
				dsi_in_port: endpoint@1 {
					remote-endpoint = <&mipi_out>;
				};
			};

			mipi_panel: panel@0 {
				/*compatible = "";*/
				status = "okay";
			};
		};

		hdmi: hdmi@29590000 {
			compatible = "starfive,jh7110-hdmi","inno,hdmi";
			reg = <0x0 0x29590000 0x0 0x4000>;
			interrupts = <99>;
			/*interrupts = <GIC_SPI 45 IRQ_TYPE_LEVEL_HIGH>;*/
			/*clocks = <&cru  PCLK_HDMI>;*/
			/*clock-names = "pclk";*/
			/*pinctrl-names = "default";*/
			/*pinctrl-0 = <&hdmi_ctl>;*/
			status = "disabled";
			clocks = <&clkvout JH7110_U0_HDMI_TX_CLK_SYS>,
				 <&clkvout JH7110_U0_HDMI_TX_CLK_MCLK>,
				 <&clkvout JH7110_U0_HDMI_TX_CLK_BCLK>,
				 <&hdmitx0_pixelclk>;
			clock-names = "sysclk", "mclk","bclk","pclk";
			resets = <&rstgen RSTN_U0_HDMI_TX_HDMI>;
			reset-names = "hdmi_tx";
			#sound-dai-cells = <0>;
		};

		sound0: snd-card0 {
			compatible = "simple-audio-card";
			simple-audio-card,name = "Starfive-AC108-Sound-Card";
			#address-cells = <1>;
			#size-cells = <0>;
		};

		sound1: snd-card1 {
			compatible = "simple-audio-card";
			simple-audio-card,name = "Starfive-HDMI-Sound-Card";
			#address-cells = <1>;
			#size-cells = <0>;
		};

		sound2: snd-card2 {
			compatible = "simple-audio-card";
			simple-audio-card,name = "Starfive-PDM-Sound-Card";
			#address-cells = <1>;
			#size-cells = <0>;
		};

		sound3: snd-card3 {
			compatible = "simple-audio-card";
			simple-audio-card,name = "Starfive-PWMDAC-Sound-Card";
			#address-cells = <1>;
			#size-cells = <0>;
		};

		sound4: snd-card4 {
			compatible = "simple-audio-card";
			simple-audio-card,name = "Starfive-SPDIF-Sound-Card";
			#address-cells = <1>;
			#size-cells = <0>;
		};

		sound5: snd-card5 {
			compatible = "simple-audio-card";
			simple-audio-card,name = "Starfive-TDM-Sound-Card";
			#address-cells = <1>;
			#size-cells = <0>;
		};

		sound6: snd-card6 {
			compatible = "simple-audio-card";
			simple-audio-card,name = "Starfive-WM8960-Sound-Card";
			#address-cells = <1>;
			#size-cells = <0>;
		};

		co_process: e24@0 {
			compatible = "starfive,e24";
			dma-coherent;
			reg = <0x0 0x6e210000 0x0 0x00001000>,
				<0x0 0x6e211000 0x0 0x0003f000>;
			reg-names = "ecmd", "espace";
			clocks = <&clkgen JH7110_E2_RTC_CLK>,
				 <&clkgen JH7110_E2_CLK_CORE>,
				 <&clkgen JH7110_E2_CLK_DBG>;
			clock-names = "clk_rtc", "clk_core", "clk_dbg";
			resets = <&rstgen RSTN_U0_E24_CORE>;
			reset-names = "e24_core";
			starfive,stg-syscon = <&stg_syscon>;
			interrupt-parent = <&plic>;
			firmware-name = "e24_elf";
			irq-mode = <1>;
			mbox-names = "tx", "rx";
			mboxes = <&mailbox_contrl0 0 2>,<&mailbox_contrl0 2 0>;
			#address-cells = <1>;
			#size-cells = <1>;
			ranges = <0x6ce00000 0x0 0x6ce00000 0x1600000>;
			status = "disabled";
			dsp@0 {};
		};

		xrp: xrp@0 {
			compatible = "cdns,xrp";
			dma-coherent;
			reg = <0x0  0x10230000 0x0 0x00010000
				0x0  0x10240000 0x0 0x00010000>;
			memory-region = <&xrp_reserved>;
			clocks = <&clkgen JH7110_HIFI4_CLK_CORE>;
			clock-names = "core_clk";
			resets = <&rstgen RSTN_U0_HIFI4_CORE>,
				 <&rstgen RSTN_U0_HIFI4_AXI>;
			reset-names = "rst_core","rst_axi";
			starfive,stg-syscon = <&stg_syscon>;
			firmware-name = "hifi4_elf";
			#address-cells = <1>;
			#size-cells = <1>;
			ranges = <0x40000000 0x0 0x20000000 0x040000
				0xf0000000 0x0 0xf0000000 0x03000000>;
			status = "disabled";
			dsp@0 {
			};
		};

		starfive_cpufreq: starfive,jh7110-cpufreq {
			compatible = "starfive,jh7110-cpufreq";
			clocks = <&clkgen JH7110_CPU_CORE>;
			clock-names = "cpu_clk";
		};
	};
};
