X86_64 W+RW+WR+WW+mfence+mfence+po
"Rfe MFencedRW Coe MFencedWR Fre PodWW Coe"
Cycle=Rfe MFencedRW Coe MFencedWR Fre PodWW Coe
Relax=
Safe=Rfe Fre Coe PodWW MFencedWR MFencedRW
Generator=diy7 (version 7.55+01(dev))
Prefetch=1:x=F,1:y=W,2:y=F,2:z=T,3:z=F,3:x=W
Com=Rf Co Fr Co
Orig=Rfe MFencedRW Coe MFencedWR Fre PodWW Coe
Align=
{
uint64_t z; uint64_t y; uint64_t x; uint64_t 2:rax; uint64_t 1:rax;

}
 P0          | P1            | P2            | P3          ;
 movq $2,(x) | movq (x),%rax | movq $2,(y)   | movq $1,(z) ;
             | mfence        | mfence        | movq $1,(x) ;
             | movq $1,(y)   | movq (z),%rax |             ;
exists (x=2 /\ y=2 /\ 1:rax=2 /\ 2:rax=0)
