# Component constraints for G:\Labo_DSP\Labo_1\Labo1_opg2\basisDSPproject_labo1_opg2.cydsn\TopDesign\TopDesign.cysch
# Project: G:\Labo_DSP\Labo_1\Labo1_opg2\basisDSPproject_labo1_opg2.cydsn\basisDSPproject_labo1_opg2.cyprj
# Date: Wed, 10 Feb 2016 18:02:35 GMT
