# Reading C:/intelFPGA/17.0/modelsim_ase/tcl/vsim/pref.tcl
do test_all.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:36:11 on Nov 28,2017
# vlog -reportprogress 300 ./zeroFlagCheck.sv 
# -- Compiling module zeroFlagCheck
# -- Compiling module zeroFlagCheck_testbench
# 
# Top level modules:
# 	zeroFlagCheck_testbench
# End time: 10:36:11 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:36:11 on Nov 28,2017
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# 
# Top level modules:
# 	full_adder_testbench
# End time: 10:36:11 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:36:11 on Nov 28,2017
# vlog -reportprogress 300 ./Big64full_adder.sv 
# -- Compiling module Big64full_adder
# -- Compiling module Big64full_adder_testbench
# 
# Top level modules:
# 	Big64full_adder_testbench
# End time: 10:36:11 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:36:11 on Nov 28,2017
# vlog -reportprogress 300 ./bw_or.sv 
# -- Compiling module bw_or
# -- Compiling module bw_or_testbench
# 
# Top level modules:
# 	bw_or_testbench
# End time: 10:36:11 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:36:11 on Nov 28,2017
# vlog -reportprogress 300 ./bw_and.sv 
# -- Compiling module bw_and
# -- Compiling module bw_and_testbench
# 
# Top level modules:
# 	bw_and_testbench
# End time: 10:36:11 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:36:11 on Nov 28,2017
# vlog -reportprogress 300 ./bw_xor.sv 
# -- Compiling module bw_xor
# -- Compiling module bw_xor_testbench
# 
# Top level modules:
# 	bw_xor_testbench
# End time: 10:36:11 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:36:11 on Nov 28,2017
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 10:36:11 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:36:11 on Nov 28,2017
# vlog -reportprogress 300 ./Big64mux2_1.sv 
# -- Compiling module Big64mux2_1
# -- Compiling module Big64mux2_1_testbench
# 
# Top level modules:
# 	Big64mux2_1_testbench
# End time: 10:36:11 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:36:11 on Nov 28,2017
# vlog -reportprogress 300 ./Big64mux8_1.sv 
# -- Compiling module Big64mux8_1
# -- Compiling module Big64mux8_1_testbench
# 
# Top level modules:
# 	Big64mux8_1_testbench
# End time: 10:36:11 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:36:11 on Nov 28,2017
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 10:36:12 on Nov 28,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:36:12 on Nov 28,2017
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 10:36:12 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:36:12 on Nov 28,2017
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# End time: 10:36:12 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:36:12 on Nov 28,2017
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 10:36:12 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:36:12 on Nov 28,2017
# vlog -reportprogress 300 ./n_mux2_1.sv 
# -- Compiling module n_mux2_1
# 
# Top level modules:
# 	n_mux2_1
# End time: 10:36:12 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:36:12 on Nov 28,2017
# vlog -reportprogress 300 ./instr_decoder.sv 
# -- Compiling module instr_decoder
# 
# Top level modules:
# 	instr_decoder
# End time: 10:36:12 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:36:12 on Nov 28,2017
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_testbench
# 
# Top level modules:
# 	sign_extend_testbench
# End time: 10:36:12 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:36:12 on Nov 28,2017
# vlog -reportprogress 300 ./program_counter.sv 
# -- Compiling module program_counter
# 
# Top level modules:
# 	program_counter
# End time: 10:36:12 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:36:12 on Nov 28,2017
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 10:36:12 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:36:12 on Nov 28,2017
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 10:36:12 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:36:12 on Nov 28,2017
# vlog -reportprogress 300 ./Big64mux8_1.sv 
# -- Compiling module Big64mux8_1
# -- Compiling module Big64mux8_1_testbench
# 
# Top level modules:
# 	Big64mux8_1_testbench
# End time: 10:36:12 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:36:13 on Nov 28,2017
# vlog -reportprogress 300 ./Big64mux2_1.sv 
# -- Compiling module Big64mux2_1
# -- Compiling module Big64mux2_1_testbench
# 
# Top level modules:
# 	Big64mux2_1_testbench
# End time: 10:36:13 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:36:13 on Nov 28,2017
# vlog -reportprogress 300 ./Big64mux8_1.sv 
# -- Compiling module Big64mux8_1
# -- Compiling module Big64mux8_1_testbench
# 
# Top level modules:
# 	Big64mux8_1_testbench
# End time: 10:36:13 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:36:13 on Nov 28,2017
# vlog -reportprogress 300 ./transposer.sv 
# -- Compiling module transposer
# -- Compiling module transposer_testbench
# 
# Top level modules:
# 	transposer_testbench
# End time: 10:36:13 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:36:13 on Nov 28,2017
# vlog -reportprogress 300 ./prepend.sv 
# -- Compiling module prepend
# 
# Top level modules:
# 	prepend
# End time: 10:36:13 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:36:13 on Nov 28,2017
# vlog -reportprogress 300 ./Reg_Create.sv 
# -- Compiling module Reg_Create
# -- Compiling module Reg_Create_testbench
# 
# Top level modules:
# 	Reg_Create_testbench
# End time: 10:36:13 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:36:13 on Nov 28,2017
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regfile_testbench
# 
# Top level modules:
# 	regfile_testbench
# End time: 10:36:13 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:36:13 on Nov 28,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 10:36:13 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:36:13 on Nov 28,2017
# vlog -reportprogress 300 ./Decoder.sv 
# -- Compiling module Decoder
# -- Compiling module Decoder_testbench
# 
# Top level modules:
# 	Decoder_testbench
# End time: 10:36:13 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:36:13 on Nov 28,2017
# vlog -reportprogress 300 ./Mem_create.sv 
# -- Compiling module Mem_Create
# -- Compiling module Mem_Create_testbench
# 
# Top level modules:
# 	Mem_Create_testbench
# End time: 10:36:13 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:36:13 on Nov 28,2017
# vlog -reportprogress 300 ./mux_64by_32.sv 
# -- Compiling module mux_64by_32
# -- Compiling module mux_64by_32_testbench
# 
# Top level modules:
# 	mux_64by_32_testbench
# End time: 10:36:13 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:36:13 on Nov 28,2017
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 10:36:14 on Nov 28,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:36:14 on Nov 28,2017
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 10:36:14 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:36:14 on Nov 28,2017
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 10:36:14 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:36:14 on Nov 28,2017
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 10:36:14 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:36:14 on Nov 28,2017
# vlog -reportprogress 300 ./sign_extend_unsigned.sv 
# -- Compiling module sign_extend_unsigned
# 
# Top level modules:
# 	sign_extend_unsigned
# End time: 10:36:14 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:36:14 on Nov 28,2017
# vlog -reportprogress 300 ./register_BABY_Maker.sv 
# -- Compiling module register_BABY_Maker
# -- Compiling module Reg_Create_testbench
# 
# Top level modules:
# 	register_BABY_Maker
# 	Reg_Create_testbench
# End time: 10:36:14 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:36:14 on Nov 28,2017
# vlog -reportprogress 300 ./fowarding.sv 
# -- Compiling module fowarding
# 
# Top level modules:
# 	fowarding
# End time: 10:36:14 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_testbench 
# Start time: 10:36:14 on Nov 28,2017
# Loading sv_std.std
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.program_counter
# Loading work.register
# Loading work.alu
# Loading work.Big64full_adder
# Loading work.mux2_1
# Loading work.full_adder
# Loading work.bw_and
# Loading work.bw_or
# Loading work.bw_xor
# Loading work.Big64mux8_1
# Loading work.Big64mux2_1
# Loading work.zeroFlagCheck
# Loading work.sign_extend
# Loading work.shifter
# Loading work.instructmem
# Loading work.register_BABY_Maker
# Loading work.instr_decoder
# Loading work.n_mux2_1
# Loading work.regfile
# Loading work.Decoder
# Loading work.Mem_Create
# Loading work.mux_64by_32
# Loading work.sign_extend_unsigned
# Loading work.fowarding
# Loading work.transposer
# Loading work.prepend
# Loading work.Reg_Create
# Loading work.datamem
# Loading work.D_FF
# Loading work.mux32_1
# Loading work.mux4_1
# ** Warning: (vsim-3015) ./cpu.sv(241): [PCDPC] - Port size (293) does not match connection size (292) for port 'q'. The port definition is at: ./register_BABY_Maker.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/regdec_pipe File: ./register_BABY_Maker.sv
# ** Warning: (vsim-3015) ./cpu.sv(241): [PCDPC] - Port size (293) does not match connection size (292) for port 'in'. The port definition is at: ./register_BABY_Maker.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/regdec_pipe File: ./register_BABY_Maker.sv
# ** Warning: (vsim-3015) ./cpu.sv(339): [PCDPC] - Port size (205) does not match connection size (204) for port 'q'. The port definition is at: ./register_BABY_Maker.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/execute_pipe File: ./register_BABY_Maker.sv
# ** Warning: (vsim-3015) ./cpu.sv(339): [PCDPC] - Port size (205) does not match connection size (204) for port 'in'. The port definition is at: ./register_BABY_Maker.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/execute_pipe File: ./register_BABY_Maker.sv
# ** Warning: Design size of 8871 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Daniel H  Hostname: DESKTOP-GLULL4N  ProcessID: 5092
#           Attempting to use alternate WLF file "./wlfttird5k".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfttird5k
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./CPU/test01_AddiB.arm
# ** Note: $stop    : ./cpu.sv(428)
#    Time: 515 us  Iteration: 1  Instance: /cpu_testbench
# Break in Module cpu_testbench at ./cpu.sv line 428
do test_all.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:37:03 on Nov 28,2017
# vlog -reportprogress 300 ./zeroFlagCheck.sv 
# -- Compiling module zeroFlagCheck
# -- Compiling module zeroFlagCheck_testbench
# 
# Top level modules:
# 	zeroFlagCheck_testbench
# End time: 10:37:03 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:37:03 on Nov 28,2017
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# 
# Top level modules:
# 	full_adder_testbench
# End time: 10:37:03 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:37:03 on Nov 28,2017
# vlog -reportprogress 300 ./Big64full_adder.sv 
# -- Compiling module Big64full_adder
# -- Compiling module Big64full_adder_testbench
# 
# Top level modules:
# 	Big64full_adder_testbench
# End time: 10:37:03 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:37:03 on Nov 28,2017
# vlog -reportprogress 300 ./bw_or.sv 
# -- Compiling module bw_or
# -- Compiling module bw_or_testbench
# 
# Top level modules:
# 	bw_or_testbench
# End time: 10:37:03 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:37:03 on Nov 28,2017
# vlog -reportprogress 300 ./bw_and.sv 
# -- Compiling module bw_and
# -- Compiling module bw_and_testbench
# 
# Top level modules:
# 	bw_and_testbench
# End time: 10:37:03 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:37:03 on Nov 28,2017
# vlog -reportprogress 300 ./bw_xor.sv 
# -- Compiling module bw_xor
# -- Compiling module bw_xor_testbench
# 
# Top level modules:
# 	bw_xor_testbench
# End time: 10:37:03 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:37:03 on Nov 28,2017
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 10:37:03 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:37:03 on Nov 28,2017
# vlog -reportprogress 300 ./Big64mux2_1.sv 
# -- Compiling module Big64mux2_1
# -- Compiling module Big64mux2_1_testbench
# 
# Top level modules:
# 	Big64mux2_1_testbench
# End time: 10:37:03 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:37:03 on Nov 28,2017
# vlog -reportprogress 300 ./Big64mux8_1.sv 
# -- Compiling module Big64mux8_1
# -- Compiling module Big64mux8_1_testbench
# 
# Top level modules:
# 	Big64mux8_1_testbench
# End time: 10:37:04 on Nov 28,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:37:04 on Nov 28,2017
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 10:37:04 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:37:04 on Nov 28,2017
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 10:37:04 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:37:04 on Nov 28,2017
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# End time: 10:37:04 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:37:04 on Nov 28,2017
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 10:37:04 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:37:04 on Nov 28,2017
# vlog -reportprogress 300 ./n_mux2_1.sv 
# -- Compiling module n_mux2_1
# 
# Top level modules:
# 	n_mux2_1
# End time: 10:37:04 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:37:04 on Nov 28,2017
# vlog -reportprogress 300 ./instr_decoder.sv 
# -- Compiling module instr_decoder
# 
# Top level modules:
# 	instr_decoder
# End time: 10:37:04 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:37:04 on Nov 28,2017
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_testbench
# 
# Top level modules:
# 	sign_extend_testbench
# End time: 10:37:04 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:37:04 on Nov 28,2017
# vlog -reportprogress 300 ./program_counter.sv 
# -- Compiling module program_counter
# 
# Top level modules:
# 	program_counter
# End time: 10:37:04 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:37:04 on Nov 28,2017
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 10:37:04 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:37:04 on Nov 28,2017
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 10:37:04 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:37:04 on Nov 28,2017
# vlog -reportprogress 300 ./Big64mux8_1.sv 
# -- Compiling module Big64mux8_1
# -- Compiling module Big64mux8_1_testbench
# 
# Top level modules:
# 	Big64mux8_1_testbench
# End time: 10:37:05 on Nov 28,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:37:05 on Nov 28,2017
# vlog -reportprogress 300 ./Big64mux2_1.sv 
# -- Compiling module Big64mux2_1
# -- Compiling module Big64mux2_1_testbench
# 
# Top level modules:
# 	Big64mux2_1_testbench
# End time: 10:37:05 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:37:05 on Nov 28,2017
# vlog -reportprogress 300 ./Big64mux8_1.sv 
# -- Compiling module Big64mux8_1
# -- Compiling module Big64mux8_1_testbench
# 
# Top level modules:
# 	Big64mux8_1_testbench
# End time: 10:37:05 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:37:05 on Nov 28,2017
# vlog -reportprogress 300 ./transposer.sv 
# -- Compiling module transposer
# -- Compiling module transposer_testbench
# 
# Top level modules:
# 	transposer_testbench
# End time: 10:37:05 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:37:05 on Nov 28,2017
# vlog -reportprogress 300 ./prepend.sv 
# -- Compiling module prepend
# 
# Top level modules:
# 	prepend
# End time: 10:37:05 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:37:05 on Nov 28,2017
# vlog -reportprogress 300 ./Reg_Create.sv 
# -- Compiling module Reg_Create
# -- Compiling module Reg_Create_testbench
# 
# Top level modules:
# 	Reg_Create_testbench
# End time: 10:37:05 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:37:05 on Nov 28,2017
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regfile_testbench
# 
# Top level modules:
# 	regfile_testbench
# End time: 10:37:05 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:37:05 on Nov 28,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 10:37:05 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:37:05 on Nov 28,2017
# vlog -reportprogress 300 ./Decoder.sv 
# -- Compiling module Decoder
# -- Compiling module Decoder_testbench
# 
# Top level modules:
# 	Decoder_testbench
# End time: 10:37:05 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:37:05 on Nov 28,2017
# vlog -reportprogress 300 ./Mem_create.sv 
# -- Compiling module Mem_Create
# -- Compiling module Mem_Create_testbench
# 
# Top level modules:
# 	Mem_Create_testbench
# End time: 10:37:05 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:37:05 on Nov 28,2017
# vlog -reportprogress 300 ./mux_64by_32.sv 
# -- Compiling module mux_64by_32
# -- Compiling module mux_64by_32_testbench
# 
# Top level modules:
# 	mux_64by_32_testbench
# End time: 10:37:06 on Nov 28,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:37:06 on Nov 28,2017
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 10:37:06 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:37:06 on Nov 28,2017
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 10:37:06 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:37:06 on Nov 28,2017
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 10:37:06 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:37:06 on Nov 28,2017
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 10:37:06 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:37:06 on Nov 28,2017
# vlog -reportprogress 300 ./sign_extend_unsigned.sv 
# -- Compiling module sign_extend_unsigned
# 
# Top level modules:
# 	sign_extend_unsigned
# End time: 10:37:06 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:37:06 on Nov 28,2017
# vlog -reportprogress 300 ./register_BABY_Maker.sv 
# -- Compiling module register_BABY_Maker
# -- Compiling module Reg_Create_testbench
# 
# Top level modules:
# 	register_BABY_Maker
# 	Reg_Create_testbench
# End time: 10:37:06 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:37:06 on Nov 28,2017
# vlog -reportprogress 300 ./fowarding.sv 
# -- Compiling module fowarding
# 
# Top level modules:
# 	fowarding
# End time: 10:37:06 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:37:07 on Nov 28,2017, Elapsed time: 0:00:53
# Errors: 0, Warnings: 7
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_testbench 
# Start time: 10:37:07 on Nov 28,2017
# Loading sv_std.std
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.program_counter
# Loading work.register
# Loading work.alu
# Loading work.Big64full_adder
# Loading work.mux2_1
# Loading work.full_adder
# Loading work.bw_and
# Loading work.bw_or
# Loading work.bw_xor
# Loading work.Big64mux8_1
# Loading work.Big64mux2_1
# Loading work.zeroFlagCheck
# Loading work.sign_extend
# Loading work.shifter
# Loading work.instructmem
# Loading work.register_BABY_Maker
# Loading work.instr_decoder
# Loading work.n_mux2_1
# Loading work.regfile
# Loading work.Decoder
# Loading work.Mem_Create
# Loading work.mux_64by_32
# Loading work.sign_extend_unsigned
# Loading work.fowarding
# Loading work.transposer
# Loading work.prepend
# Loading work.Reg_Create
# Loading work.datamem
# Loading work.D_FF
# Loading work.mux32_1
# Loading work.mux4_1
# ** Warning: (vsim-3015) ./cpu.sv(241): [PCDPC] - Port size (293) does not match connection size (292) for port 'q'. The port definition is at: ./register_BABY_Maker.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/regdec_pipe File: ./register_BABY_Maker.sv
# ** Warning: (vsim-3015) ./cpu.sv(241): [PCDPC] - Port size (293) does not match connection size (292) for port 'in'. The port definition is at: ./register_BABY_Maker.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/regdec_pipe File: ./register_BABY_Maker.sv
# ** Warning: (vsim-3015) ./cpu.sv(339): [PCDPC] - Port size (205) does not match connection size (204) for port 'q'. The port definition is at: ./register_BABY_Maker.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/execute_pipe File: ./register_BABY_Maker.sv
# ** Warning: (vsim-3015) ./cpu.sv(339): [PCDPC] - Port size (205) does not match connection size (204) for port 'in'. The port definition is at: ./register_BABY_Maker.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/execute_pipe File: ./register_BABY_Maker.sv
# ** Warning: Design size of 8871 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Daniel H  Hostname: DESKTOP-GLULL4N  ProcessID: 5092
#           Attempting to use alternate WLF file "./wlftcjcagr".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftcjcagr
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./CPU/test02_AddsSubs.arm
# ** Note: $stop    : ./cpu.sv(428)
#    Time: 515 us  Iteration: 1  Instance: /cpu_testbench
# Break in Module cpu_testbench at ./cpu.sv line 428
do test_all.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:09 on Nov 28,2017
# vlog -reportprogress 300 ./zeroFlagCheck.sv 
# -- Compiling module zeroFlagCheck
# -- Compiling module zeroFlagCheck_testbench
# 
# Top level modules:
# 	zeroFlagCheck_testbench
# End time: 10:39:09 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:09 on Nov 28,2017
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# 
# Top level modules:
# 	full_adder_testbench
# End time: 10:39:09 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:09 on Nov 28,2017
# vlog -reportprogress 300 ./Big64full_adder.sv 
# -- Compiling module Big64full_adder
# -- Compiling module Big64full_adder_testbench
# 
# Top level modules:
# 	Big64full_adder_testbench
# End time: 10:39:09 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:09 on Nov 28,2017
# vlog -reportprogress 300 ./bw_or.sv 
# -- Compiling module bw_or
# -- Compiling module bw_or_testbench
# 
# Top level modules:
# 	bw_or_testbench
# End time: 10:39:10 on Nov 28,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:10 on Nov 28,2017
# vlog -reportprogress 300 ./bw_and.sv 
# -- Compiling module bw_and
# -- Compiling module bw_and_testbench
# 
# Top level modules:
# 	bw_and_testbench
# End time: 10:39:10 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:10 on Nov 28,2017
# vlog -reportprogress 300 ./bw_xor.sv 
# -- Compiling module bw_xor
# -- Compiling module bw_xor_testbench
# 
# Top level modules:
# 	bw_xor_testbench
# End time: 10:39:10 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:10 on Nov 28,2017
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 10:39:10 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:10 on Nov 28,2017
# vlog -reportprogress 300 ./Big64mux2_1.sv 
# -- Compiling module Big64mux2_1
# -- Compiling module Big64mux2_1_testbench
# 
# Top level modules:
# 	Big64mux2_1_testbench
# End time: 10:39:10 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:10 on Nov 28,2017
# vlog -reportprogress 300 ./Big64mux8_1.sv 
# -- Compiling module Big64mux8_1
# -- Compiling module Big64mux8_1_testbench
# 
# Top level modules:
# 	Big64mux8_1_testbench
# End time: 10:39:10 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:10 on Nov 28,2017
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 10:39:10 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:10 on Nov 28,2017
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 10:39:10 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:10 on Nov 28,2017
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# End time: 10:39:10 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:10 on Nov 28,2017
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 10:39:10 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:10 on Nov 28,2017
# vlog -reportprogress 300 ./n_mux2_1.sv 
# -- Compiling module n_mux2_1
# 
# Top level modules:
# 	n_mux2_1
# End time: 10:39:10 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:10 on Nov 28,2017
# vlog -reportprogress 300 ./instr_decoder.sv 
# -- Compiling module instr_decoder
# 
# Top level modules:
# 	instr_decoder
# End time: 10:39:11 on Nov 28,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:11 on Nov 28,2017
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_testbench
# 
# Top level modules:
# 	sign_extend_testbench
# End time: 10:39:11 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:11 on Nov 28,2017
# vlog -reportprogress 300 ./program_counter.sv 
# -- Compiling module program_counter
# 
# Top level modules:
# 	program_counter
# End time: 10:39:11 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:11 on Nov 28,2017
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 10:39:11 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:11 on Nov 28,2017
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 10:39:11 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:11 on Nov 28,2017
# vlog -reportprogress 300 ./Big64mux8_1.sv 
# -- Compiling module Big64mux8_1
# -- Compiling module Big64mux8_1_testbench
# 
# Top level modules:
# 	Big64mux8_1_testbench
# End time: 10:39:11 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:11 on Nov 28,2017
# vlog -reportprogress 300 ./Big64mux2_1.sv 
# -- Compiling module Big64mux2_1
# -- Compiling module Big64mux2_1_testbench
# 
# Top level modules:
# 	Big64mux2_1_testbench
# End time: 10:39:11 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:11 on Nov 28,2017
# vlog -reportprogress 300 ./Big64mux8_1.sv 
# -- Compiling module Big64mux8_1
# -- Compiling module Big64mux8_1_testbench
# 
# Top level modules:
# 	Big64mux8_1_testbench
# End time: 10:39:11 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:11 on Nov 28,2017
# vlog -reportprogress 300 ./transposer.sv 
# -- Compiling module transposer
# -- Compiling module transposer_testbench
# 
# Top level modules:
# 	transposer_testbench
# End time: 10:39:11 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:11 on Nov 28,2017
# vlog -reportprogress 300 ./prepend.sv 
# -- Compiling module prepend
# 
# Top level modules:
# 	prepend
# End time: 10:39:12 on Nov 28,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:12 on Nov 28,2017
# vlog -reportprogress 300 ./Reg_Create.sv 
# -- Compiling module Reg_Create
# -- Compiling module Reg_Create_testbench
# 
# Top level modules:
# 	Reg_Create_testbench
# End time: 10:39:12 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:12 on Nov 28,2017
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regfile_testbench
# 
# Top level modules:
# 	regfile_testbench
# End time: 10:39:12 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:12 on Nov 28,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 10:39:12 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:12 on Nov 28,2017
# vlog -reportprogress 300 ./Decoder.sv 
# -- Compiling module Decoder
# -- Compiling module Decoder_testbench
# 
# Top level modules:
# 	Decoder_testbench
# End time: 10:39:12 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:12 on Nov 28,2017
# vlog -reportprogress 300 ./Mem_create.sv 
# -- Compiling module Mem_Create
# -- Compiling module Mem_Create_testbench
# 
# Top level modules:
# 	Mem_Create_testbench
# End time: 10:39:12 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:12 on Nov 28,2017
# vlog -reportprogress 300 ./mux_64by_32.sv 
# -- Compiling module mux_64by_32
# -- Compiling module mux_64by_32_testbench
# 
# Top level modules:
# 	mux_64by_32_testbench
# End time: 10:39:12 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:12 on Nov 28,2017
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 10:39:12 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:12 on Nov 28,2017
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 10:39:12 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:12 on Nov 28,2017
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 10:39:12 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:13 on Nov 28,2017
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 10:39:13 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:13 on Nov 28,2017
# vlog -reportprogress 300 ./sign_extend_unsigned.sv 
# -- Compiling module sign_extend_unsigned
# 
# Top level modules:
# 	sign_extend_unsigned
# End time: 10:39:13 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:13 on Nov 28,2017
# vlog -reportprogress 300 ./register_BABY_Maker.sv 
# -- Compiling module register_BABY_Maker
# -- Compiling module Reg_Create_testbench
# 
# Top level modules:
# 	register_BABY_Maker
# 	Reg_Create_testbench
# End time: 10:39:13 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:13 on Nov 28,2017
# vlog -reportprogress 300 ./fowarding.sv 
# -- Compiling module fowarding
# 
# Top level modules:
# 	fowarding
# End time: 10:39:13 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:39:14 on Nov 28,2017, Elapsed time: 0:02:07
# Errors: 0, Warnings: 7
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_testbench 
# Start time: 10:39:14 on Nov 28,2017
# Loading sv_std.std
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.program_counter
# Loading work.register
# Loading work.alu
# Loading work.Big64full_adder
# Loading work.mux2_1
# Loading work.full_adder
# Loading work.bw_and
# Loading work.bw_or
# Loading work.bw_xor
# Loading work.Big64mux8_1
# Loading work.Big64mux2_1
# Loading work.zeroFlagCheck
# Loading work.sign_extend
# Loading work.shifter
# Loading work.instructmem
# Loading work.register_BABY_Maker
# Loading work.instr_decoder
# Loading work.n_mux2_1
# Loading work.regfile
# Loading work.Decoder
# Loading work.Mem_Create
# Loading work.mux_64by_32
# Loading work.sign_extend_unsigned
# Loading work.fowarding
# Loading work.transposer
# Loading work.prepend
# Loading work.Reg_Create
# Loading work.datamem
# Loading work.D_FF
# Loading work.mux32_1
# Loading work.mux4_1
# ** Warning: (vsim-3015) ./cpu.sv(241): [PCDPC] - Port size (293) does not match connection size (292) for port 'q'. The port definition is at: ./register_BABY_Maker.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/regdec_pipe File: ./register_BABY_Maker.sv
# ** Warning: (vsim-3015) ./cpu.sv(241): [PCDPC] - Port size (293) does not match connection size (292) for port 'in'. The port definition is at: ./register_BABY_Maker.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/regdec_pipe File: ./register_BABY_Maker.sv
# ** Warning: (vsim-3015) ./cpu.sv(339): [PCDPC] - Port size (205) does not match connection size (204) for port 'q'. The port definition is at: ./register_BABY_Maker.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/execute_pipe File: ./register_BABY_Maker.sv
# ** Warning: (vsim-3015) ./cpu.sv(339): [PCDPC] - Port size (205) does not match connection size (204) for port 'in'. The port definition is at: ./register_BABY_Maker.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/execute_pipe File: ./register_BABY_Maker.sv
# ** Warning: Design size of 8871 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Daniel H  Hostname: DESKTOP-GLULL4N  ProcessID: 5092
#           Attempting to use alternate WLF file "./wlftdeeziq".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftdeeziq
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./CPU/test03_CbzB.arm
# ** Note: $stop    : ./cpu.sv(428)
#    Time: 515 us  Iteration: 1  Instance: /cpu_testbench
# Break in Module cpu_testbench at ./cpu.sv line 428
do test_all.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:40:19 on Nov 28,2017
# vlog -reportprogress 300 ./zeroFlagCheck.sv 
# -- Compiling module zeroFlagCheck
# -- Compiling module zeroFlagCheck_testbench
# 
# Top level modules:
# 	zeroFlagCheck_testbench
# End time: 10:40:19 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:40:19 on Nov 28,2017
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# 
# Top level modules:
# 	full_adder_testbench
# End time: 10:40:19 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:40:19 on Nov 28,2017
# vlog -reportprogress 300 ./Big64full_adder.sv 
# -- Compiling module Big64full_adder
# -- Compiling module Big64full_adder_testbench
# 
# Top level modules:
# 	Big64full_adder_testbench
# End time: 10:40:19 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:40:19 on Nov 28,2017
# vlog -reportprogress 300 ./bw_or.sv 
# -- Compiling module bw_or
# -- Compiling module bw_or_testbench
# 
# Top level modules:
# 	bw_or_testbench
# End time: 10:40:19 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:40:19 on Nov 28,2017
# vlog -reportprogress 300 ./bw_and.sv 
# -- Compiling module bw_and
# -- Compiling module bw_and_testbench
# 
# Top level modules:
# 	bw_and_testbench
# End time: 10:40:19 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:40:19 on Nov 28,2017
# vlog -reportprogress 300 ./bw_xor.sv 
# -- Compiling module bw_xor
# -- Compiling module bw_xor_testbench
# 
# Top level modules:
# 	bw_xor_testbench
# End time: 10:40:20 on Nov 28,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:40:20 on Nov 28,2017
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 10:40:20 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:40:20 on Nov 28,2017
# vlog -reportprogress 300 ./Big64mux2_1.sv 
# -- Compiling module Big64mux2_1
# -- Compiling module Big64mux2_1_testbench
# 
# Top level modules:
# 	Big64mux2_1_testbench
# End time: 10:40:20 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:40:20 on Nov 28,2017
# vlog -reportprogress 300 ./Big64mux8_1.sv 
# -- Compiling module Big64mux8_1
# -- Compiling module Big64mux8_1_testbench
# 
# Top level modules:
# 	Big64mux8_1_testbench
# End time: 10:40:20 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:40:20 on Nov 28,2017
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 10:40:20 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:40:20 on Nov 28,2017
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 10:40:20 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:40:20 on Nov 28,2017
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# End time: 10:40:20 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:40:20 on Nov 28,2017
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 10:40:20 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:40:20 on Nov 28,2017
# vlog -reportprogress 300 ./n_mux2_1.sv 
# -- Compiling module n_mux2_1
# 
# Top level modules:
# 	n_mux2_1
# End time: 10:40:20 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:40:20 on Nov 28,2017
# vlog -reportprogress 300 ./instr_decoder.sv 
# -- Compiling module instr_decoder
# 
# Top level modules:
# 	instr_decoder
# End time: 10:40:20 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:40:20 on Nov 28,2017
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_testbench
# 
# Top level modules:
# 	sign_extend_testbench
# End time: 10:40:20 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:40:21 on Nov 28,2017
# vlog -reportprogress 300 ./program_counter.sv 
# -- Compiling module program_counter
# 
# Top level modules:
# 	program_counter
# End time: 10:40:21 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:40:21 on Nov 28,2017
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 10:40:21 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:40:21 on Nov 28,2017
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 10:40:21 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:40:21 on Nov 28,2017
# vlog -reportprogress 300 ./Big64mux8_1.sv 
# -- Compiling module Big64mux8_1
# -- Compiling module Big64mux8_1_testbench
# 
# Top level modules:
# 	Big64mux8_1_testbench
# End time: 10:40:21 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:40:21 on Nov 28,2017
# vlog -reportprogress 300 ./Big64mux2_1.sv 
# -- Compiling module Big64mux2_1
# -- Compiling module Big64mux2_1_testbench
# 
# Top level modules:
# 	Big64mux2_1_testbench
# End time: 10:40:21 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:40:21 on Nov 28,2017
# vlog -reportprogress 300 ./Big64mux8_1.sv 
# -- Compiling module Big64mux8_1
# -- Compiling module Big64mux8_1_testbench
# 
# Top level modules:
# 	Big64mux8_1_testbench
# End time: 10:40:21 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:40:21 on Nov 28,2017
# vlog -reportprogress 300 ./transposer.sv 
# -- Compiling module transposer
# -- Compiling module transposer_testbench
# 
# Top level modules:
# 	transposer_testbench
# End time: 10:40:21 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:40:21 on Nov 28,2017
# vlog -reportprogress 300 ./prepend.sv 
# -- Compiling module prepend
# 
# Top level modules:
# 	prepend
# End time: 10:40:21 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:40:21 on Nov 28,2017
# vlog -reportprogress 300 ./Reg_Create.sv 
# -- Compiling module Reg_Create
# -- Compiling module Reg_Create_testbench
# 
# Top level modules:
# 	Reg_Create_testbench
# End time: 10:40:21 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:40:21 on Nov 28,2017
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regfile_testbench
# 
# Top level modules:
# 	regfile_testbench
# End time: 10:40:21 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:40:22 on Nov 28,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 10:40:22 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:40:22 on Nov 28,2017
# vlog -reportprogress 300 ./Decoder.sv 
# -- Compiling module Decoder
# -- Compiling module Decoder_testbench
# 
# Top level modules:
# 	Decoder_testbench
# End time: 10:40:22 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:40:22 on Nov 28,2017
# vlog -reportprogress 300 ./Mem_create.sv 
# -- Compiling module Mem_Create
# -- Compiling module Mem_Create_testbench
# 
# Top level modules:
# 	Mem_Create_testbench
# End time: 10:40:22 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:40:22 on Nov 28,2017
# vlog -reportprogress 300 ./mux_64by_32.sv 
# -- Compiling module mux_64by_32
# -- Compiling module mux_64by_32_testbench
# 
# Top level modules:
# 	mux_64by_32_testbench
# End time: 10:40:22 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:40:22 on Nov 28,2017
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 10:40:22 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:40:22 on Nov 28,2017
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 10:40:22 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:40:22 on Nov 28,2017
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 10:40:22 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:40:22 on Nov 28,2017
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 10:40:22 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:40:22 on Nov 28,2017
# vlog -reportprogress 300 ./sign_extend_unsigned.sv 
# -- Compiling module sign_extend_unsigned
# 
# Top level modules:
# 	sign_extend_unsigned
# End time: 10:40:22 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:40:22 on Nov 28,2017
# vlog -reportprogress 300 ./register_BABY_Maker.sv 
# -- Compiling module register_BABY_Maker
# -- Compiling module Reg_Create_testbench
# 
# Top level modules:
# 	register_BABY_Maker
# 	Reg_Create_testbench
# End time: 10:40:23 on Nov 28,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:40:23 on Nov 28,2017
# vlog -reportprogress 300 ./fowarding.sv 
# -- Compiling module fowarding
# 
# Top level modules:
# 	fowarding
# End time: 10:40:23 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:40:24 on Nov 28,2017, Elapsed time: 0:01:10
# Errors: 0, Warnings: 7
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_testbench 
# Start time: 10:40:24 on Nov 28,2017
# Loading sv_std.std
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.program_counter
# Loading work.register
# Loading work.alu
# Loading work.Big64full_adder
# Loading work.mux2_1
# Loading work.full_adder
# Loading work.bw_and
# Loading work.bw_or
# Loading work.bw_xor
# Loading work.Big64mux8_1
# Loading work.Big64mux2_1
# Loading work.zeroFlagCheck
# Loading work.sign_extend
# Loading work.shifter
# Loading work.instructmem
# Loading work.register_BABY_Maker
# Loading work.instr_decoder
# Loading work.n_mux2_1
# Loading work.regfile
# Loading work.Decoder
# Loading work.Mem_Create
# Loading work.mux_64by_32
# Loading work.sign_extend_unsigned
# Loading work.fowarding
# Loading work.transposer
# Loading work.prepend
# Loading work.Reg_Create
# Loading work.datamem
# Loading work.D_FF
# Loading work.mux32_1
# Loading work.mux4_1
# ** Warning: (vsim-3015) ./cpu.sv(241): [PCDPC] - Port size (293) does not match connection size (292) for port 'q'. The port definition is at: ./register_BABY_Maker.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/regdec_pipe File: ./register_BABY_Maker.sv
# ** Warning: (vsim-3015) ./cpu.sv(241): [PCDPC] - Port size (293) does not match connection size (292) for port 'in'. The port definition is at: ./register_BABY_Maker.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/regdec_pipe File: ./register_BABY_Maker.sv
# ** Warning: (vsim-3015) ./cpu.sv(339): [PCDPC] - Port size (205) does not match connection size (204) for port 'q'. The port definition is at: ./register_BABY_Maker.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/execute_pipe File: ./register_BABY_Maker.sv
# ** Warning: (vsim-3015) ./cpu.sv(339): [PCDPC] - Port size (205) does not match connection size (204) for port 'in'. The port definition is at: ./register_BABY_Maker.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/execute_pipe File: ./register_BABY_Maker.sv
# ** Warning: Design size of 8871 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Daniel H  Hostname: DESKTOP-GLULL4N  ProcessID: 5092
#           Attempting to use alternate WLF file "./wlft838bbi".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft838bbi
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./CPU/test04_LdurStur.arm
# ** Note: $stop    : ./cpu.sv(428)
#    Time: 515 us  Iteration: 1  Instance: /cpu_testbench
# Break in Module cpu_testbench at ./cpu.sv line 428
do test_all.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:41:36 on Nov 28,2017
# vlog -reportprogress 300 ./zeroFlagCheck.sv 
# -- Compiling module zeroFlagCheck
# -- Compiling module zeroFlagCheck_testbench
# 
# Top level modules:
# 	zeroFlagCheck_testbench
# End time: 10:41:36 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:41:36 on Nov 28,2017
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# 
# Top level modules:
# 	full_adder_testbench
# End time: 10:41:36 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:41:36 on Nov 28,2017
# vlog -reportprogress 300 ./Big64full_adder.sv 
# -- Compiling module Big64full_adder
# -- Compiling module Big64full_adder_testbench
# 
# Top level modules:
# 	Big64full_adder_testbench
# End time: 10:41:36 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:41:36 on Nov 28,2017
# vlog -reportprogress 300 ./bw_or.sv 
# -- Compiling module bw_or
# -- Compiling module bw_or_testbench
# 
# Top level modules:
# 	bw_or_testbench
# End time: 10:41:36 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:41:36 on Nov 28,2017
# vlog -reportprogress 300 ./bw_and.sv 
# -- Compiling module bw_and
# -- Compiling module bw_and_testbench
# 
# Top level modules:
# 	bw_and_testbench
# End time: 10:41:36 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:41:36 on Nov 28,2017
# vlog -reportprogress 300 ./bw_xor.sv 
# -- Compiling module bw_xor
# -- Compiling module bw_xor_testbench
# 
# Top level modules:
# 	bw_xor_testbench
# End time: 10:41:36 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:41:36 on Nov 28,2017
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 10:41:36 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:41:36 on Nov 28,2017
# vlog -reportprogress 300 ./Big64mux2_1.sv 
# -- Compiling module Big64mux2_1
# -- Compiling module Big64mux2_1_testbench
# 
# Top level modules:
# 	Big64mux2_1_testbench
# End time: 10:41:36 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:41:36 on Nov 28,2017
# vlog -reportprogress 300 ./Big64mux8_1.sv 
# -- Compiling module Big64mux8_1
# -- Compiling module Big64mux8_1_testbench
# 
# Top level modules:
# 	Big64mux8_1_testbench
# End time: 10:41:36 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:41:36 on Nov 28,2017
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 10:41:36 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:41:36 on Nov 28,2017
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 10:41:37 on Nov 28,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:41:37 on Nov 28,2017
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# End time: 10:41:37 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:41:37 on Nov 28,2017
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 10:41:37 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:41:37 on Nov 28,2017
# vlog -reportprogress 300 ./n_mux2_1.sv 
# -- Compiling module n_mux2_1
# 
# Top level modules:
# 	n_mux2_1
# End time: 10:41:37 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:41:37 on Nov 28,2017
# vlog -reportprogress 300 ./instr_decoder.sv 
# -- Compiling module instr_decoder
# 
# Top level modules:
# 	instr_decoder
# End time: 10:41:37 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:41:37 on Nov 28,2017
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_testbench
# 
# Top level modules:
# 	sign_extend_testbench
# End time: 10:41:37 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:41:37 on Nov 28,2017
# vlog -reportprogress 300 ./program_counter.sv 
# -- Compiling module program_counter
# 
# Top level modules:
# 	program_counter
# End time: 10:41:37 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:41:37 on Nov 28,2017
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 10:41:37 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:41:37 on Nov 28,2017
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 10:41:37 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:41:37 on Nov 28,2017
# vlog -reportprogress 300 ./Big64mux8_1.sv 
# -- Compiling module Big64mux8_1
# -- Compiling module Big64mux8_1_testbench
# 
# Top level modules:
# 	Big64mux8_1_testbench
# End time: 10:41:37 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:41:37 on Nov 28,2017
# vlog -reportprogress 300 ./Big64mux2_1.sv 
# -- Compiling module Big64mux2_1
# -- Compiling module Big64mux2_1_testbench
# 
# Top level modules:
# 	Big64mux2_1_testbench
# End time: 10:41:38 on Nov 28,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:41:38 on Nov 28,2017
# vlog -reportprogress 300 ./Big64mux8_1.sv 
# -- Compiling module Big64mux8_1
# -- Compiling module Big64mux8_1_testbench
# 
# Top level modules:
# 	Big64mux8_1_testbench
# End time: 10:41:38 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:41:38 on Nov 28,2017
# vlog -reportprogress 300 ./transposer.sv 
# -- Compiling module transposer
# -- Compiling module transposer_testbench
# 
# Top level modules:
# 	transposer_testbench
# End time: 10:41:38 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:41:38 on Nov 28,2017
# vlog -reportprogress 300 ./prepend.sv 
# -- Compiling module prepend
# 
# Top level modules:
# 	prepend
# End time: 10:41:38 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:41:38 on Nov 28,2017
# vlog -reportprogress 300 ./Reg_Create.sv 
# -- Compiling module Reg_Create
# -- Compiling module Reg_Create_testbench
# 
# Top level modules:
# 	Reg_Create_testbench
# End time: 10:41:38 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:41:38 on Nov 28,2017
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regfile_testbench
# 
# Top level modules:
# 	regfile_testbench
# End time: 10:41:38 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:41:38 on Nov 28,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 10:41:38 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:41:38 on Nov 28,2017
# vlog -reportprogress 300 ./Decoder.sv 
# -- Compiling module Decoder
# -- Compiling module Decoder_testbench
# 
# Top level modules:
# 	Decoder_testbench
# End time: 10:41:38 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:41:38 on Nov 28,2017
# vlog -reportprogress 300 ./Mem_create.sv 
# -- Compiling module Mem_Create
# -- Compiling module Mem_Create_testbench
# 
# Top level modules:
# 	Mem_Create_testbench
# End time: 10:41:38 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:41:38 on Nov 28,2017
# vlog -reportprogress 300 ./mux_64by_32.sv 
# -- Compiling module mux_64by_32
# -- Compiling module mux_64by_32_testbench
# 
# Top level modules:
# 	mux_64by_32_testbench
# End time: 10:41:38 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:41:38 on Nov 28,2017
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 10:41:38 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:41:39 on Nov 28,2017
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 10:41:39 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:41:39 on Nov 28,2017
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 10:41:39 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:41:39 on Nov 28,2017
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 10:41:39 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:41:39 on Nov 28,2017
# vlog -reportprogress 300 ./sign_extend_unsigned.sv 
# -- Compiling module sign_extend_unsigned
# 
# Top level modules:
# 	sign_extend_unsigned
# End time: 10:41:39 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:41:39 on Nov 28,2017
# vlog -reportprogress 300 ./register_BABY_Maker.sv 
# -- Compiling module register_BABY_Maker
# -- Compiling module Reg_Create_testbench
# 
# Top level modules:
# 	register_BABY_Maker
# 	Reg_Create_testbench
# End time: 10:41:39 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:41:39 on Nov 28,2017
# vlog -reportprogress 300 ./fowarding.sv 
# -- Compiling module fowarding
# 
# Top level modules:
# 	fowarding
# End time: 10:41:39 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:41:40 on Nov 28,2017, Elapsed time: 0:01:16
# Errors: 0, Warnings: 7
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_testbench 
# Start time: 10:41:40 on Nov 28,2017
# Loading sv_std.std
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.program_counter
# Loading work.register
# Loading work.alu
# Loading work.Big64full_adder
# Loading work.mux2_1
# Loading work.full_adder
# Loading work.bw_and
# Loading work.bw_or
# Loading work.bw_xor
# Loading work.Big64mux8_1
# Loading work.Big64mux2_1
# Loading work.zeroFlagCheck
# Loading work.sign_extend
# Loading work.shifter
# Loading work.instructmem
# Loading work.register_BABY_Maker
# Loading work.instr_decoder
# Loading work.n_mux2_1
# Loading work.regfile
# Loading work.Decoder
# Loading work.Mem_Create
# Loading work.mux_64by_32
# Loading work.sign_extend_unsigned
# Loading work.fowarding
# Loading work.transposer
# Loading work.prepend
# Loading work.Reg_Create
# Loading work.datamem
# Loading work.D_FF
# Loading work.mux32_1
# Loading work.mux4_1
# ** Warning: (vsim-3015) ./cpu.sv(241): [PCDPC] - Port size (293) does not match connection size (292) for port 'q'. The port definition is at: ./register_BABY_Maker.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/regdec_pipe File: ./register_BABY_Maker.sv
# ** Warning: (vsim-3015) ./cpu.sv(241): [PCDPC] - Port size (293) does not match connection size (292) for port 'in'. The port definition is at: ./register_BABY_Maker.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/regdec_pipe File: ./register_BABY_Maker.sv
# ** Warning: (vsim-3015) ./cpu.sv(339): [PCDPC] - Port size (205) does not match connection size (204) for port 'q'. The port definition is at: ./register_BABY_Maker.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/execute_pipe File: ./register_BABY_Maker.sv
# ** Warning: (vsim-3015) ./cpu.sv(339): [PCDPC] - Port size (205) does not match connection size (204) for port 'in'. The port definition is at: ./register_BABY_Maker.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/execute_pipe File: ./register_BABY_Maker.sv
# ** Warning: Design size of 8871 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Daniel H  Hostname: DESKTOP-GLULL4N  ProcessID: 5092
#           Attempting to use alternate WLF file "./wlftcyv51a".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftcyv51a
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./CPU/test05_Blt.arm
# ** Note: $stop    : ./cpu.sv(428)
#    Time: 515 us  Iteration: 1  Instance: /cpu_testbench
# Break in Module cpu_testbench at ./cpu.sv line 428
do test_all.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:57:16 on Nov 28,2017
# vlog -reportprogress 300 ./zeroFlagCheck.sv 
# -- Compiling module zeroFlagCheck
# -- Compiling module zeroFlagCheck_testbench
# 
# Top level modules:
# 	zeroFlagCheck_testbench
# End time: 10:57:17 on Nov 28,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:57:17 on Nov 28,2017
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# 
# Top level modules:
# 	full_adder_testbench
# End time: 10:57:17 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:57:17 on Nov 28,2017
# vlog -reportprogress 300 ./Big64full_adder.sv 
# -- Compiling module Big64full_adder
# -- Compiling module Big64full_adder_testbench
# 
# Top level modules:
# 	Big64full_adder_testbench
# End time: 10:57:17 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:57:17 on Nov 28,2017
# vlog -reportprogress 300 ./bw_or.sv 
# -- Compiling module bw_or
# -- Compiling module bw_or_testbench
# 
# Top level modules:
# 	bw_or_testbench
# End time: 10:57:17 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:57:17 on Nov 28,2017
# vlog -reportprogress 300 ./bw_and.sv 
# -- Compiling module bw_and
# -- Compiling module bw_and_testbench
# 
# Top level modules:
# 	bw_and_testbench
# End time: 10:57:17 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:57:17 on Nov 28,2017
# vlog -reportprogress 300 ./bw_xor.sv 
# -- Compiling module bw_xor
# -- Compiling module bw_xor_testbench
# 
# Top level modules:
# 	bw_xor_testbench
# End time: 10:57:17 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:57:17 on Nov 28,2017
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 10:57:17 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:57:17 on Nov 28,2017
# vlog -reportprogress 300 ./Big64mux2_1.sv 
# -- Compiling module Big64mux2_1
# -- Compiling module Big64mux2_1_testbench
# 
# Top level modules:
# 	Big64mux2_1_testbench
# End time: 10:57:17 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:57:17 on Nov 28,2017
# vlog -reportprogress 300 ./Big64mux8_1.sv 
# -- Compiling module Big64mux8_1
# -- Compiling module Big64mux8_1_testbench
# 
# Top level modules:
# 	Big64mux8_1_testbench
# End time: 10:57:17 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:57:17 on Nov 28,2017
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 10:57:17 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:57:17 on Nov 28,2017
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 10:57:17 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:57:17 on Nov 28,2017
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# End time: 10:57:17 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:57:18 on Nov 28,2017
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 10:57:18 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:57:18 on Nov 28,2017
# vlog -reportprogress 300 ./n_mux2_1.sv 
# -- Compiling module n_mux2_1
# 
# Top level modules:
# 	n_mux2_1
# End time: 10:57:18 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:57:18 on Nov 28,2017
# vlog -reportprogress 300 ./instr_decoder.sv 
# -- Compiling module instr_decoder
# 
# Top level modules:
# 	instr_decoder
# End time: 10:57:18 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:57:18 on Nov 28,2017
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_testbench
# 
# Top level modules:
# 	sign_extend_testbench
# End time: 10:57:18 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:57:18 on Nov 28,2017
# vlog -reportprogress 300 ./program_counter.sv 
# -- Compiling module program_counter
# 
# Top level modules:
# 	program_counter
# End time: 10:57:18 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:57:18 on Nov 28,2017
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 10:57:18 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:57:18 on Nov 28,2017
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 10:57:18 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:57:18 on Nov 28,2017
# vlog -reportprogress 300 ./Big64mux8_1.sv 
# -- Compiling module Big64mux8_1
# -- Compiling module Big64mux8_1_testbench
# 
# Top level modules:
# 	Big64mux8_1_testbench
# End time: 10:57:18 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:57:18 on Nov 28,2017
# vlog -reportprogress 300 ./Big64mux2_1.sv 
# -- Compiling module Big64mux2_1
# -- Compiling module Big64mux2_1_testbench
# 
# Top level modules:
# 	Big64mux2_1_testbench
# End time: 10:57:18 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:57:18 on Nov 28,2017
# vlog -reportprogress 300 ./Big64mux8_1.sv 
# -- Compiling module Big64mux8_1
# -- Compiling module Big64mux8_1_testbench
# 
# Top level modules:
# 	Big64mux8_1_testbench
# End time: 10:57:18 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:57:18 on Nov 28,2017
# vlog -reportprogress 300 ./transposer.sv 
# -- Compiling module transposer
# -- Compiling module transposer_testbench
# 
# Top level modules:
# 	transposer_testbench
# End time: 10:57:19 on Nov 28,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:57:19 on Nov 28,2017
# vlog -reportprogress 300 ./prepend.sv 
# -- Compiling module prepend
# 
# Top level modules:
# 	prepend
# End time: 10:57:19 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:57:19 on Nov 28,2017
# vlog -reportprogress 300 ./Reg_Create.sv 
# -- Compiling module Reg_Create
# -- Compiling module Reg_Create_testbench
# 
# Top level modules:
# 	Reg_Create_testbench
# End time: 10:57:19 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:57:19 on Nov 28,2017
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regfile_testbench
# 
# Top level modules:
# 	regfile_testbench
# End time: 10:57:19 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:57:19 on Nov 28,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 10:57:19 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:57:19 on Nov 28,2017
# vlog -reportprogress 300 ./Decoder.sv 
# -- Compiling module Decoder
# -- Compiling module Decoder_testbench
# 
# Top level modules:
# 	Decoder_testbench
# End time: 10:57:19 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:57:19 on Nov 28,2017
# vlog -reportprogress 300 ./Mem_create.sv 
# -- Compiling module Mem_Create
# -- Compiling module Mem_Create_testbench
# 
# Top level modules:
# 	Mem_Create_testbench
# End time: 10:57:19 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:57:19 on Nov 28,2017
# vlog -reportprogress 300 ./mux_64by_32.sv 
# -- Compiling module mux_64by_32
# -- Compiling module mux_64by_32_testbench
# 
# Top level modules:
# 	mux_64by_32_testbench
# End time: 10:57:19 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:57:19 on Nov 28,2017
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 10:57:19 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:57:19 on Nov 28,2017
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 10:57:19 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:57:19 on Nov 28,2017
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 10:57:20 on Nov 28,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:57:20 on Nov 28,2017
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 10:57:20 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:57:20 on Nov 28,2017
# vlog -reportprogress 300 ./sign_extend_unsigned.sv 
# -- Compiling module sign_extend_unsigned
# 
# Top level modules:
# 	sign_extend_unsigned
# End time: 10:57:20 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:57:20 on Nov 28,2017
# vlog -reportprogress 300 ./register_BABY_Maker.sv 
# -- Compiling module register_BABY_Maker
# -- Compiling module Reg_Create_testbench
# 
# Top level modules:
# 	register_BABY_Maker
# 	Reg_Create_testbench
# End time: 10:57:20 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:57:20 on Nov 28,2017
# vlog -reportprogress 300 ./fowarding.sv 
# -- Compiling module fowarding
# 
# Top level modules:
# 	fowarding
# End time: 10:57:20 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:57:27 on Nov 28,2017, Elapsed time: 0:15:47
# Errors: 0, Warnings: 7
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_testbench 
# Start time: 10:57:27 on Nov 28,2017
# Loading sv_std.std
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.program_counter
# Loading work.register
# Loading work.alu
# Loading work.Big64full_adder
# Loading work.mux2_1
# Loading work.full_adder
# Loading work.bw_and
# Loading work.bw_or
# Loading work.bw_xor
# Loading work.Big64mux8_1
# Loading work.Big64mux2_1
# Loading work.zeroFlagCheck
# Loading work.sign_extend
# Loading work.shifter
# Loading work.instructmem
# Loading work.register_BABY_Maker
# Loading work.instr_decoder
# Loading work.n_mux2_1
# Loading work.regfile
# Loading work.Decoder
# Loading work.Mem_Create
# Loading work.mux_64by_32
# Loading work.sign_extend_unsigned
# Loading work.fowarding
# Loading work.transposer
# Loading work.prepend
# Loading work.Reg_Create
# Loading work.datamem
# Loading work.D_FF
# Loading work.mux32_1
# Loading work.mux4_1
# ** Warning: (vsim-3015) ./cpu.sv(241): [PCDPC] - Port size (293) does not match connection size (292) for port 'q'. The port definition is at: ./register_BABY_Maker.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/regdec_pipe File: ./register_BABY_Maker.sv
# ** Warning: (vsim-3015) ./cpu.sv(241): [PCDPC] - Port size (293) does not match connection size (292) for port 'in'. The port definition is at: ./register_BABY_Maker.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/regdec_pipe File: ./register_BABY_Maker.sv
# ** Warning: (vsim-3015) ./cpu.sv(339): [PCDPC] - Port size (205) does not match connection size (204) for port 'q'. The port definition is at: ./register_BABY_Maker.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/execute_pipe File: ./register_BABY_Maker.sv
# ** Warning: (vsim-3015) ./cpu.sv(339): [PCDPC] - Port size (205) does not match connection size (204) for port 'in'. The port definition is at: ./register_BABY_Maker.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/execute_pipe File: ./register_BABY_Maker.sv
# ** Warning: Design size of 8871 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Daniel H  Hostname: DESKTOP-GLULL4N  ProcessID: 5092
#           Attempting to use alternate WLF file "./wlftsjt738".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftsjt738
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./CPU/test05_Blt.arm
# ** Note: $stop    : ./cpu.sv(428)
#    Time: 515 us  Iteration: 1  Instance: /cpu_testbench
# Break in Module cpu_testbench at ./cpu.sv line 428
do test_all.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:03 on Nov 28,2017
# vlog -reportprogress 300 ./zeroFlagCheck.sv 
# -- Compiling module zeroFlagCheck
# -- Compiling module zeroFlagCheck_testbench
# 
# Top level modules:
# 	zeroFlagCheck_testbench
# End time: 11:05:03 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:03 on Nov 28,2017
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# 
# Top level modules:
# 	full_adder_testbench
# End time: 11:05:03 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:03 on Nov 28,2017
# vlog -reportprogress 300 ./Big64full_adder.sv 
# -- Compiling module Big64full_adder
# -- Compiling module Big64full_adder_testbench
# 
# Top level modules:
# 	Big64full_adder_testbench
# End time: 11:05:03 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:03 on Nov 28,2017
# vlog -reportprogress 300 ./bw_or.sv 
# -- Compiling module bw_or
# -- Compiling module bw_or_testbench
# 
# Top level modules:
# 	bw_or_testbench
# End time: 11:05:04 on Nov 28,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:04 on Nov 28,2017
# vlog -reportprogress 300 ./bw_and.sv 
# -- Compiling module bw_and
# -- Compiling module bw_and_testbench
# 
# Top level modules:
# 	bw_and_testbench
# End time: 11:05:04 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:04 on Nov 28,2017
# vlog -reportprogress 300 ./bw_xor.sv 
# -- Compiling module bw_xor
# -- Compiling module bw_xor_testbench
# 
# Top level modules:
# 	bw_xor_testbench
# End time: 11:05:04 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:04 on Nov 28,2017
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 11:05:04 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:04 on Nov 28,2017
# vlog -reportprogress 300 ./Big64mux2_1.sv 
# -- Compiling module Big64mux2_1
# -- Compiling module Big64mux2_1_testbench
# 
# Top level modules:
# 	Big64mux2_1_testbench
# End time: 11:05:04 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:04 on Nov 28,2017
# vlog -reportprogress 300 ./Big64mux8_1.sv 
# -- Compiling module Big64mux8_1
# -- Compiling module Big64mux8_1_testbench
# 
# Top level modules:
# 	Big64mux8_1_testbench
# End time: 11:05:04 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:04 on Nov 28,2017
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 11:05:04 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:04 on Nov 28,2017
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 11:05:04 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:04 on Nov 28,2017
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# ** Error: ./cpu.sv(386): 'TransferAmt' already declared in this scope.
# -- Compiling module cpu_testbench
# End time: 11:05:04 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./test_all.do line 18
# C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./cpu.sv""
do test_all.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:44 on Nov 28,2017
# vlog -reportprogress 300 ./zeroFlagCheck.sv 
# -- Compiling module zeroFlagCheck
# -- Compiling module zeroFlagCheck_testbench
# 
# Top level modules:
# 	zeroFlagCheck_testbench
# End time: 11:05:44 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:44 on Nov 28,2017
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# 
# Top level modules:
# 	full_adder_testbench
# End time: 11:05:44 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:44 on Nov 28,2017
# vlog -reportprogress 300 ./Big64full_adder.sv 
# -- Compiling module Big64full_adder
# -- Compiling module Big64full_adder_testbench
# 
# Top level modules:
# 	Big64full_adder_testbench
# End time: 11:05:44 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:44 on Nov 28,2017
# vlog -reportprogress 300 ./bw_or.sv 
# -- Compiling module bw_or
# -- Compiling module bw_or_testbench
# 
# Top level modules:
# 	bw_or_testbench
# End time: 11:05:44 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:44 on Nov 28,2017
# vlog -reportprogress 300 ./bw_and.sv 
# -- Compiling module bw_and
# -- Compiling module bw_and_testbench
# 
# Top level modules:
# 	bw_and_testbench
# End time: 11:05:44 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:44 on Nov 28,2017
# vlog -reportprogress 300 ./bw_xor.sv 
# -- Compiling module bw_xor
# -- Compiling module bw_xor_testbench
# 
# Top level modules:
# 	bw_xor_testbench
# End time: 11:05:44 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:44 on Nov 28,2017
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 11:05:44 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:44 on Nov 28,2017
# vlog -reportprogress 300 ./Big64mux2_1.sv 
# -- Compiling module Big64mux2_1
# -- Compiling module Big64mux2_1_testbench
# 
# Top level modules:
# 	Big64mux2_1_testbench
# End time: 11:05:44 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:44 on Nov 28,2017
# vlog -reportprogress 300 ./Big64mux8_1.sv 
# -- Compiling module Big64mux8_1
# -- Compiling module Big64mux8_1_testbench
# 
# Top level modules:
# 	Big64mux8_1_testbench
# End time: 11:05:44 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:44 on Nov 28,2017
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 11:05:45 on Nov 28,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:45 on Nov 28,2017
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 11:05:45 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:45 on Nov 28,2017
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# End time: 11:05:45 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:45 on Nov 28,2017
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 11:05:45 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:45 on Nov 28,2017
# vlog -reportprogress 300 ./n_mux2_1.sv 
# -- Compiling module n_mux2_1
# 
# Top level modules:
# 	n_mux2_1
# End time: 11:05:45 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:45 on Nov 28,2017
# vlog -reportprogress 300 ./instr_decoder.sv 
# -- Compiling module instr_decoder
# 
# Top level modules:
# 	instr_decoder
# End time: 11:05:45 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:45 on Nov 28,2017
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_testbench
# 
# Top level modules:
# 	sign_extend_testbench
# End time: 11:05:45 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:45 on Nov 28,2017
# vlog -reportprogress 300 ./program_counter.sv 
# -- Compiling module program_counter
# 
# Top level modules:
# 	program_counter
# End time: 11:05:45 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:45 on Nov 28,2017
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 11:05:45 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:45 on Nov 28,2017
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 11:05:45 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:45 on Nov 28,2017
# vlog -reportprogress 300 ./Big64mux8_1.sv 
# -- Compiling module Big64mux8_1
# -- Compiling module Big64mux8_1_testbench
# 
# Top level modules:
# 	Big64mux8_1_testbench
# End time: 11:05:46 on Nov 28,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:46 on Nov 28,2017
# vlog -reportprogress 300 ./Big64mux2_1.sv 
# -- Compiling module Big64mux2_1
# -- Compiling module Big64mux2_1_testbench
# 
# Top level modules:
# 	Big64mux2_1_testbench
# End time: 11:05:46 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:46 on Nov 28,2017
# vlog -reportprogress 300 ./Big64mux8_1.sv 
# -- Compiling module Big64mux8_1
# -- Compiling module Big64mux8_1_testbench
# 
# Top level modules:
# 	Big64mux8_1_testbench
# End time: 11:05:46 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:46 on Nov 28,2017
# vlog -reportprogress 300 ./transposer.sv 
# -- Compiling module transposer
# -- Compiling module transposer_testbench
# 
# Top level modules:
# 	transposer_testbench
# End time: 11:05:46 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:46 on Nov 28,2017
# vlog -reportprogress 300 ./prepend.sv 
# -- Compiling module prepend
# 
# Top level modules:
# 	prepend
# End time: 11:05:46 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:46 on Nov 28,2017
# vlog -reportprogress 300 ./Reg_Create.sv 
# -- Compiling module Reg_Create
# -- Compiling module Reg_Create_testbench
# 
# Top level modules:
# 	Reg_Create_testbench
# End time: 11:05:46 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:46 on Nov 28,2017
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regfile_testbench
# 
# Top level modules:
# 	regfile_testbench
# End time: 11:05:46 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:46 on Nov 28,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 11:05:46 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:46 on Nov 28,2017
# vlog -reportprogress 300 ./Decoder.sv 
# -- Compiling module Decoder
# -- Compiling module Decoder_testbench
# 
# Top level modules:
# 	Decoder_testbench
# End time: 11:05:46 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:46 on Nov 28,2017
# vlog -reportprogress 300 ./Mem_create.sv 
# -- Compiling module Mem_Create
# -- Compiling module Mem_Create_testbench
# 
# Top level modules:
# 	Mem_Create_testbench
# End time: 11:05:46 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:46 on Nov 28,2017
# vlog -reportprogress 300 ./mux_64by_32.sv 
# -- Compiling module mux_64by_32
# -- Compiling module mux_64by_32_testbench
# 
# Top level modules:
# 	mux_64by_32_testbench
# End time: 11:05:47 on Nov 28,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:47 on Nov 28,2017
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 11:05:47 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:47 on Nov 28,2017
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 11:05:47 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:47 on Nov 28,2017
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 11:05:47 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:47 on Nov 28,2017
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 11:05:47 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:47 on Nov 28,2017
# vlog -reportprogress 300 ./sign_extend_unsigned.sv 
# -- Compiling module sign_extend_unsigned
# 
# Top level modules:
# 	sign_extend_unsigned
# End time: 11:05:47 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:47 on Nov 28,2017
# vlog -reportprogress 300 ./register_BABY_Maker.sv 
# -- Compiling module register_BABY_Maker
# -- Compiling module Reg_Create_testbench
# 
# Top level modules:
# 	register_BABY_Maker
# 	Reg_Create_testbench
# End time: 11:05:47 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:47 on Nov 28,2017
# vlog -reportprogress 300 ./fowarding.sv 
# -- Compiling module fowarding
# 
# Top level modules:
# 	fowarding
# End time: 11:05:47 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:05:51 on Nov 28,2017, Elapsed time: 0:08:24
# Errors: 4, Warnings: 7
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_testbench 
# Start time: 11:05:51 on Nov 28,2017
# Loading sv_std.std
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.program_counter
# Loading work.register
# Loading work.alu
# Loading work.Big64full_adder
# Loading work.mux2_1
# Loading work.full_adder
# Loading work.bw_and
# Loading work.bw_or
# Loading work.bw_xor
# Loading work.Big64mux8_1
# Loading work.Big64mux2_1
# Loading work.zeroFlagCheck
# Loading work.sign_extend
# Loading work.shifter
# Loading work.instructmem
# Loading work.register_BABY_Maker
# Loading work.instr_decoder
# Loading work.n_mux2_1
# Loading work.regfile
# Loading work.Decoder
# Loading work.Mem_Create
# Loading work.mux_64by_32
# Loading work.sign_extend_unsigned
# Loading work.fowarding
# Loading work.transposer
# Loading work.prepend
# Loading work.Reg_Create
# Loading work.datamem
# Loading work.D_FF
# Loading work.mux32_1
# Loading work.mux4_1
# ** Warning: (vsim-3015) ./cpu.sv(242): [PCDPC] - Port size (293) does not match connection size (292) for port 'q'. The port definition is at: ./register_BABY_Maker.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/regdec_pipe File: ./register_BABY_Maker.sv
# ** Warning: (vsim-3015) ./cpu.sv(242): [PCDPC] - Port size (293) does not match connection size (292) for port 'in'. The port definition is at: ./register_BABY_Maker.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/regdec_pipe File: ./register_BABY_Maker.sv
# ** Warning: (vsim-3015) ./cpu.sv(347): [PCDPC] - Port size (205) does not match connection size (204) for port 'q'. The port definition is at: ./register_BABY_Maker.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/execute_pipe File: ./register_BABY_Maker.sv
# ** Warning: (vsim-3015) ./cpu.sv(347): [PCDPC] - Port size (205) does not match connection size (204) for port 'in'. The port definition is at: ./register_BABY_Maker.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/execute_pipe File: ./register_BABY_Maker.sv
# ** Warning: Design size of 8876 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Daniel H  Hostname: DESKTOP-GLULL4N  ProcessID: 5092
#           Attempting to use alternate WLF file "./wlftwkh6v0".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftwkh6v0
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./CPU/test05_Blt.arm
# ** Note: $stop    : ./cpu.sv(436)
#    Time: 515 us  Iteration: 1  Instance: /cpu_testbench
# Break in Module cpu_testbench at ./cpu.sv line 436
do test_all.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:33 on Nov 28,2017
# vlog -reportprogress 300 ./zeroFlagCheck.sv 
# -- Compiling module zeroFlagCheck
# -- Compiling module zeroFlagCheck_testbench
# 
# Top level modules:
# 	zeroFlagCheck_testbench
# End time: 11:09:33 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:33 on Nov 28,2017
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# 
# Top level modules:
# 	full_adder_testbench
# End time: 11:09:33 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:33 on Nov 28,2017
# vlog -reportprogress 300 ./Big64full_adder.sv 
# -- Compiling module Big64full_adder
# -- Compiling module Big64full_adder_testbench
# 
# Top level modules:
# 	Big64full_adder_testbench
# End time: 11:09:33 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:33 on Nov 28,2017
# vlog -reportprogress 300 ./bw_or.sv 
# -- Compiling module bw_or
# -- Compiling module bw_or_testbench
# 
# Top level modules:
# 	bw_or_testbench
# End time: 11:09:33 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:33 on Nov 28,2017
# vlog -reportprogress 300 ./bw_and.sv 
# -- Compiling module bw_and
# -- Compiling module bw_and_testbench
# 
# Top level modules:
# 	bw_and_testbench
# End time: 11:09:33 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:33 on Nov 28,2017
# vlog -reportprogress 300 ./bw_xor.sv 
# -- Compiling module bw_xor
# -- Compiling module bw_xor_testbench
# 
# Top level modules:
# 	bw_xor_testbench
# End time: 11:09:33 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:33 on Nov 28,2017
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 11:09:33 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:33 on Nov 28,2017
# vlog -reportprogress 300 ./Big64mux2_1.sv 
# -- Compiling module Big64mux2_1
# -- Compiling module Big64mux2_1_testbench
# 
# Top level modules:
# 	Big64mux2_1_testbench
# End time: 11:09:33 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:33 on Nov 28,2017
# vlog -reportprogress 300 ./Big64mux8_1.sv 
# -- Compiling module Big64mux8_1
# -- Compiling module Big64mux8_1_testbench
# 
# Top level modules:
# 	Big64mux8_1_testbench
# End time: 11:09:33 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:33 on Nov 28,2017
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 11:09:33 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:33 on Nov 28,2017
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 11:09:34 on Nov 28,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:34 on Nov 28,2017
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# End time: 11:09:34 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:34 on Nov 28,2017
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 11:09:34 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:34 on Nov 28,2017
# vlog -reportprogress 300 ./n_mux2_1.sv 
# -- Compiling module n_mux2_1
# 
# Top level modules:
# 	n_mux2_1
# End time: 11:09:34 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:34 on Nov 28,2017
# vlog -reportprogress 300 ./instr_decoder.sv 
# -- Compiling module instr_decoder
# 
# Top level modules:
# 	instr_decoder
# End time: 11:09:34 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:34 on Nov 28,2017
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_testbench
# 
# Top level modules:
# 	sign_extend_testbench
# End time: 11:09:34 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:34 on Nov 28,2017
# vlog -reportprogress 300 ./program_counter.sv 
# -- Compiling module program_counter
# 
# Top level modules:
# 	program_counter
# End time: 11:09:34 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:34 on Nov 28,2017
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 11:09:34 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:34 on Nov 28,2017
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 11:09:34 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:34 on Nov 28,2017
# vlog -reportprogress 300 ./Big64mux8_1.sv 
# -- Compiling module Big64mux8_1
# -- Compiling module Big64mux8_1_testbench
# 
# Top level modules:
# 	Big64mux8_1_testbench
# End time: 11:09:34 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:34 on Nov 28,2017
# vlog -reportprogress 300 ./Big64mux2_1.sv 
# -- Compiling module Big64mux2_1
# -- Compiling module Big64mux2_1_testbench
# 
# Top level modules:
# 	Big64mux2_1_testbench
# End time: 11:09:34 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:34 on Nov 28,2017
# vlog -reportprogress 300 ./Big64mux8_1.sv 
# -- Compiling module Big64mux8_1
# -- Compiling module Big64mux8_1_testbench
# 
# Top level modules:
# 	Big64mux8_1_testbench
# End time: 11:09:35 on Nov 28,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:35 on Nov 28,2017
# vlog -reportprogress 300 ./transposer.sv 
# -- Compiling module transposer
# -- Compiling module transposer_testbench
# 
# Top level modules:
# 	transposer_testbench
# End time: 11:09:35 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:35 on Nov 28,2017
# vlog -reportprogress 300 ./prepend.sv 
# -- Compiling module prepend
# 
# Top level modules:
# 	prepend
# End time: 11:09:35 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:35 on Nov 28,2017
# vlog -reportprogress 300 ./Reg_Create.sv 
# -- Compiling module Reg_Create
# -- Compiling module Reg_Create_testbench
# 
# Top level modules:
# 	Reg_Create_testbench
# End time: 11:09:35 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:35 on Nov 28,2017
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regfile_testbench
# 
# Top level modules:
# 	regfile_testbench
# End time: 11:09:35 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:35 on Nov 28,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 11:09:35 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:35 on Nov 28,2017
# vlog -reportprogress 300 ./Decoder.sv 
# -- Compiling module Decoder
# -- Compiling module Decoder_testbench
# 
# Top level modules:
# 	Decoder_testbench
# End time: 11:09:35 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:35 on Nov 28,2017
# vlog -reportprogress 300 ./Mem_create.sv 
# -- Compiling module Mem_Create
# -- Compiling module Mem_Create_testbench
# 
# Top level modules:
# 	Mem_Create_testbench
# End time: 11:09:35 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:35 on Nov 28,2017
# vlog -reportprogress 300 ./mux_64by_32.sv 
# -- Compiling module mux_64by_32
# -- Compiling module mux_64by_32_testbench
# 
# Top level modules:
# 	mux_64by_32_testbench
# End time: 11:09:35 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:35 on Nov 28,2017
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 11:09:35 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:35 on Nov 28,2017
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 11:09:36 on Nov 28,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:36 on Nov 28,2017
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 11:09:36 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:36 on Nov 28,2017
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 11:09:36 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:36 on Nov 28,2017
# vlog -reportprogress 300 ./sign_extend_unsigned.sv 
# -- Compiling module sign_extend_unsigned
# 
# Top level modules:
# 	sign_extend_unsigned
# End time: 11:09:36 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:36 on Nov 28,2017
# vlog -reportprogress 300 ./register_BABY_Maker.sv 
# -- Compiling module register_BABY_Maker
# -- Compiling module Reg_Create_testbench
# 
# Top level modules:
# 	register_BABY_Maker
# 	Reg_Create_testbench
# End time: 11:09:36 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:36 on Nov 28,2017
# vlog -reportprogress 300 ./fowarding.sv 
# -- Compiling module fowarding
# 
# Top level modules:
# 	fowarding
# End time: 11:09:36 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:09:37 on Nov 28,2017, Elapsed time: 0:03:46
# Errors: 0, Warnings: 7
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_testbench 
# Start time: 11:09:37 on Nov 28,2017
# Loading sv_std.std
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.program_counter
# Loading work.register
# Loading work.alu
# Loading work.Big64full_adder
# Loading work.mux2_1
# Loading work.full_adder
# Loading work.bw_and
# Loading work.bw_or
# Loading work.bw_xor
# Loading work.Big64mux8_1
# Loading work.Big64mux2_1
# Loading work.zeroFlagCheck
# Loading work.sign_extend
# Loading work.shifter
# Loading work.instructmem
# Loading work.register_BABY_Maker
# Loading work.instr_decoder
# Loading work.n_mux2_1
# Loading work.regfile
# Loading work.Decoder
# Loading work.Mem_Create
# Loading work.mux_64by_32
# Loading work.sign_extend_unsigned
# Loading work.fowarding
# Loading work.transposer
# Loading work.prepend
# Loading work.Reg_Create
# Loading work.datamem
# Loading work.D_FF
# Loading work.mux32_1
# Loading work.mux4_1
# ** Warning: (vsim-3015) ./cpu.sv(242): [PCDPC] - Port size (293) does not match connection size (292) for port 'q'. The port definition is at: ./register_BABY_Maker.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/regdec_pipe File: ./register_BABY_Maker.sv
# ** Warning: (vsim-3015) ./cpu.sv(242): [PCDPC] - Port size (293) does not match connection size (292) for port 'in'. The port definition is at: ./register_BABY_Maker.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/regdec_pipe File: ./register_BABY_Maker.sv
# ** Warning: (vsim-3015) ./cpu.sv(347): [PCDPC] - Port size (205) does not match connection size (204) for port 'q'. The port definition is at: ./register_BABY_Maker.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/execute_pipe File: ./register_BABY_Maker.sv
# ** Warning: (vsim-3015) ./cpu.sv(347): [PCDPC] - Port size (205) does not match connection size (204) for port 'in'. The port definition is at: ./register_BABY_Maker.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/execute_pipe File: ./register_BABY_Maker.sv
# ** Warning: Design size of 8876 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Daniel H  Hostname: DESKTOP-GLULL4N  ProcessID: 5092
#           Attempting to use alternate WLF file "./wlftzakvzi".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftzakvzi
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./CPU/test05_Blt.arm
# ** Note: $stop    : ./cpu.sv(436)
#    Time: 515 us  Iteration: 1  Instance: /cpu_testbench
# Break in Module cpu_testbench at ./cpu.sv line 436
do test_all.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:52 on Nov 28,2017
# vlog -reportprogress 300 ./zeroFlagCheck.sv 
# -- Compiling module zeroFlagCheck
# -- Compiling module zeroFlagCheck_testbench
# 
# Top level modules:
# 	zeroFlagCheck_testbench
# End time: 11:09:52 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:52 on Nov 28,2017
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# 
# Top level modules:
# 	full_adder_testbench
# End time: 11:09:52 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:52 on Nov 28,2017
# vlog -reportprogress 300 ./Big64full_adder.sv 
# -- Compiling module Big64full_adder
# -- Compiling module Big64full_adder_testbench
# 
# Top level modules:
# 	Big64full_adder_testbench
# End time: 11:09:52 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:52 on Nov 28,2017
# vlog -reportprogress 300 ./bw_or.sv 
# -- Compiling module bw_or
# -- Compiling module bw_or_testbench
# 
# Top level modules:
# 	bw_or_testbench
# End time: 11:09:52 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:52 on Nov 28,2017
# vlog -reportprogress 300 ./bw_and.sv 
# -- Compiling module bw_and
# -- Compiling module bw_and_testbench
# 
# Top level modules:
# 	bw_and_testbench
# End time: 11:09:52 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:53 on Nov 28,2017
# vlog -reportprogress 300 ./bw_xor.sv 
# -- Compiling module bw_xor
# -- Compiling module bw_xor_testbench
# 
# Top level modules:
# 	bw_xor_testbench
# End time: 11:09:53 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:53 on Nov 28,2017
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 11:09:53 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:53 on Nov 28,2017
# vlog -reportprogress 300 ./Big64mux2_1.sv 
# -- Compiling module Big64mux2_1
# -- Compiling module Big64mux2_1_testbench
# 
# Top level modules:
# 	Big64mux2_1_testbench
# End time: 11:09:53 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:53 on Nov 28,2017
# vlog -reportprogress 300 ./Big64mux8_1.sv 
# -- Compiling module Big64mux8_1
# -- Compiling module Big64mux8_1_testbench
# 
# Top level modules:
# 	Big64mux8_1_testbench
# End time: 11:09:53 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:53 on Nov 28,2017
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 11:09:53 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:53 on Nov 28,2017
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 11:09:53 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:53 on Nov 28,2017
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# End time: 11:09:53 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:53 on Nov 28,2017
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 11:09:53 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:53 on Nov 28,2017
# vlog -reportprogress 300 ./n_mux2_1.sv 
# -- Compiling module n_mux2_1
# 
# Top level modules:
# 	n_mux2_1
# End time: 11:09:53 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:53 on Nov 28,2017
# vlog -reportprogress 300 ./instr_decoder.sv 
# -- Compiling module instr_decoder
# 
# Top level modules:
# 	instr_decoder
# End time: 11:09:53 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:53 on Nov 28,2017
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_testbench
# 
# Top level modules:
# 	sign_extend_testbench
# End time: 11:09:54 on Nov 28,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:54 on Nov 28,2017
# vlog -reportprogress 300 ./program_counter.sv 
# -- Compiling module program_counter
# 
# Top level modules:
# 	program_counter
# End time: 11:09:54 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:54 on Nov 28,2017
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 11:09:54 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:54 on Nov 28,2017
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 11:09:54 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:54 on Nov 28,2017
# vlog -reportprogress 300 ./Big64mux8_1.sv 
# -- Compiling module Big64mux8_1
# -- Compiling module Big64mux8_1_testbench
# 
# Top level modules:
# 	Big64mux8_1_testbench
# End time: 11:09:54 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:54 on Nov 28,2017
# vlog -reportprogress 300 ./Big64mux2_1.sv 
# -- Compiling module Big64mux2_1
# -- Compiling module Big64mux2_1_testbench
# 
# Top level modules:
# 	Big64mux2_1_testbench
# End time: 11:09:54 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:54 on Nov 28,2017
# vlog -reportprogress 300 ./Big64mux8_1.sv 
# -- Compiling module Big64mux8_1
# -- Compiling module Big64mux8_1_testbench
# 
# Top level modules:
# 	Big64mux8_1_testbench
# End time: 11:09:54 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:54 on Nov 28,2017
# vlog -reportprogress 300 ./transposer.sv 
# -- Compiling module transposer
# -- Compiling module transposer_testbench
# 
# Top level modules:
# 	transposer_testbench
# End time: 11:09:54 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:54 on Nov 28,2017
# vlog -reportprogress 300 ./prepend.sv 
# -- Compiling module prepend
# 
# Top level modules:
# 	prepend
# End time: 11:09:54 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:54 on Nov 28,2017
# vlog -reportprogress 300 ./Reg_Create.sv 
# -- Compiling module Reg_Create
# -- Compiling module Reg_Create_testbench
# 
# Top level modules:
# 	Reg_Create_testbench
# End time: 11:09:54 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:54 on Nov 28,2017
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regfile_testbench
# 
# Top level modules:
# 	regfile_testbench
# End time: 11:09:54 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:55 on Nov 28,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 11:09:55 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:55 on Nov 28,2017
# vlog -reportprogress 300 ./Decoder.sv 
# -- Compiling module Decoder
# -- Compiling module Decoder_testbench
# 
# Top level modules:
# 	Decoder_testbench
# End time: 11:09:55 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:55 on Nov 28,2017
# vlog -reportprogress 300 ./Mem_create.sv 
# -- Compiling module Mem_Create
# -- Compiling module Mem_Create_testbench
# 
# Top level modules:
# 	Mem_Create_testbench
# End time: 11:09:55 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:55 on Nov 28,2017
# vlog -reportprogress 300 ./mux_64by_32.sv 
# -- Compiling module mux_64by_32
# -- Compiling module mux_64by_32_testbench
# 
# Top level modules:
# 	mux_64by_32_testbench
# End time: 11:09:55 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:55 on Nov 28,2017
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 11:09:55 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:55 on Nov 28,2017
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 11:09:55 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:55 on Nov 28,2017
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 11:09:55 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:55 on Nov 28,2017
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 11:09:55 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:55 on Nov 28,2017
# vlog -reportprogress 300 ./sign_extend_unsigned.sv 
# -- Compiling module sign_extend_unsigned
# 
# Top level modules:
# 	sign_extend_unsigned
# End time: 11:09:55 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:55 on Nov 28,2017
# vlog -reportprogress 300 ./register_BABY_Maker.sv 
# -- Compiling module register_BABY_Maker
# -- Compiling module Reg_Create_testbench
# 
# Top level modules:
# 	register_BABY_Maker
# 	Reg_Create_testbench
# End time: 11:09:55 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:56 on Nov 28,2017
# vlog -reportprogress 300 ./fowarding.sv 
# -- Compiling module fowarding
# 
# Top level modules:
# 	fowarding
# End time: 11:09:56 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:09:57 on Nov 28,2017, Elapsed time: 0:00:20
# Errors: 0, Warnings: 7
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_testbench 
# Start time: 11:09:57 on Nov 28,2017
# Loading sv_std.std
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.program_counter
# Loading work.register
# Loading work.alu
# Loading work.Big64full_adder
# Loading work.mux2_1
# Loading work.full_adder
# Loading work.bw_and
# Loading work.bw_or
# Loading work.bw_xor
# Loading work.Big64mux8_1
# Loading work.Big64mux2_1
# Loading work.zeroFlagCheck
# Loading work.sign_extend
# Loading work.shifter
# Loading work.instructmem
# Loading work.register_BABY_Maker
# Loading work.instr_decoder
# Loading work.n_mux2_1
# Loading work.regfile
# Loading work.Decoder
# Loading work.Mem_Create
# Loading work.mux_64by_32
# Loading work.sign_extend_unsigned
# Loading work.fowarding
# Loading work.transposer
# Loading work.prepend
# Loading work.Reg_Create
# Loading work.datamem
# Loading work.D_FF
# Loading work.mux32_1
# Loading work.mux4_1
# ** Warning: (vsim-3015) ./cpu.sv(241): [PCDPC] - Port size (293) does not match connection size (292) for port 'q'. The port definition is at: ./register_BABY_Maker.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/regdec_pipe File: ./register_BABY_Maker.sv
# ** Warning: (vsim-3015) ./cpu.sv(241): [PCDPC] - Port size (293) does not match connection size (292) for port 'in'. The port definition is at: ./register_BABY_Maker.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/regdec_pipe File: ./register_BABY_Maker.sv
# ** Warning: (vsim-3015) ./cpu.sv(339): [PCDPC] - Port size (205) does not match connection size (204) for port 'q'. The port definition is at: ./register_BABY_Maker.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/execute_pipe File: ./register_BABY_Maker.sv
# ** Warning: (vsim-3015) ./cpu.sv(339): [PCDPC] - Port size (205) does not match connection size (204) for port 'in'. The port definition is at: ./register_BABY_Maker.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/execute_pipe File: ./register_BABY_Maker.sv
# ** Warning: Design size of 8871 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Daniel H  Hostname: DESKTOP-GLULL4N  ProcessID: 5092
#           Attempting to use alternate WLF file "./wlft7cjzfn".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft7cjzfn
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./CPU/test05_Blt.arm
# ** Note: $stop    : ./cpu.sv(428)
#    Time: 515 us  Iteration: 1  Instance: /cpu_testbench
# Break in Module cpu_testbench at ./cpu.sv line 428
do test_all.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:12:36 on Nov 28,2017
# vlog -reportprogress 300 ./zeroFlagCheck.sv 
# -- Compiling module zeroFlagCheck
# -- Compiling module zeroFlagCheck_testbench
# 
# Top level modules:
# 	zeroFlagCheck_testbench
# End time: 11:12:36 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:12:36 on Nov 28,2017
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# 
# Top level modules:
# 	full_adder_testbench
# End time: 11:12:36 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:12:36 on Nov 28,2017
# vlog -reportprogress 300 ./Big64full_adder.sv 
# -- Compiling module Big64full_adder
# -- Compiling module Big64full_adder_testbench
# 
# Top level modules:
# 	Big64full_adder_testbench
# End time: 11:12:36 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:12:36 on Nov 28,2017
# vlog -reportprogress 300 ./bw_or.sv 
# -- Compiling module bw_or
# -- Compiling module bw_or_testbench
# 
# Top level modules:
# 	bw_or_testbench
# End time: 11:12:36 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:12:36 on Nov 28,2017
# vlog -reportprogress 300 ./bw_and.sv 
# -- Compiling module bw_and
# -- Compiling module bw_and_testbench
# 
# Top level modules:
# 	bw_and_testbench
# End time: 11:12:36 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:12:36 on Nov 28,2017
# vlog -reportprogress 300 ./bw_xor.sv 
# -- Compiling module bw_xor
# -- Compiling module bw_xor_testbench
# 
# Top level modules:
# 	bw_xor_testbench
# End time: 11:12:36 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:12:36 on Nov 28,2017
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 11:12:36 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:12:36 on Nov 28,2017
# vlog -reportprogress 300 ./Big64mux2_1.sv 
# -- Compiling module Big64mux2_1
# -- Compiling module Big64mux2_1_testbench
# 
# Top level modules:
# 	Big64mux2_1_testbench
# End time: 11:12:36 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:12:36 on Nov 28,2017
# vlog -reportprogress 300 ./Big64mux8_1.sv 
# -- Compiling module Big64mux8_1
# -- Compiling module Big64mux8_1_testbench
# 
# Top level modules:
# 	Big64mux8_1_testbench
# End time: 11:12:36 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:12:36 on Nov 28,2017
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 11:12:37 on Nov 28,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:12:37 on Nov 28,2017
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 11:12:37 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:12:37 on Nov 28,2017
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# ** Error (suppressible): ./cpu.sv(231): (vlog-2388) 'execute_fwd_en' already declared in this scope (cpu).
# ** Error: (vlog-13069) ./cpu.sv(338): near "logic": syntax error, unexpected "SystemVerilog keyword 'logic'".
# ** Error: ./cpu.sv(337): (vlog-13205) Syntax error found in the scope following 'mem_fwd_en'. Is there a missing '::'?
# End time: 11:12:37 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./test_all.do line 18
# C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./cpu.sv""
do test_all.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:12:57 on Nov 28,2017
# vlog -reportprogress 300 ./zeroFlagCheck.sv 
# -- Compiling module zeroFlagCheck
# -- Compiling module zeroFlagCheck_testbench
# 
# Top level modules:
# 	zeroFlagCheck_testbench
# End time: 11:12:57 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:12:57 on Nov 28,2017
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# 
# Top level modules:
# 	full_adder_testbench
# End time: 11:12:57 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:12:57 on Nov 28,2017
# vlog -reportprogress 300 ./Big64full_adder.sv 
# -- Compiling module Big64full_adder
# -- Compiling module Big64full_adder_testbench
# 
# Top level modules:
# 	Big64full_adder_testbench
# End time: 11:12:57 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:12:57 on Nov 28,2017
# vlog -reportprogress 300 ./bw_or.sv 
# -- Compiling module bw_or
# -- Compiling module bw_or_testbench
# 
# Top level modules:
# 	bw_or_testbench
# End time: 11:12:57 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:12:57 on Nov 28,2017
# vlog -reportprogress 300 ./bw_and.sv 
# -- Compiling module bw_and
# -- Compiling module bw_and_testbench
# 
# Top level modules:
# 	bw_and_testbench
# End time: 11:12:57 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:12:57 on Nov 28,2017
# vlog -reportprogress 300 ./bw_xor.sv 
# -- Compiling module bw_xor
# -- Compiling module bw_xor_testbench
# 
# Top level modules:
# 	bw_xor_testbench
# End time: 11:12:57 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:12:57 on Nov 28,2017
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 11:12:57 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:12:57 on Nov 28,2017
# vlog -reportprogress 300 ./Big64mux2_1.sv 
# -- Compiling module Big64mux2_1
# -- Compiling module Big64mux2_1_testbench
# 
# Top level modules:
# 	Big64mux2_1_testbench
# End time: 11:12:57 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:12:57 on Nov 28,2017
# vlog -reportprogress 300 ./Big64mux8_1.sv 
# -- Compiling module Big64mux8_1
# -- Compiling module Big64mux8_1_testbench
# 
# Top level modules:
# 	Big64mux8_1_testbench
# End time: 11:12:58 on Nov 28,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:12:58 on Nov 28,2017
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 11:12:58 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:12:58 on Nov 28,2017
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 11:12:58 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:12:58 on Nov 28,2017
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# ** Error (suppressible): ./cpu.sv(231): (vlog-2388) 'execute_fwd_en' already declared in this scope (cpu).
# ** Error (suppressible): ./cpu.sv(338): (vlog-2388) 'mem_fwd_en' already declared in this scope (cpu).
# ** Error: (vlog-13069) ./cpu.sv(338): near "logic": syntax error, unexpected "SystemVerilog keyword 'logic'", expecting ';' or ','.
# -- Compiling module cpu_testbench
# End time: 11:12:58 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./test_all.do line 18
# C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./cpu.sv""
do test_all.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:13:06 on Nov 28,2017
# vlog -reportprogress 300 ./zeroFlagCheck.sv 
# -- Compiling module zeroFlagCheck
# -- Compiling module zeroFlagCheck_testbench
# 
# Top level modules:
# 	zeroFlagCheck_testbench
# End time: 11:13:07 on Nov 28,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:13:07 on Nov 28,2017
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# 
# Top level modules:
# 	full_adder_testbench
# End time: 11:13:07 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:13:07 on Nov 28,2017
# vlog -reportprogress 300 ./Big64full_adder.sv 
# -- Compiling module Big64full_adder
# -- Compiling module Big64full_adder_testbench
# 
# Top level modules:
# 	Big64full_adder_testbench
# End time: 11:13:07 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:13:07 on Nov 28,2017
# vlog -reportprogress 300 ./bw_or.sv 
# -- Compiling module bw_or
# -- Compiling module bw_or_testbench
# 
# Top level modules:
# 	bw_or_testbench
# End time: 11:13:07 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:13:07 on Nov 28,2017
# vlog -reportprogress 300 ./bw_and.sv 
# -- Compiling module bw_and
# -- Compiling module bw_and_testbench
# 
# Top level modules:
# 	bw_and_testbench
# End time: 11:13:07 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:13:07 on Nov 28,2017
# vlog -reportprogress 300 ./bw_xor.sv 
# -- Compiling module bw_xor
# -- Compiling module bw_xor_testbench
# 
# Top level modules:
# 	bw_xor_testbench
# End time: 11:13:07 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:13:07 on Nov 28,2017
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 11:13:07 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:13:07 on Nov 28,2017
# vlog -reportprogress 300 ./Big64mux2_1.sv 
# -- Compiling module Big64mux2_1
# -- Compiling module Big64mux2_1_testbench
# 
# Top level modules:
# 	Big64mux2_1_testbench
# End time: 11:13:07 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:13:07 on Nov 28,2017
# vlog -reportprogress 300 ./Big64mux8_1.sv 
# -- Compiling module Big64mux8_1
# -- Compiling module Big64mux8_1_testbench
# 
# Top level modules:
# 	Big64mux8_1_testbench
# End time: 11:13:07 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:13:07 on Nov 28,2017
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 11:13:07 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:13:07 on Nov 28,2017
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 11:13:07 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:13:07 on Nov 28,2017
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# ** Error (suppressible): ./cpu.sv(231): (vlog-2388) 'execute_fwd_en' already declared in this scope (cpu).
# ** Error (suppressible): ./cpu.sv(337): (vlog-2388) 'mem_fwd_en' already declared in this scope (cpu).
# -- Compiling module cpu_testbench
# End time: 11:13:08 on Nov 28,2017, Elapsed time: 0:00:01
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./test_all.do line 18
# C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./cpu.sv""
do test_all.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:14:23 on Nov 28,2017
# vlog -reportprogress 300 ./zeroFlagCheck.sv 
# -- Compiling module zeroFlagCheck
# -- Compiling module zeroFlagCheck_testbench
# 
# Top level modules:
# 	zeroFlagCheck_testbench
# End time: 11:14:23 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:14:23 on Nov 28,2017
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# 
# Top level modules:
# 	full_adder_testbench
# End time: 11:14:23 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:14:23 on Nov 28,2017
# vlog -reportprogress 300 ./Big64full_adder.sv 
# -- Compiling module Big64full_adder
# -- Compiling module Big64full_adder_testbench
# 
# Top level modules:
# 	Big64full_adder_testbench
# End time: 11:14:23 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:14:23 on Nov 28,2017
# vlog -reportprogress 300 ./bw_or.sv 
# -- Compiling module bw_or
# -- Compiling module bw_or_testbench
# 
# Top level modules:
# 	bw_or_testbench
# End time: 11:14:23 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:14:23 on Nov 28,2017
# vlog -reportprogress 300 ./bw_and.sv 
# -- Compiling module bw_and
# -- Compiling module bw_and_testbench
# 
# Top level modules:
# 	bw_and_testbench
# End time: 11:14:23 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:14:23 on Nov 28,2017
# vlog -reportprogress 300 ./bw_xor.sv 
# -- Compiling module bw_xor
# -- Compiling module bw_xor_testbench
# 
# Top level modules:
# 	bw_xor_testbench
# End time: 11:14:23 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:14:23 on Nov 28,2017
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 11:14:23 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:14:24 on Nov 28,2017
# vlog -reportprogress 300 ./Big64mux2_1.sv 
# -- Compiling module Big64mux2_1
# -- Compiling module Big64mux2_1_testbench
# 
# Top level modules:
# 	Big64mux2_1_testbench
# End time: 11:14:24 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:14:24 on Nov 28,2017
# vlog -reportprogress 300 ./Big64mux8_1.sv 
# -- Compiling module Big64mux8_1
# -- Compiling module Big64mux8_1_testbench
# 
# Top level modules:
# 	Big64mux8_1_testbench
# End time: 11:14:24 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:14:24 on Nov 28,2017
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 11:14:24 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:14:24 on Nov 28,2017
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 11:14:24 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:14:24 on Nov 28,2017
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# ** Error: (vlog-13069) ./cpu.sv(55): near ";": syntax error, unexpected ';', expecting IDENTIFIER or TYPE_IDENTIFIER or NETTYPE_IDENTIFIER.
# ** Error (suppressible): ./cpu.sv(231): (vlog-2388) 'execute_fwd_en' already declared in this scope (cpu).
# -- Compiling module cpu_testbench
# End time: 11:14:24 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./test_all.do line 18
# C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./cpu.sv""
do test_all.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:14:33 on Nov 28,2017
# vlog -reportprogress 300 ./zeroFlagCheck.sv 
# -- Compiling module zeroFlagCheck
# -- Compiling module zeroFlagCheck_testbench
# 
# Top level modules:
# 	zeroFlagCheck_testbench
# End time: 11:14:33 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:14:33 on Nov 28,2017
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# 
# Top level modules:
# 	full_adder_testbench
# End time: 11:14:33 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:14:33 on Nov 28,2017
# vlog -reportprogress 300 ./Big64full_adder.sv 
# -- Compiling module Big64full_adder
# -- Compiling module Big64full_adder_testbench
# 
# Top level modules:
# 	Big64full_adder_testbench
# End time: 11:14:33 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:14:33 on Nov 28,2017
# vlog -reportprogress 300 ./bw_or.sv 
# -- Compiling module bw_or
# -- Compiling module bw_or_testbench
# 
# Top level modules:
# 	bw_or_testbench
# End time: 11:14:33 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:14:33 on Nov 28,2017
# vlog -reportprogress 300 ./bw_and.sv 
# -- Compiling module bw_and
# -- Compiling module bw_and_testbench
# 
# Top level modules:
# 	bw_and_testbench
# End time: 11:14:33 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:14:33 on Nov 28,2017
# vlog -reportprogress 300 ./bw_xor.sv 
# -- Compiling module bw_xor
# -- Compiling module bw_xor_testbench
# 
# Top level modules:
# 	bw_xor_testbench
# End time: 11:14:33 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:14:33 on Nov 28,2017
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 11:14:34 on Nov 28,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:14:34 on Nov 28,2017
# vlog -reportprogress 300 ./Big64mux2_1.sv 
# -- Compiling module Big64mux2_1
# -- Compiling module Big64mux2_1_testbench
# 
# Top level modules:
# 	Big64mux2_1_testbench
# End time: 11:14:34 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:14:34 on Nov 28,2017
# vlog -reportprogress 300 ./Big64mux8_1.sv 
# -- Compiling module Big64mux8_1
# -- Compiling module Big64mux8_1_testbench
# 
# Top level modules:
# 	Big64mux8_1_testbench
# End time: 11:14:34 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:14:34 on Nov 28,2017
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 11:14:34 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:14:34 on Nov 28,2017
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 11:14:34 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:14:34 on Nov 28,2017
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# ** Error (suppressible): ./cpu.sv(231): (vlog-2388) 'execute_fwd_en' already declared in this scope (cpu).
# -- Compiling module cpu_testbench
# End time: 11:14:34 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./test_all.do line 18
# C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./cpu.sv""
do test_all.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:14:51 on Nov 28,2017
# vlog -reportprogress 300 ./zeroFlagCheck.sv 
# -- Compiling module zeroFlagCheck
# -- Compiling module zeroFlagCheck_testbench
# 
# Top level modules:
# 	zeroFlagCheck_testbench
# End time: 11:14:51 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:14:51 on Nov 28,2017
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# 
# Top level modules:
# 	full_adder_testbench
# End time: 11:14:51 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:14:51 on Nov 28,2017
# vlog -reportprogress 300 ./Big64full_adder.sv 
# -- Compiling module Big64full_adder
# -- Compiling module Big64full_adder_testbench
# 
# Top level modules:
# 	Big64full_adder_testbench
# End time: 11:14:51 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:14:51 on Nov 28,2017
# vlog -reportprogress 300 ./bw_or.sv 
# -- Compiling module bw_or
# -- Compiling module bw_or_testbench
# 
# Top level modules:
# 	bw_or_testbench
# End time: 11:14:52 on Nov 28,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:14:52 on Nov 28,2017
# vlog -reportprogress 300 ./bw_and.sv 
# -- Compiling module bw_and
# -- Compiling module bw_and_testbench
# 
# Top level modules:
# 	bw_and_testbench
# End time: 11:14:52 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:14:52 on Nov 28,2017
# vlog -reportprogress 300 ./bw_xor.sv 
# -- Compiling module bw_xor
# -- Compiling module bw_xor_testbench
# 
# Top level modules:
# 	bw_xor_testbench
# End time: 11:14:52 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:14:52 on Nov 28,2017
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 11:14:52 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:14:52 on Nov 28,2017
# vlog -reportprogress 300 ./Big64mux2_1.sv 
# -- Compiling module Big64mux2_1
# -- Compiling module Big64mux2_1_testbench
# 
# Top level modules:
# 	Big64mux2_1_testbench
# End time: 11:14:52 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:14:52 on Nov 28,2017
# vlog -reportprogress 300 ./Big64mux8_1.sv 
# -- Compiling module Big64mux8_1
# -- Compiling module Big64mux8_1_testbench
# 
# Top level modules:
# 	Big64mux8_1_testbench
# End time: 11:14:52 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:14:52 on Nov 28,2017
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 11:14:52 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:14:52 on Nov 28,2017
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 11:14:52 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:14:52 on Nov 28,2017
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# End time: 11:14:52 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:14:52 on Nov 28,2017
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 11:14:52 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:14:52 on Nov 28,2017
# vlog -reportprogress 300 ./n_mux2_1.sv 
# -- Compiling module n_mux2_1
# 
# Top level modules:
# 	n_mux2_1
# End time: 11:14:52 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:14:52 on Nov 28,2017
# vlog -reportprogress 300 ./instr_decoder.sv 
# -- Compiling module instr_decoder
# 
# Top level modules:
# 	instr_decoder
# End time: 11:14:53 on Nov 28,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:14:53 on Nov 28,2017
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_testbench
# 
# Top level modules:
# 	sign_extend_testbench
# End time: 11:14:53 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:14:53 on Nov 28,2017
# vlog -reportprogress 300 ./program_counter.sv 
# -- Compiling module program_counter
# 
# Top level modules:
# 	program_counter
# End time: 11:14:53 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:14:53 on Nov 28,2017
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 11:14:53 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:14:53 on Nov 28,2017
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 11:14:53 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:14:53 on Nov 28,2017
# vlog -reportprogress 300 ./Big64mux8_1.sv 
# -- Compiling module Big64mux8_1
# -- Compiling module Big64mux8_1_testbench
# 
# Top level modules:
# 	Big64mux8_1_testbench
# End time: 11:14:53 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:14:53 on Nov 28,2017
# vlog -reportprogress 300 ./Big64mux2_1.sv 
# -- Compiling module Big64mux2_1
# -- Compiling module Big64mux2_1_testbench
# 
# Top level modules:
# 	Big64mux2_1_testbench
# End time: 11:14:53 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:14:53 on Nov 28,2017
# vlog -reportprogress 300 ./Big64mux8_1.sv 
# -- Compiling module Big64mux8_1
# -- Compiling module Big64mux8_1_testbench
# 
# Top level modules:
# 	Big64mux8_1_testbench
# End time: 11:14:53 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:14:53 on Nov 28,2017
# vlog -reportprogress 300 ./transposer.sv 
# -- Compiling module transposer
# -- Compiling module transposer_testbench
# 
# Top level modules:
# 	transposer_testbench
# End time: 11:14:53 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:14:53 on Nov 28,2017
# vlog -reportprogress 300 ./prepend.sv 
# -- Compiling module prepend
# 
# Top level modules:
# 	prepend
# End time: 11:14:53 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:14:53 on Nov 28,2017
# vlog -reportprogress 300 ./Reg_Create.sv 
# -- Compiling module Reg_Create
# -- Compiling module Reg_Create_testbench
# 
# Top level modules:
# 	Reg_Create_testbench
# End time: 11:14:53 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:14:53 on Nov 28,2017
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regfile_testbench
# 
# Top level modules:
# 	regfile_testbench
# End time: 11:14:54 on Nov 28,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:14:54 on Nov 28,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 11:14:54 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:14:54 on Nov 28,2017
# vlog -reportprogress 300 ./Decoder.sv 
# -- Compiling module Decoder
# -- Compiling module Decoder_testbench
# 
# Top level modules:
# 	Decoder_testbench
# End time: 11:14:54 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:14:54 on Nov 28,2017
# vlog -reportprogress 300 ./Mem_create.sv 
# -- Compiling module Mem_Create
# -- Compiling module Mem_Create_testbench
# 
# Top level modules:
# 	Mem_Create_testbench
# End time: 11:14:54 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:14:54 on Nov 28,2017
# vlog -reportprogress 300 ./mux_64by_32.sv 
# -- Compiling module mux_64by_32
# -- Compiling module mux_64by_32_testbench
# 
# Top level modules:
# 	mux_64by_32_testbench
# End time: 11:14:54 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:14:54 on Nov 28,2017
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 11:14:54 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:14:54 on Nov 28,2017
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 11:14:54 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:14:54 on Nov 28,2017
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 11:14:54 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:14:54 on Nov 28,2017
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 11:14:54 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:14:54 on Nov 28,2017
# vlog -reportprogress 300 ./sign_extend_unsigned.sv 
# -- Compiling module sign_extend_unsigned
# 
# Top level modules:
# 	sign_extend_unsigned
# End time: 11:14:54 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:14:54 on Nov 28,2017
# vlog -reportprogress 300 ./register_BABY_Maker.sv 
# -- Compiling module register_BABY_Maker
# -- Compiling module Reg_Create_testbench
# 
# Top level modules:
# 	register_BABY_Maker
# 	Reg_Create_testbench
# End time: 11:14:55 on Nov 28,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:14:55 on Nov 28,2017
# vlog -reportprogress 300 ./fowarding.sv 
# -- Compiling module fowarding
# 
# Top level modules:
# 	fowarding
# End time: 11:14:55 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:14:56 on Nov 28,2017, Elapsed time: 0:04:59
# Errors: 19, Warnings: 7
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_testbench 
# Start time: 11:14:56 on Nov 28,2017
# Loading sv_std.std
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.program_counter
# Loading work.register
# Loading work.alu
# Loading work.Big64full_adder
# Loading work.mux2_1
# Loading work.full_adder
# Loading work.bw_and
# Loading work.bw_or
# Loading work.bw_xor
# Loading work.Big64mux8_1
# Loading work.Big64mux2_1
# Loading work.zeroFlagCheck
# Loading work.sign_extend
# Loading work.shifter
# Loading work.instructmem
# Loading work.register_BABY_Maker
# Loading work.instr_decoder
# Loading work.n_mux2_1
# Loading work.regfile
# Loading work.Decoder
# Loading work.Mem_Create
# Loading work.mux_64by_32
# Loading work.sign_extend_unsigned
# Loading work.fowarding
# Loading work.transposer
# Loading work.prepend
# Loading work.Reg_Create
# Loading work.datamem
# Loading work.D_FF
# Loading work.mux32_1
# Loading work.mux4_1
# ** Warning: (vsim-3015) ./cpu.sv(241): [PCDPC] - Port size (293) does not match connection size (292) for port 'q'. The port definition is at: ./register_BABY_Maker.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/regdec_pipe File: ./register_BABY_Maker.sv
# ** Warning: (vsim-3015) ./cpu.sv(241): [PCDPC] - Port size (293) does not match connection size (292) for port 'in'. The port definition is at: ./register_BABY_Maker.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/regdec_pipe File: ./register_BABY_Maker.sv
# ** Warning: (vsim-3015) ./cpu.sv(340): [PCDPC] - Port size (205) does not match connection size (204) for port 'q'. The port definition is at: ./register_BABY_Maker.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/execute_pipe File: ./register_BABY_Maker.sv
# ** Warning: (vsim-3015) ./cpu.sv(340): [PCDPC] - Port size (205) does not match connection size (204) for port 'in'. The port definition is at: ./register_BABY_Maker.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/execute_pipe File: ./register_BABY_Maker.sv
# ** Warning: Design size of 8871 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Daniel H  Hostname: DESKTOP-GLULL4N  ProcessID: 5092
#           Attempting to use alternate WLF file "./wlfttjk1hx".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfttjk1hx
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./CPU/test05_Blt.arm
# ** Note: $stop    : ./cpu.sv(429)
#    Time: 515 us  Iteration: 1  Instance: /cpu_testbench
# Break in Module cpu_testbench at ./cpu.sv line 429
do test_all.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:15:58 on Nov 28,2017
# vlog -reportprogress 300 ./zeroFlagCheck.sv 
# -- Compiling module zeroFlagCheck
# -- Compiling module zeroFlagCheck_testbench
# 
# Top level modules:
# 	zeroFlagCheck_testbench
# End time: 11:15:58 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:15:58 on Nov 28,2017
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# 
# Top level modules:
# 	full_adder_testbench
# End time: 11:15:58 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:15:58 on Nov 28,2017
# vlog -reportprogress 300 ./Big64full_adder.sv 
# -- Compiling module Big64full_adder
# -- Compiling module Big64full_adder_testbench
# 
# Top level modules:
# 	Big64full_adder_testbench
# End time: 11:15:58 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:15:58 on Nov 28,2017
# vlog -reportprogress 300 ./bw_or.sv 
# -- Compiling module bw_or
# -- Compiling module bw_or_testbench
# 
# Top level modules:
# 	bw_or_testbench
# End time: 11:15:58 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:15:58 on Nov 28,2017
# vlog -reportprogress 300 ./bw_and.sv 
# -- Compiling module bw_and
# -- Compiling module bw_and_testbench
# 
# Top level modules:
# 	bw_and_testbench
# End time: 11:15:58 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:15:58 on Nov 28,2017
# vlog -reportprogress 300 ./bw_xor.sv 
# -- Compiling module bw_xor
# -- Compiling module bw_xor_testbench
# 
# Top level modules:
# 	bw_xor_testbench
# End time: 11:15:58 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:15:58 on Nov 28,2017
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 11:15:58 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:15:58 on Nov 28,2017
# vlog -reportprogress 300 ./Big64mux2_1.sv 
# -- Compiling module Big64mux2_1
# -- Compiling module Big64mux2_1_testbench
# 
# Top level modules:
# 	Big64mux2_1_testbench
# End time: 11:15:58 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:15:58 on Nov 28,2017
# vlog -reportprogress 300 ./Big64mux8_1.sv 
# -- Compiling module Big64mux8_1
# -- Compiling module Big64mux8_1_testbench
# 
# Top level modules:
# 	Big64mux8_1_testbench
# End time: 11:15:58 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:15:58 on Nov 28,2017
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 11:15:59 on Nov 28,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:15:59 on Nov 28,2017
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 11:15:59 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:15:59 on Nov 28,2017
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# ** Error: (vlog-13069) ./cpu.sv(55): near ";": syntax error, unexpected ';', expecting IDENTIFIER or TYPE_IDENTIFIER or NETTYPE_IDENTIFIER.
# ** Error (suppressible): ./cpu.sv(231): (vlog-2388) 'execute_fwd_en' already declared in this scope (cpu).
# -- Compiling module cpu_testbench
# End time: 11:15:59 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./test_all.do line 18
# C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./cpu.sv""
do test_all.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:16:19 on Nov 28,2017
# vlog -reportprogress 300 ./zeroFlagCheck.sv 
# -- Compiling module zeroFlagCheck
# -- Compiling module zeroFlagCheck_testbench
# 
# Top level modules:
# 	zeroFlagCheck_testbench
# End time: 11:16:19 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:16:19 on Nov 28,2017
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# 
# Top level modules:
# 	full_adder_testbench
# End time: 11:16:19 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:16:19 on Nov 28,2017
# vlog -reportprogress 300 ./Big64full_adder.sv 
# -- Compiling module Big64full_adder
# -- Compiling module Big64full_adder_testbench
# 
# Top level modules:
# 	Big64full_adder_testbench
# End time: 11:16:19 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:16:19 on Nov 28,2017
# vlog -reportprogress 300 ./bw_or.sv 
# -- Compiling module bw_or
# -- Compiling module bw_or_testbench
# 
# Top level modules:
# 	bw_or_testbench
# End time: 11:16:19 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:16:19 on Nov 28,2017
# vlog -reportprogress 300 ./bw_and.sv 
# -- Compiling module bw_and
# -- Compiling module bw_and_testbench
# 
# Top level modules:
# 	bw_and_testbench
# End time: 11:16:19 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:16:19 on Nov 28,2017
# vlog -reportprogress 300 ./bw_xor.sv 
# -- Compiling module bw_xor
# -- Compiling module bw_xor_testbench
# 
# Top level modules:
# 	bw_xor_testbench
# End time: 11:16:19 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:16:19 on Nov 28,2017
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 11:16:19 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:16:19 on Nov 28,2017
# vlog -reportprogress 300 ./Big64mux2_1.sv 
# -- Compiling module Big64mux2_1
# -- Compiling module Big64mux2_1_testbench
# 
# Top level modules:
# 	Big64mux2_1_testbench
# End time: 11:16:19 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:16:19 on Nov 28,2017
# vlog -reportprogress 300 ./Big64mux8_1.sv 
# -- Compiling module Big64mux8_1
# -- Compiling module Big64mux8_1_testbench
# 
# Top level modules:
# 	Big64mux8_1_testbench
# End time: 11:16:19 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:16:20 on Nov 28,2017
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 11:16:20 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:16:20 on Nov 28,2017
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 11:16:20 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:16:20 on Nov 28,2017
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# ** Error (suppressible): ./cpu.sv(231): (vlog-2388) 'execute_fwd_en' already declared in this scope (cpu).
# -- Compiling module cpu_testbench
# End time: 11:16:20 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./test_all.do line 18
# C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./cpu.sv""
do test_all.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:16:35 on Nov 28,2017
# vlog -reportprogress 300 ./zeroFlagCheck.sv 
# -- Compiling module zeroFlagCheck
# -- Compiling module zeroFlagCheck_testbench
# 
# Top level modules:
# 	zeroFlagCheck_testbench
# End time: 11:16:35 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:16:35 on Nov 28,2017
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# 
# Top level modules:
# 	full_adder_testbench
# End time: 11:16:35 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:16:35 on Nov 28,2017
# vlog -reportprogress 300 ./Big64full_adder.sv 
# -- Compiling module Big64full_adder
# -- Compiling module Big64full_adder_testbench
# 
# Top level modules:
# 	Big64full_adder_testbench
# End time: 11:16:35 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:16:35 on Nov 28,2017
# vlog -reportprogress 300 ./bw_or.sv 
# -- Compiling module bw_or
# -- Compiling module bw_or_testbench
# 
# Top level modules:
# 	bw_or_testbench
# End time: 11:16:35 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:16:35 on Nov 28,2017
# vlog -reportprogress 300 ./bw_and.sv 
# -- Compiling module bw_and
# -- Compiling module bw_and_testbench
# 
# Top level modules:
# 	bw_and_testbench
# End time: 11:16:35 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:16:35 on Nov 28,2017
# vlog -reportprogress 300 ./bw_xor.sv 
# -- Compiling module bw_xor
# -- Compiling module bw_xor_testbench
# 
# Top level modules:
# 	bw_xor_testbench
# End time: 11:16:35 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:16:35 on Nov 28,2017
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 11:16:35 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:16:35 on Nov 28,2017
# vlog -reportprogress 300 ./Big64mux2_1.sv 
# -- Compiling module Big64mux2_1
# -- Compiling module Big64mux2_1_testbench
# 
# Top level modules:
# 	Big64mux2_1_testbench
# End time: 11:16:35 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:16:35 on Nov 28,2017
# vlog -reportprogress 300 ./Big64mux8_1.sv 
# -- Compiling module Big64mux8_1
# -- Compiling module Big64mux8_1_testbench
# 
# Top level modules:
# 	Big64mux8_1_testbench
# End time: 11:16:36 on Nov 28,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:16:36 on Nov 28,2017
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 11:16:36 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:16:36 on Nov 28,2017
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 11:16:36 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:16:36 on Nov 28,2017
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# End time: 11:16:36 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:16:36 on Nov 28,2017
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 11:16:36 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:16:36 on Nov 28,2017
# vlog -reportprogress 300 ./n_mux2_1.sv 
# -- Compiling module n_mux2_1
# 
# Top level modules:
# 	n_mux2_1
# End time: 11:16:36 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:16:36 on Nov 28,2017
# vlog -reportprogress 300 ./instr_decoder.sv 
# -- Compiling module instr_decoder
# 
# Top level modules:
# 	instr_decoder
# End time: 11:16:36 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:16:36 on Nov 28,2017
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_testbench
# 
# Top level modules:
# 	sign_extend_testbench
# End time: 11:16:36 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:16:36 on Nov 28,2017
# vlog -reportprogress 300 ./program_counter.sv 
# -- Compiling module program_counter
# 
# Top level modules:
# 	program_counter
# End time: 11:16:36 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:16:36 on Nov 28,2017
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 11:16:36 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:16:36 on Nov 28,2017
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 11:16:36 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:16:37 on Nov 28,2017
# vlog -reportprogress 300 ./Big64mux8_1.sv 
# -- Compiling module Big64mux8_1
# -- Compiling module Big64mux8_1_testbench
# 
# Top level modules:
# 	Big64mux8_1_testbench
# End time: 11:16:37 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:16:37 on Nov 28,2017
# vlog -reportprogress 300 ./Big64mux2_1.sv 
# -- Compiling module Big64mux2_1
# -- Compiling module Big64mux2_1_testbench
# 
# Top level modules:
# 	Big64mux2_1_testbench
# End time: 11:16:37 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:16:37 on Nov 28,2017
# vlog -reportprogress 300 ./Big64mux8_1.sv 
# -- Compiling module Big64mux8_1
# -- Compiling module Big64mux8_1_testbench
# 
# Top level modules:
# 	Big64mux8_1_testbench
# End time: 11:16:37 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:16:37 on Nov 28,2017
# vlog -reportprogress 300 ./transposer.sv 
# -- Compiling module transposer
# -- Compiling module transposer_testbench
# 
# Top level modules:
# 	transposer_testbench
# End time: 11:16:37 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:16:37 on Nov 28,2017
# vlog -reportprogress 300 ./prepend.sv 
# -- Compiling module prepend
# 
# Top level modules:
# 	prepend
# End time: 11:16:37 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:16:37 on Nov 28,2017
# vlog -reportprogress 300 ./Reg_Create.sv 
# -- Compiling module Reg_Create
# -- Compiling module Reg_Create_testbench
# 
# Top level modules:
# 	Reg_Create_testbench
# End time: 11:16:37 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:16:37 on Nov 28,2017
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regfile_testbench
# 
# Top level modules:
# 	regfile_testbench
# End time: 11:16:37 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:16:37 on Nov 28,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 11:16:37 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:16:37 on Nov 28,2017
# vlog -reportprogress 300 ./Decoder.sv 
# -- Compiling module Decoder
# -- Compiling module Decoder_testbench
# 
# Top level modules:
# 	Decoder_testbench
# End time: 11:16:37 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:16:37 on Nov 28,2017
# vlog -reportprogress 300 ./Mem_create.sv 
# -- Compiling module Mem_Create
# -- Compiling module Mem_Create_testbench
# 
# Top level modules:
# 	Mem_Create_testbench
# End time: 11:16:37 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:16:37 on Nov 28,2017
# vlog -reportprogress 300 ./mux_64by_32.sv 
# -- Compiling module mux_64by_32
# -- Compiling module mux_64by_32_testbench
# 
# Top level modules:
# 	mux_64by_32_testbench
# End time: 11:16:38 on Nov 28,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:16:38 on Nov 28,2017
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 11:16:38 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:16:38 on Nov 28,2017
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 11:16:38 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:16:38 on Nov 28,2017
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 11:16:38 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:16:38 on Nov 28,2017
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 11:16:38 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:16:38 on Nov 28,2017
# vlog -reportprogress 300 ./sign_extend_unsigned.sv 
# -- Compiling module sign_extend_unsigned
# 
# Top level modules:
# 	sign_extend_unsigned
# End time: 11:16:38 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:16:38 on Nov 28,2017
# vlog -reportprogress 300 ./register_BABY_Maker.sv 
# -- Compiling module register_BABY_Maker
# -- Compiling module Reg_Create_testbench
# 
# Top level modules:
# 	register_BABY_Maker
# 	Reg_Create_testbench
# End time: 11:16:38 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:16:38 on Nov 28,2017
# vlog -reportprogress 300 ./fowarding.sv 
# -- Compiling module fowarding
# 
# Top level modules:
# 	fowarding
# End time: 11:16:38 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:16:43 on Nov 28,2017, Elapsed time: 0:01:47
# Errors: 7, Warnings: 7
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_testbench 
# Start time: 11:16:43 on Nov 28,2017
# Loading sv_std.std
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.program_counter
# Loading work.register
# Loading work.alu
# Loading work.Big64full_adder
# Loading work.mux2_1
# Loading work.full_adder
# Loading work.bw_and
# Loading work.bw_or
# Loading work.bw_xor
# Loading work.Big64mux8_1
# Loading work.Big64mux2_1
# Loading work.zeroFlagCheck
# Loading work.sign_extend
# Loading work.shifter
# Loading work.instructmem
# Loading work.register_BABY_Maker
# Loading work.instr_decoder
# Loading work.n_mux2_1
# Loading work.regfile
# Loading work.Decoder
# Loading work.Mem_Create
# Loading work.mux_64by_32
# Loading work.sign_extend_unsigned
# Loading work.fowarding
# Loading work.transposer
# Loading work.prepend
# Loading work.Reg_Create
# Loading work.datamem
# Loading work.D_FF
# Loading work.mux32_1
# Loading work.mux4_1
# ** Warning: (vsim-3015) ./cpu.sv(241): [PCDPC] - Port size (293) does not match connection size (292) for port 'q'. The port definition is at: ./register_BABY_Maker.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/regdec_pipe File: ./register_BABY_Maker.sv
# ** Warning: (vsim-3015) ./cpu.sv(241): [PCDPC] - Port size (293) does not match connection size (292) for port 'in'. The port definition is at: ./register_BABY_Maker.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/regdec_pipe File: ./register_BABY_Maker.sv
# ** Warning: (vsim-3015) ./cpu.sv(340): [PCDPC] - Port size (205) does not match connection size (204) for port 'q'. The port definition is at: ./register_BABY_Maker.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/execute_pipe File: ./register_BABY_Maker.sv
# ** Warning: (vsim-3015) ./cpu.sv(340): [PCDPC] - Port size (205) does not match connection size (204) for port 'in'. The port definition is at: ./register_BABY_Maker.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/execute_pipe File: ./register_BABY_Maker.sv
# ** Warning: Design size of 8871 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Daniel H  Hostname: DESKTOP-GLULL4N  ProcessID: 5092
#           Attempting to use alternate WLF file "./wlft66jzs6".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft66jzs6
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./CPU/test05_Blt.arm
# ** Note: $stop    : ./cpu.sv(429)
#    Time: 515 us  Iteration: 1  Instance: /cpu_testbench
# Break in Module cpu_testbench at ./cpu.sv line 429
do test_all.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:17:29 on Nov 28,2017
# vlog -reportprogress 300 ./zeroFlagCheck.sv 
# -- Compiling module zeroFlagCheck
# -- Compiling module zeroFlagCheck_testbench
# 
# Top level modules:
# 	zeroFlagCheck_testbench
# End time: 11:17:29 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:17:29 on Nov 28,2017
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# 
# Top level modules:
# 	full_adder_testbench
# End time: 11:17:29 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:17:29 on Nov 28,2017
# vlog -reportprogress 300 ./Big64full_adder.sv 
# -- Compiling module Big64full_adder
# -- Compiling module Big64full_adder_testbench
# 
# Top level modules:
# 	Big64full_adder_testbench
# End time: 11:17:29 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:17:29 on Nov 28,2017
# vlog -reportprogress 300 ./bw_or.sv 
# -- Compiling module bw_or
# -- Compiling module bw_or_testbench
# 
# Top level modules:
# 	bw_or_testbench
# End time: 11:17:29 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:17:29 on Nov 28,2017
# vlog -reportprogress 300 ./bw_and.sv 
# -- Compiling module bw_and
# -- Compiling module bw_and_testbench
# 
# Top level modules:
# 	bw_and_testbench
# End time: 11:17:29 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:17:29 on Nov 28,2017
# vlog -reportprogress 300 ./bw_xor.sv 
# -- Compiling module bw_xor
# -- Compiling module bw_xor_testbench
# 
# Top level modules:
# 	bw_xor_testbench
# End time: 11:17:30 on Nov 28,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:17:30 on Nov 28,2017
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 11:17:30 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:17:30 on Nov 28,2017
# vlog -reportprogress 300 ./Big64mux2_1.sv 
# -- Compiling module Big64mux2_1
# -- Compiling module Big64mux2_1_testbench
# 
# Top level modules:
# 	Big64mux2_1_testbench
# End time: 11:17:30 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:17:30 on Nov 28,2017
# vlog -reportprogress 300 ./Big64mux8_1.sv 
# -- Compiling module Big64mux8_1
# -- Compiling module Big64mux8_1_testbench
# 
# Top level modules:
# 	Big64mux8_1_testbench
# End time: 11:17:30 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:17:30 on Nov 28,2017
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 11:17:30 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:17:30 on Nov 28,2017
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 11:17:30 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:17:30 on Nov 28,2017
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# End time: 11:17:30 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:17:30 on Nov 28,2017
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 11:17:30 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:17:30 on Nov 28,2017
# vlog -reportprogress 300 ./n_mux2_1.sv 
# -- Compiling module n_mux2_1
# 
# Top level modules:
# 	n_mux2_1
# End time: 11:17:30 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:17:30 on Nov 28,2017
# vlog -reportprogress 300 ./instr_decoder.sv 
# -- Compiling module instr_decoder
# 
# Top level modules:
# 	instr_decoder
# End time: 11:17:30 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:17:30 on Nov 28,2017
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_testbench
# 
# Top level modules:
# 	sign_extend_testbench
# End time: 11:17:30 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:17:30 on Nov 28,2017
# vlog -reportprogress 300 ./program_counter.sv 
# -- Compiling module program_counter
# 
# Top level modules:
# 	program_counter
# End time: 11:17:31 on Nov 28,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:17:31 on Nov 28,2017
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 11:17:31 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:17:31 on Nov 28,2017
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 11:17:31 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:17:31 on Nov 28,2017
# vlog -reportprogress 300 ./Big64mux8_1.sv 
# -- Compiling module Big64mux8_1
# -- Compiling module Big64mux8_1_testbench
# 
# Top level modules:
# 	Big64mux8_1_testbench
# End time: 11:17:31 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:17:31 on Nov 28,2017
# vlog -reportprogress 300 ./Big64mux2_1.sv 
# -- Compiling module Big64mux2_1
# -- Compiling module Big64mux2_1_testbench
# 
# Top level modules:
# 	Big64mux2_1_testbench
# End time: 11:17:31 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:17:31 on Nov 28,2017
# vlog -reportprogress 300 ./Big64mux8_1.sv 
# -- Compiling module Big64mux8_1
# -- Compiling module Big64mux8_1_testbench
# 
# Top level modules:
# 	Big64mux8_1_testbench
# End time: 11:17:31 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:17:31 on Nov 28,2017
# vlog -reportprogress 300 ./transposer.sv 
# -- Compiling module transposer
# -- Compiling module transposer_testbench
# 
# Top level modules:
# 	transposer_testbench
# End time: 11:17:31 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:17:31 on Nov 28,2017
# vlog -reportprogress 300 ./prepend.sv 
# -- Compiling module prepend
# 
# Top level modules:
# 	prepend
# End time: 11:17:31 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:17:31 on Nov 28,2017
# vlog -reportprogress 300 ./Reg_Create.sv 
# -- Compiling module Reg_Create
# -- Compiling module Reg_Create_testbench
# 
# Top level modules:
# 	Reg_Create_testbench
# End time: 11:17:31 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:17:31 on Nov 28,2017
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regfile_testbench
# 
# Top level modules:
# 	regfile_testbench
# End time: 11:17:32 on Nov 28,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:17:32 on Nov 28,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 11:17:32 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:17:32 on Nov 28,2017
# vlog -reportprogress 300 ./Decoder.sv 
# -- Compiling module Decoder
# -- Compiling module Decoder_testbench
# 
# Top level modules:
# 	Decoder_testbench
# End time: 11:17:32 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:17:32 on Nov 28,2017
# vlog -reportprogress 300 ./Mem_create.sv 
# -- Compiling module Mem_Create
# -- Compiling module Mem_Create_testbench
# 
# Top level modules:
# 	Mem_Create_testbench
# End time: 11:17:32 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:17:32 on Nov 28,2017
# vlog -reportprogress 300 ./mux_64by_32.sv 
# -- Compiling module mux_64by_32
# -- Compiling module mux_64by_32_testbench
# 
# Top level modules:
# 	mux_64by_32_testbench
# End time: 11:17:32 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:17:32 on Nov 28,2017
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 11:17:32 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:17:32 on Nov 28,2017
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 11:17:32 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:17:32 on Nov 28,2017
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 11:17:32 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:17:32 on Nov 28,2017
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 11:17:32 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:17:32 on Nov 28,2017
# vlog -reportprogress 300 ./sign_extend_unsigned.sv 
# -- Compiling module sign_extend_unsigned
# 
# Top level modules:
# 	sign_extend_unsigned
# End time: 11:17:32 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:17:33 on Nov 28,2017
# vlog -reportprogress 300 ./register_BABY_Maker.sv 
# -- Compiling module register_BABY_Maker
# -- Compiling module Reg_Create_testbench
# 
# Top level modules:
# 	register_BABY_Maker
# 	Reg_Create_testbench
# End time: 11:17:33 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:17:33 on Nov 28,2017
# vlog -reportprogress 300 ./fowarding.sv 
# -- Compiling module fowarding
# 
# Top level modules:
# 	fowarding
# End time: 11:17:33 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:17:34 on Nov 28,2017, Elapsed time: 0:00:51
# Errors: 0, Warnings: 7
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_testbench 
# Start time: 11:17:34 on Nov 28,2017
# Loading sv_std.std
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.program_counter
# Loading work.register
# Loading work.alu
# Loading work.Big64full_adder
# Loading work.mux2_1
# Loading work.full_adder
# Loading work.bw_and
# Loading work.bw_or
# Loading work.bw_xor
# Loading work.Big64mux8_1
# Loading work.Big64mux2_1
# Loading work.zeroFlagCheck
# Loading work.sign_extend
# Loading work.shifter
# Loading work.instructmem
# Loading work.register_BABY_Maker
# Loading work.instr_decoder
# Loading work.n_mux2_1
# Loading work.regfile
# Loading work.Decoder
# Loading work.Mem_Create
# Loading work.mux_64by_32
# Loading work.sign_extend_unsigned
# Loading work.fowarding
# Loading work.transposer
# Loading work.prepend
# Loading work.Reg_Create
# Loading work.datamem
# Loading work.D_FF
# Loading work.mux32_1
# Loading work.mux4_1
# ** Warning: Design size of 8869 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Daniel H  Hostname: DESKTOP-GLULL4N  ProcessID: 5092
#           Attempting to use alternate WLF file "./wlftrrev0f".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftrrev0f
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./CPU/test05_Blt.arm
# ** Note: $stop    : ./cpu.sv(429)
#    Time: 515 us  Iteration: 1  Instance: /cpu_testbench
# Break in Module cpu_testbench at ./cpu.sv line 429
do test_all.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:20:56 on Nov 28,2017
# vlog -reportprogress 300 ./zeroFlagCheck.sv 
# -- Compiling module zeroFlagCheck
# -- Compiling module zeroFlagCheck_testbench
# 
# Top level modules:
# 	zeroFlagCheck_testbench
# End time: 11:20:56 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:20:56 on Nov 28,2017
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# 
# Top level modules:
# 	full_adder_testbench
# End time: 11:20:56 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:20:56 on Nov 28,2017
# vlog -reportprogress 300 ./Big64full_adder.sv 
# -- Compiling module Big64full_adder
# -- Compiling module Big64full_adder_testbench
# 
# Top level modules:
# 	Big64full_adder_testbench
# End time: 11:20:56 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:20:56 on Nov 28,2017
# vlog -reportprogress 300 ./bw_or.sv 
# -- Compiling module bw_or
# -- Compiling module bw_or_testbench
# 
# Top level modules:
# 	bw_or_testbench
# End time: 11:20:56 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:20:56 on Nov 28,2017
# vlog -reportprogress 300 ./bw_and.sv 
# -- Compiling module bw_and
# -- Compiling module bw_and_testbench
# 
# Top level modules:
# 	bw_and_testbench
# End time: 11:20:56 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:20:56 on Nov 28,2017
# vlog -reportprogress 300 ./bw_xor.sv 
# -- Compiling module bw_xor
# -- Compiling module bw_xor_testbench
# 
# Top level modules:
# 	bw_xor_testbench
# End time: 11:20:56 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:20:56 on Nov 28,2017
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 11:20:56 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:20:56 on Nov 28,2017
# vlog -reportprogress 300 ./Big64mux2_1.sv 
# -- Compiling module Big64mux2_1
# -- Compiling module Big64mux2_1_testbench
# 
# Top level modules:
# 	Big64mux2_1_testbench
# End time: 11:20:56 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:20:56 on Nov 28,2017
# vlog -reportprogress 300 ./Big64mux8_1.sv 
# -- Compiling module Big64mux8_1
# -- Compiling module Big64mux8_1_testbench
# 
# Top level modules:
# 	Big64mux8_1_testbench
# End time: 11:20:57 on Nov 28,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:20:57 on Nov 28,2017
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 11:20:57 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:20:57 on Nov 28,2017
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 11:20:57 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:20:57 on Nov 28,2017
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# End time: 11:20:57 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:20:57 on Nov 28,2017
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 11:20:57 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:20:57 on Nov 28,2017
# vlog -reportprogress 300 ./n_mux2_1.sv 
# -- Compiling module n_mux2_1
# 
# Top level modules:
# 	n_mux2_1
# End time: 11:20:57 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:20:57 on Nov 28,2017
# vlog -reportprogress 300 ./instr_decoder.sv 
# -- Compiling module instr_decoder
# 
# Top level modules:
# 	instr_decoder
# End time: 11:20:57 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:20:57 on Nov 28,2017
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_testbench
# 
# Top level modules:
# 	sign_extend_testbench
# End time: 11:20:57 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:20:57 on Nov 28,2017
# vlog -reportprogress 300 ./program_counter.sv 
# -- Compiling module program_counter
# 
# Top level modules:
# 	program_counter
# End time: 11:20:57 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:20:57 on Nov 28,2017
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 11:20:57 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:20:57 on Nov 28,2017
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 11:20:57 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:20:57 on Nov 28,2017
# vlog -reportprogress 300 ./Big64mux8_1.sv 
# -- Compiling module Big64mux8_1
# -- Compiling module Big64mux8_1_testbench
# 
# Top level modules:
# 	Big64mux8_1_testbench
# End time: 11:20:58 on Nov 28,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:20:58 on Nov 28,2017
# vlog -reportprogress 300 ./Big64mux2_1.sv 
# -- Compiling module Big64mux2_1
# -- Compiling module Big64mux2_1_testbench
# 
# Top level modules:
# 	Big64mux2_1_testbench
# End time: 11:20:58 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:20:58 on Nov 28,2017
# vlog -reportprogress 300 ./Big64mux8_1.sv 
# -- Compiling module Big64mux8_1
# -- Compiling module Big64mux8_1_testbench
# 
# Top level modules:
# 	Big64mux8_1_testbench
# End time: 11:20:58 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:20:58 on Nov 28,2017
# vlog -reportprogress 300 ./transposer.sv 
# -- Compiling module transposer
# -- Compiling module transposer_testbench
# 
# Top level modules:
# 	transposer_testbench
# End time: 11:20:58 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:20:58 on Nov 28,2017
# vlog -reportprogress 300 ./prepend.sv 
# -- Compiling module prepend
# 
# Top level modules:
# 	prepend
# End time: 11:20:58 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:20:58 on Nov 28,2017
# vlog -reportprogress 300 ./Reg_Create.sv 
# -- Compiling module Reg_Create
# -- Compiling module Reg_Create_testbench
# 
# Top level modules:
# 	Reg_Create_testbench
# End time: 11:20:58 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:20:58 on Nov 28,2017
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regfile_testbench
# 
# Top level modules:
# 	regfile_testbench
# End time: 11:20:58 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:20:58 on Nov 28,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 11:20:58 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:20:58 on Nov 28,2017
# vlog -reportprogress 300 ./Decoder.sv 
# -- Compiling module Decoder
# -- Compiling module Decoder_testbench
# 
# Top level modules:
# 	Decoder_testbench
# End time: 11:20:58 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:20:58 on Nov 28,2017
# vlog -reportprogress 300 ./Mem_create.sv 
# -- Compiling module Mem_Create
# -- Compiling module Mem_Create_testbench
# 
# Top level modules:
# 	Mem_Create_testbench
# End time: 11:20:58 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:20:58 on Nov 28,2017
# vlog -reportprogress 300 ./mux_64by_32.sv 
# -- Compiling module mux_64by_32
# -- Compiling module mux_64by_32_testbench
# 
# Top level modules:
# 	mux_64by_32_testbench
# End time: 11:20:59 on Nov 28,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:20:59 on Nov 28,2017
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 11:20:59 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:20:59 on Nov 28,2017
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 11:20:59 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:20:59 on Nov 28,2017
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 11:20:59 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:20:59 on Nov 28,2017
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 11:20:59 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:20:59 on Nov 28,2017
# vlog -reportprogress 300 ./sign_extend_unsigned.sv 
# -- Compiling module sign_extend_unsigned
# 
# Top level modules:
# 	sign_extend_unsigned
# End time: 11:20:59 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:20:59 on Nov 28,2017
# vlog -reportprogress 300 ./register_BABY_Maker.sv 
# -- Compiling module register_BABY_Maker
# -- Compiling module Reg_Create_testbench
# 
# Top level modules:
# 	register_BABY_Maker
# 	Reg_Create_testbench
# End time: 11:20:59 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:20:59 on Nov 28,2017
# vlog -reportprogress 300 ./fowarding.sv 
# -- Compiling module fowarding
# 
# Top level modules:
# 	fowarding
# End time: 11:20:59 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:21:28 on Nov 28,2017, Elapsed time: 0:03:54
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_testbench 
# Start time: 11:21:28 on Nov 28,2017
# Loading sv_std.std
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.program_counter
# Loading work.register
# Loading work.alu
# Loading work.Big64full_adder
# Loading work.mux2_1
# Loading work.full_adder
# Loading work.bw_and
# Loading work.bw_or
# Loading work.bw_xor
# Loading work.Big64mux8_1
# Loading work.Big64mux2_1
# Loading work.zeroFlagCheck
# Loading work.sign_extend
# Loading work.shifter
# Loading work.instructmem
# Loading work.register_BABY_Maker
# Loading work.instr_decoder
# Loading work.n_mux2_1
# Loading work.regfile
# Loading work.Decoder
# Loading work.Mem_Create
# Loading work.mux_64by_32
# Loading work.sign_extend_unsigned
# Loading work.fowarding
# Loading work.transposer
# Loading work.prepend
# Loading work.Reg_Create
# Loading work.datamem
# Loading work.D_FF
# Loading work.mux32_1
# Loading work.mux4_1
# ** Warning: Design size of 8874 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Daniel H  Hostname: DESKTOP-GLULL4N  ProcessID: 5092
#           Attempting to use alternate WLF file "./wlftrb5c5q".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftrb5c5q
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./CPU/test05_Blt.arm
# ** Note: $stop    : ./cpu.sv(437)
#    Time: 515 us  Iteration: 1  Instance: /cpu_testbench
# Break in Module cpu_testbench at ./cpu.sv line 437
do test_all.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:22:13 on Nov 28,2017
# vlog -reportprogress 300 ./zeroFlagCheck.sv 
# -- Compiling module zeroFlagCheck
# -- Compiling module zeroFlagCheck_testbench
# 
# Top level modules:
# 	zeroFlagCheck_testbench
# End time: 11:22:13 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:22:13 on Nov 28,2017
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# 
# Top level modules:
# 	full_adder_testbench
# End time: 11:22:13 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:22:14 on Nov 28,2017
# vlog -reportprogress 300 ./Big64full_adder.sv 
# -- Compiling module Big64full_adder
# -- Compiling module Big64full_adder_testbench
# 
# Top level modules:
# 	Big64full_adder_testbench
# End time: 11:22:14 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:22:14 on Nov 28,2017
# vlog -reportprogress 300 ./bw_or.sv 
# -- Compiling module bw_or
# -- Compiling module bw_or_testbench
# 
# Top level modules:
# 	bw_or_testbench
# End time: 11:22:14 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:22:14 on Nov 28,2017
# vlog -reportprogress 300 ./bw_and.sv 
# -- Compiling module bw_and
# -- Compiling module bw_and_testbench
# 
# Top level modules:
# 	bw_and_testbench
# End time: 11:22:14 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:22:14 on Nov 28,2017
# vlog -reportprogress 300 ./bw_xor.sv 
# -- Compiling module bw_xor
# -- Compiling module bw_xor_testbench
# 
# Top level modules:
# 	bw_xor_testbench
# End time: 11:22:14 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:22:14 on Nov 28,2017
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 11:22:14 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:22:14 on Nov 28,2017
# vlog -reportprogress 300 ./Big64mux2_1.sv 
# -- Compiling module Big64mux2_1
# -- Compiling module Big64mux2_1_testbench
# 
# Top level modules:
# 	Big64mux2_1_testbench
# End time: 11:22:14 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:22:14 on Nov 28,2017
# vlog -reportprogress 300 ./Big64mux8_1.sv 
# -- Compiling module Big64mux8_1
# -- Compiling module Big64mux8_1_testbench
# 
# Top level modules:
# 	Big64mux8_1_testbench
# End time: 11:22:14 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:22:14 on Nov 28,2017
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 11:22:14 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:22:14 on Nov 28,2017
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 11:22:14 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:22:14 on Nov 28,2017
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# End time: 11:22:14 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:22:14 on Nov 28,2017
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 11:22:14 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:22:15 on Nov 28,2017
# vlog -reportprogress 300 ./n_mux2_1.sv 
# -- Compiling module n_mux2_1
# 
# Top level modules:
# 	n_mux2_1
# End time: 11:22:15 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:22:15 on Nov 28,2017
# vlog -reportprogress 300 ./instr_decoder.sv 
# -- Compiling module instr_decoder
# 
# Top level modules:
# 	instr_decoder
# End time: 11:22:15 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:22:15 on Nov 28,2017
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_testbench
# 
# Top level modules:
# 	sign_extend_testbench
# End time: 11:22:15 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:22:15 on Nov 28,2017
# vlog -reportprogress 300 ./program_counter.sv 
# -- Compiling module program_counter
# 
# Top level modules:
# 	program_counter
# End time: 11:22:15 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:22:15 on Nov 28,2017
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 11:22:15 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:22:15 on Nov 28,2017
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 11:22:15 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:22:15 on Nov 28,2017
# vlog -reportprogress 300 ./Big64mux8_1.sv 
# -- Compiling module Big64mux8_1
# -- Compiling module Big64mux8_1_testbench
# 
# Top level modules:
# 	Big64mux8_1_testbench
# End time: 11:22:15 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:22:15 on Nov 28,2017
# vlog -reportprogress 300 ./Big64mux2_1.sv 
# -- Compiling module Big64mux2_1
# -- Compiling module Big64mux2_1_testbench
# 
# Top level modules:
# 	Big64mux2_1_testbench
# End time: 11:22:15 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:22:15 on Nov 28,2017
# vlog -reportprogress 300 ./Big64mux8_1.sv 
# -- Compiling module Big64mux8_1
# -- Compiling module Big64mux8_1_testbench
# 
# Top level modules:
# 	Big64mux8_1_testbench
# End time: 11:22:15 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:22:15 on Nov 28,2017
# vlog -reportprogress 300 ./transposer.sv 
# -- Compiling module transposer
# -- Compiling module transposer_testbench
# 
# Top level modules:
# 	transposer_testbench
# End time: 11:22:15 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:22:15 on Nov 28,2017
# vlog -reportprogress 300 ./prepend.sv 
# -- Compiling module prepend
# 
# Top level modules:
# 	prepend
# End time: 11:22:16 on Nov 28,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:22:16 on Nov 28,2017
# vlog -reportprogress 300 ./Reg_Create.sv 
# -- Compiling module Reg_Create
# -- Compiling module Reg_Create_testbench
# 
# Top level modules:
# 	Reg_Create_testbench
# End time: 11:22:16 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:22:16 on Nov 28,2017
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regfile_testbench
# 
# Top level modules:
# 	regfile_testbench
# End time: 11:22:16 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:22:16 on Nov 28,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 11:22:16 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:22:16 on Nov 28,2017
# vlog -reportprogress 300 ./Decoder.sv 
# -- Compiling module Decoder
# -- Compiling module Decoder_testbench
# 
# Top level modules:
# 	Decoder_testbench
# End time: 11:22:16 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:22:16 on Nov 28,2017
# vlog -reportprogress 300 ./Mem_create.sv 
# -- Compiling module Mem_Create
# -- Compiling module Mem_Create_testbench
# 
# Top level modules:
# 	Mem_Create_testbench
# End time: 11:22:16 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:22:16 on Nov 28,2017
# vlog -reportprogress 300 ./mux_64by_32.sv 
# -- Compiling module mux_64by_32
# -- Compiling module mux_64by_32_testbench
# 
# Top level modules:
# 	mux_64by_32_testbench
# End time: 11:22:16 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:22:16 on Nov 28,2017
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 11:22:16 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:22:16 on Nov 28,2017
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 11:22:16 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:22:16 on Nov 28,2017
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 11:22:16 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:22:16 on Nov 28,2017
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 11:22:16 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:22:16 on Nov 28,2017
# vlog -reportprogress 300 ./sign_extend_unsigned.sv 
# -- Compiling module sign_extend_unsigned
# 
# Top level modules:
# 	sign_extend_unsigned
# End time: 11:22:17 on Nov 28,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:22:17 on Nov 28,2017
# vlog -reportprogress 300 ./register_BABY_Maker.sv 
# -- Compiling module register_BABY_Maker
# -- Compiling module Reg_Create_testbench
# 
# Top level modules:
# 	register_BABY_Maker
# 	Reg_Create_testbench
# End time: 11:22:17 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:22:17 on Nov 28,2017
# vlog -reportprogress 300 ./fowarding.sv 
# -- Compiling module fowarding
# 
# Top level modules:
# 	fowarding
# End time: 11:22:17 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:22:18 on Nov 28,2017, Elapsed time: 0:00:50
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_testbench 
# Start time: 11:22:18 on Nov 28,2017
# Loading sv_std.std
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.program_counter
# Loading work.register
# Loading work.alu
# Loading work.Big64full_adder
# Loading work.mux2_1
# Loading work.full_adder
# Loading work.bw_and
# Loading work.bw_or
# Loading work.bw_xor
# Loading work.Big64mux8_1
# Loading work.Big64mux2_1
# Loading work.zeroFlagCheck
# Loading work.sign_extend
# Loading work.shifter
# Loading work.instructmem
# Loading work.register_BABY_Maker
# Loading work.instr_decoder
# Loading work.n_mux2_1
# Loading work.regfile
# Loading work.Decoder
# Loading work.Mem_Create
# Loading work.mux_64by_32
# Loading work.sign_extend_unsigned
# Loading work.fowarding
# Loading work.transposer
# Loading work.prepend
# Loading work.Reg_Create
# Loading work.datamem
# Loading work.D_FF
# Loading work.mux32_1
# Loading work.mux4_1
# ** Warning: Design size of 8874 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Daniel H  Hostname: DESKTOP-GLULL4N  ProcessID: 5092
#           Attempting to use alternate WLF file "./wlft3akzab".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft3akzab
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./CPU/test05_Blt.arm
# ** Note: $stop    : ./cpu.sv(437)
#    Time: 515 us  Iteration: 1  Instance: /cpu_testbench
# Break in Module cpu_testbench at ./cpu.sv line 437
do test_all.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:24:22 on Nov 28,2017
# vlog -reportprogress 300 ./zeroFlagCheck.sv 
# -- Compiling module zeroFlagCheck
# -- Compiling module zeroFlagCheck_testbench
# 
# Top level modules:
# 	zeroFlagCheck_testbench
# End time: 11:24:22 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:24:22 on Nov 28,2017
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# 
# Top level modules:
# 	full_adder_testbench
# End time: 11:24:22 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:24:22 on Nov 28,2017
# vlog -reportprogress 300 ./Big64full_adder.sv 
# -- Compiling module Big64full_adder
# -- Compiling module Big64full_adder_testbench
# 
# Top level modules:
# 	Big64full_adder_testbench
# End time: 11:24:22 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:24:22 on Nov 28,2017
# vlog -reportprogress 300 ./bw_or.sv 
# -- Compiling module bw_or
# -- Compiling module bw_or_testbench
# 
# Top level modules:
# 	bw_or_testbench
# End time: 11:24:22 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:24:22 on Nov 28,2017
# vlog -reportprogress 300 ./bw_and.sv 
# -- Compiling module bw_and
# -- Compiling module bw_and_testbench
# 
# Top level modules:
# 	bw_and_testbench
# End time: 11:24:22 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:24:22 on Nov 28,2017
# vlog -reportprogress 300 ./bw_xor.sv 
# -- Compiling module bw_xor
# -- Compiling module bw_xor_testbench
# 
# Top level modules:
# 	bw_xor_testbench
# End time: 11:24:22 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:24:22 on Nov 28,2017
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 11:24:23 on Nov 28,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:24:23 on Nov 28,2017
# vlog -reportprogress 300 ./Big64mux2_1.sv 
# -- Compiling module Big64mux2_1
# -- Compiling module Big64mux2_1_testbench
# 
# Top level modules:
# 	Big64mux2_1_testbench
# End time: 11:24:23 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:24:23 on Nov 28,2017
# vlog -reportprogress 300 ./Big64mux8_1.sv 
# -- Compiling module Big64mux8_1
# -- Compiling module Big64mux8_1_testbench
# 
# Top level modules:
# 	Big64mux8_1_testbench
# End time: 11:24:23 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:24:23 on Nov 28,2017
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 11:24:23 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:24:23 on Nov 28,2017
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 11:24:23 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:24:23 on Nov 28,2017
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# End time: 11:24:23 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:24:23 on Nov 28,2017
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 11:24:23 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:24:23 on Nov 28,2017
# vlog -reportprogress 300 ./n_mux2_1.sv 
# -- Compiling module n_mux2_1
# 
# Top level modules:
# 	n_mux2_1
# End time: 11:24:23 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:24:23 on Nov 28,2017
# vlog -reportprogress 300 ./instr_decoder.sv 
# -- Compiling module instr_decoder
# 
# Top level modules:
# 	instr_decoder
# End time: 11:24:23 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:24:23 on Nov 28,2017
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_testbench
# 
# Top level modules:
# 	sign_extend_testbench
# End time: 11:24:23 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:24:23 on Nov 28,2017
# vlog -reportprogress 300 ./program_counter.sv 
# -- Compiling module program_counter
# 
# Top level modules:
# 	program_counter
# End time: 11:24:23 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:24:24 on Nov 28,2017
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 11:24:24 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:24:24 on Nov 28,2017
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 11:24:24 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:24:24 on Nov 28,2017
# vlog -reportprogress 300 ./Big64mux8_1.sv 
# -- Compiling module Big64mux8_1
# -- Compiling module Big64mux8_1_testbench
# 
# Top level modules:
# 	Big64mux8_1_testbench
# End time: 11:24:24 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:24:24 on Nov 28,2017
# vlog -reportprogress 300 ./Big64mux2_1.sv 
# -- Compiling module Big64mux2_1
# -- Compiling module Big64mux2_1_testbench
# 
# Top level modules:
# 	Big64mux2_1_testbench
# End time: 11:24:24 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:24:24 on Nov 28,2017
# vlog -reportprogress 300 ./Big64mux8_1.sv 
# -- Compiling module Big64mux8_1
# -- Compiling module Big64mux8_1_testbench
# 
# Top level modules:
# 	Big64mux8_1_testbench
# End time: 11:24:24 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:24:24 on Nov 28,2017
# vlog -reportprogress 300 ./transposer.sv 
# -- Compiling module transposer
# -- Compiling module transposer_testbench
# 
# Top level modules:
# 	transposer_testbench
# End time: 11:24:24 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:24:24 on Nov 28,2017
# vlog -reportprogress 300 ./prepend.sv 
# -- Compiling module prepend
# 
# Top level modules:
# 	prepend
# End time: 11:24:24 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:24:24 on Nov 28,2017
# vlog -reportprogress 300 ./Reg_Create.sv 
# -- Compiling module Reg_Create
# -- Compiling module Reg_Create_testbench
# 
# Top level modules:
# 	Reg_Create_testbench
# End time: 11:24:24 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:24:24 on Nov 28,2017
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regfile_testbench
# 
# Top level modules:
# 	regfile_testbench
# End time: 11:24:24 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:24:24 on Nov 28,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 11:24:24 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:24:24 on Nov 28,2017
# vlog -reportprogress 300 ./Decoder.sv 
# -- Compiling module Decoder
# -- Compiling module Decoder_testbench
# 
# Top level modules:
# 	Decoder_testbench
# End time: 11:24:25 on Nov 28,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:24:25 on Nov 28,2017
# vlog -reportprogress 300 ./Mem_create.sv 
# -- Compiling module Mem_Create
# -- Compiling module Mem_Create_testbench
# 
# Top level modules:
# 	Mem_Create_testbench
# End time: 11:24:25 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:24:25 on Nov 28,2017
# vlog -reportprogress 300 ./mux_64by_32.sv 
# -- Compiling module mux_64by_32
# -- Compiling module mux_64by_32_testbench
# 
# Top level modules:
# 	mux_64by_32_testbench
# End time: 11:24:25 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:24:25 on Nov 28,2017
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 11:24:25 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:24:25 on Nov 28,2017
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 11:24:25 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:24:25 on Nov 28,2017
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 11:24:25 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:24:25 on Nov 28,2017
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 11:24:25 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:24:25 on Nov 28,2017
# vlog -reportprogress 300 ./sign_extend_unsigned.sv 
# -- Compiling module sign_extend_unsigned
# 
# Top level modules:
# 	sign_extend_unsigned
# End time: 11:24:25 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:24:25 on Nov 28,2017
# vlog -reportprogress 300 ./register_BABY_Maker.sv 
# -- Compiling module register_BABY_Maker
# -- Compiling module Reg_Create_testbench
# 
# Top level modules:
# 	register_BABY_Maker
# 	Reg_Create_testbench
# End time: 11:24:25 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:24:25 on Nov 28,2017
# vlog -reportprogress 300 ./fowarding.sv 
# -- Compiling module fowarding
# 
# Top level modules:
# 	fowarding
# End time: 11:24:25 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:24:27 on Nov 28,2017, Elapsed time: 0:02:09
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_testbench 
# Start time: 11:24:27 on Nov 28,2017
# Loading sv_std.std
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.program_counter
# Loading work.register
# Loading work.alu
# Loading work.Big64full_adder
# Loading work.mux2_1
# Loading work.full_adder
# Loading work.bw_and
# Loading work.bw_or
# Loading work.bw_xor
# Loading work.Big64mux8_1
# Loading work.Big64mux2_1
# Loading work.zeroFlagCheck
# Loading work.sign_extend
# Loading work.shifter
# Loading work.instructmem
# Loading work.register_BABY_Maker
# Loading work.instr_decoder
# Loading work.n_mux2_1
# Loading work.regfile
# Loading work.Decoder
# Loading work.Mem_Create
# Loading work.mux_64by_32
# Loading work.sign_extend_unsigned
# Loading work.fowarding
# Loading work.transposer
# Loading work.prepend
# Loading work.Reg_Create
# Loading work.datamem
# Loading work.D_FF
# Loading work.mux32_1
# Loading work.mux4_1
# ** Warning: Design size of 8874 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Daniel H  Hostname: DESKTOP-GLULL4N  ProcessID: 5092
#           Attempting to use alternate WLF file "./wlftq4j18e".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftq4j18e
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./CPU/test06_MovkMovz.arm
# ** Note: $stop    : ./cpu.sv(437)
#    Time: 515 us  Iteration: 1  Instance: /cpu_testbench
# Break in Module cpu_testbench at ./cpu.sv line 437
do test_all.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:25:08 on Nov 28,2017
# vlog -reportprogress 300 ./zeroFlagCheck.sv 
# -- Compiling module zeroFlagCheck
# -- Compiling module zeroFlagCheck_testbench
# 
# Top level modules:
# 	zeroFlagCheck_testbench
# End time: 11:25:08 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:25:08 on Nov 28,2017
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# 
# Top level modules:
# 	full_adder_testbench
# End time: 11:25:08 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:25:08 on Nov 28,2017
# vlog -reportprogress 300 ./Big64full_adder.sv 
# -- Compiling module Big64full_adder
# -- Compiling module Big64full_adder_testbench
# 
# Top level modules:
# 	Big64full_adder_testbench
# End time: 11:25:08 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:25:08 on Nov 28,2017
# vlog -reportprogress 300 ./bw_or.sv 
# -- Compiling module bw_or
# -- Compiling module bw_or_testbench
# 
# Top level modules:
# 	bw_or_testbench
# End time: 11:25:08 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:25:08 on Nov 28,2017
# vlog -reportprogress 300 ./bw_and.sv 
# -- Compiling module bw_and
# -- Compiling module bw_and_testbench
# 
# Top level modules:
# 	bw_and_testbench
# End time: 11:25:08 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:25:08 on Nov 28,2017
# vlog -reportprogress 300 ./bw_xor.sv 
# -- Compiling module bw_xor
# -- Compiling module bw_xor_testbench
# 
# Top level modules:
# 	bw_xor_testbench
# End time: 11:25:08 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:25:08 on Nov 28,2017
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 11:25:09 on Nov 28,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:25:09 on Nov 28,2017
# vlog -reportprogress 300 ./Big64mux2_1.sv 
# -- Compiling module Big64mux2_1
# -- Compiling module Big64mux2_1_testbench
# 
# Top level modules:
# 	Big64mux2_1_testbench
# End time: 11:25:09 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:25:09 on Nov 28,2017
# vlog -reportprogress 300 ./Big64mux8_1.sv 
# -- Compiling module Big64mux8_1
# -- Compiling module Big64mux8_1_testbench
# 
# Top level modules:
# 	Big64mux8_1_testbench
# End time: 11:25:09 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:25:09 on Nov 28,2017
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 11:25:09 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:25:09 on Nov 28,2017
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 11:25:09 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:25:09 on Nov 28,2017
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# End time: 11:25:09 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:25:09 on Nov 28,2017
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 11:25:09 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:25:09 on Nov 28,2017
# vlog -reportprogress 300 ./n_mux2_1.sv 
# -- Compiling module n_mux2_1
# 
# Top level modules:
# 	n_mux2_1
# End time: 11:25:09 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:25:09 on Nov 28,2017
# vlog -reportprogress 300 ./instr_decoder.sv 
# -- Compiling module instr_decoder
# 
# Top level modules:
# 	instr_decoder
# End time: 11:25:09 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:25:09 on Nov 28,2017
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_testbench
# 
# Top level modules:
# 	sign_extend_testbench
# End time: 11:25:09 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:25:09 on Nov 28,2017
# vlog -reportprogress 300 ./program_counter.sv 
# -- Compiling module program_counter
# 
# Top level modules:
# 	program_counter
# End time: 11:25:09 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:25:09 on Nov 28,2017
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 11:25:10 on Nov 28,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:25:10 on Nov 28,2017
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 11:25:10 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:25:10 on Nov 28,2017
# vlog -reportprogress 300 ./Big64mux8_1.sv 
# -- Compiling module Big64mux8_1
# -- Compiling module Big64mux8_1_testbench
# 
# Top level modules:
# 	Big64mux8_1_testbench
# End time: 11:25:10 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:25:10 on Nov 28,2017
# vlog -reportprogress 300 ./Big64mux2_1.sv 
# -- Compiling module Big64mux2_1
# -- Compiling module Big64mux2_1_testbench
# 
# Top level modules:
# 	Big64mux2_1_testbench
# End time: 11:25:10 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:25:10 on Nov 28,2017
# vlog -reportprogress 300 ./Big64mux8_1.sv 
# -- Compiling module Big64mux8_1
# -- Compiling module Big64mux8_1_testbench
# 
# Top level modules:
# 	Big64mux8_1_testbench
# End time: 11:25:10 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:25:10 on Nov 28,2017
# vlog -reportprogress 300 ./transposer.sv 
# -- Compiling module transposer
# -- Compiling module transposer_testbench
# 
# Top level modules:
# 	transposer_testbench
# End time: 11:25:10 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:25:10 on Nov 28,2017
# vlog -reportprogress 300 ./prepend.sv 
# -- Compiling module prepend
# 
# Top level modules:
# 	prepend
# End time: 11:25:10 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:25:10 on Nov 28,2017
# vlog -reportprogress 300 ./Reg_Create.sv 
# -- Compiling module Reg_Create
# -- Compiling module Reg_Create_testbench
# 
# Top level modules:
# 	Reg_Create_testbench
# End time: 11:25:10 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:25:10 on Nov 28,2017
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regfile_testbench
# 
# Top level modules:
# 	regfile_testbench
# End time: 11:25:10 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:25:10 on Nov 28,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 11:25:10 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:25:10 on Nov 28,2017
# vlog -reportprogress 300 ./Decoder.sv 
# -- Compiling module Decoder
# -- Compiling module Decoder_testbench
# 
# Top level modules:
# 	Decoder_testbench
# End time: 11:25:11 on Nov 28,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:25:11 on Nov 28,2017
# vlog -reportprogress 300 ./Mem_create.sv 
# -- Compiling module Mem_Create
# -- Compiling module Mem_Create_testbench
# 
# Top level modules:
# 	Mem_Create_testbench
# End time: 11:25:11 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:25:11 on Nov 28,2017
# vlog -reportprogress 300 ./mux_64by_32.sv 
# -- Compiling module mux_64by_32
# -- Compiling module mux_64by_32_testbench
# 
# Top level modules:
# 	mux_64by_32_testbench
# End time: 11:25:11 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:25:11 on Nov 28,2017
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 11:25:11 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:25:11 on Nov 28,2017
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 11:25:11 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:25:11 on Nov 28,2017
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 11:25:11 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:25:11 on Nov 28,2017
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 11:25:11 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:25:11 on Nov 28,2017
# vlog -reportprogress 300 ./sign_extend_unsigned.sv 
# -- Compiling module sign_extend_unsigned
# 
# Top level modules:
# 	sign_extend_unsigned
# End time: 11:25:11 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:25:11 on Nov 28,2017
# vlog -reportprogress 300 ./register_BABY_Maker.sv 
# -- Compiling module register_BABY_Maker
# -- Compiling module Reg_Create_testbench
# 
# Top level modules:
# 	register_BABY_Maker
# 	Reg_Create_testbench
# End time: 11:25:11 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:25:11 on Nov 28,2017
# vlog -reportprogress 300 ./fowarding.sv 
# -- Compiling module fowarding
# 
# Top level modules:
# 	fowarding
# End time: 11:25:11 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:25:13 on Nov 28,2017, Elapsed time: 0:00:46
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_testbench 
# Start time: 11:25:13 on Nov 28,2017
# Loading sv_std.std
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.program_counter
# Loading work.register
# Loading work.alu
# Loading work.Big64full_adder
# Loading work.mux2_1
# Loading work.full_adder
# Loading work.bw_and
# Loading work.bw_or
# Loading work.bw_xor
# Loading work.Big64mux8_1
# Loading work.Big64mux2_1
# Loading work.zeroFlagCheck
# Loading work.sign_extend
# Loading work.shifter
# Loading work.instructmem
# Loading work.register_BABY_Maker
# Loading work.instr_decoder
# Loading work.n_mux2_1
# Loading work.regfile
# Loading work.Decoder
# Loading work.Mem_Create
# Loading work.mux_64by_32
# Loading work.sign_extend_unsigned
# Loading work.fowarding
# Loading work.transposer
# Loading work.prepend
# Loading work.Reg_Create
# Loading work.datamem
# Loading work.D_FF
# Loading work.mux32_1
# Loading work.mux4_1
# ** Warning: Design size of 8874 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Daniel H  Hostname: DESKTOP-GLULL4N  ProcessID: 5092
#           Attempting to use alternate WLF file "./wlftya4mj1".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftya4mj1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./CPU/test07_LdurbSturb.arm
# ** Note: $stop    : ./cpu.sv(437)
#    Time: 515 us  Iteration: 1  Instance: /cpu_testbench
# Break in Module cpu_testbench at ./cpu.sv line 437
do test_all.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:32 on Nov 28,2017
# vlog -reportprogress 300 ./zeroFlagCheck.sv 
# -- Compiling module zeroFlagCheck
# -- Compiling module zeroFlagCheck_testbench
# 
# Top level modules:
# 	zeroFlagCheck_testbench
# End time: 11:34:32 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:32 on Nov 28,2017
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# 
# Top level modules:
# 	full_adder_testbench
# End time: 11:34:32 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:32 on Nov 28,2017
# vlog -reportprogress 300 ./Big64full_adder.sv 
# -- Compiling module Big64full_adder
# -- Compiling module Big64full_adder_testbench
# 
# Top level modules:
# 	Big64full_adder_testbench
# End time: 11:34:32 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:32 on Nov 28,2017
# vlog -reportprogress 300 ./bw_or.sv 
# -- Compiling module bw_or
# -- Compiling module bw_or_testbench
# 
# Top level modules:
# 	bw_or_testbench
# End time: 11:34:32 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:32 on Nov 28,2017
# vlog -reportprogress 300 ./bw_and.sv 
# -- Compiling module bw_and
# -- Compiling module bw_and_testbench
# 
# Top level modules:
# 	bw_and_testbench
# End time: 11:34:32 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:32 on Nov 28,2017
# vlog -reportprogress 300 ./bw_xor.sv 
# -- Compiling module bw_xor
# -- Compiling module bw_xor_testbench
# 
# Top level modules:
# 	bw_xor_testbench
# End time: 11:34:32 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:32 on Nov 28,2017
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 11:34:32 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:32 on Nov 28,2017
# vlog -reportprogress 300 ./Big64mux2_1.sv 
# -- Compiling module Big64mux2_1
# -- Compiling module Big64mux2_1_testbench
# 
# Top level modules:
# 	Big64mux2_1_testbench
# End time: 11:34:32 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:32 on Nov 28,2017
# vlog -reportprogress 300 ./Big64mux8_1.sv 
# -- Compiling module Big64mux8_1
# -- Compiling module Big64mux8_1_testbench
# 
# Top level modules:
# 	Big64mux8_1_testbench
# End time: 11:34:33 on Nov 28,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:33 on Nov 28,2017
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 11:34:33 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:33 on Nov 28,2017
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 11:34:33 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:33 on Nov 28,2017
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# End time: 11:34:33 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:33 on Nov 28,2017
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 11:34:33 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:33 on Nov 28,2017
# vlog -reportprogress 300 ./n_mux2_1.sv 
# -- Compiling module n_mux2_1
# 
# Top level modules:
# 	n_mux2_1
# End time: 11:34:33 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:33 on Nov 28,2017
# vlog -reportprogress 300 ./instr_decoder.sv 
# -- Compiling module instr_decoder
# 
# Top level modules:
# 	instr_decoder
# End time: 11:34:33 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:33 on Nov 28,2017
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_testbench
# 
# Top level modules:
# 	sign_extend_testbench
# End time: 11:34:33 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:33 on Nov 28,2017
# vlog -reportprogress 300 ./program_counter.sv 
# -- Compiling module program_counter
# 
# Top level modules:
# 	program_counter
# End time: 11:34:33 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:33 on Nov 28,2017
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 11:34:33 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:33 on Nov 28,2017
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 11:34:33 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:33 on Nov 28,2017
# vlog -reportprogress 300 ./Big64mux8_1.sv 
# -- Compiling module Big64mux8_1
# -- Compiling module Big64mux8_1_testbench
# 
# Top level modules:
# 	Big64mux8_1_testbench
# End time: 11:34:34 on Nov 28,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:34 on Nov 28,2017
# vlog -reportprogress 300 ./Big64mux2_1.sv 
# -- Compiling module Big64mux2_1
# -- Compiling module Big64mux2_1_testbench
# 
# Top level modules:
# 	Big64mux2_1_testbench
# End time: 11:34:34 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:34 on Nov 28,2017
# vlog -reportprogress 300 ./Big64mux8_1.sv 
# -- Compiling module Big64mux8_1
# -- Compiling module Big64mux8_1_testbench
# 
# Top level modules:
# 	Big64mux8_1_testbench
# End time: 11:34:34 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:34 on Nov 28,2017
# vlog -reportprogress 300 ./transposer.sv 
# -- Compiling module transposer
# -- Compiling module transposer_testbench
# 
# Top level modules:
# 	transposer_testbench
# End time: 11:34:34 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:34 on Nov 28,2017
# vlog -reportprogress 300 ./prepend.sv 
# -- Compiling module prepend
# 
# Top level modules:
# 	prepend
# End time: 11:34:34 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:34 on Nov 28,2017
# vlog -reportprogress 300 ./Reg_Create.sv 
# -- Compiling module Reg_Create
# -- Compiling module Reg_Create_testbench
# 
# Top level modules:
# 	Reg_Create_testbench
# End time: 11:34:34 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:34 on Nov 28,2017
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regfile_testbench
# 
# Top level modules:
# 	regfile_testbench
# End time: 11:34:34 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:34 on Nov 28,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 11:34:34 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:34 on Nov 28,2017
# vlog -reportprogress 300 ./Decoder.sv 
# -- Compiling module Decoder
# -- Compiling module Decoder_testbench
# 
# Top level modules:
# 	Decoder_testbench
# End time: 11:34:34 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:34 on Nov 28,2017
# vlog -reportprogress 300 ./Mem_create.sv 
# -- Compiling module Mem_Create
# -- Compiling module Mem_Create_testbench
# 
# Top level modules:
# 	Mem_Create_testbench
# End time: 11:34:34 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:34 on Nov 28,2017
# vlog -reportprogress 300 ./mux_64by_32.sv 
# -- Compiling module mux_64by_32
# -- Compiling module mux_64by_32_testbench
# 
# Top level modules:
# 	mux_64by_32_testbench
# End time: 11:34:35 on Nov 28,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:35 on Nov 28,2017
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 11:34:35 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:35 on Nov 28,2017
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 11:34:35 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:35 on Nov 28,2017
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 11:34:35 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:35 on Nov 28,2017
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 11:34:35 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:35 on Nov 28,2017
# vlog -reportprogress 300 ./sign_extend_unsigned.sv 
# -- Compiling module sign_extend_unsigned
# 
# Top level modules:
# 	sign_extend_unsigned
# End time: 11:34:35 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:35 on Nov 28,2017
# vlog -reportprogress 300 ./register_BABY_Maker.sv 
# -- Compiling module register_BABY_Maker
# -- Compiling module Reg_Create_testbench
# 
# Top level modules:
# 	register_BABY_Maker
# 	Reg_Create_testbench
# End time: 11:34:35 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:35 on Nov 28,2017
# vlog -reportprogress 300 ./fowarding.sv 
# -- Compiling module fowarding
# 
# Top level modules:
# 	fowarding
# End time: 11:34:35 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:34:36 on Nov 28,2017, Elapsed time: 0:09:23
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_testbench 
# Start time: 11:34:36 on Nov 28,2017
# Loading sv_std.std
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.program_counter
# Loading work.register
# Loading work.alu
# Loading work.Big64full_adder
# Loading work.mux2_1
# Loading work.full_adder
# Loading work.bw_and
# Loading work.bw_or
# Loading work.bw_xor
# Loading work.Big64mux8_1
# Loading work.Big64mux2_1
# Loading work.zeroFlagCheck
# Loading work.sign_extend
# Loading work.shifter
# Loading work.instructmem
# Loading work.register_BABY_Maker
# Loading work.instr_decoder
# Loading work.n_mux2_1
# Loading work.regfile
# Loading work.Decoder
# Loading work.Mem_Create
# Loading work.mux_64by_32
# Loading work.sign_extend_unsigned
# Loading work.fowarding
# Loading work.transposer
# Loading work.prepend
# Loading work.Reg_Create
# Loading work.datamem
# Loading work.D_FF
# Loading work.mux32_1
# Loading work.mux4_1
# ** Warning: Design size of 8874 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Daniel H  Hostname: DESKTOP-GLULL4N  ProcessID: 5092
#           Attempting to use alternate WLF file "./wlftk2f6eh".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftk2f6eh
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./CPU/test07_LdurbSturb.arm
# ** Note: $stop    : ./cpu.sv(437)
#    Time: 515 us  Iteration: 1  Instance: /cpu_testbench
# Break in Module cpu_testbench at ./cpu.sv line 437
do test_all.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:35:32 on Nov 28,2017
# vlog -reportprogress 300 ./zeroFlagCheck.sv 
# -- Compiling module zeroFlagCheck
# -- Compiling module zeroFlagCheck_testbench
# 
# Top level modules:
# 	zeroFlagCheck_testbench
# End time: 11:35:32 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:35:32 on Nov 28,2017
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# 
# Top level modules:
# 	full_adder_testbench
# End time: 11:35:32 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:35:32 on Nov 28,2017
# vlog -reportprogress 300 ./Big64full_adder.sv 
# -- Compiling module Big64full_adder
# -- Compiling module Big64full_adder_testbench
# 
# Top level modules:
# 	Big64full_adder_testbench
# End time: 11:35:32 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:35:32 on Nov 28,2017
# vlog -reportprogress 300 ./bw_or.sv 
# -- Compiling module bw_or
# -- Compiling module bw_or_testbench
# 
# Top level modules:
# 	bw_or_testbench
# End time: 11:35:32 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:35:32 on Nov 28,2017
# vlog -reportprogress 300 ./bw_and.sv 
# -- Compiling module bw_and
# -- Compiling module bw_and_testbench
# 
# Top level modules:
# 	bw_and_testbench
# End time: 11:35:32 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:35:32 on Nov 28,2017
# vlog -reportprogress 300 ./bw_xor.sv 
# -- Compiling module bw_xor
# -- Compiling module bw_xor_testbench
# 
# Top level modules:
# 	bw_xor_testbench
# End time: 11:35:32 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:35:32 on Nov 28,2017
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 11:35:33 on Nov 28,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:35:33 on Nov 28,2017
# vlog -reportprogress 300 ./Big64mux2_1.sv 
# -- Compiling module Big64mux2_1
# -- Compiling module Big64mux2_1_testbench
# 
# Top level modules:
# 	Big64mux2_1_testbench
# End time: 11:35:33 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:35:33 on Nov 28,2017
# vlog -reportprogress 300 ./Big64mux8_1.sv 
# -- Compiling module Big64mux8_1
# -- Compiling module Big64mux8_1_testbench
# 
# Top level modules:
# 	Big64mux8_1_testbench
# End time: 11:35:33 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:35:33 on Nov 28,2017
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 11:35:33 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:35:33 on Nov 28,2017
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 11:35:33 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:35:33 on Nov 28,2017
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# End time: 11:35:33 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:35:33 on Nov 28,2017
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 11:35:33 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:35:33 on Nov 28,2017
# vlog -reportprogress 300 ./n_mux2_1.sv 
# -- Compiling module n_mux2_1
# 
# Top level modules:
# 	n_mux2_1
# End time: 11:35:33 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:35:33 on Nov 28,2017
# vlog -reportprogress 300 ./instr_decoder.sv 
# -- Compiling module instr_decoder
# 
# Top level modules:
# 	instr_decoder
# End time: 11:35:33 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:35:33 on Nov 28,2017
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_testbench
# 
# Top level modules:
# 	sign_extend_testbench
# End time: 11:35:33 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:35:33 on Nov 28,2017
# vlog -reportprogress 300 ./program_counter.sv 
# -- Compiling module program_counter
# 
# Top level modules:
# 	program_counter
# End time: 11:35:33 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:35:33 on Nov 28,2017
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 11:35:34 on Nov 28,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:35:34 on Nov 28,2017
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 11:35:34 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:35:34 on Nov 28,2017
# vlog -reportprogress 300 ./Big64mux8_1.sv 
# -- Compiling module Big64mux8_1
# -- Compiling module Big64mux8_1_testbench
# 
# Top level modules:
# 	Big64mux8_1_testbench
# End time: 11:35:34 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:35:34 on Nov 28,2017
# vlog -reportprogress 300 ./Big64mux2_1.sv 
# -- Compiling module Big64mux2_1
# -- Compiling module Big64mux2_1_testbench
# 
# Top level modules:
# 	Big64mux2_1_testbench
# End time: 11:35:34 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:35:34 on Nov 28,2017
# vlog -reportprogress 300 ./Big64mux8_1.sv 
# -- Compiling module Big64mux8_1
# -- Compiling module Big64mux8_1_testbench
# 
# Top level modules:
# 	Big64mux8_1_testbench
# End time: 11:35:34 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:35:34 on Nov 28,2017
# vlog -reportprogress 300 ./transposer.sv 
# -- Compiling module transposer
# -- Compiling module transposer_testbench
# 
# Top level modules:
# 	transposer_testbench
# End time: 11:35:34 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:35:34 on Nov 28,2017
# vlog -reportprogress 300 ./prepend.sv 
# -- Compiling module prepend
# 
# Top level modules:
# 	prepend
# End time: 11:35:34 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:35:34 on Nov 28,2017
# vlog -reportprogress 300 ./Reg_Create.sv 
# -- Compiling module Reg_Create
# -- Compiling module Reg_Create_testbench
# 
# Top level modules:
# 	Reg_Create_testbench
# End time: 11:35:34 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:35:34 on Nov 28,2017
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regfile_testbench
# 
# Top level modules:
# 	regfile_testbench
# End time: 11:35:34 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:35:34 on Nov 28,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 11:35:34 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:35:34 on Nov 28,2017
# vlog -reportprogress 300 ./Decoder.sv 
# -- Compiling module Decoder
# -- Compiling module Decoder_testbench
# 
# Top level modules:
# 	Decoder_testbench
# End time: 11:35:35 on Nov 28,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:35:35 on Nov 28,2017
# vlog -reportprogress 300 ./Mem_create.sv 
# -- Compiling module Mem_Create
# -- Compiling module Mem_Create_testbench
# 
# Top level modules:
# 	Mem_Create_testbench
# End time: 11:35:35 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:35:35 on Nov 28,2017
# vlog -reportprogress 300 ./mux_64by_32.sv 
# -- Compiling module mux_64by_32
# -- Compiling module mux_64by_32_testbench
# 
# Top level modules:
# 	mux_64by_32_testbench
# End time: 11:35:35 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:35:35 on Nov 28,2017
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 11:35:35 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:35:35 on Nov 28,2017
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 11:35:35 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:35:35 on Nov 28,2017
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 11:35:35 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:35:35 on Nov 28,2017
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 11:35:35 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:35:35 on Nov 28,2017
# vlog -reportprogress 300 ./sign_extend_unsigned.sv 
# -- Compiling module sign_extend_unsigned
# 
# Top level modules:
# 	sign_extend_unsigned
# End time: 11:35:35 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:35:35 on Nov 28,2017
# vlog -reportprogress 300 ./register_BABY_Maker.sv 
# -- Compiling module register_BABY_Maker
# -- Compiling module Reg_Create_testbench
# 
# Top level modules:
# 	register_BABY_Maker
# 	Reg_Create_testbench
# End time: 11:35:35 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:35:35 on Nov 28,2017
# vlog -reportprogress 300 ./fowarding.sv 
# -- Compiling module fowarding
# 
# Top level modules:
# 	fowarding
# End time: 11:35:35 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:35:40 on Nov 28,2017, Elapsed time: 0:01:04
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_testbench 
# Start time: 11:35:40 on Nov 28,2017
# Loading sv_std.std
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.program_counter
# Loading work.register
# Loading work.alu
# Loading work.Big64full_adder
# Loading work.mux2_1
# Loading work.full_adder
# Loading work.bw_and
# Loading work.bw_or
# Loading work.bw_xor
# Loading work.Big64mux8_1
# Loading work.Big64mux2_1
# Loading work.zeroFlagCheck
# Loading work.sign_extend
# Loading work.shifter
# Loading work.instructmem
# Loading work.register_BABY_Maker
# Loading work.instr_decoder
# Loading work.n_mux2_1
# Loading work.regfile
# Loading work.Decoder
# Loading work.Mem_Create
# Loading work.mux_64by_32
# Loading work.sign_extend_unsigned
# Loading work.fowarding
# Loading work.transposer
# Loading work.prepend
# Loading work.Reg_Create
# Loading work.datamem
# Loading work.D_FF
# Loading work.mux32_1
# Loading work.mux4_1
# ** Warning: Design size of 8874 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Daniel H  Hostname: DESKTOP-GLULL4N  ProcessID: 5092
#           Attempting to use alternate WLF file "./wlfta8sdyx".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfta8sdyx
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./CPU/test10_forwarding.arm
# ** Note: $stop    : ./cpu.sv(437)
#    Time: 1015 us  Iteration: 1  Instance: /cpu_testbench
# Break in Module cpu_testbench at ./cpu.sv line 437
do test_all.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:39:00 on Nov 28,2017
# vlog -reportprogress 300 ./zeroFlagCheck.sv 
# -- Compiling module zeroFlagCheck
# -- Compiling module zeroFlagCheck_testbench
# 
# Top level modules:
# 	zeroFlagCheck_testbench
# End time: 11:39:00 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:39:00 on Nov 28,2017
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# 
# Top level modules:
# 	full_adder_testbench
# End time: 11:39:00 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:39:00 on Nov 28,2017
# vlog -reportprogress 300 ./Big64full_adder.sv 
# -- Compiling module Big64full_adder
# -- Compiling module Big64full_adder_testbench
# 
# Top level modules:
# 	Big64full_adder_testbench
# End time: 11:39:00 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:39:00 on Nov 28,2017
# vlog -reportprogress 300 ./bw_or.sv 
# -- Compiling module bw_or
# -- Compiling module bw_or_testbench
# 
# Top level modules:
# 	bw_or_testbench
# End time: 11:39:00 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:39:00 on Nov 28,2017
# vlog -reportprogress 300 ./bw_and.sv 
# -- Compiling module bw_and
# -- Compiling module bw_and_testbench
# 
# Top level modules:
# 	bw_and_testbench
# End time: 11:39:00 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:39:00 on Nov 28,2017
# vlog -reportprogress 300 ./bw_xor.sv 
# -- Compiling module bw_xor
# -- Compiling module bw_xor_testbench
# 
# Top level modules:
# 	bw_xor_testbench
# End time: 11:39:00 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:39:00 on Nov 28,2017
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 11:39:00 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:39:00 on Nov 28,2017
# vlog -reportprogress 300 ./Big64mux2_1.sv 
# -- Compiling module Big64mux2_1
# -- Compiling module Big64mux2_1_testbench
# 
# Top level modules:
# 	Big64mux2_1_testbench
# End time: 11:39:01 on Nov 28,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:39:01 on Nov 28,2017
# vlog -reportprogress 300 ./Big64mux8_1.sv 
# -- Compiling module Big64mux8_1
# -- Compiling module Big64mux8_1_testbench
# 
# Top level modules:
# 	Big64mux8_1_testbench
# End time: 11:39:01 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:39:01 on Nov 28,2017
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 11:39:01 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:39:01 on Nov 28,2017
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 11:39:01 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:39:01 on Nov 28,2017
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# End time: 11:39:01 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:39:01 on Nov 28,2017
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 11:39:01 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:39:01 on Nov 28,2017
# vlog -reportprogress 300 ./n_mux2_1.sv 
# -- Compiling module n_mux2_1
# 
# Top level modules:
# 	n_mux2_1
# End time: 11:39:01 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:39:01 on Nov 28,2017
# vlog -reportprogress 300 ./instr_decoder.sv 
# -- Compiling module instr_decoder
# 
# Top level modules:
# 	instr_decoder
# End time: 11:39:01 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:39:01 on Nov 28,2017
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_testbench
# 
# Top level modules:
# 	sign_extend_testbench
# End time: 11:39:01 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:39:01 on Nov 28,2017
# vlog -reportprogress 300 ./program_counter.sv 
# -- Compiling module program_counter
# 
# Top level modules:
# 	program_counter
# End time: 11:39:01 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:39:01 on Nov 28,2017
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 11:39:01 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:39:01 on Nov 28,2017
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 11:39:02 on Nov 28,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:39:02 on Nov 28,2017
# vlog -reportprogress 300 ./Big64mux8_1.sv 
# -- Compiling module Big64mux8_1
# -- Compiling module Big64mux8_1_testbench
# 
# Top level modules:
# 	Big64mux8_1_testbench
# End time: 11:39:02 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:39:02 on Nov 28,2017
# vlog -reportprogress 300 ./Big64mux2_1.sv 
# -- Compiling module Big64mux2_1
# -- Compiling module Big64mux2_1_testbench
# 
# Top level modules:
# 	Big64mux2_1_testbench
# End time: 11:39:02 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:39:02 on Nov 28,2017
# vlog -reportprogress 300 ./Big64mux8_1.sv 
# -- Compiling module Big64mux8_1
# -- Compiling module Big64mux8_1_testbench
# 
# Top level modules:
# 	Big64mux8_1_testbench
# End time: 11:39:02 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:39:02 on Nov 28,2017
# vlog -reportprogress 300 ./transposer.sv 
# -- Compiling module transposer
# -- Compiling module transposer_testbench
# 
# Top level modules:
# 	transposer_testbench
# End time: 11:39:02 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:39:02 on Nov 28,2017
# vlog -reportprogress 300 ./prepend.sv 
# -- Compiling module prepend
# 
# Top level modules:
# 	prepend
# End time: 11:39:02 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:39:02 on Nov 28,2017
# vlog -reportprogress 300 ./Reg_Create.sv 
# -- Compiling module Reg_Create
# -- Compiling module Reg_Create_testbench
# 
# Top level modules:
# 	Reg_Create_testbench
# End time: 11:39:02 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:39:02 on Nov 28,2017
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regfile_testbench
# 
# Top level modules:
# 	regfile_testbench
# End time: 11:39:02 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:39:02 on Nov 28,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 11:39:02 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:39:02 on Nov 28,2017
# vlog -reportprogress 300 ./Decoder.sv 
# -- Compiling module Decoder
# -- Compiling module Decoder_testbench
# 
# Top level modules:
# 	Decoder_testbench
# End time: 11:39:02 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:39:02 on Nov 28,2017
# vlog -reportprogress 300 ./Mem_create.sv 
# -- Compiling module Mem_Create
# -- Compiling module Mem_Create_testbench
# 
# Top level modules:
# 	Mem_Create_testbench
# End time: 11:39:03 on Nov 28,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:39:03 on Nov 28,2017
# vlog -reportprogress 300 ./mux_64by_32.sv 
# -- Compiling module mux_64by_32
# -- Compiling module mux_64by_32_testbench
# 
# Top level modules:
# 	mux_64by_32_testbench
# End time: 11:39:03 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:39:03 on Nov 28,2017
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 11:39:03 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:39:03 on Nov 28,2017
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 11:39:03 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:39:03 on Nov 28,2017
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 11:39:03 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:39:03 on Nov 28,2017
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 11:39:03 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:39:03 on Nov 28,2017
# vlog -reportprogress 300 ./sign_extend_unsigned.sv 
# -- Compiling module sign_extend_unsigned
# 
# Top level modules:
# 	sign_extend_unsigned
# End time: 11:39:03 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:39:03 on Nov 28,2017
# vlog -reportprogress 300 ./register_BABY_Maker.sv 
# -- Compiling module register_BABY_Maker
# -- Compiling module Reg_Create_testbench
# 
# Top level modules:
# 	register_BABY_Maker
# 	Reg_Create_testbench
# End time: 11:39:03 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:39:03 on Nov 28,2017
# vlog -reportprogress 300 ./fowarding.sv 
# -- Compiling module fowarding
# 
# Top level modules:
# 	fowarding
# End time: 11:39:03 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:39:05 on Nov 28,2017, Elapsed time: 0:03:25
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_testbench 
# Start time: 11:39:05 on Nov 28,2017
# Loading sv_std.std
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.program_counter
# Loading work.register
# Loading work.alu
# Loading work.Big64full_adder
# Loading work.mux2_1
# Loading work.full_adder
# Loading work.bw_and
# Loading work.bw_or
# Loading work.bw_xor
# Loading work.Big64mux8_1
# Loading work.Big64mux2_1
# Loading work.zeroFlagCheck
# Loading work.sign_extend
# Loading work.shifter
# Loading work.instructmem
# Loading work.register_BABY_Maker
# Loading work.instr_decoder
# Loading work.n_mux2_1
# Loading work.regfile
# Loading work.Decoder
# Loading work.Mem_Create
# Loading work.mux_64by_32
# Loading work.sign_extend_unsigned
# Loading work.fowarding
# Loading work.transposer
# Loading work.prepend
# Loading work.Reg_Create
# Loading work.datamem
# Loading work.D_FF
# Loading work.mux32_1
# Loading work.mux4_1
# ** Warning: Design size of 8874 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Daniel H  Hostname: DESKTOP-GLULL4N  ProcessID: 5092
#           Attempting to use alternate WLF file "./wlftc0yr94".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftc0yr94
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./CPU/test12_ToUpper.arm
# ** Note: $stop    : ./cpu.sv(437)
#    Time: 1015 us  Iteration: 1  Instance: /cpu_testbench
# Break in Module cpu_testbench at ./cpu.sv line 437
do test_all.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:40:05 on Nov 28,2017
# vlog -reportprogress 300 ./zeroFlagCheck.sv 
# -- Compiling module zeroFlagCheck
# -- Compiling module zeroFlagCheck_testbench
# 
# Top level modules:
# 	zeroFlagCheck_testbench
# End time: 11:40:05 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:40:05 on Nov 28,2017
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# 
# Top level modules:
# 	full_adder_testbench
# End time: 11:40:05 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:40:05 on Nov 28,2017
# vlog -reportprogress 300 ./Big64full_adder.sv 
# -- Compiling module Big64full_adder
# -- Compiling module Big64full_adder_testbench
# 
# Top level modules:
# 	Big64full_adder_testbench
# End time: 11:40:05 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:40:05 on Nov 28,2017
# vlog -reportprogress 300 ./bw_or.sv 
# -- Compiling module bw_or
# -- Compiling module bw_or_testbench
# 
# Top level modules:
# 	bw_or_testbench
# End time: 11:40:05 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:40:05 on Nov 28,2017
# vlog -reportprogress 300 ./bw_and.sv 
# -- Compiling module bw_and
# -- Compiling module bw_and_testbench
# 
# Top level modules:
# 	bw_and_testbench
# End time: 11:40:06 on Nov 28,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:40:06 on Nov 28,2017
# vlog -reportprogress 300 ./bw_xor.sv 
# -- Compiling module bw_xor
# -- Compiling module bw_xor_testbench
# 
# Top level modules:
# 	bw_xor_testbench
# End time: 11:40:06 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:40:06 on Nov 28,2017
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 11:40:06 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:40:06 on Nov 28,2017
# vlog -reportprogress 300 ./Big64mux2_1.sv 
# -- Compiling module Big64mux2_1
# -- Compiling module Big64mux2_1_testbench
# 
# Top level modules:
# 	Big64mux2_1_testbench
# End time: 11:40:06 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:40:06 on Nov 28,2017
# vlog -reportprogress 300 ./Big64mux8_1.sv 
# -- Compiling module Big64mux8_1
# -- Compiling module Big64mux8_1_testbench
# 
# Top level modules:
# 	Big64mux8_1_testbench
# End time: 11:40:06 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:40:06 on Nov 28,2017
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 11:40:06 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:40:06 on Nov 28,2017
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 11:40:06 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:40:06 on Nov 28,2017
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# End time: 11:40:06 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:40:06 on Nov 28,2017
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 11:40:06 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:40:06 on Nov 28,2017
# vlog -reportprogress 300 ./n_mux2_1.sv 
# -- Compiling module n_mux2_1
# 
# Top level modules:
# 	n_mux2_1
# End time: 11:40:06 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:40:06 on Nov 28,2017
# vlog -reportprogress 300 ./instr_decoder.sv 
# -- Compiling module instr_decoder
# 
# Top level modules:
# 	instr_decoder
# End time: 11:40:06 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:40:06 on Nov 28,2017
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_testbench
# 
# Top level modules:
# 	sign_extend_testbench
# End time: 11:40:07 on Nov 28,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:40:07 on Nov 28,2017
# vlog -reportprogress 300 ./program_counter.sv 
# -- Compiling module program_counter
# 
# Top level modules:
# 	program_counter
# End time: 11:40:07 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:40:07 on Nov 28,2017
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 11:40:07 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:40:07 on Nov 28,2017
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 11:40:07 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:40:07 on Nov 28,2017
# vlog -reportprogress 300 ./Big64mux8_1.sv 
# -- Compiling module Big64mux8_1
# -- Compiling module Big64mux8_1_testbench
# 
# Top level modules:
# 	Big64mux8_1_testbench
# End time: 11:40:07 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:40:07 on Nov 28,2017
# vlog -reportprogress 300 ./Big64mux2_1.sv 
# -- Compiling module Big64mux2_1
# -- Compiling module Big64mux2_1_testbench
# 
# Top level modules:
# 	Big64mux2_1_testbench
# End time: 11:40:07 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:40:07 on Nov 28,2017
# vlog -reportprogress 300 ./Big64mux8_1.sv 
# -- Compiling module Big64mux8_1
# -- Compiling module Big64mux8_1_testbench
# 
# Top level modules:
# 	Big64mux8_1_testbench
# End time: 11:40:07 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:40:07 on Nov 28,2017
# vlog -reportprogress 300 ./transposer.sv 
# -- Compiling module transposer
# -- Compiling module transposer_testbench
# 
# Top level modules:
# 	transposer_testbench
# End time: 11:40:07 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:40:07 on Nov 28,2017
# vlog -reportprogress 300 ./prepend.sv 
# -- Compiling module prepend
# 
# Top level modules:
# 	prepend
# End time: 11:40:07 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:40:07 on Nov 28,2017
# vlog -reportprogress 300 ./Reg_Create.sv 
# -- Compiling module Reg_Create
# -- Compiling module Reg_Create_testbench
# 
# Top level modules:
# 	Reg_Create_testbench
# End time: 11:40:07 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:40:07 on Nov 28,2017
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regfile_testbench
# 
# Top level modules:
# 	regfile_testbench
# End time: 11:40:08 on Nov 28,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:40:08 on Nov 28,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 11:40:08 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:40:08 on Nov 28,2017
# vlog -reportprogress 300 ./Decoder.sv 
# -- Compiling module Decoder
# -- Compiling module Decoder_testbench
# 
# Top level modules:
# 	Decoder_testbench
# End time: 11:40:08 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:40:08 on Nov 28,2017
# vlog -reportprogress 300 ./Mem_create.sv 
# -- Compiling module Mem_Create
# -- Compiling module Mem_Create_testbench
# 
# Top level modules:
# 	Mem_Create_testbench
# End time: 11:40:08 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:40:08 on Nov 28,2017
# vlog -reportprogress 300 ./mux_64by_32.sv 
# -- Compiling module mux_64by_32
# -- Compiling module mux_64by_32_testbench
# 
# Top level modules:
# 	mux_64by_32_testbench
# End time: 11:40:08 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:40:08 on Nov 28,2017
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 11:40:08 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:40:08 on Nov 28,2017
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 11:40:08 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:40:08 on Nov 28,2017
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 11:40:08 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:40:08 on Nov 28,2017
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 11:40:08 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:40:08 on Nov 28,2017
# vlog -reportprogress 300 ./sign_extend_unsigned.sv 
# -- Compiling module sign_extend_unsigned
# 
# Top level modules:
# 	sign_extend_unsigned
# End time: 11:40:08 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:40:08 on Nov 28,2017
# vlog -reportprogress 300 ./register_BABY_Maker.sv 
# -- Compiling module register_BABY_Maker
# -- Compiling module Reg_Create_testbench
# 
# Top level modules:
# 	register_BABY_Maker
# 	Reg_Create_testbench
# End time: 11:40:09 on Nov 28,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:40:09 on Nov 28,2017
# vlog -reportprogress 300 ./fowarding.sv 
# -- Compiling module fowarding
# 
# Top level modules:
# 	fowarding
# End time: 11:40:09 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:40:10 on Nov 28,2017, Elapsed time: 0:01:05
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_testbench 
# Start time: 11:40:10 on Nov 28,2017
# Loading sv_std.std
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.program_counter
# Loading work.register
# Loading work.alu
# Loading work.Big64full_adder
# Loading work.mux2_1
# Loading work.full_adder
# Loading work.bw_and
# Loading work.bw_or
# Loading work.bw_xor
# Loading work.Big64mux8_1
# Loading work.Big64mux2_1
# Loading work.zeroFlagCheck
# Loading work.sign_extend
# Loading work.shifter
# Loading work.instructmem
# Loading work.register_BABY_Maker
# Loading work.instr_decoder
# Loading work.n_mux2_1
# Loading work.regfile
# Loading work.Decoder
# Loading work.Mem_Create
# Loading work.mux_64by_32
# Loading work.sign_extend_unsigned
# Loading work.fowarding
# Loading work.transposer
# Loading work.prepend
# Loading work.Reg_Create
# Loading work.datamem
# Loading work.D_FF
# Loading work.mux32_1
# Loading work.mux4_1
# ** Warning: Design size of 8874 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Daniel H  Hostname: DESKTOP-GLULL4N  ProcessID: 5092
#           Attempting to use alternate WLF file "./wlfthryidm".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfthryidm
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./CPU/test11_Sort.arm
# ** Note: $stop    : ./cpu.sv(437)
#    Time: 3015 us  Iteration: 1  Instance: /cpu_testbench
# Break in Module cpu_testbench at ./cpu.sv line 437
do test_all.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:26 on Nov 28,2017
# vlog -reportprogress 300 ./zeroFlagCheck.sv 
# -- Compiling module zeroFlagCheck
# -- Compiling module zeroFlagCheck_testbench
# 
# Top level modules:
# 	zeroFlagCheck_testbench
# End time: 11:41:26 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:26 on Nov 28,2017
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# 
# Top level modules:
# 	full_adder_testbench
# End time: 11:41:26 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:26 on Nov 28,2017
# vlog -reportprogress 300 ./Big64full_adder.sv 
# -- Compiling module Big64full_adder
# -- Compiling module Big64full_adder_testbench
# 
# Top level modules:
# 	Big64full_adder_testbench
# End time: 11:41:26 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:26 on Nov 28,2017
# vlog -reportprogress 300 ./bw_or.sv 
# -- Compiling module bw_or
# -- Compiling module bw_or_testbench
# 
# Top level modules:
# 	bw_or_testbench
# End time: 11:41:26 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:26 on Nov 28,2017
# vlog -reportprogress 300 ./bw_and.sv 
# -- Compiling module bw_and
# -- Compiling module bw_and_testbench
# 
# Top level modules:
# 	bw_and_testbench
# End time: 11:41:26 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:26 on Nov 28,2017
# vlog -reportprogress 300 ./bw_xor.sv 
# -- Compiling module bw_xor
# -- Compiling module bw_xor_testbench
# 
# Top level modules:
# 	bw_xor_testbench
# End time: 11:41:26 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:26 on Nov 28,2017
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 11:41:26 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:26 on Nov 28,2017
# vlog -reportprogress 300 ./Big64mux2_1.sv 
# -- Compiling module Big64mux2_1
# -- Compiling module Big64mux2_1_testbench
# 
# Top level modules:
# 	Big64mux2_1_testbench
# End time: 11:41:26 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:26 on Nov 28,2017
# vlog -reportprogress 300 ./Big64mux8_1.sv 
# -- Compiling module Big64mux8_1
# -- Compiling module Big64mux8_1_testbench
# 
# Top level modules:
# 	Big64mux8_1_testbench
# End time: 11:41:26 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:26 on Nov 28,2017
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 11:41:27 on Nov 28,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:27 on Nov 28,2017
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 11:41:27 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:27 on Nov 28,2017
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# End time: 11:41:27 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:27 on Nov 28,2017
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 11:41:27 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:27 on Nov 28,2017
# vlog -reportprogress 300 ./n_mux2_1.sv 
# -- Compiling module n_mux2_1
# 
# Top level modules:
# 	n_mux2_1
# End time: 11:41:27 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:27 on Nov 28,2017
# vlog -reportprogress 300 ./instr_decoder.sv 
# -- Compiling module instr_decoder
# 
# Top level modules:
# 	instr_decoder
# End time: 11:41:27 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:27 on Nov 28,2017
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_testbench
# 
# Top level modules:
# 	sign_extend_testbench
# End time: 11:41:27 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:27 on Nov 28,2017
# vlog -reportprogress 300 ./program_counter.sv 
# -- Compiling module program_counter
# 
# Top level modules:
# 	program_counter
# End time: 11:41:27 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:27 on Nov 28,2017
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 11:41:27 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:27 on Nov 28,2017
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 11:41:27 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:27 on Nov 28,2017
# vlog -reportprogress 300 ./Big64mux8_1.sv 
# -- Compiling module Big64mux8_1
# -- Compiling module Big64mux8_1_testbench
# 
# Top level modules:
# 	Big64mux8_1_testbench
# End time: 11:41:27 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:28 on Nov 28,2017
# vlog -reportprogress 300 ./Big64mux2_1.sv 
# -- Compiling module Big64mux2_1
# -- Compiling module Big64mux2_1_testbench
# 
# Top level modules:
# 	Big64mux2_1_testbench
# End time: 11:41:28 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:28 on Nov 28,2017
# vlog -reportprogress 300 ./Big64mux8_1.sv 
# -- Compiling module Big64mux8_1
# -- Compiling module Big64mux8_1_testbench
# 
# Top level modules:
# 	Big64mux8_1_testbench
# End time: 11:41:28 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:28 on Nov 28,2017
# vlog -reportprogress 300 ./transposer.sv 
# -- Compiling module transposer
# -- Compiling module transposer_testbench
# 
# Top level modules:
# 	transposer_testbench
# End time: 11:41:28 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:28 on Nov 28,2017
# vlog -reportprogress 300 ./prepend.sv 
# -- Compiling module prepend
# 
# Top level modules:
# 	prepend
# End time: 11:41:28 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:28 on Nov 28,2017
# vlog -reportprogress 300 ./Reg_Create.sv 
# -- Compiling module Reg_Create
# -- Compiling module Reg_Create_testbench
# 
# Top level modules:
# 	Reg_Create_testbench
# End time: 11:41:28 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:28 on Nov 28,2017
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regfile_testbench
# 
# Top level modules:
# 	regfile_testbench
# End time: 11:41:28 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:28 on Nov 28,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 11:41:28 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:28 on Nov 28,2017
# vlog -reportprogress 300 ./Decoder.sv 
# -- Compiling module Decoder
# -- Compiling module Decoder_testbench
# 
# Top level modules:
# 	Decoder_testbench
# End time: 11:41:28 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:28 on Nov 28,2017
# vlog -reportprogress 300 ./Mem_create.sv 
# -- Compiling module Mem_Create
# -- Compiling module Mem_Create_testbench
# 
# Top level modules:
# 	Mem_Create_testbench
# End time: 11:41:28 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:28 on Nov 28,2017
# vlog -reportprogress 300 ./mux_64by_32.sv 
# -- Compiling module mux_64by_32
# -- Compiling module mux_64by_32_testbench
# 
# Top level modules:
# 	mux_64by_32_testbench
# End time: 11:41:28 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:28 on Nov 28,2017
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 11:41:29 on Nov 28,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:29 on Nov 28,2017
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 11:41:29 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:29 on Nov 28,2017
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 11:41:29 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:29 on Nov 28,2017
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 11:41:29 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:29 on Nov 28,2017
# vlog -reportprogress 300 ./sign_extend_unsigned.sv 
# -- Compiling module sign_extend_unsigned
# 
# Top level modules:
# 	sign_extend_unsigned
# End time: 11:41:29 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:29 on Nov 28,2017
# vlog -reportprogress 300 ./register_BABY_Maker.sv 
# -- Compiling module register_BABY_Maker
# -- Compiling module Reg_Create_testbench
# 
# Top level modules:
# 	register_BABY_Maker
# 	Reg_Create_testbench
# End time: 11:41:29 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:29 on Nov 28,2017
# vlog -reportprogress 300 ./fowarding.sv 
# -- Compiling module fowarding
# 
# Top level modules:
# 	fowarding
# End time: 11:41:29 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:41:30 on Nov 28,2017, Elapsed time: 0:01:20
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_testbench 
# Start time: 11:41:30 on Nov 28,2017
# Loading sv_std.std
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.program_counter
# Loading work.register
# Loading work.alu
# Loading work.Big64full_adder
# Loading work.mux2_1
# Loading work.full_adder
# Loading work.bw_and
# Loading work.bw_or
# Loading work.bw_xor
# Loading work.Big64mux8_1
# Loading work.Big64mux2_1
# Loading work.zeroFlagCheck
# Loading work.sign_extend
# Loading work.shifter
# Loading work.instructmem
# Loading work.register_BABY_Maker
# Loading work.instr_decoder
# Loading work.n_mux2_1
# Loading work.regfile
# Loading work.Decoder
# Loading work.Mem_Create
# Loading work.mux_64by_32
# Loading work.sign_extend_unsigned
# Loading work.fowarding
# Loading work.transposer
# Loading work.prepend
# Loading work.Reg_Create
# Loading work.datamem
# Loading work.D_FF
# Loading work.mux32_1
# Loading work.mux4_1
# ** Warning: Design size of 8874 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Daniel H  Hostname: DESKTOP-GLULL4N  ProcessID: 5092
#           Attempting to use alternate WLF file "./wlftkjv6h9".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftkjv6h9
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./CPU/test11_Sort.arm
# ** Note: $stop    : ./cpu.sv(437)
#    Time: 5015 us  Iteration: 1  Instance: /cpu_testbench
# Break in Module cpu_testbench at ./cpu.sv line 437
do test_all.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:43:27 on Nov 28,2017
# vlog -reportprogress 300 ./zeroFlagCheck.sv 
# -- Compiling module zeroFlagCheck
# -- Compiling module zeroFlagCheck_testbench
# 
# Top level modules:
# 	zeroFlagCheck_testbench
# End time: 11:43:27 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:43:27 on Nov 28,2017
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# 
# Top level modules:
# 	full_adder_testbench
# End time: 11:43:28 on Nov 28,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:43:28 on Nov 28,2017
# vlog -reportprogress 300 ./Big64full_adder.sv 
# -- Compiling module Big64full_adder
# -- Compiling module Big64full_adder_testbench
# 
# Top level modules:
# 	Big64full_adder_testbench
# End time: 11:43:28 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:43:28 on Nov 28,2017
# vlog -reportprogress 300 ./bw_or.sv 
# -- Compiling module bw_or
# -- Compiling module bw_or_testbench
# 
# Top level modules:
# 	bw_or_testbench
# End time: 11:43:28 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:43:28 on Nov 28,2017
# vlog -reportprogress 300 ./bw_and.sv 
# -- Compiling module bw_and
# -- Compiling module bw_and_testbench
# 
# Top level modules:
# 	bw_and_testbench
# End time: 11:43:28 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:43:28 on Nov 28,2017
# vlog -reportprogress 300 ./bw_xor.sv 
# -- Compiling module bw_xor
# -- Compiling module bw_xor_testbench
# 
# Top level modules:
# 	bw_xor_testbench
# End time: 11:43:28 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:43:28 on Nov 28,2017
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 11:43:28 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:43:28 on Nov 28,2017
# vlog -reportprogress 300 ./Big64mux2_1.sv 
# -- Compiling module Big64mux2_1
# -- Compiling module Big64mux2_1_testbench
# 
# Top level modules:
# 	Big64mux2_1_testbench
# End time: 11:43:28 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:43:28 on Nov 28,2017
# vlog -reportprogress 300 ./Big64mux8_1.sv 
# -- Compiling module Big64mux8_1
# -- Compiling module Big64mux8_1_testbench
# 
# Top level modules:
# 	Big64mux8_1_testbench
# End time: 11:43:28 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:43:28 on Nov 28,2017
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 11:43:28 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:43:28 on Nov 28,2017
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 11:43:28 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:43:28 on Nov 28,2017
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# End time: 11:43:28 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:43:28 on Nov 28,2017
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 11:43:29 on Nov 28,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:43:29 on Nov 28,2017
# vlog -reportprogress 300 ./n_mux2_1.sv 
# -- Compiling module n_mux2_1
# 
# Top level modules:
# 	n_mux2_1
# End time: 11:43:29 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:43:29 on Nov 28,2017
# vlog -reportprogress 300 ./instr_decoder.sv 
# -- Compiling module instr_decoder
# 
# Top level modules:
# 	instr_decoder
# End time: 11:43:29 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:43:29 on Nov 28,2017
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_testbench
# 
# Top level modules:
# 	sign_extend_testbench
# End time: 11:43:29 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:43:29 on Nov 28,2017
# vlog -reportprogress 300 ./program_counter.sv 
# -- Compiling module program_counter
# 
# Top level modules:
# 	program_counter
# End time: 11:43:29 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:43:29 on Nov 28,2017
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 11:43:29 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:43:29 on Nov 28,2017
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 11:43:29 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:43:29 on Nov 28,2017
# vlog -reportprogress 300 ./Big64mux8_1.sv 
# -- Compiling module Big64mux8_1
# -- Compiling module Big64mux8_1_testbench
# 
# Top level modules:
# 	Big64mux8_1_testbench
# End time: 11:43:29 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:43:29 on Nov 28,2017
# vlog -reportprogress 300 ./Big64mux2_1.sv 
# -- Compiling module Big64mux2_1
# -- Compiling module Big64mux2_1_testbench
# 
# Top level modules:
# 	Big64mux2_1_testbench
# End time: 11:43:29 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:43:29 on Nov 28,2017
# vlog -reportprogress 300 ./Big64mux8_1.sv 
# -- Compiling module Big64mux8_1
# -- Compiling module Big64mux8_1_testbench
# 
# Top level modules:
# 	Big64mux8_1_testbench
# End time: 11:43:29 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:43:29 on Nov 28,2017
# vlog -reportprogress 300 ./transposer.sv 
# -- Compiling module transposer
# -- Compiling module transposer_testbench
# 
# Top level modules:
# 	transposer_testbench
# End time: 11:43:29 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:43:29 on Nov 28,2017
# vlog -reportprogress 300 ./prepend.sv 
# -- Compiling module prepend
# 
# Top level modules:
# 	prepend
# End time: 11:43:30 on Nov 28,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:43:30 on Nov 28,2017
# vlog -reportprogress 300 ./Reg_Create.sv 
# -- Compiling module Reg_Create
# -- Compiling module Reg_Create_testbench
# 
# Top level modules:
# 	Reg_Create_testbench
# End time: 11:43:30 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:43:30 on Nov 28,2017
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regfile_testbench
# 
# Top level modules:
# 	regfile_testbench
# End time: 11:43:30 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:43:30 on Nov 28,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 11:43:30 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:43:30 on Nov 28,2017
# vlog -reportprogress 300 ./Decoder.sv 
# -- Compiling module Decoder
# -- Compiling module Decoder_testbench
# 
# Top level modules:
# 	Decoder_testbench
# End time: 11:43:30 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:43:30 on Nov 28,2017
# vlog -reportprogress 300 ./Mem_create.sv 
# -- Compiling module Mem_Create
# -- Compiling module Mem_Create_testbench
# 
# Top level modules:
# 	Mem_Create_testbench
# End time: 11:43:30 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:43:30 on Nov 28,2017
# vlog -reportprogress 300 ./mux_64by_32.sv 
# -- Compiling module mux_64by_32
# -- Compiling module mux_64by_32_testbench
# 
# Top level modules:
# 	mux_64by_32_testbench
# End time: 11:43:30 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:43:30 on Nov 28,2017
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 11:43:30 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:43:30 on Nov 28,2017
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 11:43:30 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:43:30 on Nov 28,2017
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 11:43:30 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:43:30 on Nov 28,2017
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 11:43:31 on Nov 28,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:43:31 on Nov 28,2017
# vlog -reportprogress 300 ./sign_extend_unsigned.sv 
# -- Compiling module sign_extend_unsigned
# 
# Top level modules:
# 	sign_extend_unsigned
# End time: 11:43:31 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:43:31 on Nov 28,2017
# vlog -reportprogress 300 ./register_BABY_Maker.sv 
# -- Compiling module register_BABY_Maker
# -- Compiling module Reg_Create_testbench
# 
# Top level modules:
# 	register_BABY_Maker
# 	Reg_Create_testbench
# End time: 11:43:31 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:43:31 on Nov 28,2017
# vlog -reportprogress 300 ./fowarding.sv 
# -- Compiling module fowarding
# 
# Top level modules:
# 	fowarding
# End time: 11:43:31 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:43:49 on Nov 28,2017, Elapsed time: 0:02:19
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_testbench 
# Start time: 11:43:49 on Nov 28,2017
# Loading sv_std.std
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.program_counter
# Loading work.register
# Loading work.alu
# Loading work.Big64full_adder
# Loading work.mux2_1
# Loading work.full_adder
# Loading work.bw_and
# Loading work.bw_or
# Loading work.bw_xor
# Loading work.Big64mux8_1
# Loading work.Big64mux2_1
# Loading work.zeroFlagCheck
# Loading work.sign_extend
# Loading work.shifter
# Loading work.instructmem
# Loading work.register_BABY_Maker
# Loading work.instr_decoder
# Loading work.n_mux2_1
# Loading work.regfile
# Loading work.Decoder
# Loading work.Mem_Create
# Loading work.mux_64by_32
# Loading work.sign_extend_unsigned
# Loading work.fowarding
# Loading work.transposer
# Loading work.prepend
# Loading work.Reg_Create
# Loading work.datamem
# Loading work.D_FF
# Loading work.mux32_1
# Loading work.mux4_1
# ** Warning: Design size of 8874 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Daniel H  Hostname: DESKTOP-GLULL4N  ProcessID: 5092
#           Attempting to use alternate WLF file "./wlftba02nd".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftba02nd
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./CPU/test11_Sort.arm
# ** Note: $stop    : ./cpu.sv(437)
#    Time: 20015 us  Iteration: 1  Instance: /cpu_testbench
# Break in Module cpu_testbench at ./cpu.sv line 437
do test_all.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:52:20 on Nov 28,2017
# vlog -reportprogress 300 ./zeroFlagCheck.sv 
# -- Compiling module zeroFlagCheck
# -- Compiling module zeroFlagCheck_testbench
# 
# Top level modules:
# 	zeroFlagCheck_testbench
# End time: 11:52:20 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:52:20 on Nov 28,2017
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# 
# Top level modules:
# 	full_adder_testbench
# End time: 11:52:20 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:52:20 on Nov 28,2017
# vlog -reportprogress 300 ./Big64full_adder.sv 
# -- Compiling module Big64full_adder
# -- Compiling module Big64full_adder_testbench
# 
# Top level modules:
# 	Big64full_adder_testbench
# End time: 11:52:20 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:52:20 on Nov 28,2017
# vlog -reportprogress 300 ./bw_or.sv 
# -- Compiling module bw_or
# -- Compiling module bw_or_testbench
# 
# Top level modules:
# 	bw_or_testbench
# End time: 11:52:20 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:52:20 on Nov 28,2017
# vlog -reportprogress 300 ./bw_and.sv 
# -- Compiling module bw_and
# -- Compiling module bw_and_testbench
# 
# Top level modules:
# 	bw_and_testbench
# End time: 11:52:20 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:52:20 on Nov 28,2017
# vlog -reportprogress 300 ./bw_xor.sv 
# -- Compiling module bw_xor
# -- Compiling module bw_xor_testbench
# 
# Top level modules:
# 	bw_xor_testbench
# End time: 11:52:20 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:52:20 on Nov 28,2017
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 11:52:20 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:52:20 on Nov 28,2017
# vlog -reportprogress 300 ./Big64mux2_1.sv 
# -- Compiling module Big64mux2_1
# -- Compiling module Big64mux2_1_testbench
# 
# Top level modules:
# 	Big64mux2_1_testbench
# End time: 11:52:20 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:52:20 on Nov 28,2017
# vlog -reportprogress 300 ./Big64mux8_1.sv 
# -- Compiling module Big64mux8_1
# -- Compiling module Big64mux8_1_testbench
# 
# Top level modules:
# 	Big64mux8_1_testbench
# End time: 11:52:20 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:52:20 on Nov 28,2017
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 11:52:20 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:52:20 on Nov 28,2017
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 11:52:21 on Nov 28,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:52:21 on Nov 28,2017
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# End time: 11:52:21 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:52:21 on Nov 28,2017
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 11:52:21 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:52:21 on Nov 28,2017
# vlog -reportprogress 300 ./n_mux2_1.sv 
# -- Compiling module n_mux2_1
# 
# Top level modules:
# 	n_mux2_1
# End time: 11:52:21 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:52:21 on Nov 28,2017
# vlog -reportprogress 300 ./instr_decoder.sv 
# -- Compiling module instr_decoder
# 
# Top level modules:
# 	instr_decoder
# End time: 11:52:21 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:52:21 on Nov 28,2017
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_testbench
# 
# Top level modules:
# 	sign_extend_testbench
# End time: 11:52:21 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:52:21 on Nov 28,2017
# vlog -reportprogress 300 ./program_counter.sv 
# -- Compiling module program_counter
# 
# Top level modules:
# 	program_counter
# End time: 11:52:21 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:52:21 on Nov 28,2017
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 11:52:21 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:52:21 on Nov 28,2017
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 11:52:21 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:52:21 on Nov 28,2017
# vlog -reportprogress 300 ./Big64mux8_1.sv 
# -- Compiling module Big64mux8_1
# -- Compiling module Big64mux8_1_testbench
# 
# Top level modules:
# 	Big64mux8_1_testbench
# End time: 11:52:21 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:52:21 on Nov 28,2017
# vlog -reportprogress 300 ./Big64mux2_1.sv 
# -- Compiling module Big64mux2_1
# -- Compiling module Big64mux2_1_testbench
# 
# Top level modules:
# 	Big64mux2_1_testbench
# End time: 11:52:21 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:52:21 on Nov 28,2017
# vlog -reportprogress 300 ./Big64mux8_1.sv 
# -- Compiling module Big64mux8_1
# -- Compiling module Big64mux8_1_testbench
# 
# Top level modules:
# 	Big64mux8_1_testbench
# End time: 11:52:22 on Nov 28,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:52:22 on Nov 28,2017
# vlog -reportprogress 300 ./transposer.sv 
# -- Compiling module transposer
# -- Compiling module transposer_testbench
# 
# Top level modules:
# 	transposer_testbench
# End time: 11:52:22 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:52:22 on Nov 28,2017
# vlog -reportprogress 300 ./prepend.sv 
# -- Compiling module prepend
# 
# Top level modules:
# 	prepend
# End time: 11:52:22 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:52:22 on Nov 28,2017
# vlog -reportprogress 300 ./Reg_Create.sv 
# -- Compiling module Reg_Create
# -- Compiling module Reg_Create_testbench
# 
# Top level modules:
# 	Reg_Create_testbench
# End time: 11:52:22 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:52:22 on Nov 28,2017
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regfile_testbench
# 
# Top level modules:
# 	regfile_testbench
# End time: 11:52:22 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:52:22 on Nov 28,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 11:52:22 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:52:22 on Nov 28,2017
# vlog -reportprogress 300 ./Decoder.sv 
# -- Compiling module Decoder
# -- Compiling module Decoder_testbench
# 
# Top level modules:
# 	Decoder_testbench
# End time: 11:52:22 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:52:22 on Nov 28,2017
# vlog -reportprogress 300 ./Mem_create.sv 
# -- Compiling module Mem_Create
# -- Compiling module Mem_Create_testbench
# 
# Top level modules:
# 	Mem_Create_testbench
# End time: 11:52:22 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:52:22 on Nov 28,2017
# vlog -reportprogress 300 ./mux_64by_32.sv 
# -- Compiling module mux_64by_32
# -- Compiling module mux_64by_32_testbench
# 
# Top level modules:
# 	mux_64by_32_testbench
# End time: 11:52:22 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:52:22 on Nov 28,2017
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 11:52:22 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:52:22 on Nov 28,2017
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 11:52:23 on Nov 28,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:52:23 on Nov 28,2017
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 11:52:23 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:52:23 on Nov 28,2017
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 11:52:23 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:52:23 on Nov 28,2017
# vlog -reportprogress 300 ./sign_extend_unsigned.sv 
# -- Compiling module sign_extend_unsigned
# 
# Top level modules:
# 	sign_extend_unsigned
# End time: 11:52:23 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:52:23 on Nov 28,2017
# vlog -reportprogress 300 ./register_BABY_Maker.sv 
# -- Compiling module register_BABY_Maker
# -- Compiling module Reg_Create_testbench
# 
# Top level modules:
# 	register_BABY_Maker
# 	Reg_Create_testbench
# End time: 11:52:23 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:52:23 on Nov 28,2017
# vlog -reportprogress 300 ./fowarding.sv 
# -- Compiling module fowarding
# 
# Top level modules:
# 	fowarding
# End time: 11:52:23 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:52:35 on Nov 28,2017, Elapsed time: 0:08:46
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_testbench 
# Start time: 11:52:35 on Nov 28,2017
# Loading sv_std.std
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.program_counter
# Loading work.register
# Loading work.alu
# Loading work.Big64full_adder
# Loading work.mux2_1
# Loading work.full_adder
# Loading work.bw_and
# Loading work.bw_or
# Loading work.bw_xor
# Loading work.Big64mux8_1
# Loading work.Big64mux2_1
# Loading work.zeroFlagCheck
# Loading work.sign_extend
# Loading work.shifter
# Loading work.instructmem
# Loading work.register_BABY_Maker
# Loading work.instr_decoder
# Loading work.n_mux2_1
# Loading work.regfile
# Loading work.Decoder
# Loading work.Mem_Create
# Loading work.mux_64by_32
# Loading work.sign_extend_unsigned
# Loading work.fowarding
# Loading work.transposer
# Loading work.prepend
# Loading work.Reg_Create
# Loading work.datamem
# Loading work.D_FF
# Loading work.mux32_1
# Loading work.mux4_1
# ** Warning: Design size of 8874 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Daniel H  Hostname: DESKTOP-GLULL4N  ProcessID: 5092
#           Attempting to use alternate WLF file "./wlftajg2qq".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftajg2qq
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./CPU/test10_forwarding.arm
# ** Note: $stop    : ./cpu.sv(437)
#    Time: 5015 us  Iteration: 1  Instance: /cpu_testbench
# Break in Module cpu_testbench at ./cpu.sv line 437
do test_all.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:03:49 on Nov 28,2017
# vlog -reportprogress 300 ./zeroFlagCheck.sv 
# -- Compiling module zeroFlagCheck
# -- Compiling module zeroFlagCheck_testbench
# 
# Top level modules:
# 	zeroFlagCheck_testbench
# End time: 12:03:49 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:03:49 on Nov 28,2017
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# 
# Top level modules:
# 	full_adder_testbench
# End time: 12:03:49 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:03:49 on Nov 28,2017
# vlog -reportprogress 300 ./Big64full_adder.sv 
# -- Compiling module Big64full_adder
# -- Compiling module Big64full_adder_testbench
# 
# Top level modules:
# 	Big64full_adder_testbench
# End time: 12:03:49 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:03:49 on Nov 28,2017
# vlog -reportprogress 300 ./bw_or.sv 
# -- Compiling module bw_or
# -- Compiling module bw_or_testbench
# 
# Top level modules:
# 	bw_or_testbench
# End time: 12:03:49 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:03:49 on Nov 28,2017
# vlog -reportprogress 300 ./bw_and.sv 
# -- Compiling module bw_and
# -- Compiling module bw_and_testbench
# 
# Top level modules:
# 	bw_and_testbench
# End time: 12:03:49 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:03:49 on Nov 28,2017
# vlog -reportprogress 300 ./bw_xor.sv 
# -- Compiling module bw_xor
# -- Compiling module bw_xor_testbench
# 
# Top level modules:
# 	bw_xor_testbench
# End time: 12:03:49 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:03:49 on Nov 28,2017
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 12:03:50 on Nov 28,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:03:50 on Nov 28,2017
# vlog -reportprogress 300 ./Big64mux2_1.sv 
# -- Compiling module Big64mux2_1
# -- Compiling module Big64mux2_1_testbench
# 
# Top level modules:
# 	Big64mux2_1_testbench
# End time: 12:03:50 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:03:50 on Nov 28,2017
# vlog -reportprogress 300 ./Big64mux8_1.sv 
# -- Compiling module Big64mux8_1
# -- Compiling module Big64mux8_1_testbench
# 
# Top level modules:
# 	Big64mux8_1_testbench
# End time: 12:03:50 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:03:50 on Nov 28,2017
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 12:03:50 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:03:50 on Nov 28,2017
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 12:03:50 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:03:50 on Nov 28,2017
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# End time: 12:03:50 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:03:50 on Nov 28,2017
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 12:03:50 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:03:50 on Nov 28,2017
# vlog -reportprogress 300 ./n_mux2_1.sv 
# -- Compiling module n_mux2_1
# 
# Top level modules:
# 	n_mux2_1
# End time: 12:03:50 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:03:50 on Nov 28,2017
# vlog -reportprogress 300 ./instr_decoder.sv 
# -- Compiling module instr_decoder
# 
# Top level modules:
# 	instr_decoder
# End time: 12:03:50 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:03:50 on Nov 28,2017
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_testbench
# 
# Top level modules:
# 	sign_extend_testbench
# End time: 12:03:50 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:03:50 on Nov 28,2017
# vlog -reportprogress 300 ./program_counter.sv 
# -- Compiling module program_counter
# 
# Top level modules:
# 	program_counter
# End time: 12:03:50 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:03:50 on Nov 28,2017
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 12:03:51 on Nov 28,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:03:51 on Nov 28,2017
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 12:03:51 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:03:51 on Nov 28,2017
# vlog -reportprogress 300 ./Big64mux8_1.sv 
# -- Compiling module Big64mux8_1
# -- Compiling module Big64mux8_1_testbench
# 
# Top level modules:
# 	Big64mux8_1_testbench
# End time: 12:03:51 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:03:51 on Nov 28,2017
# vlog -reportprogress 300 ./Big64mux2_1.sv 
# -- Compiling module Big64mux2_1
# -- Compiling module Big64mux2_1_testbench
# 
# Top level modules:
# 	Big64mux2_1_testbench
# End time: 12:03:51 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:03:51 on Nov 28,2017
# vlog -reportprogress 300 ./Big64mux8_1.sv 
# -- Compiling module Big64mux8_1
# -- Compiling module Big64mux8_1_testbench
# 
# Top level modules:
# 	Big64mux8_1_testbench
# End time: 12:03:51 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:03:51 on Nov 28,2017
# vlog -reportprogress 300 ./transposer.sv 
# -- Compiling module transposer
# -- Compiling module transposer_testbench
# 
# Top level modules:
# 	transposer_testbench
# End time: 12:03:51 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:03:51 on Nov 28,2017
# vlog -reportprogress 300 ./prepend.sv 
# -- Compiling module prepend
# 
# Top level modules:
# 	prepend
# End time: 12:03:51 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:03:51 on Nov 28,2017
# vlog -reportprogress 300 ./Reg_Create.sv 
# -- Compiling module Reg_Create
# -- Compiling module Reg_Create_testbench
# 
# Top level modules:
# 	Reg_Create_testbench
# End time: 12:03:51 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:03:51 on Nov 28,2017
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regfile_testbench
# 
# Top level modules:
# 	regfile_testbench
# End time: 12:03:51 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:03:51 on Nov 28,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 12:03:51 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:03:51 on Nov 28,2017
# vlog -reportprogress 300 ./Decoder.sv 
# -- Compiling module Decoder
# -- Compiling module Decoder_testbench
# 
# Top level modules:
# 	Decoder_testbench
# End time: 12:03:51 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:03:52 on Nov 28,2017
# vlog -reportprogress 300 ./Mem_create.sv 
# -- Compiling module Mem_Create
# -- Compiling module Mem_Create_testbench
# 
# Top level modules:
# 	Mem_Create_testbench
# End time: 12:03:52 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:03:52 on Nov 28,2017
# vlog -reportprogress 300 ./mux_64by_32.sv 
# -- Compiling module mux_64by_32
# -- Compiling module mux_64by_32_testbench
# 
# Top level modules:
# 	mux_64by_32_testbench
# End time: 12:03:52 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:03:52 on Nov 28,2017
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 12:03:52 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:03:52 on Nov 28,2017
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 12:03:52 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:03:52 on Nov 28,2017
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 12:03:52 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:03:52 on Nov 28,2017
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 12:03:52 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:03:52 on Nov 28,2017
# vlog -reportprogress 300 ./sign_extend_unsigned.sv 
# -- Compiling module sign_extend_unsigned
# 
# Top level modules:
# 	sign_extend_unsigned
# End time: 12:03:52 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:03:52 on Nov 28,2017
# vlog -reportprogress 300 ./register_BABY_Maker.sv 
# -- Compiling module register_BABY_Maker
# -- Compiling module Reg_Create_testbench
# 
# Top level modules:
# 	register_BABY_Maker
# 	Reg_Create_testbench
# End time: 12:03:52 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:03:52 on Nov 28,2017
# vlog -reportprogress 300 ./fowarding.sv 
# -- Compiling module fowarding
# 
# Top level modules:
# 	fowarding
# End time: 12:03:52 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:03:53 on Nov 28,2017, Elapsed time: 0:11:18
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_testbench 
# Start time: 12:03:53 on Nov 28,2017
# Loading sv_std.std
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.program_counter
# Loading work.register
# Loading work.alu
# Loading work.Big64full_adder
# Loading work.mux2_1
# Loading work.full_adder
# Loading work.bw_and
# Loading work.bw_or
# Loading work.bw_xor
# Loading work.Big64mux8_1
# Loading work.Big64mux2_1
# Loading work.zeroFlagCheck
# Loading work.sign_extend
# Loading work.shifter
# Loading work.instructmem
# Loading work.register_BABY_Maker
# Loading work.instr_decoder
# Loading work.n_mux2_1
# Loading work.regfile
# Loading work.Decoder
# Loading work.Mem_Create
# Loading work.mux_64by_32
# Loading work.sign_extend_unsigned
# Loading work.fowarding
# Loading work.transposer
# Loading work.prepend
# Loading work.Reg_Create
# Loading work.datamem
# Loading work.D_FF
# Loading work.mux32_1
# Loading work.mux4_1
# ** Warning: Design size of 8874 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Daniel H  Hostname: DESKTOP-GLULL4N  ProcessID: 5092
#           Attempting to use alternate WLF file "./wlftxm6s8w".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftxm6s8w
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./CPU/test10_forwarding.arm
# ** Note: $stop    : ./cpu.sv(435)
#    Time: 5015 us  Iteration: 1  Instance: /cpu_testbench
# Break in Module cpu_testbench at ./cpu.sv line 435
do test_all.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:05:56 on Nov 28,2017
# vlog -reportprogress 300 ./zeroFlagCheck.sv 
# -- Compiling module zeroFlagCheck
# -- Compiling module zeroFlagCheck_testbench
# 
# Top level modules:
# 	zeroFlagCheck_testbench
# End time: 12:05:56 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:05:56 on Nov 28,2017
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# 
# Top level modules:
# 	full_adder_testbench
# End time: 12:05:56 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:05:56 on Nov 28,2017
# vlog -reportprogress 300 ./Big64full_adder.sv 
# -- Compiling module Big64full_adder
# -- Compiling module Big64full_adder_testbench
# 
# Top level modules:
# 	Big64full_adder_testbench
# End time: 12:05:56 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:05:56 on Nov 28,2017
# vlog -reportprogress 300 ./bw_or.sv 
# -- Compiling module bw_or
# -- Compiling module bw_or_testbench
# 
# Top level modules:
# 	bw_or_testbench
# End time: 12:05:56 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:05:56 on Nov 28,2017
# vlog -reportprogress 300 ./bw_and.sv 
# -- Compiling module bw_and
# -- Compiling module bw_and_testbench
# 
# Top level modules:
# 	bw_and_testbench
# End time: 12:05:56 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:05:56 on Nov 28,2017
# vlog -reportprogress 300 ./bw_xor.sv 
# -- Compiling module bw_xor
# -- Compiling module bw_xor_testbench
# 
# Top level modules:
# 	bw_xor_testbench
# End time: 12:05:57 on Nov 28,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:05:57 on Nov 28,2017
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 12:05:57 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:05:57 on Nov 28,2017
# vlog -reportprogress 300 ./Big64mux2_1.sv 
# -- Compiling module Big64mux2_1
# -- Compiling module Big64mux2_1_testbench
# 
# Top level modules:
# 	Big64mux2_1_testbench
# End time: 12:05:57 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:05:57 on Nov 28,2017
# vlog -reportprogress 300 ./Big64mux8_1.sv 
# -- Compiling module Big64mux8_1
# -- Compiling module Big64mux8_1_testbench
# 
# Top level modules:
# 	Big64mux8_1_testbench
# End time: 12:05:57 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:05:57 on Nov 28,2017
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 12:05:57 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:05:57 on Nov 28,2017
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 12:05:57 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:05:57 on Nov 28,2017
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# End time: 12:05:57 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:05:57 on Nov 28,2017
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 12:05:57 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:05:57 on Nov 28,2017
# vlog -reportprogress 300 ./n_mux2_1.sv 
# -- Compiling module n_mux2_1
# 
# Top level modules:
# 	n_mux2_1
# End time: 12:05:57 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:05:57 on Nov 28,2017
# vlog -reportprogress 300 ./instr_decoder.sv 
# -- Compiling module instr_decoder
# 
# Top level modules:
# 	instr_decoder
# End time: 12:05:57 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:05:57 on Nov 28,2017
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_testbench
# 
# Top level modules:
# 	sign_extend_testbench
# End time: 12:05:57 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:05:57 on Nov 28,2017
# vlog -reportprogress 300 ./program_counter.sv 
# -- Compiling module program_counter
# 
# Top level modules:
# 	program_counter
# End time: 12:05:58 on Nov 28,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:05:58 on Nov 28,2017
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 12:05:58 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:05:58 on Nov 28,2017
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 12:05:58 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:05:58 on Nov 28,2017
# vlog -reportprogress 300 ./Big64mux8_1.sv 
# -- Compiling module Big64mux8_1
# -- Compiling module Big64mux8_1_testbench
# 
# Top level modules:
# 	Big64mux8_1_testbench
# End time: 12:05:58 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:05:58 on Nov 28,2017
# vlog -reportprogress 300 ./Big64mux2_1.sv 
# -- Compiling module Big64mux2_1
# -- Compiling module Big64mux2_1_testbench
# 
# Top level modules:
# 	Big64mux2_1_testbench
# End time: 12:05:58 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:05:58 on Nov 28,2017
# vlog -reportprogress 300 ./Big64mux8_1.sv 
# -- Compiling module Big64mux8_1
# -- Compiling module Big64mux8_1_testbench
# 
# Top level modules:
# 	Big64mux8_1_testbench
# End time: 12:05:58 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:05:58 on Nov 28,2017
# vlog -reportprogress 300 ./transposer.sv 
# -- Compiling module transposer
# -- Compiling module transposer_testbench
# 
# Top level modules:
# 	transposer_testbench
# End time: 12:05:58 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:05:58 on Nov 28,2017
# vlog -reportprogress 300 ./prepend.sv 
# -- Compiling module prepend
# 
# Top level modules:
# 	prepend
# End time: 12:05:58 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:05:58 on Nov 28,2017
# vlog -reportprogress 300 ./Reg_Create.sv 
# -- Compiling module Reg_Create
# -- Compiling module Reg_Create_testbench
# 
# Top level modules:
# 	Reg_Create_testbench
# End time: 12:05:58 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:05:58 on Nov 28,2017
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regfile_testbench
# 
# Top level modules:
# 	regfile_testbench
# End time: 12:05:58 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:05:58 on Nov 28,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 12:05:59 on Nov 28,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:05:59 on Nov 28,2017
# vlog -reportprogress 300 ./Decoder.sv 
# -- Compiling module Decoder
# -- Compiling module Decoder_testbench
# 
# Top level modules:
# 	Decoder_testbench
# End time: 12:05:59 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:05:59 on Nov 28,2017
# vlog -reportprogress 300 ./Mem_create.sv 
# -- Compiling module Mem_Create
# -- Compiling module Mem_Create_testbench
# 
# Top level modules:
# 	Mem_Create_testbench
# End time: 12:05:59 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:05:59 on Nov 28,2017
# vlog -reportprogress 300 ./mux_64by_32.sv 
# -- Compiling module mux_64by_32
# -- Compiling module mux_64by_32_testbench
# 
# Top level modules:
# 	mux_64by_32_testbench
# End time: 12:05:59 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:05:59 on Nov 28,2017
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 12:05:59 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:05:59 on Nov 28,2017
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 12:05:59 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:05:59 on Nov 28,2017
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 12:05:59 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:05:59 on Nov 28,2017
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 12:05:59 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:05:59 on Nov 28,2017
# vlog -reportprogress 300 ./sign_extend_unsigned.sv 
# -- Compiling module sign_extend_unsigned
# 
# Top level modules:
# 	sign_extend_unsigned
# End time: 12:05:59 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:05:59 on Nov 28,2017
# vlog -reportprogress 300 ./register_BABY_Maker.sv 
# -- Compiling module register_BABY_Maker
# -- Compiling module Reg_Create_testbench
# 
# Top level modules:
# 	register_BABY_Maker
# 	Reg_Create_testbench
# End time: 12:05:59 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:05:59 on Nov 28,2017
# vlog -reportprogress 300 ./fowarding.sv 
# -- Compiling module fowarding
# 
# Top level modules:
# 	fowarding
# End time: 12:05:59 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:06:00 on Nov 28,2017, Elapsed time: 0:02:07
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_testbench 
# Start time: 12:06:00 on Nov 28,2017
# Loading sv_std.std
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.program_counter
# Loading work.register
# Loading work.alu
# Loading work.Big64full_adder
# Loading work.mux2_1
# Loading work.full_adder
# Loading work.bw_and
# Loading work.bw_or
# Loading work.bw_xor
# Loading work.Big64mux8_1
# Loading work.Big64mux2_1
# Loading work.zeroFlagCheck
# Loading work.sign_extend
# Loading work.shifter
# Loading work.instructmem
# Loading work.register_BABY_Maker
# Loading work.instr_decoder
# Loading work.n_mux2_1
# Loading work.regfile
# Loading work.Decoder
# Loading work.Mem_Create
# Loading work.mux_64by_32
# Loading work.sign_extend_unsigned
# Loading work.fowarding
# Loading work.transposer
# Loading work.prepend
# Loading work.Reg_Create
# Loading work.datamem
# Loading work.D_FF
# Loading work.mux32_1
# Loading work.mux4_1
# ** Warning: Design size of 8874 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Daniel H  Hostname: DESKTOP-GLULL4N  ProcessID: 5092
#           Attempting to use alternate WLF file "./wlft4jg29n".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft4jg29n
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./CPU/test11_Sort.arm
# ** Note: $stop    : ./cpu.sv(435)
#    Time: 10015 us  Iteration: 1  Instance: /cpu_testbench
# Break in Module cpu_testbench at ./cpu.sv line 435
do test_all.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:08:49 on Nov 28,2017
# vlog -reportprogress 300 ./zeroFlagCheck.sv 
# -- Compiling module zeroFlagCheck
# -- Compiling module zeroFlagCheck_testbench
# 
# Top level modules:
# 	zeroFlagCheck_testbench
# End time: 12:08:49 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:08:49 on Nov 28,2017
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# 
# Top level modules:
# 	full_adder_testbench
# End time: 12:08:49 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:08:49 on Nov 28,2017
# vlog -reportprogress 300 ./Big64full_adder.sv 
# -- Compiling module Big64full_adder
# -- Compiling module Big64full_adder_testbench
# 
# Top level modules:
# 	Big64full_adder_testbench
# End time: 12:08:49 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:08:49 on Nov 28,2017
# vlog -reportprogress 300 ./bw_or.sv 
# -- Compiling module bw_or
# -- Compiling module bw_or_testbench
# 
# Top level modules:
# 	bw_or_testbench
# End time: 12:08:49 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:08:49 on Nov 28,2017
# vlog -reportprogress 300 ./bw_and.sv 
# -- Compiling module bw_and
# -- Compiling module bw_and_testbench
# 
# Top level modules:
# 	bw_and_testbench
# End time: 12:08:49 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:08:49 on Nov 28,2017
# vlog -reportprogress 300 ./bw_xor.sv 
# -- Compiling module bw_xor
# -- Compiling module bw_xor_testbench
# 
# Top level modules:
# 	bw_xor_testbench
# End time: 12:08:49 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:08:49 on Nov 28,2017
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 12:08:49 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:08:49 on Nov 28,2017
# vlog -reportprogress 300 ./Big64mux2_1.sv 
# -- Compiling module Big64mux2_1
# -- Compiling module Big64mux2_1_testbench
# 
# Top level modules:
# 	Big64mux2_1_testbench
# End time: 12:08:49 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:08:49 on Nov 28,2017
# vlog -reportprogress 300 ./Big64mux8_1.sv 
# -- Compiling module Big64mux8_1
# -- Compiling module Big64mux8_1_testbench
# 
# Top level modules:
# 	Big64mux8_1_testbench
# End time: 12:08:50 on Nov 28,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:08:50 on Nov 28,2017
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 12:08:50 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:08:50 on Nov 28,2017
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 12:08:50 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:08:50 on Nov 28,2017
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# End time: 12:08:50 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:08:50 on Nov 28,2017
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 12:08:50 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:08:50 on Nov 28,2017
# vlog -reportprogress 300 ./n_mux2_1.sv 
# -- Compiling module n_mux2_1
# 
# Top level modules:
# 	n_mux2_1
# End time: 12:08:50 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:08:50 on Nov 28,2017
# vlog -reportprogress 300 ./instr_decoder.sv 
# -- Compiling module instr_decoder
# 
# Top level modules:
# 	instr_decoder
# End time: 12:08:50 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:08:50 on Nov 28,2017
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_testbench
# 
# Top level modules:
# 	sign_extend_testbench
# End time: 12:08:50 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:08:50 on Nov 28,2017
# vlog -reportprogress 300 ./program_counter.sv 
# -- Compiling module program_counter
# 
# Top level modules:
# 	program_counter
# End time: 12:08:50 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:08:50 on Nov 28,2017
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 12:08:50 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:08:50 on Nov 28,2017
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 12:08:50 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:08:50 on Nov 28,2017
# vlog -reportprogress 300 ./Big64mux8_1.sv 
# -- Compiling module Big64mux8_1
# -- Compiling module Big64mux8_1_testbench
# 
# Top level modules:
# 	Big64mux8_1_testbench
# End time: 12:08:51 on Nov 28,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:08:51 on Nov 28,2017
# vlog -reportprogress 300 ./Big64mux2_1.sv 
# -- Compiling module Big64mux2_1
# -- Compiling module Big64mux2_1_testbench
# 
# Top level modules:
# 	Big64mux2_1_testbench
# End time: 12:08:51 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:08:51 on Nov 28,2017
# vlog -reportprogress 300 ./Big64mux8_1.sv 
# -- Compiling module Big64mux8_1
# -- Compiling module Big64mux8_1_testbench
# 
# Top level modules:
# 	Big64mux8_1_testbench
# End time: 12:08:51 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:08:51 on Nov 28,2017
# vlog -reportprogress 300 ./transposer.sv 
# -- Compiling module transposer
# -- Compiling module transposer_testbench
# 
# Top level modules:
# 	transposer_testbench
# End time: 12:08:51 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:08:51 on Nov 28,2017
# vlog -reportprogress 300 ./prepend.sv 
# -- Compiling module prepend
# 
# Top level modules:
# 	prepend
# End time: 12:08:51 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:08:51 on Nov 28,2017
# vlog -reportprogress 300 ./Reg_Create.sv 
# -- Compiling module Reg_Create
# -- Compiling module Reg_Create_testbench
# 
# Top level modules:
# 	Reg_Create_testbench
# End time: 12:08:51 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:08:51 on Nov 28,2017
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regfile_testbench
# 
# Top level modules:
# 	regfile_testbench
# End time: 12:08:51 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:08:51 on Nov 28,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 12:08:51 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:08:51 on Nov 28,2017
# vlog -reportprogress 300 ./Decoder.sv 
# -- Compiling module Decoder
# -- Compiling module Decoder_testbench
# 
# Top level modules:
# 	Decoder_testbench
# End time: 12:08:51 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:08:51 on Nov 28,2017
# vlog -reportprogress 300 ./Mem_create.sv 
# -- Compiling module Mem_Create
# -- Compiling module Mem_Create_testbench
# 
# Top level modules:
# 	Mem_Create_testbench
# End time: 12:08:51 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:08:51 on Nov 28,2017
# vlog -reportprogress 300 ./mux_64by_32.sv 
# -- Compiling module mux_64by_32
# -- Compiling module mux_64by_32_testbench
# 
# Top level modules:
# 	mux_64by_32_testbench
# End time: 12:08:52 on Nov 28,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:08:52 on Nov 28,2017
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 12:08:52 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:08:52 on Nov 28,2017
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 12:08:52 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:08:52 on Nov 28,2017
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 12:08:52 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:08:52 on Nov 28,2017
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 12:08:52 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:08:52 on Nov 28,2017
# vlog -reportprogress 300 ./sign_extend_unsigned.sv 
# -- Compiling module sign_extend_unsigned
# 
# Top level modules:
# 	sign_extend_unsigned
# End time: 12:08:52 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:08:52 on Nov 28,2017
# vlog -reportprogress 300 ./register_BABY_Maker.sv 
# -- Compiling module register_BABY_Maker
# -- Compiling module Reg_Create_testbench
# 
# Top level modules:
# 	register_BABY_Maker
# 	Reg_Create_testbench
# End time: 12:08:52 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:08:52 on Nov 28,2017
# vlog -reportprogress 300 ./fowarding.sv 
# -- Compiling module fowarding
# 
# Top level modules:
# 	fowarding
# End time: 12:08:52 on Nov 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:08:53 on Nov 28,2017, Elapsed time: 0:02:53
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_testbench 
# Start time: 12:08:53 on Nov 28,2017
# Loading sv_std.std
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.program_counter
# Loading work.register
# Loading work.alu
# Loading work.Big64full_adder
# Loading work.mux2_1
# Loading work.full_adder
# Loading work.bw_and
# Loading work.bw_or
# Loading work.bw_xor
# Loading work.Big64mux8_1
# Loading work.Big64mux2_1
# Loading work.zeroFlagCheck
# Loading work.sign_extend
# Loading work.shifter
# Loading work.instructmem
# Loading work.register_BABY_Maker
# Loading work.instr_decoder
# Loading work.n_mux2_1
# Loading work.regfile
# Loading work.Decoder
# Loading work.Mem_Create
# Loading work.mux_64by_32
# Loading work.sign_extend_unsigned
# Loading work.fowarding
# Loading work.transposer
# Loading work.prepend
# Loading work.Reg_Create
# Loading work.datamem
# Loading work.D_FF
# Loading work.mux32_1
# Loading work.mux4_1
# ** Warning: Design size of 8874 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Daniel H  Hostname: DESKTOP-GLULL4N  ProcessID: 5092
#           Attempting to use alternate WLF file "./wlft5wy209".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft5wy209
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./CPU/test12_ToUpper.arm
# ** Error: Assertion error.
#    Time: 6175 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 6185 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 6195 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 6205 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 6215 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 6225 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 6235 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 6245 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 6255 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 6265 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 6275 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 6285 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 6295 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 6305 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 6315 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 6325 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 6335 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 6345 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 6355 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 6365 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 6375 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 6385 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 6395 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 6405 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 6415 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 6425 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 6435 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 6445 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 6455 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 6465 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 6475 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 6485 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 6495 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 6505 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 6515 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 6525 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 6535 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 6545 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 6555 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 6565 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 6575 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 6585 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 6595 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 6605 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 6615 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 6625 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 6635 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 6645 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 6655 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 6665 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 6675 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 6685 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 6695 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 6705 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 6715 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 6725 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 6735 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 6745 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 6755 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 6765 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 6775 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 6785 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 6795 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 6805 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 6815 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 6825 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 6835 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 6845 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 6855 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 6865 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 6875 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 6885 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 6895 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 6905 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 6915 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 6925 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 6935 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 6945 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 6955 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 6965 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 6975 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 6985 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 6995 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 7005 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 7015 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 7025 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 7035 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 7045 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 7055 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 7065 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 7075 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 7085 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 7095 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 7105 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 7115 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 7125 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 7135 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 7145 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 7155 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 7165 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 7175 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 7185 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 7195 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 7205 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 7215 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 7225 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 7235 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 7245 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 7255 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 7265 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 7275 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 7285 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 7295 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 7305 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 7315 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 7325 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 7335 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 7345 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 7355 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 7365 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 7375 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 7385 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 7395 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 7405 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 7415 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 7425 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 7435 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 7445 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 7455 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 7465 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 7475 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 7485 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 7495 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 7505 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 7515 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 7525 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 7535 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 7545 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 7555 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 7565 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 7575 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 7585 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 7595 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 7605 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 7615 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 7625 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 7635 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 7645 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 7655 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 7665 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 7675 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 7685 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 7695 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 7705 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 7715 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 7725 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 7735 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 7745 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 7755 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 7765 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 7775 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 7785 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 7795 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 7805 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 7815 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 7825 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 7835 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 7845 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 7855 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 7865 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 7875 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 7885 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 7895 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 7905 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 7915 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 7925 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 7935 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 7945 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 7955 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 7965 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 7975 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 7985 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 7995 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 8005 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 8015 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 8025 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 8035 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 8045 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 8055 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 8065 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 8075 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 8085 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 8095 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 8105 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 8115 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 8125 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 8135 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 8145 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 8155 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 8165 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 8175 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 8185 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 8195 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 8205 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 8215 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 8225 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 8235 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 8245 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 8255 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 8265 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 8275 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 8285 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 8295 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 8305 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 8315 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 8325 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 8335 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 8345 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 8355 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 8365 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 8375 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 8385 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 8395 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 8405 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 8415 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 8425 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 8435 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 8445 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 8455 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 8465 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 8475 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 8485 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 8495 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 8505 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 8515 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 8525 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 8535 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 8545 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 8555 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 8565 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 8575 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 8585 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 8595 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 8605 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 8615 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 8625 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 8635 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 8645 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 8655 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 8665 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 8675 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 8685 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 8695 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 8705 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 8715 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 8725 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 8735 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 8745 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 8755 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 8765 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 8775 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 8785 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 8795 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 8805 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 8815 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 8825 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 8835 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 8845 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 8855 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 8865 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 8875 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 8885 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 8895 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 8905 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 8915 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 8925 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 8935 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 8945 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 8955 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 8965 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 8975 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 8985 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 8995 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 9005 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 9015 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 9025 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 9035 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 9045 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 9055 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 9065 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 9075 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 9085 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 9095 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 9105 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 9115 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 9125 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 9135 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 9145 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 9155 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 9165 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 9175 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 9185 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 9195 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 9205 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 9215 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 9225 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 9235 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 9245 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 9255 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 9265 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 9275 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 9285 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 9295 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 9305 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 9315 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 9325 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 9335 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 9345 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 9355 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 9365 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 9375 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 9385 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 9395 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 9405 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 9415 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 9425 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 9435 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 9445 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 9455 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 9465 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 9475 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 9485 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 9495 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 9505 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 9515 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 9525 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 9535 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 9545 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 9555 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 9565 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 9575 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 9585 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 9595 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 9605 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 9615 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 9625 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 9635 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 9645 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 9655 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 9665 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 9675 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 9685 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 9695 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 9705 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 9715 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 9725 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 9735 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 9745 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 9755 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 9765 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 9775 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 9785 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 9795 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 9805 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 9815 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 9825 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 9835 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 9845 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 9855 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 9865 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 9875 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 9885 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 9895 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 9905 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 9915 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 9925 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 9935 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 9945 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 9955 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 9965 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 9975 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 9985 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 9995 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 10005 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 10015 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 10025 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 10035 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 10045 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 10055 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 10065 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 10075 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 10085 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 10095 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 10105 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 10115 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 10125 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 10135 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 10145 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 10155 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 10165 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 10175 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 10185 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 10195 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 10205 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 10215 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 10225 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 10235 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 10245 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 10255 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 10265 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 10275 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 10285 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 10295 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 10305 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 10315 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 10325 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 10335 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 10345 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 10355 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 10365 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 10375 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 10385 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 10395 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 10405 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 10415 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 10425 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 10435 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 10445 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 10455 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 10465 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 10475 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 10485 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 10495 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 10505 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 10515 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 10525 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 10535 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 10545 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 10555 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 10565 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 10575 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 10585 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 10595 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 10605 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 10615 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 10625 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 10635 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 10645 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 10655 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 10665 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 10675 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 10685 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 10695 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 10705 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 10715 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 10725 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 10735 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 10745 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 10755 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 10765 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 10775 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 10785 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 10795 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 10805 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 10815 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 10825 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 10835 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 10845 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 10855 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 10865 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 10875 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 10885 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 10895 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 10905 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 10915 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 10925 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 10935 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 10945 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 10955 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 10965 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 10975 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 10985 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 10995 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 11005 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 11015 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 11025 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 11035 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 11045 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 11055 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 11065 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 11075 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 11085 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 11095 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 11105 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 11115 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 11125 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 11135 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 11145 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 11155 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 11165 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 11175 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 11185 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 11195 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 11205 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 11215 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 11225 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 11235 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 11245 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 11255 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 11265 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 11275 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 11285 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 11295 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 11305 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 11315 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 11325 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 11335 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 11345 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 11355 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 11365 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 11375 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 11385 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 11395 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 11405 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 11415 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 11425 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 11435 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 11445 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 11455 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 11465 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 11475 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 11485 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 11495 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 11505 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 11515 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 11525 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 11535 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 11545 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 11555 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 11565 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 11575 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 11585 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 11595 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 11605 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 11615 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 11625 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 11635 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 11645 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 11655 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 11665 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 11675 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 11685 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 11695 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 11705 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 11715 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 11725 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 11735 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 11745 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 11755 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 11765 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 11775 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 11785 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 11795 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 11805 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 11815 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 11825 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 11835 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 11845 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 11855 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 11865 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 11875 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 11885 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 11895 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 11905 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 11915 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 11925 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 11935 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 11945 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 11955 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 11965 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 11975 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 11985 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 11995 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 12005 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 12015 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 12025 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 12035 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 12045 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 12055 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 12065 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 12075 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 12085 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 12095 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 12105 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 12115 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 12125 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 12135 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 12145 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 12155 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 12165 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 12175 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 12185 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 12195 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 12205 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 12215 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 12225 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 12235 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 12245 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 12255 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 12265 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 12275 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 12285 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 12295 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 12305 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 12315 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 12325 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 12335 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 12345 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 12355 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 12365 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 12375 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 12385 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 12395 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 12405 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 12415 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 12425 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 12435 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 12445 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 12455 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 12465 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 12475 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 12485 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 12495 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 12505 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 12515 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 12525 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 12535 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 12545 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 12555 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 12565 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 12575 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 12585 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 12595 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 12605 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 12615 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 12625 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 12635 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 12645 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 12655 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 12665 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 12675 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 12685 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 12695 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 12705 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 12715 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 12725 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 12735 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 12745 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 12755 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 12765 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 12775 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 12785 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 12795 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 12805 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 12815 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 12825 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 12835 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 12845 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 12855 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 12865 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 12875 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 12885 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 12895 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 12905 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 12915 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 12925 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 12935 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 12945 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 12955 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 12965 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 12975 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 12985 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 12995 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 13005 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 13015 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 13025 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 13035 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 13045 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 13055 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 13065 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 13075 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 13085 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 13095 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 13105 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 13115 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 13125 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 13135 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 13145 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 13155 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 13165 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 13175 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 13185 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 13195 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 13205 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 13215 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 13225 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 13235 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 13245 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 13255 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 13265 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 13275 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 13285 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 13295 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 13305 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 13315 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 13325 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 13335 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 13345 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 13355 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 13365 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 13375 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 13385 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 13395 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 13405 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 13415 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 13425 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 13435 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 13445 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 13455 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 13465 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 13475 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 13485 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 13495 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 13505 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 13515 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 13525 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 13535 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 13545 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 13555 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 13565 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 13575 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 13585 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 13595 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 13605 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 13615 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 13625 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 13635 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 13645 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 13655 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 13665 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 13675 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 13685 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 13695 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 13705 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 13715 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 13725 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 13735 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 13745 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 13755 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 13765 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 13775 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 13785 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 13795 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 13805 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 13815 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 13825 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 13835 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 13845 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 13855 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 13865 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 13875 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 13885 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 13895 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 13905 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 13915 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 13925 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 13935 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 13945 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 13955 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 13965 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 13975 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 13985 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 13995 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 14005 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 14015 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 14025 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 14035 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 14045 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 14055 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 14065 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 14075 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 14085 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 14095 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 14105 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 14115 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 14125 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 14135 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 14145 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 14155 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 14165 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 14175 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 14185 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 14195 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 14205 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 14215 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 14225 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 14235 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 14245 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 14255 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 14265 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 14275 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 14285 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 14295 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 14305 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 14315 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 14325 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 14335 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 14345 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 14355 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 14365 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 14375 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 14385 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 14395 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 14405 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 14415 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 14425 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 14435 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 14445 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 14455 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 14465 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 14475 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 14485 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 14495 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 14505 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 14515 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 14525 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 14535 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 14545 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 14555 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 14565 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 14575 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 14585 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 14595 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 14605 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 14615 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 14625 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 14635 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 14645 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 14655 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 14665 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 14675 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 14685 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 14695 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 14705 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 14715 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 14725 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 14735 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 14745 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 14755 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 14765 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 14775 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 14785 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 14795 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 14805 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 14815 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 14825 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 14835 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 14845 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 14855 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 14865 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 14875 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 14885 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 14895 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 14905 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 14915 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 14925 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 14935 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 14945 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 14955 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 14965 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 14975 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 14985 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 14995 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 15005 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Error: Assertion error.
#    Time: 15015 us  Scope: cpu_testbench.dut.memory File: ./instructmem.sv Line: 48
# ** Note: $stop    : ./cpu.sv(435)
#    Time: 15015 us  Iteration: 1  Instance: /cpu_testbench
# Break in Module cpu_testbench at ./cpu.sv line 435
# End time: 13:16:14 on Nov 28,2017, Elapsed time: 1:07:21
# Errors: 885, Warnings: 3
