Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date              : Tue Feb  4 17:47:56 2025
| Host              : ece-lnx-4511c running 64-bit Red Hat Enterprise Linux Server release 7.9 (Maipo)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : bd_0_wrapper
| Device            : xczu48dr-ffvg1517
| Speed File        : -2  PRODUCTION 1.32 01-31-2021
| Design State      : Routed
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  156         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (51)
6. checking no_output_delay (47)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (51)
-------------------------------
 There are 51 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (47)
--------------------------------
 There are 47 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.838        0.000                      0                 1316        0.044        0.000                      0                 1316        2.225        0.000                       0                   548  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.838        0.000                      0                 1316        0.044        0.000                      0                 1316        2.225        0.000                       0                   548  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        ap_clk                      
(none)                      ap_clk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.838ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.838ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/reg_6_fu_92_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_reg_487_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.142ns  (logic 0.917ns (22.138%)  route 3.225ns (77.862%))
  Logic Levels:           9  (CARRY8=5 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 5.021 - 5.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=547, unset)          0.030     0.030    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/ap_clk
    SLICE_X37Y117        FDRE                                         r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/reg_6_fu_92_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y117        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     0.109 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/reg_6_fu_92_reg[8]/Q
                         net (fo=2, routed)           0.619     0.728    bd_0_i/hls_inst/inst/regslice_both_in_r_U/tmp3_fu_312_p2_carry__2[8]
    SLICE_X38Y122        LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.050     0.778 r  bd_0_i/hls_inst/inst/regslice_both_in_r_U/tmp3_fu_312_p2_carry__0_i_8/O
                         net (fo=1, routed)           0.009     0.787    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__0_i_16_0[0]
    SLICE_X38Y122        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     0.977 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/tmp3_fu_312_p2_carry__0/CO[7]
                         net (fo=1, routed)           0.026     1.003    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/tmp3_fu_312_p2_carry__0_n_0
    SLICE_X38Y123        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.082     1.085 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/tmp3_fu_312_p2_carry__1/O[3]
                         net (fo=6, routed)           0.573     1.658    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/p_0_in1_in[19]
    SLICE_X37Y122        LUT3 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.163     1.821 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__1_i_4/O
                         net (fo=1, routed)           0.750     2.571    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__1_i_4_n_0
    SLICE_X38Y119        CARRY8 (Prop_CARRY8_SLICEL_DI[4]_CO[7])
                                                      0.091     2.662 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__1/CO[7]
                         net (fo=1, routed)           0.026     2.688    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__1_n_0
    SLICE_X38Y120        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     2.804 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__2/O[7]
                         net (fo=1, routed)           0.553     3.357    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__2_n_8
    SLICE_X37Y122        LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.037     3.394 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__2_i_23/O
                         net (fo=1, routed)           0.628     4.022    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__2_i_23_n_0
    SLICE_X41Y121        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053     4.075 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__2_i_8/O
                         net (fo=1, routed)           0.015     4.090    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__2_i_8_n_0
    SLICE_X41Y121        CARRY8 (Prop_CARRY8_SLICEM_S[7]_O[7])
                                                      0.056     4.146 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__2/O[7]
                         net (fo=1, routed)           0.026     4.172    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2[31]
    SLICE_X41Y121        FDRE                                         r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_reg_487_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=547, unset)          0.021     5.021    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/ap_clk
    SLICE_X41Y121        FDRE                                         r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_reg_487_reg[31]/C
                         clock pessimism              0.000     5.021    
                         clock uncertainty           -0.035     4.986    
    SLICE_X41Y121        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025     5.011    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_reg_487_reg[31]
  -------------------------------------------------------------------
                         required time                          5.011    
                         arrival time                          -4.172    
  -------------------------------------------------------------------
                         slack                                  0.838    

Slack (MET) :             1.066ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/reg_6_fu_92_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_reg_487_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.915ns  (logic 1.211ns (30.931%)  route 2.704ns (69.069%))
  Logic Levels:           9  (CARRY8=5 LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 5.021 - 5.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=547, unset)          0.030     0.030    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/ap_clk
    SLICE_X35Y117        FDRE                                         r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/reg_6_fu_92_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y117        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     0.109 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/reg_6_fu_92_reg[5]/Q
                         net (fo=2, routed)           0.536     0.645    bd_0_i/hls_inst/inst/regslice_both_in_r_U/tmp3_fu_312_p2_carry__2[5]
    SLICE_X38Y121        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.123     0.768 r  bd_0_i/hls_inst/inst/regslice_both_in_r_U/tmp3_fu_312_p2_carry_i_3/O
                         net (fo=1, routed)           0.011     0.779    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/S[5]
    SLICE_X38Y121        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     0.934 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/tmp3_fu_312_p2_carry/CO[7]
                         net (fo=1, routed)           0.026     0.960    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/tmp3_fu_312_p2_carry_n_0
    SLICE_X38Y122        CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.086     1.046 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/tmp3_fu_312_p2_carry__0/O[4]
                         net (fo=6, routed)           0.614     1.660    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/p_0_in1_in[12]
    SLICE_X37Y116        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.135     1.795 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__0_i_3/O
                         net (fo=1, routed)           0.716     2.511    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__0_i_3_n_0
    SLICE_X38Y118        CARRY8 (Prop_CARRY8_SLICEL_DI[5]_O[7])
                                                      0.103     2.614 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__0/O[7]
                         net (fo=5, routed)           0.367     2.981    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__0_n_8
    SLICE_X42Y119        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.135     3.116 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1_i_37/O
                         net (fo=1, routed)           0.367     3.483    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1_i_37_n_0
    SLICE_X41Y120        LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.089     3.572 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1_i_15/O
                         net (fo=1, routed)           0.016     3.588    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1_i_15_n_0
    SLICE_X41Y120        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     3.778 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1/CO[7]
                         net (fo=1, routed)           0.026     3.804    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1_n_0
    SLICE_X41Y121        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.116     3.920 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__2/O[5]
                         net (fo=1, routed)           0.025     3.945    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2[29]
    SLICE_X41Y121        FDRE                                         r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_reg_487_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=547, unset)          0.021     5.021    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/ap_clk
    SLICE_X41Y121        FDRE                                         r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_reg_487_reg[29]/C
                         clock pessimism              0.000     5.021    
                         clock uncertainty           -0.035     4.986    
    SLICE_X41Y121        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.025     5.011    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_reg_487_reg[29]
  -------------------------------------------------------------------
                         required time                          5.011    
                         arrival time                          -3.945    
  -------------------------------------------------------------------
                         slack                                  1.066    

Slack (MET) :             1.078ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/reg_6_fu_92_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_reg_487_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.903ns  (logic 1.198ns (30.694%)  route 2.705ns (69.307%))
  Logic Levels:           9  (CARRY8=5 LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 5.021 - 5.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=547, unset)          0.030     0.030    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/ap_clk
    SLICE_X35Y117        FDRE                                         r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/reg_6_fu_92_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y117        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     0.109 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/reg_6_fu_92_reg[5]/Q
                         net (fo=2, routed)           0.536     0.645    bd_0_i/hls_inst/inst/regslice_both_in_r_U/tmp3_fu_312_p2_carry__2[5]
    SLICE_X38Y121        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.123     0.768 r  bd_0_i/hls_inst/inst/regslice_both_in_r_U/tmp3_fu_312_p2_carry_i_3/O
                         net (fo=1, routed)           0.011     0.779    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/S[5]
    SLICE_X38Y121        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     0.934 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/tmp3_fu_312_p2_carry/CO[7]
                         net (fo=1, routed)           0.026     0.960    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/tmp3_fu_312_p2_carry_n_0
    SLICE_X38Y122        CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.086     1.046 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/tmp3_fu_312_p2_carry__0/O[4]
                         net (fo=6, routed)           0.614     1.660    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/p_0_in1_in[12]
    SLICE_X37Y116        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.135     1.795 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__0_i_3/O
                         net (fo=1, routed)           0.716     2.511    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__0_i_3_n_0
    SLICE_X38Y118        CARRY8 (Prop_CARRY8_SLICEL_DI[5]_O[7])
                                                      0.103     2.614 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__0/O[7]
                         net (fo=5, routed)           0.367     2.981    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__0_n_8
    SLICE_X42Y119        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.135     3.116 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1_i_37/O
                         net (fo=1, routed)           0.367     3.483    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1_i_37_n_0
    SLICE_X41Y120        LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.089     3.572 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1_i_15/O
                         net (fo=1, routed)           0.016     3.588    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1_i_15_n_0
    SLICE_X41Y120        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     3.778 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1/CO[7]
                         net (fo=1, routed)           0.026     3.804    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1_n_0
    SLICE_X41Y121        CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.103     3.907 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__2/O[6]
                         net (fo=1, routed)           0.026     3.933    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2[30]
    SLICE_X41Y121        FDRE                                         r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_reg_487_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=547, unset)          0.021     5.021    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/ap_clk
    SLICE_X41Y121        FDRE                                         r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_reg_487_reg[30]/C
                         clock pessimism              0.000     5.021    
                         clock uncertainty           -0.035     4.986    
    SLICE_X41Y121        FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.025     5.011    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_reg_487_reg[30]
  -------------------------------------------------------------------
                         required time                          5.011    
                         arrival time                          -3.933    
  -------------------------------------------------------------------
                         slack                                  1.078    

Slack (MET) :             1.096ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/reg_6_fu_92_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_reg_487_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.885ns  (logic 1.181ns (30.398%)  route 2.704ns (69.602%))
  Logic Levels:           9  (CARRY8=5 LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 5.021 - 5.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=547, unset)          0.030     0.030    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/ap_clk
    SLICE_X35Y117        FDRE                                         r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/reg_6_fu_92_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y117        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     0.109 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/reg_6_fu_92_reg[5]/Q
                         net (fo=2, routed)           0.536     0.645    bd_0_i/hls_inst/inst/regslice_both_in_r_U/tmp3_fu_312_p2_carry__2[5]
    SLICE_X38Y121        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.123     0.768 r  bd_0_i/hls_inst/inst/regslice_both_in_r_U/tmp3_fu_312_p2_carry_i_3/O
                         net (fo=1, routed)           0.011     0.779    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/S[5]
    SLICE_X38Y121        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     0.934 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/tmp3_fu_312_p2_carry/CO[7]
                         net (fo=1, routed)           0.026     0.960    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/tmp3_fu_312_p2_carry_n_0
    SLICE_X38Y122        CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.086     1.046 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/tmp3_fu_312_p2_carry__0/O[4]
                         net (fo=6, routed)           0.614     1.660    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/p_0_in1_in[12]
    SLICE_X37Y116        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.135     1.795 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__0_i_3/O
                         net (fo=1, routed)           0.716     2.511    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__0_i_3_n_0
    SLICE_X38Y118        CARRY8 (Prop_CARRY8_SLICEL_DI[5]_O[7])
                                                      0.103     2.614 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__0/O[7]
                         net (fo=5, routed)           0.367     2.981    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__0_n_8
    SLICE_X42Y119        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.135     3.116 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1_i_37/O
                         net (fo=1, routed)           0.367     3.483    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1_i_37_n_0
    SLICE_X41Y120        LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.089     3.572 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1_i_15/O
                         net (fo=1, routed)           0.016     3.588    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1_i_15_n_0
    SLICE_X41Y120        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     3.778 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1/CO[7]
                         net (fo=1, routed)           0.026     3.804    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1_n_0
    SLICE_X41Y121        CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.086     3.890 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__2/O[4]
                         net (fo=1, routed)           0.025     3.915    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2[28]
    SLICE_X41Y121        FDRE                                         r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_reg_487_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=547, unset)          0.021     5.021    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/ap_clk
    SLICE_X41Y121        FDRE                                         r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_reg_487_reg[28]/C
                         clock pessimism              0.000     5.021    
                         clock uncertainty           -0.035     4.986    
    SLICE_X41Y121        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025     5.011    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_reg_487_reg[28]
  -------------------------------------------------------------------
                         required time                          5.011    
                         arrival time                          -3.915    
  -------------------------------------------------------------------
                         slack                                  1.096    

Slack (MET) :             1.099ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/reg_6_fu_92_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_reg_487_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.882ns  (logic 1.177ns (30.319%)  route 2.705ns (69.681%))
  Logic Levels:           9  (CARRY8=5 LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 5.021 - 5.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=547, unset)          0.030     0.030    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/ap_clk
    SLICE_X35Y117        FDRE                                         r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/reg_6_fu_92_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y117        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     0.109 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/reg_6_fu_92_reg[5]/Q
                         net (fo=2, routed)           0.536     0.645    bd_0_i/hls_inst/inst/regslice_both_in_r_U/tmp3_fu_312_p2_carry__2[5]
    SLICE_X38Y121        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.123     0.768 r  bd_0_i/hls_inst/inst/regslice_both_in_r_U/tmp3_fu_312_p2_carry_i_3/O
                         net (fo=1, routed)           0.011     0.779    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/S[5]
    SLICE_X38Y121        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     0.934 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/tmp3_fu_312_p2_carry/CO[7]
                         net (fo=1, routed)           0.026     0.960    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/tmp3_fu_312_p2_carry_n_0
    SLICE_X38Y122        CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.086     1.046 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/tmp3_fu_312_p2_carry__0/O[4]
                         net (fo=6, routed)           0.614     1.660    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/p_0_in1_in[12]
    SLICE_X37Y116        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.135     1.795 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__0_i_3/O
                         net (fo=1, routed)           0.716     2.511    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__0_i_3_n_0
    SLICE_X38Y118        CARRY8 (Prop_CARRY8_SLICEL_DI[5]_O[7])
                                                      0.103     2.614 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__0/O[7]
                         net (fo=5, routed)           0.367     2.981    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__0_n_8
    SLICE_X42Y119        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.135     3.116 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1_i_37/O
                         net (fo=1, routed)           0.367     3.483    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1_i_37_n_0
    SLICE_X41Y120        LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.089     3.572 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1_i_15/O
                         net (fo=1, routed)           0.016     3.588    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1_i_15_n_0
    SLICE_X41Y120        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     3.778 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1/CO[7]
                         net (fo=1, routed)           0.026     3.804    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1_n_0
    SLICE_X41Y121        CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.082     3.886 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__2/O[3]
                         net (fo=1, routed)           0.026     3.912    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2[27]
    SLICE_X41Y121        FDRE                                         r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_reg_487_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=547, unset)          0.021     5.021    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/ap_clk
    SLICE_X41Y121        FDRE                                         r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_reg_487_reg[27]/C
                         clock pessimism              0.000     5.021    
                         clock uncertainty           -0.035     4.986    
    SLICE_X41Y121        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     5.011    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_reg_487_reg[27]
  -------------------------------------------------------------------
                         required time                          5.011    
                         arrival time                          -3.912    
  -------------------------------------------------------------------
                         slack                                  1.099    

Slack (MET) :             1.106ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/reg_6_fu_92_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_reg_487_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.875ns  (logic 1.171ns (30.219%)  route 2.704ns (69.781%))
  Logic Levels:           9  (CARRY8=5 LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 5.021 - 5.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=547, unset)          0.030     0.030    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/ap_clk
    SLICE_X35Y117        FDRE                                         r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/reg_6_fu_92_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y117        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     0.109 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/reg_6_fu_92_reg[5]/Q
                         net (fo=2, routed)           0.536     0.645    bd_0_i/hls_inst/inst/regslice_both_in_r_U/tmp3_fu_312_p2_carry__2[5]
    SLICE_X38Y121        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.123     0.768 r  bd_0_i/hls_inst/inst/regslice_both_in_r_U/tmp3_fu_312_p2_carry_i_3/O
                         net (fo=1, routed)           0.011     0.779    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/S[5]
    SLICE_X38Y121        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     0.934 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/tmp3_fu_312_p2_carry/CO[7]
                         net (fo=1, routed)           0.026     0.960    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/tmp3_fu_312_p2_carry_n_0
    SLICE_X38Y122        CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.086     1.046 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/tmp3_fu_312_p2_carry__0/O[4]
                         net (fo=6, routed)           0.614     1.660    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/p_0_in1_in[12]
    SLICE_X37Y116        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.135     1.795 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__0_i_3/O
                         net (fo=1, routed)           0.716     2.511    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__0_i_3_n_0
    SLICE_X38Y118        CARRY8 (Prop_CARRY8_SLICEL_DI[5]_O[7])
                                                      0.103     2.614 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__0/O[7]
                         net (fo=5, routed)           0.367     2.981    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__0_n_8
    SLICE_X42Y119        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.135     3.116 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1_i_37/O
                         net (fo=1, routed)           0.367     3.483    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1_i_37_n_0
    SLICE_X41Y120        LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.089     3.572 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1_i_15/O
                         net (fo=1, routed)           0.016     3.588    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1_i_15_n_0
    SLICE_X41Y120        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     3.778 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1/CO[7]
                         net (fo=1, routed)           0.026     3.804    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1_n_0
    SLICE_X41Y121        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     3.880 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__2/O[1]
                         net (fo=1, routed)           0.025     3.905    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2[25]
    SLICE_X41Y121        FDRE                                         r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_reg_487_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=547, unset)          0.021     5.021    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/ap_clk
    SLICE_X41Y121        FDRE                                         r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_reg_487_reg[25]/C
                         clock pessimism              0.000     5.021    
                         clock uncertainty           -0.035     4.986    
    SLICE_X41Y121        FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025     5.011    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_reg_487_reg[25]
  -------------------------------------------------------------------
                         required time                          5.011    
                         arrival time                          -3.905    
  -------------------------------------------------------------------
                         slack                                  1.106    

Slack (MET) :             1.114ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/reg_6_fu_92_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_reg_487_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.867ns  (logic 1.162ns (30.048%)  route 2.705ns (69.952%))
  Logic Levels:           9  (CARRY8=5 LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 5.021 - 5.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=547, unset)          0.030     0.030    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/ap_clk
    SLICE_X35Y117        FDRE                                         r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/reg_6_fu_92_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y117        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     0.109 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/reg_6_fu_92_reg[5]/Q
                         net (fo=2, routed)           0.536     0.645    bd_0_i/hls_inst/inst/regslice_both_in_r_U/tmp3_fu_312_p2_carry__2[5]
    SLICE_X38Y121        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.123     0.768 r  bd_0_i/hls_inst/inst/regslice_both_in_r_U/tmp3_fu_312_p2_carry_i_3/O
                         net (fo=1, routed)           0.011     0.779    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/S[5]
    SLICE_X38Y121        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     0.934 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/tmp3_fu_312_p2_carry/CO[7]
                         net (fo=1, routed)           0.026     0.960    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/tmp3_fu_312_p2_carry_n_0
    SLICE_X38Y122        CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.086     1.046 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/tmp3_fu_312_p2_carry__0/O[4]
                         net (fo=6, routed)           0.614     1.660    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/p_0_in1_in[12]
    SLICE_X37Y116        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.135     1.795 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__0_i_3/O
                         net (fo=1, routed)           0.716     2.511    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__0_i_3_n_0
    SLICE_X38Y118        CARRY8 (Prop_CARRY8_SLICEL_DI[5]_O[7])
                                                      0.103     2.614 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__0/O[7]
                         net (fo=5, routed)           0.367     2.981    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__0_n_8
    SLICE_X42Y119        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.135     3.116 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1_i_37/O
                         net (fo=1, routed)           0.367     3.483    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1_i_37_n_0
    SLICE_X41Y120        LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.089     3.572 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1_i_15/O
                         net (fo=1, routed)           0.016     3.588    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1_i_15_n_0
    SLICE_X41Y120        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     3.778 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1/CO[7]
                         net (fo=1, routed)           0.026     3.804    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1_n_0
    SLICE_X41Y121        CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.067     3.871 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__2/O[2]
                         net (fo=1, routed)           0.026     3.897    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2[26]
    SLICE_X41Y121        FDRE                                         r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_reg_487_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=547, unset)          0.021     5.021    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/ap_clk
    SLICE_X41Y121        FDRE                                         r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_reg_487_reg[26]/C
                         clock pessimism              0.000     5.021    
                         clock uncertainty           -0.035     4.986    
    SLICE_X41Y121        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025     5.011    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_reg_487_reg[26]
  -------------------------------------------------------------------
                         required time                          5.011    
                         arrival time                          -3.897    
  -------------------------------------------------------------------
                         slack                                  1.114    

Slack (MET) :             1.126ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/reg_6_fu_92_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_reg_487_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.855ns  (logic 1.151ns (29.856%)  route 2.704ns (70.144%))
  Logic Levels:           9  (CARRY8=5 LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 5.021 - 5.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=547, unset)          0.030     0.030    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/ap_clk
    SLICE_X35Y117        FDRE                                         r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/reg_6_fu_92_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y117        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     0.109 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/reg_6_fu_92_reg[5]/Q
                         net (fo=2, routed)           0.536     0.645    bd_0_i/hls_inst/inst/regslice_both_in_r_U/tmp3_fu_312_p2_carry__2[5]
    SLICE_X38Y121        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.123     0.768 r  bd_0_i/hls_inst/inst/regslice_both_in_r_U/tmp3_fu_312_p2_carry_i_3/O
                         net (fo=1, routed)           0.011     0.779    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/S[5]
    SLICE_X38Y121        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     0.934 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/tmp3_fu_312_p2_carry/CO[7]
                         net (fo=1, routed)           0.026     0.960    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/tmp3_fu_312_p2_carry_n_0
    SLICE_X38Y122        CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.086     1.046 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/tmp3_fu_312_p2_carry__0/O[4]
                         net (fo=6, routed)           0.614     1.660    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/p_0_in1_in[12]
    SLICE_X37Y116        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.135     1.795 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__0_i_3/O
                         net (fo=1, routed)           0.716     2.511    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__0_i_3_n_0
    SLICE_X38Y118        CARRY8 (Prop_CARRY8_SLICEL_DI[5]_O[7])
                                                      0.103     2.614 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__0/O[7]
                         net (fo=5, routed)           0.367     2.981    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__0_n_8
    SLICE_X42Y119        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.135     3.116 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1_i_37/O
                         net (fo=1, routed)           0.367     3.483    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1_i_37_n_0
    SLICE_X41Y120        LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.089     3.572 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1_i_15/O
                         net (fo=1, routed)           0.016     3.588    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1_i_15_n_0
    SLICE_X41Y120        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     3.778 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1/CO[7]
                         net (fo=1, routed)           0.026     3.804    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1_n_0
    SLICE_X41Y121        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     3.860 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__2/O[0]
                         net (fo=1, routed)           0.025     3.885    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2[24]
    SLICE_X41Y121        FDRE                                         r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_reg_487_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=547, unset)          0.021     5.021    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/ap_clk
    SLICE_X41Y121        FDRE                                         r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_reg_487_reg[24]/C
                         clock pessimism              0.000     5.021    
                         clock uncertainty           -0.035     4.986    
    SLICE_X41Y121        FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.025     5.011    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_reg_487_reg[24]
  -------------------------------------------------------------------
                         required time                          5.011    
                         arrival time                          -3.885    
  -------------------------------------------------------------------
                         slack                                  1.126    

Slack (MET) :             1.159ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/reg_6_fu_92_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_reg_487_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.822ns  (logic 1.143ns (29.905%)  route 2.679ns (70.095%))
  Logic Levels:           8  (CARRY8=4 LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 5.021 - 5.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=547, unset)          0.030     0.030    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/ap_clk
    SLICE_X35Y117        FDRE                                         r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/reg_6_fu_92_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y117        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     0.109 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/reg_6_fu_92_reg[5]/Q
                         net (fo=2, routed)           0.536     0.645    bd_0_i/hls_inst/inst/regslice_both_in_r_U/tmp3_fu_312_p2_carry__2[5]
    SLICE_X38Y121        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.123     0.768 r  bd_0_i/hls_inst/inst/regslice_both_in_r_U/tmp3_fu_312_p2_carry_i_3/O
                         net (fo=1, routed)           0.011     0.779    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/S[5]
    SLICE_X38Y121        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     0.934 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/tmp3_fu_312_p2_carry/CO[7]
                         net (fo=1, routed)           0.026     0.960    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/tmp3_fu_312_p2_carry_n_0
    SLICE_X38Y122        CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.086     1.046 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/tmp3_fu_312_p2_carry__0/O[4]
                         net (fo=6, routed)           0.614     1.660    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/p_0_in1_in[12]
    SLICE_X37Y116        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.135     1.795 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__0_i_3/O
                         net (fo=1, routed)           0.716     2.511    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__0_i_3_n_0
    SLICE_X38Y118        CARRY8 (Prop_CARRY8_SLICEL_DI[5]_O[7])
                                                      0.103     2.614 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__0/O[7]
                         net (fo=5, routed)           0.367     2.981    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__0_n_8
    SLICE_X42Y119        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.135     3.116 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1_i_37/O
                         net (fo=1, routed)           0.367     3.483    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1_i_37_n_0
    SLICE_X41Y120        LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.089     3.572 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1_i_15/O
                         net (fo=1, routed)           0.016     3.588    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1_i_15_n_0
    SLICE_X41Y120        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[7])
                                                      0.238     3.826 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1/O[7]
                         net (fo=1, routed)           0.026     3.852    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2[23]
    SLICE_X41Y120        FDRE                                         r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_reg_487_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=547, unset)          0.021     5.021    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/ap_clk
    SLICE_X41Y120        FDRE                                         r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_reg_487_reg[23]/C
                         clock pessimism              0.000     5.021    
                         clock uncertainty           -0.035     4.986    
    SLICE_X41Y120        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025     5.011    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_reg_487_reg[23]
  -------------------------------------------------------------------
                         required time                          5.011    
                         arrival time                          -3.852    
  -------------------------------------------------------------------
                         slack                                  1.159    

Slack (MET) :             1.161ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/reg_6_fu_92_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_reg_487_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.820ns  (logic 1.142ns (29.894%)  route 2.678ns (70.106%))
  Logic Levels:           8  (CARRY8=4 LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 5.021 - 5.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=547, unset)          0.030     0.030    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/ap_clk
    SLICE_X35Y117        FDRE                                         r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/reg_6_fu_92_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y117        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     0.109 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/reg_6_fu_92_reg[5]/Q
                         net (fo=2, routed)           0.536     0.645    bd_0_i/hls_inst/inst/regslice_both_in_r_U/tmp3_fu_312_p2_carry__2[5]
    SLICE_X38Y121        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.123     0.768 r  bd_0_i/hls_inst/inst/regslice_both_in_r_U/tmp3_fu_312_p2_carry_i_3/O
                         net (fo=1, routed)           0.011     0.779    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/S[5]
    SLICE_X38Y121        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     0.934 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/tmp3_fu_312_p2_carry/CO[7]
                         net (fo=1, routed)           0.026     0.960    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/tmp3_fu_312_p2_carry_n_0
    SLICE_X38Y122        CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.086     1.046 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/tmp3_fu_312_p2_carry__0/O[4]
                         net (fo=6, routed)           0.614     1.660    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/p_0_in1_in[12]
    SLICE_X37Y116        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.135     1.795 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__0_i_3/O
                         net (fo=1, routed)           0.716     2.511    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__0_i_3_n_0
    SLICE_X38Y118        CARRY8 (Prop_CARRY8_SLICEL_DI[5]_O[7])
                                                      0.103     2.614 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__0/O[7]
                         net (fo=5, routed)           0.367     2.981    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__0_n_8
    SLICE_X42Y119        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.135     3.116 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1_i_37/O
                         net (fo=1, routed)           0.367     3.483    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1_i_37_n_0
    SLICE_X41Y120        LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.089     3.572 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1_i_15/O
                         net (fo=1, routed)           0.016     3.588    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1_i_15_n_0
    SLICE_X41Y120        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[5])
                                                      0.237     3.825 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1/O[5]
                         net (fo=1, routed)           0.025     3.850    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2[21]
    SLICE_X41Y120        FDRE                                         r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_reg_487_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=547, unset)          0.021     5.021    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/ap_clk
    SLICE_X41Y120        FDRE                                         r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_reg_487_reg[21]/C
                         clock pessimism              0.000     5.021    
                         clock uncertainty           -0.035     4.986    
    SLICE_X41Y120        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.025     5.011    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_reg_487_reg[21]
  -------------------------------------------------------------------
                         required time                          5.011    
                         arrival time                          -3.850    
  -------------------------------------------------------------------
                         slack                                  1.161    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/int_isr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_isr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.296%)  route 0.043ns (44.704%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=547, unset)          0.012     0.012    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X43Y130        FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_isr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y130        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_isr_reg[0]/Q
                         net (fo=3, routed)           0.026     0.077    bd_0_i/hls_inst/inst/control_s_axi_U/int_isr_reg_n_0_[0]
    SLICE_X43Y130        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.014     0.091 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_isr[0]_i_1/O
                         net (fo=1, routed)           0.017     0.108    bd_0_i/hls_inst/inst/control_s_axi_U/int_isr[0]_i_1_n_0
    SLICE_X43Y130        FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_isr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=547, unset)          0.018     0.018    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X43Y130        FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_isr_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X43Y130        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    bd_0_i/hls_inst/inst/control_s_axi_U/int_isr_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/n_fu_64_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/n_fu_64_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.061ns (62.876%)  route 0.036ns (37.124%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=547, unset)          0.013     0.013    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/ap_clk
    SLICE_X39Y128        FDRE                                         r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/n_fu_64_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y128        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/n_fu_64_reg[5]/Q
                         net (fo=3, routed)           0.028     0.080    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/flow_control_loop_pipe_sequential_init_U/n_fu_64_reg[5]_0
    SLICE_X39Y128        LUT5 (Prop_B5LUT_SLICEM_I2_O)
                                                      0.022     0.102 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/flow_control_loop_pipe_sequential_init_U/n_fu_64[6]_i_2/O
                         net (fo=1, routed)           0.008     0.110    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/add_ln16_fu_230_p2[6]
    SLICE_X39Y128        FDRE                                         r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/n_fu_64_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=547, unset)          0.019     0.019    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/ap_clk
    SLICE_X39Y128        FDRE                                         r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/n_fu_64_reg[6]/C
                         clock pessimism              0.000     0.019    
    SLICE_X39Y128        FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/n_fu_64_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/reg_3_fu_80_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/reg_8_fu_100_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.039ns (40.438%)  route 0.057ns (59.562%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=547, unset)          0.013     0.013    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/ap_clk
    SLICE_X36Y122        FDRE                                         r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/reg_3_fu_80_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y122        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/reg_3_fu_80_reg[30]/Q
                         net (fo=2, routed)           0.057     0.109    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/reg_3_fu_80_reg_n_0_[30]
    SLICE_X36Y121        FDRE                                         r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/reg_8_fu_100_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=547, unset)          0.018     0.018    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/ap_clk
    SLICE_X36Y121        FDRE                                         r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/reg_8_fu_100_reg[30]/C
                         clock pessimism              0.000     0.018    
    SLICE_X36Y121        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.065    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/reg_8_fu_100_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/ap_rst_reg_2_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/ap_rst_reg_1_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.039ns (39.796%)  route 0.059ns (60.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=547, unset)          0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X41Y124        FDRE                                         r  bd_0_i/hls_inst/inst/ap_rst_reg_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y124        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/ap_rst_reg_2_reg/Q
                         net (fo=1, routed)           0.059     0.111    bd_0_i/hls_inst/inst/ap_rst_reg_2
    SLICE_X41Y124        FDRE                                         r  bd_0_i/hls_inst/inst/ap_rst_reg_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=547, unset)          0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X41Y124        FDRE                                         r  bd_0_i/hls_inst/inst/ap_rst_reg_1_reg/C
                         clock pessimism              0.000     0.019    
    SLICE_X41Y124        FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/ap_rst_reg_1_reg
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/ap_enable_reg_pp0_iter1_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/ap_enable_reg_pp0_iter1_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.053ns (54.342%)  route 0.045ns (45.658%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=547, unset)          0.012     0.012    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/ap_clk
    SLICE_X40Y127        FDRE                                         r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/ap_enable_reg_pp0_iter1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y127        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/ap_enable_reg_pp0_iter1_reg/Q
                         net (fo=7, routed)           0.029     0.080    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/ap_enable_reg_pp0_iter1
    SLICE_X40Y127        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.014     0.094 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/ap_enable_reg_pp0_iter1_i_1/O
                         net (fo=1, routed)           0.016     0.110    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/ap_enable_reg_pp0_iter1_i_1_n_0
    SLICE_X40Y127        FDRE                                         r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/ap_enable_reg_pp0_iter1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=547, unset)          0.018     0.018    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/ap_clk
    SLICE_X40Y127        FDRE                                         r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/ap_enable_reg_pp0_iter1_reg/C
                         clock pessimism              0.000     0.018    
    SLICE_X40Y127        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/ap_enable_reg_pp0_iter1_reg
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_ready_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.053ns (54.257%)  route 0.045ns (45.743%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=547, unset)          0.012     0.012    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X43Y131        FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y131        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_ready_reg/Q
                         net (fo=2, routed)           0.028     0.079    bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_ready
    SLICE_X43Y131        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.014     0.093 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_ready_i_1/O
                         net (fo=1, routed)           0.017     0.110    bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_ready_i_1_n_0
    SLICE_X43Y131        FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=547, unset)          0.018     0.018    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X43Y131        FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_ready_reg/C
                         clock pessimism              0.000     0.018    
    SLICE_X43Y131        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_ready_reg
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/reg_1_fu_72_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/reg_6_fu_92_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.038ns (38.901%)  route 0.060ns (61.099%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=547, unset)          0.013     0.013    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/ap_clk
    SLICE_X35Y119        FDRE                                         r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/reg_1_fu_72_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y119        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/reg_1_fu_72_reg[19]/Q
                         net (fo=2, routed)           0.060     0.111    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/reg_1_fu_72_reg_n_0_[19]
    SLICE_X35Y120        FDRE                                         r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/reg_6_fu_92_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=547, unset)          0.019     0.019    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/ap_clk
    SLICE_X35Y120        FDRE                                         r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/reg_6_fu_92_reg[19]/C
                         clock pessimism              0.000     0.019    
    SLICE_X35Y120        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046     0.065    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/reg_6_fu_92_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_start_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_start_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.054ns (53.352%)  route 0.047ns (46.648%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=547, unset)          0.012     0.012    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X43Y131        FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y131        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_start_reg/Q
                         net (fo=8, routed)           0.032     0.083    bd_0_i/hls_inst/inst/control_s_axi_U/ap_start
    SLICE_X43Y131        LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.015     0.098 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_start_i_1/O
                         net (fo=1, routed)           0.015     0.113    bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_start_i_1_n_0
    SLICE_X43Y131        FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=547, unset)          0.018     0.018    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X43Y131        FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_start_reg/C
                         clock pessimism              0.000     0.018    
    SLICE_X43Y131        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_start_reg
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/reg_5_fu_88_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/reg_1_fu_72_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.040ns (39.431%)  route 0.061ns (60.569%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=547, unset)          0.013     0.013    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/ap_clk
    SLICE_X36Y121        FDRE                                         r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/reg_5_fu_88_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y121        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     0.053 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/reg_5_fu_88_reg[21]/Q
                         net (fo=4, routed)           0.061     0.114    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/reg_5_fu_88[21]
    SLICE_X36Y120        FDRE                                         r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/reg_1_fu_72_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=547, unset)          0.018     0.018    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/ap_clk
    SLICE_X36Y120        FDRE                                         r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/reg_1_fu_72_reg[21]/C
                         clock pessimism              0.000     0.018    
    SLICE_X36Y120        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     0.065    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/reg_1_fu_72_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.114    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/reg_7_fu_96_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/reg_3_fu_80_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.039ns (37.865%)  route 0.064ns (62.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=547, unset)          0.013     0.013    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/ap_clk
    SLICE_X36Y121        FDRE                                         r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/reg_7_fu_96_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y121        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/reg_7_fu_96_reg[28]/Q
                         net (fo=4, routed)           0.064     0.116    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/reg_7_fu_96[28]
    SLICE_X36Y122        FDRE                                         r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/reg_3_fu_80_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=547, unset)          0.019     0.019    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/ap_clk
    SLICE_X36Y122        FDRE                                         r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/reg_3_fu_80_reg[28]/C
                         clock pessimism              0.000     0.019    
    SLICE_X36Y122        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/reg_3_fu_80_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.116    
  -------------------------------------------------------------------
                         slack                                  0.050    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDSE/C   n/a            0.550         5.000       4.450      SLICE_X42Y130  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.550         5.000       4.450      SLICE_X42Y132  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.550         5.000       4.450      SLICE_X42Y132  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/C
Min Period        n/a     FDRE/C   n/a            0.550         5.000       4.450      SLICE_X41Y127  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C
Min Period        n/a     FDRE/C   n/a            0.550         5.000       4.450      SLICE_X41Y127  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[4]/C
Min Period        n/a     FDRE/C   n/a            0.550         5.000       4.450      SLICE_X42Y131  bd_0_i/hls_inst/inst/ap_done_reg_reg/C
Min Period        n/a     FDRE/C   n/a            0.550         5.000       4.450      SLICE_X41Y124  bd_0_i/hls_inst/inst/ap_rst_n_inv_reg/C
Min Period        n/a     FDRE/C   n/a            0.550         5.000       4.450      SLICE_X41Y124  bd_0_i/hls_inst/inst/ap_rst_reg_1_reg/C
Min Period        n/a     FDRE/C   n/a            0.550         5.000       4.450      SLICE_X41Y124  bd_0_i/hls_inst/inst/ap_rst_reg_2_reg/C
Min Period        n/a     FDRE/C   n/a            0.550         5.000       4.450      SLICE_X42Y132  bd_0_i/hls_inst/inst/grp_fir_Pipeline_1_fu_72_ap_start_reg_reg/C
Low Pulse Width   Slow    FDSE/C   n/a            0.275         2.500       2.225      SLICE_X42Y130  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.275         2.500       2.225      SLICE_X42Y130  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         2.500       2.225      SLICE_X42Y132  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         2.500       2.225      SLICE_X42Y132  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         2.500       2.225      SLICE_X42Y132  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         2.500       2.225      SLICE_X42Y132  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         2.500       2.225      SLICE_X41Y127  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         2.500       2.225      SLICE_X41Y127  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         2.500       2.225      SLICE_X41Y127  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         2.500       2.225      SLICE_X41Y127  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[4]/C
High Pulse Width  Slow    FDSE/C   n/a            0.275         2.500       2.225      SLICE_X42Y130  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.275         2.500       2.225      SLICE_X42Y130  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         2.500       2.225      SLICE_X42Y132  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         2.500       2.225      SLICE_X42Y132  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         2.500       2.225      SLICE_X42Y132  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         2.500       2.225      SLICE_X42Y132  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         2.500       2.225      SLICE_X41Y127  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         2.500       2.225      SLICE_X41Y127  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         2.500       2.225      SLICE_X41Y127  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         2.500       2.225      SLICE_X41Y127  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ap_clk
  To Clock:  

Max Delay            47 Endpoints
Min Delay            47 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            s_axi_control_rdata[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.081ns  (logic 0.081ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=547, unset)          0.029     0.029    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X43Y131        FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y131        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     0.110 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[3]/Q
                         net (fo=0)                   0.000     0.110    s_axi_control_rdata[3]
                                                                      r  s_axi_control_rdata[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            s_axi_control_rdata[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.081ns  (logic 0.081ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=547, unset)          0.029     0.029    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X43Y131        FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y131        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     0.110 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[7]/Q
                         net (fo=0)                   0.000     0.110    s_axi_control_rdata[7]
                                                                      r  s_axi_control_rdata[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_out_r_U/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            out_r_tvalid
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.079ns  (logic 0.079ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=547, unset)          0.030     0.030    bd_0_i/hls_inst/inst/regslice_both_out_r_U/ap_clk
    SLICE_X41Y127        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y127        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.109 r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/state_reg[0]/Q
                         net (fo=2, unset)            0.000     0.109    out_r_tvalid
                                                                      r  out_r_tvalid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            s_axi_control_rdata[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.080ns  (logic 0.080ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=547, unset)          0.029     0.029    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X43Y130        FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y130        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.109 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[0]/Q
                         net (fo=0)                   0.000     0.109    s_axi_control_rdata[0]
                                                                      r  s_axi_control_rdata[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            s_axi_control_rdata[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.079ns  (logic 0.079ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=547, unset)          0.030     0.030    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X42Y131        FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y131        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.109 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[1]/Q
                         net (fo=0)                   0.000     0.109    s_axi_control_rdata[1]
                                                                      r  s_axi_control_rdata[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_in_r_U/ack_in_t_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            in_r_tready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.081ns  (logic 0.081ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=547, unset)          0.028     0.028    bd_0_i/hls_inst/inst/regslice_both_in_r_U/ap_clk
    SLICE_X40Y125        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_r_U/ack_in_t_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y125        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.109 r  bd_0_i/hls_inst/inst/regslice_both_in_r_U/ack_in_t_reg/Q
                         net (fo=4, unset)            0.000     0.109    in_r_tready
                                                                      r  in_r_tready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_wstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            s_axi_control_awready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.081ns  (logic 0.081ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=547, unset)          0.028     0.028    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X43Y129        FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_wstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y129        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.109 r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_wstate_reg[1]/Q
                         net (fo=3, unset)            0.000     0.109    s_axi_control_awready
                                                                      r  s_axi_control_awready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            s_axi_control_rvalid
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.081ns  (logic 0.081ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=547, unset)          0.028     0.028    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X43Y131        FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y131        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.109 r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[2]/Q
                         net (fo=2, unset)            0.000     0.109    s_axi_control_rvalid
                                                                      r  s_axi_control_rvalid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            out_r_tdata[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.078ns  (logic 0.078ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=547, unset)          0.030     0.030    bd_0_i/hls_inst/inst/regslice_both_out_r_U/ap_clk
    SLICE_X42Y115        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y115        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     0.108 r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[0]/Q
                         net (fo=0)                   0.000     0.108    out_r_tdata[0]
                                                                      r  out_r_tdata[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            out_r_tdata[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.078ns  (logic 0.078ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=547, unset)          0.030     0.030    bd_0_i/hls_inst/inst/regslice_both_out_r_U/ap_clk
    SLICE_X42Y118        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y118        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     0.108 r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[10]/Q
                         net (fo=0)                   0.000     0.108    out_r_tdata[10]
                                                                      r  out_r_tdata[10] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            out_r_tdata[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.038ns  (logic 0.038ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=547, unset)          0.013     0.013    bd_0_i/hls_inst/inst/regslice_both_out_r_U/ap_clk
    SLICE_X42Y115        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y115        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[0]/Q
                         net (fo=0)                   0.000     0.051    out_r_tdata[0]
                                                                      r  out_r_tdata[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            out_r_tdata[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.038ns  (logic 0.038ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=547, unset)          0.013     0.013    bd_0_i/hls_inst/inst/regslice_both_out_r_U/ap_clk
    SLICE_X42Y118        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y118        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[10]/Q
                         net (fo=0)                   0.000     0.051    out_r_tdata[10]
                                                                      r  out_r_tdata[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            out_r_tdata[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.038ns  (logic 0.038ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=547, unset)          0.013     0.013    bd_0_i/hls_inst/inst/regslice_both_out_r_U/ap_clk
    SLICE_X42Y118        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y118        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[11]/Q
                         net (fo=0)                   0.000     0.051    out_r_tdata[11]
                                                                      r  out_r_tdata[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            out_r_tdata[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.038ns  (logic 0.038ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=547, unset)          0.013     0.013    bd_0_i/hls_inst/inst/regslice_both_out_r_U/ap_clk
    SLICE_X42Y117        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y117        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[14]/Q
                         net (fo=0)                   0.000     0.051    out_r_tdata[14]
                                                                      r  out_r_tdata[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            out_r_tdata[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.038ns  (logic 0.038ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=547, unset)          0.013     0.013    bd_0_i/hls_inst/inst/regslice_both_out_r_U/ap_clk
    SLICE_X42Y117        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y117        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[15]/Q
                         net (fo=0)                   0.000     0.051    out_r_tdata[15]
                                                                      r  out_r_tdata[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            out_r_tdata[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.038ns  (logic 0.038ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=547, unset)          0.013     0.013    bd_0_i/hls_inst/inst/regslice_both_out_r_U/ap_clk
    SLICE_X42Y116        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y116        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[18]/Q
                         net (fo=0)                   0.000     0.051    out_r_tdata[18]
                                                                      r  out_r_tdata[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            out_r_tdata[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.038ns  (logic 0.038ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=547, unset)          0.013     0.013    bd_0_i/hls_inst/inst/regslice_both_out_r_U/ap_clk
    SLICE_X42Y116        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y116        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[19]/Q
                         net (fo=0)                   0.000     0.051    out_r_tdata[19]
                                                                      r  out_r_tdata[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            out_r_tdata[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.038ns  (logic 0.038ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=547, unset)          0.013     0.013    bd_0_i/hls_inst/inst/regslice_both_out_r_U/ap_clk
    SLICE_X42Y115        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y115        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[1]/Q
                         net (fo=0)                   0.000     0.051    out_r_tdata[1]
                                                                      r  out_r_tdata[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            out_r_tdata[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.038ns  (logic 0.038ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=547, unset)          0.013     0.013    bd_0_i/hls_inst/inst/regslice_both_out_r_U/ap_clk
    SLICE_X42Y121        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y121        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[20]/Q
                         net (fo=0)                   0.000     0.051    out_r_tdata[20]
                                                                      r  out_r_tdata[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            out_r_tdata[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.038ns  (logic 0.038ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=547, unset)          0.013     0.013    bd_0_i/hls_inst/inst/regslice_both_out_r_U/ap_clk
    SLICE_X42Y121        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y121        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[21]/Q
                         net (fo=0)                   0.000     0.051    out_r_tdata[21]
                                                                      r  out_r_tdata[21] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ap_clk

Max Delay           209 Endpoints
Min Delay           209 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 out_r_tready
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.377ns  (logic 0.090ns (6.535%)  route 1.287ns (93.465%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  out_r_tready (IN)
                         net (fo=7, unset)            0.000     0.000    bd_0_i/hls_inst/inst/regslice_both_out_r_U/out_r_TREADY
    SLICE_X42Y116        LUT4 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.090     0.090 r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1[31]_i_1__0/O
                         net (fo=32, routed)          1.287     1.377    bd_0_i/hls_inst/inst/regslice_both_out_r_U/load_p1
    SLICE_X40Y124        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=547, unset)          0.020     0.020    bd_0_i/hls_inst/inst/regslice_both_out_r_U/ap_clk
    SLICE_X40Y124        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[26]/C

Slack:                    inf
  Source:                 out_r_tready
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.377ns  (logic 0.090ns (6.535%)  route 1.287ns (93.465%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  out_r_tready (IN)
                         net (fo=7, unset)            0.000     0.000    bd_0_i/hls_inst/inst/regslice_both_out_r_U/out_r_TREADY
    SLICE_X42Y116        LUT4 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.090     0.090 r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1[31]_i_1__0/O
                         net (fo=32, routed)          1.287     1.377    bd_0_i/hls_inst/inst/regslice_both_out_r_U/load_p1
    SLICE_X40Y124        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=547, unset)          0.020     0.020    bd_0_i/hls_inst/inst/regslice_both_out_r_U/ap_clk
    SLICE_X40Y124        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[27]/C

Slack:                    inf
  Source:                 in_r_tvalid
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_in_r_U/data_p2_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.309ns  (logic 0.112ns (8.555%)  route 1.197ns (91.445%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_r_tvalid (IN)
                         net (fo=6, unset)            0.000     0.000    bd_0_i/hls_inst/inst/regslice_both_in_r_U/in_r_TVALID
    SLICE_X40Y125        LUT2 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.112     0.112 r  bd_0_i/hls_inst/inst/regslice_both_in_r_U/data_p2[31]_i_1__0/O
                         net (fo=32, routed)          1.197     1.309    bd_0_i/hls_inst/inst/regslice_both_in_r_U/load_p2
    SLICE_X40Y123        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_r_U/data_p2_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=547, unset)          0.020     0.020    bd_0_i/hls_inst/inst/regslice_both_in_r_U/ap_clk
    SLICE_X40Y123        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_r_U/data_p2_reg[12]/C

Slack:                    inf
  Source:                 in_r_tvalid
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_in_r_U/data_p2_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.309ns  (logic 0.112ns (8.555%)  route 1.197ns (91.445%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_r_tvalid (IN)
                         net (fo=6, unset)            0.000     0.000    bd_0_i/hls_inst/inst/regslice_both_in_r_U/in_r_TVALID
    SLICE_X40Y125        LUT2 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.112     0.112 r  bd_0_i/hls_inst/inst/regslice_both_in_r_U/data_p2[31]_i_1__0/O
                         net (fo=32, routed)          1.197     1.309    bd_0_i/hls_inst/inst/regslice_both_in_r_U/load_p2
    SLICE_X40Y123        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_r_U/data_p2_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=547, unset)          0.020     0.020    bd_0_i/hls_inst/inst/regslice_both_in_r_U/ap_clk
    SLICE_X40Y123        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_r_U/data_p2_reg[16]/C

Slack:                    inf
  Source:                 in_r_tvalid
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_in_r_U/data_p2_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.309ns  (logic 0.112ns (8.555%)  route 1.197ns (91.445%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_r_tvalid (IN)
                         net (fo=6, unset)            0.000     0.000    bd_0_i/hls_inst/inst/regslice_both_in_r_U/in_r_TVALID
    SLICE_X40Y125        LUT2 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.112     0.112 r  bd_0_i/hls_inst/inst/regslice_both_in_r_U/data_p2[31]_i_1__0/O
                         net (fo=32, routed)          1.197     1.309    bd_0_i/hls_inst/inst/regslice_both_in_r_U/load_p2
    SLICE_X40Y123        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_r_U/data_p2_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=547, unset)          0.020     0.020    bd_0_i/hls_inst/inst/regslice_both_in_r_U/ap_clk
    SLICE_X40Y123        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_r_U/data_p2_reg[2]/C

Slack:                    inf
  Source:                 in_r_tvalid
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_in_r_U/data_p2_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.280ns  (logic 0.112ns (8.749%)  route 1.168ns (91.251%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_r_tvalid (IN)
                         net (fo=6, unset)            0.000     0.000    bd_0_i/hls_inst/inst/regslice_both_in_r_U/in_r_TVALID
    SLICE_X40Y125        LUT2 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.112     0.112 r  bd_0_i/hls_inst/inst/regslice_both_in_r_U/data_p2[31]_i_1__0/O
                         net (fo=32, routed)          1.168     1.280    bd_0_i/hls_inst/inst/regslice_both_in_r_U/load_p2
    SLICE_X40Y123        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_r_U/data_p2_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=547, unset)          0.020     0.020    bd_0_i/hls_inst/inst/regslice_both_in_r_U/ap_clk
    SLICE_X40Y123        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_r_U/data_p2_reg[10]/C

Slack:                    inf
  Source:                 in_r_tvalid
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_in_r_U/data_p2_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.280ns  (logic 0.112ns (8.749%)  route 1.168ns (91.251%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_r_tvalid (IN)
                         net (fo=6, unset)            0.000     0.000    bd_0_i/hls_inst/inst/regslice_both_in_r_U/in_r_TVALID
    SLICE_X40Y125        LUT2 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.112     0.112 r  bd_0_i/hls_inst/inst/regslice_both_in_r_U/data_p2[31]_i_1__0/O
                         net (fo=32, routed)          1.168     1.280    bd_0_i/hls_inst/inst/regslice_both_in_r_U/load_p2
    SLICE_X40Y123        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_r_U/data_p2_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=547, unset)          0.020     0.020    bd_0_i/hls_inst/inst/regslice_both_in_r_U/ap_clk
    SLICE_X40Y123        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_r_U/data_p2_reg[11]/C

Slack:                    inf
  Source:                 in_r_tvalid
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_in_r_U/data_p2_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.280ns  (logic 0.112ns (8.749%)  route 1.168ns (91.251%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_r_tvalid (IN)
                         net (fo=6, unset)            0.000     0.000    bd_0_i/hls_inst/inst/regslice_both_in_r_U/in_r_TVALID
    SLICE_X40Y125        LUT2 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.112     0.112 r  bd_0_i/hls_inst/inst/regslice_both_in_r_U/data_p2[31]_i_1__0/O
                         net (fo=32, routed)          1.168     1.280    bd_0_i/hls_inst/inst/regslice_both_in_r_U/load_p2
    SLICE_X40Y123        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_r_U/data_p2_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=547, unset)          0.020     0.020    bd_0_i/hls_inst/inst/regslice_both_in_r_U/ap_clk
    SLICE_X40Y123        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_r_U/data_p2_reg[29]/C

Slack:                    inf
  Source:                 in_r_tvalid
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_in_r_U/data_p2_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.221ns  (logic 0.112ns (9.174%)  route 1.109ns (90.826%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_r_tvalid (IN)
                         net (fo=6, unset)            0.000     0.000    bd_0_i/hls_inst/inst/regslice_both_in_r_U/in_r_TVALID
    SLICE_X40Y125        LUT2 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.112     0.112 r  bd_0_i/hls_inst/inst/regslice_both_in_r_U/data_p2[31]_i_1__0/O
                         net (fo=32, routed)          1.109     1.221    bd_0_i/hls_inst/inst/regslice_both_in_r_U/load_p2
    SLICE_X39Y122        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_r_U/data_p2_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=547, unset)          0.021     0.021    bd_0_i/hls_inst/inst/regslice_both_in_r_U/ap_clk
    SLICE_X39Y122        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_r_U/data_p2_reg[14]/C

Slack:                    inf
  Source:                 in_r_tvalid
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_in_r_U/data_p2_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.221ns  (logic 0.112ns (9.174%)  route 1.109ns (90.826%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_r_tvalid (IN)
                         net (fo=6, unset)            0.000     0.000    bd_0_i/hls_inst/inst/regslice_both_in_r_U/in_r_TVALID
    SLICE_X40Y125        LUT2 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.112     0.112 r  bd_0_i/hls_inst/inst/regslice_both_in_r_U/data_p2[31]_i_1__0/O
                         net (fo=32, routed)          1.109     1.221    bd_0_i/hls_inst/inst/regslice_both_in_r_U/load_p2
    SLICE_X39Y122        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_r_U/data_p2_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=547, unset)          0.021     0.021    bd_0_i/hls_inst/inst/regslice_both_in_r_U/ap_clk
    SLICE_X39Y122        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_r_U/data_p2_reg[15]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 s_axi_control_wdata[0]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_ier_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_control_wdata[0] (IN)
                         net (fo=3, unset)            0.007     0.007    bd_0_i/hls_inst/inst/control_s_axi_U/s_axi_control_WDATA[0]
    SLICE_X43Y130        FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_ier_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=547, unset)          0.018     0.018    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X43Y130        FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_ier_reg[0]/C

Slack:                    inf
  Source:                 s_axi_control_wdata[1]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_ier_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_control_wdata[1] (IN)
                         net (fo=1, unset)            0.007     0.007    bd_0_i/hls_inst/inst/control_s_axi_U/s_axi_control_WDATA[1]
    SLICE_X43Y130        FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_ier_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=547, unset)          0.018     0.018    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X43Y130        FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_ier_reg[1]/C

Slack:                    inf
  Source:                 in_r_tdata[0]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_in_r_U/data_p2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_r_tdata[0] (IN)
                         net (fo=1, unset)            0.007     0.007    bd_0_i/hls_inst/inst/regslice_both_in_r_U/in_r_TDATA[0]
    SLICE_X40Y116        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_r_U/data_p2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=547, unset)          0.018     0.018    bd_0_i/hls_inst/inst/regslice_both_in_r_U/ap_clk
    SLICE_X40Y116        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_r_U/data_p2_reg[0]/C

Slack:                    inf
  Source:                 in_r_tdata[10]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_in_r_U/data_p2_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_r_tdata[10] (IN)
                         net (fo=1, unset)            0.007     0.007    bd_0_i/hls_inst/inst/regslice_both_in_r_U/in_r_TDATA[10]
    SLICE_X40Y123        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_r_U/data_p2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=547, unset)          0.018     0.018    bd_0_i/hls_inst/inst/regslice_both_in_r_U/ap_clk
    SLICE_X40Y123        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_r_U/data_p2_reg[10]/C

Slack:                    inf
  Source:                 in_r_tdata[11]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_in_r_U/data_p2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_r_tdata[11] (IN)
                         net (fo=1, unset)            0.007     0.007    bd_0_i/hls_inst/inst/regslice_both_in_r_U/in_r_TDATA[11]
    SLICE_X40Y123        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_r_U/data_p2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=547, unset)          0.018     0.018    bd_0_i/hls_inst/inst/regslice_both_in_r_U/ap_clk
    SLICE_X40Y123        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_r_U/data_p2_reg[11]/C

Slack:                    inf
  Source:                 in_r_tdata[12]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_in_r_U/data_p2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_r_tdata[12] (IN)
                         net (fo=1, unset)            0.007     0.007    bd_0_i/hls_inst/inst/regslice_both_in_r_U/in_r_TDATA[12]
    SLICE_X40Y123        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_r_U/data_p2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=547, unset)          0.019     0.019    bd_0_i/hls_inst/inst/regslice_both_in_r_U/ap_clk
    SLICE_X40Y123        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_r_U/data_p2_reg[12]/C

Slack:                    inf
  Source:                 in_r_tdata[16]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_in_r_U/data_p2_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_r_tdata[16] (IN)
                         net (fo=1, unset)            0.007     0.007    bd_0_i/hls_inst/inst/regslice_both_in_r_U/in_r_TDATA[16]
    SLICE_X40Y123        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_r_U/data_p2_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=547, unset)          0.019     0.019    bd_0_i/hls_inst/inst/regslice_both_in_r_U/ap_clk
    SLICE_X40Y123        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_r_U/data_p2_reg[16]/C

Slack:                    inf
  Source:                 in_r_tdata[17]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_in_r_U/data_p2_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_r_tdata[17] (IN)
                         net (fo=1, unset)            0.007     0.007    bd_0_i/hls_inst/inst/regslice_both_in_r_U/in_r_TDATA[17]
    SLICE_X38Y126        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_r_U/data_p2_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=547, unset)          0.018     0.018    bd_0_i/hls_inst/inst/regslice_both_in_r_U/ap_clk
    SLICE_X38Y126        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_r_U/data_p2_reg[17]/C

Slack:                    inf
  Source:                 in_r_tdata[18]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_in_r_U/data_p2_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_r_tdata[18] (IN)
                         net (fo=1, unset)            0.007     0.007    bd_0_i/hls_inst/inst/regslice_both_in_r_U/in_r_TDATA[18]
    SLICE_X38Y125        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_r_U/data_p2_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=547, unset)          0.019     0.019    bd_0_i/hls_inst/inst/regslice_both_in_r_U/ap_clk
    SLICE_X38Y125        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_r_U/data_p2_reg[18]/C

Slack:                    inf
  Source:                 in_r_tdata[19]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_in_r_U/data_p2_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_r_tdata[19] (IN)
                         net (fo=1, unset)            0.007     0.007    bd_0_i/hls_inst/inst/regslice_both_in_r_U/in_r_TDATA[19]
    SLICE_X38Y125        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_r_U/data_p2_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=547, unset)          0.018     0.018    bd_0_i/hls_inst/inst/regslice_both_in_r_U/ap_clk
    SLICE_X38Y125        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_r_U/data_p2_reg[19]/C





