// Seed: 2435354182
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  input wire id_13;
  output wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_14 = (id_10);
  wire id_15;
  id_16(
      .id_0(id_9),
      .id_1(id_9),
      .id_2(id_14),
      .id_3(id_11),
      .id_4(1'b0),
      .id_5(id_12),
      .id_6(id_2),
      .id_7(1)
  );
endmodule
module module_1 (
    output uwire id_0,
    input supply1 id_1,
    input tri1 id_2,
    output uwire id_3,
    output wire id_4,
    input tri0 id_5,
    input supply0 id_6,
    output tri1 id_7,
    input uwire id_8,
    input supply0 id_9,
    output tri0 id_10,
    input uwire id_11,
    output wor id_12,
    input wor id_13,
    input tri1 id_14
);
  wire id_16 = id_16;
  module_0(
      id_16, id_16, id_16, id_16, id_16, id_16, id_16, id_16, id_16, id_16, id_16, id_16, id_16
  );
endmodule
