#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Sat Apr 28 21:06:09 2018
# Process ID: 4472
# Current directory: C:/Users/Peti/Documents/VIK_MSc/rendszer/rendszer_hf/rendszer/spi_master/spi_master.runs/synth_1
# Command line: vivado.exe -log AXI_LITE_CNTRL.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source AXI_LITE_CNTRL.tcl
# Log file: C:/Users/Peti/Documents/VIK_MSc/rendszer/rendszer_hf/rendszer/spi_master/spi_master.runs/synth_1/AXI_LITE_CNTRL.vds
# Journal file: C:/Users/Peti/Documents/VIK_MSc/rendszer/rendszer_hf/rendszer/spi_master/spi_master.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source AXI_LITE_CNTRL.tcl -notrace
Command: synth_design -top AXI_LITE_CNTRL -part xc7k70tfbg676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t-fbg676'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t-fbg676'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8100 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 306.523 ; gain = 77.211
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'AXI_LITE_CNTRL' [C:/Users/Peti/Documents/VIK_MSc/rendszer/rendszer_hf/rendszer/spi_master/spi_master.srcs/sources_1/new/AXI_LITE_CNTRL.v:5]
INFO: [Synth 8-226] default block is never used [C:/Users/Peti/Documents/VIK_MSc/rendszer/rendszer_hf/rendszer/spi_master/spi_master.srcs/sources_1/new/AXI_LITE_CNTRL.v:127]
INFO: [Synth 8-638] synthesizing module 'SPI_MASTER' [C:/Users/Peti/Documents/VIK_MSc/rendszer/rendszer_hf/rendszer/spi_master/spi_master.srcs/sources_1/new/SPI_MASTER.v:5]
INFO: [Synth 8-256] done synthesizing module 'SPI_MASTER' (1#1) [C:/Users/Peti/Documents/VIK_MSc/rendszer/rendszer_hf/rendszer/spi_master/spi_master.srcs/sources_1/new/SPI_MASTER.v:5]
INFO: [Synth 8-256] done synthesizing module 'AXI_LITE_CNTRL' (2#1) [C:/Users/Peti/Documents/VIK_MSc/rendszer/rendszer_hf/rendszer/spi_master/spi_master.srcs/sources_1/new/AXI_LITE_CNTRL.v:5]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 345.848 ; gain = 116.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 345.848 ; gain = 116.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbg676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 345.848 ; gain = 116.535
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k70tfbg676-1
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element cntr_reg was removed.  [C:/Users/Peti/Documents/VIK_MSc/rendszer/rendszer_hf/rendszer/spi_master/spi_master.srcs/sources_1/new/SPI_MASTER.v:31]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 345.848 ; gain = 116.535
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   4 Input      8 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 13    
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module AXI_LITE_CNTRL 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 2     
Module SPI_MASTER 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 11    
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element SPI/cntr_reg was removed.  [C:/Users/Peti/Documents/VIK_MSc/rendszer/rendszer_hf/rendszer/spi_master/spi_master.srcs/sources_1/new/SPI_MASTER.v:31]
WARNING: [Synth 8-3917] design AXI_LITE_CNTRL has port S_AXI_RDATA[31] driven by constant 0
WARNING: [Synth 8-3917] design AXI_LITE_CNTRL has port S_AXI_RDATA[30] driven by constant 0
WARNING: [Synth 8-3917] design AXI_LITE_CNTRL has port S_AXI_RDATA[29] driven by constant 0
WARNING: [Synth 8-3917] design AXI_LITE_CNTRL has port S_AXI_RDATA[28] driven by constant 0
WARNING: [Synth 8-3917] design AXI_LITE_CNTRL has port S_AXI_RDATA[27] driven by constant 0
WARNING: [Synth 8-3917] design AXI_LITE_CNTRL has port S_AXI_RDATA[26] driven by constant 0
WARNING: [Synth 8-3917] design AXI_LITE_CNTRL has port S_AXI_RDATA[25] driven by constant 0
WARNING: [Synth 8-3917] design AXI_LITE_CNTRL has port S_AXI_RDATA[24] driven by constant 0
WARNING: [Synth 8-3917] design AXI_LITE_CNTRL has port S_AXI_RDATA[23] driven by constant 0
WARNING: [Synth 8-3917] design AXI_LITE_CNTRL has port S_AXI_RDATA[22] driven by constant 0
WARNING: [Synth 8-3917] design AXI_LITE_CNTRL has port S_AXI_RDATA[21] driven by constant 0
WARNING: [Synth 8-3917] design AXI_LITE_CNTRL has port S_AXI_RDATA[20] driven by constant 0
WARNING: [Synth 8-3917] design AXI_LITE_CNTRL has port S_AXI_RDATA[19] driven by constant 0
WARNING: [Synth 8-3917] design AXI_LITE_CNTRL has port S_AXI_RDATA[18] driven by constant 0
WARNING: [Synth 8-3917] design AXI_LITE_CNTRL has port S_AXI_RDATA[17] driven by constant 0
WARNING: [Synth 8-3917] design AXI_LITE_CNTRL has port S_AXI_RDATA[16] driven by constant 0
WARNING: [Synth 8-3917] design AXI_LITE_CNTRL has port S_AXI_RDATA[15] driven by constant 0
WARNING: [Synth 8-3917] design AXI_LITE_CNTRL has port S_AXI_RDATA[14] driven by constant 0
WARNING: [Synth 8-3917] design AXI_LITE_CNTRL has port S_AXI_RDATA[13] driven by constant 0
WARNING: [Synth 8-3917] design AXI_LITE_CNTRL has port S_AXI_RDATA[12] driven by constant 0
WARNING: [Synth 8-3917] design AXI_LITE_CNTRL has port S_AXI_RDATA[11] driven by constant 0
WARNING: [Synth 8-3917] design AXI_LITE_CNTRL has port S_AXI_RDATA[10] driven by constant 0
WARNING: [Synth 8-3917] design AXI_LITE_CNTRL has port S_AXI_RDATA[9] driven by constant 0
WARNING: [Synth 8-3917] design AXI_LITE_CNTRL has port S_AXI_RDATA[8] driven by constant 0
INFO: [Synth 8-3333] propagating constant 0 across sequential element (TX_DONE_IT_reg)
INFO: [Synth 8-3886] merging instance 'S_AXI_RRESP_reg[0]' (FDRE) to 'S_AXI_RRESP_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\S_AXI_RRESP_reg[1] )
INFO: [Synth 8-3886] merging instance 'S_AXI_BRESP_reg[0]' (FDRE) to 'S_AXI_BRESP_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\S_AXI_BRESP_reg[1] )
WARNING: [Synth 8-3332] Sequential element (axi_waddr_reg[1]) is unused and will be removed from module AXI_LITE_CNTRL.
WARNING: [Synth 8-3332] Sequential element (axi_waddr_reg[0]) is unused and will be removed from module AXI_LITE_CNTRL.
WARNING: [Synth 8-3332] Sequential element (input_reg0_reg[31]) is unused and will be removed from module AXI_LITE_CNTRL.
WARNING: [Synth 8-3332] Sequential element (input_reg0_reg[30]) is unused and will be removed from module AXI_LITE_CNTRL.
WARNING: [Synth 8-3332] Sequential element (input_reg0_reg[29]) is unused and will be removed from module AXI_LITE_CNTRL.
WARNING: [Synth 8-3332] Sequential element (input_reg0_reg[28]) is unused and will be removed from module AXI_LITE_CNTRL.
WARNING: [Synth 8-3332] Sequential element (input_reg0_reg[27]) is unused and will be removed from module AXI_LITE_CNTRL.
WARNING: [Synth 8-3332] Sequential element (input_reg0_reg[26]) is unused and will be removed from module AXI_LITE_CNTRL.
WARNING: [Synth 8-3332] Sequential element (input_reg0_reg[25]) is unused and will be removed from module AXI_LITE_CNTRL.
WARNING: [Synth 8-3332] Sequential element (input_reg0_reg[24]) is unused and will be removed from module AXI_LITE_CNTRL.
WARNING: [Synth 8-3332] Sequential element (input_reg0_reg[23]) is unused and will be removed from module AXI_LITE_CNTRL.
WARNING: [Synth 8-3332] Sequential element (input_reg0_reg[22]) is unused and will be removed from module AXI_LITE_CNTRL.
WARNING: [Synth 8-3332] Sequential element (input_reg0_reg[21]) is unused and will be removed from module AXI_LITE_CNTRL.
WARNING: [Synth 8-3332] Sequential element (input_reg0_reg[20]) is unused and will be removed from module AXI_LITE_CNTRL.
WARNING: [Synth 8-3332] Sequential element (input_reg0_reg[19]) is unused and will be removed from module AXI_LITE_CNTRL.
WARNING: [Synth 8-3332] Sequential element (input_reg0_reg[18]) is unused and will be removed from module AXI_LITE_CNTRL.
WARNING: [Synth 8-3332] Sequential element (input_reg0_reg[17]) is unused and will be removed from module AXI_LITE_CNTRL.
WARNING: [Synth 8-3332] Sequential element (input_reg0_reg[16]) is unused and will be removed from module AXI_LITE_CNTRL.
WARNING: [Synth 8-3332] Sequential element (input_reg0_reg[15]) is unused and will be removed from module AXI_LITE_CNTRL.
WARNING: [Synth 8-3332] Sequential element (input_reg0_reg[14]) is unused and will be removed from module AXI_LITE_CNTRL.
WARNING: [Synth 8-3332] Sequential element (input_reg0_reg[13]) is unused and will be removed from module AXI_LITE_CNTRL.
WARNING: [Synth 8-3332] Sequential element (input_reg0_reg[12]) is unused and will be removed from module AXI_LITE_CNTRL.
WARNING: [Synth 8-3332] Sequential element (input_reg0_reg[11]) is unused and will be removed from module AXI_LITE_CNTRL.
WARNING: [Synth 8-3332] Sequential element (input_reg0_reg[10]) is unused and will be removed from module AXI_LITE_CNTRL.
WARNING: [Synth 8-3332] Sequential element (input_reg0_reg[9]) is unused and will be removed from module AXI_LITE_CNTRL.
WARNING: [Synth 8-3332] Sequential element (input_reg0_reg[8]) is unused and will be removed from module AXI_LITE_CNTRL.
WARNING: [Synth 8-3332] Sequential element (S_AXI_BRESP_reg[1]) is unused and will be removed from module AXI_LITE_CNTRL.
WARNING: [Synth 8-3332] Sequential element (input_reg2_reg[31]) is unused and will be removed from module AXI_LITE_CNTRL.
WARNING: [Synth 8-3332] Sequential element (input_reg2_reg[30]) is unused and will be removed from module AXI_LITE_CNTRL.
WARNING: [Synth 8-3332] Sequential element (input_reg2_reg[29]) is unused and will be removed from module AXI_LITE_CNTRL.
WARNING: [Synth 8-3332] Sequential element (input_reg2_reg[28]) is unused and will be removed from module AXI_LITE_CNTRL.
WARNING: [Synth 8-3332] Sequential element (input_reg2_reg[27]) is unused and will be removed from module AXI_LITE_CNTRL.
WARNING: [Synth 8-3332] Sequential element (input_reg2_reg[26]) is unused and will be removed from module AXI_LITE_CNTRL.
WARNING: [Synth 8-3332] Sequential element (input_reg2_reg[25]) is unused and will be removed from module AXI_LITE_CNTRL.
WARNING: [Synth 8-3332] Sequential element (input_reg2_reg[24]) is unused and will be removed from module AXI_LITE_CNTRL.
WARNING: [Synth 8-3332] Sequential element (input_reg2_reg[23]) is unused and will be removed from module AXI_LITE_CNTRL.
WARNING: [Synth 8-3332] Sequential element (input_reg2_reg[22]) is unused and will be removed from module AXI_LITE_CNTRL.
WARNING: [Synth 8-3332] Sequential element (input_reg2_reg[21]) is unused and will be removed from module AXI_LITE_CNTRL.
WARNING: [Synth 8-3332] Sequential element (input_reg2_reg[20]) is unused and will be removed from module AXI_LITE_CNTRL.
WARNING: [Synth 8-3332] Sequential element (input_reg2_reg[19]) is unused and will be removed from module AXI_LITE_CNTRL.
WARNING: [Synth 8-3332] Sequential element (input_reg2_reg[18]) is unused and will be removed from module AXI_LITE_CNTRL.
WARNING: [Synth 8-3332] Sequential element (input_reg2_reg[17]) is unused and will be removed from module AXI_LITE_CNTRL.
WARNING: [Synth 8-3332] Sequential element (input_reg2_reg[16]) is unused and will be removed from module AXI_LITE_CNTRL.
WARNING: [Synth 8-3332] Sequential element (input_reg2_reg[15]) is unused and will be removed from module AXI_LITE_CNTRL.
WARNING: [Synth 8-3332] Sequential element (input_reg2_reg[14]) is unused and will be removed from module AXI_LITE_CNTRL.
WARNING: [Synth 8-3332] Sequential element (input_reg2_reg[13]) is unused and will be removed from module AXI_LITE_CNTRL.
WARNING: [Synth 8-3332] Sequential element (input_reg2_reg[12]) is unused and will be removed from module AXI_LITE_CNTRL.
WARNING: [Synth 8-3332] Sequential element (input_reg2_reg[11]) is unused and will be removed from module AXI_LITE_CNTRL.
WARNING: [Synth 8-3332] Sequential element (input_reg2_reg[10]) is unused and will be removed from module AXI_LITE_CNTRL.
WARNING: [Synth 8-3332] Sequential element (input_reg2_reg[9]) is unused and will be removed from module AXI_LITE_CNTRL.
WARNING: [Synth 8-3332] Sequential element (input_reg2_reg[8]) is unused and will be removed from module AXI_LITE_CNTRL.
WARNING: [Synth 8-3332] Sequential element (input_reg2_reg[7]) is unused and will be removed from module AXI_LITE_CNTRL.
WARNING: [Synth 8-3332] Sequential element (input_reg2_reg[6]) is unused and will be removed from module AXI_LITE_CNTRL.
WARNING: [Synth 8-3332] Sequential element (input_reg2_reg[5]) is unused and will be removed from module AXI_LITE_CNTRL.
WARNING: [Synth 8-3332] Sequential element (input_reg2_reg[4]) is unused and will be removed from module AXI_LITE_CNTRL.
WARNING: [Synth 8-3332] Sequential element (input_reg2_reg[3]) is unused and will be removed from module AXI_LITE_CNTRL.
WARNING: [Synth 8-3332] Sequential element (input_reg2_reg[2]) is unused and will be removed from module AXI_LITE_CNTRL.
WARNING: [Synth 8-3332] Sequential element (input_reg3_reg[31]) is unused and will be removed from module AXI_LITE_CNTRL.
WARNING: [Synth 8-3332] Sequential element (input_reg3_reg[30]) is unused and will be removed from module AXI_LITE_CNTRL.
WARNING: [Synth 8-3332] Sequential element (input_reg3_reg[29]) is unused and will be removed from module AXI_LITE_CNTRL.
WARNING: [Synth 8-3332] Sequential element (input_reg3_reg[28]) is unused and will be removed from module AXI_LITE_CNTRL.
WARNING: [Synth 8-3332] Sequential element (input_reg3_reg[27]) is unused and will be removed from module AXI_LITE_CNTRL.
WARNING: [Synth 8-3332] Sequential element (input_reg3_reg[26]) is unused and will be removed from module AXI_LITE_CNTRL.
WARNING: [Synth 8-3332] Sequential element (input_reg3_reg[25]) is unused and will be removed from module AXI_LITE_CNTRL.
WARNING: [Synth 8-3332] Sequential element (input_reg3_reg[24]) is unused and will be removed from module AXI_LITE_CNTRL.
WARNING: [Synth 8-3332] Sequential element (input_reg3_reg[23]) is unused and will be removed from module AXI_LITE_CNTRL.
WARNING: [Synth 8-3332] Sequential element (input_reg3_reg[22]) is unused and will be removed from module AXI_LITE_CNTRL.
WARNING: [Synth 8-3332] Sequential element (input_reg3_reg[21]) is unused and will be removed from module AXI_LITE_CNTRL.
WARNING: [Synth 8-3332] Sequential element (input_reg3_reg[20]) is unused and will be removed from module AXI_LITE_CNTRL.
WARNING: [Synth 8-3332] Sequential element (input_reg3_reg[19]) is unused and will be removed from module AXI_LITE_CNTRL.
WARNING: [Synth 8-3332] Sequential element (input_reg3_reg[18]) is unused and will be removed from module AXI_LITE_CNTRL.
WARNING: [Synth 8-3332] Sequential element (input_reg3_reg[17]) is unused and will be removed from module AXI_LITE_CNTRL.
WARNING: [Synth 8-3332] Sequential element (input_reg3_reg[16]) is unused and will be removed from module AXI_LITE_CNTRL.
WARNING: [Synth 8-3332] Sequential element (input_reg3_reg[15]) is unused and will be removed from module AXI_LITE_CNTRL.
WARNING: [Synth 8-3332] Sequential element (input_reg3_reg[14]) is unused and will be removed from module AXI_LITE_CNTRL.
WARNING: [Synth 8-3332] Sequential element (input_reg3_reg[13]) is unused and will be removed from module AXI_LITE_CNTRL.
WARNING: [Synth 8-3332] Sequential element (input_reg3_reg[12]) is unused and will be removed from module AXI_LITE_CNTRL.
WARNING: [Synth 8-3332] Sequential element (input_reg3_reg[11]) is unused and will be removed from module AXI_LITE_CNTRL.
WARNING: [Synth 8-3332] Sequential element (input_reg3_reg[10]) is unused and will be removed from module AXI_LITE_CNTRL.
WARNING: [Synth 8-3332] Sequential element (input_reg3_reg[9]) is unused and will be removed from module AXI_LITE_CNTRL.
WARNING: [Synth 8-3332] Sequential element (input_reg3_reg[8]) is unused and will be removed from module AXI_LITE_CNTRL.
WARNING: [Synth 8-3332] Sequential element (input_reg3_reg[7]) is unused and will be removed from module AXI_LITE_CNTRL.
WARNING: [Synth 8-3332] Sequential element (input_reg3_reg[6]) is unused and will be removed from module AXI_LITE_CNTRL.
WARNING: [Synth 8-3332] Sequential element (input_reg3_reg[5]) is unused and will be removed from module AXI_LITE_CNTRL.
WARNING: [Synth 8-3332] Sequential element (input_reg3_reg[4]) is unused and will be removed from module AXI_LITE_CNTRL.
WARNING: [Synth 8-3332] Sequential element (input_reg3_reg[3]) is unused and will be removed from module AXI_LITE_CNTRL.
WARNING: [Synth 8-3332] Sequential element (input_reg3_reg[2]) is unused and will be removed from module AXI_LITE_CNTRL.
WARNING: [Synth 8-3332] Sequential element (input_reg3_reg[0]) is unused and will be removed from module AXI_LITE_CNTRL.
WARNING: [Synth 8-3332] Sequential element (input_reg1_reg[31]) is unused and will be removed from module AXI_LITE_CNTRL.
WARNING: [Synth 8-3332] Sequential element (input_reg1_reg[30]) is unused and will be removed from module AXI_LITE_CNTRL.
WARNING: [Synth 8-3332] Sequential element (input_reg1_reg[29]) is unused and will be removed from module AXI_LITE_CNTRL.
WARNING: [Synth 8-3332] Sequential element (input_reg1_reg[28]) is unused and will be removed from module AXI_LITE_CNTRL.
WARNING: [Synth 8-3332] Sequential element (input_reg1_reg[27]) is unused and will be removed from module AXI_LITE_CNTRL.
WARNING: [Synth 8-3332] Sequential element (input_reg1_reg[26]) is unused and will be removed from module AXI_LITE_CNTRL.
WARNING: [Synth 8-3332] Sequential element (input_reg1_reg[25]) is unused and will be removed from module AXI_LITE_CNTRL.
WARNING: [Synth 8-3332] Sequential element (input_reg1_reg[24]) is unused and will be removed from module AXI_LITE_CNTRL.
WARNING: [Synth 8-3332] Sequential element (input_reg1_reg[23]) is unused and will be removed from module AXI_LITE_CNTRL.
WARNING: [Synth 8-3332] Sequential element (input_reg1_reg[22]) is unused and will be removed from module AXI_LITE_CNTRL.
WARNING: [Synth 8-3332] Sequential element (input_reg1_reg[21]) is unused and will be removed from module AXI_LITE_CNTRL.
WARNING: [Synth 8-3332] Sequential element (input_reg1_reg[20]) is unused and will be removed from module AXI_LITE_CNTRL.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 479.926 ; gain = 250.613
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 479.926 ; gain = 250.613
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 480.863 ; gain = 251.551
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 480.863 ; gain = 251.551
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 480.863 ; gain = 251.551
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 480.863 ; gain = 251.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 480.863 ; gain = 251.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 480.863 ; gain = 251.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 480.863 ; gain = 251.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT1  |     3|
|3     |LUT2  |     7|
|4     |LUT3  |    14|
|5     |LUT4  |    24|
|6     |LUT5  |     6|
|7     |LUT6  |    15|
|8     |MUXF7 |     1|
|9     |FDRE  |    77|
|10    |FDSE  |     1|
|11    |IBUF  |    21|
|12    |OBUF  |    45|
+------+------+------+

Report Instance Areas: 
+------+---------+-----------+------+
|      |Instance |Module     |Cells |
+------+---------+-----------+------+
|1     |top      |           |   215|
|2     |  SPI    |SPI_MASTER |    97|
+------+---------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 480.863 ; gain = 251.551
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 147 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 480.863 ; gain = 251.551
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 480.863 ; gain = 251.551
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

20 Infos, 126 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:27 . Memory (MB): peak = 552.910 ; gain = 331.363
INFO: [Common 17-1381] The checkpoint 'C:/Users/Peti/Documents/VIK_MSc/rendszer/rendszer_hf/rendszer/spi_master/spi_master.runs/synth_1/AXI_LITE_CNTRL.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.087 . Memory (MB): peak = 552.910 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Apr 28 21:06:41 2018...
