m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Comp_Arch_Org_Project
valu
<<<<<<< HEAD
!s110 1550546729
!i10b 1
!s100 W0L>RIQWAR4jllG6FV6gf1
Ie11<NQoSgb]GBlW6^][I41
Z0 VDg1SIo80bB@j0V0VzS_@n1
Z1 dC:/Users/Adam/Downloads/Verilog/Project/ECE3360Embedded/Comp-Arch-Org-Project
Z2 w1550546487
8C:/Users/Adam/Downloads/Verilog/Project/ECE3360Embedded/Comp-Arch-Org-Project/alu.v
FC:/Users/Adam/Downloads/Verilog/Project/ECE3360Embedded/Comp-Arch-Org-Project/alu.v
=======
!s110 1550546707
!i10b 1
!s100 W0L>RIQWAR4jllG6FV6gf1
ISeGSX2NEc20M3>@8Z;03:1
Z0 VDg1SIo80bB@j0V0VzS_@n1
Z1 dC:/Users/User/OneDrive - University of Iowa/2019 Spring Semester/Computer Architecture & Organization/Comp-Arch-Org-Project
Z2 w1550068928
8C:/Users/User/OneDrive - University of Iowa/2019 Spring Semester/Computer Architecture & Organization/Comp-Arch-Org-Project/alu.v
FC:/Users/User/OneDrive - University of Iowa/2019 Spring Semester/Computer Architecture & Organization/Comp-Arch-Org-Project/alu.v
>>>>>>> 7b30c5f2f1de4019efcb8983b5393b48abcd2235
L0 6
Z3 OP;L;10.4a;61
r1
!s85 0
31
<<<<<<< HEAD
!s108 1550546728.000000
!s107 C:/Users/Adam/Downloads/Verilog/Project/ECE3360Embedded/Comp-Arch-Org-Project/alu.v|
!s90 -reportprogress|300|-work|work|C:/Users/Adam/Downloads/Verilog/Project/ECE3360Embedded/Comp-Arch-Org-Project/alu.v|
=======
!s108 1550546707.000000
!s107 C:/Users/User/OneDrive - University of Iowa/2019 Spring Semester/Computer Architecture & Organization/Comp-Arch-Org-Project/alu.v|
!s90 -reportprogress|300|-work|work|C:/Users/User/OneDrive - University of Iowa/2019 Spring Semester/Computer Architecture & Organization/Comp-Arch-Org-Project/alu.v|
>>>>>>> 7b30c5f2f1de4019efcb8983b5393b48abcd2235
!s101 -O0
!i113 1
Z4 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact -O0
vmux32
<<<<<<< HEAD
Z5 !s110 1550546730
!i10b 1
!s100 Acz_fIGhQd8CLP=K1MHX>1
IP?eUH<4^zZJ`5dbRiTRNX0
R0
R1
R2
8C:/Users/Adam/Downloads/Verilog/Project/ECE3360Embedded/Comp-Arch-Org-Project/mux32.v
FC:/Users/Adam/Downloads/Verilog/Project/ECE3360Embedded/Comp-Arch-Org-Project/mux32.v
=======
Z5 !s110 1550546708
!i10b 1
!s100 Acz_fIGhQd8CLP=K1MHX>1
IF`jZnAV:CoL=Q=Ze<7hcI0
R0
R1
R2
8C:/Users/User/OneDrive - University of Iowa/2019 Spring Semester/Computer Architecture & Organization/Comp-Arch-Org-Project/mux32.v
FC:/Users/User/OneDrive - University of Iowa/2019 Spring Semester/Computer Architecture & Organization/Comp-Arch-Org-Project/mux32.v
>>>>>>> 7b30c5f2f1de4019efcb8983b5393b48abcd2235
L0 6
R3
r1
!s85 0
31
<<<<<<< HEAD
Z6 !s108 1550546730.000000
!s107 C:/Users/Adam/Downloads/Verilog/Project/ECE3360Embedded/Comp-Arch-Org-Project/mux32.v|
!s90 -reportprogress|300|-work|work|C:/Users/Adam/Downloads/Verilog/Project/ECE3360Embedded/Comp-Arch-Org-Project/mux32.v|
=======
Z6 !s108 1550546708.000000
!s107 C:/Users/User/OneDrive - University of Iowa/2019 Spring Semester/Computer Architecture & Organization/Comp-Arch-Org-Project/mux32.v|
!s90 -reportprogress|300|-work|work|C:/Users/User/OneDrive - University of Iowa/2019 Spring Semester/Computer Architecture & Organization/Comp-Arch-Org-Project/mux32.v|
>>>>>>> 7b30c5f2f1de4019efcb8983b5393b48abcd2235
!s101 -O0
!i113 1
R4
vmux4
R5
!i10b 1
!s100 HRz]=:ikHCjI1m7o^]0YV0
<<<<<<< HEAD
I:jnSBTB_I]8@@6Yeb?O6P1
R0
R1
R2
8C:/Users/Adam/Downloads/Verilog/Project/ECE3360Embedded/Comp-Arch-Org-Project/mux4.v
FC:/Users/Adam/Downloads/Verilog/Project/ECE3360Embedded/Comp-Arch-Org-Project/mux4.v
=======
IzaC@Xln?=CRhkSakz7_H@0
R0
R1
R2
8C:/Users/User/OneDrive - University of Iowa/2019 Spring Semester/Computer Architecture & Organization/Comp-Arch-Org-Project/mux4.v
FC:/Users/User/OneDrive - University of Iowa/2019 Spring Semester/Computer Architecture & Organization/Comp-Arch-Org-Project/mux4.v
>>>>>>> 7b30c5f2f1de4019efcb8983b5393b48abcd2235
L0 6
R3
r1
!s85 0
31
R6
<<<<<<< HEAD
!s107 C:/Users/Adam/Downloads/Verilog/Project/ECE3360Embedded/Comp-Arch-Org-Project/mux4.v|
!s90 -reportprogress|300|-work|work|C:/Users/Adam/Downloads/Verilog/Project/ECE3360Embedded/Comp-Arch-Org-Project/mux4.v|
=======
!s107 C:/Users/User/OneDrive - University of Iowa/2019 Spring Semester/Computer Architecture & Organization/Comp-Arch-Org-Project/mux4.v|
!s90 -reportprogress|300|-work|work|C:/Users/User/OneDrive - University of Iowa/2019 Spring Semester/Computer Architecture & Organization/Comp-Arch-Org-Project/mux4.v|
>>>>>>> 7b30c5f2f1de4019efcb8983b5393b48abcd2235
!s101 -O0
!i113 1
R4
vrf
R5
!i10b 1
!s100 Y]X9S761=bZX00UjaD]Ro3
<<<<<<< HEAD
IDF`?V6P91fFW?aZG6Ea]c2
R0
R1
R2
8C:/Users/Adam/Downloads/Verilog/Project/ECE3360Embedded/Comp-Arch-Org-Project/rf.v
FC:/Users/Adam/Downloads/Verilog/Project/ECE3360Embedded/Comp-Arch-Org-Project/rf.v
=======
IQ2i8F_a8e7`EcefUSCPfi2
R0
R1
R2
8C:/Users/User/OneDrive - University of Iowa/2019 Spring Semester/Computer Architecture & Organization/Comp-Arch-Org-Project/rf.v
FC:/Users/User/OneDrive - University of Iowa/2019 Spring Semester/Computer Architecture & Organization/Comp-Arch-Org-Project/rf.v
>>>>>>> 7b30c5f2f1de4019efcb8983b5393b48abcd2235
L0 6
R3
r1
!s85 0
31
R6
<<<<<<< HEAD
!s107 C:/Users/Adam/Downloads/Verilog/Project/ECE3360Embedded/Comp-Arch-Org-Project/rf.v|
!s90 -reportprogress|300|-work|work|C:/Users/Adam/Downloads/Verilog/Project/ECE3360Embedded/Comp-Arch-Org-Project/rf.v|
=======
!s107 C:/Users/User/OneDrive - University of Iowa/2019 Spring Semester/Computer Architecture & Organization/Comp-Arch-Org-Project/rf.v|
!s90 -reportprogress|300|-work|work|C:/Users/User/OneDrive - University of Iowa/2019 Spring Semester/Computer Architecture & Organization/Comp-Arch-Org-Project/rf.v|
>>>>>>> 7b30c5f2f1de4019efcb8983b5393b48abcd2235
!s101 -O0
!i113 1
R4
vsisc_tb
R5
!i10b 1
!s100 X_Z<8j<8m4G8`Ro]DPh@`2
<<<<<<< HEAD
IDlo^b8OU=dY0PmLRzK2Me1
R0
R1
R2
8C:/Users/Adam/Downloads/Verilog/Project/ECE3360Embedded/Comp-Arch-Org-Project/sisc_tb_p1.v
FC:/Users/Adam/Downloads/Verilog/Project/ECE3360Embedded/Comp-Arch-Org-Project/sisc_tb_p1.v
=======
I3_BczKB<F@KHmBJ2l641l2
R0
R1
R2
8C:/Users/User/OneDrive - University of Iowa/2019 Spring Semester/Computer Architecture & Organization/Comp-Arch-Org-Project/sisc_tb_p1.v
FC:/Users/User/OneDrive - University of Iowa/2019 Spring Semester/Computer Architecture & Organization/Comp-Arch-Org-Project/sisc_tb_p1.v
>>>>>>> 7b30c5f2f1de4019efcb8983b5393b48abcd2235
L0 6
R3
r1
!s85 0
31
R6
<<<<<<< HEAD
!s107 C:/Users/Adam/Downloads/Verilog/Project/ECE3360Embedded/Comp-Arch-Org-Project/sisc_tb_p1.v|
!s90 -reportprogress|300|-work|work|C:/Users/Adam/Downloads/Verilog/Project/ECE3360Embedded/Comp-Arch-Org-Project/sisc_tb_p1.v|
=======
!s107 C:/Users/User/OneDrive - University of Iowa/2019 Spring Semester/Computer Architecture & Organization/Comp-Arch-Org-Project/sisc_tb_p1.v|
!s90 -reportprogress|300|-work|work|C:/Users/User/OneDrive - University of Iowa/2019 Spring Semester/Computer Architecture & Organization/Comp-Arch-Org-Project/sisc_tb_p1.v|
>>>>>>> 7b30c5f2f1de4019efcb8983b5393b48abcd2235
!s101 -O0
!i113 1
R4
vstatreg
<<<<<<< HEAD
!s110 1550546731
!i10b 1
!s100 N8RNk@:0mCn87Q8FG?AQL3
Im?S2Ycc0=T2M:miW[hD[T0
R0
R1
R2
8C:/Users/Adam/Downloads/Verilog/Project/ECE3360Embedded/Comp-Arch-Org-Project/statreg.v
FC:/Users/Adam/Downloads/Verilog/Project/ECE3360Embedded/Comp-Arch-Org-Project/statreg.v
=======
R5
!i10b 1
!s100 N8RNk@:0mCn87Q8FG?AQL3
IJW;=GT``jY?2Y`I2<]VGU3
R0
R1
R2
8C:/Users/User/OneDrive - University of Iowa/2019 Spring Semester/Computer Architecture & Organization/Comp-Arch-Org-Project/statreg.v
FC:/Users/User/OneDrive - University of Iowa/2019 Spring Semester/Computer Architecture & Organization/Comp-Arch-Org-Project/statreg.v
>>>>>>> 7b30c5f2f1de4019efcb8983b5393b48abcd2235
L0 6
R3
r1
!s85 0
31
R6
<<<<<<< HEAD
!s107 C:/Users/Adam/Downloads/Verilog/Project/ECE3360Embedded/Comp-Arch-Org-Project/statreg.v|
!s90 -reportprogress|300|-work|work|C:/Users/Adam/Downloads/Verilog/Project/ECE3360Embedded/Comp-Arch-Org-Project/statreg.v|
=======
!s107 C:/Users/User/OneDrive - University of Iowa/2019 Spring Semester/Computer Architecture & Organization/Comp-Arch-Org-Project/statreg.v|
!s90 -reportprogress|300|-work|work|C:/Users/User/OneDrive - University of Iowa/2019 Spring Semester/Computer Architecture & Organization/Comp-Arch-Org-Project/statreg.v|
>>>>>>> 7b30c5f2f1de4019efcb8983b5393b48abcd2235
!s101 -O0
!i113 1
R4
