
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000958                       # Number of seconds simulated
sim_ticks                                   958186353                       # Number of ticks simulated
final_tick                               391057500090                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 202261                       # Simulator instruction rate (inst/s)
host_op_rate                                   256672                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                  32823                       # Simulator tick rate (ticks/s)
host_mem_usage                               67336160                       # Number of bytes of host memory used
host_seconds                                 29192.61                       # Real time elapsed on the host
sim_insts                                  5904515553                       # Number of instructions simulated
sim_ops                                    7492934348                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data        25984                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        25472                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        10112                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data        10752                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data         7552                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data        10368                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         3584                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data         7040                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data        10368                       # Number of bytes read from this memory
system.physmem.bytes_read::total               125440                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         3584                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           17792                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        52352                       # Number of bytes written to this memory
system.physmem.bytes_written::total             52352                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          203                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          199                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data           79                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data           84                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data           59                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data           81                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           28                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data           55                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data           81                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                   980                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             409                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  409                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1870200                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     27117898                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1870200                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     26583555                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      1870200                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     10553271                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1870200                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     11221199                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst      3606814                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data      7881557                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst      1870200                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     10820442                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst      3740400                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data      7347214                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst      1870200                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     10820442                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               130913991                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1870200                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1870200                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      1870200                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1870200                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst      3606814                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst      1870200                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst      3740400                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst      1870200                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total           18568413                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          54636554                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               54636554                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          54636554                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1870200                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     27117898                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1870200                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     26583555                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      1870200                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     10553271                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1870200                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     11221199                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst      3606814                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data      7881557                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst      1870200                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     10820442                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst      3740400                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data      7347214                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst      1870200                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     10820442                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              185550545                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 2297810                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups          180450                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted       162478                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect        11274                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups        69764                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits           62465                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS            9883                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect          515                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      1891856                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts               1131121                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches             180450                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches        72348                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles               222997                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles          35856                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles         39951                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines           110383                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        11140                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      2179141                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.609860                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.943879                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         1956144     89.77%     89.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1            7858      0.36%     90.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2           16474      0.76%     90.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3            6721      0.31%     91.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4           35964      1.65%     92.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5           32504      1.49%     94.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6            6369      0.29%     94.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           13445      0.62%     95.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8          103662      4.76%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      2179141                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.078531                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.492260                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         1881619                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles        50573                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles           222019                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles          764                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles         24158                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved        15987                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          180                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts       1326145                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1081                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles         24158                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         1884031                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          33658                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        10521                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles           220452                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles         6313                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts       1324458                       # Number of instructions processed by rename
system.switch_cpus0.rename.IQFullEvents          2407                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents         2478                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents            2                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands      1565407                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups      6231217                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups      6231217                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps      1348966                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps          216430                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts          158                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts           83                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts            17935                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads       308408                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       154713                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         1436                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores         7506                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded           1319749                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded          157                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued          1256374                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued          987                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined       124981                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined       305872                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            9                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      2179141                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.576546                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.373146                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      1732302     79.49%     79.49% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1       133898      6.14%     85.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       109819      5.04%     90.68% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3        47804      2.19%     92.87% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4        60272      2.77%     95.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5        57911      2.66%     98.30% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6        32733      1.50%     99.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7         2831      0.13%     99.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8         1571      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      2179141                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu           3175     11.18%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         24483     86.24%     97.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite          733      2.58%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu       792985     63.12%     63.12% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        10967      0.87%     63.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     63.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     63.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     63.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     63.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     63.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     63.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     63.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     63.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     63.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     63.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     63.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     63.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     63.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     63.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     63.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     63.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     63.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc           75      0.01%     64.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     64.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     64.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead       298295     23.74%     87.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       154052     12.26%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total       1256374                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.546770                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              28391                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.022598                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads      4721266                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes      1444934                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses      1243420                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses       1284765                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads         2261                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads        15709                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           47                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores         1622                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          111                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles         24158                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          30350                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         1661                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts      1319906                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts           23                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts       308408                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       154713                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts           83                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          1161                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            4                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           47                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect         5785                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect         7080                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts        12865                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts      1245986                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts       297150                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts        10387                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs              451154                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches          163001                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            154004                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.542249                       # Inst execution rate
system.switch_cpus0.iew.wb_sent               1243539                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count              1243420                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers           673388                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers          1333223                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.541133                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.505083                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts      1000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps      1175558                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts       144522                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls          148                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts        11305                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      2154983                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.545507                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.367011                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      1727861     80.18%     80.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1       156283      7.25%     87.43% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2        73170      3.40%     90.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3        72221      3.35%     94.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4        19506      0.91%     95.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5        83864      3.89%     98.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6         6566      0.30%     99.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7         4564      0.21%     99.49% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8        10948      0.51%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      2154983                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts      1000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps       1175558                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs                445790                       # Number of memory references committed
system.switch_cpus0.commit.loads               292699                       # Number of loads committed
system.switch_cpus0.commit.membars                 74                       # Number of memory barriers committed
system.switch_cpus0.commit.branches            155352                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          1045399                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls        11459                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events        10948                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads             3464115                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes            2664327                       # The number of ROB writes
system.switch_cpus0.timesIdled                  42916                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 118669                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts            1000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps              1175558                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total      1000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.297810                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.297810                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.435197                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.435197                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads         6149106                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes        1450964                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads        1568387                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes           148                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 2297810                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups          180439                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted       162286                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect        11204                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups        69632                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits           62773                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS            9892                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect          513                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      1894696                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts               1130255                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches             180439                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches        72665                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles               223085                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles          35414                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles         37853                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines           110479                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        11092                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      2179595                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.609171                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.941973                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         1956510     89.76%     89.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1            7907      0.36%     90.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2           16465      0.76%     90.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3            6782      0.31%     91.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4           36233      1.66%     92.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5           32679      1.50%     94.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6            6333      0.29%     94.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           13251      0.61%     95.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8          103435      4.75%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      2179595                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.078527                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.491884                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         1884424                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles        48495                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles           222172                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles          714                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles         23782                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved        16144                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          180                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts       1324960                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1081                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles         23782                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         1886776                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          30862                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        11392                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles           220621                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles         6154                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts       1323292                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents          2366                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents         2428                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents            7                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands      1563138                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups      6226351                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups      6226351                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps      1351646                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps          211469                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts          159                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts           84                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts            17279                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads       308335                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       154897                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         1453                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores         7537                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded           1318841                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded          158                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued          1257086                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued          902                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined       122131                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined       298513                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           10                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      2179595                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.576752                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.372473                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      1732060     79.47%     79.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1       134074      6.15%     85.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2       110295      5.06%     90.68% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3        48093      2.21%     92.89% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4        60166      2.76%     95.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5        57835      2.65%     98.30% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6        32770      1.50%     99.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7         2732      0.13%     99.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8         1570      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      2179595                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu           3130     11.05%     11.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     11.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     11.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     11.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     11.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     11.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     11.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     11.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     11.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     11.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     11.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     11.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     11.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     11.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     11.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     11.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     11.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     11.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     11.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     11.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     11.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     11.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     11.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     11.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     11.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     11.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     11.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     11.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         24459     86.37%     97.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite          731      2.58%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu       793226     63.10%     63.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult        11016      0.88%     63.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     63.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     63.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     63.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     63.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     63.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     63.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     63.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     63.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     63.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     63.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     63.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     63.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     63.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     63.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     63.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     63.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     63.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc           75      0.01%     63.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     63.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead       298565     23.75%     87.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       154204     12.27%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total       1257086                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.547080                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              28320                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.022528                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads      4722987                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes      1441177                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses      1244326                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses       1285406                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads         2243                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads        15351                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           47                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores         1657                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads          111                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles         23782                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          27615                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         1592                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts      1318999                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts           21                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts       308335                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       154897                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts           84                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          1106                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           47                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect         5769                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect         7038                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts        12807                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts      1246856                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts       297464                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts        10228                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs              451621                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches          163383                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            154157                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.542628                       # Inst execution rate
system.switch_cpus1.iew.wb_sent               1244449                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count              1244326                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers           673582                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers          1331586                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.541527                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.505849                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      1001778                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps      1177663                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts       141427                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls          148                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts        11239                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      2155813                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.546273                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.367904                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      1727810     80.15%     80.15% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1       156797      7.27%     87.42% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2        73267      3.40%     90.82% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3        72202      3.35%     94.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4        19716      0.91%     95.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5        83870      3.89%     98.97% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6         6543      0.30%     99.28% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7         4610      0.21%     99.49% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8        10998      0.51%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      2155813                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      1001778                       # Number of instructions committed
system.switch_cpus1.commit.committedOps       1177663                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs                446210                       # Number of memory references committed
system.switch_cpus1.commit.loads               292975                       # Number of loads committed
system.switch_cpus1.commit.membars                 74                       # Number of memory barriers committed
system.switch_cpus1.commit.branches            155687                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts          1047274                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls        11503                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events        10998                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads             3463905                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes            2661991                       # The number of ROB writes
system.switch_cpus1.timesIdled                  42952                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 118215                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            1001778                       # Number of Instructions Simulated
system.switch_cpus1.committedOps              1177663                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      1001778                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.293732                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.293732                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.435971                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.435971                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads         6153491                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes        1451342                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads        1568004                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes           148                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                 2297810                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups          190499                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted       156009                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect        20053                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups        77213                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits           73060                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS           19264                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect          919                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      1822846                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts               1067198                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches             190499                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches        92324                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles               221699                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles          55948                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles         37074                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines           112920                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        19898                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      2117281                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.619304                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.967857                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         1895582     89.53%     89.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1           10268      0.48%     90.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2           16145      0.76%     90.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3           21665      1.02%     91.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4           22712      1.07%     92.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5           19265      0.91%     93.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6           10317      0.49%     94.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7           16003      0.76%     95.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8          105324      4.97%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      2117281                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.082905                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.464441                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         1804244                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles        56080                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles           221099                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles          361                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles         35495                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved        31094                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          167                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts       1308332                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1017                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles         35495                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         1809659                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          11827                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles        32630                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles           216035                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles        11633                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts       1306601                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents          1519                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents         5120                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands      1824568                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups      6076202                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups      6076202                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps      1548819                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps          275743                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts          304                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts          152                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts            36915                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads       122927                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores        65198                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads          745                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores        14531                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded           1303423                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded          304                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued          1226606                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued          248                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined       163118                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined       399729                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples      2117281                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.579331                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.272836                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      1600015     75.57%     75.57% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1       211611      9.99%     85.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2       107510      5.08%     90.64% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3        81899      3.87%     94.51% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4        64100      3.03%     97.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5        25894      1.22%     98.76% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6        16571      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7         8466      0.40%     99.94% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8         1215      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      2117281                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu            295     13.41%     13.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     13.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     13.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     13.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     13.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     13.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     13.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     13.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     13.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     13.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     13.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     13.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     13.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     13.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     13.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     13.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     13.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     13.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     13.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     13.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     13.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     13.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     13.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     13.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     13.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     13.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     13.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     13.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead           794     36.09%     49.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite         1111     50.50%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu      1032277     84.16%     84.16% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        18300      1.49%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc          152      0.01%     85.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead       110948      9.05%     94.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite        64929      5.29%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total       1226606                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.533815                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt               2200                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.001794                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads      4572941                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes      1466852                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses      1206380                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses       1228806                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads         2507                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads        22305                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores         1182                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles         35495                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles           9202                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         1162                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts      1303727                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts          568                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts       122927                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts        65198                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts          152                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents           988                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents            7                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect        10910                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect        11862                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts        22772                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts      1208220                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts       104297                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts        18386                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs              169212                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches          171271                       # Number of branches executed
system.switch_cpus2.iew.exec_stores             64915                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.525814                       # Inst execution rate
system.switch_cpus2.iew.wb_sent               1206446                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count              1206380                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers           693637                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers          1870770                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.525013                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.370776                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts       903000                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps      1111241                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts       192485                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls          304                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts        20114                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      2081786                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.533792                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.382188                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      1626317     78.12%     78.12% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1       225563     10.84%     88.96% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2        85414      4.10%     93.06% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3        40495      1.95%     95.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4        33933      1.63%     96.63% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5        19880      0.95%     97.59% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6        17756      0.85%     98.44% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7         7727      0.37%     98.81% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8        24701      1.19%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      2081786                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts       903000                       # Number of instructions committed
system.switch_cpus2.commit.committedOps       1111241                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs                164634                       # Number of memory references committed
system.switch_cpus2.commit.loads               100618                       # Number of loads committed
system.switch_cpus2.commit.membars                152                       # Number of memory barriers committed
system.switch_cpus2.commit.branches            160309                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts          1001165                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls        22891                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events        24701                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads             3360811                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes            2642957                       # The number of ROB writes
system.switch_cpus2.timesIdled                  29228                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 180529                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts             903000                       # Number of Instructions Simulated
system.switch_cpus2.committedOps              1111241                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total       903000                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.544640                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.544640                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.392983                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.392983                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads         5436124                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes        1681988                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads        1211350                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes           304                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                 2297807                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups          190412                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted       155936                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect        20045                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups        77180                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits           73028                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS           19252                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect          919                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      1821889                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts               1066651                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches             190412                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches        92280                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles               221583                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles          55927                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles         36904                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines           112864                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        19890                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      2116025                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.619345                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.967910                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         1894442     89.53%     89.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1           10259      0.48%     90.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2           16140      0.76%     90.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3           21655      1.02%     91.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4           22701      1.07%     92.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5           19256      0.91%     93.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6           10309      0.49%     94.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           15996      0.76%     95.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8          105267      4.97%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      2116025                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.082867                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.464204                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         1803239                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles        55958                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles           220981                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles          363                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles         35482                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved        31080                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          167                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts       1307641                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1017                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles         35482                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         1808650                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          12025                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles        32291                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles           215919                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles        11656                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts       1305912                       # Number of instructions processed by rename
system.switch_cpus3.rename.IQFullEvents          1547                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents         5114                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands      1823622                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups      6072944                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups      6072944                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps      1547987                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps          275635                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts          304                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts          152                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts            36941                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads       122855                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores        65153                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads          745                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores        14516                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded           1302733                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded          304                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued          1225937                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued          248                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined       163060                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined       399606                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples      2116025                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.579358                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.272865                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      1599035     75.57%     75.57% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1       211512     10.00%     85.56% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2       107443      5.08%     90.64% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3        81849      3.87%     94.51% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4        64069      3.03%     97.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5        25876      1.22%     98.76% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6        16567      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7         8458      0.40%     99.94% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8         1216      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      2116025                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu            295     13.42%     13.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     13.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     13.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     13.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     13.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     13.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     13.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     13.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     13.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     13.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     13.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     13.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     13.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     13.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     13.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     13.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     13.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     13.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     13.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     13.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     13.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     13.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     13.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     13.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     13.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     13.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     13.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     13.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead           794     36.12%     49.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite         1109     50.45%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu      1031745     84.16%     84.16% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult        18280      1.49%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc          152      0.01%     85.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead       110876      9.04%     94.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite        64884      5.29%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total       1225937                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.533525                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt               2198                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.001793                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads      4570345                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes      1466104                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses      1205724                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses       1228135                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads         2500                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads        22293                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores         1182                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles         35482                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles           9349                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         1172                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts      1303037                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts          568                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts       122855                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts        65153                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts          152                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents           997                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents            7                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect        10906                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect        11858                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts        22764                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts      1207563                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts       104233                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts        18374                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs              169103                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches          171188                       # Number of branches executed
system.switch_cpus3.iew.exec_stores             64870                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.525528                       # Inst execution rate
system.switch_cpus3.iew.wb_sent               1205790                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count              1205724                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers           693245                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers          1869698                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.524728                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.370779                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts       902504                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps      1110624                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts       192418                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls          304                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts        20106                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      2080543                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.533814                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.382161                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      1625300     78.12%     78.12% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1       225460     10.84%     88.96% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2        85370      4.10%     93.06% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3        40478      1.95%     95.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4        33920      1.63%     96.63% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5        19869      0.95%     97.59% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6        17741      0.85%     98.44% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7         7721      0.37%     98.81% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8        24684      1.19%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      2080543                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts       902504                       # Number of instructions committed
system.switch_cpus3.commit.committedOps       1110624                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs                164533                       # Number of memory references committed
system.switch_cpus3.commit.loads               100562                       # Number of loads committed
system.switch_cpus3.commit.membars                152                       # Number of memory barriers committed
system.switch_cpus3.commit.branches            160230                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts          1000602                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls        22877                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events        24684                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads             3358901                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes            2641570                       # The number of ROB writes
system.switch_cpus3.timesIdled                  29217                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 181782                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts             902504                       # Number of Instructions Simulated
system.switch_cpus3.committedOps              1110624                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total       902504                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.546035                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.546035                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.392768                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.392768                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads         5433131                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes        1681097                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads        1210704                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes           304                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus4.numCycles                 2297810                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups          209550                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted       174561                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect        20682                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups        79287                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits           74286                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS           21984                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect          930                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles      1810717                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts               1148623                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches             209550                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches        96270                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles               238234                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles          58517                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles         49535                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines           114017                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes        19706                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples      2136131                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.661305                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     2.042250                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0         1897897     88.85%     88.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1           14333      0.67%     89.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2           17940      0.84%     90.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3           28904      1.35%     91.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4           12191      0.57%     92.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5           15725      0.74%     93.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6           18097      0.85%     93.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7            8613      0.40%     94.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8          122431      5.73%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total      2136131                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.091196                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.499877                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles         1800148                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles        61372                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles           236997                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles          184                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles         37429                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved        31641                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          217                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts       1402921                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1289                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles         37429                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles         1802470                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles           5616                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles        50265                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles           234823                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles         5527                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts       1393400                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents            6                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents           796                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents         3760                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands      1946633                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups      6474325                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups      6474325                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps      1593951                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps          352656                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts          331                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts          172                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts            20838                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads       131653                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores        67370                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads          825                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores        14884                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded           1357522                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded          333                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued          1291939                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued         1603                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined       183868                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined       388110                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples      2136131                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.604803                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.327156                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0      1590474     74.46%     74.46% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1       247517     11.59%     86.04% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2       101815      4.77%     90.81% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3        57394      2.69%     93.50% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4        77506      3.63%     97.12% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5        24321      1.14%     98.26% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6        23745      1.11%     99.37% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7        12361      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8          998      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total      2136131                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu           8952     78.73%     78.73% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     78.73% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     78.73% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     78.73% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     78.73% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     78.73% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     78.73% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     78.73% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     78.73% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     78.73% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     78.73% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     78.73% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     78.73% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     78.73% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     78.73% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     78.73% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     78.73% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     78.73% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     78.73% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     78.73% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     78.73% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     78.73% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     78.73% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     78.73% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     78.73% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     78.73% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     78.73% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.73% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     78.73% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead          1255     11.04%     89.76% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite         1164     10.24%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu      1088582     84.26%     84.26% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult        17508      1.36%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc          158      0.01%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead       118677      9.19%     94.81% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite        67014      5.19%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total       1291939                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.562248                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt              11371                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.008801                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads      4732982                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes      1541743                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses      1255968                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses       1303310                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads         1036                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads        27934                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores         1450                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles         37429                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles           4167                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles          542                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts      1357856                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts         1041                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts       131653                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts        67370                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts          173                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents           477                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents           21                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect        11302                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect        12142                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts        23444                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts      1267644                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts       116209                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts        24294                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs              183181                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches          178830                       # Number of branches executed
system.switch_cpus4.iew.exec_stores             66972                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.551675                       # Inst execution rate
system.switch_cpus4.iew.wb_sent               1256012                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count              1255968                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers           752386                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers          2020960                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.546593                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.372291                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts       927414                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps      1142917                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts       214935                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls          321                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts        20642                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples      2098702                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.544583                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.364689                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0      1615074     76.96%     76.96% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1       245203     11.68%     88.64% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2        88871      4.23%     92.87% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3        44062      2.10%     94.97% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4        40605      1.93%     96.91% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5        17221      0.82%     97.73% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6        16957      0.81%     98.54% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7         8153      0.39%     98.93% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8        22556      1.07%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total      2098702                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts       927414                       # Number of instructions committed
system.switch_cpus4.commit.committedOps       1142917                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs                169636                       # Number of memory references committed
system.switch_cpus4.commit.loads               103719                       # Number of loads committed
system.switch_cpus4.commit.membars                160                       # Number of memory barriers committed
system.switch_cpus4.commit.branches            165695                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts          1028982                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls        23615                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events        22556                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads             3433985                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes            2753153                       # The number of ROB writes
system.switch_cpus4.timesIdled                  29290                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                 161679                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts             927414                       # Number of Instructions Simulated
system.switch_cpus4.committedOps              1142917                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total       927414                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.477653                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.477653                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.403608                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.403608                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads         5701684                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes        1757003                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads        1295959                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes           320                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus5.numCycles                 2297810                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups          190393                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted       155920                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect        20043                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups        77172                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits           73020                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS           19251                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect          919                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles      1821738                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts               1066563                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches             190393                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches        92271                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles               221565                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles          55922                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles         37186                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines           112855                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes        19888                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples      2116135                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.619264                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.967798                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0         1894570     89.53%     89.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1           10259      0.48%     90.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2           16139      0.76%     90.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3           21653      1.02%     91.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4           22697      1.07%     92.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5           19254      0.91%     93.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6           10309      0.49%     94.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7           15994      0.76%     95.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8          105260      4.97%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total      2116135                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.082858                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.464165                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles         1803138                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles        56189                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles           220966                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles          361                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles         35479                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved        31077                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          167                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts       1307545                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1017                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles         35479                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles         1808551                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles          11985                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles        32595                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles           215903                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles        11620                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts       1305811                       # Number of instructions processed by rename
system.switch_cpus5.rename.IQFullEvents          1511                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents         5115                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands      1823471                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups      6072492                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups      6072492                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps      1547842                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps          275605                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts          304                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts          152                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts            36915                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads       122848                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores        65150                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads          744                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores        14516                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded           1302636                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded          304                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued          1225842                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued          248                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined       163054                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined       399604                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.issued_per_cycle::samples      2116135                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.579283                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.272785                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0      1599180     75.57%     75.57% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1       211498      9.99%     85.57% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2       107435      5.08%     90.64% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3        81847      3.87%     94.51% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4        64066      3.03%     97.54% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5        25871      1.22%     98.76% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6        16566      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7         8458      0.40%     99.94% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8         1214      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total      2116135                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu            296     13.46%     13.46% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     13.46% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     13.46% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     13.46% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     13.46% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     13.46% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     13.46% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     13.46% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     13.46% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     13.46% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     13.46% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     13.46% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     13.46% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     13.46% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     13.46% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     13.46% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     13.46% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     13.46% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     13.46% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     13.46% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     13.46% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     13.46% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     13.46% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     13.46% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     13.46% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     13.46% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     13.46% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.46% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     13.46% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead           794     36.11%     49.57% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite         1109     50.43%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu      1031659     84.16%     84.16% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult        18280      1.49%     85.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc          152      0.01%     85.66% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.66% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.66% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.66% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead       110870      9.04%     94.71% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite        64881      5.29%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total       1225842                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.533483                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt               2199                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.001794                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads      4570265                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes      1466001                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses      1205629                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses       1228041                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads         2500                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads        22292                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores         1182                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles         35479                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles           9355                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles         1172                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts      1302940                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts          568                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts       122848                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts        65150                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts          152                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents           997                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents            7                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect        10906                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect        11857                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts        22763                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts      1207468                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts       104227                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts        18373                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs              169093                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches          171170                       # Number of branches executed
system.switch_cpus5.iew.exec_stores             64866                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.525486                       # Inst execution rate
system.switch_cpus5.iew.wb_sent               1205695                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count              1205629                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers           693202                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers          1869588                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.524686                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.370778                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts       902421                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps      1110522                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts       192405                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls          304                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts        20105                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples      2080655                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.533737                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.382104                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0      1625460     78.12%     78.12% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1       225441     10.84%     88.96% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2        85358      4.10%     93.06% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3        40471      1.95%     95.01% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4        33913      1.63%     96.64% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5        19865      0.95%     97.59% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6        17739      0.85%     98.44% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7         7723      0.37%     98.81% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8        24685      1.19%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total      2080655                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts       902421                       # Number of instructions committed
system.switch_cpus5.commit.committedOps       1110522                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs                164521                       # Number of memory references committed
system.switch_cpus5.commit.loads               100553                       # Number of loads committed
system.switch_cpus5.commit.membars                152                       # Number of memory barriers committed
system.switch_cpus5.commit.branches            160210                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts          1000516                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls        22876                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events        24685                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads             3358897                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes            2641356                       # The number of ROB writes
system.switch_cpus5.timesIdled                  29214                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                 181675                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts             902421                       # Number of Instructions Simulated
system.switch_cpus5.committedOps              1110522                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total       902421                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.546273                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.546273                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.392731                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.392731                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads         5432719                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes        1680955                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads        1210609                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes           304                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus6.numCycles                 2297810                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups          209652                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted       174628                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect        20697                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups        79506                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits           74423                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS           22008                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect          941                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles      1811052                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts               1149124                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches             209652                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches        96431                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles               238455                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles          58618                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles         48858                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines           114080                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes        19713                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples      2136095                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.661592                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     2.042436                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0         1897640     88.84%     88.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1           14374      0.67%     89.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2           18064      0.85%     90.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3           28927      1.35%     91.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4           12161      0.57%     92.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5           15751      0.74%     93.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6           18154      0.85%     93.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7            8574      0.40%     94.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8          122450      5.73%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total      2136095                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.091240                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.500095                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles         1800509                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles        60695                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles           237212                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles          169                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles         37509                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved        31661                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          222                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts       1403411                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1312                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles         37509                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles         1802851                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles           5581                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles        49603                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles           235020                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles         5530                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts       1393793                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents           767                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents         3806                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands      1946491                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups      6476159                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups      6476159                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps      1593750                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps          352731                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts          337                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts          178                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts            20767                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads       131860                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores        67382                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads          791                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores        14903                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded           1358247                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded          340                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued          1292163                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued         1652                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined       185106                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined       391230                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved           18                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples      2136095                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.604918                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.327712                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0      1590521     74.46%     74.46% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1       247469     11.59%     86.04% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2       101852      4.77%     90.81% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3        57281      2.68%     93.49% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4        77316      3.62%     97.11% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5        24395      1.14%     98.26% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6        23931      1.12%     99.38% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7        12318      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8         1012      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total      2136095                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu           8993     78.66%     78.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     78.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     78.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     78.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     78.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     78.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     78.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     78.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     78.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     78.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     78.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     78.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     78.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     78.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     78.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     78.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     78.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     78.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     78.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     78.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     78.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     78.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     78.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     78.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     78.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     78.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     78.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     78.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead          1275     11.15%     89.81% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite         1165     10.19%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu      1088704     84.25%     84.25% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult        17502      1.35%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc          158      0.01%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead       118797      9.19%     94.81% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite        67002      5.19%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total       1292163                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.562345                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt              11433                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.008848                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads      4733506                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes      1543713                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses      1256050                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses       1303596                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads          991                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads        28150                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores         1471                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles         37509                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles           4197                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles          537                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts      1358588                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts         1096                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts       131860                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts        67382                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts          179                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents           473                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents           21                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect        11427                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect        12130                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts        23557                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts      1267819                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts       116277                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts        24344                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs              183235                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches          178834                       # Number of branches executed
system.switch_cpus6.iew.exec_stores             66958                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.551751                       # Inst execution rate
system.switch_cpus6.iew.wb_sent               1256094                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count              1256050                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers           752395                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers          2021156                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.546629                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.372260                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts       927300                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps      1142777                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts       215813                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls          322                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts        20653                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples      2098586                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.544546                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.364424                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0      1614768     76.95%     76.95% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1       245380     11.69%     88.64% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2        88935      4.24%     92.88% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3        44235      2.11%     94.98% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4        40473      1.93%     96.91% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5        17179      0.82%     97.73% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6        16911      0.81%     98.54% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7         8071      0.38%     98.92% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8        22634      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total      2098586                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts       927300                       # Number of instructions committed
system.switch_cpus6.commit.committedOps       1142777                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs                169618                       # Number of memory references committed
system.switch_cpus6.commit.loads               103709                       # Number of loads committed
system.switch_cpus6.commit.membars                160                       # Number of memory barriers committed
system.switch_cpus6.commit.branches            165675                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts          1028854                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls        23611                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events        22634                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads             3434529                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes            2754702                       # The number of ROB writes
system.switch_cpus6.timesIdled                  29296                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                 161715                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts             927300                       # Number of Instructions Simulated
system.switch_cpus6.committedOps              1142777                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total       927300                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.477958                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.477958                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.403558                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.403558                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads         5702289                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes        1756728                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads        1296429                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes           322                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus7.numCycles                 2297810                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups          190417                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted       155940                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect        20046                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups        77183                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits           73031                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS           19252                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect          919                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles      1821931                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts               1066669                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches             190417                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches        92283                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles               221587                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles          55928                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles         36479                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines           112868                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes        19891                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples      2115646                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.619464                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.968077                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0         1894059     89.53%     89.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1           10260      0.48%     90.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2           16141      0.76%     90.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3           21655      1.02%     91.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4           22701      1.07%     92.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5           19256      0.91%     93.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6           10310      0.49%     94.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7           15997      0.76%     95.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8          105267      4.98%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total      2115646                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.082869                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.464211                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles         1803301                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles        55512                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles           220986                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles          363                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles         35482                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved        31081                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          167                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts       1307665                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1017                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles         35482                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles         1808714                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles          12099                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles        31777                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles           215922                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles        11650                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts       1305925                       # Number of instructions processed by rename
system.switch_cpus7.rename.IQFullEvents          1542                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents         5113                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands      1823644                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups      6072996                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups      6072996                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps      1548012                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps          275632                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts          304                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts          152                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts            36943                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads       122854                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores        65153                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads          744                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores        14516                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded           1302749                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded          304                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued          1225954                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued          248                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined       163059                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined       399601                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.issued_per_cycle::samples      2115646                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.579470                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.272960                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0      1598647     75.56%     75.56% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1       211514     10.00%     85.56% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2       107449      5.08%     90.64% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3        81852      3.87%     94.51% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4        64067      3.03%     97.54% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5        25875      1.22%     98.76% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6        16568      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7         8457      0.40%     99.94% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8         1217      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total      2115646                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu            295     13.42%     13.42% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     13.42% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     13.42% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     13.42% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     13.42% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     13.42% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     13.42% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     13.42% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     13.42% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     13.42% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     13.42% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     13.42% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     13.42% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     13.42% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     13.42% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     13.42% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     13.42% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     13.42% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     13.42% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     13.42% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     13.42% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     13.42% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     13.42% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     13.42% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     13.42% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     13.42% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     13.42% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.42% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     13.42% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead           794     36.12%     49.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite         1109     50.45%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu      1031762     84.16%     84.16% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult        18280      1.49%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc          152      0.01%     85.66% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.66% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.66% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.66% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead       110876      9.04%     94.71% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite        64884      5.29%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total       1225954                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.533531                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt               2198                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.001793                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads      4570000                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes      1466119                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses      1205741                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses       1228152                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads         2500                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads        22292                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores         1182                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles         35482                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles           9427                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles         1176                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts      1303053                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts          568                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts       122854                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts        65153                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts          152                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents          1000                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents            7                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect        10907                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect        11858                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts        22765                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts      1207580                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts       104233                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts        18374                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs              169103                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches          171191                       # Number of branches executed
system.switch_cpus7.iew.exec_stores             64870                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.525535                       # Inst execution rate
system.switch_cpus7.iew.wb_sent               1205807                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count              1205741                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers           693256                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers          1869723                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.524735                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.370780                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts       902520                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps      1110640                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts       192418                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls          304                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts        20107                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples      2080164                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.533919                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.382281                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0      1624913     78.11%     78.11% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1       225467     10.84%     88.95% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2        85372      4.10%     93.06% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3        40476      1.95%     95.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4        33919      1.63%     96.63% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5        19869      0.96%     97.59% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6        17741      0.85%     98.44% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7         7722      0.37%     98.81% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8        24685      1.19%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total      2080164                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts       902520                       # Number of instructions committed
system.switch_cpus7.commit.committedOps       1110640                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs                164533                       # Number of memory references committed
system.switch_cpus7.commit.loads               100562                       # Number of loads committed
system.switch_cpus7.commit.membars                152                       # Number of memory barriers committed
system.switch_cpus7.commit.branches            160233                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts          1000615                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls        22877                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events        24685                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads             3358537                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes            2641602                       # The number of ROB writes
system.switch_cpus7.timesIdled                  29222                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                 182164                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts             902520                       # Number of Instructions Simulated
system.switch_cpus7.committedOps              1110640                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total       902520                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.545993                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.545993                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.392774                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.392774                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads         5433197                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes        1681123                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads        1210722                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes           304                       # number of misc regfile writes
system.l2.replacements                            985                       # number of replacements
system.l2.tagsinuse                      32763.761234                       # Cycle average of tags in use
system.l2.total_refs                          1489793                       # Total number of references to valid blocks.
system.l2.sampled_refs                          33751                       # Sample count of references to valid blocks.
system.l2.avg_refs                          44.140707                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           334.094482                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     13.164614                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    110.389082                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     13.134305                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    109.293975                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     13.590051                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data     40.744598                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     13.589254                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data     43.724845                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.inst     19.893492                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.data     25.772905                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.inst     13.589674                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.data     41.881497                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.inst     20.477314                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.data     23.754064                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.inst     13.588718                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.data     43.986734                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           5964.177027                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           5972.798149                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           3620.396733                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           3611.803966                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.data           2689.810282                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.data           3660.592431                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.data           2700.773318                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.data           3648.739722                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.010196                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000402                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.003369                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000401                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.003335                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000415                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.001243                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000415                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.001334                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.inst     0.000607                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.data     0.000787                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.inst     0.000415                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.data     0.001278                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.inst     0.000625                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.data     0.000725                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.inst     0.000415                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.data     0.001342                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.182012                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.182275                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.110486                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.110224                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.data             0.082086                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.data             0.111712                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.data             0.082421                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.data             0.111351                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999871                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data          496                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data          510                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data          291                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data          286                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data          269                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data          289                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data          272                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data          289                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    2706                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks              965                       # number of Writeback hits
system.l2.Writeback_hits::total                   965                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus4.data            2                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data            2                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     4                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.data          496                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data          510                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data          291                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data          286                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data          271                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data          289                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data          274                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data          289                       # number of demand (read+write) hits
system.l2.demand_hits::total                     2710                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data          496                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data          510                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data          291                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data          286                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data          271                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data          289                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data          274                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data          289                       # number of overall hits
system.l2.overall_hits::total                    2710                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data          203                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          199                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data           79                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data           84                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst           27                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data           59                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data           81                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst           28                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data           55                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data           81                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   980                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data          203                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          199                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data           79                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data           84                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           27                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data           59                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data           81                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           28                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data           55                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data           81                       # number of demand (read+write) misses
system.l2.demand_misses::total                    980                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data          203                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          199                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data           79                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data           84                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           27                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data           59                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data           81                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           28                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data           55                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data           81                       # number of overall misses
system.l2.overall_misses::total                   980                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2111232                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     30851627                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2172473                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     30040391                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      2060247                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data     11747347                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      2191921                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     12450962                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst      4223740                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data      9006134                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst      2088948                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data     12121553                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst      4140397                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data      8332048                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst      2250714                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data     12195931                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       147985665                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2111232                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     30851627                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2172473                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     30040391                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      2060247                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data     11747347                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      2191921                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     12450962                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst      4223740                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data      9006134                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst      2088948                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data     12121553                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst      4140397                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data      8332048                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst      2250714                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data     12195931                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        147985665                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2111232                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     30851627                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2172473                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     30040391                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      2060247                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data     11747347                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      2191921                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     12450962                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst      4223740                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data      9006134                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst      2088948                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data     12121553                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst      4140397                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data      8332048                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst      2250714                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data     12195931                       # number of overall miss cycles
system.l2.overall_miss_latency::total       147985665                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data          699                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data          709                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data          370                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data          370                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst           29                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data          328                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data          370                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst           30                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data          327                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data          370                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                3686                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks          965                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total               965                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data            2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data            2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 4                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data          699                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data          709                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data          370                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data          370                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst           29                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data          330                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data          370                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           30                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data          329                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data          370                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 3690                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data          699                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data          709                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data          370                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data          370                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst           29                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data          330                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data          370                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           30                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data          329                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data          370                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                3690                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.290415                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.280677                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.213514                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.227027                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst     0.931034                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.179878                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.218919                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst     0.933333                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.168196                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.218919                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.265871                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.290415                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.280677                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.213514                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.227027                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.931034                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.178788                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.218919                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.933333                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.167173                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.218919                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.265583                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.290415                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.280677                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.213514                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.227027                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.931034                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.178788                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.218919                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.933333                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.167173                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.218919                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.265583                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 150802.285714                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 151978.458128                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 155176.642857                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 150956.738693                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 147160.500000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 148700.594937                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 156565.785714                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 148225.738095                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 156434.814815                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 152646.338983                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 149210.571429                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 149648.802469                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 147871.321429                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 151491.781818                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 160765.285714                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 150567.049383                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 151005.780612                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 150802.285714                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 151978.458128                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 155176.642857                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 150956.738693                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 147160.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 148700.594937                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 156565.785714                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 148225.738095                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 156434.814815                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 152646.338983                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 149210.571429                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 149648.802469                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 147871.321429                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 151491.781818                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 160765.285714                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 150567.049383                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 151005.780612                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 150802.285714                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 151978.458128                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 155176.642857                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 150956.738693                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 147160.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 148700.594937                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 156565.785714                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 148225.738095                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 156434.814815                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 152646.338983                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 149210.571429                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 149648.802469                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 147871.321429                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 151491.781818                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 160765.285714                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 150567.049383                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 151005.780612                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  409                       # number of writebacks
system.l2.writebacks::total                       409                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data          203                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          199                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data           79                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data           84                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst           27                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data           59                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data           81                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst           28                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data           55                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data           81                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              980                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data          203                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data          199                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data           79                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data           84                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst           27                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data           59                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data           81                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst           28                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data           55                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data           81                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               980                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data          203                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data          199                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data           79                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data           84                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst           27                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data           59                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data           81                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst           28                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data           55                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data           81                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              980                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1298153                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     19028430                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1357457                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     18452674                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1245795                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data      7145580                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      1381798                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data      7559697                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst      2653328                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data      5570030                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst      1275987                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data      7404182                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst      2507746                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data      5130686                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst      1438604                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data      7478225                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     90928372                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1298153                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     19028430                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1357457                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     18452674                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1245795                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data      7145580                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      1381798                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data      7559697                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst      2653328                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data      5570030                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst      1275987                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data      7404182                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst      2507746                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data      5130686                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst      1438604                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data      7478225                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     90928372                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1298153                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     19028430                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1357457                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     18452674                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1245795                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data      7145580                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      1381798                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data      7559697                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst      2653328                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data      5570030                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst      1275987                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data      7404182                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst      2507746                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data      5130686                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst      1438604                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data      7478225                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     90928372                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.290415                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.280677                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.213514                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.227027                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.931034                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.179878                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.218919                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.933333                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.168196                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.218919                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.265871                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.290415                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.280677                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.213514                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.227027                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst     0.931034                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.178788                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.218919                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst     0.933333                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.167173                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.218919                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.265583                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.290415                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.280677                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.213514                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.227027                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst     0.931034                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.178788                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.218919                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst     0.933333                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.167173                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.218919                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.265583                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 92725.214286                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 93736.108374                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 96961.214286                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 92727.005025                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 88985.357143                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 90450.379747                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 98699.857143                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 89996.392857                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 98271.407407                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 94407.288136                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 91141.928571                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 91409.654321                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 89562.357143                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 93285.200000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 102757.428571                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 92323.765432                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 92784.053061                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 92725.214286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 93736.108374                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 96961.214286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 92727.005025                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 88985.357143                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 90450.379747                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 98699.857143                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 89996.392857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst 98271.407407                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 94407.288136                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 91141.928571                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 91409.654321                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 89562.357143                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 93285.200000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst 102757.428571                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 92323.765432                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92784.053061                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 92725.214286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 93736.108374                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 96961.214286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 92727.005025                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 88985.357143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 90450.379747                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 98699.857143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 89996.392857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst 98271.407407                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 94407.288136                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 91141.928571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 91409.654321                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 89562.357143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 93285.200000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst 102757.428571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 92323.765432                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92784.053061                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               556.163750                       # Cycle average of tags in use
system.cpu0.icache.total_refs               750118199                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   557                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1346711.308797                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.163750                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          543                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.021096                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.870192                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.891288                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       110367                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         110367                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       110367                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          110367                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       110367                       # number of overall hits
system.cpu0.icache.overall_hits::total         110367                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2489266                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2489266                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2489266                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2489266                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2489266                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2489266                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       110383                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       110383                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       110383                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       110383                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       110383                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       110383                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000145                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000145                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000145                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000145                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000145                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000145                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 155579.125000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 155579.125000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 155579.125000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 155579.125000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 155579.125000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 155579.125000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2244545                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2244545                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2244545                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2244545                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2244545                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2244545                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000127                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000127                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000127                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000127                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000127                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000127                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 160324.642857                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 160324.642857                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 160324.642857                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 160324.642857                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 160324.642857                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 160324.642857                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                   699                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               281231119                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                   955                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              294482.847120                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   100.411635                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data   155.588365                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.392233                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.607767                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       280424                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         280424                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       152938                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        152938                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data           75                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total           75                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data           74                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           74                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       433362                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          433362                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       433362                       # number of overall hits
system.cpu0.dcache.overall_hits::total         433362                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         2459                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         2459                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         2459                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          2459                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         2459                       # number of overall misses
system.cpu0.dcache.overall_misses::total         2459                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    263547682                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    263547682                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    263547682                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    263547682                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    263547682                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    263547682                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       282883                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       282883                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       152938                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       152938                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data           75                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total           75                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data           74                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           74                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       435821                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       435821                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       435821                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       435821                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.008693                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.008693                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005642                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005642                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005642                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005642                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 107176.771858                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 107176.771858                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 107176.771858                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 107176.771858                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 107176.771858                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 107176.771858                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          229                       # number of writebacks
system.cpu0.dcache.writebacks::total              229                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         1760                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         1760                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         1760                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         1760                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         1760                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         1760                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data          699                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          699                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data          699                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          699                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data          699                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          699                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data     66996989                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     66996989                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data     66996989                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     66996989                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data     66996989                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     66996989                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002471                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002471                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001604                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001604                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001604                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001604                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 95846.908441                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 95846.908441                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 95846.908441                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 95846.908441                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 95846.908441                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 95846.908441                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               556.133437                       # Cycle average of tags in use
system.cpu1.icache.total_refs               750118296                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   557                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1346711.482944                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.133437                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          543                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.021047                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.870192                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.891239                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       110464                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         110464                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       110464                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          110464                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       110464                       # number of overall hits
system.cpu1.icache.overall_hits::total         110464                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.cpu1.icache.overall_misses::total           15                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2556751                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2556751                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2556751                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2556751                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2556751                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2556751                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       110479                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       110479                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       110479                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       110479                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       110479                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       110479                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000136                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000136                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000136                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000136                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000136                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000136                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 170450.066667                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 170450.066667                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 170450.066667                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 170450.066667                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 170450.066667                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 170450.066667                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2308445                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2308445                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2308445                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2308445                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2308445                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2308445                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000127                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000127                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000127                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000127                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000127                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000127                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 164888.928571                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 164888.928571                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 164888.928571                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 164888.928571                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 164888.928571                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 164888.928571                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                   709                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               281231547                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                   965                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              291431.654922                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   100.563644                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data   155.436356                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.392827                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.607173                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       280705                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         280705                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       153085                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        153085                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data           75                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total           75                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data           74                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total           74                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       433790                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          433790                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       433790                       # number of overall hits
system.cpu1.dcache.overall_hits::total         433790                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         2486                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         2486                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         2486                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          2486                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         2486                       # number of overall misses
system.cpu1.dcache.overall_misses::total         2486                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    261630857                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    261630857                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    261630857                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    261630857                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    261630857                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    261630857                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       283191                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       283191                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       153085                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       153085                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data           75                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total           75                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data           74                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total           74                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       436276                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       436276                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       436276                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       436276                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.008779                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.008779                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005698                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005698                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005698                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005698                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 105241.696299                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 105241.696299                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 105241.696299                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 105241.696299                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 105241.696299                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 105241.696299                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          234                       # number of writebacks
system.cpu1.dcache.writebacks::total              234                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         1777                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         1777                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         1777                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         1777                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         1777                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         1777                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data          709                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          709                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data          709                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          709                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data          709                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          709                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     67239456                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     67239456                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     67239456                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     67239456                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     67239456                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     67239456                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002504                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002504                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001625                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001625                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001625                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001625                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 94837.032440                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 94837.032440                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 94837.032440                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 94837.032440                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 94837.032440                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 94837.032440                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               488.589201                       # Cycle average of tags in use
system.cpu2.icache.total_refs               731806571                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   489                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1496536.955010                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.589201                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          475                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.021778                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.761218                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.782996                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst       112905                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         112905                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst       112905                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          112905                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst       112905                       # number of overall hits
system.cpu2.icache.overall_hits::total         112905                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           15                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           15                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           15                       # number of overall misses
system.cpu2.icache.overall_misses::total           15                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2427371                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2427371                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2427371                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2427371                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2427371                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2427371                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst       112920                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       112920                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst       112920                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       112920                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst       112920                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       112920                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000133                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000133                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000133                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000133                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000133                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000133                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 161824.733333                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 161824.733333                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 161824.733333                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 161824.733333                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 161824.733333                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 161824.733333                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            1                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            1                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2183548                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2183548                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2183548                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2183548                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2183548                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2183548                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000124                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000124                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000124                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000124                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000124                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000124                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 155967.714286                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 155967.714286                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 155967.714286                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 155967.714286                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 155967.714286                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 155967.714286                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                   370                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               110531550                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                   626                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              176567.971246                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   139.851737                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data   116.148263                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.546296                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.453704                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data        76375                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total          76375                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data        63729                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total         63729                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data          152                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          152                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data          152                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          152                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data       140104                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          140104                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data       140104                       # number of overall hits
system.cpu2.dcache.overall_hits::total         140104                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         1222                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         1222                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         1222                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          1222                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         1222                       # number of overall misses
system.cpu2.dcache.overall_misses::total         1222                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    131017937                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    131017937                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    131017937                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    131017937                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    131017937                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    131017937                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data        77597                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total        77597                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data        63729                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total        63729                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data          152                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          152                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data          152                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          152                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data       141326                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       141326                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data       141326                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       141326                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.015748                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.015748                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008647                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008647                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008647                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008647                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 107215.987725                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 107215.987725                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 107215.987725                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 107215.987725                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 107215.987725                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 107215.987725                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks           84                       # number of writebacks
system.cpu2.dcache.writebacks::total               84                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data          852                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total          852                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data          852                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total          852                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data          852                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total          852                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data          370                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total          370                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data          370                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total          370                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data          370                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total          370                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     31605744                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     31605744                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data     31605744                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     31605744                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data     31605744                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     31605744                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004768                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004768                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002618                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002618                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002618                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002618                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 85420.929730                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 85420.929730                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 85420.929730                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 85420.929730                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 85420.929730                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 85420.929730                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               488.588399                       # Cycle average of tags in use
system.cpu3.icache.total_refs               731806515                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   489                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1496536.840491                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    13.588399                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          475                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.021776                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.761218                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.782994                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       112849                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         112849                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       112849                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          112849                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       112849                       # number of overall hits
system.cpu3.icache.overall_hits::total         112849                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           15                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           15                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           15                       # number of overall misses
system.cpu3.icache.overall_misses::total           15                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      2582345                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      2582345                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      2582345                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      2582345                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      2582345                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      2582345                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       112864                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       112864                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       112864                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       112864                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       112864                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       112864                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000133                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000133                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000133                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000133                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000133                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000133                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 172156.333333                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 172156.333333                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 172156.333333                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 172156.333333                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 172156.333333                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 172156.333333                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            1                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            1                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            1                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      2327516                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2327516                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      2327516                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2327516                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      2327516                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2327516                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000124                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000124                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000124                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000124                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000124                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000124                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 166251.142857                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 166251.142857                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 166251.142857                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 166251.142857                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 166251.142857                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 166251.142857                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                   370                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               110531457                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                   626                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              176567.822684                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   139.797988                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data   116.202012                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.546086                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.453914                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        76327                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          76327                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        63684                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         63684                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          152                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          152                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          152                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          152                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       140011                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          140011                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       140011                       # number of overall hits
system.cpu3.dcache.overall_hits::total         140011                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         1222                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         1222                       # number of ReadReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         1222                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          1222                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         1222                       # number of overall misses
system.cpu3.dcache.overall_misses::total         1222                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    132957113                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    132957113                       # number of ReadReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    132957113                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    132957113                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    132957113                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    132957113                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        77549                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        77549                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        63684                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        63684                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          152                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          152                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          152                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          152                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       141233                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       141233                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       141233                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       141233                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.015758                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.015758                       # miss rate for ReadReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008652                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008652                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008652                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008652                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 108802.874795                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 108802.874795                       # average ReadReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 108802.874795                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 108802.874795                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 108802.874795                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 108802.874795                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks           84                       # number of writebacks
system.cpu3.dcache.writebacks::total               84                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data          852                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total          852                       # number of ReadReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data          852                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total          852                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data          852                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total          852                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data          370                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          370                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data          370                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total          370                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data          370                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total          370                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     32172190                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     32172190                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     32172190                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     32172190                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     32172190                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     32172190                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004771                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004771                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002620                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002620                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002620                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002620                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 86951.864865                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 86951.864865                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 86951.864865                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 86951.864865                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 86951.864865                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 86951.864865                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               475.992569                       # Cycle average of tags in use
system.cpu4.icache.total_refs               735274818                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   484                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1519162.847107                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    20.992569                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          455                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.033642                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.729167                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.762809                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst       113977                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total         113977                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst       113977                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total          113977                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst       113977                       # number of overall hits
system.cpu4.icache.overall_hits::total         113977                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           40                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           40                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           40                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            40                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           40                       # number of overall misses
system.cpu4.icache.overall_misses::total           40                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      6394240                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      6394240                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      6394240                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      6394240                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      6394240                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      6394240                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst       114017                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total       114017                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst       114017                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total       114017                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst       114017                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total       114017                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000351                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000351                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000351                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000351                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000351                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000351                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst       159856                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total       159856                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst       159856                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total       159856                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst       159856                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total       159856                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           11                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           11                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           11                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           29                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           29                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           29                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           29                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           29                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      4784222                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      4784222                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      4784222                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      4784222                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      4784222                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      4784222                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000254                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000254                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000254                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000254                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000254                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000254                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 164973.172414                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 164973.172414                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 164973.172414                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 164973.172414                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 164973.172414                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 164973.172414                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                   330                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               106620750                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                   586                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              181946.672355                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   123.892369                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data   132.107631                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.483955                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.516045                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data        89127                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total          89127                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data        65583                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total         65583                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data          162                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total          162                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data          160                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total          160                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data       154710                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total          154710                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data       154710                       # number of overall hits
system.cpu4.dcache.overall_hits::total         154710                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data          860                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total          860                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data            7                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total            7                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data          867                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total           867                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data          867                       # number of overall misses
system.cpu4.dcache.overall_misses::total          867                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data     80489626                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total     80489626                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data       508527                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total       508527                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data     80998153                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total     80998153                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data     80998153                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total     80998153                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data        89987                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total        89987                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data        65590                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total        65590                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data          162                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total          162                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data          160                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total          160                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data       155577                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total       155577                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data       155577                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total       155577                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.009557                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.009557                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000107                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000107                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.005573                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.005573                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.005573                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.005573                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 93592.588372                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 93592.588372                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 72646.714286                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 72646.714286                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 93423.475202                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 93423.475202                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 93423.475202                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 93423.475202                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks           84                       # number of writebacks
system.cpu4.dcache.writebacks::total               84                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data          532                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total          532                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data            5                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data          537                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total          537                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data          537                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total          537                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data          328                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total          328                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data            2                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total            2                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data          330                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total          330                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data          330                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total          330                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data     27525795                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total     27525795                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data       133242                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total       133242                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data     27659037                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total     27659037                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data     27659037                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total     27659037                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.003645                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.003645                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000030                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002121                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002121                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002121                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002121                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 83920.106707                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 83920.106707                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data        66621                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total        66621                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 83815.263636                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 83815.263636                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 83815.263636                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 83815.263636                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               488.588784                       # Cycle average of tags in use
system.cpu5.icache.total_refs               731806506                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   489                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1496536.822086                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    13.588784                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          475                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.021777                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.761218                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.782995                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst       112840                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total         112840                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst       112840                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total          112840                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst       112840                       # number of overall hits
system.cpu5.icache.overall_hits::total         112840                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           15                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           15                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           15                       # number of overall misses
system.cpu5.icache.overall_misses::total           15                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      2504257                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      2504257                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      2504257                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      2504257                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      2504257                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      2504257                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst       112855                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total       112855                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst       112855                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total       112855                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst       112855                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total       112855                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000133                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000133                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000133                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000133                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000133                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000133                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 166950.466667                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 166950.466667                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 166950.466667                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 166950.466667                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 166950.466667                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 166950.466667                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst            1                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst            1                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst            1                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           14                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           14                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           14                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      2248931                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      2248931                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      2248931                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      2248931                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      2248931                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      2248931                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000124                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000124                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000124                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000124                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000124                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000124                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 160637.928571                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 160637.928571                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 160637.928571                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 160637.928571                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 160637.928571                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 160637.928571                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                   370                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               110531451                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                   626                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              176567.813099                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   139.818785                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data   116.181215                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.546167                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.453833                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data        76324                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total          76324                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data        63681                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total         63681                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data          152                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total          152                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data          152                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total          152                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data       140005                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total          140005                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data       140005                       # number of overall hits
system.cpu5.dcache.overall_hits::total         140005                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data         1222                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total         1222                       # number of ReadReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data         1222                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total          1222                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data         1222                       # number of overall misses
system.cpu5.dcache.overall_misses::total         1222                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data    133045363                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total    133045363                       # number of ReadReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data    133045363                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total    133045363                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data    133045363                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total    133045363                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data        77546                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total        77546                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data        63681                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total        63681                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data          152                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total          152                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data          152                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total          152                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data       141227                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total       141227                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data       141227                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total       141227                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.015758                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.015758                       # miss rate for ReadReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.008653                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.008653                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.008653                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.008653                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 108875.092471                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 108875.092471                       # average ReadReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 108875.092471                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 108875.092471                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 108875.092471                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 108875.092471                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks           83                       # number of writebacks
system.cpu5.dcache.writebacks::total               83                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data          852                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total          852                       # number of ReadReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data          852                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total          852                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data          852                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total          852                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data          370                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total          370                       # number of ReadReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data          370                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total          370                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data          370                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total          370                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data     32319182                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total     32319182                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data     32319182                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total     32319182                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data     32319182                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total     32319182                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.004771                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.004771                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.002620                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.002620                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.002620                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.002620                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 87349.140541                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 87349.140541                       # average ReadReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 87349.140541                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 87349.140541                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 87349.140541                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 87349.140541                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               476.580202                       # Cycle average of tags in use
system.cpu6.icache.total_refs               735274882                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   485                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1516030.684536                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    21.580202                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          455                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.034584                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.729167                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.763750                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst       114041                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total         114041                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst       114041                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total          114041                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst       114041                       # number of overall hits
system.cpu6.icache.overall_hits::total         114041                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           39                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           39                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           39                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            39                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           39                       # number of overall misses
system.cpu6.icache.overall_misses::total           39                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      5916303                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      5916303                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      5916303                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      5916303                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      5916303                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      5916303                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst       114080                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total       114080                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst       114080                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total       114080                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst       114080                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total       114080                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000342                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000342                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000342                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000342                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000342                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000342                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 151700.076923                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 151700.076923                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 151700.076923                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 151700.076923                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 151700.076923                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 151700.076923                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst            9                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst            9                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst            9                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           30                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           30                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           30                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           30                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           30                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           30                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      4702560                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      4702560                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      4702560                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      4702560                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      4702560                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      4702560                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000263                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000263                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000263                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000263                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000263                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000263                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst       156752                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total       156752                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst       156752                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total       156752                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst       156752                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total       156752                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                   329                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               106620869                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                   585                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              182257.895726                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   123.932302                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data   132.067698                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.484111                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.515889                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data        89245                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total          89245                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data        65574                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total         65574                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data          171                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total          171                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data          161                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total          161                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data       154819                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total          154819                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data       154819                       # number of overall hits
system.cpu6.dcache.overall_hits::total         154819                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data          852                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total          852                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data            7                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total            7                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data          859                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total           859                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data          859                       # number of overall misses
system.cpu6.dcache.overall_misses::total          859                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data     78934215                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total     78934215                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data       542280                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total       542280                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data     79476495                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total     79476495                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data     79476495                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total     79476495                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data        90097                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total        90097                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data        65581                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total        65581                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data          171                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total          171                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data          161                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total          161                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data       155678                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total       155678                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data       155678                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total       155678                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.009456                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.009456                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000107                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000107                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.005518                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.005518                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.005518                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.005518                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 92645.792254                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 92645.792254                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 77468.571429                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 77468.571429                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 92522.112922                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 92522.112922                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 92522.112922                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 92522.112922                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks           82                       # number of writebacks
system.cpu6.dcache.writebacks::total               82                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data          525                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total          525                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data            5                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data          530                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total          530                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data          530                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total          530                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data          327                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total          327                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data            2                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total            2                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data          329                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total          329                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data          329                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total          329                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data     26857827                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total     26857827                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data       133305                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total       133305                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data     26991132                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total     26991132                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data     26991132                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total     26991132                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.003629                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.003629                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000030                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.002113                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.002113                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.002113                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.002113                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 82134.027523                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 82134.027523                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 66652.500000                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 66652.500000                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 82039.914894                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 82039.914894                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 82039.914894                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 82039.914894                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               488.587869                       # Cycle average of tags in use
system.cpu7.icache.total_refs               731806519                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   489                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1496536.848671                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    13.587869                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          475                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.021775                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.761218                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.782993                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst       112853                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total         112853                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst       112853                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total          112853                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst       112853                       # number of overall hits
system.cpu7.icache.overall_hits::total         112853                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           15                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           15                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           15                       # number of overall misses
system.cpu7.icache.overall_misses::total           15                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      2663131                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      2663131                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      2663131                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      2663131                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      2663131                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      2663131                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst       112868                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total       112868                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst       112868                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total       112868                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst       112868                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total       112868                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000133                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000133                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000133                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000133                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000133                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000133                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 177542.066667                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 177542.066667                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 177542.066667                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 177542.066667                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 177542.066667                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 177542.066667                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst            1                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst            1                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst            1                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           14                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           14                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           14                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      2376599                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      2376599                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      2376599                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      2376599                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      2376599                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      2376599                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000124                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000124                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000124                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000124                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000124                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000124                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 169757.071429                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 169757.071429                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 169757.071429                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 169757.071429                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 169757.071429                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 169757.071429                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                   370                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               110531457                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                   626                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              176567.822684                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   139.736382                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data   116.263618                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.545845                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.454155                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data        76327                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total          76327                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data        63684                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total         63684                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data          152                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total          152                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data          152                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total          152                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data       140011                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total          140011                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data       140011                       # number of overall hits
system.cpu7.dcache.overall_hits::total         140011                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data         1222                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total         1222                       # number of ReadReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data         1222                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total          1222                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data         1222                       # number of overall misses
system.cpu7.dcache.overall_misses::total         1222                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data    135076505                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total    135076505                       # number of ReadReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data    135076505                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total    135076505                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data    135076505                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total    135076505                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data        77549                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total        77549                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data        63684                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total        63684                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data          152                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total          152                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data          152                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total          152                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data       141233                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total       141233                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data       141233                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total       141233                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.015758                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.015758                       # miss rate for ReadReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.008652                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.008652                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.008652                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.008652                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 110537.238134                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 110537.238134                       # average ReadReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 110537.238134                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 110537.238134                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 110537.238134                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 110537.238134                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks           85                       # number of writebacks
system.cpu7.dcache.writebacks::total               85                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data          852                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total          852                       # number of ReadReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data          852                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total          852                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data          852                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total          852                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data          370                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total          370                       # number of ReadReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data          370                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total          370                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data          370                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total          370                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data     32203023                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total     32203023                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data     32203023                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total     32203023                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data     32203023                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total     32203023                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.004771                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.004771                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.002620                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.002620                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.002620                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.002620                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 87035.197297                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 87035.197297                       # average ReadReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 87035.197297                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 87035.197297                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 87035.197297                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 87035.197297                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
