// SPDX-License-Identifier: MIT
// Copyright (C) 2018-present iced project and contributors

use wasm_bindgen::prelude::*;

// GENERATOR-BEGIN: Enum
// ‚ö†Ô∏èThis was generated by GENERATOR!ü¶π‚Äç‚ôÇÔ∏è
/// Decoder options
#[wasm_bindgen]
#[derive(Copy, Clone)]
#[allow(non_camel_case_types)]
pub enum DecoderOptions {
	/// No option is enabled
	None = 0x0000_0000,
	/// Disable some checks for invalid encodings of instructions, eg. most instructions can't use a `LOCK` prefix so if one is found, they're decoded as [`Code.INVALID`] unless this option is enabled.
	///
	/// [`Code.INVALID`]: enum.Code.html#variant.INVALID
	NoInvalidCheck = 0x0000_0001,
	/// AMD decoder: allow 16-bit branch/ret instructions in 64-bit mode, no `o64 CALL/JMP FAR [mem], o64 LSS/LFS/LGS`, `UD0` has no modr/m byte, decode `LOCK MOV CR`. The AMD decoder can still decode Intel instructions.
	AMD = 0x0000_0002,
	/// Decode opcodes `0F0D` and `0F18-0F1F` as reserved-nop instructions (eg. [`Code.Reservednop_rm32_r32_0F1D`])
	///
	/// [`Code.Reservednop_rm32_r32_0F1D`]: enum.Code.html#variant.Reservednop_rm32_r32_0F1D
	ForceReservedNop = 0x0000_0004,
	/// Decode `UMOV` instructions
	Umov = 0x0000_0008,
	/// Decode `XBTS`/`IBTS`
	Xbts = 0x0000_0010,
	/// Decode `0FA6`/`0FA7` as `CMPXCHG`
	Cmpxchg486A = 0x0000_0020,
	/// Decode some old removed FPU instructions (eg. `FRSTPM`)
	OldFpu = 0x0000_0040,
	/// Decode `PCOMMIT`
	Pcommit = 0x0000_0080,
	/// Decode 286 `STOREALL`/`LOADALL` (`0F04` and `0F05`)
	Loadall286 = 0x0000_0100,
	/// Decode 386 `LOADALL`
	Loadall386 = 0x0000_0200,
	/// Decode `CL1INVMB`
	Cl1invmb = 0x0000_0400,
	/// Decode `MOV r32,tr` and `MOV tr,r32`
	MovTr = 0x0000_0800,
	/// Decode `JMPE` instructions
	Jmpe = 0x0000_1000,
	/// Don't decode `PAUSE`, decode `NOP` instead
	NoPause = 0x0000_2000,
	/// Don't decode `WBNOINVD`, decode `WBINVD` instead
	NoWbnoinvd = 0x0000_4000,
	/// Decode undocumented Intel `RDUDBG` and `WRUDBG` instructions
	Udbg = 0x0000_8000,
	/// Don't decode `TZCNT`, decode `BSF` instead
	NoMPFX_0FBC = 0x0001_0000,
	/// Don't decode `LZCNT`, decode `BSR` instead
	NoMPFX_0FBD = 0x0002_0000,
	/// Don't decode `LAHF` and `SAHF` in 64-bit mode
	NoLahfSahf64 = 0x0004_0000,
	/// Decode `MPX` instructions
	MPX = 0x0008_0000,
	/// Decode most Cyrix instructions: `FPU`, `EMMI`, `SMM`, `DDI`
	Cyrix = 0x0010_0000,
	/// Decode Cyrix `SMINT 0F7E` (Cyrix 6x86 or earlier)
	Cyrix_SMINT_0F7E = 0x0020_0000,
	/// Decode Cyrix `DMI` instructions (AMD Geode GX/LX)
	Cyrix_DMI = 0x0040_0000,
	/// Decode Centaur `ALTINST`
	ALTINST = 0x0080_0000,
	/// Decode Intel Knights Corner instructions (requires the `mvex` feature)
	KNC = 0x0100_0000,
}
// GENERATOR-END: Enum
