-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
-- Date        : Fri Nov 27 11:21:26 2020
-- Host        : LAPTOP-HONGHAOYUN0103 running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               d:/cod20-grp42/thinpad_top.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_sim_netlist.vhdl
-- Design      : blk_mem_gen_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a100tfgg676-2L
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_mux__parameterized0\ is
  port (
    doutb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    enb : in STD_LOGIC;
    addrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    clkb : in STD_LOGIC;
    DOBDO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_16_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_16_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_16_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_16_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_16_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_16_5\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_16_6\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_17_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_17_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_17_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_17_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_17_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_17_5\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_17_6\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_17_7\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_14_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_14_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_14_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_14_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_14_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_14_5\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_14_6\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_14_7\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_15_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_15_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_15_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_15_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_15_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_15_5\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_15_6\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_15_7\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_2_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_2_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_2_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_2_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_2_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DOADO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_26_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_26_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_26_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_26_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_26_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_26_5\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_26_6\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_26_7\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_27_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_27_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_27_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_27_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_27_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_27_5\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_27_6\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_27_7\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_24_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_24_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_24_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_24_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_24_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_24_5\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_24_6\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_24_7\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_25_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_25_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_25_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_25_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_25_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_25_5\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_25_6\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_25_7\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_22_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_22_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_22_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_22_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_22_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_22_5\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_22_6\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_22_7\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_23_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_23_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_23_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_23_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_23_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_23_5\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_23_6\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_23_7\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_20_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_20_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_20_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_20_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_20_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_20_5\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_20_6\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_20_7\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_21_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_21_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_21_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_21_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_21_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_21_5\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_21_6\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_21_7\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_18_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_18_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_18_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_18_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_18_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_18_5\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_18_6\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_18_7\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_19_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_19_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_19_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_19_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_19_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_19_5\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_19_6\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_19_7\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_mux__parameterized0\ : entity is "blk_mem_gen_mux";
end \blk_mem_gen_0_blk_mem_gen_mux__parameterized0\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_mux__parameterized0\ is
  signal \doutb[0]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_21_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_25_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_26_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_27_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_28_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_29_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_30_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_31_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_32_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_33_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_34_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_35_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_36_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_37_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_38_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_39_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_40_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_41_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_42_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_43_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_44_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_45_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_46_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_47_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_48_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_49_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_50_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_51_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_52_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_53_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_21_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_25_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_26_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_27_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_28_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_29_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_30_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_31_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_32_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_33_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_34_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_35_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_36_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_37_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_38_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_39_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_40_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_41_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_42_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_43_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_44_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_45_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_46_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_47_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_48_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_49_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_50_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_51_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_52_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_53_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_21_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_25_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_26_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_27_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_28_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_29_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_30_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_31_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_32_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_33_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_34_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_35_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_36_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_37_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_38_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_39_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_40_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_41_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_42_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_43_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_44_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_45_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_46_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_47_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_48_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_49_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_50_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_51_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_52_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_53_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_21_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_25_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_26_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_27_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_28_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_29_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_30_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_31_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_32_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_33_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_34_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_35_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_36_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_37_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_38_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_39_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_40_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_41_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_42_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_43_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_44_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_45_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_46_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_47_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_48_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_49_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_50_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_51_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_52_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_53_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_21_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_25_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_26_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_27_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_28_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_29_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_30_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_31_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_32_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_33_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_34_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_35_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_36_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_37_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_38_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_39_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_40_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_41_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_42_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_43_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_44_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_45_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_46_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_47_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_48_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_49_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_50_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_51_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_52_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_53_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_21_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_25_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_26_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_27_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_28_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_29_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_30_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_31_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_32_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_33_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_34_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_35_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_36_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_37_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_38_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_39_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_40_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_41_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_42_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_43_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_44_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_45_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_46_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_47_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_48_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_49_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_50_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_51_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_52_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_53_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_21_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_25_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_26_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_27_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_28_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_29_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_30_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_31_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_32_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_33_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_34_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_35_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_36_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_37_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_38_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_39_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_40_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_41_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_42_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_43_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_44_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_45_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_46_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_47_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_48_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_49_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_50_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_51_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_52_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_53_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_21_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_25_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_26_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_27_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_28_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_29_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_30_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_31_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_32_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_33_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_34_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_35_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_36_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_37_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_38_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_39_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_40_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_41_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_42_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_43_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_44_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_45_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_46_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_47_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_48_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_49_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_50_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_51_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_52_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_53_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_54_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_55_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\ : STD_LOGIC;
  signal \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\ : STD_LOGIC;
  signal \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[0]\ : STD_LOGIC;
  signal \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[1]\ : STD_LOGIC;
  signal \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[2]\ : STD_LOGIC;
  signal \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[3]\ : STD_LOGIC;
  signal \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[4]\ : STD_LOGIC;
  signal \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[5]\ : STD_LOGIC;
  signal \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[6]\ : STD_LOGIC;
  signal \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[7]\ : STD_LOGIC;
  signal sel_pipe_d1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \doutb[7]_INST_0_i_3\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \doutb[7]_INST_0_i_5\ : label is "soft_lutpair0";
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]\ : label is "no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]";
  attribute ORIG_CELL_NAME of \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep\ : label is "no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]";
  attribute ORIG_CELL_NAME of \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]\ : label is "no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]";
  attribute ORIG_CELL_NAME of \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep\ : label is "no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]";
begin
\doutb[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[0]_INST_0_i_1_n_0\,
      I1 => \doutb[0]_INST_0_i_2_n_0\,
      I2 => \doutb[7]_INST_0_i_3_n_0\,
      I3 => \doutb[0]_INST_0_i_3_n_0\,
      I4 => \doutb[7]_INST_0_i_5_n_0\,
      I5 => \doutb[0]_INST_0_i_4_n_0\,
      O => doutb(0)
    );
\doutb[0]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[0]_INST_0_i_5_n_0\,
      I1 => \doutb[0]_INST_0_i_6_n_0\,
      I2 => sel_pipe_d1(6),
      I3 => \doutb[0]_INST_0_i_7_n_0\,
      I4 => sel_pipe_d1(5),
      I5 => \doutb[0]_INST_0_i_8_n_0\,
      O => \doutb[0]_INST_0_i_1_n_0\
    );
\doutb[0]_INST_0_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02023202"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_2_4\(0),
      I1 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I3 => DOADO(0),
      I4 => sel_pipe_d1(0),
      O => \doutb[0]_INST_0_i_10_n_0\
    );
\doutb[0]_INST_0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_2_0\(0),
      I1 => \doutb[7]_INST_0_i_2_1\(0),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I3 => \doutb[7]_INST_0_i_2_2\(0),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I5 => \doutb[7]_INST_0_i_2_3\(0),
      O => \doutb[0]_INST_0_i_11_n_0\
    );
\doutb[0]_INST_0_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[0]_INST_0_i_26_n_0\,
      I1 => \doutb[0]_INST_0_i_27_n_0\,
      O => \doutb[0]_INST_0_i_12_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[0]_INST_0_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[0]_INST_0_i_28_n_0\,
      I1 => \doutb[0]_INST_0_i_29_n_0\,
      O => \doutb[0]_INST_0_i_13_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[0]_INST_0_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[0]_INST_0_i_30_n_0\,
      I1 => \doutb[0]_INST_0_i_31_n_0\,
      O => \doutb[0]_INST_0_i_14_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[0]_INST_0_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[0]_INST_0_i_32_n_0\,
      I1 => \doutb[0]_INST_0_i_33_n_0\,
      O => \doutb[0]_INST_0_i_15_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[0]_INST_0_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[0]_INST_0_i_34_n_0\,
      I1 => \doutb[0]_INST_0_i_35_n_0\,
      O => \doutb[0]_INST_0_i_16_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[0]_INST_0_i_17\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[0]_INST_0_i_36_n_0\,
      I1 => \doutb[0]_INST_0_i_37_n_0\,
      O => \doutb[0]_INST_0_i_17_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[0]_INST_0_i_18\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[0]_INST_0_i_38_n_0\,
      I1 => \doutb[0]_INST_0_i_39_n_0\,
      O => \doutb[0]_INST_0_i_18_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[0]_INST_0_i_19\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[0]_INST_0_i_40_n_0\,
      I1 => \doutb[0]_INST_0_i_41_n_0\,
      O => \doutb[0]_INST_0_i_19_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[0]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3A0A3A3A3A0A0A0A"
    )
        port map (
      I0 => \doutb[0]_INST_0_i_9_n_0\,
      I1 => sel_pipe_d1(4),
      I2 => sel_pipe_d1(5),
      I3 => \doutb[0]_INST_0_i_10_n_0\,
      I4 => sel_pipe_d1(3),
      I5 => \doutb[0]_INST_0_i_11_n_0\,
      O => \doutb[0]_INST_0_i_2_n_0\
    );
\doutb[0]_INST_0_i_20\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[0]_INST_0_i_42_n_0\,
      I1 => \doutb[0]_INST_0_i_43_n_0\,
      O => \doutb[0]_INST_0_i_20_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[0]_INST_0_i_21\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[0]_INST_0_i_44_n_0\,
      I1 => \doutb[0]_INST_0_i_45_n_0\,
      O => \doutb[0]_INST_0_i_21_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[0]_INST_0_i_22\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[0]_INST_0_i_46_n_0\,
      I1 => \doutb[0]_INST_0_i_47_n_0\,
      O => \doutb[0]_INST_0_i_22_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[0]_INST_0_i_23\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[0]_INST_0_i_48_n_0\,
      I1 => \doutb[0]_INST_0_i_49_n_0\,
      O => \doutb[0]_INST_0_i_23_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[0]_INST_0_i_24\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[0]_INST_0_i_50_n_0\,
      I1 => \doutb[0]_INST_0_i_51_n_0\,
      O => \doutb[0]_INST_0_i_24_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[0]_INST_0_i_25\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[0]_INST_0_i_52_n_0\,
      I1 => \doutb[0]_INST_0_i_53_n_0\,
      O => \doutb[0]_INST_0_i_25_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[0]_INST_0_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_14_0\(0),
      I1 => \doutb[7]_INST_0_i_14_1\(0),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I3 => \doutb[7]_INST_0_i_14_2\(0),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I5 => \doutb[7]_INST_0_i_14_3\(0),
      O => \doutb[0]_INST_0_i_26_n_0\
    );
\doutb[0]_INST_0_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_14_4\(0),
      I1 => \doutb[7]_INST_0_i_14_5\(0),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I3 => \doutb[7]_INST_0_i_14_6\(0),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I5 => \doutb[7]_INST_0_i_14_7\(0),
      O => \doutb[0]_INST_0_i_27_n_0\
    );
\doutb[0]_INST_0_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_15_0\(0),
      I1 => \doutb[7]_INST_0_i_15_1\(0),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I3 => \doutb[7]_INST_0_i_15_2\(0),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I5 => \doutb[7]_INST_0_i_15_3\(0),
      O => \doutb[0]_INST_0_i_28_n_0\
    );
\doutb[0]_INST_0_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_15_4\(0),
      I1 => \doutb[7]_INST_0_i_15_5\(0),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I3 => \doutb[7]_INST_0_i_15_6\(0),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I5 => \doutb[7]_INST_0_i_15_7\(0),
      O => \doutb[0]_INST_0_i_29_n_0\
    );
\doutb[0]_INST_0_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[0]_INST_0_i_12_n_0\,
      I1 => \doutb[0]_INST_0_i_13_n_0\,
      O => \doutb[0]_INST_0_i_3_n_0\,
      S => sel_pipe_d1(4)
    );
\doutb[0]_INST_0_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(0),
      I1 => \doutb[7]_INST_0_i_16_0\(0),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I3 => \doutb[7]_INST_0_i_16_1\(0),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I5 => \doutb[7]_INST_0_i_16_2\(0),
      O => \doutb[0]_INST_0_i_30_n_0\
    );
\doutb[0]_INST_0_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_16_3\(0),
      I1 => \doutb[7]_INST_0_i_16_4\(0),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I3 => \doutb[7]_INST_0_i_16_5\(0),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I5 => \doutb[7]_INST_0_i_16_6\(0),
      O => \doutb[0]_INST_0_i_31_n_0\
    );
\doutb[0]_INST_0_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_17_0\(0),
      I1 => \doutb[7]_INST_0_i_17_1\(0),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I3 => \doutb[7]_INST_0_i_17_2\(0),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I5 => \doutb[7]_INST_0_i_17_3\(0),
      O => \doutb[0]_INST_0_i_32_n_0\
    );
\doutb[0]_INST_0_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_17_4\(0),
      I1 => \doutb[7]_INST_0_i_17_5\(0),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I3 => \doutb[7]_INST_0_i_17_6\(0),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I5 => \doutb[7]_INST_0_i_17_7\(0),
      O => \doutb[0]_INST_0_i_33_n_0\
    );
\doutb[0]_INST_0_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_18_0\(0),
      I1 => \doutb[7]_INST_0_i_18_1\(0),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I3 => \doutb[7]_INST_0_i_18_2\(0),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I5 => \doutb[7]_INST_0_i_18_3\(0),
      O => \doutb[0]_INST_0_i_34_n_0\
    );
\doutb[0]_INST_0_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_18_4\(0),
      I1 => \doutb[7]_INST_0_i_18_5\(0),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I3 => \doutb[7]_INST_0_i_18_6\(0),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I5 => \doutb[7]_INST_0_i_18_7\(0),
      O => \doutb[0]_INST_0_i_35_n_0\
    );
\doutb[0]_INST_0_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_19_0\(0),
      I1 => \doutb[7]_INST_0_i_19_1\(0),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I3 => \doutb[7]_INST_0_i_19_2\(0),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I5 => \doutb[7]_INST_0_i_19_3\(0),
      O => \doutb[0]_INST_0_i_36_n_0\
    );
\doutb[0]_INST_0_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_19_4\(0),
      I1 => \doutb[7]_INST_0_i_19_5\(0),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I3 => \doutb[7]_INST_0_i_19_6\(0),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I5 => \doutb[7]_INST_0_i_19_7\(0),
      O => \doutb[0]_INST_0_i_37_n_0\
    );
\doutb[0]_INST_0_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_20_0\(0),
      I1 => \doutb[7]_INST_0_i_20_1\(0),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I3 => \doutb[7]_INST_0_i_20_2\(0),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I5 => \doutb[7]_INST_0_i_20_3\(0),
      O => \doutb[0]_INST_0_i_38_n_0\
    );
\doutb[0]_INST_0_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_20_4\(0),
      I1 => \doutb[7]_INST_0_i_20_5\(0),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I3 => \doutb[7]_INST_0_i_20_6\(0),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I5 => \doutb[7]_INST_0_i_20_7\(0),
      O => \doutb[0]_INST_0_i_39_n_0\
    );
\doutb[0]_INST_0_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[0]_INST_0_i_14_n_0\,
      I1 => \doutb[0]_INST_0_i_15_n_0\,
      O => \doutb[0]_INST_0_i_4_n_0\,
      S => sel_pipe_d1(4)
    );
\doutb[0]_INST_0_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_21_0\(0),
      I1 => \doutb[7]_INST_0_i_21_1\(0),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I3 => \doutb[7]_INST_0_i_21_2\(0),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I5 => \doutb[7]_INST_0_i_21_3\(0),
      O => \doutb[0]_INST_0_i_40_n_0\
    );
\doutb[0]_INST_0_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_21_4\(0),
      I1 => \doutb[7]_INST_0_i_21_5\(0),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I3 => \doutb[7]_INST_0_i_21_6\(0),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I5 => \doutb[7]_INST_0_i_21_7\(0),
      O => \doutb[0]_INST_0_i_41_n_0\
    );
\doutb[0]_INST_0_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_22_0\(0),
      I1 => \doutb[7]_INST_0_i_22_1\(0),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I3 => \doutb[7]_INST_0_i_22_2\(0),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I5 => \doutb[7]_INST_0_i_22_3\(0),
      O => \doutb[0]_INST_0_i_42_n_0\
    );
\doutb[0]_INST_0_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_22_4\(0),
      I1 => \doutb[7]_INST_0_i_22_5\(0),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I3 => \doutb[7]_INST_0_i_22_6\(0),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I5 => \doutb[7]_INST_0_i_22_7\(0),
      O => \doutb[0]_INST_0_i_43_n_0\
    );
\doutb[0]_INST_0_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_23_0\(0),
      I1 => \doutb[7]_INST_0_i_23_1\(0),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I3 => \doutb[7]_INST_0_i_23_2\(0),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I5 => \doutb[7]_INST_0_i_23_3\(0),
      O => \doutb[0]_INST_0_i_44_n_0\
    );
\doutb[0]_INST_0_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_23_4\(0),
      I1 => \doutb[7]_INST_0_i_23_5\(0),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I3 => \doutb[7]_INST_0_i_23_6\(0),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I5 => \doutb[7]_INST_0_i_23_7\(0),
      O => \doutb[0]_INST_0_i_45_n_0\
    );
\doutb[0]_INST_0_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_24_0\(0),
      I1 => \doutb[7]_INST_0_i_24_1\(0),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I3 => \doutb[7]_INST_0_i_24_2\(0),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I5 => \doutb[7]_INST_0_i_24_3\(0),
      O => \doutb[0]_INST_0_i_46_n_0\
    );
\doutb[0]_INST_0_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_24_4\(0),
      I1 => \doutb[7]_INST_0_i_24_5\(0),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I3 => \doutb[7]_INST_0_i_24_6\(0),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I5 => \doutb[7]_INST_0_i_24_7\(0),
      O => \doutb[0]_INST_0_i_47_n_0\
    );
\doutb[0]_INST_0_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_25_0\(0),
      I1 => \doutb[7]_INST_0_i_25_1\(0),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I3 => \doutb[7]_INST_0_i_25_2\(0),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I5 => \doutb[7]_INST_0_i_25_3\(0),
      O => \doutb[0]_INST_0_i_48_n_0\
    );
\doutb[0]_INST_0_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_25_4\(0),
      I1 => \doutb[7]_INST_0_i_25_5\(0),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I3 => \doutb[7]_INST_0_i_25_6\(0),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I5 => \doutb[7]_INST_0_i_25_7\(0),
      O => \doutb[0]_INST_0_i_49_n_0\
    );
\doutb[0]_INST_0_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[0]_INST_0_i_16_n_0\,
      I1 => \doutb[0]_INST_0_i_17_n_0\,
      O => \doutb[0]_INST_0_i_5_n_0\,
      S => sel_pipe_d1(4)
    );
\doutb[0]_INST_0_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_26_0\(0),
      I1 => \doutb[7]_INST_0_i_26_1\(0),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I3 => \doutb[7]_INST_0_i_26_2\(0),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I5 => \doutb[7]_INST_0_i_26_3\(0),
      O => \doutb[0]_INST_0_i_50_n_0\
    );
\doutb[0]_INST_0_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_26_4\(0),
      I1 => \doutb[7]_INST_0_i_26_5\(0),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I3 => \doutb[7]_INST_0_i_26_6\(0),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I5 => \doutb[7]_INST_0_i_26_7\(0),
      O => \doutb[0]_INST_0_i_51_n_0\
    );
\doutb[0]_INST_0_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_27_0\(0),
      I1 => \doutb[7]_INST_0_i_27_1\(0),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I3 => \doutb[7]_INST_0_i_27_2\(0),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I5 => \doutb[7]_INST_0_i_27_3\(0),
      O => \doutb[0]_INST_0_i_52_n_0\
    );
\doutb[0]_INST_0_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_27_4\(0),
      I1 => \doutb[7]_INST_0_i_27_5\(0),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I3 => \doutb[7]_INST_0_i_27_6\(0),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I5 => \doutb[7]_INST_0_i_27_7\(0),
      O => \doutb[0]_INST_0_i_53_n_0\
    );
\doutb[0]_INST_0_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[0]_INST_0_i_18_n_0\,
      I1 => \doutb[0]_INST_0_i_19_n_0\,
      O => \doutb[0]_INST_0_i_6_n_0\,
      S => sel_pipe_d1(4)
    );
\doutb[0]_INST_0_i_7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[0]_INST_0_i_20_n_0\,
      I1 => \doutb[0]_INST_0_i_21_n_0\,
      O => \doutb[0]_INST_0_i_7_n_0\,
      S => sel_pipe_d1(4)
    );
\doutb[0]_INST_0_i_8\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[0]_INST_0_i_22_n_0\,
      I1 => \doutb[0]_INST_0_i_23_n_0\,
      O => \doutb[0]_INST_0_i_8_n_0\,
      S => sel_pipe_d1(4)
    );
\doutb[0]_INST_0_i_9\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[0]_INST_0_i_24_n_0\,
      I1 => \doutb[0]_INST_0_i_25_n_0\,
      O => \doutb[0]_INST_0_i_9_n_0\,
      S => sel_pipe_d1(4)
    );
\doutb[1]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[1]_INST_0_i_1_n_0\,
      I1 => \doutb[1]_INST_0_i_2_n_0\,
      I2 => \doutb[7]_INST_0_i_3_n_0\,
      I3 => \doutb[1]_INST_0_i_3_n_0\,
      I4 => \doutb[7]_INST_0_i_5_n_0\,
      I5 => \doutb[1]_INST_0_i_4_n_0\,
      O => doutb(1)
    );
\doutb[1]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[1]_INST_0_i_5_n_0\,
      I1 => \doutb[1]_INST_0_i_6_n_0\,
      I2 => sel_pipe_d1(6),
      I3 => \doutb[1]_INST_0_i_7_n_0\,
      I4 => sel_pipe_d1(5),
      I5 => \doutb[1]_INST_0_i_8_n_0\,
      O => \doutb[1]_INST_0_i_1_n_0\
    );
\doutb[1]_INST_0_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02023202"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_2_4\(1),
      I1 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I3 => DOADO(1),
      I4 => sel_pipe_d1(0),
      O => \doutb[1]_INST_0_i_10_n_0\
    );
\doutb[1]_INST_0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_2_0\(1),
      I1 => \doutb[7]_INST_0_i_2_1\(1),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I3 => \doutb[7]_INST_0_i_2_2\(1),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I5 => \doutb[7]_INST_0_i_2_3\(1),
      O => \doutb[1]_INST_0_i_11_n_0\
    );
\doutb[1]_INST_0_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[1]_INST_0_i_26_n_0\,
      I1 => \doutb[1]_INST_0_i_27_n_0\,
      O => \doutb[1]_INST_0_i_12_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[1]_INST_0_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[1]_INST_0_i_28_n_0\,
      I1 => \doutb[1]_INST_0_i_29_n_0\,
      O => \doutb[1]_INST_0_i_13_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[1]_INST_0_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[1]_INST_0_i_30_n_0\,
      I1 => \doutb[1]_INST_0_i_31_n_0\,
      O => \doutb[1]_INST_0_i_14_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[1]_INST_0_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[1]_INST_0_i_32_n_0\,
      I1 => \doutb[1]_INST_0_i_33_n_0\,
      O => \doutb[1]_INST_0_i_15_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[1]_INST_0_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[1]_INST_0_i_34_n_0\,
      I1 => \doutb[1]_INST_0_i_35_n_0\,
      O => \doutb[1]_INST_0_i_16_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[1]_INST_0_i_17\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[1]_INST_0_i_36_n_0\,
      I1 => \doutb[1]_INST_0_i_37_n_0\,
      O => \doutb[1]_INST_0_i_17_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[1]_INST_0_i_18\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[1]_INST_0_i_38_n_0\,
      I1 => \doutb[1]_INST_0_i_39_n_0\,
      O => \doutb[1]_INST_0_i_18_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[1]_INST_0_i_19\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[1]_INST_0_i_40_n_0\,
      I1 => \doutb[1]_INST_0_i_41_n_0\,
      O => \doutb[1]_INST_0_i_19_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[1]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3A0A3A3A3A0A0A0A"
    )
        port map (
      I0 => \doutb[1]_INST_0_i_9_n_0\,
      I1 => sel_pipe_d1(4),
      I2 => sel_pipe_d1(5),
      I3 => \doutb[1]_INST_0_i_10_n_0\,
      I4 => sel_pipe_d1(3),
      I5 => \doutb[1]_INST_0_i_11_n_0\,
      O => \doutb[1]_INST_0_i_2_n_0\
    );
\doutb[1]_INST_0_i_20\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[1]_INST_0_i_42_n_0\,
      I1 => \doutb[1]_INST_0_i_43_n_0\,
      O => \doutb[1]_INST_0_i_20_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[1]_INST_0_i_21\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[1]_INST_0_i_44_n_0\,
      I1 => \doutb[1]_INST_0_i_45_n_0\,
      O => \doutb[1]_INST_0_i_21_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[1]_INST_0_i_22\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[1]_INST_0_i_46_n_0\,
      I1 => \doutb[1]_INST_0_i_47_n_0\,
      O => \doutb[1]_INST_0_i_22_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[1]_INST_0_i_23\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[1]_INST_0_i_48_n_0\,
      I1 => \doutb[1]_INST_0_i_49_n_0\,
      O => \doutb[1]_INST_0_i_23_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[1]_INST_0_i_24\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[1]_INST_0_i_50_n_0\,
      I1 => \doutb[1]_INST_0_i_51_n_0\,
      O => \doutb[1]_INST_0_i_24_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[1]_INST_0_i_25\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[1]_INST_0_i_52_n_0\,
      I1 => \doutb[1]_INST_0_i_53_n_0\,
      O => \doutb[1]_INST_0_i_25_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[1]_INST_0_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_14_0\(1),
      I1 => \doutb[7]_INST_0_i_14_1\(1),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I3 => \doutb[7]_INST_0_i_14_2\(1),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I5 => \doutb[7]_INST_0_i_14_3\(1),
      O => \doutb[1]_INST_0_i_26_n_0\
    );
\doutb[1]_INST_0_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_14_4\(1),
      I1 => \doutb[7]_INST_0_i_14_5\(1),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I3 => \doutb[7]_INST_0_i_14_6\(1),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I5 => \doutb[7]_INST_0_i_14_7\(1),
      O => \doutb[1]_INST_0_i_27_n_0\
    );
\doutb[1]_INST_0_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_15_0\(1),
      I1 => \doutb[7]_INST_0_i_15_1\(1),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I3 => \doutb[7]_INST_0_i_15_2\(1),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I5 => \doutb[7]_INST_0_i_15_3\(1),
      O => \doutb[1]_INST_0_i_28_n_0\
    );
\doutb[1]_INST_0_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_15_4\(1),
      I1 => \doutb[7]_INST_0_i_15_5\(1),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I3 => \doutb[7]_INST_0_i_15_6\(1),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I5 => \doutb[7]_INST_0_i_15_7\(1),
      O => \doutb[1]_INST_0_i_29_n_0\
    );
\doutb[1]_INST_0_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[1]_INST_0_i_12_n_0\,
      I1 => \doutb[1]_INST_0_i_13_n_0\,
      O => \doutb[1]_INST_0_i_3_n_0\,
      S => sel_pipe_d1(4)
    );
\doutb[1]_INST_0_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(1),
      I1 => \doutb[7]_INST_0_i_16_0\(1),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I3 => \doutb[7]_INST_0_i_16_1\(1),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I5 => \doutb[7]_INST_0_i_16_2\(1),
      O => \doutb[1]_INST_0_i_30_n_0\
    );
\doutb[1]_INST_0_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_16_3\(1),
      I1 => \doutb[7]_INST_0_i_16_4\(1),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I3 => \doutb[7]_INST_0_i_16_5\(1),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I5 => \doutb[7]_INST_0_i_16_6\(1),
      O => \doutb[1]_INST_0_i_31_n_0\
    );
\doutb[1]_INST_0_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_17_0\(1),
      I1 => \doutb[7]_INST_0_i_17_1\(1),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I3 => \doutb[7]_INST_0_i_17_2\(1),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I5 => \doutb[7]_INST_0_i_17_3\(1),
      O => \doutb[1]_INST_0_i_32_n_0\
    );
\doutb[1]_INST_0_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_17_4\(1),
      I1 => \doutb[7]_INST_0_i_17_5\(1),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I3 => \doutb[7]_INST_0_i_17_6\(1),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I5 => \doutb[7]_INST_0_i_17_7\(1),
      O => \doutb[1]_INST_0_i_33_n_0\
    );
\doutb[1]_INST_0_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_18_0\(1),
      I1 => \doutb[7]_INST_0_i_18_1\(1),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I3 => \doutb[7]_INST_0_i_18_2\(1),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I5 => \doutb[7]_INST_0_i_18_3\(1),
      O => \doutb[1]_INST_0_i_34_n_0\
    );
\doutb[1]_INST_0_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_18_4\(1),
      I1 => \doutb[7]_INST_0_i_18_5\(1),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I3 => \doutb[7]_INST_0_i_18_6\(1),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I5 => \doutb[7]_INST_0_i_18_7\(1),
      O => \doutb[1]_INST_0_i_35_n_0\
    );
\doutb[1]_INST_0_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_19_0\(1),
      I1 => \doutb[7]_INST_0_i_19_1\(1),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I3 => \doutb[7]_INST_0_i_19_2\(1),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I5 => \doutb[7]_INST_0_i_19_3\(1),
      O => \doutb[1]_INST_0_i_36_n_0\
    );
\doutb[1]_INST_0_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_19_4\(1),
      I1 => \doutb[7]_INST_0_i_19_5\(1),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I3 => \doutb[7]_INST_0_i_19_6\(1),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I5 => \doutb[7]_INST_0_i_19_7\(1),
      O => \doutb[1]_INST_0_i_37_n_0\
    );
\doutb[1]_INST_0_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_20_0\(1),
      I1 => \doutb[7]_INST_0_i_20_1\(1),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I3 => \doutb[7]_INST_0_i_20_2\(1),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I5 => \doutb[7]_INST_0_i_20_3\(1),
      O => \doutb[1]_INST_0_i_38_n_0\
    );
\doutb[1]_INST_0_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_20_4\(1),
      I1 => \doutb[7]_INST_0_i_20_5\(1),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I3 => \doutb[7]_INST_0_i_20_6\(1),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I5 => \doutb[7]_INST_0_i_20_7\(1),
      O => \doutb[1]_INST_0_i_39_n_0\
    );
\doutb[1]_INST_0_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[1]_INST_0_i_14_n_0\,
      I1 => \doutb[1]_INST_0_i_15_n_0\,
      O => \doutb[1]_INST_0_i_4_n_0\,
      S => sel_pipe_d1(4)
    );
\doutb[1]_INST_0_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_21_0\(1),
      I1 => \doutb[7]_INST_0_i_21_1\(1),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I3 => \doutb[7]_INST_0_i_21_2\(1),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I5 => \doutb[7]_INST_0_i_21_3\(1),
      O => \doutb[1]_INST_0_i_40_n_0\
    );
\doutb[1]_INST_0_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_21_4\(1),
      I1 => \doutb[7]_INST_0_i_21_5\(1),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I3 => \doutb[7]_INST_0_i_21_6\(1),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I5 => \doutb[7]_INST_0_i_21_7\(1),
      O => \doutb[1]_INST_0_i_41_n_0\
    );
\doutb[1]_INST_0_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_22_0\(1),
      I1 => \doutb[7]_INST_0_i_22_1\(1),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I3 => \doutb[7]_INST_0_i_22_2\(1),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I5 => \doutb[7]_INST_0_i_22_3\(1),
      O => \doutb[1]_INST_0_i_42_n_0\
    );
\doutb[1]_INST_0_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_22_4\(1),
      I1 => \doutb[7]_INST_0_i_22_5\(1),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I3 => \doutb[7]_INST_0_i_22_6\(1),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I5 => \doutb[7]_INST_0_i_22_7\(1),
      O => \doutb[1]_INST_0_i_43_n_0\
    );
\doutb[1]_INST_0_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_23_0\(1),
      I1 => \doutb[7]_INST_0_i_23_1\(1),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I3 => \doutb[7]_INST_0_i_23_2\(1),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I5 => \doutb[7]_INST_0_i_23_3\(1),
      O => \doutb[1]_INST_0_i_44_n_0\
    );
\doutb[1]_INST_0_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_23_4\(1),
      I1 => \doutb[7]_INST_0_i_23_5\(1),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I3 => \doutb[7]_INST_0_i_23_6\(1),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I5 => \doutb[7]_INST_0_i_23_7\(1),
      O => \doutb[1]_INST_0_i_45_n_0\
    );
\doutb[1]_INST_0_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_24_0\(1),
      I1 => \doutb[7]_INST_0_i_24_1\(1),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I3 => \doutb[7]_INST_0_i_24_2\(1),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I5 => \doutb[7]_INST_0_i_24_3\(1),
      O => \doutb[1]_INST_0_i_46_n_0\
    );
\doutb[1]_INST_0_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_24_4\(1),
      I1 => \doutb[7]_INST_0_i_24_5\(1),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I3 => \doutb[7]_INST_0_i_24_6\(1),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I5 => \doutb[7]_INST_0_i_24_7\(1),
      O => \doutb[1]_INST_0_i_47_n_0\
    );
\doutb[1]_INST_0_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_25_0\(1),
      I1 => \doutb[7]_INST_0_i_25_1\(1),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I3 => \doutb[7]_INST_0_i_25_2\(1),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I5 => \doutb[7]_INST_0_i_25_3\(1),
      O => \doutb[1]_INST_0_i_48_n_0\
    );
\doutb[1]_INST_0_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_25_4\(1),
      I1 => \doutb[7]_INST_0_i_25_5\(1),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I3 => \doutb[7]_INST_0_i_25_6\(1),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I5 => \doutb[7]_INST_0_i_25_7\(1),
      O => \doutb[1]_INST_0_i_49_n_0\
    );
\doutb[1]_INST_0_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[1]_INST_0_i_16_n_0\,
      I1 => \doutb[1]_INST_0_i_17_n_0\,
      O => \doutb[1]_INST_0_i_5_n_0\,
      S => sel_pipe_d1(4)
    );
\doutb[1]_INST_0_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_26_0\(1),
      I1 => \doutb[7]_INST_0_i_26_1\(1),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I3 => \doutb[7]_INST_0_i_26_2\(1),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I5 => \doutb[7]_INST_0_i_26_3\(1),
      O => \doutb[1]_INST_0_i_50_n_0\
    );
\doutb[1]_INST_0_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_26_4\(1),
      I1 => \doutb[7]_INST_0_i_26_5\(1),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I3 => \doutb[7]_INST_0_i_26_6\(1),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I5 => \doutb[7]_INST_0_i_26_7\(1),
      O => \doutb[1]_INST_0_i_51_n_0\
    );
\doutb[1]_INST_0_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_27_0\(1),
      I1 => \doutb[7]_INST_0_i_27_1\(1),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I3 => \doutb[7]_INST_0_i_27_2\(1),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I5 => \doutb[7]_INST_0_i_27_3\(1),
      O => \doutb[1]_INST_0_i_52_n_0\
    );
\doutb[1]_INST_0_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_27_4\(1),
      I1 => \doutb[7]_INST_0_i_27_5\(1),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I3 => \doutb[7]_INST_0_i_27_6\(1),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I5 => \doutb[7]_INST_0_i_27_7\(1),
      O => \doutb[1]_INST_0_i_53_n_0\
    );
\doutb[1]_INST_0_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[1]_INST_0_i_18_n_0\,
      I1 => \doutb[1]_INST_0_i_19_n_0\,
      O => \doutb[1]_INST_0_i_6_n_0\,
      S => sel_pipe_d1(4)
    );
\doutb[1]_INST_0_i_7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[1]_INST_0_i_20_n_0\,
      I1 => \doutb[1]_INST_0_i_21_n_0\,
      O => \doutb[1]_INST_0_i_7_n_0\,
      S => sel_pipe_d1(4)
    );
\doutb[1]_INST_0_i_8\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[1]_INST_0_i_22_n_0\,
      I1 => \doutb[1]_INST_0_i_23_n_0\,
      O => \doutb[1]_INST_0_i_8_n_0\,
      S => sel_pipe_d1(4)
    );
\doutb[1]_INST_0_i_9\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[1]_INST_0_i_24_n_0\,
      I1 => \doutb[1]_INST_0_i_25_n_0\,
      O => \doutb[1]_INST_0_i_9_n_0\,
      S => sel_pipe_d1(4)
    );
\doutb[2]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[2]_INST_0_i_1_n_0\,
      I1 => \doutb[2]_INST_0_i_2_n_0\,
      I2 => \doutb[7]_INST_0_i_3_n_0\,
      I3 => \doutb[2]_INST_0_i_3_n_0\,
      I4 => \doutb[7]_INST_0_i_5_n_0\,
      I5 => \doutb[2]_INST_0_i_4_n_0\,
      O => doutb(2)
    );
\doutb[2]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[2]_INST_0_i_5_n_0\,
      I1 => \doutb[2]_INST_0_i_6_n_0\,
      I2 => sel_pipe_d1(6),
      I3 => \doutb[2]_INST_0_i_7_n_0\,
      I4 => sel_pipe_d1(5),
      I5 => \doutb[2]_INST_0_i_8_n_0\,
      O => \doutb[2]_INST_0_i_1_n_0\
    );
\doutb[2]_INST_0_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02023202"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_2_4\(2),
      I1 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I3 => DOADO(2),
      I4 => sel_pipe_d1(0),
      O => \doutb[2]_INST_0_i_10_n_0\
    );
\doutb[2]_INST_0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_2_0\(2),
      I1 => \doutb[7]_INST_0_i_2_1\(2),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I3 => \doutb[7]_INST_0_i_2_2\(2),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I5 => \doutb[7]_INST_0_i_2_3\(2),
      O => \doutb[2]_INST_0_i_11_n_0\
    );
\doutb[2]_INST_0_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[2]_INST_0_i_26_n_0\,
      I1 => \doutb[2]_INST_0_i_27_n_0\,
      O => \doutb[2]_INST_0_i_12_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[2]_INST_0_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[2]_INST_0_i_28_n_0\,
      I1 => \doutb[2]_INST_0_i_29_n_0\,
      O => \doutb[2]_INST_0_i_13_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[2]_INST_0_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[2]_INST_0_i_30_n_0\,
      I1 => \doutb[2]_INST_0_i_31_n_0\,
      O => \doutb[2]_INST_0_i_14_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[2]_INST_0_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[2]_INST_0_i_32_n_0\,
      I1 => \doutb[2]_INST_0_i_33_n_0\,
      O => \doutb[2]_INST_0_i_15_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[2]_INST_0_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[2]_INST_0_i_34_n_0\,
      I1 => \doutb[2]_INST_0_i_35_n_0\,
      O => \doutb[2]_INST_0_i_16_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[2]_INST_0_i_17\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[2]_INST_0_i_36_n_0\,
      I1 => \doutb[2]_INST_0_i_37_n_0\,
      O => \doutb[2]_INST_0_i_17_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[2]_INST_0_i_18\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[2]_INST_0_i_38_n_0\,
      I1 => \doutb[2]_INST_0_i_39_n_0\,
      O => \doutb[2]_INST_0_i_18_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[2]_INST_0_i_19\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[2]_INST_0_i_40_n_0\,
      I1 => \doutb[2]_INST_0_i_41_n_0\,
      O => \doutb[2]_INST_0_i_19_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[2]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3A0A3A3A3A0A0A0A"
    )
        port map (
      I0 => \doutb[2]_INST_0_i_9_n_0\,
      I1 => sel_pipe_d1(4),
      I2 => sel_pipe_d1(5),
      I3 => \doutb[2]_INST_0_i_10_n_0\,
      I4 => sel_pipe_d1(3),
      I5 => \doutb[2]_INST_0_i_11_n_0\,
      O => \doutb[2]_INST_0_i_2_n_0\
    );
\doutb[2]_INST_0_i_20\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[2]_INST_0_i_42_n_0\,
      I1 => \doutb[2]_INST_0_i_43_n_0\,
      O => \doutb[2]_INST_0_i_20_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[2]_INST_0_i_21\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[2]_INST_0_i_44_n_0\,
      I1 => \doutb[2]_INST_0_i_45_n_0\,
      O => \doutb[2]_INST_0_i_21_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[2]_INST_0_i_22\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[2]_INST_0_i_46_n_0\,
      I1 => \doutb[2]_INST_0_i_47_n_0\,
      O => \doutb[2]_INST_0_i_22_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[2]_INST_0_i_23\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[2]_INST_0_i_48_n_0\,
      I1 => \doutb[2]_INST_0_i_49_n_0\,
      O => \doutb[2]_INST_0_i_23_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[2]_INST_0_i_24\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[2]_INST_0_i_50_n_0\,
      I1 => \doutb[2]_INST_0_i_51_n_0\,
      O => \doutb[2]_INST_0_i_24_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[2]_INST_0_i_25\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[2]_INST_0_i_52_n_0\,
      I1 => \doutb[2]_INST_0_i_53_n_0\,
      O => \doutb[2]_INST_0_i_25_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[2]_INST_0_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_14_0\(2),
      I1 => \doutb[7]_INST_0_i_14_1\(2),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I3 => \doutb[7]_INST_0_i_14_2\(2),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I5 => \doutb[7]_INST_0_i_14_3\(2),
      O => \doutb[2]_INST_0_i_26_n_0\
    );
\doutb[2]_INST_0_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_14_4\(2),
      I1 => \doutb[7]_INST_0_i_14_5\(2),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I3 => \doutb[7]_INST_0_i_14_6\(2),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I5 => \doutb[7]_INST_0_i_14_7\(2),
      O => \doutb[2]_INST_0_i_27_n_0\
    );
\doutb[2]_INST_0_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_15_0\(2),
      I1 => \doutb[7]_INST_0_i_15_1\(2),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I3 => \doutb[7]_INST_0_i_15_2\(2),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I5 => \doutb[7]_INST_0_i_15_3\(2),
      O => \doutb[2]_INST_0_i_28_n_0\
    );
\doutb[2]_INST_0_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_15_4\(2),
      I1 => \doutb[7]_INST_0_i_15_5\(2),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I3 => \doutb[7]_INST_0_i_15_6\(2),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I5 => \doutb[7]_INST_0_i_15_7\(2),
      O => \doutb[2]_INST_0_i_29_n_0\
    );
\doutb[2]_INST_0_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[2]_INST_0_i_12_n_0\,
      I1 => \doutb[2]_INST_0_i_13_n_0\,
      O => \doutb[2]_INST_0_i_3_n_0\,
      S => sel_pipe_d1(4)
    );
\doutb[2]_INST_0_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(2),
      I1 => \doutb[7]_INST_0_i_16_0\(2),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I3 => \doutb[7]_INST_0_i_16_1\(2),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I5 => \doutb[7]_INST_0_i_16_2\(2),
      O => \doutb[2]_INST_0_i_30_n_0\
    );
\doutb[2]_INST_0_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_16_3\(2),
      I1 => \doutb[7]_INST_0_i_16_4\(2),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I3 => \doutb[7]_INST_0_i_16_5\(2),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I5 => \doutb[7]_INST_0_i_16_6\(2),
      O => \doutb[2]_INST_0_i_31_n_0\
    );
\doutb[2]_INST_0_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_17_0\(2),
      I1 => \doutb[7]_INST_0_i_17_1\(2),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I3 => \doutb[7]_INST_0_i_17_2\(2),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I5 => \doutb[7]_INST_0_i_17_3\(2),
      O => \doutb[2]_INST_0_i_32_n_0\
    );
\doutb[2]_INST_0_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_17_4\(2),
      I1 => \doutb[7]_INST_0_i_17_5\(2),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I3 => \doutb[7]_INST_0_i_17_6\(2),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I5 => \doutb[7]_INST_0_i_17_7\(2),
      O => \doutb[2]_INST_0_i_33_n_0\
    );
\doutb[2]_INST_0_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_18_0\(2),
      I1 => \doutb[7]_INST_0_i_18_1\(2),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I3 => \doutb[7]_INST_0_i_18_2\(2),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I5 => \doutb[7]_INST_0_i_18_3\(2),
      O => \doutb[2]_INST_0_i_34_n_0\
    );
\doutb[2]_INST_0_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_18_4\(2),
      I1 => \doutb[7]_INST_0_i_18_5\(2),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I3 => \doutb[7]_INST_0_i_18_6\(2),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I5 => \doutb[7]_INST_0_i_18_7\(2),
      O => \doutb[2]_INST_0_i_35_n_0\
    );
\doutb[2]_INST_0_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_19_0\(2),
      I1 => \doutb[7]_INST_0_i_19_1\(2),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I3 => \doutb[7]_INST_0_i_19_2\(2),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I5 => \doutb[7]_INST_0_i_19_3\(2),
      O => \doutb[2]_INST_0_i_36_n_0\
    );
\doutb[2]_INST_0_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_19_4\(2),
      I1 => \doutb[7]_INST_0_i_19_5\(2),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I3 => \doutb[7]_INST_0_i_19_6\(2),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I5 => \doutb[7]_INST_0_i_19_7\(2),
      O => \doutb[2]_INST_0_i_37_n_0\
    );
\doutb[2]_INST_0_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_20_0\(2),
      I1 => \doutb[7]_INST_0_i_20_1\(2),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I3 => \doutb[7]_INST_0_i_20_2\(2),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I5 => \doutb[7]_INST_0_i_20_3\(2),
      O => \doutb[2]_INST_0_i_38_n_0\
    );
\doutb[2]_INST_0_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_20_4\(2),
      I1 => \doutb[7]_INST_0_i_20_5\(2),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I3 => \doutb[7]_INST_0_i_20_6\(2),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I5 => \doutb[7]_INST_0_i_20_7\(2),
      O => \doutb[2]_INST_0_i_39_n_0\
    );
\doutb[2]_INST_0_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[2]_INST_0_i_14_n_0\,
      I1 => \doutb[2]_INST_0_i_15_n_0\,
      O => \doutb[2]_INST_0_i_4_n_0\,
      S => sel_pipe_d1(4)
    );
\doutb[2]_INST_0_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_21_0\(2),
      I1 => \doutb[7]_INST_0_i_21_1\(2),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I3 => \doutb[7]_INST_0_i_21_2\(2),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I5 => \doutb[7]_INST_0_i_21_3\(2),
      O => \doutb[2]_INST_0_i_40_n_0\
    );
\doutb[2]_INST_0_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_21_4\(2),
      I1 => \doutb[7]_INST_0_i_21_5\(2),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I3 => \doutb[7]_INST_0_i_21_6\(2),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I5 => \doutb[7]_INST_0_i_21_7\(2),
      O => \doutb[2]_INST_0_i_41_n_0\
    );
\doutb[2]_INST_0_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_22_0\(2),
      I1 => \doutb[7]_INST_0_i_22_1\(2),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I3 => \doutb[7]_INST_0_i_22_2\(2),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I5 => \doutb[7]_INST_0_i_22_3\(2),
      O => \doutb[2]_INST_0_i_42_n_0\
    );
\doutb[2]_INST_0_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_22_4\(2),
      I1 => \doutb[7]_INST_0_i_22_5\(2),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I3 => \doutb[7]_INST_0_i_22_6\(2),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I5 => \doutb[7]_INST_0_i_22_7\(2),
      O => \doutb[2]_INST_0_i_43_n_0\
    );
\doutb[2]_INST_0_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_23_0\(2),
      I1 => \doutb[7]_INST_0_i_23_1\(2),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I3 => \doutb[7]_INST_0_i_23_2\(2),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I5 => \doutb[7]_INST_0_i_23_3\(2),
      O => \doutb[2]_INST_0_i_44_n_0\
    );
\doutb[2]_INST_0_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_23_4\(2),
      I1 => \doutb[7]_INST_0_i_23_5\(2),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I3 => \doutb[7]_INST_0_i_23_6\(2),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I5 => \doutb[7]_INST_0_i_23_7\(2),
      O => \doutb[2]_INST_0_i_45_n_0\
    );
\doutb[2]_INST_0_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_24_0\(2),
      I1 => \doutb[7]_INST_0_i_24_1\(2),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I3 => \doutb[7]_INST_0_i_24_2\(2),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I5 => \doutb[7]_INST_0_i_24_3\(2),
      O => \doutb[2]_INST_0_i_46_n_0\
    );
\doutb[2]_INST_0_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_24_4\(2),
      I1 => \doutb[7]_INST_0_i_24_5\(2),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I3 => \doutb[7]_INST_0_i_24_6\(2),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I5 => \doutb[7]_INST_0_i_24_7\(2),
      O => \doutb[2]_INST_0_i_47_n_0\
    );
\doutb[2]_INST_0_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_25_0\(2),
      I1 => \doutb[7]_INST_0_i_25_1\(2),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I3 => \doutb[7]_INST_0_i_25_2\(2),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I5 => \doutb[7]_INST_0_i_25_3\(2),
      O => \doutb[2]_INST_0_i_48_n_0\
    );
\doutb[2]_INST_0_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_25_4\(2),
      I1 => \doutb[7]_INST_0_i_25_5\(2),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I3 => \doutb[7]_INST_0_i_25_6\(2),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I5 => \doutb[7]_INST_0_i_25_7\(2),
      O => \doutb[2]_INST_0_i_49_n_0\
    );
\doutb[2]_INST_0_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[2]_INST_0_i_16_n_0\,
      I1 => \doutb[2]_INST_0_i_17_n_0\,
      O => \doutb[2]_INST_0_i_5_n_0\,
      S => sel_pipe_d1(4)
    );
\doutb[2]_INST_0_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_26_0\(2),
      I1 => \doutb[7]_INST_0_i_26_1\(2),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I3 => \doutb[7]_INST_0_i_26_2\(2),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I5 => \doutb[7]_INST_0_i_26_3\(2),
      O => \doutb[2]_INST_0_i_50_n_0\
    );
\doutb[2]_INST_0_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_26_4\(2),
      I1 => \doutb[7]_INST_0_i_26_5\(2),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I3 => \doutb[7]_INST_0_i_26_6\(2),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I5 => \doutb[7]_INST_0_i_26_7\(2),
      O => \doutb[2]_INST_0_i_51_n_0\
    );
\doutb[2]_INST_0_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_27_0\(2),
      I1 => \doutb[7]_INST_0_i_27_1\(2),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I3 => \doutb[7]_INST_0_i_27_2\(2),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I5 => \doutb[7]_INST_0_i_27_3\(2),
      O => \doutb[2]_INST_0_i_52_n_0\
    );
\doutb[2]_INST_0_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_27_4\(2),
      I1 => \doutb[7]_INST_0_i_27_5\(2),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I3 => \doutb[7]_INST_0_i_27_6\(2),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I5 => \doutb[7]_INST_0_i_27_7\(2),
      O => \doutb[2]_INST_0_i_53_n_0\
    );
\doutb[2]_INST_0_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[2]_INST_0_i_18_n_0\,
      I1 => \doutb[2]_INST_0_i_19_n_0\,
      O => \doutb[2]_INST_0_i_6_n_0\,
      S => sel_pipe_d1(4)
    );
\doutb[2]_INST_0_i_7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[2]_INST_0_i_20_n_0\,
      I1 => \doutb[2]_INST_0_i_21_n_0\,
      O => \doutb[2]_INST_0_i_7_n_0\,
      S => sel_pipe_d1(4)
    );
\doutb[2]_INST_0_i_8\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[2]_INST_0_i_22_n_0\,
      I1 => \doutb[2]_INST_0_i_23_n_0\,
      O => \doutb[2]_INST_0_i_8_n_0\,
      S => sel_pipe_d1(4)
    );
\doutb[2]_INST_0_i_9\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[2]_INST_0_i_24_n_0\,
      I1 => \doutb[2]_INST_0_i_25_n_0\,
      O => \doutb[2]_INST_0_i_9_n_0\,
      S => sel_pipe_d1(4)
    );
\doutb[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[3]_INST_0_i_1_n_0\,
      I1 => \doutb[3]_INST_0_i_2_n_0\,
      I2 => \doutb[7]_INST_0_i_3_n_0\,
      I3 => \doutb[3]_INST_0_i_3_n_0\,
      I4 => \doutb[7]_INST_0_i_5_n_0\,
      I5 => \doutb[3]_INST_0_i_4_n_0\,
      O => doutb(3)
    );
\doutb[3]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[3]_INST_0_i_5_n_0\,
      I1 => \doutb[3]_INST_0_i_6_n_0\,
      I2 => sel_pipe_d1(6),
      I3 => \doutb[3]_INST_0_i_7_n_0\,
      I4 => sel_pipe_d1(5),
      I5 => \doutb[3]_INST_0_i_8_n_0\,
      O => \doutb[3]_INST_0_i_1_n_0\
    );
\doutb[3]_INST_0_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02023202"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_2_4\(3),
      I1 => sel_pipe_d1(2),
      I2 => sel_pipe_d1(1),
      I3 => DOADO(3),
      I4 => sel_pipe_d1(0),
      O => \doutb[3]_INST_0_i_10_n_0\
    );
\doutb[3]_INST_0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_2_0\(3),
      I1 => \doutb[7]_INST_0_i_2_1\(3),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_2_2\(3),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_2_3\(3),
      O => \doutb[3]_INST_0_i_11_n_0\
    );
\doutb[3]_INST_0_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[3]_INST_0_i_26_n_0\,
      I1 => \doutb[3]_INST_0_i_27_n_0\,
      O => \doutb[3]_INST_0_i_12_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[3]_INST_0_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[3]_INST_0_i_28_n_0\,
      I1 => \doutb[3]_INST_0_i_29_n_0\,
      O => \doutb[3]_INST_0_i_13_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[3]_INST_0_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[3]_INST_0_i_30_n_0\,
      I1 => \doutb[3]_INST_0_i_31_n_0\,
      O => \doutb[3]_INST_0_i_14_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[3]_INST_0_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[3]_INST_0_i_32_n_0\,
      I1 => \doutb[3]_INST_0_i_33_n_0\,
      O => \doutb[3]_INST_0_i_15_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[3]_INST_0_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[3]_INST_0_i_34_n_0\,
      I1 => \doutb[3]_INST_0_i_35_n_0\,
      O => \doutb[3]_INST_0_i_16_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[3]_INST_0_i_17\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[3]_INST_0_i_36_n_0\,
      I1 => \doutb[3]_INST_0_i_37_n_0\,
      O => \doutb[3]_INST_0_i_17_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[3]_INST_0_i_18\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[3]_INST_0_i_38_n_0\,
      I1 => \doutb[3]_INST_0_i_39_n_0\,
      O => \doutb[3]_INST_0_i_18_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[3]_INST_0_i_19\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[3]_INST_0_i_40_n_0\,
      I1 => \doutb[3]_INST_0_i_41_n_0\,
      O => \doutb[3]_INST_0_i_19_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[3]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3A0A3A3A3A0A0A0A"
    )
        port map (
      I0 => \doutb[3]_INST_0_i_9_n_0\,
      I1 => sel_pipe_d1(4),
      I2 => sel_pipe_d1(5),
      I3 => \doutb[3]_INST_0_i_10_n_0\,
      I4 => sel_pipe_d1(3),
      I5 => \doutb[3]_INST_0_i_11_n_0\,
      O => \doutb[3]_INST_0_i_2_n_0\
    );
\doutb[3]_INST_0_i_20\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[3]_INST_0_i_42_n_0\,
      I1 => \doutb[3]_INST_0_i_43_n_0\,
      O => \doutb[3]_INST_0_i_20_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[3]_INST_0_i_21\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[3]_INST_0_i_44_n_0\,
      I1 => \doutb[3]_INST_0_i_45_n_0\,
      O => \doutb[3]_INST_0_i_21_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[3]_INST_0_i_22\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[3]_INST_0_i_46_n_0\,
      I1 => \doutb[3]_INST_0_i_47_n_0\,
      O => \doutb[3]_INST_0_i_22_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[3]_INST_0_i_23\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[3]_INST_0_i_48_n_0\,
      I1 => \doutb[3]_INST_0_i_49_n_0\,
      O => \doutb[3]_INST_0_i_23_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[3]_INST_0_i_24\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[3]_INST_0_i_50_n_0\,
      I1 => \doutb[3]_INST_0_i_51_n_0\,
      O => \doutb[3]_INST_0_i_24_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[3]_INST_0_i_25\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[3]_INST_0_i_52_n_0\,
      I1 => \doutb[3]_INST_0_i_53_n_0\,
      O => \doutb[3]_INST_0_i_25_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[3]_INST_0_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_14_0\(3),
      I1 => \doutb[7]_INST_0_i_14_1\(3),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_14_2\(3),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_14_3\(3),
      O => \doutb[3]_INST_0_i_26_n_0\
    );
\doutb[3]_INST_0_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_14_4\(3),
      I1 => \doutb[7]_INST_0_i_14_5\(3),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_14_6\(3),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_14_7\(3),
      O => \doutb[3]_INST_0_i_27_n_0\
    );
\doutb[3]_INST_0_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_15_0\(3),
      I1 => \doutb[7]_INST_0_i_15_1\(3),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_15_2\(3),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_15_3\(3),
      O => \doutb[3]_INST_0_i_28_n_0\
    );
\doutb[3]_INST_0_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_15_4\(3),
      I1 => \doutb[7]_INST_0_i_15_5\(3),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_15_6\(3),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_15_7\(3),
      O => \doutb[3]_INST_0_i_29_n_0\
    );
\doutb[3]_INST_0_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[3]_INST_0_i_12_n_0\,
      I1 => \doutb[3]_INST_0_i_13_n_0\,
      O => \doutb[3]_INST_0_i_3_n_0\,
      S => sel_pipe_d1(4)
    );
\doutb[3]_INST_0_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(3),
      I1 => \doutb[7]_INST_0_i_16_0\(3),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_16_1\(3),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_16_2\(3),
      O => \doutb[3]_INST_0_i_30_n_0\
    );
\doutb[3]_INST_0_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_16_3\(3),
      I1 => \doutb[7]_INST_0_i_16_4\(3),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_16_5\(3),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_16_6\(3),
      O => \doutb[3]_INST_0_i_31_n_0\
    );
\doutb[3]_INST_0_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_17_0\(3),
      I1 => \doutb[7]_INST_0_i_17_1\(3),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_17_2\(3),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_17_3\(3),
      O => \doutb[3]_INST_0_i_32_n_0\
    );
\doutb[3]_INST_0_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_17_4\(3),
      I1 => \doutb[7]_INST_0_i_17_5\(3),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_17_6\(3),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_17_7\(3),
      O => \doutb[3]_INST_0_i_33_n_0\
    );
\doutb[3]_INST_0_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_18_0\(3),
      I1 => \doutb[7]_INST_0_i_18_1\(3),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_18_2\(3),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_18_3\(3),
      O => \doutb[3]_INST_0_i_34_n_0\
    );
\doutb[3]_INST_0_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_18_4\(3),
      I1 => \doutb[7]_INST_0_i_18_5\(3),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_18_6\(3),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_18_7\(3),
      O => \doutb[3]_INST_0_i_35_n_0\
    );
\doutb[3]_INST_0_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_19_0\(3),
      I1 => \doutb[7]_INST_0_i_19_1\(3),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_19_2\(3),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_19_3\(3),
      O => \doutb[3]_INST_0_i_36_n_0\
    );
\doutb[3]_INST_0_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_19_4\(3),
      I1 => \doutb[7]_INST_0_i_19_5\(3),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_19_6\(3),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_19_7\(3),
      O => \doutb[3]_INST_0_i_37_n_0\
    );
\doutb[3]_INST_0_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_20_0\(3),
      I1 => \doutb[7]_INST_0_i_20_1\(3),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_20_2\(3),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_20_3\(3),
      O => \doutb[3]_INST_0_i_38_n_0\
    );
\doutb[3]_INST_0_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_20_4\(3),
      I1 => \doutb[7]_INST_0_i_20_5\(3),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_20_6\(3),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_20_7\(3),
      O => \doutb[3]_INST_0_i_39_n_0\
    );
\doutb[3]_INST_0_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[3]_INST_0_i_14_n_0\,
      I1 => \doutb[3]_INST_0_i_15_n_0\,
      O => \doutb[3]_INST_0_i_4_n_0\,
      S => sel_pipe_d1(4)
    );
\doutb[3]_INST_0_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_21_0\(3),
      I1 => \doutb[7]_INST_0_i_21_1\(3),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_21_2\(3),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_21_3\(3),
      O => \doutb[3]_INST_0_i_40_n_0\
    );
\doutb[3]_INST_0_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_21_4\(3),
      I1 => \doutb[7]_INST_0_i_21_5\(3),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_21_6\(3),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_21_7\(3),
      O => \doutb[3]_INST_0_i_41_n_0\
    );
\doutb[3]_INST_0_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_22_0\(3),
      I1 => \doutb[7]_INST_0_i_22_1\(3),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_22_2\(3),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_22_3\(3),
      O => \doutb[3]_INST_0_i_42_n_0\
    );
\doutb[3]_INST_0_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_22_4\(3),
      I1 => \doutb[7]_INST_0_i_22_5\(3),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_22_6\(3),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_22_7\(3),
      O => \doutb[3]_INST_0_i_43_n_0\
    );
\doutb[3]_INST_0_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_23_0\(3),
      I1 => \doutb[7]_INST_0_i_23_1\(3),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_23_2\(3),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_23_3\(3),
      O => \doutb[3]_INST_0_i_44_n_0\
    );
\doutb[3]_INST_0_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_23_4\(3),
      I1 => \doutb[7]_INST_0_i_23_5\(3),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_23_6\(3),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_23_7\(3),
      O => \doutb[3]_INST_0_i_45_n_0\
    );
\doutb[3]_INST_0_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_24_0\(3),
      I1 => \doutb[7]_INST_0_i_24_1\(3),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_24_2\(3),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_24_3\(3),
      O => \doutb[3]_INST_0_i_46_n_0\
    );
\doutb[3]_INST_0_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_24_4\(3),
      I1 => \doutb[7]_INST_0_i_24_5\(3),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_24_6\(3),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_24_7\(3),
      O => \doutb[3]_INST_0_i_47_n_0\
    );
\doutb[3]_INST_0_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_25_0\(3),
      I1 => \doutb[7]_INST_0_i_25_1\(3),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_25_2\(3),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_25_3\(3),
      O => \doutb[3]_INST_0_i_48_n_0\
    );
\doutb[3]_INST_0_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_25_4\(3),
      I1 => \doutb[7]_INST_0_i_25_5\(3),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_25_6\(3),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_25_7\(3),
      O => \doutb[3]_INST_0_i_49_n_0\
    );
\doutb[3]_INST_0_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[3]_INST_0_i_16_n_0\,
      I1 => \doutb[3]_INST_0_i_17_n_0\,
      O => \doutb[3]_INST_0_i_5_n_0\,
      S => sel_pipe_d1(4)
    );
\doutb[3]_INST_0_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_26_0\(3),
      I1 => \doutb[7]_INST_0_i_26_1\(3),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_26_2\(3),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_26_3\(3),
      O => \doutb[3]_INST_0_i_50_n_0\
    );
\doutb[3]_INST_0_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_26_4\(3),
      I1 => \doutb[7]_INST_0_i_26_5\(3),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_26_6\(3),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_26_7\(3),
      O => \doutb[3]_INST_0_i_51_n_0\
    );
\doutb[3]_INST_0_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_27_0\(3),
      I1 => \doutb[7]_INST_0_i_27_1\(3),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_27_2\(3),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_27_3\(3),
      O => \doutb[3]_INST_0_i_52_n_0\
    );
\doutb[3]_INST_0_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_27_4\(3),
      I1 => \doutb[7]_INST_0_i_27_5\(3),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_27_6\(3),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_27_7\(3),
      O => \doutb[3]_INST_0_i_53_n_0\
    );
\doutb[3]_INST_0_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[3]_INST_0_i_18_n_0\,
      I1 => \doutb[3]_INST_0_i_19_n_0\,
      O => \doutb[3]_INST_0_i_6_n_0\,
      S => sel_pipe_d1(4)
    );
\doutb[3]_INST_0_i_7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[3]_INST_0_i_20_n_0\,
      I1 => \doutb[3]_INST_0_i_21_n_0\,
      O => \doutb[3]_INST_0_i_7_n_0\,
      S => sel_pipe_d1(4)
    );
\doutb[3]_INST_0_i_8\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[3]_INST_0_i_22_n_0\,
      I1 => \doutb[3]_INST_0_i_23_n_0\,
      O => \doutb[3]_INST_0_i_8_n_0\,
      S => sel_pipe_d1(4)
    );
\doutb[3]_INST_0_i_9\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[3]_INST_0_i_24_n_0\,
      I1 => \doutb[3]_INST_0_i_25_n_0\,
      O => \doutb[3]_INST_0_i_9_n_0\,
      S => sel_pipe_d1(4)
    );
\doutb[4]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[4]_INST_0_i_1_n_0\,
      I1 => \doutb[4]_INST_0_i_2_n_0\,
      I2 => \doutb[7]_INST_0_i_3_n_0\,
      I3 => \doutb[4]_INST_0_i_3_n_0\,
      I4 => \doutb[7]_INST_0_i_5_n_0\,
      I5 => \doutb[4]_INST_0_i_4_n_0\,
      O => doutb(4)
    );
\doutb[4]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[4]_INST_0_i_5_n_0\,
      I1 => \doutb[4]_INST_0_i_6_n_0\,
      I2 => sel_pipe_d1(6),
      I3 => \doutb[4]_INST_0_i_7_n_0\,
      I4 => sel_pipe_d1(5),
      I5 => \doutb[4]_INST_0_i_8_n_0\,
      O => \doutb[4]_INST_0_i_1_n_0\
    );
\doutb[4]_INST_0_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02023202"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_2_4\(4),
      I1 => sel_pipe_d1(2),
      I2 => sel_pipe_d1(1),
      I3 => DOADO(4),
      I4 => sel_pipe_d1(0),
      O => \doutb[4]_INST_0_i_10_n_0\
    );
\doutb[4]_INST_0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_2_0\(4),
      I1 => \doutb[7]_INST_0_i_2_1\(4),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_2_2\(4),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_2_3\(4),
      O => \doutb[4]_INST_0_i_11_n_0\
    );
\doutb[4]_INST_0_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[4]_INST_0_i_26_n_0\,
      I1 => \doutb[4]_INST_0_i_27_n_0\,
      O => \doutb[4]_INST_0_i_12_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[4]_INST_0_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[4]_INST_0_i_28_n_0\,
      I1 => \doutb[4]_INST_0_i_29_n_0\,
      O => \doutb[4]_INST_0_i_13_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[4]_INST_0_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[4]_INST_0_i_30_n_0\,
      I1 => \doutb[4]_INST_0_i_31_n_0\,
      O => \doutb[4]_INST_0_i_14_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[4]_INST_0_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[4]_INST_0_i_32_n_0\,
      I1 => \doutb[4]_INST_0_i_33_n_0\,
      O => \doutb[4]_INST_0_i_15_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[4]_INST_0_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[4]_INST_0_i_34_n_0\,
      I1 => \doutb[4]_INST_0_i_35_n_0\,
      O => \doutb[4]_INST_0_i_16_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[4]_INST_0_i_17\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[4]_INST_0_i_36_n_0\,
      I1 => \doutb[4]_INST_0_i_37_n_0\,
      O => \doutb[4]_INST_0_i_17_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[4]_INST_0_i_18\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[4]_INST_0_i_38_n_0\,
      I1 => \doutb[4]_INST_0_i_39_n_0\,
      O => \doutb[4]_INST_0_i_18_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[4]_INST_0_i_19\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[4]_INST_0_i_40_n_0\,
      I1 => \doutb[4]_INST_0_i_41_n_0\,
      O => \doutb[4]_INST_0_i_19_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[4]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3A0A3A3A3A0A0A0A"
    )
        port map (
      I0 => \doutb[4]_INST_0_i_9_n_0\,
      I1 => sel_pipe_d1(4),
      I2 => sel_pipe_d1(5),
      I3 => \doutb[4]_INST_0_i_10_n_0\,
      I4 => sel_pipe_d1(3),
      I5 => \doutb[4]_INST_0_i_11_n_0\,
      O => \doutb[4]_INST_0_i_2_n_0\
    );
\doutb[4]_INST_0_i_20\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[4]_INST_0_i_42_n_0\,
      I1 => \doutb[4]_INST_0_i_43_n_0\,
      O => \doutb[4]_INST_0_i_20_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[4]_INST_0_i_21\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[4]_INST_0_i_44_n_0\,
      I1 => \doutb[4]_INST_0_i_45_n_0\,
      O => \doutb[4]_INST_0_i_21_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[4]_INST_0_i_22\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[4]_INST_0_i_46_n_0\,
      I1 => \doutb[4]_INST_0_i_47_n_0\,
      O => \doutb[4]_INST_0_i_22_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[4]_INST_0_i_23\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[4]_INST_0_i_48_n_0\,
      I1 => \doutb[4]_INST_0_i_49_n_0\,
      O => \doutb[4]_INST_0_i_23_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[4]_INST_0_i_24\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[4]_INST_0_i_50_n_0\,
      I1 => \doutb[4]_INST_0_i_51_n_0\,
      O => \doutb[4]_INST_0_i_24_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[4]_INST_0_i_25\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[4]_INST_0_i_52_n_0\,
      I1 => \doutb[4]_INST_0_i_53_n_0\,
      O => \doutb[4]_INST_0_i_25_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[4]_INST_0_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_14_0\(4),
      I1 => \doutb[7]_INST_0_i_14_1\(4),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_14_2\(4),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_14_3\(4),
      O => \doutb[4]_INST_0_i_26_n_0\
    );
\doutb[4]_INST_0_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_14_4\(4),
      I1 => \doutb[7]_INST_0_i_14_5\(4),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_14_6\(4),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_14_7\(4),
      O => \doutb[4]_INST_0_i_27_n_0\
    );
\doutb[4]_INST_0_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_15_0\(4),
      I1 => \doutb[7]_INST_0_i_15_1\(4),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_15_2\(4),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_15_3\(4),
      O => \doutb[4]_INST_0_i_28_n_0\
    );
\doutb[4]_INST_0_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_15_4\(4),
      I1 => \doutb[7]_INST_0_i_15_5\(4),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_15_6\(4),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_15_7\(4),
      O => \doutb[4]_INST_0_i_29_n_0\
    );
\doutb[4]_INST_0_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[4]_INST_0_i_12_n_0\,
      I1 => \doutb[4]_INST_0_i_13_n_0\,
      O => \doutb[4]_INST_0_i_3_n_0\,
      S => sel_pipe_d1(4)
    );
\doutb[4]_INST_0_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(4),
      I1 => \doutb[7]_INST_0_i_16_0\(4),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_16_1\(4),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_16_2\(4),
      O => \doutb[4]_INST_0_i_30_n_0\
    );
\doutb[4]_INST_0_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_16_3\(4),
      I1 => \doutb[7]_INST_0_i_16_4\(4),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_16_5\(4),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_16_6\(4),
      O => \doutb[4]_INST_0_i_31_n_0\
    );
\doutb[4]_INST_0_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_17_0\(4),
      I1 => \doutb[7]_INST_0_i_17_1\(4),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_17_2\(4),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_17_3\(4),
      O => \doutb[4]_INST_0_i_32_n_0\
    );
\doutb[4]_INST_0_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_17_4\(4),
      I1 => \doutb[7]_INST_0_i_17_5\(4),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_17_6\(4),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_17_7\(4),
      O => \doutb[4]_INST_0_i_33_n_0\
    );
\doutb[4]_INST_0_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_18_0\(4),
      I1 => \doutb[7]_INST_0_i_18_1\(4),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_18_2\(4),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_18_3\(4),
      O => \doutb[4]_INST_0_i_34_n_0\
    );
\doutb[4]_INST_0_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_18_4\(4),
      I1 => \doutb[7]_INST_0_i_18_5\(4),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_18_6\(4),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_18_7\(4),
      O => \doutb[4]_INST_0_i_35_n_0\
    );
\doutb[4]_INST_0_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_19_0\(4),
      I1 => \doutb[7]_INST_0_i_19_1\(4),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_19_2\(4),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_19_3\(4),
      O => \doutb[4]_INST_0_i_36_n_0\
    );
\doutb[4]_INST_0_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_19_4\(4),
      I1 => \doutb[7]_INST_0_i_19_5\(4),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_19_6\(4),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_19_7\(4),
      O => \doutb[4]_INST_0_i_37_n_0\
    );
\doutb[4]_INST_0_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_20_0\(4),
      I1 => \doutb[7]_INST_0_i_20_1\(4),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_20_2\(4),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_20_3\(4),
      O => \doutb[4]_INST_0_i_38_n_0\
    );
\doutb[4]_INST_0_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_20_4\(4),
      I1 => \doutb[7]_INST_0_i_20_5\(4),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_20_6\(4),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_20_7\(4),
      O => \doutb[4]_INST_0_i_39_n_0\
    );
\doutb[4]_INST_0_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[4]_INST_0_i_14_n_0\,
      I1 => \doutb[4]_INST_0_i_15_n_0\,
      O => \doutb[4]_INST_0_i_4_n_0\,
      S => sel_pipe_d1(4)
    );
\doutb[4]_INST_0_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_21_0\(4),
      I1 => \doutb[7]_INST_0_i_21_1\(4),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_21_2\(4),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_21_3\(4),
      O => \doutb[4]_INST_0_i_40_n_0\
    );
\doutb[4]_INST_0_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_21_4\(4),
      I1 => \doutb[7]_INST_0_i_21_5\(4),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_21_6\(4),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_21_7\(4),
      O => \doutb[4]_INST_0_i_41_n_0\
    );
\doutb[4]_INST_0_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_22_0\(4),
      I1 => \doutb[7]_INST_0_i_22_1\(4),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_22_2\(4),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_22_3\(4),
      O => \doutb[4]_INST_0_i_42_n_0\
    );
\doutb[4]_INST_0_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_22_4\(4),
      I1 => \doutb[7]_INST_0_i_22_5\(4),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_22_6\(4),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_22_7\(4),
      O => \doutb[4]_INST_0_i_43_n_0\
    );
\doutb[4]_INST_0_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_23_0\(4),
      I1 => \doutb[7]_INST_0_i_23_1\(4),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_23_2\(4),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_23_3\(4),
      O => \doutb[4]_INST_0_i_44_n_0\
    );
\doutb[4]_INST_0_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_23_4\(4),
      I1 => \doutb[7]_INST_0_i_23_5\(4),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_23_6\(4),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_23_7\(4),
      O => \doutb[4]_INST_0_i_45_n_0\
    );
\doutb[4]_INST_0_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_24_0\(4),
      I1 => \doutb[7]_INST_0_i_24_1\(4),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_24_2\(4),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_24_3\(4),
      O => \doutb[4]_INST_0_i_46_n_0\
    );
\doutb[4]_INST_0_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_24_4\(4),
      I1 => \doutb[7]_INST_0_i_24_5\(4),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_24_6\(4),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_24_7\(4),
      O => \doutb[4]_INST_0_i_47_n_0\
    );
\doutb[4]_INST_0_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_25_0\(4),
      I1 => \doutb[7]_INST_0_i_25_1\(4),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_25_2\(4),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_25_3\(4),
      O => \doutb[4]_INST_0_i_48_n_0\
    );
\doutb[4]_INST_0_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_25_4\(4),
      I1 => \doutb[7]_INST_0_i_25_5\(4),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_25_6\(4),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_25_7\(4),
      O => \doutb[4]_INST_0_i_49_n_0\
    );
\doutb[4]_INST_0_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[4]_INST_0_i_16_n_0\,
      I1 => \doutb[4]_INST_0_i_17_n_0\,
      O => \doutb[4]_INST_0_i_5_n_0\,
      S => sel_pipe_d1(4)
    );
\doutb[4]_INST_0_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_26_0\(4),
      I1 => \doutb[7]_INST_0_i_26_1\(4),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_26_2\(4),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_26_3\(4),
      O => \doutb[4]_INST_0_i_50_n_0\
    );
\doutb[4]_INST_0_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_26_4\(4),
      I1 => \doutb[7]_INST_0_i_26_5\(4),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_26_6\(4),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_26_7\(4),
      O => \doutb[4]_INST_0_i_51_n_0\
    );
\doutb[4]_INST_0_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_27_0\(4),
      I1 => \doutb[7]_INST_0_i_27_1\(4),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_27_2\(4),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_27_3\(4),
      O => \doutb[4]_INST_0_i_52_n_0\
    );
\doutb[4]_INST_0_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_27_4\(4),
      I1 => \doutb[7]_INST_0_i_27_5\(4),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_27_6\(4),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_27_7\(4),
      O => \doutb[4]_INST_0_i_53_n_0\
    );
\doutb[4]_INST_0_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[4]_INST_0_i_18_n_0\,
      I1 => \doutb[4]_INST_0_i_19_n_0\,
      O => \doutb[4]_INST_0_i_6_n_0\,
      S => sel_pipe_d1(4)
    );
\doutb[4]_INST_0_i_7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[4]_INST_0_i_20_n_0\,
      I1 => \doutb[4]_INST_0_i_21_n_0\,
      O => \doutb[4]_INST_0_i_7_n_0\,
      S => sel_pipe_d1(4)
    );
\doutb[4]_INST_0_i_8\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[4]_INST_0_i_22_n_0\,
      I1 => \doutb[4]_INST_0_i_23_n_0\,
      O => \doutb[4]_INST_0_i_8_n_0\,
      S => sel_pipe_d1(4)
    );
\doutb[4]_INST_0_i_9\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[4]_INST_0_i_24_n_0\,
      I1 => \doutb[4]_INST_0_i_25_n_0\,
      O => \doutb[4]_INST_0_i_9_n_0\,
      S => sel_pipe_d1(4)
    );
\doutb[5]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[5]_INST_0_i_1_n_0\,
      I1 => \doutb[5]_INST_0_i_2_n_0\,
      I2 => \doutb[7]_INST_0_i_3_n_0\,
      I3 => \doutb[5]_INST_0_i_3_n_0\,
      I4 => \doutb[7]_INST_0_i_5_n_0\,
      I5 => \doutb[5]_INST_0_i_4_n_0\,
      O => doutb(5)
    );
\doutb[5]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[5]_INST_0_i_5_n_0\,
      I1 => \doutb[5]_INST_0_i_6_n_0\,
      I2 => sel_pipe_d1(6),
      I3 => \doutb[5]_INST_0_i_7_n_0\,
      I4 => sel_pipe_d1(5),
      I5 => \doutb[5]_INST_0_i_8_n_0\,
      O => \doutb[5]_INST_0_i_1_n_0\
    );
\doutb[5]_INST_0_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02023202"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_2_4\(5),
      I1 => sel_pipe_d1(2),
      I2 => sel_pipe_d1(1),
      I3 => DOADO(5),
      I4 => sel_pipe_d1(0),
      O => \doutb[5]_INST_0_i_10_n_0\
    );
\doutb[5]_INST_0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_2_0\(5),
      I1 => \doutb[7]_INST_0_i_2_1\(5),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_2_2\(5),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_2_3\(5),
      O => \doutb[5]_INST_0_i_11_n_0\
    );
\doutb[5]_INST_0_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[5]_INST_0_i_26_n_0\,
      I1 => \doutb[5]_INST_0_i_27_n_0\,
      O => \doutb[5]_INST_0_i_12_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[5]_INST_0_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[5]_INST_0_i_28_n_0\,
      I1 => \doutb[5]_INST_0_i_29_n_0\,
      O => \doutb[5]_INST_0_i_13_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[5]_INST_0_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[5]_INST_0_i_30_n_0\,
      I1 => \doutb[5]_INST_0_i_31_n_0\,
      O => \doutb[5]_INST_0_i_14_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[5]_INST_0_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[5]_INST_0_i_32_n_0\,
      I1 => \doutb[5]_INST_0_i_33_n_0\,
      O => \doutb[5]_INST_0_i_15_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[5]_INST_0_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[5]_INST_0_i_34_n_0\,
      I1 => \doutb[5]_INST_0_i_35_n_0\,
      O => \doutb[5]_INST_0_i_16_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[5]_INST_0_i_17\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[5]_INST_0_i_36_n_0\,
      I1 => \doutb[5]_INST_0_i_37_n_0\,
      O => \doutb[5]_INST_0_i_17_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[5]_INST_0_i_18\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[5]_INST_0_i_38_n_0\,
      I1 => \doutb[5]_INST_0_i_39_n_0\,
      O => \doutb[5]_INST_0_i_18_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[5]_INST_0_i_19\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[5]_INST_0_i_40_n_0\,
      I1 => \doutb[5]_INST_0_i_41_n_0\,
      O => \doutb[5]_INST_0_i_19_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[5]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3A0A3A3A3A0A0A0A"
    )
        port map (
      I0 => \doutb[5]_INST_0_i_9_n_0\,
      I1 => sel_pipe_d1(4),
      I2 => sel_pipe_d1(5),
      I3 => \doutb[5]_INST_0_i_10_n_0\,
      I4 => sel_pipe_d1(3),
      I5 => \doutb[5]_INST_0_i_11_n_0\,
      O => \doutb[5]_INST_0_i_2_n_0\
    );
\doutb[5]_INST_0_i_20\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[5]_INST_0_i_42_n_0\,
      I1 => \doutb[5]_INST_0_i_43_n_0\,
      O => \doutb[5]_INST_0_i_20_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[5]_INST_0_i_21\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[5]_INST_0_i_44_n_0\,
      I1 => \doutb[5]_INST_0_i_45_n_0\,
      O => \doutb[5]_INST_0_i_21_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[5]_INST_0_i_22\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[5]_INST_0_i_46_n_0\,
      I1 => \doutb[5]_INST_0_i_47_n_0\,
      O => \doutb[5]_INST_0_i_22_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[5]_INST_0_i_23\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[5]_INST_0_i_48_n_0\,
      I1 => \doutb[5]_INST_0_i_49_n_0\,
      O => \doutb[5]_INST_0_i_23_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[5]_INST_0_i_24\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[5]_INST_0_i_50_n_0\,
      I1 => \doutb[5]_INST_0_i_51_n_0\,
      O => \doutb[5]_INST_0_i_24_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[5]_INST_0_i_25\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[5]_INST_0_i_52_n_0\,
      I1 => \doutb[5]_INST_0_i_53_n_0\,
      O => \doutb[5]_INST_0_i_25_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[5]_INST_0_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_14_0\(5),
      I1 => \doutb[7]_INST_0_i_14_1\(5),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_14_2\(5),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_14_3\(5),
      O => \doutb[5]_INST_0_i_26_n_0\
    );
\doutb[5]_INST_0_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_14_4\(5),
      I1 => \doutb[7]_INST_0_i_14_5\(5),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_14_6\(5),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_14_7\(5),
      O => \doutb[5]_INST_0_i_27_n_0\
    );
\doutb[5]_INST_0_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_15_0\(5),
      I1 => \doutb[7]_INST_0_i_15_1\(5),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_15_2\(5),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_15_3\(5),
      O => \doutb[5]_INST_0_i_28_n_0\
    );
\doutb[5]_INST_0_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_15_4\(5),
      I1 => \doutb[7]_INST_0_i_15_5\(5),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_15_6\(5),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_15_7\(5),
      O => \doutb[5]_INST_0_i_29_n_0\
    );
\doutb[5]_INST_0_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[5]_INST_0_i_12_n_0\,
      I1 => \doutb[5]_INST_0_i_13_n_0\,
      O => \doutb[5]_INST_0_i_3_n_0\,
      S => sel_pipe_d1(4)
    );
\doutb[5]_INST_0_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(5),
      I1 => \doutb[7]_INST_0_i_16_0\(5),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_16_1\(5),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_16_2\(5),
      O => \doutb[5]_INST_0_i_30_n_0\
    );
\doutb[5]_INST_0_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_16_3\(5),
      I1 => \doutb[7]_INST_0_i_16_4\(5),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_16_5\(5),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_16_6\(5),
      O => \doutb[5]_INST_0_i_31_n_0\
    );
\doutb[5]_INST_0_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_17_0\(5),
      I1 => \doutb[7]_INST_0_i_17_1\(5),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_17_2\(5),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_17_3\(5),
      O => \doutb[5]_INST_0_i_32_n_0\
    );
\doutb[5]_INST_0_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_17_4\(5),
      I1 => \doutb[7]_INST_0_i_17_5\(5),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_17_6\(5),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_17_7\(5),
      O => \doutb[5]_INST_0_i_33_n_0\
    );
\doutb[5]_INST_0_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_18_0\(5),
      I1 => \doutb[7]_INST_0_i_18_1\(5),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_18_2\(5),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_18_3\(5),
      O => \doutb[5]_INST_0_i_34_n_0\
    );
\doutb[5]_INST_0_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_18_4\(5),
      I1 => \doutb[7]_INST_0_i_18_5\(5),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_18_6\(5),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_18_7\(5),
      O => \doutb[5]_INST_0_i_35_n_0\
    );
\doutb[5]_INST_0_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_19_0\(5),
      I1 => \doutb[7]_INST_0_i_19_1\(5),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_19_2\(5),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_19_3\(5),
      O => \doutb[5]_INST_0_i_36_n_0\
    );
\doutb[5]_INST_0_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_19_4\(5),
      I1 => \doutb[7]_INST_0_i_19_5\(5),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_19_6\(5),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_19_7\(5),
      O => \doutb[5]_INST_0_i_37_n_0\
    );
\doutb[5]_INST_0_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_20_0\(5),
      I1 => \doutb[7]_INST_0_i_20_1\(5),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_20_2\(5),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_20_3\(5),
      O => \doutb[5]_INST_0_i_38_n_0\
    );
\doutb[5]_INST_0_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_20_4\(5),
      I1 => \doutb[7]_INST_0_i_20_5\(5),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_20_6\(5),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_20_7\(5),
      O => \doutb[5]_INST_0_i_39_n_0\
    );
\doutb[5]_INST_0_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[5]_INST_0_i_14_n_0\,
      I1 => \doutb[5]_INST_0_i_15_n_0\,
      O => \doutb[5]_INST_0_i_4_n_0\,
      S => sel_pipe_d1(4)
    );
\doutb[5]_INST_0_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_21_0\(5),
      I1 => \doutb[7]_INST_0_i_21_1\(5),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_21_2\(5),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_21_3\(5),
      O => \doutb[5]_INST_0_i_40_n_0\
    );
\doutb[5]_INST_0_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_21_4\(5),
      I1 => \doutb[7]_INST_0_i_21_5\(5),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_21_6\(5),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_21_7\(5),
      O => \doutb[5]_INST_0_i_41_n_0\
    );
\doutb[5]_INST_0_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_22_0\(5),
      I1 => \doutb[7]_INST_0_i_22_1\(5),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_22_2\(5),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_22_3\(5),
      O => \doutb[5]_INST_0_i_42_n_0\
    );
\doutb[5]_INST_0_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_22_4\(5),
      I1 => \doutb[7]_INST_0_i_22_5\(5),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_22_6\(5),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_22_7\(5),
      O => \doutb[5]_INST_0_i_43_n_0\
    );
\doutb[5]_INST_0_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_23_0\(5),
      I1 => \doutb[7]_INST_0_i_23_1\(5),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_23_2\(5),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_23_3\(5),
      O => \doutb[5]_INST_0_i_44_n_0\
    );
\doutb[5]_INST_0_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_23_4\(5),
      I1 => \doutb[7]_INST_0_i_23_5\(5),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_23_6\(5),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_23_7\(5),
      O => \doutb[5]_INST_0_i_45_n_0\
    );
\doutb[5]_INST_0_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_24_0\(5),
      I1 => \doutb[7]_INST_0_i_24_1\(5),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_24_2\(5),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_24_3\(5),
      O => \doutb[5]_INST_0_i_46_n_0\
    );
\doutb[5]_INST_0_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_24_4\(5),
      I1 => \doutb[7]_INST_0_i_24_5\(5),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_24_6\(5),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_24_7\(5),
      O => \doutb[5]_INST_0_i_47_n_0\
    );
\doutb[5]_INST_0_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_25_0\(5),
      I1 => \doutb[7]_INST_0_i_25_1\(5),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_25_2\(5),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_25_3\(5),
      O => \doutb[5]_INST_0_i_48_n_0\
    );
\doutb[5]_INST_0_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_25_4\(5),
      I1 => \doutb[7]_INST_0_i_25_5\(5),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_25_6\(5),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_25_7\(5),
      O => \doutb[5]_INST_0_i_49_n_0\
    );
\doutb[5]_INST_0_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[5]_INST_0_i_16_n_0\,
      I1 => \doutb[5]_INST_0_i_17_n_0\,
      O => \doutb[5]_INST_0_i_5_n_0\,
      S => sel_pipe_d1(4)
    );
\doutb[5]_INST_0_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_26_0\(5),
      I1 => \doutb[7]_INST_0_i_26_1\(5),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_26_2\(5),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_26_3\(5),
      O => \doutb[5]_INST_0_i_50_n_0\
    );
\doutb[5]_INST_0_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_26_4\(5),
      I1 => \doutb[7]_INST_0_i_26_5\(5),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_26_6\(5),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_26_7\(5),
      O => \doutb[5]_INST_0_i_51_n_0\
    );
\doutb[5]_INST_0_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_27_0\(5),
      I1 => \doutb[7]_INST_0_i_27_1\(5),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_27_2\(5),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_27_3\(5),
      O => \doutb[5]_INST_0_i_52_n_0\
    );
\doutb[5]_INST_0_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_27_4\(5),
      I1 => \doutb[7]_INST_0_i_27_5\(5),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_27_6\(5),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_27_7\(5),
      O => \doutb[5]_INST_0_i_53_n_0\
    );
\doutb[5]_INST_0_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[5]_INST_0_i_18_n_0\,
      I1 => \doutb[5]_INST_0_i_19_n_0\,
      O => \doutb[5]_INST_0_i_6_n_0\,
      S => sel_pipe_d1(4)
    );
\doutb[5]_INST_0_i_7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[5]_INST_0_i_20_n_0\,
      I1 => \doutb[5]_INST_0_i_21_n_0\,
      O => \doutb[5]_INST_0_i_7_n_0\,
      S => sel_pipe_d1(4)
    );
\doutb[5]_INST_0_i_8\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[5]_INST_0_i_22_n_0\,
      I1 => \doutb[5]_INST_0_i_23_n_0\,
      O => \doutb[5]_INST_0_i_8_n_0\,
      S => sel_pipe_d1(4)
    );
\doutb[5]_INST_0_i_9\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[5]_INST_0_i_24_n_0\,
      I1 => \doutb[5]_INST_0_i_25_n_0\,
      O => \doutb[5]_INST_0_i_9_n_0\,
      S => sel_pipe_d1(4)
    );
\doutb[6]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[6]_INST_0_i_1_n_0\,
      I1 => \doutb[6]_INST_0_i_2_n_0\,
      I2 => \doutb[7]_INST_0_i_3_n_0\,
      I3 => \doutb[6]_INST_0_i_3_n_0\,
      I4 => \doutb[7]_INST_0_i_5_n_0\,
      I5 => \doutb[6]_INST_0_i_4_n_0\,
      O => doutb(6)
    );
\doutb[6]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[6]_INST_0_i_5_n_0\,
      I1 => \doutb[6]_INST_0_i_6_n_0\,
      I2 => sel_pipe_d1(6),
      I3 => \doutb[6]_INST_0_i_7_n_0\,
      I4 => sel_pipe_d1(5),
      I5 => \doutb[6]_INST_0_i_8_n_0\,
      O => \doutb[6]_INST_0_i_1_n_0\
    );
\doutb[6]_INST_0_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02023202"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_2_4\(6),
      I1 => sel_pipe_d1(2),
      I2 => sel_pipe_d1(1),
      I3 => DOADO(6),
      I4 => sel_pipe_d1(0),
      O => \doutb[6]_INST_0_i_10_n_0\
    );
\doutb[6]_INST_0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_2_0\(6),
      I1 => \doutb[7]_INST_0_i_2_1\(6),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_2_2\(6),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_2_3\(6),
      O => \doutb[6]_INST_0_i_11_n_0\
    );
\doutb[6]_INST_0_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[6]_INST_0_i_26_n_0\,
      I1 => \doutb[6]_INST_0_i_27_n_0\,
      O => \doutb[6]_INST_0_i_12_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[6]_INST_0_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[6]_INST_0_i_28_n_0\,
      I1 => \doutb[6]_INST_0_i_29_n_0\,
      O => \doutb[6]_INST_0_i_13_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[6]_INST_0_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[6]_INST_0_i_30_n_0\,
      I1 => \doutb[6]_INST_0_i_31_n_0\,
      O => \doutb[6]_INST_0_i_14_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[6]_INST_0_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[6]_INST_0_i_32_n_0\,
      I1 => \doutb[6]_INST_0_i_33_n_0\,
      O => \doutb[6]_INST_0_i_15_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[6]_INST_0_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[6]_INST_0_i_34_n_0\,
      I1 => \doutb[6]_INST_0_i_35_n_0\,
      O => \doutb[6]_INST_0_i_16_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[6]_INST_0_i_17\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[6]_INST_0_i_36_n_0\,
      I1 => \doutb[6]_INST_0_i_37_n_0\,
      O => \doutb[6]_INST_0_i_17_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[6]_INST_0_i_18\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[6]_INST_0_i_38_n_0\,
      I1 => \doutb[6]_INST_0_i_39_n_0\,
      O => \doutb[6]_INST_0_i_18_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[6]_INST_0_i_19\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[6]_INST_0_i_40_n_0\,
      I1 => \doutb[6]_INST_0_i_41_n_0\,
      O => \doutb[6]_INST_0_i_19_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[6]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3A0A3A3A3A0A0A0A"
    )
        port map (
      I0 => \doutb[6]_INST_0_i_9_n_0\,
      I1 => sel_pipe_d1(4),
      I2 => sel_pipe_d1(5),
      I3 => \doutb[6]_INST_0_i_10_n_0\,
      I4 => sel_pipe_d1(3),
      I5 => \doutb[6]_INST_0_i_11_n_0\,
      O => \doutb[6]_INST_0_i_2_n_0\
    );
\doutb[6]_INST_0_i_20\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[6]_INST_0_i_42_n_0\,
      I1 => \doutb[6]_INST_0_i_43_n_0\,
      O => \doutb[6]_INST_0_i_20_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[6]_INST_0_i_21\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[6]_INST_0_i_44_n_0\,
      I1 => \doutb[6]_INST_0_i_45_n_0\,
      O => \doutb[6]_INST_0_i_21_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[6]_INST_0_i_22\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[6]_INST_0_i_46_n_0\,
      I1 => \doutb[6]_INST_0_i_47_n_0\,
      O => \doutb[6]_INST_0_i_22_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[6]_INST_0_i_23\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[6]_INST_0_i_48_n_0\,
      I1 => \doutb[6]_INST_0_i_49_n_0\,
      O => \doutb[6]_INST_0_i_23_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[6]_INST_0_i_24\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[6]_INST_0_i_50_n_0\,
      I1 => \doutb[6]_INST_0_i_51_n_0\,
      O => \doutb[6]_INST_0_i_24_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[6]_INST_0_i_25\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[6]_INST_0_i_52_n_0\,
      I1 => \doutb[6]_INST_0_i_53_n_0\,
      O => \doutb[6]_INST_0_i_25_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[6]_INST_0_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_14_0\(6),
      I1 => \doutb[7]_INST_0_i_14_1\(6),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_14_2\(6),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_14_3\(6),
      O => \doutb[6]_INST_0_i_26_n_0\
    );
\doutb[6]_INST_0_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_14_4\(6),
      I1 => \doutb[7]_INST_0_i_14_5\(6),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_14_6\(6),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_14_7\(6),
      O => \doutb[6]_INST_0_i_27_n_0\
    );
\doutb[6]_INST_0_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_15_0\(6),
      I1 => \doutb[7]_INST_0_i_15_1\(6),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_15_2\(6),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_15_3\(6),
      O => \doutb[6]_INST_0_i_28_n_0\
    );
\doutb[6]_INST_0_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_15_4\(6),
      I1 => \doutb[7]_INST_0_i_15_5\(6),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_15_6\(6),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_15_7\(6),
      O => \doutb[6]_INST_0_i_29_n_0\
    );
\doutb[6]_INST_0_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[6]_INST_0_i_12_n_0\,
      I1 => \doutb[6]_INST_0_i_13_n_0\,
      O => \doutb[6]_INST_0_i_3_n_0\,
      S => sel_pipe_d1(4)
    );
\doutb[6]_INST_0_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(6),
      I1 => \doutb[7]_INST_0_i_16_0\(6),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_16_1\(6),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_16_2\(6),
      O => \doutb[6]_INST_0_i_30_n_0\
    );
\doutb[6]_INST_0_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_16_3\(6),
      I1 => \doutb[7]_INST_0_i_16_4\(6),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_16_5\(6),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_16_6\(6),
      O => \doutb[6]_INST_0_i_31_n_0\
    );
\doutb[6]_INST_0_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_17_0\(6),
      I1 => \doutb[7]_INST_0_i_17_1\(6),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_17_2\(6),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_17_3\(6),
      O => \doutb[6]_INST_0_i_32_n_0\
    );
\doutb[6]_INST_0_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_17_4\(6),
      I1 => \doutb[7]_INST_0_i_17_5\(6),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_17_6\(6),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_17_7\(6),
      O => \doutb[6]_INST_0_i_33_n_0\
    );
\doutb[6]_INST_0_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_18_0\(6),
      I1 => \doutb[7]_INST_0_i_18_1\(6),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_18_2\(6),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_18_3\(6),
      O => \doutb[6]_INST_0_i_34_n_0\
    );
\doutb[6]_INST_0_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_18_4\(6),
      I1 => \doutb[7]_INST_0_i_18_5\(6),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_18_6\(6),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_18_7\(6),
      O => \doutb[6]_INST_0_i_35_n_0\
    );
\doutb[6]_INST_0_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_19_0\(6),
      I1 => \doutb[7]_INST_0_i_19_1\(6),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_19_2\(6),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_19_3\(6),
      O => \doutb[6]_INST_0_i_36_n_0\
    );
\doutb[6]_INST_0_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_19_4\(6),
      I1 => \doutb[7]_INST_0_i_19_5\(6),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_19_6\(6),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_19_7\(6),
      O => \doutb[6]_INST_0_i_37_n_0\
    );
\doutb[6]_INST_0_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_20_0\(6),
      I1 => \doutb[7]_INST_0_i_20_1\(6),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_20_2\(6),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_20_3\(6),
      O => \doutb[6]_INST_0_i_38_n_0\
    );
\doutb[6]_INST_0_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_20_4\(6),
      I1 => \doutb[7]_INST_0_i_20_5\(6),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_20_6\(6),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_20_7\(6),
      O => \doutb[6]_INST_0_i_39_n_0\
    );
\doutb[6]_INST_0_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[6]_INST_0_i_14_n_0\,
      I1 => \doutb[6]_INST_0_i_15_n_0\,
      O => \doutb[6]_INST_0_i_4_n_0\,
      S => sel_pipe_d1(4)
    );
\doutb[6]_INST_0_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_21_0\(6),
      I1 => \doutb[7]_INST_0_i_21_1\(6),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_21_2\(6),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_21_3\(6),
      O => \doutb[6]_INST_0_i_40_n_0\
    );
\doutb[6]_INST_0_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_21_4\(6),
      I1 => \doutb[7]_INST_0_i_21_5\(6),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_21_6\(6),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_21_7\(6),
      O => \doutb[6]_INST_0_i_41_n_0\
    );
\doutb[6]_INST_0_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_22_0\(6),
      I1 => \doutb[7]_INST_0_i_22_1\(6),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_22_2\(6),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_22_3\(6),
      O => \doutb[6]_INST_0_i_42_n_0\
    );
\doutb[6]_INST_0_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_22_4\(6),
      I1 => \doutb[7]_INST_0_i_22_5\(6),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_22_6\(6),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_22_7\(6),
      O => \doutb[6]_INST_0_i_43_n_0\
    );
\doutb[6]_INST_0_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_23_0\(6),
      I1 => \doutb[7]_INST_0_i_23_1\(6),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_23_2\(6),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_23_3\(6),
      O => \doutb[6]_INST_0_i_44_n_0\
    );
\doutb[6]_INST_0_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_23_4\(6),
      I1 => \doutb[7]_INST_0_i_23_5\(6),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_23_6\(6),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_23_7\(6),
      O => \doutb[6]_INST_0_i_45_n_0\
    );
\doutb[6]_INST_0_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_24_0\(6),
      I1 => \doutb[7]_INST_0_i_24_1\(6),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_24_2\(6),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_24_3\(6),
      O => \doutb[6]_INST_0_i_46_n_0\
    );
\doutb[6]_INST_0_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_24_4\(6),
      I1 => \doutb[7]_INST_0_i_24_5\(6),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_24_6\(6),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_24_7\(6),
      O => \doutb[6]_INST_0_i_47_n_0\
    );
\doutb[6]_INST_0_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_25_0\(6),
      I1 => \doutb[7]_INST_0_i_25_1\(6),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_25_2\(6),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_25_3\(6),
      O => \doutb[6]_INST_0_i_48_n_0\
    );
\doutb[6]_INST_0_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_25_4\(6),
      I1 => \doutb[7]_INST_0_i_25_5\(6),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_25_6\(6),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_25_7\(6),
      O => \doutb[6]_INST_0_i_49_n_0\
    );
\doutb[6]_INST_0_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[6]_INST_0_i_16_n_0\,
      I1 => \doutb[6]_INST_0_i_17_n_0\,
      O => \doutb[6]_INST_0_i_5_n_0\,
      S => sel_pipe_d1(4)
    );
\doutb[6]_INST_0_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_26_0\(6),
      I1 => \doutb[7]_INST_0_i_26_1\(6),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_26_2\(6),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_26_3\(6),
      O => \doutb[6]_INST_0_i_50_n_0\
    );
\doutb[6]_INST_0_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_26_4\(6),
      I1 => \doutb[7]_INST_0_i_26_5\(6),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_26_6\(6),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_26_7\(6),
      O => \doutb[6]_INST_0_i_51_n_0\
    );
\doutb[6]_INST_0_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_27_0\(6),
      I1 => \doutb[7]_INST_0_i_27_1\(6),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_27_2\(6),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_27_3\(6),
      O => \doutb[6]_INST_0_i_52_n_0\
    );
\doutb[6]_INST_0_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_27_4\(6),
      I1 => \doutb[7]_INST_0_i_27_5\(6),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_27_6\(6),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_27_7\(6),
      O => \doutb[6]_INST_0_i_53_n_0\
    );
\doutb[6]_INST_0_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[6]_INST_0_i_18_n_0\,
      I1 => \doutb[6]_INST_0_i_19_n_0\,
      O => \doutb[6]_INST_0_i_6_n_0\,
      S => sel_pipe_d1(4)
    );
\doutb[6]_INST_0_i_7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[6]_INST_0_i_20_n_0\,
      I1 => \doutb[6]_INST_0_i_21_n_0\,
      O => \doutb[6]_INST_0_i_7_n_0\,
      S => sel_pipe_d1(4)
    );
\doutb[6]_INST_0_i_8\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[6]_INST_0_i_22_n_0\,
      I1 => \doutb[6]_INST_0_i_23_n_0\,
      O => \doutb[6]_INST_0_i_8_n_0\,
      S => sel_pipe_d1(4)
    );
\doutb[6]_INST_0_i_9\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[6]_INST_0_i_24_n_0\,
      I1 => \doutb[6]_INST_0_i_25_n_0\,
      O => \doutb[6]_INST_0_i_9_n_0\,
      S => sel_pipe_d1(4)
    );
\doutb[7]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_1_n_0\,
      I1 => \doutb[7]_INST_0_i_2_n_0\,
      I2 => \doutb[7]_INST_0_i_3_n_0\,
      I3 => \doutb[7]_INST_0_i_4_n_0\,
      I4 => \doutb[7]_INST_0_i_5_n_0\,
      I5 => \doutb[7]_INST_0_i_6_n_0\,
      O => doutb(7)
    );
\doutb[7]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_7_n_0\,
      I1 => \doutb[7]_INST_0_i_8_n_0\,
      I2 => sel_pipe_d1(6),
      I3 => \doutb[7]_INST_0_i_9_n_0\,
      I4 => sel_pipe_d1(5),
      I5 => \doutb[7]_INST_0_i_10_n_0\,
      O => \doutb[7]_INST_0_i_1_n_0\
    );
\doutb[7]_INST_0_i_10\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[7]_INST_0_i_24_n_0\,
      I1 => \doutb[7]_INST_0_i_25_n_0\,
      O => \doutb[7]_INST_0_i_10_n_0\,
      S => sel_pipe_d1(4)
    );
\doutb[7]_INST_0_i_11\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[7]_INST_0_i_26_n_0\,
      I1 => \doutb[7]_INST_0_i_27_n_0\,
      O => \doutb[7]_INST_0_i_11_n_0\,
      S => sel_pipe_d1(4)
    );
\doutb[7]_INST_0_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02023202"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_2_4\(7),
      I1 => sel_pipe_d1(2),
      I2 => sel_pipe_d1(1),
      I3 => DOADO(7),
      I4 => sel_pipe_d1(0),
      O => \doutb[7]_INST_0_i_12_n_0\
    );
\doutb[7]_INST_0_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_2_0\(7),
      I1 => \doutb[7]_INST_0_i_2_1\(7),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_2_2\(7),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_2_3\(7),
      O => \doutb[7]_INST_0_i_13_n_0\
    );
\doutb[7]_INST_0_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[7]_INST_0_i_28_n_0\,
      I1 => \doutb[7]_INST_0_i_29_n_0\,
      O => \doutb[7]_INST_0_i_14_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[7]_INST_0_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[7]_INST_0_i_30_n_0\,
      I1 => \doutb[7]_INST_0_i_31_n_0\,
      O => \doutb[7]_INST_0_i_15_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[7]_INST_0_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[7]_INST_0_i_32_n_0\,
      I1 => \doutb[7]_INST_0_i_33_n_0\,
      O => \doutb[7]_INST_0_i_16_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[7]_INST_0_i_17\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[7]_INST_0_i_34_n_0\,
      I1 => \doutb[7]_INST_0_i_35_n_0\,
      O => \doutb[7]_INST_0_i_17_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[7]_INST_0_i_18\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[7]_INST_0_i_36_n_0\,
      I1 => \doutb[7]_INST_0_i_37_n_0\,
      O => \doutb[7]_INST_0_i_18_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[7]_INST_0_i_19\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[7]_INST_0_i_38_n_0\,
      I1 => \doutb[7]_INST_0_i_39_n_0\,
      O => \doutb[7]_INST_0_i_19_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[7]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3A0A3A3A3A0A0A0A"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_11_n_0\,
      I1 => sel_pipe_d1(4),
      I2 => sel_pipe_d1(5),
      I3 => \doutb[7]_INST_0_i_12_n_0\,
      I4 => sel_pipe_d1(3),
      I5 => \doutb[7]_INST_0_i_13_n_0\,
      O => \doutb[7]_INST_0_i_2_n_0\
    );
\doutb[7]_INST_0_i_20\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[7]_INST_0_i_40_n_0\,
      I1 => \doutb[7]_INST_0_i_41_n_0\,
      O => \doutb[7]_INST_0_i_20_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[7]_INST_0_i_21\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[7]_INST_0_i_42_n_0\,
      I1 => \doutb[7]_INST_0_i_43_n_0\,
      O => \doutb[7]_INST_0_i_21_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[7]_INST_0_i_22\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[7]_INST_0_i_44_n_0\,
      I1 => \doutb[7]_INST_0_i_45_n_0\,
      O => \doutb[7]_INST_0_i_22_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[7]_INST_0_i_23\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[7]_INST_0_i_46_n_0\,
      I1 => \doutb[7]_INST_0_i_47_n_0\,
      O => \doutb[7]_INST_0_i_23_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[7]_INST_0_i_24\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[7]_INST_0_i_48_n_0\,
      I1 => \doutb[7]_INST_0_i_49_n_0\,
      O => \doutb[7]_INST_0_i_24_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[7]_INST_0_i_25\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[7]_INST_0_i_50_n_0\,
      I1 => \doutb[7]_INST_0_i_51_n_0\,
      O => \doutb[7]_INST_0_i_25_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[7]_INST_0_i_26\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[7]_INST_0_i_52_n_0\,
      I1 => \doutb[7]_INST_0_i_53_n_0\,
      O => \doutb[7]_INST_0_i_26_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[7]_INST_0_i_27\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[7]_INST_0_i_54_n_0\,
      I1 => \doutb[7]_INST_0_i_55_n_0\,
      O => \doutb[7]_INST_0_i_27_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[7]_INST_0_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_14_0\(7),
      I1 => \doutb[7]_INST_0_i_14_1\(7),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_14_2\(7),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_14_3\(7),
      O => \doutb[7]_INST_0_i_28_n_0\
    );
\doutb[7]_INST_0_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_14_4\(7),
      I1 => \doutb[7]_INST_0_i_14_5\(7),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_14_6\(7),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_14_7\(7),
      O => \doutb[7]_INST_0_i_29_n_0\
    );
\doutb[7]_INST_0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sel_pipe_d1(6),
      I1 => sel_pipe_d1(7),
      O => \doutb[7]_INST_0_i_3_n_0\
    );
\doutb[7]_INST_0_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_15_0\(7),
      I1 => \doutb[7]_INST_0_i_15_1\(7),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_15_2\(7),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_15_3\(7),
      O => \doutb[7]_INST_0_i_30_n_0\
    );
\doutb[7]_INST_0_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_15_4\(7),
      I1 => \doutb[7]_INST_0_i_15_5\(7),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_15_6\(7),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_15_7\(7),
      O => \doutb[7]_INST_0_i_31_n_0\
    );
\doutb[7]_INST_0_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(7),
      I1 => \doutb[7]_INST_0_i_16_0\(7),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_16_1\(7),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_16_2\(7),
      O => \doutb[7]_INST_0_i_32_n_0\
    );
\doutb[7]_INST_0_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_16_3\(7),
      I1 => \doutb[7]_INST_0_i_16_4\(7),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_16_5\(7),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_16_6\(7),
      O => \doutb[7]_INST_0_i_33_n_0\
    );
\doutb[7]_INST_0_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_17_0\(7),
      I1 => \doutb[7]_INST_0_i_17_1\(7),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_17_2\(7),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_17_3\(7),
      O => \doutb[7]_INST_0_i_34_n_0\
    );
\doutb[7]_INST_0_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_17_4\(7),
      I1 => \doutb[7]_INST_0_i_17_5\(7),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_17_6\(7),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_17_7\(7),
      O => \doutb[7]_INST_0_i_35_n_0\
    );
\doutb[7]_INST_0_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_18_0\(7),
      I1 => \doutb[7]_INST_0_i_18_1\(7),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_18_2\(7),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_18_3\(7),
      O => \doutb[7]_INST_0_i_36_n_0\
    );
\doutb[7]_INST_0_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_18_4\(7),
      I1 => \doutb[7]_INST_0_i_18_5\(7),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_18_6\(7),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_18_7\(7),
      O => \doutb[7]_INST_0_i_37_n_0\
    );
\doutb[7]_INST_0_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_19_0\(7),
      I1 => \doutb[7]_INST_0_i_19_1\(7),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_19_2\(7),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_19_3\(7),
      O => \doutb[7]_INST_0_i_38_n_0\
    );
\doutb[7]_INST_0_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_19_4\(7),
      I1 => \doutb[7]_INST_0_i_19_5\(7),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_19_6\(7),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_19_7\(7),
      O => \doutb[7]_INST_0_i_39_n_0\
    );
\doutb[7]_INST_0_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[7]_INST_0_i_14_n_0\,
      I1 => \doutb[7]_INST_0_i_15_n_0\,
      O => \doutb[7]_INST_0_i_4_n_0\,
      S => sel_pipe_d1(4)
    );
\doutb[7]_INST_0_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_20_0\(7),
      I1 => \doutb[7]_INST_0_i_20_1\(7),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_20_2\(7),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_20_3\(7),
      O => \doutb[7]_INST_0_i_40_n_0\
    );
\doutb[7]_INST_0_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_20_4\(7),
      I1 => \doutb[7]_INST_0_i_20_5\(7),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_20_6\(7),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_20_7\(7),
      O => \doutb[7]_INST_0_i_41_n_0\
    );
\doutb[7]_INST_0_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_21_0\(7),
      I1 => \doutb[7]_INST_0_i_21_1\(7),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_21_2\(7),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_21_3\(7),
      O => \doutb[7]_INST_0_i_42_n_0\
    );
\doutb[7]_INST_0_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_21_4\(7),
      I1 => \doutb[7]_INST_0_i_21_5\(7),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_21_6\(7),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_21_7\(7),
      O => \doutb[7]_INST_0_i_43_n_0\
    );
\doutb[7]_INST_0_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_22_0\(7),
      I1 => \doutb[7]_INST_0_i_22_1\(7),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_22_2\(7),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_22_3\(7),
      O => \doutb[7]_INST_0_i_44_n_0\
    );
\doutb[7]_INST_0_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_22_4\(7),
      I1 => \doutb[7]_INST_0_i_22_5\(7),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_22_6\(7),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_22_7\(7),
      O => \doutb[7]_INST_0_i_45_n_0\
    );
\doutb[7]_INST_0_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_23_0\(7),
      I1 => \doutb[7]_INST_0_i_23_1\(7),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_23_2\(7),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_23_3\(7),
      O => \doutb[7]_INST_0_i_46_n_0\
    );
\doutb[7]_INST_0_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_23_4\(7),
      I1 => \doutb[7]_INST_0_i_23_5\(7),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_23_6\(7),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_23_7\(7),
      O => \doutb[7]_INST_0_i_47_n_0\
    );
\doutb[7]_INST_0_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_24_0\(7),
      I1 => \doutb[7]_INST_0_i_24_1\(7),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_24_2\(7),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_24_3\(7),
      O => \doutb[7]_INST_0_i_48_n_0\
    );
\doutb[7]_INST_0_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_24_4\(7),
      I1 => \doutb[7]_INST_0_i_24_5\(7),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_24_6\(7),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_24_7\(7),
      O => \doutb[7]_INST_0_i_49_n_0\
    );
\doutb[7]_INST_0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"5D"
    )
        port map (
      I0 => sel_pipe_d1(7),
      I1 => sel_pipe_d1(5),
      I2 => sel_pipe_d1(6),
      O => \doutb[7]_INST_0_i_5_n_0\
    );
\doutb[7]_INST_0_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_25_0\(7),
      I1 => \doutb[7]_INST_0_i_25_1\(7),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_25_2\(7),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_25_3\(7),
      O => \doutb[7]_INST_0_i_50_n_0\
    );
\doutb[7]_INST_0_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_25_4\(7),
      I1 => \doutb[7]_INST_0_i_25_5\(7),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_25_6\(7),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_25_7\(7),
      O => \doutb[7]_INST_0_i_51_n_0\
    );
\doutb[7]_INST_0_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_26_0\(7),
      I1 => \doutb[7]_INST_0_i_26_1\(7),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_26_2\(7),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_26_3\(7),
      O => \doutb[7]_INST_0_i_52_n_0\
    );
\doutb[7]_INST_0_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_26_4\(7),
      I1 => \doutb[7]_INST_0_i_26_5\(7),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_26_6\(7),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_26_7\(7),
      O => \doutb[7]_INST_0_i_53_n_0\
    );
\doutb[7]_INST_0_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_27_0\(7),
      I1 => \doutb[7]_INST_0_i_27_1\(7),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_27_2\(7),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_27_3\(7),
      O => \doutb[7]_INST_0_i_54_n_0\
    );
\doutb[7]_INST_0_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_27_4\(7),
      I1 => \doutb[7]_INST_0_i_27_5\(7),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_27_6\(7),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_27_7\(7),
      O => \doutb[7]_INST_0_i_55_n_0\
    );
\doutb[7]_INST_0_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[7]_INST_0_i_16_n_0\,
      I1 => \doutb[7]_INST_0_i_17_n_0\,
      O => \doutb[7]_INST_0_i_6_n_0\,
      S => sel_pipe_d1(4)
    );
\doutb[7]_INST_0_i_7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[7]_INST_0_i_18_n_0\,
      I1 => \doutb[7]_INST_0_i_19_n_0\,
      O => \doutb[7]_INST_0_i_7_n_0\,
      S => sel_pipe_d1(4)
    );
\doutb[7]_INST_0_i_8\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[7]_INST_0_i_20_n_0\,
      I1 => \doutb[7]_INST_0_i_21_n_0\,
      O => \doutb[7]_INST_0_i_8_n_0\,
      S => sel_pipe_d1(4)
    );
\doutb[7]_INST_0_i_9\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[7]_INST_0_i_22_n_0\,
      I1 => \doutb[7]_INST_0_i_23_n_0\,
      O => \doutb[7]_INST_0_i_9_n_0\,
      S => sel_pipe_d1(4)
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[0]\,
      Q => sel_pipe_d1(0),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[1]\,
      Q => sel_pipe_d1(1),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[1]\,
      Q => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[2]\,
      Q => sel_pipe_d1(2),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[2]\,
      Q => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[3]\,
      Q => sel_pipe_d1(3),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[4]\,
      Q => sel_pipe_d1(4),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[5]\,
      Q => sel_pipe_d1(5),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[6]\,
      Q => sel_pipe_d1(6),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[7]\,
      Q => sel_pipe_d1(7),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => addrb(0),
      Q => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[0]\,
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => addrb(1),
      Q => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[1]\,
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => addrb(2),
      Q => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[2]\,
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => addrb(3),
      Q => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[3]\,
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => addrb(4),
      Q => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[4]\,
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => addrb(5),
      Q => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[5]\,
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => addrb(6),
      Q => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[6]\,
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => addrb(7),
      Q => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[7]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_0_blk_mem_gen_prim_wrapper_init is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_gen_0_blk_mem_gen_prim_wrapper_init : entity is "blk_mem_gen_prim_wrapper_init";
end blk_mem_gen_0_blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of blk_mem_gen_0_blk_mem_gen_prim_wrapper_init is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__104_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__104_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"D9D9D9D9DADADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DA",
      INIT_01 => X"FAFADAD6D5D5D5D5D6D6D6D6D6D5D5D5D5D5D5D5D5D5D5D5D5D9D9D9DADADADA",
      INIT_02 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFADAD6D6D6DAFAFAFAFAFA",
      INIT_03 => X"D6D6D6D6D6D6D6DADADADADADADADADADADAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_04 => X"FAFAFAFAFAFAFAF6F6F6F6FAFAFAFAFAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_05 => X"D1D1D1D2D2D6F6F6F6F6F6F6F6F6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_06 => X"D6D6F6F6F6F6F6F6F6F6D6D6D6D6D6D6D6D6D6D2D1D1D1D1D1D2D2D2D2D1D1D1",
      INIT_07 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6F6F6D6D6D6D6D6D6D6D6D6D6D6D6D6D2D2D2D2",
      INIT_08 => X"FAFAFAF6F6F6F6FAFAFAFAF6F6F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_09 => X"F6F6F6D6D6F6F6D6D6D6D6D6D6D6D6D6D6D6F6F6D6D6D6D6D6D6F6F6FAFAFAFA",
      INIT_0A => X"D6D6D6D6F6F6FAFAFAFAF6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6D6D6D6D6D6",
      INIT_0B => X"FAFAFAF6D6D6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6D6D6",
      INIT_0C => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_0D => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_0E => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_0F => X"DADAD6D6DAFAFAFADAD6D6DADAD6DAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_10 => X"D6DADADADADADADADADADADADAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_11 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_12 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D5D5D6D6D6D6D6D5D5D5D5D6D6",
      INIT_13 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFADAD6D6D6D6D6D6D6D6D6D6D6DAD6D6",
      INIT_14 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_15 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_16 => X"D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2B2B2B2D6D6D6D6D6D6D6D6D6FA",
      INIT_17 => X"D2D2D2D2D2D2D6D6D6D6D6D6D2D2D2D2D2D2D2D2D2D2D2D2D2D6D6D6D6D2D2D2",
      INIT_18 => X"D6D6D6D6D6D6D6D6D6D6D6F6F6FAF6D6D6D6D6D2D2D2D2D2D2D2D2D2D2D2D2D2",
      INIT_19 => X"DAD9D9DADADADADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DAFA",
      INIT_1A => X"FAFADAD6D5D5D5D6D6D6D6D6D6D5D5D5D5D5D5D5D5D5D5D5D5D5D9D9DADADADA",
      INIT_1B => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFADAD6D6D6DAFAFAFAFAFA",
      INIT_1C => X"D6D6D6D6D6D6DADADADADADADADADADADADAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_1D => X"FAFAFAFAFAFAFAF6F6F6FAFAFAFAFAFAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_1E => X"D1D1D1D2D2D6D6F6F6F6F6F6F6F6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_1F => X"D6D6F6F6F6F6F6F6F6F6D6D6D6D6D6D6D6D6D6D6D2D2D2D2D2D2D2D2D2D1D1D1",
      INIT_20 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6F6F6D6D6D6D6D6D6D6D6D6D6D6D6D6D2D2D2D6",
      INIT_21 => X"FAFAFAFAFAF6FAFAFAFAFAF6F6F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_22 => X"F6F6F6D6F6F6F6F6D6D6D6F6D6D6D6D6D6F6F6F6F6D6D6D6D6D6FAFAFAFAFAFA",
      INIT_23 => X"D6D6D6F6F6FAFAFAFAFAF6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6D6D6D6D6D6",
      INIT_24 => X"FAFAFAF6D6D6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6D6D6",
      INIT_25 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_26 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_27 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_28 => X"FADADADADAFAFAFADADADAFAFADADAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_29 => X"DADADADADADADADADADADADADAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_2A => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DA",
      INIT_2B => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D5D5D5D5D5D6D6D6D6D5D5D5D6D6D6",
      INIT_2C => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFADAD6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_2D => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_2E => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_2F => X"D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2B2B2B2D2D6D6D6D6D6D6D6D6FA",
      INIT_30 => X"D2D2D2D2D2D2D2D6D6D6D2D2D2D2D2D2D2D2D2D2D2D2D2D2D6D6D6D6D6D2D2D2",
      INIT_31 => X"D6D6D6D6D6D6D6D6D6D6D6F6F6F6F6D6D6D6D6D2D2D2D2D2D2D2D2D2D2D2D2D2",
      INIT_32 => X"DADADADADADADADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DAFAFA",
      INIT_33 => X"FAFAD6D6D5D5D5D6D6D6DADAD6D5D5D5D5D5D5D5D5D5D5D5D5D5D5D9DADADADA",
      INIT_34 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFADAD6D6D6DAFAFAFAFAFA",
      INIT_35 => X"D6D6D6D6D6D6D6DADADADADADADADADADADAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_36 => X"FAFAFAFAFAFAFAFAF6F6FAFAFAFAFAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_37 => X"D1D1D1D1D2D2D6F6F6F6F6F6F6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_38 => X"D6F6F6F6F6D6F6F6F6F6D6D6D6D6D6D6D6D6D6D6D6D6D2D2D2D2D2D2D2D1D1D1",
      INIT_39 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6F6D6D6D6D6D6D6D6D6D6D2D2D2D6D2D6D6D6D6",
      INIT_3A => X"FAFAFAFAFAFAFAFAFAFAFAF6F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_3B => X"F6F6F6D6F6F6F6F6F6D6D6F6F6D6D6D6F6F6F6F6F6F6D6D6D6F6FAFAFAFAFAFA",
      INIT_3C => X"D6D6D6F6F6FAFAFAFAFAF6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6D6D6F6",
      INIT_3D => X"FAFAFAF6F6F6F6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6D6",
      INIT_3E => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_3F => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_40 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAD6D6D6D6D6D6D6D6D6FAFAFAFA",
      INIT_41 => X"FAFADAFAFAFAFAFAFAFADAFAFADAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_42 => X"DADADADADADADADADADADADAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_43 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADADA",
      INIT_44 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D5D5D5D5D5D5D6D6D6D6D5D5D6D6D6D6",
      INIT_45 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFADAD6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_46 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_47 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_48 => X"D2D2D2D2D2D2D2D2D2D2B2D2D2D2D2D6D2D2D2B2B2B2B2D6D6D6D6D6D6D6D6D6",
      INIT_49 => X"D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D6D6D6D6D6D6D2D2D2",
      INIT_4A => X"D6D6D6D6D6D6D6D6D6D6D6F6F6F6F6D6D6D6D6D2D2D2D2D2D2D2D2D2D2D2D2D2",
      INIT_4B => X"DADADADADADADADADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6DAD6D6D6D6DAFAFAFA",
      INIT_4C => X"DADAD6D6D5D5D5D6D6D6D6DAD6D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D6DADADA",
      INIT_4D => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFADADAD6D6D6DADADAFADADA",
      INIT_4E => X"D6D6D6D6D6D6D6DADADADADADADADADADADAFAFAFADAFAFAFAFAFAFAFAFAFAFA",
      INIT_4F => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_50 => X"D1D1D1D1D1D2D6D6F6F6F6F6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_51 => X"F6F6F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2D2D2D1D1",
      INIT_52 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2D2D2D6D6D6D6D6F6",
      INIT_53 => X"FAFAFAFAFAFAFAFAFAFAF6F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_54 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6FAFAFAFAFAF6F6F6F6FAFAFAFAFAFA",
      INIT_55 => X"D6D6F6F6FAFAFAFAFAFAF6F6F6F6F6F6F6F6F6F6FAFAFAF6F6F6F6F6F6F6F6F6",
      INIT_56 => X"FAFAFAFAF6F6F6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6",
      INIT_57 => X"FAFAFAFAFAFAFAFAFAFAFAFADAD6D6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_58 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_59 => X"FAFAFAFAFADAFAFAFADADADAFAFAFAFAFAFAD6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_5A => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_5B => X"FAFADADADAD9DADADADADADAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_5C => X"D6D6D6D6D6D6D6D6D6D6D6D6D6FAF6F6FAFAFAF6F6FAFAD6D6D6DAFAFAFAFAFA",
      INIT_5D => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D5D5D5D5D5D5D5D5D5D6D6D6D6D6D6D6D6D6",
      INIT_5E => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAD6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_5F => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_60 => X"D6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_61 => X"D2D2D2D2D2D2D2D2B2B2B2B2D2D2D2D2D2D2D2B2B2B2B2D2D6D6D6D6D6D6D6D6",
      INIT_62 => X"D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D6D6D6D6D6D6D6D6D2D2D2D2",
      INIT_63 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2D2D2D2D2D2D2D2D2D2D2D2D2",
      INIT_64 => X"DADADADADADADADADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6DADAD6D6DAFAFAFAFA",
      INIT_65 => X"DAD6D6D6D5D5D5D6D6D6D6D6D6D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D6D6DADA",
      INIT_66 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFADADAD6D6D6D6DADADADADADA",
      INIT_67 => X"D6D6D6D6D6D6D6DADADADADADADADADADADADAFAFADADAFAFAFAFAFAFAFAFAFA",
      INIT_68 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_69 => X"D1D1D1D1D1D1D2D6D6F6F6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_6A => X"F6F6F6D6D6D6D6D6D6D6D6D6D6D6D6D2D2D6D6D6D6D6D6D6D6D6D6D2D2D2D2D1",
      INIT_6B => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6",
      INIT_6C => X"FAFAFAFAFAFAFAFAFAF6F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_6D => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_6E => X"F6F6F6FAFAFAFAFAFAFAFAF6F6F6F6F6F6F6F6FAFAFAFAFAF6F6F6F6F6F6F6F6",
      INIT_6F => X"FAFAFAFAF6F6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6",
      INIT_70 => X"FAFAFAFAFAFAFAFAFAFAFADAD6D6D6D6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_71 => X"D6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6",
      INIT_72 => X"FAFAFAFAFAD6DADAD6D6D6D6D6DAFAFADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_73 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFADADADADADADAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_74 => X"FAFAFADADAD5D5D5D5D6D6DAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_75 => X"D6D6D6D6D6D6D6D6D6D6D6FAFAFAFAFAFAFAFAFAFAFAFAFAD6DADAFAFAFAFAFA",
      INIT_76 => X"D6D6D6D6D6D6D6D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D6D6D6D6D6D6D6D6D6",
      INIT_77 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFADAD6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_78 => X"DADAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_79 => X"D6D6F6FAFAF6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFADA",
      INIT_7A => X"D2D2D2D2D2D2D2D2D2B2B2B2B2D2D2D2D2D2D2D2B2B2B2B2D2D2D6D6D6D6D6D6",
      INIT_7B => X"D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D6D6D6D6D6D6D6D6D6D6D6D6D2D2D2D2",
      INIT_7C => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2D2D2D2D2D2D2D2D2D2D2D2D2",
      INIT_7D => X"D6D6DADADADADADADADAD6D6D6D6D6D6D6D6D6D6D6D6DADADADADADAFAFAFAFA",
      INIT_7E => X"D6D6D6D6D5D5D5D5D6D6D6D6D6D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D6D6D6",
      INIT_7F => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFADADAD6D6D6D6D6D6D6D6D6D6D6",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__104_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__104_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__104\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => addra(12),
      I1 => addra(10),
      I2 => addra(11),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__104_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__104\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => addrb(14),
      I1 => addrb(12),
      I2 => addrb(13),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__104_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    addra_11_sp_1 : out STD_LOGIC;
    addrb_13_sp_1 : out STD_LOGIC;
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 18 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized0\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized0\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__105_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__105_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal addra_11_sn_1 : STD_LOGIC;
  signal addrb_13_sn_1 : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  addra_11_sp_1 <= addra_11_sn_1;
  addrb_13_sp_1 <= addrb_13_sn_1;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"D6D6D6D6D6D6D6DADADADADADADADADADADADADADADADADAFAFAFAFAFAFAFAFA",
      INIT_01 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_02 => X"D2D1D1D1D1D1D2D6D6F6F6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_03 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2D6D6D6D6D6D6D6D6D6D6D6D2D2D2D2D2",
      INIT_04 => X"D6D6D6D6D6D6D6D6D6D6F6F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_05 => X"FAFAFAFAFAFAFAFAF6F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_06 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_07 => X"F6F6F6FAFAFAFAFAFAFAFAFAF6F6F6F6F6F6FAFAFAFAFAFAFAF6F6F6F6F6F6F6",
      INIT_08 => X"FAFAFAFAFAF6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6",
      INIT_09 => X"F6FAFAFAFAFAFAFAFAFAFAD6D6D6D6D6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_0A => X"D6D6D6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6D6D6D6",
      INIT_0B => X"FAFAFAFADAD6D6D6D6D6D6D6D6D6D6DAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_0C => X"FAFAFAFAFAFAFAFAFAFAFAFAFADADAD6D6D6D6D6DADADADAD6D6DADADAFAFAFA",
      INIT_0D => X"FAFAFADAD9D5D5D5D5D5D6DAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_0E => X"D6D6D6D6D6D6D6D6D6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAD6D6FAFAFAFAFA",
      INIT_0F => X"D6D6D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D6D6D6D6D6D6D6D6D6",
      INIT_10 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_11 => X"DADADADAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_12 => X"D6D6D6F6D6D6D6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFADADA",
      INIT_13 => X"D2D2D2D2D2D2D2D2D2D2B2B2B2B2B2B2D2D2D2D2D2D2B2B2D2D2D6D6D6D6D6D6",
      INIT_14 => X"D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D6D6D6D6D6D6D6D6D6D6D2D2D2D2D2D2",
      INIT_15 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2D2D2D2D2D2D2D2D2D2D2D2D2",
      INIT_16 => X"D6D6DADADADADADADADAD6D6D6D6D6D6D6D6DADADADADAFAFAFAFAFAFAFAFAFA",
      INIT_17 => X"D6D6D6D6D6D5D5D5D5D5D6D6D6D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D6D6D6D6",
      INIT_18 => X"FAFAFAFAFAFAFAFAFAFAFAFAFADADADADADADADAD6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_19 => X"D6D6D6D6D6D6D6D6D6DADADADADADAD6DADADADADADADADADAFAFAFAFAFAFAFA",
      INIT_1A => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFADADADAD6D6D6D6D6D6D6D6D6D6D6",
      INIT_1B => X"D2D1D1D1D1D1D1D2D6D6F6F6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_1C => X"D6D6D6D6D2D2D2D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2D2D2D2D2D2D2",
      INIT_1D => X"D6D6D6D6D6D6F6F6F6F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_1E => X"FAFAFAFAFAFAFAFAFAF6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_1F => X"F6F6F6F6F6F6F6F6F6F6F6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_20 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6FAFAFAFAFAFAFAF6F6F6F6F6F6F6",
      INIT_21 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_22 => X"F6FAFAFAFAFAFAFAFAFADAD6D6D6D6D6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_23 => X"D6D6D6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6D6D6D6",
      INIT_24 => X"FAFAFADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_25 => X"FAFAFAFAFAFAFAFAFADADAFAFADAD6D6D6D6D6D6D6DAD6D6D6D6D6D6D6DADAFA",
      INIT_26 => X"FAFAFADAD9D5D5D5D5D5D6DAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_27 => X"D6D6D6D6D6D6D6D6D6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAD6D6D6FAFAFAFA",
      INIT_28 => X"D6D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D6D6D6D6D6D6D6D6D6D6",
      INIT_29 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_2A => X"DADADADADADAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_2B => X"D6D6D6D6D6D6D6D6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFADADA",
      INIT_2C => X"D2D2D2D2D2D2D2D2D2D2B2B2B2B2B2B2B2B2B2D2D2D2D2D2D2D2D6D6D6D6D6D6",
      INIT_2D => X"D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D6D6D6D6D6D6D6D6D2D2D2D2D2D2D2",
      INIT_2E => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2D2D2D2D2D2D2D2D2D2D2D2D2",
      INIT_2F => X"D6D6D6DADADADADADADADAD6D6D6D6D6D6D6DADADAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_30 => X"D6D6D6D6D6D6D5D5D5D5D5D5D6D6D6D6D6D5D5D5D5D5D6D6D6D5D5D6D6D6D6D6",
      INIT_31 => X"FAFAFAFAFAFAFAFAFAFAFADADADADADADADADADAD6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_32 => X"DAD6D6D6D6D6D6D6D6D6D6DADADAD6D6D6DADADADADADADADAFAFAFAFAFAFAFA",
      INIT_33 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFADADAD6D6D6D6D6D6D6D6DADA",
      INIT_34 => X"D2D2D1D1D1D1D1D1D6D6F6F6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_35 => X"D6D6D6D2D2D1D1D1D2D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2D2D2D2D2D2D2D2",
      INIT_36 => X"D6D6D6D6D6F6F6F6F6F6D6D6D6D6D6D6D6D6D6D6F6F6D6D6D6D6D6D6D6D6D6D6",
      INIT_37 => X"FAFAFAFAFAFAFAFAFAF6F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_38 => X"FAFAF6F6F6F6F6F6F6F6F6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_39 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6FAFAFAFAFAFAFAFAF6F6F6F6F6F6F6",
      INIT_3A => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6FAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_3B => X"F6FAFAFAFAFAFAFAFAFADAD6D6D6D6D6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_3C => X"D6D6D6FAFAFAD6D6D6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6D6D6D6",
      INIT_3D => X"DADADAD6D6D6D6D6D6D6D5D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_3E => X"FAFADADAFAFAFAFADAD6D6DADADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DA",
      INIT_3F => X"FAFAFADAD9D5D5D5D5D5D6DAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_40 => X"D6D6D6D6D6D6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAD6D6D6DAFAFAFA",
      INIT_41 => X"D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D6D6D6D6D6D6D6D6D6D6",
      INIT_42 => X"FAFAFAFAFAFAFAFAFAFAFAD6D6FAFAD6D6D6D6D6D6D6D6D6D6D6D5D5D6D6D6D5",
      INIT_43 => X"DADADADADADAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_44 => X"D6D6D6D6D6D6D6D6F6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFADADA",
      INIT_45 => X"D2D2D2D2D2D2D2D2D2D2B2B2B2B2B2B2B2B2B2D2D2D2D2D2D2D2D6D6D6D6D2D2",
      INIT_46 => X"D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D6D6D6D6D6D6D6D2D2D2D2D2D2D2",
      INIT_47 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2D2D2D2B2B2D2D2D2D2D2D2D2",
      INIT_48 => X"DADADADADADADAFAFADADADAD6D6D6D6D6D6DAFAFAFAFAFAFAFADADADADADADA",
      INIT_49 => X"DAD6D6D6D6D6D5D5D5D5D5D5D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADA",
      INIT_4A => X"FAFAFAFAFAFAFAFAFAFADADADADADADADADADADADADADAD6D6D6D6D6D6D6D6D6",
      INIT_4B => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADADADADADADAFADADADADAFA",
      INIT_4C => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFADAFADAD6D6D6D6D6D6D6D6D6D6DA",
      INIT_4D => X"D2D2D2D1D1D1D1D1D2D6D6F6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_4E => X"F6D6D6D2D1D1D1D1D1D1D2D2D2D6D6D6D6D6D6D6D6D6D6D6D2D2D2D2D2D2D2D2",
      INIT_4F => X"D6D6D6D6D6D6F6F6F6D6D6D6D6D6D6D6D6D6D6F6F6F6D6D6D6D6D6D6D6F6F6F6",
      INIT_50 => X"FAFAFAFAFAFAFAFAFAFAFAF6F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_51 => X"FAFAFAFAFAFAFAFAF6F6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_52 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6FAFAFAFAFAFAFAFAFAFAF6F6F6F6F6FA",
      INIT_53 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6FAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_54 => X"FAFAFAFAFAFAFAFAFAFAFAD6D6D6D6DAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_55 => X"D6D6D6FAFAFAD6D6D6D6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6",
      INIT_56 => X"D6D6D6D6D6D6D6D6D5D5D5D5D5D6D6D6D6D6D5D5D5D5D6D6D6D6D6D6D6D6D6D6",
      INIT_57 => X"FADAD6D6DAFAFADAD6D6D6D6D6DAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_58 => X"FAFADAD9D5D5D5D5D5D5D6DAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_59 => X"D6D6D6D6D6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAD6D6D6D6D6DAFAFA",
      INIT_5A => X"D5D5D5B5B1B1D5D5D5D5D5D5D5D5D5D5D5D5D5D5D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_5B => X"FAFAFAFAFAFAFAFAFAFAFAD6D6FAFAD6D6D6D6D6D6D6D6D6D5D5D5D5D5D5D5D5",
      INIT_5C => X"DADADADADADADAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_5D => X"D2D6D6D6D6D6D6D6D6F6F6F6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFADADA",
      INIT_5E => X"D2D2D2D2D2D2D2D2D2D2D2B2B2B2B2B2D2D2D2D2D2D2D2D2D2D2D6D6D6D6D2D2",
      INIT_5F => X"D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2",
      INIT_60 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2D2D2B2B2B2B2D2D2D2D2D2D2",
      INIT_61 => X"DADADADADADAFAFAFAFADADADAD6D6D6D6DADADAFAFADADADADADADADADAD6D6",
      INIT_62 => X"DADADADAD6D6D6D5D5D5D5D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADADA",
      INIT_63 => X"FAFAFAFAFAFAFADADADADADADADADADADADADADADADADADAD6D6D6D6D6D6DADA",
      INIT_64 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADADADADADADADADADADADA",
      INIT_65 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFADAD6DAD6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_66 => X"D2D2D2D1D1D1D1D1D2D6D6F6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_67 => X"F6F6D6D6D6D2D1D1D1D1D1D2D2D6D6D6D6D6D6D6D6D6D6D6D6D2D2D2D1D1D2D2",
      INIT_68 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6F6F6",
      INIT_69 => X"FAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6F6F6F6F6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_6A => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_6B => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6FAFAFA",
      INIT_6C => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_6D => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_6E => X"D6D6D6FAFAFAFAD6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_6F => X"D6D6D6D6D6D5D5D5D5D5D5D5D5D5D6D6D6D6D5D5D5D5D6D6D6D6D6D6D6D6D6D6",
      INIT_70 => X"FADAD6D6D6DADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D5D6D6D6D6D6",
      INIT_71 => X"DADAD9D5D5D5D5D5D5D6DAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_72 => X"D6D6D6D6D6FAFAFAFAD6D6D6D6D6D6F6FAFAFAFAFAFAFAD6D6D6D6D6D6D6DADA",
      INIT_73 => X"D5D5D5B5B1B1D5D5D5D5D5D5D5D5D5D5D5D5D5D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_74 => X"FAFAFAFAFAFAFAFAFAFAFAD6D6D6D6D6D6D6D6D6D6D6D6D5D5D5D5D5D5D5D5D5",
      INIT_75 => X"DADADADADADAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_76 => X"D2D6D6D6D6D6D6D6D6D6D6D6F6F6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFADA",
      INIT_77 => X"D2D2D2D2D2D2D2D2D2D2D2B2B2B2B2B2D2D2D2D2D2D2D2D2D2D2D6D6D6D6D2D2",
      INIT_78 => X"D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2",
      INIT_79 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2D2D2B2B2B2B2B2D2D2D2D2D2D2",
      INIT_7A => X"DADADADADADAFAFAFAFADADADAD6D6D6DADADADADADADADADADADADAD6D6D6D6",
      INIT_7B => X"DADADADADAD6D6D6D6D6D6D6D6D6D6D6DADADADADADAD6D6D6D6DADADADADADA",
      INIT_7C => X"DADAFAFAFAFAFADADADADADADADADADADADADADADADADADADAD6D6D6D6DADADA",
      INIT_7D => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADADADADADADADADA",
      INIT_7E => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFADADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_7F => X"D2D2D2D1D1D1D1D1D2D6D6F6F6FAFAFAFAFAFAFAFAFAFAFAFAFADAFAFAFAFAFA",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__105_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__105_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__105\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => addra(16),
      I1 => addra(10),
      I2 => addra(15),
      I3 => addra_11_sn_1,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__105_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__105\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => addrb(18),
      I1 => addrb(12),
      I2 => addrb(17),
      I3 => addrb_13_sn_1,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__105_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => addra(11),
      I1 => ena,
      I2 => addra(14),
      I3 => addra(13),
      I4 => addra(12),
      O => addra_11_sn_1
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => addrb(13),
      I1 => enb,
      I2 => addrb(16),
      I3 => addrb(15),
      I4 => addrb(14),
      O => addrb_13_sn_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized1\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized1\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__106_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__106_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"F6F6F6D6D6D6D2D1D1D1D2D2D2D6D6D6D6D6D6D6D6D6D6D6D6D2D2D2D2D2D2D2",
      INIT_01 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6F6",
      INIT_02 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6F6F6F6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_03 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_04 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_05 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_06 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_07 => X"D6D6D6D6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_08 => X"D6D6D6D6D5D5D5D5D5D5D5D5D5D5D5D6D5D5D5D5D5D5D6D6D6D6D6D6D6D6D6D6",
      INIT_09 => X"DAD6D6D6D6DAD6D6D6D6D6D6D6D6D6D6D5D5D5D6D6D6D6D6D6D5D5D5D5D5D6D6",
      INIT_0A => X"DAD5D5D5D5D5D5D5D6DAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_0B => X"D6D6D6D6FAFAFAFAD6D6D6D6D6D6D6D6D6FAFAFAFAFAF6D6D6D6D6D6D6D6D6DA",
      INIT_0C => X"D5D5D5D5B5B1D5D5D5D5D5D5D5D5D5D5D5D5D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_0D => X"FAFAFAFAFAFAFAFAFAFAFAD6D6D6D6D6D6D6D6D6D6D6D5D5D5D5D5D5D5D5D5D5",
      INIT_0E => X"FADADADADADAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_0F => X"D2D2D2D6D6D6D6D6D6D6D6D6D6D6D6F6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_10 => X"D2D2D2D2D2D2D2D2D2D2D2B2B2B2B2D2D2D2D2D2D6D6D6D2D2D2D6D6D6D6D2D2",
      INIT_11 => X"D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2",
      INIT_12 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2D2B2B2B2B2B2B2B2D2D2D2D2D2",
      INIT_13 => X"DADADADADAFAFAFAFAFADADADAD6D6D6DADADADAD6D6D6D6D6DADADAD6D6D6D6",
      INIT_14 => X"DADADADADADAD6D6D6D6D6D6D6DADADADADADADADADADADADADADADADAFADADA",
      INIT_15 => X"DADAFAFAFAFADADADADADADADADADADAFAFAFADADADADADADADAD6D6D6DADADA",
      INIT_16 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D5D5D5D6D6D6D6D6D6DADADADAD6D6D6DADA",
      INIT_17 => X"FAFAD6D6FAFAFAFAFAFAFAFAFAFADAD6D6D6D6D6D6D6D5D5D6D6D6D6D6D6D6D6",
      INIT_18 => X"D2D2D2D1D1D1D1D1D2D6D6D6F6FAFAFAFAFAFAFAFAFAFAFAFAFADADAFAFAFAFA",
      INIT_19 => X"D6F6F6F6F6F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2D2D2D2D2D2",
      INIT_1A => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2D2D2D2D2D6D6D6",
      INIT_1B => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6F6F6F6D6D6D6D6D6D6D6D6D6D6",
      INIT_1C => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_1D => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_1E => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_1F => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_20 => X"D6D6D6D6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_21 => X"D6D6D6D6D5D5D5D5D5D5D5D5D5D5D6D6D5D5D5D5D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_22 => X"DAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D5D5D5D5D5D5D6D6D5D5D5D5D5D5D5D5D6",
      INIT_23 => X"D6D5D5D5D5D5D5DADAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_24 => X"D6D6D6FAFAFAFAFAD6D6D6D6D6D6D6D6D6F6FAFAFAF6D6D6D6D6D6D6D6D6D6D6",
      INIT_25 => X"D5D5D5D5D5B5D5D5D5D5D5D5D5D5D5D5D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_26 => X"FAFAFAFAFAFAFAFAFAFAFAD6D6D6D6D6D6D6D6D6D6D5D5D5D5D5D5D5D5D5D5D5",
      INIT_27 => X"FAFAFADADADAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_28 => X"D2D2D2D2D2D6D6D6D6D6D6D6D6D6D6D6F6F6F6F6F6FAFAFAFAFAFAFAFAFAFAFA",
      INIT_29 => X"D2D2D2D2D2D2D2D2D2D2D2D2B2B2B2D2D2D2D2D6D6D6D6D6D2D6D6D6D6D6D2D2",
      INIT_2A => X"D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2",
      INIT_2B => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2D2B2B2B2B2B2B2B2B2D2D2D2D2D2",
      INIT_2C => X"DADADAFAFAFAFAFAFAFAFADADAD6D6D6DADADADADAD6D6DADADADADADAD6D6D6",
      INIT_2D => X"DADADADADADAD6D6D6D6DADADADADADADADADADADADADADADADADADADAFAFAFA",
      INIT_2E => X"DADAFAFAFAFADADADADADADADADADADAFAFAFAFADADADADADADAD6D6DADADADA",
      INIT_2F => X"D6D6D6D6D6D5D5D5D5D5D5D5D5D5D5D5D5D6D6D6D6D6DADADADAD6D6D6D6D6DA",
      INIT_30 => X"FADAD6D6D6FAFAFADAD6D6D6DADAD6D6D6D5D5D5D5D5D5D5D5D5D5D5D6D6D6D6",
      INIT_31 => X"D2D2D2D1D1D1D1D1D2D6D6D6F6F6FAFAFAFAFAFAFAFAFAFAFAFADADADAFAFAFA",
      INIT_32 => X"D6D6F6F6F6F6F6F6F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2D2D2D2D6D6",
      INIT_33 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D2D2D6D6D6D6D6D6D6D6D2D2D2D2D2D2D2D6D6",
      INIT_34 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6F6F6F6F6D6D6D6D6D6D6D6D6D6",
      INIT_35 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_36 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_37 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_38 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_39 => X"D6D6D6D6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_3A => X"D6D6D6D5D5D5D5D5D5D5D5D5D5D5D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_3B => X"DAD6D6D6D6D6D6D6D6D6D6D6D6D6D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5",
      INIT_3C => X"D5D5D5D5D5D5D5DAFAFAFAFAFAFAFAFAFAFAFADADAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_3D => X"D6D6D6FAFAFAFAFAD6D6D6D6D6D6D6D6D6D6F6F6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_3E => X"D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_3F => X"FAFAFAFAFAFAFAFAFAFAD6D6D6D6D6D6D6D6D6D6D6D5D5D5D5D5D5D5D5D5D5D5",
      INIT_40 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_41 => X"D2D2D2D2D2D6D6D6D6D6D6D6D6D6D6D6D6D6F6F6F6D6F6FAFAFAFAFAFAFAFAFA",
      INIT_42 => X"D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D6D6D6D6D6D6D6D6D6D6D2D2D2",
      INIT_43 => X"D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2",
      INIT_44 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2B2B2B2B2B2B2B2B2B2D2D2D2D2D2",
      INIT_45 => X"FADADAFAFAFAFAFAFAFAFADAD6D6D6D6DADADADAFAFAFAFAFAFAFAFAFAFADADA",
      INIT_46 => X"DADADADADADAD6D6D6D6DADADADADAFAFADADADAD6D6D6DADADADADADAFAFAFA",
      INIT_47 => X"DADAFAFADADADADADADADADADADADADAFAFAFAFAFAFAFADADADADADAD6D6DADA",
      INIT_48 => X"D6D6D6D6D6D6D5D5D5D5D5D5D5D5D5D5D5D6D6D6D6DADADADADAD6D6D6D6D6DA",
      INIT_49 => X"FAFADAD6D6FAFADAD6D6D6D6D6D6D6D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D6D6",
      INIT_4A => X"D2D2D2D2D1D1D1D2D6D6D6D6D6F6FAFAFAFAFAFAFAFAFAFAFAFADADADADAFAFA",
      INIT_4B => X"D6D6D6F6F6F6F6F6F6F6F6F6F6F6F6F6D6D6D6D6D6D6D6D6D6D6D2D2D2D2D2D6",
      INIT_4C => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D2D2D2D6D6D6D6D6D6D6D6D2D2D1D2D2D6D6D6",
      INIT_4D => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6F6F6F6F6F6F6F6F6F6F6D6D6D6D6",
      INIT_4E => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_4F => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_50 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_51 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_52 => X"D6D6D6D6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_53 => X"D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D6D6D6D6D5D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_54 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5",
      INIT_55 => X"D5D5D5D5D5D5D5FAFAFAFAFAFAFAFAFAFAFAD6D6D6D6DAFAFAFAFAFAFAFAFADA",
      INIT_56 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_57 => X"D5D5D5D5D5D5D5D5D5D5D5D5D5D5D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_58 => X"FAFAFAFAFAFAFAFAFAFAD6D6D6D6D6D6D6D6D6D6D5D5D5D5D5D5D5D5D5D5D5D5",
      INIT_59 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_5A => X"B2D2D2D2D2D2D2D2D2D6D6D6D6D6D6D6D6D6D6F6D6D6D6D6D6FAFAFAFAFAFAFA",
      INIT_5B => X"D2D2D2D2D6D6D2D2D2D2D2D2D2D2D2D2D2D2D2D6D6D6D6D2D2D6D6D6D2D2D2D2",
      INIT_5C => X"D2D2D2B2B2B2B2B2B2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D6D2D2D2D2D2",
      INIT_5D => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2B2B2B2B2B2B2B2B2D2D2D2D2D2D2",
      INIT_5E => X"FADADAFAFAFAFAFAFAFADADAD6D6D6D6D6DADADAFAFAFAFAFAFAFAFAFAFADADA",
      INIT_5F => X"DADADADADADADAD6D6DADADADADADAFAFADADADAD6D6D6D6DADADADAFAFAFAFA",
      INIT_60 => X"DADAFAFADADADADADADADADADADADAFAFAFAFAFAFAFAFAFAFADADADADADADADA",
      INIT_61 => X"D6D6D6D6D6D6D6D6D5D5D5D6D6D5D5D5D5D6D6D6D6DADADADADADAD6D6D6D6DA",
      INIT_62 => X"FADAD6D6D6FAD6D6D6D6D6D6D6D6D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D6D6D6",
      INIT_63 => X"D2D2D2D2D1D1D2D2D6D6D6D6D6F6FAFAFAFAFAFAFAFAFAFAFADADADADADADAFA",
      INIT_64 => X"D6D6D6F6F6F6F6F6F6F6F6F6F6F6F6F6F6D6D6D6D6D6D6D6D6D6D6D2D2D2D6D6",
      INIT_65 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D2D2D6D6D6D6D6D6D6D6D6D6D2D2D2D6D6D6D6",
      INIT_66 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6F6F6F6F6F6F6F6F6F6F6D6D6D6D6",
      INIT_67 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_68 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_69 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_6A => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_6B => X"D6D6D6D6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_6C => X"D6D6D6D6D6D6D5D5D5D5D5D5D5D5D5D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_6D => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5",
      INIT_6E => X"D5D5D5D5D5D5D5FAFAFAFAFAFAFAFAFAFAFAD6D6D6D6DAFAFAFAFAFAFAFADAD6",
      INIT_6F => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_70 => X"D5D5D5D5D5D5D5D5D5D5D5D5D5D5D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_71 => X"FAFAFAFAFAFAFAFAFAD6D6D6D6D6D6D6D6D6D6D5D5D5D5D5D5D5D5D5D5D5D5D5",
      INIT_72 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_73 => X"D2D2D2D2D2D2D2D2D2D6D6D6D6D6D6D6D6D6F6F6D6D6D6D6D6D6FAFAFAFAFAFA",
      INIT_74 => X"D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D6D6D6D6D6D6D2D2D2D2D6D6D2D2D2D2",
      INIT_75 => X"D2D2D2B2B2B2B2B2B2B2B2B2D2D2D2D2D2D2D2D2D2D2D6D6D6D6D6D6D2D2D2D2",
      INIT_76 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2D2B2B2B2B2B2B2B2B2D2D2D2D2D2D2",
      INIT_77 => X"DADADAFAFAFAFAFAFAFADADAD6D6D6D6D6D6DADADADAFAFAFAFAFAFADADADADA",
      INIT_78 => X"DADADADADADADAD6D6DADADADADAFAFAFADADADAD6D6D6D6DADADADAFAFAFAFA",
      INIT_79 => X"DADAFADADADADADADADADADADADAFAFAFAFAFAFAFAFAFAFAFAFAFAFADADADADA",
      INIT_7A => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D5D5D5D6D6D6D6DADADADADADADAD6D6DADA",
      INIT_7B => X"DADAD6D6D6DAD6D6D6D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D6D6D6",
      INIT_7C => X"D2D2D2D2D2D2D2D2D6D6D6D6F6F6FAFAFAFAFAFAFAFAFAFAFADADADADADADADA",
      INIT_7D => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6D6D6D6D6D6D6D6D6D2D2D6D6",
      INIT_7E => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6",
      INIT_7F => X"FAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6F6F6F6F6F6F6F6F6F6F6F6D6D6D6D6",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__106_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__106_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__106\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => addra(12),
      I1 => addra(10),
      I2 => addra(11),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__106_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__106\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => addrb(14),
      I1 => addrb(12),
      I2 => addrb(13),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__106_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized10\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    addra_12_sp_1 : out STD_LOGIC;
    addrb_14_sp_1 : out STD_LOGIC;
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 18 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized10\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized10\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized10\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__113_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__113_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal addra_12_sn_1 : STD_LOGIC;
  signal addrb_14_sn_1 : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  addra_12_sp_1 <= addra_12_sn_1;
  addrb_14_sp_1 <= addrb_14_sn_1;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_01 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_02 => X"D5D5F6D5D5D5D6D6F6F6FAF6F6D6D6D6D6D6D6FAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_03 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6D6D6D6D6F6F6F6D5D5D5D5D5",
      INIT_04 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6D6D6D6D6D6D6D6D6F6F6FAFAFAFAFAFA",
      INIT_05 => X"D6D6D6D6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_06 => X"F6F6FAFAFAFAFAFAFAFAFAFAFAFAF6F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_07 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6FAFAFAF6F6F6F6",
      INIT_08 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_09 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6F6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_0A => X"FAFAFAFAFAFAFAFAFAFADAD6D6D6D6D6DADAFAD6D6D6FAFAFAFAD6D6D6D6D6D6",
      INIT_0B => X"D6D6F6F6F6F6F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6FAFAFAFA",
      INIT_0C => X"D6D6D6D6D6D2D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_0D => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_0E => X"D2D2D2D2D6D6D6D6D2D2D2D2D2D6D6D6D2D2D2D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_0F => X"B2B2AEAEB2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2D2D2",
      INIT_10 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2D2B2B2ADADAD8D8D8DADADADADAEAEAE",
      INIT_11 => X"D6D6D6D6DADAFAFAFADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_12 => X"FAFAFADADADAFAFAFAFAFAFAFAFAFAFAFAFAFADADAD6D6DADADADADAD6D6D6D6",
      INIT_13 => X"D6D6D6D6DADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6FAFAFAFAFAFAFAFAFADAD6D6",
      INIT_14 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_15 => X"D6D5D5B5B5B5B5B5B5B5B5B5B5B5B5D5D5D5D5D6D6D6D5D5D5D5D5D5D5D5D5D5",
      INIT_16 => X"F6F6F6F6F6F6FAFAFAFAFAFAFAF6F6F6F6F6FAFAFAF6D6D6D6D6D6D6D6D6D6D6",
      INIT_17 => X"FAFAFAFAFAFAFAF6F6F6F6F6F6F6F6F6F6F6F6F6F6D6D6F6F6F6F6D6D6F6F6F6",
      INIT_18 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_19 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_1A => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_1B => X"D5D5D6D5D5D5D6D6F6F6F6F6D6D6D6D6D6D6D6FAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_1C => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6D6D6D6D6F6F6F6D5D5D5D5D5",
      INIT_1D => X"FAFAFAFAFAFAFAFAFAFAFAF6F6F6F6D6D6D6D6D6D6D6D6D6D6F6FAFAFAFAFAFA",
      INIT_1E => X"D6D6D6D6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_1F => X"F6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAF6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_20 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6",
      INIT_21 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6FAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_22 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_23 => X"FAFAFAFAFAFAFAFAFAFAFAFADAD6D6D6D6DADAD6D6D6D6FAFAD6D6D6D6D6D6D6",
      INIT_24 => X"D6F6F6F6F6F6F6F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6FAFAFA",
      INIT_25 => X"D6D6D6D6D6D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_26 => X"D6D6D6D6D6D6D6D6D6D6D6D7D6D6D6D6D6D6D6D6D6D6D6D6D7D6D6D6D6D6D6D6",
      INIT_27 => X"D2D2D2D2D2D6D6D2D2D2D2D2D2D2D2D6D2D2D2D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_28 => X"AEAEAEAEAEB2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2D2B2",
      INIT_29 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2B2B2B2ADADADADADADADADADAEAEAE",
      INIT_2A => X"D6D6D6DADADADADADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_2B => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFADADAD6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_2C => X"D6D6D6DADADADAD6D6D6D6D6D6D6D6D6D6D6D6D6DAFAFAFAFAFAFAFAFADADADA",
      INIT_2D => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADADAD6D6D6D6D6D6D6",
      INIT_2E => X"D6D6D5D5D5D5D5D5D5D5B5B5D5D5D5D5D5D5D5D6D6D6D6D5D5D5D5D6D6D5D6D6",
      INIT_2F => X"F6F6F6F6F6F6FAFAFAFAFAFAFAF6F6F6F6FAFAFAFAFAD6D6D6D6D6D6D6D6D6D6",
      INIT_30 => X"FAFAFAFAFAFAFAFAF6F6F6F6F6F6F6F6F6F6F6F6D6D6D6D6F6F6F6D6D6F6F6F6",
      INIT_31 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6FAFAFAFAFAFAFA",
      INIT_32 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_33 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6FAFAFAFAFAFAFA",
      INIT_34 => X"D5D5D6D6D6D5D6D6F6F6F6D6D6D6D6D6D6D6D6FAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_35 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6D6D6D6F6F6F6D6D5D5D5D5",
      INIT_36 => X"FAFAFAFAFAFAFAF6F6F6F6F6F6F6F6D6D6D6D6D6D6D6D6D6D6F6FAFAFAFAFAFA",
      INIT_37 => X"D6D6D6D6D6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_38 => X"F6F6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAF6D6F6F6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_39 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6",
      INIT_3A => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAF6D6D6D6D6FAFAFAFAFAFAF6D6D6D6F6FAFA",
      INIT_3B => X"D6D6D6D6D6D6D6D6D6D6D6D6D6F6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_3C => X"FAFAFAFAFAFAFAFAFAFAFAFAFADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_3D => X"D6F6F6F6F6F6F6F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6FAFA",
      INIT_3E => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D2D2D2D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_3F => X"D6D6D6D6D6D6D6D6D6D6D7D7D7D6D6D6D6D6D6D6D6D6D6D6D7D6D6D6D6D6D6D6",
      INIT_40 => X"B2B2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_41 => X"AEAEAEAEAEAEB2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2D2B2B2",
      INIT_42 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2B2B2B2B2ADADADADADAEAEAEAEAEB2",
      INIT_43 => X"D6D6D6D6DADADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_44 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFADADAD6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_45 => X"D6D6D6DADADADAD6D6D6D6D6D6D6D6D6D6D6D6D6DAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_46 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADADADAD6D6D6D6D6D6",
      INIT_47 => X"D6D6D5D5D5D5D5D5D5D5B5D5D5D5D5D6D6D6D6D6D6D6D5D5D5D5D6D6D6D6D6D6",
      INIT_48 => X"F6F6F6F6F6F6F6FAFAFAFAFAFAF6F6F6F6FAFAFAFAFAFAD6D6D6D6D6D6D6D6D6",
      INIT_49 => X"FAFAFAFAFAFAFAFAFAF6F6F6F6F6F6F6F6F6F6F6F6D6D6D6F6F6F6D6D6F6F6F6",
      INIT_4A => X"FAFAFAFAFAF6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6FAFAFAFAFAFAFA",
      INIT_4B => X"FAFAF6F6F6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_4C => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6FAFAFAFAFAFAFA",
      INIT_4D => X"D5D5D6F6F6D6D6D6F6F6D6D6D6D6D6D6D6D6D6FAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_4E => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6D6D6D6F6F6F6D6D5D5D5D5",
      INIT_4F => X"FAFAFAFAFAFAFAF6F6F6F6F6D6D6D6D6D6D6D6D6D6D6D6D6F6F6FAFAFAFAFAFA",
      INIT_50 => X"D6D6D6D6D6D6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_51 => X"F6F6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_52 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6",
      INIT_53 => X"FAFAFAFAFAFAFAFAFAFAFAFAF6D6D6D6D6D6D6D6F6F6F6D6D6D6D6D6D6D6D6F6",
      INIT_54 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6F6F6D6D6D6D6FAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_55 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_56 => X"D6F6F6F6F6F6F6F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6",
      INIT_57 => X"D6D6D6D6D6D6D6D6D6D6D6D6D2D2D2D2D6D6D6D6D2D6D6D6D6D6D6D6D6D6D6D6",
      INIT_58 => X"D6D6D6D6D6D6D6D6D7D7D7D7D7D7D7D7D6D6D6D6D6D6D6D6D7D6D6D6D6D6D6D6",
      INIT_59 => X"B2B2B2B2B2D2D2D2D2D2B2D2D2D2D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_5A => X"AEAEAEAEAEB2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2D2D2D2D2B2B2",
      INIT_5B => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2B2B2B2B2AEADADAEAEAEAEAEAEAEAE",
      INIT_5C => X"D6D6D6D6DADADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D5D5D5",
      INIT_5D => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFADADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_5E => X"D6D6D6DADADADAD6D6D6D6D6D6D6D6D6D6D6D6D6DADAFAFAFAFAFAFAFAFAFAFA",
      INIT_5F => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADADADAD6D6D6D6D6D6",
      INIT_60 => X"D6D6D5D5D5D5D5D5D5D5D5D5D5D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_61 => X"F6F6F6F6F6F6F6F6FAFAFAFAFAF6F6F6F6FAFAFAFAFAFAFADAD6D6D6D6D6D6D6",
      INIT_62 => X"FAFAFAFAFAFAFAFAFAFAF6F6F6F6F6F6F6F6F6F6F6D6D6D6D6F6F6F6F6F6F6F6",
      INIT_63 => X"FAFAFAFAF6F6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_64 => X"FAF6F6F6F6F6F6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_65 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_66 => X"D5D5D6F6F6F6F6F6F6D6D6D6D6D6D6D6D6D6D6FAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_67 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6F6F6F6F6F6D6D5D5D5",
      INIT_68 => X"FAFAFAFAFAFAF6F6F6F6D6D6D6D6D6D6D6D6D6F6F6D6D6D6F6F6FAFAFAFAFAFA",
      INIT_69 => X"D6D6D6D6D6D6D6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_6A => X"F6F6F6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_6B => X"FAFAF6F6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6F6F6F6",
      INIT_6C => X"FAFAFAFAFAFAFAFAFAFAFAF6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_6D => X"D6D6D6D6D6D6D6D6D6D6D6D6D6F6D6D6D6D6D6F6FAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_6E => X"F6FAFAFAFAFAFAFAFAFAFAFAFAFAFADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_6F => X"D6D6F6F6F6F6F6F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_70 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_71 => X"D6D6D6D6D6D6D6D7D7D7D7D7D7D7D7D7D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_72 => X"B2B2B2B2B2B2B2D2D2D2B2D2D2D2D2D6D6D6D6D6D2D2D2D6D6D6D6D6D6D6D6D6",
      INIT_73 => X"AEAEAEAEAEB2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2D2D2D2B2B2B2",
      INIT_74 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2B2B2B2B2AEAEADAEAEAEAEAEAEAEAE",
      INIT_75 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D5D5D5D5",
      INIT_76 => X"FAFAFAFAFAFAFAFAFAFAFAFAFADADADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_77 => X"D6D6DADADADADAD6D6D6D6D6D6D6D6D6D6D6D6D6DAD6D6D6DADADAFAFAFAFAFA",
      INIT_78 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADADAD6D6D6D6D6D6D6",
      INIT_79 => X"D6D6D5D5D5D5D5D5D5D5D5D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_7A => X"F6F6F6F6F6F6F6F6F6F6F6FAFAF6F6F6F6F6FAFAFAFAFAFAFAD6D6D6D6D6D6D6",
      INIT_7B => X"FAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6FAFAF6F6F6D6D6D6D6F6F6F6F6F6F6F6",
      INIT_7C => X"FAFAFAF6F6F6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_7D => X"FAF6F6F6F6F6F6F6F6F6FAFAFAFAFAFAFAFAFAFAF6FAFAFAFAFAFAFAFAFAFAFA",
      INIT_7E => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_7F => X"D5D5D6F6F6FAF6F6F6D6D6D6D6D6D6D6D6D6D6FAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__113_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__113_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__113\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => addra(16),
      I1 => addra(10),
      I2 => addra(15),
      I3 => addra_12_sn_1,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__113_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__113\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => addrb(18),
      I1 => addrb(12),
      I2 => addrb(17),
      I3 => addrb_14_sn_1,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__113_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(13),
      I2 => addra(11),
      I3 => ena,
      I4 => addra(14),
      O => addra_12_sn_1
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => addrb(14),
      I1 => addrb(15),
      I2 => addrb(13),
      I3 => enb,
      I4 => addrb(16),
      O => addrb_14_sn_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized100\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    addra_13_sp_1 : out STD_LOGIC;
    addrb_15_sp_1 : out STD_LOGIC;
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 18 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized100\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized100\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized100\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__12_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__12_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal addra_13_sn_1 : STD_LOGIC;
  signal addrb_15_sn_1 : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  addra_13_sp_1 <= addra_13_sn_1;
  addrb_15_sp_1 <= addrb_15_sn_1;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"DADADADADADADADADADADADADAFAFAFAFAFAFAFAFAFBFBFBFBFBFFFFFFFFFFFF",
      INIT_01 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADADADADADADADADADA",
      INIT_02 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6",
      INIT_03 => X"B6B6B6B696929696B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_04 => X"B2B2B6B6B6B6929292929292B692B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_05 => X"92929292929292B6B6B6B6B6B69292929292929292B2B2B6B2B2B2B2B2B2B2B2",
      INIT_06 => X"B6B6B69292929292929292929292929292929292929292929292929292929292",
      INIT_07 => X"92929292969696B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B69292929292929292B6",
      INIT_08 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B696969696929292",
      INIT_09 => X"B7B7B7B7B7B7B7B7B69696929292929292929696969292969696B6B6B6B6B6B6",
      INIT_0A => X"B7B7B7B797979797B7B7B7B7B7B7B69692929292929696B6B7B7B7B7B7B7B7B7",
      INIT_0B => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_0C => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_0D => X"B7B7B6B6B6B6B6B6B6B6B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B6B6B7",
      INIT_0E => X"92929292929292929292929292B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B7B7",
      INIT_0F => X"B6B6B6B6B6B6B6B6B6B6B6B2B2B2B2B2B2929292929292B2B6B2B2B2B2B2B2B2",
      INIT_10 => X"B6B6B6B6B6B6B6B6B6B2B2B2B2B6B6B6B6B6B6B6B6B6B6B6B6B6B6B2B2B2B2B2",
      INIT_11 => X"696D6D6D6D6D6D6D8D8D8D8D8D8D8D6D6D6D6D8D91929292B2B2B2B2B2B2B2B2",
      INIT_12 => X"696D6D6D6D6D6969696D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D696969",
      INIT_13 => X"6969696D6D696969696969696969696969696969696969696969696969696969",
      INIT_14 => X"696969696969696969696969696D6D6D6D6D6D6D6D8D8D8D8D8D8D6D6D6D6D69",
      INIT_15 => X"4949696969696969696969696969696969696969696969696969696969696969",
      INIT_16 => X"916D6D6D6D6D6D6D6D6D6D6D6D69696969696969696969696D6D6D6D6D6D6D6D",
      INIT_17 => X"FFFFFFFFFBFBFBFAFAFADADADADADADADAD6B6B6B6B6B6B6B6B6B6B292929191",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"DADADADADADADADADADADADADADAFAFAFAFAFAFAFAFAFBFBFBFBFFFFFFFFFFFF",
      INIT_1A => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADADADADADADADADADADADADA",
      INIT_1B => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6",
      INIT_1C => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_1D => X"B6B6B6B6B6B6B69292929292B692B6B6B6B6B6B6B692B6B6B6B6B6B6B6B6B6B6",
      INIT_1E => X"92929292929292B6B6B6B6B6B6B692929292929292B2B6B6B2B2B2B2B2B2B2B6",
      INIT_1F => X"B6B6929292929292929292929292929292929292929292929292929292929292",
      INIT_20 => X"929292929696B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6929292929292929292",
      INIT_21 => X"B6B6B6B6B6B7B7B7B7B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6969696929292",
      INIT_22 => X"B7B7B7B7B7B7B7B7B6B696929292929292929296969696969696B6B6B6B6B6B6",
      INIT_23 => X"B7B7B7B7979797B7B7B7B7B7B7B7B7B696929292929296B6B6B7B7B7B7B7B7B7",
      INIT_24 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_25 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_26 => X"B7B7B7B6B6B6B6B6B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_27 => X"9292929292B2B2929292929292B2B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B7B7",
      INIT_28 => X"B6B6B6B6B6B6B6B6B6B6B2B2B2B2B2B2B2B2B29292929292B2B2B2B2B6B6B2B2",
      INIT_29 => X"B6B6B6B6B6B6B6B6B6B6B2B2B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B2B2B6B6",
      INIT_2A => X"69696D6D6D6D6D6D6D8D8D6D6D6D6D6D8D8D91919292929292929292B2B2B2B6",
      INIT_2B => X"6D6D6D6D6D6D6969696D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D69696969",
      INIT_2C => X"6969696D6D69696969696969696969696969696D6D6D69696969696969696969",
      INIT_2D => X"696969696969696969696969696D6D6D6D6D6D6D6D8D8D8D8D8D8D6D6D6D6969",
      INIT_2E => X"6969696969696969696969696969696969696969696969696969696969696969",
      INIT_2F => X"8D6D6D6D6D6D6D6D6D6D6D6D6D696969696969696969696969696D6D6D6D6D6D",
      INIT_30 => X"FFFFFFFFFFFBFBFBFAFAFAFADADADADADAD6D6B6B6B6B6B6B6B6B2B292919191",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"DADADADADADADADADAFAFAFADADAFAFAFAFAFAFAFAFAFBFBFBFBFBFFFFFFFFFF",
      INIT_33 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADADADADADADADADADADADADADADADADA",
      INIT_34 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6",
      INIT_35 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_36 => X"B6B6B6B6B6B6B6B6B69292B6B692B6B6B6B6B6B69292B6B6B6B6B6B6B6B6B6B6",
      INIT_37 => X"9292929292B69292B6B6B6B6B6B6929292929292B2B6B6B6B2B2B2B2B2B2B2B6",
      INIT_38 => X"9292929292929292929292929292929292929292929292929292929292929292",
      INIT_39 => X"9292929696B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6929292929292929292",
      INIT_3A => X"B6B7B7B7B7B7B7B7B7B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6969696969292",
      INIT_3B => X"B7B7B7B7B7B7B7B7B6B69696929292929292929696969696969696B6B6B6B6B6",
      INIT_3C => X"B7B7B7B7979797B7B7B7B7B7B7B7B7B69692929292929696B6B6B6B6B6B7B7B7",
      INIT_3D => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_3E => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_3F => X"B7B7B7B6B6B6B6B6B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_40 => X"B2929292B2B6B2929292929292B2B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B7B7B7",
      INIT_41 => X"B6B6B6B6B6B6B6B6B6B2B2B2B2B2B2B2B2B2B2B29292929292B2B2B6B6B6B6B2",
      INIT_42 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_43 => X"69696D6D6D6D6D6D6D6D6D6D6D6D6D8D8D929292929292929291929292B2B6B6",
      INIT_44 => X"6D6D6D6D6D6D6969696D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D69696969",
      INIT_45 => X"6969696D6969696969696969696969696969696D6D6D6D6D6969696969696969",
      INIT_46 => X"696969696969696969696969696D6D6D6D6D6D6D6D8D8D8D8D6D6D6D6D6D6969",
      INIT_47 => X"6969696969696969696969696969696969696969696969696969696969696969",
      INIT_48 => X"8D6D6D6D6D6D6D6D6D6D6D6D6D6969696969696969696969696969696D6D6D6D",
      INIT_49 => X"FFFFFFFFFFFBFBFBFBFAFAFADADADADADAD6B6B6B6B2B2B2B2B2B29291919191",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"DADADADADADADADAFAFAFAFAFAFAFAFAFAFAFAFAFAFBFBFBFBFBFFFFFFFFFFFF",
      INIT_4C => X"D6D6D6D6D6D6D6D6D6D6D6D6D6DADADADADADADADADADADADADADADADADADADA",
      INIT_4D => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6",
      INIT_4E => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_4F => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B69292B6B6B6B6B6B6B6B6B6B6",
      INIT_50 => X"9292929292929292929292B6B6B69292B29292B2B6B6B6B6B6B6B2B2B2B2B6B6",
      INIT_51 => X"9292929292929292929292929292929292929292929292929292929292929292",
      INIT_52 => X"969696B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6929292929292929292",
      INIT_53 => X"B6B7B7B7B7B7B7B7B7B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B69696",
      INIT_54 => X"B7B7B7B7B7B7B7B7B6B6969696929292929696B6B6B6B6B6969696B6B6B6B6B6",
      INIT_55 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B69696929292969696B6B6B6B6B6B7B7B7",
      INIT_56 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_57 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_58 => X"B7B7B7B6B6B6B6B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_59 => X"B6B6B2B2B6B6B6B29292929292B2B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B7B7B7",
      INIT_5A => X"B6B6B6B6B6B2B6B6B6B2B2B2B2B2B2B2B2B2B2B29292929292B2B6B6B6B6B6B6",
      INIT_5B => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_5C => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D8D8D9192929192929292929292B2B2B6B6",
      INIT_5D => X"6D6D6D6D6D69696969696D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_5E => X"696969696969696969696969696969696969696D6D6D6D6D6969696969696969",
      INIT_5F => X"696969696969696969696969696D6D6D6D6D6D6D6D8D8D8D6D6D6D6D6D696969",
      INIT_60 => X"6969696969696969696969696969696969696969694969696969696969696969",
      INIT_61 => X"8D6D6D6D6D6D6D6D6D6D6D6D6D696969696969696969696969696969696D6D6D",
      INIT_62 => X"FFFFFFFFFFFBFBFAFAFAFAFAFADADADADAD6B6B6B6B6B2B2B2B2B29191919191",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"DADADADADADADAFAFAFAFAFAFAFAFAFAFAFAFAFAFBFBFBFBFBFBFFFFFFFFFFFF",
      INIT_65 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6DADADADADADADADADADADADADADADADADADADA",
      INIT_66 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6",
      INIT_67 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_68 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_69 => X"929292929292929292929292B6B6B6B2B2B2B2B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_6A => X"9292929292929292929292929292929292929292929292929292929292929292",
      INIT_6B => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B692929292929292929292",
      INIT_6C => X"B6B6B6B6B6B7B6B7B7B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_6D => X"B7B7B7B7B7B7B7B7B6B6969696969696969696B6B6B6B6B69696969696B6B6B6",
      INIT_6E => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B6B6969696969696B6B6B6B7B7B7B7B7B7",
      INIT_6F => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_70 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_71 => X"B7B7B7B7B6B6B6B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_72 => X"B6B6B6B6B6B6B6B6B292929292B2B6B6B6B6B6B6B6B6B6B6B6B6B6B6B7B7B7B7",
      INIT_73 => X"B6B6B6B6B6B6B6B6B6B6B2B2B2B2B2B2B2B2B6B292929292B2B6B6B6B6B6B6B6",
      INIT_74 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_75 => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D8D8D8D8D8D8D91919292929292B2B2B2B6B6",
      INIT_76 => X"6D6D6D6D6D69696969696D6D6D696969696D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_77 => X"696969696969696969696969696969696969696D6D6D6D6D696969696969696D",
      INIT_78 => X"696969696969696969696969696D6D6D6D6D6D6D8D8D6D6D6D6D6D6969696969",
      INIT_79 => X"6969696969696969696969696969696969696969694969696969696969696969",
      INIT_7A => X"8D8D6D6D6D6D6D6D6D6D6D6D69696969696969696969696969696969696D6D6D",
      INIT_7B => X"FFFFFFFFFFFBFAFAFAFAFAFAFADADADADAD6D6B6B6B6B6B6B6B6B29191919191",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"DADADADADADAFAFAFAFAFAFAFAFAFAFAFAFAFAFBFBFBFBFBFBFBFFFFFFFFFFFF",
      INIT_7E => X"D6D6D6D6D6D6D6D6D6D6D6D6D6DADADADADADADADADADADADADADADADADADADA",
      INIT_7F => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__12_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__12_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => addra_13_sn_1,
      I1 => addra(16),
      I2 => addra(10),
      I3 => addra(15),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__12_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => addrb_15_sn_1,
      I1 => addrb(18),
      I2 => addrb(12),
      I3 => addrb(17),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__12_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => addra(13),
      I1 => addra(12),
      I2 => addra(11),
      I3 => ena,
      I4 => addra(14),
      O => addra_13_sn_1
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => addrb(15),
      I1 => addrb(14),
      I2 => addrb(13),
      I3 => enb,
      I4 => addrb(16),
      O => addrb_15_sn_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized101\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized101\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized101\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized101\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__19_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__19_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_01 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_02 => X"92929292929292929292929292B6B6B6B2B2B2B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_03 => X"92929292929292929292929292929292B6B6B692929292929292929292929292",
      INIT_04 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B692929292929292929292",
      INIT_05 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_06 => X"B7B7B7B7B7B7B7B7B6B69696969696969696B6B6B6B6B6B69696969696B6B6B6",
      INIT_07 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B6B69696969696B6B6B6B6B7B7B7B7B7B7",
      INIT_08 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_09 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_0A => X"B7B7B7B7B6B6B6B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_0B => X"B6B6B6B6B6B6B6B6B292929292B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B7B7B7B7",
      INIT_0C => X"B6B6B6B6B6B6B6B6B6B6B6B2B2B2B2B2B2B6B6B2B292B2B2B6B6B6B6B6B6B6B6",
      INIT_0D => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_0E => X"6D6D6D6D6D6D6D6D6D6D6D6D6D8D8D8D6D6D6D8D8D919292B2B2B2B2B2B2B2B2",
      INIT_0F => X"6D6D6D6D6969696969696D6D6D6969696969696D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_10 => X"696969696D6969696969696969696969696969696D6D6969696969696969696D",
      INIT_11 => X"69696969496969696969696969696D6D6D6D6D6D8D8D6D6D6D69696969696D6D",
      INIT_12 => X"6969696969696969696969696969696969696969494949696969696969696969",
      INIT_13 => X"918D6D6D6D6D6D6D6D6D6D6D6969696969696969696969696969696969696D6D",
      INIT_14 => X"FFFFFFFFFFFBFAFAFBFBFBFBFBFADADADADAD6D6B6B6B6B6B6B6B29291919191",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"DADADADADADAFAFAFAFAFAFAFAFAFAFAFAFAFBFBFBFBFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6DADADADADADADADADADADADADADADADADADADA",
      INIT_18 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6",
      INIT_19 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_1A => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_1B => X"92929292929292929292929292B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_1C => X"929292929292B6B6B692929292929292B6B6B692929292929292929292929292",
      INIT_1D => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B69292929292929292929292",
      INIT_1E => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B69696B6B6B6B6B696B6B6B6B6B6B6B6",
      INIT_1F => X"B7B7B7B7B7B7B7B7B7B6B6B6B69696969696B6B6B6B6B696969692969696B6B6",
      INIT_20 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B6B6B6B6B6B6B6B6B6B6B6B6B7B7B7B7B7B7B7",
      INIT_21 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_22 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_23 => X"B7B7B7B7B7B7B6B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_24 => X"B6B6B6B6B6B6B6B6B6B2B2B2B2B6B6B6B6B6B6B6B6B6B6B6B6B6B6B7B7B7B7B7",
      INIT_25 => X"B6B6B6B6B6B6B6B6B6B6B6B2B2B2B2B2B6B6B6B6B6B2B2B2B6B6B6B6B6B6B6B6",
      INIT_26 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6D6D6D6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_27 => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D8D8D91929292B2B2B2B2B2B2B2",
      INIT_28 => X"696969696969696969696D6D6D696969696969696D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_29 => X"6969696D6D6D696969696969696969696969696969696969696969696969696D",
      INIT_2A => X"69696949496969696969696969696D6D6D6D6D8D8D8D6D6D6969696969696D6D",
      INIT_2B => X"6969696969696969696969696969696969696969494949696969696969696969",
      INIT_2C => X"918D6D6D6D6D6D6D6D6D6D696969696969696969696969696969696969696969",
      INIT_2D => X"FFFFFFFFFFFBFBFBFBFFFFFFFBFBFAFADADADADADAD6D6D6D6B6B6B291919191",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"DADADADADADAFAFAFAFAFAFAFAFAFAFAFAFBFBFBFBFBFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6DADADADADAD6DADADADADADADADADADADADADA",
      INIT_31 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_32 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_33 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_34 => X"9292929292929292929292929292B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_35 => X"929292929292B6B69292929292929292B6B6B692929292929292929292929292",
      INIT_36 => X"B6969696B6B6B6B6B6B6B6B6B6B6B6B2B2B2B2B6B69292929292929292929292",
      INIT_37 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B696969696B6969696B6B6B6B6B69696",
      INIT_38 => X"B6B6B6B6B6B6B7B7B7B6B6B6B69696969696B6B6B6B69696929292969696B6B6",
      INIT_39 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B6B6B6B6B6B6B6B6B6B6B6B7B7B7B7B7B7B7B6",
      INIT_3A => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_3B => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_3C => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_3D => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B7B7B7B7B7B7B7",
      INIT_3E => X"B6B6B6B6B6B6B6B6B6B6B6B6B2B2B2B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_3F => X"B2B2B2B2B6B2B2B6B6B6B6B6B6D6D6D6D6D6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_40 => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D8D8D8D919292929292929292B2B2",
      INIT_41 => X"69696969696969696969696D6D696969696969696D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_42 => X"696969696D696969696969696969696969696969696969696969696969696969",
      INIT_43 => X"696969494949696969696969696D6D6D6D6D6D8D6D6D6D6D696969696969696D",
      INIT_44 => X"6969696969696969696969696969696969696969494949696969696969696969",
      INIT_45 => X"91918D6D6D6D6D6D6D6D6D696969696969696969696969696969696969696969",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFBFBFAFAFADADADADADADAD6B6B6B2B2919191",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"DADADADADAFAFAFAFAFAFAFAFBFBFBFAFAFBFBFBFBFBFBFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"D6D6D6D6D6B6D6D6D6D6D6D6D6DADADADADADADADADADADADADADADADADADADA",
      INIT_4A => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6",
      INIT_4B => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6969296B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_4C => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_4D => X"9292929292929292929292929292B6B6B2B2B2B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_4E => X"92929292929292929292929292929292B6B6B692929292929292929292929292",
      INIT_4F => X"9692929292B6B6B6B6B6B6B6B6B6B2B2B2B2B292929292929292929292929292",
      INIT_50 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6969696969696969696B6B6B696929696",
      INIT_51 => X"B6B6B6B6B6B6B7B7B7B6B6B6969696969696B6B6B69696969292929696969696",
      INIT_52 => X"B7B7B7B7B7B7B7B7B7B7B7B7B6B6B6B6B6B6B6B6B6B6B7B7B6B6B6B6B6B6B6B6",
      INIT_53 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_54 => X"B7B7B7B7B7B7B7B7B7B7B7BBB7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_55 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_56 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B7B7B7B7B7B7B7B7B7B7B7",
      INIT_57 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_58 => X"B2B2B2B2B2B2B2B2B2B2B6B6B6D6D6D6D6D6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_59 => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D8D8D8D919191919292929292929292",
      INIT_5A => X"6969696969696969696969696969696969696969696D6D6D6D6D6D6D6D6D6D6D",
      INIT_5B => X"6969696969696969494949494949696969696969696969696969696969696969",
      INIT_5C => X"696969494949496969696D696D6D6D6D8D8D8D6D6D6D6D6D6969696969696969",
      INIT_5D => X"6969696969696969696969696969696969696969696969696969696969696969",
      INIT_5E => X"91918D6D6D6D6D6D6D6D6D6D6969696969696969696969696969696969696969",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFBFBFBFAFAFAFADADADADAD6B6B6B6B2B29191",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"DADADADADAFAFAFAFAFAFAFAFAFBFAFAFAFAFBFBFBFBFBFBFFFFFFFFFFFFFFFF",
      INIT_62 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADADADADADADADADADADADADADA",
      INIT_63 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6",
      INIT_64 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B69696B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_65 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_66 => X"929292929292929292929292B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B2B2B2",
      INIT_67 => X"9292929292929292929292929292929292929292929292929292929292929292",
      INIT_68 => X"9692929292B6B6B6B6B6B6B6B6B2B2B2B2B2B292929292929292929292929292",
      INIT_69 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6969696969696B6B6B6B6B696929696",
      INIT_6A => X"B6B6B6B6B6B6B6B6B6B6B69696969696969696B6B69696969292969696969696",
      INIT_6B => X"B7B7B7B7B7B7B7B7B7B7B7B7B6B6B6B6B6B6B6B6B6B6B7B7B6B6B6B6B6B6B6B6",
      INIT_6C => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_6D => X"B7B7B7B7B7B7B7B7B7B7B7BBB7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_6E => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_6F => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B7B7B7B7B7B7B7B7B7B7B7",
      INIT_70 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_71 => X"92929292B2B2B2B2B2B6B6B6B6D6D6D6D6D6B6B6B6B6B6B6B6B6B6B6B7D7D7B7",
      INIT_72 => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D8D8D8D8D9191919191919192929292",
      INIT_73 => X"696969696969696969696969696969696969696969696D6D6D6D6D6D6D6D6D6D",
      INIT_74 => X"6969696969696969696969696969696969696969696969696969696969696969",
      INIT_75 => X"6969694949494969696D6D6D6D6D6D6D8D8D8D6D6D6D6D6D6969696969696969",
      INIT_76 => X"6969696969696969696969696969696969696969696969696969696969696969",
      INIT_77 => X"91918D6D6D6D6D6D6D6D6D6D6969696969696969696969696969696969696969",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFBFBFBFBFBFAFADADADADAD6D6B6B6B6B29191",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"DADADADADAFAFAFAFAFAFAFAFAFBFAFAFAFAFBFBFBFBFBFBFBFFFFFFFFFFFFFF",
      INIT_7B => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DAD6D6DADADADADADADADADADADA",
      INIT_7C => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6",
      INIT_7D => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B696B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_7E => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_7F => X"9292929292929292929292B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B2B2B2B2",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__19_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__19_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      I1 => addra(11),
      I2 => addra(10),
      I3 => addra(12),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__19_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      I1 => addrb(13),
      I2 => addrb(12),
      I3 => addrb(14),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__19_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized102\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    addra_13_sp_1 : out STD_LOGIC;
    addrb_15_sp_1 : out STD_LOGIC;
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 18 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized102\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized102\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized102\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__20_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__20_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal addra_13_sn_1 : STD_LOGIC;
  signal addrb_15_sn_1 : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  addra_13_sp_1 <= addra_13_sn_1;
  addrb_15_sp_1 <= addrb_15_sn_1;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"9292929292929292929292929292929292929292929292929292929292929292",
      INIT_01 => X"9692929292B6B6B6B6B6B6B6B2B2B2B2B2B2B292929292929292929292929292",
      INIT_02 => X"96B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B696929696",
      INIT_03 => X"B6B6B6B6B6B6B6B6B6B6969692929292969696B6B69696969696969696969696",
      INIT_04 => X"B7B7B7B7B7B7B7B7B7B7B7B7B6B6B6B6B6B6B6B6B6B6B7B7B6B6B6B6B6B6B6B6",
      INIT_05 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_06 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_07 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_08 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B7B7B7B7B7B7B7B7B7B7B7",
      INIT_09 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_0A => X"929292929292B2B2B6B6B6B6D6D6D6D7D7D6D6B6B6B6B6B6B6B6B6B6B7D7D7D7",
      INIT_0B => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D8D8D8D8D8D8D8D8D8D8D8D91929292",
      INIT_0C => X"69696969696969696969696D6D696969696969696969696D6D6D6D6D6D6D6D6D",
      INIT_0D => X"69696969696969696969696969696969696969696969696969696969696D6969",
      INIT_0E => X"6969694949496969696D6D6D6D6D6D8D8D8D6D6D6D6D6D6D6969696969696969",
      INIT_0F => X"6969696969696969696969696969696969696969696969696969696969696969",
      INIT_10 => X"918D6D6D6D6D6D6D6D6D6D6D6969696969696D6D696969696969696969696969",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFBFBFBFBFBFBFAFADADAD6D6D6B6B6B6B19191",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"DADADADADAFAFAFAFAFAFAFAFAFAFAFAFAFAFBFBFBFBFBFBFBFFFFFFFFFFFFFF",
      INIT_14 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DAD6D6D6DADADADADADADADADADA",
      INIT_15 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6",
      INIT_16 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_17 => X"B2B2B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_18 => X"92929292929292B6B6B6B6B6B6B6B6B6B6B6B6B6B2B2B2B6B6B6B6B2B2B2B2B2",
      INIT_19 => X"9292929292929292929292929292929292929292929292929292929292929292",
      INIT_1A => X"9692929292B6B6B6B6B6B6B6B2B2B2B2B2B2B292929292929292929292929292",
      INIT_1B => X"969696B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B69696929696",
      INIT_1C => X"B6B6B6B6B6B6B6B6B6B6969692929292929696B6B6B696969696969696969696",
      INIT_1D => X"B7B7B7B7B7B7B7B7B7B7B6B6B6B6B6B6B6B6B6B6B6B6B7B7B6B6B6B6B6B6B6B6",
      INIT_1E => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_1F => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_20 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_21 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_22 => X"B7B6B6B6B6B2B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_23 => X"929292929292B2B2B6B6B6D6D6D6D6D7D7D7D6B6B6B6B6B6B6B6B6B6B7D7D7B7",
      INIT_24 => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D8D8D8D8D8D8D8D8D8D8D8D8D919292",
      INIT_25 => X"696969696969696969696D6D6D69696969696969696969696D6D6D6D6D6D6D6D",
      INIT_26 => X"696969696969696969696969696969696D6D6D6D6D6969696969696969696969",
      INIT_27 => X"69696969696969696D6D6D6D6D6D6D8D8D6D6D6D6D6D6D6D6969696969696969",
      INIT_28 => X"6969696969696969696969696969696969696969696969696969696969696D69",
      INIT_29 => X"8D6D6D6D6D6D6D6D6D6D6D6D6969696969696D6D6D69696969696969696D6D6D",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFBFBFBFBFBFBFAFADADAD6D6B6B6B6B2919191",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"DADADADADAFAFAFAFAFAFAFAFAFAFAFAFAFAFBFBFBFBFBFBFBFFFFFFFFFFFFFF",
      INIT_2D => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADADADADADADADADADADADADADA",
      INIT_2E => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6",
      INIT_2F => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B696B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_30 => X"B2B2B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_31 => X"92929292929292B6B6B6B6B6B6B6B6B6B6B6B6B2B2B2B2B2B6B6B6B2B2B2B2B2",
      INIT_32 => X"9292929292929292929292929292929292929292929292929292929292929292",
      INIT_33 => X"B692929292B6B6B6B6B6B6B6B2B2B2B2B2B29292929292929292929292929292",
      INIT_34 => X"969696B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B69692929696",
      INIT_35 => X"B6B6B6B6B6B6B6B6B6B6969696969696969696B6B6B6B6969696969696969696",
      INIT_36 => X"B7B7B7B7B7B7B7B7B7B7B6B7B7B6B6B6B6B6B6B6B6B7B7B7B6B6B6B6B6B6B6B6",
      INIT_37 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_38 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_39 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_3A => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_3B => X"B6B6B6B6B6B2B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_3C => X"92929292929292B2B2B6B6B6D6D6D6D6D7D7D6B6B6B6B6B6B6B6B6B6B7B7B7B7",
      INIT_3D => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D8D8D8D8D8D8D6D6D6D8D8D8D9192",
      INIT_3E => X"696969696969696969696D6D6D6969696969696969696969696D6D6D6D6D6D6D",
      INIT_3F => X"696969696969696969696969696969696D6D6D6D6D6D69696969696969696969",
      INIT_40 => X"69696969696969696D6D6D6D6D6D6D6D6D6D6D6D6D6969696969696969696969",
      INIT_41 => X"6969696969696969696969696969696969696969696969696969696969696969",
      INIT_42 => X"6D6D6D6D6D6D6D6D6D6D6D6D6D696969696D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFBFBFADADAD6D6B6B6B6B191918D",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"DADADADADAFAFAFAFAFAFAFAFBFAFAFAFAFAFBFBFBFBFBFBFBFFFFFFFFFFFFFF",
      INIT_46 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADADADADADADADADADADADAFADA",
      INIT_47 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6",
      INIT_48 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B696B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_49 => X"9292B6B6B6B6B6B6B6B6B6B6B69292B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_4A => X"92929292929292B6B6B6B6B6B6B6B6B6B2B2B2B2B2B2B2B2B6B6B6B2B2B2B2B2",
      INIT_4B => X"929292B6B6929292929292929292929292929292929292929292929292929292",
      INIT_4C => X"B6B69292B6B6B6B6B6B6B6B6B2B2B2B2B2B29292929292929292929292929292",
      INIT_4D => X"969696B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6969292929296",
      INIT_4E => X"B6B6B6B6B6B6B6B6B6B6B69696969696969696B6B6B6B6B69696B69696969696",
      INIT_4F => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B6B6B6B6B6B6B7B7B7B7B6B6B7B6B6B6B6B6",
      INIT_50 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_51 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_52 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_53 => X"B6B6B6B6B6B6B6B6B6B6B6B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_54 => X"B6B6B6B6B6B2B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_55 => X"92929292929292B2B2B6B6B6B6B6B6D6D6D6D6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_56 => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D8D8D8D8D8D6D6D6D6D6D8D8D8D92",
      INIT_57 => X"6969696969696969696D6D6D6D6969696969696969696969696D6D6D6D6D6D6D",
      INIT_58 => X"69696969696D696969696969696969696969696D6D6D69696969696969696969",
      INIT_59 => X"6969696969696D6D6D6D6D6D6D6D6D6D6D6D6D69696969696969696969696969",
      INIT_5A => X"6969696969696969696969696969696969696969696969696969696969696969",
      INIT_5B => X"8D6D6D6D6D6D6D6D6D6D6D6D6D696969696D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFBFADADAD6D6B6B6B6B1919191",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"DADADADADAFAFAFAFAFAFAFBFBFBFAFAFAFAFBFBFBFBFBFBFBFFFFFFFFFFFFFF",
      INIT_5F => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADADADADADADADADADADADAFAFAFA",
      INIT_60 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6",
      INIT_61 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_62 => X"B2B6B6B6B6B6B6B6B6B6B6B6929292B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_63 => X"9292929292929292929292929292929292B2B2B2B2B2B6B6B6B6B6B6B2B2B2B2",
      INIT_64 => X"B6B6B6B6B6B69292929292929292929292929292929292929292929292929292",
      INIT_65 => X"B6B6B6B6B6B6B6B6B6B6B6B6B2B2B2B2B2B29292929292929292929292929292",
      INIT_66 => X"969696B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6969292929292B6",
      INIT_67 => X"B6B6B6B6B6B6B6B6B6B6B6B6B696969696B6B6B6B6B6B6B6B6B6B6B6B6969696",
      INIT_68 => X"B7B7B7B7B7B7B7B6B7B7B7B7B7B7B7B6B6B6B6B7B7B7B7B7B7B7B7B7B7B7B7B6",
      INIT_69 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_6A => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_6B => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_6C => X"B6B6B6B6B6B6B6B6B6B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_6D => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_6E => X"8D8E9292929292B2B2B6B6B6B6B6B6B6D6D6D6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_6F => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D8D8D8D8D6D6D6D6D6D6D8D8D8D8D",
      INIT_70 => X"696969696969696969696D6D6D6969696969696969696969696D6D6D6D6D6D6D",
      INIT_71 => X"69696969696D6969696969696969696969696969696969696969696969696969",
      INIT_72 => X"69696969696D6D6D6D6D6D6D6D6D6D6D6D6D6969696969696969696969696969",
      INIT_73 => X"6969696969696969696969696969696969696969696969694969696969696969",
      INIT_74 => X"8D8D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFAFADADAD6D6B6B6B6B2919191",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"DADADADAFAFAFAFAFAFAFAFBFBFBFAFAFAFAFBFBFBFBFBFBFBFFFFFFFFFFFFFF",
      INIT_78 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADADADADADADADADADADADAFAFAFAFA",
      INIT_79 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6D6",
      INIT_7A => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_7B => X"B6B6B6B6B6B6B6B6B6B69292929292B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_7C => X"92929292929292929292929292929292929292B2B2B6B6B6B6B6B6B6B6B2B2B2",
      INIT_7D => X"B6B6B6B6B6B692929292929292929292B6B69292929292929292929292929292",
      INIT_7E => X"B6B6B6B6B6B6B6B6B6B6B6B6B2B2B2B2B2B29292929292929292929292929292",
      INIT_7F => X"96969696B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6969696969292929292B6",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__20_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__20_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => addra_13_sn_1,
      I1 => addra(16),
      I2 => addra(10),
      I3 => addra(15),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__20_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => addrb_15_sn_1,
      I1 => addrb(18),
      I2 => addrb(12),
      I3 => addrb(17),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__20_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(12),
      I2 => addra(11),
      I3 => ena,
      I4 => addra(14),
      O => addra_13_sn_1
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => addrb(15),
      I1 => addrb(14),
      I2 => addrb(13),
      I3 => enb,
      I4 => addrb(16),
      O => addrb_15_sn_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized103\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized103\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized103\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized103\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__82_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__82_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B69696",
      INIT_01 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B6B6B6B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_02 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_03 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_04 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_05 => X"B6B6B6B6B6B6B6B6B6B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_06 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_07 => X"8D8D8E92929292B2B2B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_08 => X"696D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D8D6D6D6D6D6D6D6D6D6D8D8D8D8D",
      INIT_09 => X"69696969696969696969696D6D696969696969696969696969696D6969696969",
      INIT_0A => X"6969696969696969696969696969696969696969696969696969696969696969",
      INIT_0B => X"696969696D6D6D6D6D6D6D6D6D6D6D6D6D69696969696969696D696969696969",
      INIT_0C => X"6969696969696969696969696969696969696969696949494949696969696969",
      INIT_0D => X"918D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFAFADADADAD6D6B6B6B6B19191",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FAFAFAFAFAFAFAFAFAFAFAFBFBFBFAFAFAFAFBFBFBFBFBFBFBFFFFFFFFFFFFFF",
      INIT_11 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADADADADADADADADADADADADAFAFAFAFA",
      INIT_12 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6D6D6",
      INIT_13 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_14 => X"B6B6B6B6B6B6B6B6B6929292929292B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_15 => X"92929292929292929292929292929292929292B2B2B6B6B6B6B6B6B6B6B2B2B6",
      INIT_16 => X"B6B6B6B6B6B6929292929292929292B6B6B6B692929292929292929292929292",
      INIT_17 => X"B6B6B6B6B6B6B6B6B6B6B6B6B2B2B2B2B2B2B292929292929292929292929292",
      INIT_18 => X"B696969696969696B6B6B6B6B6B6B6B6B6B6B6B6B6B6969696969292929292B6",
      INIT_19 => X"B7B7B7B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_1A => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B6B6B6B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_1B => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_1C => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_1D => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_1E => X"B6B6B6B6B6B6B6B6B6B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_1F => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_20 => X"6D6D8D8E929292B2B2B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B7B7B6B6B6B6",
      INIT_21 => X"6969696D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D8D8D8D",
      INIT_22 => X"69696969696969696969696969696969696969696969696D6D69696969696969",
      INIT_23 => X"6969696969696969696969696969696969696969696969696969696969696969",
      INIT_24 => X"696969696D6D6D6D6D6D6D6D6D6D6D6D696969696969696D6D6D696969696969",
      INIT_25 => X"696969696969696969696969696D6D6D69696969694949494949696969696969",
      INIT_26 => X"91918D8D8D8D6D8D8D8D8D8D8D6D6D6D6D6D6D8D8D8D6D6D6D6D6D6D6D6D6D6D",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFBFBFADADADADAD6B6B6B6B6B191",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FAFAFAFAFAFAFAFAFAFAFAFBFBFBFAFAFAFAFBFBFBFBFBFBFBFFFFFFFFFFFFFF",
      INIT_2A => X"D6D6D6D6D6D6D6D6D6D6D6D6DADADADADADADADADADADADADADADADAFAFAFAFA",
      INIT_2B => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6D6D6",
      INIT_2C => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_2D => X"B6B6B6B6B6B6B6B6B69292929292B2B6B6B6B6B6B6B6B6B292B6B6B6B6B6B6B6",
      INIT_2E => X"92929292929292929292929292929292929292B2B2B6B6B6B6B6B6B6B6B2B6B6",
      INIT_2F => X"B6B6B6B6B69292929292929292929292B6929292929292929292929292929292",
      INIT_30 => X"B6B6B6B6B6B6B6B6B6B6B6B6B2B2B2B2B2B2B292929292929292929292929296",
      INIT_31 => X"B6B696969696969696B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6969292929292B6",
      INIT_32 => X"B7B7B7B7B7B7B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_33 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B6B6B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_34 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_35 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_36 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_37 => X"B7B7B7B6B6B6B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_38 => X"B6B6B6B6B6B7B7B7B7B7B7B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_39 => X"6D6D8D8E9292B2B2B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6B7B7B7B7B7B7B6",
      INIT_3A => X"6969696D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D8D6D",
      INIT_3B => X"696969696969696969696969696969696969696969696D6D6D6D696969696969",
      INIT_3C => X"6969696969696969696969696969696969696969696969696969696969696969",
      INIT_3D => X"6969696D6D6D6D6D6D6D6D6D6D6D6D6D696969696969696D6969696969696969",
      INIT_3E => X"696969696969696969696969696D6D6969696969694949494969696969696969",
      INIT_3F => X"B19191918D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D918D8D6D6D6D6D6D6D6D6D6D",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFBFBFBFAFADADADADAD6B6B6B6B6B2",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FAFAFAFAFAFAFAFAFAFAFAFBFBFAFAFAFAFAFBFBFBFBFBFBFBFBFFFFFFFFFFFF",
      INIT_43 => X"D6D6B6D6D6D6D6D6D6D6D6DADADADADADADADADADADADADADADADAFAFAFAFAFA",
      INIT_44 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6D6D6D6",
      INIT_45 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_46 => X"B6B6B6B6B6B6B6B6B2B2929292B2B2B2B6B6B6B6B6B6929292B6B6B6B6B6B6B6",
      INIT_47 => X"92929292929292929292929292929292929292B2B2B6B6B6B6B6B6B6B6B2B6B6",
      INIT_48 => X"B6B6969692929292929292929292929292929292929292929292929292929292",
      INIT_49 => X"B6B6B6B6B6B6B6B6B6B6B6B6B2B2B2B2B2B292929292929292929292929296B6",
      INIT_4A => X"B6B6B6969696969696B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B69692929292B6B6",
      INIT_4B => X"B7B7B7B7B7B7B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B69696B6B6B6B6B6B6B6",
      INIT_4C => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B6B6B6B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_4D => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_4E => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_4F => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_50 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_51 => X"B7B6B6B6B7B7B7B7B7B7B7B7B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B7",
      INIT_52 => X"6D6D8D929292B2B2B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D7D7B7B7B7B7B7B7",
      INIT_53 => X"696969696D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_54 => X"696969696969696969696969696969696969696969696D6D6D6D696969696969",
      INIT_55 => X"6969696969696969696969696969696969696969696969696969696969696969",
      INIT_56 => X"6D6D6D6D6D6D6D6D6D6D6D6D6D69696969694949696969696969696969696969",
      INIT_57 => X"6969696969696969696969696969696969694969694949496969696969696969",
      INIT_58 => X"B6B1919191918D8D8D919191919191919191919191918D6D6D6D6D696969696D",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFBFBFBFAFAFAFADADAD6D6D6B6B6B6",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"FAFAFAFAFAFAFAFAFAFAFAFBFBFAFAFAFAFAFAFBFBFBFBFBFBFBFFFFFFFFFFFF",
      INIT_5C => X"D6B6B6B6D6D6D6D6D6D6D6DADADADADADADADADADADADADADADADAFAFAFAFAFA",
      INIT_5D => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6D6D6D6",
      INIT_5E => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_5F => X"B6B6B6B6B6B6B6B6B6B2B2B2B2B2B2B6B6B6B6B6B69292929292B6B6B6B6B6B6",
      INIT_60 => X"929292929292B2B2B6B6B6B2B2B29292929292B2B2B2B6B6B6B6B6B6B6B6B6B6",
      INIT_61 => X"9692929292929292929292929292929292929292929292929292929292929292",
      INIT_62 => X"B6B6B2B2B2B6B6B6B6B6B6B6B2B2B2929292929292929292929292929292B6B6",
      INIT_63 => X"B6B6B696969696969696B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B692929292B6B6",
      INIT_64 => X"B7B7B7B7B7B7B7B7B7B6B6B6B6B6B6B6B6B6B6B6B6B6B6969696B6B6B6B6B6B6",
      INIT_65 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B6B6B6B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_66 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_67 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_68 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_69 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_6A => X"B7B6B6B6B6B6B7B7B7B7B7B7B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B7",
      INIT_6B => X"6D8D8E9292B2B2B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D7B7B7B7B7B7B7B7",
      INIT_6C => X"6969696D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_6D => X"6969696969696969696969696969696969696969696D6D6D6D6D6D6969696969",
      INIT_6E => X"6969696969696969696969696969696969696969696969696969696969696969",
      INIT_6F => X"6D6D6D6D6D6D6D6D6D6D6D6D6969696969694949696969696969696969696969",
      INIT_70 => X"69696969696969696969696969696969694949496969696969696969696D6D6D",
      INIT_71 => X"B6B2B1919191919191919191919191919191919191918D6D6D6D6D6949496969",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFBFBFBFBFBFAFAFADAD6D6D6B6B6B6",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FAFAFAFAFAFAFAFAFAFAFAFBFBFAFAFAFAFAFAFBFBFBFBFBFBFBFFFFFFFFFFFF",
      INIT_75 => X"D6B6B6D6D6D6D6D6D6D6D6DADADADADADADADADADADADADADADAFAFAFAFAFAFA",
      INIT_76 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6B6B6D6D6D6D6D6",
      INIT_77 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_78 => X"B6B6B6B6B6B6B6B6B6B6B6B6B692B6B6B6B6B6B6B69292929292B6B6B6B6B6B6",
      INIT_79 => X"929292929292B2B2B2B6B2B2B2B2B2B2B2B2B2B292B2B2B2B2B2B6B2B6B6B6B6",
      INIT_7A => X"9292929292929292929292929292929292929292929292929292929292929292",
      INIT_7B => X"B6B2929292B6B6B6B6B6B6B6B2B29292929292929292929292929292929296B6",
      INIT_7C => X"B6B69696969692969696B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B69292B6B6",
      INIT_7D => X"B7B7B7B7B7B7B7B7B7B7B7B7B6B6B6B6B6B6B6B6B6B69696969696B6B6B6B7B6",
      INIT_7E => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B6B6B6B6B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_7F => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__82_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__82_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__82\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      I1 => addra(11),
      I2 => addra(10),
      I3 => addra(12),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__82_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__82\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      I1 => addrb(13),
      I2 => addrb(12),
      I3 => addrb(14),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__82_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized104\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized104\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized104\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized104\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__88_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__88_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_01 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_02 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_03 => X"B6B6B6B6B6B7B7B7B7B7B7B7B6B6B6B6B6B6B6B6B6B6B6B6B7B6B6B6B6B7B7B7",
      INIT_04 => X"8D929292B2B2B2B2B2B2B2B2B6B6B6B6B6B6D6B6B6B6B6B6B6B6B7B7B7B7B7B7",
      INIT_05 => X"6969696D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_06 => X"696969696969696969696969696969696969696969696D6D6D6D6D6D69696969",
      INIT_07 => X"6969696969696969696969696969696969696969696969696969696969696969",
      INIT_08 => X"6D6D6D6D6D6D6D6D6D6D6D696969696969694949696969696969696969696969",
      INIT_09 => X"69696969696969696969696969696969694949496949496969696969696D6D6D",
      INIT_0A => X"B6B6B2B2B191919292929292929292929292929191918D6D6D6D6D4949494969",
      INIT_0B => X"FFFFFFFFFFFFFFFBFBFFFFFFFFFFFFFBFBFBFAFBFBFBFBFAFADAD6D6D6B6B6B6",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FADAFAFAFAFAFAFAFAFAFAFBFBFAFAFAFAFAFAFAFBFBFBFBFBFFFFFFFFFFFFFF",
      INIT_0E => X"D6D6D6D6D6D6D6D6D6D6D6D6DADADADADADADADADADADADADADAFAFAFAFAFAFA",
      INIT_0F => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6D6D6B6B6B6D6D6D6D6",
      INIT_10 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_11 => X"B6B6B6B6B6B6B6B6B6B6B6B6B692B6B6B6B6B6B6B69292929292B6B6B6B6B6B6",
      INIT_12 => X"929292929292B2B2B2B2B2B2B2B2B2B2B2B2B2B292929292929292B2B2B6B6B6",
      INIT_13 => X"9292929292929292929292929292929292929292929292929292929292929292",
      INIT_14 => X"9292929296B6B6B6B6B6B6B6B292929292929292929292929292929292929292",
      INIT_15 => X"B6B69696969292929296B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B692",
      INIT_16 => X"B7B7B7B7B7B7B7B7B7B7B7B7B6B6B6B6B6B6B6B6B6B69696969696B6B6B6B7B7",
      INIT_17 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B6B6B6B6B6B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_18 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_19 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_1A => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_1B => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_1C => X"B6B6B6B6B7B7B7B7B7B7B7B7B7B7B6B6B6B6B6B6B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_1D => X"8D9292B2B6B2B2B292B2B2B2B6B6B6B6D6D6D6D6B6B6B6B6B6B6B6B7B7B7B7B6",
      INIT_1E => X"69696D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D8D8D6D6D6D6D8D",
      INIT_1F => X"69696969696969696969696969696969696969696969696D6D6D6D6D69696969",
      INIT_20 => X"6969696969696969696969696969696969696969696969696969696969696969",
      INIT_21 => X"6D6D6969696D6D6D6D6D69696969696969696969696969696969696969696969",
      INIT_22 => X"69696969696969696969696969696969696949494949496969696969696D6D6D",
      INIT_23 => X"B6B6B6B2B2929292929292929292929292919191916D6D6D6D6D694949494949",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFBFAFBFBFBFAFAFADADAD6D6D6D6B6",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"FADADAFAFAFAFAFAFAFAFAFBFBFAFAFAFAFAFAFAFBFBFBFBFBFFFFFFFFFFFFFF",
      INIT_27 => X"D6D6D6D6D6D6D6D6D6D6D6D6DADADADADADADADADADADADADADADADAFAFAFAFA",
      INIT_28 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6D6D6D6B6D6D6D6D6D6",
      INIT_29 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_2A => X"B6B6B6B6B6B6B6B6B6B6B6B6B692B6B6B6B6B6B6B69292929292B6B6B6B6B6B6",
      INIT_2B => X"929292929292B2B2B2B2B2B2B2B2B2B2B2B2B2B29292929292929292B2B6B6B6",
      INIT_2C => X"9292929292929292929292929292929292929292929292929292929292929292",
      INIT_2D => X"9292929292B6B6B6B6B6B6B6B692929292929292929292929292929292929292",
      INIT_2E => X"B6B6969696969292929696B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B692",
      INIT_2F => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B6B6B6B6B6B6B6B6B6969696969696B6B6B7B7",
      INIT_30 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B6B6B6B6B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_31 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_32 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_33 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_34 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_35 => X"B6B6B6B6B7B7B7B7B7B7B7B7B7B7B7B6B6B6B6B6B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_36 => X"919292B2B6B2B29292B2B2B2B2B6B6D6D6D6D6D6B6B6B6B6B6B6B6B7B7B7B7B7",
      INIT_37 => X"69696D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D8D",
      INIT_38 => X"69696969696969696969696969696969696969696969696D6D6D6D6D69696969",
      INIT_39 => X"6969696969696969696969696969696969696969696969696969696969696969",
      INIT_3A => X"6D6D6969696D6D6D6D6D69696969696969696969696969696969696969696969",
      INIT_3B => X"6969696969696969696969696969696969694949494949696969696969696D6D",
      INIT_3C => X"B6B6B6B2B2B2B2B2B2B2B2B29292929191918D6D6D6D6D6D6D6D694949494949",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFBFAFAFAFAFAFAFADADADAD6D6D6D6",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"DADADAFAFAFAFAFAFAFAFAFAFBFAFAFAFAFAFAFAFBFBFBFBFBFFFFFFFFFFFFFF",
      INIT_40 => X"D6D6D6D6D6D6D6D6D6D6D6D6DADADADADADADADADADADADADADADADADADADAFA",
      INIT_41 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6D6D6D6D6D6D6D6D6",
      INIT_42 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_43 => X"B6B6B6B6B6B6B6B6B6B6B6B6B692B6B6B6B6B6B6B6B692929292B6B6B6B6B6B6",
      INIT_44 => X"929292929292B2B2B2B2B2B2B2B2B2B2B2B2B292929292929292929292B6B6B6",
      INIT_45 => X"9292929292929292929292929292929292929292929292929292929292929292",
      INIT_46 => X"9292929292B6B6B6B6B6B6B6969292929292929292B292929292929292929292",
      INIT_47 => X"B6B6B69696969292929696B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B692",
      INIT_48 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B6B6B6B6B6B6B6B69696969696969696B6B6B6",
      INIT_49 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B6B6B6B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_4A => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_4B => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_4C => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_4D => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_4E => X"B6B6B6B6B7B7B7B7B7B7B7B7B7B7B7B7B6B6B6B6B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_4F => X"929292B2B2B2B29292B2B2B2B2B6B6D6D7D7D7D6D6B6B6B6B6B6B6B6B7B7B7B7",
      INIT_50 => X"6969696D6D6D6D6D6D6D6D6D6D6969696969696D6D6D6D6D6D6D6D6D6D6D6D8D",
      INIT_51 => X"6969696969696969696969696969696969696969696969696D6D6D6D6D696969",
      INIT_52 => X"6969696969696969696969696969696969696969696969696969696969696969",
      INIT_53 => X"6D6D6D6D6D6D6D6D6D696969696D696969696969696969696969696969696969",
      INIT_54 => X"6969696969696969696969696969696969696969494969696969696969696D6D",
      INIT_55 => X"D6B6B6B6B2B2B6B6B6B6B6B2929291916D6D6D6D6D6D6D6D6949696949494949",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFBFBFAFAFAFAFAFAFAFADADAD6D6D6",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"DADADADAFAFAFAFAFAFAFAFAFAFBFAFAFAFAFAFBFBFBFBFBFFFFFFFFFFFFFFFF",
      INIT_59 => X"D6D6D6D6D6D6D6D6D6D6D6D6DADADADADADADADADADADADADADADADADADADADA",
      INIT_5A => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6D6D6D6D6D6",
      INIT_5B => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_5C => X"B6B6B6B6B6B6B6B6B6B6B6B6B692B6B6B6B6B6B6B6B6B6929296B6B6B6B6B6B6",
      INIT_5D => X"929292929292B2B2B2B2B2B2B2B2B2B2B2B2B292929292929292929292B2B6B6",
      INIT_5E => X"9292929292929292929292929292929292929292929292929292929292929292",
      INIT_5F => X"9292929292B6B6B6B6B6B6B6969292929292929292B2929292929292929292B6",
      INIT_60 => X"B6B6B69696969692969696B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B692",
      INIT_61 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B6B6B6B6B6B6969696969696969696B6B6B6",
      INIT_62 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B6B6B6B7B7B7B7B7B7B7B7B7B7B7B7B6B6",
      INIT_63 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_64 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_65 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_66 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_67 => X"B6B6B6B6B7B7B7B7B7B7B7B7B7B7B7B7B7B6B6B6B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_68 => X"929292B2B2B2929292B2B2B2B2B6B6D6D7D7D7D6D6D7B6B6B6B6B6B6B7B7B7B7",
      INIT_69 => X"69696969696969696D6D6D6969694949696969696D6D6D6D6D6D6D6D6D6D6D8D",
      INIT_6A => X"6D69696969696969696969696969696969696969696969696D6D6D6D6D696969",
      INIT_6B => X"6969696969696969696969696969696969696969696969696969696969696969",
      INIT_6C => X"696D6D6D6D6D6969696969696D6D696969696949496969696969696969696969",
      INIT_6D => X"696969696969696969696969696969696969696949496969696969696969696D",
      INIT_6E => X"D6D6D6B6B6B6B6B6B6B6B29292918D6D6D6D6D6D6D6D6D694949696969696969",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFBFBFAFAFAFAFAFAFAFBFADADAD6D6",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"DADADAFAFAFAFAFAFAFAFAFAFAFBFAFAFAFAFAFBFBFBFBFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"D6D6D6D6D6D6D6D6D6D6D6D6DADADADADADADADADADADADADADADADADADADADA",
      INIT_73 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6D6D6D6D6D6",
      INIT_74 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_75 => X"B6B6B6B6B6B6B6B6B6B6B6B6B692B6B6B6B6B6B6B6B6B6B696B6B6B6B6B6B6B6",
      INIT_76 => X"929292929292B2B2B2B2B2B2B2B2B2B2B2B2B2929292929292929292929292B6",
      INIT_77 => X"B6B6969696969696969292929292929292929292929292929292929292929292",
      INIT_78 => X"9292929292B6B6B6B6B6B6B69696929292929292B2B2B29292929292929292B6",
      INIT_79 => X"B6B6B6969696969296969696B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B692",
      INIT_7A => X"B6B7B7B7B7B7B7B7B7B7B7B7B7B7B6B6B6B696B6969696969696969696B6B6B6",
      INIT_7B => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B6B6B7B7B7B7B7B7B7B7B7B7B7B7B6B6",
      INIT_7C => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_7D => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_7E => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_7F => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__88_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__88_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__88\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      I1 => addra(12),
      I2 => addra(10),
      I3 => addra(11),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__88_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__88\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      I1 => addrb(14),
      I2 => addrb(12),
      I3 => addrb(13),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__88_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized105\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized105\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized105\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized105\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__83_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__83_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"B7B6B6B6B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_01 => X"92929292929292929292B2B2B2B6B6D6D7D7D6B6B6B6B6B6B6B6B6B6B7B7B7B7",
      INIT_02 => X"6969696969696969696D6969694949496969696D6D6D6D6D6D6D696D6D6D8D91",
      INIT_03 => X"6D6D6969696969696969696D696969696969696969696969696D6D6D6D696969",
      INIT_04 => X"696969696969696969696969696969696969696969696969696969696969696D",
      INIT_05 => X"6D6D6D6D6D6D6969696969696969696969494949494969696969696969696969",
      INIT_06 => X"6969696969696969696969696969696969696969696969696969696969696D6D",
      INIT_07 => X"DAD6D6D6B6B6B6B6B6B6B292918D6D6D6D696969696969494949496969696D6D",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFBFAFAFAFAFAFAFBFBFAFADADADA",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"DADADAFAFAFAFAFAFAFAFAFAFAFBFAFAFAFAFAFBFBFBFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"D6D6D6D6D6DAD6D6D6D6D6D6DADADADADADADADADADADADADADADADADADADADA",
      INIT_0C => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6D6D6D6D6",
      INIT_0D => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_0E => X"B6B6B6B6B6B6B6B6B6B6B6B6B69292B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_0F => X"929292929292B2B2B2B2B2B2B2B2B2B2B2B2B292929292929292929292929292",
      INIT_10 => X"B6B6B6B69696B6B6969692929292929292929292929292929292929292929292",
      INIT_11 => X"9292929292B6B6B6B6B6B6B696969692929292B2B2B2B2B2929292929292B6B6",
      INIT_12 => X"B6B6B6969696969296969696B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_13 => X"B6B7B7B7B7B7B7B7B7B7B7B7B7B7B7B6B6B69696969696969696969696B6B6B6",
      INIT_14 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B6B6B6B7B7B7B7B7B7B7B7B7B7B6B6B6",
      INIT_15 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_16 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_17 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_18 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_19 => X"B7B7B6B6B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_1A => X"92929292929292929292B2B2B2B6B6D6D7D6B6B6B6B6B6B6B6B6B6B6B7B7B7B7",
      INIT_1B => X"696969696969696969696969694949496969696D6D6D6D6D6D69696D6D6D8D92",
      INIT_1C => X"6D6D6969696969696969696D69696969696969696969696969696D6D69696969",
      INIT_1D => X"696969696969696969696969696969696969696969696969696969696969696D",
      INIT_1E => X"6D6D6D6D6D696949696969696969696949494949494969696969696969696969",
      INIT_1F => X"69696969696969696969696969696969696969696969696969696969696D6D6D",
      INIT_20 => X"DADAD6D6D6B6B6B6B6B292918D6D6D6D6969696969696949494949494969696D",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFBFAFAFAFAFAFAFBFBFAFAFAFADA",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFBFAFAFAFAFBFBFBFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"D6D6D6DADADAD6D6D6D6D6D6DADADADADADADADADADADADADADADADADADAFAFA",
      INIT_25 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6D6D6D6D6",
      INIT_26 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_27 => X"B6B6B6B6B6B6B6B6B6B6B6B6929292B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_28 => X"929292929292B2B2B2B2B2B2B2B2B2B292929292929292929292929292929292",
      INIT_29 => X"B6B6B6B6B6B6B6B6B69696929292929292929292929292929292929292929292",
      INIT_2A => X"9292929292B6B6B6B6B6B6B6969696969692B2B2B6B6B6B2B29292929292B6B6",
      INIT_2B => X"B6B6B6969696969696969696B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_2C => X"B6B6B7B7B7B7B7B7B7B7B7B7B7B7B7B6B6B6969696969696969696969696B6B6",
      INIT_2D => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B6B6B6",
      INIT_2E => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_2F => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_30 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_31 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_32 => X"B7B7B6B6B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_33 => X"9292929291919292929292B2B2B6B6D6D6B6B6B6B6B6B6B6B6B6B6B6B7B7B7B7",
      INIT_34 => X"696969696D6D6D6D6D696969696969696969696D6D6D6D6D69696D6D6D8D9292",
      INIT_35 => X"6D6D6969696969696969696D6D696969696969696969696969696D6969696969",
      INIT_36 => X"696969696969696969696969696969696969696969696969696969696969696D",
      INIT_37 => X"6D6D6D6D6D696949696969696969696949494949496969696969696969696969",
      INIT_38 => X"696969696969696969696969696969696969696969696969696969696D6D6D6D",
      INIT_39 => X"FADAD6D6B6B6B6B2B2918D8D6D6D6D6969696969696969696949494949696969",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFBFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFBFAFAFAFAFBFBFBFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"D6D6D6DADADAD6D6D6D6D6DADADADADADADADADADADADADADADADADADADAFAFA",
      INIT_3E => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6D6D6D6",
      INIT_3F => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_40 => X"B6B6B6B6B6B6B6B6B6B6B6B6929292B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_41 => X"92929292929292B2B2B2B2B2B2B2B2B292929292929292929292929292929292",
      INIT_42 => X"B6B6B6B6B6B6B6B6B69696929292929292929292929292929292929292929292",
      INIT_43 => X"B692929292B6B6B6B6B6B6969696969696B6B2B6B6B6B6B6B6B292929292B6B6",
      INIT_44 => X"B6B6B696969696969696B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_45 => X"B6B6B7B7B7B7B7B7B7B7B7B7B7B7B7B6B6B696B6B6969696969696969696B6B6",
      INIT_46 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B6B6B6",
      INIT_47 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_48 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_49 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_4A => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_4B => X"B7B7B6B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_4C => X"9291918D8D8D8D92929292B2B2B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B7B7B7B7",
      INIT_4D => X"696969696D6D6D6D6D696969696969696969696D6D6D6D6D696D6D6D8D919292",
      INIT_4E => X"6D6D6969696969696969696D6D696969696969696969696969696D6969696969",
      INIT_4F => X"6969696969696969696969696969696969696969696969696969696969696D6D",
      INIT_50 => X"6D6D6D6D6D696969696969696969696969694949496969696969696969696969",
      INIT_51 => X"69696969696969696969696969696969696969696969696969696D6D6D6D6D6D",
      INIT_52 => X"FADAD6B6B6B2B291918D6D6D6D69696969696969696969696949494949496969",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFBFAFAFAFAFAFBFAFAFAFAFAFBFB",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFBFAFAFAFBFBFBFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"D6D6D6DADADADAD6D6D6DADADADADADADADADADADADADADADADADADADADAFAFA",
      INIT_57 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6D6D6D6",
      INIT_58 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_59 => X"96B6B6B6B6B6B6B6B6B6B6B6929292B6B6B6B6B6B6B6B6B696B6B6B6B6B6B6B6",
      INIT_5A => X"92929292929292B2B2B2B2B2B2B2B29292929292929292929292929292929292",
      INIT_5B => X"B6B6B6B6B6B6B6B6B69696929292929292929292929292929292929292929292",
      INIT_5C => X"B6B69292B6B6B6B6B6B6B69696969696B6B6B6B6B6B6B6B6B6B6B2B2B2B6B6B6",
      INIT_5D => X"B6B6B6969696969696B6B6B6B696B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_5E => X"B6B6B7B7B6B6B7B7B7B7B7B7B7B7B7B6B6B6B6B6B6969696969696969696B6B6",
      INIT_5F => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B6B6B6B7B7B7B7B7B7B7B7B6B6B6B6",
      INIT_60 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_61 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_62 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_63 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_64 => X"B7B7B6B6B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_65 => X"918D8D8D8D8D8D91929292B2B2B6B6B6B6B6B6B6B6B6B6B6B6B6B6B7B7B7B7B7",
      INIT_66 => X"696969696D6D6D6D6D696969696969696969696D6D6D6969696D6D8D91929292",
      INIT_67 => X"6D696969696969696969696D6969696969696969696969696969696969696969",
      INIT_68 => X"696969696969696969696969696969696969696969696969696969696969696D",
      INIT_69 => X"6D6D6D6969696969696969696969696969696969696969696969696969696969",
      INIT_6A => X"696969696969696969696969696969696969696969696969696D6D6D6D6D6D6D",
      INIT_6B => X"DAD6B6B6B2B1918D8D8D6D6D69696969696969696D6D69696969696969696969",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFBFBFAFAFAFAFAFBFAFAFAFAFAFADA",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFBFBFBFBFBFBFBFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"D6D6D6DADADADAD6D6D6DADADADADADADADADADADADADADADADADADADADAFAFA",
      INIT_70 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6D6D6D6",
      INIT_71 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_72 => X"9292B6B6B6B6B6B6B6B6B6B6969296B6B6B6B6B6B6B6B6B696B6B6B6B6B6B6B6",
      INIT_73 => X"9292929292929292929292929292929292929292929292929292929292929292",
      INIT_74 => X"B6B6B6B6B6B6B6B6B69696929292929292929292929292929292929292929292",
      INIT_75 => X"B6B6B6B6B6B6B6B6B6B69696969696B6B6B6B6B6B6B6B6B6B6B6B2B2B2B6B6B6",
      INIT_76 => X"96969696969696B6B6B6B6B6B696B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_77 => X"B6B6B7B7B7B6B7B7B7B7B7B7B7B7B7B6B6B6B6B6B6969696969696969696B6B6",
      INIT_78 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B6B7B7B7B7B7B7B7B7B7B6B6B6",
      INIT_79 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_7A => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_7B => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_7C => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_7D => X"B7B7B6B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_7E => X"8D6D6D6D8D8D8D91929292B2B2B6B6B6B6B6B6B6B6B6B6B6B6B6B6B7B7B7B7B7",
      INIT_7F => X"69696969696D6D6D6D696969696969696D6D6D69696969696D6D8D8D92929291",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__83_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__83_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__83\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      I1 => addra(11),
      I2 => addra(10),
      I3 => addra(12),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__83_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__83\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      I1 => addrb(13),
      I2 => addrb(12),
      I3 => addrb(14),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__83_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized106\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized106\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized106\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized106\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__89_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__89_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"6D69696969696969696969696969696969696969696969696969696969696969",
      INIT_01 => X"6969696969696969696969696969696969696969696969696969696969696969",
      INIT_02 => X"6D69696949496969696969696969696969696969696969696969696969696969",
      INIT_03 => X"6969696969696969696969696969696969696D6969696969696D6D6D6D6D6D6D",
      INIT_04 => X"D6B6B2B29191918D8D6D6D6D6D6D6D6D6D6D696D6D6D6D696969696969696969",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFBFBFBFAFAFAFAFAFAFBFBFBFADADADA",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FAFAFAFAFAFAFAFAFAFAFAFAFBFBFBFBFBFBFBFBFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"D6D6DADADADADAD6D6DADADADADADADADADADADADADADADADADADADAFAFAFAFA",
      INIT_09 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6D6D6D6",
      INIT_0A => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_0B => X"929292B6B6B6B6B6B6B6B6B6B696B6B6B6B6B6B6B6B6B6B696B6B6B6B6B6B6B6",
      INIT_0C => X"9292929292929292929292929292929292929292929292929292929292929292",
      INIT_0D => X"B6B6B6B6B6B6B6B6B69692929292929292929292929292929292929292929292",
      INIT_0E => X"B6B6B6B6B6B6B6B6B6969696969696B6B6B6B6B6B6B6B6B6B6B6B6B2B2B6B6B6",
      INIT_0F => X"96969696969696B6B6B6B6B6B696B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_10 => X"B6B6B7B7B7B6B7B7B7B7B7B7B7B7B7B6B6B6B6B6B6969696969696969696B6B6",
      INIT_11 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B6B6B6",
      INIT_12 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_13 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_14 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_15 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_16 => X"B7B7B6B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_17 => X"6D6D6D6D8D8D8D91929292B2B2B6B6B6B6B6B6B6B6B6B6B6B6B6B7B7B7B7B7B7",
      INIT_18 => X"69696969696969696D696969696969696D6D6D6D696969696D6D8D929292918D",
      INIT_19 => X"69696969696969696969696969696969696969696969696969696D6969696969",
      INIT_1A => X"6969696969696969696969696969696969696969696969696969696969696969",
      INIT_1B => X"6D69494949496969696969696969696969696969696969696969696969696969",
      INIT_1C => X"6969696969696969696969696969696969696D69696969696D6D6D6D6D6D6D6D",
      INIT_1D => X"B6B2B19191918D8D8D8D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFBFBFBFAFAFAFAFAFAFAFBFFFBFADAD6D6",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"FAFAFAFAFAFAFAFAFAFAFAFAFBFBFBFBFBFBFBFBFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"D6DADADADADADADADADADADADADADADADADADADADADADADADADADAFAFAFAFAFA",
      INIT_22 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6D6D6D6",
      INIT_23 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_24 => X"92929296B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_25 => X"9292929292929292929292929292929292929292929292929292929292929292",
      INIT_26 => X"B6B6B6B69696B6B6969692929292929292929292929292929292929292929292",
      INIT_27 => X"B6B6B6B6B6B6B6B6B6969696969696B6B6B6B6B6B6B6B6B6B6B6B6B2B2B6B6B6",
      INIT_28 => X"96969696969696B6B6B6B6B6B6B6B6B6B6B6B6B6B2B2B6B6B6B6B6B6B6B6B6B6",
      INIT_29 => X"B6B6B7B7B7B6B7B7B7B7B7B7B7B7B7B6B6B6B6B6B6B69696969696969696B6B6",
      INIT_2A => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B6B696B6",
      INIT_2B => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_2C => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_2D => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_2E => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_2F => X"B7B7B6B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_30 => X"6D6D6D6D6D8D8D929292B2B2B6B6B6B6B6B6B6B6B6B6B6B6B6B6B7B7B7B7B7B7",
      INIT_31 => X"6969696969696969696D6D6D696969696D6D6D6D6969696D6D8D929292928D6D",
      INIT_32 => X"69696969696969696969696969696969696969696969696969696D6D69696969",
      INIT_33 => X"6969696969696969696969696969696969696969696969696969696969696969",
      INIT_34 => X"69694949496969696969696D6969696969696969696969696969696969696969",
      INIT_35 => X"69696969696969696969696969696969696D6D696969696D6D6D6D6D6D6D6D6D",
      INIT_36 => X"B6B2B1B19191918D8D8D8D8D8D8D8D8D6D6D6D6D6D6D6D696D6D6D6D6D6D6D6D",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFBFBFAFAFAFAFAFAFAFAFBFBFBFADAD6D6",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FAFAFAFAFAFAFAFAFAFAFBFBFBFBFBFBFBFBFBFBFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"DADADADADADADADADADADADADADADADADADADADADADADADADADAFAFAFAFAFAFA",
      INIT_3B => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6D6D6DA",
      INIT_3C => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_3D => X"9292929296B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_3E => X"9292929292929292929292929292929292929292929292929292929292929292",
      INIT_3F => X"B692929292929292929292929292929292929292929292929292929292929292",
      INIT_40 => X"B6B6B6B6B6B6B69292B6B6B6B69696B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_41 => X"96969696969696B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_42 => X"B6B7B7B7B7B7B7B7B7B7B7B7B7B7B7B6B6B6B6B6B6B69696969696969696B6B6",
      INIT_43 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7969696",
      INIT_44 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_45 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_46 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_47 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_48 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_49 => X"6D6D6D6D6D6D8D8D9292B2B2B2B6B6B6B6B6B6B6B6B6B6B6B6B7B7B7B7D7B7B7",
      INIT_4A => X"696969696969696969696D6D6969696D6D6D6D6D6D6D6D6D6D8D9292928D8D6D",
      INIT_4B => X"696969696969696969696969696969696969696D6969696969696D6D69696969",
      INIT_4C => X"6969696969696969696969696969696969696969696969696969696969696969",
      INIT_4D => X"6969494949696969696969696949494949696969696969696969696969696969",
      INIT_4E => X"69696969696969696969696969696969696D6D6969696D6D6D6D6D6D6D6D6D69",
      INIT_4F => X"B6B2B2B2B2B2918D8D8D8D8D8D8D8D8D8D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFBFBFBFBFAFAFAFAFAFAFAFAFAFBFADADAD6D6",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"FAFAFAFAFAFAFAFAFAFBFBFBFBFBFBFBFBFBFBFBFBFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADAFAFAFAFAFAFA",
      INIT_54 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6D6D6DA",
      INIT_55 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_56 => X"92929292929696B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B696B6B6B6B6B6B6B6",
      INIT_57 => X"9292929292929292929292929292929292929292929696B69692929292929292",
      INIT_58 => X"9292929292929292929292929292929292929292929292929292929292929292",
      INIT_59 => X"B6B6B6B6B6B6B69292B6B6B6B6969696B6B6B6B6B6B6B6B6B6B6B6B6B2929292",
      INIT_5A => X"96969696969696B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_5B => X"B6B7B7B7B7B7B7B7B7B7B7B6B6B6B6B6B6B6B6B6B6B696969696969696969696",
      INIT_5C => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7969696",
      INIT_5D => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_5E => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_5F => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_60 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_61 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_62 => X"6D6D6D6D6D6D6D8D9292B2B2B2B6B6B6B6B6B6B6B6B6B6B6B6B7B7B7D7DBD7B7",
      INIT_63 => X"69696969696969696969696D6D6D6D6D6D6D6D6D6D6D6D6D8D9192928D8D8D8D",
      INIT_64 => X"696969696969696969696969696969696969696D6D69696969696D6969696949",
      INIT_65 => X"6969696969696969696969696969696969696969696969696969696969696969",
      INIT_66 => X"6969696969696969696969696949494949494949696969696969696969696969",
      INIT_67 => X"696969696969696969696969696969696D6D6D6969696D6D6D6D6D6D6D6D6969",
      INIT_68 => X"B6B6B6B2B2B291918D8D8D8D8D91918D8D8D8D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFBFBFAFAFAFAFAFAFAFAFAFADADADAD6D6",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FAFAFAFAFAFAFAFAFAFAFBFBFBFBFBFBFBFBFBFBFBFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"DADADADADADADADADADADADADADADADADADADADADADADADADADAFAFAFAFAFAFA",
      INIT_6D => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6D6D6DA",
      INIT_6E => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_6F => X"92929292929696B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B696B6B6B6B6B6B6B6",
      INIT_70 => X"9292929292929292929292929292929292929292929696B69692929292929292",
      INIT_71 => X"9292929292929292929292929292929292929292929292929292929292929292",
      INIT_72 => X"B6B6B6B6B6B6B692B6B6B6B6B6969692B6B6B6B6B6B6B6B6B6B6B6B2B2929292",
      INIT_73 => X"969696969696B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_74 => X"B6B6B7B7B7B7B7B7B7B7B7B7B6B6B6B6B6B6B6B6B6B696969696969696969696",
      INIT_75 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B69696",
      INIT_76 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_77 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_78 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_79 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_7A => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_7B => X"6D6D6D6D6D6D6D8D9292B2B2B2B2B2B2B6B6B6B6B6B6B6B6B7B7B7B7B7DBD7B7",
      INIT_7C => X"69696969694969696D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D8D9192928D8D8D6D",
      INIT_7D => X"69696969696969696969696D6969696969696969696969696969696969696969",
      INIT_7E => X"6969696969696969696969696969696969696969696969696969696969696969",
      INIT_7F => X"6969696969696969696969696949494949696969696969696969696969696969",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__89_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__89_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__89\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      I1 => addra(12),
      I2 => addra(10),
      I3 => addra(11),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__89_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__89\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      I1 => addrb(14),
      I2 => addrb(12),
      I3 => addrb(13),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__89_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized107\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized107\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized107\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized107\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__84_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__84_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"6969696969696969696969696969696D6D69696969696D6D6D6D6D6D6D6D6969",
      INIT_01 => X"D6D6B6B6B6B6B2B291919191919191918D8D8D8D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFBFBFBFAFAFAFAFAFAFAFAFBFAFADADAD6",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FAFAFAFAFAFAFAFAFAFAFBFBFBFBFBFBFBFBFBFBFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADAFAFAFAFAFAFA",
      INIT_06 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6D6DADA",
      INIT_07 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_08 => X"929292929696969696B6B6B6B6B6B6B6B6B6B6B6B6B6B6B696B6B6B6B6B6B6B6",
      INIT_09 => X"9292929292929292929292929292929292929292929696969696929292929292",
      INIT_0A => X"9292929292929292929292929292929292929292929292929292969696929292",
      INIT_0B => X"B6B6B6B6B6B6B6B6B6B6B6B6B696929292B6B6B6B6B6B6B6B6B6B2B292929292",
      INIT_0C => X"9696969696B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_0D => X"B6B6B7B6B7B7B7B7B7B7B7B7B7B6B6B6B6B6B6B6B6B696969696969696969696",
      INIT_0E => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B6B696",
      INIT_0F => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_10 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_11 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_12 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_13 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_14 => X"6D6D6D6D6D6D6D8D9292B292B2B2B2B2B6B6B6B6B6B6B6B6B7B7B7B7B7D7D7B7",
      INIT_15 => X"696969694949696D6D6D6D6D6D6969696969696D6D6D6D8D8D9192918D8D6D6D",
      INIT_16 => X"696969696969696969696D6D6D69696969696969696969696969696969696969",
      INIT_17 => X"6969696969696969696969696969696969696969696969696969696969696969",
      INIT_18 => X"6969696969696969696969696969696969696969696969696969696969696969",
      INIT_19 => X"6969696969696969696949696969696D6D696969696D6D6D6D6D6D6D6D6D6D69",
      INIT_1A => X"DAD6D6D6B6B6B6B6B6B2B2B1919191918D8D8D8D8D8D6D6D6D6D6D6D6D6D6D6D",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFBFBFAFAFAFAFAFAFAFBFFFBFBFBFADA",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FAFAFAFAFAFAFAFAFAFAFBFBFBFBFBFBFBFBFBFBFBFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"DADADADADADADADADADADADADADADADADADADADADADADADADADAFAFAFAFAFAFA",
      INIT_1F => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6D6DADA",
      INIT_20 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_21 => X"92929292969696969696B6B6B6B6B6B6B6B6B6B6B6B6B696B6B6B6B6B6B6B6B6",
      INIT_22 => X"9292929292929292929292929292929292929292929696969696969292929292",
      INIT_23 => X"9292929292929292929292929292929292929292929292929292969696969696",
      INIT_24 => X"B6B6B6B6B6B6B6B6B6B6B6B6B69292929292B2B6B6B6B6B6B6B6B29292929292",
      INIT_25 => X"96969696B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_26 => X"B6B6B6B6B6B7B7B7B7B7B7B7B6B6B6B6B6B6B6B6B6B696969696969696969696",
      INIT_27 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B6B6B6",
      INIT_28 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_29 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_2A => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_2B => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_2C => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_2D => X"6D6D6D6D6D6D8D92929292929292B2B2B2B6B6B6B6B6B6B6B7B7B7B7B7D7D7D7",
      INIT_2E => X"696969494949696D6D6D6D6D696969696969696D6D6D8D8D8D8D8D8D8D8D6D6D",
      INIT_2F => X"696969696969696969696D6D6D69696969696969696969696969696969696969",
      INIT_30 => X"6969696969696969696969696969696969696969696969696969696969696969",
      INIT_31 => X"6969696949696969696969696969696969696969696969696969696969696969",
      INIT_32 => X"69696969696969696949494969696D6D6D6969696D6D6D6D6D6D6D6D6D6D6D69",
      INIT_33 => X"FADADADADADAD6D6D6B6B2B2B2B291918D8D8D8D8D8D8D8D8D6D6D6D6D6D6D6D",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFBFBFAFAFAFAFAFAFBFBFBFBFBFBFA",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"FAFAFAFAFAFAFAFAFAFAFAFBFBFBFBFBFBFBFBFBFBFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADAFAFAFAFAFAFA",
      INIT_38 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6D6DADA",
      INIT_39 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_3A => X"9292929696969696969696B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_3B => X"9292929292929292929292929292929292969292929696969696969292929292",
      INIT_3C => X"9292929292929292929292929292929292929292929292929292969696969696",
      INIT_3D => X"B6B6B6B6B6B6B6B6B6B6B6B6B69292929292B2B6B6B6B6B6B6B2B29292929292",
      INIT_3E => X"969696B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_3F => X"B6B6B6B6B6B6B7B7B7B7B7B7B7B6B6B6B6B6B6B6B69696969696969696969696",
      INIT_40 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B6B6B6",
      INIT_41 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_42 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_43 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_44 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_45 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_46 => X"6D6D6D6D8D8D9292B2B292929292B2B2B6B6B6B6B6B6B6B6B6B7B7B7B7D7D7D7",
      INIT_47 => X"6969694949496969696D6D6D696969696969696D6D8D8D918D8D8D8D8D8D6D6D",
      INIT_48 => X"6969696969696969696D6D6D6D69696969696969696969696969696969696969",
      INIT_49 => X"6969696969696969696969696969696969696969696969696969696969696969",
      INIT_4A => X"6969696949696969696969696969696969696969696969696969696969696969",
      INIT_4B => X"69696969696969696969696969696D6D6D6D696D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_4C => X"FBFBFAFADADADADAD6D6B6B6B2B2B19191918D8D8D8D8D8D8D8D8D6D6D6D6D6D",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFBFBFAFAFAFAFAFAFBFBFBFBFBFBFB",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FAFAFAFAFAFAFAFAFAFAFAFBFBFBFBFBFBFBFBFBFBFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADAFAFAFAFAFAFA",
      INIT_51 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6B6B6D6D6DADADA",
      INIT_52 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_53 => X"9292929696969696969696B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_54 => X"9692929292929292929292929292929296969692929696969696969692929292",
      INIT_55 => X"9292929292929292929292929292929292929292929292929292929296969696",
      INIT_56 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6929292929292B6B6B6B6B2B2B2929292929292",
      INIT_57 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_58 => X"9696B6B6B6B6B7B7B7B7B7B7B7B6B6B6B6B6B6B6B69696969696969696969696",
      INIT_59 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B6B6",
      INIT_5A => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_5B => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_5C => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_5D => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_5E => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_5F => X"6D6D6D8D8D9192B2B2B292929292B2B2B6B6B6B6B6B6B6B6B6B7B7B7B7D7D7D7",
      INIT_60 => X"696969694949696969696D69696969696969696D6D8D91918D8D6D6D6D6D6D6D",
      INIT_61 => X"6969696969696969696D6D6D6D69696969696969696969696969696969696969",
      INIT_62 => X"6969696969696969696969696969696969696969696969696969696969696969",
      INIT_63 => X"6969694949496969696969696969696969696969696969696969696969696969",
      INIT_64 => X"69696969696969696969696969696D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_65 => X"FBFBFBFAFAFADADADAD6D6B6B2B2B2B2B2B292919191918D8D8D8D8D8D6D6D6D",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFBFBFBFAFAFAFBFBFBFBFBFBFBFBFB",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FAFAFAFAFAFAFAFAFAFAFAFBFBFBFBFBFBFBFBFBFBFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADAFAFAFAFAFAFA",
      INIT_6A => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6D6D6D6D6DADADA",
      INIT_6B => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_6C => X"9292969696969696969696B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_6D => X"969692929292929292929292929292B6B6B69692969696B6B696969696969696",
      INIT_6E => X"9292929292929292929292929292929292929292929292929292929292969696",
      INIT_6F => X"B6B6B6B6B6B6B6B6B6B6B6B6B6929292929292B2B6B2B2B2B2B2929292929292",
      INIT_70 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_71 => X"B69696B6B6B6B7B7B7B7B7B7B7B7B6B6B6B6B6B6B6B6969696969696969696B6",
      INIT_72 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B6B6",
      INIT_73 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_74 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_75 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_76 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_77 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_78 => X"6D6D8D8D919292B2B2B2929292B2B2B2B6B6B6B6B6B6B6B6B6B7B7B7B7D7D7B7",
      INIT_79 => X"6969696969696949696969696969696969696D6D6D8D92928D6D6D6D6D6D8D8D",
      INIT_7A => X"6969696969696969696D6D6D6D69696969696969696969696969696969696969",
      INIT_7B => X"6969696969696969696969696969696969696969696969696969696969696969",
      INIT_7C => X"6969694949496969696969696969696969696969696969696969696969696969",
      INIT_7D => X"69696969696969696969696969696D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_7E => X"FBFBFAFAFADADADADAD6D6B6B6B2B2B2B2B2B2B291919191918D8D8D6D6D6D6D",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFBFBFBFBFBFBFBFBFFFFFFFFFFFB",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__84_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__84_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__84\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      I1 => addra(11),
      I2 => addra(10),
      I3 => addra(12),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__84_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__84\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      I1 => addrb(13),
      I2 => addrb(12),
      I3 => addrb(14),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__84_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized108\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized108\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized108\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized108\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__90_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__90_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FAFAFAFAFAFAFAFAFAFAFAFBFBFBFBFBFBFBFBFBFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADAFAFAFAFAFAFA",
      INIT_03 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6D6D6D6D6D6DADADA",
      INIT_04 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_05 => X"9696969696969696969696B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_06 => X"9696929292929292929292929292B6B6B6B6B696969696B6B696969696969696",
      INIT_07 => X"9292929292929292929292929296969292929292929292929292929292929696",
      INIT_08 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6929292929292B2B2B2B2B2B2B2929292929292",
      INIT_09 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_0A => X"B6B6B6B6B6B6B6B7B7B7B7B7B7B7B7B7B7B7B7B7B6B69696969696969696B6B6",
      INIT_0B => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B6B6",
      INIT_0C => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_0D => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_0E => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_0F => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_10 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_11 => X"8D8D8D9192929292B2B2929292B2B2B6B6B6B6B6B6B6B6B6B7B7B7B7B7D7D7B7",
      INIT_12 => X"69696969696969496969696969696969696D6D6D8D8D91918D6D6D6D6D8D8D8D",
      INIT_13 => X"696969696969696969696D6D6969696969696969696969696969696969694949",
      INIT_14 => X"6969696969696969696969696969696969696969696969696969696969696969",
      INIT_15 => X"6969694949496969696969696969696969696969696969696969696969696969",
      INIT_16 => X"696969696969696969696D6D6D6D6D6D6D6D6D6D6D6D6D6D6969696969696D69",
      INIT_17 => X"FBFBFBFAFAFAFADADADAD6D6B6B6B6B2B2B2B2B2B292919191918D8D6D6D6D6D",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFBFBFBFBFBFBFBFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"FAFAFAFAFAFAFAFAFAFAFAFBFBFBFBFBFBFBFBFBFBFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"DADADADADADADADADADADADADADADADADADADADADADADADADADAFAFAFAFAFAFA",
      INIT_1C => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6D6D6D6D6D6D6DADADA",
      INIT_1D => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_1E => X"9696969696969696969696B6B6B6B6B6B6B6B6B6B6B6B6B696B6B6B6B6B6B6B6",
      INIT_1F => X"96969696969292929292929292B6B6B6B6B69692969696B6B6B6969696969696",
      INIT_20 => X"9292929292929292929292929296969292929292929292929292929292929296",
      INIT_21 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6929292929292B2B2B2B2B2B292929292929292",
      INIT_22 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_23 => X"B6B6B6B6B6B6B6B7B7B7B7B7B7B7B7B7B7B7B7B7B7B696969696969696B6B6B6",
      INIT_24 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B6B6",
      INIT_25 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_26 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_27 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_28 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_29 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_2A => X"8D9192929292929292929292B2B2B2B6B6B6B6B6B6B6B6B7D7B7B7B7B7D7D7B7",
      INIT_2B => X"49496969696D696969696969694969696D6D6D8D8D8D8D8D8D6D6D6D6D6D8D8D",
      INIT_2C => X"696969696969696969696D6D69696969696969696969696969696D6969494949",
      INIT_2D => X"6969696969696969696969696969696969696969696969696969696969696969",
      INIT_2E => X"6969694949696969696969696949494949496969696969696969696969696969",
      INIT_2F => X"696969696969696969696D6D6D6D6D6D6D6D6D6D6D6D6D696969696969696969",
      INIT_30 => X"FBFBFBFBFBFBFBFBDADAD6D6D6B6B6B6B2B2B2B2B2B2929191918D6D6D6D6D6D",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFBFBFBFBFBFBFBFBFFFFFFFFFFFF",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"FAFAFAFAFAFAFAFAFAFAFAFBFBFBFBFBFBFBFBFBFBFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADAFAFAFAFAFAFA",
      INIT_35 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6D6D6D6B6D6D6D6DADA",
      INIT_36 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_37 => X"969696969696969696969696969696B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_38 => X"929696969696929292929292B6B6B6B696969692969696B6B6B6B69696969696",
      INIT_39 => X"9292929292929292929292929296969292929292929292929292929292929292",
      INIT_3A => X"B6B6B6B6B6B6B6B6B6B6B6B6B69292929292B2B2B2B2B2B2B292929292929292",
      INIT_3B => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_3C => X"B6B6B6B6B6B6B6B6B6B7B7B7B7B7B7B7B7B7B7B7B7B6B6969696969696B6B6B6",
      INIT_3D => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B6B6B6",
      INIT_3E => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_3F => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_40 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_41 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_42 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_43 => X"9192929292929292929292B2B2B2B2B2B6B6B6B6B6B6B6D7D7D7B7B7B7D7D7B7",
      INIT_44 => X"49494969696D696969696969694949696D6D8D8D8D8D6D6D6D6D6D6D6D6D8D8D",
      INIT_45 => X"69696969696969696969696969696969696969696969696969696D6969696969",
      INIT_46 => X"6969696969696969696969696969696969696969696969696969696969696969",
      INIT_47 => X"6969694949696969696969696949494949496969696969696969696969696969",
      INIT_48 => X"696969694949696969696D6D6D6D6D6D6D6D6D6D6D6D6D696969696969696969",
      INIT_49 => X"FBFBFBFFFFFFFBFBFADADAD6D6D6D6B6B6B2929191929291918D8D6D6D6D6D6D",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFBFBFBFBFBFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FAFAFAFAFAFAFAFAFAFAFBFBFBFBFBFBFBFBFBFBFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"D6D6D6D6D6D6D6DAD6D6D6DADADADADADADADADADADADADADADAFAFAFAFAFAFA",
      INIT_4E => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6D6D6D6B6D6D6D6D6D6",
      INIT_4F => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_50 => X"9696969696969696969696B6B69696B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_51 => X"929296969696929292929292B6B6B6B6969696929696B6B6B6B6B6969696B6B6",
      INIT_52 => X"9292929292929292929292929296969292929292929292929292929292929292",
      INIT_53 => X"B6B6B6B6B6B6B6B6B6B6B6B6B69292929292B2B2B2B2B2B2B2B2929292929292",
      INIT_54 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_55 => X"B6B6B6B6B6B6B6B6B6B6B7B7B7B7B7B7B7B7B7B7B7B6B69696969696B6B6B6B6",
      INIT_56 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B6B6B6",
      INIT_57 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_58 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_59 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_5A => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_5B => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_5C => X"8D929292B292929291929292B292B2B2B2B2B2B6B6B6B6D7D7D7B7B7D7D7B7B7",
      INIT_5D => X"49494969696D6D6D6D6D6969494949696D8D8D8D8D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_5E => X"69696969696969696969696969696969696969696969696969696D6969696969",
      INIT_5F => X"6969696969696969696969696969696969696969696969696969696969696969",
      INIT_60 => X"6969494949696969696969696969696969696969696969696969696969696969",
      INIT_61 => X"69694949494969696969696D6D6D6D6D6D6D6D6D6D6D69696969696969696969",
      INIT_62 => X"FBFBFBFBFFFFFBFBFADADADAD6DAD6D6B6B2929191919291918D6D6D6D6D6D8D",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFBFBFBFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FAFAFAFAFAFAFAFAFAFAFBFBFBFBFBFBFBFBFBFBFBFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"D6D6D6D6D6D6D6D6D6D6D6DADADADADADADADADADADADADADADAFAFAFAFAFAFA",
      INIT_67 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6D6D6D6D6B6D6D6D6D6D6",
      INIT_68 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_69 => X"9696969696969696969696B6B696B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_6A => X"9292969696B6929292929292B6B6B69696969692969696B6B6B6B69696B6B6B6",
      INIT_6B => X"9292929292929292929292929292929292929292929292929292929292929292",
      INIT_6C => X"B692929292B6B6B6B6B6B6B6B69292929292B2B2B2B2B2B2B292929292929292",
      INIT_6D => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_6E => X"B7B6B6B6B6B6B6B6B6B6B6B6B7B7B7B7B7B7B7B7B7B6B696969696B6B6B6B6B6",
      INIT_6F => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B6B6B6",
      INIT_70 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_71 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_72 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_73 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_74 => X"B7B7B7B7B7B7B7D7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_75 => X"8D9292B2B2B292928D8D929292929292B2B2B2B6B6B6B6D7D7D7B7B7D7D7B7B7",
      INIT_76 => X"4949494969696D6D6D6D6969494949696D8D918D6D6D6D696D6D6D6D6D6D6D6D",
      INIT_77 => X"69696969696969696969696969696969696969696949496969696D6969696969",
      INIT_78 => X"6969696969696969696969696969696969696969696969696969696969696969",
      INIT_79 => X"6969494969696969696969696969696969696969696969696969696969696969",
      INIT_7A => X"6969494949496969696969696D6D6D6D6D6D6D6D6D6D69696969696969696969",
      INIT_7B => X"FBFBFBFBFBFBFBFAFADADADADADAD6D6B6B6B2B291919191918D8D8D8D8D8D8D",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"FAFAFAFAFAFAFAFAFAFAFAFAFBFBFBFBFBFBFBFBFBFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"D6D6D6D6D6D6DADADADADADADADADADADADADADADADADADADADAFAFAFAFAFAFA",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__90_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__90_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__90\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      I1 => addra(12),
      I2 => addra(10),
      I3 => addra(11),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__90_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__90\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      I1 => addrb(14),
      I2 => addrb(12),
      I3 => addrb(13),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__90_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized109\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized109\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized109\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized109\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__85_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__85_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6D6D6D6B6B6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_01 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_02 => X"B6B6B696969696969696B6B6B696B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_03 => X"92929292969692929292929292929292929292969696B6B6B6B696B6B6B6B6B6",
      INIT_04 => X"9292929292929292929292929292929292929292929292929292929292929292",
      INIT_05 => X"B6929292929292929292B6B6B6B6B6B6B6B6B6B6B6B6B6B6B692929292929292",
      INIT_06 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_07 => X"B7B7B7B6B6B6B6B6B6B6B6B7B7B7B7B7B7B7B7B7B7B6B6B6B6B6B6B6B6B6B6B6",
      INIT_08 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_09 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_0A => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_0B => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_0C => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_0D => X"B7B7B7B7B7D7D7D7D7D7D7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_0E => X"8D9292B2B29292918D8D92929292929292B2B2B6B6B6D6D7D7D7B7B7B7B7B7B7",
      INIT_0F => X"696969696969696D6D69696969696D6D6D8D8D6D6D6D6D696D6D6D6D6D6D6D6D",
      INIT_10 => X"6969696969696969696969696969696969696969694949496969696969696969",
      INIT_11 => X"6969696969696969696969696969696969696969696969696969696969696969",
      INIT_12 => X"4949494949696969696969696969696969696969696969696969696969696969",
      INIT_13 => X"6969696969696969696D6D6D6D6D6D6D6D6D6D6D6D6969696969694949696969",
      INIT_14 => X"FBFBFAFAFAFAFAFAFBFADADADADAD6D6B6B6B2B2919191918D8D919191919191",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFBFBFBFBFBFBFBFBFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"D6DADADADADADADADADADADADADADADADADADADADADADADADADAFAFAFAFAFAFA",
      INIT_19 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6D6D6D6B6B6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_1A => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_1B => X"B6B6B6969696969696B6B6B6B696B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_1C => X"92929292929292929292929292929292929292929696B6B6B69696B6B6B6B6B6",
      INIT_1D => X"9292929292929292929292929292929292929292929292929292929292929292",
      INIT_1E => X"B6B692929292929292B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B692929292929292",
      INIT_1F => X"B6B6B6B6B6B6B7B7B7B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_20 => X"B7B7B7B6B6B6B6B6B6B6B6B6B7B7B7B7B7B7B6B7B7B6B6B6B6B6B6B6B6B6B6B6",
      INIT_21 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7979797B7B7B7B7B7B7B7B7B7B7B7",
      INIT_22 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_23 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_24 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_25 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_26 => X"B7B7B7B7B7D7D7D7D7D7D7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_27 => X"8D9292B29292928D8D9192929292929292B2B2B6B6B6D6D7D7D7B7B7B7B7B7B7",
      INIT_28 => X"696969696949696D696969696D6D6D8D8D6D6D6D6D6D69696D6D6D6D6D6D6D6D",
      INIT_29 => X"6969696969696969696969696969694949696969694949496969696969696969",
      INIT_2A => X"6969696969696969696969696969696969696969696969696969696969696969",
      INIT_2B => X"4949494949696969696969696969696969696969696969696969696969696969",
      INIT_2C => X"69696969696969696D6D6D6D6D6D6D6D6D6D6D6D696969696969696969696969",
      INIT_2D => X"FBFBFBFAFAFAFBFBFBFBDADADADAD6B6B6B2B2B29191918D9191919192929292",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFBFBFBFBFBFBFBFBFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADAFAFAFAFAFA",
      INIT_32 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6D6B6B6B6B6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_33 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_34 => X"B6B696969696969696B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_35 => X"9692929292929292929292929292929292929292969696B6B69696B6B6B6B696",
      INIT_36 => X"9292929292929292929292929292929292929292929292929292929292929296",
      INIT_37 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B696929292929292",
      INIT_38 => X"B6B6B6B6B6B6B6B7B7B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_39 => X"B7B7B7B7B6B6B6B6B6B6B6B6B6B7B7B7B7B7B7B7B7B6B6B696B6B6B6B6B6B6B6",
      INIT_3A => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B69797B7B7B7B7B7B7B7B7B7B7B7",
      INIT_3B => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_3C => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_3D => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_3E => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_3F => X"B7B7B7B7B7D7D7D7D7D7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_40 => X"91929292929292918D919292929292B2B2B2B6B6B6D6D6D7D7D7D7D7B7B7B7B7",
      INIT_41 => X"696969694949696D6969696D6D6D8D8D8D6D6D6D6D6D69696D6D6D6D6D6D6D6D",
      INIT_42 => X"6969696969696969696969696969696969696969694949496969696969696969",
      INIT_43 => X"6969696969696969696969696969696969696969696969696969696969696969",
      INIT_44 => X"6949494949696969696969696969696969696969696969696969696969696969",
      INIT_45 => X"6969696969696D6D6D6D6D6D6D6D6D6D6D6D6D69696969696969696969696969",
      INIT_46 => X"FBFBFBFBFBFBFBFBFBFADADADADAD6B6B6B2B2B2919191919191B2B2B2B29191",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFBFBFBFBFBFBFBFBFBFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADAFAFAFAFA",
      INIT_4B => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6B6B6B6B6D6D6D6B6D6D6D6D6D6D6DA",
      INIT_4C => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_4D => X"96969696969696969696B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_4E => X"B696929292929292929292929292929292929292929696B6B6969696B6969696",
      INIT_4F => X"9292929292929292929292929292929292929292929292929292929296B6B6B6",
      INIT_50 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B696929292929292",
      INIT_51 => X"B6B6B6B6B6B6B6B7B7B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_52 => X"B7B7B7B7B6B6B6B6B6B6B6B6B6B6B7B7B7B7B7B7B6B6B6969696B6B6B6B6B6B6",
      INIT_53 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B79797B7B7B7B7B7B7B7B7B7B7B7",
      INIT_54 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_55 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_56 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_57 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_58 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_59 => X"9192929292929291929292929292B2B2B6B6B6B6B6D6D7D7D7D7D7D7D7D7B7B7",
      INIT_5A => X"69696969494969696969696D6D8D8D8D8D6D6D6D6D6D69696D6D6D6D6D6D6D8D",
      INIT_5B => X"6969696969696969696969696969696969696969696949496969696969696969",
      INIT_5C => X"6969696969696969696969696969696969696969696969696969696969696969",
      INIT_5D => X"6969494949696969696969696969696969696969696969696969696969696969",
      INIT_5E => X"6969696969696D6D6D6D696D6D6D6D6D6D6D6D69696969696969696969696969",
      INIT_5F => X"FBFBFBFBFBFBFBFBFBFADADADADAD6D6B6B6B2B2B291919191B2B2B2B2919191",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFBFBFBFBFBFBFBFBFBFBFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADAFAFAFA",
      INIT_64 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6B6B6B6B6B6D6D6D6B6D6D6D6D6D6D6DA",
      INIT_65 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_66 => X"96969696969696969696B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_67 => X"B6B6969292929292929292929292929292929292929696B6B696969696969696",
      INIT_68 => X"92929292929292929292929292929292929292929292929292929296B6B6B6B6",
      INIT_69 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6929292929292",
      INIT_6A => X"B6B6B6B6B6B6B6B7B7B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_6B => X"B7B7B7B7B7B6B6B6B6B6B6B6B6B6B6B7B7B7B7B6B6B6B6969696969696B696B6",
      INIT_6C => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B797B7B7B7B7B7B7B7B7B7B7B7",
      INIT_6D => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_6E => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_6F => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_70 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_71 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_72 => X"92929191919192929292929292B2B2B6B6B6B6B6B6D6D7D7D7D7D7D7D7D7B7B7",
      INIT_73 => X"696969694949696969696D6D6D8D918D8D6D6D6D6D6D69696D6D6D6D6D6D8D8D",
      INIT_74 => X"6969696969696969696969696969696969696969696969696969696969696969",
      INIT_75 => X"6969696969696969696969696969696969696969696969696969696969696969",
      INIT_76 => X"6969696969696969696969696969696969696969696969696969696969696969",
      INIT_77 => X"69696969696D6D6D6D6D696D6D6D6D6D6D6D6D69696969696969696D6D6D6D6D",
      INIT_78 => X"FBFBFBFBFBFBFBFBFBFAFADADADADADAD6B6B6B6B6B2B2B2B2B2B2B291918D8D",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFBFBFBFBFBFBFBFBFBFBFFFFFFFFFFFFFFFF",
      INIT_7C => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADAFAFAFA",
      INIT_7D => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6D6D6D6D6D6D6D6D6DADA",
      INIT_7E => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_7F => X"96969696969696969696B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__85_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__85_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__85\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      I1 => addra(11),
      I2 => addra(10),
      I3 => addra(12),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__85_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__85\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      I1 => addrb(13),
      I2 => addrb(12),
      I3 => addrb(14),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__85_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized11\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized11\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized11\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized11\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__110_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__110_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6F6F6F6F6D6D6D5D5",
      INIT_01 => X"FAFAFAFAFAF6F6F6F6F6D6D6D6D6D6D6F6F6F6F6F6F6F6F6F6F6F6FAFAFAFAFA",
      INIT_02 => X"D6D6D6D6D6D6D6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_03 => X"F6F6F6F6F6F6F6FAFAFAFAFAFAFAFAFAFAFAFAF6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_04 => X"F6F6F6F6F6F6FAFAFAFAFAFAFAF6F6F6F6F6F6F6F6F6F6F6FAF6D6D6D6F6F6F6",
      INIT_05 => X"FAFAFAFAFAFAFAFAFAFAFAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_06 => X"D6D6F6F6F6F6F6F6D6D6F6D6D6D6D6D6D6D6D6D6F6FAFAFAFAFAFAFAFAFAFAFA",
      INIT_07 => X"D6F6F6FAFAFAFAFAFAFAFAFAFAFAFAFADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_08 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_09 => X"D7D6D6D7D7D7D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_0A => X"D6D6D6D6D6D6D6D7D7D7D7D7D7D7D7D6D6D6D6D6D6D6D6D6D6D6D6D6D6D7D7D7",
      INIT_0B => X"B2B2B2B2B2B2B2D2D2D2D2D2D2D2D2D2D6D6D6D6D2D6D6D6D6D6D6D6D6D6D6D6",
      INIT_0C => X"AEAEAEAEAEB2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2D2D2D2B2B2B2",
      INIT_0D => X"D6D6D6D6D6D6D6D6D6D6F6F6D6D6D6D6D2D2B2B2B2AEADADAEAEAEAEAEAEAEAE",
      INIT_0E => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D5D5D5",
      INIT_0F => X"FAFAFADADADADADADADADADADADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_10 => X"D6D6DADADADADADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADAFAFAFAFA",
      INIT_11 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_12 => X"D6D6D6D6D5D5D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_13 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6FAFAFAFAFAFAFAD6D6D6D6D6D6",
      INIT_14 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6D6D6D6F6F6F6F6F6F6F6",
      INIT_15 => X"FAFAFAFAF6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_16 => X"F6F6F6F6F6F6F6F6F6F6F6FAFAFAFAFAFAFAFAF6F6FAFAFAFAFAFAFAFAFAFAFA",
      INIT_17 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_18 => X"D5D6D6F6FAFAFAF6F6D6D6D6D6D6D6D6D6D6F6FAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_19 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6F6F6F6F6D6D6D5",
      INIT_1A => X"FAFAFAFAF6F6F6F6F6F6D6D6D6D6D6F6F6F6F6F6F6F6F6F6F6F6FAFAFAFAFAFA",
      INIT_1B => X"D6D6D6D6D6D6D6D6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_1C => X"F6F6F6F6F6F6F6FAFAFAFAFAFAFAFAFAFAFAFAF6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_1D => X"F6F6F6D6D6F6F6FAFAFAFAFAF6D6D6D6F6F6F6F6F6F6F6F6F6F6D6D6D6D6F6F6",
      INIT_1E => X"FAFAFAFAFAFAFAFAFAFAF6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_1F => X"F6F6F6F6F6F6F6F6F6F6F6F6D6D6D6D6D6D6D6F6F6FAFAFAFAFAFAFAFAFAFAFA",
      INIT_20 => X"D6D6D6D6D6D6D6F6FAFAFAFAFAFAFAFAFADAD6D6F6F6FAFAF6D6D6D6D6D6D6F6",
      INIT_21 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2D2D6D6D6D6D6D6D6",
      INIT_22 => X"D7D7D7D7D7D7D7D7D7D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_23 => X"D6D6D6D6D6D6D7D7D7D7D7D7D7D6D6D6D6D6D6D6D6D6D6D6D6D6D7D7D7D7D7D7",
      INIT_24 => X"B2B2B2B2B2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D6D6D6D6D6D6D6D6D6",
      INIT_25 => X"AEAEAEAEAEB2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2D2B2B2B2B2B2",
      INIT_26 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2D2B2B2B2AEADADAEAEAEAEAEAEAEAE",
      INIT_27 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DAD6D6D6D6D6D6D6D5D5D5D5",
      INIT_28 => X"DADADADADADADAD6D6DADADADAD6D6D6D6D6D5D5D5D6D6D6D6D6D6D6D6D6D6D6",
      INIT_29 => X"D6D6DADADADADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DAFAFAFAFA",
      INIT_2A => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_2B => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_2C => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6FAFAFAFAFAFAFADAD6D6D6D6D6",
      INIT_2D => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6D6D6D6F6F6F6F6F6F6F6",
      INIT_2E => X"FAFAFAFAFAF6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_2F => X"F6F6F6F6F6F6F6F6F6F6F6F6FAFAFAFAF6F6F6F6F6FAFAFAFAFAFAFAFAFAFAFA",
      INIT_30 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_31 => X"D6D6D6F6FAFAFAF6F6D6D6D6D6D6D6D6D6F6F6FAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_32 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6F6F6F6F6D6D6",
      INIT_33 => X"FAFAFAFAF6F6F6F6F6F6D6D6D6D6D6F6F6F6F6F6F6F6F6F6F6F6F6FAFAFAFAFA",
      INIT_34 => X"D6D6D6D6D6D6D6D6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_35 => X"F6F6F6F6D6D6F6F6FAFAFAFAFAFAFAFAFAFAFAFAF6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_36 => X"F6F6D6D6D6F6F6FAFAFAF6F6D6D6D6D6D6D6D6F6F6F6F6F6F6D6D6D6D6D6F6F6",
      INIT_37 => X"FAFAFAFAFAFAFAFAFAFAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_38 => X"F6F6F6F6F6F6F6F6F6F6F6D6D6D6D6D6D6D6D6F6FAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_39 => X"D6D6D6D6D6D6D6D6D6D6FAFAFAFAFAFAFAFADAFAFAFAFAFAFAFAFAF6D6F6F6F6",
      INIT_3A => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2D1D6D6D6D6D6D6D6",
      INIT_3B => X"D7D7D7D7D7F7F7F7F7D7D7D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_3C => X"D6D6D6D6D6D6D7D7D7D7D7D7D6D6D6D6D6D6D6D6D6D6D6D6D6D6D7D7D7D7D7D7",
      INIT_3D => X"B2B2B2B2B2D2D2D2D2D2D2D6D6D2D2D2D2D2D2D2D2D2D2D2D6D6D6D6D6D6D6D6",
      INIT_3E => X"AEAEAEAEAEB2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_3F => X"D6D6D6D6DAFADADAD6D6D6D6D6D6D6D6D2D2B2B2B2AEAEADAEAEAEAEAEAEAEAE",
      INIT_40 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADAD6D6D6D6D6D5D5D5D5D5",
      INIT_41 => X"DADADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_42 => X"D6D6DADADADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6DAD6D6D6D6D6D6DADAFAFADA",
      INIT_43 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_44 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_45 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6FAFAFAFAFAFAFAFADADADADADADA",
      INIT_46 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_47 => X"F6F6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_48 => X"F6F6F6F6F6F6F6FAFAFAF6F6F6F6F6F6F6F6F6F6F6F6FAFAFAFAFAFAFAFAFAFA",
      INIT_49 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6FAFAFAF6",
      INIT_4A => X"D6D6D6D6F6FAFAFAF6F6D6D6D6D6F6F6F6F6F6FAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_4B => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6FAFAFAF6F6F6F6",
      INIT_4C => X"FAFAFAFAF6D6D6D6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6FAFAFAFA",
      INIT_4D => X"D6D6D6D6D6D6D6D6D6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_4E => X"FAF6D6D6D6D6D6D6D6FAFAFAFAFAFAFAFAFAFAFAFAF6F6F6D6D6D6D6D6D6D6D6",
      INIT_4F => X"D6D6D6D6D6F6FAFAF6D6D6D6D6D6D6D6D6F6F6F6F6F6F6D6D6D6D6D6D6F6FAFA",
      INIT_50 => X"FAFAFAFAFAFAFAF6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_51 => X"D6F6F6F6FAF6F6F6F6D6D6D6D6D6D6D6D6D6D6FAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_52 => X"D6D6D6D6D6D6D6D6D6D6D6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6D6D6D6",
      INIT_53 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2D2D1D2D6D6D6D6D6D6",
      INIT_54 => X"D7D7D7D7D7D7F7FBF7F7D7D7D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_55 => X"D6D6D7D7D7D7D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D7D7D7D7D7D7D7D7",
      INIT_56 => X"B2B2B2B2D2D2D2D2D2D2D6D6D6D6D2D2D2D2D2D2D2D2D2D2D6D6D6D6D6D6D6D6",
      INIT_57 => X"AEAEAEAEAEB2B2B2B2B2B2D2D2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_58 => X"D6D6D6DAFAFAFAFAFAFAD6F6F6F6D6D6D6D2B2B2B2B2AEADADAEAEAEAEAEAEAE",
      INIT_59 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DAD6D6D6D6D5D5D5D5D5D5D5",
      INIT_5A => X"D6D6D6D6D6D6D6D5D5D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_5B => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADADA",
      INIT_5C => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_5D => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_5E => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_5F => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_60 => X"F6F6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_61 => X"F6F6F6F6F6F6F6FAF6F6F6F6F6F6F6F6F6F6F6F6F6F6FAFAFAFAFAFAFAFAFAFA",
      INIT_62 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6F6F6FAFAF6",
      INIT_63 => X"D6D6D6D6F6F6FAFAF6F6D6D6F6F6F6FAFAF6F6FAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_64 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6",
      INIT_65 => X"FAFAFAFAF6D6D6D6D6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6FAFAFAFA",
      INIT_66 => X"D6D6D6D6D6D6D6D6D6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_67 => X"FAF6F6D6D6D6D6D6D6FAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6F6F6F6D6D6D6",
      INIT_68 => X"D6D6D6D6D6F6F6F6D6D6D6D6D6D6D6D6D6D6F6F6F6F6D6D6D6D6D6D6D6F6FAFA",
      INIT_69 => X"FAFAFAFAFAFAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_6A => X"D6D6F6F6F6F6F6F6F6F6D6D6D6D6D6D6D6D6D6FAFAFAFAFAFAF6FAFAFAFAFAFA",
      INIT_6B => X"D6D6D6D6D6D6D6D6D6D6D6D6D6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6D6D6D6",
      INIT_6C => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2D2D2D6D6D2D2D6D6",
      INIT_6D => X"D7D7D7D7D7D7D7D7D7D7D7D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_6E => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D7D7D7D7D7D7D7D7D7D7",
      INIT_6F => X"B2B2B2D2D2D2D2D2D2D2D6D6D6D6D6D2D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_70 => X"B2AEAEAEB2B2B2B2B2B2B2D2D2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_71 => X"D6DADAFAFAFAFAFAFAFAFAFAF6F6D6D6D6D2B2B2B2B2AEADADAEAEAEAEAEAEAE",
      INIT_72 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6DADADAD6D6D6D6D6D6D6D6D5D5D5D5D5D5D5D5",
      INIT_73 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_74 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_75 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D5D5D5D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_76 => X"FAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_77 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_78 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_79 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_7A => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6FAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_7B => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6F6F6FAFAF6",
      INIT_7C => X"D6D6D6D6D6F6FAFAF6F6F6F6F6F6FAFAFAFAF6FAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_7D => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6",
      INIT_7E => X"FAFAFAFAD6D6D6D6D6D6F6F6D6D6D6D6F6F6F6F6F6F6F6F6F6F6F6F6FAFAFAFA",
      INIT_7F => X"D6D6D6D6D6D6D6D6D6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__110_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__110_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__110\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => addra(12),
      I1 => addra(10),
      I2 => addra(11),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__110_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__110\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => addrb(14),
      I1 => addrb(12),
      I2 => addrb(13),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__110_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized110\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized110\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized110\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized110\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__91_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__91_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"B6B69692929292929292929292929292929292929296B6B6B696969696969696",
      INIT_01 => X"B696929292929292929292929292929292929292929292929292B6B6B6B6B6B6",
      INIT_02 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6929292929292",
      INIT_03 => X"B6B6B6B6B6B6B6B6B7B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_04 => X"B7B7B7B7B7B7B6B6B6B6B6B6B6B6B6B6B7B7B7B6B6B6B69696969696969696B6",
      INIT_05 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_06 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_07 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_08 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_09 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_0A => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_0B => X"92928D8D8D8D92929292929292B2B2B6B6B6B6B6B6B6D6D7D7D7D7D7D7D7D7B7",
      INIT_0C => X"696969696949696969696D6D8D91918D6D6D6D6D6D6D6D6D6D6D6D6D6D6D8D92",
      INIT_0D => X"6969696969696969696969696969696969696969696969696969696969696969",
      INIT_0E => X"69696969696D6969696969696969696969696969696969696969696969696969",
      INIT_0F => X"6969696969696969696969696969696969696969696969696969696969696969",
      INIT_10 => X"69696969696D6D6D6D69696D6D6D6D6D6D6D6D696969696969696D6D6D6D6D6D",
      INIT_11 => X"FFFBFBFBFBFBFBFBFBFBFAFAFADADADADAD6D6D6B6B6B6B2B2B2B29191918D8D",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFBFBFBFBFBFBFBFBFFFFFFFFFFFFFFFF",
      INIT_15 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADAFAFAFA",
      INIT_16 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6B6D6D6D6DADAD6D6D6D6D6DADADA",
      INIT_17 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_18 => X"9696969696B6B6B696B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_19 => X"B6B69692929292929292929292929292929292929696B6B6B6B6969696969696",
      INIT_1A => X"B6B6929292929292929292929292929292929292929292929296B6B6B6B6B6B6",
      INIT_1B => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B696969696B6B6B6B6B6B6B6929292929292",
      INIT_1C => X"B6B7B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_1D => X"B7B7B7B7B7B7B6B6B6B6B6B6B6B6B6B6B7B7B7B7B6B6B6B696969696969696B6",
      INIT_1E => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_1F => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_20 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_21 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_22 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_23 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_24 => X"92918D8D8D8D8D928D8D8D929292B2B2B6B6B6B6B6B6B6D7D7D7D7DBDBDBD7D7",
      INIT_25 => X"696969696969696969696D6D8D8D8D6D6D6D6D6D6D6D6D6D6D6D6D6D6D8D9292",
      INIT_26 => X"69696969696969696969696969696969696969696969696969696D6969696969",
      INIT_27 => X"69696969696D6969696969696969696969696969696969696969696969696969",
      INIT_28 => X"6969696969696969696969696969696969696969696969696969696969696969",
      INIT_29 => X"69696969696D6D6D6D69696D6D6D6D6D6D6D69696969696969696D6D6D6D6D69",
      INIT_2A => X"FFFBFBFBFBFBFBFBFBFBFBFBFAFADADADADAD6DAD6D6B6B6B2B29191918D8D8D",
      INIT_2B => X"FFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFBFBFBFBFBFBFBFBFFFFFFFFFFFFFFFF",
      INIT_2E => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADAFAFAFA",
      INIT_2F => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6D6D6D6DADADADADADAD6D6DADADADA",
      INIT_30 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_31 => X"96969696B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_32 => X"B6B69692929292929292929292929292929292929696B6B6B6B6969696969696",
      INIT_33 => X"B6B6929292929292929292929292929292929292929292929296B6B6B6B6B6B6",
      INIT_34 => X"B6B6B6B6B6B692929292929292969292929292B6B6B6B6B6B6B6929292929296",
      INIT_35 => X"B7B7B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B2B2B2B6B6B6B6B6B6B6B6",
      INIT_36 => X"B7B7B7B7B7B7B7B6B6B6B6B6B6B6B6B6B7B7B7B6B6B6B6B6B69696969696B6B6",
      INIT_37 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_38 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_39 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_3A => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_3B => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_3C => X"D7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_3D => X"928D8D6D6D8D8D8D8D8D8D8D8E929292B2B2B6B6B6B6B6D7D7D7DBDBDBDBDBDB",
      INIT_3E => X"696969696969694969696D6D8D8D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D8D92B2",
      INIT_3F => X"69696969696969696969696969696969696969696969696969696D6969696969",
      INIT_40 => X"69696969696D6969696969696969696969696969696969696969696969696969",
      INIT_41 => X"6969696969696969696969696969696969696969696969696969696969696969",
      INIT_42 => X"69696969696D6969696D6D6D6D6D6D6D6D6969696969696969696D6D6D696969",
      INIT_43 => X"FFFBFBFBFBFBFBFBFBFBFAFADADADADAD6D6D6D6D6D6D6B6B6B2B29191918D8D",
      INIT_44 => X"FBFFFFFFFFFFFFFFFBFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFBFBFBFBFBFBFBFBFBFFFFFFFFFFFFFF",
      INIT_47 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADAFAFAFA",
      INIT_48 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6D6D6DADADADADADADAD6D6DADADADA",
      INIT_49 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_4A => X"969696B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_4B => X"B6B69692929292929292929292929292929292929696B6B6B696969696969696",
      INIT_4C => X"B6B6929292929292929292929292929292929292929292929296B6B6B6B6B6B6",
      INIT_4D => X"B6B6B6B6B6B692929292929292929292929292B6B6B6B6B6B6B6929292929296",
      INIT_4E => X"B7B7B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B2B2B6B6B6B6B6B6B6B6B6",
      INIT_4F => X"B7B7B7B7B7B7B7B6B6B6B6B6B6B6B6B6B7B7B7B7B6B6B6B6B6B6969696B6B6B6",
      INIT_50 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_51 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_52 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_53 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_54 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_55 => X"DBDBD7D7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_56 => X"928D6D6D6D6D8D8D8D8D8D8D8D8E929292B2B2B6B6B6B6D7D7DBDBDBDBDBDBDB",
      INIT_57 => X"4969696969696949696D6D6D6D6D6D6D696D6D696D6D6D6D6D6D6D6D8D929292",
      INIT_58 => X"69696969696969696969696969696969696969696949696969696D6969696949",
      INIT_59 => X"6969696969696969696969696969696969696969696969696969696969696969",
      INIT_5A => X"6969696949496969696969696969696969696969696969696969696969696969",
      INIT_5B => X"6969696969696969696D6D6D6D6D6D6D696969696969696969696D6969696969",
      INIT_5C => X"FFFBFBFBFBFBFBFBFBFADADADADADAD6D6B6B6D6D6D6D6B6B6B6B291918D8D8D",
      INIT_5D => X"FBFFFFFFFFFFFFFBFBFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFBFBFBFBFBFBFBFBFBFFFFFFFFFFFFFF",
      INIT_60 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADAFAFAFAFA",
      INIT_61 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6D6D6D6DADADADADADADAD6D6DADADADA",
      INIT_62 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_63 => X"969696B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_64 => X"B6B6929292929292929292929292929292929292969696B69696969696969696",
      INIT_65 => X"B692929292929292929292929292929292929292929292929296B6B6B6B6B6B6",
      INIT_66 => X"B6B6B6B6B6B6B6929292929292969292929292B6B6B6B6B6B696929292929296",
      INIT_67 => X"B7B7B7B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B2B6B6B6B6B6B6B6B6B6B6",
      INIT_68 => X"B7B7B7B7B7B7B7B7B6B6B6B6B6B6B6B6B7B7B7B7B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_69 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_6A => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_6B => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_6C => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_6D => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_6E => X"DBDBDBDBDBD7D7D7D7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_6F => X"8D8D6D6D6D6D8D8D8D8D8D8D8D8E929292B2B2B6B6B6D6D7DBDBDBDBDBDBDBDB",
      INIT_70 => X"4969696969696949696D6D6D6D6D6D6969696D696D6D6D6D6D6D6D8D91929292",
      INIT_71 => X"69696969696969696969696969696969696969696949496969696D6969694949",
      INIT_72 => X"6969696969696969696969696969696969696969696969696969696969696969",
      INIT_73 => X"6969696949496969696969696969696969696969696969696969696969696969",
      INIT_74 => X"6969696969696969696D6D6D6D6D6D6969696969696969696969696969696969",
      INIT_75 => X"FFFBFBFBFBFBFBFBFADADADADADAD6D6B6B6B6B6B6B6B6B6B6B2B2918D8D6D6D",
      INIT_76 => X"FBFBFFFFFFFFFFFBFBFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_78 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFBFBFBFBFBFBFBFFFFFFFFFFFF",
      INIT_79 => X"DADADADADADADADADADADADADADADADADADADADADADADAFAFAFAFAFAFAFAFAFA",
      INIT_7A => X"B6B6B6B6B6B6B6B6B6B6D6D6B6B6D6D6DADADADADADADADADADAD6D6DADADADA",
      INIT_7B => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_7C => X"969696969696969696B6B6B6B696B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_7D => X"B696929292929292929292929292929292929292969696969696969696969696",
      INIT_7E => X"92929292929292929292929292929292929292929292929296B6B6B6B6B6B6B6",
      INIT_7F => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6969292929296B6B6B6B6B696929292929296",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__91_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__91_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__91\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      I1 => addra(12),
      I2 => addra(10),
      I3 => addra(11),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__91_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__91\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      I1 => addrb(14),
      I2 => addrb(12),
      I3 => addrb(13),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__91_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized111\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized111\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized111\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized111\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__66_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__66_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"B7B7B7B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_01 => X"B7B7B7B7B7B7B7B7B6B6B6B6B6B6B6B6B7B7B7B6B6B6B6B6B6B6B6B6B6B6B6B7",
      INIT_02 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_03 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_04 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_05 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_06 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_07 => X"DBDBDBDBDBDBDBDBD7D7D7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_08 => X"6D6D6D6D6D6D8D8D8D8D8D8D8E929292B2B2B6B6B6B6D7D7DBDBDBDBDBDBDBDB",
      INIT_09 => X"4969696969696969696D6D6D6D6D696969696D6D6D6D6D6D6D6D6D8D9292928D",
      INIT_0A => X"6969696969696969696969696969696969696969694949696969696969694949",
      INIT_0B => X"6969696969696969696969696969696969696969696969696969696969696969",
      INIT_0C => X"6969694949496969696969696969696969696969696969696969696969696969",
      INIT_0D => X"69696969696969696D6D6D6D6D6D696969696969696969696969696969696969",
      INIT_0E => X"FFFFFBFBFBFBFBFBFADADADADADADAD6D6D6D6D6B6B6B6B6B2918D8D6D6D6D6D",
      INIT_0F => X"FBFBFFFFFFFFFFFBFBFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFBFBFBFBFBFBFBFFFFFFFFFFFF",
      INIT_12 => X"DADADADADADADADADADADADADADADADADADADAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_13 => X"B6B6B6B6B6B6B6B6B6D6D6D6D6B6D6D6DADADADADADADADADAD6D6D6D6DADADA",
      INIT_14 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_15 => X"96969696969696969696B6B6B696B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_16 => X"9692929292929292929292929292929292929292929696969696969696969696",
      INIT_17 => X"92929292929292929292929292969292929292929292929296B6B6B6B6B6B6B6",
      INIT_18 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B69692929296B6B6B6B6B692929292929296",
      INIT_19 => X"B7B7B7B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_1A => X"B7B7B7B7B7B7B7B7B6B6B6B6B6B6B6B6B7B7B7B6B6B6B6B6B6B6B6B6B6B6B6B7",
      INIT_1B => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_1C => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_1D => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_1E => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_1F => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_20 => X"DBDBDBDBDBDBDBDBDBDBD7D7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_21 => X"6D6D6D6D6D8D8D8E92929292929292B2B6B6B6B6B6D7D7D7D7D7D7DBDBDBDBDB",
      INIT_22 => X"6969696969696969696D6D6D6D6D696969696D6D6D6D6969696D6D9292928D6D",
      INIT_23 => X"6969696969696969696969696969696969696969494949496969696969696969",
      INIT_24 => X"6969696969696969696969696969696969696969696969696969696969696969",
      INIT_25 => X"6969694949496969696969696969696969696969696969696969696969696969",
      INIT_26 => X"696969696969696D6D6D6D6D6D69696969696969696969696969696969696969",
      INIT_27 => X"FFFFFBFBFBFBFFFBFADADADADADADADAD6D6D6D6D6B6B6B2918D6D6D6D6D6D6D",
      INIT_28 => X"FBFFFFFFFFFFFFFBFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFBFBFBFBFBFBFBFFFFFFFFFFFF",
      INIT_2B => X"DADADADADADADADADADADADADADADADADADADAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_2C => X"B6B6B6B6B6B6B6B6B6D6D6D6D6D6D6D6DADADADADADADADADAD6D6D6D6DADADA",
      INIT_2D => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_2E => X"96969696969696969696B6B6B696B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_2F => X"9696969692969696969292929292929292929292929696969696969696969696",
      INIT_30 => X"92929292929292929292929292929292929292929292929296B6B6B6B6B69696",
      INIT_31 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6969292929296B6B6B69692929292929292",
      INIT_32 => X"B7B7B7B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_33 => X"B7B7B7B7B7B7B7B7B6B6B6B6B6B6B6B6B7B7B7B6B6B6B6B6B6B6B6B6B6B6B6B7",
      INIT_34 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_35 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_36 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_37 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_38 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7D7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_39 => X"DBDBDBDBDBDBDBDBDBDBDBD7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_3A => X"6D6D6D6D6D8D8D929292929292B2B2B6B6B6B6B6D7D7D7D7D7D7D7D7DBDBDBDB",
      INIT_3B => X"69696969696969696D6D6D6D6D6D696969696D6D69696949696D8D92928D6D69",
      INIT_3C => X"6969696969696969696969696969696969696969494949496969696969696969",
      INIT_3D => X"6969696969696969696969696969696969696969696969696969696969696969",
      INIT_3E => X"6969694949496969696969696969696969696969696969696969696969696969",
      INIT_3F => X"6D69696969696D6D6D6D6D6D6969696969696969696969696969696949496969",
      INIT_40 => X"FBFBFBFBFBFFFFFFFBFADADADADADADADADAD6D6B6B6B291918D6D6D6D6D6D8D",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFBFBFBFBFFFFFFFFFFFF",
      INIT_44 => X"DADADADADADADADADADADADADADADADADADADADAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_45 => X"B6B6B6B6B6B6B6B6B6B6B6D6D6D6D6D6D6D6DADADADADADADADAD6D6DADADADA",
      INIT_46 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_47 => X"969696969696969696B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_48 => X"B6B6B6B6B6B6B6B6B6B692929292929292929292929292969696969696969696",
      INIT_49 => X"92929292929292929292929292929292929292929292929296969296969696B6",
      INIT_4A => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B69692929292929292929292929292929292",
      INIT_4B => X"B7B7B7B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6929292929292",
      INIT_4C => X"B7B7B7B7B7B7B7B7B7B6B6B6B6B6B6B6B6B6B6B7B7B7B6B6B6B6B6B6B6B6B6B7",
      INIT_4D => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_4E => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_4F => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_50 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_51 => X"B7B7D7D7B7B7B7B7B7B7B7B7B7B7B7B7B7B7D7D7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_52 => X"DBDBDBDBDBDBDBDBD7D7D7D7D7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_53 => X"69696D6D6D6D8D9292929292B2B6B6B6B6B6D7D7D7D7D7D7DBDBD7DBDBDBDBDB",
      INIT_54 => X"696969696969696D6D6D6D6D6D69696969696D6D69694949696D8D8D8D6D6D69",
      INIT_55 => X"696969696969696969696969696D696969696969694949494969696969696969",
      INIT_56 => X"6969696969696969696969696969696969696949494969696949496969696969",
      INIT_57 => X"6969696969696969696969694949696969696969696969696969696969696969",
      INIT_58 => X"69696969696D6D6D6D6D6D696969696969696969696969696969696949496969",
      INIT_59 => X"FFFBFBFBFBFBFFFFFBFADADADAFADADADADAD6D6B6B6B291918D8D8D8D8D8D8D",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFBFBFBFBFFFFFFFFFFFF",
      INIT_5D => X"DADADADADADADADADADADADADADADADADADADADAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_5E => X"B6B6B6B6B6B6B6B6B6B6B6B6D6D6D6D6D6D6DADADADADADADADAD6DADADADADA",
      INIT_5F => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_60 => X"96969696969696B696B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_61 => X"B6B6B6B6B6B6B6B6B6B692929292929292929292929292929292969696969696",
      INIT_62 => X"92929292929292929296969292929292929292929292929292929292969696B6",
      INIT_63 => X"B6B6B6B6B6B6B6B6B6B6B6B69292929292929292929292929292929292929292",
      INIT_64 => X"B7B7B7B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6929292929292",
      INIT_65 => X"B7B7B7B7B7B7B7B7B7B7B6B6B6B6B6B6B6B6B6B7B7B7B6B6B6B6B6B6B6B6B6B7",
      INIT_66 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_67 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_68 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_69 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_6A => X"B7B7D7D7B7B7B7B7B7B7B7B7B7B7B7B7B7B7D7D7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_6B => X"DBDBDBDBDBDBDBDBDBD7D7D7D7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_6C => X"6969696D6D6D8D8E929292B2B2B6B6B6B7D7D7D7D7D7D7DBDBDBDBDBDBDBDBDB",
      INIT_6D => X"6969696969696D6D6D6D6D6D69696969696D6D6D696969696D6D8D8D6D6D6969",
      INIT_6E => X"6969696969696969696969696969696969696969696949494969696969696969",
      INIT_6F => X"6949496969696969696969696969696969696949494949494949494969696969",
      INIT_70 => X"6969696969696969696969694949696969696969696969696969696969696969",
      INIT_71 => X"6D696969696D6D6D6D6D6D696969696969696969696969696969696969496969",
      INIT_72 => X"FFFFFBFBFBFBFBFBFBFAFAFAFAFADADADADADAD6B6B6B6B2919191918D8D9191",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFBFBFBFFFFFFFFFFFF",
      INIT_76 => X"DADADADADADADADADADADADADADADADADADADADAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_77 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6D6D6D6D6D6DADADADADADADADADADADADA",
      INIT_78 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_79 => X"9696969696B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_7A => X"B6B6B6B6B6B6B6B6B6B692929292929292929292929292929292929292969696",
      INIT_7B => X"929292929292929296B6B6969296929292929292929292929292929292929296",
      INIT_7C => X"B6B6B6B6B6B6B6B6B69292929292929292929292929292929292929292929292",
      INIT_7D => X"B7B7B7B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B69292929292",
      INIT_7E => X"B7B7B7B7B7B7B7B7B7B7B6B6B6B6B6B6B6B6B6B7B7B6B6B6B6B6B6B6B6B6B6B6",
      INIT_7F => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__66_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__66_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__66\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      I1 => addra(11),
      I2 => addra(10),
      I3 => addra(12),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__66_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__66\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      I1 => addrb(13),
      I2 => addrb(12),
      I3 => addrb(14),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__66_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized112\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    addra_11_sp_1 : out STD_LOGIC;
    addrb_13_sp_1 : out STD_LOGIC;
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 18 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized112\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized112\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized112\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__67_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__67_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal addra_11_sn_1 : STD_LOGIC;
  signal addrb_13_sn_1 : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  addra_11_sp_1 <= addra_11_sn_1;
  addrb_13_sp_1 <= addrb_13_sn_1;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_01 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_02 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_03 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_04 => X"DBDBDBDBDBDBDBDBDBD7D7D7D7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_05 => X"6969696D6D6D6D8D8E929292B2B6B6B6D7D7DBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_06 => X"6969696969696D6D6D6D6D6D6D6969696D6D6D696969696D6D8D8D6D6D696969",
      INIT_07 => X"6969696969696969696969696969696969696969696949494969696969696969",
      INIT_08 => X"6949494969696969696969696969696969696949494969694949494969696969",
      INIT_09 => X"6969696969696969696969694949696969696969696969696969696969696969",
      INIT_0A => X"6D6969696D6D6D6D6D6D6D696969696969696969696969696969696969696969",
      INIT_0B => X"FFFFFBFBFBFBFBFBFBFAFAFAFAFAFADADADADAD6D6D6B6B6B6B2B29191919191",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFBFBFBFFFFFFFFFFFF",
      INIT_0F => X"DADADADADADADADADADADADADADADADADADADADAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_10 => X"B6B6B6B6B6B6B6B6B6B6B6B6D6D6D6D6D6D6D6D6DADADADADADADADADADADADA",
      INIT_11 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_12 => X"9696969696B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_13 => X"96B6B6B6B6B6B6B6B69692929292929292929292929292929292929292969696",
      INIT_14 => X"9292929292929292B6B6B6B696B6969292929292929292929292929292929292",
      INIT_15 => X"92B6B6B6B6B6B6B6B6B6B6929292929292929292929292929292929292929292",
      INIT_16 => X"B7B7B7B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B692929292",
      INIT_17 => X"B7B7B7B7B7B7B7B7B7B7B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_18 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_19 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_1A => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_1B => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_1C => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_1D => X"DBDBDBDBDBDBDBDBDBD7D7D7D7D7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_1E => X"6969696D6D6D6D6D8D929292B2B6B6B6D7D7DBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_1F => X"6969696969696D6D6D6D6D6D696969696969696969696D6D8D8D8D6D6D696969",
      INIT_20 => X"6969696969696969696969696969696949696969696969696969696969696969",
      INIT_21 => X"6969696969696969696969696969696969696969496969696949494949696969",
      INIT_22 => X"6969696969696969696969696949696969696969696969696969696969696969",
      INIT_23 => X"6D6D696D6D6D6D6D6D6D6D696969696969696969696969696969696969696969",
      INIT_24 => X"FFFFFFFBFBFBFBFBFBFBFBFBFAFAFADADADADADADAD6D6D6B6B6B6B2B2919191",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFBFBFBFFFFFFFFFFFF",
      INIT_28 => X"DADADADADADADADADADADADADADADADADADADADAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_29 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6D6D6D6D6D6DADADADADADADADADADADADA",
      INIT_2A => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_2B => X"92969696B6B6B6B6B6B6B6B6B69696B6B6B6B6B6B696B6B6B6B6B6B6B6B6B6B6",
      INIT_2C => X"9296B6B6B6B6B6B6B69692929292929292929292929292929292969296969696",
      INIT_2D => X"9292929292929296B6B6B6B6B6B6B69692929292929292929292929292929292",
      INIT_2E => X"9292B6B6B6B6B6B6B6B6B6B69692929292929292929292929292929292929292",
      INIT_2F => X"B7B7B6B6B6B6B6B7B7B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6929292",
      INIT_30 => X"B7B7B7B7B7B7B7B7B7B7B7B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_31 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_32 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_33 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_34 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_35 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_36 => X"DBDBDBDBDBDBDBDBDBDBD7D7D7D7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_37 => X"6D6D6D6D6D6D8D8D8E929292B2B6B6B6D7D7DBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_38 => X"69696969696D6D6D6D6D6D6D696969696969696969696D8D91918D6D6969696D",
      INIT_39 => X"6969696969696969696969696969696949696969696969696969496969696969",
      INIT_3A => X"6969696969696969696969696969696969696969696969696969494949696969",
      INIT_3B => X"6969696969696969696969696969696969694969696969696969696969696969",
      INIT_3C => X"6D6D696D6D6D6D6D6D6D6D696969696969696969696969696969696969696969",
      INIT_3D => X"FFFFFFFBFBFBFBFBFBFBFBFBFBFBFAFADADADADADADADAD6D6D6B6B6B2919191",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFBFBFBFFFFFFFFFFFF",
      INIT_41 => X"DADADADADADADADADADADADADADADADADADADADAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_42 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6D6D6D6D6D6DADADADADADADADADADADADA",
      INIT_43 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_44 => X"92929696B6B6B6B6B6B6B6B696929696B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_45 => X"929296B6B6B6B6B6B69292929292929292929292929696969696969696969696",
      INIT_46 => X"9292929292929296B6B6B6B6B6B6B6B692929292929292929292929292929292",
      INIT_47 => X"929292B6B6B6B6B6B6B6B6B6B6B6B6B6B6969696929292929292929292929292",
      INIT_48 => X"B6B6B6B6B6B6B6B7B7B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B69292",
      INIT_49 => X"B7B7B7B7B7B7B7B7B7B7B7B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_4A => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_4B => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_4C => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_4D => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_4E => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_4F => X"DBDBDBDBDBDBDBDBDBDBDBD7D7D7D7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_50 => X"8D8D929292929292929292B2B2B6B6B6B7D7DBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_51 => X"6969696D6D6D6D6D6D6D6D696969696969494949696D6D8D92918D6D69696D6D",
      INIT_52 => X"6969696969696969696969696969696949696969696969696969496969696969",
      INIT_53 => X"6969696969696969696969696969696969696969696969696969494949696969",
      INIT_54 => X"6969696969696969696969696969696969694949696969696969696969696969",
      INIT_55 => X"6D6D696D6D6D6D6D6D6D69696969696969696969696969696969696969696969",
      INIT_56 => X"FFFFFFFBFBFBFBFBFBFFFFFFFBFBFAFAFADADADADADADADAD6B6B6B6B2919191",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFBFBFFFFFFFFFFFF",
      INIT_5A => X"DADADADADADADADADADADADADADADADADADADADAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_5B => X"B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6D6D6D6DADADADADADADADADADADADADADA",
      INIT_5C => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_5D => X"92929696B6B6B6B6B6B6B6B696929696B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_5E => X"92929696B6B6B6B6B69692929292929292929292929696969696969292969696",
      INIT_5F => X"9292929292929296B6B6B6B6B6B6B6B696929292929292929292929292929292",
      INIT_60 => X"929292B6B6B6B6B6B6B6B6B6B6B6B6B6B6B69696969292929292929292929292",
      INIT_61 => X"B6B6B6B6B6B6B6B7B7B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B69292",
      INIT_62 => X"B7B7B7B7B7B7B7B7B7B7B7B7B6B6B6B6B6B7B6B6B6B6B6B7B7B7B7B6B6B6B6B6",
      INIT_63 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_64 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_65 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_66 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_67 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_68 => X"DBDBDBDBDBDBDBDBDBDBDBDBD7D7D7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_69 => X"8D929292929292929292B2B2B6B6B6B6D7DBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_6A => X"6969696D6D6D6D6D6D6D6D696969696969494949696D8D92928D6D6D6D6D6D6D",
      INIT_6B => X"6969696969696969696969696969696949696969696969696969496969696969",
      INIT_6C => X"6969696969696969696969696969696969696969696969696969494949496969",
      INIT_6D => X"6969696969696969696969696969696969694949696969696969696969696969",
      INIT_6E => X"6D6969696D6D6D6D6D6D69494969696969696969696969696969696969696969",
      INIT_6F => X"FFFFFFFFFBFBFBFBFFFFFFFFFFFBFAFAFAFAFAFADADADADAD6B6B6B291918D8D",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFEFAFBFFFFFFFFFFFF",
      INIT_73 => X"DADADADADADADADADADADADADADADADADADADADAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_74 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6D6D6D6DADADADADADADADADADADADADADA",
      INIT_75 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_76 => X"92929696B6B6B6B6B6B6B6B6B69696B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_77 => X"92929296B6B6B6B6B69692929292929292929292929296969292929292929292",
      INIT_78 => X"9692929292929292B6B6B69696B6B6B692929292929292929292929292929292",
      INIT_79 => X"92929292B6B6B6B6B6B6B6B6B6B6B6B6B6B6B696969292929292929292929292",
      INIT_7A => X"B6B6B6B6B6B6B6B6B7B6B6B6B6B6B6B6B6B6B6B6B6B2B6B6B6B6B6B6B6B69292",
      INIT_7B => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B6B7B7B7B7B7B6B6B6B7B7B7B7B7B7B7B6B6B6",
      INIT_7C => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_7D => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_7E => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_7F => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__67_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__67_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__67\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => addra_11_sn_1,
      I1 => addra(16),
      I2 => addra(10),
      I3 => addra(15),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__67_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__67\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => addrb_13_sn_1,
      I1 => addrb(18),
      I2 => addrb(12),
      I3 => addrb(17),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__67_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => addra(11),
      I1 => ena,
      I2 => addra(14),
      I3 => addra(13),
      I4 => addra(12),
      O => addra_11_sn_1
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => addrb(13),
      I1 => enb,
      I2 => addrb(16),
      I3 => addrb(15),
      I4 => addrb(14),
      O => addrb_13_sn_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized113\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized113\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized113\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized113\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__46_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__46_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_01 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBD7D7D7B7B7B7B7B7D7D7D7B7B7B7B7B7B7B7B7",
      INIT_02 => X"8E929292B2B2B2B2B2B2B2B6B6B6B7D7DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_03 => X"4969696D6D6D6D6D6D6D6D696969696949494949696D9192918D6D6D6D6D6D6D",
      INIT_04 => X"6969696969696969696969696969696949696969696969696969696969694949",
      INIT_05 => X"6969696969696969696969696969696969696969696969696969694949496969",
      INIT_06 => X"6969696969696969696969696969696969694949696969696969696969696969",
      INIT_07 => X"696969696D6D6D6D6D6D69494969696969696969696969696969696969696969",
      INIT_08 => X"FFFFFFFFFBFBFBFFFFFFFFFFFFFBFBFAFAFAFAFAFADADADAD6B6B6B29191918D",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFEFAFFFFFFFFFFFFFF",
      INIT_0C => X"DADADADADADADADADADADADADADADADADADADADAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_0D => X"B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6D6D6D6DADADADADADADADADADADADADADA",
      INIT_0E => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_0F => X"92929696B6B6B6B6B6B6B6B6B696B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_10 => X"9292929696B6B6B6B6B6B6B6B696929292929292929292929292929292929292",
      INIT_11 => X"96929292929292929292929292B6B69692929292929292929292929292929292",
      INIT_12 => X"92929292B6B6B6929292929292969696B6B6B696969692929292929292929292",
      INIT_13 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B2B6B6B6B6B6B6B6929292",
      INIT_14 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_15 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_16 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_17 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_18 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_19 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_1A => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBD7D7D7B7B7D7D7D7D7D7D7B7B7B7B7B7B7B7",
      INIT_1B => X"8D8E929292B2B2B2B2B6B6B6B6D7D7DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_1C => X"4949696D6D6D6D6D6D6D6D6D69696969694949696D8D92928D6D6D6D6D6D6D6D",
      INIT_1D => X"6969696969696969696969696969696949696969696969696969696969494949",
      INIT_1E => X"6969696969696969696969696969696969696969696969696969696969696969",
      INIT_1F => X"6969696969696969696969696969696969696969696969696969696969696969",
      INIT_20 => X"6D696969696D6D6D6D6949494969696969696969696969696969696969696969",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFBFBFBFBFAFBFBFBFADADAD6D6B6B6B2919191",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFEFEFBFFFFFFFFFFFFFF",
      INIT_25 => X"DADADADADADADADADADADADADADADADADADADADAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_26 => X"B6B6B6B6B6B6B6B6B6B6B6B6D6D6D6D6D6D6DADADADADADADADADADADADADADA",
      INIT_27 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_28 => X"9292969696B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_29 => X"92929296B6B6B6B6B6B6B6B6B6B6B69692929292929292929292929292929292",
      INIT_2A => X"9692929292929292929292929292929292929292929292929292929292929292",
      INIT_2B => X"92929292B6B6B6B6B6B6B6929696969696969696969692929292929292929292",
      INIT_2C => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B2B6B6B6B6B6B692929292",
      INIT_2D => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_2E => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_2F => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_30 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_31 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_32 => X"B7B7B7B7D7D7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_33 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBD7D7D7D7D7D7D7DBDBDBD7D7B7B7B7B7B7B7",
      INIT_34 => X"6D8D929292B2B2B6B6B6B6B6D7DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_35 => X"4969696D6D6D6D6D6D6D6969696969696969696D6D8D92918D6D6D6D6D6D6D6D",
      INIT_36 => X"6969696969696969696969696969696949696969696969696969696969494949",
      INIT_37 => X"6969696969696969696969696969696969696969696969696969696969696969",
      INIT_38 => X"6969696969696969696969696969696969696969696969696969696969696969",
      INIT_39 => X"6D6D6969696969696D6949494949696969696969696969696969696969696969",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFBFBFBFBFBFBFBFBFBFADADADAD6B6B6B6B29191",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FAFAFAFAFAFAFAFAFAFAFADAFAFAFAFAFAFAFAFAFAFAFAFEFAFFFFFFFFFFFFFF",
      INIT_3E => X"DADADADADADADADADADADADADADADADADADADADAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_3F => X"B6B6B6B6B6B6B6B6B6B6B6B6D6D6D6D6D6D6D6DADADADADADADADADADADADADA",
      INIT_40 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_41 => X"929292969696B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_42 => X"92929696B6B6B6B6B6B6B6B6B6B6B69692929292929292929292929292929292",
      INIT_43 => X"B692929292929292929292929292929292929292929292929292969292929292",
      INIT_44 => X"929292B6B6B6B6B6B6B6B6B69696969292929292969692929292929292929296",
      INIT_45 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B2B2B2B6B6B6B69292929292",
      INIT_46 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_47 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_48 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_49 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_4A => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_4B => X"B7B7B7D7D7D7D7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_4C => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBD7D7D7D7D7DBDBDBDBDBDBDBD7B7B7B7B7B7",
      INIT_4D => X"6D8D929292B2B6B6B6B6D7D7DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_4E => X"69696D6D6D6D6D6D6D6D696969696969696D6D6D8D91918D6D6D6D6D6D6D6D6D",
      INIT_4F => X"6969696969696969696969696969694949696969696969696969696969494949",
      INIT_50 => X"6969696969496969696969696969696969696969696969696969696969696969",
      INIT_51 => X"6969696969696969696969696969696969696969696969696969696949494949",
      INIT_52 => X"6D6D696969696969696949494949696969696969696969696969696969696969",
      INIT_53 => X"FBFFFFFFFFFFFFFFFFFFFFFBFBFBFBFBFBFBFBFBFBFADADADAD6D6B6B6B2B2B1",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFB",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"FAFAFAFAFAFAFAFAFAFADADADAFAFAFAFAFAFAFAFAFAFAFEFAFBFFFFFFFFFFFF",
      INIT_57 => X"DADADADADADADADADADADADADADADADADADADADAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_58 => X"B6B6B6B6B6B6B6B6B6B6B6D6D6D6D6D6D6D6D6D6DADADADADADAD6D6DADADADA",
      INIT_59 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_5A => X"929292969696B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B69696B6B6B6B6B6B6B6",
      INIT_5B => X"929296B6B6B6B6B6B6B6B6B6B6B6B6B696929292929292929292929292929292",
      INIT_5C => X"B692929292929292929292929292929292929292929292929292969692929292",
      INIT_5D => X"929292B6B6B6B6B6B6B6B69292929292929292929696929292929292929296B6",
      INIT_5E => X"B7B6B6B69696B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B2B2B6B6B6929292929292",
      INIT_5F => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_60 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_61 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_62 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_63 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_64 => X"B7B7D7D7D7D7D7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_65 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD7D7D7D7DBDBDBDBDBDBDBDBDBD7D7D7D7",
      INIT_66 => X"6D6D8E929292B2B6B6B6D7D7DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_67 => X"696D6D6D6D6D6D6D6D696969696969696D6D6D8D8D8D8D8D6D6D6D6D6D6D6D6D",
      INIT_68 => X"6969696969696969696969696969694949696969696969696969696969696969",
      INIT_69 => X"6969696969696969696969696969696969696969696969696969696969696969",
      INIT_6A => X"6969696969696969696969696969696969696969696969696969696949494949",
      INIT_6B => X"6D6D6D6969696969696949494949696969696969694969696969696969696969",
      INIT_6C => X"FBFBFBFBFFFFFFFFFFFFFFFBFBFBFBFBFBFBFBFBFBFADADADAD6D6D6B6B6B6B2",
      INIT_6D => X"FBFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFB",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FAFAFAFAFAFAFAFAFAFAFADADADAFAFAFAFAFAFAFAFAFAFAFBFBFFFFFFFFFFFF",
      INIT_70 => X"DADADADADADADADADADADADADADADADADADADADAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_71 => X"B6B6B6B6B6B6B6B6B6B6B6D6D6D6D6D6D6D6D6D6DADADADADADAD6D6DADADADA",
      INIT_72 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_73 => X"9292929696B6B6B6B6B6B6B6B696B6B6B6B6B6B6B696969696B6B6B6B6B6B6B6",
      INIT_74 => X"969696B6B6B6B6B6B6B6B6B6B6B6B6B696929292929292929292929292929292",
      INIT_75 => X"9692929292929292929292929292929292929292929292929292969696969696",
      INIT_76 => X"929292B6B6B6B6B6B6B692929292929292929292969292929292929292929696",
      INIT_77 => X"B6B6B6B69696B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B692929292",
      INIT_78 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_79 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_7A => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_7B => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_7C => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_7D => X"D7D7D7D7DBDBD7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_7E => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD7D7D7DBDBDBDBDBDBDBDBDBDBDBDBD7",
      INIT_7F => X"6D6D8E929292B2B6B6B6D7D7DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__46_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__46_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      I1 => addra(11),
      I2 => addra(10),
      I3 => addra(12),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__46_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      I1 => addrb(13),
      I2 => addrb(12),
      I3 => addrb(14),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__46_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized114\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    addra_11_sp_1 : out STD_LOGIC;
    addrb_13_sp_1 : out STD_LOGIC;
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 18 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized114\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized114\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized114\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__47_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__47_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal addra_11_sn_1 : STD_LOGIC;
  signal addrb_13_sn_1 : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  addra_11_sp_1 <= addra_11_sn_1;
  addrb_13_sp_1 <= addrb_13_sn_1;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"6D6D6D6D6D6D6D6D6D696969694949696D6D8D8D8D8D6D6D6D6D6D6D6D6D6D6D",
      INIT_01 => X"6969696969696969696969696969696949696969696969696969696969696969",
      INIT_02 => X"6969696969696969696969696969696969696969696969696969696969696969",
      INIT_03 => X"6969696969696969696969696969696969696969696969696969696969494949",
      INIT_04 => X"6D6D6D6969696969696969494969696969696969696969696969696969696969",
      INIT_05 => X"FBFBFBFBFFFFFFFFFFFFFFFBFBFBFBFBFBFBFBFBFAFADADADAD6D6D6D6B6B6B6",
      INIT_06 => X"FBFBFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFBFFFFFFFFFFFBFB",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFEFEFEFAFAFAFAFAFBFBFFFFFFFFFFFF",
      INIT_09 => X"DADADADADADADADADADADADADADADADADADADADADAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_0A => X"B6B6B6B6B6B6B6B6B6D6D6D6D6D6D6D6DAD6D6D6DADADADADADADADADADADADA",
      INIT_0B => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_0C => X"9292929696B6B6B6B6B6B6B6B696B6B6B6B6B6B6B6B6B69696B6B6B6B6B6B6B6",
      INIT_0D => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B69292929292929292929292929292",
      INIT_0E => X"92929292929292929292929292929292929292929292929292929696B6B6B6B6",
      INIT_0F => X"9292B6B6B6B6B6B6B6B692929292929292929292929292929292929292929292",
      INIT_10 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B69292",
      INIT_11 => X"B7B7B7B7B7B7B7B7B7B6B6B6B6B6B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_12 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_13 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_14 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_15 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_16 => X"D7D7D7DBDBDBD7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_17 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_18 => X"8D8E92929292B2B6B6B7D7B7D7DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_19 => X"6D6D6D6D6D6D6D6D6D696969494969696D6D8D8D8D8D6D6D6D6D6D6D6D6D6D6D",
      INIT_1A => X"6969696969696969696969696969696949696969696969696969696969696969",
      INIT_1B => X"6969696969696969696969696969696969696969696969696969696969696969",
      INIT_1C => X"4949496969696969696969696969696D6D696969696969696969696969694949",
      INIT_1D => X"6969696969696969696969696969696969696969696969696969696969696969",
      INIT_1E => X"FBFBFBFBFBFFFFFFFFFFFFFBFBFBFBFBFBFBFBFBFAFADADADADAD6D6D6B6B6B6",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFBFFFFFFFFFBFBFB",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFEFFFFFAFAFAFAFAFBFBFFFFFFFFFFFF",
      INIT_22 => X"DADADADADADADADADADADADADADADADADADADADADADAFAFAFAFAFAFAFAFAFAFA",
      INIT_23 => X"B6B6B6B6B6B6B6B6DADADAD6D6D6DADADADADADADADADADADADADADADADADADA",
      INIT_24 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_25 => X"9292969696B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_26 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B692929292929292929292929292",
      INIT_27 => X"929292929292929292929292929292929292929292929292929296B6B6B6B6B6",
      INIT_28 => X"9292B6B6B6B6B6B6B6B692929292929292929292929292929292929292929292",
      INIT_29 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B69292",
      INIT_2A => X"B7B7B7B7B7B7B7B7B6B6B7B6B6B7B7B7B7B7B7B7B7B7B7B7B7B7B6B6B6B7B7B7",
      INIT_2B => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_2C => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_2D => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_2E => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_2F => X"D7D7D7DBDBDBD7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_30 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD7D7D7D7D7D7D7D7D7D7D7D7",
      INIT_31 => X"8E9292929292B2B6B6B7D7D7DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_32 => X"6D6D6D6D6D6D6D6D69696969694969696D6D8D8D8D6D6D6D696D6D6D6D6D6D8D",
      INIT_33 => X"6969696969696969696969696969696969696969696969696969696969696969",
      INIT_34 => X"4969696969696969696969696969696969696969696969696969696969696969",
      INIT_35 => X"4949496969696969696969696969696D6D696969696969696969696969694949",
      INIT_36 => X"6969696969696949696969696969696969696969696969696969696969696969",
      INIT_37 => X"FBFBFBFBFBFBFFFFFFFFFFFBFBFBFBFBFBFBFBFBFAFADADADADAD6D6D6B6B6B6",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFBFBFFFFFBFBFBFB",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFEFFFFFAFAFAFAFAFBFBFFFFFFFFFFFF",
      INIT_3B => X"DADADADADADADADADADADADADADADADADADADADADADADAFAFAFAFAFAFAFAFAFA",
      INIT_3C => X"B6B6B6B6B6B6B6B6DADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_3D => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_3E => X"92969696B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_3F => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B692929292929292929292",
      INIT_40 => X"9292929292929292929292929292929292929292929292929296B6B6B6B6B6B6",
      INIT_41 => X"9292B6B6B6B6B6B6B69292929292929292929292929292929292929292929292",
      INIT_42 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B69292",
      INIT_43 => X"B7B7B7B7B7B7B7B7B6B6B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B6B6B6B6B7B7",
      INIT_44 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_45 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_46 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_47 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_48 => X"B7D7D7DBDBDBD7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_49 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD7D7D7D7D7D7D7D7D7D7B7B7B7",
      INIT_4A => X"8E929292929292B2B6B6D7DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_4B => X"6D6D6D6D6D6D6D6969696969694969696D8D8D8D8D6D6D6969696D6D6D8D8D8D",
      INIT_4C => X"6969696969696969696969696969696969696969696969696969696969496969",
      INIT_4D => X"4949696969696969696969696969696969696969696969696969696969696969",
      INIT_4E => X"4949496969696969696969696969696D6D696969696969696969696969694949",
      INIT_4F => X"6969694949494949494969696969696969696969696969696969696969696969",
      INIT_50 => X"FBFBFBFBFBFBFBFFFFFFFFFFFFFFFBFBFBFBFBFBFAFADADADAD6D6D6B6B6B2B2",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFBFBFFFFFFFBFB",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFEFFFAFAFAFAFAFBFBFFFFFFFFFFFFFF",
      INIT_54 => X"DADADADADADADADADADADADADADADADADADADADADADADAFAFAFAFAFAFAFAFAFA",
      INIT_55 => X"B6B6B6B6B6B6B6DADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_56 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_57 => X"9296B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_58 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B69292929292929292",
      INIT_59 => X"9292929292929292929292929296969292929292929292929296B6B6B6B6B6B6",
      INIT_5A => X"9292B6B6B6B6B692929292929292929292929292929292929292929292929292",
      INIT_5B => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B692",
      INIT_5C => X"B7B7B7B7B7B7B7B6B6B6B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B6B6B6B6B6B6B7",
      INIT_5D => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_5E => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_5F => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_60 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_61 => X"B7D7D7D7D7D7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_62 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD7B7D7D7B7B7B7B7B7B7B7B7B7",
      INIT_63 => X"8D6D6D6D8E8E9292B2B6B6D7D7D7D7DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_64 => X"6D6D6D6D6D6D6969696969696949696D8D8D8D8D6D6D6D696969696D6D6D8D8D",
      INIT_65 => X"6969696969696969696969696969696969696969696969696969696969496969",
      INIT_66 => X"4949496969696969694949496969696969696969696969696969696969696969",
      INIT_67 => X"6969696969696969696969696969696D69696969696969696969696969694949",
      INIT_68 => X"4949494949494949494949494969696969696949494969696969696969696969",
      INIT_69 => X"FBFBFBFBFBFBFFFFFFFFFFFBFBFBFBFBFBFBFBFBFAFADADAD6D6D6B6B6B2B1B1",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFBFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FAFAFAFAFAFAFAFAFAFAFAFEFEFAFAFAFAFAFAFAFAFAFBFBFBFFFFFFFFFFFFFF",
      INIT_6D => X"DADADADADADADADADADADADADADADADADADADADADADAFAFAFAFAFAFAFAFAFAFA",
      INIT_6E => X"B6B6B6B6B6B6B6DADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_6F => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_70 => X"92B6B6B6B6B6B6B6B6B6B6B6B696B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_71 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B69292929292929292",
      INIT_72 => X"929292929292929292929292929696969292929292929292969696B6B6B6B6B6",
      INIT_73 => X"92B6B6B6B6B69292929292929292929292929292929292929292929292929292",
      INIT_74 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B692",
      INIT_75 => X"B7B7B7B7B7B7B6B6B6B6B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B6B6B6B6B6B6B6",
      INIT_76 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_77 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_78 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_79 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_7A => X"B7D7D7D7D7D7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_7B => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD7D7B7D7D7D7D7D7D7B7B7B7B7B7",
      INIT_7C => X"6D6D6D6D8E8E929292B6B6B7D7D7D7DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_7D => X"6D6D6D6D6D6D696969696D6D6969696D8D8D8D8D6D6D69696969696D6D6D6D6D",
      INIT_7E => X"6969696969696969696969696969696969696969696969696969696969696969",
      INIT_7F => X"4949496969696969694949494969696969696969696969696969696969696969",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__47_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__47_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => addra_11_sn_1,
      I1 => addra(16),
      I2 => addra(10),
      I3 => addra(15),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__47_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => addrb_13_sn_1,
      I1 => addrb(18),
      I2 => addrb(12),
      I3 => addrb(17),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__47_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => addra(11),
      I1 => ena,
      I2 => addra(14),
      I3 => addra(13),
      I4 => addra(12),
      O => addra_11_sn_1
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => addrb(13),
      I1 => enb,
      I2 => addrb(16),
      I3 => addrb(15),
      I4 => addrb(14),
      O => addrb_13_sn_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized115\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    addra_11_sp_1 : out STD_LOGIC;
    addrb_13_sp_1 : out STD_LOGIC;
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 18 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized115\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized115\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized115\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__27_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__27_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal addra_11_sn_1 : STD_LOGIC;
  signal addrb_13_sn_1 : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  addra_11_sp_1 <= addra_11_sn_1;
  addrb_13_sp_1 <= addrb_13_sn_1;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"6969694949496969696969696969696969694949696969696969696969694949",
      INIT_01 => X"4949494949494949494949494949494969696949494949496969696969696969",
      INIT_02 => X"FFFFFBFBFBFBFFFFFFFFFFFBFBFBFBFBFBFBFBFAFADADAD6D6D6B6B6B2B1B191",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FAFAFAFAFAFAFAFAFAFAFEFEFEFAFAFAFAFAFAFAFAFAFBFBFBFFFFFFFFFFFFFF",
      INIT_06 => X"DADADADADADADADADADADADADADADADADADADADADADADAFAFAFAFAFAFAFAFAFA",
      INIT_07 => X"B6B6B6B6B6B6B6B6DADADADADAD6DADADADADADADADADADADADADADADADADADA",
      INIT_08 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_09 => X"96B6B6B6B6B6B6B6B6B6B6B696929696B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_0A => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6969292929292929292",
      INIT_0B => X"9292929292929292969692929296969692929292929292929292929696B6B6B6",
      INIT_0C => X"B6B6B6B6B6B69292929292929292929292929292929292929292929292929292",
      INIT_0D => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_0E => X"B7B7B7B7B7B6B6B6B6B6B7B7B7B7B7B7B7B7B7B7B7B7B7B7B6B6B6B6B6B6B6B6",
      INIT_0F => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_10 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_11 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_12 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_13 => X"B7B7D7D7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_14 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD7D7D7D7D7D7D7D7D7D7D7B7B7B7B7",
      INIT_15 => X"6D6D6D6D8E929292B2B6B6B6B7B7D7DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_16 => X"6D6D6D6D6D6D696969696D6D6D696D6D8D8D8D6D6D6D69696969696969696D6D",
      INIT_17 => X"696969696969696969696969696969694949696969696969696969496969696D",
      INIT_18 => X"4949496969696969694949494949696969696969696969696969696969696969",
      INIT_19 => X"6949494949494949696969696969696969694949496969696969696969694949",
      INIT_1A => X"4949494948484848494949494949494949494949494949494949494949696969",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFBFBFBFBFAFAFAFAFAFAFADADAD6D6B6B6B6B2B1B191",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"FAFAFAFAFAFAFAFAFAFAFEFEFEFEFAFAFAFAFAFAFAFAFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"DADADADADADADADADADADADADADADADADADADADADADAFAFAFAFAFAFAFAFAFAFA",
      INIT_20 => X"B6B6B6B6B6B6B6B6DADADADADAD6D6DADADADADADADADADADADADADADADADADA",
      INIT_21 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_22 => X"B6B6B6B6B6B6B6B6B6B6B6B69692929296B6B6B6B6B69696B6B6B6B6B6B6B6B6",
      INIT_23 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B69692929292929292",
      INIT_24 => X"9292929292929296969692929696969692929292929292929292929296B6B6B6",
      INIT_25 => X"B6B6929292B6929292B692929292929292929292929292929292929292929292",
      INIT_26 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_27 => X"B7B7B7B7B7B7B6B6B6B6B7B7B7B7B7B7B7B7B7B7B7B7B7B7B6B6B6B6B6B6B6B6",
      INIT_28 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_29 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_2A => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_2B => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_2C => X"B7B7D7D7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_2D => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD7D7D7D7D7D7D7D7D7D7D7D7D7D7B7",
      INIT_2E => X"696D6D6D8E929292B2B6B6B6B7D7D7DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_2F => X"6D6D6D6D6D696D6D69696D6D6D6D6D8D8D8D6D6D6D6D69696969696969696969",
      INIT_30 => X"6969696969696969696969696969696969696969696969696969696969696D6D",
      INIT_31 => X"4969696969696969694949494949696969696969696969696969696969696969",
      INIT_32 => X"4949494949494949496969696969696969494949496969696969696969696949",
      INIT_33 => X"4949494948484848484848494949494949494949494949494949494949494969",
      INIT_34 => X"FFFFFFFBFBFFFFFFFFFFFBFBFBFAFAFAFAFADADADADAD6D6B6B6B6B6B6B2B1B1",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"FAFAFAFAFAFAFAFAFAFAFEFFFEFEFEFAFAFAFAFAFAFFFFFFFFFFFFFFFFFFFFFF",
      INIT_38 => X"DADADADADADADADADADADADADADADADADADADADADADAFAFAFAFAFAFAFAFAFAFA",
      INIT_39 => X"B6B6B6B6B6B6B6B6B6DADADAD6D6D6DADADADADADADADADADADADADADADADADA",
      INIT_3A => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_3B => X"B6B6B6B6B6B6B6B6B6B6B6B69692929296B6B6B6B6969696B6B6B6B6B6B6B6B6",
      INIT_3C => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B696929292929296",
      INIT_3D => X"929292929292929696969696969696969292929292929292929292929296B6B6",
      INIT_3E => X"B69292929292929292B692929292929292929292929292929292929292929292",
      INIT_3F => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_40 => X"B7B7B7B7B7B7B7B6B6B6B7B7B7B7B7B7B7B7B7B7B7B7B7B6B6B6B6B6B6B6B6B6",
      INIT_41 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_42 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_43 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_44 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_45 => X"D7D7D7D7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_46 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD7D7D7D7D7D7D7D7D7D7D7D7D7D7",
      INIT_47 => X"696D6D6D8E929292B2B6B6B6B7D7DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_48 => X"8D8D6D6D6D696D6D6D6D6D6D6D6D6D8D8D6D6D6D6D6D69696969696969696969",
      INIT_49 => X"69696969696969696969696969696969696969696969696969696969696D6D6D",
      INIT_4A => X"6969696969696969694949494949696969696969696969696969696969696969",
      INIT_4B => X"4949494949494949494969696969694949494949496969696969696969696949",
      INIT_4C => X"4949494949484848484848484949494949494949494949494949494949494949",
      INIT_4D => X"FFFFFBFBFBFBFFFFFFFFFBFBFAFAFAFADADADADADAD6D6B6B6B6B6B6B6B6B2B2",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FAFAFAFAFAFAFAFAFAFAFEFFFFFEFEFAFAFAFAFAFAFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"DADADADADADADADADADADADADADADADADADADADADADADAFAFAFAFAFAFAFAFAFA",
      INIT_52 => X"B6B6B6B6B6B6B6B6B6D6D6D6D6D6D6DADADADADADADADADADADADADADADADADA",
      INIT_53 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_54 => X"B6B6B6B6B6B6B6B6B6B6B6B6B696929296B6B6B6B6969696B6B6B6B6B6B6B6B6",
      INIT_55 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B696969696B6B6",
      INIT_56 => X"9292929292929296969696969696969696929292929292929292929292B6B6B6",
      INIT_57 => X"B6929292929292B6929292929292929292929292929292929292929292929292",
      INIT_58 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_59 => X"B7B7B7B7B7B7B7B6B6B6B7B7B7B7B7B7B7B7B7B7B7B7B7B6B6B6B6B6B6B6B6B6",
      INIT_5A => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_5B => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_5C => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_5D => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_5E => X"D7D7D7D7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_5F => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD7D7D7D7D7D7D7D7D7D7D7D7D7",
      INIT_60 => X"696D6D6D6D8E929292B2B6B6B7DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_61 => X"8D8D8D6D6949696D6D6D696D6D6D8D8D6D6D6969696969696969696969696969",
      INIT_62 => X"696969696969696969696969696969696969696969696969696969696D6D6D8D",
      INIT_63 => X"69696969696D6969696949494949496969696969696969696969696969696969",
      INIT_64 => X"4949494949494949494949494949494949494949494969696969696969694949",
      INIT_65 => X"4949494949494848484848484849494949494949494949494949494949494949",
      INIT_66 => X"FFFFFBFBFBFBFFFFFFFFFBFBFAFAFADADADADADADAD6D6B6B6B6B6B6B6B6B2B2",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FAFAFAFAFAFAFAFAFAFAFEFFFFFFFEFAFAFAFAFAFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"DADADADADADADADADADADADADADADADADADADADADADAFAFAFAFAFAFAFAFAFAFA",
      INIT_6B => X"B6B6B6B6B6B6B6B6B6D6D6D6D6B6D6DADADADADADADADADADADADADADADADADA",
      INIT_6C => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_6D => X"B6B6B6B6B6B6B6B6B6B6B6B6B696929296B6B6B6B6969696B6B6B6B6B6B6B6B6",
      INIT_6E => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_6F => X"9292929292929296969696969696969696969292929292929292929296B6B6B6",
      INIT_70 => X"B6B6929292929292929292929292929292929292929292929292929292929292",
      INIT_71 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_72 => X"B7B7B7B7B7B7B7B6B6B6B7B7B7B7B7B7B7B7B7B7B7B7B7B6B6B6B6B6B6B6B6B6",
      INIT_73 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_74 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_75 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_76 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_77 => X"D7D7D7D7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_78 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD7D7D7D7D7D7D7D7D7D7D7D7",
      INIT_79 => X"6D6D6D6D6D8D8E92B2B6B6B6B7DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_7A => X"8D8D6D6D6949696D6D6D69696D8D8D8D6D696969696969696969696969696969",
      INIT_7B => X"6969696969696969696969696969696969696969696969696969696D6D6D6D8D",
      INIT_7C => X"6969696969696969696949494949696969696969696969696969696969696969",
      INIT_7D => X"4949494949494949494949494949494949494949494949696969696969694949",
      INIT_7E => X"4949494949494848484848484848494949494949494949494949484848494949",
      INIT_7F => X"FFFBFBFBFBFFFFFFFFFFFBFBFAFAFADADADADADAD6D6D6B6B6B6B6B6B6B6B6B2",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__27_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__27_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => addra_11_sn_1,
      I1 => addra(15),
      I2 => addra(10),
      I3 => addra(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__27_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => addrb_13_sn_1,
      I1 => addrb(17),
      I2 => addrb(12),
      I3 => addrb(18),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__27_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => addra(11),
      I1 => ena,
      I2 => addra(14),
      I3 => addra(13),
      I4 => addra(12),
      O => addra_11_sn_1
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => addrb(13),
      I1 => enb,
      I2 => addrb(16),
      I3 => addrb(15),
      I4 => addrb(14),
      O => addrb_13_sn_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized116\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clkb : in STD_LOGIC;
    clka : in STD_LOGIC;
    enb : in STD_LOGIC;
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized116\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized116\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized116\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_33\ : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 234 to 234 );
  signal enb_array : STD_LOGIC_VECTOR ( 234 to 234 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FAFAFAFAFAFAFAFAFAFAFEFFFFFFFEFAFAFAFAFAFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"DADADADADADADADADADADADADADADADADADADADADADADAFAFAFAFAFAFAFAFAFA",
      INIT_04 => X"B6B6B6B6B6B6B6B6B6D6D6D6D6B6D6DADADADADADADADADADADADADADADADADA",
      INIT_05 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_06 => X"96B6B6B6B6B6B6B6B6B6B6B6B696929296B6B6B6B6969696B6B6B6B6B6B6B6B6",
      INIT_07 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_08 => X"9292929292929296929296969696969696969692929292929292929292B6B6B6",
      INIT_09 => X"B6B6929292929292929292929292929292929292929292929292929292929292",
      INIT_0A => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_0B => X"B7B7B7B7B7B7B7B7B6B6B7B7B7B7B7B7B7B7B7B7B7B7B7B6B6B6B6B6B6B6B6B6",
      INIT_0C => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_0D => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_0E => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_0F => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_10 => X"D7D7D7D7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_11 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD7D7D7D7D7D7D7D7D7D7D7D7",
      INIT_12 => X"6D6D8D8D8D6D8E92B2B6B6B6B7DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_13 => X"8D8D6D6D6949696D6D6D69696D8D8D8D6D694969696969696969696969696969",
      INIT_14 => X"6969696969696969696969696969696969696969696969696969696D6D6D6D8D",
      INIT_15 => X"4969696969696969696969494949696969696969696969696969696969696969",
      INIT_16 => X"4949494949494949494949494949494949494949494949494969696969494949",
      INIT_17 => X"4949494949494948484848484848494949494949494949494949484848494949",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13 downto 3) => addrb(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(13 downto 5) => addra(8 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CLKARDCLK => clkb,
      CLKBWRCLK => clka,
      DIADI(15 downto 0) => dina(15 downto 0),
      DIBDI(15 downto 0) => dina(31 downto 16),
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_DOADO_UNCONNECTED\(15 downto 8),
      DOADO(7 downto 0) => DOADO(7 downto 0),
      DOBDO(15 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_DOPADOP_UNCONNECTED\(1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_33\,
      DOPBDOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => enb_array(234),
      ENBWREN => ena_array(234),
      REGCEAREGCE => enb,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => wea(0),
      WEBWE(2) => wea(0),
      WEBWE(1) => wea(0),
      WEBWE(0) => wea(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(11),
      I2 => addrb(12),
      I3 => addrb(14),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1\,
      O => enb_array(234)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => addra(11),
      I1 => addra(9),
      I2 => addra(10),
      I3 => addra(12),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\,
      O => ena_array(234)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized12\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    addra_13_sp_1 : out STD_LOGIC;
    addrb_15_sp_1 : out STD_LOGIC;
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 18 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized12\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized12\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized12\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__111_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__111_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal addra_13_sn_1 : STD_LOGIC;
  signal addrb_15_sn_1 : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  addra_13_sp_1 <= addra_13_sn_1;
  addrb_15_sp_1 <= addrb_15_sn_1;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FAFAF6F6D6D6D6D6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6F6F6F6D6D6",
      INIT_01 => X"D6D6D6D6D6D6F6F6D6D6D6D6D6D6D6D6D6D6F6F6F6F6D6D6D6D6D6D6D6F6FAFA",
      INIT_02 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_03 => X"D6D6D6F6F6F6F6F6F6F6F6D6D6D6D6D6D6D6F6FAFAFAFAFAFAD6D6D6FAFAFAD6",
      INIT_04 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6FAFAFAFAFAFAFAFAFAFAFAFAF6D6D6D6D6",
      INIT_05 => X"D6D6D6D6D6D6D6D6D6D6D6F6D6D6D6D6D6F6D6D6D6D6D6D6D6D6D6D6D2D2D6D6",
      INIT_06 => X"D7D7D7D7D7D7D7D7D7D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_07 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D7D7D7D7D7D7D7D7D7D7D7",
      INIT_08 => X"D2D2D2D2D2D2D2D2D2D6D6D6D6D6D6D6D6D6D7D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_09 => X"AEAEAEAEB2B2B2D2B2B2B2D2D2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_0A => X"DADAFAFAFAFAFAFAFAFAFAFAF6F6D6D6D6D2B2B2B2B2AEADADADAEAEAEAEAEAE",
      INIT_0B => X"D6D6D6D6D6D6D6D6D6D6D6D6DADADADADADADADADAD6D6D6D6D5D5D5D5D5D5D5",
      INIT_0C => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_0D => X"D6D6D6D6D6D6D6D6D6D6D6D6D5D5D5D5D6D6D6D6D6D6D6D5D6D6D6D6D6D6D6D6",
      INIT_0E => X"D6D6D6D6D6D6D6D6D6D6D6D6D5D5D5D5D5D5D5D5D6D6D6D6D6D6D6D6D5D5D6D6",
      INIT_0F => X"FAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_10 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_11 => X"FAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_12 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_13 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6FAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_14 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6D6F6F6F6FAF6",
      INIT_15 => X"D6D6D6D6D6F6FAFAF6F6F6F6F6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_16 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6",
      INIT_17 => X"FAFAFAFAD6D6D6D6D6D6D6D6D6D6D6D6D6D6F6F6F6F6F6F6F6F6F6FAFAFAFAFA",
      INIT_18 => X"D6D6D6D6D6D6D6D6D6D6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_19 => X"FAFAFAF6F6F6F6F6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6D6",
      INIT_1A => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6F6D6D6D6D6D6D6D6F6FAFA",
      INIT_1B => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_1C => X"D6D6D6D6F6F6F6F6F6F6F6F6F6F6F6D6D6F6FAFAFAFAFAFAFAD6D6D6D6D6D6D6",
      INIT_1D => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6FAFAFAFAFAFAFAFAFAFAFAD6D6D6D6D6",
      INIT_1E => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_1F => X"D7D7D7D7D7D7D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_20 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7",
      INIT_21 => X"D2D2D2D6D6D6D2D2D2D6D6D6D6D6D6D6D6D7D7D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_22 => X"AEAEAEAEB2B2B2D2D2B2B2D2D2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2D2D2",
      INIT_23 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAF6D6D6D6D2D2B2B2B2AEAEADADADADAEAEAEAE",
      INIT_24 => X"D6D6D6D6D6D6D6D6D6D6D6DADADADADADADADADADADAD6D6D6D5D5D5D5D5D5D5",
      INIT_25 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DAD6D6D6D6D6",
      INIT_26 => X"D6D6D6D6D6D6D5D5D5D5D5D5D5D5D5D5D6D6D6D6D6D6D5D5D5D6D6D6D6D6D6D6",
      INIT_27 => X"D6D6D6D6D6D6D6D6D6D6D6D5D5D5D5D5D5D5D5D5D5D6D6D6D5D5D6D5D5D5D5D6",
      INIT_28 => X"FAF6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_29 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_2A => X"FAFAFAFAFAFAFAF6FAFAFAF6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_2B => X"FAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_2C => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_2D => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6D6D6F6F6F6F6F6",
      INIT_2E => X"F6D6D6D6D6F6F6FAF6F6F6F6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_2F => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6",
      INIT_30 => X"FAFAFAF6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6F6F6F6F6F6F6F6FAFAFAFAFA",
      INIT_31 => X"D6D6D6D6D6D6D6D6D6D6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_32 => X"FAFAFAFAF6F6F6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6",
      INIT_33 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6FA",
      INIT_34 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_35 => X"D6D6D6D6D6D6F6F6F6F6F6F6F6FAF6F6F6FAFAFAFAFAFAFAF6D6D6D6D6D6D6D6",
      INIT_36 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6FAFAFAFAFAFAFAFAFAD6D6D6D6D6D6",
      INIT_37 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_38 => X"D7D7D7D7D7D7D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_39 => X"D6D6D6D6D6D6D6D6D6D6D6D7D7D6D6D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7",
      INIT_3A => X"D2D6D6D6D6D6D6D2D2D6D6D6D6D6D6D6D6D6D7D6D6D6D6D6D6D6D7D7D7D7D7D7",
      INIT_3B => X"AEAEAEAEAEB2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2D2D2D2D2D2",
      INIT_3C => X"FAFAFAFAFAFAFAFAFAFAFAFAFAF6D6D6D6D2D2B2B2B2AEAEADADADADADAEAEAE",
      INIT_3D => X"D6D6D6D6D6D6D6D6D6DADADADADADADADADADADADAD6D6D6D6D5D5D5D5D5D5D5",
      INIT_3E => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADAD6D6D6D6",
      INIT_3F => X"D6D6D6D6D6D6D5D5D5D5D5D5D5D5D5D5D5D6D6D6D6D5D5D5D5D5D5D6D6D6D6D6",
      INIT_40 => X"D6D6D6D6D6D6D6D6D6D5D5D5D5D5D5D5D5D5D5D5D5D6D6D6D5D5D6D5D5D5D5D6",
      INIT_41 => X"FAF6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_42 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_43 => X"FAFAFAFAFAFAFAF6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_44 => X"FAFAFAFAFAFAFAFAFAFAFAFAF6F6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_45 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6FAFAFAFAFAFAFAF6F6F6FAFAFAFAFA",
      INIT_46 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6D6D6D6F6F6F6F6",
      INIT_47 => X"F6D6D6D6D6F6F6FAF6F6F6F6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_48 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6",
      INIT_49 => X"FAFAFAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6F6F6F6F6F6F6F6F6FAFAFAFA",
      INIT_4A => X"D6D6D6D6D6D6D6D6D6D6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_4B => X"FAFAFAFAFAFAFAFAFAFAF6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6",
      INIT_4C => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6",
      INIT_4D => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_4E => X"D6D6D6D6D6D6F6F6F6F6F6F6F6FAFAFAF6FAFAFAFAFAFAF6D6D6D6D6D6D6D6D6",
      INIT_4F => X"D6D2D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6FAFAFAFAFAFAFAFAD6D6D6D6D6D6",
      INIT_50 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_51 => X"D7D7D7D7D7D7D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_52 => X"D7D7D7D6D6D6D6D6D6D6D6D6D7D6D7D7D7D7D7D7D7D6D7D7D7D7D7D7D7D7D7D7",
      INIT_53 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D7D7D7D7D7D7D7D7D7",
      INIT_54 => X"AEAEADAEAEB2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2D2D2D2D2D2D2",
      INIT_55 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAD6D6D6D6D2D2D2B2B2B2AEADADADADADAEAEAE",
      INIT_56 => X"D6D6D6D6D6D6D6DADADADADADADADADADAD6D6D6D6D6D6D6D5D5D5D5D5D5D5D5",
      INIT_57 => X"D6D6D6DADADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADADADAD6D6",
      INIT_58 => X"D6D6D6D6D6D6D5D5D5D5D5D5D5D5D5D5D5D5D5D6D6D6D5D5D5D5D6D6D6D6D6D6",
      INIT_59 => X"D6D6D6D6D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D6D6D5D5D5D5D5D5D5D5D6",
      INIT_5A => X"FAF6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_5B => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_5C => X"FAFAFAFAFAFAFAF6F6F6FAF6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_5D => X"FAFAFAFAFAFAFAFAFAFAFAFAF6F6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_5E => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6FAFAFAFAFAFAFAFAF6F6FAFAFAFAFA",
      INIT_5F => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6F6F6D6D5D6F6F6F6FA",
      INIT_60 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_61 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6",
      INIT_62 => X"F6F6F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6F6FAFAFAFA",
      INIT_63 => X"D6D6D6D6D6D6D6D6D6D6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_64 => X"D6F6F6F6F6F6FAFAF6F6D6D6D6F6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6",
      INIT_65 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_66 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_67 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6FAF6F6F6F6FAFAFAFAF6D6D6D6D6D6F6D6D6D6",
      INIT_68 => X"D6D2D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6FAFAFAFAFAFAFAF6D6D6F6F6F6",
      INIT_69 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_6A => X"D7D7D7D7D7D7D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_6B => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D7D7D7D7D7D7D6D6D6D6D7D7D7D7D7D7D7D7",
      INIT_6C => X"D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D7D7D7D7D7D7D7D7",
      INIT_6D => X"AEAEADADADAEB2B2B2B2B2B2B2B2B2B2B2B2B2B2B2D2D2D2D2D2D2D2D2D2D2D2",
      INIT_6E => X"FAFAFAFAFAFAFAFAFAFAFAFAFAD6D6D6D6D2D2D2D2B2B2AEADADADADADAEAEAE",
      INIT_6F => X"D6DAD6D6D6D6D6DADADADADADADADADAD6D6D6D6D6D6D5D5D5D5D5D5D5D5D5D5",
      INIT_70 => X"DADADADADADADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADAFADADADAD6D6",
      INIT_71 => X"D6D6D6D6D6D6D5D5D5D6D6D5D5D5D5D5D5D5D5D6D6D6D6D6D5D6D6D6D6D6DADA",
      INIT_72 => X"D6D6D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D6D5D5D5D5D5D5D5D5D5D6",
      INIT_73 => X"FAF6F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_74 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6FAFAFAFAFAFAFAFAFAD6FAFAFAFAFA",
      INIT_75 => X"FAFAFAFAFAFAFAF6F6FAFAFAFAF6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_76 => X"FAFAFAFAFAFAFAFAFAFAFAF6F6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_77 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6FAFAFAFAFAFAFAFAFAF6FAFAFAFAFA",
      INIT_78 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6F6F6F6D6D5D6F6F6F6FA",
      INIT_79 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_7A => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6",
      INIT_7B => X"F6D6D6D6D6D6D6D6D6D6D6D6D6D5D5D6D6D6D6D6D6D6D6D6D6D6D6F6F6FAFAFA",
      INIT_7C => X"D6D6D6D6D6D6D6D6D6D6D6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_7D => X"D6D6D6F6F6F6F6F6F6D6D6D6D6D6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_7E => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_7F => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__111_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__111_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__111\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => addra(16),
      I1 => addra(10),
      I2 => addra(15),
      I3 => addra_13_sn_1,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__111_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__111\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => addrb(18),
      I1 => addrb(12),
      I2 => addrb(17),
      I3 => addrb_15_sn_1,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__111_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => addra(13),
      I1 => addra(12),
      I2 => addra(11),
      I3 => ena,
      I4 => addra(14),
      O => addra_13_sn_1
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => addrb(15),
      I1 => addrb(14),
      I2 => addrb(13),
      I3 => enb,
      I4 => addrb(16),
      O => addrb_15_sn_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized13\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized13\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized13\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized13\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__114_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__114_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6FAF6F6D6D6D6D6D6D6FAFAFAD6D6",
      INIT_01 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6F6FAFAFAFAF6F6F6F6FAFA",
      INIT_02 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_03 => X"D7D7D7D7D7D7D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_04 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D7D7D7D7D7D7D6D6D7D7D7D6D6D7D7D7D7",
      INIT_05 => X"D2D2D2D2D2D6D2D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D7D7D7D7D6",
      INIT_06 => X"AEADADADADADAEB2B2B2B2B2B2B2B2B2B2B2D2D2D2D2D2D2D2D2D2D2D2D2D2D2",
      INIT_07 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAD6D6D6D6D2D2D2D2D2B2AEADADADADADAEAEAE",
      INIT_08 => X"DADADAD6D6D6D6D6D6DADADADADAD6D6D6D6D6D6D6D6D5D5D5D5D5D5D5D5D5B5",
      INIT_09 => X"DADADADADADADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADADADADAD6D6D6",
      INIT_0A => X"D6D6D6D6D6D6D6D5D6D6D6D6D5D5D5D5D5D5D5D6D6D6D6D6D6D6D6D6D6DADADA",
      INIT_0B => X"D6D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D6D5D5D5D5D6D5D5D5D5D6",
      INIT_0C => X"FAFAF6F6F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_0D => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6FAFAFAFAFAFAFAF6D6FAFAFAFAFA",
      INIT_0E => X"FAFAFAFAFAFAFAF6FAFAFAFAFAFAFAF6F6F6F6FAF6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_0F => X"FAFAFAFAFAFAFAFAFAFAFAF6F6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_10 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_11 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6F6F6D6D6D5D6F6F6F6F6",
      INIT_12 => X"F6F6F6F6F6F6F6D6D6F6F6F6F6D6F6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_13 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6",
      INIT_14 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D5D5D6D6D6D6D6D6D6D6D6D6D6D6D6F6FAFAFA",
      INIT_15 => X"D6D6D6D6D6D6D6D6D6D6D6D6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_16 => X"D6D6D6D6D6D6F6F6D6D6D6D6D6D6D6F6FAFAFAFAFAFAF6F6F6FAFAFAFAFAFAFA",
      INIT_17 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_18 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_19 => X"FAFAFAFAFAF6F6F6F6F6F6F6F6F6F6F6F6F6F6F6D6D6D6D6D6D6D6F6FAFAD6D6",
      INIT_1A => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6FAFAFAFAFAFAFAFAFA",
      INIT_1B => X"F6F6F6F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_1C => X"D7D7D7D7D7D7D7D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_1D => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7",
      INIT_1E => X"D2D2D2D2D2D2D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_1F => X"AEADADADADADAEB2B2B2B2B2B2B2B2B2B2B2D2D2D2D2D2D2D2D2D2D2D2D2D2D2",
      INIT_20 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAD6D6D6D6D2D2D2D2D2B2AEADADADADADAEAEAE",
      INIT_21 => X"DADADAD6D6D6D6D6DADADADADAD6D6D6D6D6D6D6D6D6D5D5D5D5D5D5B5B5B5B5",
      INIT_22 => X"DADADADADADADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADADADAD6D6D6D6",
      INIT_23 => X"D6D6D6D6D6D6D5D5D6D6D6D6D6D5D5D5D5D5D5D6D6D6D6D6D6D6D6D6D6DADAFA",
      INIT_24 => X"D6D5D5D5D5D5D5D5D5D5D6D6D5D5D5D5D5D5D5D5D6D6D6D6D5D6D6D6D6D6D6D6",
      INIT_25 => X"FAFAFAF6F6F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_26 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6FAFAFAFAFAFAFAFAF6FAFAFAFAFA",
      INIT_27 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_28 => X"FAFAFAFAFAFAFAFAFAFAFAF6F6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_29 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_2A => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6F6D6D6D6F6F6F6F6F6",
      INIT_2B => X"F6F6F6F6F6F6D6D6D6D6D6D6D6D6D6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_2C => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6",
      INIT_2D => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D5D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6FAFAFA",
      INIT_2E => X"F6D6D6D6D6D6D6D6D6D6D6D6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_2F => X"D6D6D6D6D6D6D6F6D6D6D6D6D6D6D6FAFAFAFAFAFAF6F6F6F6F6F6FAFAFAFAFA",
      INIT_30 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_31 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_32 => X"FAFAFAFAFAFAF6F6F6F6F6F6F6F6F6F6F6F6F6D6D6D6D6D6D6D6D6D6F6FAD6D6",
      INIT_33 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6FAFAFAFAFAFAFAFAFA",
      INIT_34 => X"F6F6F6F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_35 => X"D7D7D7D7D7D7D7D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_36 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7",
      INIT_37 => X"D2D2D2D2D2D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_38 => X"AEADADADADADADAEB2B2B2B2B2B2B2B2B2B2D2D2D2D2D2D2D2D2D2D2D2D2D2D2",
      INIT_39 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAD6D6D6D6D2D2D2D2B2B2AEADADADADADAEAEAE",
      INIT_3A => X"D6DADAD6D6D6D6DADADADADAD6D6D6D6D6D6D6D6D6D6D5D5D5D5D5B5B5B5B5B1",
      INIT_3B => X"DADADADADADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADADAD6D6D6D6D6",
      INIT_3C => X"D6D6D6D6D6D6D5D5D5D6D6D6D6D5D5D5D5D5D6D6D6D6D6D6D6D6D6D6D6DADAFA",
      INIT_3D => X"D6D5D5D5D5D5D5D5D5D5D6D6D5D5D5D5D5D5D5D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_3E => X"FAFAFAFAF6F6F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_3F => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_40 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_41 => X"FAFAFAFAFAFAFAFAFAFAFAF6F6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_42 => X"F6F6F6F6F6F6F6F6F6F6F6F6FAFAFAFAFAFAFAF6F6F6FAFAFAFAFAFAFAFAFAFA",
      INIT_43 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6F6D6D6D6F6F6F6F6F6",
      INIT_44 => X"F6F6F6F6F6F6D6D6D6D6D6D6D6D6D6D6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_45 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6",
      INIT_46 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D5D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6FAFAFA",
      INIT_47 => X"F6D6D6D6D6D6D5D5D6D6D6D6D6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6",
      INIT_48 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6FAFAFAFAFAFAF6D6D6D6D6F6FAFAFAFAFA",
      INIT_49 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_4A => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_4B => X"F6F6FAFAFAFAF6F6F6F6F6D6D6D6D6F6F6F6F6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_4C => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6FAFAFAFAFAFAFAFAFA",
      INIT_4D => X"F6F6F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_4E => X"D7D7D7D7D7D7D7D7D7D7D7D7D7D6D6D6D6D6D7D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_4F => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7",
      INIT_50 => X"D2D2D2D2D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2D2D2D2D2D2D6D6",
      INIT_51 => X"AEADADADADADADADAEB2B2B2B2B2B2B2B2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2",
      INIT_52 => X"FAFAFAFAFAFAFADADAFAFAFAFAD6D6D6D6D2D2D2D2B2B2ADADADADADAEAEAEAE",
      INIT_53 => X"D6DADADAD6D6DADADADADADAD6D6D6D6D6D5D5D5D5D5D5D5D5D5B5B5B1B1B1B1",
      INIT_54 => X"DADADADADADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADADAD6D6D6D6D6",
      INIT_55 => X"D6D6D6D6D6D6D5D5D5D5D6D6D6D5D5D5D6D6D6D6D6D6D6D6D6D6D6D6D6DADADA",
      INIT_56 => X"D6D6D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_57 => X"FAFAFAFAFAFAF6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_58 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_59 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_5A => X"FAFAFAFAFAFAFAFAFAFAFAF6F6F6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_5B => X"F6F6F6F6F6F6F6F6F6F6F6F6FAFAFAFAFAFAF6F6F6F6F6FAFAFAFAFAFAFAFAFA",
      INIT_5C => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6D6D6D6F6F6F6F6F6",
      INIT_5D => X"FAF6F6F6F6F6D6D6D6D6D6D6D6D6D6D6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_5E => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6",
      INIT_5F => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6FAFAFA",
      INIT_60 => X"FAD6D6D6D6D5D5D5D5D6D6D6D6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6",
      INIT_61 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6FAFAFAFAFAF6F6D6D6D6D6D6F6FAFAFAFA",
      INIT_62 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_63 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_64 => X"F6F6F6FAFAFAF6F6F6F6F6D6D6D6D6F6F6F6F6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_65 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6FAFAFAFAFAFAF6F6F6",
      INIT_66 => X"D6F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_67 => X"D7D7D7D7D7D7D7D6D6D6D7D7D7D7D7D7D7D7D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_68 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D7D7D7D7D6D6D6D6D6D6",
      INIT_69 => X"D2D2D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2D2D2D2D2D2D2D6D6",
      INIT_6A => X"AEADADADADADADADAEB2B2B2B2B2B2B2B2B2D2D2D2D2D2D2D2D2D2D2D2D2D2D2",
      INIT_6B => X"FAFAFAFAFAFAFADADADAFAFAFAD6D6D6D6D2D2D2B2B2AEADADADADADAEAEAEAE",
      INIT_6C => X"DADADADADAD6FAFAFADADAD6D6D6D6D6D5D5D5D5D5D5D5D5D5B5B1B1B1B1B1B1",
      INIT_6D => X"DADADADADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADADAD6D6D6D6DA",
      INIT_6E => X"D6D6D6D6D6D6D6D5D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADA",
      INIT_6F => X"D5D5D5D5D5D5D5D5D5D5D5D6D6D5D5D5D5D6D6D6D6D6D6D6D6D6DAD6D6D6D6D6",
      INIT_70 => X"FAFAFAFAFAFAFAFAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_71 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6FAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_72 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6F6F6F6FAFAFAF6F6F6F6",
      INIT_73 => X"FAFAFAFAFAFAFAFAFAFAFAFAF6F6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_74 => X"F6F6F6F6F6FAF6F6F6F6F6FAFAFAFAFAFAF6F6F6F6F6FAFAFAFAFAFAFAFAFAFA",
      INIT_75 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6D6D6D6F6F6F6F6F6",
      INIT_76 => X"F6F6F6F6D6D6D6D6D6D6D6D6D6D6D6D6F6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_77 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6",
      INIT_78 => X"F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6F6D6D6D6D6D6D6D6F6FAFAFA",
      INIT_79 => X"FAD6D6D6D6D5D5D5D5D5D6D6D6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_7A => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6FAFAFAFAFAF6F6F6D6D6D6D6F6F6FAFAFA",
      INIT_7B => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_7C => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_7D => X"F6F6F6F6FAFAF6F6F6F6D6D6D6D6D6D6F6F6F6F6D6D6D6D6D6D6D6D6D6F6D6D6",
      INIT_7E => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6FAFAFAFAFAF6F6F6F6",
      INIT_7F => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__114_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__114_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__114\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => addra(12),
      I1 => addra(10),
      I2 => addra(11),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__114_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__114\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => addrb(14),
      I1 => addrb(12),
      I2 => addrb(13),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__114_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized14\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    addra_13_sp_1 : out STD_LOGIC;
    addrb_15_sp_1 : out STD_LOGIC;
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 18 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized14\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized14\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized14\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__115_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__115_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal addra_13_sn_1 : STD_LOGIC;
  signal addrb_15_sn_1 : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  addra_13_sp_1 <= addra_13_sn_1;
  addrb_15_sp_1 <= addrb_15_sn_1;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"D6D6D7D7D6D6D6D7D7D7D7D7D7D7D7D7D7D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_01 => X"D6D6D6D6D6D6D2D2D2D2D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_02 => X"D2D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2D2D2D2D2D2D2D2D6D6",
      INIT_03 => X"AEAEADADADADADAEB2B2B2B2B2B2B2B2B2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2",
      INIT_04 => X"FAFAFAFAFAFAFAFAFADADADAD6D6D6D6D6D6D2D2B2B2ADADADADADAEAEAEAEAE",
      INIT_05 => X"FADADADADADAFAFAFAFAD6D6D6D6D5D5D5D5D5D5D5D5D5D5B1B1B1B1B1B1B1B1",
      INIT_06 => X"DADADADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADAFADAD6D6DADA",
      INIT_07 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADADAD6D6D6D6DADADADA",
      INIT_08 => X"D5D5D5D5D5D5D5D5D5D5D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_09 => X"FAFAFAFAFAFAFAFAFAF6D6D6D6D6D6D6D6D6D6D6D6D5D5D5D5D5D5D5D5D5D6D5",
      INIT_0A => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6FAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_0B => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6F6F6FAFAFAFAFAF6F6",
      INIT_0C => X"FAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6FAFAFAFAFAFAFAF6F6F6F6F6F6FAFA",
      INIT_0D => X"F6F6F6F6FAFAFAF6F6FAFAFAFAFAFAFAF6F6F6FAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_0E => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6D6D6D6D6D6F6F6F6F6",
      INIT_0F => X"F6F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_10 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6",
      INIT_11 => X"FAFAFAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6FAFAF6D6D6D6D6D6D6D6FAFAFA",
      INIT_12 => X"FAD6D6D6D5D5D5D5D5D5D5D5D6D6D6D6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_13 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6F6FAFAFAFAFAFAFAFAFAFAF6F6F6FAFAFA",
      INIT_14 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_15 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_16 => X"F6F6F6F6F6F6F6F6F6F6D6D6D6D6D6D6D6D6F6F6FAFAF6D6D6D6D6D6D6F6F6D6",
      INIT_17 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6F6F6F6F6F6F6F6F6F6D6D6",
      INIT_18 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_19 => X"D6D6D7D7D6D6D6D7D7D7D7D7D7D7D7D7D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_1A => X"D2D6D6D6D6D2D2B2B2B2D2D2D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_1B => X"D6D6D6D6D6D6D6D6D6D6D2D2D2D6D6D6D6D6D6D6D2D2D2D2D2D2D2D2D2D2D2D2",
      INIT_1C => X"AEAEADADADADAEB2B2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2",
      INIT_1D => X"FAFAFAFAFAFAFAFAFADADAD6D6D6D6D6D6D6D6D2B2AEADADADADAEAEAEAEAEAE",
      INIT_1E => X"DADADAD6D6D6FAFAFAD6D6D6D5D5D5D5D5D5D5D5B1B1B1B1B1B1B1B1B1B1B1B1",
      INIT_1F => X"DADADADADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADADAD6D6D6DADA",
      INIT_20 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DAD6D6D6D6D6D6DADADADADA",
      INIT_21 => X"D5D5D5D5D5D5D5D5D5D5D6D6D6D6D6D6D6D6D6D6DADADAD6D6D6D6D6D6D6D6D6",
      INIT_22 => X"FAFAFAFAFAFAFAFAFAF6D6D6D6D6D6D6D6D6D6D6D6D6D5D5D5D5D5D5D5D5D6D6",
      INIT_23 => X"FAFAF6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6FAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_24 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6F6FAFAFAFAFAFAFAF6",
      INIT_25 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6FAFAFAFAFAFAF6F6F6F6F6F6FAFA",
      INIT_26 => X"F6F6F6F6F6FAFAF6F6F6FAFAFAFAFAFAFAF6F6FAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_27 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6D6D6D6D6F6F6F6F6F6",
      INIT_28 => X"F6F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6F6FAF6FAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_29 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6",
      INIT_2A => X"FAFAFADAD6D6D6D6D6D5D5D6D6D6D6D6D6D6F6FAFAF6D6D6D6D6D6D6D6FAFAFA",
      INIT_2B => X"FAD6D6D6D5D5D5D5D5D5D5D5D6D6D6D6D6F6FAFAFAFAFAFAFAFAFAFAFAD6FAFA",
      INIT_2C => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6F6FAFAF6F6FAFAFAFAFAFAF6FAFAFAFA",
      INIT_2D => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_2E => X"D6D6F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_2F => X"F6F6F6F6F6F6F6F6F6D6D6D6D6D6D6D6D6D6D6F6FAFAF6F6D6D6D6D6D6F6F6D6",
      INIT_30 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6F6F6F6F6F6F6F6F6",
      INIT_31 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_32 => X"D6D6D7D7D6D6D6D6D7D7D7D7D7D7D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_33 => X"D2D2D2D2D2D2D2B2B2D2D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_34 => X"D6D6D6D6D6D6D6D6D6D2D2D2D2D2D2D2D6D2D2D2D2D2D2D2D2D2B2B2B2D2D2D2",
      INIT_35 => X"AEAEAEADADADAEB2B2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2",
      INIT_36 => X"DAFAFAFAFAFAFAFAFAFADAD6D6D6D6D6D6D6D6D2B2B2ADADADADADADAEAEAEAE",
      INIT_37 => X"DADAD6D6D6D6D6D6D6D6D6D5D5D5D5D5D5D5B1B1B1B1B1B1B1B1B1B1B1B1B1B1",
      INIT_38 => X"DADADADADADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADADAD6D6D6D6DA",
      INIT_39 => X"D6DADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADADADA",
      INIT_3A => X"D5D5D6D6D6D6D5D5D5D6D6D6D6D6D6D6D6D6D6DADADADADAD6D6D6D6D6D6D6D6",
      INIT_3B => X"FAFAFAFAFAFAFAFAF6F6D6D6D6D6D6D6D6D6D6D6D6D6D5D5D5D5D5D5D5D5D6D6",
      INIT_3C => X"FAFAFAF6F6F6F6FAFAFAF6F6F6F6F6F6F6F6F6FAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_3D => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6FAFAFAFAFAFAFAFAFAFA",
      INIT_3E => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6FAFAFAFAFAFAFAF6F6F6F6F6F6F6FA",
      INIT_3F => X"F6F6F6F6F6FAF6F6F6F6FAFAFAFAFAFAFAFAF6FAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_40 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6D6D6D6D6F6F6F6F6F6",
      INIT_41 => X"F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6F6F6F6FAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_42 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6",
      INIT_43 => X"FAFAFAFADAFAD6D6D6D5D5D6D6D6D6D6D6F6F6F6F6D6D6D6D6D6D6D6D6FAFAFA",
      INIT_44 => X"F6D6D6D6D6D5D5D5D5D5D5D5D5D6D6D6D6D6F6FAFAFAFAFAFAFAFAFAF6D6FAFA",
      INIT_45 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6F6F6FAF6F6F6FAFAFAFAFAFAFAFAFAFA",
      INIT_46 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_47 => X"F6F6F6F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_48 => X"FAFAF6F6F6F6F6F6D6D6D6D6D6D6D6D6D6D6D6F6FAFAFAF6D6D6D6D6D6F6F6F6",
      INIT_49 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6F6F6F6F6F6",
      INIT_4A => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_4B => X"D6D6D7D7D7D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_4C => X"B2B2D2D2D2D2D2B2D2D2D2D6D6D6D6D6D6D2D2B2B2B2B2D2D6D6D6D6D6D6D6D6",
      INIT_4D => X"D6D6D6D6D6D6D6D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2B2B2B2B2B2B2B2",
      INIT_4E => X"AEAEAEAEADAEAEB2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2B2D2D2D2D2D2D2D2D6",
      INIT_4F => X"DAFAFAFAFAFAFAFAFAFADAD6D6D6D6D6D6D6D6D2D2B2ADADADADADADADAEAEAE",
      INIT_50 => X"D6D6D6D6D6D6D6D6D6D5D5D5D5D5D5D5D5B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1",
      INIT_51 => X"DAFAFAFAFADADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADAD6D6D6D6D6D6",
      INIT_52 => X"D6DADADADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADADA",
      INIT_53 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADADADADAD6D6D6D6D6D6D6",
      INIT_54 => X"FAFAFAFAFAFAFAFAF6F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D5D5D6D6D6D6",
      INIT_55 => X"FAFAFAFAFAFAFAFAFAFAFAF6F6F6F6F6F6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_56 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_57 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6F6F6F6FA",
      INIT_58 => X"FAFAF6F6F6F6F6F6F6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_59 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6F6D6D6F6F6F6FAFAFA",
      INIT_5A => X"F6F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6F6F6F6FAFAFAFAFAFAFAFAFAFAFA",
      INIT_5B => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6",
      INIT_5C => X"FAFAFAFAFAFAD6D6D6D6D6D6D6D6D6D6D6F6F6F6F6D6D6D6D6D6D6D6D6FAFAFA",
      INIT_5D => X"F6D6D6D6D6D6D6D5D5D5D5D5D5D6D6D6D6D6D6F6FAFAFAFAFAFAFAFAD6D6D6FA",
      INIT_5E => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6F6F6F6D6F6F6FAFAFAFAFAFAFAFAFA",
      INIT_5F => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_60 => X"F6FAFAFAF6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_61 => X"FAFAFAF6F6F6F6D6D6D6D6D6D6D6D6D6D6D6D6F6FAFAFAFAF6D6D6D6D6F6F6F6",
      INIT_62 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6F6F6F6F6",
      INIT_63 => X"D7F7F7D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_64 => X"D6D6D6D7D7D6D6D6D6D6D7D7D7D7D7D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_65 => X"B2B2B2B2B2B2B2B2B2D2D2D6D6D2B2B2B2B2B2B2B2B2B2B2B2D6D6D6D6D6D6D6",
      INIT_66 => X"D6D6D6D2D2D2D2D2D2D2D2D2D2B2B2B2B2D2D2D2B2D2D2B2B2B2B2B2B2B2B2B2",
      INIT_67 => X"AEAEAEAEAEAEAEB2D2D2D2D2D2B2B2B2B2B2B2B2B2B2B2B2B2B2D2D2D2D2D2D2",
      INIT_68 => X"DAFAFAFAFAFAFAFAFAFAFAFAD6D6D6D6D6D6D6D2D2B2ADADADADADADADADAEAE",
      INIT_69 => X"D6D6D6D6D6D6D6D5D5D5D5D5D5D5D5D5B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1",
      INIT_6A => X"DAFAFAFAFADADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_6B => X"DADADADADADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADADA",
      INIT_6C => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADADADADAD6D6D6D6D6D6D6",
      INIT_6D => X"FAFAFAFAFAFAFAFAF6F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D5D6D6D6D6D6",
      INIT_6E => X"FAFAFAFAFAFAFAFAFAFAFAF6F6F6F6F6F6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_6F => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_70 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6F6FAFA",
      INIT_71 => X"FAFAFAF6F6FAF6F6F6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_72 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6D6D6D6D6F6F6F6F6FAFAFA",
      INIT_73 => X"FAF6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6F6F6FAFAFAFAFAFAFAFAFAFAFA",
      INIT_74 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_75 => X"FAFAFAFAFAFAD6D6D6D6D6D6D6D6D6D6F6F6F6F6D6D6D6D6D6D6D6D6D6F6FAFA",
      INIT_76 => X"D6D6D6D6D6D6D6D6D5D5D5D5D5D6D6D6D6D6D6D6F6FAFAFAFAFAFAD6D6D6D6DA",
      INIT_77 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6F6D6D6D6F6FAFAFAFAFAFAFAFAFA",
      INIT_78 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_79 => X"F6FAFAFAF6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_7A => X"FAFAFAF6F6F6D6D6D6D6D6D6D6D6D6D6D6D6D6F6FAFAFAFAD6D6D6D6F6F6F6F6",
      INIT_7B => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6F6F6F6F6",
      INIT_7C => X"D7F7F7D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_7D => X"D6D6D6D6D6D6D6D6D6D6D7D7D7D7D7D7D7D7D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_7E => X"B2B2B2B2B2B2B2B2B2B2D2D2D2B2B2B2B2B2B2B2B2B2B2B2B2D2D6D6D6D6B2B2",
      INIT_7F => X"D2D2D2D2D2D2D2B2D2D2D2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__115_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__115_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__115\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => addra(16),
      I1 => addra(10),
      I2 => addra(15),
      I3 => addra_13_sn_1,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__115_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__115\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => addrb(18),
      I1 => addrb(12),
      I2 => addrb(17),
      I3 => addrb_15_sn_1,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__115_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(12),
      I2 => addra(11),
      I3 => ena,
      I4 => addra(14),
      O => addra_13_sn_1
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => addrb(15),
      I1 => addrb(14),
      I2 => addrb(13),
      I3 => enb,
      I4 => addrb(16),
      O => addrb_15_sn_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized15\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized15\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized15\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized15\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__60_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__60_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"AEAEAEAEAEAEAEB2D2D2D2D2B2B2B2B2B2B2B2B2B2B2B2B2B2B2D2D2D2D2D2D2",
      INIT_01 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAF6D6D6D6D6D2D2B2ADADADADADADADADAEAE",
      INIT_02 => X"D6D6D6D5D5D5D5D5D5D5D5D5D5D5D5B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1",
      INIT_03 => X"DADAFAFADADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_04 => X"DADADADADADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADA",
      INIT_05 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADADADADAD6D6D6D6D6D6D6",
      INIT_06 => X"FAFAFAFAFAFAFAFAFAF6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_07 => X"FAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_08 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_09 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6F6F6FA",
      INIT_0A => X"FAFAFAFAFAFAF6F6F6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_0B => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6D6D6D6D6D6D6F6F6F6FAFAFAFA",
      INIT_0C => X"FAFAF6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6F6F6FAFAFAFAFAFAFAFAFAFA",
      INIT_0D => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_0E => X"FAFAFAFAFAFAD6D6D6D6D6D6D6D6D6F6FAFAFAF6F6D6D6D6D6D6D6D6D6F6F6FA",
      INIT_0F => X"D6D6D6D6D6D6D6D6D6D5D5D5D5D6D6D6D6D6D6D6D6F6FAFAFAFAFAD6D6D6D6DA",
      INIT_10 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6FAFAFAFAFAFAFAFA",
      INIT_11 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_12 => X"F6FAFAFAF6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_13 => X"F6F6F6F6D6D6D6D6D6D6D6D6D6F6D6D6D6D6D6D6F6FAFAF6D6D6D6D6F6F6F6F6",
      INIT_14 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6F6F6F6F6",
      INIT_15 => X"D7F7D7D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_16 => X"B2B6D6D6D6D6D6D6D6D7D7D7D7D7D7D7D7D7D7D7D7D6D6D6D6D6D6D6D6D6D6D6",
      INIT_17 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2D2D6D6D6B2B2B2",
      INIT_18 => X"D2D2D2D2D2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_19 => X"AEAEAEAEAEAEB2B2D2D2D2B2B2B2B2B2B2B2B2B2B2B2B2B2B2D2D2D2D2D2D2D2",
      INIT_1A => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6D6D6D6D2D2B2ADADADADADADADADADAE",
      INIT_1B => X"D6D6D5D5D5D5D5D5D5D5D5D5B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1",
      INIT_1C => X"DADADADADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_1D => X"DADADADADADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_1E => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADADAD6D6D6D6D6D6D6D6",
      INIT_1F => X"FAFAFAFAFAFAFAFAFAF6F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_20 => X"FAFAFAFAFAFAFAFAFAFAFAF6F6F6F6F6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_21 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_22 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6F6F6F6",
      INIT_23 => X"FAFAFAFAFAFAFAF6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_24 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6D6D6D6D6D6D6D6D6F6F6F6FAFAFA",
      INIT_25 => X"FAFAF6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6F6F6FAFAFAFAFAFAFAFAFAFA",
      INIT_26 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_27 => X"D6DAD6DADADAD6D6D6D6D6D6D6D6D6F6FAFAFAF6F6F6D6D6D6D6D6D6D6D6D6F6",
      INIT_28 => X"D6D6D6D6D6D6D6D6D6D5D5D5D5D6D6D6D6D6D6D6D6D6F6FAFAFAF6D6D6D6D6D6",
      INIT_29 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6FAFAFAFAFAFAFA",
      INIT_2A => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_2B => X"F6F6F6F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_2C => X"F6F6D6D6D6D6D6D6D6D6D6D6D6F6D6D6D6D6D6D6F6FAF6F6D6D6D6F6F6F6F6F6",
      INIT_2D => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6F6F6F6F6",
      INIT_2E => X"D7D7D7D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_2F => X"B2B2D6D6D6D6D6D6D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D6D6D6D6D6D6D6",
      INIT_30 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2D2D6D6D6D6D2B2B2",
      INIT_31 => X"D2D2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_32 => X"ADADAEAEAEAEB2D2D2D2B2B2B2B2B2B2B2B2B2B2B2B2B2D2D2D2D2D2D2D2D2D2",
      INIT_33 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6D6D6D6D2B2B2ADADADADADADADADADAD",
      INIT_34 => X"D6D5D5D5D5D5D5D5D5D5B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1",
      INIT_35 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D5D6D6",
      INIT_36 => X"D6DADADADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D5D5D5D5D5D6D6D6D6D6D6D6",
      INIT_37 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_38 => X"FAFAFAFAFAFAFAFAFAFAF6F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_39 => X"FAFAF6F6F6F6FAFAFAFAFAF6F6F6F6F6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_3A => X"F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_3B => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6F6F6F6",
      INIT_3C => X"FAF6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_3D => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6D6D6D6D6D6D6D6D6F6F6F6FAFAFA",
      INIT_3E => X"FAFAF6F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6F6FAFAFAFAFAFAFAFAFAFA",
      INIT_3F => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_40 => X"D6D6D6D6D6DAD6D6D6D6D6D6D6D6D6F6FAFAFAFAF6F6D6D6D6D6D6D6D6D6D6D6",
      INIT_41 => X"D6D6D6D6D6D6D6D6D6D6D5D5D6D6D6D6D6D6D6D6D6D6D6FAFAFAD6D6D6D6D6D6",
      INIT_42 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6FAFAFAFAFAFA",
      INIT_43 => X"F6F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_44 => X"D6F6F6F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_45 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6F6D6D6D6D6D6D6F6F6F6D6D6D6D6F6F6F6F6F6",
      INIT_46 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6F6F6F6",
      INIT_47 => X"D7D7D7D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6F6D6",
      INIT_48 => X"B2D6D6D6D6D6D6D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D6D6D6D6D6D6",
      INIT_49 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2D2D6D6D6D6D6D2B2",
      INIT_4A => X"B2B2B2B2B2B2B2AEB2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_4B => X"ADADADADAEAEB2D2D2D2B2B2B2B2B2B2B2B2B2B2B2D2D2D2D2D2D2D2D2D2D2B2",
      INIT_4C => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6D6D6D6D2B2B2AEADADADADADADADADAD",
      INIT_4D => X"D5D5D5D5D5D5D5D5D5B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1",
      INIT_4E => X"D6D6D6D6D6D6D5D5D5D5D5D5D5D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D5D5D5D5",
      INIT_4F => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D5D5D5D5D5D5D5D5D6D6D6D6",
      INIT_50 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_51 => X"FAFAFAFAFAFAFAFAFAFAFAF6F6F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_52 => X"FAFAF6F6F6F6FAFAFAFAFAF6F6F6F6F6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_53 => X"F6F6F6F6F6F6F6F6F6FAFAFAFAFAFAFAFAFAFAFAF6FAFAFAFAFAFAFAFAFAFAFA",
      INIT_54 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6F6F6F6F6",
      INIT_55 => X"F6F6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_56 => X"FAFAFAFAFAFAFAFAFAFAFAF6F6FAFAF6F6F6D6D6D6D6D6D6D6D6F6F6F6F6FAFA",
      INIT_57 => X"FAFAF6F6D6D6D6D6D6D6D6D5D5D6D6D6D6D6D6D6F6F6FAFAFAFAFAFAFAFAFAFA",
      INIT_58 => X"D6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_59 => X"D6D6D6D6D6DADAD6D6D6D6D6D6D6D6D6FAFAFAF6F6F6D6D6D6D6D6D6D6D6D6D6",
      INIT_5A => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6FAFAD6D6D6D6D6D6",
      INIT_5B => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6FAFAFAFAF6",
      INIT_5C => X"F6F6F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_5D => X"D6F6F6F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_5E => X"D6D6D6D6D6D6D6D6D6D6D6D6D6F6D6D6D6D6D6D6D6D6D6D6D6D6F6F6FAFAF6F6",
      INIT_5F => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_60 => X"D7D7D7D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6F6D6",
      INIT_61 => X"D6D6D6D6D6D6D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D6D6D6D6D6D7",
      INIT_62 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2D2D2D2B2B2B2B2B2B2B2D2D6D6D6D6D6D6",
      INIT_63 => X"B2B2B2AEAEAEAEAEAEAEAEB2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_64 => X"ADADADADAEAEB2D2D2D2B2B2B2B2B2B2B2B2B2B2B2D2D2D2D2D2D2D2D2D2B2B2",
      INIT_65 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAD6D6D6D2D2B2B2AEAEADADADADADADAD",
      INIT_66 => X"D5D5D5B5B5B5B5D5B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1",
      INIT_67 => X"D5D5D5D5D5D5D5D5D5D5D5D5D5D6D6D6D6D6D6D6D6D6D6D6D6D6D6D5D5D5D5D5",
      INIT_68 => X"D6D6D6D6D6D6D6D6D6D6D6D5D5D5D5D6D6D6D6D5D5D5D5D5D5D5D5D5D5D5D5D5",
      INIT_69 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_6A => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_6B => X"FAFAF6F6F6F6FAFAFAFAFAFAF6F6F6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_6C => X"FAF6F6F6F6F6F6F6F6F6FAFAFAFAFAFAFAFAFAFAF6FAFAFAFAFAFAFAFAFAFAFA",
      INIT_6D => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6F6F6FAFA",
      INIT_6E => X"F6F6F6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_6F => X"FAFAFAFAFAFAFAFAFAFAF6F6F6FAFAF6F6F6D6D6D6D6D6D6D6D6F6F6F6FAFAFA",
      INIT_70 => X"FAFAFAF6D6D6D6D6D6D6D6D5D5D5D6D6D6D6D6D6D6F6FAFAFAFAFAFAFAFAFAFA",
      INIT_71 => X"D6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_72 => X"D6D6D6D6D6DAFAFAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_73 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_74 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6F6F6F6F6",
      INIT_75 => X"D6D6F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_76 => X"F6F6F6F6F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_77 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6F6FAFAF6F6",
      INIT_78 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_79 => X"D7D7D7D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_7A => X"D6D6D6D6D6D6D7D7D7D7D7D7D7D7D7D7D7D7D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_7B => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2D2D6D6D6D6D6D6",
      INIT_7C => X"AEAEAEAEAEAEAEAEAEAEAEAEB2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_7D => X"ADADADADAEAEB2B2B2B2B2B2D2D2D2B2B2B2B2B2B2B2D2D2D2D2D2D2B2B2B2AE",
      INIT_7E => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6D6D6D2D2B2B2AEAEADADADADADADAD",
      INIT_7F => X"D5D5D5B5B5B1B1B5B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__60_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__60_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__60\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => addra(12),
      I1 => addra(10),
      I2 => addra(11),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__60_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__60\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => addrb(14),
      I1 => addrb(12),
      I2 => addrb(13),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__60_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized16\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized16\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized16\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized16\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__61_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__61_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"D5D5D5D5D5D5D5D5D5D5D5D5D5D5D6D6D6D6D6D6D6D6D6D6D6D6D6D5D5D5D5D5",
      INIT_01 => X"D6D6D6D6D6D6D6D6D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5",
      INIT_02 => X"D6D6D6D6D6D6D6D6D6D6D6D5D5D5D6D5D5D6D6D6D6D6D6D5D5D5D5D5D5D5D5D6",
      INIT_03 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_04 => X"FAFAF6F6F6F6FAFAFAFAFAFAF6F6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_05 => X"FAF6F6F6F6F6F6F6F6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_06 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6F6FAFAFA",
      INIT_07 => X"F6F6F6F6F6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_08 => X"FAFAFAFAFAFAFAFAFAFAF6F6F6FAFAF6F6D6D6D6D6D6D6D6D6D6F6F6F6FAFAFA",
      INIT_09 => X"FAFAFAFAF6F6D6D6D6D6D5D5D5D5D5D6D6D6D6D6D6F6FAFAFAFAFAFAFAFAFAFA",
      INIT_0A => X"D6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_0B => X"D6D6D6D6DAFAFAFAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_0C => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_0D => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6F6F6F6",
      INIT_0E => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_0F => X"F6F6FAFAF6F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_10 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6F6FAFAF6F6",
      INIT_11 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_12 => X"D6D7D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_13 => X"D6D6D6D6D6D6D7D7D7D7D7D7D7D7D7D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_14 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2D6D6D6D6D6D6",
      INIT_15 => X"AEAEAEAEAEAEAEAEAEAEAEAEAEB2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_16 => X"ADADADADADAEAEB2B2B2B2D2D2D2D2D2B2B2B2B2B2B2B2B2D2B2B2B2B2AEAEAE",
      INIT_17 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6D6D6D2D2B2B2AEADADADADADADADAD",
      INIT_18 => X"D5D5D5B5B1B1B1B5B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1",
      INIT_19 => X"D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D6D5D5D5D5D5D5D5D5D5D5",
      INIT_1A => X"D5D5D6D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5",
      INIT_1B => X"D6D6D6D5D6D6D6D6D6D6D6D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5",
      INIT_1C => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_1D => X"FAFAF6F6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_1E => X"FAF6F6F6F6F6F6F6F6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_1F => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6F6F6FAFAFA",
      INIT_20 => X"FAF6F6F6F6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_21 => X"FAFAFAFAFAFAFAFAFAFAF6F6F6FAFAF6F6D6D6D6D6D6D6D6D6D6F6F6FAFAFAFA",
      INIT_22 => X"FAFAFAFAF6F6D6D6D6D6D5D5D5D5D5D6D6D6D6D6D6F6F6FAFAFAF6F6FAFAFAFA",
      INIT_23 => X"D6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_24 => X"D6D6D6DAFAFAFAFAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_25 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_26 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6F6D6",
      INIT_27 => X"D6D6D6D6D6D6D6D6F6F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_28 => X"F6FAFAFAFAF6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_29 => X"D6F6F6F6F6F6F6F6D6D6D6D6D6D6D6D6D6D6F6D6D6D6D6D6D6D6F6F6FAFAF6F6",
      INIT_2A => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_2B => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_2C => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2B2B2B2B2D6D6D6D6D6D6D6D6",
      INIT_2D => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2D2D6D6D6D7D6D6",
      INIT_2E => X"AEAEAEAEAEAEAEAEAEAEAEAEAEAEB2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_2F => X"ADADADADADAEAEAEB2B2D2D2D2D2D2D2D2B2B2B2B2B2B2B2B2B2B2B2B2AEAEAE",
      INIT_30 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6D6D6D2D2B2B2ADADADADADADADADAD",
      INIT_31 => X"D5D5B5B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1",
      INIT_32 => X"D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5",
      INIT_33 => X"D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5",
      INIT_34 => X"D6D6D6D6D6D6D6D6D6D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5",
      INIT_35 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_36 => X"FAFAF6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_37 => X"FAFAFAFAF6F6F6F6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_38 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6FAFAFAFAFAFA",
      INIT_39 => X"FAF6F6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_3A => X"FAFAFAFAFAFAFAFAFAFAF6F6F6FAFAFAF6F6F6D6D6D6D6D6D6F6F6FAFAFAFAFA",
      INIT_3B => X"FAFAFAFAFAFAD6D6D6D6D5D5D5D5D6D6D6D6D6D6D6F6F6FAFAFAF6F6FAFAFAFA",
      INIT_3C => X"DAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_3D => X"D6D6D6DADAFAFAFAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADA",
      INIT_3E => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_3F => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_40 => X"D6D6D6F6F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_41 => X"F6FAFAFAFAFAF6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_42 => X"D6D6D6F6F6F6F6D6D6D6D6D6D6D6D6D6D6F6F6F6F6F6F6F6D6F6F6FAFAFAFAF6",
      INIT_43 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_44 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_45 => X"D6D6D6D6D6D6D6D2D2D6D6D2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B6D6D6",
      INIT_46 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2D6D6D6D6D6D6D6",
      INIT_47 => X"AEAEAEAEAEAEAEADAEAEAEAEAEAEB2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_48 => X"ADADADADADAEAEB2B2B2D2D2D2D2D2D2B2B2B2B2B2B2B2B2B2B2B2B2B2AEAEAE",
      INIT_49 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6D6D6D2D2B2B2ADADADADADADADADAD",
      INIT_4A => X"B5B5B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1",
      INIT_4B => X"D5D5D5B5B5B5B5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5",
      INIT_4C => X"D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5B5B5B5B5D5D5D5D5",
      INIT_4D => X"D6D6D6D6D6D6D5D5D5D5D5D5D5D5D5D5D5D5D5D5B5B5B5D5D5D5D5D5D5D5D5D5",
      INIT_4E => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFADAD6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_4F => X"F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_50 => X"FAFAFAFAFAFAF6F6FAFAFAFAFAFAFAFAFAFAFAF6F6FAFAFAFAFAFAFAFAF6F6F6",
      INIT_51 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_52 => X"FAF6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_53 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6F6F6F6F6FAFAFAFAFAFAFA",
      INIT_54 => X"FAFAFAFAFAFAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6FAFAFAFAFAFAFAFAFA",
      INIT_55 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_56 => X"D6D6D6DADAFAFAFADAD6D6D6D6D6D6D6D6D6D6D6DAD6D6D6D6D6D6D6D6DADAFA",
      INIT_57 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_58 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_59 => X"D6D6F6F6F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_5A => X"F6FAFAFAFAFAF6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_5B => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6F6FAFAFAFAFAF6F6F6F6FAFAFAFAF6",
      INIT_5C => X"D6D6D6D6D6D6D6D6D6D6D6D6F6F6F6F6F6F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_5D => X"B2B2B2B6B6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_5E => X"D2D2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_5F => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2D2D2B2B2B2B2D2D6D6D6D6D6D6D6D6",
      INIT_60 => X"AEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEB2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_61 => X"ADADADAEAEAEAEB2B2D2D2D2D2D2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2AEAE",
      INIT_62 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6D6D6D6D6D2B2B2ADAEAEADADADADADAD",
      INIT_63 => X"B5B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1",
      INIT_64 => X"D5D5D5B5B5B5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5B5B5B5",
      INIT_65 => X"D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5B5B5D5D5D5D5D5",
      INIT_66 => X"D6D6D6D6D6D5D5D5D5D5D5D5D5D5D5D5D5D5D5B5B5B5B5B5B5B5D5D5D5D5D5D5",
      INIT_67 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFADADAD6D6D6D6D6D6D6D6D6D6D6",
      INIT_68 => X"F6F6F6F6F6F6F6F6F6F6F6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_69 => X"FAFAFAFAFAFAF6F6FAFAFAFAFAFAFAFAFAFAFAF6F6F6F6FAFAFAFAFAFAF6F6F6",
      INIT_6A => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_6B => X"FAFAF6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_6C => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6F6F6F6FAFAFAFAFAFAFAFA",
      INIT_6D => X"FAFAFAFAFAFAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6FAFAFAFAFAFAFAFAFA",
      INIT_6E => X"DAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_6F => X"D6D6D6D6DADADAFADAD6D6D6D6D6D6D6D6D6D6D6DADAD6D6D6D6D6D6D6D6DADA",
      INIT_70 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_71 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_72 => X"D6D6D6F6F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_73 => X"D6F6F6FAFAFAFAFAF6F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_74 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6FAFAFAFAFAF6F6F6FAFAFAFAF6D6",
      INIT_75 => X"D6D6D6D6D6D6D6D6D6D6D6D6F6F6F6F6F6F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_76 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_77 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B6D6D6D6D6D6",
      INIT_78 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2D2B2B2B2D2D2D6D6D6D6D6D6D6D2",
      INIT_79 => X"AEAEAEAEAEAEAEAEAEAEB2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_7A => X"ADAEAEAEAEAEAEB2B2B2D2D2D2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2AEAE",
      INIT_7B => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6D6D6D2B2B2ADAEAEADADADADADAD",
      INIT_7C => X"B5B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1",
      INIT_7D => X"D5B5B5B5B5B5B5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5B5B5B5B5",
      INIT_7E => X"D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5",
      INIT_7F => X"D6D6D6D6D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5B5B5B5B5B5B5B5B5D5D5D5D5D5",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__61_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__61_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__61\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => addra(12),
      I1 => addra(10),
      I2 => addra(11),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__61_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__61\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => addrb(14),
      I1 => addrb(12),
      I2 => addrb(13),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__61_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized17\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized17\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized17\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized17\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__40_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__40_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFADAD6D6D6D6D6D6D6D6D6D6",
      INIT_01 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_02 => X"FAFAFAFAFAFAF6F6FAFAFAFAFAFAFAFAFAFAFAF6F6F6F6F6FAFAFAFAFAF6F6F6",
      INIT_03 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_04 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_05 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6D6D6D6F6F6FAFAFAFAFAFAFAFAFA",
      INIT_06 => X"FAFAFAFAFAFAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6FAFAFAFAFAFAFAFAFA",
      INIT_07 => X"DADAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_08 => X"D6D6D6D6DADADAFADAD6D6D6D6D6D6D6D6D6D6D6DADAD6D6D6D6D6D6D6D6D6D6",
      INIT_09 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_0A => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_0B => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_0C => X"D6D6F6FAFAFAFAFAFAFAF6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_0D => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6F6F6FAF6F6F6F6F6FAFAFAFAF6D6",
      INIT_0E => X"D6D6D6D6D6D6D6D6D6D6D6D6F6F6F6F6F6F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_0F => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_10 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_11 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2D2D2B2B2D2D6D6D6D6D6D6D6D2B2",
      INIT_12 => X"AEAEAEAEAEAEAEAEAEB2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2AEAEAEB2B2B2B2",
      INIT_13 => X"ADADADADADADAEAEB2B2B2D2D2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2AEAE",
      INIT_14 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6D6D2D2B2ADADADADADADADADAD",
      INIT_15 => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1",
      INIT_16 => X"B5B5B5B1B5B5B5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5B5B1B1B1B1",
      INIT_17 => X"D5D5B5B5B1B1B5B5B5B5B5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5",
      INIT_18 => X"D6D6D6D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5B5B5B1B1B1B1B1B5B5D5D5D5D5",
      INIT_19 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFADAD6D6D6D6D6D6D6D6D6",
      INIT_1A => X"F6F6F6F6F6F6F6F6F6F6F6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_1B => X"FAFAFAFAFAFAF6F6F6FAFAFAFAFAFAFAFAF6F6F6F6F6F6F6F6F6FAFAFAFAFAFA",
      INIT_1C => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_1D => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_1E => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6D6D6D6D6D6F6FAFAFAFAFAFAFAFAFA",
      INIT_1F => X"FAFAFAFAFAFAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6FAFAFAFAFAFAFAFAFA",
      INIT_20 => X"D6DADAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_21 => X"D6D6D6D6DADADADADADAD6D6D6D6D6D6D6D6D6DADADADADADADADADAD6D6D6D6",
      INIT_22 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_23 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_24 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_25 => X"D6D6D6FAFAFAFAFAFAFAF6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_26 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6F6F6D6D6D6F6FAFAFAFAD6D6",
      INIT_27 => X"D6D6D6D6D6D6D6D6D6D6D6F6F6F6F6F6F6F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_28 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_29 => X"B2B2B2B2B2B2B2B2B2B2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_2A => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2D2D2D2D2D2D6D6D6D6D6D6D2D2B2",
      INIT_2B => X"AEAEAEAEAEAEAEAEAEB2B2B2B2B2B2B2B2B2B2B2B2B2B2B2AEAEAEAEB2B2B2B2",
      INIT_2C => X"ADADADADADADADADADB2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2AEAE",
      INIT_2D => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6D6D2D2B2AEADADADADADADADAD",
      INIT_2E => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1",
      INIT_2F => X"B5B1B1B1B1B5B5B5D5D5D5D5D5B5B5D5D5D5D5D5D5D5D5D5D5B5B5B1B1B1B1B1",
      INIT_30 => X"D5B5B1B1B1B1B1B1B1B1B1B5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5",
      INIT_31 => X"D6D6D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5B5B5B5B1B1B1B1D5D5D5D5D5D5",
      INIT_32 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAD6D6D6D6D6D6D6D6D6",
      INIT_33 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_34 => X"FAFAFAFAFAF6F6F6F6FAFAFAFAFAFAFAF6F6F6F6F6F6F6F6F6F6F6FAFAFAFAFA",
      INIT_35 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_36 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_37 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6D6D6D6D6D6D6F6FAFAFAFAFAFAFAFAFA",
      INIT_38 => X"FAFAFAFAFAF6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6FAFAFAFAFAFAFAFAFA",
      INIT_39 => X"D6DADAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_3A => X"D6D6D6D6DADADADADADAD6D6D6DADADADAD6D6D6DADADADADADADADADADAD6D6",
      INIT_3B => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_3C => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_3D => X"D6D6D6D6D6D6D6D6F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_3E => X"D6D6D6F6FAFAFAFAFAFAFAF6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_3F => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6FAFAFAFAD6D6",
      INIT_40 => X"D6D6D6D6D6D6D6D6D6F6F6F6F6F6F6F6F6F6F6D6D6D6F6F6F6F6F6F6D6D6D6D6",
      INIT_41 => X"D6D7D7D7D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_42 => X"B2B2B2D2D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D7D6D6D6D6D6D6D6D6D6D6D6",
      INIT_43 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2D2D2D2D2D2D2D6D6D6D6D6D6D2D2",
      INIT_44 => X"AEAEAEAEAEAEAEAEB2B2B2B2B2B2B2B2AEAEAEB2B2B2B2B2B2AEAEB2B2B2B2B2",
      INIT_45 => X"ADADADADADADADADADADB2B2B2B1B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2AE",
      INIT_46 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6D6D6D2B2AEADADADADADADADAD",
      INIT_47 => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1",
      INIT_48 => X"B1B1B1B1B1B5B5B5B5B5B5B5B5B5B5B5B5D5D5D5D5D5B5B5B5B5B1B1B1B1B1B1",
      INIT_49 => X"B5B1B1B1B1B1B1B1B1B1B1B5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5B5",
      INIT_4A => X"D6D6D6D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5B5B5B5B5B1B5D5D5D5D5D5D5",
      INIT_4B => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAD6D6D6D6D6D6D6D6",
      INIT_4C => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_4D => X"FAFAFAFAF6F6F6F6F6F6FAFAFAFAFAFAF6F6F6F6F6F6F6F6F6F6F6F6FAFAFAFA",
      INIT_4E => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_4F => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_50 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAF6F6D6D6D6D6D6D6D6F6FAFAFAFAFAFAFAFAFA",
      INIT_51 => X"FAFAFAFAF6F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6FAFAFAFAFAFAFAFAFA",
      INIT_52 => X"D6D6DAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_53 => X"D6D6D6D6D6DADADADADADAD6D6DADADADAD6D6D6D6D6DADADADADADADADADADA",
      INIT_54 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_55 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_56 => X"D2D2D6D6D6D6D6D6F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_57 => X"D6D6D6D6FAFAFAFAFAFAFAF6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_58 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6FAFAFAFAD6D6",
      INIT_59 => X"D6D6D6D6D6D6D6F6F6F6F6F6F6F6F6F6F6F6F6D6F6F6F6F6FAFAFAF6F6D6D6D6",
      INIT_5A => X"D7D7D7D7D7D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_5B => X"D6D6D6D6D6D6D6D6D6D7D7D6D6D6D6D6D6D6D6D7D7D7D7D7D7D6D6D6D6D6D6D6",
      INIT_5C => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2D2D2D2D2D2D2D2D6D6D6D6D6D6D6D6",
      INIT_5D => X"AEAEAEAEAEAEAEAEAEB2B2AEAEAEAEAEAEAEAEAEAEAEB2B2B2B2B2B2B2B2B2B2",
      INIT_5E => X"ADADADADADADADADADADB1B2B2ADADB1B2B2B2B2B2B2B2B2AEB2B2B2B2B2B2B2",
      INIT_5F => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6D6D6D2D2B2ADADADADADADADAD",
      INIT_60 => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B18DB1B1B1B1B1B1B1B1B1B1B1B1B1",
      INIT_61 => X"B1B1B1B5B5B1B5B5B1B1B5B5B5B1B1B1B5B5B5B5B5B5B5B5B1B1B1B1B1B1B1B1",
      INIT_62 => X"B5B1B1B1B1B1B1B1B1B1B1B5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5B5B5B5",
      INIT_63 => X"D6D6D6D6D6D6D6D6D6D6D6D5D5D5D5D5D5D5D5D5D5D5D5D5B5D5D5D5D5D5D5D5",
      INIT_64 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6D6D6D6",
      INIT_65 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_66 => X"FAFAFAFAFAFAF6F6F6FAFAFAFAFAFAFAF6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_67 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_68 => X"FAF6F6FAFAFAFAFAFAFAFAFAFAF6F6F6F6D6D6F6FAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_69 => X"FAFAFAFAFAFAFAFAFAFAFAFAF6D6D6D6D6D6D6F6F6F6FAFAFAF6F6FAFAFAFAFA",
      INIT_6A => X"FAFAFAFAF6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADAFAFAFAFAFA",
      INIT_6B => X"DADAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_6C => X"D6D6D6D6DADADADADADADADADADADAFADADAD6D6D6D6D6DADADADADADADADADA",
      INIT_6D => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_6E => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_6F => X"D2D2D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_70 => X"D6D6D6D6D6F6F6F6FAFAFAFAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_71 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6FAFAFAD6D6",
      INIT_72 => X"D6D6D6D6D6D6F6F6F6F6FAFAF6F6F6F6F6F6D6D6F6F6F6FAFAFAFAF6F6F6D6D6",
      INIT_73 => X"D7D7D7D7D7D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_74 => X"D6D6D6D6D6D6D6D6D7D7D7D7D6D6D6D6D6D6D6D7D7D7D7D7D6D6D6D6D6D6D6D6",
      INIT_75 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2D2D2D2D2D2D2D2D2D6D6D6D6D6D6D6D6",
      INIT_76 => X"B2B2B2AEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEB2B2B2B2B2B2B2B2B2B2",
      INIT_77 => X"ADADADADADADADADADADADB1B1ADADADADB2B2B2B2B2AEAEAEAEB2B2B2B2B2B2",
      INIT_78 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6D6D6D6D6D2D2B2AEADADADADADADAD",
      INIT_79 => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B18DB1B1B1B1B1B1B1B1B1B1B1B1B1",
      INIT_7A => X"B1B1B1B5B5B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1",
      INIT_7B => X"D5B1B1B1B1B1B1B1B1B1B1B1B5D5D5D5D5D5D5D5D5D5D5D5D5D5D5B5B5B1B1B1",
      INIT_7C => X"D6D6D6D6D6D6D6D6D6D6D6D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5",
      INIT_7D => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6",
      INIT_7E => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_7F => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__40_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__40_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => addra(12),
      I1 => addra(10),
      I2 => addra(11),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__40_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => addrb(14),
      I1 => addrb(12),
      I2 => addrb(13),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__40_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized18\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized18\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized18\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized18\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__41_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__41_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_01 => X"F6F6F6FAFAFAFAFAFAFAFAFAFAF6D6D6D6D6D6D6D6D6D6D6D6D6D6F6FAFAFAFA",
      INIT_02 => X"FAFAFAFAFAFAFAFAFAFADAD6D6D6D6D6F6FAFAFAFAFAFAFAFAF6D6F6F6FAFAF6",
      INIT_03 => X"FAFAFAFAF6F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DAFAFAFAFA",
      INIT_04 => X"DAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_05 => X"D6D6D6D6DADADADAFAFADADADADAFAFAFADAD6D6D6D6D6D6DADADADADADADADA",
      INIT_06 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_07 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_08 => X"D6D6D2D2D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_09 => X"D6D6D6D6D6D6D6D6F6FAFAFAF6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_0A => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6F6F6FAFAF6D6",
      INIT_0B => X"D6D6D6D6D6D6F6F6F6FAFAFAF6F6F6F6F6D6D6D6D6F6F6F6F6F6F6F6F6D6D6D6",
      INIT_0C => X"D6D7D7D7D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_0D => X"D6D6D6D6D6D6D6D6D7D7D7D7D6D6D6D6D6D6D6D6D7D7D6D6D6D6D6D6D6D6D6D6",
      INIT_0E => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2D2D2D2D6D6D6D2D2D2D6D6D7D6D6D6D6D6",
      INIT_0F => X"B2B2B2B2B2B2B2B2AEAEAEAEADADADADADAEAEAEAEAEB2B2B2B2B2B2B2B2B2B2",
      INIT_10 => X"ADADADADADADADADADADADADADADADADADADB2B2B2AEAEAEAEB2B2B2B2B2B2B2",
      INIT_11 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6D6D6D6D6D6D2D2D2B2ADADADADADADAD",
      INIT_12 => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1ADADB1B18DB1B1B1B1B1B1B1B1B1B1B1B1B1",
      INIT_13 => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1",
      INIT_14 => X"D5B1B1B1B1B1B1B1B1B1B1B1B1B1D5D5D5D5D5D5D5D5D5D5D5D5B5B1B1B1B1B1",
      INIT_15 => X"FADAD6D6D6D6D6D6D6D6D6D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5",
      INIT_16 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_17 => X"F6FAFAFAFAFAFAFAFAFAFAFAF6F6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_18 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_19 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_1A => X"F6F6F6F6F6FAFAFAFAFAFAF6F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6FAFA",
      INIT_1B => X"FAFAFAFAFAFAFAFAFAFAD6D6D6D6F6F6FAFAFAFAFAFAFAFAFAF6D6D6F6F6F6F6",
      INIT_1C => X"FAFAFAFAF6F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6FAFAFAFA",
      INIT_1D => X"DAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_1E => X"D6D6D6D6DADADAFAFAFAFADADADAFAFAFADAD6D6D6D6D6D6DADADADADADADAFA",
      INIT_1F => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_20 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_21 => X"D6D6D6D2D2D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_22 => X"D6D6D6D6D6D6D6D6D6F6FAFAF6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_23 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6F6F6F6F6F6F6F6F6F6FAF6D6",
      INIT_24 => X"D6D6D6D6D6D6F6FAFAFAFAF6F6F6F6F6D6D6D6D6D6D6D6D6F6F6F6D6D6D6D6D6",
      INIT_25 => X"D6D6D7D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_26 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_27 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2D2D2D2D6D6D6D6D6D6D6D6D6D7D7D7D7D7D7",
      INIT_28 => X"AEAEB2B2B2B2B2B2B2AEAEADADADADADAEAEAEADAEAEB2B2B2B2B2B2B2B2B2B2",
      INIT_29 => X"ADADADADADADADADADADADADADADADADADADADB2B2AEAEAEAEB2D2B2B2B2AEAE",
      INIT_2A => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6D6D6D6D6D6D2D2D2D2B2AEADADADADAD",
      INIT_2B => X"B1B1B1919191B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1",
      INIT_2C => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1",
      INIT_2D => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1D5B5B5B5B5B5B5B5B5B5B1B1B1B1B1",
      INIT_2E => X"FAFADAD6D6D6D6D6D6D6D6D6D6D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5",
      INIT_2F => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_30 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_31 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_32 => X"F6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_33 => X"F6F6F6F6D6D6D6D6D6D6D6D6D6D6D6D6D5D5D5D5D5D5D5D5D5D5D6D6D6D6D6F6",
      INIT_34 => X"FAFAFAFAFAFAFAFAFADAD6D6D6D6F6FAFAFAFAFAFAFAFAFAFAD6D6D6D6F6F6F6",
      INIT_35 => X"FAFAFAFAF6F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DAFAFAFA",
      INIT_36 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_37 => X"D6D6D6D6DADADAFAFAFAFADADAFAFAFAFADAD6D6D6D6D6D6D6DADADADADADADA",
      INIT_38 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_39 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_3A => X"D6D6D6B2B2B2D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_3B => X"D6D6D6D6D6D6D6D6D6D6D6F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_3C => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6F6F6F6F6F6F6F6F6D6F6F6F6D6D6",
      INIT_3D => X"D6D6D6D6D6D6D6F6F6F6F6F6F6D6D6D6D6D6F6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_3E => X"D6D7D7D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_3F => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_40 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2D2D2D2D6D6D6D6D6D6D6D6D6D7D7D7D7D7D7D6",
      INIT_41 => X"ADAEAEB2B2B2B2B2B2AEAEAEADAEAEAEAEAEADAEAEAEB2B2B2B2B2B2B2B2B2B2",
      INIT_42 => X"ADADADADADADADADADADADADADADADADADADB2B2B2B2B2B2B2D2D2B2B2AEAEAE",
      INIT_43 => X"FAFAFAFAFAFAFAFADAFAFAFAFAFAF6D6D6D6D6D6D6D6D2D2D2D2B2AEADADADAD",
      INIT_44 => X"B1B191918D91B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1",
      INIT_45 => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1",
      INIT_46 => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B5B5B1B1B1B1B1B1B1",
      INIT_47 => X"FAFAFAD6D6D6D6D6D6D6D6D6D6D6D5D5D5D5D5D5D5D5D5D5D5B5B5D1D1D1B1B1",
      INIT_48 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_49 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_4A => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_4B => X"D6F6F6F6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_4C => X"F6D6D6D6D6D6D6D6D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D6",
      INIT_4D => X"FAFAFAFAFAFAFAFAFADAD6D6D6D6D6FAFAFAFAFAFAFAFAFAFAD6D6D6D6D6F6F6",
      INIT_4E => X"FAFAFAFAFAF6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DAFAFAFA",
      INIT_4F => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_50 => X"D6D6D6D6DADADAFAFAFAFADADAFAFAFAFADAD6D6D6D6D6D6D6DADADADADADADA",
      INIT_51 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_52 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_53 => X"D6D6D6B2B2B2D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_54 => X"D6F6F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D1B1B1D1D6D6D6D6D6D6D6D6",
      INIT_55 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6F6F6F6F6F6F6F6D6D6D6D6D6D6D6",
      INIT_56 => X"D6D6D6D6D6D6D6F6F6F6F6D6D6D6D6D6D6D6F6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_57 => X"D6D7D7D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_58 => X"D6D6D6D6D6D6D6D6D7D7D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_59 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2D2D2D2D6D6D6D6D6D6D6D6D7D7D7D7D7D7D6D6",
      INIT_5A => X"ADADAEAEB2B2B2B2B2AEAEAEAEAEAEAEAEADADADAEAEAEB2B2AEAEAEAEB2B2B2",
      INIT_5B => X"ADADADADADADADADADADADADADADB1B1B1B2B2B2B2D2D2D2D2D2B2B2AEADADAD",
      INIT_5C => X"FAFAFAFAFAFAFAFADADADADADADAD6D6D6D6D6D6D6D6D2D2D2D2B2AEAEADADAD",
      INIT_5D => X"B1B1918D8D8DB1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1",
      INIT_5E => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1",
      INIT_5F => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1",
      INIT_60 => X"FAFAFAD6D6D6D6D6D6D6D6D6D6D6D5D5D5D5D5D5D5D5D5D5B5B5B1B1B1B1B1B1",
      INIT_61 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_62 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_63 => X"FAFAFAFAFAFAFAFAFAFAFAF6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_64 => X"D6D6D6F6F6F6F6F6F6F6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_65 => X"F6D6D6D6D6D6D5D5D5D5D5D1D1B1B1B1B1B1B1B1B1B1D1D5D5D5D5D5D5D5D5D5",
      INIT_66 => X"FAFAFAFAFAFAFAFAFADAD6D6D6D6D6D6D6D6D6FAFAFAFAFAFAD6D6D6D6D6D6F6",
      INIT_67 => X"FAFAFAFAFAF6F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADAFAFA",
      INIT_68 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_69 => X"D6D6D6DADADADAFAFAFAFADADAFAFAFAFADAD6D6D6D6D6D6D6D6DADADADADADA",
      INIT_6A => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_6B => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D5D5D5",
      INIT_6C => X"D6D6D2B2B1B1B2D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_6D => X"D6FAFAF6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D1B1B1B1B1D1D1D1D1D6D6D6D6",
      INIT_6E => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6F6F6F6F6F6D6D6D6D6D6D6D6D6D6",
      INIT_6F => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_70 => X"D7D7D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_71 => X"D6D6D6D6D6D6D7D7D7D7D7D7D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_72 => X"AEAEB2B2B2B2B2B2B2B2B2B2B2D2D2D6D6D6D6D6D6D6D6D7D7D7D7D7D6D6D6D6",
      INIT_73 => X"ADADADAEB2B2B2B2AEAEAEAEAEAEAEAEAEADADADADADADADADADADAEAEAEB2B2",
      INIT_74 => X"ADADADADADADADADADADADADADB2B2B2B2B2B2B2B2D2D2D2D2D2B2AEAEADADAD",
      INIT_75 => X"FAFAFAFAFAFAFAFADADADAD6D6D6D6D6D6D6D6D6D6D6D2D2D2D2D2B2AEADADAD",
      INIT_76 => X"B1918D8D8D91ADADADB1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1",
      INIT_77 => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B18D8D8DB1B1B1B1B1B1B1B1B1B1B1",
      INIT_78 => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1",
      INIT_79 => X"FAFAFAFAFAFADAD6D6D6D6D6D6D6D6D5D5D5D5D5D5D5D5D5D5B5B1B1B1B1B1B1",
      INIT_7A => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_7B => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6FAFAFAFAFAFAFAF6FAFAFAFAFA",
      INIT_7C => X"FAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_7D => X"D5D5D6D6F6F6F6F6F6F6F6F6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_7E => X"D6D6D6D5D1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1D1D1D5D5D5D5D5D5",
      INIT_7F => X"FAFAFADAFAFAFAFADAD6D6D6D6DADAD6D6D6DAD6D6DAFAD6D6D6D6D6D6D6D6D6",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__41_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__41_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => addra(12),
      I1 => addra(10),
      I2 => addra(11),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__41_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => addrb(14),
      I1 => addrb(12),
      I2 => addrb(13),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__41_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized19\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized19\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized19\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized19\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__21_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__21_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FAFAFAFAFAF6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADAFAFA",
      INIT_01 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_02 => X"D6D6DADADADADAFAFAFAFAFADAFAFAFAFADADADAD6D6D6D6D6DADADADAFAFAFA",
      INIT_03 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DAD6D6D6D6D6D6D6",
      INIT_04 => X"D6DADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D5D5",
      INIT_05 => X"D6D6D2B1B1B1B1D2D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_06 => X"D6D6F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D1D1B1B1B1B1B1B1D1D2D6D6",
      INIT_07 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_08 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_09 => X"D6D7D7D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_0A => X"D6D6D6D6D6D6D7D7D7D7D7D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_0B => X"B2B2AE8E8E8E8EAEB2B2B2D2D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_0C => X"ADADADADAEAEB2B2AEADADADAEAEAEAEADADADADADADADADADADAD8DADAEB2B2",
      INIT_0D => X"ADADADADADADADADADADADADADB2B2B2B2B2B2B2B2B2B2D2D2B2AEAEAEADADAD",
      INIT_0E => X"FAFAFAFAFAFAFADADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D2D2D2D2AEADADADAD",
      INIT_0F => X"8D8D8D8D8D8DADADADB1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1",
      INIT_10 => X"B1B1B1B1B1B1919191B1B1B1B1B1B1B18D8D8D8D8D8DB1B1B1B1B1B1B1918D8D",
      INIT_11 => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1",
      INIT_12 => X"FAFAFAFAFAFAFAFAFAD6D6D6D6D6D6D6D6D5D5D5D5D5D5D5D5B1B1B1B1B1B1B1",
      INIT_13 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_14 => X"F6F6F6F6F6FAFAFAFAF6F6F6F6F6F6F6F6F6F6F6FAFAFAFAFAF6F6F6F6FAFAFA",
      INIT_15 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_16 => X"D5D5D5D6D6F6F6F6F6F6F6F6F6F6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_17 => X"D1D1D1B1B1B1B1ADAD8D8DADADADADADB1B1B1B1B1B1B1B1B1B1D1D1D1D5D5D5",
      INIT_18 => X"FADADADADAFAFADADAD6D6D6D6DAD6D6D6DADAD6D6DADAD6D6D6D6D6D6D6D6D1",
      INIT_19 => X"FAFAFAFAFAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADAFAFA",
      INIT_1A => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_1B => X"DADADADADADADAFAFAFAFAFAFADADADADAFADADADADADAD6DADADADAFAFAFAFA",
      INIT_1C => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADADADADADADADADA",
      INIT_1D => X"D6DADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D5D5",
      INIT_1E => X"D6D6D2B1B1B1B1B1D1D2D6D6D6D6D6D6D6D6D6D6D6D6DAD6D6D6D6D6D6D6D6D6",
      INIT_1F => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2D1D1B1B1B1B1B1B1D1D2D6",
      INIT_20 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_21 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_22 => X"D6D6D7D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_23 => X"D6D6D6D6D6D6D6D6D7D7D6D6D6B2B2B2B2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_24 => X"B2B2AE8D8D8D8EAEB2B2D2D6D6D6D6D6D7D7D7D7D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_25 => X"ADADADADADADAEB2AEADADADADAEAEAEADADADADADADADADADADAD8D8DADAEB2",
      INIT_26 => X"ADADADADADADADADADADADADADAEAEAEAEAEAEB2B2B2B2B2B2B2AEAEAEAEADAD",
      INIT_27 => X"FAFAFAFAFAFAFAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2D2D2D2AEADADADAD",
      INIT_28 => X"8D8D8D8D8D8DADADADB1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1",
      INIT_29 => X"B1B1B1B1B1918D8D8D9191B1B1B1AD8D8D8D8D8D8D8D8D8D8D8DB18D8D8D8D8D",
      INIT_2A => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1",
      INIT_2B => X"FAFAFAFAFAFAFAFAFAD6D6D6D6D6D6D6D6D6D6D5D5D5D5B5B1B1B1B1B1B1B1B1",
      INIT_2C => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_2D => X"F6F6F6F6F6FAFAFAFAF6F6F6F6F6F6F6F6F6F6F6FAFAFAFAF6F6F6F6F6FAFAFA",
      INIT_2E => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_2F => X"D1D1D5D5D5D5D6D6D6D6D6D6F6F6F6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_30 => X"B1B1B1B1AD8D8D8D8D8C8C8D8D8D8D8D8DADADB1B1B1B1B1B1B1B1B1D1D1D1D1",
      INIT_31 => X"FADADADADADAFADADAD6D6D6D6D6D6D6D6DADAD6D6D6D6D6D6D6D6D6D6D6B1B1",
      INIT_32 => X"FAFAFAFAFADAD6D6D6D6D6D6D6D6D6D6D5D5D5D6D6D6D6D6D6D6D6D6DADAFAFA",
      INIT_33 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_34 => X"DADADADADADADAFAFAFAFAFAFAFAFAFAFAFAFADADADADADADADADAFAFAFAFAFA",
      INIT_35 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADAFADADADADADADADA",
      INIT_36 => X"DADADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D5D5",
      INIT_37 => X"D6D2D2B1B1B1B1B1D1D2D2D2D6D6D6D6D6D6D6D6D6D6DADAD6D6D6D6D6D6D6D6",
      INIT_38 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D1B1B1B1B1B1B1B1B1B1D1D2",
      INIT_39 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_3A => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_3B => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_3C => X"D6B2B2B2B2B2D6D6D6D6D6D6D6B2B2B2B2B2D6B6B6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_3D => X"AEAE8E8E8E8EAEB2B2D2D6D6D6D6D7D7D7D7D7D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_3E => X"ADADADADADADAEAEADADADADADADADADADADADADADADADADADADAD8D8D8DAEB2",
      INIT_3F => X"ADADADADADADADADADADAEADADAEAEAEAEAEB2B2B2B2D2D2D2D2D2D2D2CEAEAD",
      INIT_40 => X"FAFAFAFAFAFAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2D2D2D2B2ADADADAD",
      INIT_41 => X"8D8D8D8D8D8DADADADB1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1",
      INIT_42 => X"B1B1B1918D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D",
      INIT_43 => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B18D8D8D8D",
      INIT_44 => X"FAFAFAFAFAFAFAFAFAFAD6D6D6D6D6D6D6D6D6D6D6D5D5B1B1B1B1B1B1B1B1B1",
      INIT_45 => X"FAFAFAF6F6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_46 => X"F6F6F6F6F6F6FAFAFAF6F6F6F6F6F6F6F6F6F6F6FAFAFAFAF6F6F6F6F6F6FAFA",
      INIT_47 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_48 => X"B1B1D1D1D5D5D5D5D5D5D6D6D6F6F6F6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_49 => X"8D8D8D8D8D8D8C8C88888C8C8C8C8C8C8C8C8D8DADADADADB1B1B1B1B1B1B1B1",
      INIT_4A => X"FADADADADADADADADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6B1B18D",
      INIT_4B => X"FAFAFAFADADAD6D6D6D6D6D6D6D6D6D6D6D5D5D6D6D6D6D6D6D6D6D6DADAFAFA",
      INIT_4C => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_4D => X"DADADADADADADADAFAFAFAFAFAFAFAFAFAFAFADADADADADADADAFAFAFAFAFAFA",
      INIT_4E => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADAFADADADADADADADA",
      INIT_4F => X"DADADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_50 => X"D1D2D2D2D1D1D1D1D1D1D2D2D6D6D6D6D6D6D6D6D6FADADAD6D6D6D6D6D6D6D6",
      INIT_51 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D1B1B1B1B1B1B1B1B1B1B1D1",
      INIT_52 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_53 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_54 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_55 => X"B2B2B2B2B2B2B2B2B2B2D2B2B2B2B2B2B2B2D6B2B2B2B6B6D6B6B6B6D6D6D6D6",
      INIT_56 => X"AEAEAEB2B2B2B2B2D2D6D6D6D6D6D6D7D7D7D6D6D6D6D6D6D6D6D6D6D6D6D6B2",
      INIT_57 => X"ADADADADADAEAEB2ADADADADADADADADADADADADADADADADADAD8D8D8D8DAEAE",
      INIT_58 => X"ADADADADADADADADADAEAEAEADAEAEAEAEAEB2B2B2D2D2D2D2D2D2D2D2D2CEAE",
      INIT_59 => X"FAFAFAFAF6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2D2D2D2B2ADADADAD",
      INIT_5A => X"8D8D8D8D8D8DADB1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1",
      INIT_5B => X"8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8DB18D8D8D8D8D8D8D8D",
      INIT_5C => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B18D8D8D8D8D",
      INIT_5D => X"FAFAFAFAFAFAFAFAFAFAFAFAD6D6D6D6D6D6D6D6D6D5B5B1B1B1B1B1B1B1B1B1",
      INIT_5E => X"F6F6F6F6F6F6F6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_5F => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6FAFAFAF6F6F6F6F6F6F6F6",
      INIT_60 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_61 => X"B1B1B1B1D1D1D1D5D5D5D5D6D6F6F6F6F6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_62 => X"888888888888686868686868686888888C8C8C8C8C8C8C8C8DADADB1B1B1B1B1",
      INIT_63 => X"FADADAD6D6D6DADADAD6D6D6D6D6D6D6D6D6D6D6B6D6D6D6D6D6B6B1B1B18D8D",
      INIT_64 => X"FAFAFADADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DAFAFA",
      INIT_65 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_66 => X"DADAFAFAFAFADADADAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_67 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADADADADADADADADA",
      INIT_68 => X"D6DAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_69 => X"B1D1D2D2D2D2D2D1D1D1D2D2D2D6D6D6D6D6D6D6D6D6DADAD6D6D6D6D6D6D6D6",
      INIT_6A => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D1B1B1B1B1B1B1B1B1B1B1B1B1",
      INIT_6B => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_6C => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_6D => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_6E => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2D6D6B2B2B2B6B6D6B6B6B6B6B6B2B6",
      INIT_6F => X"AEB2B2B2B2D2D6D6D6D6D6D6D6D6D6D6D6D6D6D2D2B2B2D2D2D6D6D6D6D6B2B2",
      INIT_70 => X"AEADADAEB2B2B2B2ADADADADADADADADADADADADADADADADADAD8D8D8D8DAEB2",
      INIT_71 => X"ADADADADADADADAEB2B2B2AEADADADAEAEAECED2D2D2D2D2D2D2D2D2D2D2D2AE",
      INIT_72 => X"FAFAFAF6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2D2D2D2B2AEADADAD",
      INIT_73 => X"8D8D8D8D8DADB1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1",
      INIT_74 => X"8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8DB1B1B18D8D8D8D8D8D8D",
      INIT_75 => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1918D8D8D8D",
      INIT_76 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAD6D6D6D6D6D6D5D5B1B1B1B1B1B1B1B1B1",
      INIT_77 => X"F6F6F6F6F6F6F6F6F6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_78 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6FAF6F6F6F6F6F6F6F6F6F6",
      INIT_79 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_7A => X"B1B1B1B1B1D1D1D5D5D5D5D6F6F6F6F6F6F6FAFAFAFAFAFAF6FAFAFAFAFAFAFA",
      INIT_7B => X"68686868686868686868686868686868888C8C8C888C8C8C8C8C8DADADB1B1B1",
      INIT_7C => X"FADAD6D6D6D6D6D6D6D6D6D6D6DAD6D6D6D6D6B5B1B5D6D6B1B1B1B18D8D8D68",
      INIT_7D => X"FADADADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DAFAFA",
      INIT_7E => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_7F => X"DADAFAFAFAFADADADAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__21_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__21_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => addra(12),
      I1 => addra(10),
      I2 => addra(11),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__21_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => addrb(14),
      I1 => addrb(12),
      I2 => addrb(13),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__21_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    addra_11_sp_1 : out STD_LOGIC;
    addrb_13_sp_1 : out STD_LOGIC;
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 18 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized2\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized2\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__107_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__107_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal addra_11_sn_1 : STD_LOGIC;
  signal addrb_13_sn_1 : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  addra_11_sp_1 <= addra_11_sn_1;
  addrb_13_sp_1 <= addrb_13_sn_1;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_01 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_02 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_03 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_04 => X"D6D6D6D6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_05 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D5D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_06 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D6",
      INIT_07 => X"D5D5D5D5D5D5D6DAFAFAFAFAFAFAFAFAFADAD6D6D6D6D6DAFAFAFAFAFADAD6D6",
      INIT_08 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_09 => X"D5D5D5D5D5D5D5D5D5D5D5D5D5D5D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_0A => X"DADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D5D5D5D5D5D5D5D5D5D5D5D5D5",
      INIT_0B => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_0C => X"D2D2D2D2D2D2D2D2D2D6D6D6D6D6D6D6D6D6F6F6D6D6D6D6D6D6F6FAFAFAFAFA",
      INIT_0D => X"D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D6D6D6D6D6D6D6D2D2D2D2D6D6D6D2D2D2",
      INIT_0E => X"D2D2D2B2B2B2B2B2B2B2B2B2D2D2D2D2D2D2D6D6D6D6D6D6D6D6D6D6D6D2D2D2",
      INIT_0F => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2B2B2B2B2B2B2B2B2B2D2D2D2D2D2D2",
      INIT_10 => X"FAFAFAFAFAFAFAFAFAFADAD6D6D6D6D6D6D6D6D6D6D6D6D6DADADAD6D6D6D6D6",
      INIT_11 => X"FAFAFAFADADADADADADADADADAFAFAFAFAFADADAD6D6D6D6DADADAFAFAFAFAFA",
      INIT_12 => X"DADAFADADADADAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_13 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADADADADADADADADADA",
      INIT_14 => X"DAD6D6D6D6D6D6D6D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D6D6D6D6",
      INIT_15 => X"D6D2D2D2D2D2D6D6D6D6F6F6F6F6FAFAFAFAFAFAFAFAFAFADADADADADADADADA",
      INIT_16 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6D6D6D6D2D6D6",
      INIT_17 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6F6F6",
      INIT_18 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6F6F6F6F6F6F6F6F6F6F6D6D6D6D6",
      INIT_19 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_1A => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_1B => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_1C => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_1D => X"D6D6D6D6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_1E => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6FAFAFAFA",
      INIT_1F => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D5D5D5D5D5D5D5D5D5D5D5D5D5D5D6D6",
      INIT_20 => X"D6D5D5D5D5D5D5DADAFAFAFAFAFAFAFAFAD6D6D6D6D6D6D6DAFAFADADAD6D6D6",
      INIT_21 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_22 => X"D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_23 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D5D5D5D5D5D5D5D5D5D5D5D5D5",
      INIT_24 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFADADADAD6",
      INIT_25 => X"D2D2D2D2D2D2D2D2D6D6D6D6D6D6D6D6D6D6F6F6F6D6D6D6D6D6F6F6FAFAFAFA",
      INIT_26 => X"D2D2D2D2D2D2D2D2D2B2B2D2D2D2D6D6D6D6D6D6D6D6D2D2D2D2D6D6D2D2D2D2",
      INIT_27 => X"D2D2D2B2B2B2B2B2B2D2D2D2D2D2D2D2D2D2D2D6D6D6D6D6D6D6D6D6D6D6D2D2",
      INIT_28 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2D2B2B2B2B2B2B2B2B2B2D2D2D2D2D2D2",
      INIT_29 => X"FAFAFAFAFAFAFAFAFADADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_2A => X"FAFAFAFAFADADADADADADADAFAFAFAFAFAFADADAD6D6D6D6D6DADAFAFAFAFAFA",
      INIT_2B => X"DAFAFAFADADAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_2C => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADADADADADADADADADADA",
      INIT_2D => X"DAD6D6D6D6D6D6D6D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D6D6D6D6",
      INIT_2E => X"D6D6D6D6D6D6D6D6D6F6F6F6F6F6FAFAFAFAFAFAFAFAFADADADADADADADADADA",
      INIT_2F => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6D6D6D6D6D6",
      INIT_30 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6F6F6F6",
      INIT_31 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6F6F6F6F6F6F6F6F6D6D6D6D6D6",
      INIT_32 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_33 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_34 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6FAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_35 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_36 => X"D6D6D6D6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_37 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6FAFAFAFAFA",
      INIT_38 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D5D5D5D5D5D6D5D5D5D5D5D5D5D6D6D6",
      INIT_39 => X"D6D6D5D5D5D5D6D6DADAFAFAFAFAFAFADAD6D6D6D6D6D6D6D6D6DADAD6D6D6D6",
      INIT_3A => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_3B => X"D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_3C => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D5D5D5D5D5D5D5",
      INIT_3D => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFADADAD6D6D6",
      INIT_3E => X"D2D2D2D2D2D6D6D6D6D6D6D6D6D6D6D6D6D6F6F6D6D6D6D6D6D6F6F6F6FAFAFA",
      INIT_3F => X"D2D2D2D2D2D2D2B2B2B2B2B2D2D2D6D6D6D6D6D6D6D6D2D2D2D2D2D2D2D2D2D2",
      INIT_40 => X"D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D6D6D6D6D6D6D6D6D6D6D6D6D2",
      INIT_41 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2D2B2B2B2B2B2B2B2B2B2B2D2D2D2D2D2D2",
      INIT_42 => X"FAFAFAFAFAFAFAFAFADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_43 => X"FAFAFAFAFAFADADADADADAFAFAFAFAFAFAFADADAD6D6D6D6D6D6DADAFAFAFAFA",
      INIT_44 => X"DAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_45 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADADADADADADADADADADA",
      INIT_46 => X"DAD6D6D6D6D6D6D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D6D6D6D6D6",
      INIT_47 => X"D6D6D6D6D6D6D6D6F6F6F6F6F6F6FAFAFAFADADADADADADADADADADADADADADA",
      INIT_48 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6D6D6D6D6D6",
      INIT_49 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6F6F6F6F6F6",
      INIT_4A => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6F6F6F6F6F6F6F6D6D6D6D6D6",
      INIT_4B => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_4C => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_4D => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6D6F6FAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_4E => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_4F => X"F6D6D6D6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_50 => X"D6D6D6D6D6D6D6DAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6FAFAFAFAFA",
      INIT_51 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D5D5D5D5D5D5D6D6D6",
      INIT_52 => X"D6D6D6D6D5D5D6D6D6DAFAFAFAFAFADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_53 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_54 => X"D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_55 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D5D5D5D5D5D5",
      INIT_56 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFADADAD6D6D6D6D6",
      INIT_57 => X"D2D2D2D2D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6F6F6F6FAFAFA",
      INIT_58 => X"D2D2D2D2D2D2D2B2B2B2B2D2D2D2D6D6D6D6D6D6D6D6D2D2D2D2D2D2D2D2D2D2",
      INIT_59 => X"D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D6D6D6D6D6D6D6D6D6D6D6D2",
      INIT_5A => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2B2B2B2B2B2B2B2B2B2B2B2B2B2D2D2D2D2",
      INIT_5B => X"DADADAFAFAFAFAFAFADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_5C => X"FAFAFAFAFAFADADADADAFAFAFAFAFAFAFAFADADAD6D6D6D6D6D6D6DAFAFAFAFA",
      INIT_5D => X"DAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_5E => X"D6D6D6D6D6D6D6D6D6D6D6D6D6DADAD6D6D6D6D6DADADADADADADADADADADADA",
      INIT_5F => X"D6D6D6D6D6D6D6D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D6D6D6D6D6",
      INIT_60 => X"D6D6D6D6D6D6D6D6F6F6F6F6F6F6FAFAFAFADADADADADADADADADADADADADADA",
      INIT_61 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6D6D6D6D6",
      INIT_62 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6F6F6F6F6F6F6",
      INIT_63 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6F6F6D6D6D6D6D6D6D6D6D6D6",
      INIT_64 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_65 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_66 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6FAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_67 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6FAFAFAFAFA",
      INIT_68 => X"FAD6D6D6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_69 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6FAFAFAF6F6FAFAFAFAFAFA",
      INIT_6A => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_6B => X"D6D6D6D6D6D6D6D6DAFAFAFAFAFAFADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_6C => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_6D => X"D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D6D6D5D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_6E => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D5D5D5D5D5D6D5",
      INIT_6F => X"FAFAFAFAFAFAFAFBFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFADAD6D6D6D6D6D6",
      INIT_70 => X"D2D2D2D2D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6F6F6F6F6F6F6",
      INIT_71 => X"D2D2D2D2D2D2D2D2D2D2D2D2D2D2D6D6D6D6D6D6D6D6D6D2D2D2D2D2D2D2D2D2",
      INIT_72 => X"D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_73 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2B2B2B2B2B2B2B2B2B2B2B2B2B2B2D2D2D2",
      INIT_74 => X"DADADADAFAFAFAFAFADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_75 => X"FAFAFAFAFAFADADADAFAFAFAFAFAFAFAFADADADADAD6D6D6D6D6D6DADAFAFADA",
      INIT_76 => X"DADAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_77 => X"D6DADADADAD6D6D6D6D6D6D6D6DADAD6D6D6D6D6DADADADADADADADADADADADA",
      INIT_78 => X"D6D6D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D6D6D6D6D6",
      INIT_79 => X"D6D6D6D6D6D6D6D6F6F6F6F6F6F6FAFAFAFADAD6D6DADADADADAD6D6D6DADAD6",
      INIT_7A => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6FAF6F6F6F6F6F6F6F6F6F6F6F6D6",
      INIT_7B => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_7C => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_7D => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_7E => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_7F => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__107_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__107_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__107\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => addra(16),
      I1 => addra(10),
      I2 => addra(15),
      I3 => addra_11_sn_1,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__107_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__107\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => addrb(18),
      I1 => addrb(12),
      I2 => addrb(17),
      I3 => addrb_13_sn_1,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__107_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => addra(11),
      I1 => ena,
      I2 => addra(14),
      I3 => addra(13),
      I4 => addra(12),
      O => addra_11_sn_1
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => addrb(13),
      I1 => enb,
      I2 => addrb(16),
      I3 => addrb(15),
      I4 => addrb(14),
      O => addrb_13_sn_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized20\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized20\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized20\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized20\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__22_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__22_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"D6D6D6D6D6D6D6D6DAD6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADAD6DADADADADA",
      INIT_01 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_02 => X"B1B1D2D2D2D2D2D2D2D2D2D2D2D6D6D6D6D6D6D6D6D6DADAD6D6D6D6D6D6D6D6",
      INIT_03 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D1D1D1B1B1B1B1B1B1B1B1B1B1B1B1",
      INIT_04 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_05 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_06 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_07 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2D6B2B2B6D6D6D6B6B6B2B2B2B2B2",
      INIT_08 => X"B2B2B2D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_09 => X"AEAEAED2D2D2D2B2AEADADADADADADADADADADADADADADADADAD8D8D8DADB2B2",
      INIT_0A => X"ADADADADADADAEB2D2D2D2AEADADADAEAEAECED2D2D2D2D2D2D2D2D2D2D2D2AE",
      INIT_0B => X"FAF6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2D2D2D2D6D6D2D2D2D2B2AEADADAD",
      INIT_0C => X"8D8D8D91B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1",
      INIT_0D => X"8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8DB1B18D8D8D8D8D8D8D8D",
      INIT_0E => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1918D8D8D8D",
      INIT_0F => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFADAD6D6D6D6D6D5B5B1B1B1B1B1B1B1B1",
      INIT_10 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_11 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_12 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_13 => X"B1B1B1B1B1B1D1D1D5D5D5D5D6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6FAFAFA",
      INIT_14 => X"6868686868686868686868686868686868688868686868888C8C8C8C8DADB1B1",
      INIT_15 => X"FADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6B6B1B1B1B1B1B18D8D8D8D696868",
      INIT_16 => X"DADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADAD6D6D6D6D6DAFAFA",
      INIT_17 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFADADAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFADA",
      INIT_18 => X"DADAFAFAFAFADADADADAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_19 => X"D6B6B6D6D6D6D6D6DADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6DADAD6D6DADADADA",
      INIT_1A => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6B6B6B6D6D6",
      INIT_1B => X"B1B1D1D2D2D2D2D2D2D2D2D2D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_1C => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2D1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1",
      INIT_1D => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_1E => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_1F => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DAD6D6D6D6D6D6D6D6D6D6",
      INIT_20 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B6D6D6D6B6B6B2B2B2B2",
      INIT_21 => X"B2D2D6D6D6D6D7D6D6D6D6D6D6D6D2D2D2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_22 => X"AEAEB2D2D2D2D2B2B2ADADADADADADADADADADADADADADADADADADADADAEB2B2",
      INIT_23 => X"ADADADADADADAEB2D2D2CEAEADADADADAECECECED2D2D2D2D2D2D2D2D2D2CEAE",
      INIT_24 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2B2B2D2D2D2D6D2D2D2D2B2AEADADAD",
      INIT_25 => X"919191B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1",
      INIT_26 => X"918D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D9191B1",
      INIT_27 => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1918D8D8D8D8D91",
      INIT_28 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFADAD6D6D6D6D6D6D5B5B5D5B1B1B1B1B1",
      INIT_29 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6FAFAFAF6F6F6FAFAFAFAFAFAFAFAFA",
      INIT_2A => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_2B => X"FAFAFAFAF6F6FAFAFAFAFAFAF6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_2C => X"ADB1B1B1B1B1B1D1D1D5D5D5D5D6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6FAFA",
      INIT_2D => X"444444444464686868686868686868686868686868686868888C8C8C8C8C8D8D",
      INIT_2E => X"FADAD6D6D6D6D6D6D6D6D6D6D6D6D6B5B5B5B5B1B1B1918D8D68686868686864",
      INIT_2F => X"DADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADADADAD6D6D6DADADAFA",
      INIT_30 => X"FAFAFAFAFADADAFAFAFAFAFAFAFADADAFAFAFAFAFADADAFAFAFAFAFAFADADADA",
      INIT_31 => X"DADAFAFAFAFADADADADAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_32 => X"B6B6B6B6D6D6D6D6DADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADADA",
      INIT_33 => X"DADADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6B6B6B6B6B6D6",
      INIT_34 => X"B1B1D1D2D2D2D2D2D6D6D2D2D2D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADA",
      INIT_35 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1",
      INIT_36 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_37 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_38 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADAD6D6D6D6D6D6D6D6D6",
      INIT_39 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B6D6D6D6D6D6D6D6D6",
      INIT_3A => X"D6D6D6D6D6D7D6D6D6D6D6D6D2D2D2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_3B => X"AEAEAED2D2D2D2B2AEADADADADADADADADADADADADADADADADADADADADB2B2D2",
      INIT_3C => X"ADADADADADADADAED2CECEAEADADADADCECECECECEAEAEAEAECED2D2D2CEAEAE",
      INIT_3D => X"D6D6D6D6D6D6D6D6D6D6D5D5B6B6B6B2B2B2B2B2D2D2D6D2D2D2D2B2AEADADAD",
      INIT_3E => X"918D8D91B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1",
      INIT_3F => X"8D8D8D8D8D8D8C8C8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D91B1B1",
      INIT_40 => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B18D8D8D8D8D8D8D8D",
      INIT_41 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFADAD6D6D6D6D6D6D5D5D5D5B5B1B1B1",
      INIT_42 => X"D6D6D6F6F6F6F6F6F6F6F6F6F6F6F6F6F6FAFAFAF6F6F6FAFAFAFAFAFAFAFAFA",
      INIT_43 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F5F6F6D6D6D6",
      INIT_44 => X"FAFAF6F6D6D6F6F6FAF6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_45 => X"8D8DADB1B1B1B1B1D1D1D1D5D5D5D5D5D5D6D6D6D6F6F6F6D6F6F6F6F6F6FAFA",
      INIT_46 => X"44444444444444646468686868686868686868686868686868888C8C8C8C8C8C",
      INIT_47 => X"DADADAD6D6D6D6D6D6D6D6D6D6D6B5B1B1B1B1918D8D8D6D6868486868684844",
      INIT_48 => X"DADADADADADAD6D6D6D6DADADADADADADADADADADADADADADADAD6D6DADADADA",
      INIT_49 => X"FAFAFAFADADADADAFAFAFAFAFAFAFAFAFAFAFAFAFADADADAFAFAFAFAFAFAFADA",
      INIT_4A => X"DAFAFAFAFAFADADADADAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_4B => X"D6B6B6B6B6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADAD6DADADADADA",
      INIT_4C => X"DADADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6B6B6B6B6D6D6",
      INIT_4D => X"B1B1D1D2D2D2D2D2D6D6D6D2D2D2D6D6D6D6D6D6D6D6D6D6D6D6DADADADADADA",
      INIT_4E => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6B1B1B1B1B1B1B1B1D1D1B1B1B1B1B1B1B1",
      INIT_4F => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_50 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_51 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D7D7D6D6D6D6D6D6DADAD6D6D6D6D6D6D6D6D6",
      INIT_52 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B6D6D6D6D6D6D6D6D6",
      INIT_53 => X"D6D6D6D6D6D6D6D6D6D6D2D2D2D2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_54 => X"ADADADAEB2B2B2B2ADADADADADADADADADADADADADADADB2B2B2B2B2B2B2D2D6",
      INIT_55 => X"ADADADADADADADAEAEAEAEADADADADADCECECECEAEAEAEAEAEAECED2D2CEAEAE",
      INIT_56 => X"D6D6D6D6D6D6D6D6D6D6B5B5B1B1B1B2B1B1B1B2D2D2D2D2D2D2D2B2AEADADAD",
      INIT_57 => X"8D8D8D8DB1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1",
      INIT_58 => X"8D8D8D8D8D8C8C8C8C8D8D8D8D8D8D8D8D8C8C8C8D8D8D8D8C8C8D8D8DB1B1B1",
      INIT_59 => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1918D8D8D8D8D8D8D8D",
      INIT_5A => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFADAD6D6D6D6D6D6D6D6D5D5D5B5B1B1",
      INIT_5B => X"D6D6D6D6D6D6F6F6F6F6F6F6F6F6F6F6F6FAFAF6F6F6F6FAFAFAFAFAFAFAFAFA",
      INIT_5C => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6D5D5D5D5D5D5D5D5D5D5D5",
      INIT_5D => X"FAFAF6D6D6D6D6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_5E => X"8C8D8DADB1B1B1B1B1B1D1D1D1D1D1D5D5D5D5D5D5D6D6D6D6F6F6F6F6F6FAFA",
      INIT_5F => X"4444444444444444444468686868686868686868686868686868888868888C8C",
      INIT_60 => X"DADADAD6D6D6D6D6D6D6D6D5D6D6B5B1B191918D8D6D6D684844444444484444",
      INIT_61 => X"FADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_62 => X"FAFAFADADADADADAFAFAFAFAFAFAFAFAFAFAFAFAFADADADAFAFAFAFAFAFAFAFA",
      INIT_63 => X"FAFAFAFAFAFAFADADAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_64 => X"D6B6B6B2B6B6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADADADADADADADA",
      INIT_65 => X"DADADAD6D6D6D6D6DADADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6B6B6B6B6D6D6",
      INIT_66 => X"B1B1D1D2D2D2D2D2D2D6D2D2D2D2D6D6D6D6D6D6D6D6D6D6D6DADADADADADADA",
      INIT_67 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D1B1B1B1B1B1B1B1D1D2D1B1B1B1B1B1B1",
      INIT_68 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_69 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_6A => X"D6D6D6D6D7D7D6D6D6D6D6D6D6D7D7D7D6D6D6D6D6DAD6D6D6D6D6D6D6D6D6D6",
      INIT_6B => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B6D6D6D6D6D6D6D6D6",
      INIT_6C => X"D6D6D6D6D6D6D6D6D6D2D2D2D2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_6D => X"ADADADADADAEAEADADADADADADADADADADADADADADADADB2B2B2B2B2B2D2D6D6",
      INIT_6E => X"ADADADADADADADADADADADADADADADADCDCECECECEAEAEAEADAEAECECECEAEAD",
      INIT_6F => X"D6D6D6D6D6D6D6D6D6D5B1B1B1B1B1B1B1B1B1B1B2D2D2D6D2D2D2D2B2ADADAD",
      INIT_70 => X"918D8D91B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B5D5D5",
      INIT_71 => X"8D8D8D8D8C8C8C8C8C8C8D8D8D8D8D8D8D8C8C8C8D8D8D8C8C8C8D8D8DB1B1B1",
      INIT_72 => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B18D8D8D8D8D8D8D8D8D",
      INIT_73 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFADAD6D6D6D6D6D6D6D5D5D5B1B1",
      INIT_74 => X"D5D6D6D6D6D6D6D6D6F6F6F6F6F6F6F6F6F6F6F6F6F6F6FAFAFAFAFAFAFAFAFA",
      INIT_75 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6D5D5D5D5D5D5D5D5D5D5D5D5D5",
      INIT_76 => X"FAF6D6D6D6D6D6D6F6F6F6F6F6F6D6D6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_77 => X"8C8C8D8D8DADB1B1B1B1B1B1D1D1D1D1D1D1D5D5D5D5D5D6D6D6F6F6F6F6F6FA",
      INIT_78 => X"444444444444444444446868686868686868686868686868686868686868688C",
      INIT_79 => X"DADADAD6D6D6D6D6D6D5B5B5B5B5B1B1918D8D68686868684844444444444444",
      INIT_7A => X"FAFADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_7B => X"FAFAFADADADADADAFAFAFAFAFAFAFAFAFAFAFAFAFADADADADAFAFAFAFAFAFAFA",
      INIT_7C => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_7D => X"D6D6B6B6B6B6D6D6D6D6D6D6D6DAD6D6D6D6D6D6D6D6D6DADADADADADADADADA",
      INIT_7E => X"DADADADAD6D6D6D6DADADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6B6B6B6B6D6D6",
      INIT_7F => X"B1B1B1D1D2D1D1D2D2D2D2D2D2D2D2D6D6D6D6D6D6D6D6D6DADADADADAFAFAFA",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__22_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__22_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => addra(12),
      I1 => addra(10),
      I2 => addra(11),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__22_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => addrb(14),
      I1 => addrb(12),
      I2 => addrb(13),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__22_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized21\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized21\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized21\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized21\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6B1B1B1B1B1B1B1B1D1D1B1B1B1B1B1B1",
      INIT_01 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_02 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_03 => X"D6D6D6D7D7D7D6D6D6D6D6D6D7D7DBDBDBD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_04 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_05 => X"D6D6D6D6D6D6D6D6D2D2D2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_06 => X"ADADADADADADADADADADADADADADADADADADADADADADADB2B2B2B2D2D2D6D6D6",
      INIT_07 => X"ADADADADADADADADADADADADADADADADCDCECECECECECEAEAEAEAEAEAEAEAEAD",
      INIT_08 => X"D6D6D6D6D6D6D6D6D6B5B1B1B1B1B1B1B1B1B1B1B2D2D2D6D2D2D2D2B2AEADAD",
      INIT_09 => X"91919191B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B5D5D5D5D5D5",
      INIT_0A => X"8D8D8D8D8C8C8C8C8C8D8D8D8D8D8D8D8D8D8C8D8D8D8D8D8C8C8D8DB1B1B1B1",
      INIT_0B => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B18D8D8D8D8D8D8D8D8D",
      INIT_0C => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFADAD6D6D6D6D6D5D5D5B1B1",
      INIT_0D => X"D5D5D6D6D6D6D6D6D6D6D6F6F6F6F6F6F6F6F6F6F6F6F6FAFAFAFAFAFAFAFAFA",
      INIT_0E => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6D5D5D5D5D5D5D5D5D5D5D5D5D5D5",
      INIT_0F => X"F6F6D6D6D6D6D6D6D6F6F6F6F6F6D6D6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_10 => X"8C8C8C8D8D8DADADB1B1B1B1B1B1B1D1D1D1D1D5D5D5D5D5D6D6D6F6F6F6F6F6",
      INIT_11 => X"444444444444444444444868686868686868686868686868686888686868688C",
      INIT_12 => X"DADAD6D6D6D6D6D6D5B5B5B5B5B1B1918D8D6C68484448484844444444444444",
      INIT_13 => X"FAFAFADADADADADADADADADADAD6DADADADADADADADADADADADADADADADADADA",
      INIT_14 => X"FAFAFAFADADADADAFAFAFAFAFAFAFAFAFAFAFAFADADADADADADAFAFAFAFAFAFA",
      INIT_15 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_16 => X"D6D6B6B6B6B6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADADADADADADADAFA",
      INIT_17 => X"DADADADAD6D6D6D6D6DADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6B6B6B6B6D6D6",
      INIT_18 => X"B1B1B1D2D2D1D1D1D1D2D2D2D2D2D2D6D6D6D6D6D6D6D6DADADADADADADAFADA",
      INIT_19 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2B1B1B1B1B1B1B1B1B1D1B1B1B1B1B1",
      INIT_1A => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_1B => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_1C => X"D6D6D6D7D7D7D6D6D6D6D6D6D6D7DBFBFBDAD6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_1D => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_1E => X"D6D6D6D6D6D6D2D2D2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_1F => X"ADADADADADADADADADADADADADADADADADADADADADADADAEB2B2D2D2D6D6D6D6",
      INIT_20 => X"ADADADADADADADADADADADADADADADADCDCECECECECECECECEAEADADAEAEAEAD",
      INIT_21 => X"D6D6D6D6D6D6D6D6D5B1B1B1B1B1B1B1B1B1B1B1B1D2D2D6D2D2D2D2D2B2ADAD",
      INIT_22 => X"B1919191B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1D5D5D5D5D5D5D5D6D6",
      INIT_23 => X"8D8D8D8D8C8C8C8C8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8DB1B1B1B1",
      INIT_24 => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B18D8D8D8D8D8D8D8D8D",
      INIT_25 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFADAD6D6D6D6D5D5B5B1B1",
      INIT_26 => X"D5D5D5D5D5D6D6D6D6D6D6D6D6D6D6D6D6F6F6F6F6F6F6FAFAFAFAFAFAFAFAFA",
      INIT_27 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F5D5D5D5D1D1D1D1D5D5D5D5D5D5D5",
      INIT_28 => X"D6D6D6D6D6D6D6D6D6F6F6F6F6D6D6D6D6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_29 => X"8C8C8C8C8C8D8D8DADADB1B1B1B1B1B1D1D1D1D5D5D5D5D5D5D6D6D6D6D6D6D6",
      INIT_2A => X"44444444444444444444444868686868686868686868686868888C686868688C",
      INIT_2B => X"DAD6D6D6D6D6D6D6B5B5B5B5B191918D8D6D6848444444444444444444444444",
      INIT_2C => X"FAFAFADADADAFAFADADADADAD6D6D6D6DADADADADADADADADADADADADADADADA",
      INIT_2D => X"FAFAFAFADADADADADADADADAFAFAFAFAFAFAFAFADADADADADADADAFAFAFAFAFA",
      INIT_2E => X"FAFAFAFAFAFAFAFBFBFBFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_2F => X"D6D6D6B6B6B6D6D6D6D6D6DADAD6D6D6D6D6D6D6D6D6D6DADADADADADADADADA",
      INIT_30 => X"DADADADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6B6B6B6D6D6D6",
      INIT_31 => X"B1B1B1D2D2D1B1B1B1D1D1D1D1D2D2D6D6D6D6D6D6D6D6DADADADADADADADADA",
      INIT_32 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6B1B1B1B1B1B1B1B1D1B1B1B1B1B1",
      INIT_33 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_34 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_35 => X"D6D6D6D6D7D7D7D6D6D6D6D6D6D7DBFBFBDAD6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_36 => X"B2B2B2B2B2B2B2B2D2D2D2D2D2D2D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_37 => X"D6D6D6D6D2D2D2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_38 => X"ADADADADADADADADADADADADADADADAEAEADADADADADADADB2B2D2D2D6D6D6D6",
      INIT_39 => X"ADADADADADADADADADADADADADADADADADCECECECED2D2CECEADADADADAEAEAD",
      INIT_3A => X"D6D6D6D6D6D6D6D5B5B1B1B1B1B1B1B1B1B1B1B1B1D2D2D6D2D2D2D2D2B2AEAD",
      INIT_3B => X"8D8D8D8D91B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1D5D5D5D5D5D5D5D5D6D6D6D6",
      INIT_3C => X"8D8D8D8D8D8C8C8C8C8C8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D9191B19191",
      INIT_3D => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B18D8D8D8D8D8D8D8D8D8D8D8D8D",
      INIT_3E => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFADADAD6D6D6D5D5B1B1B1",
      INIT_3F => X"D5D5D5D5D5D5D5D6D6D6D6D6D6D6D6D6D6D6D6F6F6F6F6FAFAFAFAFAFAFAFAFA",
      INIT_40 => X"F6F6D5D5F5F6F6F6F6F6F6F6F6F6F6F5D5D5D5D5D5D1D1D1D1D1D1D5D5D5D5D5",
      INIT_41 => X"D6D6D6D6D6F6D6D6F6F6F6F6F6F6D6D6D6D6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_42 => X"688C8C8C8C8D8D8DADADB1B1B1B1B1B1D1D1D1D1D5D5D5D5D5D5D5D5D5D5D6D6",
      INIT_43 => X"4444444444444444444444444444444448484468686868686868686868686868",
      INIT_44 => X"D6DADADADAD6D6D6B5B1B1B1918D8D6C68684848444448444444444444444444",
      INIT_45 => X"FADADADADADAFAFADADADADADAD6D6D6DADADADADADADADADADADADADADADADA",
      INIT_46 => X"FAFAFAFADADADADADADADADAFAFAFAFAFAFAFAFADADADADADADADAFAFAFAFAFA",
      INIT_47 => X"DAFAFAFAFAFAFAFBFBFBFBFBFBFBFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_48 => X"D6D6D6D6D6D6D6D6D6D6DADADADAD6D6D6D6D6D6D6D6D6DADADADADADADADADA",
      INIT_49 => X"DADADADADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6B6B6B6B6B6D6",
      INIT_4A => X"B1B1B1D2D2D2D2D2D2D2D2D2D2D2D2D6D6D6D6D6D6D6D6D6D6DADADADADADADA",
      INIT_4B => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6B1B1B1B1B1B1B1B1B1B1B1B1",
      INIT_4C => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_4D => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_4E => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D7D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_4F => X"B2B2B2B2B2B2B2B2D2D2D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_50 => X"D6D6D2D2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_51 => X"ADADADADADADADADADADADADADADADADADADADADADADB2B2D2D2D2D6D6D6D6D6",
      INIT_52 => X"ADADADADADADADADADADADADADADADADADADCECECECECEAEADADADADADADADAD",
      INIT_53 => X"D6D6D6D6D6D6D6D5B1B1B1B1B1B1B1B1B1B1B1B1B1B1D2D6D6D2D2D2D2B2AEAD",
      INIT_54 => X"8D8D8D8D91B1B1B1B1B1B1B1B1B1B1B1B1B1B1D5D5D5D5D5D5D6D6D6D6D6DADA",
      INIT_55 => X"8D8D8D8D8D8C8C8C8C8C8D8D8D8D8C8C8C8C8C8C8C8C8C8D8D8D8D8D8D8D8D8D",
      INIT_56 => X"B1B1B1B1B1B1B1B1B1B1B1B1B18DB1B1B1B18D8D8D8D8D8D8D8D8D8D8D8D8D8D",
      INIT_57 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFADADAD6D6D5D5B1B1B1",
      INIT_58 => X"D5D5D5D5D5D5D5D5D6D6D6D6D6D6D6D6D6D6D6F6F6F6F6FAFAFAFAFAFAFAFAFA",
      INIT_59 => X"F6F5D5D5D5F6F6F6F6F6F6F6F6F5F5D5D5D5D5D5D1D1D1D1D1D1D1D1D1D1D5D5",
      INIT_5A => X"D6D6D6F6F6F6F6F6F6F6F6F6F6F6F6D6D6D6D6F6F6F6F6F6F6F6F6D6D5D5F5F6",
      INIT_5B => X"688C8C8C8D8D8D8DADADB1B1B1B1B1B1B1D1D1D1D1D1D5D5D5D1D1D5D5D5D5D6",
      INIT_5C => X"4444444444444444444444444444444444444444444444486868686868686868",
      INIT_5D => X"DADADADADAD6D6B6B5B191918D8D6C6848484848484844444444444444444444",
      INIT_5E => X"DADADADADAFAFAFAFAFADADADADAD6D6DADADADADADADADADADADADADAD6DADA",
      INIT_5F => X"FAFAFAFADADADADADADAFAFAFAFAFAFAFAFAFADADADADADADADADADAFAFAFAFA",
      INIT_60 => X"DADADAFAFAFAFAFBFBFBFBFBFBFBFBFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_61 => X"D6D6D6D6D6D6D6D6D6D6DADADADAD6D6D6D6D6D6D6D6D6DADADADADADADADADA",
      INIT_62 => X"DADADADADAD6D6D6D6D6D6D6D6D6D6DADAD6D6D6D6D6D6D6D6D6B6B6B6B6B6B6",
      INIT_63 => X"B1B1B1D2D2D6D6D6D2D2D2D2D2D2D2D6D6D6D6D6D6D6D6D6D6D6DADADADADADA",
      INIT_64 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2B1B1B1B1B1B1B1B1B1B1B1",
      INIT_65 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_66 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_67 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_68 => X"D2D2B2B2B2B2B2D2D2D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_69 => X"D2D2B2B2B2B2B2AEAEAEAEB2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2D2D2",
      INIT_6A => X"ADADADADADADADADADADADADADADADADADADADADADB2D2D2D2D2D6D6D6D6D6D6",
      INIT_6B => X"ADADADADADADADADADADADADADADADADADADADCECECEAEADADADADADADADADAD",
      INIT_6C => X"D6D6D6D6D6D6D6B1B1B1B1B1B1B1B1B1B1B1B1ADB1B1B1D2D2D2D2D2D2B2B2AE",
      INIT_6D => X"8D8D8D8D91B1B1B1B1B1B1B1B1B1B1B1B1B1D5D5D5D5D5D6D6D6D6D6D6D6DADA",
      INIT_6E => X"8D8D8D8D8D8C8C8C8C8C8C8D8D8C8C8C8C8C8C8C8C8C8C8D8D8D8D8D8D8D8D8D",
      INIT_6F => X"B1B1B1B1B1B1B1B1B1B1B1B1B18D8DB1B1B18D8D8D8D8D8D8D8D8D8D8D8D8D8D",
      INIT_70 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAD6D6D5D5B1B1B1",
      INIT_71 => X"D5D5D5D5D5D5D5D5D5D6D6D6D6D6D6D6D6D6D6D6F6F6F6F6F6FAFAFAFAFAFAFA",
      INIT_72 => X"F5F5D5D5D5F5F6F6F6F5D5D5D5D5D5D5D5D5D5D1D1D1D1D1D1D1D1D1D1D1D1D1",
      INIT_73 => X"D6D6D6F6F6F6F6F6F6F6F6F6F6F6F6F6D6D6D6F6F6D6D6F6F6F6D6D5D5D5F5F5",
      INIT_74 => X"68688C8C8D8D8D8DADADADADADB1B1B1B1B1B1D1D1D1D1D1D1D1D1D1D5D5D5D6",
      INIT_75 => X"4444444424442424442424242424444444444444444444444444444868686868",
      INIT_76 => X"DADADADAD6D6D6B5B1918D8D8D8D684844444848444444444448484444444444",
      INIT_77 => X"DADADADADAFAFAFAFAFAFADADADADADADADADADADADADADADADADADADAD6D6D6",
      INIT_78 => X"FAFAFAFAFADADADADAFAFAFAFAFAFAFAFAFADADADADADADADADADADADAFAFAFA",
      INIT_79 => X"DADADADAFAFAFAFAFAFAFBFBFBFBFBFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_7A => X"D6D6D6D6D6D6D6D6D6D6DADADADAD6D6D6D6D6D6D6D6D6DADADADADADADADADA",
      INIT_7B => X"DADADADAD6D6D6D6D6D6D6D6D6D6D6DAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_7C => X"B1B1B1D2D2D6D6D6D6D6D6D2D2D2D6D6D6D6D6D6D6D6D6D6D6D6DADADADADADA",
      INIT_7D => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6B1B1B1B1B1B1B1B1D2B1B1",
      INIT_7E => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6FAFADAD6D6D6",
      INIT_7F => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => addra(12),
      I1 => addra(10),
      I2 => addra(11),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => addrb(14),
      I1 => addrb(12),
      I2 => addrb(13),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized22\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized22\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized22\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized22\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__0_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__0_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_01 => X"D2D2D2B2B2B2D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_02 => X"B2B2B2B2B2B2B2B2AEAEAEAEB2B2B2B2B2B2B2D2D2D2D2D2D2D6D6D6D6D2D2D2",
      INIT_03 => X"ADADADADADADADADADADADADADADADADADADAEB2B2D2D2D2D6D6D6D2D2D2D2D2",
      INIT_04 => X"AEADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_05 => X"D6D6D6D6D6D6B1B1B1B1B1B1B1B1B1B1918D8D8D8DADB1B1D2D2D2D2D2B2B2B2",
      INIT_06 => X"8D8D8D91B1B1B1B1B1B1B1B1B1B1B1B1D5D5D5D5D6D6D6D6D6D6D6D6D6D6D6DA",
      INIT_07 => X"8D8D8D8D8D8D8C8C8C8C8D8D8D8C8C8C8C8C8C8C8C8C8C8D918D8D8D8D8D8D8D",
      INIT_08 => X"B1B1B1B1B1B1B1B1B1B1B1B1918D8D8DB1918D8D8D8D8D8D8D8D8D8D8D8D8D8D",
      INIT_09 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFADAD6D6D5D5B1B1",
      INIT_0A => X"D1D5D5D5D5D5D5D5D5D5D5D5D5D5D6D6D6D6D6F6F6F6F6F6F6F6F6F6FAFAFAFA",
      INIT_0B => X"F5F5D5D5D5F5F5F5F5D5D5D5D5D5D5D5D5D5D5D1D1D1D1D1D1D1D1D1D1B1D1D1",
      INIT_0C => X"D6D6D6F6F6F6F6D6D6D6F6D6D6F6D6D6D6D6D6D6D6D6D6D6D6D6D5D5D5D5F5F5",
      INIT_0D => X"686868688C8D8D8D8D8DADADADB1B1B1B1B1B1B1B1D1D1D1D1D1D1D1D5D5D5D5",
      INIT_0E => X"4424242424242424242424202020244444444444244444444444444444444868",
      INIT_0F => X"D6D6D6D6D6B6B1B1918D8D8D6D6C484444444848444444444848444444444444",
      INIT_10 => X"DADADADADADADAFAFADADADADADADADADADADADADADADADADADADADADAD6D6D6",
      INIT_11 => X"FAFAFAFAFADADAFAFAFAFAFAFAFAFADAFADADADADADADADADADADADADADADADA",
      INIT_12 => X"DADADADADAFADADADAFBFBFBFBFBFBFBFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_13 => X"D6D6D6D6D6D6D6D6D6D6DADADAD6D6D6D6D6D6D6D6D6D6DADADADADADADADADA",
      INIT_14 => X"DADADADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_15 => X"B1B1B1D1D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADADADADA",
      INIT_16 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2B1B1B1B1B1B1D2D2D2B1",
      INIT_17 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6FAFAFAFAD6D6",
      INIT_18 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_19 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_1A => X"B2B2B2B2D2D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_1B => X"B2B2B2B2B2B2B2B2B2B2AEB2B2B2B2B2B2D2D2D2D2D2D2D2D6D6D6D6D2D2B2B2",
      INIT_1C => X"ADADADADADADADADADADADADADADADADAEB2B2D2D2D2D2D6D6D2D2D2B2B2B2B2",
      INIT_1D => X"B2B2AEADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_1E => X"D6D6D6D6D2B1B1B1B1B1B1B1B1B1B18D8D8D8D8D8D8DADB1B2D2D6D2D2D2B2B2",
      INIT_1F => X"8D8D8DB1B1B1B1B1B1B1B1B1B1B1D5D5D5D5D5D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_20 => X"8D8D8D8D8D8D8D8C8C8D8D8D8D8C8C8C8C8C8C8C8C8C8C8D918D8D8D8D8D8D8D",
      INIT_21 => X"B1B1B1B1B1B1B1B1B1B1B1B1918D8D8D918D8D8D8D8D8D8D8D8D8D8D8D8D8D8D",
      INIT_22 => X"FAFAF6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAD6D6D6D5D5B5",
      INIT_23 => X"D1D1D5D5D5D5D1D1D1D5D5D5D5D5D5D6D6D6D6F6F6F6F6F6F6F6F6F6F6FAFAFA",
      INIT_24 => X"F6F5F5F5F5F5F5F5F5D5D5D5D5D5D5D5D5D5D1D1D1D1D1D1D1D1D1D1B1B1B1D1",
      INIT_25 => X"D5D5D6D6F6F6D6D5D6D6D6D6D6D6D6D6D6D6D6D6D5D5D5D5D5D5D5D5D5D5F5F5",
      INIT_26 => X"4468686868888C8C8D8D8D8DADADADB1B1B1B1B1B1B1D1D1D1D1D1D1D1D5D5D5",
      INIT_27 => X"2424242424242020202420202020242444444424244444444444444444444444",
      INIT_28 => X"D6D6B5B5B5B5B1918D6C6C6C6868484444444844444444444848444444444444",
      INIT_29 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADAD6D6D6D6",
      INIT_2A => X"FBFAFAFAFADAFAFAFAFAFAFAFAFADADADADADADADADADADADADADADADADADADA",
      INIT_2B => X"DADADADADADADADADADAFBFBFBFBFBFBFBFBFBFBFBFBFAFAFAFAFAFAFAFAFAFA",
      INIT_2C => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADADADADADADADA",
      INIT_2D => X"DADADADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_2E => X"B1B1B1D1D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADADADADA",
      INIT_2F => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2D2D2D2B2D2D2D6D2D2",
      INIT_30 => X"D6D6D6D6D6D6D6D6F6F6F6F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6FAFAFAFAFAD6",
      INIT_31 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_32 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D7D7DBDAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_33 => X"B2B2B2B2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_34 => X"B2AEADAEB2B2B2B2B2B2B2B2B2B2B2D2D2D2D2D2D2D2D2D2D6D6D6D2D2B2B2B2",
      INIT_35 => X"ADADADADADADADADADADADADADADADAEB2D2D2D2D2D2D6D6D2D2D2B2B2B2B2B2",
      INIT_36 => X"D2D2B2ADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_37 => X"D6D6D6B2B1B1B1B1B1B1B1B1B1B18D8D8D8D8D8D8D8D8DADB1D2D6D6D2D2D2D2",
      INIT_38 => X"B1B1B1B1B1B1B1B1B1B1D5D5D5D5D5D5D6D6D6D6D6D6D6DAD6D6D6D6D6D6D6D6",
      INIT_39 => X"8D8D8D8D8D8D8D8D8D8D8D8D8D8D8C8C8C8C8C8C8C8C8D91B1B19191B1B1B1B1",
      INIT_3A => X"D5B1B1B1B1B1B1B1B1B1B1B1B18D8D8DB1918D8D8D8D8DADB1B1B1B18D8D8D8D",
      INIT_3B => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAD6D6D5D5D5",
      INIT_3C => X"D1D1D5D5D5D1D1D1D1D1D1D1D5D5D5D5D5D6D6F6F6F6F6F6F6F6F6F6F6FAFAFA",
      INIT_3D => X"F6F5F5F5F5F5F6F5F5D5D5D5D5D5D5D5D1D1D1D1D1D1D1D1D1D1D1B1B1B1B1B1",
      INIT_3E => X"D5D5D5D5D5D5D5D5D5D5D5D5D6D6D6D6D6D6D5D5D5D5D5D5D5D5D5D5D5F5F5F5",
      INIT_3F => X"444444686868686888888C8DADADADADB1B1B1B1B1B1B1B1D1D1D1D1D1D5D5D5",
      INIT_40 => X"2424242424242424242424242424242424244444444444444444442424244444",
      INIT_41 => X"B5B5B5B5B5B1B18D6D6868686848444444444444444444444444444444444424",
      INIT_42 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADAD6D6D6D6",
      INIT_43 => X"FBFAFAFAFAFAFAFAFAFAFAFAFAFADADADADADADADADADADADADADADADADADADA",
      INIT_44 => X"DADADADADADADADADADADADBFBFBFBFBFBFBFBFBFBFBFAFAFAFAFAFAFAFAFAFB",
      INIT_45 => X"B6B6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADAD6D6D6D6DADADADADADADADADA",
      INIT_46 => X"DADADADAD6D6D6DAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6B6",
      INIT_47 => X"D1D1D1D1D2D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADADADADA",
      INIT_48 => X"DAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2D2D6D6D6D2",
      INIT_49 => X"D6D6D6D6D6D6D6F6FAFAF6F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DAFAFAFAFA",
      INIT_4A => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_4B => X"D6D6D6D6D6D6D6D6D6D6D6D6D6DBFBFBFBDADAD6D6DAD6D6D6D6D6D6D6D6D6D6",
      INIT_4C => X"B2B2B2B2D2D6D2D2D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6B2B2B2B2D6D6D6D6",
      INIT_4D => X"B2B2B2B2B2B2B2B2B2B2B2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2B2B2B2B2B2",
      INIT_4E => X"ADADADADAEAEADADADADADADADADADB2B2D2D2D2D2D2D2D2D2D2B2B2B2B2B2B2",
      INIT_4F => X"D2D2B2ADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_50 => X"B2B1B1B1B1B1B1B1B1B1B1B1B1B18D8D8D8D8D8D8D8D8DADB2D2D6D6D2D2D2D2",
      INIT_51 => X"B1B1B1B1B1B1B1B1D5D5D5D5D5D5D5D6D6D6D6D6D6D6DADAD6D6D6D6D6D6D6D6",
      INIT_52 => X"8D8DADADAD8D8D8D8D8D8D8D8D8D8C8C8C8C8C8C8C8D8DB1B1B1B1B1B1B1B1B1",
      INIT_53 => X"D5D5B1B1B1B1B1B1B1B1B1B1B18D8D8DB1918D8D8D8DADB1B1B1B1B1ADAD8D8D",
      INIT_54 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFADAD6D6D5D5",
      INIT_55 => X"D1D1D5D5D5D1D1D1D1D1D1D1D1D5D5D5D5D5D6D6F6F6D6D6D6D6F6F6F6FAFAFA",
      INIT_56 => X"F5F5F5F5F5F5F5F5F5D5D5D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1B1B1B1B1B1B1",
      INIT_57 => X"D5D5D5D5D5D5D5D5D5D5D5D5D5D6D6D6D6D6D5D5D5D5D5D5D5D5F5D5D5F5F5F5",
      INIT_58 => X"4444444444686868686888888DADADADB1B1B1B1B1B1B1B1B1B1B1D1D1D1D5D5",
      INIT_59 => X"2424242424242020242424242424242424242444444444444444444424244444",
      INIT_5A => X"B5B5B5B5B5B1918D6C6848484844444448484444444848444424242424242424",
      INIT_5B => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADAD6D6D6D6",
      INIT_5C => X"FBFBFAFAFAFAFAFAFAFAFAFAFAFADADADADADADADADADADADADADADADADADADA",
      INIT_5D => X"DADADADADADADADADADADADADBFBFBFBFBFBFBFBFBFBFAFAFAFAFAFAFAFAFBFB",
      INIT_5E => X"B6B6B6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADADAD6D6D6DADADADADADADADADA",
      INIT_5F => X"DADADADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_60 => X"D2D2D2D1D2D2D2D6D6D6D6D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADADADADA",
      INIT_61 => X"FAFAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_62 => X"D6D6D6D6D6D6D6F6FAFAF6F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6FAFAFAFA",
      INIT_63 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_64 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6DBFBFBFBFADADADADADAD6D6D6D6D6D6D6D6D6",
      INIT_65 => X"B2B2B2B2D2D6D6D2D2D2D6D6D6D6D6D2D2D2D2B2B2B2B2B2B2B2B2B2B6D6D6D6",
      INIT_66 => X"B2B2B2B2B2B2B2D2D2D2D2D2D2D2D2D2D2D2D2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_67 => X"ADADADAEAEB2AEADADADADADADADAEB2D2D2D2D2D2D2D2D2B2B2B2B2B2B2B2B2",
      INIT_68 => X"D2D2B2ADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_69 => X"B1B1B1B1B1B1B1B1AD8D8DB1B18D8D8D8D8D918D8D8D8DADB2D6D6D6D6D2D2D2",
      INIT_6A => X"B1B1B1B1B1D5D5D5D5D5D5D5D6D6D6D6D6D6D6D6D6DADADAD6D6D6D6D6D6D6D6",
      INIT_6B => X"8D8DADADADAD8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8DB1B1B1B1B1B1B1B1B1B1",
      INIT_6C => X"D5D5B5B1B1B1B1B1B1B1B1B1918D8D8DB1918D8D8D8DADB1B1B1B1B1ADAD8D8D",
      INIT_6D => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFADAD6D6D5",
      INIT_6E => X"D1D1D1D5D1D1D1D1D1D1D1D1D1D1D5D5D5D5D5D6D6D6D6D6D6D6F6F6F6FAFAFA",
      INIT_6F => X"F5F5F5F5F5F5F5F5F5D5D5D1D1D1D1D1D1D1B1B1D1D1D1D1D1B1B1B1B1ADB1B1",
      INIT_70 => X"D1D5D5D5D5D5D5D5D5D5D5D5D5D6D6D6D6D6D6D5D5D5D5D5D5D5D5D5D5F5F5F5",
      INIT_71 => X"444444444444646464686888888DADADADB1B1B1B1B1B1B1B1B1B1D1D1D1D1D1",
      INIT_72 => X"2424242424242020242424444444442424242444444444444444444444444444",
      INIT_73 => X"B6B5B5B5B5B1918D684844444444444848484444484848442420202020242424",
      INIT_74 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADAD6D6D6D6",
      INIT_75 => X"FBFBFBFAFAFAFAFAFAFAFAFAFAFADADADADADADADADADADADADADADADADADADA",
      INIT_76 => X"DADADADADADADADADADADADADBFBFBFBFBFBFBFBFBFBFBFAFAFAFAFAFAFAFBFB",
      INIT_77 => X"B6B6B6B6B6D6D6D6D6D6D6D6DADADADADADADADADAD6D6DADADADADADADADADA",
      INIT_78 => X"DADADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_79 => X"D6D2D2D2D1D2D2D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADADADADA",
      INIT_7A => X"FAFAFADAD6D6D6D6D6D6D6FAFAFAFAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_7B => X"D6D6D6D6D6D6D6F6F6F6F6D6D6D6D6D6D6D6FAD6D6D6D6D6D6D6D6D6D6FAFAFA",
      INIT_7C => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_7D => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D7DBFBFBDADADADADADAD6D6D6D6D6D6D6D6D6",
      INIT_7E => X"B2B2B2B2D6D6D6D6D2D2D2D2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2D6D6D6D6",
      INIT_7F => X"B2B2B2B2B2D2D2D2D2D2D2D2D2D2D2D2D2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__0_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__0_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => addra(12),
      I1 => addra(10),
      I2 => addra(11),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__0_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => addrb(14),
      I1 => addrb(12),
      I2 => addrb(13),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized23\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized23\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized23\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized23\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__48_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__48_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"ADADAEAEAEB2AEADADADADADADADB2B2D2D2D2D2D2D2D2B2B2AEAEAEB2B2B2B2",
      INIT_01 => X"D2D2B2ADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_02 => X"B1B1B1B1B1B1B1AD8D8D8D8D8D8D8D8D8D8DB1B18D8D8DB1D2D6D6D6D2D2D2D2",
      INIT_03 => X"B1B1D5D5D5D5D5D5D6D6D6D6D6D6D6D6DADAD6DADAFAFADADAD6D6D6D6D6D6D6",
      INIT_04 => X"8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D91B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1",
      INIT_05 => X"D5D5D5B1B1B1B1919191B1B18D8D8D8D918D8D8D8D8D8D8DADADADAD8D8D8D8D",
      INIT_06 => X"F6F6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAD6D6D6",
      INIT_07 => X"D1D1D1D5D5D1D1D1D1D1D1D1D1D1D5D5D5D5D5D5D5D5D5D6D6D6D6F6F6F6FAFA",
      INIT_08 => X"F5F5F5F5F5F5D5D5D5D5D1D1D1D1D1D1B1B1B1B1B1D1D1D1D1B1B1ACACADB1B1",
      INIT_09 => X"D1D1D1D1D1D1D1D5D5D5D5D5D5D5F6F6F6F6F6D5D5D5D5D5D5D5D5D5D5D5F5F5",
      INIT_0A => X"444444444444646464646868888D8DADADADB1B1B1B1B1B1B1B1B1B1B1D1D1D1",
      INIT_0B => X"2424242424242020202424444444444424242444444444444444444444444444",
      INIT_0C => X"B5B5B5B1B1918D6D684844444444444444444444444444242020202020202020",
      INIT_0D => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADAD6D6D6B6",
      INIT_0E => X"FBFBFBFAFAFAFAFAFAFAFAFAFAFADADADADADADADADADADADADADADADADADADA",
      INIT_0F => X"DADADADADADADADADADADADADAFBFBFBFBFBFBFBFBFBFBFAFAFAFAFAFAFAFBFB",
      INIT_10 => X"D6D6D6D6D6D6D6D6D6D6D6DADADADADADADADADADADADADADADADADADADADADA",
      INIT_11 => X"DADADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_12 => X"D6D6D2D2D2D2D2D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADADADADADA",
      INIT_13 => X"D6FAFAFAD6D6D6D6D6D6D6D6FAFAFADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_14 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6FAFAFAD6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_15 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_16 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_17 => X"B2B2D6D6D6D6D6D2D2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2D6D6D6D6D6D6D6",
      INIT_18 => X"B2B2B2D2D2D6D6D6D2D2D2D2D2B2B2B2B2B2B2AEAEAEAEAEB2B2B2B2B2B2B2B2",
      INIT_19 => X"ADADAEAEAEAEADADADADADADADB2B2D2D2D2D2D2D2D2B2B2AEAEAEB2B2B2B2B2",
      INIT_1A => X"D2B2B2ADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_1B => X"B1B1B1B1B1B1B1B18D8D8D8D8D8D8D8D8D8D8D8D8D8DADB1B2D6D6D6D2D2D2D2",
      INIT_1C => X"D5D5D5D5D6D6D6D6D6D6D6D6D6D6D6FAFAFADADAFAFAFAFADADAD6D6D6D6D6DA",
      INIT_1D => X"8D8D8D8D8D8D8D8D8D8D8D8D8D91B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1D5D5D5",
      INIT_1E => X"D5D5D5B5B1B1B1B19191B1918D8D8D8D918D8D8D8D8D8D8D8D8D8D8D8D8D8D8D",
      INIT_1F => X"F6F6F6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFADAD6D6",
      INIT_20 => X"D1D1D1D5D5D5D1D1D1D1D1D1D1D1D5D5D5D5D5D5D5D5D5D5D5D6D6D6F6F6F6F6",
      INIT_21 => X"F5F5F5D5D5D5D5D5D1D1D1D1D1D1B1B1B1B1B1B1B1B1B1B1B1B1ACACB1B1B1B1",
      INIT_22 => X"B1B1B1D1D1D1D1D1D5D5D5D5D5D5F6F6F6F6F6D5D5D1D5D5D5D5D5D5D5D5D5F5",
      INIT_23 => X"4848444444686864646464646888888DADADB1B1B1D1D1B1B1B1B1B1B1B1B1B1",
      INIT_24 => X"2020202020202020202424444444444444444444444444444444444444444848",
      INIT_25 => X"B5B1B1B1918D6D68484844444444444444444444444424242020202020202020",
      INIT_26 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADAD6D6D6B6",
      INIT_27 => X"FBFBFBFAFAFAFAFAFAFAFAFAFAFADADADADADADADADADADADADADADADADADADA",
      INIT_28 => X"DADADADADADADADADADADADADADBFBFBFBFBFBFBFBFBFBFBFBFAFAFAFBFBFBFB",
      INIT_29 => X"D6D6D6D6D6D6D6D6D6D6D6DADADADADADADADADADADADADADADADADADADADADA",
      INIT_2A => X"DADADAD6D6D6D6DADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_2B => X"D6D6D2D2D2D2D2D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADADADADADADA",
      INIT_2C => X"D6D6D6D6D6D6D6D6D6D6D6D6FAFAFAFAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_2D => X"D6D6D6D6D6D6D6D6D6D6D6D6D6F6D6D6FAFAFAFAFAD6D6D6D6D6D6D6D6D6D6D6",
      INIT_2E => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_2F => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_30 => X"B2D6D6D6D6D6D6D2B2B2B2AEAE8D8D8D8EAEB2B2B2B2B2B2D6D6D6D6D6D6D6D6",
      INIT_31 => X"B2B2D2D2D6D6D6D2D2D2B2B2B2B2B2B2AEAEAEAD8D8DADAEAEAEAEAEB2B2B2B2",
      INIT_32 => X"ADADAEAEAEADADADADADADADAEB2D2D2D2D2D2D2D2B2B2AEADAEB2B2B2B2B2B2",
      INIT_33 => X"B2B2B2ADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_34 => X"B1B1B1B1B1B1B1B18D8D8D8D8D8D8D8D8D8D8D8D8D8DADB1B2D2D6D6D2D2D2D2",
      INIT_35 => X"D5D5D6D6D6D6D6FAFAFAFAD6D6FAFAFAFAFAFAFAFAFAFAFAFADADAD6D6D6D6DA",
      INIT_36 => X"8D8D8D8D8D8D8D8D8D8D8D8D8DB1B1B1B1B1B1B1B1B1B1B1B1B1B1B1D5D5D5D5",
      INIT_37 => X"D5D5D5D5B1B1B1B1B1B1918D8D8D8D8D8D8D8D8D8C8C8C8C8D8D8D8C8C8C8C8C",
      INIT_38 => X"F6D6D6D6D6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFADAD6D6",
      INIT_39 => X"D1D1D1D1D5D5D1D1D1D1D1D1D1D5D5D5D5D5D1D5D5D5D5D5D5D6D6D6F6F6F6F6",
      INIT_3A => X"D5D5D5D5D5D1D1D1D1D1D1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1ACB1B1B1B1D1",
      INIT_3B => X"B1B1B1B1B1B1D1D1D1D5D5D5D5D5F5F6D5D5D5D5D1D1D1D5D5D5D5D5D5D5D5D5",
      INIT_3C => X"686868686868686864646464646868888CADADB1B1D1D1D1D1B1B1B1B1B1B1B1",
      INIT_3D => X"2020202020202020202024244444444444444444444444444444444444444848",
      INIT_3E => X"B1B1B1918D686848484444444444442444444424242020202020202020202020",
      INIT_3F => X"DADADADADADADAFADADADADADADADADADADADADADADADADADAD6D6D6D6D6D6B5",
      INIT_40 => X"FBFBFBFAFAFAFAFAFAFAFAFAFAFAFADADADADADADADADADADADADADADADADADA",
      INIT_41 => X"DADADADADADADADADADADADADADBDBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFB",
      INIT_42 => X"D6D6D6D6D6D6D6D6D6D6D6DADADADAD6D6DADADADADADADADADADADADADADADA",
      INIT_43 => X"DADADADADADADADADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_44 => X"D6D6D6D2D2D2D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADADADADADADADA",
      INIT_45 => X"D6D6D6D6D6DAD6D6D6D6D6D6D6FAFAFAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_46 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6F6FAFAFAFAFAFAFAD6D6D6D6D6D6D6D6D6D6D6",
      INIT_47 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_48 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_49 => X"D2D6D6D6D2B2B2B2B2B2AE8E8D8D8D8D8D8EAEB2B2B2B2B2D6D6D6D6D6D6D6D6",
      INIT_4A => X"B2D2D2D2D6D6D2D2B2B2B2B2B2ADADADADADAD8D8D8D8D8D8D8D8DAEB2B2B2B2",
      INIT_4B => X"ADADADADADADADADADADADAEB2D2D2D2D2D2D2B2AEAEAEADAEAEB2B2B2B2B2B2",
      INIT_4C => X"B2B2ADADADADADADADADADADADADADADADADADADADADADADAEAEAEADADADADAD",
      INIT_4D => X"B1B1B1B1B1B1B1B18D8D8D8D8D8D8D8D8D8D8D8D8D8D8DADB1B2D2D2D2D2D2D2",
      INIT_4E => X"D6D6D6D6D6D6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFADAD6D6D6D6D6D6",
      INIT_4F => X"8D8D8D8D8D8D8D8D8D8D8D8DADB1B1B1B1B1B1B1B1B1B1B1B5B5B5D5D5D5D6D6",
      INIT_50 => X"D5D5D5D5D5B1B1B1B1B1B1918D8C8D8D918D8D8C8C8C8C8C8C8C8C8C8C8C8C8C",
      INIT_51 => X"F6D6D6D6D6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFADAD6D5",
      INIT_52 => X"D1D1D1D1D5D5D5D1D1D1D1D1D1D5D5D5D1D1D1D1D5D5D5D5D5D5D6D6F6F6F6F6",
      INIT_53 => X"D5D5D5D5D1D1D1D1D1D1D1B1B1B1B1B1D1D1D1D1B1B1B1B1B1B1B1B1B1D1D1D1",
      INIT_54 => X"B1B1B1B1B1B1D1D1D1D5D5D5D5D5D5D5D5D5D5D1D1D1D1D5D5D5D5D5D5D5D5D5",
      INIT_55 => X"686844686868686868644444646464688888ADADB1B1D1D1D1B1B1B1B1B1B1B1",
      INIT_56 => X"0000202020202020202020242444444444444444444444444444444444444448",
      INIT_57 => X"B1B1918D6C484444444444444444444424242424202020202020202020202000",
      INIT_58 => X"DADADADADADADADADADADADADADADADADADADADADADADADAD6D6D6D6D6D6D6B6",
      INIT_59 => X"FBFBFBFBFAFAFAFAFAFAFAFAFAFAFADADADADADADADADADADADADADADADADADA",
      INIT_5A => X"DADADADADADADADADADADADADADADBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFB",
      INIT_5B => X"D6D6D6D6D6D6D6D6D6D6D6DADADADAD6D6DADADADADADADADADADADADADADADA",
      INIT_5C => X"DADADADADADADADADADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_5D => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2D6D6D6D6D6D6D6DADADADADADADADADA",
      INIT_5E => X"D6D6D6D6D6DAD6D6D6D6D6D6DAFAFADADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_5F => X"D6D6D6D6D6D6D6D6D6D6D6D6D6F6F6FAFAFAFAFAFAF6D6D6D6D6FAFAD6D6D6D6",
      INIT_60 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_61 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_62 => X"D2B2B2B2B2B2B2B2B2AEAE8E8E8D8EAEB2B2B2B2B2B2B2B2B2D6D6D6D6D6D6D6",
      INIT_63 => X"D2D2D2D2D2D2D2B2B2B2ADAEADADADADADADADAD8D8D8D8D8DAEAEB2B2B2B2D2",
      INIT_64 => X"ADADADADADADADADADADADAED2D2D2D2D2D2B2AEADADADADADAEAEB2B2D2D2D2",
      INIT_65 => X"B2B2B2ADADADADADADADADADADADADADADADADADADADADADB2AEAEADADADADAD",
      INIT_66 => X"B1B1B1B1ADAD8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8DB1B1B2D2D2D2D2B2",
      INIT_67 => X"D6D6D6D6D6D6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFADAD6D6D6D6D6D6",
      INIT_68 => X"8D8D8D8D8D8D8D8D8D8DADB1B1B1B1B1B1B1B1B1B1B1B5D5D5D5D5D5D5D6D6D6",
      INIT_69 => X"D5D5D5D5D5D5B1B1B1B1B1918D8D8D8D918D8D8C8C8C8C8C8C8C8C8C8C8C8C8D",
      INIT_6A => X"F6D6D6D6D6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAD6D6D5",
      INIT_6B => X"D1D1D1D1D5D5D5D1D1D1D1D1D1D5D5D1D1D1D1D1D1D5D5D5D5D5D6D6F6D6D6D6",
      INIT_6C => X"D5D5D5D1D1D1D1D1D1D1D1B1B1B1B1B1D1D1D1D1D1D1B1B1B1B1B1B1D1D1D1D1",
      INIT_6D => X"ADB1B1B1B1B1D1D1D1D1D1D5D5D5D5D5D1D1D1D1D1D1D1D1D5D5D1D1D1D1D5D5",
      INIT_6E => X"4848446868686868686464444444646468888DADADB1B1B1B1B1B1B1B1ADADAD",
      INIT_6F => X"0000002020202020202020242424444444444444444444444444444444444444",
      INIT_70 => X"B5B1918D68484424444444444444444424242420200020202020242020202000",
      INIT_71 => X"DADADADADADADADADADADADADADADADADADADADADADADADAD6D6D6D6D6D6D6B6",
      INIT_72 => X"FFFBFBFBFAFAFAFAFAFAFAFAFAFAFADADADADADADADADADADADADADADADADADA",
      INIT_73 => X"DADADADADADADADADADADADADADBDBFBFBFBFBFBFFFBFBFBFBFBFBFBFBFBFBFB",
      INIT_74 => X"D6D6D6D6D6D6D6D6D6D6D6D6DADAD6D6D6D6DADADADADADADADADADADADADADA",
      INIT_75 => X"DADADADADADADADADADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_76 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2D2D2D6D6D6D6D6D6DADAFADADADADADADA",
      INIT_77 => X"D6D6D6D6D6D6D6D6D6D6DADADADADADADADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_78 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6F6F6F6FAFAFAFAFAF6D6D6D6D6FAFAFAFAD6D6",
      INIT_79 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_7A => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_7B => X"B2B2B2AE8D8D8D8EAEAEAEAEAEB2B2B2B2B2B2B2B2B2B2B2B2B2D6D6D6D6D6D6",
      INIT_7C => X"D2D2D2D2D2D2B2B2ADADADADADADADADADADADADADADADAEAEAEB2B2B2B2D2D2",
      INIT_7D => X"ADADADADADADADADADADADB2D2D2D2D2D2B2AEADADADADAEAEAEAEB2B2D2D2D2",
      INIT_7E => X"B2B2B2ADADADADADADADADADADADADADADADADADADADADAEB2AEAEAEADADADAD",
      INIT_7F => X"AD8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8DADB1B2B2D2D2D2B2",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__48_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__48_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => addra(12),
      I1 => addra(10),
      I2 => addra(11),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__48_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => addrb(14),
      I1 => addrb(12),
      I2 => addrb(13),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__48_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized24\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized24\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized24\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized24\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__49_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__49_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"D6D6D6D6D6D6DAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFADADADAD6D6D6D6D6DA",
      INIT_01 => X"8D8DADADADADADADB1B1B1B1B1B1B1B1B1B1B1B1B1B5D5D5D5D5D5D5D5D6D6D6",
      INIT_02 => X"D6D5D5D5D5D5B5B1B1B1B191918D91919191918D8D8D8C8C8C8C8C8C8C8D8D8D",
      INIT_03 => X"D6D6D6D6D6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFADAD6D6",
      INIT_04 => X"D5D5D5D5D5D5D1D1D1D1D1D1D1D1D1D1D1D5D5D5D5D5D5D5D5D6D6F6F6F6D6D6",
      INIT_05 => X"D5D1D1D1D1D1D1D1D1D1B1B1B1ADB1B1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D5",
      INIT_06 => X"B1B1B1B1B1B1B1B1B1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1",
      INIT_07 => X"48486868686868686868686464646464646888898DADADB1B1B1B1B1B1B1B1B1",
      INIT_08 => X"2000000020202024242424242444444444444444444444444444444444444444",
      INIT_09 => X"B1918D6D68444424444448442444242424242420202020202020242020202020",
      INIT_0A => X"DADADADADADADADADADADADADADADADADADADADADADADADADAD6D6D6D6D6B6B6",
      INIT_0B => X"FBFBFBFBFAFAFAFBFAFAFAFAFAFAFADADADADADADADADADADADADADADADADADA",
      INIT_0C => X"DADADADADADADADADADADADBDBFBFBFBFBFBFBFFFFFFFBFBFBFBFBFBFBFBFBFB",
      INIT_0D => X"D6D6D6D6DADADAD6D6D6D6DADADAD6D6D6D6DADADADADADADADADADADADADADA",
      INIT_0E => X"DADADADADADADADADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_0F => X"D6D6D6D6D6D6D6D6D6D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADADADADADADA",
      INIT_10 => X"D6D6D6D6D6D6D6D6D6DADADADAFADADADADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_11 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6F6FAFAFAF6D6D6D6D6FAFAFADAD6D6",
      INIT_12 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_13 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_14 => X"B2AE8D8D8D8D8D8D8D8EAEB2B2B2B2B2B2B2B2B2B2B2B2B2B2B2D6D6D6D6D6D6",
      INIT_15 => X"D2D2D2D2B2B2ADADADADADADAEADADADADADADADAEAEAEB2B2B2B2D2D2D6D2B2",
      INIT_16 => X"ADADADADADADADAEAEB2B2D2D2D2D2B2AEADADADADADAEB2B2D2D2D2D2D2D2D2",
      INIT_17 => X"B2B2B2B2ADADADADADADADADADADADADADADADADAEAEAEAEAEAEAEAEADADADAD",
      INIT_18 => X"8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8DB1B2B2B2B2B2B2",
      INIT_19 => X"DAD6D6D6D6D6DAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFADADADADADADADADADADA",
      INIT_1A => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B5B5B1B1B1B5D5D5D5D5D5D5D5D6DADADA",
      INIT_1B => X"D6D6D5D5D5D5B5B1B1B1B1B19191919191B1B18D8D8D8D8C8C8C8C8C8D8DADB1",
      INIT_1C => X"F6F6D6D6D6F6FAFAFAFAF6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFADADAD6",
      INIT_1D => X"D5D5D5D5D5D1D1D1D1D1D1D1D1D1D1D1D5D5D5D5D5D5D5D5D5D6D6F6F6F6F6F6",
      INIT_1E => X"D1D1D1D1D1B1D1D1D1B1B1B1B1ADB1B1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D5",
      INIT_1F => X"B1B1B1B1B1ADB1B1B1B1B1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1",
      INIT_20 => X"4848686868686868686868686868686868686888898D8DADADB1D1D1D1D1B1B1",
      INIT_21 => X"2020202020242424242444444444444444444444444444444444444444484848",
      INIT_22 => X"B1916D6848444424444448242424242424242020202000002020202020202020",
      INIT_23 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADAD6D6B6B6B6B5",
      INIT_24 => X"FFFBFBFBFAFAFBFBFBFBFAFAFAFAFADADADADADADADADADADADADADADADADADA",
      INIT_25 => X"DADADADADADADADADADADBFBFBFBFBFBFBFBFBFFFFFFFBFBFBFBFBFFFFFBFBFB",
      INIT_26 => X"D6D6D6DADADADADADADADADADADAD6D6D6D6DADADADBDADADADADADADADADADA",
      INIT_27 => X"D6DADADADADADADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_28 => X"D6D6D6D6D2D6D6D6D2D2D2D6D6D6D6D6D6D6D6D6D6D6D6D6DADADADAD6D6D6D6",
      INIT_29 => X"D6D6D6D6D6DAD6D6D6DADADADADADADADADADAD6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_2A => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6F6F6F6D6D6D6D6FAFAFADAD6D6",
      INIT_2B => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_2C => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_2D => X"B2AE8D8D8D8D8D8EAEB2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2D6D6D6D6D6D6D6",
      INIT_2E => X"D2D2B2B2ADADADADADADADADADADADADADADADADAEAEB2B2B2B2D2D2D2D2B2B2",
      INIT_2F => X"ADADADADADADADAEAEB2B2B2B2B2B2AEADADADADADAEAED2D2D2D2D2D2D2D2D2",
      INIT_30 => X"B2B2B2B2ADADADADADADADADADADADADADADAEAEAEAEAEAEAEAEB2AEAEADADAD",
      INIT_31 => X"8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8DB1B2B2B2B2D2D2",
      INIT_32 => X"DADADADADADADAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFADADADADADADADADADA",
      INIT_33 => X"B1B1B1B1B1B1B1B1B1B1B1B1B1D5D5D5D5D5B5D5D5D5D5D5D5D5D5D5D6DADADA",
      INIT_34 => X"D6D6D5D5D5D5B5B1B1B1B1B1B1B1B1B1B1B1B1918D8D8D8D8D8D8D8D8DB1B1B1",
      INIT_35 => X"F6F6D6D6F6F6F6FAF6F6F6F6F6D6D6D6D6D6FAFAFAFAFAFAFAFAFAFAFAFADAD6",
      INIT_36 => X"D5D5D5D5D5D1D1D5D1D1D1D1D1D1D1D1D5D5D5D5D5D5D5D5D5D6D6F6F6F6F6F6",
      INIT_37 => X"D1D1D1B1B1B1D1D1D1D1B1B1B1ADADB1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D5D5",
      INIT_38 => X"B1B1ADADADADADB1B1B1B1B1B1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1",
      INIT_39 => X"4848686868686868686868686868686868686888898D8D8DADADD1D1D1D1D1B1",
      INIT_3A => X"2424202424242444444444444444444444444444444444484848484848484848",
      INIT_3B => X"918D6D4848444424444444242424242420202020000000000020202020202024",
      INIT_3C => X"DADADADADADADADADADAFAFAFADADADADADADADADADADADADADAD6D6B6B6B6B1",
      INIT_3D => X"FFFBFBFBFBFAFBFBFBFBFAFAFAFAFAFAFADADADADADADADADADADADADADADADA",
      INIT_3E => X"DADADBDBDBDADBDBDBDBFBFBFBFBFBFBFBFBFBFFFFFFFBFBFBFBFFFFFFFFFBFB",
      INIT_3F => X"D6D6DADADADADADADADADADADADAD6D6D6DADADADBDBDBDADADADADADADADADA",
      INIT_40 => X"D6D6D6D6DADADADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_41 => X"D6D6D6D2D2D2D2D2D2D2D2D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6DAD6D6D6D6D6",
      INIT_42 => X"DADADADADADADADADADADADADADADADADADADAD6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_43 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADA",
      INIT_44 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_45 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_46 => X"B2AEADADADADB2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2D6D6D6D6D6D6D6D6",
      INIT_47 => X"D2D2B2ADADADADADADADADADADADAD8D8D8DADADAEAEB2B2B2D2D2D2D2B2B2B2",
      INIT_48 => X"ADADADADADADADAEAEAEB2B2AEADADADADADADADADAED2D2D2D2D2D2D2D2D2D2",
      INIT_49 => X"B2B2B2B2B2ADADADADADADADADADADADCEAEAEAEAED2B2B2AEAEB2B2AEADADAD",
      INIT_4A => X"8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8DB1B1B2B2D2D2D2D2",
      INIT_4B => X"DADADADADADADAFADADADADAFAFAFAFAFAFAFAFAFAFAFAFADADADADADADADADA",
      INIT_4C => X"B1B1B1B1B1B1B1B1B1B1D5D5D5D5D5D5D5D5D5D5D5D5D5D5D6D6D6D6DADAFADA",
      INIT_4D => X"D6D6D5D5D5D5B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1",
      INIT_4E => X"F6F6D6D6F6F6FAFAF6F6D6F6F6D6D6D6D6D6D6D6FAFAFAFAFAFAFAFAFAFAFADA",
      INIT_4F => X"D5D5D5D5D5D5D5D5D5D1D1D1D1D1D1D1D5D5D5D5D5D5D5D5D5D6D6F6F6F6F6F6",
      INIT_50 => X"D1D1D1B1B1D1D1D1D1D1B1B1B1ADB1B1D1D1D1D1D1D5D5D5D5D5D5D5D5D5D5D5",
      INIT_51 => X"B1B1B1B1ADADADADB1B1B1B1B1B1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1",
      INIT_52 => X"4848686868686868686868686888886868686888898D8D8DADADADB1B1D1D1B1",
      INIT_53 => X"2424242424444444444844444448484848484844444848484848484848484848",
      INIT_54 => X"916D684844444444444444242424242020202000000000002020202020242424",
      INIT_55 => X"DADADADADADADADADAFAFAFAFAFAFAFADADADADADADADADADADAD6B6B6B6B6B1",
      INIT_56 => X"FFFBFBFBFBFBFBFBFBFBFAFAFAFAFAFAFAFADADADADADADADADADADADADADADA",
      INIT_57 => X"DADBFBFBDBDBDBFBDBFBFBFBFFFFFBFBFBFBFBFFFFFFFFFBFBFBFFFFFFFFFFFF",
      INIT_58 => X"D6D6DADADADBDBDADADADADADADAD6D6D6DADADADBDBDBDADADADADADADADADA",
      INIT_59 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_5A => X"D6D6D2D2B2B2D2D2B2B2D2D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_5B => X"FAFAFAFAFADADADADADADADADADADADADADADADAD6D6D6D6DAFAFAD6D6D6D6D6",
      INIT_5C => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DAFA",
      INIT_5D => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_5E => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_5F => X"AEB2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2D2D6D6D6D6D6D6D6D6D6D6",
      INIT_60 => X"D2B2ADADADADADADADADADADADADAD8D8DADADAEAEB2B2B2B2D2D2B2B2B2B2AE",
      INIT_61 => X"ADADADADADADAEAEB2B2AEADADADADADADADADADAED2D2D2D2D2D2D2D2D2D2D2",
      INIT_62 => X"D2D2B2B2B2ADADADADADADADADADADCECECEAEAECED2D2B2B2B2B2B2B2AEADAD",
      INIT_63 => X"8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8DB1B1B2B2D6D6D6D6",
      INIT_64 => X"DADADADADADADAFADADADADADADAFAFAFAFAFAFAFAFAFADADADADADADADADADA",
      INIT_65 => X"B1B1B1B1B1B1B1B1D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D6D6D6D6DADADADADA",
      INIT_66 => X"D6D6D6D5D5D5B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1",
      INIT_67 => X"F6F6D6D6F6F6FAFAFAF6F6F6F6D6D6D6D6D6D6FAFAFAFAFAFAFAFAFAFAFAFADA",
      INIT_68 => X"D5D5D5D5D5D5D5D5D5D1D1D1D1D1D1D5D5D5D5D5D5D5D5D5D5D5D6D6F6F6FAF6",
      INIT_69 => X"D1D1D1D1D1D1D1D1D1D1D1B1B1B1B1D1D1D1D1D1D5D5F5F5F5D5D5D5D5D5D5D5",
      INIT_6A => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1",
      INIT_6B => X"4848686868686868686868686888888868686888898D8D8DADADADADADB1B1B1",
      INIT_6C => X"2424444444484848484848484848484848484848484848484848484848484848",
      INIT_6D => X"8D6D484444444444242424242424202020200000000000002020242424242424",
      INIT_6E => X"DADADADADADADADADADAFAFAFAFAFAFAFADADADADADADADADADAD6B6B6B6B2B1",
      INIT_6F => X"FFFFFBFBFBFBFBFBFBFBFBFAFAFAFAFAFAFAFAFADADADADADADADADADADADADA",
      INIT_70 => X"DADBFBFBFBDBFBFBFBFBFBFFFFFFFFFBFBFBFBFFFFFFFFFBFBFFFFFFFFFFFFFF",
      INIT_71 => X"D6D6DADADADBDBDADADADADADADAD6D6D6D6DADADADADADADADADADADADADADA",
      INIT_72 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_73 => X"D6D6D6D2B2B2B2B1B1B1B1D2D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_74 => X"FAFAFAFAFAFADADADADADADADADADADADADADADAD6D6D6D6FAFAFAD6D6D6D6D6",
      INIT_75 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2D2D6D6D6D6D6D6D6D6D6D6D6D6D6DAFA",
      INIT_76 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_77 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_78 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_79 => X"B2ADADADADADADADADADADADADAD8D8D8DADAEAEB2B2B2B2B2B2B2B2AEADADAD",
      INIT_7A => X"ADADADADAEAEB2B2B2B2AEADADADADADADADADAEB2D2D2D2D2D2D2B2B2B2B2B2",
      INIT_7B => X"D6D2B2B2B2AEADADADAEAEAEADADAECECECECECECED2D2D2B2B2D2B2B2AEADAD",
      INIT_7C => X"8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D91B1B1B2D2D6D6D6D6",
      INIT_7D => X"DADAD6DADADADAFADADADADADADADADADADADADADADADADADADADADADAD6D6D6",
      INIT_7E => X"B1B1B1B1B1B1B1D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D6D6D6D6D6DADADADA",
      INIT_7F => X"D6D6D6D5D5D5B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__49_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__49_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => addra(12),
      I1 => addra(10),
      I2 => addra(11),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__49_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => addrb(14),
      I1 => addrb(12),
      I2 => addrb(13),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__49_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized25\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized25\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized25\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized25\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__28_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__28_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"F6D6D6D6D6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFADA",
      INIT_01 => X"D6D6D6D6D6D6D5D5D5D5D1D1D1D1D1D5D5D5D5D5D5D5D5D5D5D5D6D6F6F6FAFA",
      INIT_02 => X"D1D1D1D1D1D1D1D5D1D1D1D1D1D1D1D1D1D1D1D5D5F5F5F6F6F5D5D5D5D5D6D6",
      INIT_03 => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1D1D1D1D1D1D1D1D1D1D1D1D5D1D1D1D1D1D1",
      INIT_04 => X"4848686868686868686868686868686868686888898D8D8DADADADADADADADB1",
      INIT_05 => X"4444444848484848484848484848484848484848484848686868484848484848",
      INIT_06 => X"8D68442424444424242424242020202020000000000020202024242424242444",
      INIT_07 => X"DADADADADADADADADADADADADADADADADADADADADADADADAFADAD6B6B6B2B2B1",
      INIT_08 => X"FFFFFBFBFBFBFBFBFBFBFBFBFAFAFAFAFAFAFAFADADADADADADADADADADADADA",
      INIT_09 => X"DBFBFBFBFBFBFBFBFBFBFBFFFFFFFFFBFBFBFBFFFFFFFFFBFFFFFFFFFFFFFFFF",
      INIT_0A => X"D6D6DADADADADADADADADADADADAD6D6D6D6D6DADADADADADADADADADADADADA",
      INIT_0B => X"D6D6DADADADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_0C => X"D6D6D6D2B2B2B2B1B1B1B1B2D2D2D6D6D6D6D6D6D6D6D6D6D6D6DAD6D6D6D6D6",
      INIT_0D => X"FAFAFAFAFAFAFADADADADADADADADADADADADADAD6D6D6D6DAFAFAD6D6D6D6D6",
      INIT_0E => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6FA",
      INIT_0F => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_10 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_11 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2D2D2D2D2D2D2D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_12 => X"ADADADADADADADADADADADADAD8D8D8DADADAEB2B2B2B2B2B2B2B2AEAD8D8DAD",
      INIT_13 => X"ADADADAEAEB2B2B2B2B2AEADADADADADADADAEB2B2D2D2D2D2D2B2AEAEAEADAD",
      INIT_14 => X"D6D2D2B2B2AEADADADAEAEAEAEAECECECECECECED2D2D2D2D2D2D2D2B2B2AEAD",
      INIT_15 => X"8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8DB1B1B1B1B2D2D6D6D6D6",
      INIT_16 => X"D6D6D6D6D6DADAFADADADAD6D6D6D6D6D6D6D6D6DADADAD6D6D6D6D6D6D6D6D6",
      INIT_17 => X"B1B1B1B1B1B1D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D6D6D6D6D6D6D6DADAD6",
      INIT_18 => X"DAD6D6D6D5D5B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1",
      INIT_19 => X"F6D6D6D6D6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_1A => X"D6D6D6D6D6D6D6D5D5D5D5D1D1D1D5D5D5D5D5D5D5D5D5D5D5D5D5D6D6F6F6F6",
      INIT_1B => X"D5D5D5D5D5D5D5D5D5D5D5D1D1D1D1D5D5D5D5D5F5F6F6F6F6F6D5D5D5D6D6D6",
      INIT_1C => X"B1B1B1B1B1B1B1B1B1B1B1B1B1D1D1D1D1D1D1D1D1D1D5D5D5D5D5D5D5D5D5D5",
      INIT_1D => X"4848486868686868686868686868686868686888898D8D8D8D8D8DADADADADB1",
      INIT_1E => X"4448484848484848484848484848484848484848484868686848484848484848",
      INIT_1F => X"6D68442424444424242424202020202000002020202020202424242424444444",
      INIT_20 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADAD6B6B6B2B291",
      INIT_21 => X"FFFFFFFBFBFBFBFBFBFBFBFBFBFAFAFBFBFAFAFADADADADADADADADADADADADA",
      INIT_22 => X"DBFBFBFBFBFBFBFBFBFBFBFFFFFFFFFBFBFBFBFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"D6D6DADADADADADADADADADADADADAD6D6D6D6DADADADADADADADADADADADADA",
      INIT_24 => X"D6DADADADADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_25 => X"D6D6D6D2B2B2B2B1B1B1B1B1B2B2D2D6D6D6D6D6D6D6D6D6DADADAD6D6D6D6D6",
      INIT_26 => X"DAFAFAFAFAFAFADADADAFAFAFAFADADADAFADADADAD6D6D6D6D6D6D6D6D6D6D6",
      INIT_27 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_28 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_29 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_2A => X"B2B2D2D2B2B2B2D2D2D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_2B => X"ADADADADADADADADADADADADAD8D8D8DADAEB2B2B2B2B2B2B2B2AEAEADADAEB2",
      INIT_2C => X"ADADADAEB2B2B2B2B2B2AEADADADADADADAEB2B2B2D2D2D2D2B2AEAEADADADAD",
      INIT_2D => X"D6D2D2B2B2B2ADADADADAEADAEAECECECECECECED2D2D2D2D2D2D2D2B2B2AEAD",
      INIT_2E => X"8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8DADB1B1B1B1B2B2D6D6D6D6",
      INIT_2F => X"D6D6D6D6D6D6DAFADADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_30 => X"B1B1B1B1B1B1D5D5D5D5D5D5D5D5D5D5D5D6D6D6D5D5D6D6D6D6D6D6D6D6D6D6",
      INIT_31 => X"DAD6D6D6D6D5D5B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1",
      INIT_32 => X"F6D6D6D6F6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_33 => X"D6D6D6D6D6D6D6D6D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D6D6F6F6",
      INIT_34 => X"D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5F5F6F6F6F6F6F6F6F6F6F6D5D5D5D6D6D6",
      INIT_35 => X"B1B1B1B1B1B1B1D1D1D1D1D1D1D1D1D1D1D1D1D1D5D6D6D5D5D5D5D5D5D5D5D5",
      INIT_36 => X"48484868686868686868686468686868688888898989898988898D8DADADADB1",
      INIT_37 => X"4848484848484848484848484848484848484848486868684848484848484848",
      INIT_38 => X"6D48444444442424202020202020200000002020202024242424244444444448",
      INIT_39 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADAD6B6B6B2B191",
      INIT_3A => X"FFFFFFFBFBFBFBFBFBFBFBFBFBFAFBFBFBFAFAFADADADADADADADADADADADADA",
      INIT_3B => X"DBDBFBFBFBFBFBFBFBFBFBFFFFFFFFFBFBFBFBFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"D6D6DADADADADADADADADADADADADAD6D6D6D6D6DADADADADADADADADADADADB",
      INIT_3D => X"DADADADADADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_3E => X"D6D6D6D2B2B2B2B1B1B1B1B1B1B2B2D6D6D6D6D6D6D6D6D6DADADAD6D6D6D6D6",
      INIT_3F => X"D6D6DADADADAFAFAFAFAFAFAFAFAFAFAFAFAFAFADADAD6D6D6D6D6D6D6D6D6D6",
      INIT_40 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_41 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_42 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_43 => X"B2D2D6D6D2B2D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_44 => X"ADADADADADB2B2ADADADADADAD8DADADADB2B2B2B2B2B2B2AEAEAEAEAEB2B2B2",
      INIT_45 => X"ADADADAEB2B2B2B2B2B2AEADADADADADADB2D2B2B2B2B2B2AEAEAEADADADADAD",
      INIT_46 => X"D6D2D2B2B2B2ADADADADADADADAEAECECECECECED2D2D2D2D2D2D2D2B2B2AEAD",
      INIT_47 => X"8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8DADB1B1B1B1B1B2B2D2D6D6D6",
      INIT_48 => X"D6D6D6D6D6D6DADADADAD6D6D6D6D6D6D5D5D5D6D6D6D6D6D6D6D5D5D5D5D5D5",
      INIT_49 => X"D5D5D5D5D5D5D5D5D5D5D6D6D6D6D6D6D6D6D6D6D6D5D6D6D6D6DADAD6D6D6D6",
      INIT_4A => X"FADAD6D6D6D6D5D5D5D5D5B5B5B1B1B1B1B5B5B5D5D5D5D5B1B1B1B1B1B1D5D5",
      INIT_4B => X"F6F6D6F6F6F6FAFAFAFAF6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_4C => X"D6D6D6D6D6D6D6D6D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D6D6D6F6",
      INIT_4D => X"D5D5D5D5D5D5D6D6D6D6D6D6D6F6F6F6F6F6F6F6F6F6F6F6F6D6D5D5D6D6D6D6",
      INIT_4E => X"B1B1B1B1B1B1D1D1D1D1D1D1D1D1D1D1D1D1D1D6D6D6D6D6D6D5D5D5D5D5D5D5",
      INIT_4F => X"4848486868686868686868646868686868888989898868686888888D8DADADB1",
      INIT_50 => X"4444484848484848484848484848486868484848484848484848484848484848",
      INIT_51 => X"6948444444442424202020202020200000202020242424242424444444484444",
      INIT_52 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADAD6B6B6B2918D",
      INIT_53 => X"FFFFFFFFFBFBFBFBFBFBFBFBFBFBFBFBFAFAFAFADADADADADADADADADADADADA",
      INIT_54 => X"DBDBFBFBFBDBFBFBFBFBFBFFFFFFFFFBFBFBFBFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"D6DADADADADADADADADADADADBDBDADADAD6DADADADADADADBDBDBDADADADADB",
      INIT_56 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_57 => X"D6D6D6B2B2B2B1B1B1B1B1B1B1B1B2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_58 => X"D6D6D6D6DADADADADAFAFAFAFAFAFAFAFAFAFAFAFADADADAFAD6D6D6D6D6D6D6",
      INIT_59 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_5A => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_5B => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_5C => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_5D => X"ADADADADB2B2B2ADADADADADADADADADAEB2B2B2B2B2AEADADADAEB2B2B2B2D2",
      INIT_5E => X"ADADAEAEB2B2B2AEAEAEADADADADADADAEB2D2B2AEAEAEAEAEADADADADADADAD",
      INIT_5F => X"D6D2D2B2B2B2ADADADADADADADAEAECECEAEAEAED2D2D2D2D2D2D2D2B2B2B2AE",
      INIT_60 => X"8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8DB1B1B1B1B1B1B1B2B2D6D6D6",
      INIT_61 => X"D6D6D6D6D6D6DADADAD6D6D6D6D6D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5",
      INIT_62 => X"D5D5D5D5D5D5D5D5D5D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADADADAD6D6D6",
      INIT_63 => X"FAFADAD6D6D6D6D6D6D5D5D5D5B5B5B5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5",
      INIT_64 => X"F6F6D6D6F6F6FAFAF6F6F6F6F6F6F6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_65 => X"D6D6D6D6D6D6D6D6D6D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D6D6F6",
      INIT_66 => X"D5D5D5D5D6D6D6D6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6D6D6D6D6D6D6D6",
      INIT_67 => X"B1B1B1B1B1D1D1D1D1D1D1D1D1D1D1D1D5D5D6D6D6D6D6D6D6D6D5D5D5D5D5D5",
      INIT_68 => X"484848686868686868686868686868686888898989686868688888888C8DADB1",
      INIT_69 => X"4444484848484848484848484848486868484848484848484848484848484848",
      INIT_6A => X"4844444444442420202020202020000000202024242424242424444448484444",
      INIT_6B => X"DADADADADADADADAFAFAFAFAFAFADADADADADADADADADADADAD6D6B6B6B18D6D",
      INIT_6C => X"FFFFFFFFFBFBFBFBFBFBFBFBFBFBFBFBFAFAFAFAFADADADADADADADADADADADA",
      INIT_6D => X"DBDBFBDBDBDBFBFBFBFBFBFBFFFFFBFBFBFBFFFFFFFFFFFBFBFFFFFFFFFFFFFF",
      INIT_6E => X"D6DADADADADADADADADADADADBDBDADADADADADADADADADADBDBDBDBDBDBDBDB",
      INIT_6F => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_70 => X"D6D6D2B2B1B1B1B1B1B1B1B1B1B1B2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_71 => X"D6D6D6D6D6D6DADADADAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFADAD6D6D6D6D6D6",
      INIT_72 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_73 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_74 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_75 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_76 => X"ADADADADB2B2AEADADADADADADAEAEAEB2B2B2B2B2B2B2B2B2B2B2B2B2B2D2D6",
      INIT_77 => X"AEAEAEAEB2B2AEAEAEAEADADADADADADAEB2B2B2AEAEAEADADADADADADADADAD",
      INIT_78 => X"D6D6D2B2B2B2B2ADADADADADADAEAEAEAEAEAEAEB2D2D2D2D2D2D2D2B2B2B2AE",
      INIT_79 => X"8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8DADB1B1B1B1B1B1B2B2D2D6D6",
      INIT_7A => X"DADAD6D6D6D6D6D6D6D6D6D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5B5B5",
      INIT_7B => X"D5D5D5D5D5D5D5D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADADADADADADA",
      INIT_7C => X"FAFAFAFADAD6D6D6D6D6D6D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5",
      INIT_7D => X"F6F6D6D6D6F6F6F6F6D6D6D6D6D6D6D6D6D6FAFAFAFAFAFAFAFADAFAFAFAFAFA",
      INIT_7E => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D6D6F6",
      INIT_7F => X"D6D6D6D6D6D6D6D6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6D6D6D6D6D6D6D6",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__28_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__28_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => addra(12),
      I1 => addra(10),
      I2 => addra(11),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__28_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => addrb(14),
      I1 => addrb(12),
      I2 => addrb(13),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__28_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized26\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized26\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized26\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized26\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__29_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__29_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"B1B1B1B1B1D1D1D1D1D1D1D1D1D1D1D5D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_01 => X"4848486868686868686868686868686868688D8D8D68686868688888888DADB1",
      INIT_02 => X"4444484848484848484848484848484868484848484848484848484848484848",
      INIT_03 => X"4444444444442420202424202020002020202424242424242424444448484444",
      INIT_04 => X"DADADADADADADAFAFAFAFAFAFAFAFAFAFAFADADADADADADADAD6D6D6B6918D69",
      INIT_05 => X"FFFFFFFFFBFBFBFBFBFBFBFBFBFBFBFBFAFAFAFAFADADADADADADADADADADADA",
      INIT_06 => X"DBDBFBDBDBDBFBFBFBFBFBFBFBFFFBFBFBFBFFFFFFFFFBFBFBFBFFFFFFFFFFFF",
      INIT_07 => X"D6DADADADADBDADADADADADADBDBDBDADADADADBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_08 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_09 => X"D6D6B2B2B1B1B1B1B1B1B1B1B1B1B2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_0A => X"D6D6D6D6D6D6D6DADADAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFADAD6D6D6D6D6D6",
      INIT_0B => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_0C => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_0D => X"D6D6D2D2D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_0E => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2D6D6D2B2B2B2D6D6D6D6D6D6D6",
      INIT_0F => X"ADADADADADAEADADADADADADAEB2B2B2B2B2B2B2B2B2B2B2B2B2B2D2D2D2D6D6",
      INIT_10 => X"AEAEAEAEAEB2AEAEAEAEAEADAEAEAEAEB2B2B2AEAEADADADADADADADADADADAD",
      INIT_11 => X"D6D6D2B2B2B2B2AEAEADADADADAEAEAEAEAEAEAEAED2D2D2D2D2D2D2B2B2B2B2",
      INIT_12 => X"8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8DB1B1B1B1B1B1B1B2B2D6D6",
      INIT_13 => X"DADAD6D6D6D6D6D6D6D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5B5B5B5B5",
      INIT_14 => X"D5D6D6D6D6D6D6D6D6D6D6D6DAD6D6D6D6D6D6D6D6D6D6D6DADADADADADADADA",
      INIT_15 => X"FAFAFAFAFAFADAD6D6D6D6D6D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5",
      INIT_16 => X"D6D6D6D6D6F6F6F6F6D6D6F6D6D6D6D6D6D6D6FAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_17 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D5D5D5D5D5D5D5D5D5D5D1D1D5D5D5D6D6F6",
      INIT_18 => X"F6F6D6D6D6D6D6D6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6D6D6D6D6D6D6",
      INIT_19 => X"B1B1B1B1B1B1D1D1D1D1D1D1D1D1D5D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6F6F6",
      INIT_1A => X"4848484868686868686868686968686868698D8D8D68686868686888888DADB1",
      INIT_1B => X"4448484848484848484848484848484848484848484848484848484848484848",
      INIT_1C => X"4424244444242420242424202020202020242424242424242424444444444444",
      INIT_1D => X"DADADADADADAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFADADADADAD6D6D6B6916D48",
      INIT_1E => X"FFFFFFFFFBFBFBFBFBFBFBFBFBFBFBFBFAFAFAFAFAFADADADADADADADADADADA",
      INIT_1F => X"FBFBFBDBDBDBFBFBFBFBFBFBFBFFFBFBFBFBFFFFFFFFFBFBFBFBFBFFFFFBFBFB",
      INIT_20 => X"D6DADADADADBDADADADADADADADBDADADADBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_21 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_22 => X"D6D6B2B2B1B1B1B1B1B1B1B1B1B1B2B2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_23 => X"D6D6D6D6D6D6D6DADADAFAFAFAFAFAFAFAFAFADADADAFAFAFADAD6D6D6D6D6D6",
      INIT_24 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_25 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_26 => X"D6D6D2B2D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_27 => X"D6D6D6D6D6D6D6D6D6D6D2D2D2D2D2D6D6D6D6D6D2B2B2B2B2D6D6D6D6D6D6B6",
      INIT_28 => X"ADADADADADADADADADADADADB2B2B2B2B2B2B2B2B2B2D2D2D6D6D6D6D6D6D6D6",
      INIT_29 => X"B2AEAEAEAEAEAEAEAEAEAEAEAEB2B2B2B2B2B2AEADADADADADADADADADADADAD",
      INIT_2A => X"D6D6D2D2B2B2B2B2B2AEADADADAEAEAEAEAEAEAEAED2D2D2D2D2D2D2B2B2B2B2",
      INIT_2B => X"8D8D8D8D8D8D8D8D8D8D8D8D8D8D8DAD8D8D8D8D8DB1B1B18D8D8DB1B2B2D2D6",
      INIT_2C => X"DAD6D6D6D6D6D6D6D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5B5B5B5B5B1",
      INIT_2D => X"D6D6D6D6D6D6D6D6D6D6D6DADADADAD6D6D6D6D6D6D6D6D6DADADAD6D6D6D6DA",
      INIT_2E => X"FAFAFAFAFAFAFAD6D6D6D6D6D5D5D5D5D5D5D6D5D5D5D5D5D5D5D5D5D5D5D5D6",
      INIT_2F => X"D6D6D6D6D6D6D6D6D6D6F6F6F6D6D6D6D6D6D6FAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_30 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D6D6D6",
      INIT_31 => X"FAF6F6F6F6F6F6F6FAFAFAFAFAFAF6F6F6F6F6F6F6F6F6F6F6F6F6F6F6D6D6D6",
      INIT_32 => X"B1B1B1B1B1B1B1D1D1D1D1D1D1D1D6D6D6D6D6D6D6D6F6F6F6F6F6F6F6F6FAFA",
      INIT_33 => X"4848484848686868686868696968686868898D8D8D68686889888888888DADB1",
      INIT_34 => X"4848484848484848484848484848484848484848484848484848484848484848",
      INIT_35 => X"2424242424242420242424202020202024242424242424242424444448484844",
      INIT_36 => X"DADADADADADAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFADADADAD6D6D6D6B2916944",
      INIT_37 => X"FFFFFFFFFFFBFBFBFBFBFBFBFBFBFBFBFAFAFAFAFAFADADADADADADADADADADA",
      INIT_38 => X"DBDBDBDBDBDBFBFBFBFBFBFBFFFFFFFFFFFFFFFFFFFFFBFBFBFBFBFBFBFBFBFB",
      INIT_39 => X"D6D6DADADADADADADADADADADADADADADADBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_3A => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6B6B6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_3B => X"D6D6B2B1B1B1B1B1B1B1B1B1B1B1B2B2B6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_3C => X"D6D6D6D6D6D6D6D6D6DAFAFAFAFAFAFAFAFAFADADADAFAFAFADADAD6D6D6D6D6",
      INIT_3D => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_3E => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_3F => X"D6D2D2D2D2D6D6D6D6D6D6D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_40 => X"D6D6D6D6D6D6D6D6D6D6D2D2D2D2D2D2D6D6D6D2B2B2B2B2B2D6D6D6D6D6D6B2",
      INIT_41 => X"ADADADADADADADADADADADB2B2D2D2D2D2D2D2D2D2D2D2D6D6D6D6D6D6D6D6D6",
      INIT_42 => X"AEAEAEAEAEAEAEAEAEAEAEB2B2B2B2B2B2AEAEAEADADADADADADADADADADADAD",
      INIT_43 => X"D6D6D6D2B2B2B2B2B2B2AEADADAEAEAEAEAEAEAEAEB2D2D2D2D2D2B2B2B2B2AE",
      INIT_44 => X"8D8D8D8D8D8D8D8D8D8D8D8D8D8DADAD8D8D8D8D8DB1B1B18D8D8DB1B1B2D2D6",
      INIT_45 => X"DAD6D6D6D6D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5B5B5B1B1B1",
      INIT_46 => X"D6D6D6D6D6D6D6D6D6DAFAFAFADADADADADADAD6D6D6D6D6D6D6DAD6D6D6D6D6",
      INIT_47 => X"FAFAFAFAFAFAFADAD6D6D6D6D6D6D6D6D6D6D6D5D5D5D5D5D5D5D5D6D6D6D6D6",
      INIT_48 => X"D5D6D6D6D6D6D6D6D6D6F6FAF6D6D6D6D6D6D6D6FAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_49 => X"D6D6D6D6D6D6D6D6D6D6F6D6D6D6D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5",
      INIT_4A => X"FAFAFAF6F6FAFAFAFAFAFAFAFAFAFAFAF6F6F6F6F6F6F6F6D6F6F6F6F6F6F6D6",
      INIT_4B => X"B1B1ADADADB1B1B1B1D1D5D5D5D1D6D6D6D6D6D6D6D6F6F6FAFAFAFAFAFAFAFA",
      INIT_4C => X"48484848484868686868686868686869698D8D8D8D6868688D8D8D88888C8DAD",
      INIT_4D => X"4848484849484848484848686868484848484848484848484848484848484848",
      INIT_4E => X"2424242424242020242424202020242424242424242424242424444848484848",
      INIT_4F => X"DADADADADAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFADADAD6D6D6D6D6B28D6944",
      INIT_50 => X"FFFFFFFFFFFFFFFBFBFBFBFBFBFBFBFBFAFAFAFAFADADADADADADADADADADADA",
      INIT_51 => X"DBDBDBDBDBDBDBFBFBFBFFFFFFFFFFFFFFFFFFFFFFFBFBFBFBFBFBFBFBFBFBFF",
      INIT_52 => X"D6D6D6DADADADADADADADADADADADADADADADBDBDBDADADBDBDBDBDBDBDBDBDB",
      INIT_53 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6B6B6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_54 => X"D6B6B2B2B1B2B2B1B1B1B1B1B1B1B1B2B2B2B6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_55 => X"D6D6D6D6D6D6D6D6D6DAFAFAFAFAFAFAFAFAFAFADADADADADADADAD6D6D6D6D6",
      INIT_56 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_57 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_58 => X"D6D6D6D6D6D6D6D6D6D2D2B2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_59 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2D2D2B2B2B2B2B2B2D6D6D6D6D6D6D6",
      INIT_5A => X"ADADADADADADADADADB2B2B2D2D2D2D2D2D2D2D2D2D6D6D6D6D6D6D6D6D6D6D6",
      INIT_5B => X"AEAEAEAEAEADAEAEAEB2B2B2AEAEAEADADADADADADADADADADADADADADADADAD",
      INIT_5C => X"D6D6D6D2D2D2B2B2B2B2AEAEAEAEAEAEAEAEAEAEAEB2B2D2D2D2D2B2B2AEAEAE",
      INIT_5D => X"8D8D8D8D8D8D8D8D8D8D8D8D8DAD8D8D8D8D8D8D8DB1B1B1B1B1ADB1B1B2D6D6",
      INIT_5E => X"D6D6D6D6D6D6D6D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5B5B5B1B1B1B1",
      INIT_5F => X"D6D6D6D6D6D6D6D6D6DAFAFAFADADADADADADADAD6DADADADAD6D6D6D6D6D6D6",
      INIT_60 => X"FAFAFAFAFAFAFAFADAD6D6D6D6D6D6D6D6D6D6D6D5D5D5D6D6D6D6D6D6D6D6D6",
      INIT_61 => X"D5D5D6D6D6D6D6D6D6D6F6F6F6D6D6D6D6D6D6D6FAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_62 => X"D6D6D6D6D6D6D6D6D6F6F6D6D6D6D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5",
      INIT_63 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6F6D6D6D6D6D6D6D6D6D6",
      INIT_64 => X"ADADADADADADB1B1B1D1D5D6D6D5D6D6D6D6D6D6D6D6F6F6FAFAFAFAFAFAFAFA",
      INIT_65 => X"4848484848486868686868686868698D8D8D8D8D8D8969898D8D8D8D888D8D8D",
      INIT_66 => X"4849494949494948486869696968484848484848484848484848484848484848",
      INIT_67 => X"2424242424202020242424202024242424242424242424242444484848484848",
      INIT_68 => X"DADADADADADAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFADADAD6D6D6D6B6B28D6944",
      INIT_69 => X"FFFFFFFFFFFFFFFBFBFBFBFBFBFBFBFBFBFAFAFAFAFADADADADADADADADADADA",
      INIT_6A => X"DBDBDBDBDBDBFBFBFBFBFFFFFFFFFFFFFFFFFFFFFFFBFBFBFBFBFBFBFBFBFBFF",
      INIT_6B => X"D6D6D6DADADADADADADADADADADADADADADADBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_6C => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6B6B6B6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_6D => X"D6B6B2B1B1B2B1B1B1B1B1B1B1B1B1B1B2B2B2B6B6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_6E => X"D6D6D6D6D6D6D6D6D6D6DAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFADAD6D6D6D6",
      INIT_6F => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_70 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_71 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_72 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2B2B2B2B2B2B2B2B2B2B6D6D6D6D6D6D6",
      INIT_73 => X"ADADADADAEB2B2B2B2B2B2D2D2D2D2D2D2D2D2D2D2D6D6D6D6D6D6D6D6D6D6D6",
      INIT_74 => X"AEAEAEAEAEADAEAEAEAEB2AEAEAEADADADADADADADADADADADADADADADADADAD",
      INIT_75 => X"D6D6D6D2D2D2B2B2B2B2B2AEAEAEAEAEAEAEAEAEAEB2B2D2D2D2D2B2B2AEAEAE",
      INIT_76 => X"8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8DB1B1B1B1B1B1B1B1B1B2D2D6",
      INIT_77 => X"D6D6D6D6D6D6D6D6D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5B5B5B1B1B1B1B1",
      INIT_78 => X"D6D6D6D6D6D6D6D6D6DAFAFAFADADADADADADADADADADADADADAD6D6D6D6D6D6",
      INIT_79 => X"FAFAFAFAFAFAFAFAFAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_7A => X"D5D5D5D6D6D6D6D6D6D6D6F6D6D6D6D6D6D6D6D6FAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_7B => X"D6D6D6D6D6D6D6D6F6F6F6F6D6D6D6D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5",
      INIT_7C => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6D6D6D6D6D6D6D6D6D6",
      INIT_7D => X"8DADADADADADB1B1B1D1D5D6D6D6D6D6D6D6D6D6D6D6F6F6FAFAFAFAFAFAFAFA",
      INIT_7E => X"48484848484848686868686868698D8D8D8D89898D8D8D8D8D8D888D8D8D8D8D",
      INIT_7F => X"4949696D6D6D6969696969696968484848484848484848484848484848484848",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__29_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__29_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => addra(12),
      I1 => addra(10),
      I2 => addra(11),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__29_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => addrb(14),
      I1 => addrb(12),
      I2 => addrb(13),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__29_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized27\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized27\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized27\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized27\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__54_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__54_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"4424242020202020242424202024242424242424242424242448484848484848",
      INIT_01 => X"DADADADADADAFAFAFAFAFAFAFAFAFAFAFAFAFAFADADADADAD6D6D6B6916D4944",
      INIT_02 => X"FFFFFFFFFFFFFFFBFBFBFBFBFBFBFBFBFBFAFAFAFAFAFADADADADADADADADADA",
      INIT_03 => X"DBDBDBDBDBDBFBFBFBFBFFFFFFFFFFFFFFFFFFFFFFFBFBFBFBFBFBFBFBFBFBFF",
      INIT_04 => X"D6D6DADADADADADADADADADADADBDADADADADBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_05 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6B6B6B6B6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_06 => X"D6B6B2B1B1B1B1B1B1B1B1B1B1B1B1B1B2B2B2B2B6B6D6D6D6D6D6D6D6D6D6D6",
      INIT_07 => X"D6D6D6D6D6D6D6D6D6D6DADAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFADADAD6D6D6",
      INIT_08 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_09 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_0A => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_0B => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2B2B2B2B2B2B2B2B2B2B2D6D6D6D6D6D6",
      INIT_0C => X"ADADAEB2B2B2B2B2B2B2B2B2D2D2D2D2D2D2D2D2D2D6D6D6D6D6D6D6D6D6D6D6",
      INIT_0D => X"AEAEAEAEAEADADAEAEAEAEAEAEADADADADADADADADADADADADADADADADADADAD",
      INIT_0E => X"D6D6D2D2D2D2D2B2B2B2B2AEAEAEAEAEAEAEAEAEAEB2B2B2D2D2D2B2B2AEAEAE",
      INIT_0F => X"8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8DADB1B1B1B1B1B1B1B1B1B2B2D2D6",
      INIT_10 => X"D6D6D6D6D6D6D6D6D6D5D5D5D5D5D5D5D5D5D5D5D5D5D5B5B5B5B1B1B1B1B1B1",
      INIT_11 => X"D6D6D6D6D6D6D6D6D6DADAFAFADADADADADAD6D6DADADADADADAD6D6D6D6D6D6",
      INIT_12 => X"FAFAFAFAFAFAFAFAFADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_13 => X"D5D5D5D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6FAFAFAFAFAFAFAFAFAFAFA",
      INIT_14 => X"D6D6D6D6D6D6D6F6F6F6F6F6D6D6D6D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5",
      INIT_15 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6F6D6D6D6D6D6D6D6",
      INIT_16 => X"8C8DADADADADADB1B1D1D5D6D6D6D6D6D6D6D6D6D6D6F6F6FAFAFAFAFAFAFAFA",
      INIT_17 => X"484848484444484848484868698D8DB1B18D8D8D8D8D8D8D8D89688D8D8D8C88",
      INIT_18 => X"49696D6D6D6D6D6D6D6D69696948484848484848484848484848484848484848",
      INIT_19 => X"4424242020202020242424202424242424242424242444444448484848484849",
      INIT_1A => X"DADADADADADAFAFAFAFAFAFAFAFAFAFAFAFAFAFADADADADAD6D6B6B28D694844",
      INIT_1B => X"FFFFFFFFFFFFFFFFFBFBFBFBFBFBFBFBFBFAFAFAFAFAFAFAFADADADADADADADA",
      INIT_1C => X"DBDBFBFBDBDBFBFBFBFBFFFFFFFFFFFFFFFFFFFFFFFFFBFBFBFBFBFBFBFBFFFF",
      INIT_1D => X"D6DADADADADADADADADADADADBDBDADADADADBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_1E => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6B6B6B6B6B6B6D6D6D6D6D6D6D6D6D6D6",
      INIT_1F => X"D6B6B2B2B1B2B2B1B1B1B1B1B1B1B1B1B1B2B2B2B6B6B6D6D6D6D6D6D6D6D6D6",
      INIT_20 => X"D6D6D6D6D6D6D6D6D6D6D6DADADAFAFAFAFAFAFAFAFAFAFAFAFAFAFADAD6D6D6",
      INIT_21 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_22 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_23 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_24 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2B2B2B2B2B2B2B2B2B2B2B6D6D6B6B6D6",
      INIT_25 => X"B2B2B2B2B2B2B2B2B2B2B2B2D2D2D2D2D2D2D2D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_26 => X"AEAEAEAEAEAEADADAEAEAEAEADADADADADADADADADADADADADADADADADAEB2B2",
      INIT_27 => X"D2D2D2D2D2D2D2D2B2B2B2B2AEB2AEAEAEAEAEAEAEB2B2B2D2D2D2B2B2AEAEAE",
      INIT_28 => X"8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8DB1B1B1B1B1B1B1B1B1B1B1B1B2B2B2D2",
      INIT_29 => X"D6D6D6D6D6D6D6D6D6D5D5D5D5D5D5D5D5D5D5D5D5D5B5B5B5B1B1B1B1B1B1B1",
      INIT_2A => X"D6D6D6D6D6D6D6D6D6D6DADADADADADADAD6D6D6D6DADADADADAD6D6D6D6D6D6",
      INIT_2B => X"FAFAFAFAFAFAFAFAFAFADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_2C => X"D5D5D5D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6FAFAFAFAFADADAFAFAFAFA",
      INIT_2D => X"D6D6D6D6D6F6F6F6F6F6F6F6D6D6D6D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D6",
      INIT_2E => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6F6F6F6F6F6F6F6",
      INIT_2F => X"888D8DADAD8DADADB1B1D1D6D6D6D6D6D6D6D6D6D6D6F6F6FAFAFAFAFAFAFAFA",
      INIT_30 => X"484848444444444848484448698DB1B6D6B18D8D8D8D8D8D8D68688D8D8D8868",
      INIT_31 => X"496D6D6D6D6D6D6D6D6D6D696948484848484848484444444848484848484848",
      INIT_32 => X"4424202020202020202020202424242424242424244444444448484848484849",
      INIT_33 => X"DADADADAFADAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFADADADADAD6B6B18D694444",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFBFBFBFAFAFAFAFAFAFAFAFAFADADADADA",
      INIT_35 => X"FBFBFBFBFBFBFBFBFBFBFFFFFFFFFFFFFFFFFFFFFFFFFFFBFBFBFBFBFBFFFFFF",
      INIT_36 => X"D6DADADADADADADADADADADADBDBDBDADADADBDBDBDBDBDBDBDBDBDBDBDBDBFB",
      INIT_37 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6B6B6B6B6B6B6D6D6D6D6D6D6D6D6D6D6",
      INIT_38 => X"D6D6B6B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B6B6B6B6D6D6D6D6D6D6D6",
      INIT_39 => X"D6D6D6D6D6D6D6D6D6D6D6D6DADAFAFAFAFAFAFAFAFAFAFAFAFAFAFADADAD6D6",
      INIT_3A => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_3B => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_3C => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_3D => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2B2B2B2B2B2B2B2B2B2B2B2B6D6D6D6D6D6",
      INIT_3E => X"B2B2B2B2B2B2B2B2B2B2B2B2D2D2D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_3F => X"AEAEAEAEAEAEADADADAEAEAEADADADADADADADADADADADADADADADADAEB2B2B2",
      INIT_40 => X"D2D2D2D2D2D2D2D2B2B2B2B2B2B2B2AEAEAEAEAEAEB2B2D2D2D2D2B2B2AEAEAE",
      INIT_41 => X"8D8D8D8D8D8D8D8D8D8D8D8D8D8D8DADB1B1B1B1B1B1B1B1B1B1B1B2B2B2B2D2",
      INIT_42 => X"D6D6D6D6D6D6D6D6D6D5D5D5D5D5D5D5D5D5B5D5D5B5B5B5B5B1B1B1B1B1B1B1",
      INIT_43 => X"D6D6D6D6D6D6D6D6D6D6DADADADADADAD6D6D6D6D6D6DADADADADAD6D6D6D6D6",
      INIT_44 => X"FAFAFAFAFAFAFAFAFAFADADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_45 => X"D5D5D5D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6FAFAFAFADADADADAFAFAFA",
      INIT_46 => X"F6D6D6D6D6F6F6F6F6F6F6F6D6D6D6D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D6D6",
      INIT_47 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6FAFAFAFAF6FAFAF6F6F6",
      INIT_48 => X"68888D8DAD8DADADB1B1D1D1D1D6D6D6D6D6D6D6D6D6F6F6FAFAFAFAFAFAFAFA",
      INIT_49 => X"484848444444444848444444688DB2D6D6D6B2B1B1B18D8D696868888D8D8868",
      INIT_4A => X"496D6D6D6D6D6D69696D69696948484848484848444444444848484848484848",
      INIT_4B => X"4424202020202020202020242424242424242424242444444848484848484849",
      INIT_4C => X"DADAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFADADADADAD6B6916D484444",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFBFBFAFAFAFAFAFAFAFAFAFAFADADADA",
      INIT_4E => X"FBFBFFFBFBFBFBFBFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFBFBFBFBFFFFFFFF",
      INIT_4F => X"D6DADADADADBDADADADADADBDBDBDBDADADBDBDBFBFBDBDBDBDBDBDBDBDBDBFB",
      INIT_50 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6B6B6B6B6B6B6B6D6D6D6D6D6D6D6D6D6D6",
      INIT_51 => X"D6D6D6B6B6B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B6B6B6B6B6D6D6D6D6D6D6",
      INIT_52 => X"D6D6D6D6D6D6D6D6D6D6D6D6DAFAFAFAFAFAFAFAFAFAFAFAFAFAFADADADADAD6",
      INIT_53 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2B2B2D2D6D6D6",
      INIT_54 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_55 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_56 => X"D6D6D6D6D6D6D6D6D6D2D2D2D2D2B2B2B2B2B2B2B2B2B2B2B2B2B6D6D6D6D6D6",
      INIT_57 => X"B2B2B2B2B2B2B2B2B2B2B2B2D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_58 => X"B2B2B2AEAEAEADADADADADADADADADADADADADADADADADADADADADAEAEB2B2B2",
      INIT_59 => X"D2D2D2D2D2D2D2D2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2D2D2D2D2B2B2AEAEAE",
      INIT_5A => X"8D8D8D8D8D8D8DAD8D8D8D8D8D8DADB1B1B1B1B1B1B1B1B1B1B1B1B2B2B2B2D2",
      INIT_5B => X"D6D6D6D6D6D6D6D6D6D6D5D5D5D5D5D5D5B5B5B5D5B5B5B5B5B1B1B1B1B1B1B1",
      INIT_5C => X"D6D6D6D6DADADADAD6DADADADADADADAD6D6D6D6D6D6DADADADADADAD6D6D6D6",
      INIT_5D => X"FAFAFAFAFAFAFAFAFAFADADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_5E => X"D5D5D5D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6FAFAFAFADADADADAFAFAFA",
      INIT_5F => X"F6F6D6D6D6F6F6F6F6F6F6D6D6D6D6D5D5D5D5D5D5D5D5D5D5D5D5D5D5D6D6D6",
      INIT_60 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAF6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6",
      INIT_61 => X"6868888D8D8DADADADB1B1B1D1D1D2D6D6D6D6D6D6D6F6F6FAFAFAFAFAFAFAFA",
      INIT_62 => X"484848444444444848444444688DB1B2D6D6D6D6B2B1B18D8D6968898D886868",
      INIT_63 => X"49696D6D6D6D6969696969696948484848484844444444444848484848484848",
      INIT_64 => X"4424202020202020202020242424242424242424242424444848484848484849",
      INIT_65 => X"DADAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFADADADADAD6D6916D484444",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFBFBFAFAFAFAFAFAFAFAFAFADADADA",
      INIT_67 => X"FFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFBFFFFFFFFFF",
      INIT_68 => X"D6DADADADADBDBDADADADBDBDBDBDBDBDADBDBDBFBFBFBDBDBDBDBDBDBDBDBFB",
      INIT_69 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6B6B6B6B6B6B6B6D6D6D6D6D6D6D6D6D6D6",
      INIT_6A => X"D6D6D6D6D6B6B6B2B2B2B2B2B2B2B2B2B2B2B2B2B6B6B6B6B6B6D6D6D6D6D6D6",
      INIT_6B => X"D6D6D6D6D6D6D6D6D6D6D6D6DADADADADAFAFAFAFAFAFADADADADADADADADADA",
      INIT_6C => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6B2B1B1B2D2D6D6",
      INIT_6D => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_6E => X"D6D6D6D6D6D2D2D2D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_6F => X"D6D6D6D6D6D2D6D2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2D6D6D6D6D6D6D6D6",
      INIT_70 => X"B2B2B2D2D2B2B2B2B2B2D2D2D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_71 => X"B2B2B2AEAEAEADADADADADADADADADADADADADADADADAEAEAEAEAEAEAEB2B2B2",
      INIT_72 => X"D6D6D6D6D2D2D2D2B2B2B2B2B2B2B2B2B2B2B2B2B2D2D2D2D2D2D2B2B2AEAEB2",
      INIT_73 => X"8D8D8D8D8D8D8DADADADADADADB1B1B1B1B1B1B1B1B1B1B1B1B1B1B2B2B2D2D2",
      INIT_74 => X"D6D6D6D6D6D6D6D6D6D5D5D5D5D5D5D5B5B5B5B5B5B5B5B5B1B1B1B1B1B1B1B1",
      INIT_75 => X"D6D6D6D6DADADADADADADADADADADADAD6D6D6D6D6D6DADADADADADADAD6D6D6",
      INIT_76 => X"FAFAFAFAFAFAFAFAFAFAFADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_77 => X"D5D5D5D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6FAFAFAFAFADADAFAFAFAFA",
      INIT_78 => X"F6F6D6D6D6D6F6F6F6F6D6D6D6D6D6D5D5D5D5D5D5D5D5D5D5D5D5D5D5D6D6D6",
      INIT_79 => X"FAFAFAFAFAFAFAFAFAFAFAFAF6F6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6",
      INIT_7A => X"686868888C8D8DADADB1B1B1B1D1D1D6D6D6D6D6D6D6F6F6FAFAFAFAFAFAFAFA",
      INIT_7B => X"48484444444444484844444444698D8DB1B2D6D6D6D6B2B18D8D8D8D68686868",
      INIT_7C => X"4949696969694969696969694948484444444444444444444448484848484848",
      INIT_7D => X"2424202020202020202020242424242424242424242424444848484848484949",
      INIT_7E => X"DADAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFADADADADADAD6916D484444",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFBFBFBFAFAFAFAFAFAFAFAFADADADA",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__54_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__54_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__54\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => addra(12),
      I1 => addra(10),
      I2 => addra(11),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__54_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__54\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => addrb(14),
      I1 => addrb(12),
      I2 => addrb(13),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__54_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized28\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized28\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized28\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized28\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__55_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__55_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFF",
      INIT_01 => X"D6D6DADADADBDBDADADADBDBDBDBDBDBDBDBDBDBFBFBFBFBDBDBDBDBDBDBDBFB",
      INIT_02 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6B6B6B6B6B6B6B6B6D6D6D6D6D6D6D6D6D6D6",
      INIT_03 => X"DAD6D6D6D6D6B6B2B2B2B2B2B2B2B2B2B2B2B2B6B6B6B6B6B6B6B6B6D6D6D6D6",
      INIT_04 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADADADADADADADADAD6D6DADADADA",
      INIT_05 => X"D6D6D6D2B2B2B2D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2B1B1B2D2D6D6",
      INIT_06 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_07 => X"D6D6D6D6D2D2D2D2D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_08 => X"D6D6B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2D6D6D6D6D6D6D6D6D6D6",
      INIT_09 => X"B2B2B2D2D2B2B2B2D2D2D2D6D6D6D6D6F6F6F6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_0A => X"B2B2B2B2AEAEADADADADADADADADADADADAEAEADADADAEB2B2B2B2AEAEAEB2B2",
      INIT_0B => X"D6D6D6D6D2D2D2D2B2B2B2B2B2B2B2B2B2B2B2B2D2D2D2D2D2D2D2B2B2B2B2B2",
      INIT_0C => X"8D8D8D8D8D8DB1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B2B2B2B2D2D6",
      INIT_0D => X"D6D6D6D6D6D6D6D6D6D5D5D5D5D5D5D5B5B5B5B5B5B5B5B1B1B1B1B1B1B1B1B1",
      INIT_0E => X"D6D6D6DADADADADADADADADADADADADADAD6D6D6D6D6D6DADADADADADADAD6D6",
      INIT_0F => X"FAFAFAFAFAFAFAFAFAFAFADADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_10 => X"D5D5D5D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6FAFAFAFAFAFAFAFAFAFAFA",
      INIT_11 => X"F6F6F6D6D6D6F6F6F6D6D6D6D6D6D6D5D5D5D5D5D5D5D5D5D5D5D5D5D5D6D6D6",
      INIT_12 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAF6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6",
      INIT_13 => X"68686868888D8DADADADADADB1B1D1D1D2D2D6D6D6D6F6F6FAFAFAFAFAFAFAFA",
      INIT_14 => X"444444444444444848444444446868698DB1D6DAFAFAD6B6B1B18D8D68686868",
      INIT_15 => X"4949494949494949696969494848444444444444444444444444484848444444",
      INIT_16 => X"2424202020242020202020242424242424242424242424444848484849494949",
      INIT_17 => X"DADADAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFADADAD6DADAD6916D484444",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFBFBFAFAFAFAFAFAFAFAFADADADA",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"D6D6DADADADBDBDADADADBDBDBDBDBDBDBDBDBDBDBFBFBFBDBDBDBDBDBDBDBFB",
      INIT_1B => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6B6B6B6B6B6B6B6B6D6D6D6D6D6D6D6D6D6D6",
      INIT_1C => X"DAD6D6D6D6D6B6B2B2B2B1B1B1B1B1B2B2B2B2B6B6B6B6B6B6B6B6B6B6B6D6D6",
      INIT_1D => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADADADAD6D6D6D6D6D6DADA",
      INIT_1E => X"D6D6D6D6D2B2B1B1D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2B2D2D2D6D6",
      INIT_1F => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_20 => X"D6D6D6D6D6D2D2D2D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_21 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2D6D6D6D6D6D6D6D6D6D6D6",
      INIT_22 => X"B2B2D2B2B2B2B2B2D2D2D6D6D6D6F6F6F6F6D6D6D6D6D6D6D6D6D6D6D2B2D2D2",
      INIT_23 => X"B2B2B2B2AEAEADADADADADADADADADADADAEAEADADADADB2B2B2B2B2B2B2B2B2",
      INIT_24 => X"D6D6D6D6D6D2D2D2B2B2B2B2B2B2B2B2B2B2B2B2D2D2D2D2D2D2D2D2B2B2B2B2",
      INIT_25 => X"8D8D8D91B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B2B2B2B2D2D6",
      INIT_26 => X"D6D6D5D5D5D5D5D5D5D5D5D5D5D5D5B5B5B5B1B1B1B1B1B1B1B1B1B1B1B1B1B1",
      INIT_27 => X"D6D6D6D6D6D6D6D6D6D6DADADADADADAD6D6D6D6D6D6D6D6D6D6DAD6D6D6D6D6",
      INIT_28 => X"FAFAFAFAFAFAFAFAFAFAFAFADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_29 => X"D5D5D5D5D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6FAFAFAFAFAFAFAFAFAFAFA",
      INIT_2A => X"F6F6F6F6D6D6D6F6D6D6D6D6D6D6D6D6D6D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5",
      INIT_2B => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6F6F6F6F6F6",
      INIT_2C => X"6868686868888D8DADADADADADB1B1D1D1D1D6D6D6D6F6F6FAFAFAFAFAFAFAFA",
      INIT_2D => X"24444444444444444844444444444868698DB1D6FAFAFAD6D6B1B18D68686868",
      INIT_2E => X"4949494949494949696949484844444444444444444444444444444424242424",
      INIT_2F => X"2424202020202020202024242424242424242424242424244848484848484848",
      INIT_30 => X"DADADAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFADAD6D6D6B69169444444",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFBFBFAFAFAFAFAFAFAFAFADADA",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"D6D6D6DADADBDADADADADADBDBDBDBDBDBDBDBDBDBFBFBFBFBDBDBDBDBDBFBFB",
      INIT_34 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6B6B6B6B6B6B6B6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_35 => X"DAD6D6D6D6D6B6B6B2B2B2B1B1B1B1B2B2B2B2B6B6B6B6B6B6B6B6B6B6B6D6D6",
      INIT_36 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADADADAD6D6D6D6D6D6D6DA",
      INIT_37 => X"D6D6D6D6D6D6D6D6D1D5D5D5D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2D2D2D6D6",
      INIT_38 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_39 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_3A => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_3B => X"B2B2B2B2B2ADB2B2D2D6D6F6F6F6F6D6D6D6D6D6D6D6D6D6D6D6D2B2B2B2B2B2",
      INIT_3C => X"D2D2D2B2AEAEADADADADADADADADADADADADAEADADADADADAEB2B2B2B2B2B2B2",
      INIT_3D => X"D6D6D6D6D6D2D2D2B2B2B2B2B2B2B2B2B2B2B2D2D2D2D2D2D2D2D2D2B2B2B2B2",
      INIT_3E => X"919191B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B2B2B2B2D2D6",
      INIT_3F => X"D6D5D5B5B5B5B5D5B5B5B5B5B5B5B5B5B5B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1",
      INIT_40 => X"D6D6D6D6D6D6D6D6D6D6D6DADADADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_41 => X"FAFAFAFAFAFAFAFAFAFAFAFADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DA",
      INIT_42 => X"D5D5D5D5D5D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6FAFAFAFAFAFAFAFAFAFAFA",
      INIT_43 => X"F6F6F6F6D6D6D6F6D6D6D6D6D6D6D6D6D6D6D6D5D5D5D5D5D5D5D5D5D5D5D5D5",
      INIT_44 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6F6F6F6F6F6",
      INIT_45 => X"886868646868888DADAD8D8DADB1B1B1B1D1D2D6D6D6F6F6FAFAFAFAFAFAFAFA",
      INIT_46 => X"2424444444444444444444444444444868698DB6DAFBFAFAD6D6B18D69686868",
      INIT_47 => X"4849494949494949696949484444444444444444444444444424242424242424",
      INIT_48 => X"2424202020202020242424242424242424242424242424244848484848484848",
      INIT_49 => X"DADADAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFADAD6D6B6B68D69442424",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFBFBFAFAFAFAFAFAFAFAFADADA",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"D6D6D6DADADBDADADADADADBDBDBDBDBDBDBDBDBDBFBFBFBFBDBDBDBDBDBFBFB",
      INIT_4D => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6B6B6B6B6B6B6B6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_4E => X"D6D6D6D6D6D6D6D6B6B6B2B2B2B2B2B2B2B2B2B2B6B6B6B6B6B6B6B6B6B6D6D6",
      INIT_4F => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADADAD6D6D6D6D6D6D6",
      INIT_50 => X"D6D6D6D6D6D6D6D6D6D5D5D1D1D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2D2D2D6D6",
      INIT_51 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_52 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_53 => X"B2B2B2B1B1B1B2B2B2B2B2B2B2B2B2B2B2B2B2B2D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_54 => X"B2B2B2B2ADADB2B2D6D6F6F6F6F6D6D6D6D6D6D6D6D6D6D6D6D2B2B2B2B2B2B2",
      INIT_55 => X"D2D2D2B2AEAEAEADADADADADADADADADADADADADADADADADADADAEB2B2B2AEAE",
      INIT_56 => X"D6D6D6D6D6D2D2D2D2B2B2B2B2B2B2B2B2B2B2D2D2D2D2D2D2D2D2D2D2B2D2D2",
      INIT_57 => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B2B2B2B2B2B2D2D2",
      INIT_58 => X"D6D5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1",
      INIT_59 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_5A => X"FAFAFAFAFAFAFAFAFAFAFAFAFADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADA",
      INIT_5B => X"D5D5D5D5D5D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6FAFAFAFAFAFAFAFAFAFAFA",
      INIT_5C => X"F6F6F6F6D6D6D6F6D6D6D6D6D6D6D6F6D6D6D6D6D6D5D5D5D5D5D5D5D5D5D5D5",
      INIT_5D => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6F6D6F6F6",
      INIT_5E => X"886868646464688D8D8D8D8DADADB1B1B1B1D1D6D6D6F6F6FAFAFAFAFAFAFAFA",
      INIT_5F => X"2424444444244444444444444444486868698DB1D6FAFAFADAD6B28D8D686868",
      INIT_60 => X"4848494949494949694949484444444444444444444444444424242424242424",
      INIT_61 => X"2424200000002020242424242424242424242424242424244848444448484848",
      INIT_62 => X"DADAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFADAD6B6B6B28D48242424",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFBFAFAFAFAFAFAFAFAFAFADA",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"D6D6D6DADADBDBDADADADBDBDBDBDBDBDBDBDBDBDBDBFBFBFBFBDBFBDBDBFBFB",
      INIT_66 => X"D6D6D6D6B6B6D6D6D6D6D6D6D6B6B6B6B6B6B6B6B6D6D6D6D6D6B6B6B6B6B6B6",
      INIT_67 => X"D6D6D6D6D6D6D6D6D6D6B6B6B2B2B2B2B2B2B2B2B6B6B6B6B6B6B6B6B6B6B6D6",
      INIT_68 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DAD6D6DADADADAD6D6D6D6D6D6D6",
      INIT_69 => X"D6D6D6D6D6D6D6D6D6D6D5D1D1D6D6D6D6D6D6D6D6D6D6D6D6D6D2B2B2D2D6D6",
      INIT_6A => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_6B => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_6C => X"B2B28D8D8D8DB2B2B2B2B2B2D2D2D6D6D2D2B2D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_6D => X"ADADADADB2B2B2D2D6F6F6F6F6F6D6D6D6D6D6D6D6D2D2D2D2B2B2B2B2B2B2B2",
      INIT_6E => X"D2D2D2B2B2AEAEADADADADADADADADADADADADAEADADADADADADADADAEADADAD",
      INIT_6F => X"D2D2D2D6D6D6D2D2D2B2B2B2B2B2B2B2B2B2B2B2D2D2D2D2D2D2D2D2D2D2D2D2",
      INIT_70 => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B2B2B2B2B2B2B2B2D2",
      INIT_71 => X"D5B5B5B5B5B5B5B5B5B1B1B5B5B5B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1",
      INIT_72 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D5D5D5D5D5D5D5D5D5D5",
      INIT_73 => X"FAFAFAFAFAFAFAFAFAFAFAFADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_74 => X"D5D5D5D5D5D5D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6FAFAFAFAFAFAFAFAFAFA",
      INIT_75 => X"F6F6F6F6D6D6F6F6F6F6D6D6D6D6D6D6D6D6D6D6D6D5D5D5D5D5D5D5D5D5D5D5",
      INIT_76 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6F6FAFAFAFAFAF6F6F6D6D6D6F6F6F6",
      INIT_77 => X"88686868644468888D8D8D8DADADB1B1B1B1D1D5D5D6D6F6FAFAFAFAFAFAFAFA",
      INIT_78 => X"242424444444444444444444444448486868698DB1D6D6D6D6D6B18D8D686868",
      INIT_79 => X"4848494949494949494948444444444444444444444444442424242424242424",
      INIT_7A => X"2424202000202020242424242424242424242424242424244444244444484444",
      INIT_7B => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFADAD6D6B6B16D48242424",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFBFAFAFAFAFAFAFAFAFAFAFA",
      INIT_7D => X"FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"D6D6D6DADADBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFBFBFB",
      INIT_7F => X"B6B6B6B6B6B6B6D6D6D6D6B6B6B6B6B6B6B6B6B6B6B6B6D6B6B6B6B6B6B6B6B6",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__55_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__55_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__55\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => addra(12),
      I1 => addra(10),
      I2 => addra(11),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__55_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__55\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => addrb(14),
      I1 => addrb(12),
      I2 => addrb(13),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__55_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized29\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized29\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized29\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized29\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__34_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__34_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"D6D6D6D6D6D6D6D6D6D6B6B6B2B2B2B2B2B2B2B2B2B2B6B6B6B6B6B6B6B6B6B6",
      INIT_01 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADAD6D6D6D6D6D6D6",
      INIT_02 => X"D6D6D6D6D6D6D6D6D6D6D1B1D1D6D6D6D6D6D6D6D6D6D6D6D6D6B2B2B2D2D6D6",
      INIT_03 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_04 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_05 => X"B2B2B2B2B2B2B2B2B2B2B2D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_06 => X"ADADADB2B2B2D2D6D6D6D6D6D6D6D6D6D6D6D2D2D2D2B2B2B2B2B2B2B2B2B2B2",
      INIT_07 => X"D2D2D2B2B2AEAEAEAEAEADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_08 => X"D2D2D2D2D2D2D2D2D2D2B2B2B2B2B2B2B2B2B2B2B2D2D2D2D2D2D2D2D2D2D2D2",
      INIT_09 => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B2B2B2B2B2B2B2B2D2",
      INIT_0A => X"B5B5B5B5B5B5B5B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B19191B1B1B1",
      INIT_0B => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D5D5D5D5D5D5D5D5B5B5B5B5",
      INIT_0C => X"FAFAFAFAFAFAFAFAFADADAD6D6D6D6D6D6DADAD6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_0D => X"D5D5D5D5D5D5D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6F6FAFAFAFAFAFAFAFAFA",
      INIT_0E => X"F6F6F6D6D6F6F6F6F6F6F6D6D6D6D6D6D6D6D6D6D5D5D5D5D5D5D5D5D5D5D5D5",
      INIT_0F => X"FAFAFAFAFAFAFAFAFAFAFAF6F6F6F6F6F6F6FAFAFAFAF6F6D6D6D6D6D6F6F6F6",
      INIT_10 => X"68686868644464688D8DAD8DADADB1B1B1D1D1D1D1D5D6F6FAFAFAFAFAFAFAFA",
      INIT_11 => X"24242424244424242444444444444448484848698D91B1B2B6B18D8D8D686868",
      INIT_12 => X"4448494949494949494948444444444444444444444444242424242424242424",
      INIT_13 => X"2424202020202020202020242424242424242424242424242424242444484444",
      INIT_14 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFADAD6D6B6B16D48242424",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFBFBFBFAFAFAFAFAFAFAFAFA",
      INIT_16 => X"FBFFFFFFFFFFFFFFFFFFFBFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"D6D6D6D6DADBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFBFBFB",
      INIT_18 => X"B6B6B6B6B6B6B6D6D6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_19 => X"D6D6D6D6D6D6D6D6D6D6B6B2B2B2B2B2B2B2B2B2B2B2B2B6B6B6B6B6B6B6B6B6",
      INIT_1A => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADAD6D6D6D6D6D6D6",
      INIT_1B => X"D6D6D6D6D6D6D6D6D6D5D1B1D1D6D6D6D6D6D6D6D6D6D2D2B2B2B2B2B2D2D6D6",
      INIT_1C => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_1D => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_1E => X"B2B2B2B2B2B2B2D2D2D2D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_1F => X"ADADB2B2B2D2D6D6D6D6D6D6D6D6D6D6D6D2D2D2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_20 => X"D2D2D2B2B2B2B2AEAEAEADADADADADADADADADADADADADADADADADADADADAD8D",
      INIT_21 => X"D2D2D2D2D2D2D2D2D2D2D2B2B2B2B2B2B2B2B2B2B2B2D2D2D2B2AEB2B2B2D2D2",
      INIT_22 => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B2B2B2B2B2B2B2B2B2",
      INIT_23 => X"B5B5B5B5B5B5B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B191919191B1B1",
      INIT_24 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D5D5D5D5D5D5D5D5D5B5B5B5B5B5",
      INIT_25 => X"FAFAFAFAFAFAFAFAFADADAD6D6D6D6D6DADADAD6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_26 => X"D5D5D5D5D5D5D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6F6FAFAFAFAFAFAFAFAFA",
      INIT_27 => X"D6D6D6D6D6D6F6F6F6F6F6D6D6D6D6D6D6D6D6D5D5D5D5D5D5D5D5D5D5D5D5D5",
      INIT_28 => X"FAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6F6F6F6F6F6F6F6D6D6D6D6D6D6D6D6D6",
      INIT_29 => X"6868686868446468898D8D8D8DADB1B1B1D1D1D1D1D5D6F6FAFAFAFAFAFAFAFA",
      INIT_2A => X"24242424242424242424444444444448484848696D8D8D8D8D8D8D8D8D686868",
      INIT_2B => X"4444444849494949494944444444444444444424242424242424242424242424",
      INIT_2C => X"2424202020202020202020242424242424242424242424242424242444444444",
      INIT_2D => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFADAD6D6B6916D48242424",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFBFBFBFAFAFAFAFAFAFAFAFA",
      INIT_2F => X"FBFFFFFFFFFFFFFFFFFFFBFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"D6D6D6D6DADBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFBFBFBFB",
      INIT_31 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6",
      INIT_32 => X"DAD6D6D6D6D6D6D6D6D6B6B2B2B2B2B2B2B2B2B2B2B2B2B6B6B6B6B6B6B6B6B6",
      INIT_33 => X"B2B1B1B2B2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADAD6D6D6D6D6D6D6",
      INIT_34 => X"D6D6D6D6D6D6D6D6D6D5D1B1D1D2D2D6D6D6D6D6D2D2B2B1B1B1B2B2B2B2B2B2",
      INIT_35 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_36 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_37 => X"B2B2B2B2B2B2B2B2B2D2D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_38 => X"B2B2B2D2D6D6D6D6D6D6D6D6D6D6D6D2D2D2D2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_39 => X"D2D2D2D2B2B2B2AEAEAEADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_3A => X"B2D2D2D2D2D2D2D2D2D2D2B2B2B2B2B2B2B2AEB2B2B2D2D2D2D2B2B2B2D2D2D2",
      INIT_3B => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B2B2B2B2B2B2B2B2B2",
      INIT_3C => X"B5B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B19191919191B1B1",
      INIT_3D => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D5D5D5D5D5D5D5D5D5D5B5B5B5B5B5B5",
      INIT_3E => X"FAFAFAFAFAFAFAFAFAFADADAD6D6D6D6DADADAD6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_3F => X"D5D5D5D5D5D5D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6F6F6FAFAFAFAFAFAFAFA",
      INIT_40 => X"D6D6D6D6D6D6F6F6F6F6D6D6D6D6D6D6D6D5D5D5D5D5D5D5D5D5D5D5D5D5D1D5",
      INIT_41 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6F6F6F6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_42 => X"888868686868646869898D8D8D8DADB1B1D1D1D1D1D5D6F6FAFAFAFAFAFAFAFA",
      INIT_43 => X"24242424242424242424242444444444484848696D8D8D8D8D8D8D8D8D8D6968",
      INIT_44 => X"2424444444484444444444444444444444242424242424242424242424242424",
      INIT_45 => X"2424202020202020202024242424242424242424242424242424242444444424",
      INIT_46 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFEFAFADADAD6B6916D48242424",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFBFBFBFAFAFAFAFAFAFAFA",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFFBFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"D6D6D6D6DADBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFBFBFBFBFF",
      INIT_4A => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6D6",
      INIT_4B => X"DAD6D6D6D6D6D6D6D6B6B6B2B2B2B2B2B2B2B2B2B2B2B2B6B6B6B6B6B6B6B6B6",
      INIT_4C => X"B1B1B1B1B1B1B2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADAD6D6D6D6D6D6",
      INIT_4D => X"D6D6D6D6D6D6D6D6D6D6D1B1B1D1D2D2D2D2D2D2B1B1B1B1B1B1B1B1B1B2B2B2",
      INIT_4E => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_4F => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_50 => X"B2B2B2B2B2B2B2B2B2B2D2D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_51 => X"B2D2D6D6D6D6D6D2D2D2D6D6D6D2D2D2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_52 => X"D2D2D2D2D2D2B2B2AEAEAEAEAEADADADADADADADADADADADADADADADADADAEB2",
      INIT_53 => X"B2B2D2D2D2D2D2D2D2D2D2B2B2B2B2B2B2B2AEAEB2B2D2D2D2D2D2D2D2D2D2D2",
      INIT_54 => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B2B2B2B2B2B2B2",
      INIT_55 => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B19191919191B1B1",
      INIT_56 => X"D6D6D6D6D6D6D5D5D5D6D6D6D6D6D6D5D5D5D5B5B5B5B5B5B5B5B5B5B5B5B1B1",
      INIT_57 => X"FAFAFAFAFAFAFAFAFAFADADADADADADADADADAD6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_58 => X"D5D5D5D5D5D5D5D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6F6F6FAFAFAFAFAFAFA",
      INIT_59 => X"D6D6D6D6D6D6D6F6D6D6D6D6D6D6D6D5D5D5D5D5D5D5D5D5D5D5D5D5D1D1D1D1",
      INIT_5A => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_5B => X"8D8D896868686464688989898D8DADADB1B1B1B1D1D5D6F6FAFAFAFAFAFAFAFA",
      INIT_5C => X"242424242424242424242424244444444448696D8D8D8D8D8D8D8D8D8D8D8D8D",
      INIT_5D => X"2424244444444444444444444424242424242424242424242424242424242424",
      INIT_5E => X"2424202020202020202424242424242424242424242424242424242424442424",
      INIT_5F => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFFFFFBFADAD6B6916948242424",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFBFBFAFAFAFAFAFAFAFA",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFBFBFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"D6D6D6D6D6DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFBFBFBFBFBFBFFFFFF",
      INIT_63 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6",
      INIT_64 => X"D6D6D6D6D6D6D6D6D6B6B6B6B2B2B2B2B2B2B2B2B2B2B2B6B6B6B6B6B6B6B6B6",
      INIT_65 => X"B1B1B1B1B1B1B1B1B1B1B2D2D6D6D6D6D6D6D6D6D6D6D6DADADADAD6D6D6D6D6",
      INIT_66 => X"D6D6D6D6D6D6D6D6D6D6D1B1B1D1D1D1D2D2D2B1B1B1B1B1B1B1B1B1B1B2B2B2",
      INIT_67 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_68 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_69 => X"B2B2B2B2B2B2B2B2B2B2D2D2D2D6D6D2D2D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_6A => X"D2D6D6D6D6D6D6D2D2D2D6D6D6D2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_6B => X"B2B2D2D2D2D2D2B2B2AEAEAEAEAEAEADADADADADADADADADADAD8DADADB2B2B2",
      INIT_6C => X"B2B2B2D2D2D2D2D2D2D2D2B2B2B2B2B2B2B2AEAEB2B2D2D2D2D2D2D2D2D2B2B2",
      INIT_6D => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B2B2B2B2B2B2",
      INIT_6E => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B19191919191B1B1",
      INIT_6F => X"D6D6D6D6D6D6D5D5D5D5D5D5D5D5D5D5D5D5B5B5B5B1B5B5B5B5B5B5B1B1B1B1",
      INIT_70 => X"F6FAFAFAFAFAFAFAFAFADADADADADADADADADADAD6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_71 => X"D5D5D5D5D5D5D5D5D5D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6F6F6FAFAFAF6F6F6",
      INIT_72 => X"D6D6D6D6D6D6D6F6F6D6D6D6D6D6D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D1D1D1",
      INIT_73 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6D6D6D6D6D6D6F6D6D6D6D6D6D6D6",
      INIT_74 => X"8D8D8D6868686464686989898D8D8DADADB1B1B1D1D5D6F6FAFAFAFAFAFAFAFA",
      INIT_75 => X"242424242424242424242424242424444448696D8D8D8D8D8D8D8D8D8D8D8D8D",
      INIT_76 => X"2424244444444444444444442424242424242424242424242424242424242424",
      INIT_77 => X"2424202020202020202424242424242424242424242424242424242424242424",
      INIT_78 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFEFFFBFADAD6B28D6944242424",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFBFBFAFAFAFAFAFAFA",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFFFFBFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"D6D6D6D6D6DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFBFBFBFBFBFBFBFFFFFFFF",
      INIT_7C => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6",
      INIT_7D => X"D6D6D6D6D6D6D6D6D6B6B6B6B2B2B2B2B2B2B2B2B2B2B6B6B6B6B6B6B6B6B6B6",
      INIT_7E => X"B2B1B1B1B1B1B1B1B1B1B1B1B2B2D6D6D6D6D6D6D6D6D6DADADADADAD6D6D6D6",
      INIT_7F => X"D6D6D6D6D6D6D6D6D6D6D5D1D1D6D2D2D2D2D2D2B1B1B1B1B1B1B1B1B2B2D6D6",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__34_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__34_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => addra(12),
      I1 => addra(10),
      I2 => addra(11),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__34_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => addrb(14),
      I1 => addrb(12),
      I2 => addrb(13),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__34_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized3\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized3\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized3\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized3\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__5_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__5_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6FAFAFAFAFA",
      INIT_01 => X"FAD6D6D6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_02 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6FAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_03 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_04 => X"D6D6D6D6D6D6D6DAFAFAFAFAFAFAFAFADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_05 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_06 => X"D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D6D6D6D6D6D6D6D6D6D6D6",
      INIT_07 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D5D5D5D6D6D5D5D5D5D5D5D5",
      INIT_08 => X"F6F6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFADAD6D6D6D6D6D6",
      INIT_09 => X"B2B2D2D2D2D2D2D6D6D6D6D6D6D6D2D2D6D6D6D6D6D6D6D6D6F6F6F6F6F6F6F6",
      INIT_0A => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2D2D2D2D2D2D2D2",
      INIT_0B => X"D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_0C => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2D2B2B2B2B2B2B2B2B2B2B2B2B2B2B2D2D2",
      INIT_0D => X"DADADADAFAFAFAFAFADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_0E => X"FAFAFAFAFAFADAD6DAFAFAFAFAFAFAFAFADADADADADAD6D6D6D6D6DADAFADADA",
      INIT_0F => X"DADAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_10 => X"D6DADADADADAD6D6D6D6D6D6DADADAD6D6D6D6D6D6DADADADADADADADADADADA",
      INIT_11 => X"D6D6D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D6D6D6D6D6",
      INIT_12 => X"D6D6D6D6D6D6D6D6D6F6F6F6F6F6FAFAFAFADAD6D6D6DADADAD6D6D6D6D6D6D6",
      INIT_13 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6FAF6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_14 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_15 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_16 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_17 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_18 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_19 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6FAFAFAFAFA",
      INIT_1A => X"FAFAD6D6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_1B => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_1C => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_1D => X"D6D6D6D6D6D6DAFAFAFAFAFAFAFAFAFADADAD6D6D6D6D6D6D6D6D6D6DADAD6D6",
      INIT_1E => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_1F => X"D5D5D5D5D5B5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D6D6D6D6D6D6D6D6D6D6D6",
      INIT_20 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D5D5D5D5D5D5D5D5D5D5D5D5",
      INIT_21 => X"F6F6F6F6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAD6D6D6D6D6D6D6",
      INIT_22 => X"D2D2D2B2D2D2D2D2D2D6D6D6D6D2D2D2D2D2D2D2D6D6D6D6D6D6D6F6F6F6F6F6",
      INIT_23 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2D2D2D2D2D2D2D2",
      INIT_24 => X"D2D2D2D2D2D2D2D2D2D6D6D6D6D2D2D2D2D2D2D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_25 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2D2B2B2B2B2B2B2B2B2B2B2B2B2B2D2D2",
      INIT_26 => X"DAD6D6DAFAFAFAFAFADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DA",
      INIT_27 => X"FAFAFAFAFAFAD6D6D6FAFAFAFAFAFAFAFAD6D6DADADAD6D6D6D6D6D6DAFAFADA",
      INIT_28 => X"DADADADADAFADADADADADADAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_29 => X"D6DADADADADADAD6D6DADADADADADADAD6D6D6D6D6DADADADADADADADADADADA",
      INIT_2A => X"D6D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D6D6D6D6D6D6D6D6",
      INIT_2B => X"D6D6D6D6D6D6D6D6D6F6F6F6F6D6FAFAFAFADAD6D6D6DADADAD6D6D6D6D6D6D6",
      INIT_2C => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6FAFAF6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_2D => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_2E => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAF6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_2F => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_30 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_31 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_32 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6FAFAFAFAFA",
      INIT_33 => X"FAFAF6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_34 => X"D6D6D6D6DADAD6D6D6D6D6D6D6D6D6D6D6DAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_35 => X"D6D6DADADADADADADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_36 => X"D6D6D6D6D6D6DADAFAFAFAFAFAFAFAFADADAD6D6D6D6D6D6D6D6DADAFAFAFADA",
      INIT_37 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DAFAFAFADAD6D6D6D6D6D6D6D6D6D6D6",
      INIT_38 => X"D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_39 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D5D5D5D5D5D5D5D5",
      INIT_3A => X"D6F6F6F6F6F6F6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAD6D6D6D6D6D6D6",
      INIT_3B => X"D2D2D2D2D2D2D2D2D2D2D2D6D2D2D2D2D2D2D2D2D2D2D2D6D6D6D6D6D6D6D6D6",
      INIT_3C => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2D2D2D2D2D2D2",
      INIT_3D => X"D2D2D2D2D2D2D2D2D2D6D6D6D6D2D2D2D2D2D2D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_3E => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2D2D2B2B2B2B2B2B2B2B2B2B2B2B2B2D2",
      INIT_3F => X"D6D6D6D6FAFAFAFAFADADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADA",
      INIT_40 => X"FAFAFAFAFAF6D6D6D6FAFAFAFAFAFAFAFAD6D6D6FAFAD6D6D6D6D6D6D6FAFADA",
      INIT_41 => X"DADADADADADADADADADADADADAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_42 => X"D6D6DADADADADADADADADADADADADADADAD6D6D6DADADADADADADADADADADADA",
      INIT_43 => X"D6D6D5D5D5D6D6D6D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D6D6D6D6D6D6D6D6D6",
      INIT_44 => X"F6D6D6D6D6D6D6D6D6D6F6F6F6D6DAFAFAFADAD6D6D6D6DADAD6D6D6D6D6D6D6",
      INIT_45 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6FAFAFAF6F6F6FAFAF6F6F6F6F6F6",
      INIT_46 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6F6F6FAFAFAFAF6F6F6F6F6F6F6F6F6F6",
      INIT_47 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAF6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_48 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_49 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_4A => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_4B => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6FAFAFAFAFAFAFA",
      INIT_4C => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_4D => X"D6D6D6D6DAFADAD6D6D6D6D6D6D6D6D6DAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_4E => X"DADADAFAFAFAFAFADADADADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_4F => X"D6D6D6D6D6D6DADAFAFAFAFAFAFAFADAD6D6D6D6D6D6D6D6DAFAFAFAFAFAFAFA",
      INIT_50 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6FAFAFAFAFAFAFAFADAD6D6D6D6D6D6D6D6D6D6",
      INIT_51 => X"D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_52 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D5D5D5D5D5D5D5D5",
      INIT_53 => X"D6D6D6D6F6F6F6F6F6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAD6D6D6D6D6D6",
      INIT_54 => X"D6D6D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D6",
      INIT_55 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2D2D2D6D6D6",
      INIT_56 => X"B2B2B2B2D2D2D2D2D2D2D6D6D6D6D2D2D2D2D2D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_57 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2D2B2B2B2B2B2B2B2B2B2D2B2B2B2B2",
      INIT_58 => X"D6D6D6D6DAFAFAFAFADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADA",
      INIT_59 => X"FAFAFAFAFAD6D6D6D6FAFAFAFAFAFAFADAD6D6D6DAFAD6D6D6D6D6D6D6DADAD6",
      INIT_5A => X"DADADADADADADADADADADADADADAFAFAFAFAFAFAFAFAFAFAFAFAFAF6FAFAFAFA",
      INIT_5B => X"D6D6D6DADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_5C => X"D6D6D5D5D6D6D6D6D5D5D5D5D5D5D5D5D5D5D5D5D5D6D6D6D6D6D6D6D6D6D6D6",
      INIT_5D => X"F6F6D6D6D6D6D6D6D6F6F6F6F6D6D6FAFAFADADAD6D6D6DADAD6D6D6D6D6DAD6",
      INIT_5E => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6FAFAFAFAFAFAFAF6F6F6F6F6F6",
      INIT_5F => X"D6D6D6D6D6F6F6F6F6F6F6F6F6D6F6F6F6FAFAFAFAFAFAF6F6F6F6F6F6F6F6F6",
      INIT_60 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAF6D6D6D6D6D6F6F6F6D6D6D6F6D6D6D6D6D6",
      INIT_61 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_62 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_63 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_64 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_65 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_66 => X"D6D6D6D6DAFAFAFAFAFADAFAFAFAFAFAFAFAFAF6FAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_67 => X"FAFAFAFAFAFAFAFAFAFAFADADADADADADADADAD6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_68 => X"D6D6D6D6DADAD6D6DAFAFAFAFADAD6D6D6D6D6D6D6D6DADAFAFAFAFAFAFAFAFA",
      INIT_69 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6FAFAFAFAFAFAFAFAFAD6D6D6D6D6D6D6D6D6D6",
      INIT_6A => X"B5B5B5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_6B => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D5D5D5D5D5D5D5D5",
      INIT_6C => X"D2D2D2D6D6D6D6D6D6F6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFADAD6D6D6D6D6",
      INIT_6D => X"D6D6D6D6D6D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2",
      INIT_6E => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D7D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_6F => X"B2B2B2B2B2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_70 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2D2B2B2B2B2B2B2B2D2D2D2B2B2B2",
      INIT_71 => X"DADADADAFAFAFAFAFAFADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADAFA",
      INIT_72 => X"FAFAFAFAFAD6D6D6D6DAFAFAFAFAFADAD6D6D6D6D6D6D6D6D6D6D6D6D6DADADA",
      INIT_73 => X"DADADADADADADADADADADADADADADADAFAFAFAFAFAFAFAFADAD6D6D6D6DAFAFA",
      INIT_74 => X"D6D6D6DADADADADADADADADADADADADADADAD6DADADADADADADADADADADADADA",
      INIT_75 => X"D6D6D6D6D6D6D6D6D6D5D5D5D5D5D5D5D5D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_76 => X"F6F6F6F6F6F6D6D6F6F6F6F6F6F6FAFAFAFADADAD6D6DADADAD6D6D6D6D6D6D6",
      INIT_77 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6FAF6F6F6F6F6F6F6F6F6F6F6",
      INIT_78 => X"D6D6F6F6F6F6F6F6F6F6F6F6F6F6F6F6FAFAFAFAFAFAFAF6F6F6F6F6F6F6F6F6",
      INIT_79 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6D6D6F6F6F6F6F6F6F6F6F6F6F6F6D6",
      INIT_7A => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_7B => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_7C => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_7D => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_7E => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_7F => X"D6D6D6D6D6D6DAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__5_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__5_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => addra(12),
      I1 => addra(10),
      I2 => addra(11),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__5_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => addrb(14),
      I1 => addrb(12),
      I2 => addrb(13),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__5_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized30\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized30\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized30\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized30\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__35_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__35_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_01 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_02 => X"B2B2B2B2B2B2B2B2B2B2D2D2D2D6D6D2D2D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_03 => X"D6D6D6D6D6D6D2D2D2D2D2D2D2B2B2B2AEB2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_04 => X"B2D2D2D2D2D2D2D2D2B2B2AEAEAEAEADADADADADADADADADADADADADB2B2D2D2",
      INIT_05 => X"B2B2B2D2D2D2D2D2D2D2D2D2B2B2B2B2B2B2AEB2B2B2B2D2D2D2D2D2D2D2B2B2",
      INIT_06 => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B2B2B2B2B2B2",
      INIT_07 => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B19191B1B1B1B1",
      INIT_08 => X"D6D6D6D6D6D6D6D5D5D5D5D5D5D5D5D5D5B5B5B1B1B1B1B1B1B1B1B1B1B1B1B1",
      INIT_09 => X"D6F6FAFAFAFAFAFAFAFAFADADADADADADAFAFADAD6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_0A => X"D5D5D5D5D5D5D5D5D5D5D5D5D6D6D6D6D6D6D6D6D6D6D6D6D6F6FAFAF6D6D6D6",
      INIT_0B => X"D6D6D6D6D6D6F6F6F6D6D6D6D6D5D5D5D5D5D5D1D1D5D5D5D5D5D5D5D5D5D1D1",
      INIT_0C => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6D6D6D6D6D6D6D6F6D6D6D6D6D6D6D6",
      INIT_0D => X"8D8D8D6868686464686989898D8D8D8DADADADB1D1D5D6FAFAFAFAFAFAFAFAFA",
      INIT_0E => X"242424242424242424242424242424242444696D8D8D8D8D8D8D8D8D8D8D8D6D",
      INIT_0F => X"2424242424242424242424242424242424242424242424242424242424242424",
      INIT_10 => X"2424242020202020202424242424242424242424242424242424242424242424",
      INIT_11 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFBFAFADAD6B28D4844242424",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFBFAFAFAFAFAFAFA",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFBFBFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"D6D6D6D6D6D7DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFBFBFBFBFBFFFFFFFFFFFF",
      INIT_15 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6",
      INIT_16 => X"D6D6D6D6D6D6D6D6D6B6B6B6B2B2B2B2B2B2B2B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_17 => X"D6D6B2B1B1B1B1B1B1B1B1B1B1B1B2D6D6D6D6D6D6D6D6D6DADADADAD6D6D6D6",
      INIT_18 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2B1B1B1B1B1B1B2D6D6D6",
      INIT_19 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_1A => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_1B => X"B2B2B2B2B2B2B2B2B2B2D2D2D2D6D6D2D2D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_1C => X"D6D6D2D2D2D2D2D2D6D2D2D2B2B2B2B2AEB2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_1D => X"B2D2D2D2D2D2D2D2D2D2B2AEAEAEAEADADADADADADADADADADADADB2D2D2D6D6",
      INIT_1E => X"B2B2B2D2D2D2D2D2D6D6D2D2D2B2B2B2B2B2B2B2B2B2B2B2D2D2D2D2D2B2B2B2",
      INIT_1F => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B2B2B2B2B2B2",
      INIT_20 => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1",
      INIT_21 => X"D6D6D6D6D6D6D6D6D5D5D5D5D5D5D5D5B5B5B1B1B1B1B1B1B1B1B1B1B1B1B1B1",
      INIT_22 => X"D6D6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFADAD6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_23 => X"D5D5D5D5D5D1D5D5D5D5D5D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6F6F6D6D6D6D6",
      INIT_24 => X"D6D6D6D6D6D6F6F6F6F6D6D6D6D5D5D5D5D5D1D1D1D1D5D5D5D5D5D5D5D5D5D5",
      INIT_25 => X"FAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6D6D6D6D6F6F6F6F6F6D6D6D6D6D6D6D6",
      INIT_26 => X"698D8D6868644444646869898D8D8D8DADADADB1D1D5D6F6FAFAFAFAFAFAFAFA",
      INIT_27 => X"24242424242424242424242424242424244448696D6D6D6D6D8D8D8D69686868",
      INIT_28 => X"2424242424242424242424242424242424242424242424242424242424242424",
      INIT_29 => X"2424242420202020202424242424242424242424242424242424242424242424",
      INIT_2A => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFADAD6B16D4824242424",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAFAFAFAFAFAFA",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFBFBFBFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"D6D6D6D6D6DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFBFBFBFBFBFFFFFFFFFFFFFF",
      INIT_2E => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6",
      INIT_2F => X"D6D6D6D6D6D6D6D6D6B6B6B6B6B2B2B2B2B2B6B6B6B6B6B6B2B6B6B6B6B6B6B6",
      INIT_30 => X"D6D6D6B6B1B1B1B1B1B1B1B1B1B1B1B2D6D6D6D6D6D6D6D6DADADAD6D6D6D6D6",
      INIT_31 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2B2B2B2D2D6D6D6D6",
      INIT_32 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_33 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_34 => X"B2B2B2B2B2B2B2B2B2B2D2D2D6D6D6D6D2D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_35 => X"D2D2B2B2B2B2D2D6D6D6D2D2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_36 => X"B2D2D2D2D2D2D2D2D2D2B2AEAEADADADADADADADADADADADAEAEB2D2D2D6D6D6",
      INIT_37 => X"B2B2D2D2D2D2D2D2D6D6D6D2D2D2B2B2B2B2B2B2B2B2B2B2B2B2D2B2B2B2B2B2",
      INIT_38 => X"91B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B2B2B2B2B2B2B2B2",
      INIT_39 => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1",
      INIT_3A => X"D6D6D6D6D6D6D6D5D5D5D5D5D5D5D5D5B5B5B1B1B1B1B1B1B1B1B1B1B1B1B1B1",
      INIT_3B => X"D6D6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFADAD6D6D6D6D6D6D6D6D6D6D6",
      INIT_3C => X"D5D5D5D1D1D1D1D1D5D5D5D6D6D6D5D5D5D5D6D6D6D6D6D6D6D6F6D6D6D6D6D6",
      INIT_3D => X"D6D6D6D6D6D6F6F6F6D6D6D5D5D5D5D5D5D5D1D1D1D5D5D5D5D5D5D5D5D5D5D5",
      INIT_3E => X"FAFAFAFAFAFAFAFAFAF6F6F6F6F6F6D6D6D6D6F6F6F6F6F6D6D6D6D6D6D6D6D6",
      INIT_3F => X"698D8D686844444444646889898D8D8DADADADB1B1D1D6F6FAFAFAFAFAFAFAFA",
      INIT_40 => X"2424242424242424242424242444444444444869696969696D8D8D6969686868",
      INIT_41 => X"2424242424242424242424242424242424242424242424242424242424242424",
      INIT_42 => X"2424242424202020202424242424242424242424242424242424242424242424",
      INIT_43 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFADADAD6916D4424202424",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFAFAFAFAFAFA",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFBFBFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"D6D6D6D6D7DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFBFBFBFFFFFFFFFFFFFFFF",
      INIT_47 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6",
      INIT_48 => X"D6D6B6B6B6B6D6D6D6D6B6B6B6B2B2B2B2B2B6B6B6B6B6B6B2B6B6B6B6B6B6B6",
      INIT_49 => X"D6D6D6D6D6B2B1B1B1B1B2B1B1B1B1B1B2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_4A => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_4B => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_4C => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_4D => X"B2B2B2B2B2B2B2B2B2D2D2D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_4E => X"D2B2B2B2D2D2D2D6D6D2D2D2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_4F => X"B2B2D2D2D2D2D2D2D2B2AEAEADADADADADADADADAEAEAEAEB2B2D2D2D2D6D6D2",
      INIT_50 => X"B2B2B2D2D2D2D2D2D2D6D6D6D2D2D2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_51 => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B2B2B2B2B2B2B2B2",
      INIT_52 => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1",
      INIT_53 => X"D6D6D6D6D6D6D6D5D5D5D5D5D5D5D5D5B5B5B5B1B1B1B1B1B1B1B1B1B1B1B1B1",
      INIT_54 => X"D6D6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFADAD6D6D6D6D6D6D6D6D6D6D6",
      INIT_55 => X"D5D5D5D1D1D1D1D1D1D5D5D5D6D5D5D5D5D5D5D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_56 => X"D6D6D6D6D6D6D6D6D6D6D5D5D5D5D5D5D5D5D5D1D5D5D5D5D5D5D5D5D5D5D5D5",
      INIT_57 => X"FAFAFAFAFAFAFAF6F6F6F6F6F6F6F6D6D6D6D6F6F6F6F6D6D6D6D6D6D6D6D6D6",
      INIT_58 => X"68698D68684444444444646989898D8DADADADADB1D1D5D6F6FAFAFAFAFAFAFA",
      INIT_59 => X"24242424242424242424242424444444444444496969696D6D8D6D6968686868",
      INIT_5A => X"2424242424242424242424242424242424242424242424242424242424242424",
      INIT_5B => X"2424242424202020202424242424242424242424242424242424242424242424",
      INIT_5C => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFADADAD691694424202024",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAFAFAFAFAFA",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFBFBFBFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"D6D7D7D7D7DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFBFBFBFFFFFFFFFFFFFFFF",
      INIT_60 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6",
      INIT_61 => X"D6D6B6B6B6B6B6D6D6D6D6D6B6B2B2B2B2B2B6B6B6B6B6B6B2B6B6B6B6B6B6B6",
      INIT_62 => X"D6D6D6D6D6D6D6B6D6D6D6B2B1B1B1B1B2B6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_63 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_64 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_65 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_66 => X"B2B2B2B2B2B2B2B2B2D2D2D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_67 => X"B2B2D2D2D2D6D6D6D2D2D2D2B2B2B2B2B2B2B2B2B2AEB2B2B2B2B2B2B2B2B2B2",
      INIT_68 => X"B2B2D2D2D2D2D2D2D2AEAEADADADADADADADADAEAEB2B2B2B2D2D2D2D2D2D2D2",
      INIT_69 => X"B2B2B2B2B2B2B2B2D2D2D6D6D6D2D2B2B2B2B2D2D2D2B2B2AEAEB2B2AEAEAEAE",
      INIT_6A => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B2B2B2B2B2B2B2",
      INIT_6B => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B18D8D8D8D8D8DAD",
      INIT_6C => X"D6D6D6D6D6D5D5D5D5D5D5D5D5D5D5D5B5B5B5B1B1B1B1B1B1B1B1B1B1B1B1B1",
      INIT_6D => X"D6D6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFADAD6D6D6D6D6D6D6D6D6D6",
      INIT_6E => X"D5D5D5D1D1D1D1D1D5D5D5D5D6D5D5D5D5D5D5D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_6F => X"D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5",
      INIT_70 => X"FAFAFAFAFAFAFAFAF6F6F6F6F6F6F6F6D6D6D6F6F6F6D6D6D6D5D5D5D5D5D6D6",
      INIT_71 => X"69696969686844444444646889898D8DADADADADB1D1D5D6F6FAFAFAFAFAFAFA",
      INIT_72 => X"2424242424242424242424242424242424444448696969696D6D6D6969686868",
      INIT_73 => X"2424242424242424242424242424242424242424242424242424242424242424",
      INIT_74 => X"2024242424242020242424242424242424242424242424242424242424242424",
      INIT_75 => X"FBFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFADADADAD691694424202020",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAFAFAFAFB",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFBFBFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_78 => X"D6D6D6D6D7DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFBFBFBFFFFFFFFFFFFFFFF",
      INIT_79 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6",
      INIT_7A => X"D6D6D6D6D6B6D6D6D6D6D6D6B6B6B2B2B2B2B2B6B6B6B6B6B2B6B6B6B6B6B6B6",
      INIT_7B => X"D6D6D6D6D6D6D6D6D6D6D6D6B2B2B2B1B2B2B6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_7C => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_7D => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_7E => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_7F => X"B2B2B2B2B2B2D2D2D2D2D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__35_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__35_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => addra(12),
      I1 => addra(10),
      I2 => addra(11),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__35_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => addrb(14),
      I1 => addrb(12),
      I2 => addrb(13),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__35_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized31\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized31\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized31\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized31\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__68_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__68_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"B2B2D2D2D6D6D6D2D2D2D2D2B2B2B2B2B2B2B2B2B2AEB2B2B2B2B2B2B2B2B2B2",
      INIT_01 => X"B2B2B2D2D2D2D2B2B2AEAEAEADADADADADADADAEB2D2D2D2D2D2D2D2D2D2D2B2",
      INIT_02 => X"B2B2B2B2B2B2B2B2B2D2D2D6D6D2D2B2B2B2B2B2D2B2B2B2B2B2B2B2B2AEAEAE",
      INIT_03 => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B2B2B2B2",
      INIT_04 => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1AD8DADB1B1B1B1B1B18D8D8D8D8D8D8D8D",
      INIT_05 => X"D6D6D6D6D5D5D5D5D5D5D5D5D5D5D5D5B5B5B5B5B1B1B1B1B1B1B1B1B1B1B1B1",
      INIT_06 => X"D6F6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFADAD6D6D6D6D6D6D6D6D6",
      INIT_07 => X"D5D5D5D1D1D1D1D1D5D5D5D5D5D5D5D5D5D5D5D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_08 => X"D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5",
      INIT_09 => X"FAFAFAFAFAFAFAFAF6F6F6F6F6F6F6F6F6F6F6D6D6D6D6D5D5D5D5D5D5D5D5D5",
      INIT_0A => X"696969696868644444446469898D8D8DADAD8DADB1D1D5D6F6FAFAFAFAFAFAFA",
      INIT_0B => X"2424242424242424242424242424242424244448696969696969696969696868",
      INIT_0C => X"2424242424242424242424242424242424242424242424242424242424242424",
      INIT_0D => X"2020242424242424242424242424242424242424242424242424242424242424",
      INIT_0E => X"FBFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFADADADAD691694424202020",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFBFBFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"B6B6B6D6D7D7DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFBFBFBFBFFFFFFFFFFFFFF",
      INIT_12 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_13 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6B6B6B2B2B2B2B2B6B6B6B6B2B6B6B6B6B6B6B6",
      INIT_14 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6B6B2B2B2B6B6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_15 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_16 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_17 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_18 => X"B2B2D2D2D2D2D2D2D2D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_19 => X"B2D2D2D6D6D6D2D2D2D2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_1A => X"AEB2B2B2B2B2B2B2AEAEAEAEAEAEAEAEAEAEAEAEB2D2D2D2D2D2D2D2D2B2B2B2",
      INIT_1B => X"B1B2B2B2B2B2B2B2B2B2D2D2D2D2D2B2B2B2B2B2B2B2B2B2B2B2B2B2B2AEAEAE",
      INIT_1C => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1",
      INIT_1D => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1ADAD8DADADB1B1B1AD8D8D8D8D8D8D8D8D8D",
      INIT_1E => X"D6D6D6D5D5D5D5D5D5B5B1B1B5D5D5D5B5B5B5B5B1B1B1B1B1B1B1B1B1B1B1B1",
      INIT_1F => X"D6F6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFADAD6D6D6D6D6D6D6D6D6",
      INIT_20 => X"D5D5D5D1D1D1D1D1D5D5D5D5D5D5D5D5D5D5D5D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_21 => X"D5D5D5D5D1D1D5D5D5D1D1D1D1D1D1D1D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5",
      INIT_22 => X"FAFAFAFAFAFAFAFAFAF6F6F6F6F6F6F6F6F6F6D6D6D5D5D5D5D5D5D5D5D5D5D5",
      INIT_23 => X"696969696969684444446469898D8D8DAD8D8DADB1D1D6F6F6FAFAFAFAFAFAFA",
      INIT_24 => X"2424242424242424242424242424242424244448696969696969686969696969",
      INIT_25 => X"2424242424242424242424242424242424242424242424242424242424242424",
      INIT_26 => X"2020242424242424242424242424242424242424242424242424242424242424",
      INIT_27 => X"FFFBFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFADAD6B16D4424242020",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFBFBFBFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"B6B6B6B6D6D7DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFBFBFBFBFFFBFFFFFFFFFF",
      INIT_2B => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_2C => X"DADAD6D6D6D6D6D6D6D6D6D6D6B6B6B2B2B2B2B2B2B6B6B6B2B6B6B6B6B6B6B6",
      INIT_2D => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6B6B6B6B6B6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_2E => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_2F => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_30 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_31 => X"B2D2D2D6D6D6D2D2D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_32 => X"D2D2D2D2D2D2D2D2D2D2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_33 => X"AEAEB2B2B2B2AEAEAEAEAEAEAEB2B2B2B2B2AEAEB2D2D2D2D2D2B2B2B2B2B2B2",
      INIT_34 => X"B1B1B2B1B1B1B1B1B2B2B2D2D2D2D2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2AEAE",
      INIT_35 => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1",
      INIT_36 => X"B1B1B1B1B1B1B1B1B1B1B1ADAD8D8D8D8D8D8DADAD8D8D8D8D8D8C8C8D8D8D8D",
      INIT_37 => X"D6D6D6D5D5D5D5D5B5B5B5B5B5B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1",
      INIT_38 => X"D6D6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFADAD6D6D6D6D6D6D6D6",
      INIT_39 => X"D5D5D1D1D1D1D1D1D5D5D5D5D5D5D5D5D5D5D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_3A => X"D5D5D5D5D5D5D5D5D1D1D1D1D1D1D1D1D5D5D5D5D5D5D5D5D5D5D5D5D5D5D1D5",
      INIT_3B => X"FAFAFAFAFAFAFAF6F6F6F6F6F6F6F6F6F6F6D6D6D6D5D5D5D5D5D5D5D5D5D5D5",
      INIT_3C => X"696969696969644444446469898D8D8D8D8D8DADB1D1D6F6FAFAFAFAFAFAFAFA",
      INIT_3D => X"2424242424242424242424242424242424444448496969696968686869696969",
      INIT_3E => X"2424242424242424242424242424242424242424242424242424242424242424",
      INIT_3F => X"2020202424242424242424242424242424242424242424242424242424242424",
      INIT_40 => X"FBFBFBFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFADAD6B16D4424202020",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"B6B6B6B6B6D7D7DBDBDBDBDBDBDBDBDBDBDBDBDBDBFBFBFBFBFBFBFBFBFFFFFF",
      INIT_44 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_45 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6B6B6B6B2B2B2B2B2B2B2B2B2B6B6B6B6B6B6B6",
      INIT_46 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_47 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_48 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_49 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_4A => X"D2D2D2D2D6D6D2D2D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_4B => X"D2D2D2D2D2D2D2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2D2",
      INIT_4C => X"AEAEAEB2B2B2B2AEAEAEAEAEAEAEB2B2B2B2B2B2D2D2D2D2D2D2B2B2B2B2B2B2",
      INIT_4D => X"B1B1B1B1ADADADB1B2B2B2D2D2D6D2D2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2AE",
      INIT_4E => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1",
      INIT_4F => X"B1B1B1B1B1B1B1B1B1B1B18D8D8D8D8D8D8D8D8D8D8D8D8D8C8C8C8C8C8D8D8D",
      INIT_50 => X"D6D6D5D5D5D5D5D5B1B1B5D5B5B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1",
      INIT_51 => X"D6D6D6F6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFADAD6D6D6D6D6D6D6",
      INIT_52 => X"D5D5D1D1D1D1D1D1D5D5D5D5D5D5D5D5D5D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_53 => X"D5D5D5D5D5D5D1D1D1D1D1D1D1D1D1D1D5D5D5D5D5D5D5D5D5D5D5D1D1D1D1D1",
      INIT_54 => X"FAFAFAFAFAFAFAF6F6F6F6F6F6F6F6F6F6D6D6D6D5D5D5D5D5D5D5D5D5D5D5D5",
      INIT_55 => X"696969696868644444444469898D8D8D8D8D8DADB1D5F6FAFAFAFAFAFAFAFAFA",
      INIT_56 => X"2424242424242424242424242424242424444444484949494948486869696868",
      INIT_57 => X"2424242424242424242424242424242424242424242424242424242424242424",
      INIT_58 => X"2020202024242424242424242424242424242424242424242424242424242424",
      INIT_59 => X"FBFBFBFBFBFBFBFBFBFBFAFAFAFAFAFAFAFAFAFAFAFAFADAD6B16D4824202020",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFB",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"B6B6B6B6B6B6D7D7DBDBDBDBDBDBDBDBDBDBDBDBDBFBFBFBFBFBFBFBFBFBFBFF",
      INIT_5D => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_5E => X"D6D6D6D6D6D6D6D6D6D6D6D6D6B6B6B6B6B6B6B2B2B2B2B2B2B6B6B6B6B6B6B6",
      INIT_5F => X"D6D6D6B6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_60 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_61 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_62 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_63 => X"D2D2D2D2D2D2D2D2D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_64 => X"D2D2D2D2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2D2D2",
      INIT_65 => X"AEAEAEB2B2B2B2B2AEAEADADAEAEB2B2D2D2D2D2D2D2D2D2D2D2B2B2B2B2B2B2",
      INIT_66 => X"B1B1B1ADADADADADB1B2B2B2D2D6D2D2D2B2B2B2B2B2B2B2AEAEB2B2B2B2B2AE",
      INIT_67 => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1",
      INIT_68 => X"B1B1B1B1B1B1B1B1B1B18D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8C8C8C8C8D8D8D",
      INIT_69 => X"D5D5D5D5D5D5D5D5B5B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1",
      INIT_6A => X"D6D6D6F6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAD6D6D6D6D6D6D6",
      INIT_6B => X"D5D1D1D1D1D1D1D1D5D5D5D5D5D5D5D5D5D5D5D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_6C => X"D5D5D5D5D5D1D1D1D1D1D1D1D1D1D1D1D5D5D5D5D5D5D5D5D5D5D5D1D1D1D1D1",
      INIT_6D => X"FAFAFAFAFAFAFAF6F6F6F6F6F6F6F6D6D6D6D6D6D5D5D5D5D5D5D5D5D5D5D5D5",
      INIT_6E => X"69696D696868444444444469898D8989898DADADB1D1D6F6F6FAFAFAFAFAFAFA",
      INIT_6F => X"2424242424242424242424242424242424444448484949494948486868686868",
      INIT_70 => X"2424242424242424242424242424242424242424242424242424242424242424",
      INIT_71 => X"2020202424242424242424242424242424242424242424242424242424242424",
      INIT_72 => X"FBFBFBFBFBFBFBFBFBFBFBFAFAFAFAFAFAFAFAFAFAFAFADAD6B16D4824202020",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"B6B6B6B6B6B6D7D7DBDBDBDBDBDBDBDBDBDBDBDBDBFBFBFBFBFBFBFBFBFBFBFB",
      INIT_76 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_77 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6B6B6B6B6B6B6B6B6B2B2B2B2B6B6B6B6B6B6B6",
      INIT_78 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_79 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_7A => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_7B => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_7C => X"B2B2B2B2B2B2D2D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_7D => X"D2D2D2D2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_7E => X"AEAEAEB2B2B2B2B2AEAEADADAEAEB2D2D2D2D2D2D2D2D2D2D2B2B2B2B2B2B2D2",
      INIT_7F => X"B1B1B1ADAD8DADADB1B2B2B2B2D2D2D2D2D2B2B2B2B2B2B2B2B2B2B2B2B2B2AE",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__68_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__68_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__68\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => addra(11),
      I1 => addra(12),
      I2 => addra(10),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__68_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__68\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(14),
      I2 => addrb(12),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__68_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized32\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized32\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized32\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized32\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__74_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__74_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1",
      INIT_01 => X"B191919191B1B1ADAD8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8C8C8C8C8C8D8D",
      INIT_02 => X"D5D5D5D5D5D5D5B5B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1",
      INIT_03 => X"D6D6F6F6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFADAD6D6D6D6D6D6",
      INIT_04 => X"D5D1D1D1D1D1D1D1D1D1D5D5D5D5D5D5D5D5D5D5D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_05 => X"D5D5D5D5D5D1D1D1D1D1D1D1D1D1D1D1D5D5D5D5D5D5D5D5D5D5D5D5D1D1D1D1",
      INIT_06 => X"FAFAFAFAFAFAFAFAF6F6F6F6F6D6D6D6D6D6D6D6D5D5D5D5D5D5D5D5D5D5D5D5",
      INIT_07 => X"696D8D69686844444444646989898989898DADB1B1D1D6F6F6F6FAFAFAFAFAFA",
      INIT_08 => X"2424242424242424242424242424242424444448494949494948486868686868",
      INIT_09 => X"2424242424242424242424242424242424242420202424242424242424242424",
      INIT_0A => X"2424242424242424242424242424242424242424242424242424242424242424",
      INIT_0B => X"FBFBFBFBFBFBFBFBFBFBFBFBFAFAFAFAFAFAFAFAFAFAFADAD6B16D4824202020",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"B6B6B6B6B6B6D7D7D7DBDBDBDBDBDBDBDBDBDBDBDBDBFBFBFBFBFBFBFBFBFBFB",
      INIT_0F => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_10 => X"D6D6D6D6D6D6D6D6D6D6D6D6B6B6B6B6B6B6B6B6B6B6B2B2B2B2B6B6B6B6B6B6",
      INIT_11 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6B6B6",
      INIT_12 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_13 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2D2",
      INIT_14 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_15 => X"D2B2B2B2B2B2D2D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_16 => X"D2D2D2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2D2D2",
      INIT_17 => X"AEAEAEB2B2B2B2B2AEAEAEAEAEB2B2D2D2D2D2D2D2D2D2D2B2B2B2B2B2B2B2D2",
      INIT_18 => X"B1B1ADADAD8D8DADADB1B2B2B2D2D2D2D2D2D2D2D2D2D2B2B2B2B2B2B2B2B2AE",
      INIT_19 => X"B1B19191919191B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1",
      INIT_1A => X"8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8C8C8C8C8C8C",
      INIT_1B => X"D5D5B5B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B18D",
      INIT_1C => X"D6D6F6F6F6FAFAFAFAFAFAFAF6F6FAFAFAFAFAFAD6D6D6FAFADAD6D6D6D6D6D5",
      INIT_1D => X"D5D1D1D1D1D1D1D1D1D1D1D5D5D5D1D1D1D5D5D5D5D6D6D6D6D6D6D6D6D6D6D6",
      INIT_1E => X"D5D5D5D5D5D1D1D1D1D1D1D1D1D1D1D1D5D5D5D5D5D5D5D5D5D5D5D1D1D1D1D1",
      INIT_1F => X"F6F6FAFAFAFAFAFAF6F6F6F6F6D6D6D6D6D6D6D6D5D5D5D5D5D5D5D5D5D5D5D5",
      INIT_20 => X"696D8D69686444444444646989898988898DADB1B1D1D6D6F6F6FAFAFAFAFAFA",
      INIT_21 => X"2424242424242424242424242424242424444448494949494848686868686868",
      INIT_22 => X"2424242424242424242424242424242424242020202024242424242424242424",
      INIT_23 => X"2424242424242424242424242424242424242424242424242424242424242424",
      INIT_24 => X"FBFBFBFBFBFBFBFBFBFFFBFBFAFAFAFAFAFAFAFAFAFAFADAD6B16D4424242424",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFBFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"B6B6B6B6B6B6D7D7D7DBDBDBDBDBDBDBDBDBDBDBDBDBFBFBFBFBFBFBFBFBFBFB",
      INIT_28 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_29 => X"B6D6D6D6D6D6D6D6D6D6D6B6B6B6B6B6B6B6B6B6B6B6B6B2B2B2B2B6B6B6B6B6",
      INIT_2A => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6B6B6B6B6B6B6B6B6B6B6",
      INIT_2B => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_2C => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2B2",
      INIT_2D => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_2E => X"D2D2B2B2B2B2D2D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_2F => X"D2D2D2B2B2B2B2B2B2B2B2B2B2D2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2D2D2D2",
      INIT_30 => X"AEAEAEB2B2B2B2B2B2AEAEAEAEB2D2D2D2D2D2D2D2D2D2B2B2B2B2B2B2B2D2D2",
      INIT_31 => X"B1B1ADAD8D8D8D8DADADB1B1B2B2D2D2D2D2D2D2D2D2D2D2B2B2B2B2B2B2B2AE",
      INIT_32 => X"9191919191918D8D91B1B1B1B1B19191B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1",
      INIT_33 => X"8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8C8C8C8C8C8C",
      INIT_34 => X"B5B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B18D8D8D",
      INIT_35 => X"D6D6F6F6F6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAD6D6D6DADAD6D6D6D6D5D5D5",
      INIT_36 => X"D1D1D1D1D1D1D1D1D1D1D5D5D5D5D1D1D1D1D5D5D5D6D6D6D6D6D6D6D6D6D6D6",
      INIT_37 => X"D5D5D5D5D1D1D1D1D1D1D1D1D1D1D1D5D5D5D5D5D5D5D5D5D5D5D5D1D1D1D1D1",
      INIT_38 => X"F6F6FAFAFAFAFAF6F6F6F6D6D6D5D5D5D5D5D6D5D5D5D5D5D5D5D5D5D5D5D5D5",
      INIT_39 => X"6D6D8D696868644444646469898989898DADB1B1B1D1D6D6F6F6FAFAFAFAFAFA",
      INIT_3A => X"2424242424242424242424242424242424244448494969494969696868686868",
      INIT_3B => X"2424242424242424242424242424242424202020202424242424242424242424",
      INIT_3C => X"2424242424242424242424242424242424242424242424242424242424242424",
      INIT_3D => X"FBFBFBFBFBFBFBFBFFFFFFFBFAFAFAFAFAFAFAFAFAFAFADAD6916D4424202424",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFBFBFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"B6B6B6B6B6D7D7D7DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFBFBFBFBFBFBFBFBFF",
      INIT_41 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_42 => X"B6B6D6D6D6D6D6D6D6D6D6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_43 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6B6D6D6D6D6B6B6B6B6B6D6D6B6B6B6B6",
      INIT_44 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_45 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2D2",
      INIT_46 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_47 => X"B2B2B2B2B2B2B2D2D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_48 => X"D2D2B2B2B2B2B2B2B2B2B2B2B2D2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_49 => X"ADAEAEAEB2B2B2B2B2B2AEB2B2B2D2D2D2D2D2D2D2D2B2B2B2B2B2B2B2B2D2D2",
      INIT_4A => X"B1B1ADAD8D8D8D8DADADB1B1B1B2B2D2D2D2D2D2D2D2D2D2D2B2B2B2B2B2B2AE",
      INIT_4B => X"91918D8D8D8D8D8D8D8D91918D8D8D8D8DADB18D8DADB1B1B1B1B1B1B1B1B1B1",
      INIT_4C => X"8D8D8D8D8D8D8D8D8D8D8D8D8D8C8C8C8C8C8C8C8C8C8C8D8D8D8C8C8C8C8C8C",
      INIT_4D => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1918D8D8D8D",
      INIT_4E => X"D6D6D6F6F6F6F6F6F6F6F6FAFAFAFAFAFAFAFAFAD6D6D6D6D6D6D6D6D5D5D5D5",
      INIT_4F => X"D1D1D1D1D1D1D1D1D1D5D5D5D5D5D5D1D1D1D5D5D5D6D6D6D6D6D6D6D6D6D6D6",
      INIT_50 => X"D5D5D5D1D1D1D1D1D1D1D1D1D1D1D1D5D5D5D5D5D5D5D5D5D5D1D1D1D1D1D1D1",
      INIT_51 => X"FAFAFAFAFAFAF6F6F6D6D6D6D6D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5",
      INIT_52 => X"696D8D696868686464646469898989898DADB1B1D1D1D6F6F6FAFAFAFAFAFAFA",
      INIT_53 => X"2424242424242424242424242424242424244448484949696969696868686868",
      INIT_54 => X"2424242424242424242424242424242424242024242424242424202020202020",
      INIT_55 => X"2424242424242424242424242424242424242424242424242424242424242424",
      INIT_56 => X"FFFBFBFBFBFBFFFFFFFFFFFBFBFAFAFAFAFAFAFAFAFAFADAD691694424202424",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFBFBFBFBFFFFFFFBFBFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"B6B6B6B6B6D7D7DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFBFBFBFBFBFBFBFBFF",
      INIT_5A => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_5B => X"B6B6D6D6D6D6D6D6D6D6D6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_5C => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6B6B6D6D6D6B6B6B6B6D6D6D6D6B6B6B6",
      INIT_5D => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_5E => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_5F => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_60 => X"B2B2B2B2B2B2B2B2D2D2D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_61 => X"B2B2B2B2B2B2B2B2B2B2B2D2D2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_62 => X"ADADAEAEB2B2B2B2B2B2B2B2B2D2D2D2D2D2D2B2B2B2B2B2B2B2B2B2B2B2D2D2",
      INIT_63 => X"ADADADAD8D8D8D8D8DADADADB1B2B2D2D2D2D2D2D2D2D2D2D2B2B2B2B2B2AEAE",
      INIT_64 => X"8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8DADADADADADADADB1B1",
      INIT_65 => X"8D8D8D8D8D8D8D8D8D8D8D8C8C8C8C8C8C8C8C8C8C8C8C8C8D8C8C8C8C8C8C8C",
      INIT_66 => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B18D8D8D8D8D8D",
      INIT_67 => X"D6D6D6D6F6F6F6D6D6F6F6F6FAFAFAFAFAFAFAFAFAD6D6D6D6D6D6D5D5D5D5D5",
      INIT_68 => X"D1D1D1D1D1D1D1D1D5D5D5D5D5D5D5D5D5D5D5D5D5D6D6D6D6D6D6D6D6D6D6D6",
      INIT_69 => X"D5D5D1D1D1D1D1D1D1D1D1D1D1D1D1D5D5D5D5D5D5D5D5D1D1D1D1D1D1D1D1D1",
      INIT_6A => X"FAFAFAFAF6F6F6D6D6D6D6D6D5D1D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5",
      INIT_6B => X"68696D696968686864646469898D8D8D8DADB1B1D1D1D6F6FAFAFAFAFAFAFAFA",
      INIT_6C => X"2024242424242424242424242424242424244448484849496969696868686868",
      INIT_6D => X"2424242424242424242424242424242424242424242424242424202020202020",
      INIT_6E => X"2424242424242424242424242424242424242424242424242424242424242424",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFBFAFAFAFAFAFAFAFAFAFADAD691684424202024",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFBFBFBFBFBFFFFFFFBFBFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"B6B6B6B6B6D7DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFBFBFBFBFBFBFBFBFF",
      INIT_73 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_74 => X"B6B6D6D6D6D6D6D6D6D6D6D6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_75 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6B6B6B6D6D6D6D6D6B6B6B6",
      INIT_76 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_77 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_78 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_79 => X"B2B2B2B2B2B2B2B2B2D2D2D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_7A => X"B2B2B2B2B2B2B2B2B2D2D2D2D2B2B2B2B2B2B2B2B2B2B2B2B2B2AEB2B2B2B2B2",
      INIT_7B => X"ADADAEAEB2B2B2B2B2B2B2B2D2D2D2D2D2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_7C => X"ADAD8D8D8D8D8D8D8D8D8DADADADB2B2D2D2D2D2D2D2D2D2D2D2B2B2B2B2AEAE",
      INIT_7D => X"8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8DADADAD",
      INIT_7E => X"8D8D8D8D8D8D8D8D8D8D8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C",
      INIT_7F => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B18D8DB18D8D8D8D8D8D8D",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__74_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__74_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__74\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => addra(11),
      I1 => addra(12),
      I2 => addra(10),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__74_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__74\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(14),
      I2 => addrb(12),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__74_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized33\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized33\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized33\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized33\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__69_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__69_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"D6D6D6D6D6D6D6D6D6D6F6F6FAFAFAFAFAFAFAFAFAD6D6D6D6D6D6D5D5D5D5D5",
      INIT_01 => X"D5D1D1D1D1D1D1D1D5D5D5D5D5D5D5D5D5D5D5D5D5D6D6D6D6D6D6D6D6D6D6D6",
      INIT_02 => X"D5D5D1D1D1D1D1D1D1D1D1D1D1D1D1D5D5D5D5D5D5D5D5D1D1D1D1D1D5D5D1D1",
      INIT_03 => X"FAFAFAFAF6F6D6D6D6D6D6D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5",
      INIT_04 => X"686869696868686864646869898D8D8D8DADB1B1D1D1D6F6FAFAFAFAFAFAFAFA",
      INIT_05 => X"2424242424242424242424242424242424444448484848496969696968686868",
      INIT_06 => X"2424242424242424242424242424242424242424242424242424242020202024",
      INIT_07 => X"2024242424242424242424242424242424242424242424242424242424242424",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFBFAFAFAFAFAFAFAFAFAFADAB691684424202024",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFBFBFBFBFBFFFFFFFBFBFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"B6B6B6B6B6D7D7DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFBFBFBFBFBFBFBFBFF",
      INIT_0C => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_0D => X"B6B6B6D6D6D6D6D6D6D6D6D6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_0E => X"D6D6D6D6D6D6D6DAD6D6D6D6D6D6D6D6D6D6D6D6D6B6B6B6D6D6D6D6D6D6B6B6",
      INIT_0F => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_10 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_11 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_12 => X"B2B2B2B2B2B2B2D2D2D2D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_13 => X"B2B2B2B2B2B2B2D2D2D2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_14 => X"ADADAEAEB2B2B2B2B2B2B2B2D2D2D2D2D2B2B2B2B2B2B2B2D2B2B2B2B2B2B2B2",
      INIT_15 => X"8D8D8D8D8D8D8D8D8D8D8D8DADADB2B2D2D2D2D2D2D2D2D2D2D2B2B2B2B2AEAE",
      INIT_16 => X"8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D",
      INIT_17 => X"8D8D8D8D8D8D8D8D8D8D8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C",
      INIT_18 => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B18D8D8D8D8D8D8D8D8D8D8D",
      INIT_19 => X"D6D6D6D6D6D6D6D6D6D6F6F6FAFAFAFAFAFAFAFAFAD6D6D6D6D6D6D5D5D5D5D5",
      INIT_1A => X"D5D5D1D1D1D1D1D1D5D5D5D5D5D5D5D5D5D5D5D5D5D6D6D6D6D6D6D6D6D6D6D6",
      INIT_1B => X"D5D1D1D1D1D1D1D1D1D1D1D1D1D1D1D5D5D5D5D5D5D5D5D5D1D5D5D5D5D5D5D5",
      INIT_1C => X"FAFAFAF6F6D6D6D6D6D6D6D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5",
      INIT_1D => X"686868686868686464646869898D8D8D8DADB1B1D1D6F6F6FAFAFAFAFAFAFAFA",
      INIT_1E => X"2424242424242424242424242424242424444848484848484969686868686868",
      INIT_1F => X"2424242424242424242424242424242424242424202424242424242424242424",
      INIT_20 => X"2024242424242424242424242424242424242424242424242424242424242424",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFBFAFAFAFAFAFAFAFAFAFADAB691694424242424",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFFFFFFFFFFBFBFBFBFBFBFBFFFBFBFBFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"B6B6B6B6B6D7D7DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFBFBFBFBFBFBFBFBFB",
      INIT_25 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_26 => X"B6B6B6B6B6B6D6D6D6D6D6D6D6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_27 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6B6B6D6D6D6D6D6D6B6B6",
      INIT_28 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_29 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_2A => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_2B => X"D6D6D2D6D6D6D6D2D2D2D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_2C => X"B2B2B2B2B2B2D2D2D2B2B2B2B2AEAEAEB2B2B2B2B2B2B2B2B2B2B2B2B2D2D2D2",
      INIT_2D => X"ADADAEAEB2B2B2B2B2B2B2D2D2D2D2D2B2B2B2B2B2B2B2D2D2D2D2D2B2B2B2B2",
      INIT_2E => X"8D8D8D8D8D8D8D8D8D8D8D8DADADB1B2D2D2D2D2D2D2D2D2D2D2B2D2B2B2B2AE",
      INIT_2F => X"8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D",
      INIT_30 => X"8D8D8D8D8D8D8D8D8D8D8D8D8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C",
      INIT_31 => X"B5B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B18D8D8D8D8D8D8D8D8D8D8D8D",
      INIT_32 => X"D6D6D6D6D6D6D6D6D6D6D6F6FAFAFAFAFAFAFAFAFAFAD6D6D6D6D6D5D5D5D5D5",
      INIT_33 => X"D5D5D1D1D1D1D1D1D1D5D5D5D5D5D5D5D5D5D5D5D5D6D6D6D6D6D6D6D6D6D6D6",
      INIT_34 => X"D1D1D1D1D1D1D1D1D1D1D1D1D1D1D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5",
      INIT_35 => X"FAFAF6F6D6D6D6D6D6D6D6D6D6D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D1D1D1",
      INIT_36 => X"686868686868644444646889898D8D8D8DADB1D1D1D6F6FAFAFAFAFAFAFAFAFA",
      INIT_37 => X"2424242424242424242424242424242444484848484848484868686868686868",
      INIT_38 => X"2424242424242424242424242424242424242424202424242424242424242424",
      INIT_39 => X"2424242424242424242424242424242424242424242424242424242424242424",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFBFAFAFAFAFAFEFAFAFAFADAD691694424242424",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFBFBFBFBFBFBFBFBFBFBFBFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"B6B6B6B6B6B6D7D7DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFBFBFBFBFBFBFBFBFB",
      INIT_3E => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_3F => X"B6B6B6B6B6B6D6D6D6D6D6D6D6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_40 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6B6B6B6D6D6D6D6D6B6B6",
      INIT_41 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_42 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_43 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_44 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_45 => X"B2B2B2B2B2B2B2B2B2B2B2B2AEADADADAEB2B2B2B2B2B2B2B2D2D2D2D2D2D2D6",
      INIT_46 => X"ADADAEAEB2B2B2B2B2B2B2B2D2D2D2D2D2B2B2B2B2B2B2D2D2D2D2B2B2B2B2B2",
      INIT_47 => X"8D8D8D8D8D8D8D8D8D8D8D8DADADB1B2D2D2D2D2D2D2D2D2D2D2D2D2D2B2B2AE",
      INIT_48 => X"8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8DAD8D",
      INIT_49 => X"8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8C8C8C8C8C8C8C8C8C8C8C8C8C8C8D8D",
      INIT_4A => X"D5B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1ADADAD8D8D8D8D8D8D8D8D8D8D8D8D8D",
      INIT_4B => X"D6D6D6D6D6D6D6D6D6D6D6F6FAFAFAFAFAFAFAFAFAFAD6D6D6D6D6D6D5D5D5D5",
      INIT_4C => X"D5D5D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D5D5D5D5D5D5D5D5D6D6D6D6D6D6D6",
      INIT_4D => X"D1D1D1D1D1D1D1D1D1D1D1D1D1D1D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5",
      INIT_4E => X"FAF6F6D6D6D6D6D6D6D6D6D6D6D6D6D5D5D5D6D5D5D5D5D5D5D5D5D5D1D1D1D1",
      INIT_4F => X"686868686844444444646889898D8D8D8DADB1D1D6D6F6FAFAFAFAFAFAFAFAFA",
      INIT_50 => X"2424242424242424242424242424242444484848484848484868696968686868",
      INIT_51 => X"2424242424242424242424242424242424242424242424242424242424242424",
      INIT_52 => X"2424242424242424242424242424242424242424242424242424242424242424",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFBFAFAFAFAFBFFFAFAFAFADAD6916D4844242424",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"FFFFFFFFFFFFFFFFFBFBFBFBFBFBFBFBFBFBFBFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"B6B6B6B6B6B6D7D7DBDBDBDBDBDBDBDBDBDBDBDBDBDBFBFBFBFBFBFBFBFBFBFB",
      INIT_57 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_58 => X"B6B6B6B6B6B6B6D6D6D6D6D6D6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_59 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6B6B6B6D6D6D6D6B6B6B6",
      INIT_5A => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_5B => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_5C => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_5D => X"D6D6D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_5E => X"B2B2B2B2B2B2B2B2B2B2B2B2AEADADAEAEB2B2B2B2B2B2B2B2D2D2D2D2D2D2D2",
      INIT_5F => X"ADADAEAEB2B2B2B2B2B2B2B2B2D2D2D2D2B2B2B2B2B2B2D2D2D2D2B2B2B2B2B2",
      INIT_60 => X"8D8D8D8D8D8D8D8DADADADADADADB1B2B2D2D2D2D2D2D2D2D2D2D2D2D2B2B2AE",
      INIT_61 => X"918D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8DAD8D",
      INIT_62 => X"8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8C8C8C8C8C8C8C8C8C8C8D8D8D",
      INIT_63 => X"D5B5B1B1B1B1B1B1B1B1B1B1B1B1B18D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D",
      INIT_64 => X"D6D6D6D6D6D6D6D6D6D6D6F6FAFAFAFAFAFAFAFAFAFAFAFADAD6D6D6D5D5D5D5",
      INIT_65 => X"D5D5D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D5D5D5D5D5D5D5D5D5D6D6D6D6D6D6",
      INIT_66 => X"D1D1D1D1D1D1D1D1D1D1D1D1D1D1D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5",
      INIT_67 => X"F6F6D6D6D6D6D6D6D6F6F6F6F6D6D6D6D6D6D6D5D5D5D5D5D5D5D5D1D1D1D1D1",
      INIT_68 => X"686868686844444444686989898989898DADD1D1D6F6F6FAFAFAFAFAFAFAFAF6",
      INIT_69 => X"2424242424242424242424242424244444486949484848484868696968686868",
      INIT_6A => X"2424242424242424202020202020202424242424242424242424242424242424",
      INIT_6B => X"2424242424242424242424242424242424242424242424242424242424242424",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFBFBFBFAFBFFFFFAFAFAFADAD6916D4844444424",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFBFBFBFBFBFBFBFBFFFBFBFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"D7B6B6B6B6B6D7D7DBDBDBDBDBDBDBDBDBDBDBDBDBDBFBFBFBFBFBFBFBFBFBFB",
      INIT_70 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_71 => X"B6B6B6B6B6B6B6D6D6D6D6D6D6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_72 => X"D6D6D6D6D6D6D6B6B6B6D6D6D6D6D6D6D6D6D6D6D6D6B6B6B6B6D6D6D6B6B6B6",
      INIT_73 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_74 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_75 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_76 => X"D2D2D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_77 => X"B2B2B2B2B2B2B2B2B2B2B2ADADADADAEB2B2B2B2B2B2B2B2B2D2D2D2D2D2D2D2",
      INIT_78 => X"ADADAEAEB2B2B2B2B2B2B2B2B2D2D2D2D2D2B2B2B2B2B2B2D2D2D2B2B2B2B2B2",
      INIT_79 => X"8D8D8D8D8D8DADADB1B1B1B1ADADB1B1B2B2D2D2D2D2D2D2D2D2D2D2B2B2B2AE",
      INIT_7A => X"91918D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8DAD8D",
      INIT_7B => X"8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8C8C8C8C8C8C8C8C8C8C8C8C8C8C",
      INIT_7C => X"D5B1B1B1B1B1B1B1B1B1B1B1B1918D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D",
      INIT_7D => X"D6D6D6D6D6D6D6D6D6D6D6FAFAFAFAFAFAFAFAFAFAFAFAFADAD6D6D6D6D5D5D5",
      INIT_7E => X"D5D5D5D1D1D1D1D1D1D1D1D1D1D1D1D1D1D5D5D5D5D5D5D5D5D5D6D6D6D5D6D6",
      INIT_7F => X"D1D1D1D1D1D1D1D1D1D1D1D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__69_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__69_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__69\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => addra(11),
      I1 => addra(12),
      I2 => addra(10),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__69_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__69\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(14),
      I2 => addrb(12),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__69_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized34\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized34\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized34\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized34\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__75_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__75_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"D6D6D6D6D6D6D6D6D6D6F6F6F6F6D6D6F6F6D6D5D5D5D5D5D5D5D1D1D1D5D1D1",
      INIT_01 => X"6868686868444444646889898989898DADB1D1D6D6F6F6F6FAFAFAFAFAFAF6F6",
      INIT_02 => X"2424242424242424242424242444444448486969684848484868696868686868",
      INIT_03 => X"2424242424242424242420202424242424242424242424242424242424242424",
      INIT_04 => X"2424242424242424242424242424242424242424242424242424242424242424",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFAFAFFFADAB6916D6848444444",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"B6B6B6B6B6B6B7D7D7DBDBDBDBDBDBDBDBDBDBDBDBDBFBFBFBFBFFFBFBFBFBFB",
      INIT_09 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_0A => X"B2B2B6B6B6B6B6D6D6D6D6D6D6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_0B => X"D6D6D6D6D6D6B6B2B2B2B2B2B6B6B6B6B6B6B6D6B6B6B6B6B6B6B6B6B6B6B6B2",
      INIT_0C => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_0D => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_0E => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_0F => X"D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_10 => X"B2B2B2B2B2B1ADADB1B1B1B1B1B2B2B2B2B2B2B2B2B2B2B2B2D2D2D2D2D2D2D2",
      INIT_11 => X"ADADAEAEAEB2B2B2B2B2B2B2B2B2B2D2D2B2B2B2B2B2B2B2B2B2B2D2D2B2B2B2",
      INIT_12 => X"8D8D8D8D8D8DADB1B1B1B1B1B1ADB1B1B1B2B2D2D2D2D2D2D2D2B2B2B2B2B2B2",
      INIT_13 => X"8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8DADAD",
      INIT_14 => X"8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8C8C8C8C8C8C8C8C8C8C8C8C8C8C",
      INIT_15 => X"D5B1B1B1B1B1B1B1B1B1B1B1B1918D8D918D8D8D8D8D8D8D8D8D8D8D8D8D8D8D",
      INIT_16 => X"D5D6D6D6D6D6D6D6D6D6D6DAFAFAFAFAFAFAFAFAFAFAFAFAFAD6D6D6D6D6D5D5",
      INIT_17 => X"D5D5D5D5D1D1D1D1D1D1D1D1D1D1D1D1D1D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5",
      INIT_18 => X"D1D1D1D1D1D1D1D1D1D1D1D5D5D5D1D1D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5",
      INIT_19 => X"D6D6D6D6D6D6F6F6D6D6D6F6F6F6F6F6F6F6F6D5D5D5D5D5D1D1D1D1D1D5D5D1",
      INIT_1A => X"6868686864446464686889898989898DADB1D2D6D6F6F6F6F6F6FAFAFAFAF6F6",
      INIT_1B => X"2424242424242424242424242444444448486969694848484868696868686868",
      INIT_1C => X"2424242424242424242424242424242424242424242424242424242424242424",
      INIT_1D => X"2444444444242424242424242424242424242424242424242424242424242424",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFDAB6916D6848444444",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"B6B6B6B6B6B6B7D7D7DBDBDBDBDBDBDBDBDBDBDBDBDBFBFBFBFBFFFBFBFBFBFB",
      INIT_22 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_23 => X"B2B2B2B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_24 => X"B6B2B1B2B2B6B2B1B1B1B1B1B2B2B2B2B2B2B2B6B6B6B6B6B6B6B6B6B6B6B2B2",
      INIT_25 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_26 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_27 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_28 => X"D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_29 => X"B2B2B2B2ADADADADADADB1B1B2B2B2B2B2B2D2B2B2B2B2B2B2D2D2D2D2D2D2D2",
      INIT_2A => X"B2ADADAEAEAEB2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2D2D2D2D2B2B2",
      INIT_2B => X"8D8D8D8D8D8D8DB1B1B1B1B1B1B1B1B1B1B2B2B2D2D2D2D2D2D2B2B2B2B2B2B2",
      INIT_2C => X"8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8DADADADADADAD",
      INIT_2D => X"8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8C8C8C8C8C8C8C8C8C8C8C8C8C8C",
      INIT_2E => X"D5D5B1B1B1B1B1B1B1B1B1B1B1919191B191919191918D8D8D8D8D8D8D8D8D8D",
      INIT_2F => X"D5D5D6D6D6D6D6D6D6D6D6DADADAFAFAFAFAFAFAFAFAFAFAFADAD6D6D6D6D6D5",
      INIT_30 => X"D6D6D5D5D1D1D1D1D1D1D1D1D1D1D1D1D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5",
      INIT_31 => X"D1D1D1D1D1D1D1D1D1D1D1D1D5D1D1D1D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D6",
      INIT_32 => X"F6D6D6D6D6F6F6F6F6D6D6F6F6D6D6D6F6F6D6D5D5D5D5D5D1D1D1D1D1D1D5D5",
      INIT_33 => X"69696868644464686889898D8D8D8DADB1B1D2D6D6F6F6F6F6F6FAFAFAFAF6F6",
      INIT_34 => X"2424242424242424242424242444444448486868686868696968686868686868",
      INIT_35 => X"2424242424242424242424242424242424242424242424242424242424242424",
      INIT_36 => X"4444444444442424242424242424242424242424242424242424242424242424",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFADAB6916D6848444444",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"B6B6B6B6B6B6B7D7D7DBDBDBDBDBDBDBDBDBDBDBDBDBFBFBFBFBFFFBFBFBFBFB",
      INIT_3B => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D7D7D6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_3C => X"B2B2B2B2B2B2B2B2B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_3D => X"B2B1B1B1B1B1B1918D8D91B1B1B1B1B1B1B2B2B2B2B2B2B2B2B2B6B6B6B6B6B2",
      INIT_3E => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_3F => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_40 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_41 => X"D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_42 => X"B2B2B2B1ADADADADADADB1B1B2B2B2B2B2B2D2B2B2B2B2B2B2B2D2D2D2D2D2D2",
      INIT_43 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2D2D2D2D2D2D2B2",
      INIT_44 => X"8D8D8D8D8D8D8DB1B1B1B1B1B1B1B1B1B1B2B2B2D2D2D2D6D2D2B2B2B2B2B2B2",
      INIT_45 => X"8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8DADADADADADADAD",
      INIT_46 => X"8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8C8D8D8D8D8D8D8C8C8C8C8C8C8C",
      INIT_47 => X"D5D5B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B191919191919191918D8D8D8D8D8D",
      INIT_48 => X"D5D5D6D6D6D6D6D6D6D6D6D6DADADADADAFAFAFAFAFAFAFAFAFAFAD6D6D6D6D6",
      INIT_49 => X"D6D6D5D5D1D1D1D1D1D1D1D1D1D1D1D1D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5",
      INIT_4A => X"D1D1D1D1D1D1D1D1D1D1D1D1D1D1D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D6D6D6",
      INIT_4B => X"F6F6F6F6F6F6F6F6F6D6D6D6D6D6D6D6D5D5D5D5D5D5D5D5D1D1D1D1D1D1D1D1",
      INIT_4C => X"696969686444646868898D8D8D8DADB1B1D2D6D6F6F6F6F6F6F6FAFAFAFAF6F6",
      INIT_4D => X"2424242424242424242424244444444848686868686869696969686868686869",
      INIT_4E => X"2424242424242424242424242424242424242424242424242424242424242424",
      INIT_4F => X"4444444444442424242424242424242424242424242424242424242424242424",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFADAD6B28D6848444444",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"FBFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"B6B6B6B6B6B6B7D7D7DBDBDBDBDBDBDBDBDBDBDBDBDBDBFBFBFBFFFBFBFBFBFB",
      INIT_54 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6D7D7D7D7B6B6B6B7D7D7D7B7B6B6B6B6B7B7",
      INIT_55 => X"929292B2B2B2B2B2B2B2B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_56 => X"B2B2B1B1B1B18D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D919192B2B2B2B2B2",
      INIT_57 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6B2",
      INIT_58 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_59 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_5A => X"B2D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_5B => X"B2B2B2B1ADADADADADB1B1B1B2B2B2B2B2B2B2B2B2B2B2B2B2D2D2D2D2D2B2B2",
      INIT_5C => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2D2D2D2D2D2D2D2D2D2B2",
      INIT_5D => X"8D8D8D8D8D8D8DB1B1B1B1ADB1B1B1B1B1B1B2B2B2D2D6D6D6D2D2B2B2B2B2B2",
      INIT_5E => X"8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8DADB1B1B1B1B1B1",
      INIT_5F => X"8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8C8C8D8D8D8C",
      INIT_60 => X"D5D5B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1919191919191B191918D8D8D8D8D",
      INIT_61 => X"D5D5D6D6D6D6D6D6D6D6D6D6D6DADADADADAFAFAFAFAFAFAFAFAFAFAD6D6D6D6",
      INIT_62 => X"D6D6D5D5D1D1D1D1D1D1D1D1D1D1D1D1D1D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5",
      INIT_63 => X"D1D1D1D1D1D1D1D1D1D1D1D1D1D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D6D6D6D6",
      INIT_64 => X"F6F6F6F6F6F6F6F6F6D6D6D6D6D5D5D5D5D5D5D5D5D5D5D5D5D1D1D1D1D1D1D1",
      INIT_65 => X"8D8D89686444646888898D8D8DADB1D1D2D6D6D6F6F6F6FAF6F6F6FAFAFAF6F6",
      INIT_66 => X"2424242424242424242424244444444848686848686969696969686868686969",
      INIT_67 => X"2424242424242424242424242424242424242420242424242424242424242424",
      INIT_68 => X"4444444444444424242424242424242424242424242424242424242424242424",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFBFBFFFFFBFADADAB6916D48442424",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FBFBFFFFFBFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"B6B6B6B6B6B6B7D7D7DBDBDBDBDBDBDBDBDBDBDBDBDBDBFBFBFBFBFBFBFBFBFB",
      INIT_6D => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6D7D7D7D7B7B7D7D7D7DBD7D7B6B6B6B6D7D7",
      INIT_6E => X"918D9191919292B2B2B2B2B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_6F => X"B2B2B1B1918D8D8D6D8D8D8D8D8D8D8D6D6D6D6D6D6D6D6D6D6D8D9191929291",
      INIT_70 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6B6B2B1B1B1",
      INIT_71 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_72 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_73 => X"B2B2D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_74 => X"B2B2B2B2B1ADADADADB1B1B2B2B2B2B2B2B2B2B2B2B2B2B2D2D2D2D2D2D2B2B2",
      INIT_75 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2D2D2D2D2D2D2D2D2D2D2B2B2",
      INIT_76 => X"AD8D8D8D8D8DADB1B1B1B1ADB1B1B1B1B1B1B2B2B2D2D6D6D6D6D2D2B2B2B2B2",
      INIT_77 => X"8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8DADB1B1B1B1B1B1",
      INIT_78 => X"8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D",
      INIT_79 => X"D5B5B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1918D8D8D8D8D8D91918D8D8D8D8D",
      INIT_7A => X"D5D5D6D6D6D6D6D6D6D6D6D6D6D6D6DADADAFAFAFAFAFAFAFAFAFADAD6D6D6D6",
      INIT_7B => X"D6D6D5D5D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D5D5D5D5D5D5D5D5D5D5D5",
      INIT_7C => X"D1D1D1D1D1D1D1D1D1D1D1D1D1D5D5D5D5D5D5D5D5D5D5D5D5D5D5D6D6D6D6D6",
      INIT_7D => X"F6F6F6F6F6F6F6F6F6D6D6D6D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D1D1D1D1D1",
      INIT_7E => X"8D8D89686864646889898D8DADB1D1D6D6D6D6F6F6FAFAFAFAFAFAFAFAFAF6F6",
      INIT_7F => X"2424242424242424242424244444484868686848686869696969686868686969",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__75_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__75_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__75\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => addra(11),
      I1 => addra(12),
      I2 => addra(10),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__75_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__75\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(14),
      I2 => addrb(12),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__75_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized35\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized35\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized35\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized35\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__7_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__7_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"2424242424242424242424242424242424242420242424242424242424242424",
      INIT_01 => X"4444444444444444242424242424242424242424242424242424242424242424",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFBFBFFFFFAFAFADAD6B16D48444444",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FBFBFFFFFBFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"B6B6B6B6B6B6D7D7D7DBDBDBDBDBDBDBDBDBDBDBDBDBDBFBFBFBFBFBFBFBFBFB",
      INIT_06 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6D7D7D7D7D7D7D7D7D7D7DBD7D7B6B6B6B7D7D7",
      INIT_07 => X"6D6D6D8D8D8D8D9192B2B2B2B2B2B2B2B2B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_08 => X"B1B1B1918D8D6D69696969696969696968686848484848494969696D6D6D6D6D",
      INIT_09 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6B2B1B1B1B1",
      INIT_0A => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_0B => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_0C => X"B2B2B2D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_0D => X"B2B2B2B2B1ADADADADB1B1B1B1B1B2B2B2B2B2B2B2B2B2D2D2D2D2D2D2B2B2B2",
      INIT_0E => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2D2D2D2D2D2D2D2D2B2B2B2AE",
      INIT_0F => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B2B2D2D6D6D6D6D6D2D2B2B2B2",
      INIT_10 => X"8D8D91919191918D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8DADB1B1B1B1B1B1",
      INIT_11 => X"8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D",
      INIT_12 => X"D5B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1918D8D8D8D8D8D9191918D8D8D8D8D",
      INIT_13 => X"D5D5D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADADAFAFAFAFAFAFAFAD6D6D6D6D5",
      INIT_14 => X"D6D6D6D5D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D5D5D5D5D5D5D5D5D5D5D5",
      INIT_15 => X"D1D1D1D1D1D1D1D1D1D1D1D1D1D5D5D5D5D5D5D5D5D5D5D5D5D5D6D6D6D6D6D6",
      INIT_16 => X"F6F6F6F6F6F6F6F6F6F6D6D6D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D1D1D1D1D1",
      INIT_17 => X"6969696864646888898DADADB1B1D2D6F6F6F6F6FAFAFAFAFAFAFAFAF6F6F6F6",
      INIT_18 => X"2424242424242424242424244444486868686868686869696968686868696969",
      INIT_19 => X"2424242424242424242424242424242424242020242424242424242424242424",
      INIT_1A => X"4444444444444444442424242424242424242424242424242424242424242424",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFBFAFADAD6B16D48444444",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FBFBFFFFFBFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"B6B6B6B6B6B7D7D7D7DBDBDBDBDBDBDBDBDBDBDBDBDBDBFBFBFBFBFBFBFBFBFB",
      INIT_1F => X"D6B6B6B6B6B6B6D6D7D7D6B6B6D7D7D7D7D7D7D7D7D7D7D7D7D7B7B7B7D7D7D7",
      INIT_20 => X"6969696D6D6D8D8D8D9192929292929292B2B2B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_21 => X"8D8D8D8D6D696868686848486868484844444444444444444448496969696969",
      INIT_22 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6B2B2B2B1B1B1B1B191",
      INIT_23 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_24 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_25 => X"B2B2B2B2D2D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_26 => X"ADADB2B1ADADADADADADB1ADADADADADADADADB2B2B2B2B2D2D2D2D2D2B2B2B2",
      INIT_27 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2AEB2B2B2B2B2B2D2D2D2D2D2D2B2B2B2B2ADAD",
      INIT_28 => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B2B2D2D6D6D6D6D6D2D2B2B2B2",
      INIT_29 => X"91919191B1B191919191919191919191B1B1B18D8D8D8D8D8DB1B1B1B1B1B1B1",
      INIT_2A => X"8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D918D8D8D8D8D8D8D8D8D8D",
      INIT_2B => X"D5B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1918D8D8D8D8D91B1B1918D8D8D8D8D",
      INIT_2C => X"D5D5D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADADADAFAFAFAFAFAFAD6D6D6D5D5",
      INIT_2D => X"D6D6D6D5D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D5D5D5D5D5D5D5D5D5D5D5D5",
      INIT_2E => X"D1D1D1D1D5D5D1D1D1D1D1D1D1D5D5D5D5D5D5D5D5D5D5D5D5D6D6D6D6D6F6D6",
      INIT_2F => X"F6F6F6F6D6D6D6F6F6F6D6D6D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D1D1D1D1",
      INIT_30 => X"69686868646468898DADADB1B1D1D6F6F6F6F6F6FAFAFAFAFAFAF6F6F6F6F6F6",
      INIT_31 => X"2424242424242424242424244444486868686868686868686868686869696969",
      INIT_32 => X"2424242424242424242424242424242420202020242424242424242424242424",
      INIT_33 => X"4444444444444444444424242424242424242424242424242424242424242424",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAFADAD6B16D48444444",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"FBFBFFFBFBFBFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"B6B6B6B6B6D7D7D7D7DBDBDBDBDBDBDBDBDBDBDBDBDBFBFBFBFBFBFBFBFBFBFB",
      INIT_38 => X"D6B6B6B6B6B6D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7B7B7B7B7B7B7D7D7D7D7D7",
      INIT_39 => X"4949696969696D6D6D8D8D8D8D8D8D91929292B2B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_3A => X"8D69686868686848444444444444444444242424242424444444484848484848",
      INIT_3B => X"D6D6D6D6D6F6F6F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6B2B1B1B1B1B1B1B1918D",
      INIT_3C => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_3D => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_3E => X"B2B2B2B2B2B2D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_3F => X"ADADADADADADADADADADADADADADADADADADADADADB2B2B2B2B2B2D2B2B2B2B2",
      INIT_40 => X"B2B2B2B2B2B2B2B2B2B2B2B2AEAEB2B2B2B2B2B2B2D2D2B2B2B2B2B2B2ADADAD",
      INIT_41 => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B2B2B2D2D6D6D6D6D6D2D2B2B2",
      INIT_42 => X"919191B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B18D8D8D8D8D8DB1B1B1B1B1B1B1",
      INIT_43 => X"8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D",
      INIT_44 => X"D5B5B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B191919191B1B1B1B18D8D8D8D8D8D",
      INIT_45 => X"D5D5D5D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DAD6D6DAFAFAFAFADAD6D6D6D5D5",
      INIT_46 => X"D6D6D6D5D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D5D5D5D5D5D5D5D5D5D5D5D5",
      INIT_47 => X"D1D1D1D1D5D5D1D1D1D1D1D1D1D5D5D5D5D5D5D6D6D6D6D6D6D6D6D6D6D6F6F6",
      INIT_48 => X"D6D6D6D6D6D6D6D6F6D6D6D5D5D1D1D1D5D5D5D5D5D5D5D5D5D5D5D5D1D1D1D1",
      INIT_49 => X"68686868686888898DADB1B1D1D6D6F6F6F6F6F6FAFAFAFAF6F6F6F6F6F6F6F6",
      INIT_4A => X"2424242424242424242424444448486868686868686868686868686969696969",
      INIT_4B => X"2424242424242424242424242424242020202024242424242424242424242424",
      INIT_4C => X"4444444444444444444444442424242424242424242424242424242424242424",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAFADAD6B18D68444444",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FBFBFFFBFBFBFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"B6B6B6B6B6D7D7D7DBDBDBDBDBDBDBDBDBDBDBDBDBFBFBFBFBFBFBFBFBFBFBFB",
      INIT_51 => X"B6B6B6B6B6B6D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7B7B6B6B6B6B7D7D7D7D7B7",
      INIT_52 => X"4848484969696969696D6D6D6D8D8D8D8D919292B2B6B6B6B6B6B6B6B6B6B6B6",
      INIT_53 => X"6968686868686848444444444444444444242424242424444444484848484844",
      INIT_54 => X"D6D6D6D6D6F6FAFAF6D6D6D6D6D6D6D6D6D6D6D6D6B2B1B1B18D8D8D8D8D8D8D",
      INIT_55 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_56 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_57 => X"B2B2D2D2D2D2D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_58 => X"ADADADADADADADADADADADADADADADADADADADADADADB2B2B2B2B2B2B2B2B2B2",
      INIT_59 => X"B2B2B2B2B2B2B2B2B2AEAEADADADAEB2B2B2B2B2B2B2B2B2B2B2B2B2AEADADAD",
      INIT_5A => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B2B2D2D6D6D6D6D6D2D2B2B2",
      INIT_5B => X"919191B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B18D8D8DB1B1B1B1B1B1B1B1",
      INIT_5C => X"8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D",
      INIT_5D => X"D5D5D5D5B5B5B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B18D8D8D8D8D8D",
      INIT_5E => X"D5D5D5D5D5D6D6D5D5D6D6D6D6D6D6D6D6D6D6D6D6D6DAFAFAFAD6D6D6D6D6D5",
      INIT_5F => X"D6D6D6D5D5D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D5D5D5D5D5D5D5D5D5D5D5D5",
      INIT_60 => X"D1D1D1D1D1D1D1D1D1D1D1D5D5D5D5D5D5D5D6D6D6D6D6D6D6D6D6D6D6D6F6F6",
      INIT_61 => X"D6D6D6D5D5D5D6D6F6F6D6D5D1D1D1D1D5D5D5D5D5D5D5D5D5D5D5D1D1D1D1D1",
      INIT_62 => X"686868686888898DADADB1D1D6D6F6F6F6F6FAF6F6FAFAFAF6F6F6F6F6F6F6F6",
      INIT_63 => X"2424242424242424244444444448686868686868686868686868686969898969",
      INIT_64 => X"2424242424242424242424242424242020202024242424242424242424242424",
      INIT_65 => X"4444444444444444444444444444242424242424242424242424242424242424",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFAFADAD6B28D68444444",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FBFBFFFBFBFBFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"B6B6B6B6B7D7D7DBDBDBDBDBDBDBDBDBDBDBDBFBFBFBFBFBFBFBFBFBFBFBFBFB",
      INIT_6A => X"B6B6B6B6B6D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7B7B6B6B6B6B7B7D7D7D7D7",
      INIT_6B => X"444444484849496969696969696D6D6D6D8D8D9292B2B2B6B6B6B6B6B6B6B6B6",
      INIT_6C => X"6868686868684844444444444444444444442424242444444444444848484444",
      INIT_6D => X"D6D6D6D6D6F6FAF6D6D6D6D6D6D6D6D6D6D6D6D6B2B1B1918D8D8D8D8D8D8D69",
      INIT_6E => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_6F => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_70 => X"D2D2D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_71 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADB2B2B2B2B2B2B2",
      INIT_72 => X"B2B2B2B2B2B2B2B2B2AEADADADADB2B2B2B2B2B2B2B2B2B2B2B2B2B2AEADADAD",
      INIT_73 => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B2B2D2D6D6D6D6D6D2D2D2B2",
      INIT_74 => X"919191B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1",
      INIT_75 => X"8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D",
      INIT_76 => X"D6D5D5D5D5D5B5B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B18D8D8D8D8D8D",
      INIT_77 => X"D5D5D5D5D5D5D5D5D5D5D5D6D6D6D6D6D6D6D6D6D6D6D6DADADAD6D6D6D6D6D6",
      INIT_78 => X"D6D6D6D6D5D1D1D1D1D1D5D5D1D1D1D1D1D1D1D5D5D5D5D5D5D5D5D5D5D5D5D5",
      INIT_79 => X"D1D1D5D1D1D1D1D1D1D1D5D5D5D5D5D5D5D5D6D6D6D6D6D6D6D6D6D6D6D6F6F6",
      INIT_7A => X"D6D6D6D5D5D1D6D6F6F6F6D6D1D1D1D1D1D5D5D5D5D5D5D5D5D5D5D1D1D1D1D1",
      INIT_7B => X"6868686889898D8DADB1D1D1D6F6F6F6F6FAFAF6F6F6F6F6F6F6F6F6F6D6D6D6",
      INIT_7C => X"24242424242424444444444848686868686868686868686868686969698D8969",
      INIT_7D => X"2424242424242424242424242424242424202024242424242424242424242424",
      INIT_7E => X"4444444444444444444444444444442424242424242424242424242424242424",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFBFBFAFAFADAB6916D484444",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__7_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__7_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => addra(11),
      I1 => addra(12),
      I2 => addra(10),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__7_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(14),
      I2 => addrb(12),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__7_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized36\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized36\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized36\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized36\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__8_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__8_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FBFBFFFBFBFBFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"B7B6B6B6D7D7DBDBDBDBDBDBDBDBDBDBDBDBFBFBFBFBFBFBFBFBFBFBFBFBFBFB",
      INIT_03 => X"B6B6B6B6D6D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7B7B7B6B6B6B7B7D7D7D7",
      INIT_04 => X"44444444444448484949494949696969696D6D8D919292B2B2B2B6B6B6B6B6B6",
      INIT_05 => X"6868686868484444444444444444444444444444244444444444444448484444",
      INIT_06 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2B2B2B2B2B2B1B18D8D8D8D6D6D69696968",
      INIT_07 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_08 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_09 => X"D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_0A => X"ADADAEAEAEADADADADADADADADADADADADADADADADADADADADADB2B2B2B2D2D2",
      INIT_0B => X"D2B2B2B2B2B2B2B2B2B2ADADADADB2B2B2B2B2B2B2B2B2B2AEAEAEB2B2AEADAD",
      INIT_0C => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B2B2D2D6D6D6D6D6D2D2D2D2",
      INIT_0D => X"9191B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1",
      INIT_0E => X"8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D",
      INIT_0F => X"D6D6D5D5D5D5D5B1B1B1B1B1B1B1B1B1B1B1B1B1B1919191918D8D8D8D8D8D8D",
      INIT_10 => X"D5D5D5D5D5D5D5D5D5D5D5D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADAD6D6D6",
      INIT_11 => X"F6D6D6D6D5D5D5D5D5D5D5D5D5D1D1D1D1D1D5D5D5D5D5D5D5D5D5D5D5D5D5D5",
      INIT_12 => X"D1D5D5D1D1D1D1D1D1D1D5D5D5D5D5D5D5D5D6D6F6F6D6D6D6D6D6D6D6D6F6F6",
      INIT_13 => X"D6D6D6D6D5D5D6F6F6F6F6D6D5D1D1D1D1D5D5D5D5D5D5D5D5D5D1D1D1D1D1D1",
      INIT_14 => X"68686868898D8DADADB1D1D6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6D6D6D6",
      INIT_15 => X"2424242424244444444444486868686868686868686868686868686969898969",
      INIT_16 => X"2424242424242424242424242424242424242424242424242424242424242424",
      INIT_17 => X"4444444444444444444444444444442424242424242424242424242424242424",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFBFBFAFADAD6B18D684444",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"FBFBFFFBFBFBFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"B7B7B6B7D7D7DBDBDBDBDBDBDBDBDBDBDBDBFBFBFBFBFBFBFBFBFBFBFBFBFBFB",
      INIT_1C => X"B6B6B6B6D6D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7B7B6B6B6B7D7D7",
      INIT_1D => X"444444444444444444444444444444484949696D6D91929292B2B6B2B6B6B6B6",
      INIT_1E => X"6848484848444444444444444444444444444444444444444444444444444444",
      INIT_1F => X"D6D6D6D6D6D6D6D6D6D6D6D6D2B2B2B2B1B1B1B1B1B18D8D6969696969696868",
      INIT_20 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_21 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_22 => X"D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_23 => X"ADADAEAEADADADADADADB1ADADADADADADADADADADADADADADADB2B2B2B2D2D2",
      INIT_24 => X"D2D2D2B2B2B2B2B2B2B2B1ADADB1B2B2B2B2B2B2B2B2B2B2AEAEAEB2B2B2AEAE",
      INIT_25 => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B2B2B2D2D6D6D6D6D6D6D6D6D2",
      INIT_26 => X"91B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1",
      INIT_27 => X"8D8D8D8D8C8C8D8D8D8D8D8D8D8D8D8D8D8C8C8C8D8D8D8D8D8D8D8D8D8D8D8D",
      INIT_28 => X"D6D6D6D5D5D5D5D5B1B1B1B1B1B1B1B1B1B1B1B1918D8D8D8D8D8D8D8D8D8D8D",
      INIT_29 => X"D5D5D5D5D5D5D5D5D5D5D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADAFAFAFAFAFA",
      INIT_2A => X"F6F6D6D6D5D5D5D5D5D5D5D5D5D5D5D1D1D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5",
      INIT_2B => X"D5D5D5D1D1D1D1D1D1D1D5D5D5D5D5D5D5D6D6D6F6F6D6D6D6D6D6D6D6D6D6F6",
      INIT_2C => X"D6D6D6D6D6D6D6F6F6F6F6D6D5D1D1D1D1D5D5D5D5D5D5D5D5D1D1D1D1D1D1D1",
      INIT_2D => X"686868898D8DADB1B1D1D6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6D6D6D6",
      INIT_2E => X"2424242424444444444448686868686868686868686868686868686869696969",
      INIT_2F => X"2424242424242424242424242424242424242424242424242424242424242424",
      INIT_30 => X"4444444444444444444444444444444444242424242424242424242424242424",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFAFADAD6B2918D6844",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"FBFBFBFBFBFBFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"D7B7B7B7D7D7DBDBDBDBDBDBDBDBDBDBDBDBFBFBFBFBFBFBFBFBFBFBFBFBFBFB",
      INIT_35 => X"B6B6B6B6D6D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7DBDBD7D7B6B6B6B7D7D7",
      INIT_36 => X"4444242424244444444444242424242444444849696D8D919292B2B2B2B2B6B6",
      INIT_37 => X"4844444444444444444444444444444444444444444444444444444444444444",
      INIT_38 => X"D6D6D6D6D6D6D6D6D6D6D6B2B2B2B1B1B1B1B1B1B18D8D696868686969696868",
      INIT_39 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_3A => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_3B => X"D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_3C => X"ADADAEADADADADADADADADAEAEADADADADADADADADADADADADADB2B2B2B2D2D2",
      INIT_3D => X"D6D2D2D2D2D2D2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2AEAEAEAEB2B2B2B2AE",
      INIT_3E => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B2B2B2D2D6D6D6D6D6D6D6D6D6",
      INIT_3F => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1",
      INIT_40 => X"8D8D8C8C8C8C8D8D8D8D8D8C8C8C8C8C8C8C8C8C8D8D8D8D8D8D8D8D8D8DB1B1",
      INIT_41 => X"D6D6D5D5D5D5D5D5D5B5B1B1B1B1B1B1B1B18D8D8D8D8D8D8D8D8D8D8D8D8D8D",
      INIT_42 => X"D1D5D5D5D5D5D5D5D5D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADADADADADADA",
      INIT_43 => X"F6F6D6D6D6D5D5D5D6D6D6D6D5D5D5D5D5D1D1D5D5D5D5D5D5D5D5D5D5D5D1D1",
      INIT_44 => X"D1D1D1D1D1D1D1D1D1D1D1D5D5D5D5D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_45 => X"F6F6F6F6F6F6F6F6F6F6F6D6D5D1D1D1D1D1D5D5D5D5D5D5D5D1D1D1D1D1D1D1",
      INIT_46 => X"686888898DADB1D1D1D6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_47 => X"2420242444444444444868686868686868686868686868686868686868686868",
      INIT_48 => X"2424242424242424242424242424242424242424242424242424242424242424",
      INIT_49 => X"4444444444444444444444444444444444442424242424242424242424242424",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFADAD6D6D6B18D6868",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FBFBFBFBFBFBFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"D7B7B7D7D7DBDBDBDBDBDBDBDBDBDBDBDBDBDBFBFBFBFBFBFBFBFBFBFBFBFBFB",
      INIT_4E => X"B6B6B6B6B6B6D7D7D7D7D7D7DBDBD7D7D7D7D7D7D7DBDBDBDBDBD7B7B6B6D7D7",
      INIT_4F => X"44444444444444444444442424242424444444444849696D8D929292B2B2B2B6",
      INIT_50 => X"4444444444444444444448484844444444444444444444444444444444444444",
      INIT_51 => X"D6D6D6D6D6D6D6D6D6D6B2B2B1B1B1B1B1B1B1AD8D8D8D686868686869696848",
      INIT_52 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_53 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_54 => X"D2D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_55 => X"ADADADADADADADADADADADAEAEAEADADADADADADAEB2B2B2AEAEB2B2B2D2D2D2",
      INIT_56 => X"D6D6D6D2D2D2D2D2B2B2B2B2B2B2B2B2B2B2B2B2B2B2AEAEB2B2B2B2B2B2B2AE",
      INIT_57 => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B2B2B2D2D2D6D6D2D6D6D6D6D6",
      INIT_58 => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1",
      INIT_59 => X"8D8D8D8C8C8C8D8D8D8D8D8C8C8C8C8C8C8C8C8C8D8D8D8D8D8D8D8D8DB1B1B1",
      INIT_5A => X"D6D6D5D5D5D5D5D5D5B5B1B1B1B1B1B1B1B18D8D8D8D8D8D8D8D8D8D8D8D8D8D",
      INIT_5B => X"D1D5D5D5D5D5D5D5D5D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADA",
      INIT_5C => X"F6D6D6D6D6D6D6D6D6D6D6D6D6D5D5D5D5D1D1D1D5D5D5D5D5D5D5D5D5D5D1D1",
      INIT_5D => X"D1D1D1D1D1D1D1D1D1D1D1D1D5D5D6D6D6D6D6D6D6F6D6D6F6F6F6F6F6D6D6D6",
      INIT_5E => X"F6F6F6F6F6F6F6F6F6F6F6D6D1D1D1D1D1D1D5D5D5D5D5D5D5D1D1D1D1D1D1D1",
      INIT_5F => X"6889898DADB1D1D6D6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_60 => X"2020242444444448486868686868686868686868686868686868686868686868",
      INIT_61 => X"2424242424242424242424242424242424242424242424242424242424242424",
      INIT_62 => X"4444444444444444444444444444444444444444242424242424242424242424",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAFADAD6D6B1B18D68",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FBFBFBFBFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"B7B7B7D7D7D7D7DBDBDBDBDBDBDBDBDBDBDBDBFBFBFBFBFBFBFBFBFBFBFBFBFF",
      INIT_67 => X"B6B6B6B6B6B6B6D6B6B6B6D7D7DBD7D7D7D7DBDBDBDBDBDBDBDBDBD7B7B7D7D7",
      INIT_68 => X"444444444444444444444424242424444424242424444849696D8E92929292B2",
      INIT_69 => X"4444444444444444444444484848444444444444444444444444444444444444",
      INIT_6A => X"D6D6D6D6D6D6D6D6D6D2B2B2B1B1B1B1B1B1AD8D8D8D69684848686868686848",
      INIT_6B => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_6C => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_6D => X"D2D2D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_6E => X"AEADADADADADADADADADAEAEAEADADADADADADADAEB2B2B2B2B2B2B2B2D2D2D2",
      INIT_6F => X"D6D6D6D6D6D2D2D2B2B2B2B2B2B2B2B2B2B2B2B2B2AEAEAEAEB2B2B2B2B2B2AE",
      INIT_70 => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B2B2B2B2B2D2D6D6D6D6D6D6D6D6",
      INIT_71 => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1",
      INIT_72 => X"8D8D8D8D8D8D8D8D8D8D8D8C8C8C8C8C8C8C8C8C8D8D8D8D8D8D8D8DB1B1B1B1",
      INIT_73 => X"D6D6D5D5D5D5D5D5B5B1B1B1B1B1B1B1B1B18D8D8D8D8D8D8D8D8D8D8D8D8D8D",
      INIT_74 => X"D5D5D5D5D5D5D5D5D5D5D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DAFAFA",
      INIT_75 => X"F6D6D6D6D6D6D6D6D6D6D6D6D6D5D5D5D1D1D1D1D1D5D5D5D5D5D5D5D5D5D5D1",
      INIT_76 => X"D1D1D1D1D1D1D1D1D1D1D1D5D5D6D6D6D6D6D6D6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_77 => X"F6F6F6F6F6F6F6F6F6F6F6D6D1D1D1D1D1D1D1D1D5D5D1D1D1D1D1D1D1D1D1D1",
      INIT_78 => X"898D8DADB1D1D2D6F6F6F6F6F6FAFAFAF6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_79 => X"2020244444484868686868686868686868686868686868686868686868686888",
      INIT_7A => X"2424242424242424242424242424242424242424242424242424242424242424",
      INIT_7B => X"6864444444444444444444444444444444444848444424242424242424242424",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFBFAFADAD6D6B1B18D8D",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"FBFBFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"B7B7B7B7B7D7D7D7DBDBDBDBDBDBDBDBDBDBDBFBFBFBFBFBFBFBFBFBFBFBFBFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__8_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__8_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => addra(11),
      I1 => addra(12),
      I2 => addra(10),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__8_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(14),
      I2 => addrb(12),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__8_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized37\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized37\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized37\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized37\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__15_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__15_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"B2B2B6B6B6B6B6B6B6B6B6B6D7D7D7D7D7D7D7DBDBDBDBDBDBDBDBD7D7B7D7D7",
      INIT_01 => X"44444444444444444444444444444444442424202024244449496D6D8D8E9292",
      INIT_02 => X"4444444448484444444444444848444444444444444444444444442424242424",
      INIT_03 => X"D6D6D6D6D6D6D6D6D6D2B2B2B1B1B1B1B1AD8D8D8D8D69684848686868686848",
      INIT_04 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_05 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_06 => X"B2B2D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_07 => X"B2B2B2AEAEAEADADAEAEAEAEAEADADADADADADADADAEAEB2B2B2B2B2B2D2D2D2",
      INIT_08 => X"D6D6D6D6D6D6D2D2B2B2B2B2B2B2B2B2B2B2B2B2B2AEAEAEAEAEAEAEB2B2B2B2",
      INIT_09 => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B2B2B2D2D2D6D6D6D6D6D6D6",
      INIT_0A => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1",
      INIT_0B => X"8D8D8D8D8D8D8D8D8D8D8D8D8C8C8C8C8D8D8D8D8D8D8D91919191B1B1B1B1B1",
      INIT_0C => X"D6D6D6D5D5D5D5D5B1B1B1B1B1B1B1B1B1B18D8D8D8D8D8D8D8D8C8C8D8D8D8D",
      INIT_0D => X"D5D5D5D5D5D5D5D5D5D5D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DAFAFA",
      INIT_0E => X"F6D6D6D6D6D6D6D6D6D6D6D6D5D5D5D1D1D1D1D1D1D1D1D5D5D5D5D5D5D5D5D5",
      INIT_0F => X"D1D1D1D1D1D1D1D1D1D1D5D5D6D6D6D6D6D6D6D6F6F6F6D6F6F6F6F6F6F6F6F6",
      INIT_10 => X"F6F6F6F6F6F6F6F6F6F6D6D5D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1",
      INIT_11 => X"8DADADB1D1D2D6F6F6F6F6F6F6FAFAF6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_12 => X"2024444444686868686868686868686464646868686868686868686868688889",
      INIT_13 => X"2424242424242424242424242424242424242424242424444424242424242424",
      INIT_14 => X"8D68444444444444444444444448484848484848484844242424242424242424",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFBFBFAFAFAD6D6B1B1B18D",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FBFBFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"D7B7B7B7B7D7D7D7D7DBDBDBDBDBDBDBDBDBDBDBFBFBFBFBFBFBFBFBFBFBFBFB",
      INIT_19 => X"92B2B2B6B6B6B6B6B6B6B6B6D7D7D7D7D7D7D7DBDBDBDBDBDBDBDBDBDBD7D7D7",
      INIT_1A => X"242424244444444444444444444444444424242020202424444449696D6D8D92",
      INIT_1B => X"4848484848484848444444444444444444442424242424244424242424242424",
      INIT_1C => X"D6D6D6D6D6D6D6D6D2B2B2B1B1B1B1B1AD8D8D8D8D8D69684444484868484848",
      INIT_1D => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_1E => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_1F => X"B2B2B2D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_20 => X"AEB2B2AEAEAEAEADADADAEAEAEADADADADADADADADADADADADB2B2B2B2B2B2B2",
      INIT_21 => X"D6D6D6D6D6D6D2D2D2B2B2B2B2B2B2B2B2B2B2B2B2B2B2AEADADADADAEAEAEB2",
      INIT_22 => X"B1B1B1B1B1B1B1B1D1D1D1D1D1D5D1B1B1B1B1B1B2B2B2D2D6D6D6D6D6D6D6D6",
      INIT_23 => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1",
      INIT_24 => X"8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8DB1B1B1B1B1B1B1B1B1B1B1B1",
      INIT_25 => X"D6D6D6D5D5D5D5B5B1B1B1B1B1B1B1B1B1B1918D8D8D8D8D8D8D8C8C8D8D8D8D",
      INIT_26 => X"D5D5D5D5D5D5D5D5D5D5D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADA",
      INIT_27 => X"F6D6D6D6D6D6D6D6D6D6D6D6D5D5D5D1D1D1D1D1D1D1D1D1D1D5D5D5D5D5D5D5",
      INIT_28 => X"D1D1D1D1D1D1D1D1D1D5D5D6D6D6D6D6D6D6D6D6F6F6D6D6D6D6D6F6F6F6F6F6",
      INIT_29 => X"F6F6F6F6F6F6F6F6F6F6D5D5D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1",
      INIT_2A => X"ADB1D1D1D6D6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6D6F6F6",
      INIT_2B => X"244444444868686868686864646464646468686868686868646868686868898D",
      INIT_2C => X"2424242424242424242424242424242424242424242444444444442424242424",
      INIT_2D => X"AD89644444444444444444444448484848484848484848444444444444444444",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFBFBFAFAFAFAD6B2B1B1B1",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FBFBFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"D7D7D7D7D7D7D7D7D7DBDBDBDBDBDBDBDBDBDBDBDBFBFBFBFBFBFBFBFFFFFBFB",
      INIT_32 => X"9292B2B2B6B6B6B6B6B6B6B6D6D7D7D7D7D7D7D7D7D7DBDBDBDBDBDBDBDBD7D7",
      INIT_33 => X"2424242424242444444444444444444444442424242024242424444969696D6D",
      INIT_34 => X"4848484848444444444444444444444424242424242424242424242424242424",
      INIT_35 => X"D6D6D6D6D6D6D6D6D2B2B1B1B1B1B1AD8D8D8D8D8D6968684444444448484848",
      INIT_36 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_37 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_38 => X"B2B2B2B2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_39 => X"AEAEAEAEAEAEADADADADADAEAEAEAEAEAEADADADADADADADADAEB2B2B2B2B2B2",
      INIT_3A => X"D6D6D6D6D6D6D6D2D2D2D2D2D2D2D2B2B2B2B2B2B2B2B2B2AEADADADADADAEAE",
      INIT_3B => X"B1B1B1B1B1B1B1D1D5D5D5D5D5D5D1D1B1B1B1B1B2B2D2D2D6D6D6D6D6D6D6D6",
      INIT_3C => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B5B5B5B5B1B1B1B1B1B1B1B1B1B1B1B1B1",
      INIT_3D => X"8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D91B1B1B1B1B1B1B1B1B1B1B1B1B1",
      INIT_3E => X"D6D6D6D5D5D5D5B1B1B1B1B1B1B1B1B1B1B1B1918D8D8D8D8D8D8D8D8D8D8D8D",
      INIT_3F => X"D1D5D5D5D5D5D5D5D5D5D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_40 => X"F6F6F6D6D6D6D6D6D6D6D6D6D5D5D5D1D1D1D1D1D1D1D1D1D1D1D5D5D5D5D1D1",
      INIT_41 => X"D1D1D1D1D1D1D1D5D5D5D6D6D6D6D6D6F6F6F6D6D6D6D6D6D6D6D6D6F6F6F6F6",
      INIT_42 => X"F6F6F6D6D6D6D6D6F6F6D5D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1",
      INIT_43 => X"B1D1D2D6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6D6D6D6F6",
      INIT_44 => X"4444444868686868686844444444646468686868686868686468686888898DAD",
      INIT_45 => X"4444444424242424242424242424242424242424242444444444442424242424",
      INIT_46 => X"B18D684444444468444444444448484848484848484848484848484848484444",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFBFAFAFAFAD6D6B1B1B1",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FBFBFBFBFFFFFFFBFBFBFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"DBDBD7D7D7D7D7D7DBDBDBDBDBDBDBDBDBDBDBDBDBFBFBFBFBFBFFFFFFFFFBFB",
      INIT_4B => X"8D92B2B2B2B2B6B6B6B6B6B6D7D7D7D7D7D7D7D7D7D7DBDBDBDBDBDBDBDBDBDB",
      INIT_4C => X"2020202024242424242424242424244444444444242424242424244449496969",
      INIT_4D => X"4848484844444444444444242424242424202020202024242424242424242420",
      INIT_4E => X"D6D6D6D6D6D6D2D2B2B1B1B1B1B1AD8D8D8D8D69696868484444444444484848",
      INIT_4F => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_50 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_51 => X"B2B2B2B2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_52 => X"AEAEAEAEAEAEADADADADADAEAEAEAEAEAEAEADADADADADADADAEB2B2B2B2B2B2",
      INIT_53 => X"D6D6D6D6D6D6D6D6D6D2D2D2D2D2D2D2B2B2B2B2B2B2B2B2B2ADADADADADADAE",
      INIT_54 => X"B1B1B1B1B1B1B1D5D5D5D5D5D5D5D1B1B1B1B1B2B2B2D2D6D6D6D6D6D6D6D6D6",
      INIT_55 => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B5B6B6B6B5B5B5B1B1B1B1B1B1B1B1B1B1",
      INIT_56 => X"8D8D8D8D8D8D8D8D8D8D8D8D8D9191B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1",
      INIT_57 => X"D6D6D6D5D5D5D5B1B1B1B1B1B1B1B1B1B1B1918D8D8D8D8D8D8D8D8D8D8D8D8D",
      INIT_58 => X"D1D1D1D5D5D5D5D5D5D5D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_59 => X"F6F6F6D6D6D6D6D6D6D6D5D5D5D5D5D1D1D1D1D1D1D1D1D1D1D1D5D5D5D1D1D1",
      INIT_5A => X"D1D1D1D1D1D1D5D5D5D6D6D6D6D6D6D6F6F6F6D6D6D6D6D6D6D6D6D6F6F6F6F6",
      INIT_5B => X"F6F6D6D6D6D5D5D6F6D5D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1",
      INIT_5C => X"D1D2D6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6D6D6D6F6",
      INIT_5D => X"444448686868686868686444444464686868686868686868686888898D8DADB1",
      INIT_5E => X"4444444444442424242424242424242424242420242444444444242424444444",
      INIT_5F => X"B18D886868686868684844444448484848444444444848484848484848484444",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFAFAFAFAD6D6D6D2B1",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FBFBFBFBFBFFFBFBFBFBFBFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"DBDBDBDBD7D7DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFBFBFBFBFBFFFFFFFFFBFB",
      INIT_64 => X"6D8D92929292B2B6B6B6B6D6D7D7D7D7D7D7D7D7D7D7D7DBDBDBDBDBDBDBDBDB",
      INIT_65 => X"2020202020202424242420202020242444444444442424242424242444454949",
      INIT_66 => X"4848484444444444442424242424202020202020202024242424242424242420",
      INIT_67 => X"D6D6D6D6D6D6D6D6D2B1B1B1B1AD8D8D8D8D6969686868484444444448484848",
      INIT_68 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_69 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_6A => X"B2B2B2B2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_6B => X"AEAEB2B2AEAEAEAEADAEAEAEAEAEAEAEAEAEAEADADADAEAEB2B2B2B2B2B2B2B2",
      INIT_6C => X"D6D6D6D6D6D6D6D6D6D6D6D6D2D2D2D2D2B2B2B2B2B2B2B2B2B2ADADADADADAE",
      INIT_6D => X"B1B1B1B1B1B1B1D5D5D5D5D5D5D5D1D1B1B2B2B2D2D2D6D6D6D6D2D6D6D6D6D6",
      INIT_6E => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B6B6D6D6B5B5B5B5B1B1B1B1B1B1B1B1B1",
      INIT_6F => X"8D8D8D8D8D8D91B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B5",
      INIT_70 => X"D6D6D6D5D5D5B5B1B1B1B1B1B1B1B1B1B1918D8D8D8C8C8D8D8D8D8D8D8D8D8D",
      INIT_71 => X"B1D1D1D5D5D5D5D5D5D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_72 => X"F6F6F6D6D6D6D6D5D6D5D5D5D5D5D5D1D1D1D1D1D1D1D1D1D1D1D5D5D1D1D1D1",
      INIT_73 => X"D5D5D5D1D1D1D5D5D6D6D6D6D6D6D6D6D6F6F6F6D6D6D6D6D6D6D6F6F6F6F6F6",
      INIT_74 => X"F6D6D6D5D5D1D1D5D5D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D5D5D5",
      INIT_75 => X"D6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6D6D6D6F6",
      INIT_76 => X"48686868686868686868686864646868686868686868686868888D8DADB1D1D1",
      INIT_77 => X"4444444444442424242444242424242424242020202444444424242444444444",
      INIT_78 => X"B1AD8D8868686868686844444444444444444444444448484848484848484444",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFAFAFAD6D6D6D6D1",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"FBFBFBFBFBFBFBFBFBFBFBFBFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFBFBFBFBFBFBFFFFFFFFFBFB",
      INIT_7D => X"696D8E8E929292B6B6B6D6D7D7D7D7D7D7D7D7D7B6D7D7DBDBDBDBDBDBDBDBDB",
      INIT_7E => X"2020202020202024202020202020202424444444242424242424242424244445",
      INIT_7F => X"4844444424242424242424242020202020202020202424242420202020202020",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__15_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__15_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => addra(11),
      I1 => addra(12),
      I2 => addra(10),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__15_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(14),
      I2 => addrb(12),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__15_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized38\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized38\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized38\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized38\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__16_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__16_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"D6D6D6D6D6D6D6D6D6B1B1B1B18D8D8D8D896968686868444444444848484848",
      INIT_01 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_02 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_03 => X"B2B2B2B2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_04 => X"AEAEB2B2AEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEB2B2B2B2B2B2B2D2B2B2",
      INIT_05 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D2D2D2B2B2B2B2B2B2B2B2B2B2AEAEADAEAEAE",
      INIT_06 => X"B1B1B1B1B1B1B1D1D5D5D5D5D5D5D5D1D2D2D2D2D2D6D6D6D6D2D2D6D6D6D6D6",
      INIT_07 => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B6B6D6D6B6B5B5B5B5B5B1B1B1B1B1B1B1",
      INIT_08 => X"8D8D8D91B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B5B5B5B1B5B5D5D5D5",
      INIT_09 => X"D6D6D5D5D5D5B5B1B1B1B1B1B1B1B1918D8D8D8C8C8C8C8D8D8D8D8D8D8D8D8D",
      INIT_0A => X"B1B1D1D5D5D5D5D5D5D5D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_0B => X"F6F6F6D6D6D5D5D5D5D5D5D5D5D5D5D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1B1",
      INIT_0C => X"D6D6D6D5D1D1D5D6D6D6D6D6D6D6D6D6D6F6F6F6F6F6F6D6D6F6F6F6F6F6F6F6",
      INIT_0D => X"D6D6D5D1D1D1D1D1D1D1D1D1D1D1D1D2D2D2D2D1D1D1D1D1D1D1D1D1D1D5D5D5",
      INIT_0E => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6D6D5D6D6",
      INIT_0F => X"686868686868686868686868686868686868686464646868898DADB1B1D1D6F6",
      INIT_10 => X"4444484844444424444444442424444424242420202424444444444444444848",
      INIT_11 => X"B1B1AD8D8D686868686844444444444444444444444848484848444848444444",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFAFAFAD6D6D6D6D1",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"FBFBFBFBFBFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFBFBFBFBFBFBFFFFFFFBFBFB",
      INIT_16 => X"49696D6D8D8D92B2B2B6B6B6D6D7D7D7D7D7D7B7B6B7D7DBDBDBDBDBDBDBDBDB",
      INIT_17 => X"2020202020202424242020202020202024242424242424242424242424242444",
      INIT_18 => X"4844442424242020242424242020202020202024242424242020202020202020",
      INIT_19 => X"D6D6D6D6D6D6D6D6D6B1B1B18D8D8D8D89696868686848444444486868696848",
      INIT_1A => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_1B => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_1C => X"B2B2D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_1D => X"B2AEAEAEAEAEAEAEAEAEAEAEAEADADADADADAEAEAEB2B2B2B2B2B2B2B2D2D2D2",
      INIT_1E => X"D6D6D6D6D6D6D6D6D6D6D6D6D2D2D2D2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_1F => X"B1B1B1B1B1B1B1B1D5D5D5D5D5D5D6D6D6D6D6D6D6D6D6D2D2D2D2D6D6D6D6D6",
      INIT_20 => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B6B6D6D6D6B5B5D5D5D5D5B5B5B1B1B1B1",
      INIT_21 => X"91B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B5B5D5D5D5D5D5D5D5D5D5D5",
      INIT_22 => X"D6D6D5D5D5D5B5B1B1B1B1B1B1B1918D8D8D8D8D8C8C8D8D8D8D8D8D8D8D8D8D",
      INIT_23 => X"B1B1D1D1D5D5D5D5D5D5D6D6D6D5D5D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_24 => X"F6F6D6D6D6D5D5D5D5D5D5D5D5D5D5D5D1D1D1D1D1D1D1D1D1D1D1D1D1D1B1B1",
      INIT_25 => X"D6D6D6D6D1D2D6D6D6D6D6D6D6D6D6D6D6D6D6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_26 => X"F6D6D5D1D1D1D1D1D1D1D1D1D1D1D2D2D2D2D2D2D1D1D1D1D1D1D1D1D1D5D5D6",
      INIT_27 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6D6D6D6D6",
      INIT_28 => X"68686868686868686868686868686868686868686868898D8DADB1D1D2D6F6F6",
      INIT_29 => X"4444484848444444444444444444444444442424242444444444444444486868",
      INIT_2A => X"D1B1B1AD8D686868684844444444444444444444484848484848444444444444",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFAFAFAF6D6D6D6D1",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FBFBFBFBFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFBFBFBFBFBFBFBFBFBFBFBFB",
      INIT_2F => X"444969696D6D8E92B2B6B6B6B6B6D7D7D7D7D7B6B6D7DBDBDBDBDBDBDBDBDBDB",
      INIT_30 => X"2020202020202424242420202020202020202020202424242424242424242424",
      INIT_31 => X"4444242424202020202024202020202020202024242424202020202020202020",
      INIT_32 => X"D6D6D6D6D6D6D6D6D6B1B1B18D8D8D8969686868686848444448686868684848",
      INIT_33 => X"D6D6D6D6D6D6D6D6D6D6F6F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_34 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_35 => X"D2D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_36 => X"B2B2AEAEAEAEAEAEAEAEAEAEAEADADADAEAEAEAEAEAEB2B2B2B2B2B2B2D2D2D2",
      INIT_37 => X"D6D6D6D6D6D6D6D6D6D6D6D6D2D2D2D2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_38 => X"B1B1B1B1B1B1B1B1D1D5D5D5D5D5D6D6D6D6D6D6D6D6D6D2D2D2D2D6D6D6D6D6",
      INIT_39 => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B6B6B6B5B5B5B5D5D5D5D5D5D5B5B1B1",
      INIT_3A => X"B1B1B1B1B1B1B1B1B1B1B1B5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5",
      INIT_3B => X"D6D6D5D5D5D5D5B1B1B1B1B1B1B18D8D8D8D8D8D8D8D8D8D9191B1B1B1B1B1B1",
      INIT_3C => X"B1D1D1D1D5D5D5D5D5D5D5D5D5D5D5D5D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_3D => X"F6F6D6D6D6D6D5D5D6D5D5D5D5D5D5D5D5D5D1D5D5D5D5D5D1D1D1D1D1D1B1B1",
      INIT_3E => X"D6D6D6D6D6D2D2D6D6D6D6D6D6D6D6D6D6D6D6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_3F => X"F6F6D5D1D1D1D1D1D1D1D1D1D2D2D2D2D2D2D2D2D2D2D1D1D1D1D1D1D1D5D5D6",
      INIT_40 => X"FAFAFAF6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6D6D6D6",
      INIT_41 => X"484868686844446868686868686868686868686888898DADB1B1D1D6F6F6F6FA",
      INIT_42 => X"4444484848444444444444444444444444444444444444444444444868686868",
      INIT_43 => X"D6D1B1B18D886868684848484844444444444444484848484844444444444444",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFAFAFAFAD6D6D6D6",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FBFBFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFBFBFBFBFBFBFBFBFBFBFBFB",
      INIT_48 => X"24454949696D8D9292B2B6B6B6B6B6D7D7D7D7B6B6D7DBDBDBDBDBDBDBDBDBDB",
      INIT_49 => X"2020202020202424242424242420202020202020202024242424242424202020",
      INIT_4A => X"4424242424202020202020202020202020202020242420202020202020202020",
      INIT_4B => X"D6D6D6D6D6D6D6D6D1B1B1AD8D8D896968686868686848444448686868484844",
      INIT_4C => X"D6D6D6D6D6D6D6D6D6D6F6F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_4D => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_4E => X"D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_4F => X"B2B2AEAEAEAEAEAEAEAEAEADADAEAEAEAEAEAEAEAEAEAEAEAEB2B2B2B2B2D2D2",
      INIT_50 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2D2D2B2B2B2B2B2B2B2B2B2B2B2B2B2D2B2",
      INIT_51 => X"B1B1B1B1B1B1B1B1B1D1D5D5D5D6D6D6D6D6D6D6D6D6D6D2D2D2D2D6D6D6D6D6",
      INIT_52 => X"9191B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B5B1B1B1B5D5D5D5D5D5D5D5D5D5",
      INIT_53 => X"B1B1B1B1B1B1B1B1B1B5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5",
      INIT_54 => X"D6D6D5D5D5D5B5B1B1B1B1B1B1B1918D8D8D9191918D8D91B1B1B1B1B1B1B1B1",
      INIT_55 => X"B1D1D1D1D5D5D5D5D5D5D5D5D5D5D5D5D5D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_56 => X"F6D6D6D6D6D6D6D6D6D6D6D5D5D5D5D5D5D5D5D5D5D5D5D5D5D1D1D1D1D1D1B1",
      INIT_57 => X"D6D6D6D6D6D6D6D2D2D2D2D2D6D6D6D6D6D6D6D6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_58 => X"F6F6D1D1D1D1D1D1D1F1F1D1D2D2D2D2D2D2D2D2D2D2D1D1D1D1D1D1D1D5D1D1",
      INIT_59 => X"FAFAF6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6D6F6F6",
      INIT_5A => X"44444464444444646868686868686868686868898DADB1D1D2D2D2D6F6F6F6FA",
      INIT_5B => X"4444444848444444444444444444444448484444444444444444686868686868",
      INIT_5C => X"D6D1D1B1B18D8C68686868686868684444444444484848484848444848444444",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFBFAFAFAD6D6D6D6",
      INIT_5E => X"FFFFFFFFFFFBFBFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFBFBFBFBFBFBFBFBFBFBFB",
      INIT_61 => X"2424444949696D9292B2B2B2B6B6B6D7D7D7D7B6B6D7DBDBDBDBDBDBDBDBDBDB",
      INIT_62 => X"2424242020202020242424242424242424202020202020202024242424202020",
      INIT_63 => X"2424242420202020202020202020202020202020202020202020202020202020",
      INIT_64 => X"D6D6D6D6D6D6D2B1B1B1B18D8D8D696968686868686848444448484848444444",
      INIT_65 => X"D6D6D6D6D6D6D6D6D6D6F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_66 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_67 => X"D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_68 => X"B2B2B2B2AEAEB2B2B2AEAEAEADAEAEAEAEAEAEAEAEAEAEAEAEB2B2B2B2B2B2D2",
      INIT_69 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2D2B2B2B2B2B2B2B2B2B2D2D2D2D2D2D2",
      INIT_6A => X"D5D5D1B1B1B1B1B1B1D1D5D5D5D5D6D6D6D6D6D6D6D6D6D6D2D2B2D2D2D6D6D6",
      INIT_6B => X"8D8D919191B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B5D5D6D6D6D5D5D5D5",
      INIT_6C => X"B1B1B1B1B5D5D5B5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5",
      INIT_6D => X"D6D6D5D5D5D5B5B5B1B1B1B1B1B1B19191B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1",
      INIT_6E => X"D1D1D1D1D1D1D5D5D5D5D5D5D5D5D5D5D5D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_6F => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D5D5D5D5D5D5D5D5D5D5D5D1D1D1D1D1D1D1",
      INIT_70 => X"D2D2D2D6D6D6D6D2D2D2D2D2D6D6D6D6D6D6D6D6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_71 => X"F6F6F2F1F1F1F1F1F1F1F1F1D2D2D2D2D2D2D2D2D2D2D2D2D2D2D5D5D1D1D1D1",
      INIT_72 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_73 => X"4444646464444444686868686868686888898DADB1D1D2D6D6D6D6F6F6F6F6F6",
      INIT_74 => X"4444444848444444444444444444444848484848444444444468686868686844",
      INIT_75 => X"D6D1D1B1B1B18D8D686868686868684844444444484848484848484848444444",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFAFAFAD6D6D6D6",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFBFBFBFBFBFBFBFBFBFBFB",
      INIT_7A => X"2424244449496D8D929292B2B2B6B6D7D7D7D7B6B6DBDBDBDBDBDBDBDBDBDBDB",
      INIT_7B => X"2024242420202020202424242424242424242424242420202020242424202020",
      INIT_7C => X"2424242020202020202020202020202020202020202020202020202020202020",
      INIT_7D => X"D6D6D6D6D2B1B1B1B1B1B18D8D89696968686868686848484848484844442424",
      INIT_7E => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_7F => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__16_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__16_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => addra(11),
      I1 => addra(12),
      I2 => addra(10),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__16_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(14),
      I2 => addrb(12),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__16_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized39\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized39\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized39\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized39\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__70_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__70_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_01 => X"D2B2B2B2B2B2B2B2B2AEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEB2B2B2B2B2B2B2",
      INIT_02 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2D2B2B2B2B2B2B2B2B2D2D2D2D2D2D2",
      INIT_03 => X"B5B1D1B1B1B1B1B1B1D1D5D5D5D5D5D6D6D6D6D6D6D6D6D6D2D2B2B2B2B2B2B2",
      INIT_04 => X"8D8D8D8D919191919191B1B1B1B1B1B1B1B1B1B1B1B1B1B5D6D6D6D6D6D6D5D5",
      INIT_05 => X"B1B1D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5",
      INIT_06 => X"D6D6D6D5D5D5B5B1B1B1B1B1B1B191B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1",
      INIT_07 => X"D1D1D1D1D1D1D1D5D5D5D5D5D5D5D5D5D5D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_08 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D5D5D6D6D6D5D5D1D1D1D1D1D1D1",
      INIT_09 => X"D2D2D6D6D6D6D2D2D2D2D2D6D6D6D6D6D6D6D6F6F6D6D6D6D6F6F6F6F6F6F6F6",
      INIT_0A => X"F6F6F6F2F2F6F6F6F6F2F1F1F1D2D2D2D2D2D2D2D2F2F6F6F6F6D6D6D2D2D2D2",
      INIT_0B => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F2F6F6",
      INIT_0C => X"4464686864444444646868688889898D8DADADB1D2D6D6F6F6F6F6F6F6F6F6F6",
      INIT_0D => X"4444444448484444444444444444444448686868684444446868686848444444",
      INIT_0E => X"D6D1B1B1B1D1B1AD8C686868688C686848444444484848484848484848444444",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAFAFAD6D6D6D6",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFBFBFBFBFBFBFBFBFBFBFBFF",
      INIT_13 => X"242424244445696D6D8D9292B2B6B6B6B6B6B6B6D6DBDBDBDBDBDBDBDBDBDBDB",
      INIT_14 => X"2020202024242420202020202424242424242424242424202020242424242424",
      INIT_15 => X"2424242020202020202020202020202020202020000020202024242020202020",
      INIT_16 => X"D6D2D2B1B1B1B1B1B1B18D8D8D69696969686868686868484848444444242424",
      INIT_17 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_18 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_19 => X"D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_1A => X"D2D2B2B2B2B2B2AEAEB2B2B2B2AEAEAEAEAEAEAEAEB2B2B2B2B2B2B2B1B1B2B2",
      INIT_1B => X"B2B2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2D2D2D2B2D2D2B2B2B2B2B2D2D2D2D2",
      INIT_1C => X"B1B1B1B5D5D5D5D5D5D5D5D5D5D5D5D5D6D6D6D6D6D6D6D6B2B2B2B2B2B2B2B2",
      INIT_1D => X"6D6D8D8D8D8D8D8D8D91919191919191B1B1B1B1B1B1B1B5B6D6D6D6D6B6B6B5",
      INIT_1E => X"B1D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5",
      INIT_1F => X"D6D6D6D5D5D5B5B5B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1",
      INIT_20 => X"D1D1D1D1D1D1D1D5D5D5D5D5D5D5D5D5D5D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_21 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D5D5D1D1D1D1D1D1",
      INIT_22 => X"D2D2F6F6F6F6D6D2D2D2D6D6D6D6D6F6F6D6D6F6F6D6D6D6D6F6F6F6F6F6F6F6",
      INIT_23 => X"F6F6F6F6F2F6F6F6F6F2F1F1F1D1D2D2D2D2D2D2D2F2F2F6F6F6F2F2D2D2D2D2",
      INIT_24 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F2F2F6",
      INIT_25 => X"446464646464646468688889898DADADB1B1D1D2D6D6F6F6F6F6F6F6F6F6F6F6",
      INIT_26 => X"4444444444444444444444444444444448486848444444486868686844444444",
      INIT_27 => X"D6D1D1D1D1D5D1B18D8868688C8C686868484868686868484844444444444444",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFAFAF6D6D6D6",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFBFBFBFBFBFBFBFBFBFBFBFF",
      INIT_2C => X"2424242424444949696D6D9292B2B6B6B6B6B6B6B6DBDBDBDBDBD7DBDBDBDBDB",
      INIT_2D => X"2020202020202020242424202424242424242424242424242424242424242424",
      INIT_2E => X"2424242020200020202020202020202020202020202020202424242420202020",
      INIT_2F => X"D2B1B1B1B1B1B1B1B18D8D8D8D69696969686868686848484844444424242424",
      INIT_30 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_31 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_32 => X"B2D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_33 => X"D2D2D2B2B2B2B2B2B2B2B2B2B2AEAEAEADADAEAEAEB2B2B2B2B2B2B2B1B1B1B2",
      INIT_34 => X"B2B2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2D2D2D2D2D2D2D2D2B2B2D2D2D2D2D2",
      INIT_35 => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1D2D2D2D2D2B2B1B1B1B1B1B1B1",
      INIT_36 => X"696D6D6D8D8D8D8D8D8D8D8D8D8D919191B1B1B1B1B1B1B1B6D6D6D6B6B6B6B1",
      INIT_37 => X"D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5",
      INIT_38 => X"D6D6D6D5D5D5D5B5B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1",
      INIT_39 => X"D1D1D1D1D1D1D5D5D5D5D5D5D5D5D5D5D5D5D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_3A => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D5D5D5D1D1D1D1D1",
      INIT_3B => X"D2F6F6F6F6F6F6D6D6D6D6D6D6D6F6F6F6F6F6F6D6D6D6D6D6F6F6F6F6F6F6F6",
      INIT_3C => X"F6F6F6F6F2F6F6F6F2F2F1F1F1D1D2D2D2D2D2D2D2F2F2F2F2F2F2F2F2D2D2D2",
      INIT_3D => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F2F2F2F6",
      INIT_3E => X"44646464686868686888898D8DADB1D1D2D6D6D6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_3F => X"4848444444444444444444444444444444444444444448686868684844444444",
      INIT_40 => X"D6D2D1D1D1D6D1B18D8D8C8C8C8C686868686868686868684844444444444448",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFAFAFAD6D6D6",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFBFBFBFBFBFBFBFBFBFBFBFF",
      INIT_45 => X"242424242444444949696D8D9292B2B6B6B6B6B6B6D6DBDBDBDBDBDBDBDBDBDB",
      INIT_46 => X"2020000000202020242424242024242424242424242424242424242424242424",
      INIT_47 => X"2424202020200000202020242424242424202020202020242424242424202020",
      INIT_48 => X"B1B1B1B1B1B1B1B1B18D8D8D8D69696969686868686848484844444424242424",
      INIT_49 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2",
      INIT_4A => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_4B => X"B2B2D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_4C => X"D2D2D2D2B2B2B2B2B2B2B2B2B2AEAEAEADADADADAEAEB2B2B2B2B2B2B1B1B1B2",
      INIT_4D => X"B1B2B2D6D6D6D6D6D6D6D6D6D6D6D6D6D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2",
      INIT_4E => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1D2B2B2B1B1B1B1B1B1B1B1",
      INIT_4F => X"6969696D6D6D6D8D8D8D8D8D8D8D8D8D919191B1B1B1B1B1B6B6B6B6B2B2B2B1",
      INIT_50 => X"D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D6D6D6D6D6",
      INIT_51 => X"D6D6D6D6D5D5D5B5B5B5B5B1B1B1B1B1B1B1B5B5B1B1B1B1B1B1B1B1B1B5D5D5",
      INIT_52 => X"D1D1D1D1D1D1D5D5D5D5D5D5D5D5D5D5D5D5D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_53 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D5D5D5D5D1D1D1",
      INIT_54 => X"F6F6F6F6F6F6F6F6F6F6D6D6F6F6F6F6F6F6F6F6D6D6D6D6D6D6F6F6F6F6F6F6",
      INIT_55 => X"F6F6F6F6F6F6F6F6F6F2F2F1F1D1D1D1D1D1D1D2D2D2F2F2F2F2F2F2F2F2F2F6",
      INIT_56 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F2F6F6",
      INIT_57 => X"4444446468898D8D8D8D8DADB1D1D2D6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_58 => X"4444444444444444444444444444444444444444444448686848484444444444",
      INIT_59 => X"D6D2D1D1D1D6D1B1B18D8D8D8D8D8C8C68686868686868684444444444444444",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFAFAF6D6D6",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFFFFBFBFBFBFBFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFF",
      INIT_5D => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFBFBFBFBFBFBFBFBFBFBFBFF",
      INIT_5E => X"24242424242444444449696D6D9292B2B2B6B6B6B6B6D7DBDBDBDBDBDBDBDBDB",
      INIT_5F => X"2020000000002020242424242020202424242424242424242424242424242424",
      INIT_60 => X"2424202020202020202020202024242424242424242424242424242424242424",
      INIT_61 => X"B1B1B1B1B1B1B1B18D8D8D8D8D69696969696969686868484444444424242424",
      INIT_62 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6B2",
      INIT_63 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_64 => X"B2B2B2D2D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_65 => X"D2D2D2D2D2D2B2B2B2B2B2B2B2AEAEAEADADADADADADAEB2B2B2B2B2B2B2B2B2",
      INIT_66 => X"B1B1B2B2D6D6D6D6D6D6D6D6D6D2D6D6D6D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2",
      INIT_67 => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1",
      INIT_68 => X"69696969696D6D6D6D6D6D6D6D6D8D8D8D8D919191B1B1B1B1B1B2B1B1B1B1B1",
      INIT_69 => X"D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_6A => X"D6D6D6D6D5D5D5D5D5D5D5D5B5B5B5B1B5B5D5D5D5B5B5B5B5D5D5D5D5D5D5D5",
      INIT_6B => X"D1D1D1D1D1D1D1D5D5D5D5D5D5D5D5D5D5D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_6C => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D5D5D5D5D1D1D1",
      INIT_6D => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6D6D6D6D6D6D6F6F6F6F6F6D6",
      INIT_6E => X"F6F6F6F6F6F6F6F6F6F2F2F1F1D1D1D1D1D1D1D2D2D2F2F2F2F2F2F2F2F6F6F6",
      INIT_6F => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_70 => X"68686868898DADB1B1B1B1D1D2D6D6F6F6FAFAFAFAF6F6F6F6F6F6F6F6F6F6F6",
      INIT_71 => X"4444444444444444444444444444444444444444444448484444444444486868",
      INIT_72 => X"D6D2D1D1D1D6D5D1B1B18D8D8D8D8D8D8D8D8D8D8C6868686868684444444444",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAFAFAD6D6",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFFFFBFBFBFBFBFBFFFFFFFFFFFFFFFFFBFBFFFFFFFFFFFF",
      INIT_76 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFBFBFBFBFBFBFBFBFBFBFBFF",
      INIT_77 => X"2424242424242424444949696D6D8D9292B2B6B6B6B6D6DBDBDBDBDBDBDBDBDB",
      INIT_78 => X"2424200000002020242424242424242424242424242424242424242424242424",
      INIT_79 => X"2424202020202020202020202024242424244444444444444444444424242424",
      INIT_7A => X"B1B1B1B1B1B1B18D8D8D8D8D8D69696969696969696848444444244444442424",
      INIT_7B => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6B2",
      INIT_7C => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_7D => X"B2B2B2D2D2D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_7E => X"D2D2D2D2D2D2D2D2B2B2B2B2B2AEAEADADADADADADADADADADADB1B1B1B2B2B2",
      INIT_7F => X"91B1B2B2D2D6D6D6D6D6D6D6D6D6D6D6D6D6D2D2D2D2D2D2D2D2D2D2D2D2D2D2",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__70_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__70_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__70\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => addra(11),
      I1 => addra(12),
      I2 => addra(10),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__70_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__70\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(14),
      I2 => addrb(12),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__70_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized4\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized4\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized4\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized4\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__6_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__6_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FAFAFAFAFAFAFAFAFADADADADADADADADADADAD6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_01 => X"D6D6D6D6D6D6D6D6DAFAFAFAFADAD6D6D6D6D6D6D6DAFAFAFAFAFAFAFAFAFAFA",
      INIT_02 => X"D6D6D6D6D6D6D6D6D6D6DAFAFAFAFAFAFAFAFAFAFAFAFAD6D6D6D6D6D6D6D6D6",
      INIT_03 => X"B1B1B1D5D5D5D5D5D5D5D5D5D5D5D5D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_04 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D5D5D5D5D5D5D5D5B5",
      INIT_05 => X"D2D2D2D2D2D6D6D6D6D6D6F6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFADAD6D6D6",
      INIT_06 => X"D6D6D6D6D6D6D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2",
      INIT_07 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D7D7D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_08 => X"B2B2B2B2B2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D6D6D6D2D2D2D6D6D6D6D6D6",
      INIT_09 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2D2D2B2B2B2B2B2B2B2D2B2B2B2B2",
      INIT_0A => X"DADAFAFAFAFAFAFAFAFAFADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADAFAFAFA",
      INIT_0B => X"FAFADADAD6D6D6D6D6D6DADADAD6D6D6D6D6D6D6D6D6D6D6D6D6DADADADADADA",
      INIT_0C => X"DADADADADADADADADADADAD6D6D6DADADADAFAFAFAFAFADAD6D6D6D6D6D6D6FA",
      INIT_0D => X"D6D6D6D6DADADADADADADADADADADADAD6D6D6D6DADADADADAFADADADADADADA",
      INIT_0E => X"D6D6D6D6D6D6D6D6D6D6D6D6D5D5D5D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_0F => X"F6F6F6F6F6F6F6F6F6F6F6F6F6FAFAFAFADADADADAD6DADADADAD6D6D6D6D6D6",
      INIT_10 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_11 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6FAFAFAFAFAFAFAFAFAFAF6F6F6F6F6F6F6F6F6",
      INIT_12 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6FAFAFAFAF6F6F6F6F6F6F6F6",
      INIT_13 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_14 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_15 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_16 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_17 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_18 => X"D6D6D6D6D6D6D6FAF6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_19 => X"FAFAFAFAFAFAFAFADADADADADADADADADADADAD6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_1A => X"D6D6D6D6D6D6D6DAFAFAFAFAFADAD6D6D6D6D6D6D6FAFAFAFAFAFAFAFAFAFAFA",
      INIT_1B => X"D6D6D6D6D6D6D6D6DAFAFAFAFAFAFAFAFAFAFAFAFAFAFAD6D6D6D6D6D6D6D6D6",
      INIT_1C => X"B1B1B1D5D5D5D5D5D5D5D5D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_1D => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D5D5D5D5D5D5D5D5D5D5D5D5D5D5B5",
      INIT_1E => X"D6D2D2D2D2D2D2D2D6D6D6D6D6D6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFADADAD6",
      INIT_1F => X"D6D6D6D6D6D6D2D2D2D2D2D2D2B2B2B2B2D2D2D2D2D2B2B2D2D2D2D2D2D2D2D6",
      INIT_20 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D7D7D7D7D7D6D6D6D6D6D6D6D6D6D6",
      INIT_21 => X"B2B2B2B2B2D2D2D2D2D2D6D6D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D6D6",
      INIT_22 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2D2D2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_23 => X"DADADADADADAFAFAFAFAFADADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DAFAFAFA",
      INIT_24 => X"FAFADADAD6D6D6D6D6D6DADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADADADADA",
      INIT_25 => X"DADADADADADADADADAD6D6D6D6D6D6D6D6D6DADAFAFAFADAD6D6D6D6D6D6D6D6",
      INIT_26 => X"D6D6D6D6D6D6D6D6D6D6DADADAD6D6D6D6D6D5D6D6DADADADADADADADADADADA",
      INIT_27 => X"D6D6D6D6D6D6D6D6D6D6D6D5D5D5D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_28 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6FAFAFAFAFADADADADADADADADAD6D6D6D6D6D6",
      INIT_29 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_2A => X"F6F6F6F6F6F6F6F6F6F6F6F6F6FAFAF6FAFAFAFAFAFAFAF6F6F6F6F6F6F6F6F6",
      INIT_2B => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6F6F6F6",
      INIT_2C => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_2D => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_2E => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_2F => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_30 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_31 => X"D6D6D6D6D6D6D6D6F6F6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_32 => X"FADADADADADADADADADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_33 => X"D6D6D6DADADADADAFAFAFAFAFADAD6D6D6D6D6D6DAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_34 => X"D6D6D6D6D6D6D6D6D6DAFAFAFAFAFAFAFAFAFAFAFAFADAD6D6D6D6D6D6D6D6D6",
      INIT_35 => X"D5D5D5D5D5D5D5D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_36 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5",
      INIT_37 => X"D6D2D2D2D2D2D2D2D6D6D6D6D6D6D6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFADAD6",
      INIT_38 => X"D6D6D6D6D6D6D6D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D6",
      INIT_39 => X"D2D2D2D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D7D7D7D7D6D6D6D6D6D6D6D6D6D6",
      INIT_3A => X"B2B2B2B2B2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D6D2D2D2D2D2D2D2D2D2D2",
      INIT_3B => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2D2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_3C => X"DADADADADADAFAFAFAFAFAFAFADADADADADADADADAD6D6D6D6D6D6D6DADADADA",
      INIT_3D => X"FAFAFADADAD6D6D6D6D6DADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADADADADA",
      INIT_3E => X"D6D6D6DADADADAD6D6D6D6D6D6D6D6D6D6D6D6D6DADADAD6D6D6D6D6D6D6D6D6",
      INIT_3F => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D5D5D5D5D6D6DADADADADADADADAD6D5",
      INIT_40 => X"D6D6D6D6D6D6D6D6D6D6D6D5D5D5D5D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_41 => X"F6F6F6F6F6F6F6F6F6F6F6F6FAFAFAFAFAFAFADADADADADADADAD6D6D6D6D6D6",
      INIT_42 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_43 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6FAFAFAFAFAFAF6F6F6F6F6F6F6F6F6",
      INIT_44 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6F6F6F6",
      INIT_45 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_46 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_47 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_48 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_49 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_4A => X"D6D6D6D6D6D6D6F6F6F6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_4B => X"FAFAFADADADADADADAD6D6D6D6D6D6D6D6D6DAD6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_4C => X"D6DAFAFAFAFAFAFAFAFAFAFAFAFAD6D6D6D6D6D6FAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_4D => X"D6D6D6D6D6D6D6D6D6D6DAFAFAFAFAFAFAFAFAFAFAFAD6D6D6D6D6D6D6D6D6D6",
      INIT_4E => X"D5D5D5D5D5D5D5D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_4F => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5",
      INIT_50 => X"D6D2D2D2D2D2D2D2D2D2D2D2D2D6D6D6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFADA",
      INIT_51 => X"D6D6D6D6D6D6D6D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D6",
      INIT_52 => X"D2D2D2D2D2D2D2D2D2D6D6D6D6D6D6D6D6D6D6D6D7D6D6D6D6D6D6D6D6D6D6D6",
      INIT_53 => X"B2B2B2B2B2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D6D6D6D6D2D2D2D2D2D2D2D2",
      INIT_54 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2D2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_55 => X"DADADAD6D6D6DAFAFAFAFAFAFAFAFAFAFAFAFAFAFADAD6D6D6D6D6D6DADADADA",
      INIT_56 => X"FAFAFAFADADAD6D6D6D6D6DAD6D6D6D6D6D6D6D6D6D6D6D6DADADADADADADADA",
      INIT_57 => X"D5D5D6D6DADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_58 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D5D5D5D5D5D5D5D6D6D6D6D5D5D5D5D5D5",
      INIT_59 => X"D6D6D6D6D6D6D6D6D6D6D5D5D5D5D5D5D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_5A => X"F6F6F6F6F6F6F6F6F6F6FAFAFAFAFAFAFAFAFADADADADADADADAD6D6D6D6D6D6",
      INIT_5B => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_5C => X"F6F6F6F6F6F6F6FAF6F6F6F6F6F6F6F6F6F6F6F6FAFAF6F6F6F6F6F6F6F6F6F6",
      INIT_5D => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6F6F6",
      INIT_5E => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_5F => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_60 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_61 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_62 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_63 => X"D6D6D6D6D6D6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_64 => X"FAFAFAFAFAFADADADAD6D6D6D6D6D6D6DADADADADADAD6D6D6D6D6D6D6D6D6D6",
      INIT_65 => X"D6FAFAFAFAFAFAFAFAFAFAFAFAFAFADADADADAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_66 => X"D6D6D6D6D6D6D6D6D6D6D6DADAFADADADADADADAD6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_67 => X"D5D5D5D5D5D5D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_68 => X"FAD6D6D6D6D6D6D6D6D6D6D6D6D6D5D5D5D5D5B5B5B5B5B5D5D5D5D5D5D5D5D5",
      INIT_69 => X"D2D2D2D2D2D2D2D2D2D2D2D2D2D2D6D6D6D6F6FAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_6A => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2",
      INIT_6B => X"B2B2B2B2B2B2D2D2D2D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_6C => X"B2B2B2B2B2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D6D6D6D6D6D2D2D2D2D2D2D2",
      INIT_6D => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_6E => X"DADADAD6D6D6DAFAFAFAFAFAFAFAFAFAFAFAFAFAFADADAD6D6D6D6D6DAD6D6D6",
      INIT_6F => X"FAFAFAFAFADADAD6D6D6DADAD6D6D6D6D6D6D6D6D6DADADADADADADADADADADA",
      INIT_70 => X"D5D5D5D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DA",
      INIT_71 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5",
      INIT_72 => X"D6D6D6D6D6D6D6D6D5D5D5D5D5D5D5D5D5D5D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_73 => X"D6D6D6F6F6F6F6F6F6F6FAFAFAFAFAFAFAFAFADADADADADADADAD6D6D6D6D6D6",
      INIT_74 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_75 => X"F6F6F6F6F6FAFAFAFAF6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_76 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6F6F6",
      INIT_77 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_78 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_79 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_7A => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_7B => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_7C => X"D6D6D6D6D6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_7D => X"FAFAFAFAFAFAFAFADADADADADADADADADADADADAFADADADADADAD6D6D6D6D6D6",
      INIT_7E => X"D6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_7F => X"D6D6D6D6D6D6D6D6D6D6D6D6D6DADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__6_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__6_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => addra(12),
      I1 => addra(10),
      I2 => addra(11),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__6_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => addrb(14),
      I1 => addrb(12),
      I2 => addrb(13),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__6_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized40\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized40\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized40\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized40\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__76_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__76_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B191918D8D",
      INIT_01 => X"6969696969696969696D6D6D6D6D6D6D8D8D8D8D8D8D9191B1B1B1B1B1B1B1B1",
      INIT_02 => X"D5D5D5D5D5D5D5D5D6D6D6D6D5D5D5D5D5D5D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_03 => X"D6D6D6D6D6D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5",
      INIT_04 => X"D1D1D1D1D1D1D1D1D5D5D5D5D5D5D5D5D5D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_05 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D5D5D5D1D1D1",
      INIT_06 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6D6D6D6D6D6D6F6F6F6F6F6D6",
      INIT_07 => X"F6F6F6F6F6F6F6F6F6F2F2F2F2F2D2D2D2D2D2D2D2F2F2F2F2F2F6F6F6F6F6F6",
      INIT_08 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_09 => X"8989898DADB1D2D6D2D2D6D6D6F6F6F6FAFAFAFAFAFAFAF6F6F6F6F6F6F6F6F6",
      INIT_0A => X"2444444444444444444444444444444444444444484844444444444448686869",
      INIT_0B => X"D6D2D1D1D1D6D5D1B1B1B1B1B1B1B1B1B1B1B1918D8D8C686868686844444424",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFAFAF6D6",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFBFBFBFBFFFFFFFFFFFFFFFFFFFBFBFBFFFFFFFFFF",
      INIT_0F => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFBFBFBFBFBFBFBFBFBFBFBFB",
      INIT_10 => X"24242420242424244444494949696D6D9292B6B6B6B6B6D6DBDBDBDBDBDBDBDB",
      INIT_11 => X"2424242020202024242424242424242424242424242424242424242424242424",
      INIT_12 => X"2424202020202424242424242424242444444448484848484848484444444444",
      INIT_13 => X"B1B1B1B1B18D8D8D8D8D8D8D6969696969696D69696848444444242444444424",
      INIT_14 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6B1",
      INIT_15 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_16 => X"B2B2D2D2D2D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_17 => X"D6D6D2D2D2D2D2D2B2B2B2B2B2AEAEADADADAD8D8DADADADADADADADB1B1B2B2",
      INIT_18 => X"8DB1B1B2B2D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2D2D2D2D2D2D2D2",
      INIT_19 => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1AD8DADADB1B1B1B191918D8D8D8D",
      INIT_1A => X"69696969696969696969696969696D6D6D6D8D8D8D8D8D8D9191918D8D8D9191",
      INIT_1B => X"D6D6D6D5D5D5D5D6D6D6D6D6D6D6D5D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_1C => X"D6D6D6D6D6D6D6D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D6D6",
      INIT_1D => X"D1D1D1D1D1D1D1D1D1D1D1D5D5D5D5D5D5D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_1E => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D5D5D5D1D1D1D1",
      INIT_1F => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6D6D6D6D6D6D6F6F6F6F6F6D6",
      INIT_20 => X"F6F6F6F6F6F6F6F6F6F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F6F6F6F6F6F6",
      INIT_21 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_22 => X"ADB1B1B1D2D6D6D6D6D6D6F6F6FAFAFAFAFAFAFAFAFAF6F6F6F6F6F6F6F6F6F6",
      INIT_23 => X"48444868686848444444444444444444484868686868684844444468698D8D8D",
      INIT_24 => X"D6D6D6D6D6D6D6D6D1B1B1B1B1B1B1B1B1B1B1B1B1B1B18D8D8D8D8D69686868",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAFAFAF6",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"FBFBFBFFFFFFFFFFFFFFFFFBFBFBFBFFFFFFFFFFFFFFFFFBFBFBFBFFFFFFFFFF",
      INIT_28 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFBFBFBFBFBFBFBFBFBFBFB",
      INIT_29 => X"2424242424242424244444444949496D8D92B2B6B6B6B6B6B6D7D7D7D7DBDBDB",
      INIT_2A => X"4444242424242424242424242424242424242424242424242424242424242424",
      INIT_2B => X"2424202020202424242424242444444444444444444444444848484844444444",
      INIT_2C => X"B1B1B1AD8D8D8D8D8D8D8D6D6969696969696969686844442424242424442424",
      INIT_2D => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2B1",
      INIT_2E => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_2F => X"B2D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_30 => X"D6D6D6D6D2D2D2D2B2B2B2B2B2AEAEADADADAD8D8DADADADADADADADADADB1B2",
      INIT_31 => X"8DB1B1B2B2B2D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_32 => X"9191918D8D8D8D8D8D8D8D8D8D91B1B1AD8D8D8D8D8D8D8D8D8D918D8D8D8D8D",
      INIT_33 => X"696969696969696969696969696969696D6D6D6D6D6D6D8D8D8D8D8D8D8D8D8D",
      INIT_34 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_35 => X"D6D6D6D6D6D6D6D6D5D5D5D5D6D6D6D6D5D5D5D5D5D5D5D5D5D6D6D6D6D6D6D6",
      INIT_36 => X"D1D1D1D1D1D5D1D1D1D1D1D1D5D5D5D5D5D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_37 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D5D5D5D1D1D1D1",
      INIT_38 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6D6D6D6D6D6F6F6F6F6F6D6",
      INIT_39 => X"F6F6F6F6F6F6F6F6F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F6F6F6F6F6F6F6",
      INIT_3A => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_3B => X"B1D2D6D6F6FAFAFAF6F6F6FAFAFAFAFAFAF6F6FAFAFAF6F6F6F6F6F6F6F6F6F6",
      INIT_3C => X"8D8D8D8D8D8D6868684444444444686868686868696969686868698D91B1B1B1",
      INIT_3D => X"D6D6D6D6D6D6D6D6D6D5B1B1B1B1B1B1B1B1D1D5D5B1B1B1B1B1B1B1918D8D8D",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFAFAFA",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FBFBFBFBFBFFFFFFFFFFFBFBFBFBFBFFFFFFFFFFFFFFFFFBFBFBFBFBFFFFFFFF",
      INIT_41 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFBFBFBFBFBFBFBFBFBFBFB",
      INIT_42 => X"242424242424242424244444444949696D9292B2B6B6B6B6B6D6D7D7DBDBDBDB",
      INIT_43 => X"4444442424242424242424242424242424242424242424242424242424242424",
      INIT_44 => X"2424202020242424242424444444444444444444444444444848484848484848",
      INIT_45 => X"B1B1B18D8D8D8D8D8D6D6D696969696969696868484444442424242424242424",
      INIT_46 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2B1B1",
      INIT_47 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_48 => X"B2B2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_49 => X"D6D6D6D6D6D2D2D2B2B2B2B2B2B2AEADADADADAD8DADADADADADAD8D8D8DADB1",
      INIT_4A => X"8DB1B1B2B2B2B2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_4B => X"8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D",
      INIT_4C => X"696969696969696969694969696969696969696969696D6D6D8D8D8D8D8D8D8D",
      INIT_4D => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_4E => X"D6D6D6D6D6D6D6D5D5D5D5D5D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_4F => X"D1D1D1D1D5D5D1D1D1D1D1D1D1D5D5D5D5D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_50 => X"D6D6D6D6D6D6F6F6F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D5D5D5D5D1D1D1D1",
      INIT_51 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6D6D6D6D6D6F6F6F6F6F6D6",
      INIT_52 => X"F6F6F6F6F6F6F6F6F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F6F6F6F6F6F6F6F6F6",
      INIT_53 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F2",
      INIT_54 => X"D6D6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6FAFAFAF6F6F6F6F6F6F6F6F6F6",
      INIT_55 => X"B2B2B1B1B1B1918D8D8D696868696D8D8D8D8D8D8D8D9191B1B1B1B2D6D6D6D6",
      INIT_56 => X"F6D6D6D6D6D6D6D6D6D6D5D6D5D1B1B1B1D5D6D6D6D6D6D6D6D6D6D6D6D6D6B2",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFAFA",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"FBFBFBFBFBFBFFFFFBFBFBFBFBFBFBFBFFFFFFFFFFFFFFFBFBFBFBFBFFFFFFFF",
      INIT_5A => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFBFBFBFBFBFBFBFBFBFBFB",
      INIT_5B => X"242424242424242424242444444449496D6D92B2B2B6B6B6B6D6D7DBDBDBDBDB",
      INIT_5C => X"4444444444242424242424242424242424242424242424242424242424242424",
      INIT_5D => X"2424242424242424242444444444444444444844444444444848484444444444",
      INIT_5E => X"B1B1B18D8D8D8D8D8D6D6D6D6D69696968686844444444444424242424242424",
      INIT_5F => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2D2B1B1B1B1",
      INIT_60 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_61 => X"B1B2D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_62 => X"D6D6D6D6D6D2D2D2B2B2B2B2B2B2AEAEADADADADADADADADADADADAD8D8D8DAD",
      INIT_63 => X"91B1B1B2B2B2B2D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_64 => X"8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D",
      INIT_65 => X"69696969696969696969494969696969696969696969696D6D6D6D8D8D8D8D8D",
      INIT_66 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_67 => X"D6D6D6D6D6D6D6D6D5D5D5D5D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_68 => X"D1D1D1D1D1D1D1D1D1D1D1D1D1D5D5D5D5D5D5D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_69 => X"D6D6D6D6D6F6F6F6F6F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D5D5D5D5D1D1D1D1",
      INIT_6A => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6D6D6D6D6D6F6F6F6F6F6D6",
      INIT_6B => X"F2F2F2F2F2F2F6F6F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F6F6F6F6F6F6F6F6F6",
      INIT_6C => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F2",
      INIT_6D => X"D6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6FAFAFAF6F6F6F6F6F6F6F6F6F6F6",
      INIT_6E => X"D6D6D6D6D6D6D6D6B6B2B1B1B1B1B1B1B1B1B2B2D6D6D6D6D6D6D6D6D6FAFAF6",
      INIT_6F => X"FAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFBFA",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFFFFFFFFFFFFFBFBFBFBFBFBFBFFFFFF",
      INIT_73 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFBFBFBFBFBFBFBFBFBFBFB",
      INIT_74 => X"24242424242424242424244444444449496D8D92B2B2B6B6B6B6D6D7DBDBDBDB",
      INIT_75 => X"4848484444444424242424242424242424242424242424242424242424242424",
      INIT_76 => X"2424242424242424242424444444444444444848484848484848484844444444",
      INIT_77 => X"B1B1B1AD8D8D8D8D8D8D8D8D8D6D696969684844444444444444444444242424",
      INIT_78 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2B1B1B1B1B1B1",
      INIT_79 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_7A => X"B1B2B2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_7B => X"D6D6D6D6D2D2D2D2B2B2B2B2D2D2D2AEAEADADADADADADADADADADADADADADB1",
      INIT_7C => X"8D91B1B2B2B2B2B2B2D2D2D2D2D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_7D => X"8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D",
      INIT_7E => X"6969696969696969696949496969696969696969696969696D6D6D6D6D6D8D8D",
      INIT_7F => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADAD6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__76_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__76_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__76\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => addra(11),
      I1 => addra(12),
      I2 => addra(10),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__76_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__76\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(14),
      I2 => addrb(12),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__76_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized41\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized41\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized41\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized41\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__71_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__71_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_01 => X"D1D1D1D1D1D1D1D1D1D1D1D1D1D5D5D5D5D5D5D5D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_02 => X"D6D6D6D6F6F6F6F6F6F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D5D5D5D5D1D1D1D1",
      INIT_03 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6D6D6D6D6D6F6F6F6F6F6D6",
      INIT_04 => X"F2F2F2F2F2F2F2F6F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F6F6F6F6F6F6F6F6",
      INIT_05 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F2",
      INIT_06 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6FAFAFAFAF6F6F6F6F6F6F6F6F6F6F6",
      INIT_07 => X"FAFAFAFAFAFAFAFAFAFADAD6D6D6D6D6D6D6D6DAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_08 => X"FAF6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6FAFAFAFAFAF6D6F6FAFAFAFA",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFB",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFFFFFFFFFFFFFBFBFBFBFBFBFBFFFFFF",
      INIT_0C => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFBFBFBFBFBFBFBFBFBFBFB",
      INIT_0D => X"2424242424242424242424244444444449696D8D92B2B6B6B6B6B6D7DBDBDBDB",
      INIT_0E => X"4848484848444444242424242424242424242424242424242424242424242424",
      INIT_0F => X"2424242424244444444444242424444444444848484848484949484848484848",
      INIT_10 => X"B1B1B1B18D8D8D8D8D8D8D8D8D6D696969684844444444444444444444242424",
      INIT_11 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6B1B1B1B1B1B1B1",
      INIT_12 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_13 => X"B2B2B2D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_14 => X"D6D6D6D6D2D2D2D2D2D2D2D2D2D2D2D2AEAEADADADADAD8D8DADADB1B1B1B1B1",
      INIT_15 => X"8D91B1B1B2B2B2B2B2B2B2B2B2D2D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_16 => X"6D6D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D",
      INIT_17 => X"496969696969696969694949696969696969696969696969696D6D6D6D6D6D6D",
      INIT_18 => X"D6D6D6D6D6D6D6D6D6DADADAD6D6D6D6DADAFADADADADADAD6D6D6D6D6D6D6D6",
      INIT_19 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_1A => X"D1D1D1D1D1D1D1D1D1D1D1D1D1D5D5D5D5D5D5D5D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_1B => X"D6D6D6F6F6F6F6F6F6F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D5D5D1D1D1D1D1",
      INIT_1C => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6D6D6D6D6D6F6F6F6F6D6D6",
      INIT_1D => X"F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F6F6F2F6F6F6F6F6",
      INIT_1E => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F2",
      INIT_1F => X"FAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6FAFAFAFAF6F6F6F6F6F6F6F6F6F6F6",
      INIT_20 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_21 => X"FAFAD6D6D6D6D6D6D6D6D6D6D6F6D6D6D6D6D6FAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB",
      INIT_23 => X"FBFFFFFFFFFFFFFFFFFFFFFBFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"FBFBFBFBFBFBFBFBFBFBFBFBFFFFFFFFFFFFFFFFFFFFFBFBFBFBFBFBFBFFFFFF",
      INIT_25 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFBFBFBFBFBFBFBFBFBFBFB",
      INIT_26 => X"242424242424242424242424242424444849696D8D92B2B6B6B6B6B6D7DBDBDB",
      INIT_27 => X"4848484848484444442424242424242424242424242424242424242424242424",
      INIT_28 => X"2424244444444444444444444444444444444448484848484949494949484949",
      INIT_29 => X"B1B1B1B1AD8D8D8D8D8D8D8D8D69696969686844444444444444444444242424",
      INIT_2A => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2B1B1B1B1B1B1B1",
      INIT_2B => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_2C => X"B2B2D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_2D => X"D6D6D6D2D2D2D2D2D2D2D2D2D2D2D2D2B2AEADADADAD8D8D8D8DADADB1B2B2B2",
      INIT_2E => X"8D8D91B1B2B2B2B2B2B2B2B2B2B2D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_2F => X"69696D6D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D918D8D8D8D8D8D8D8D8D8D",
      INIT_30 => X"4949494949496969494949496969696969696969696969696969696969696969",
      INIT_31 => X"D6D6D6D6D6D6D6DADADADAD6D6D6D6D6DADADADADADADADAD6D6D6D6D6D6D6D6",
      INIT_32 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_33 => X"D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D5D5D5D5D5D6D6D6D6D6D6D6D6D6D6D6",
      INIT_34 => X"D6D6F6F6F6F6F6F6F6F6F6F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D5D5D5D1D1D1",
      INIT_35 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6D6D6D6F6F6F6F6F6D6D6",
      INIT_36 => X"F6F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F6F6F6F6F6F6F6F6F6",
      INIT_37 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_38 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6FAFAFAFAF6F6F6F6F6F6F6F6F6F6F6",
      INIT_39 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_3A => X"FBFAD6D6D6D6D6D6B1B2D6D6D6D6D6D6D6D6F6FAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFBFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FBFBFBFBFBFBFBFBFBFBFBFBFFFFFFFFFFFFFFFFFFFFFBFBFBFBFBFBFBFBFFFF",
      INIT_3E => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFBFBFBFBFBFBDBDBDBFB",
      INIT_3F => X"24242424242424242424242424242444494949696D8DB2B6B6B6B6B6D6DBDBDB",
      INIT_40 => X"4949484848484444442424242424242424242424242424242424242424242424",
      INIT_41 => X"2424444444444444444444444444444444444848484848484949494949494949",
      INIT_42 => X"B1B1B1B18D8D8D8D8D8D8D8D8D69696968684844444444444444444444444424",
      INIT_43 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6B1B1B1B1B1B1B1",
      INIT_44 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_45 => X"B2B2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_46 => X"D6D6D2D2D2D2D2D2D2D2D2D2D2D2D2D2B2AEAEADADAD8D8D8D8DADB1B1B2B2B2",
      INIT_47 => X"8D8D8D91B1B2B2B2B2B2B2B2B2B2B2D2D6D6D6D2D2D6D6D6D6D6D6D6D6D6D6D6",
      INIT_48 => X"6969696D6D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D",
      INIT_49 => X"494D6D6D6D6D6969696949696969696969696969696969696969696969696969",
      INIT_4A => X"D6D6D6D6D6D6D6DADAD6D6D6D6D6D6D6DADADADADADADADAD6D6D6D6D6D6D6D6",
      INIT_4B => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADAD6",
      INIT_4C => X"D1D1D1D1D1D1D1D1D5D5D5D1D1B1B1D1D1D5D5D5D5D5D6D6D6D6D6D6D6D6D6D6",
      INIT_4D => X"D6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6D6D6D6D6D6D6D5D5D1D1D1",
      INIT_4E => X"F6F6F6F6F2F2F2F6F6F2F2F2F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6D6D6D6",
      INIT_4F => X"F6F6F6F2F2F6F6F2F2F2F2F2F2F2F2F6F6F6F6F2F2F2F2F6F6F6F6F6F6F6F6F6",
      INIT_50 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_51 => X"FAFAFAFAFAFAFAFAFAF6F6FAFAFAFAFAFAFAFAFAFAFAF6F6F6F6F6F6F6F6F6F6",
      INIT_52 => X"FBFBFBFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFBFBFAFAFAFAFBFBFBFAFA",
      INIT_53 => X"FBFAFAD6D6D6D6B2B1B1B6D6D6D6D6F6FAFAFAFAD6D6F6FAFAFAFAFAFAFAFAFB",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"DBFBFBFBFBFBFBFBFBFBFBFBFBFFFFFFFFFBFBFFFFFBFBFBFBFBFBFBFBFBFBFB",
      INIT_57 => X"DBD7D7DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFBDBDBDBDBDBDBDBDB",
      INIT_58 => X"2444442424242424242424242424244449494449696D92B2B6B6B6B6D6DBDBDB",
      INIT_59 => X"4949484844484444442424242424242424242424242424242424242424242424",
      INIT_5A => X"4444444444444444444448484848484848484848484848494969494949494949",
      INIT_5B => X"B1B1B1B18D8D8D8D8D8D8D8D8D69696968484444444444444444444444444444",
      INIT_5C => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2D2D2D2D2B1B1",
      INIT_5D => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_5E => X"B2B2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_5F => X"D6D2D2D2B2B2B2B2D2B2B2B2D2D2D2D2B2AEAEAEADADAD8DADADB1B1B2B2B2B2",
      INIT_60 => X"8D8D8D8D91B2B2B2B2B2B2B2B2B2B2D2D2D2D2D2D2D6D6D6D6D6D6D6D6D6D6D6",
      INIT_61 => X"696969696D6D6D6D6D6D6D6D6D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D",
      INIT_62 => X"6D6D6D6D6D6D6D69696969696969696969696969696969696969696969696969",
      INIT_63 => X"D6D6D6D6D6D6DADADADADADADADADADADADADADADADADADAD6D6D6D6D6D6D6D6",
      INIT_64 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6DAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_65 => X"D1D1D1D1D1D1D1D5D5D5D5D1D1B1B1B1D1D1D5D5D5D5D5D6D6D6D6D6D6D6D6D6",
      INIT_66 => X"D6D6D6D6D6D6D6D6D6F6F6F6F6F6F6D6D6F6F6F6F6D6D6D6D6D6D6D5D5D1D1D1",
      INIT_67 => X"F6F6F6F6F6F6F2F2F2F2F2F2F2F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6D6D6",
      INIT_68 => X"F6F6F2F2F2F6F6F6F2F2F2F2F2F2F6F6F6F6F6F6F2F2F2F6F6F6F6F6F6F6F6F6",
      INIT_69 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_6A => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6F6F6F6F6F6",
      INIT_6B => X"FBFBFAFAFAFAFAFBFBFBFBFBFBFBFBFAFAFAFAFAFAFBFAFAFAFAFAFAFBFAFAFA",
      INIT_6C => X"FFFBFADAD6D6D6D6B2B1B2D6D6D6D6D6FAFAFAFAF6D6F6FAFAFAFAFAFAFAFAFA",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FBFBFBFBFBFBFBFBFBFBFBFBFBFBFFFFFFFFFBFFFFFBFBFBFBFBFBFBFBFBFBFB",
      INIT_70 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFB",
      INIT_71 => X"2444442424242424242424242424444949494444496D8D92B2B2B6B6D6D7DBDB",
      INIT_72 => X"4949494848484844442424444444242424242424242424242424242424242424",
      INIT_73 => X"4444444444444444444848484848484848494949494949696969696969696949",
      INIT_74 => X"B1B1B18D8D8D8D6D8D8D8D8D6969686868444444444444444444444444444444",
      INIT_75 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2D2D2B1B1B1",
      INIT_76 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_77 => X"B2B2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_78 => X"D2D2D2D2D2B2B2B2D2B2B2B2D2D2D2D2B2B2B2AEADADADADADADB2B2B2B2B2B2",
      INIT_79 => X"8D8D8D8D91B2B2B2B2B2B2B2B2B2B2D2D2D2D2D2D2D6D6D6D6D6D6D6D6D6D6D6",
      INIT_7A => X"69696969696D6D6D6D6D6D6D6D6D6D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D",
      INIT_7B => X"494D6D6D6D6D6D69696969696969696969696969696969696969696969696969",
      INIT_7C => X"D6D6D6D6D6D6DADADADADADADADADADADADADADADADADADAD6D6D6D6D6DADADA",
      INIT_7D => X"D6D6D6D6D6D6D6D6D6D6D6D6D6FAFAF6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_7E => X"D1D1D1D1D1D1D1D5D5D5D5D1D1B1B1B1B1D1D1D1D1D1D5D5D5D5D6D6D6D6D6D6",
      INIT_7F => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6D6D6D6D6D6D6D6D6D5D5D1D1",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__71_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__71_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__71\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => addra(11),
      I1 => addra(12),
      I2 => addra(10),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__71_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__71\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(14),
      I2 => addrb(12),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__71_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized42\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized42\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized42\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized42\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__77_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__77_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"F6F6F6F6F6F6F2F2F2F2F2D2D2D2D6D6F6D6D6F6F6F6D6D6D6F6F6F6F6F6D6D6",
      INIT_01 => X"F2F2F2F2F2F6F6F6F2F2F2F2F2F2F6F6F6F6F6F6F2F2F2F6F6F6F6F6F6F6F6F6",
      INIT_02 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_03 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6F6F6F6",
      INIT_04 => X"FAFAFAFAFAFAFAFBFBFBFBFFFFFFFBFBFBFAFAFAFAFBFAFAFAFAFAFAFAFAFAFA",
      INIT_05 => X"FFFBFAFADAD6D6D6B6B2B2B2D6D6D6D6FAFAFAFAFAF6F6FAFAFAFAFAFAFAFAFA",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFFFFFFFFFFFFFBFBFBFBFBFBFBFBFBFBFB",
      INIT_09 => X"DBDBDBDBD7DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFBFBFBFBFBFB",
      INIT_0A => X"244444242424244424242424244444494949444449698D8E92B2B6B6B6D7DBDB",
      INIT_0B => X"4949494848484844444444444444242424242424242424242424242424242424",
      INIT_0C => X"4444444444444444444848484848484849494969696969696D6D696969696969",
      INIT_0D => X"B1B1AD8D8D8D69696D8D6D6D6968686844444444444444444444244444444444",
      INIT_0E => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2D2D2B1B1B1",
      INIT_0F => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_10 => X"B2B2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_11 => X"D2D2D2D2D2B2B2B2B2B2B2B2B2B2B2B2D2D2B2B2ADADADADADB2B2B2B2B2B2B2",
      INIT_12 => X"8D8D8D8D91B1B2B2B2B2B2B2B2B2B2D2D2D2B2B2D2D6D6D6D6D6D6D6D6D6D6D2",
      INIT_13 => X"696969696969696969696969696D6D6D6D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D",
      INIT_14 => X"4949496D6D6D6D6D69694949494969696969696D6D6969696969696969696969",
      INIT_15 => X"D6D6D6D6D6D6DADADADADADADADADADADADADADADADADADAD6D6D6D6D6DADADA",
      INIT_16 => X"D6D6D6D6D6D6D6D6D6D6D6D6FAFAFAFAFAD6D6D6D6D6D6D6DADAD6D6D6D6D6D6",
      INIT_17 => X"D1D1D1D1D1D1D1D5D5D1D1D1B1B1B1B1B1B1B1B1B1B1B1D1D5D5D5D6D6D6D6D6",
      INIT_18 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D5D5D1",
      INIT_19 => X"F6F6F6F6F6F2F2F2F2F2D2D2D2D2D2D6D6D6D6D6D6D6D6D6D6F6F6F6F6F6F6D6",
      INIT_1A => X"F2F2F2F2F2F2F6F6F2F2F2F2F2F2F6F6F6F6F6F6F2F2F2F2F2F6F6F6F6F6F6F6",
      INIT_1B => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F2F2",
      INIT_1C => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6F6F6",
      INIT_1D => X"FAFAFAFAFAFAFAFBFBFBFFFFFFFFFFFBFBFBFAFAFBFBFBFAFAFAFAFAFAFAFAFA",
      INIT_1E => X"FFFFFBFAFAFAFAD6D6B6B2B2B2D6D6D6DAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFFFFFFFFFFFFFBFBFBFBFBFBFBFBFBFBFB",
      INIT_22 => X"DBDBDBD7D7D7D7DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFBFBFBFBFBFB",
      INIT_23 => X"244444242424444424242424444449494944444449696D8D9292B2B6B6D7D7DB",
      INIT_24 => X"4949484848484844444444444444242424242424242424242424242424242424",
      INIT_25 => X"44444444444444444848484444484849496969696969696D6D6D6D6D69696969",
      INIT_26 => X"B1AD8D8D8D69696D6D6D6D6D6968484444444444444444444444242444444444",
      INIT_27 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2D2D1B1B1B1",
      INIT_28 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_29 => X"B2B2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_2A => X"D2D2D2D2B2B2B2B2B2B2B2B2B2B2B2B2D2D2D2B2AEADADADB2B2B2B2B2B2B2B2",
      INIT_2B => X"8D8D8D8D8D91B2B2B2B2B2B2B2B2B2D2D2B2B2B2D2D6D6D6D6D6D6D6D6D6D6D2",
      INIT_2C => X"69696969696969696969696969696D6D6D6D6D6D8D8D8D8D8D8D8D8D8D8D8D8D",
      INIT_2D => X"4949494949496D6D69694949494949696969696D6D6969696969496969696969",
      INIT_2E => X"D6D6D6D6D6D6D6DADADADADADADADADADAD6D6DADADADADAD6D6D6D6DADADADA",
      INIT_2F => X"D6D6D6D6D6D6D6D6D6D6D6D6D6FAFAF6F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_30 => X"D5D1D1D1D1D1D1D1D1D1D1B1B1B1B1B1B1B1B1B1B1B1B1B1D1D5D5D6D6D6D6D6",
      INIT_31 => X"F6F6F6F6F6F6F6F6F6F6F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D5D5D5",
      INIT_32 => X"F6F2F2F2F2F2F2F2F2F2D2D2D2D2D2D2D6D6D6D6D6D6D6D6D6F6F6F6F6F6F6F6",
      INIT_33 => X"F2F2F2F2F2F6F6F6F6F2F2F2F2F2F2F2F6F6F2F2F2F2F2F2F2F2F2F2F2F6F6F6",
      INIT_34 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F2",
      INIT_35 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6F6F6F6",
      INIT_36 => X"FAFAFAFAFAFAFAFAFAFBFBFBFFFFFBFBFBFBFAFBFBFBFBFAFAFAFAFAFAFAFAFA",
      INIT_37 => X"FFFFFBFBFBFBFAFAD6D6B6B2B2D6D6D6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFFFFFFFFFFFFFFFBFBFBFBFBFBFBFBFBFB",
      INIT_3B => X"D7D7D7D7D7DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFBFBFBFBFBFBFB",
      INIT_3C => X"24444424242444442424242444444848444444444969696D8D9292B2B6B6D7D7",
      INIT_3D => X"4949484848484844444444444444242424242424242424242424242424242424",
      INIT_3E => X"44444444444444444444444444444849496969696D69696D6D6D6D6969696969",
      INIT_3F => X"AD8D8D8D8D8D8D8D8D6D6D696968444444444444444444444444242444444444",
      INIT_40 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2D1D1B1B1B1B1",
      INIT_41 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_42 => X"B2B2B2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_43 => X"D2D2D2D2B2B2B2B2B2B2B2B2B2AEAEB2B2B2D2B2B2ADADAEB2B2B2B2B2D2B2B2",
      INIT_44 => X"8D8D8D8D8D91B2B2B2B2B2B2B2B2B2D2D2B2B2D2D6D6D6D6D6D6D6D6D6D6D2D2",
      INIT_45 => X"69696969696969696969696969696D6D6D6D6D6D6D6D6D8D8D8D8D8D8D8D8D8D",
      INIT_46 => X"494949494949696D696949494949696969696969696969696969696969696969",
      INIT_47 => X"D6D6D6D6D6D6D6D6DADADADADADADADAD6D6D6D6D6DADAD6D6D6D6D6DADADADA",
      INIT_48 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_49 => X"D5D5D5D5D5D1D1D1D1B1B1B1B1B1B1B1B1B1B1D1D1D1D1D1D5D5D5D6D6D6D6D6",
      INIT_4A => X"F6F6F6F6F6F6F6F6F6F6F6F6F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D5D5",
      INIT_4B => X"F2F2F2F2F2F2F2F2F2F2D2D2D2D2D2D2D2D2D6D6D6D6D6D6D6F6F6F6F6F6F6F6",
      INIT_4C => X"F2F2F2F2F2F6F6F6F6F6F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2",
      INIT_4D => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_4E => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6F6F6F6",
      INIT_4F => X"FAFAFAFAFAFAFAFAFAFBFBFBFBFBFBFBFBFBFAFBFBFBFBFBFAFAFAFAFAFAFAFA",
      INIT_50 => X"FFFFFBFBFBFFFBFBFAD6D6B6D6D6D6D6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"FBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"FBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFFFFFFFFFFFFFBFBFBFBFBFBFBFBFBFB",
      INIT_54 => X"D7D7D7D7D7DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFBFBFBFBFBFBFBFBFB",
      INIT_55 => X"4444442424244444242424244444444444444444494969696D8D9292B2B6D6D7",
      INIT_56 => X"4949484848484844444444444444442424242424242424242424242424242424",
      INIT_57 => X"44444444444444444444444444484849496969696969696D6D6D696969696949",
      INIT_58 => X"8D8D8D8D8D8D8D8D8D6D6D696868444444444444444444444444244444444444",
      INIT_59 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D1D1B1B1B1B1AD",
      INIT_5A => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_5B => X"B2B2B2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_5C => X"B2B2D2B2B2B2B2AEADADADB2B2AEAEAEB2B2B2B2B2AEB2B2B2B2B2B2D2D2D2B2",
      INIT_5D => X"8D8D8D8D9191B2B2B2B2B2B2B2B2B2B2D2D2B2D2D6D6D6D6D6D6D6D6D6D6D2D2",
      INIT_5E => X"69696969696969696969696969696969696D6D6D6D6D6D6D6D8D8D8D8D8D8D8D",
      INIT_5F => X"4949494949496969696969494969696969696969696969696969696969696969",
      INIT_60 => X"D6D6D6D6D6D6D6D6D6D6DADADAD6D6D6D6D6D6D6D6DADADAD6D6D6DADADADADA",
      INIT_61 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADA",
      INIT_62 => X"D6D6D5D5D5D5D1B1B1B1B1B1B1B1B1D1D1D1D5D5D5D5D5D5D5D5D6D6D6D6D6D6",
      INIT_63 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_64 => X"F2F2F2F2F2F2F2F2F2F2F2F2D2D2D2D2D2D2D1D6D6D6D6D6D6F6F6F6F6F6F6F6",
      INIT_65 => X"F6F2F2F2F6F6F6F6F6F6F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2",
      INIT_66 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F2F2F6F6F6F6F6F6F6F6F6F6",
      INIT_67 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6F6F6F6",
      INIT_68 => X"FAFAFAFAFAFAFAFAFAFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFAFAFBFBFAFAFA",
      INIT_69 => X"FFFFFFFBFBFFFFFBFBFAD6D6D6D6DAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FBFBFBFFFFFFFBFBFBFBFBFBFBFBFBFBFFFFFFFFFFFFFBFBFBFBFBFBFBFBFBFB",
      INIT_6D => X"B6D6D7D7DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFBFBFBFBFBFBFBFBFBFB",
      INIT_6E => X"2444442424242424242424244444444444444444444969696D6D8D9292B2B6D6",
      INIT_6F => X"4949484848484844444444444444442424242424242424242424242424242424",
      INIT_70 => X"4444444444444444444444444448494949696969696969696D69696949494949",
      INIT_71 => X"8D8D8D8D8D8D8D8D8D6D69696868444444444444444444444444444444444444",
      INIT_72 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D1B1B1B1B1B1B1AD",
      INIT_73 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_74 => X"B2B2B2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_75 => X"B2B2B2B2B2B2B2ADADADADADAEAEAEAEAEAEAEB2B2B2B2B2B2B2B2D2D2D2D2D2",
      INIT_76 => X"8D8D8D8D91B2B2B2B2B2B2B2B2B2B2B2D2D2D2D6D6D6D6D6D6D6D6D6D6D6D2D2",
      INIT_77 => X"69696969696969696969696969696969696969696D6D6D6D6D6D6D6D6D6D8D8D",
      INIT_78 => X"4949494949494949496969696969696969696969696969696969696969696969",
      INIT_79 => X"DAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADADAD6D6DADADADADA",
      INIT_7A => X"D6F6F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADA",
      INIT_7B => X"D6D6D6D6D6D6D5D1D1D1D1D1D1D1D5D5D5D5D5D5D5D5D6D6D6D6D6D6D6D6D6D6",
      INIT_7C => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_7D => X"F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2D2D2D2D1D5D5D5D6D6D6F6F6F6F6F6F6F6",
      INIT_7E => X"F6F6F6F6F6F6F6F6F6F6F2F2F2F6F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2",
      INIT_7F => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F2F2F2F6F6F6F6F6F6F6F6F6",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__77_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__77_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__77\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => addra(11),
      I1 => addra(12),
      I2 => addra(10),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__77_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__77\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(14),
      I2 => addrb(12),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__77_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized43\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized43\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized43\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized43\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__72_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__72_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6F6F6",
      INIT_01 => X"FAFAFAFAFAFAFAFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFAFA",
      INIT_02 => X"FFFFFFFBFBFBFFFFFBFBFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FBFBFBFFFFFFFBFBFBFBFBFBFBFBFBFBFBFFFFFFFFFFFBFBFBFBFBFBFBFBFBFB",
      INIT_06 => X"B6B6D7D7D7DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFBFBFBFBFBFBFBFBFBFB",
      INIT_07 => X"244444242424244424242424444444444444444449496969696D8D8D92B2B6B6",
      INIT_08 => X"4948484848484844444444444444442424242424242424242424242424242424",
      INIT_09 => X"4444444448484444444444484848494949696969696969696969694949494949",
      INIT_0A => X"8D8D8D8D8D8D8D8D8D6D69686868444444444444444444444444444444444444",
      INIT_0B => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D5D1D1B1B1B1B1B1B1B1AD",
      INIT_0C => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_0D => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_0E => X"B2B2D2D2B2B2B2ADADADADADAEB2AEAEAEAEAEAEB2B2B2B2B2B2D2D2D2D6D6D6",
      INIT_0F => X"8D8D8D8D9192B2B2B2B2B2B2B2B2B2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2D2D2",
      INIT_10 => X"69696969696969696969696969696969696969696969696D6D69696D6D6D6D6D",
      INIT_11 => X"6969696969494949496969696969696969696949696969696969696969696969",
      INIT_12 => X"DAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADADAD6DADADAD6D6",
      INIT_13 => X"D6FAFAF6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADADA",
      INIT_14 => X"D6D6D6D6D6D6D5D5D5D5D5D5D5D5D5D5D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_15 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_16 => X"F2F2F2F2F2F2F2F2F2F2F2F2F2F2F6F6D6D2D2D5D5D5D6D6D6F6F6F6F6F6F6F6",
      INIT_17 => X"F6F6F6F6F6F6F6F6F6F6F2F2F2F6F6F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2",
      INIT_18 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F2F2F6F6F6F6F6F6F6F6F6F6",
      INIT_19 => X"FAFAFAFAFAFAFAFAFBFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6F6F6",
      INIT_1A => X"FAFAFAFAFAFAFAFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFA",
      INIT_1B => X"FFFFFFFBFBFBFBFBFBFBFBFFFBFBFBFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FBFFFFFBFBFBFBFBFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"FBFBFBFFFFFFFFFBFBFBFBFBFBFBFBFBFBFBFFFFFFFBFBFBFBFBFBFBFBFBFBFB",
      INIT_1F => X"B6B6D6D7D7D7DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFBFBFBFBFBFBFBFBFBFB",
      INIT_20 => X"244444242424244424242424444444444444494949496969696D8D8D8E92B2B6",
      INIT_21 => X"4948484848484844444444444444442424242424242424242424242424242424",
      INIT_22 => X"4444444848484844444448484849494949494969696969696969494949494949",
      INIT_23 => X"8D8D8D8D8D8D8D8D8D6D69686868444444444444444444444444444444444444",
      INIT_24 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D1D1D1B1B1B1B1B1B1B1B1B1AD",
      INIT_25 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_26 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_27 => X"B2B2D2D2D2B2B2ADADADADADAEB2AEAEADADADAEB2B2B2B2B2B2D2D2D2D6D6D6",
      INIT_28 => X"6D8D8D8D91929191B2B2B2B2B6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2D2B2",
      INIT_29 => X"69694949494949696969696969696969696969696969696969696969696D6D6D",
      INIT_2A => X"6969696969694949496969696969696969694949496969696969696969696969",
      INIT_2B => X"DAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADAD6D6D6D6D6D6D6D6",
      INIT_2C => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADADA",
      INIT_2D => X"D6D6D6D6D6D6D6D6D6D5D5D5D5D5D5D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_2E => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_2F => X"F2F2F2F2F2F2F2F2F2F2F2F2F2F2F6F6D6D2D1D1D5D5D5D6D6D6F6F6F6F6F6F6",
      INIT_30 => X"F6F6F6F6F6F6F6F6F6F6F2F2F6F6F6F2F2F2F2F6F6F6F6F2F2F2F2F2F2F2F2F2",
      INIT_31 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_32 => X"FAFAFBFBFBFAFAFAFBFBFBFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6F6F6",
      INIT_33 => X"FAFAFAFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFB",
      INIT_34 => X"FFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFBFBFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"FBFBFBFFFFFFFBFBFBFBFBFBFBFBFBFBFBFBFBFFFFFBFBFBFBFBFBFBFBFBFBFB",
      INIT_38 => X"B2B6B6B6D6D6D6D7DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFBFBFBFBFBFBFBFBFB",
      INIT_39 => X"244444242424444424242424244444444444494949494969696D8D8D8D8E9292",
      INIT_3A => X"4948484848484444444444444444242424242424242424242424242424242424",
      INIT_3B => X"4444444448484844484848484849494949494949494969696969494949494949",
      INIT_3C => X"8D8D8D8D8D8D8D8D8D6968684848444444444444444444444444444444444444",
      INIT_3D => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2D1B1B1B1B1B1B1B1B1B1B1B1B1AD",
      INIT_3E => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_3F => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_40 => X"B2B2B2D2B2B2B2ADADADADADAEAEAEAEAEADADAEB2B2B2B2B2B2D2D2D2D6D6D6",
      INIT_41 => X"6D6D8D8D8D8D8D8D92B2B2B2B2B6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2D2D2B2",
      INIT_42 => X"6969694949494969696969696969696969696969696969696969696969696D6D",
      INIT_43 => X"6969696969694949496969696969696969694949496969696969696969696969",
      INIT_44 => X"DAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D5D6D6D6D6D6D6D5D5D5D5D5D5D5",
      INIT_45 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADADADA",
      INIT_46 => X"D6F6F6F6D6D6D6D6D6D6D6D6D6D6D6D6D5D5D5D5D5D5D5D5D5D5D6D6D6D6D6D6",
      INIT_47 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6D6D6D6D6D6F6F6D6D6D6D6D6D6D6D6D6D6",
      INIT_48 => X"F2F2F2F2F2F2F2F2F2F2F2F2F2F2F6F6D6D2D1D1D1D1D1D6D6D6F6F6F6F6F6F6",
      INIT_49 => X"F6F6F6F6F6F6F6F6F6F6F2F6F6F6F2F2F2F2F2F2F6F6F6F2F2F2F2F2F2F2F2F2",
      INIT_4A => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_4B => X"FAFAFBFBFBFBFAFAFBFBFBFBFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6F6F6",
      INIT_4C => X"FBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFB",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFBFBFAFBFBFBFAFAFAFAFAFAFBFBFB",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FBFBFBFFFFFFFBFBFBFBFBFBFBFBFBFBFBFBFBFBFFFBFBFBFBFBFBFBFBFBFBFB",
      INIT_51 => X"92B2B6B6B6D6D6D6D7DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFBFBFBFBFBFBFBFB",
      INIT_52 => X"444448442424444444242424244448484444494949454969696D6D6D6D8D8D92",
      INIT_53 => X"4848484848444444444444444424242424242424242424242424242424242424",
      INIT_54 => X"4444444448484848484848484848494949494949494949696969494949494949",
      INIT_55 => X"8D8D8D8D8D8D8D8D6D6968484444444444444444444444444444444444444444",
      INIT_56 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2D1B1B1B1B1B1B1B1B1B1B1B1B1B1AD",
      INIT_57 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_58 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_59 => X"B2B2B2B2B2B2B2AEADADADADAEAEAEAEAEAEAEAEAEB2B2B2B2B2D2D2D2D6D6D6",
      INIT_5A => X"6D6D6D8D8D8D8D8D92B2B2B2B2B2B6D6D6D6D6D6D6D6D6D6D6D6D2D2D2D2D2B2",
      INIT_5B => X"6969696969494949696969696969696969696969696969696969696969696969",
      INIT_5C => X"6969696969696969696969696969696969696969696969696969696969696969",
      INIT_5D => X"DAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D5D5D6D6D6D6D6D5D5D5D5D5D5D5D5",
      INIT_5E => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADADADADA",
      INIT_5F => X"F6F6F6F6F6F6F6D6D6D6D6D6D6D6D6D5D5D5D5D5D5D5D5D5D5D5D5D5D6D6D6D6",
      INIT_60 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6D6D6D6D6D6D6F6D6D6D6D6D6D6D6D6D6D6",
      INIT_61 => X"F1F1F1F1F2F2F2F2F2F2F2F2F2F2F6F6D6D2D2D1D1D1D1D2D6D6D6F6F6F6F6F6",
      INIT_62 => X"F6F6F2F2F2F6F6F6F6F6F2F6F6F2F2F2F2F2F2F2F6F6F6F2F2F2F2F2F2F2F2F2",
      INIT_63 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_64 => X"FAFAFBFBFBFBFAFBFBFBFBFBFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6F6F6F6",
      INIT_65 => X"FBFFFFFFFFFFFFFBFBFFFFFFFFFFFFFFFFFFFFFBFBFBFBFBFBFBFBFBFBFBFBFB",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFBFBFBFBFFFFFFFBFBFBFBFBFBFBFB",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FBFBFBFBFFFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFB",
      INIT_6A => X"8D92B2B6B6D6D6D7D7DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFBFBFBFBFBFBFB",
      INIT_6B => X"44484844444444444424242424484949444444494944444969696D6D6D6D6D8D",
      INIT_6C => X"4848484844444444444444442424242424242424242424242424242424242424",
      INIT_6D => X"4444444444444848444444444848484848484949494949496949494949494949",
      INIT_6E => X"8D8D8D8D8D8D8D8D696848444444444444444444444444444444444444444444",
      INIT_6F => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2B1B1B1B1B1B1B1B1B1B1B1B1B1B1ADAD",
      INIT_70 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_71 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_72 => X"B2B2B2B2B2B2AEADADADADADADADAEAEAEAEAEAEAEB2B2B2B2B2B2B2D2D6D6D6",
      INIT_73 => X"69696D6D6D8D8D91B2B2B2B2B2B2B2B2D6D6D6D6D6D6D6D6D6D2D2D2D2D2D2D2",
      INIT_74 => X"6D6D696969694949494969696969696969696969696969696969696969696969",
      INIT_75 => X"6969696969696969696969696969696969696969696969696969696969696969",
      INIT_76 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5",
      INIT_77 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6FAFAFAFADADADADADADADADADADAD6D6",
      INIT_78 => X"F6F6F6F6F6F6D6D6D6D6D6D6D6D6D6D6D5D5D5D5D5D5D5D5D5D5D5D6D6D6D6D6",
      INIT_79 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6D6F6F6D6D6D6D6F6F6F6F6F6F6F6F6D6D6",
      INIT_7A => X"F1F1F1F1F1F1F2F2F2F2F2F2F2F2F6F6D6D2D1D1D1D1D1D2D6D6D6F6F6F6F6F6",
      INIT_7B => X"F6F6F6F6F2F6F6F6F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F1",
      INIT_7C => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_7D => X"FAFBFBFBFBFBFBFAFBFBFBFBFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6F6F6F6F6",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFBFBFBFBFBFBFBFBFBFBFBFBFB",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__72_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__72_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__72\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => addra(11),
      I1 => addra(12),
      I2 => addra(10),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__72_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__72\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(14),
      I2 => addrb(12),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__72_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized44\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized44\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized44\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized44\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__78_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__78_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFBFBFBFBFBFBFFFFFFFFFFFFFFFFFFFFFBFBFBFBFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FBFBFBFBFBFBFFFFFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFB",
      INIT_03 => X"8D8E92B2B6B6D6D6D7DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFBFBFBFBFBFB",
      INIT_04 => X"2444484444444444442424242444494948444444454445496969696969696D6D",
      INIT_05 => X"4844444444444444444444442424242424242424242424242424242424242424",
      INIT_06 => X"4444444444444444444444444444484848494949494949494949494848494948",
      INIT_07 => X"8D8D8D8D8D8D8D69684844444444444444444444444444444444444444444444",
      INIT_08 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2D2B1B1B1B1B1B1B1B1B1B1B1B1ADAD8D8D",
      INIT_09 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_0A => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_0B => X"B2B2B2AEADADADADADADADADADADAEAEAEB2B2B2B2B2B2B2B2B2B2B2D2D2D6D6",
      INIT_0C => X"6969696D6D6D8D8D8D92B2B2B2B2B2B6D6D6D6D6D6D6D6D6D6D6D6D6D2D2D2D2",
      INIT_0D => X"6D6D6D6D69696969696969696969696969696969696969696969696969696969",
      INIT_0E => X"6D69696969696969696969696969696969696969696969696969696969696969",
      INIT_0F => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D5D5D5D5D5D5D5D5D5D5D5B5B5B5B5B5D5D5D5",
      INIT_10 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DAFAFAFAFAFADADAFAFAFAFADADADAD6D6",
      INIT_11 => X"D6F6F6F6F6F6D6D6D6D6D6D6D6D6D6D6D5D5D5D5D5D5D5D5D5D5D5D6D6D6D6D6",
      INIT_12 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6D6D6D6F6F6F6F6F6F6F6F6F6D6",
      INIT_13 => X"F1F1F1F1F1F1F1F2F2F2F2F2F2F2F6F6F6D2D1D1D1D1D2D2D6D6D6F6F6F6F6F6",
      INIT_14 => X"F6F6F6F6F6F6F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F1F1F1",
      INIT_15 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_16 => X"FBFBFBFBFBFBFBFAFBFBFBFBFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6F6F6F6F6F6",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFBFBFBFBFBFBFBFBFBFBFBFBFBFB",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"FBFBFBFBFBFBFBFBFBFBFFFFFFFFFFFFFFFFFBFBFBFBFBFBFBFBFFFFFFFFFFFF",
      INIT_1B => X"FBFBFBFBFBFBFFFFFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFB",
      INIT_1C => X"8D8D92B2B2B6B6D6D7D7DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFB",
      INIT_1D => X"242444444444484848442424244449494844444444454969696969696969698D",
      INIT_1E => X"4444444444444444444444242424242424242424242424242424242424242424",
      INIT_1F => X"4444444444242424244444444444444848494949494949494848484848484848",
      INIT_20 => X"8D8D8D8D8D8D8D69684444444444444444444444444444444444444444444444",
      INIT_21 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D2D2B1B1B1B1B1B1B1B1B1B1B1ADAD8D8D8D8D",
      INIT_22 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_23 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_24 => X"B2B2AEADADADADADADADADADADADADADAEB2B2B2B2B2B2B2B2B2B2B2B2D2D6D6",
      INIT_25 => X"6969696D6D6D6D8D8D8D92B2B2B2B6B6D6D6D6D6D6D6D6D6D6D6D6D6D6D2D2D2",
      INIT_26 => X"6D6D6D6D6D6D6969696969696969696969696969696969696969696969696969",
      INIT_27 => X"6D6D6969696969696969696969696969696969696969696969696969696D6D6D",
      INIT_28 => X"D6D6D6D6D6D6D6D6D6D6D6D5D5D5D5D5D5D5D5D5D5D5D5D5B5B5B5B5B5B5D5D5",
      INIT_29 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DAFAFADADADADADADADADADADADAD6D6",
      INIT_2A => X"D6F6F6F6F6D6D6D6D6D6D6D6D6D6D6D5D5D5D5D5D5D5D5D5D5D5D6D6D6D6D6D6",
      INIT_2B => X"F6F6F6F6F6F6F6F6F6F6F6F6F6D6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6D6",
      INIT_2C => X"F2F2F2F1F1F1F1D1F1F2F2F2F2D2F2D6D2D2D2D2D2D2D2D2D6D6D6D6F6F6F6F6",
      INIT_2D => X"F6F6F6F6F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F1F1F2",
      INIT_2E => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_2F => X"FBFBFBFBFBFBFAFAFAFBFBFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6F6F6F6F6F6",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFBFBFBFBFBFBFBFBFBFBFBFBFBFB",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"FBFBFBFBFBFBFBFBFBFBFFFFFFFFFFFFFFFFFFFBFBFBFBFBFBFBFBFFFFFFFFFF",
      INIT_34 => X"FBFBFBFBFBFBFBFFFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFB",
      INIT_35 => X"8D8D92B2B2B6B6D6D7D7DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFB",
      INIT_36 => X"2424444444444448484444444448494944444444444569696969696969698D8D",
      INIT_37 => X"4444444444444444444424242424242424242424242424242424242424242424",
      INIT_38 => X"4444444444242424242444444444444448484849494949494848484848484848",
      INIT_39 => X"8D8D8D8D8D8D8D69684444444444444444444444444444444444444444444444",
      INIT_3A => X"D6D6D6D6D6D6D6D6D6D6D6D6D2D2B1B1B1B1B1B1B1B1B1B1B1B1AD8D8D8D8D8D",
      INIT_3B => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_3C => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_3D => X"B2AEADADADADADADADADADADADADADADADAEB2B2B2B2B2B2B2B2B2D2D2D6D6D6",
      INIT_3E => X"6969696D6D6D6D6D8D8D9192B2B2B2B6D6D6D6D6D6D6D6D6D6D6D6D6D6D2D2D2",
      INIT_3F => X"6D6D6D6D6D696969696969696969696969696969696969696969696969696969",
      INIT_40 => X"6D6D6D69696969696969696969696969696969696969696969696969696D6D6D",
      INIT_41 => X"D6D6D6D6D6D6D6D6D6D6D5D5D5D5D5D5B5B5B5B5B5B5B5B5B5B1B1B1B1B1B5B5",
      INIT_42 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADADAD6D6D6DADAD6D6D6D6D6D6D6",
      INIT_43 => X"D6F6F6F6F6D6D6D6D6D6D6D6D6D6D5D5D5D5D6D5D5D5D5D5D5D5D6D6D6D6D6D6",
      INIT_44 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6D6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6D6",
      INIT_45 => X"F2F2F2F2F1F1D1D1D1F2F2F2D2D2D2D2D2D2D2D2D2D2D2D2D2D6D6D6D6F6F6F6",
      INIT_46 => X"F6F6F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2",
      INIT_47 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F2",
      INIT_48 => X"FBFBFBFBFBFBFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6F6F6F6F6F6",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFBFBFBFBFBFBFBFBFBFBFBFBFB",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFBFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FBFBFBFBFBFBFBFBFBFBFFFFFFFFFFFFFFFFFFFBFBFBFBFBFBFBFBFFFFFFFFFF",
      INIT_4D => X"FBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFB",
      INIT_4E => X"8D8E8EB2B2B2B6D6D6D7DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFBFBFB",
      INIT_4F => X"24244444444444484948484444494949484444444449696969696969698D8D8D",
      INIT_50 => X"4444444444242424442424242424242424242424242424242424242424242424",
      INIT_51 => X"4444444424242424242424444444444444444448484848484848444444444844",
      INIT_52 => X"8D8D8D8D8D8D8D69684444444444444444444444444444444444444444444444",
      INIT_53 => X"D6D6D6D6D6D6D6D6D6D6D6D2D2D1B1B1B1B1B1B1B1B1B1B1B1AD8D8D8D8D8D8D",
      INIT_54 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_55 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_56 => X"B2AEADADADADADADADADADADADADADADADADB2B2B2B2B2B2D2D2D2D2D6D6D6D6",
      INIT_57 => X"696969696D6D6D6D6D8D8D92B2B2B2B6D6D6D6D6D6D6D6D6D6D6D6D6D6D2D2D2",
      INIT_58 => X"6969696969696969696969696969696969696969696969696969696969696969",
      INIT_59 => X"6D6D6D696969696D6D6969696969696969696969696969696969696969696969",
      INIT_5A => X"D6D6D6D6D6D6D6D6D6D5D5D5D5D5B5B5B5B5B5B5B5B5B5B5B1B1B1B1B1B1B1B1",
      INIT_5B => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_5C => X"D6F6F6F6F6D6D6D6D6D6D6D6D6D5D5D5D5D6D6D6D6D6D5D5D5D5D6D6D6D6D6D6",
      INIT_5D => X"F6F6F6F6F6F6F6D6D6D6F6F6F6D6F6F6F6F6F6F6F6F6F6F6FAFAF6F6F6F6F6D6",
      INIT_5E => X"F2F2F2F2F2D1D1D1D1F2F2D2D2D1D2D2D2D2D2D2D2D2D2D2D2D2D6D6D6D6F6F6",
      INIT_5F => X"F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2",
      INIT_60 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F2",
      INIT_61 => X"FBFBFBFBFBFBFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6F6F6F6F6F6",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFBFBFBFBFBFBFBFB",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFBFBFBFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FBFBFBFBFBFBFBFBFBFBFFFFFFFFFFFFFFFFFFFBFBFBFBFBFBFFFFFFFFFFFFFF",
      INIT_66 => X"FBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFFFBFBFBFBFBFBFBFBFAFBFB",
      INIT_67 => X"8E8E8E92B2B2B6B6D6D7D7DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFBFBFB",
      INIT_68 => X"24244444444448494949494848494949494949454549696969696969698D8D8E",
      INIT_69 => X"4444444424242424242424242424242424242424242424242424242424242424",
      INIT_6A => X"4444444424242424242424244444444444444444484848484844444444444444",
      INIT_6B => X"8D8D8D8D8D8D8D69484444444448444444444444444444444444444444444444",
      INIT_6C => X"D6D6D6D6D6D6D6D2D6D6D6D2D1B1B1B1B1B1B1B1B1B1B1B1B1AD8D8D8D8D8D8D",
      INIT_6D => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_6E => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_6F => X"B2B2ADADADADADADADADADADADADADADADADADB2B2B2B2D2D2D6D6D6D6D6D6D6",
      INIT_70 => X"69696969696D6D6D6D8D8D91B2B2B2B6D6D6D6D6D6D6D6D6D6D6D6D6D6D2D2D2",
      INIT_71 => X"4949494949696D6D6D6D696D6969696969696969696969696969696969696969",
      INIT_72 => X"6D6D6D6969696D6D6D6D69696969696969696969696969696969696969696969",
      INIT_73 => X"D6D6D6D6D5D5D5D5D5D5D5D5B5B5B5B5B5B1B1B1B5B5B5B1B1B1B1B1B1B1B1B1",
      INIT_74 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_75 => X"D6D6F6F6D6D6D6D6D6D6D6D6D6D5D5D5D5D6D6D6D6D6D5D5D5D5D6D6D6D6D6D6",
      INIT_76 => X"F6F6F6F6F6F6F6D6D6D6F6F6F6F6F6F6F6F6F6F6F6F6F6F6FAFAF6F6F6F6F6D6",
      INIT_77 => X"F2F2F2F2F2D1D1D1D1D2F2D2D2D1D2D2D2D2D2D2D2D2D2D2D2D2D2D6D6F6F6F6",
      INIT_78 => X"F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2",
      INIT_79 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F2F2",
      INIT_7A => X"FBFBFBFBFBFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6F6F6F6F6F6",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFBFBFBFBFBFBFB",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"FBFBFBFBFBFBFBFBFBFBFFFFFFFBFBFBFBFBFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"FBFBFBFBFBFBFBFBFBFBFBFBFFFFFFFFFFFFFFFBFBFBFBFBFBFFFFFFFFFFFFFF",
      INIT_7F => X"FBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFFFFFBFBFBFBFBFBFBFBFBFBFB",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__78_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__78_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__78\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => addra(11),
      I1 => addra(12),
      I2 => addra(10),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__78_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__78\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(14),
      I2 => addrb(12),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__78_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized45\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized45\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized45\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized45\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__73_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__73_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"8D8D8D8E92B2B2B6B6D6D7DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFBFBFBFB",
      INIT_01 => X"24444444444448494949494848494949496969494949494949696969898D8D8D",
      INIT_02 => X"4444444424242424242424242424242424242424242424242424242424242424",
      INIT_03 => X"4444442424242424242424444444444444444444444448484444442424244444",
      INIT_04 => X"8D8D8D8D8D8D8D69484444444848444444444444444444444444444444444444",
      INIT_05 => X"D6D6D6D6D6D6D6D2D6D6D2D1D1B1B1B1B1B1B1B1B1B1B1B1ADAD8D8D8D8D8D8D",
      INIT_06 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_07 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_08 => X"B2B2AEADADADADADADADADADADADADADADADADADB2B2B2D2D6D6D6D6D6D6D6D6",
      INIT_09 => X"6969696969696D6D6D8D8D92B2B2B6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2D2",
      INIT_0A => X"69696969696D6D6D6D6D6D6D6969696969696969696969696969696969696969",
      INIT_0B => X"6D6D6D6D69696D6D6D6D69696969696969696969696969696969696969696969",
      INIT_0C => X"D6D6D5D5B5B5B5D5B5B5B5B5B5B5B5B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1",
      INIT_0D => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D5D5D6D6D6D6",
      INIT_0E => X"D6D6F6D6D6D6D6D6D6D6D6D6D6D5D5D5D5D6D6D6D6D6D5D5D5D5D6D6D6D6D6D6",
      INIT_0F => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6D6",
      INIT_10 => X"F2F2F2F2F2D2D1D1D2D2D2D2D1D1D2D2D2D2D2D2D2D2D2D2D6D6D6D6F6F6F6F6",
      INIT_11 => X"F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2",
      INIT_12 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F2F2F2",
      INIT_13 => X"FBFBFBFBFBFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6F6F6F6F6F6",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFBFBFBFBFBFBFB",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"FBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFFFFFBFBFBFBFBFBFBFBFFFFFFFFFFFFFF",
      INIT_18 => X"FBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFFFFFFFBFBFBFBFBFBFBFBFBFB",
      INIT_19 => X"8D8D8D8D8EB2B2B6B6B6D7DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFBFBFBFBFB",
      INIT_1A => X"242444444848494949494844444949696969696969494545456969698D8D8D8D",
      INIT_1B => X"4444444424242424242424242424242424242424242424242424242424242424",
      INIT_1C => X"4444442424242424242444444444444444444444444444444444242424244444",
      INIT_1D => X"8D8D8D8D8D8D6D69484444484848484444444444444444444444444444444444",
      INIT_1E => X"D6D6D6D6D6D2D2D2D6D2D2D1D1B1D1B1B1B1B1B1B1B1B1ADADAD8D8D8D8D8989",
      INIT_1F => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_20 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_21 => X"D2B2B2ADADADADADADADADADADADADADADADADADB2B2B2D2D6D6D6D6D6D6D6D6",
      INIT_22 => X"6969696969696D6D6D8D8D92B2B2B6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2",
      INIT_23 => X"6D6D6D6D6D6D6D6D6D6D6D6D6969696969696969696969696969696969696969",
      INIT_24 => X"6D6D6D6D6D6D6D6D6D6D696969696969696969696969696969696969696D6D6D",
      INIT_25 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B1B1B1B1B1B1B1B1B1B1B1B1B1B1919191B1B1",
      INIT_26 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D5D5D5D5D5D5D5D5B5B5",
      INIT_27 => X"D6D6F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D5D5D5D5D6D6D6D6D6D6",
      INIT_28 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6D6D6D6F6F6F6F6F6F6F6F6F6F6F6F6D6",
      INIT_29 => X"F2F2F2F2F2F2D2D2D2D2D2D1D1D1D2D2D2D2D2D2D2D6D6D6D6D6F6F6F6F6F6F6",
      INIT_2A => X"F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2",
      INIT_2B => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F2F2F2F2",
      INIT_2C => X"FBFBFBFBFBFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6F6F6F6F6F6",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFBFBFBFBFBFBFB",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFBFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFFFFFFFFFBFB",
      INIT_31 => X"FBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFFFFFFFBFBFBFBFBFBFBFBFBFB",
      INIT_32 => X"8D8D8D8D8E92B2B2B6B6D6DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFBFBFBFBFBFB",
      INIT_33 => X"24244444484849494949484444496969696D6D6969494544446969698D8D8D8D",
      INIT_34 => X"4444442424242424242424242424242424242424242424242424242424242424",
      INIT_35 => X"4444442424242424244444444444444444444444444444444424242424244444",
      INIT_36 => X"8D8D8D8D8D8D6969484444484848484844444444444444444444444444444444",
      INIT_37 => X"D6D6D1D1D1D1D1D6D6D2D1D1D1D1D1B1B1B1B1B1B1ADADADAD8D8D8D8D8D8989",
      INIT_38 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_39 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_3A => X"D2B2B2ADADADADADADADADADADADADADADADADADB1B2B2D6D6D6D6D6D6D6D6D6",
      INIT_3B => X"6969696969696D6D6D8D8D8DB2B2B6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_3C => X"6D6D6D6D6D6D6D6D6D6D6D6D6969696969696969696969696969696969696969",
      INIT_3D => X"6D6D6D6D6D6D6D6D6D6D6969696969696969696969696969696969696D6D6D6D",
      INIT_3E => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B19191919191",
      INIT_3F => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D5D5D5D5D5D5D5D5D5D5D5B5B5B5B5B5B5B1B1",
      INIT_40 => X"D6D6F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D5D5D5D5D6D6D6D6D6D6",
      INIT_41 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6D6D6D6D6D6F6F6F6F6F6F6F6F6F6F6F6D6",
      INIT_42 => X"F2D2D2D2D2D2D2D1D2D2D1D1D1D2D2D2D2D2D2D6D6D6D6D6D6F6F6F6F6F6F6F6",
      INIT_43 => X"F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2",
      INIT_44 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F2F2F2F2F2F2",
      INIT_45 => X"FBFBFBFBFBFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6F6F6F6F6F6F6",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFBFBFBFBFBFBFB",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"FBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFB",
      INIT_4A => X"FBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFFFFFFFBFBFBFBFBFBFBFBFBFB",
      INIT_4B => X"8D8D8D8D8D92B2B2B2B6D6D7DBDBDBDBDBDBDBDBDBFBFBFBDBDBDBFBFBFBFBFB",
      INIT_4C => X"24244444444848494948444444496969696969696969494949696969698D8D8D",
      INIT_4D => X"4444442424242424242424242424242424242424242424242424242424242424",
      INIT_4E => X"4444442424242424244444444444444444444444444444242424242424244444",
      INIT_4F => X"898D8D8D8D8D6968484444484848484844444444444444444444444444444444",
      INIT_50 => X"D1D1D1D1D1D1D1D6D6D1D1B1B1B1B1B1B1B1B1B1ADADADADADADAD8D8D8D8989",
      INIT_51 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2",
      INIT_52 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_53 => X"D6D2B2B2ADADADADADADADADADADADADADADADADB1B2B2D6D6D6D6D6D6D6D6D6",
      INIT_54 => X"69696969696D6D6D6D6D8D8D92B2B6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_55 => X"6D6D6D6D6D6D6D6D6D6D6D6D6969696969696969696969696969696969696969",
      INIT_56 => X"6D6D6D6D6D6D6D6D6D6D6969696969696969696969696969696969696D6D6D6D",
      INIT_57 => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1919191919191",
      INIT_58 => X"D6D6D6D6D6D6D6D6D6D6D6D6D5D5D5D5D5D5D5D5D5D5B5B1B1B1B1B1B1B1B1B1",
      INIT_59 => X"D6D6F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D5D5D5D5D6D6D6D6D6D6",
      INIT_5A => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6D6D6D6D6D6D6D6F6F6F6F6F6F6F6F6F6F6D6",
      INIT_5B => X"D2D2D2D1D2D2D2D1D1D1D1D1D2D2D2D2D2D2D2D6D6D6D6D6F6F6F6F6F6F6F6F6",
      INIT_5C => X"F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2",
      INIT_5D => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F2F2F2F2F2F2F2F2",
      INIT_5E => X"FBFBFBFBFBFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6F6F6F6F6F6F6",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFBFBFBFBFBFBFBFB",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FBFBFBFBFBFBFAFAFBFBFBFBFBFBFBFBFBFBFBFBFBFBFFFFFBFBFBFFFFFFFFFF",
      INIT_62 => X"FBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFB",
      INIT_63 => X"FBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFFFBFBFBFBFBFBFBFBFBFBFB",
      INIT_64 => X"8D8D8D8D8D8E92B2B2B6D6D6D7DBDBDBDBDBDBDBDBFBFBFBDBDBDBFBFBFBFBFB",
      INIT_65 => X"244444444444484848484444444969696969696969696969696969696969898D",
      INIT_66 => X"4424242424242424242424242424242424242424242424242424242424242424",
      INIT_67 => X"4444442424242424244444444444444444444444444424242424242424242444",
      INIT_68 => X"89898D8D8D696968484444484848484844444444444444444444444444444444",
      INIT_69 => X"D1B1B1B1D1D1D1D1D1D1B1B1B1B1B1B1B1B1B1ADADADADADADADAD8D8D8D8D89",
      INIT_6A => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D1",
      INIT_6B => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_6C => X"D6D6B2B2B2B2B1ADADADADADADADADADADADADADB2B2B2D6D6D6D6D6D6D6D6D6",
      INIT_6D => X"69696969696D6969696D6D8D92B2B6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_6E => X"6D6D6D6D6D6D6D6D6D6D6D696969696969696969696969696969696969696969",
      INIT_6F => X"6D6D6D6D6D6D6D6D6D6D696969696969696969696969696969696969696D6D6D",
      INIT_70 => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1919191919191919191919191",
      INIT_71 => X"D6D6D6D6D6D6D6D6D6D6D5D5D5B5B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1",
      INIT_72 => X"D6D6F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D5D5D6D6D6D6D6D6D6",
      INIT_73 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6D6D6D6D6D6D6D6F6F6F6F6F6F6F6F6F6D6D6",
      INIT_74 => X"D2D1ADADADADADD1D1D1D2D2D2D2D2D2D6D6D6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_75 => X"F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2D2D2F2F2F2",
      INIT_76 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F2F2F2F6F6F2F2F2F2F2F2F2F2",
      INIT_77 => X"FBFBFBFBFBFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6F6F6F6F6F6F6F6",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFBFBFBFBFBFBFBFBFBFBFB",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"FBFBFBFBFBFBFBFAFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFFFFFFFF",
      INIT_7B => X"FBFBFBFBFBFBFBFAFAFAFBFBFBFBFBFBFBFBFBFBFAFAFBFBFBFBFBFBFBFBFBFB",
      INIT_7C => X"FBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFB",
      INIT_7D => X"8D8D8D8D8D8D92B2B2B6B6B6D6D6DBDBDBDBDBDBDBFBFBFBFBFBFBFBFBFBFBFB",
      INIT_7E => X"444444444444444448444444444969696969696969696969696969696969698D",
      INIT_7F => X"2424242424242424242424242424242424242424242424242424242424244444",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__73_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__73_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__73\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => addra(11),
      I1 => addra(12),
      I2 => addra(10),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__73_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__73\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(14),
      I2 => addrb(12),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__73_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized46\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized46\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized46\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized46\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__79_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__79_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"4444442424242424242444444444444444444444442424242424242424242424",
      INIT_01 => X"8989898969696968484848484848484844444444444444444444444444444444",
      INIT_02 => X"D1B1B1D1D1D1D1D1D1B1B1B1B1B1B1B1B1B1ADADADADADADADADAD8D8D8D8D89",
      INIT_03 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D1",
      INIT_04 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_05 => X"D6D6D2B2B2B2B2B1ADADADADADADADADADADADB1B2B2B2D6D6D6D6D6D6D6D6D6",
      INIT_06 => X"69696969696D6969696D6D8D92B2B2B6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_07 => X"6969696969696969696969696D6D69696969696969696D6D6D6D6D6D69696969",
      INIT_08 => X"6D6D6D6D6D6D6D6D696969696969696969696969696969696969696969696969",
      INIT_09 => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B191919191919191919191919191919191",
      INIT_0A => X"D6D6D6D6D6D6D6D6D5D5D5D5B5B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1",
      INIT_0B => X"D6D6F6F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_0C => X"F6F6F6F6F6F6F6F6F6F6F6F6F6D6D6D6D6D6D6D6D6F6F6F6F6F6F6F6F6F6D6D6",
      INIT_0D => X"D2ADA9898989ADADD1D1D2D2D2D2D2D6D6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_0E => X"F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2D2D2F2F2D2",
      INIT_0F => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F2F2F2F2F2F2F2F2F2F2F2F2F2",
      INIT_10 => X"FBFBFBFBFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFBFBFBFBFBFBFBFBFBFBFBFBFB",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FBFBFBFBFBFBFBFBFBFBFBFBFBFBFAFAFAFAFBFBFBFBFBFBFBFBFBFBFBFFFFFF",
      INIT_14 => X"FBFBFBFBFBFBFAFAFAFAFAFBFBFAFBFBFBFBFAFAFAFAFAFBFBFBFBFBFBFBFBFB",
      INIT_15 => X"FBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFFFBFBFB",
      INIT_16 => X"8D8D8D8D8D8D8E92B2B6B6B6B6D6DBDBDBDBDBDBDBDBFBFBFBFBFBFBFBFBFBFB",
      INIT_17 => X"484848444444444444444444444969696969696D6D696969696969696969698D",
      INIT_18 => X"2424242420202020242424242424242424242424242424242424444444444448",
      INIT_19 => X"4444442424242424242444444444444444444444242424242424242424242424",
      INIT_1A => X"8989896969696968484848484848484844444444444444444444444444444444",
      INIT_1B => X"D1B1B1D1D1D1D1B1B1B1B1B1B1B1B1B1B1ADADADADADADADADADAD8D8D8D8D89",
      INIT_1C => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D1",
      INIT_1D => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_1E => X"D6D6D6D6D2D2B2B2ADADADADB1ADADADB1ADADB2B2B2D6D6D6D6D6D6D6D6D6D6",
      INIT_1F => X"69696969696D6D696D6D8D8D92B2B2B6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_20 => X"69696969696969696969696D6D6D6D6969696969696D6D6D6D6D6D6D69696969",
      INIT_21 => X"6D6D6D6D6D6D6D69696969696969696969696969696969696969696969494949",
      INIT_22 => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B19191919191918D8D8D8D8D91919191919191",
      INIT_23 => X"D6D6D6D6D6D6D6D6D5D5D5B5B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1",
      INIT_24 => X"D6F6F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_25 => X"F6F6F6F6F6F6F6F6D6D6F6F6D6D6D6D6D6D6D6D6D6F6F6F6F6F6D6F6F6F6D6D6",
      INIT_26 => X"D1AD8964648989ADB1D2D2D2D2D2D6D6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_27 => X"F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2D2D2F2D2",
      INIT_28 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F2F2F2F2F2F2F2F2F2F2F2F2F2",
      INIT_29 => X"FBFBFBFBFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFB",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"FBFBFBFBFBFBFBFBFBFBFBFBFBFAFAFAFAFAFAFBFBFBFBFBFBFBFBFBFBFFFFFF",
      INIT_2D => X"FBFBFBFBFBFBFAFAFAFAFAFBFBFAFAFAFAFAFAFAFAFAFAFAFBFAFAFAFAFBFBFB",
      INIT_2E => X"FBFBFBFBFBFBFBFBFBFBFBFBFBDBDBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFB",
      INIT_2F => X"8D8D8D8D8D8D8D92B2B2B6B2B6D6DBDBDBDBDBDBDBDBFBFBFBFBFBFBFBFBFBFB",
      INIT_30 => X"48484848444444444444444444496969696D6D8D8D6D6969696969696969698D",
      INIT_31 => X"2424202020202020242424242424242424242424242424242424444444444448",
      INIT_32 => X"4444442424242424242424444444444444444444242424242424242424242424",
      INIT_33 => X"8989896969696968684848484848484844444444444444444444444444444444",
      INIT_34 => X"D1B1B1B1B1D1B1B1B1B1B1B1B1B1B1B1ADAD8D8D8DADADADADAD8D8D8D8D8D89",
      INIT_35 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D1",
      INIT_36 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_37 => X"D6D6D6D6D6D6D2B2B2B1ADB2B2ADADB2B2B1B1B2B2B2D6D6D6D6D6D6D6D6D6D6",
      INIT_38 => X"69696969696D6D6D6D6D8D8D92B2B2B6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_39 => X"494949696969696969696D6D6D6D6D6969696969696D6D6D6D6D6D6D6D696969",
      INIT_3A => X"696D6D6D6D6D6D69696969696969696969696969696969696969696949494949",
      INIT_3B => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B191919191918D8D8D8D8D8D91919191918D8D",
      INIT_3C => X"D6D6D6D6D6D6D6D6D5D5D5D5B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1",
      INIT_3D => X"F6F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_3E => X"F6F6F6F6F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_3F => X"D1AD646464648889ADB1D2D2D2D2D6D6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_40 => X"F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2D2D2D2",
      INIT_41 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F2F2F2F2F2F2F2F2F2F2F2F2F2F2",
      INIT_42 => X"FBFBFBFBFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFB",
      INIT_44 => X"FBFBFBFBFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FAFBFBFBFBFBFBFBFBFBFBFBFBFAFAFAFAFAFAFAFBFAFBFBFBFBFBFBFBFBFFFF",
      INIT_46 => X"FBFBFBFBFBFBFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_47 => X"FBFBFBFBFBFBFBFBFBFBFBFBFBDBDBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFB",
      INIT_48 => X"8D8D8D8D8D8D8D8D92B2B2B2B6D6D6D7DBDBDBDBDBDBFBFBFBFBFBFBFBFBFBFB",
      INIT_49 => X"484848444444444444444448496969696D6D8D8D8D8D6969696969696969698D",
      INIT_4A => X"2424242424202020202020202424242424242424242424242424244444444444",
      INIT_4B => X"4444444424242424244444444444442444444444242424244444442424242424",
      INIT_4C => X"89898D6969696969484848484848484848484848444444444444444444444444",
      INIT_4D => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1ADADAD8D8D8D8D8DADAD8D8D8989898D",
      INIT_4E => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D1D1",
      INIT_4F => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_50 => X"D6D6D6D6D6D6D6D2B2B2B2B2B2B2B2B2B2B2B2B2B2B2D6D6D6D6D6D6D6D6D6D6",
      INIT_51 => X"696969696D6D6D6D8D8D9292B2B2B6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_52 => X"696969696969696969696D6D6D6D6D6D69694969696D6D6D6D6D6D6D6D6D6969",
      INIT_53 => X"6D6D6D6D6D6D6D6D6D6D6D6D69696969696969696969696D6969696969696969",
      INIT_54 => X"B1B1B1B1B1B1B1B1B1B1B1B1B19191919191918D8D8D8D8D8D919191918D8D8D",
      INIT_55 => X"D6D6D6D6D6D6D6D6D6D5D5D5B5B1B1B1B5B5B5B1B1B1B1B1B1B1B1B1B1B1B1B1",
      INIT_56 => X"F6F6F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_57 => X"F6F6F6F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_58 => X"CD8964444040648889ADD2D2D2D6D6D6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_59 => X"F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2D2F2F2D2D2D2",
      INIT_5A => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2",
      INIT_5B => X"FBFBFBFBFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFB",
      INIT_5D => X"FBFBFBFBFBFBFBFBFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"FAFAFAFAFAFAFAFAFBFBFBFBFBFAFAFAFAFAFAFAFAFAFAFAFAFAFBFBFBFBFBFB",
      INIT_5F => X"FBFBFBFBFBFBFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_60 => X"FBFBFBFBFBFBFBFBFBFBFBFBFBDBDBDBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFB",
      INIT_61 => X"8D8D8D8D8D8D8D8D8D8E92B2B6D6D6D6D7DBDBDBDBFBFBFBFBFBFBFBFBFBFBFB",
      INIT_62 => X"4448484444444444444448484969696D6D8D8D8D8D8D6D69696969696969698D",
      INIT_63 => X"2424242424242420202020202024242424242424242424242424244444444444",
      INIT_64 => X"4444444444242424244444444444242444444444442424244444442424242424",
      INIT_65 => X"8D8D8D8D69696969484844484848484848484848484444444444444444444444",
      INIT_66 => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1ADADAD8D8D8D8D8D8D8D8D8D8989898D",
      INIT_67 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D1D1D1",
      INIT_68 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_69 => X"D6D6D6D6D6D6D6D6B2B2B2B2B2B2B2B2B2B2B2B2B2B2D6D6D6D6D6D6D6D6D6D6",
      INIT_6A => X"6969696D6D6D6D6D8D8D92B2B2B2B6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_6B => X"69696D6D6D6D6D6D6D6D6D6D6D6D6D6D69694949696D6D6D6D6D6D6D6D6D6969",
      INIT_6C => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6969696969696969696D6D6D6D6D69696D6D6D",
      INIT_6D => X"B1B1B1B1B1B1B1B1B1B1B1B1919191919191918D8D8D8D8D8D8D8D9191918D8D",
      INIT_6E => X"D6D6D6D6D6D6D6D6D6D6D5D5D5D5D5B5B5B5B5B1B1B1B1B1B1B1B1B1B191B1B1",
      INIT_6F => X"F6F6F6F6D6D6D6F6F6F6F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_70 => X"F6F6F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_71 => X"CD89644440404064688DB1D2D2F6F6F6F6F6F6F6F6F6D2D2F6F6F6F6F6F6F6F6",
      INIT_72 => X"F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2D2F2F2D2D2D2",
      INIT_73 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2",
      INIT_74 => X"FBFBFBFBFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFB",
      INIT_76 => X"FBFBFBFBFBFBFBFBFBFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFF",
      INIT_77 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFBFBFBFBFB",
      INIT_78 => X"FBFBFBFBFBFBFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_79 => X"FBFBFBFBFBFBFBFBFBFBFBFBFBDBDBDBDBFBFBFBFBFBFBFBFBFBFBFBFBFFFBFB",
      INIT_7A => X"8D8D8D8D8D8D8D8D8D8D92B2B2D6D6D7DBDBDBDBDBFBFBFBFBFBFBFBFBFBFBFB",
      INIT_7B => X"4444444444444444444848496969696D8D8D8D8D8D8D6D69696969696969698D",
      INIT_7C => X"2424242424242420202020202024242424242424242424242424244444444444",
      INIT_7D => X"4444444444242424242444444444444444444444442424242424242424242424",
      INIT_7E => X"8D8D8D8D69696968484848484848484848484848484444444444444444444444",
      INIT_7F => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1ADADAD8D8D8989898D8D8D8D8989898D",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__79_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__79_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__79\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => addra(11),
      I1 => addra(12),
      I2 => addra(10),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__79_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__79\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(14),
      I2 => addrb(12),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__79_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized47\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized47\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized47\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized47\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__62_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__62_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D5D1D1D1",
      INIT_01 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_02 => X"D6D6D6D6D6D6D6D6B2B2B2B2B2B2B2B2B2B2B2D2D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_03 => X"6969696D6D6D6D6D8D9292B2B2B6D6D6D7D7D7D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_04 => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D69494949696D6D6D6D6D6D6D6D6D6969",
      INIT_05 => X"69696D6D6D6D6D6D6D6D6D6D6D6D6D696969696969696D6D6D6D6D6D6D6D6D6D",
      INIT_06 => X"B1B1B1B1B1B1B1B1B1B1B1919191918D8D9191918D8D8D8D8D8D8D8D8D8D9191",
      INIT_07 => X"D6D6D6D6D6D6D6D6D6D6D6D5D5D5D5B5B5B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1",
      INIT_08 => X"F6F6F6F6F6F6F6F6FAF6F6F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_09 => X"F6F6F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6F6F6F6F6F6F6D6F6F6F6F6F6",
      INIT_0A => X"D1AD6464404040406489ADD2D2F6F6F6F6F6F6F6F6D2D2D1D2F6F6F6F6F6F6F6",
      INIT_0B => X"F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2D2D2D2",
      INIT_0C => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2",
      INIT_0D => X"FBFBFBFBFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFB",
      INIT_0F => X"FBFBFBFBFBFBFBFBFBFBFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFBFBFBFB",
      INIT_11 => X"FBFBFBFBFBFBFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_12 => X"FBFBFBFBFBFBFBFBFBFBFBFBFBDBDBDBDBDBFBFBFBFBFBFBFBFBFBFBFFFFFBFB",
      INIT_13 => X"8D8D8D8D8D8D8D8D8D8D8E92B2B6D6D7DBDBDBDBDBDBFBFBFBFBFBFBFBFBFBFB",
      INIT_14 => X"4448444444444448484849496969698D8D8D8D8D8D8D6D69696969686969698D",
      INIT_15 => X"2424242424242424202020202024242424242424242424242424244444444444",
      INIT_16 => X"4444444444242424242444444444444444444444442424242424242424242424",
      INIT_17 => X"8D8D8D8D69696868484848484848484848484848484444444444444444444444",
      INIT_18 => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1ADAD8D8D8D898989898D8D8D8D8D8D8D",
      INIT_19 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D5D5D1D1D1B1",
      INIT_1A => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_1B => X"D6D6D6D6D6D6D6D6D6B2B2B2B2B2B2B2B2D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_1C => X"6969696D6D6D6D6D8D9192B2B2B2B6D6D6D7D7D7D7D6D6D6D6D6D6D6D6D6D6D6",
      INIT_1D => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D69494949496D6D6D6D6D6D6D6D6D6969",
      INIT_1E => X"6969696D6D6D6D6D6D6D6D6D6D6D6D6D69696969696969696D6D6D6D6D6D6D6D",
      INIT_1F => X"B1B1B1B19191B1B1B1B1B191918D8D8D8D8D8D918D8D8D8D8D8D8D8D8D8D9191",
      INIT_20 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D5D5B5B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1",
      INIT_21 => X"F6F6FAFAFAFAFAFAFAFAFAF6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_22 => X"F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6F6F6F6F6F6F6D6D6D6F6F6F6",
      INIT_23 => X"D2AD89644040404044688DADD2D6F6F6F6F6F6F6F6D2D1D1D2F2F6F6F6F2F6F6",
      INIT_24 => X"F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2D2D2D2",
      INIT_25 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2",
      INIT_26 => X"FBFBFBFBFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFB",
      INIT_28 => X"FBFBFBFBFBFBFBFBFBFBFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFBFB",
      INIT_2A => X"FBFBFBFBFBFBFBFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_2B => X"FBFBFBFBFBFBFBFBFBFBFBFBFBDBDBDBDBDBDBFBFBFBFBFBFBFBFBFBFFFBFBFB",
      INIT_2C => X"8D8D8D8D8D8D8D8D8D8D8EB2B2B6B6D6D7DBDBDBDBDBDBFBFBFBFBFBFBFBFBFB",
      INIT_2D => X"44484844444444484849494969696D8D8D8D8D8D8D8D6D696969696869696D8D",
      INIT_2E => X"2424242424242424242420202024242424242424242424242424244444444444",
      INIT_2F => X"4444444444242424242444444444444444444444442424242424242424242424",
      INIT_30 => X"8D8D8D8D69686848484848484848484848484848484444444444444444444444",
      INIT_31 => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1ADADAD8D8D8D8D89898989898D8D8D8D8D",
      INIT_32 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D5D6D5D1D1D1D1D1B1",
      INIT_33 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_34 => X"D6D6D6D6D6D6D6D6D6B6B2B2B2B2D2D2D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_35 => X"6969696D6D6D6D6D8D9192B2B2B2B6D6D6D6D6DBDBD6D6D6D6D6D6D6D6D6D6D6",
      INIT_36 => X"6D6D6D6D6969696D6D6D6D6D6D6D6D6D49494949496D6D6D6D6D6D6D6D6D6969",
      INIT_37 => X"6969696D6D6D6D6D6D6D6D6D6D6D6D6D696969696969696969696D6D6D6D6D6D",
      INIT_38 => X"B1B1B1B1919191B1B1B191918D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D",
      INIT_39 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D5D5B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1",
      INIT_3A => X"F6F6F6FAFAFAFAFAFAFAF6F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_3B => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6F6F6F6F6F6D6D6D6D6D6F6",
      INIT_3C => X"D2AD896464404040446489ADB2D2F6F6F6F6D2F6F6D2D2D1D2D2F6F6F6F6F6F6",
      INIT_3D => X"F2F2F2D2D1D2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2D2D2D2",
      INIT_3E => X"F6F6F6F6F6F6F6F2F6F6F6F6F6F6F6F6F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2",
      INIT_3F => X"FBFBFBFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFB",
      INIT_41 => X"FAFBFBFBFBFBFBFBFBFBFBFBFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6FAFAFAFAFAFA",
      INIT_43 => X"FBFBFBFBFBFBFAFAFBFBFBFBFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_44 => X"FBFBFBFBFBFBFBFBFBFBFBFBFBFBDBDBDBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFB",
      INIT_45 => X"8D8D8D8D8D8D8D8D8D8D92B2B2B6B6B6D7D7DBDBDBDBDBFBFBFBFBFBFBFBFBFB",
      INIT_46 => X"48484844444444484849494969696D8D8D8D8D8D8D8D8D696969696969698D8D",
      INIT_47 => X"2424242424242424242424242424242424242424242424242424244444444444",
      INIT_48 => X"4444444444242424244444444444444444444444442424242424242424242424",
      INIT_49 => X"8D8D8D8D69686848484848484848484848484848484844444444444444444444",
      INIT_4A => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1ADAD8D8D8D8D8D8D8989898D8D8D8D8D8D",
      INIT_4B => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D5D5D1D1D1D1D1D1D1D1D1",
      INIT_4C => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_4D => X"D6D6D6D6D6D6D6D6D6D6B6B2D2D2D2D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_4E => X"69696D6D6D6D6D6D8D9192B2B2B2B6B6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_4F => X"6D6D6D69696969696D6D6D6D6D6D6D6D69494949496D6D6D6D6D6D6D6D6D6969",
      INIT_50 => X"6969696D6D6D6D6D6D6D6D6D6D6D6D6D69696969696969696969696D6D6D6D6D",
      INIT_51 => X"B1B1B1919191919191919191918D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D919191",
      INIT_52 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D5B5B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1",
      INIT_53 => X"D6F6F6F6F6FAFAFAFAF6F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_54 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6F6F6F6D6D6D6D6D6D6D6",
      INIT_55 => X"D2ADAD896440404040446889ADD2D2F6F6D2D2F6F6F6D2D2D2D2D2F6F6F6F6F6",
      INIT_56 => X"F2F2D2CDADADCDD2D2D2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2D2D2D2",
      INIT_57 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2",
      INIT_58 => X"FBFBFBFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFB",
      INIT_5A => X"FAFAFBFBFBFBFBFBFBFBFBFBFBFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"FAFAFAFAFAFAFAFAFAFAFAF6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6FAFAFAFA",
      INIT_5C => X"FBFBFBFBFBFBFBFAFBFBFBFBFBFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_5D => X"FBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFB",
      INIT_5E => X"8D8D8D8D8D8D8D8D8DB2B2B2B2B6B6B6D6D7DBDBDBDBFBFBFBFBFBFBFBFBFBFB",
      INIT_5F => X"48484848444444484848484869696D8D8D8D8D8D8D8D8D6D6969696969698D8D",
      INIT_60 => X"2424242424242424242424242420202424242424242424242424444444444444",
      INIT_61 => X"4444444444242424444444444444444444444444242424242424242424242424",
      INIT_62 => X"8D8D8D8D69684848484848684848484848484848484844444444444444444444",
      INIT_63 => X"D1D1B1B1B1B1B1B1B1B1B1B1B1B1ADADAD8D8D8D8D8D8D8D89898D8D8D8D8D8D",
      INIT_64 => X"F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D5D1D1D1D1D1D1D1D1D1D1D1",
      INIT_65 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_66 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_67 => X"69696D6D6D6D6D6D8D9192B2B2B2B6B6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_68 => X"6D6D6D696969696D6D6D6D6D6D6D6D6D6D494949696D6D6D6D6D6D6D6D6D6969",
      INIT_69 => X"69696D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D696969696969696969696D6D6D6D",
      INIT_6A => X"B1B1B191918D8D8D8D9191919191918D91919191919191919191919191919191",
      INIT_6B => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D5B5B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1",
      INIT_6C => X"D6D6D6D6F6F6F6F6F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_6D => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6F6D6D6D6D6D6D6D6D6",
      INIT_6E => X"D2D1AD8964404040404464698DADD2D2D2D2D2D2F6F6F6F2D2D1D1F2F6F6F6D2",
      INIT_6F => X"F2D1CDA98989A9ADCDD2D2D2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2D2F2F2",
      INIT_70 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F2F2F2F2F2F2F2F2F6F6F2F2F2F2F2",
      INIT_71 => X"FBFBFBFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFB",
      INIT_73 => X"FAFAFAFAFBFBFBFBFBFBFBFBFBFBFFFFFFFFFFFBFBFBFBFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FAFAFAFAFAFAF6F6F6F6F6F6F6D6D6D6D6D6D6F6F6F6F6D6D6D6D6F6F6F6F6FA",
      INIT_75 => X"FBFBFBFBFBFBFBFBFBFBFBFBFBFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6FAFAFAFA",
      INIT_76 => X"FBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFB",
      INIT_77 => X"91918D8D8D8D8D8DB2B2B2B6D6B6B6B6D6D7D7DBDBDBFBFBFBFBFBFBFBFBFBFB",
      INIT_78 => X"48484848444444484848484869698D8D8D8D8D8D8D8D8D8D6D696969698D8DB1",
      INIT_79 => X"2424242424242424242424242420202020202024242424242424444848484448",
      INIT_7A => X"4444444444242444444444444444444444444444242424242424242424242424",
      INIT_7B => X"8D8D8D8D69684848484848686848484848484868484844444444444444444444",
      INIT_7C => X"D1D1D1D1D1D1D1D1B1B1B1B1B1ADADADAD8D8D8D8D8D8D8D8D8D8D8DADAD8D8D",
      INIT_7D => X"F6F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D5D1D1D1D1D1D1D1D1D1D1D1D1",
      INIT_7E => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6",
      INIT_7F => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__62_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__62_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__62\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => addra(11),
      I1 => addra(12),
      I2 => addra(10),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__62_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__62\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(14),
      I2 => addrb(12),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__62_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized48\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized48\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized48\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized48\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__63_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__63_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"69696D6D6D6D6D6D8D9192B2B2B2B6B6D6D6D6D6D6D6D6DADADAD6D6D6D6D6D6",
      INIT_01 => X"6D6D6D696969696D6D6D6D6D6D6D6D6D6D6949496D6D6D6D6D6D6D6D6D6D6969",
      INIT_02 => X"69696D6D6D6D6D6D6D6969696D6D6D6D6D6D6D6969696969696969696D6D6D6D",
      INIT_03 => X"B1B1B19191919191B1B1B1B1B1B1B1B191919191919191919191919191919191",
      INIT_04 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D5B5B1B1B1B1B1B1B1B5B5B1B1B1B1B1B1",
      INIT_05 => X"D6D6D6D6D6D6D6F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_06 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_07 => X"D2D2AD8D894440404040446489ADD2D2D2D2D2D2F6F6F6F6D2D1D1D2F6F6F6D2",
      INIT_08 => X"D1CDAD8984648489A9ADD2D2D2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2",
      INIT_09 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F2F2F2F2F2F2F2F6F6F6F2F2F2F2F2",
      INIT_0A => X"FBFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFB",
      INIT_0C => X"FAFAFAFAFAFBFBFBFBFBFBFBFBFBFFFFFFFFFFFBFBFBFBFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"F6F6F6F6F6F6F6F6F6F6F6F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6F6",
      INIT_0E => X"FBFBFBFBFBFAFAFAFBFBFBFBFBFAFAFAFBFAFAFAFAFAFAFAFAFAF6F6F6F6F6F6",
      INIT_0F => X"FBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFB",
      INIT_10 => X"918D8D8D8D8D8D8DB2B2B2D6D6B6B6D6D6D7D7DBDBFBFBFBFBFBFBFBFBFBFBFB",
      INIT_11 => X"48484848444444484844444869698D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8DB2",
      INIT_12 => X"2424242424242424242424242420202020202020242424242444444848484448",
      INIT_13 => X"4444444444242444444444444444444444444444242424244444442424242424",
      INIT_14 => X"8D8D8D8D69686848484848486848484848484868484844444444444444444444",
      INIT_15 => X"D1D1D1D1D1D1D1D1B1B1B1B1ADADADAD8D8D8D8D8D8D8D8D8D8D8DADADAD8D8D",
      INIT_16 => X"F6F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D5D5D1D1D1D1D1D1D1D1D1D1D1D1",
      INIT_17 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6",
      INIT_18 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_19 => X"69696D6D6D6D6D6D6D8D9292B2B2B6B6D6D6D6D6D6D6DADADAD6D6D6D6D6D6D6",
      INIT_1A => X"6D6D6D69696D6D6D6D6D6D6D6D6D6D6D6D6D696D6D6D6D6D6D6D6D6D6D6D6969",
      INIT_1B => X"6969696D6D6D6D6D6969496969696D6D6D6D6D6D69696969696969696D6D6D6D",
      INIT_1C => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B19191919191B1B1B191919191",
      INIT_1D => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D5D5D5D5B5B5B5B5D5B5B5B1B1B1B1B1",
      INIT_1E => X"D6D6D6D6D6D6D6F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6F6D6D6D6D6D6D6D6",
      INIT_1F => X"F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_20 => X"D2D2D1AD89644440204040446889ADD2D2D2D2D2F2F6F6F6D2D1D1D1F6F6F6D2",
      INIT_21 => X"D1CDAD846460606489A9ADD2D2D2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2",
      INIT_22 => X"F6F6F6F6F6F2F6F6F6F6F6F6F6F6F6F6F6F2F2F2F1F1F2F2F6F6F6F2F2F2F2F1",
      INIT_23 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFB",
      INIT_25 => X"FAFAFAFAFAFAFAFAFAFAFBFBFBFBFFFFFFFFFFFBFBFBFBFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"F6F6F6F6F6F6F6F6F6F6D6D6D6D6D2D2D2D2D2D2D2D2D2D6D2D2D2D6D6D6D6F6",
      INIT_27 => X"FBFAFBFBFAFAFAFAFAFAFBFBFAFAFAFAFBFAFAFAFAF6F6F6F6F6F6F6F6F6F6F6",
      INIT_28 => X"FBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFB",
      INIT_29 => X"918D8D8D8D8D8D8DB2B2B2B6D6B6B6B6D6D7DBDBDBFBFBFBFBFBFBFBFBFBFBFB",
      INIT_2A => X"48484848444448484444444469698D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D91B1",
      INIT_2B => X"2424242424242424242424242420202020202020242424242444444848484848",
      INIT_2C => X"4444444444242444444444444444444444444444242444444444442424242424",
      INIT_2D => X"8D8D8D8D69686848484848486868484848484868484844444444444444444444",
      INIT_2E => X"D1D1D1D1D1D1D1B1B1B1B1ADADADADAD8D8D8D8C888D8D8D8D8DADADADADAD8D",
      INIT_2F => X"F6F6F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D5D5D5D1D1D1D1D1D1D1D1D1D1D1",
      INIT_30 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6F6",
      INIT_31 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_32 => X"69696D6D6D6D6D6D6D8D8D8D9192B2B6D6D6D6D6D6D6DADAD6D6D6D6D6D6D6D6",
      INIT_33 => X"6D6D6969696D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D696969",
      INIT_34 => X"6969696D6D6D6D69694949496969696D6D6D6D6D69696969696969696D6D6D6D",
      INIT_35 => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B191919191B1B1B1B1B1919191",
      INIT_36 => X"F6FAFAFAFADADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D5D5D5D6D5B5B1B1B1B1B1",
      INIT_37 => X"F6D6D6D6D6D6F6F6D6D6D6D6D6D6F6F6F6D6D6D6D6D6F6F6F6F6D6D6D6D6D6F6",
      INIT_38 => X"F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_39 => X"D2D2D2B1AD8964402020204064898DADD2D2D2D2D2F2F2F2D2D1D1D1D1F6F6F6",
      INIT_3A => X"D1CDAD84604040606489ADADD2D2D2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2",
      INIT_3B => X"F6F6F6F6F2F2F2F2F6F6F6F6F6F6F6F6F6F6F2F2F1F1F2F2F2F2F6F2F2F2F2F1",
      INIT_3C => X"FAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_3D => X"FFFFFFFBFBFBFFFFFFFFFFFFFFFFFFFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFB",
      INIT_3E => X"F6FAFAFAFAFAFAFAFAFAFAFBFBFBFFFFFFFFFFFFFBFBFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"D6D6D6D6D6D6D6D6D6D6D6D6D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D6D6D6",
      INIT_40 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_41 => X"FBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFB",
      INIT_42 => X"8D8D8D8D8D8D8D8D8EB2B2B2B2B6B6B6D6D7DBDBFBFBFBFBFBFBFBFBFBFBFBFB",
      INIT_43 => X"484848484444484844444444696D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D91",
      INIT_44 => X"2424242424242424242424242420202020202024242424244444444848484848",
      INIT_45 => X"4444444444242424444444444444444444444444444444444444444424242424",
      INIT_46 => X"8D8D8D8D69686868484848486868484848486868484844444444444444444444",
      INIT_47 => X"D1D1D1D1B1B1B1B1B1B1ADADADADADAD8D8D8D88888D8D8DADADADADADADADAD",
      INIT_48 => X"F6F6F6F6F6F6D6D6D6D6D6D6D6D6D6D6D6D6D6D5D5D5D5D5D5D1D1D1D1D1D1D1",
      INIT_49 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6F6",
      INIT_4A => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_4B => X"69696D6D6D6D6D696D6D6D6D6D8D92B2B6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_4C => X"6D696969696D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D696969",
      INIT_4D => X"49496969696969694949494949696969696969696969696969696969696D6D6D",
      INIT_4E => X"B5B5B1B5B5B5B6B6B6B6B1B1B1B1B1B191919191919191919191B19191919191",
      INIT_4F => X"FAFAFAFAFAFAFAFAFAFADAD6D6FAD6D6D6D6D6D6D6D6D6D6D6D6D5B5B1B1B1B5",
      INIT_50 => X"F6F6F6F6D6D6F6FAF6D6D6D6D6FAFAFAFAFAF6D6D6F6F6FAFAF6D6D6D6D6F6F6",
      INIT_51 => X"F6F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6",
      INIT_52 => X"D2D2D2D2AD89644040202020406489ADB1D2D2D2D2D2D2D2D2D1D1D1D1D2D2F6",
      INIT_53 => X"D1CDAD8460404040406489ADADD2D2D2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2",
      INIT_54 => X"F6F6F6F2D2D2D2D2F2F6F6F6F6F2F6F6F6F6F2F2F1F1F2F2F2F2F2F2F2F2F2F1",
      INIT_55 => X"FAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_56 => X"FFFFFBFBFBFBFBFFFFFFFFFFFFFFFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFB",
      INIT_57 => X"F6F6FAFAFAFAFAFAFAFAFAFAFBFBFBFFFFFFFFFBFBFBFBFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"D6D6D6D6D6D6D6D6D6D6D2D2D2D1D1D1D1D1D1D1D1D2D2D2D2D2D2D2D2D2D6D6",
      INIT_59 => X"FAFAFAFAFAFADADAFAFAFAFAFAFAFAFAFAFAFAF6F6D6D6D6D6F6F6F6F6F6F6F6",
      INIT_5A => X"FBFBFBFBFBFBFBFBFBFBFBFBDBDBDBDBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFB",
      INIT_5B => X"8D8D8D8D8D8D8D8D8D8DB2B2B2B2B2B6D6D7DBDBDBFBFBFBFBFBFBFBFBFBFBFB",
      INIT_5C => X"484848444444484844444444696D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D",
      INIT_5D => X"2424242424242424242424242424202020202024242424444444484848484848",
      INIT_5E => X"4444444444442424244444444444444444444444444444444444444424242424",
      INIT_5F => X"AD8D8D6969686868684848686868686848686868484844444444444444444444",
      INIT_60 => X"D1D1B1B1B1B1B1B1B1B1ADADADADAD8D8D8D8C88888D8DADADADADADADADADAD",
      INIT_61 => X"F6F6F6F6F6F6D6D6D6D6D6D6D6D6D6D6D6D6D6D5D5D5D5D5D5D1D1D1D1D1D1D1",
      INIT_62 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6F6D6D6D6D6D6D6D6D6D6F6",
      INIT_63 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_64 => X"6969696D6D6D696969696969696D8D92B2B6D6D6DAD6D6D6D6D6D6D6D6D6D6D6",
      INIT_65 => X"6969696969696D6D6D6D6D69696D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D696969",
      INIT_66 => X"4949694949696949494949494969696969696969696969696969696969696D6D",
      INIT_67 => X"B5B5B5B5B5B6B6B6B6B5B1B1B1B1919191919191919191919191919191919191",
      INIT_68 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAD6D6D6D6D6D6D6D6D6D6D6D6D5B5B5B5B5",
      INIT_69 => X"FAFAFAF6F6F6FAFAFAFAFAFAFAFAFAFAFAFAFAD6D6FAFAFAFAFAF6D6D6D6D6FA",
      INIT_6A => X"F6F6F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6F6",
      INIT_6B => X"D2D2D2D2D1AD69444020202020446889ADB1D2D2D2D2D2D2D2D2D2D1D1D2D2D6",
      INIT_6C => X"D1CDAD886440404040646589ADADD1D2D2F2F2F2F2F2F2F2F2F2F1F1F1D1D2D2",
      INIT_6D => X"F6F6D2D2D1CDADCDD2F2F6F6F2F2F6F6F6F6F2F2F2F2F2F2F2F2F2F2F2F2F2F2",
      INIT_6E => X"FAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_6F => X"FFFFFBFBFBFBFBFBFFFFFFFFFFFFFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFB",
      INIT_70 => X"D6F6F6FAFAFAFAFAFAFAFAFAFAFAFAFBFBFFFFFBFBFBFBFBFFFFFFFFFFFFFFFF",
      INIT_71 => X"D6D6D2D2D2D2D2D2D2D2D1D1D1D1D1B1B1B1B1D1D1D1D1D2D2D1D1D1D1D2D2D6",
      INIT_72 => X"FAFAFAFAFADADAD6D6FAFAF6F6F6F6F6F6F6F6F6F6D6D6D6D6D6F6F6F6F6F6D6",
      INIT_73 => X"FBFBFBFBFBFBFBFBFBFBFBFBDBDBDBDBDBDBFBFBFBFBFBFBFBFBFBFBFBFBFBFB",
      INIT_74 => X"8D8D8D8D8D8D8D8D8D8D8D8E9292B2B2B6D7DBDBFBFBFBFBFBFBFBFBFBFBFBFB",
      INIT_75 => X"484848444444484844444444696D8D8D8D8D8D8D8D8D8D6D8D8D8D8D8D8D8D8D",
      INIT_76 => X"2424242424242424242424242424242020202024242444444444484848484848",
      INIT_77 => X"4444444444442424244444444444444444444444444444444444444424242424",
      INIT_78 => X"AD8D8D6968686868686868686868686868686868484444444444444444444444",
      INIT_79 => X"D1B1B1B1B1B1B1B1B1B1ADADADAD8D8D8D8D8D8C8D8DADADADADADADADADADAD",
      INIT_7A => X"D6D6F6F6F6F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D5D5D5D5D5D1D1D1D1D1D1D1",
      INIT_7B => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6F6F6F6D6D6D6D6D6D6D6D6D6",
      INIT_7C => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_7D => X"696969696D6969696969694969698D92B2B6B6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_7E => X"6969496969696D6D6D6D69696969696D6D6D6D6D6D6D6D6D6D69696969696969",
      INIT_7F => X"4969694949494949494949494969696969696969696969696969494949496969",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__63_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__63_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__63\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => addra(11),
      I1 => addra(12),
      I2 => addra(10),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__63_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__63\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(14),
      I2 => addrb(12),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__63_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized49\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized49\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized49\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized49\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__42_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__42_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"B5B1B1B1B1B1B1B1B1B1B191918D8D8D8D8D9191919191919191919191919191",
      INIT_01 => X"D6FAFAFAFAFAFAFAFAFAFAFAFAFAFAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6B6",
      INIT_02 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAD6D6D6D6D6D6",
      INIT_03 => X"D2F6F6F6F6F6D6D6F6F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6F6F6F6",
      INIT_04 => X"D2D2D2D2D2AD896444402020202044698DADB1D2D2D2D2D2D2D2D2D2D2D2D2D2",
      INIT_05 => X"D1D1AD89644020202040646589ADADD2F2F2F2F2F2F2F2F2F1F1F1F1F1D1D1D2",
      INIT_06 => X"F6D2D2ADAD89898DADD1D2D2F2F2F6F6F6F6F2F2F2F2F2F2F2F2F2F2F2F2F2F2",
      INIT_07 => X"FAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_08 => X"FFFFFFFBFBFBFBFBFBFFFFFFFFFFFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFB",
      INIT_09 => X"D1D2F6F6FAFAFAFAFAFAFAFAFAFAFAFAFBFBFBFBFBFBFBFBFFFFFFFFFFFFFFFF",
      INIT_0A => X"D2D2D2D2D2D1D1D1D1D1D1D1CDCDADADADADADADCDD1D1D1D1D1D1D1D1D1D2D2",
      INIT_0B => X"DADADAFADAD6D6D6D6D6D6F6F6F6F6D6D6F6F6F6F6F6D6D6D2D2D2D6D6F6F6D6",
      INIT_0C => X"FBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBDBDBDBFBFBFBFBFBFBFBFBFBFBFBFBFA",
      INIT_0D => X"8D8D8D8D8D8D8D8D8D8D8D8D8D8D92B2B6D6DBFBFBFBFBFBFBFBFBFBFBFBFBFB",
      INIT_0E => X"484848484444686944444464698D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D",
      INIT_0F => X"2424242424242424242424242424242020202024242444444448484848484848",
      INIT_10 => X"4444444444442424444444444444444444444444242424444444444424242424",
      INIT_11 => X"B18D8D6968686869686868686868686868686868484444444444444444444444",
      INIT_12 => X"B1B1B1B1B1B1B1B1ADADADADADADADADADADAD8D8DADADADADADADADADADADAD",
      INIT_13 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D5D1D1D1D1D1D1D1D1D1D1D1",
      INIT_14 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6F6F6F6F6D6D6D6D6D6D6D6D6",
      INIT_15 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_16 => X"69696969696969696969696969696D8D92B2B6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_17 => X"4949494949696969696949494949496969696D6D6D6D6D696969696969696969",
      INIT_18 => X"6D69694949494949494949496969696969696949494949696969696969494949",
      INIT_19 => X"B1B1B1B1B1B1B1B1B19191918D8D8D8D8D91919191919191918D8D8D8D8D8D8D",
      INIT_1A => X"D6D6D6DADAFAFAFAFAFAFAFADADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6B6B5",
      INIT_1B => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAD6D6D6D6D6D6",
      INIT_1C => X"D2F6F6F6F6F6F6F6F6F6F6D6D6D6D6D6D6D6D6D6D6D6F6F6F6D6D6F6F6F6F6F6",
      INIT_1D => X"D2F2F2D2D2CEAD696444202020204444698DADB1D2D2D2D2D2D2D2D2D2D2D2D2",
      INIT_1E => X"D2D2D18964404020202040646989ADD2D2F2F2F2F2F2F2F2F1F1F1F1F1D1D1D2",
      INIT_1F => X"F6D2B1AD8968688989ADD1D2F2F6F6F6F6F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2",
      INIT_20 => X"FAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_21 => X"FFFFFFFBFBFBFBFBFBFBFFFFFFFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFB",
      INIT_22 => X"D1D2D6F6F6F6FAFAFAFAFAFAFAFAFAFAFAFBFBFBFBFBFBFBFFFFFFFFFFFFFFFF",
      INIT_23 => X"D2D2D1D1D1D1D1D1CDADADADADADADADADADADADCDD1D1D1D1D1D1D1D1D1D1D1",
      INIT_24 => X"D6D6D6D6D6D6D6D6D6D6D6D6F6F6D6D6D6D6F6F6F6F6D6D2D2D2D2D2D2D2D2D2",
      INIT_25 => X"FBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFA",
      INIT_26 => X"8D8D8D8D8D8D8D8D8D8D8D8D8D8D9292B2D6D7DBFBFBFBFBFBFBFBFBFBFBFBFB",
      INIT_27 => X"484848484869696969646469698D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D",
      INIT_28 => X"2424242424242424242424242424202020242424244444444848484444484848",
      INIT_29 => X"4444444444444444444444444444444444444444242424444444444424242424",
      INIT_2A => X"AD8D8D6968686869696868686868686868686868484444444444444444444444",
      INIT_2B => X"B1B1B1B1B1B1B1ADADADADADADADADADADADADADADADB1B1B1B1ADADADADADAD",
      INIT_2C => X"D6D6D6D6D6D6D6D6D6D6D2D6D6D6D6D6D6D6D6D5D1D1D1D1D1D1D1B1B1B1B1B1",
      INIT_2D => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6F6F6F6F6D6D6D6D6D6D6D6",
      INIT_2E => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_2F => X"69696969696969696969696969696D8D9292B2B6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_30 => X"494949494969696969694949494949496969696D6D6D69696949496969696969",
      INIT_31 => X"6D69696949494949494969696969696969696949494969696969696969696969",
      INIT_32 => X"B1B1B1B1B1B1B1B1B1919191918D8D8D91919191919191918D8D8D8D8D8D8D8D",
      INIT_33 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D5D5D6D6D6D6D6D6B5B1B1B1",
      INIT_34 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAD6D6D6D6D6D6",
      INIT_35 => X"D2F2F6F6F6F6F6F6F6F6F6D6D6D6D6D6D6D6D6D6D6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_36 => X"D2D2D2D2D2CEAD8D696444202020204468698DB1B2D2D2D2D2D2D2D2D2D6D6D6",
      INIT_37 => X"F2D2D2AD68444020202040406489ADADD2D2F2F2F2F2F2F2F2F2F1F1F1F1F2D2",
      INIT_38 => X"D6D2AD89644444646989ADD2F2F6F6F6F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2",
      INIT_39 => X"FAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_3A => X"FFFFFFFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFB",
      INIT_3B => X"D1D2D2F6F6F6F6F6FAFAFAFAFAFAFAFAFAFAFBFBFBFBFBFBFBFFFFFFFFFFFFFF",
      INIT_3C => X"D1D1D1D1D1D1CDCDADADADADADADADADADADADADCDCDD1D1CDCDCDD1D1D1D1D1",
      INIT_3D => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6F6F6D6D6D2D2D2D2D2D2D1D1",
      INIT_3E => X"FBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBDBFBFBFBFBD7D6D6",
      INIT_3F => X"8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D92B2B6D6DBFBFBFBFBFBFBFBFBFBFBFBFB",
      INIT_40 => X"484444446869696969696969698D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8DB1",
      INIT_41 => X"2424242424242424242424242420202024242424244444444848484444484848",
      INIT_42 => X"4444444444444444444444444444444444444444444444444444444444242424",
      INIT_43 => X"AD8D8D6968686869696968686868686868686868684444444444444444444444",
      INIT_44 => X"B1B1B1B1B1B1ADADADADADADADADADB1B1B1B1B1B1B1B1B1B1B1B1ADADADADAD",
      INIT_45 => X"D6D6D6D6D6D6D6D6D2D2D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1B1B1B1B1B1B1",
      INIT_46 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6F6F6F6D6D6D6D6D6D6D6",
      INIT_47 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_48 => X"696969696969696969696969696D6D8D8D9292B2B6D6D6D6DBDBDBD6D6D6D6D6",
      INIT_49 => X"6949494949696969696949494949494949496969696969696949494969696969",
      INIT_4A => X"696969694949496969696969696D6D69696969696969696969696D6D6D6D6D69",
      INIT_4B => X"B1B191919191B1B1B1B1B191919191919191919191919191918D8D8D8D8D8D8D",
      INIT_4C => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D5D5B5B5B5B5B5B1B1B1B1B1B1",
      INIT_4D => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFADAD6D6D6D6D6D6",
      INIT_4E => X"D2F2F2F6F6D6D6D6F6F6D6D6D6D6D6D6D6D6D6D6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_4F => X"F2F2F2D2D2D2AEAD8D694440202020204468698DB1D2D2D2D2D2D2D2D2D2D6D2",
      INIT_50 => X"F2D2D2AD8964442020202040446489ADD1D2D2D2F2F2F2F2F2F2F1F2F2F2F2F2",
      INIT_51 => X"D6B1AD8964404044646889ADD2F6F6F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2",
      INIT_52 => X"FAFAFAFAFAFAFAFAFAFAFAF6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_53 => X"FFFFFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFA",
      INIT_54 => X"D1D1D1D1D2D6F6F6F6FAFAF6F6F6F6FAFAFAFAFBFBFBFBFBFBFFFFFFFFFFFFFF",
      INIT_55 => X"D1D1D1D1CDCDCDADADADADADADADADADADADADADCDCDCDCDCDCDCDD1D1D1D1D1",
      INIT_56 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2D2D1D1D1D1D1D1",
      INIT_57 => X"FBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBDBDBFBDBD7D6D6D6",
      INIT_58 => X"B1918D91918D8D6D6D6D6D8D8D8D8D8E92B2B6D7FBFBFBFBFBFBFBFBFBFBFBFB",
      INIT_59 => X"444444446869696969696969898D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8DB1B1",
      INIT_5A => X"2424242424242424242424242424242424242424444444484848444448484848",
      INIT_5B => X"4444444444444444444444444444444444444444444424244444444444242424",
      INIT_5C => X"AD8D8D6968686868696968686868686868686868684444444444444444444444",
      INIT_5D => X"B1B1B1B1B1ADADADADADADADADADB1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1",
      INIT_5E => X"D6D6D6D6D6D6D6D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1B1B1B1B1B1B1B1",
      INIT_5F => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6F6D6D6D6D6D6D6D6D6",
      INIT_60 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_61 => X"69696969696969696969696D6D6D6D8D8D8E92B2B6D6D6D6DBDBDBD6D6D6D6D6",
      INIT_62 => X"696969494969696D6D6969494949494949494969696969696949496969696969",
      INIT_63 => X"6D6D6D696969696D6D6D6D6D6D6D6D6D6D696969696969696D6D6D6D6D6D6D6D",
      INIT_64 => X"91918D8D919191B1B1B1B1B19191919191919191B19191919191918D8D8D8D8D",
      INIT_65 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D5B5B1B1B1B1B1B1B1B1B1B1B1B1",
      INIT_66 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAD6D6D6D6D6D6D6",
      INIT_67 => X"D2D2F2D2D2D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_68 => X"F2F2F2F2D2D2D2B2AD896944202020204444688DADB1D2D2D2D2D2D2D2D2D2D2",
      INIT_69 => X"F2D2D2AD8D6944402020202040646989ADD2D2D2D2D2F2F2F2F2F1F2F2F2F2F2",
      INIT_6A => X"D2B1AD6944202040406489ADD2F2F2F2F2F2F6F2F2F2F2F2F2F2F2F2F2F2F2F2",
      INIT_6B => X"FAFAFAFAFAFAFAFAFAFAFAF6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_6C => X"FFFFFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFA",
      INIT_6D => X"D1D1D1D1D1D1D6F6F6F6F6F6D6D6F6F6FAFAFAFAFBFAFAFBFBFBFFFFFFFFFFFF",
      INIT_6E => X"CDCDCDCDCDADADADADADADADADADADADADADADADCDCDCDCDCDCDCDCDD1D1D1D1",
      INIT_6F => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2D2D2D2D6D6D2D2D2D1D1D1D1CDCD",
      INIT_70 => X"FBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBDBDBD7D7D6D6D6D6",
      INIT_71 => X"B2B191B1B1918D8D8D6D8D8D8D8D8D8E92B2B6D6DBFBFBFBFBFBFBFBFBFBFBFB",
      INIT_72 => X"4444444468696969696969698D8D8D8D8D8D8D8D8D8D8DB1B1B1B18D8D8DB1B2",
      INIT_73 => X"2424242424242424242424242424242424242424444444484848444444484444",
      INIT_74 => X"4444444444444444444444444444444444444444444424242424444444242424",
      INIT_75 => X"AD8D8D8969686868686868686868686868686868484444444444444444444444",
      INIT_76 => X"B1B1B1B1ADADADADADADADADADADB1B1B1B1B1B1B1D1D1D1D1B1B1B1B1B1B1B1",
      INIT_77 => X"D6D6D6D6D6D6D2D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1B1B1B1B1B1B1B1B1B1B1",
      INIT_78 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_79 => X"D6D6D6D6D6D6D6D6D6D6D6DADADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_7A => X"6969696969696969696D6D6D6D6D8D8D8D8E92B2B2B6D6D6D7D7D6D6D6D6D6D6",
      INIT_7B => X"6D6969494969696D6D6D6969494949494949494949696969696969696D6D6969",
      INIT_7C => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D696D6D6D6D6D6D6D6D6D6D6D",
      INIT_7D => X"918D8D8D8D9191B1B1B1B1B1B1919191919191B1B1B191919191919191919191",
      INIT_7E => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D5B5B1B1B1B1B1B1B1B1B1B1B1B1B191",
      INIT_7F => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAD6D6D6D6D6D6D6",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__42_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__42_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => addra(11),
      I1 => addra(12),
      I2 => addra(10),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__42_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(14),
      I2 => addrb(12),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__42_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized5\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized5\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized5\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized5\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__13_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__13_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"D5D5D5D5D5D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_01 => X"FAFAFAF6D6D6D6D6D6D6D6D6D6D6D5D5D5D5D5D5B5B5D5D5D5D5D5D5D5D5D5D5",
      INIT_02 => X"D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D6D6D6D6D6F6FAFAFAFAFAFAFAFAFAFAFA",
      INIT_03 => X"D6D6D6D6D6D6D2D2D2D6D6D6D6D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2",
      INIT_04 => X"D2D2D2D2D2D2D2D2D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_05 => X"B2B2B2B2B2B2D2D2D2D2D2D2D2D2D2D2D2D2D2D6D6D6D6D6D6D2D2D2D2D2D2D2",
      INIT_06 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_07 => X"DADADAD6D6D6DAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFADAD6D6D6D6DAD6D6D6D6",
      INIT_08 => X"FAFAFAFAFADADAD6D6DADADADADADADADAD6DADADADAFAFAFAFADADADADADADA",
      INIT_09 => X"D5D5D5D5D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADADAFA",
      INIT_0A => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5",
      INIT_0B => X"D6D6D6D6D6D6D6D5D5D5D5D5B5B5B5D5D5D5D5D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_0C => X"D6D6D6D6F6F6F6F6F6F6FAFAFAFAFAFAFAFAFADADADADADADADAD6D6D6D6D6D6",
      INIT_0D => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6D6F6F6F6F6F6F6F6F6F6F6D6",
      INIT_0E => X"F6F6F6F6FAFAFAFAFAF6F6F6F6F6F6F6F6F6F6F6F6F6F6F6D6F6F6F6F6F6F6F6",
      INIT_0F => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6F6",
      INIT_10 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_11 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_12 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_13 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_14 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_15 => X"DADADAF6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_16 => X"FAFAFAFAFAFAFAFAFAFAFAFAFADADADAFAFAFAFAFAFAFAFAFAFAFAD6D6D6D6D6",
      INIT_17 => X"D6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_18 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6DAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_19 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_1A => X"FAFAFAFAFAF6D6D6D6D6D6D6D6D6D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D6D6",
      INIT_1B => X"D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D6D6D6D6D6D6D6F6FAFAFAFAFAFAFAFAFA",
      INIT_1C => X"D6D6D6D6D6D2D2D2D2D2D6D6D6D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2",
      INIT_1D => X"D2D2D2D2D2D2D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_1E => X"B2B2B2B2B2B2B2B2D2D2D2D2D2D2D2D2D2D2D2D6D6D6D6D6D6D2D2D2D2D2D2D2",
      INIT_1F => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_20 => X"DADADADADADADADAFAFAFAFAFAFAFAFAFAFAFAFAFAFADADAD6D6DADAD6D6D6D6",
      INIT_21 => X"FAFAFAFAFADADADADADADADAFAFAFAFAFADADADAFAFAFAFAFAFAFAFAFAFADADA",
      INIT_22 => X"D5D5D5D5D5D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADAFAFAFAFAFA",
      INIT_23 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D5D5D5D5D5D5D5D5D5D6D5D5D5D5D5D5D5",
      INIT_24 => X"D6D6D6D6D6D5D5D5D5D5D5B5B5B5B5B5D5D5D5D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_25 => X"D6D6D6D6D6F6F6F6F6F6FAFAFAFAFAFAFAFADAD6D6D6DADADADAD6D6D6D6D6D6",
      INIT_26 => X"F6F6F6F6F6D6D6D6D6D6F6F6F6F6F6F6F6F6F6F6D6F6F6F6F6F6F6D6D6D6D6D6",
      INIT_27 => X"F6F6F6FAFAFAFAFAFAFAF6F6F6F6F6F6F6F6F6F6F6F6F6D6D6F6F6F6F6F6F6F6",
      INIT_28 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6",
      INIT_29 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_2A => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_2B => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_2C => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_2D => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_2E => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_2F => X"DAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFADAD6DAFA",
      INIT_30 => X"D6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFADAD6D6",
      INIT_31 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_32 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_33 => X"FAFAFAFAFAFAFAD6D6D6D6D6D6D6D5D5D5D5D5D5B5D5D5D5D5D5D5D5D5D6D6D6",
      INIT_34 => X"D2D2D2D2D2D2D2D2D2D2D6D6D6D6D2D2D2D2D6D6D6D6D6D6FAFAFAFAFAFAFAFA",
      INIT_35 => X"D6D6D6D6D2D2D2D2D2D2D2D6D6D2D2D2D2D2D2D6D2D2D2D2D2D2D2D2D2D2D2D2",
      INIT_36 => X"D2D2D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_37 => X"B2B2B2B2B2B2B2B2B2D2D2D2D2D2D2D2D2D2D2D6D6D6D6D6D2D2D2D2D2D2D2D2",
      INIT_38 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2B2B2B2B2B2B2B2B2B2B2B2B2B2D2D2D2D2",
      INIT_39 => X"DADADADADADADADAFAFAFAFAFAFAFAFAFAFAFAFAFADADAD6D6D6DADADAD6D6D6",
      INIT_3A => X"FAFAFAFAFAFADADADADAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFADA",
      INIT_3B => X"D5D5D5D5D5D5D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADAFAFAFAFADADA",
      INIT_3C => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D5D5D5D5D5D5D5D5D6D6D6D6D5D5D5D5D5D5",
      INIT_3D => X"D6D6D6D6D5D5D5D5D5D5B5B5B5B5B5B5B5D5D5D5D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_3E => X"D6D6D6D6D6F6F6F6F6F6FAFAFAFAFAFAFAFAFAD6D6D6D6DADADAD6D6D6D6D6D6",
      INIT_3F => X"F6F6F6F6D6D6D6D6D6D6D6F6F6F6F6F6F6F6F6F6D6F6F6F6F6F6D6D6D6D6D6D6",
      INIT_40 => X"F6F6FAFAFAFAFAFAFAFAF6F6F6F6F6F6F6F6F6F6F6F6F6D6D6F6F6F6F6F6F6F6",
      INIT_41 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6",
      INIT_42 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_43 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_44 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_45 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_46 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_47 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_48 => X"DADADAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFADAFAFA",
      INIT_49 => X"D6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFADADAD6D6",
      INIT_4A => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_4B => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_4C => X"FAFAFAFAFAFAFAFAD6D6D6D6D6D6D5D5D5D5D5B5B5B5D5D5D5D5D5D5D5D6D6D6",
      INIT_4D => X"D2D2D2D2D2D2D2D2D2D2D6D6D6D6D2D2D2D2D2D6D6D6D6D6D6FAFAFAFAFAFAFA",
      INIT_4E => X"D6D6D6D6D2D2D2D2D2D2D6D6D6D2D2D2D2D6D6D6D6D6D2D2D2D6D6D2D2D2D2D2",
      INIT_4F => X"D2D2D6D6D6D6D6D6D6D6D6D6D6D6D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_50 => X"B2B2B2B2B2B2B2B2B2B2D2D2D2D2D2D2D2D2D2D6D6D6D6D2D2D2D2D2D2D2D2D2",
      INIT_51 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2B2B2B2B2B2B2B2B2B2B2B2B2B2D2D2D2D2",
      INIT_52 => X"DADADADADADADADAFAFAFAFAFAFADADADADADADADAD6D6D6D6D6DADADAD6D6D6",
      INIT_53 => X"FAFAFAFAFAFADADAFAFAFAFAFAFAFAFAFAFAFADADADADAFAFAFAFAFAFAFAFAFA",
      INIT_54 => X"D5D5D5D5D5D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADADADAFAFAFAFADAD6D6",
      INIT_55 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D5D5D5D5D5D5D5D5D6D6D6D6D6D6D6D5D5D5D5",
      INIT_56 => X"D6D6D6D5D5D5D5D5B5B5B5B5B5B5B5B5B5D5D5D5D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_57 => X"D6F6D6F6F6F6F6F6F6FAFAFAFAFAFAFAFAFAFAD6D6D6D6DADADAD6D6D6D6D6D6",
      INIT_58 => X"F6F6F6D6D6D6D6D6D6D6D6D6F6F6F6F6F6F6D6D6D6F6F6F6F6D6D6D6D6D6D6D6",
      INIT_59 => X"FAFAFAFAFAFAFAFAFAFAFAF6F6F6F6F6F6F6F6F6F6F6F6D6D6D6F6F6F6F6F6F6",
      INIT_5A => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_5B => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_5C => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_5D => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_5E => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAD6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_5F => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_60 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_61 => X"D6DADADAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFADAFAFA",
      INIT_62 => X"D6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFADADADADADADADADAD6D6",
      INIT_63 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_64 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_65 => X"FAFAFAFAFAFAFAFADAD6D6D6D6D6D6D5D5D5D5B5B5B5D5D5D5D5D5D5D6D6D6D6",
      INIT_66 => X"D2D2D2D2D2D2D2D2D2D2D6D6D6D6D6D2D2D2D2D2D2D6D6D6D6D6F6FAFAFAFAFA",
      INIT_67 => X"D6D6D6D6D6D2D2D2D2D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2D2D2D2",
      INIT_68 => X"D2D6D6D6D6D6D6D6D6D6D6D6D6D2D2D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_69 => X"B2B2B2B2B2B2B2B2B2B2B2D2D2D2D2D2D2D2D2D6D6D6D6D2D2D2D2D2D2D2D2D2",
      INIT_6A => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2B2B2B2B2B2B2B2B2B2B2B2B2B2B2D2D2D2",
      INIT_6B => X"DADADADADADADADADADADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADADAD6D6",
      INIT_6C => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFADADADADADADAFAFAFAFAFAFAFADA",
      INIT_6D => X"D5D5D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6FAFADADADADAFAFAFAFADAD6D6",
      INIT_6E => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D5D5D5D5D5D5D6D6D6D6D6D6D6D6D6D5D5D5",
      INIT_6F => X"D6D5D5D5D5D5D5B5B5B5B5B5B5B5B5B5D5D5D5D5D5D6D6D6D6D6D6D6D6D6D6D6",
      INIT_70 => X"F6F6F6F6F6F6F6F6F6F6FAFAFAFAFAFAFAFAFAFADAD6D6D6D6D6D6D6D6D6D6D6",
      INIT_71 => X"F6F6D6D6D6D6D6D6D6D6D6D6D6F6F6F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_72 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6F6F6F6F6F6D6D6D6D6D6D6D6F6F6F6",
      INIT_73 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_74 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_75 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_76 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_77 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_78 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_79 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_7A => X"DADADADAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_7B => X"DAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFADADAD6D6DADADADADAD6D6",
      INIT_7C => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_7D => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_7E => X"FAFAFAFAFAFAFAFAFAD6D6D6D6D6D6D5D5B5B5B5B5B5D5D5D5D5D5D6D6D6D6D6",
      INIT_7F => X"D2D2D2D2D2D2D2D2D2D2D6D6D6D6D2D2D2D2D2D2D2D2D6D6D6D6D6D6F6F6F6F6",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__13_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__13_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => addra(12),
      I1 => addra(10),
      I2 => addra(11),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__13_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => addrb(14),
      I1 => addrb(12),
      I2 => addrb(13),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__13_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized50\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized50\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized50\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized50\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__43_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__43_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"D2D2D2D2D2D2D2D6D6D6D6D6D6D6D6D6D6D6D6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_01 => X"F2F2F2F2F2F2D2D2AEAD896444202020204444688DADB1D2D2D2D2D2D2D2D2D2",
      INIT_02 => X"F2D2D2B1AD8964402020202040446489ADADD2D2D2D2D2D2F2F2F2F2F2F2F2F2",
      INIT_03 => X"D6D1AD896420202040406489ADD2F2F2F2F6F6F2F2F2F2F2F2F2F2F2F2F2F2F2",
      INIT_04 => X"FAFAFAFAFAFAFAFAF6F6FAF6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_05 => X"FFFFFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFAFA",
      INIT_06 => X"D1D1D1D1D1D1D2F6F6F6F6D6D6D6D6F6F6FAFAFAFAFAFAFAFBFBFFFFFFFFFFFF",
      INIT_07 => X"ADADADADADADADADADADADADADADADADADADADADADCDCDCDCDCDCDCDCDD1D1D1",
      INIT_08 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6F6F6D6D6D2D2D1D2D2D2D2D2D1D1D1CDCDADAD",
      INIT_09 => X"FBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBDBD7D7D7D6D6D6D6",
      INIT_0A => X"B2B2B1B2B2B28D8D8D8D8D8D8D929292B2B2B6D6DBFBFBFBFBFBFBFBFBFBFBFB",
      INIT_0B => X"44444444686969696969698D8D8D8D8D8D8D8D8D8D8DB1B1B2B2B1B1B1B1B2B2",
      INIT_0C => X"2424242424242424242424242424242424242444444444484848444444444444",
      INIT_0D => X"4444444444244444444444444444444444444444444444242424244444242424",
      INIT_0E => X"AD8D8D8D69686868686868686868686868686868444444444444454444444444",
      INIT_0F => X"B1B1B1ADADADADADADADADADADADB1B1B1B1B1B1D1D1D1D1D1D1B1B1B1B1B1B1",
      INIT_10 => X"D6D6D6D6D6D6D1D1D1D1D1D1D1B1D1D1D1D1D1D1B1B1B1B1B1B1B1B1B1B1B1B1",
      INIT_11 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_12 => X"D6D6D6D6D6D6D6D6D6D6DADADADADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_13 => X"69696969696969696D6D6D6D6D6D8D8D8E9292B2B2B6D6D6D6D6D6D6D6D6D6D6",
      INIT_14 => X"6D69694949696D6D6D6D6D6969694949494949496969696969696D6D6D6D6D69",
      INIT_15 => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_16 => X"B1919191919191B1B19191919191919191919191B1B191919191919191919191",
      INIT_17 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6B5B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1",
      INIT_18 => X"F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFADAD6D6D6D6D6D6D6",
      INIT_19 => X"F2F2F2F2F6F6F6F6F6F6D6F6F6D6D6D6D6D6D6D6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_1A => X"F2F2F2F2F2F2D2D2D2AD8D696444202020204444688DADD1D2D2D2D2D2F6F6F6",
      INIT_1B => X"F6F2D2D2AD8D6944202020202040446489ADD2D2D2D2D2D2D2D2F2F2F2F2F2F2",
      INIT_1C => X"F6D2AD896440202020404489ADD2D2F2F6F6F6F2F2F2F2F2F2F2F2F2F2F2F2F2",
      INIT_1D => X"F6F6F6FAFAFAFAFAF6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_1E => X"FFFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFAFAFBFBFAFAFA",
      INIT_1F => X"D1D1D1CDD1D1D1D6F6F6F6D6D2D2D6D6F6FAFAFAFAFAFAFBFBFBFFFFFFFFFFFF",
      INIT_20 => X"ADADADADADADADADADADADADADADADADADADADADADADCDCDCDCDCDCDCDCDD1D1",
      INIT_21 => X"D6D6D6D6D6D6D2D2D2D2D2D2D6D6D6D2D2D1D1D1D1D1D1D1D1D1D1CDCDADADAD",
      INIT_22 => X"FBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBD7D7D7D6D6D6D6",
      INIT_23 => X"B2B2B1B2B2B2B2918D8D8D8D9192B2B2B2B6D6D7DBFBFBFBFBFBFBFBFBFBFBFB",
      INIT_24 => X"44484868696969696969698D8D8D8D8D8D8D8D8D8DB1B2B2B2B2B2B2B2B2B2B2",
      INIT_25 => X"2424242424242424242424242424242424242424444444444844444444444444",
      INIT_26 => X"4444444444444444444444444444444444444444444444444444444444442424",
      INIT_27 => X"B1AD8D8D69686868686868686868686868686868684444444444444444244444",
      INIT_28 => X"B1B1B1ADADADADADADADADADADADB1B1B1B1B1D1D1D1D1D1D1D1D1B1B1B1B1B1",
      INIT_29 => X"D6D6D6D6D6D1D1D1B1B1B1D1B1B1B1B1D1D1D1B1B1B1B1B1B1B1B1B1B1B1B1B1",
      INIT_2A => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_2B => X"D6D6D6D6D6D6D6D6D6D6DADADADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_2C => X"696969696969696D6D6D6D6D6D8D8D8D9292B2B2B2B6D6D6D6D6D6D6D6D6D6D6",
      INIT_2D => X"6D6D696969696D6D6D6D6D6D6D696969494949696969696D6D6D6D6D6D6D6D69",
      INIT_2E => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_2F => X"B1B1B19191919191919191919191919191919191919191919191919191919191",
      INIT_30 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D5B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1",
      INIT_31 => X"F6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFADAD6D6D6D6D6D6D6",
      INIT_32 => X"F6F2F6F6F6F6F6F6F6F6F6F6F6F6F6D6D6D6D6D6D6D6F6F6F6F6D6D6D6D6F6F6",
      INIT_33 => X"F2F2F2F2F2F2D2D2D2AEAD89694444202020204464688DADD1D2D2D2F2F6F6F6",
      INIT_34 => X"F6F2D2D2D2AD896440202020202040446889ADD2D2D2D2D2D2D2F2F2F2D1D1D1",
      INIT_35 => X"F6D6D28D694440202020406489ADD2D2F6F6F6F2F2F2F2F2F2F2F2F2F2F2F2F2",
      INIT_36 => X"F6F6F6F6FAFAFAFAF6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_37 => X"FBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFAFAFAFAFAFAFAF6",
      INIT_38 => X"D1D1CDADADD1D1D2D6D6D6D2D1D1D6D6D6F6FAFAFAFBFBFBFBFBFFFFFFFFFFFF",
      INIT_39 => X"ADADADADADADADADADADADADADADADADADADCDADADADADCDCDCDCDADADADCDD1",
      INIT_3A => X"D6D6D6D6D2D2D2D2D2D2D2D2D2D2D2D2D1D1ADADADADADADADADCDCDADADADAD",
      INIT_3B => X"FBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBF7F7F7D7D6D6D6D6",
      INIT_3C => X"B2B2B1B2B2B2B2B2B18D8D8D92B2B2B2B6D6DBDBFBFBFBFBFBFBFBFBFBFBFBFB",
      INIT_3D => X"486869696969696969698D8D8D8D8D8D8D8D8DB1B1B2B2B2B2B2B2B2B2B2B2B2",
      INIT_3E => X"2424242424242424242424242424242424242424244444444444444444444448",
      INIT_3F => X"4444454544444444444444444444444444444444444444444444444444442424",
      INIT_40 => X"B1AD8D8D69686464646868686868686868686868684844444444444424244444",
      INIT_41 => X"B1B1B1B1ADADADADADADADADADADB1B1B1D1D1D1D1D1D5D6D2D2D1B1B1B1B1B1",
      INIT_42 => X"D6D6D6D6D6D1D1D1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1",
      INIT_43 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_44 => X"D6D6D6D6D6D6D6D6D6D6DADADADAD6D6D6D6D6D6D6D6D6D6DAD6D6D6D6D6D6D6",
      INIT_45 => X"6969696969696D6D6D6D6D6D8D8D8D8D9292B2B2B2B6B6D6D6D6D6D6D6D6D6D6",
      INIT_46 => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6969696969696D6D6D6D6D6D6D6D6D6D6D69",
      INIT_47 => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_48 => X"B1B1B19191919191919191919191919191919191B1B191919191919191919191",
      INIT_49 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D5B1B1B1B1B1918D8D8D91B1B1B1B1B1B1B1",
      INIT_4A => X"D6F6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFADAD6D6D6D6D6D6D6",
      INIT_4B => X"F6F6F6F6F6F6F6F6F6F6F6F6F6D6D6D6D6D6D6D6D6D6D6D6F6D6D6D6D6D6D6D6",
      INIT_4C => X"F2F2F2F2F2F2F2D2D2CEADAD8969444020202020446489ADB1D2D2F2F6F6F6F6",
      INIT_4D => X"F6F2D2D2D2D2AD89644020202020204044698DADD2D2D2D2D2F2F2F2F2F2D1D1",
      INIT_4E => X"F6F6D2AD89644020202020446489ADD2D2F6F6F2F2F2F2F6F6F2F2F2F2F2F2F2",
      INIT_4F => X"F6F6F6F6FAFAFAFAF6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_50 => X"FBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFAFAFAFAFAFAFAFAFAF6",
      INIT_51 => X"CDCDCDADADCDD1D1D1D1D1B1B1B1D2D6D6F6FAFAFAFBFBFBFBFBFBFBFFFFFFFB",
      INIT_52 => X"ADADADADADADADADADADADADADADADADADADADADADADADADCDCDCDADADADADCD",
      INIT_53 => X"D6D6D2D2D2D2D1D1B1B1B1D1D1D1D1D1D1ADADADADADADADADADADADADADADAD",
      INIT_54 => X"FBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBD7F7F7F7D6D6D6D6D6",
      INIT_55 => X"B2B291B2B2B2B2B2B2B18D8D92B2B2B6D6DBFBFBFBFBFBFBFBFBFBFBFBFBFBFB",
      INIT_56 => X"686969696969696969698D8D8D8D8D8D8D8D8DB1B2B2B2B2B2B2B6B2B2B2B2B2",
      INIT_57 => X"2424242424242424242424242424242424242424244444444444444444444448",
      INIT_58 => X"2444444444444444444444444444444444444444444444444444444444444424",
      INIT_59 => X"B1AD8D8D69686464646868686868686868696969696945444444444444444424",
      INIT_5A => X"B1B1B1B1B1ADB1B1B1B1B1ADADB1B1D1D1D1D1D1D5D6D6D6D6D2D1D1B1B1B1B1",
      INIT_5B => X"D5D5D6D5D1D1D1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1",
      INIT_5C => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D5D5D5",
      INIT_5D => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_5E => X"69696D6D6D6D6D6D6D6D6D8D8D8D8D8D929292B2B2B6B6D6D6D6D6D6D6D6D6D6",
      INIT_5F => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D69",
      INIT_60 => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_61 => X"B1B19191919191B1B191919191919191919191B1B1B1B1B19191919191919191",
      INIT_62 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D5B1B1B1B1B1918D8D8D8D91B1B1B1B1B1B1",
      INIT_63 => X"D6D6F6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFADAFAFAFADADAD6D6D6D6D6D6",
      INIT_64 => X"F2F2F2F6F6F6F6F6F6F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_65 => X"F2F2F2F2F2F2F2D2D2D2CEADAD896844402020204064688DADD1D2F2F2F2F2F6",
      INIT_66 => X"F2F2D2D6D2D2AD8D69442020202020204064698DADD2D2D2D2F2F2F2F2F2F2F2",
      INIT_67 => X"F6F6D2B18D6444202020204064898DADD2D2F6F6F2F6F6F6F6F6F2F2F2F2F2F2",
      INIT_68 => X"F6F6F6F6FAFAFAFAF6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_69 => X"FBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFAFAFAFAFAFAFAFAFAFAFAFAF6",
      INIT_6A => X"ADADADADADCDD1D1D1B1ADADADB1B1D6D6F6FAFAFAFBFBFBFBFBFBFBFBFBFBFB",
      INIT_6B => X"ADADADADADA9ADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_6C => X"D2D2D2D2D2D1B1ADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_6D => X"FBFBFBFBFBFBFBFBFBFBFBDBDBFBFBFBFBFBFBFBFBFBD7D7D7D7D6D6D6D6D6D6",
      INIT_6E => X"B2B191B1B2B2B2B2B2B2B192B2B2B6B6D6DBFBFBFBFBFBFBFBFBFBFBFBFBFBFB",
      INIT_6F => X"686969696969696969698D8D8D8D8D8D8D91B1B2B2B2B2B2B2B2B6B2B2B2B2B2",
      INIT_70 => X"2424242424242424242424242420242424242444444444444444444444444448",
      INIT_71 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_72 => X"B1AD8D8D89686868686868686868686868696969696969454545454549494545",
      INIT_73 => X"B1B1B1B1B1B1B1B1D1D1B1B1B1B1B1D1D1D5D1D6D6D6D6D6D6D2D1D1B1B1B1B1",
      INIT_74 => X"D1D1D1D1D1D1D1B1B1B1B1B1B1B1B1B1B1ADADB1B1B1B1B1B1B1B1B1B1B1B1B1",
      INIT_75 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D5D1D1D1D1",
      INIT_76 => X"D6D6D6D6D6D6D6D6D6D6D6D6DAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_77 => X"696D6D6D6D6D6D6D6D6D8D8D8D8D8D8D929292B2B2B6B6D6D6D6D6D6D6D6D6D6",
      INIT_78 => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D69",
      INIT_79 => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_7A => X"B1B191918D9191B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B191919191919191",
      INIT_7B => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6B1B1B1B1B1B18D8D8D8D8D919191B1B1B1",
      INIT_7C => X"D6D6D6F6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFADADAFAFAFAFADADADAD6D6D6",
      INIT_7D => X"D2D2D2D2D2F6F6F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_7E => X"F2F2F2F2F2F2F2F2F2D2D2D2ADAD89684444404040446489ADD1D2F2F2F2F2F2",
      INIT_7F => X"F2F2F6D6D2D2B2AD8D6540202020202020446489ADD2D2D2D2F2F2F2F2F2F2F2",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__43_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__43_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => addra(11),
      I1 => addra(12),
      I2 => addra(10),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__43_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(14),
      I2 => addrb(12),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__43_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized51\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized51\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized51\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized51\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__23_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__23_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"F6F6D6D1AD896440202020204064898DB2D2D6F6F6F6F6F6F6F6F6F2F2F2F2F2",
      INIT_01 => X"F6F6F6FAFAFAFAFAF6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_02 => X"FBFBFBFAFAFAFBFBFBFBFBFBFBFBFBFBFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6",
      INIT_03 => X"A9ADADADADCDADADADADADADADADB1D2D6D6FAFAFAFBFBFBFBFBFBFBFBFBFBFB",
      INIT_04 => X"ADADADADA9A9ADADADADADADADADADADADADADADADADADADA9A9A9ADADADA9A9",
      INIT_05 => X"D2D2D2D1D1B1ADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_06 => X"FBFBFBFBFBFBFBFBFBFBDBDBDBDBDBFBFBFBFBFBF7D7D7D7D7D6D6D6D6D6D6D2",
      INIT_07 => X"B2B18DB1B2B2B2B2B2B2B2B2B2B2B6D6D7DBFBFBFBFBFBFBFBFBFBFBFBFBFBFB",
      INIT_08 => X"686969696969696969698D8D8D8D8D8DB1B1B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_09 => X"2424242424242424242424242420242424244444444444484444444444444448",
      INIT_0A => X"4945454544444444444444444444444444444444444444444444444444444444",
      INIT_0B => X"B1ADAD8D89686868686868686868686868696969696969694949496969696949",
      INIT_0C => X"B1B1D1D1B1B1D1D1D1D1D1D1D1B1D1D1D6D6D6D6D6D6D6D6D2D2D1D1B1B1B1B1",
      INIT_0D => X"D1D1D1D1D1D1B1B1B1B1B1B1B1B1B1B1ADADADB1B1B1B1D1D1B1B1B1B1B1B1B1",
      INIT_0E => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D1D1D1D1D1D1",
      INIT_0F => X"D6DAD6D6D6D6D6D6D6D6D6DADADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_10 => X"6D6D6D6D6D6D6D6D6D6D8D8D8D8D8D8D929292B2B2B6D6D6D6D6D6D6D6D6D6D6",
      INIT_11 => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_12 => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_13 => X"B191918D8D8D91B1B1B191B1B1B1B1B1B1B1B1B1B1B1B1B1B191919191919191",
      INIT_14 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6B1B1B1B1B1B1918D8D8D918D8D9191B1B1",
      INIT_15 => X"D6D6D6D6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFADADAFAFAFAFAFADADADAD6D6",
      INIT_16 => X"D1D1D1D1D1D2D2D2D2D1D1D1D1D1D1D1D5D5D5D5D5D5D6D6D6D6D6D6D6D6D6D6",
      INIT_17 => X"F2F2F2F2F2F2F2F2F2F2D2D2D2AD8D896844444444446489ADD1F2F2F2D2D2D2",
      INIT_18 => X"F2F2F6F6D2D2D2B2AD89444020202020204044698DADD2D2D2D2D2F2F2F2F2F2",
      INIT_19 => X"F6F6D6D2AD8D68444020202040446489ADD2D6D6F6F6F6F6F6F6F6F6F2F2F2F2",
      INIT_1A => X"F6F6F6FAFAFAFAFAF6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_1B => X"FBFAFAFAFAFAFBFBFBFBFBFBFBFBFBFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_1C => X"A8ADADADADADADADADADAD8DADADB1D1D6D6F6FAFAFAFAFAFBFBFBFBFBFBFBFB",
      INIT_1D => X"ADADADADA9A9A9ADADADADADADADADADADADADADADADADA9A9A9A9ADADADA9A8",
      INIT_1E => X"D2D1D1D1ADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_1F => X"FBFBFBFBFBFBFBFBFBFBDBDBDBDBDBDBDBFBFBFBD7D7D7D7D6D6D6D6D6D6D2D2",
      INIT_20 => X"B2B191B1B2B2B2B2B2B2B2B2B6B6B6D6D6DBDBFBFBFBFBFBFBFBFBFBFBFBFBFB",
      INIT_21 => X"6869696969686969698D8D8D8D8D8DB1B2B2B2B2B2B6B6B6B6B6B6B2B2B2B2B2",
      INIT_22 => X"4424242424242424242424242420242424444448484848484848484844444448",
      INIT_23 => X"6D69694949444444444444444444444444444444444444444424242424444444",
      INIT_24 => X"B1B1AD8D89686868686868686868686868686969696969696969696D8D8E6D6D",
      INIT_25 => X"B1D1D1D1D1B1D1D1D1D1D1D1D1D1D1D6D6D6D6D6D6D6D6D2D1D1D1D1B1B1B1B1",
      INIT_26 => X"B1D1D1D1D1B1B1B1B1B1B1B1B1B1B1B1B1ADADB1B1B1D1D1D1B1B1B1B1B1B1B1",
      INIT_27 => X"D6D6D6D6D6D6D6F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D5D1D1D1D1D1D1",
      INIT_28 => X"DADADADAD6D6D6D6D6D6DADADADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_29 => X"6D6D6D6D6D6D6D6D6D6D8D8D8D8D8D8E9292B2B2B6B6D6D6D6D6D6D6D6D6D6D6",
      INIT_2A => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_2B => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_2C => X"B1B191919191B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1919191919191",
      INIT_2D => X"DADAD6D6D6D6D6D6D6D6D6D6D6D6D6D5B1B1B1B1B1B1918D91918D8D9191B1B1",
      INIT_2E => X"D6D6D6D6D6F6F6F6FAFAFAFAFAFAFAFAFAFAFAFADADAFAFAFAFAFADADADADADA",
      INIT_2F => X"D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D5D5D5D5D5D5D6D6D6D6D6D6D6D6",
      INIT_30 => X"F2F2F2F2F2F2F2F2F2F2F2D2D2D2AD8D8968646464648889ADD1D2D2D2D1D1D1",
      INIT_31 => X"F2F2F2D6D2D2D2D2D28D6544402020202020406489ADB1D2D2D2D2D2F2F2F2F2",
      INIT_32 => X"F6F6F6D2D2AD896440202020204044698DB2D6D6D6D6F6F6F6F6F6F6F2F2F2F2",
      INIT_33 => X"FAFAFAFAFAFAFAF6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_34 => X"FAFAFAFAFAFAFBFBFBFBFBFBFBFBFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_35 => X"A8A9ADADADA98888888889ADAD8DB1B1D6D6F6FAFAFAFAFAFAFBFBFBFBFBFBFB",
      INIT_36 => X"ADADADADA9A8A8A8A9ADADADADADADADADADADADADADA9A9A8A8A8A9ADADA8A8",
      INIT_37 => X"D1D1D1ADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_38 => X"FBFBFBFBFBFBFBFBFBFBDBDBDBDBDBDBDBDBFBD7D7D7D7D7D6D6D6D6D6D2D2D2",
      INIT_39 => X"B2B2B2B2B2B2B2B2B6B6D6D6B6B6D6D6D7DBDBFBFBFBFBFBFBFBFBFBFBFBFBFB",
      INIT_3A => X"6869696969686969698D8D8D8D91B1B2B2B6D6B6B6B6B6B6B6B6B6B2B2B2B2B2",
      INIT_3B => X"4444442424242424242424242424242444444849494949484848484848484848",
      INIT_3C => X"8E6E6D6949444444444444444444444444444444444444444424242424444444",
      INIT_3D => X"B1B1AD8D8D8968686868686868686868686969696969696969696D8D8E8E8E8E",
      INIT_3E => X"B1D1D1D1D1B1D1D1D1D1D6D1D1D1D6D6D6D6D6D6D6D6D6D6D2D1D1D1B1B1B1B1",
      INIT_3F => X"B1B1B1B1B1B1B1B1B1B1B1B1B1D1B1B1B1B1B1B1B1D1D1D1D1D1B1B1B1B1B1B1",
      INIT_40 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D1D1D1D1B1B1B1",
      INIT_41 => X"DADADADADAD6D6D6D6D6DADADADADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_42 => X"6D6D6D6D6D6D6D6D6D6D6D8D8D8D8D9292B2B2B2B6B6B6D6D6D6D6D6D6D6D6D6",
      INIT_43 => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_44 => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_45 => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1919191",
      INIT_46 => X"FAFADAD6D6D6D6D6D6D6D6D6D6D6D6D6B5B1B1B1B1B1B19191918D8D8D9191B1",
      INIT_47 => X"D6D6D6D6D6D6D6F6FAFAFAFAFAFAFAFAFAFAFAFADAFAFAFAFAFADADADADAFAFA",
      INIT_48 => X"D1D1CDCDB1D1D1D1D1D1D1B1B1B1B1B1D1D1D1D1D1D1D1D5D5D6D6D6D6D6D6D6",
      INIT_49 => X"F2F2F2F2F2F2F2F2F2F2F2F2D2D2B1AD8D8D8968688889ADADADD1D1D1D1D1D1",
      INIT_4A => X"F2F2D2D2D2D2D2D2D2AD896444402020202020406489ADD1D2D2D2D1D1D1D2F2",
      INIT_4B => X"F6F6F6F6D6D2AD69444020202020404469ADD2D6D6D6F6F6F6F6F6F6F2F2F2F2",
      INIT_4C => X"FAFAFAFAFAF6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_4D => X"FBFAFAFAFAFAFAFBFBFBFBFBFBFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_4E => X"88A8A88888888888888889ADAD8DB1B1D6D6D6FAFAFAFAFBFBFBFBFBFBFBFBFB",
      INIT_4F => X"ADADADA9A8A8A8A8A8A9ADADADA9A9ADADADADADADA9A9888888888888888888",
      INIT_50 => X"B1ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_51 => X"FBFBFBFBFBFBFBFBFBFBFBDBDBDBD7D7D7D7D7D7F7D7D7D6D6D6D6D2D2D2D2D2",
      INIT_52 => X"B2B2B2B2B2B2B2B2B6D6D6D6D6D6D6D6D7DBDBFBFBFBFBFBFBFBFBFBFBFBFBFB",
      INIT_53 => X"686969696968696969898D8DB1B2B2B6D6D6D6D6D6B6B6B6D6D6D6B6B2B2B2B2",
      INIT_54 => X"4444442424242424242424242424244444484969696949484848444868686868",
      INIT_55 => X"928E6D4945242444444444444444444444444444444444444444442424244444",
      INIT_56 => X"B1B1B1AD8D8D68686464646868898989898989896969696969696D6D6D6D8E8E",
      INIT_57 => X"D1D1D1D1D1D1D1D1D1D1D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2D2D1D1B1B1B1",
      INIT_58 => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1D1D1D1D1D1D1D1D1B1B1B1B1",
      INIT_59 => X"D6D6D6D6F6F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D1D1D1D1B1B1B1B1",
      INIT_5A => X"DADBDBDADAD6D6D6D6D6DADADADADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_5B => X"6D6D6D6D6D6D6D6D6D6D6D6D8D8D8D9292B2B2B2B6B6B6B6D6D6D6D6D6D6D6D6",
      INIT_5C => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_5D => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_5E => X"B1B1B1B1B1B1B1B1B1B1919191919191B191B1B1B1B1B1B1B1B1B1B1B1B1B1B1",
      INIT_5F => X"FAFADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6B1B1B1B1B1B1B1B1B1B1919191B1B1",
      INIT_60 => X"D6D6D6D6D6D6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFADADADAFAFA",
      INIT_61 => X"D1D1CDADADADB1D1D1D1B1B1B1B1B1B1B1D1D1D1D1D1D1D5D5D6D6D6D6D6D6D6",
      INIT_62 => X"F2F2F2F2F2F2F2F2F2F2F2F2D2D2D2B1ADAD8D898989ADADADADCDD1D1D1D1D1",
      INIT_63 => X"F2F2D2D2D2D2D2D2D2B2AD8964444020202020406489ADADD2D2D2D2D1D1F2F2",
      INIT_64 => X"F6F6F6F6D6D2AD8964442020202020446489ADB2D2D6F6F6F6F6F6F2F2F2F2F2",
      INIT_65 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_66 => X"FAFAFAFAFAFAFAFBFBFBFBFBFBFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_67 => X"8888888888848488888889ADADADB1D2D6D6F6FAFAFAFAFBFAFBFBFBFBFBFBFB",
      INIT_68 => X"A9A9A9A9ADADA9A9A9ADADADADADADADCDCDADADADA988888888848484888888",
      INIT_69 => X"ADADADADADADA9ADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_6A => X"FBFBFBFBFBFBFBFBFBFBDBDBDBDBD7D7D7D7D7D7D7D7D7D6D6D6D6D2D2D2D2B1",
      INIT_6B => X"B6B6B6B6B6B6B6B6B6D6D6D6D6D6D6D7DBDBFBFBFBFBFBFBFBFBFBFBFBFBFBFB",
      INIT_6C => X"6869696969696969698D8DB1B2B6D6D6D6D6D6D6D6D6B6D6D6D6D6B6B2B2B2B6",
      INIT_6D => X"2444442424242424242424244444444448484969696969484848484868686868",
      INIT_6E => X"8E8E694945244444444444444444444444444444444444444444444444444444",
      INIT_6F => X"B1B1B1ADAD8D89686868686868898889898989696969696969696D6D6D6D8E8E",
      INIT_70 => X"D1D1D1D1D1D1D1D1D1D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2D2D1B1B1B1",
      INIT_71 => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1D1D1D1D1D1D1D1D1B1D1D1",
      INIT_72 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D1D1D1D1D1B1B1B1B1",
      INIT_73 => X"DADBDBDADAD6D6D6D6D6DADADADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_74 => X"6D6D6D6D6D6D6D6D6D6D6D6D8D8D8D8D8D9292B2B2B2B6B6B6D6D6D6D6D6D6D6",
      INIT_75 => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_76 => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D696D6D6D6D6D6D",
      INIT_77 => X"B1B1919191B1B1B191919191919191919191B1B1B1B1B1B1B1B1B1B1B1B1B1B1",
      INIT_78 => X"FADADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1",
      INIT_79 => X"D6D6D6D6D6F6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFADADADAFAFA",
      INIT_7A => X"D1D1ADADADADADADB1B1B1B1B1B1B1B1B1B1D1D1D1D1D1D5D5D6D6D6D6D6D6D6",
      INIT_7B => X"F2F2F2F2F2F2F2F2F2F2F2F2D2D2D2D1B1ADADADADADADADADADADCDD1D1D1D1",
      INIT_7C => X"F2F2F2F2F6D2D2D2D2D2AD8D8964402020202040446489ADD2D2D2D2D2D2F2F2",
      INIT_7D => X"F6F6F6F6F6D6D2AD896444202020202044698DADB2D2F6F6F6F2F6F2F2F2F2F2",
      INIT_7E => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_7F => X"FAFAFAFAFAFAFAFBFBFBFBFBFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6FAF6",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__23_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__23_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => addra(11),
      I1 => addra(12),
      I2 => addra(10),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__23_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(14),
      I2 => addrb(12),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__23_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized52\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized52\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized52\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized52\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__24_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__24_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"8484848464648488888889ADADB1D1D6D6F6FAFAFAFAFAFAFAFAFBFBFBFBFBFB",
      INIT_01 => X"A8A8A8ADADADADA9ADADADADADADADCDCDCDADA9A98884848484848484848484",
      INIT_02 => X"ADADADADADA9ADADADADADADADADADADADADADADADADADADADADADADA9A9A8A8",
      INIT_03 => X"FBFBFBFBFBFBFBFBFBDBDBDBDBDBDBD7D7D7D7D7D7D7D7D6D6D6D2D2D2B2B1AD",
      INIT_04 => X"B6B6B6B6B6B6B6D6D6D6D6D6D6D6DBDBDBDBFBFBFBFBFBFBFBFBFBFBFBFBFBFB",
      INIT_05 => X"6868696969696969698DB1B2B6D6D6D6D6D6D6D6D6D6D6D6D6D6D6B6B6B2B2B6",
      INIT_06 => X"2424442424242424242424444444444448496969696968484848486868686868",
      INIT_07 => X"8E6D694524244444444444444444444444444444444444444444444444444444",
      INIT_08 => X"B1B1B1ADAD8D8D896868686868888868686989696969696969696D8D8D8E8E8E",
      INIT_09 => X"D1D2D2D2D2D1D2D2D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2D1D1B1B1",
      INIT_0A => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1D1D1B1D1D1D1D1D1D1D1",
      INIT_0B => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D1D1D1D1D1D1B1B1B1",
      INIT_0C => X"DADBDBDADAD6D6D6D6D6DADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_0D => X"6D6D6D6D6D6D6D6D6D6D6D6D6D8D8D8D8D8D9292B2B2B2B6B6B6D6D6D6D6D6D6",
      INIT_0E => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_0F => X"6D6D6D6D6969696D69696969696D6D6D6D6D6D6D6D6D6D6D6969696D6D6D6D6D",
      INIT_10 => X"B1B19191919191B19191919191919191B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1",
      INIT_11 => X"DADADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1",
      INIT_12 => X"D6D6D6D6D6D6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFADAD6D6DADA",
      INIT_13 => X"D1CDADADADADADADB1B1B1B1B1B1B1B1B1B1D1D1D1D1D1D5D5D5D6D6D6D6D6D6",
      INIT_14 => X"F2F2F2F2F2F2F2F2F2F2D2D2D1D1D1D1B1B1ADADADADADADADADCDCDCDD1D1D1",
      INIT_15 => X"F2F2F2F6F6D2D2D2D2D2D2AD8D69444020202040406489ADD2D2F2D2D2D2F2F2",
      INIT_16 => X"F6F6F6F6F6F6D2B18D696444202020202044698DADD2F6F6F6F2F2F2F2F2F2F2",
      INIT_17 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_18 => X"FAFAFAFAFAFAFAFBFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6F6F6F6",
      INIT_19 => X"646464646464648888898DADADD1D6D6F6FAFAFAFAFAFAFAFAFAFBFBFBFBFBFB",
      INIT_1A => X"88A8A8ADADADADADADADADADADADADCDCDADAD88846464648484646464648484",
      INIT_1B => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADA9A8A888",
      INIT_1C => X"FBFBFBFBFBDBFBFBFBDBDBDBDBDBDBD7D7D7D7D7D7D7D6D6D6D2D2D2B2B1ADAD",
      INIT_1D => X"B6B6B6B6D6D6D6D6D6D6D6D6D6DBDBDBDBDBFBFBFBFBFBFBFBFBFBFBFBFBFBFB",
      INIT_1E => X"68686868686969698D8DB2D6D6D6D6D6D6DADADAD6D6D6D6D6D6D6B6B6B6B6B6",
      INIT_1F => X"4424442424242424242424444444444848484848484848484868686868686868",
      INIT_20 => X"8E6D494524444444444444444444444444444444444444444444444444444444",
      INIT_21 => X"B1B1ADADADAD8D896868686888886868686969696969696969698D8D8E8E8E8E",
      INIT_22 => X"D2D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6D6D6D6F6F6D6D6D6D2D2D1D1B1",
      INIT_23 => X"B1B1B1B1B1B1ADADB1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1D1D1D1D1D1D1",
      INIT_24 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D1D1D1D1D1D1B1B1B1",
      INIT_25 => X"DADBDBDADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_26 => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D8D8D9192B2B2B2B6B6D6D6D6D6D6D6",
      INIT_27 => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_28 => X"6D6D6D696969696969696969696D6D6D6D6D6D6D6D6D6D6D696969696D6D6D6D",
      INIT_29 => X"B1B19191919191B191919191919191B1B1B1B1B1B1B1B1B1B191919191919191",
      INIT_2A => X"DADADADADAD6D6D6D6D6D6D6D6D6D6D6D6B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1",
      INIT_2B => X"D6D6D6D6D6D6D6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAD6D6D6D6DA",
      INIT_2C => X"ADADADADADADADB1B1D1D1D1D1B1B1B1B1B1D1D1D1D1D1D1D5D5D6D6D6D6D6D6",
      INIT_2D => X"F2F1F1F1F1F1F1F1F1CDCDCDD1D1D1D1B1ADADADADADCDCDCDCDCDCDCDD1D1CD",
      INIT_2E => X"F2F2F2F2F6F2D2D2D2D2D2D2AD89644040204040406489ADD1D2F2D2D2D2F2F2",
      INIT_2F => X"F6F6F6F6F6F6D2D2AD8D694440202020204044698DB2D6F6F6F6F6F2F2F2F2F2",
      INIT_30 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_31 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6F6F6F6F6F6",
      INIT_32 => X"6464646464648888898DADADB1D1D6D6F6FAFAFAFAFAFAFAFAFAFBFBFBFBFBFA",
      INIT_33 => X"8888A8A9ADADADADADADADADADADADADADADA984646060646464646464646464",
      INIT_34 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADA9A8888888",
      INIT_35 => X"FBFBFBDBDBDBDBDBDBDBDBDBDBDBD7D7D7D7D7D7D7D7D6D6D2D2D2D2B2ADADAD",
      INIT_36 => X"B6B6B6D6D6D6D6B6D6D6D6D6D6DBDBDBDBDBFBFBFBFBFBFBFBFBFBFBFBFBFBFB",
      INIT_37 => X"684444686869698D8DB2D6D6DADADADADADADADADAD6D6D6D6D6D6D6B6B6B6B6",
      INIT_38 => X"4444442424244444242424444444444448484848484848484868686868686868",
      INIT_39 => X"8E6D494544444444444444444444444444444444444444444444444444444444",
      INIT_3A => X"B1ADADADADAD8D8D8868686888886868686869696969696969698D8D8E8E9292",
      INIT_3B => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6F6F6F6D6D6D2D2D1D1B1",
      INIT_3C => X"B1B1B1B1B1B1B1ADADB1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1D1D1D1D1D2D2",
      INIT_3D => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D1D1D1D1D1D1D1B1B1",
      INIT_3E => X"DADADADADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_3F => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D8D8D8D919292B2B2B6B6D6D6D6D6D6DA",
      INIT_40 => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_41 => X"6D6D6D6D6969696969696969696D6D6D6D6D6D6D6D6D6D6D696969696D6D6D6D",
      INIT_42 => X"B191919191B1B1B1919191919191B1B1B1B1B1B1B1B1B1B19191919191919191",
      INIT_43 => X"DADADADADADADADAD6D6D6D6D6D6D6D6D6D6B1B1B1B1B1B1B1B1B1B1B191B1B1",
      INIT_44 => X"D6D6D6D6D6D6D6D6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFADAD6D6D6D6D6",
      INIT_45 => X"ADADADADADB1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D5D5D6D6D6D6D6",
      INIT_46 => X"D1D1D1D1D1D1D1D1CDCDCDCDCDCDCDADADADADADADADCDCDCDD1D1D1D1CDADAD",
      INIT_47 => X"F2F2F2F2F6F6F2D2D2D2D2D2B1AD896440404040406489ADD1D2D2D2D2D2D2F2",
      INIT_48 => X"F6F6F6F6F6F6F6D2B2AD8D69442020202020446489ADD2F6F6F6F6F2F2F2F2F2",
      INIT_49 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_4A => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6F6F6F6F6F6F6",
      INIT_4B => X"60606464646488888DADADADB1D2D6D6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_4C => X"8888A8A8A9ADADADADADADADADADADADADA98864604060606464606060646464",
      INIT_4D => X"ADADADADADADADADADADADADADADADADADADADADADADADADA9A9A9A9A8888888",
      INIT_4E => X"FBFBFBDBDBDBDBDBDBDBDBDBDBDBD7D7D7D7D7D7D7D7D6D6D2D2D2B2B1ADADAD",
      INIT_4F => X"B6B6B6D6D6D6D6B6D6D6D6D6DBDBDBDBDBDBFBFBFBFBFBFBFBFBDBFBFBFBFBFB",
      INIT_50 => X"6844446868698D8DB1B6D6DAFAFADADADADADADADADAD6D6D6D6D6D6D6B6B6B6",
      INIT_51 => X"4444442424444444242444444444444444444848484848484848686868686868",
      INIT_52 => X"928D694544444444444444444444444444444444444444444444444444444444",
      INIT_53 => X"B1ADADADADADAD8D8868688888888868686869696969696969698D8D8E92B2B2",
      INIT_54 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6F6F6F6F6D6D6D6D2D1D1B1",
      INIT_55 => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1D1D1D1D1D1D1D1D1D6D6D6",
      INIT_56 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D1D1D1D1D1D1D1B1B1",
      INIT_57 => X"DADADADADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_58 => X"6D6D696D6D6D6D6D6D6D6D6D6D6D6D8D8D8D8D919292B2B2B6B6D6D6D6D6DADA",
      INIT_59 => X"6D6D6D6D6D6D6D6D6D6D6D69696D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_5A => X"6D6D6D6D6D69696969696969696D6D6D6D6D6D6D6D6D6D6D6969696D6D6D6D6D",
      INIT_5B => X"B191919191B1B1B191919191919191B1B1B1B1B1B1B1B191919191918D8D8D8D",
      INIT_5C => X"FAFAFAFAFAFADADADAD6D6D6D6D6D6D6D6D6B1B1B1B1B1B1B1B1B1B1B19191B1",
      INIT_5D => X"D6D6D6D6D6D6D6D6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFADAD6D6D6DADA",
      INIT_5E => X"ADADADADADB1D1D1D1D1D1D1D1D5D1D1D1D1D1D1D1D1D1D1D5D5D6D6D6D6D6D6",
      INIT_5F => X"D1D1D1D1D1D1D1D1D1CDCDCDCDCDCDADADADADADADADCDCDCDCDD1D1D1ADADAD",
      INIT_60 => X"F2F2F2F2F2F2F2F6F6F6D2D2D2AD898964644064646489ADD1D2D2D2D1D1D2D2",
      INIT_61 => X"F6F6F6F6F6F6F6D2D2B2AD8964402020202020446889ADD2D2F2F6F2F2F2F2F2",
      INIT_62 => X"F6F6F6F6F6D6D6D6D6D6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_63 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_64 => X"6064646464688889ADADADB1D1D6D6D6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_65 => X"888888A8A8A8A9A9ADADADADADADADADADA98864404060606460404060606060",
      INIT_66 => X"ADADADADADADADADADADADADADADADADADADADADADADADADA9A9A9A888888888",
      INIT_67 => X"FBFBDBDBDBDBDBDBDBDBDBDBDBD7D7D7D7D7D7D7D7D6D6D2B2B2B2B1ADADADAD",
      INIT_68 => X"D6D6D6D6D6D6D6D6D6D6D6DBDBDBDBDBDBDBFBFBFBFBFBFBFBFBFBFBFBFBFBFB",
      INIT_69 => X"686868698D8D8DB2B2D6D6FAFAFADADADADADADADADAD6D6D6D6D6D6D6D6D6D6",
      INIT_6A => X"4444442424444444444444444444444444484868484848484848446868686868",
      INIT_6B => X"B28D694944444444444444444444444444444444444444444444444444444444",
      INIT_6C => X"B1B1ADADADADAD8D88886888888888888889896969696969696969698D8E92B2",
      INIT_6D => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6F6F6F6F6F6D6D6D2D2D1D1",
      INIT_6E => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1D1D1D1D1D1D1D1D1D1D1D2D6D6D6D6D6",
      INIT_6F => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2D1D1D1D1D1D1B1B1B1B1",
      INIT_70 => X"DADADADADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_71 => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D8D8D8D8D919292B2B2B2B6B6D6D6D6D6D6DA",
      INIT_72 => X"6D6D6D6D6D6D6D6D6D6D6969696D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_73 => X"6D6D6D6D6D6D696969696969696D6D6D6D6D6D6D696D6D6D6969696D6D6D6D6D",
      INIT_74 => X"B191919191B1B1919191919191919191919191B1B191919191918D8D8D8D8D8D",
      INIT_75 => X"FAFAFAFAFAFADADAD6D6D6D6D6D6D6D6D6D6D6B1B1B1B1B1B1B1B1B1B19191B1",
      INIT_76 => X"D6D6D6D6D6D6D6D6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFADADADAFAFA",
      INIT_77 => X"ADADADADD1D1D1D1D1D1D1D1D1D5D5D5D1D1D1D1D1D1D5D5D5D6D6D6D6D6D6D6",
      INIT_78 => X"D1D1D1D1D1D1D1D1D1CDCDCDCDCDCDCDCDADADADADADCDCDCDCDCDCDADADADAD",
      INIT_79 => X"F2F2F2F2F2F2F2F6F6F6F2D2D2D2AD89896464648489ADADD1D2D2D2D1D1D1D1",
      INIT_7A => X"F6F6F6F6F6F6F6F6D2D2B28D694440202020204044698DADD2F2F6F2F2F2F2F2",
      INIT_7B => X"F6F6F6D6D6D6D6D6D6D6D6D6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_7C => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_7D => X"646464646488888DADADB1D1D2D6D6D6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_7E => X"888888888888A9A9ADADADADADADADADAD898464404060646040404040604040",
      INIT_7F => X"ADADADADADADADADADADADADADADADADADADADADADADADADADA9A98888888888",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__24_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__24_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => addra(11),
      I1 => addra(12),
      I2 => addra(10),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__24_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(14),
      I2 => addrb(12),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__24_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized53\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized53\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized53\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized53\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__1_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__1_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FBFBDBDBDBDBDBDBDBDBDBDBDBD7D7D7D7D7D7D7D6D6D2B2B2B2B1ADADADADAD",
      INIT_01 => X"D6D6D6D6D6D6D6D6D6D6DADBDBDBDBDBDBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFB",
      INIT_02 => X"68698D8D8DB1B2D6D6D6FAFAFAFAFAFADADADADADADADAD6D6D6D6D6D6D6D6D6",
      INIT_03 => X"4444442424444444444444444448444444486868684848484848444468686868",
      INIT_04 => X"928D6D6945444444444444444444444444444444444444444444444444444444",
      INIT_05 => X"D1B1B1ADADADAD8D8988888888888888888989696969696969696969698D8EB2",
      INIT_06 => X"D6D6D6D6D6F6F6F6F6F6D6D6D6D6D6D6D6D6D6D6F6F6F6F6F6F6D6D6D6D2D2D1",
      INIT_07 => X"B1B1B1B1D1D1D1D1B1B1B1B1B1D1D1D1D1D1D1D1D1D1D1D1D6D6D6D6D6D6D6D6",
      INIT_08 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2D2D1D1D1D1B1B1B1B1B1B1B1",
      INIT_09 => X"DADADADADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_0A => X"6D6D6D6D6D6D6D6D6D6D696D6D6D6D8D8D8D919292B2B2B2B6D6D6D6D6D6D6DA",
      INIT_0B => X"6D6D6D6D6D6D6D6D6D6D6969696D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_0C => X"6D6D6D6D6D6D69696969696969696D6D6D6D6D69696969696969696D6D6D6D6D",
      INIT_0D => X"9191919191919191919191919191919191919191919191918D8D8D8D8D8D8D8D",
      INIT_0E => X"FAFAFAFAFADADAD6D6D6D6D6D6D6D6D6D6D6D6B1B1B1B1B1B1B1B1B1B19191B1",
      INIT_0F => X"D6D6D6D6D6F6F6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_10 => X"D1D1D1D1D1D1D1D1D1D1D1D1D1D5D5D5D5D5D5D5D5D5D5D5D6D6D6D6D6D6D6D6",
      INIT_11 => X"D1D1D1D1D1D1D1D1D1D1CDCDD1D1D1D1CDCDCDCDCDCDCDCDCDCDADADB1B1B1B1",
      INIT_12 => X"F2F2F2F2F2D2F2F6F6F6F2F2D2D2CDADAD89898989ADADCDD1D2D2D1D1D1D1D1",
      INIT_13 => X"F6F6F6F6F6F6F6F6F6D6D2AD8964442020202020444489ADADD2F6F2F2F2F2F2",
      INIT_14 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_15 => X"FAFAFAFAFAFBFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6D6D6D6D6F6F6F6F6F6F6F6",
      INIT_16 => X"64646464888889ADADADD1D2D6D6F6F6F6FAFAFAFAFAFAFAFAFAFAFAFAFBFAFA",
      INIT_17 => X"88888888888888A9ADADADADADADADADAD898460404040404040404040604040",
      INIT_18 => X"ADADADADADADADADADADADADADADADADADADADA9A9ADADADADADA98888888888",
      INIT_19 => X"FBDBDBDBDBDBDBDBDBDBDBDBDBD7D7D7D7D7D7D7D6D6B2B2B2B1ADADADADADAD",
      INIT_1A => X"D6D6D6D6D6D6D6D6D6DADBDBDBDBDBDBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFB",
      INIT_1B => X"698D8DB1B2D2D6D6DAFAFAFAFAFAFAFAFAFADADADADADAD6D6D6D6D6D6D6D6D6",
      INIT_1C => X"4444444444444444444444444848444444686868684844486868686868686868",
      INIT_1D => X"8E8D8D6949444444444444444444444444444444444444444444444444444444",
      INIT_1E => X"D2D1B1B1ADAD8D8D898888888888888888898969696969696969696969698D8E",
      INIT_1F => X"F6F6F6F6F6F6F6F6F6F6F6F6F6D6D6D6D6D6D6D6F6F6F6F6F6F6D6D6D6D2D2D2",
      INIT_20 => X"B1B1B1D1D2D2D2D2D2D1D1D1D1D1D2D2D6D6D6D2D2D2D6D6D6D6D6D6D6F6F6F6",
      INIT_21 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2D2D2D2D1D1D1B1B1B1B1B1B1B1B1B1B1",
      INIT_22 => X"DADADADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_23 => X"6D6D6D6D6D6D6D6D6D6969696D6D6D8D8D8D9192B2B2B2B6B6D6D6D6D6D6D6DA",
      INIT_24 => X"6D6D6D6D6D6D6D6D6D6D6D69696D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_25 => X"6D6D6D6D6D6D6D6D6D696969696969696969696969696969696969696D6D6D6D",
      INIT_26 => X"B19191919191B1B19191919191919191918D8D918D8D8D8D8D8D8D8D8D8D8D8D",
      INIT_27 => X"FAFAFAFADAD6D6D6D6D6D6D6D6D6D6D6D6D6B6B1B1B1B1B1B1B1B1B1B1B1B1B1",
      INIT_28 => X"D6D6D6D6D6D6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_29 => X"D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D5D5D5D5D5D5D6D6D6D6D6D6D6D6",
      INIT_2A => X"D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1CDCDCDCDCDCDCDCDCDCDCDD1D1B1D1D1",
      INIT_2B => X"F2F2F6F2F2D2F2F2F6F2F2F2F2D2D2CDADADADADADCDD1D2D2D2D2D1D1D1D1D1",
      INIT_2C => X"F6F6F6F6F6F6F6F6F6F6D6B2AD6964442020202040446489ADD2F2F2F2F2F2F2",
      INIT_2D => X"F6F6F6D6D6D6D6D6D6D6D6D6D6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_2E => X"FAFAFAFAFAFBFAFAFAFAFAFAFAFAFAFAFAFAFAF6D6D6D6D6D6D6D6F6F6F6F6F6",
      INIT_2F => X"6464648888888DADADB1D1D2D6F6F6F6FAFAFAFAFAFAFAFAFAFAFAFAFBFBFBFB",
      INIT_30 => X"88888888888888A9A9ADADADADADADADA9896440404040404040404060646060",
      INIT_31 => X"ADADADADADADADADADADADADADADADADADADADA9A9ADADADADADA98988888888",
      INIT_32 => X"DBDBDBDBDBDBDBDBDBDBDBDBD7D7D7D7D7D7D7D6D6D2B2B2B2ADADADADADADAD",
      INIT_33 => X"D6D6D6D6D6D6D6D6DADADBDBDBDBDBDBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBDB",
      INIT_34 => X"8DADB1B2D6D6D6FAFAFAFAFADADAFAFAFAFADADADADADAD6D6D6D6D6D6D6D6D6",
      INIT_35 => X"4444444444444444444444484848444444486868684444486868686868686869",
      INIT_36 => X"8D8D6D6969444444444444444444444444444444444444444444444444444444",
      INIT_37 => X"D2D2D1B1ADADAD8D8D8988888888888888886869696969696969696969698D8D",
      INIT_38 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6D6D6D6D6D6D6F6F6F6F6F6F6F6F6D6D6D6D6D2",
      INIT_39 => X"B1B1B1B1D1D2D2D2D1D1D1D1D1D2D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6F6",
      INIT_3A => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2D2D2D2D2D1D1B1B1B1B1B1B1B1B1ADADAD",
      INIT_3B => X"DADADADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_3C => X"6D6D6D6D6D6D6D6D696969696D6D6D8D8D8D8D92B2B2B2B6B6D6D6D6D6D6D6DA",
      INIT_3D => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_3E => X"6D6D6D6D6D6D6D6D6D6D6969696969696969696969696969696969696D6D6D6D",
      INIT_3F => X"B1B1919191B1B1B1B1B1919191919191918D8D8D8D8D8D8D8D8D8D8D8D8D8D8D",
      INIT_40 => X"FAFAFADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6B1B1B1B1B1B1B1B1B1B1B1B1B1B1",
      INIT_41 => X"D6D6D6D6D6D6D6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_42 => X"D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D5D5D5D5D5D6D6D6D6D6D6D6D6",
      INIT_43 => X"D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1CDCDCDCDCDCDCDCDCDD1D1D1D1D1D1",
      INIT_44 => X"F2F2F6F2F2D1F2F2F2F2D2F2F2D2D2D2D2D1CDCDD1D2D2D2D2D2D2D1D1D1D1D1",
      INIT_45 => X"F6F6F6F6F6F6F6F6F6F6F6D2B28D6964442020202020446489ADF2F2F2F2F2F2",
      INIT_46 => X"F6F6F6F6F6F6D6D6D6D6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_47 => X"FAFAFAFAFAFBFAFAFAFAFAFAFAFAFAFAFAFAFAF6D6D6D6D6D6D6D6D6F6F6F6F6",
      INIT_48 => X"646488888889ADADB1D1D2D6D6F6F6F6FAFAFAFAFAFAFAFAFAFAFBFBFBFBFBFB",
      INIT_49 => X"8888888888888889A9A9ADADADADADADA9846440404040404040404044646464",
      INIT_4A => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADA988888888",
      INIT_4B => X"DBDBDBDBDBDBDBDBDBDBDBDBD7D7D7D7D7D7D7D6D6D2B2B2B2B1ADADADADADAD",
      INIT_4C => X"D6D6D6D6D6D6D6DADADBDBDBDBDBDBDBFBFBFBFBFBFBFBFBFBFBFBFBFBFBDBDB",
      INIT_4D => X"ADB1D6D6D6D6D6FAFAFAFAFADADAFAFAFAFADADADADADAD6D6D6D6D6D6DADADA",
      INIT_4E => X"444444444444444444444444444444444444686868444468686868686868698D",
      INIT_4F => X"6969696969444444444444444444444444444444444444444444444444444444",
      INIT_50 => X"D2D2D2D1B1ADAD8D8D8D89898989898988686868696969696969696969696969",
      INIT_51 => X"F6F6F6F6F6D6F6F6F6F6F6F6F6D6D6D6D6D6D6F6F6F6F6F6F6F6F6F6D6D6D6D6",
      INIT_52 => X"ADB1B1B1B1B1B1D1D1D1D1D1D1D2D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6",
      INIT_53 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D2D2D2D2D1D1D1B1B1B1B1B1B1B1B1ADADADAD",
      INIT_54 => X"DADADADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_55 => X"6D6D6D6D6D6D6D6D696969696D6D6D8D8D8D8D92B2B2B2B6B6B6D6D6D6D6D6DA",
      INIT_56 => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_57 => X"6D6D6D6D6D696D6D6D6D696969696969696D6D6969696D6D6D6969696D6D6D6D",
      INIT_58 => X"B1B191B1B1B1B1B1B1B1B1B1B1919191918D8D8D8D8D8D8D8D8D8D8D8D8D9191",
      INIT_59 => X"FAFAFAD6D6D6D6D6D6D6D6D6D6D6D6D6D6B6B1B1B1B1B1B1B1B1B1B1B1B1B1B1",
      INIT_5A => X"D6D6D6D6D6D6D6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_5B => X"D1D1D1D1D1D1D1D1D1D1D1D1D1B1B1B1B1B1D1D1D1D1D5D5D5D6D6D6D6D6D6D6",
      INIT_5C => X"D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1CDD1D1D1D1D1D1D1D1D1D1D1D1D1",
      INIT_5D => X"F2F2F2F2F2F2F2F2F2D2D1F2F2F2D2D2D2D2D2D2D2D2D2F2D2D2D2D1D1D1D1D1",
      INIT_5E => X"F6F6F6F6F6F6F6F6F6F6F6D6D2B28D69444020202020406489ADD2F2F2F2F2F2",
      INIT_5F => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_60 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6D6D6D6D6D6F6F6F6F6F6",
      INIT_61 => X"64888888898DADB1D1D2D6D6F6F6F6F6F6FAFAFAFAFAFAFAFAFBFBFBFBFBFBFB",
      INIT_62 => X"888888888888888989A9ADADADADADAD89644040404040404040404040446464",
      INIT_63 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADAD89888888",
      INIT_64 => X"DBDBDBDBDBDBDBDBDBDBDBD7D7D7D7D7D7D7D7D6D6D2B2B2B2B2B1ADADADADAD",
      INIT_65 => X"DAD6D6D6D6D6DADBDBDBDBDBDBDBDBDBDBFBFBFBFBFBFBFBFBFBFBFBFBDBDBDB",
      INIT_66 => X"B1D6D6F6F6D6FAFAFAFAFAFADADAFAFAFADADADADADADAD6D6D6D6D6DADADADA",
      INIT_67 => X"4444444444444444444444444444444444446468686868686868686869698D8D",
      INIT_68 => X"6969696969684444444464686864646444444444444444444444444444444444",
      INIT_69 => X"D6D6D2D2D1ADADADADAD8D898989898988686868686969696969696969696969",
      INIT_6A => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6D6D6D6",
      INIT_6B => X"ADADADADADADB1B1B1B1B1B1B1D1D2D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6",
      INIT_6C => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D2D2D2D2D1D1B1B1B1B1B1B1B1B1B1ADADADAD",
      INIT_6D => X"DADADADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_6E => X"6D6D6D6D6D6D6D6D6969696D6D6D8D8D8D8D919292B2B2B2B6B6B6D6D6D6D6D6",
      INIT_6F => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D696D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_70 => X"6D6D6D6D6D69696969696969696D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_71 => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1919191918D8D8D8D8D8D8D8D8D9191919191",
      INIT_72 => X"FAFADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6B6B1B1B1B1B1B1B1B1B1B1B1B1B1B1",
      INIT_73 => X"D6D6D6D6D6D6D6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_74 => X"D1D1D1D1D1D1D1D1D1D1D1D1D1B1B1B1B1B1B1B1D1D1D1D5D5D5D6D6D6D6D6D6",
      INIT_75 => X"D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1",
      INIT_76 => X"F2F2F2F2F2F2F2F2F2F2F1F2F2F2F2D2F2F2F2F2F2F2F2F2F2D2D2D1D1D1D1D1",
      INIT_77 => X"F6F6F6F6F6F6F6F6F6F6F6F6D2D2AD8D694440202020404064A9D1D2F2F2F2F2",
      INIT_78 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_79 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_7A => X"64888889ADADB1D1D6D6D6D6D6FAFAFAFAFAFAFAFAFAFAFAFAFAFBFBFBFBFBFA",
      INIT_7B => X"88888888888988888989A9ADADADADAD88644040404040404040404044446464",
      INIT_7C => X"ADADADADAD89898989898989898989ADADADADADADADADADADADADAD89898888",
      INIT_7D => X"DBDBDBDBDBDBDBDBDBDBD7D7D7D7D6D6D6D6D6D6D6D2B2B2B2B2B1ADADADADAD",
      INIT_7E => X"DAD6D6D6DADADBDBDBDBDBDBDBDBDBDBDBDBFBFBFBFBFBFBFBFBFBFBFBFBDBDB",
      INIT_7F => X"D6D6FAFAFAD6FAFAFAFAFAFAFADADADADADADADADADADADAD6D6D6DADADADADA",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__1_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__1_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => addra(11),
      I1 => addra(12),
      I2 => addra(10),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__1_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(14),
      I2 => addrb(12),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized54\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized54\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized54\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized54\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__2_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__2_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"4444444444444444444444444444444444446468686868686868698D8D8DB1B1",
      INIT_01 => X"6869696969686464646464646464646464646464444444444444444444444444",
      INIT_02 => X"D6D6D6D2D1B1ADADADADAD8D8D89898989888888688989898989896969696969",
      INIT_03 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_04 => X"ADADADADADADADADADB1B1B1B1D1D1D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6",
      INIT_05 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D2D2D2D2D1D1D1B1B1B1B1B1B1B1B1B1ADADAD",
      INIT_06 => X"DADADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_07 => X"6D6D6D6D6D6D6D6D6D696D6D6D8D8D8D8D8D8D9192B2B2B2B2B6D6D6D6D6D6D6",
      INIT_08 => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D69696D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_09 => X"6D6D6D6D696969696969696D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_0A => X"B1B1B1B1B1B1B1B1B1B1B1B1B191919191919191919191919191919191919191",
      INIT_0B => X"FAFADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6B6B2B1B1B1B1B1B1B1B1B1B1B1B1B1",
      INIT_0C => X"D6D6D6D6D6D6D6F6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_0D => X"D1D1CDADADADB1D1D1D1D1D1D1B1B1B1B1B1B1B1B1D1D1D1D1D5D5D5D1D1D5D6",
      INIT_0E => X"D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1",
      INIT_0F => X"F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2D2D1D1D1D1D1",
      INIT_10 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6D2B18D684440202020406489ADD2F2F2F2F2",
      INIT_11 => X"F6F6F6FAFAFAF6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_12 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6F6F6F6F6F6F6",
      INIT_13 => X"688889ADADB1D2D6D6D6D6D6D6FAFAFAFAFAFAFAFAFAFAFAFAFAFBFBFBFBFBFA",
      INIT_14 => X"8888888889898988898989ADADADADAD88644040404040404040444444646464",
      INIT_15 => X"8DADAD8D898989898888686464648889ADADADB1ADADADADADADADAD8D898988",
      INIT_16 => X"DBDBDBDBDBDBDBDBDBD7D7D6D6D6D6D6D6D6D6D6D6D2B2B2B2B1B1ADADADAD8D",
      INIT_17 => X"DADAD6DADBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFBFBFBFBFBFBFBFBFBFBFBDBDB",
      INIT_18 => X"F6FAFAFAFAD6FAFAFAFAFAFAFAFADADADADADADADADADADADADAD6DADADADADB",
      INIT_19 => X"48444444444444646444444444444444646468686868686868898D8DADB1D6D6",
      INIT_1A => X"6868686868686868646464646464646464646464646464444444444444444448",
      INIT_1B => X"F6D6D6D2D2D1D1ADADADADADAD8D898989898988888889898989898969696968",
      INIT_1C => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_1D => X"ADB1B1ADADADADADB1B1B1D1D1D1D1D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6F6",
      INIT_1E => X"D6D6D6D6D6D6D6D6D6D6D6D6D2D2D2D2D2D1D1D1B1B1B1B1B1B1B1B1B1ADADAD",
      INIT_1F => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_20 => X"6D6D6D6D6D6D6D6D6D6D6D6D6D8D8D8D8D8D8D8D9192B2B2B2B6D6D6D6D6D6D6",
      INIT_21 => X"6D6969696D6D6D6D6D6D6D6D6D6D6D6D6969696D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_22 => X"6D6D6969696969696969696D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D696969",
      INIT_23 => X"B1B1B1B1B1B1B1B1B1B191919191919191919191919191919191919191919191",
      INIT_24 => X"DADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6B6B1B1B1B1B1B1B1B1B1B1B1B1B1B1",
      INIT_25 => X"D6D6D6D6D6D6D6D6D6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6D6D6D6",
      INIT_26 => X"D1CDADADADADADB1B1D1D1D1B1B1B1B1B1B1B1B1B1D1D1D1D1D1D5D5D5D5D5D6",
      INIT_27 => X"D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1",
      INIT_28 => X"F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2D1D1D1D1D1D1",
      INIT_29 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6D2D2AD896444404040406489ADD2F2F2F2F2",
      INIT_2A => X"F6F6FAFAFAFAFAFAF6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_2B => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6F6F6F6",
      INIT_2C => X"8889ADADADD1D2D6D6D6D6D6D6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_2D => X"8888888888898888898989ADADADADAD88644040404040404044446464646468",
      INIT_2E => X"8D8D8D8D8989686464646464646464648889ADADADADADADADADAD8D89898988",
      INIT_2F => X"DBDBDBDBDBDBDBDBD7D7D6D6D6D6D6B6B6B6D6D6D2B2B2B2B1ADADADADAD8D8D",
      INIT_30 => X"DADAD6DADBDBDBDBDBDBDBDBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBDBDB",
      INIT_31 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFADADADADADADADADADADADADADADADADADADA",
      INIT_32 => X"68444444446868686444444464646464646468686868898D8D8DB1B1B2D6D6FA",
      INIT_33 => X"6868686868686868646464646468686464686868646464646464644444446868",
      INIT_34 => X"F6F6F6D6D2D2D1D1B1ADADADADAD8D8989898989898989898989898989896969",
      INIT_35 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_36 => X"B1B1B1B1B1B1B1B1B1D1D2D2D2D2D2D6D6D6D6D6D6D6D6D6D6D6D6D6F6F6F6F6",
      INIT_37 => X"D6D6D6D6D6D6D6D6D6D6D6D6D2D2D2D2D1D1B1B1B1B1B1B1B1B1B1B1B1B1ADAD",
      INIT_38 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_39 => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D8D8D8D8D8D8D91B2B2B2B6B6D6D6D6D6D6D6",
      INIT_3A => X"6D6D69696D6D6D6D6D6D6D696D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_3B => X"6D6D6969696969696969696D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_3C => X"B1B1B1B1B1B1B1B1B19191919191919191919191919191919191919191919191",
      INIT_3D => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6B6B6B1B1B1B1B1B1B1B1B1B1B1B1B1B1",
      INIT_3E => X"D6D6D6D6D6D6D6D6D6D6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6D6D6D6D6D6",
      INIT_3F => X"CDCDADADADADB1B1D1D1D1D1D1B1B1B1B1B1B1B1B1D1D1D1D1D1D5D5D5D5D5D6",
      INIT_40 => X"D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1",
      INIT_41 => X"F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F1D1D1D1D1D1D1",
      INIT_42 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6D2ADAD89686444446488ADCDD2F2F2F2F2",
      INIT_43 => X"F6FAFAFAFAFAFAFAFAF6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_44 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6FAFA",
      INIT_45 => X"89ADADADB1D1D2D6D6D6D6D6D6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_46 => X"898888888889888889898989ADADADAD88644040404040404444646468688888",
      INIT_47 => X"8D8D8D8D89896464644040404040404464648989ADADADADADAD8D8989898989",
      INIT_48 => X"DBDBDBDBDBDBD7D7D7D6D6D6D6D6B6B6B2B2B2B2B2B2B2B2ADADADADADAD8D8D",
      INIT_49 => X"DADADADADBDBDBDBDBDBDBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBDBDBDB",
      INIT_4A => X"FAFAFAFAFAFAFAFAFADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_4B => X"6848444444686868644444646468686868686868898D8DB1B1B1B1D6D6F6FAFA",
      INIT_4C => X"6868686868686868686464686868686868686868686464646868686864686868",
      INIT_4D => X"F6F6F6F6F6D2D2D2D1D1ADADADADAD8D89898989898989898989898989898989",
      INIT_4E => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_4F => X"B1B1D1D1D1D1D1D1D2D2D6D6D6D2D2D6D6D6D6D6D6D6D6D6D6D6F6F6F6F6F6F6",
      INIT_50 => X"D6D6D6D6D6D6D6D6D6D6D6D2D2D2D2B2B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1",
      INIT_51 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_52 => X"6D6D6D6D6D6D6D6D6D6D6D6D6D8D8D8D8D8D8D8D92B2B2B2B6B6D6D6D6D6D6D6",
      INIT_53 => X"6D6D6D6D6D6D6D6D6D6D6D69696D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_54 => X"6D6D6D69696969696969696D6D6D6D6D6D6D6D6D696969696D6D6D6D6D6D6D6D",
      INIT_55 => X"B1B1B1B1B1B1B1B1B19191919191919191919191919191919191919191919191",
      INIT_56 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6B6B6B1B1B1B1B1B1B1B1B1B1B1B1B1B1",
      INIT_57 => X"D6D6D6D6D6D6D6D6D6D6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAF6D6D6D6D6D6D6",
      INIT_58 => X"D1CDCDCDD1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D5D5D5D5D5D6D6D6D6",
      INIT_59 => X"D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1",
      INIT_5A => X"F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2D1D1D1D1D1D1D1",
      INIT_5B => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6D2D2ADAD898964646489ADD1D2F2F2F2F6",
      INIT_5C => X"FAFAFAFAFAFAFAFAFAFAF6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_5D => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_5E => X"ADADB1D1D1D1D2D6D6D6D6D6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_5F => X"89898888888888898989898989ADADAD88644040404044446464646888888989",
      INIT_60 => X"8D8DAD8D89896464444040404040404040406488898DADADADAD8D8989898989",
      INIT_61 => X"DBDBDBDBDBD7D7D7D6D6D6D6D6D6B6B2B2B2B2B2B2B2B2B2ADADADADADADADAD",
      INIT_62 => X"DADADADBDBDBFBFBDBDBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBDBDBDB",
      INIT_63 => X"FAFAF6FAFAFAFADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_64 => X"684844444464646444444464686868686888898D8DADB1D6D6D6D6D6FAFAFAFA",
      INIT_65 => X"6968686868686868686868686868686868686868686868686868686868686868",
      INIT_66 => X"F6F6F6F6F6F6D6D2D2D1D1D1ADADADAD89898989898989898989898989898989",
      INIT_67 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_68 => X"B1B1D1D1D2D2D2D2D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6F6F6F6F6F6",
      INIT_69 => X"D6D6D6D6D6D6D6D6D6D6D6D2D2D2B2B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1",
      INIT_6A => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_6B => X"6D6D6D6D6D6D6D6D6D6D6D6D6D8D8D8D8D8D8D9192B2B2B2B6B6D6D6D6D6D6D6",
      INIT_6C => X"6D6D6D6D6D6D6D6D6D6D6D69696D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_6D => X"6D6D6D6D6969696D6D6D6D6D6D6D6D6D6D6D6D696969696969696D6D6D6D6D6D",
      INIT_6E => X"B1B1B1B1B1B1B1B1B19191919191919191919191919191919191919191919191",
      INIT_6F => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6B6B6B1B1B1B1B1B1B1B1B1B1B1B1B1B1",
      INIT_70 => X"D6D6D6D6D6D6D6D6D6D6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6D6D6D6D6D6D6",
      INIT_71 => X"D1D1D1D1D1D1D1D1D1D1D1D1D5D5D1D1D5D5D5D5D5D5D5D5D5D6D6D6D6D6D6D6",
      INIT_72 => X"F1F1F1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1",
      INIT_73 => X"F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2D1D1D1D1D1D1D1D1",
      INIT_74 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6D2D2D2AD8D898989ADCDD2D2F2F2F6F6",
      INIT_75 => X"F6FAFAFAFAFAFAFAFAFAF6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_76 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6",
      INIT_77 => X"ADADD1D1D1D1D2D6D6D6D6D6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_78 => X"89898888888888898989898989ADADAD88644040404464646464688888898D8D",
      INIT_79 => X"8D8DAD8D89896864444040404040404040404064688989ADADAD8D8989898D8D",
      INIT_7A => X"DBDBDBDBDBD7D7D6D6D6D6D6D6D6B6B2B2B2B2B2B2B2B2B2ADADADADADADADAD",
      INIT_7B => X"DADADBDBDBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBDBDBDB",
      INIT_7C => X"FAFAFAFAFAFAFAD6D6D6D6DADADADADADADADADADADADADADADADADADADADADA",
      INIT_7D => X"6844444444444444444464686889898D8D8DADB1B1B1D6D6F6F6F6FAFAFAFAFA",
      INIT_7E => X"8868686868686868686868686868686868686864646464686868686868686868",
      INIT_7F => X"F6F6F6F6F6F6F6F6D2D2D1D1D1ADADADADAD8989898989898989898989898989",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__2_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__2_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => addra(11),
      I1 => addra(12),
      I2 => addra(10),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__2_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(14),
      I2 => addrb(12),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized55\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized55\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized55\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized55\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__50_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__50_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_01 => X"B1B1D1D1D2D2D2D2D2D2D6D6D2D2D2D6D6D6D6D6D6D6D6D6D6F6F6F6F6F6F6F6",
      INIT_02 => X"D6D6D6D6D6D6D6D6D6D6D2D2D2B2B1B1B1B1B1B1B1B1B1B1ADADADADADB1B1B1",
      INIT_03 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_04 => X"6D6D6D6D6D6D6D6D6D6D6D6D8D8D8D8D8D919292B2B2B2B2B6B6D6D6D6D6D6D6",
      INIT_05 => X"6D6D6D6D6D6D6D6D6D6D6D69696D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_06 => X"6D6D6D6D6D6D6D6D6D696D6D6D6D6D6D6D6D6D696969696969696D6D6D6D6D6D",
      INIT_07 => X"B1B1B1B1B1B1B1B1B19191919191919191919191919191919191919191919191",
      INIT_08 => X"DADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6B6B6B1B1B1B1B1B1B1B1B1B1B1B1B1B1",
      INIT_09 => X"D6D6D6D6D6D6D6D6D6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6D6D6D6D6D6D6",
      INIT_0A => X"D1D1D1D1D1D1D1D1D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_0B => X"F2F2F2D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1",
      INIT_0C => X"F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2D1D1D1D1D1D1D1F1F2",
      INIT_0D => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6D2D2D2B1ADADADADD2F2F2F2F2F6F6",
      INIT_0E => X"F6F6F6FAFAFAFAFAFAF6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_0F => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6F6",
      INIT_10 => X"ADB1D1D1D1D1D2D6D6D6D6D6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_11 => X"89898888888888898989898989ADADAD896464404064646464686888898D8DAD",
      INIT_12 => X"8D8D8D8D898964646444404040404040204040446464898DADADAD8D89898D8D",
      INIT_13 => X"DBDBDBDBDBDBD7D6D6D6D6D6D6D6B6B6B2B2B2B2B2B2B2B2AD8D8DADADADADAD",
      INIT_14 => X"DBDBDBDBDBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBDBDBDB",
      INIT_15 => X"FAFAFAFAFAFAD6D6D6D6D6D6DADADADADADADADADADADADADADADADADADADBDB",
      INIT_16 => X"684444444444444444646868898D8DADB1B1B1D1D6D6D6F6FAFAFAFAFAFAFAFA",
      INIT_17 => X"8888686868896868686868688888686868686464646464686868686868686868",
      INIT_18 => X"F6F6F6F6F6F6F6F6F6D2D2D2D1ADADADADADADADAD8989898989898989898989",
      INIT_19 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_1A => X"B1B1D1D1D2D2D2D2D2D2D2D2D2D2D2D2D6D6D6D6D6D6D6D6D6D6D6F6F6F6F6F6",
      INIT_1B => X"D6D6D6D6D6D6D6D6D6D6D2D2D2B1B1B1B1B1B1B1B1B1B1B1ADADADADADB1B1B1",
      INIT_1C => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_1D => X"6D6D6D6D6D6D6D6D6D6D6D6D8D8D8D9192B2B2B2B2B2B2B2B6D6D6D6D6D6D6D6",
      INIT_1E => X"6D6D6D6D6D6D6D6D6D6D6D69696D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_1F => X"6D6D6D6D6D6D6D696969696D6D6D6D6D6D6D6D6D6969696969696D6D6D6D6D6D",
      INIT_20 => X"91918D9191B1B1B1B19191919191919191919191919191919191919191919191",
      INIT_21 => X"FAFADAD6D6D6D6D6D6D6D6D6D6D6D6D6B6B6B2B1B1B1B1B1B1B1B1B1B1B1B1B1",
      INIT_22 => X"D6D6D6D6D6D6D6D6D6F6FAFAFAFAFAFAFADADAFAFAFAFAFAFAF6D6D6D6D6D6DA",
      INIT_23 => X"D1D1D2D2D2D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_24 => X"F2F2F2F2F1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1",
      INIT_25 => X"F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2D2D1D1D2D2F2F2F2F2",
      INIT_26 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6D2D2D2D2D2D2D2F2F6F6F6F6F6",
      INIT_27 => X"F6F6F6F6FAFAFAFAF6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_28 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6F6F6F6",
      INIT_29 => X"ADD1D1D1D1D1D2D6D6D6D6D6D6D6DAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_2A => X"89898888888888898989898989ADADAD8988646444646464686888898D8DADAD",
      INIT_2B => X"898989898964646444404040404040402040404040646889ADADADAD8D898D8D",
      INIT_2C => X"DBDBDBDBDBDBD6D6D6D6D6D6D6D6B6B2B2B2B2B2B2B2B2B18D8D8D8D8DAD8D8D",
      INIT_2D => X"DBDBDBDBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBDBDBDB",
      INIT_2E => X"FAFAFAFAFADAD6D6D6D6D6D6D6DADADADADADADADADADADADADADBDBDBDBDBDB",
      INIT_2F => X"6868686868686868686889898DADB1B1D1D6D6D6D6D6F6FAFAFAFAFAFAFAFAFA",
      INIT_30 => X"8988888889898888686888898989886868686864646464646868686868686868",
      INIT_31 => X"F6F6F6F6F6F6F6F6F6F2D2D2D2D1D1D1D1D1ADADADADADADADA9898989898989",
      INIT_32 => X"F6F6D6D6D6D6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_33 => X"B1D1D1D2D2D2D1D1D2D2D2D2D2D2D2D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_34 => X"D6D6D6D6D6D6D6D6D6D6D2D2B2B1B1B1B1B1B1B1B1B1B1B1ADADADADADADB1B1",
      INIT_35 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_36 => X"696D6D6D6D6D6D6D6D6D6D6D8D8D8D9192B2B2B2B2B2B2B6B6D6D6D6D6D6D6DA",
      INIT_37 => X"6D6D6D6D6D6D6D6D6D6D6D69696D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_38 => X"6D6D6D6D6D6D6D69696969696D6D6D6D6D6D6D6D6969696969696D6D6D6D6D6D",
      INIT_39 => X"918D8D8D9191B1B1919191919191918D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D",
      INIT_3A => X"FAFAFADAD6D6D6D6D6D6D6D6D6D6D6D6D6B6B6B2B1B1B1B1B1B1B1B1B1B1B1B1",
      INIT_3B => X"D6D6D6D6D6D6D6D6D6D6FAFAFAFAFADADADADAFAF6FAFAFAFAF6D6F6F6FAFAFA",
      INIT_3C => X"D1D1D1D1D1D1D1D1D1D6D6D6D6D5D5D5D5D5D5D5D5D5D5D5D5D5D6D6D6D6D6D6",
      INIT_3D => X"F2F2F2F2F2F2D1D1D1D1D1D1D1D2D2D2D2D1D1D1D2D1D1D1D1D1D1D1D1D1D1D1",
      INIT_3E => X"F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2",
      INIT_3F => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F2F2F2F2F6F6F6F6F6F2",
      INIT_40 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_41 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_42 => X"B1D1D1D1D2D2D2D6D6D6D6D6D6D6D6DAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_43 => X"89888888888888888989898989ADADAD89886464646464686888898D8D8DADAD",
      INIT_44 => X"8989896964644444404040404040404020204040404064898DADADAD8D898989",
      INIT_45 => X"DBDBDBDBDBDBD6D6D6D6D6D6D6B6B6B2B2B2B2B2B2B2B2AD8D8D8D8D8D8D8D8D",
      INIT_46 => X"FBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBDBDBDB",
      INIT_47 => X"FAFAFADADADAD6D6D6D6D6D6D6D6DADADADADADADADADADADADBFBFBFBFBFBFB",
      INIT_48 => X"686868696969898D8D8DADADADB1D1D2D6D6D6D6F6F6FAFAFAFAFAFAFAFAFAFA",
      INIT_49 => X"8989898989898988888889898989898888686868686868686868686868686868",
      INIT_4A => X"F6F6F6F6F6F6F6F6F6F6F6D2D2D2D2D2D2D2D1D1CDADADADADADADADADAD8989",
      INIT_4B => X"D6D6D6D6D6D6D6D6D6D6D6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_4C => X"B1D1D2D2D2D1D1D1D2D2D2D2D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_4D => X"D6D6D6D6D6D2D6D6D6D2D2D2B2B1B1B1B1B1B1B1B1B1B1B1ADADADADADB1B1B1",
      INIT_4E => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_4F => X"6969696D6D6D6D6D6D6D6D6D8D8D8D9192B2B2B2B2B2B2B6D6D6D6D6D6D6DADA",
      INIT_50 => X"6D6D6D6D6D6D6D6D6D6D6D696D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_51 => X"6D6D6D6D6D6D6D69696969696D6D6D6D6D6D6D6D6D69696969696D6D6D6D6D6D",
      INIT_52 => X"918D8D8D8D91B1B1919191919191918D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D",
      INIT_53 => X"FAFAFADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6B6B6B2B1B1B1B1B1B1B1B1B1B1B1",
      INIT_54 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6DADADADADAFAD6D6FAFAFAFAF6F6F6FAFAFAFA",
      INIT_55 => X"D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D5D6D6D6D6D6D6",
      INIT_56 => X"F2F2F2F2F2F2F2D2D1D1D1D2D2D2D2D2D2D2D2D2D2D2D2D2D1D1D2D2D1D1D1D1",
      INIT_57 => X"F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2",
      INIT_58 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F2",
      INIT_59 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_5A => X"D6D6D6DADAFAFAFAFAFAFAFAFAF6D6D6D6D6D6D6D6D6D6F6D6D6D6D6D6F6F6F6",
      INIT_5B => X"B1D1D2D2D2D2D6D6D6D6D6D6D6D6D6D6D6DADADADADADADADAFAFAFAFAFAFADA",
      INIT_5C => X"88888888888888888888888989ADADADA98988646464646888888D8D8D8DADAD",
      INIT_5D => X"898969646444404040404020202020202020202040406464898DADAD8D898988",
      INIT_5E => X"DBDBDBDBDBDBD6D6D6B6B6B6B6B6B2B2B2B2B2B2B2B2B2AD8D8D8D8D8D8D8D8D",
      INIT_5F => X"FBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBDBDBDBDB",
      INIT_60 => X"FAD6D6D6D6DADADADADADAD6D6D6DADADADADADADADADADADBFBFBFBFBFBFBFB",
      INIT_61 => X"898D8D8D8D8DADB1B1B1B1B1B1D6D6D6D6D6F6F6FAFAFAFAFAFAF6F6F6FAFAFA",
      INIT_62 => X"8989898989898989898989898989898989898888886868688888686868686868",
      INIT_63 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6D2F2F6F6F6F2D2D1D1CDADADADADADADADAD89",
      INIT_64 => X"D6D6D6D2D2D2D2D2D2D2D6D6D6D6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_65 => X"D1D1D2D2D2D1D1D1D1D2D2D2D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_66 => X"D6D6D6D6D2D2D2D6D6D2D2D2B2B1B1B1B1B1B1B1B1B1B1B1ADADADADADB1B1B1",
      INIT_67 => X"DAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_68 => X"696969696D6D6D6D6D6D6D6D8D8D8D8D9292B2B2B2B2B6D6D6D6D6D6D6DADADA",
      INIT_69 => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_6A => X"6D6D6D6D6D6D6D69696969696D6D6D6D6D6D6D6D6D69696969696D6D6D6D6D6D",
      INIT_6B => X"91918D9191B1B1919191919191918D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D",
      INIT_6C => X"FAFADADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6B6B6B2B1B1B1B1B1B1B1B1B1",
      INIT_6D => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADAD6D6F6F6FAF6F6D6DAFAFAFAFA",
      INIT_6E => X"D1D1D1D1D1B1B1D1D1B1B1B1B1B1B1B1B1B1B1B1B1D1D1D1D1D5D6D5D5D5D6D6",
      INIT_6F => X"F2F2F2F2F2F2F2F2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D1D1D1D1D2D2D1D1D1D1",
      INIT_70 => X"F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2",
      INIT_71 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F2",
      INIT_72 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_73 => X"D6D6D6D6D6DAFAFAFAFAFAFAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_74 => X"B1D1D2D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_75 => X"8888888888888888888888898989ADADA98989886464686888898D8D8DADADB1",
      INIT_76 => X"89696864444040404040202020202020202020204040446489898D8D89898988",
      INIT_77 => X"DBDBDBDBDBD6D6D6B6B6B6B6B2B2B2B2B28D8D8DADAD8D8D8D8D8D8D89898989",
      INIT_78 => X"FBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBDBDBDBD7",
      INIT_79 => X"D6D6D6D6D6DADADADADADAD6D6D6DADADADADADADBDBDBDBDBFBFBFBFBFBFBFB",
      INIT_7A => X"8DB1B1B1B1B1D2D6D6D6D6D6D6D6D6D6F6F6F6F6FAFAFAFAF6F6D6D6D6F6F6F6",
      INIT_7B => X"ADADADADADAD8D898989898D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D",
      INIT_7C => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F2D2D1D1CDCDCDCDADADADAD",
      INIT_7D => X"D6D6D2D2D2D2D2D2D2D2D2D6D6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_7E => X"D1D1D2D2D2D1D1D1D1D2D2D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_7F => X"D6D6D6D2D2D2D2D2D2D2D2D2B2B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1D1",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__50_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__50_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => addra(11),
      I1 => addra(12),
      I2 => addra(10),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__50_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(14),
      I2 => addrb(12),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__50_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized56\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized56\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized56\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized56\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__51_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__51_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_01 => X"6969696D6D6D6D6D6D6D6D6D8D8D8D8D9192B2B2B2B2B6D6D6D6D6D6D6DADADA",
      INIT_02 => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_03 => X"6D6D6D6D6D6D6D6D696969696D6D6D6D6D6D6D6D6D6969696969696D6D6D6D6D",
      INIT_04 => X"B191919191B1B1919191919191918D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D",
      INIT_05 => X"FADADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6B6B6B1B1B1B1B1B1B1B1",
      INIT_06 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DAD6D6F6F6F6F6D6D6D6DAFAFAFA",
      INIT_07 => X"D1D1D1D1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1D1D1D1D5D6D5D5D5D5D6",
      INIT_08 => X"F2F2F2F2F2F2F2F2D2D2D2D2D2D2D2D2D2D2D1D1D1D1D1D1D1D1D2D2D2D2D1D1",
      INIT_09 => X"F2F2F2F2F6F6F6F2F2F2F2F6F6F6F2F2F2F2F2F6F6F2F2F2F2F2F2F2F2F2F2F2",
      INIT_0A => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F2",
      INIT_0B => X"D6D6D6D6F6F6F6F6F6F6F6D6D6D6D6D6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_0C => X"D6D6D6D6D6DAFAFAFAFAFAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_0D => X"B1D1D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_0E => X"88888888886864648488888989898989A9ADAD8988888888898D8D8D8DADADB1",
      INIT_0F => X"6864644440402020202020202020202020202020404040646889898989898888",
      INIT_10 => X"D6DBDBDBD6D6D6D6B6B2B2B2B2B2B28D8D8D8D8D8D8D8D8D8D89898989896969",
      INIT_11 => X"FBFBFBFBFBFBFBFBFFFBFBFBFBFBFBFBFBFBFBFFFFFBFBFBFBFBFBFBDBDBDBD6",
      INIT_12 => X"D6D6D6D6D6DAFAFAFADADADAD6DADADAFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFB",
      INIT_13 => X"B1B1B1D2D6D6D6D6D6D6D6D6D6D6F6F6F6F6F6F6FAFAFAF6D6D6D6D6D6D6D6D6",
      INIT_14 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADB1B1B1B1B1B1",
      INIT_15 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F2D2D1D1D1D1CDCDADAD",
      INIT_16 => X"D6D2D2D2D2D2D2D2D2D2D2D6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_17 => X"D1D1D2D2D2D1D1D1D1D2D2D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_18 => X"D6D6D6D2D2D2D2D2D2D2D2D2B2B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1D1",
      INIT_19 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_1A => X"6D6D6D6D6D6D6D6D6D6D6D8D8D8D8D9192B2B2B2B2B6D6D6D6D6D6DADADADADA",
      INIT_1B => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_1C => X"6D6D6D6D6D6D6D6D6D69696D6D6D6D6D6D6D6D6D69696969696969696D6D6D6D",
      INIT_1D => X"B1B1919191B1B1B191918D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D6D6D6D",
      INIT_1E => X"DAD6D6D6D6D6D6D6D6D6DADADAD6D6D6D6D6D6D6D6D6D6B6B6B6B6B6B6B6B1B1",
      INIT_1F => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6F6F6F6D6D6D6DAFAFAFA",
      INIT_20 => X"D2D1D1D1D1B1B1D1D1B1B1B1B1B1B1B1B1B1B1B1B1D1D1D1D1D5D6D6D5D5D5D6",
      INIT_21 => X"F2F2F2F2F2F2F2F2F2D2D2D2D2D1D1D1D1D1D1D1D1D1D1D1D1D1D2D2D2D2D2D2",
      INIT_22 => X"F2F2F6F6F6F6F6F6F6F6F6F6F6F2F2F2F2F2F2F2F6F6F2F2F2F2F2F2F2F2F2F2",
      INIT_23 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F2F6F6",
      INIT_24 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D2D2D6D6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_25 => X"D6D6D6D6D6D6FAFAFAFAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_26 => X"B1D1D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_27 => X"88888888886464646488888989898989A9ADADAD89888888898D8D8D8D8DADB1",
      INIT_28 => X"4444444020202020202020202020202020204040404040646489898989898888",
      INIT_29 => X"D6D6DAD6D6D6D6B6B2B2B2B2B2B28D8D69696969696969696969696864646464",
      INIT_2A => X"FBFBFBFBFBFBFBFFFFFFFFFBFBFBFBFBFBFBFBFFFFFFFBFBFBFBFBDBDBDBD6D6",
      INIT_2B => X"D6D6D6DADAFAFAFADADADADAD6DADAFAFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFB",
      INIT_2C => X"D6D6D6D6D6D6D6F6F6F6F6F6F6F6F6F6F6F6F6F6FAFAFAD6D6D6D6D6D6D6D6D6",
      INIT_2D => X"D1D1D1D1D1D1D1B1B1ADADADADB1B1B1B1D1D1D1D1D1D1B1D1D1D1D2D2D6D6D6",
      INIT_2E => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F2F2D2D1D1D1D1D1",
      INIT_2F => X"D6D2D2D2D2D2D2D2D2D6D6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_30 => X"D1D1D2D2D2D2D1D1D2D2D2D2D6D6D6D6D6D6D2D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_31 => X"D6D6D6D2D2D2D2D2D2D2D2D2B2B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1D1",
      INIT_32 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_33 => X"6D6D6D6D6D6D6D6D6D6D6D8D8D8D8D92B2B2B2B2B6B6D6D6D6D6DADADADAD6D6",
      INIT_34 => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_35 => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6969696969696969696D6D6D6D",
      INIT_36 => X"B1B1B1B1B1B1B1B1B1918D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D6D6D6D6D6D",
      INIT_37 => X"DADADADAD6D6D6D6DADADADADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6B6B6B6B1",
      INIT_38 => X"D5D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADAFA",
      INIT_39 => X"D1D1D1D1D1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1D1D1D1D1D5D6D5D5D5D5D5",
      INIT_3A => X"F2F2F2F2F2F2F2F2D2D2D2D2D2D2D2D2D2D1D1D1D1D1D1D1D1D2D2D2D2D2D1D1",
      INIT_3B => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F2F2F2F6F6F2F2F2F2F2F2F2F2F2F2F2F2F2F2",
      INIT_3C => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_3D => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_3E => X"D6D6D6D6D6DAFAFAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2D2D6D6D6D6",
      INIT_3F => X"B1D1D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_40 => X"88888888888864646464888888898989A9ADADAD8D898989898D8D8D8DADB1B1",
      INIT_41 => X"4440404020202020202020202020202020202020404040646489898989898988",
      INIT_42 => X"D6D6DAD6D6D6B6B2B2B2928D8D8D8D6969696469696464646864646464444444",
      INIT_43 => X"FBFBFBFBFBFFFFFFFFFFFFFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBDBDBDBDBDAD6",
      INIT_44 => X"D6D6D6DADAFAFAFAFADADADADADADADAFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFB",
      INIT_45 => X"D6D6D6D6D6D6D6D6D6D6D6F6F6F6F6F6F6D6D6D6F6F6D6D6D6D6D6D6D6D6D6D6",
      INIT_46 => X"F2F2F2F2F2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D6D6D6D6D6D6D6D6",
      INIT_47 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F2F2D2D2D2D2",
      INIT_48 => X"D6D6D6D2D2D2D2D6D6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_49 => X"D1D2D2D2D2D2D2D2D2D2D2D2D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_4A => X"D6D6D2D2D2D2D2D2D2D2D2B2B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1D1D1D1",
      INIT_4B => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_4C => X"6D6D6D6D6D6D6D6D6D6D8D8D8D8D91B2B2B2B2B2B6D6D6D6D6D6DADADADADADA",
      INIT_4D => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_4E => X"6D6D6D6D6D6D6D6D6D69696D6D6D6D6D6D6D6D6D696D696969696969696D6D6D",
      INIT_4F => X"B1B1B1B1B1B2B1B1B1B1918D8D8D8D8D8D8D8D8D8D8D8D8D8D8D6D6D6D6D6D8D",
      INIT_50 => X"DADADADADADADADADADADADADADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6B6B6B6B2",
      INIT_51 => X"D5D5D5D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADA",
      INIT_52 => X"D1D1D1D1D1D1B1B1B1B1B1B1B1B1B1B1B1B1B1B1D1D1D1D1D1D5D5D5D5D5D5D5",
      INIT_53 => X"F2F2F2F2F2F2F2D2D2D2D2D2D2D2D2D2D2D2D1D1D1D2D2D2D2D2D2D2D2D1D1D1",
      INIT_54 => X"F6F6F6F6F6F6F6F6F6F6F6F2F2F2F2F6F6F6F2F2F2F2F2F2F2F2F2F2F2D2F2F2",
      INIT_55 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_56 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_57 => X"D6D6D6D6D6FADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2D2D2D6D6D6",
      INIT_58 => X"B1B1D2D6D6D6D6D6D6D6D6D6D6DADADADADADADADADADADADADAD6D6D6D6D6D6",
      INIT_59 => X"8988888888886464646484888888898989A9ADADADAD8D89898D8D8DADB1B1B1",
      INIT_5A => X"4040404020202020202020202020202020202020204040646889898988898989",
      INIT_5B => X"DADADAD6D6D6B6B2B2B28D8D6D69696969694444444444444444444444444440",
      INIT_5C => X"FBFBFBFFFFFFFFFFFFFFFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBDBDBDBDBDBDA",
      INIT_5D => X"D6D6DADAFAFAFAFAFADADADADADADAFAFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFB",
      INIT_5E => X"D6D6F6F6F6D6D6D6D6D6D6F6F6FAF6F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_5F => X"F6F6F6F6F6F6F6D6D6F6F6F6F6F6F6F6F6F6F6D6D6D6F6F6F6F6D6D6D6D6D6D6",
      INIT_60 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F2F6F6F6F6F6F6F6F2F2F6F6",
      INIT_61 => X"D6D6D6D6D2D2D6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_62 => X"D2D2D2D2D2D2D2D2D2D2D2D2D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_63 => X"D6D6D2D2D2D2D2D2D2D2B2B2B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1D1D1D2D2",
      INIT_64 => X"DAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_65 => X"6D6D6D6D6D6D8D8D8D8D8D8D8D9192B2B2B2B2B6D6D6D6D6D6D6D6DADADADADA",
      INIT_66 => X"6D6D6D6D6D696D6D6D6D6D6D6D6D6D6D696D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_67 => X"6D6D6D6D6D6D6D6D696969696D6D6D6D6D6D6D6D6D6D6D6969696969696D6D6D",
      INIT_68 => X"B1B1B1B1B2B2B2B1B1B1B1918D8D8D8D8D8D8D8D8D8D8D8D8D8D6D6D6D6D6D6D",
      INIT_69 => X"DADADADADADADADADADAD6DADADAD6D6D6D6D6B6B6B6D6D6D6D6B6B6B6B6B2B2",
      INIT_6A => X"D5D5D5D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_6B => X"D2D2D2D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D5D5D5D5D5D5D5D5D5",
      INIT_6C => X"F2F2F2F2F2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D6D6D6D6D6D6D2D2D2",
      INIT_6D => X"F6F6F6F6F6F6F6F6F6F6F6F6F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2",
      INIT_6E => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_6F => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_70 => X"D6D6D6D6FAFAFAFAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2D2D2D2D2",
      INIT_71 => X"B1B1D2D6D6D6D6D6D6D6D6D6D6DADADADADADADADADADADAFADADAD6D6D6D6D6",
      INIT_72 => X"89888888888884646464646484888888898989A9AD8D898989898D8DADB1B1B1",
      INIT_73 => X"2020202020202020202020202020202020204040404044648989898989898989",
      INIT_74 => X"DADADAD6D6D6B6B6B2B28D8D6969696969696444444444444444444444444040",
      INIT_75 => X"FBFBFBFBFFFFFFFFFFFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBDBDBDBDBDBDBDA",
      INIT_76 => X"D6DADADAFAFAFAFADADADADADADADAFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFB",
      INIT_77 => X"D6D6F6F6F6D6D6D6F6F6F6F6F6F6F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_78 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6D6D6D6",
      INIT_79 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F2F2F2F2F2F6F6F6F6F6F6F6F6",
      INIT_7A => X"D6D6D6D2D2D2D6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_7B => X"D2D2D2D6D6D2D2D2D2D2D2D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_7C => X"D6D6D2D2D2D2D2D2D2D2B2B2B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1D1D1D1D2D2",
      INIT_7D => X"DAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_7E => X"6D6D6D6D6D8D8D8D8D8D8D8D8D91B2B2B2B2B6D6D6D6D6D6D6D6DAD6D6D6DADA",
      INIT_7F => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D696D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__51_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__51_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => addra(11),
      I1 => addra(12),
      I2 => addra(10),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__51_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(14),
      I2 => addrb(12),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__51_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized57\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized57\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized57\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized57\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__30_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__30_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D69696969696D6D6D",
      INIT_01 => X"B1B1B1B1B2B2B2B1B1B1B1B19191918D8D8D8D8D8D8D8D8D8D8D8D6D6D6D6D6D",
      INIT_02 => X"D6DADADADADADAD6D6D6D6D6D6D6D6D6D6B5B1B1B1B2B6B6B6B6B2B1B1B1B1B1",
      INIT_03 => X"D5D5D6D6D6D6D6D6D6D5D5D5D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_04 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D5D5D5D1D1D1D1D1D5D5D5D6D5D5D5D5D5D5D5",
      INIT_05 => X"D2D2F2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D6D6D6D6D6D6D6D6D6D6",
      INIT_06 => X"F6F6F6F6F6F6F6F6F6F6F6F6F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2",
      INIT_07 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_08 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_09 => X"D6DAFAFAFAFAFAFADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2D2D2D2D2",
      INIT_0A => X"B1B1D2D6D6D6D6D6D6D6D6D6D6DADADADADADADADADADAFAFADADADAD6D6D6D6",
      INIT_0B => X"888888888888848464646464648488888889898989898989898D8D8DB1B1B1B1",
      INIT_0C => X"2020202020202020202020202020202020404040404044648889898989898989",
      INIT_0D => X"DADADADAD6D6D6D6B2B28D8D6969696969696944444444444444444444444440",
      INIT_0E => X"FBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBDBDBDBDBDBDBDADA",
      INIT_0F => X"FAFAFAFAFAFAFADADADADADADAFAFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFB",
      INIT_10 => X"D6D6F6F6F6D6D6F6F6F6F6F6F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_11 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6D6D6",
      INIT_12 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F2F2F2F2F2F6F6F6F6F6F6F6",
      INIT_13 => X"D6D6D2D2D2D2D2F6F6F6F6F6F2F2F2F2F2F2F2F2F2F2F2F6F6F6F6F6F6F6F6F6",
      INIT_14 => X"D2D2D2D6D6D2D2D2D2D2D2D6D6D6D6D6D6D6D6D6D6D6D6D2D2D2D6D6D6D6D6D6",
      INIT_15 => X"D6D6D2D2D2D2D2D2D2D2D2B2B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1D1D1D2D2",
      INIT_16 => X"DAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_17 => X"6D6D6D6D6D8D8D8D8D8D8D8D9192B2B2B2B6B6D6D6D6D6D6DADAD6D6D6D6DADA",
      INIT_18 => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_19 => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D69696969696D6D6D",
      INIT_1A => X"B1B1B1B1B1B2B1B1B1B1B1B1B1B191918D8D8D8D8D8D8D8D6D6D8D8D6D6D6D6D",
      INIT_1B => X"D6D6DADADADAD6D6D6D6D6D6D6D6D6D6B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1",
      INIT_1C => X"D5D5D6D6D6D6D6D5D5D5D5D5D5D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_1D => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D5D5D1D1D1D5D6D6D6D6D5D5D5D5D5D5",
      INIT_1E => X"D2D2D2D2D1D1D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D6D6D6D6D6D6D6D6D6D6D6",
      INIT_1F => X"F6F6F6F6F6F6F6F6F6F6F6F6F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2D2D2",
      INIT_20 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_21 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2D2D6D6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_22 => X"FAFAFAFAFAFAFAFAFAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2D2D2D2D2",
      INIT_23 => X"B1B2D2D6D6D6D6D6D6D6D6D6D6DADADADADADADADADADADAFADADADADAFAFAFA",
      INIT_24 => X"888888888884848464646464646484888888888989898989898D8DADB1B1B1B1",
      INIT_25 => X"40404040202020202040404040404040404040404040446468898D8989898988",
      INIT_26 => X"DADADADAD6D6D6D6B6B2918D6969696969696944444444444444444444444444",
      INIT_27 => X"FBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBDBDBDBDBDBDBDBDADA",
      INIT_28 => X"FAFAFAFAFAFAFADAFAFAFAFAFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFFFB",
      INIT_29 => X"D6D6D6D6D6D6D6F6F6F6F6F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6FA",
      INIT_2A => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6D6",
      INIT_2B => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F2F2F2F2F6F6F6F6F6F6",
      INIT_2C => X"D2D2D2D2D2D2D2D6F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F6F6F6F6F6F6F6",
      INIT_2D => X"D2D2D2D2D2D2D2D2D2D2D6D6D6D6D6D6D6D6D6D6D6D6D2D2D2D2D2D2D2D2D2D2",
      INIT_2E => X"D6D6D6D2D2D2D2D2D2D2D2B2B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1D1D1D1D2",
      INIT_2F => X"DAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_30 => X"6D6D6D6D6D8D8D8D8D8D8D8D9192B2B2B2B6B6D6D6D6D6DADADAD6D6D6D6DADA",
      INIT_31 => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_32 => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D69696969696D6D6D",
      INIT_33 => X"9191919191B19191B1B1B1B1B1B1B1B1B19191918D8D8D8D8D6D6D6D6D6D6D6D",
      INIT_34 => X"D6D6DADADAD6D6D6D6D6D6D6D6D6D6B1B1B1B1B1B1B1B1B1B1B1B19191919191",
      INIT_35 => X"D5D5D5D6D6D6D6D6D6D5D5D5D5D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_36 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D5D5D1D1D1D1D1D5D6D6D6D6D5D5D5D5D5",
      INIT_37 => X"D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D6D6D6D6D6D6D6D6D6D6",
      INIT_38 => X"F6F6F6F6F6F6F6F6F6F6F6F6F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2D2D2D2D2D2",
      INIT_39 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_3A => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2D2D6D6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_3B => X"FAFAFAFAFAFAFAFAFAFAFAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_3C => X"B1D2D6D6D6D6D6D6D6D6D6D6DADADADADADADADADADADADADADAFAFAFAFAFAFA",
      INIT_3D => X"8888888884646464646464646484848888888888898989898D8D8DB1B1B1B1B1",
      INIT_3E => X"4444444444444444444444444444444444444444444464646889898989898888",
      INIT_3F => X"DADADADAD6D6D6D6D6B2B28D8D8D696969696969444444444444444464686444",
      INIT_40 => X"FBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBDBDBDBDADADADADADAD6",
      INIT_41 => X"FAFAFAFAFAFAFAFAFAFAFAFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFFFB",
      INIT_42 => X"D6D6D6D6D6D6D6D6F6F6F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6FA",
      INIT_43 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_44 => X"F2F2F2F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F2F6F6F6F6F6F6F6",
      INIT_45 => X"D2D2D2D2D2D2D2D2F2F2F2F2F2F2D2D2D2D2D2D2D2F2F2F2F2F2F2F2F2F2F2F2",
      INIT_46 => X"D1D1D1D2D2D2D2D2D2D2D6D6D6D6D6D6D6D6D6D6D6D2D2D2D2D2D2D2D2D2D2D2",
      INIT_47 => X"D6D6D6D2D2D2D2D2D2D2B2B2B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1D1",
      INIT_48 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_49 => X"6D6D6D6D6D8D8D8D8D8D8D8D8D9192B2B2B2B2D6D6D6D6D6D6D6D6D6D6D6DADA",
      INIT_4A => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_4B => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6969696969696D6D6D",
      INIT_4C => X"919191919191918D9191B1B1B1B1B1B1B1B1B19191918D8D8D6D6D6D6D6D6D6D",
      INIT_4D => X"DADADADADAD6D6D6D6D6D6D6D6D6B6B1B1B1B1B1B1B1B1B1B19191918D8D9191",
      INIT_4E => X"D5D5D5D5D5D6D6D6D6D5D5D5D5D5D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_4F => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D5D5D1D1D1D1D1D5D6D6D6D6D6D5D5D5D5",
      INIT_50 => X"D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D6D6D6D6D6D6D6D6D6",
      INIT_51 => X"F6F6F6F6F6F6F6F6F6F6F6F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2D2D2D2D2D2D2",
      INIT_52 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_53 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2D2D6D6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_54 => X"FAFAFAFAFAFAFAFAFAFAFAFAF6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_55 => X"B2D6D6D6D6D6D6D6D6D6D6DADADADADADADADADADADADADADAFAFAFAFAFAFAFA",
      INIT_56 => X"8888888464646464646464646484848888888888888888898D8DADB1B1B1B1B1",
      INIT_57 => X"6868686444444444444464646464644444646464646464646889898989888888",
      INIT_58 => X"D6D6DADAD6D6D6D6D6D6B2B2B18D8D8D8D8D6969696868646868686869696868",
      INIT_59 => X"FBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBDBDBDADADADADAD6D6",
      INIT_5A => X"FAFAFAFAFAFAFAFAFAFAFBFBFBFBFBFBFBFBFFFFFBFBFBFBFBFBFBFBFBFBFBFB",
      INIT_5B => X"D6D6D6D6D6D6D6D6F6F6F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6FA",
      INIT_5C => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_5D => X"F2F2F2F2F2F2F2F2F6F6F6F6F6F2F2F2F2F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_5E => X"D2D2D2D2D2D2D2F2F2F2F2F2F2F2D2D2D2D2D2D2D2F2F2F2F2F2F2F2F2F2F2F2",
      INIT_5F => X"B1B1B1B1B1B1D1D1D2D2D2D6D6D6D6D6D6D6D6D6D2D2D2D2D2D2D6D6D2D2D2D2",
      INIT_60 => X"D6D6D6D2D2D2D2D2D2B2B2B2B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1",
      INIT_61 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_62 => X"6D6D6D6D6D6D6D8D8D8D8D8D8D8D91B2B2B2B2D6D6D6D6D6D6D6D6D6D6D6DADA",
      INIT_63 => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_64 => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D696D6969696969696D6D6D6D",
      INIT_65 => X"919191918D8D8D8D8D8D9191B1B1B1B1B1B1B1919191918D8D8D6D6D6D6D6D6D",
      INIT_66 => X"DADADADAD6D6D6D6D6D6D6D6D6D6B5B1B1B1B1B19191919191918D8D8D8D8D8D",
      INIT_67 => X"B1B1B1D5D5D5D5D6D5D5D5D5D5D5D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_68 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D5D5D5D1D1D5D5D6D6D6D6D5D5D5D1B1",
      INIT_69 => X"D2D2F2F2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D6D6D6D6D6D6D6D6D6",
      INIT_6A => X"F6F6F6F6F6F6F6F6F6F6F6F2F2F2F2F2F2F2F2F2F2F2F2F2F2D2D2D2D2D2D2D2",
      INIT_6B => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_6C => X"D6D6D6D6F6F6F6F6F6F6F6F6F6F6D6D6D6D6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_6D => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6D6D6D6F6F6F6F6F6D6D6D6D6D6D6F6F6",
      INIT_6E => X"B2D6D6D6D6FAD6D6D6D6D6DADADADADADADADADADADADADADAFAFAFAFAFAFAFA",
      INIT_6F => X"848488846464646464646464646464848488888888888888898D8DB1B1B1B1B1",
      INIT_70 => X"6969696868686464686868686868646464646464646464686888898988888884",
      INIT_71 => X"D6D6D6DADAD6D6D6D6D6D6B6B2B2B18D8D8D8D8D8D8D696969898D8D8D8D8D69",
      INIT_72 => X"FBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBDBDBDADADADAD6D6",
      INIT_73 => X"FAFAFAFAFAFBFAFAFAFBFBFBFBFBFBFBFBFBFFFFFBFBFBFBFBFBFBFBFBFBFBFB",
      INIT_74 => X"D6D6D6D6D6D6D6D6F6F6F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6FA",
      INIT_75 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6D6D6D6F6F6F6F6F6F6F6",
      INIT_76 => X"F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_77 => X"D6D2D2D2D2D2D2F2F2F2F2F2F2F2F2D2D2D2D2D2F2F2D2D2D2D2D2D2F2F2F2F2",
      INIT_78 => X"B1B1B1B1B1B1B1D1D1D2D2D2D2D2D2D2D6D6D6D6D2D2D2D2D2D2D6D6D2D2D2D6",
      INIT_79 => X"D6D6D2D2D2D2D2B2B2B2B2B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1",
      INIT_7A => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_7B => X"6D6D6D6D6D6D6D6D6D8D8D8D8D8D9192B2B2B2D6D6D6D6D6D6D6D6D6D6D6D6DA",
      INIT_7C => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_7D => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D696969696969696D6D6D6D6D6D",
      INIT_7E => X"8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D91919191918D8D6D6D6D6D6D",
      INIT_7F => X"DADADAD6D6D6D6D6D6D6D6D6D6B5B1B1B1B1B191918D8D8D918D8D8D8D6D8D8D",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__30_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__30_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => addra(11),
      I1 => addra(12),
      I2 => addra(10),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__30_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(14),
      I2 => addrb(12),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__30_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized58\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized58\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized58\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized58\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__31_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__31_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"B1B1B1B1B1D1D5D5D5D5D5D5D5D5D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_01 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D5D5D5D5D5D5D5D5D6D5D5D1B1B1",
      INIT_02 => X"F2F2F2F2F2D2F2F2F2D2D2D2D2D2D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_03 => X"F6F6F6F6F6F6F6F6F6F6F6F6F2F2F2F2F2F2F2F2F2F2F2F2F2D2D2D2D2D2D2D2",
      INIT_04 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_05 => X"F6D6D6F6F6F6F6F6F6F6F6F6D6D6D6D6D6D6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_06 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6FAFAFAFAFAFAF6F6F6F6F6F6F6",
      INIT_07 => X"D6D6D6D6FAFAD6D6D6D6DADADADADADADADADADADADADADADAFAFAFAFAFAFAFA",
      INIT_08 => X"848488646464646464646464646464648484888888686868888D8DADB1B1B2B6",
      INIT_09 => X"8D8D8D6969686868696989898969686868686864646464646888888888888884",
      INIT_0A => X"D6D6DADADADAD6D6D6D6D6D6D6B2B2B2B2B2B2B2B18D8D8D8D8D8D8D8D8D8D8D",
      INIT_0B => X"FBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBDBDBDADADADAD6",
      INIT_0C => X"FAFAFAFAFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFFFFFBFBFBFBFBFBFBFBFBFBFB",
      INIT_0D => X"D6D6D6D6D6D6D6D6F6F6F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DAFAFA",
      INIT_0E => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6D6D6D6F6F6F6F6F6F6F6",
      INIT_0F => X"F2D2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F6F6F6F6F6F6",
      INIT_10 => X"D6D6D2D2D2D2F2F6F2F2F2F2F2F2F2F2F2F2F2F2F2F2D2D2D2D2D2D2D2D2F2F2",
      INIT_11 => X"B1B1B1B1B1B1B1D1D1D2D2D2D2D2D2D2D6D6D6D6D2D2D6D6D6D6D2D2D2D2D6D6",
      INIT_12 => X"D6D2D2D2D2D2D2B2B2B2B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1D1D1",
      INIT_13 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_14 => X"6D6D6D6D6D6D6D6D8D8D8D8D9191B2B2B2B2D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_15 => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_16 => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D696969696969696D6D6D6D6D6D6D",
      INIT_17 => X"6D6D6D6D6D6D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D919191918D8D6D6D6D6D",
      INIT_18 => X"DADAD6D6D6D6D6D6D6D6D6D6B5B1B1B1B1B1B18D8D8D8D8D8D8D6D6D6D6D6D6D",
      INIT_19 => X"B1B1B1B1B1B1B1B5B5B5B5B5D5D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_1A => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D5D5D5D5D5D5D5D5D5D1B1B1",
      INIT_1B => X"F2F2F6F6F2F2F6F6F2F2F2D2D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6",
      INIT_1C => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F2F2F2F2F2F2F2F2F2F2F2F2F2D2D2D2D2D2F2",
      INIT_1D => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_1E => X"F6F6F6F6F6F6F6F6F6F6F6F6D6D6D6D6D6D6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_1F => X"FAFAFAFAFAFADAD6DAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6",
      INIT_20 => X"D6D6D6D6D6DAD6D6D6D6DADADADADADADADADADADADADADADAFAFAFAFAFAFAFA",
      INIT_21 => X"84848464646464646464646464646464648488888464646868898D8DB1B1B6D6",
      INIT_22 => X"8D8D8D8D8D8D8D8D8D8D8D8D8D8D898989696868686868686888888888888884",
      INIT_23 => X"DADADADADADADAD6D6D6D6D6D6D6D6B6B2B2B2B2B2B2B2B2B2B1B1B1B1B18D8D",
      INIT_24 => X"FBFBFBFBFBFBFBFBFBFBFBFFFFFFFFFBFBFBFBFBFBFBFBFBFBFBFBDBDADADADA",
      INIT_25 => X"FAFAFAFAFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFFFFFBFBFBFBFBFBFBFBFBFBFB",
      INIT_26 => X"D6D6D6D6D6D6D6F6F6F6F6D6D6D6D6D6D6D6D6D6D6D6D6D6F6FAFAFAFAFAFAFA",
      INIT_27 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F2F6F6F6D6D6D6F6F6F6F6F6F6F6",
      INIT_28 => X"D2D2D2D2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2",
      INIT_29 => X"D6D6D2D2D2D2F2F6F2F2F2F2F2F2F2F2F2F2F2F2F2F2D2D2D1D1D1D2D2D2D2F2",
      INIT_2A => X"D2D1B1D1D1D1D1D1D2D2D2D2D2D2D2D2D6D6D6D6D6D6D6D6D6D6D2D2D2D6D6D6",
      INIT_2B => X"D2D2D2D2D2B2B2B2B2B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1D1D1D2D2D2",
      INIT_2C => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_2D => X"6D6D6D6D6D8D8D8D8D8D9191B2B2B2B2B6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_2E => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D696D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_2F => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D696969696969696D6D6D6D6D6D6D",
      INIT_30 => X"6D6D6D6D6D6D6D6D6D8D8D8D6D6D6D696969696D8D8D8D8D8D8D8D8D8D8D6D6D",
      INIT_31 => X"DAD6D6D6D6D6D6D6D6D6D6B5B5B1B1B1B1B18D8D8D8D8D8D8D6D6D696969696D",
      INIT_32 => X"B1B1B1B1B1B5B1B1B1B5B5D5D5D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DA",
      INIT_33 => X"F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D5D5D5D5D5D1B1",
      INIT_34 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6D6D6D6D6D6D6D6D6D6D6D6D6F6F6F6",
      INIT_35 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F6",
      INIT_36 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_37 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6D6D6D6F6F6F6F6D6D6F6F6F6F6F6F6F6F6F6",
      INIT_38 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6",
      INIT_39 => X"D6D6D6D6D6D6D6D6D6D6DADADADADADADADADADADADADADADAFAFAFAFAFAFAFA",
      INIT_3A => X"84846464646464646464646464646464646484846464646868898D8DB1B1B6D6",
      INIT_3B => X"9191919191918DADB1B1B1B1B1ADAD8D8D8D8989896868688888888888646464",
      INIT_3C => X"DADADADADADADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6B6B2B2B2B2B2B2B1B1B1B1",
      INIT_3D => X"FBFBFBFBFBFBFBFBFBFFFFFFFFFFFFFFFBFBDBFBFBFBFBFBFBFBFBFBFBDADADA",
      INIT_3E => X"FAFAFAFAFBFBFBFBFBFBFBFBFBFBFBFBFBFBFFFFFFFFFBFBFBFBFBFBFBFBFBFB",
      INIT_3F => X"D6D6D6D6D6D6D6F6F6F6F6F6F6F6F6D6D6D6D6D6D6D6F6F6FAFAFAFAFAFAFAFA",
      INIT_40 => X"D2D2D2D2D6D6D6F6F2F6F6F6F2F2F2D2D2D2D2D2F6D6F6F6F6F6F6F6F6F6F6D6",
      INIT_41 => X"F2F2F2D2D2F2F2D2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2D2D2D2",
      INIT_42 => X"D6D6D2D2D2D2D2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2D2D2D2D2D2D2D2D2D2D2",
      INIT_43 => X"D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D6D6D6D6D2D2D2D6D6D6D2D2D2D6D6D6",
      INIT_44 => X"D2D2D2D2D2D2B2B2B2B1B1B1B1B1B1ADADADADB1B1B1B1B1B1B1D1D2D2D2D2D2",
      INIT_45 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_46 => X"6D6D6D6D8D8D8D8D8D9191B2B2B2B2B2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_47 => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D696D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_48 => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6969696969696D6D6D6D6D6D6D",
      INIT_49 => X"696969696D6D696969696969696969696969696969696D6D6D8D8D8D8D8D8D8D",
      INIT_4A => X"D6D6D6D6D6D6D6D6D6D6D6B5B5B1B1B1B18D8D8D8D8D8D8D6D6D696968686969",
      INIT_4B => X"D5D5D5D5D5D5B5B1B1B5D5D5D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADA",
      INIT_4C => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D5D5D5D5D5D5",
      INIT_4D => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6D6D6D6D6D6D6D6D6D6F6F6F6F6",
      INIT_4E => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F2F2F2F2F2F2F6F6F6F6F6F6F2F2F2F6F6F6",
      INIT_4F => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_50 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6D6F6F6F6F6F6F6F6F6F6F6",
      INIT_51 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_52 => X"D6D6D6D6D6D6D6D6D6D6DADADADADADADADADAFAFADADADADAFAFAFAFAFAFAFA",
      INIT_53 => X"646464646464646464646464646464646464646464646468888D8D8DB1B1B6D6",
      INIT_54 => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1ADAD8D8D8D89898888888888888864646464",
      INIT_55 => X"DADADADADADADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6B6B6B6B6B2B2B2B2B2B2B1",
      INIT_56 => X"FBFBFBFBFBFBFBFBFFFFFFFFFFFFFFFFFBFBDBDBFBFBFBFBFBFBFBFBFBFBDADA",
      INIT_57 => X"FAFAFAFAFBFBFBFBFBFBFBFBFBFBFBFBFBFFFFFFFFFFFBFBFBFBFBFBFBFBFBFB",
      INIT_58 => X"D6D6D6D6D6D6F6F6F6F6F6F6F6F6F6D6D6D6D6D6F6F6F6FAFAFAFAFAFAFAFAFA",
      INIT_59 => X"D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2F6F6F6F6F6F6F6F6D6D6",
      INIT_5A => X"D2F2F2D2D2D2D2D2D2D2D2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2D2D2D2D2D2",
      INIT_5B => X"D6D2D2D2D2D2D2D2D2F2F2F2F2F2F2F2F2F2F2F2F2F2F2D2D2D2D2D2D2D2D2D2",
      INIT_5C => X"D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D6D6D6D2D2D2D2D2D6D2D2D2D2D2D6D6",
      INIT_5D => X"D2D2D2D2D2D2D2D2B2B1B1B1B1B1ADADADADADADB1B1B1B1B1B1B1D1D2D2D2D2",
      INIT_5E => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2D2",
      INIT_5F => X"6D6D6D6D8D8D8D8D8D919192B2B2B2B2B6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_60 => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D696D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_61 => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D69696969696D6D6D6D6D6D6D6D",
      INIT_62 => X"696969696969696969696969696969696969696949696969696D6D6D6D6D6D6D",
      INIT_63 => X"D6D6D6D6D6D6D6D6D6D6D6B5B5B1B1B1918D8D8D8D8D8D6D6D6D696969696969",
      INIT_64 => X"D6D5D5D5D5D5D5B1B5D5D5D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADADA",
      INIT_65 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_66 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6D6D6D6D6D6D6D6D6F6F6F6F6",
      INIT_67 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F2F2F2F2F6F6F6F6F6F6F6F2F6F6F6F6F6",
      INIT_68 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_69 => X"FAF6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_6A => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6F6F6F6F6F6FAFAFAFA",
      INIT_6B => X"D6D6D6D6D6D6D6D6D6D6DADADADADADADAFAFAFAFAFAFADADAFAFAFAFAFAFAFA",
      INIT_6C => X"646464646464646464646464646464646464646464646868898D8DB1B1B1B2D6",
      INIT_6D => X"B6B6D6D6D6B6B2B2B2B1B1B1B1B1AD8D8D8D8D89898988888888888864646464",
      INIT_6E => X"DADADADADADADAD6D6D6D6D6D6D6D6D6D6D6D6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_6F => X"FBFBFBFBFBFBFBFFFFFFFFFFFFFFFFFFFBFBDBDBDBFBFBFBFBFBFBFBFBFBFBFB",
      INIT_70 => X"FAFAFAFBFBFBFBFBFBFBFBFBFBFBFBFBFBFFFFFFFFFFFFFBFBFBFBFBFBFBFBFB",
      INIT_71 => X"D6F6F6F6F6F6F6F6F6F6F6F6F6D6D6D6D6D6D6F6F6F6FAFAFAFAFAFAFAFAFAFA",
      INIT_72 => X"D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2F6F6F6F6F6F6F6D6D6D6",
      INIT_73 => X"D2D2D2D2D2D2D2D2D2D2D2D2D2D2F2F2F2F2F2F2F2F2F2F2F2F2D2D2D2D2D2D2",
      INIT_74 => X"D6D2D2D2D2D2D2D2D2D2D2D2F2F2F2F2F2F2F2D2D2F2F2F2F2F2D2D2D2D2D2D2",
      INIT_75 => X"D2D2D2D2D2D6D6D6D2D2D2D2D2D2D2D2D6D6D2D2D2D2D2D2D2D2D2D2D2D2D2D6",
      INIT_76 => X"D2D2D2D2D2D2D2D2B2B2B1B1B1ADADADADADADADADB1B1B1B1B1B1D1D1D2D2D2",
      INIT_77 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2D2D2",
      INIT_78 => X"6D6D6D6D6D8D8D8D8D8D91919191B2B2B2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_79 => X"6D6D6D6D6D6D6D6D6D6D6D696D6D6D6D6D6D69696D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_7A => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D696969696D6D6D6D6D6D6D6D6D",
      INIT_7B => X"686969696D6D6969696969696969696969494949494948494969696D6D6D6D6D",
      INIT_7C => X"DAD6D6D6D6D6D6D6D6D6D6B5B1B1B1B1918D8D8D8D8D8D8D8D6D6D6969696868",
      INIT_7D => X"D6D6D6D6D6D6D5D5D5D5D5D6D6D6D6D6D6D6D6D6D6D6D6DADADADADADADADADA",
      INIT_7E => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_7F => X"F6F6F6F6F6F6F6F6F6F6F6D6D6F6F6F6F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__31_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__31_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => addra(11),
      I1 => addra(12),
      I2 => addra(10),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__31_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(14),
      I2 => addrb(12),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__31_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized59\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized59\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized59\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized59\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__56_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__56_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_01 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_02 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_03 => X"FADADADAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6D6D6D6D6D6D6D6D6D6F6F6F6",
      INIT_04 => X"D6D6D6D6D6D6D6D6D6D6DADADADADADADADADAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_05 => X"6464646464646464646464646464646464646464646868898D8DADB1B1B2D6D6",
      INIT_06 => X"D6D6D6D6D6D6B6B2B2B2B1B1B1B1B1B1B1ADAD8D8D8D89898988886864646464",
      INIT_07 => X"DADADADADADADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6B6B6B6D6D6D6D6D6D6D6D6",
      INIT_08 => X"FBFBFBFBFBFBFBFBFFFFFFFFFFFFFFFBFBFBDBDBDBDBFBFBFBFBFBFBFBFBFBDA",
      INIT_09 => X"FAFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFFFFFFFBFBFBFBFBFBFBFBFBFB",
      INIT_0A => X"D6D6F6F6F6F6F6F6F6F6F6F6F6D6F6F6F6F6F6F6FAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_0B => X"D1D1D2D2D2D2D2D2D2D2D2D2F2D2D2D1D1D2D2D2D2F2F2F6F6F6F6F6F6F6F6F6",
      INIT_0C => X"F2F2F2D2D2D2D2D2D2D2D2D2D2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2D2D2",
      INIT_0D => X"D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2F2F2F2F2F2F2F2F2F2F2",
      INIT_0E => X"D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D6D6D6D2D2D2D2D2D2D2D2D2D2D2D2D2D2",
      INIT_0F => X"D6D6D6D6D6D2D2D2B2B2B1B1B1ADADADADADADADB1B1B1B1B1B1B1B1D1D2D2D2",
      INIT_10 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2D2D2",
      INIT_11 => X"6D6D6D6D6D6D8D8D8D8D8D8D91B2B2B2B6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_12 => X"6D6D6D6D6D6D6D6D6D6D6D696D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_13 => X"6D6D6D6D6D6D6969696969696D6D6D6D6D6D6D6D69696D6D6D6D6D6D6D6D6D6D",
      INIT_14 => X"696969696D6D6D69696969696969696969494949494848484949696969696969",
      INIT_15 => X"DADAD6D6D6D6D6D6D6D6D6B5B1B1B1B18D8D8D8D8D6D6D6D6D6D6D6969696968",
      INIT_16 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADAD6D6DADADAFAFAFAFAFAFAFAFA",
      INIT_17 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_18 => X"F6F6F6F6F6F6F6F6F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_19 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_1A => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_1B => X"D6D6F6F6F6F6F6F6D6D6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_1C => X"DADADADADAFAFAFAFAFAFAFAFAFAFAFAF6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_1D => X"D6D6D6D6D6D6D6D6D6D6D6D6DADADADADADADADADAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_1E => X"646464646464646464646464646464646464646464686889898D8DB1B2D6D6D6",
      INIT_1F => X"D6D6D6D6D6D6D6B6B2B2B2B2B2B2B2B1B1B1B1AD8D8D8D898989886864646464",
      INIT_20 => X"DADADADADADADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_21 => X"FBFBFBFBFBFBFBFBFBFFFFFFFFFFFBFBFBFBFBDBDBDBFBFBFBFBFBFBFBDBDBDA",
      INIT_22 => X"FBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFFFFFBFBFFFFFFFBFBFBFBFBFBFBFBFBFB",
      INIT_23 => X"D6D6D6D6D6F6F6F6F6F6F6F6F6D6F6F6F6F6F6F6FAFAFAFAFAFAFAFAFAFAFAFB",
      INIT_24 => X"D1D1D2D2D2D2D2D2D2D2D2F2F2D2D2D1D1D2F2D2D2F2F2F6F6F6F6F6F6F6F6F6",
      INIT_25 => X"F2F2F2D2D2F2D2D2D2D2D2D2D2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2D1",
      INIT_26 => X"D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2F2F2F2F2F2F2F2F2F2F2",
      INIT_27 => X"D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D6D6D2D2D2D2D1D2D2D2D2D2D2D2D2D2D2",
      INIT_28 => X"D6D6D6D6D6D2D2D2D2B2B2B1B1ADADADADADADADB1B1B1B1B1B1B1B1D1D1D2D2",
      INIT_29 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2D2D2D2",
      INIT_2A => X"6D6D6D6D6D6D6D6D6D8D8D8D91B2B2B6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_2B => X"6D6D696D6D6D6D6D6D6D6D69696D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_2C => X"6D6D6D6D6D696969696969696D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_2D => X"6969696969696969696969696969696969694949484448484969696949494949",
      INIT_2E => X"FADADADAD6D6D6D6D6D6D6D6B5B1B1B18D8D8D6D6D6969696969696969696969",
      INIT_2F => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADADADADAFAFAFAFAFAFAFAFAFA",
      INIT_30 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_31 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6D6D6D6D6D6D6D6D6D6D6D6F6F6F6D6",
      INIT_32 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_33 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_34 => X"D6D6D6D6D6D6D6D6D6D6D6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_35 => X"DADADADADADAFAFAFAFAFAFAFAFAFAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D5D5D6",
      INIT_36 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6DADADADADADADADADADAFAFAFAFAFAFAFADADA",
      INIT_37 => X"686864646464646464646464646464646464646468686869898D8DB1B1D6D6D6",
      INIT_38 => X"D6D6D6D6D6D6D6B6B6B2B2B2B2B2B2B2B1B1B1B1AD8D8D8D8D89886868646464",
      INIT_39 => X"DADADADADADADADADADADADADADADADADADADAD6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_3A => X"FBFBFBFBFBFFFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBDBDBDADA",
      INIT_3B => X"FBFBFBFBFBFBFBFBFBFBFBFBFBFBFFFFFFFFFBFBFFFBFBFBFBFBFBFBFBFBFBFB",
      INIT_3C => X"D6D6D6D6D6D6D6D6F6F6F6F6D6D6F6F6F6F6F6F6FAFAFAFAFAFAFAFAFAFAFAFB",
      INIT_3D => X"F1F2F2F2F2F2F2D2D2D2D2F2F2F2D2D2D2D2F2F2F2F2F2F2F2F2F2F6F6F6F6D6",
      INIT_3E => X"D2D2D2D2D2F2F2D2F2D2D2D2D2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F1",
      INIT_3F => X"D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D1D1D1D2D2D2D2F2F2F2F2F2D2D2D2D2",
      INIT_40 => X"D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D1D1D2D2D2D2D2D2D2D2D2D2",
      INIT_41 => X"D6D6D6D6D2D2D2D2B2B2B2B1B1B1ADADADADADB1B1B1B1B1B1B1B1B1D1D1D1D2",
      INIT_42 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2D2D2D2",
      INIT_43 => X"69696D6D6D6D6D6D6D8D8D9192B2B6B6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_44 => X"6D6D6D6D6D6D6D6D6D6D6D696D6D6D6D6D6D6D6D6D6D6D6D6969696D6D6D6D6D",
      INIT_45 => X"6D6D6D6969696969696969696D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_46 => X"6969696969696969694949494969696D69696949494949494949694949494949",
      INIT_47 => X"FAFADADADADADADADADAD6D6D6D6B6B1B1918D8D8D6D6D6D6969696969696969",
      INIT_48 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DAD6D6DADADADADADADAFAFAFAFA",
      INIT_49 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_4A => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6D6D6D6D6D6D6D6F6F6F6F6F6F6F6",
      INIT_4B => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_4C => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_4D => X"D1D1D1D6D6D6D6D6D6D6D6D6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_4E => X"DADADADADADADADADADADADADADAD6D6D6D6D6D6D6D6D6D6D6D5D5D5D5D1D1D1",
      INIT_4F => X"D6D6D6D6D6D6D6D6D6D6D6D6D6DADADADADADADADADADADADADADADADADADADA",
      INIT_50 => X"6868646464646464646464646464646464646464686868898D8D8DB1B1D6D6D6",
      INIT_51 => X"D6D6D6D6D6D6D6D6B6B6B6D6D6D6B2B2B2B1B1B1B1AD8D8D8D8D898868646468",
      INIT_52 => X"DAD6DADADADADADADADADADADADADADADADADADADAD6D6D6D6D6D6DADADAD6D6",
      INIT_53 => X"FBFBFBFBFFFFFFFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBDBDBDADADA",
      INIT_54 => X"FBFBFBFBFBFBFBFBFBFBFBFBFBFBFFFFFFFFFFFFFFFBFBFBFBFBFBFBFBFBFBFB",
      INIT_55 => X"D6D6D6D6D6D6D6D6F6F6F6D6D6D6D6F6F6F6F6F6FAFAFAFAFAFAFAFAFAFAFBFB",
      INIT_56 => X"F2F2F2F2F2F2F2D2D2D2F2F2F2F2F2F2F2F2F2F2F2F2F2D2D2F2F6F6F6F6D6D6",
      INIT_57 => X"D2D2D2D2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2",
      INIT_58 => X"D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D1D1D1D2D2D2D2D2F2F2F2D2D2D2D2D1",
      INIT_59 => X"D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D1D1D2D2D2D2D2D2D2D2D2D2",
      INIT_5A => X"D2D6D6D2D2D2D2B2B2B2B2B2B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1D1D1D1",
      INIT_5B => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2D2D2D2",
      INIT_5C => X"6969696D6D6D6D6D8D8D91B2B2B6B6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_5D => X"6D6D6D6D6D6D6D6D6D6D6D696D6D6D6D6D6D6D69696D6D6D69696969696D6969",
      INIT_5E => X"6D6D6D6D6D6969696D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_5F => X"4848696969696969494949494949696D6D696969696969494949494949494949",
      INIT_60 => X"FAFAFAFADADADADADADADAD6D6D6D6D6D6B6B1918D8D8D8D8D8D6D6D69694848",
      INIT_61 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADAFAFA",
      INIT_62 => X"F6F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_63 => X"F6F6F6F6F6F6F6F6D6D6D6D6D6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_64 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_65 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_66 => X"B1B1B1D1D1D1D1D1D2D6D6D6D6D6F6F6D6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_67 => X"FAFAFADADADAD6D6D6D6D6D6D6D6D6D6D6D6D5D5D5D5D5D5B1B1B1B1B1B1B1B1",
      INIT_68 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADADADADADADADADADADA",
      INIT_69 => X"6868646464646464646464646464646464646464686889898D8DADB1B1B2D6D6",
      INIT_6A => X"D6B6B6D6D6D6D6D6D6D6D6D6D6D6D6B2B2B2B1B1B1ADADADAD8D8D8968686868",
      INIT_6B => X"D6D6D6DADADADADADADADADADADADADADADADADADADAD6D6D6D6D6DADADAD6D6",
      INIT_6C => X"FBFBFBFFFFFFFFFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBDBDBDBDBDBDADADADA",
      INIT_6D => X"FBFBFBFBFBFBFBFBFBFBFBFBFBFBFFFFFFFFFFFFFBFBFBFBFBFBFBFBFBFBFBFB",
      INIT_6E => X"D6D6D6D6D6D6D6D6D6F6F6D6D6D6D6D6D6D6D6F6FAFAFAFAFAFAFAFAFAFAFBFB",
      INIT_6F => X"F2F2F2F2F2F2D2D2D2D2F2F2F2F2F2F6F6F6F2F6F6F2F2D2D2F2F6F6F6F6D6D6",
      INIT_70 => X"D1D1D2D2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2",
      INIT_71 => X"D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D1D1D1D1D1D2D2D2D2D2D2D2D2D2D1D1D1",
      INIT_72 => X"D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D1D1D1D1D2D2D2D2D2D2D2D2D2",
      INIT_73 => X"D2D2D2D2D2D2D2B2B2B2B2B2B2B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1",
      INIT_74 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2D2D2D2",
      INIT_75 => X"6969696D6D6D8D8D9192B2B2B6B6B6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_76 => X"6D6D6D6D6D6D6D6D6D6D6D696D6D6D6D6D6D6969696D6D696969696969696969",
      INIT_77 => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_78 => X"4848484969696969694949494949696969694969696D69694949494949494949",
      INIT_79 => X"DADAFAFAFAFAFAFAFAFADADAD6D6D6DADAD6D6B2B1B1B1B1B2918D8D6D694848",
      INIT_7A => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADA",
      INIT_7B => X"F6F6F6F6F6F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_7C => X"F6F6F6D6D6D6D6D6D6D6D6D6D6D6D6F6D6D6D6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_7D => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_7E => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_7F => X"B1B1B1B1B1B1B1B1D1D1D6D6D6D6D6D6D6D6D6D6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__56_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__56_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__56\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => addra(11),
      I1 => addra(12),
      I2 => addra(10),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__56_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__56\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(14),
      I2 => addrb(12),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__56_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized6\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized6\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized6\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized6\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__14_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__14_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"D6D6D6D6D6D6D2D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2D2",
      INIT_01 => X"D2D2D2D6D6D6D6D6D6D6D6D6D6D2D2D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_02 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2D2D2D2D2D2D2D2D6D6D2D2D2D2D2D2D2D2D2D2",
      INIT_03 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2D2D2",
      INIT_04 => X"DADADADADADADAFADADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADADADAD6",
      INIT_05 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFADADADADADADADAFAFAFAFAFAFADADA",
      INIT_06 => X"D6D6D6D6D6DADADADAD6D6D6D6D6D6D6D6D6D6FAFAFADADADADAFAFAFADAD6D6",
      INIT_07 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_08 => X"D5D5D5D5D5D5B5B5B5B5B5B5B5B5D5D5D5D5D5D5D5D5D6D6D6D6D6D6D6D6D6D6",
      INIT_09 => X"F6F6F6F6F6F6F6F6F6F6FAFAFAFAFAFAFAFAFAFAFAD6D6D6D6D6D6D6D6D6D6D5",
      INIT_0A => X"F6F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2D1D1D2D6D6",
      INIT_0B => X"FAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6F6F6F6F6D6D6D6D6D6D6D6D6D6D6F6",
      INIT_0C => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_0D => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_0E => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_0F => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_10 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_11 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_12 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_13 => X"DADADAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_14 => X"FAFAFAFAFAFAFAD6FAFAFAFAFAFAFAFAFAFAFAFAFADAD6D6D6DADAFAFADADAD6",
      INIT_15 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_16 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_17 => X"FAFAFAFAFAFAFAFAFADAD6D6D6D6D6D6D5B5B5B5B5B5D5D5D5D5D6D6D6D6D6D6",
      INIT_18 => X"D6D6D6D6D2D2D2D2D2D2D2D6D6D6D2D2D2D2D2D2D2D2D2D6D6D6D6D6D6D6D6D6",
      INIT_19 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_1A => X"D2D2D2D2D6D6D6D2D2D6D6D6D6D2D2D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_1B => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2D2D2D2D6D6D2D2D2D2D2D2D2D2D2D2",
      INIT_1C => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_1D => X"DADADADADADADAFADADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADADADADA",
      INIT_1E => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFADADADADADADADAFAFADADADADADADA",
      INIT_1F => X"D6D6DADADADADADADADADADAD6D6D6D6D6D6D6FAFADADAD6DADAFAFAFAFADADA",
      INIT_20 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_21 => X"D5D5D5D5B5B5B5B5B5B5B5B5D5D5D5D5D5D5D5D5D5D5D6D6D6D6D6D6D6D6D6D6",
      INIT_22 => X"D6F6F6F6F6F6F6F6F6F6F6FAFAFAFAFAFAFAFAFAFADAD6D6D6D6D5D5D5D5D5D5",
      INIT_23 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D1D1D1D1D1D5D1D1D1D1D1D1D2D6",
      INIT_24 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6F6F6F6D6D6D6D6D5D6D6D6D6D6D6D6",
      INIT_25 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_26 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_27 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_28 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_29 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_2A => X"FAFAF6F6F6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_2B => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_2C => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_2D => X"FAFAFAFAFAFAFAD6DAFAFAFAFAFAFAFAFAFAFAFAFAD6D6D6D6D6DAFAFAFADADA",
      INIT_2E => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADAD6DAFAFADADADAFA",
      INIT_2F => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_30 => X"F6FAFAFAFAFAFAFAFAFADAD6D6D6D6D6D5D5B5B5B5D5D5D5D6D6D6D6D6D6D6D6",
      INIT_31 => X"D6D6D6D6D6D2D2D2D2D2D2D6D6D6D2D2D2D2D2D2D2D2D2D2D6D6D6D6D6D6D6D6",
      INIT_32 => X"D7D7D6D6D6D6D6D6D6D6D7F7D7D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_33 => X"D2D2D2D2D2D2D2D2D2D2D2D6D6D2D2D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_34 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2D2D2D2D6D6D2D2D2D2D2D2D2D2D2D2",
      INIT_35 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2D2B2B2B2B2B2B2B2B2B2B2AEB2B2B2B2B2",
      INIT_36 => X"DAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADAD6D6D6",
      INIT_37 => X"FAFAFADADADAFAFAFAFAFAFAFAFAFAFADADADADADAFAFAFAFAFAFAFAFADADADA",
      INIT_38 => X"D6D6DADADADADADAFAFADADADAD6D6D6D6D6D6D6DADADADADAFAFAFAFADADADA",
      INIT_39 => X"D6D6D6D6D6D6D6D5D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_3A => X"D5D5B5B5B5B5B5B5B5B5B5B5D5D5D5D5D5D5D5D5D5D6D6D6D6D6D6D6D6D6D6D6",
      INIT_3B => X"D6D6F6F6F6F6F6F6F6F6F6F6FAFAFAFAFAFAFAFAFAD6D6D6D6D6D5D5D5D5D5D5",
      INIT_3C => X"D6D6D6D6D6D6D6D6D6D6D6F6F6D6D6D6D6D6D5D1D1D1D1D1D1D1D1D1D1D1D1D6",
      INIT_3D => X"FAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6F6F6F6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_3E => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_3F => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_40 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_41 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_42 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_43 => X"FAF6F6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_44 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_45 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_46 => X"FAFAFAFAFAFAFAD6DAFAFAFAFAFAFAFAFAFAFAFAFADAD6D6D6DAFAFAFAFAFAFA",
      INIT_47 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DAFAFAFAFAFAFAFAFAFAFA",
      INIT_48 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_49 => X"D6D6D6FAFAFAFAFAFAFAFADAD6D6D6D6D6D6D5D5D5B5D5D5D5D6D6D6D6D6D6D6",
      INIT_4A => X"D6D6D6D6D6D6D6D6D6D6D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D6D6D6D6D6D6D6",
      INIT_4B => X"D7D7D7D7D6D6D6D6D6D7D7F7F7D7D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_4C => X"D2D2D2D2D2D2D2D2D2D2D2D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D7",
      INIT_4D => X"B2B2B2B2B2B2D2D2B2B2B2B2B2B2B2B2B2B2D2D2D2D6D2D2D2D2D2D2D2D2D2D2",
      INIT_4E => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2B2B2B2B2B2B2B2B2AEAEAEAEAEB2B2B2B2",
      INIT_4F => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_50 => X"FAFADAD6D6D6DAFAFAFAFAFAFAFAFADADAD6DADAFAFAFAFAFAFAFAFAFADADAD6",
      INIT_51 => X"D6D6D6DADADADADAFAFADADAD6D6D6D6D6D6D6D6D6D6D6DADAFAFADADADADADA",
      INIT_52 => X"D6D6D6D6D6D6D6D5D6D6D6D6D6DAD6D6D6D6D6D6D6D6D6D6D6D6DAD6D6D6D6D6",
      INIT_53 => X"D5D5B5B5B5B5B5B5B5B5B5B5D5D5D5D5D5D5D5D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_54 => X"D6D6F6F6F6F6F6F6F6F6F6F6FAFAFAFAFAFAFAFAFAD6D6D6D6D5B5B5D5D5D5D5",
      INIT_55 => X"D6D6D6D6D6D6D6D6D6D6F6F6F6D6D6D6D6D6D6D5D1D1D5D5D1D1D1D1D1D1D1D6",
      INIT_56 => X"FAFAFAFAFAFAFAFAFAFAFAF6F6F6F6F6F6F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_57 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_58 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_59 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_5A => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_5B => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_5C => X"FAF6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_5D => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6FAFAFAFAFAFAFA",
      INIT_5E => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_5F => X"FAFAFAFAFAFADAD6DAFAFAFAFAFAFADADAFAFAFAFAFAFADADAFAFAFAFAFAFAFA",
      INIT_60 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_61 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_62 => X"D6D6D6D6D6FAFAFAFAFAFAFAFAD6D6D6D6D6D6D6D5B5B5D5D5D5D6D6D6D6D6D6",
      INIT_63 => X"D6D6D6D6D6D6D6D6D6D6D6D2D2D2D6D6D6D6D2D2D2D2D2D2D2D2D2D2D6D6D6D6",
      INIT_64 => X"D7D7D7D7D7D7D7D7D7D7D7F7F7D7D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_65 => X"D2D2D2D2D2D2D2D2D2D2D2D2D6D6D6D6D6D6D2D6D6D6D6D6D6D6D6D6D6D7D7D7",
      INIT_66 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2D2D2D2D2D2D2D2D2D2D2D2D2D2D2",
      INIT_67 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2B2B2B2B2B2B2B2AEAEAEAEAEAEB2B2B2B2",
      INIT_68 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_69 => X"FAFADAD6D6D6D6DAFAFAFAFAFAFADADAD6D6DADAFAFAFAFAFAFAFAFADADAD6D6",
      INIT_6A => X"D6D6D6D6D6DADAFADADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADADADADADADA",
      INIT_6B => X"D6D6D6D6D6D6D6D6D6D6D6D6D6DAD6D6D6D6D6D6D6D6D6D6D6D6DAD6D6D6D6D6",
      INIT_6C => X"D5D5D5D5D5B5B5B5B5B5B5D5D5D5D5D5D5D5D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_6D => X"D6D6D6F6F6F6F6F6F6F6F6F6F6FAFAFAFAFAFAFAF6D6D6D6D5D5B5B5B5D5D5D5",
      INIT_6E => X"D6D6D6D6D6D6D6D6D6F6F6F6F6F6D6D6D6D6D6D5D5D5D5D5D5D1D1D1D1D1D6D6",
      INIT_6F => X"FAFAFAFAFAFAFAFAFAFAF6F6F6F6F6F6F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_70 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_71 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_72 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_73 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_74 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_75 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_76 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6FAFAFAFAFAFAFA",
      INIT_77 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_78 => X"FAFAFAFAFAFAFADAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_79 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_7A => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_7B => X"D6D6D6D6D6F6FAFAFAFAFAFAFAFAFAFADAD6D6D6D6D5D5D5D5D5D5D6D6D6D6D6",
      INIT_7C => X"D6D6D6D6D6D6D6D6D6D6D6D2D2D6D6D6D6D6D2D2D2D2D2D2D2D2D2D2D6D6D6D6",
      INIT_7D => X"D7D7D7D7D7D6D6D6D7D7D7D7D7D7D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_7E => X"D2D2D2D2D2D2D2D2D2D2D2D2D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D7D7D7D7",
      INIT_7F => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2D2D2D2D2D2D2D2D2D2D2D2D2D2",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__14_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__14_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => addra(12),
      I1 => addra(10),
      I2 => addra(11),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__14_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => addrb(14),
      I1 => addrb(12),
      I2 => addrb(13),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__14_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized60\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized60\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized60\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized60\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__57_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__57_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FAFAFADADADAD6D6D6D6D6D6D6D6D6D6D5B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1",
      INIT_01 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADADADADADADADAFAFA",
      INIT_02 => X"68686464646464646464646464646464646464646868898D8DADB1B1B1B2B2D6",
      INIT_03 => X"D6B6B6D6D6D6D6D6D6D6D6D6D6D6D6D6D6B2B2B1B1B1B1B1B1AD8D8D89886868",
      INIT_04 => X"D6D6DADADADADADADADADADADADADADADADADADADADADADAD6D6DADADADAD6D6",
      INIT_05 => X"FFFFFFFFFFFFFFFBFBFBFBFBFBDBFBFBFBFBFBFBFBFBDBDBDBDBDBDBDADADADA",
      INIT_06 => X"FBFBFBFBFBFBFBFBFBFBFBFBFBFBFFFFFFFFFFFFFBFBFBFBFBFBFFFFFFFFFFFF",
      INIT_07 => X"D6D6D6D6D6D6D6D6F6F6D6D6D6D6D6D6D6D6D6D6F6FAFAFAFAFAFAFAFAFBFBFB",
      INIT_08 => X"F2F2F2F2F2D2D2D2D2D2D2D2D2F2F6F6F6F6F6F6F6F2F2F2F2F6F6F6F6F6F6D6",
      INIT_09 => X"D1D1D2D2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2",
      INIT_0A => X"D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D1D1D1D1D1D1D2D2D2D2D2D2D2D1D1D1D1",
      INIT_0B => X"D2D2D2D2D2D2D2D2D2D2D2D1D2D2D2D2D2D2D2D1D1D1D1D2D2D2D2D2D2D2D2D2",
      INIT_0C => X"D2D2D2D2D2D2B2B2B2B2B2B2B2B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1",
      INIT_0D => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2D2D2D2",
      INIT_0E => X"69696D6D6D6D8D91B2B2B6B6B6B6B6B6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_0F => X"6D6D6D6D6D6D6D6D6D6D6D69696D6D6D6D6D6969696D6D696969696969696969",
      INIT_10 => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_11 => X"69696D6D6D6D6D6D6D6949494969696969494949496969494949494949494949",
      INIT_12 => X"DADADAFAFAFAFAFAFADADADAD6D6D6DADADAD6D6B6B6B6B6B6B6B2918D6D6D69",
      INIT_13 => X"D5D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADA",
      INIT_14 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D5",
      INIT_15 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_16 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6D6D6D6D6",
      INIT_17 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_18 => X"B1B1B1B1B1B1B1B1B1D1D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6F6F6",
      INIT_19 => X"FAFADADAD6D6D6D6D6D6D6D6D6D6D6B5B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1",
      INIT_1A => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADADAD6DADADADAFA",
      INIT_1B => X"686864646464646464646464646464646464646468898D8DADB1B1B1B2B2B2B6",
      INIT_1C => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6B2B2B2B1B1B1B1ADAD8D8D8989",
      INIT_1D => X"DADADADADADADADBDBDBDADADADADADADADADADADADADADADADADADADADAD6D6",
      INIT_1E => X"FFFFFFFFFFFFFBFBFBFBFBFBFBDBFBFBFBFBFBFBFBFBDBDBDBDBDBDBDADADADA",
      INIT_1F => X"FBFBFBFBFBFBFBFBFBFBFBFBFBFBFFFFFFFFFFFFFBFBFBFBFBFBFFFFFFFFFFFF",
      INIT_20 => X"D6D6D6D6D6D6D6D6F6F6D6D6D6D6D6D6D6D6D6D6F6FAFAFAFAFAFAFAFAFBFBFB",
      INIT_21 => X"F2F2F2D2D2D2D2D2D2D2D2D2D2F2F2F6F6F6F6F6F2F2F6F6F6F6F6F6F6F6F6D6",
      INIT_22 => X"D1D2D2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2",
      INIT_23 => X"D1D1D1D1D1D1D2D2D2D2D1D1D1D1D1D1D1D1D1D1D1D1D1D1D2D2D2D2D2D1D1D1",
      INIT_24 => X"D1D2D2D2D2D2D2D2D2D2D1D1D1D2D2D2D2D2D2D1D1D1D2D2D2D2D2D2D2D2D1D1",
      INIT_25 => X"D2D2D2D2D2D2B2B2B2B2B2B2B2B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1",
      INIT_26 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2D2D2",
      INIT_27 => X"6D6D6D6D8D8D91B2B2B2B6B6B6B6B6B6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_28 => X"6D6D6D6D6D6D6D6D6D6D6D69696D6D6D6D696969696D6D6D6969696969696969",
      INIT_29 => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_2A => X"9191918D8D8D8D8D8D6D6D696969696969494949494949494949494949494949",
      INIT_2B => X"D6DADAFAFAFAFADADADADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6B6B6B2B29291",
      INIT_2C => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_2D => X"D6D6D6D6D6D6F6F6F6FAFAFAFAF6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_2E => X"D2D2D2D2D2D2D2D2D2D2D2D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_2F => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6D6D6D6D6F6F6F6F6F6F6D6D6D6D2D2D2",
      INIT_30 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_31 => X"B1B1B1B1B1B1B1B1B1D1D2D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6F6F6",
      INIT_32 => X"DADADAD6D6D6D6D6D6D6D6D6B6B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1",
      INIT_33 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6B6B6D6D6D6D6D6DADADAD6D6DADADADA",
      INIT_34 => X"896864646464646464646464646464646464646868898DADB1B1B1B1B2B2B6D6",
      INIT_35 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2B2B2B1B1B1ADAD8D8D",
      INIT_36 => X"DADADADADADBDBDBDBDBDBDADADADADADADADADADADADADADADADADADAD6D6D6",
      INIT_37 => X"FFFBFBFBFBFBFBFBFBFBFBDBDBFBFBFBFBFBFBFBDBDBDBDBDBDBDBDBDBDADADA",
      INIT_38 => X"FBFBFBFBFBFBFBFBFBFBFBFBFBFBFFFFFFFFFFFFFBFBFBFBFBFFFFFFFFFFFFFF",
      INIT_39 => X"D6D6D6D6D6D6F6F6F6F6D6D6D6D6D6D6D6D6D6D6D6F6FAFAFAFAFAFAFBFBFBFB",
      INIT_3A => X"D2D2D2D2D2D2D2D2D2D2D2D2D2D2F2F2F6F6F6F2F2F2F6F6F6F6F6F6F6F6F6F6",
      INIT_3B => X"F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2",
      INIT_3C => X"D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D2D2F2F2F2F2D1D1",
      INIT_3D => X"B1B1B1B1D2D2D2D2D2D2D1D1D2D2D2D2D2D1D1D1D1D2D2D2D2D2D2D1D1D1D1D1",
      INIT_3E => X"D2D2D2D2D2D2D2B2B2B2B2B2B2B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1",
      INIT_3F => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2D2D2",
      INIT_40 => X"6D6D8D8D8D9192B2B2B6B6B6B6B6B6B6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_41 => X"6D6D6D6D6D6D6D6D6D6D6D69696D6D6D6D696969696D6D6D6D6969696D6D6D6D",
      INIT_42 => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_43 => X"B6B6B6B2B2B2B2B29292918D6D6D6D6D6D6D6969694949494949494949494949",
      INIT_44 => X"D6DADAFAFAFADADADAD6D6D6D6D6D6B6B6B6B6B6D6D6D6D6D6B6B6B6B6B6B6B6",
      INIT_45 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_46 => X"D6D6D6D6D6D6D6D6F6F6F6FAFAF6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_47 => X"D2D2D2D2D2D2D2D6D2D2D2D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_48 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6D6D6D6D6D6D6D6D6D6D6D2D2D2D2D2",
      INIT_49 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_4A => X"B1B1B1B1B1B1B1B1D1D1D2D6D6D6D6D6D6D6D6D6D2D2D2D6D6D6D6D6D6D6F6F6",
      INIT_4B => X"D6D6D6D6D6B6B6B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1",
      INIT_4C => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_4D => X"896864646464686864646464646464646464646468898DADB1B1B2B2B2B2B6D6",
      INIT_4E => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6B2B1B1B1B1AD8D",
      INIT_4F => X"DADADADADBDBDBDBDBDBDADADADADADADADADADADADADADADADADADADADAD6D6",
      INIT_50 => X"FFFBFBFBFBFBFBFBFBFBFBDBDBFBFBFBFBFBFBFBDBDBDBDBDBDBDBDBDBDBDADA",
      INIT_51 => X"FBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFFFFFFFBFBFBFBFBFBFBFFFFFFFFFFFF",
      INIT_52 => X"D6D6D6D6D6D6F6F6F6F6D6D6D6D6D6D6D6D6D6D6D6F6FAFAFAFAFAFAFBFBFBFB",
      INIT_53 => X"D2D2D2D2D1D1D2D2D2D2D2D2D2F2F2F2F2F2F6F2D2F2F6F6F6F6F6F6F6F6F6D6",
      INIT_54 => X"F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2D2D2",
      INIT_55 => X"D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D2F2F2F2F2F2F2F2",
      INIT_56 => X"B1B1B1B1B1B1D1D1D2D2D2D2D2D2D2D2D1D1D1D1D1D1D2D2D2D2D1D1D1D1D1D1",
      INIT_57 => X"D2D2D2D2D2D2D2D2D2B2B2B2B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1",
      INIT_58 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2",
      INIT_59 => X"6D8D8D9192B2B2B2B2B6B6B6B6B6B6B6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_5A => X"6D6D6D6D6D6D6D6D6D6D6D6969696D6D6D696969696D6D6D6D6D696D6D6D6D6D",
      INIT_5B => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_5C => X"B6B6B6B6B6B6B6B6B6B2B292929292928D8D6D6D6D6949496949494945494949",
      INIT_5D => X"D6DADADADADADADADAD6D6D6D6D6B6B2B1B1B2B2B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_5E => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_5F => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_60 => X"D2D2D2D2D2D2D6D6D6D2D2D2D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_61 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6D6D6D6D6D6D6D2D2D2D2D2D2D2D2D2",
      INIT_62 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_63 => X"B1B1D1D1D1D1D1D1D2D2D6D6D6D2D6D6D6D6D6D2D2D2D2D2D2D6D6D6D6D6F6F6",
      INIT_64 => X"B6B6B6B6B2B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1",
      INIT_65 => X"D6D6D6B6B6B6D6D6D6D6D6B6B6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6B6",
      INIT_66 => X"8D6868646468686868646464646464646464646468898DADB1B2B2B2B2B2B6B6",
      INIT_67 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6B2B1B1B1B1B18D",
      INIT_68 => X"DADADBDBDBDBDBDBDBDBDADADADADADADADADADADADADADADADADADADAD6D6D6",
      INIT_69 => X"FFFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBDBDBDBDBDBFBFBDBDBDBDBDBDBDB",
      INIT_6A => X"FBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFFFFFFFFFF",
      INIT_6B => X"D6D6D6D6D6D6F6F6F6F6D6D6D6D6D6D6D6D6D6D6D6F6FAFAFAFAFAFAFBFBFBFB",
      INIT_6C => X"D2D2D1D1CDADADADB1D2D2D2F2F6F2D2D2F2F6F2D2F2F6F6F6F6F6F6F6F6F6D6",
      INIT_6D => X"F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2D2D2D1",
      INIT_6E => X"D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1F2F2F2F2F2F2F2F2",
      INIT_6F => X"B1B1B1B1B1B1B1D1D2D2D2D2D2D2D2D2D1D1D1D1D1D1D1D1D2D1D1D1D1D1D1D1",
      INIT_70 => X"D6D2D2D2D2D2D2D2D2B2B2B2B1B1B1B1B1B1B1B1B1B1ADADB1B1B1B1B1B1B1B1",
      INIT_71 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_72 => X"8D8D8D9292B2B2B2B2B2B6B6B6B6B6B6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_73 => X"6D6D6D6D6D6D6D6D6D6D6D69696D6D6D6D696969696D6D6D6D6D6D6D6D6D6D6D",
      INIT_74 => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_75 => X"9292929292B2B6B6B6B6B6B2B2B2B2B2B29292928D6D6D6D6949494949494969",
      INIT_76 => X"DADADADADADADADAD6D6D6D6B6D6B2B1919191B1B2B291919192B29292929292",
      INIT_77 => X"D6D6D6D6DADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_78 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_79 => X"D2D2D2D2D2D2D2D6D6D2D2D2D2D6D6D6D6D6D2D2D2D2D2D2D6D6D6D6D6D6D6D6",
      INIT_7A => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6D6D6D6D2D2D2D2D2D2D2D2D2D2",
      INIT_7B => X"F6F6D6D6D6D6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_7C => X"D5D1D6D6D6D6D6D6D6D6D6D6D2D2D2D2D6D6D2D2D2D2D2D2D2D6D6D6D6D6D6D6",
      INIT_7D => X"B2B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B5D5D6D6D6D6",
      INIT_7E => X"D6D6B6B6B6B6B6B6D6B6B6B6B6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6B6B6",
      INIT_7F => X"8D8968686868686868686464646464646464646468898DB1B1B2B2B2B2B2B2B6",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__57_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__57_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__57\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => addra(11),
      I1 => addra(12),
      I2 => addra(10),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__57_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__57\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(14),
      I2 => addrb(12),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__57_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized61\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized61\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized61\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized61\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__36_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__36_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6B6B1B1B1B1B1B1",
      INIT_01 => X"DBDBDBDBFBFBDBDBDBDBDADADADADADADADADADADADADADADADADAD6D6D6D6D6",
      INIT_02 => X"FFFBFBFBFBFBFBFBFBFBFBFBDBFBFBFBFBFBDBDBDBDBFBFBFBFBFBFBFBFBDBDB",
      INIT_03 => X"FBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFFFFFFFFFF",
      INIT_04 => X"D2D6D6D6D6D6F6F6F6F6D6D6D6D6D6D6D6D6D6D6D6F6FAFAFAFAFAFAFBFBFBFB",
      INIT_05 => X"D2D1D1ADADADADADADADD2D2D6F6D2D2D2F6F6F6F2F2F2F6F6F6F6F6F6F6D6D6",
      INIT_06 => X"F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2D2D2D2D2",
      INIT_07 => X"D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1F1F2F2F2F2F2F2F2F2F2",
      INIT_08 => X"ADADADB1B1B1B1D1D2D2D2D2D2D2D2D2D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1",
      INIT_09 => X"D6D2D2D2D2D2D2D2D2D2B2B2B1B1B1B1B1B1B1B1B1B1ADADB1B1B1ADADADADB1",
      INIT_0A => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_0B => X"8D8D8D9292B2B2B2B2B2B2B2B6B6B6B6B6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_0C => X"6D6D6D6D6D6D6D6D6D6D6D69696D6D6D6D696969696D6D6D6D6D6D6D6D6D6D8D",
      INIT_0D => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_0E => X"8D6D6D6D8D919191929292929292929292929292929292926D6D6D6D6D6D6D6D",
      INIT_0F => X"DADADADADADADADADAD6D6D6D6D6B6B1B1B1B2B2B2919191919192929291918D",
      INIT_10 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DA",
      INIT_11 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_12 => X"D2D2D2D2D2D2D2D6D2D2D2D2D2D6D6D6D6D6D6D2D2D2D2D6D6D6D6D6D6D6D6D6",
      INIT_13 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6D6D6D2D2D2D2D2D2D2D2D2",
      INIT_14 => X"D6D6D6D6D6D6D6D6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_15 => X"D6D6D6D6D6D6D6D6D6D6D2D2D2D2D2D2D2D2D2D2D2D2D2D6D6D2D2D6D6D6D6D6",
      INIT_16 => X"B6B2B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B5B6D6D6D6D6D6",
      INIT_17 => X"D6D6B6B6B6B6B6B6B6B6B6B6B6D6D6D6D6D6D6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_18 => X"8D8D69686868686868686464646464646464646468898DADB1B1B1B1B2B2B6D6",
      INIT_19 => X"D6D6D6D6D6D6D6D6D6D6D6DADAD6D6D6D6D6D6D6D6D6D6D6D6D6B2B2B2B2B1B1",
      INIT_1A => X"DBDBDBFBFBFBDBDBDBDBDADADADADADADADADADADADADADADAD6D6D6D6D6D6D6",
      INIT_1B => X"FFFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBDBDB",
      INIT_1C => X"FBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFFFFFFFF",
      INIT_1D => X"D6D6D6D6D6D6D6F6F6F6F6D6D6D6D6D6F6F6F6F6F6F6FAFAFAFAFAFAFBFBFBFB",
      INIT_1E => X"D2D1ADAD89898989898DADD2D2D6D2D2D2F6F6F6F6F2D2D2F6F6F6F6F6F6D6D2",
      INIT_1F => X"F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F1D1D1D2D2D2D2",
      INIT_20 => X"D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1F1F1F1F2F2F2F2F2F2F2F2F2",
      INIT_21 => X"ADADB1B1B1B1B1D1D1D1D1D1D2D2D2D2D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1",
      INIT_22 => X"D6D2D2D2D2D2D2D2D2D2B2B2B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1ADADADADAD",
      INIT_23 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_24 => X"8D8D8D919192929292B2B2B2B2B6B6B6B6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_25 => X"6D6D6D6D6D6D6D6D6D6D6D69696D6D6D6D696969696D6D6D6D6D6D6D6D6D6D8D",
      INIT_26 => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_27 => X"6D6D6D6D6D6D6D696D6D6D6D6D6D6D6D8D8D929292B29292929292929292928E",
      INIT_28 => X"DADADADADADADADADAD6D6D6D6D6B6B2B2B2B2B29191919191919191918D6D6D",
      INIT_29 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DAD6D6D6D6D6D6D6D6D6D6D6DADA",
      INIT_2A => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D1D5D5D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_2B => X"D2D2D2D2D2D2D2D2D2D2D2D2D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_2C => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6D6D6D2D2D2D2D2D2D2D2",
      INIT_2D => X"D6D6D6D6D6D6D6D6D6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_2E => X"D6D6D6D6D6D6D6D6D6D6D2D2D1D2D1D1D1D2D2D2D2D6D6D6D6D2D2D2D6D6D6D6",
      INIT_2F => X"B6B1B1B1B1B1B1B1B1B1B1B1B2B1B1B1B1B1B1B5B6B6B6B6B6B6D6D6D6D6D6D6",
      INIT_30 => X"B6B6B6B6B6B6B6B6B6B6B6B2B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_31 => X"B18D8D896968686868686864646464646464686889898DADB1B1B1B1B1B2B6D6",
      INIT_32 => X"D6D6D6D6D6D6D6D6D6D6D6D6DAD6DADADAD6D6D6D6D6D6D6D6D6D6D6D6B6B2B1",
      INIT_33 => X"DBDBDBFBFBFBDBDBDBDBDADADADADADADADADADADADADADAD6D6B6B6B6D6D6D6",
      INIT_34 => X"FBFBFBFBFBFBFBFBFBFBFBFBFBDBDBDBFBFBFBFBFBFBFBFBFBFBFBFBFBFBDBDB",
      INIT_35 => X"FBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFB",
      INIT_36 => X"D6D6D6D6D6D6D6F6F6F6F6D6D6D6D6F6F6F6F6F6F6FAFAFAFAFAFAFAFBFBFBFB",
      INIT_37 => X"D2D1AD8D8964646464898DADD2D2D2D2D2F6F6F6F6F6D2D2D2F6F6F6F6F6D6D2",
      INIT_38 => X"F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F1D1D1D1D2D2D2",
      INIT_39 => X"D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1F1F1F1F1F2F2F2F2F2F2F2F2F2F2",
      INIT_3A => X"B1B1B1B1B1B1B1B1D1D1D1D1D1D2D2D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1",
      INIT_3B => X"D2D2D2D2D2D2D2D2D2D2B2B2B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1ADADADAD",
      INIT_3C => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6B2D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_3D => X"8D8D8D8D8D8D91919192B2B2B2B6B6B6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_3E => X"6D6D6D6D6D6D6D6D6D6D6D696D6D6D6D6D6D6969696D6D6D6D6D6D6D6D6D6D8D",
      INIT_3F => X"6D6D6D6D696969696D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_40 => X"6D6D6D6D49494949494949494949494949696D6D6D92929292929292B6B6B292",
      INIT_41 => X"DADADADADADADADADADAD6D6B6B6B2B2B2B19191918D9191918D8D6D6D6D6D6D",
      INIT_42 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADADADADADADADADAD6D6D6DADADA",
      INIT_43 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D2D1B1B1B1B1D1D6D6D6D5D5D5D6D6D6D6D6D6",
      INIT_44 => X"D6D6D6D6D6D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_45 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6D6D6D6D6D2D2D2D2D6D6",
      INIT_46 => X"D6D6D6D6D2D2D6D6D6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_47 => X"D6D6D6D6D6D6D6D6D6D6D6D6D2D1D1D1D2D2D2D2D2D2D2D2D2D2D2D6D6D6D6D6",
      INIT_48 => X"B1B19191919191B1B1B1B2B6B6B6B6B6B6B6B6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_49 => X"B2B2B2B2B2B2B2B6B6B6B2B2B6B6B6B6B6B6B6B6B2B1B2B2B6B6B6B6B6B6B6B2",
      INIT_4A => X"B1B18D8D8D896968686868646464646464686889898D8D8DADADB1B1B1B2B2B6",
      INIT_4B => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6B6B2B2",
      INIT_4C => X"DBFBFBFBFBFBDBDBDBDBDBDADADADADADADADADADADADAD6D6D6B6D6D6D6D6DA",
      INIT_4D => X"FBFBFBFBFBFBFBFBFBFBFBFBFBFBDBDBDBFBFBFBFBFBFBDBDBDBDBFBFBFBDBDB",
      INIT_4E => X"FBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFFFBFBFBFBFBFBFBFBFBFBFBFBFBFBFB",
      INIT_4F => X"D6D6D6D6D6D6D6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6FAFAFAFAFAFAFBFBFBFB",
      INIT_50 => X"D2D1AD8968444040446489ADB2D2D6D2D2D2F6F6F6F6F6F6D2D6F6F6F6F6D6D6",
      INIT_51 => X"F2F2F1F1F2F2F2F2F2F2F2F2F2F2F2F2F1F2F2F2F2F2F2F2F2F2D1D1D1D1D2D2",
      INIT_52 => X"D1D1D1D1D1D1D1D1D1D1F2F2F2F1F1F1F1F2F2F1F1F2F2F2F2F2F2F2F2F2F2F2",
      INIT_53 => X"B1B1B1B1B1B1B1B1B1B1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1",
      INIT_54 => X"D2D2D2D2D2D2D2D2D2D2B2B2B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1",
      INIT_55 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2D2D2",
      INIT_56 => X"6D6D6D8D8D8D8D919192B2B2B6B6B6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_57 => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D69696D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_58 => X"6D6D6D69696969696D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_59 => X"6D6D6D6D49494949494949494949494949494949696D6D6D6D6D6D9292929292",
      INIT_5A => X"DADAFAFADADADADADADAD6D6B6B1B1B1B191918D8D6D8D8D8D6D6D6D6D6D6D6D",
      INIT_5B => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADADADADAFAFADADADADADAFAFA",
      INIT_5C => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D1B1B1B1B1D1D6D6D5D5B1D5D5D5D5D5D5D5",
      INIT_5D => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_5E => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6D6D6D6D6D6D6D6D6D6D6",
      INIT_5F => X"D6D6D6D6D2D2D6D6D6F6F6F6F6D6D6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_60 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D2D2D2D2D2D2D2D2D2D2D2D2D2D6D6D6D6D6D6",
      INIT_61 => X"B1919191919191B1B1B2B6B6B6B6B6B6B6B6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_62 => X"B2B2B1B1B1B2B2B2B6B6B2B2B2B6B6B6B2B2B1B1B1B1B1B1B2B6B6B6B6B6B2B1",
      INIT_63 => X"B2B1B18D8D8D8D89896968686464646464686889898D8D8DADADB1B1B1B1B1B2",
      INIT_64 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6B6B6B2",
      INIT_65 => X"DBDBFBFBFBDBDBDBDBDBDBDBDADADADADADADADADADAD6D6D6D6D6D6D6DADADA",
      INIT_66 => X"FBFBFBFBFBFBFBFBFBFBFBFBFBFBDBDBDBDBDBFBFBFBDBDBDBDBDBFBFBFBFBDB",
      INIT_67 => X"FBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFFFBFBFBFBFBFBFBFBFBFBFBFBFBFBFB",
      INIT_68 => X"F6F6D6D6D6D6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6FAFAFAFAFAFAFAFBFBFBFB",
      INIT_69 => X"D2D1AD896444404040446489ADD2D2D2D2D2F6D6D2D2D2D2D2D2D6F6F6F6D6D6",
      INIT_6A => X"F2F2D1D1F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2D1D1D1D1D2D2",
      INIT_6B => X"D1D1D1D1D1D1D1D1D1D1F2F2F1F1F1F1F1F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2",
      INIT_6C => X"B1B1B1B1B1B1B1B1B1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1",
      INIT_6D => X"D2D2D2D2D2B2D2D2D2D2B2B2B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1",
      INIT_6E => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2D2D2D2",
      INIT_6F => X"6D6D6D8D8D8D8D919192B2B2B6B6B6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_70 => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_71 => X"6D6D6D6D6969696D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_72 => X"6D6D6D6D6D49696969696969494949494949494949494949494969696D6D9292",
      INIT_73 => X"FAFAFAFADADADADADADAD6D6B691919191918D6D6D6D6D6D6D6D696D6D6D6D6D",
      INIT_74 => X"D5D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADAFAFADADAFAFAFAFAFA",
      INIT_75 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2D1D1D5D6D6D6D6D6D5D5D5D5D5D5D5D5",
      INIT_76 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_77 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6D6D6D6D6D6D6D6D6D6D6",
      INIT_78 => X"D6D6D6D6D6D2D6D6D6F6F6F6D6D6D6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_79 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2D2B1B1B1B1D1D2D2D6D6D6D6D6D6",
      INIT_7A => X"918D8D8D8D91B1B1B1B6B6D6D6B6B6B6B6B6B6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_7B => X"B1B1B1B1B1B1B2B2B6B6B6B6B2B6B2B1B1B1B1B1B191B1B1B1B2B6B6B2B1B191",
      INIT_7C => X"B2B2B1B1B18D8D8D8D8D89686864646464686889898D8DADADB1B1B1B1B1B1B1",
      INIT_7D => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6B6B6",
      INIT_7E => X"DBDBDBDBDBDBDBDBDBDBDBDBDADADADADADADADADADAD6D6D6D6D6D6DADADADA",
      INIT_7F => X"FBFBFBDBDBDBFBFBFBFBFBFBFBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFBFBFBFBDB",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__36_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__36_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => addra(11),
      I1 => addra(12),
      I2 => addra(10),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__36_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(14),
      I2 => addrb(12),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__36_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized62\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized62\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized62\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized62\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__37_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__37_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFB",
      INIT_01 => X"D6D6D6D6D6D6F6F6F6F6F6F6F6F6F6F6F6F6F6F6FAFAFAFAFAFAFADAFAFBFBFB",
      INIT_02 => X"D2D2B18D68444020204044698DB1D2D2D2D2F6D2D2D2D2D2D2D2D6F6F6F6F6D6",
      INIT_03 => X"F2F2F2D2D2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F1D1D1D1D1D2F2F2",
      INIT_04 => X"D1D1D1D1D1D1D1D2D1D1F1F1F1F1F1F1F1F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2",
      INIT_05 => X"B1B1B2D1D1B1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D2D2D2",
      INIT_06 => X"D2D2D2D2D2B2D2D2D2B2B2B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1D1D1D1D1",
      INIT_07 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6B6D6D6D6D6D6D6D6D6D6D2D2D2D2",
      INIT_08 => X"6D6D6D8D8D8D91919192B2B2B6B6B6B6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_09 => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_0A => X"6D6D6D6D6D696D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_0B => X"6D6D6D6D6D6D6D6969494949494949494949494949494949494949494949696D",
      INIT_0C => X"FAFAFAFADADADADAFAFADADAD6B6B6B2B2B1918D8D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_0D => X"D5D5D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADADADAFAFAFAFAFA",
      INIT_0E => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D5D5D1D1B1B1D5",
      INIT_0F => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_10 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_11 => X"D6D6D6D6D6D6D6D6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_12 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2D2B1B1B1B1D1D2D6D6D6D6D6D6",
      INIT_13 => X"919191919191B1B2B6B6B6B6B6B6B6B6B6B6B6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_14 => X"91919191B1B1B2B2B6B6B2B2B2B1B1B1919191919191919191B1B1B1B1B19191",
      INIT_15 => X"B6B6B2B1B1B1AD8D8D8D8D896864646464686889898D8D8DADB1B1B1B1919191",
      INIT_16 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6B6B6",
      INIT_17 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDADADADADADADAD6D6D6D6D6D6DAD6D6D6D6D6",
      INIT_18 => X"FBFBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDADADADBDBFBFBFBDB",
      INIT_19 => X"FBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBDBDBFBFBFBFBFBFBFBFB",
      INIT_1A => X"D6D6D6D6D6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6FAFAFAFAFAFADADADAFAFBFB",
      INIT_1B => X"F6D2D2AD8964402020204064898DADB2D2D2D6D2D2D2D2D2D2D2D6F6F6F6D6D2",
      INIT_1C => X"F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2D1D1D2D2F2F2",
      INIT_1D => X"D1D1D1D1D1D1D2D2D2D1D1D1F1F1F1F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2",
      INIT_1E => X"D2D2D2D2D2D2D1D1D1D1D1D1D1D2D2D2D1D1D1D1D1D1D1D1D1D1D1D1D1D2D2D2",
      INIT_1F => X"D2D2D2D2B2B1B2B2B2B2B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1D1D2D2",
      INIT_20 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2D2D2D2",
      INIT_21 => X"6D6D6D8D8D91919192B2B2B6B6B6B6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_22 => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_23 => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_24 => X"6D6D6D6D6D6D6D6D694949494949494949494949494949494949494949494949",
      INIT_25 => X"FAFAFAFADADADADAFAFAFAFADAD6D6D6D6B6B6B2919191918D8D8D6D6D6D6D6D",
      INIT_26 => X"D5D5D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADADADAFAFAFAFA",
      INIT_27 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D5D5D1B1D5D5",
      INIT_28 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_29 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_2A => X"D6D6D6D6D6D6D6D6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_2B => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2D2D2D2D1D2D2D6D6D6D6D6",
      INIT_2C => X"919191B1B1B1B2B2B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6D6D6D6",
      INIT_2D => X"9191919191B1B1B2B2B2B2B2B1B191919191919191919191919191B1B1919191",
      INIT_2E => X"B6B6B2B2B2B1B1B1B1AD8D896864646464688989898D8D8D8DADB1B1B1B19191",
      INIT_2F => X"D6D6D6D6D6D6D6D6D6D6D6D6D6B6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6B6B6B6",
      INIT_30 => X"DADADADBDBDBDBDBDBDBDBDBDADADADADADADADAD6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_31 => X"FBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDADADADADADADADADADBDBFBDBDB",
      INIT_32 => X"FBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBDBDBDBDBDBDBFBFBFBFBFBFB",
      INIT_33 => X"D2D2D6D6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6FAFAFAFAFADADADADAFBFB",
      INIT_34 => X"F6D2D2AD8D6844402020204464898DADD2D2D2D2D2D2D2D2D2D6D6F6F6D6D2D2",
      INIT_35 => X"F2F2D2F2F2F2F2F2F2F2F2D2D2F2F2F2F2F2F2F2F2F2F2F2F2F2D1D1D2F2F2F2",
      INIT_36 => X"D1D1D2D2D2D2D2D2D2D1D1D1F1F2F2F2F1F1F1F2F2F2F2F2F2F2F2F2F2F2F2F2",
      INIT_37 => X"D2D2D2D2D2D2D2D2D2D1D1D1D2D2D2D2D1D1D1D1D1D1D1D1D1D1D1D1D1D2D2D2",
      INIT_38 => X"D2D2D2B2B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B2",
      INIT_39 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2D2D2D2",
      INIT_3A => X"6D6D6D8D8D919292B2B2B2B6B6B6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_3B => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6969696969696D6D",
      INIT_3C => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_3D => X"6D6D6D4D6D6D6D6D694949494849494949494949494949494949494949494924",
      INIT_3E => X"FAFAFAFAFADAFAFAFAFAFAFAFAFAFADADADADAD6B6B6B6B6B292918D6D6D6D6D",
      INIT_3F => X"D5D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADAFAFAFA",
      INIT_40 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D5D5D5D5D5",
      INIT_41 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_42 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_43 => X"D6D6D6D6D6D6D6D6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_44 => X"B6B6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2D2D2D2D2D2D2D2D6",
      INIT_45 => X"B2B2B2B2B2B2B2B2B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_46 => X"9191919191B1B1B1B1B1B1B191919191919191919191919191919191B1B1B1B2",
      INIT_47 => X"B6B6B2B2B2B2B1B1B1AD8D8D89686464646889898D8D8D8D8D8DADB1B1B1B1B1",
      INIT_48 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6B6D6D6D6D6D6D6D6D6D6D6D6D6D6D6B6B6B6B6",
      INIT_49 => X"DADADADBDBDBDBDBDBDBDBDADADADADADADADADADAD6D6D6D6D6D6D6D6D6D6D6",
      INIT_4A => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDADADADADADADADADADADADADBDBDBDB",
      INIT_4B => X"FBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBDBDBDBDBDBDBDBDBFBFBFBFBDB",
      INIT_4C => X"D2D2D2D6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6FAFAD6D6D6D6DADAFBFB",
      INIT_4D => X"F2D2D2D2AD89644420202040446489ADB2D2D2D2D2D2D2F6F6D6D6D6D6D6D2D2",
      INIT_4E => X"F2D2D2D2F2F2F2F2F2F2D2D2D2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2",
      INIT_4F => X"D2D2D2D2D2D2D2D2D2D2F2F2F2F2F2F1F1F1F1F2F2F2F2F2F2F2F2F2F2F2F2F2",
      INIT_50 => X"B1D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D1D1D1D1D1D1D1D1D1D1D1D1D2D2D2D2",
      INIT_51 => X"D2D2D2B2B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1",
      INIT_52 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2D2D2",
      INIT_53 => X"6D6D6D8D8D9192B2B2B2B6B6B6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_54 => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D696969696969696D",
      INIT_55 => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D69696D6D6D6D6D6D",
      INIT_56 => X"6D6D6D4949494969494949494949494949494849494949492424494949494924",
      INIT_57 => X"FAFAFAFAFAFADAFAFAFADADADADADAD6D6D6D6D6D6D6D6B6B6B6B292916D6D6D",
      INIT_58 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADAFA",
      INIT_59 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D5D6D6",
      INIT_5A => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_5B => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_5C => X"D2D2D6D6D6D6D6D6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_5D => X"B1B1B6B6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2D2D2D1D1D1D1D1",
      INIT_5E => X"B2B2B2B2B2B2B2B2B2B6B6B6B2B2B2B2B2B2B2B1B1B1B1B1B1B1B1B1B1B1B1B1",
      INIT_5F => X"B191919191B1B1B1B19191919191919191919191919191919191B1B1B1B2B2B2",
      INIT_60 => X"B6B6B2B2B2B2B1B1B1B1AD8D89686464646889898D8D8D8D8D8D8DB1B1B1B1B1",
      INIT_61 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6B6B6B6B6",
      INIT_62 => X"DADADADADBDBDBDBDBDBDADADAD6D6D6D6D6D6DADAD6D6D6D6D6D6D6D6D6D6D6",
      INIT_63 => X"DBDBDBDBDBDBDBDADADBDBDBDBDBDBDBDADAD6D6D6D6D6D6D6D6D6DADADADADA",
      INIT_64 => X"FBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBDBDBDBDBDBDBDBDBDBDBDBFBDBDB",
      INIT_65 => X"D2D2D2F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6D6D6D6D6D6DADAFBFB",
      INIT_66 => X"D2D2D2D2B1AD69444020202040446489ADD2D2D2D2D2D2F6F6D6D2D6D6D6D2D2",
      INIT_67 => X"D2D2D2D2D2D2D2D2D2D2D2D2D2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2",
      INIT_68 => X"D2D2D2D2D2D2D2D1D2F2F2F2F2F2F2F1F1F1F1F2F2F2F2F2F2F2F2F2F2F2F2F2",
      INIT_69 => X"B1B2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D1D1D1D1D1D1D1D1D1D1D1D2D2D2D2D2",
      INIT_6A => X"D2B2B2B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1",
      INIT_6B => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2D2D2",
      INIT_6C => X"6D6D6D8D8D9192B2B2B2B2B6B6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_6D => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D696969696969696D",
      INIT_6E => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D69696D6D6D6D6D6D6D",
      INIT_6F => X"916D6D6D49494949494949484949494949494849494949492424444949494924",
      INIT_70 => X"FAFAFAFAFAFADADADADAD6D6D6D6D6B6B6B6B6B6B6B6D6D6B6B6B6B292929292",
      INIT_71 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADA",
      INIT_72 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_73 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_74 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_75 => X"D1D1D6D6D6D6D6D6D6D6D6D6D6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_76 => X"B1B1B1B2B6B6B6B6B6B6B6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2D1D1D1B1B1",
      INIT_77 => X"B6B6B2B2B2B2B2B2B2B2B2B2B2B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1",
      INIT_78 => X"B1B1919191919191919191919191919191919191919191919191B1B2B2B2B2B6",
      INIT_79 => X"B6B6B2B2B2B2B1B1B1AD8D8D89686464646889898D8D8D8D8D8D8DB1B1B1B1B1",
      INIT_7A => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6B6B6B6B6B6B6",
      INIT_7B => X"DADADADADADADBDBDBDADADAD6D6D6B6B6D6D6D6D6D6D6B6B6B6D6D6D6D6D6D6",
      INIT_7C => X"DBDBDBDBDBDBDADADADADBDBDBDBDBDADAD6D6D6D6D6D6D6D6D6D6D6DADADADA",
      INIT_7D => X"FBFBFBFBFBFBFBFBFBFBFBFBDBDBFBFBFBFBDBDBDADADADBDBDBDBDBDBDBDBDB",
      INIT_7E => X"D2D2F2F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6D6D6D6D6D6DADAFBFB",
      INIT_7F => X"D2D2D2D2D2B18D6844202020204044698DADD2D2D2D2D2F6F6D6D2D2D6D6D6D2",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__37_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__37_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => addra(11),
      I1 => addra(12),
      I2 => addra(10),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__37_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(14),
      I2 => addrb(12),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__37_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized63\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized63\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized63\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized63\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__98_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__98_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"D2D2CECDCDCDCDCDCDD2D2D2D2F2F2D2D2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2",
      INIT_01 => X"D2D2D2D2D2D2D1D1D1F2F2F2F2F2F1F1F1F1F1F2F2F2F2F2F2F2F2F2F2F2F2F2",
      INIT_02 => X"B1B1B2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D1D1D1D1D1D1D1D1D1D1D2D2D2D2D2",
      INIT_03 => X"B2B2B2B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1ADADADB1B1B1",
      INIT_04 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2D2D2",
      INIT_05 => X"6D6D6D8D8D9192B2B2B2B2B2B6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_06 => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6969696D6D6D6D6969696969696D",
      INIT_07 => X"6D6D6D6D6D6D6D696969696D6D6D6D6D6D6D6D6D6D6D69696D6D6D6D6D6D6D6D",
      INIT_08 => X"B69291716D6D6D6D494948444449494949494949494949494949494949492424",
      INIT_09 => X"FAFAFAFAFAFAFAFADADAD6D6D6B6B1B1919191919191B2B2B2B2B6B6B6B6B6B6",
      INIT_0A => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADA",
      INIT_0B => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_0C => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_0D => X"F6F6F6F6F6F6F6F6F6F6F6F6F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_0E => X"D1D1D2D6D6D6D6D6D6D6D6D6D6D6D6D6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_0F => X"B1B1B1B1B1B1B1B1B1B1B1B2B2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D1D1D1D1",
      INIT_10 => X"B2B2B2B2B2B2B2B2B2B2B2B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1",
      INIT_11 => X"91B19191919191919191919191919191919191919191919191B1B1B2B2B2B2B2",
      INIT_12 => X"B6B6B6B2B2B2B1B1B1AD8D8D89686464646889898D8D8D8D8D8D8D9191919191",
      INIT_13 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADADAD6D6D6D6D6D6D6D6B6B6B6B6B6B6",
      INIT_14 => X"D6D6D6DADADADADADADADAD6D6D6D6D6D6D6D6D6D6B6B6B6B6B6B6D6D6D6D6D6",
      INIT_15 => X"DBDBDBDBDBDBDADADADADBDBDBDBDADAD6D6D6B6B6B6B6B6B6B6D6D6DADADAD6",
      INIT_16 => X"FBFBFBFBFBFBFBFBFBFBFBFBDBDBFBFBFBFBDBDBDADADADBDBDBDBDBDBDBDBDB",
      INIT_17 => X"D2F2F6F6F6F6F6F6F6F6F6F6F6F6F6D6D6D6D6D6D6D6D6D6D6D6D6D6DADAFAFB",
      INIT_18 => X"D2D2D2D2D2B18D694444202020204064898DADD2D2D2F6F6F6F6D6D2D2D2D2D2",
      INIT_19 => X"D2D2CDADA9A9A9A9ADADCED2D2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2",
      INIT_1A => X"D2D2D2D2D2D1D1D1D2F2F2F2F2F2F1D1F1F1F2F2F2F2F2F2F2F2F2F2F2F2F2F2",
      INIT_1B => X"B1B1B2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D1D1D1D1D1D1D1D1D2D2D2D2D2D2D2",
      INIT_1C => X"B2B2B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1ADADADADADADB1B1",
      INIT_1D => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6B6D6D6D6D6D6D6D6D2D2D2",
      INIT_1E => X"6D6D6D8D8D9192B292B2B2B2B6B6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_1F => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6969696D6D6D6D6D696969696D6D",
      INIT_20 => X"6D6D6D6D6D6D6D69696969696D6D6D6D6D6D6D6D696969696D6D6D6D6D6D6D6D",
      INIT_21 => X"B6B692929291916D6D6D49494949494949494949494949494949494949494949",
      INIT_22 => X"DADADADADAFAFAFADADAD6D6D6B6B191918D8D8D8D8D8D8D8D8D9192B2B6B6B6",
      INIT_23 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADA",
      INIT_24 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_25 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_26 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6D6D6D6D6D6D6D6D6F6D6D6D6D6D6D6D6D6D6D6",
      INIT_27 => X"D1D2D2D6D6D6D6D6D6D6D6D6D2D2D6D6D6D6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_28 => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B2B2B2B2B2D2D6D6D6D6D6D6D6D6D6D6D1D1D1",
      INIT_29 => X"B2B2B2B2B2B2B2B1B1B1B1B1B1B1B1B1919191B1B1B1B1B1B1B1B1B1B1B1B1B1",
      INIT_2A => X"91919191919191919191919191919191919191919191B1B1B1B1B1B1B1B1B2B2",
      INIT_2B => X"B6B2B2B2B2B2B1B1B1ADAD8D89896864686889898D8D8D8D8D8D8D8D8D8D8D8D",
      INIT_2C => X"D6D6D6D6B6B6B6B6D6D6D6D6D6D6D6DADAD6D6D6D6D6D6D6D6B6B6B6B6B6B6B6",
      INIT_2D => X"D6D6D6DADADADADAD6D6D6D6D6D6D6D6D6D6D6B6B6B6B6B6B6B6B6D6D6D6D6D6",
      INIT_2E => X"DBDBDBDBDBDBDADADADADBDBDBDADAD6D6B6B6B6B6B6B6B6B6B6D6D6D6D6D6D6",
      INIT_2F => X"FBFBFBFBFBFBFBFBFBFBFBFBDBDBFBFBFBFBDBDBDADBDBDBDBDBDBDBDBDBDBDB",
      INIT_30 => X"D2F2F6F6F2F6F6F6F6F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DAFAFB",
      INIT_31 => X"D2D2D2D2D2D2AD8D694444202020404464898DADD2D2D6F6F6F6F6D2D2D2D2D2",
      INIT_32 => X"D2CDCDA98985848589A9ADCDD2D2D2D2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2",
      INIT_33 => X"D2D2D2D2D2D1D1D1D2F2F2F2F2F2F1F1F1F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2",
      INIT_34 => X"B1D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D1D1D1D1D1D1D1D2D2D2D2D2D2D2",
      INIT_35 => X"B2B2B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1ADADADADADADB1B1B1",
      INIT_36 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6B6B2B6B6D6D6D6D6D2D2B2B2",
      INIT_37 => X"6D8D8D8D8D9192B2B2B2B2B2B6B6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_38 => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D696969696D6D6D6D6D6D6D696D6D6D",
      INIT_39 => X"6D6D6D6D6D6D6D6D69696969696D6D6D6D6D6D6D6969696D6D6D6D6D6D6D6D6D",
      INIT_3A => X"92929296B6B6B692928D6D6D6949494949494949494849494949494949494949",
      INIT_3B => X"DADADADADAFAFAFADADAD6D6D6D6B1B1918D8D8D6D6D6D6D6D6D6D6D6D919292",
      INIT_3C => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADA",
      INIT_3D => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_3E => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_3F => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6D6D6D6D6D6D6F6F6F6F6D6D6D6D6D6D6D6D6",
      INIT_40 => X"D6D6D6D6D6D6D6D6D6D6D6D6D2D2D2D6D6D6D6D6D6D6F6F6F6F6F6F6F6F6F6F6",
      INIT_41 => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B2B2B2B2B2B2B2D6D6D6D6D6D6D6D6D6D6",
      INIT_42 => X"B1B2B2B2B2B2B1B1B1B1B1B1B1B1919191919191919191B1B1B1B1B1B1B1B1B1",
      INIT_43 => X"919191919191919191919191919191919191919191B1B1B1B1B1B1B1B1B1B1B1",
      INIT_44 => X"B2B2B2B2B2B2B1B1B1ADADAD8D89686868688989898D8D8D8D8D8D8D8D8D8D8D",
      INIT_45 => X"D6D6D6B6B6B6B6B6B6D6D6D6D6D6D6D6D6D6D6D6D6D6D6B6B6B6B6B6B6B6B6B2",
      INIT_46 => X"D6D6D6DADADADAD6B6B6B6B6B6D6D6D6D6D6D6B6B6B6B6B6B6B6D6D6D6D6D6D6",
      INIT_47 => X"DBDBDBDBDBDADADADADBDBDBDADAD6D6B6B6B6B6B6B6B6B6B6B6D6D6D6D6D6D6",
      INIT_48 => X"FBFBFBFBFBFBFBFBFBFBFBFBDBDBDBFBFBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_49 => X"D2F2F2D2D2D2D2D2D2D2D6D6D6D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADAFB",
      INIT_4A => X"D2D2D2D2D2D2B18D8D69444440202040446489ADD2D2D2F6F6F6F6D6D2D2D2D2",
      INIT_4B => X"D2CDADA984646464648989ADADCED2D2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2",
      INIT_4C => X"D2D2D2D2D2D1D2D2D2D2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2D2",
      INIT_4D => X"D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D1D1D1D1D1D1D1D2D2D2D2D2D2D2",
      INIT_4E => X"B2B1B1B1B1B2B1B1B1B1B1B1B1B1B1B1B1B1ADADADADADADADADADADB1B1B1B2",
      INIT_4F => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6B6B2B2B2B2B2B2D2B2B2B2B2B2",
      INIT_50 => X"8D8D8D8D8D9192B2B2B2B2B2B6B6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_51 => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D69696D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_52 => X"6D6D6D6D6D6D6D6D69696969696D6D6D6D6D6D6D69696D6D6D6D6D6D6D6D6D6D",
      INIT_53 => X"6D6D6D91919292B69292929292918D6D6D6D6D6D694949494949494824244949",
      INIT_54 => X"DADADADADAFADADADAD6D6D6D6B6B2B1B1B1918D8D6D6D6D6D6D6D6D696D6D6D",
      INIT_55 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADA",
      INIT_56 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_57 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_58 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6D6D6D6F6F6F6F6F6D6D6D6D6D6D6D6D6D6",
      INIT_59 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6F6F6F6F6F6F6F6",
      INIT_5A => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B2B2B2B2B2B2B2D6D6D6D6D6D6D6D6D6",
      INIT_5B => X"B2B1B1B1B1B1B1B1B19191919191919191919191919191919191919191919191",
      INIT_5C => X"9191919191919191919191919191B1B1B1B19191B1B1B2B2B2B2B1B1B1B1B1B1",
      INIT_5D => X"B2B1B1B1B1B1B1B1B1B1ADAD8D8D89686868688989898D8D8D8D8D8D8D8D8D8D",
      INIT_5E => X"D6D6D6D6B6B6B6B6B6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6B6B6B6B6B6B2B2",
      INIT_5F => X"D6D6DADADADAD6D6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6D6D6D6D6D6D6",
      INIT_60 => X"FBDBDBDADADADADBDBDBDBDBDAD6D6B6B6B6B6B6B6B6B6B6B6B6D6D6D6D6D6D6",
      INIT_61 => X"FBFBFBFBFBFBFBFBFBFBFBDBDBDBFBFBFBFBDBDBDBDBDBDBDBDBDBDBDBDBDBFB",
      INIT_62 => X"D6D2D2D2D2D2D2D2D2D2D2D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADAFB",
      INIT_63 => X"F2D2D2D2D2D2D2B18D8D68444440202040446989ADADD2D2D2D6D6D6D6D6D6D2",
      INIT_64 => X"D2CDAD89646040406464898989ADCDD2D2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2",
      INIT_65 => X"D2D2D2D2D2D2D2D2D2D2D2D1D2D2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2D2",
      INIT_66 => X"D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D1D1D1D1D1D2D2D2D2D2D2D2D2",
      INIT_67 => X"B2B1B2B2B2D2B2B2B1B1B1B1B1B1B1B1B1ADADADADADADADADADADB1B1B1D2D2",
      INIT_68 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6B6B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_69 => X"8D8D8D8D8D9192B2B2B2B2B2B6B6B6B6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_6A => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D696D6D6D6D6D6D6D6D6D6D6D6D8D",
      INIT_6B => X"6D6D6D6D6D6D6D6D6D696969696D6D6D6D6D6D6D69696D6D6D6D6D6D6D6D6D6D",
      INIT_6C => X"6D6D6D6D6D7192929292929292B29292929292926D6D6D494949494948484949",
      INIT_6D => X"DADADADADADADADAD6D6B6B6B6B2B1B1B1B191918D8D6D6D6D6D6D6D4949496D",
      INIT_6E => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DA",
      INIT_6F => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_70 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2D6D6D6D6D6D6D6",
      INIT_71 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6D6D6D6F6F6F6F6D6D6D6D6D6D6D6D6D6",
      INIT_72 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6F6F6F6F6F6",
      INIT_73 => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B2B1B1B1B2D6D6D6D6D6D6D6D6D6",
      INIT_74 => X"B1B1B1B191919191919191919191919191919191919191919191919191919191",
      INIT_75 => X"91919191919191919191B1B1B1B1B1B1B2B1B1B1B1B2B2B2B2B2B2B2B2B2B2B2",
      INIT_76 => X"B1B1B1B1B1B1B1B1B1B1B1AD8D8D89696868686969898D8D8D8D8D8D8D8D8D91",
      INIT_77 => X"D6D6D6D6D6B6B6B6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6B6B6B6B2B2B1",
      INIT_78 => X"D6D6DADADADAD6B6B6B6B2B2B2B6B2B2B2B2B2B6D6D6D6D6D6D6DADADAD6D6D6",
      INIT_79 => X"FBDBDBDADADADADBDBDBDADADAD6B6B6B6B6B6B6B6B6B6B6B6D6D6D6D6D6D6D6",
      INIT_7A => X"FBFBFBFBFBFBFBFBFBFBFBFBFBDBFBFBFBFBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_7B => X"D6D2D2D2D2D2D2D2D2D2D2D2D6D6D6D6D6D6D6D6D6F6F6D6D6D6D6D6D6DADAFB",
      INIT_7C => X"F2F2D2D2D2D2D2B1B18D8968444040204040646989ADADD2D2D2D6D6D6D6D6D2",
      INIT_7D => X"D2CDAD8964604040404064648989ADADD2D2F2F2F2F2F2F2F2F2F2F2F2F2F2F2",
      INIT_7E => X"D2D2D2D2D2D2D2D2D2D2D2D2D2D2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2",
      INIT_7F => X"D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D1D1D1D1D2D2D2D2D2D2D2D2D2",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__98_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__98_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__98\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => addra(10),
      I1 => addra(12),
      I2 => addra(11),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__98_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__98\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(14),
      I2 => addrb(13),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__98_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized64\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized64\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized64\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized64\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__92_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__92_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"B2B2B2B2D2D2D2B2B2B1B1B1B1B1B1B1ADADADADADADADADADB1B1B1B1B1D2D2",
      INIT_01 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6B6B6B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_02 => X"8D8D8D8D8D8D92B2B2B2B2B2B6B6B6B6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_03 => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D8D",
      INIT_04 => X"6D6D6D6D6D6D6D6D6D696969696D6D6D6D6D6D6D696D6D6D6D6D6D6D6D6D6D6D",
      INIT_05 => X"6D6D6D6D6D6D6D6D6D919292B2B6B6B6B6B6B6B692926D6D6D49494949494949",
      INIT_06 => X"DADADADADADADAD6D6B6B1B1B19191918D8D8D8D8D8D8D8D8D6D6D6D6D6D6D6D",
      INIT_07 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_08 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_09 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2D2D6D6D6D6D6D6",
      INIT_0A => X"F6F6F6F6D6F6F6F6F6F6F6F6F6F6F6F6D6D6D6D6D6D6D6D6F6D6D6D6D6D6D6D6",
      INIT_0B => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6F6F6F6",
      INIT_0C => X"91B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B2B2D6D6D6D6D6D6D6D6",
      INIT_0D => X"B1B1B1B1B1B19191919191919191919191919191919191919191919191919191",
      INIT_0E => X"919191B1B1B1B1B1B1B1B1B1B1B1B1B2B2B1B1B1B1B2B2B2B1B1B2B2B2B1B1B1",
      INIT_0F => X"9191B1B1B1B1B1B1B1B1ADAD8D8D8989696968686869898D8D8D8D8D8D8D8D91",
      INIT_10 => X"D6D6D6D6D6D6D6D6D6D6DADADAD6D6D6D6D6D6D6D6D6D6D6D6D6B6B6B6B2B191",
      INIT_11 => X"D6D6D6D6D6D6D6B6B6B2B2B2B2B2B2B2B2B2B6B6D6D6D6DADADAD6D6D6D6D6D6",
      INIT_12 => X"DBDBDBDADADADADADADADADAD6B6B6B6B6B6B6B6B6B6B6B6D6D6D6D6D6D6D6D6",
      INIT_13 => X"FBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_14 => X"D6D2D2D2D2D2D2D2D2D2D2D6D6F6F6F6F6F6F6F6F6F6D6D6D6D6D6D6D6DADAFB",
      INIT_15 => X"F2F2F2F2F2D2D2D2D1AD8D8964444040404040646989ADB2D2D2D6F6F6D6D2D2",
      INIT_16 => X"F2D1ADA98464404020404044648989ADD2D2D2F2F2F2F2F2F2F2D2F2F2F2F2F2",
      INIT_17 => X"D2D2D2D2D2CDCDD1D1D2D2D2D2F2D2D1F1F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2",
      INIT_18 => X"D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2",
      INIT_19 => X"B2B2D2D2D2D2B2B2B2B1B1B1B1B1B1ADADADADADADADADADADADB1B1B1B1B1D2",
      INIT_1A => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6B6B6B2B2B2B2B2B2B2B2B2B2B2D2D2B2B2",
      INIT_1B => X"6D8D8D8D8D8D9192B2B2B2B6B6B6B6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_1C => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_1D => X"6D6D6D6D6D6D6D6D6D6D6969696D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_1E => X"6D6D6D6D6D6D6D6D6D6D6D6D92929292929292B6B6B6929292916D916D6D6D6D",
      INIT_1F => X"D6DADADADADAD6D6B6B2B1B1B19191918D8D8D8D8D8D8D6D6D6D6D6D6D6D6D6D",
      INIT_20 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_21 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_22 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_23 => X"F6F6F6D6D6D6D6D6F6F6F6F6F6F6F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_24 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6F6F6F6",
      INIT_25 => X"9191B1B1B1B1B1B1B1B1B1B1B1B19191B1B1B1B1B1B1B2B2B6D6D6D6D6D6D6D6",
      INIT_26 => X"B1B1B1B1B1B19191919191919191919191919191919191919191919191919191",
      INIT_27 => X"919191B1B1B1B1919191B1B1B1B1B2B2B2B2B1B1B1B2B2B2B1B1B1B1B1B1B1B1",
      INIT_28 => X"9191B1B1B1B2B2B2B1B1AD8D8D8D8D89696968696969898D8D8D8D8D8D8D8D8D",
      INIT_29 => X"D6D6D6D6D6D6D6D6D6D6DADADAD6D6D6D6D6D6D6D6D6D6B6B6B6B6B6B2B2B191",
      INIT_2A => X"D6D6D6D6D6D6D6B6B6B2B2B2B2B2B2B2B2B2B6B6D6D6D6DADADAD6D6D6D6D6D6",
      INIT_2B => X"DBDBDADADADADADADADADAD6D6B6B6B6B6B6B6B6B6B6B6D6D6D6D6D6DADAD6D6",
      INIT_2C => X"FBFBFBFBFBFBFBFBFBFBFBFBFBFBFBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_2D => X"D2D2D2D2D2D2D6D6D2D2D6D6F6F6F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADAFB",
      INIT_2E => X"F2F2F2F2F2F2D2D2D1B1AD898964444040402040646989ADB2D2D6D6D6D6D2D2",
      INIT_2F => X"F2D1CDAD896440402020204044648989ADD2D2D2D2F2F2F2F2F2F2F2F2F2F2F2",
      INIT_30 => X"D2D2D2CDADADADADADB1D2D2D2D2D2D2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2",
      INIT_31 => X"D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2",
      INIT_32 => X"B2B2D2D2D2B2B2B2B2B1B1B1B1B1B1B1ADADADADADADADADADADADB1B1B1B1D1",
      INIT_33 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6B6B6B6B6B2B2B2B2B2B2B2B2B2D2D6D6D2B2",
      INIT_34 => X"6D8D8D8D8D8D8D9192B2B2B6B6B6B6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_35 => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_36 => X"6D6D6D6D6D6D6D6D6D6D6969696D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_37 => X"6D6D6D6D6D6D494949496D6D6D6D6D929292929292B6B692929292B6B6929292",
      INIT_38 => X"D6D6D6D6D6D6D6D6B6B1B1B1B19191918D8D8D8D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_39 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_3A => X"D5D5D6D6D6D6D5B5B5D5D5D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_3B => X"F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_3C => X"F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6F6F6",
      INIT_3D => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6F6F6",
      INIT_3E => X"9191B1B1B1B1B1B1B1B2B2B2B1B1919191B1B1B1B1B1B2B2B6D6D6D6D6D6D6D6",
      INIT_3F => X"B1B1B1B1B1B1B1B1B1B1B19191919191918D8D91919191919191919191919191",
      INIT_40 => X"919191B1B1B19191919191B1B1B2B2B2B2B2B1B1B1B2B1B1B1B1B1B1B1B1B1B1",
      INIT_41 => X"9191B1B2B2B2B2B2B1B18D8D8D8D8D896969696969898D8D8D8D8D8D8D8D8D8D",
      INIT_42 => X"D6D6D6D6D6D6D6D6D6D6DADADAD6D6D6D6D6D6D6D6B6B6B6B6B6B6B2B2B2B1B1",
      INIT_43 => X"D6D6D6D6D6D6D6B6B6B292B2B2B2B2B2B2B6B6B6D6D6D6D6D6D6D6D6DADADAD6",
      INIT_44 => X"DADAD6D6D6D6D6DADADAD6D6D6B6B6B6B6B6B6B6B6D6D6D6DADADADADADAD6D6",
      INIT_45 => X"FBFBFBFBFBFBFBFBFBFBFBFBFBDBDBDBDBDBDADBDBDBDBDBDBDBDBDBDBDBDADA",
      INIT_46 => X"D2D2D2D2D2F6F6F6D6D6D6D6F6F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADAFB",
      INIT_47 => X"F2F2F2F2F2F2F2D2D2D1ADAD89896444402020404464898DAED2D2D2D6D6D2D2",
      INIT_48 => X"D2D1CDAD8989644020202020404464698DADD2D2D2D2D2F2F2F2F2F2F2F2F2F2",
      INIT_49 => X"D2D2ADADAD8989898DADB1D2D2D2D2D2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2",
      INIT_4A => X"B1B1D1D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2F2D2D2D2D2",
      INIT_4B => X"B2B2B2B2B2B2B2B2B1B1B1B1B1B1B1B1B1ADADADADADADADADADADADB1B1B1B1",
      INIT_4C => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6B6B6D6B6B2B2B2B2B2B2B2B2B2D6D6D6D2B2",
      INIT_4D => X"6D8D8D8D8D8D8D9192B2B2B6B6B6B6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_4E => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_4F => X"6D6D6D6D6D6D6D6D6D6D69696D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_50 => X"6D6D6D6D6D6D6D6D6D6D4949496D6D6D6D6D6D6D6D6D9292929292B6B6B6B692",
      INIT_51 => X"D6D6D6D6D6D6D6D6B6B1B1B1B1B1B1918D8D8D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_52 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_53 => X"D5D5D6D6D5D5B5B5B5B5B5B5D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_54 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D5D5",
      INIT_55 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_56 => X"D6D6D6D6D6D6D6D6D6D6F6F6F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_57 => X"919191B1B1B1B1B1B1B2B2B6B2B1B1B1B1B1B1B1B1B1B1B1B2B6D6D6D6D6D6D6",
      INIT_58 => X"B1B191B1B1B1B19191919191919191918D8D8D8D919191919191919191919191",
      INIT_59 => X"919191B1B1B1919191919191B1B2B2B2B2B2B1B1B1B1B1B19191919191B1B1B1",
      INIT_5A => X"B1B1B1B2B2B2B2B2B1B18D8D8D8D8D89696968696969898D8D8D8D8D8D8D8D8D",
      INIT_5B => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6B6B6D6D6B6B6B6B6B2B2B2B2B2B2B1B1",
      INIT_5C => X"D6D6D6D6D6D6B6B6B6B2929292B2B2B2B2B6B6B6D6D6D6D6DADADADADADADADA",
      INIT_5D => X"D6D6D6D6D6D6D6D6DADAD6D6D6D6B6B6B6B6B6D6D6D6DADADADADAD6D6D6D6D6",
      INIT_5E => X"FBFBFBFBFBFBFBFBFBFBFBFBFBDBDBDADADADADBDBDBDBDBDBDBDBDBDADAD6D6",
      INIT_5F => X"D2D2D2D2F6F6F6F6F6F6D6F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DAFBFB",
      INIT_60 => X"F2F2F2F2F2F2F2D2D2D2D1D1AD8989644020202040446589ADB2D2D2D2D2D2D2",
      INIT_61 => X"F2D2D2CDAD89644440202020204044646989ADD2D2D2D2D2D2F2F2F2F2F2F2F2",
      INIT_62 => X"D2CDADA989646464698DADD1D2D2D2D2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2",
      INIT_63 => X"B1B1B1D1D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2F2D2D2D2D2",
      INIT_64 => X"B2B2B2B2B2B1B1B1B1B1B1B1B1B1B1B1B1B1ADADADADADADADADADADADB1B1B1",
      INIT_65 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6B6B6D6D6D6B6B6B6B2B2B2B2B2D2D6D6D2B2",
      INIT_66 => X"8D8D8D8D8D8D9192B2B2B2B6B6B6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_67 => X"6D6D6D6969696D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_68 => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_69 => X"6D6D6D6D6D6D6D6D6D6D6D494949494949494949496D6D6D6D92929292929292",
      INIT_6A => X"D6D6D6D6D6D6D6D6D6B6B2B2B2B2B1B1918D8D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_6B => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_6C => X"D6D6D6D6D6D5B5B5B5B5B5B5D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_6D => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D5D5",
      INIT_6E => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_6F => X"D6D6D6D6D6D6D6D6D6D6F6F6F6D6D6D6D6D6D6D6D6D6D6D6D6D6F6D6D6D6D6D6",
      INIT_70 => X"91919191919191B1B1B2B2B6B2B2B1B1B1B1B1B1B1B1B1B1B2B2B2D2D6D6D6D6",
      INIT_71 => X"919191919191919191919191918D8D8D8D8D8D8D8D8D8D8D9191919191919191",
      INIT_72 => X"919191B1B191919191919191B1B1B2B2B1B19191919191919191919191919191",
      INIT_73 => X"B1B1B2B2B2B2B2B2B1918D8D8D8D8D896969686869696989898D8D8D8D8D8D8D",
      INIT_74 => X"D6D6DADAD6D6D6D6D6D6D6D6D6B6B6B6B6B6B6B6B6B6B2B2B2B2B2B2B2B1B1B1",
      INIT_75 => X"D6D6D6D6D6B6B6B6B2B2929292B2B2B2B2B2B6B6B6D6D6DADADADADADADADAD6",
      INIT_76 => X"D6D6D6D6D6D6D6D6DADADADAD6D6D6D6D6D6D6D6DADADADADADAD6D6D6D6D6D6",
      INIT_77 => X"FBFBFBFBFBFBFBFBFBFBFBFBFBDBDBDADADADADBDBDBDBDBDBDBDBDADAD6D6D6",
      INIT_78 => X"D2D6D6F6F6F6F6F6F6F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADADADAFBFB",
      INIT_79 => X"F2F2F2F2F2D1D2D2D2D2D2D2D1AD8969644020202040446589ADB2D2D2D2D2D2",
      INIT_7A => X"F2F2D2D2ADAD89644440202020204040646989ADD2D2D2D2D2F2F2F2F2F2F2F2",
      INIT_7B => X"D2CDAD896444444464698DADD1D2D2D2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2",
      INIT_7C => X"B1B1B1D1D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2",
      INIT_7D => X"B2B2B2B2B1B1B1B1B1B1B1B1B1B1B1B1B1B1ADB1ADADADADADADADADADADB1B1",
      INIT_7E => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6B6B2D2B2B2B2B2B2D2B2B2",
      INIT_7F => X"8D8D8D8D8D8D92B2B2B2B6B6B6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__92_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__92_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__92\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => addra(12),
      I1 => addra(10),
      I2 => addra(11),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__92_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__92\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => addrb(14),
      I1 => addrb(12),
      I2 => addrb(13),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__92_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized65\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized65\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized65\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized65\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__99_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__99_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"6D6D696969696D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_01 => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_02 => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D4949494949494949496D6D6D6D6D6D9292",
      INIT_03 => X"D6D6D6D6D6D6D6D6D6D6B6B6B6B2B2B291918D8D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_04 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DAD6",
      INIT_05 => X"D6D6D6D6D6D6B6B5B5B5B5D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_06 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D5D5D6",
      INIT_07 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_08 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6F6F6F6F6F6F6D6D6D6",
      INIT_09 => X"8D91919191919191B1B1B2B2B2B6B2B1B1B1B1B1B19191B1B2B1B1B1D2D6D6D6",
      INIT_0A => X"91919191919191919191918D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D91919191",
      INIT_0B => X"919191919191918D8D8D9191B1B1B1B1B1919191919191919191919191919191",
      INIT_0C => X"91B1B2B2B2B2B2B1B18D8D8D8D8D8D89696968686869696969698D8D8D8D8D91",
      INIT_0D => X"D6D6DAD6D6D6D6D6D6D6D6D6B6B6B6B6B6B6B6B6B6B2B2B2B2B2B2B2B1B19191",
      INIT_0E => X"D6D6B6B6B6B6B6B2B2929292B2B2B2B2B2B6B6B6D6D6D6DADADBDBDADADAD6D6",
      INIT_0F => X"D6D6D6D6D6D6D6DADADADADADAD6D6D6D6D6DADADADADADADAD6D6D6D6D6D6D6",
      INIT_10 => X"FBFBFBFBFBFBFBFBFBFBFBFBFBDBDBDBDADADADBDBDBDBDBDBDBDADAD6D6D6B6",
      INIT_11 => X"D6F6F6F6F6F6F6F6F6F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADADADAFBFB",
      INIT_12 => X"F2F2F2F2D1D1D1D2D2D2D2D2D2D2AD8969444020202040446589ADB2D2D2D6D6",
      INIT_13 => X"F2F2F2D2D2AD8D896440202020202020406489ADADD2D2D2D2D2D2F2F2F2F2F2",
      INIT_14 => X"D2ADAD89644040404464698DADD2D2D2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2",
      INIT_15 => X"B1B1B1D1D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2",
      INIT_16 => X"B2B2B2B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1ADB1B1B1ADADADADADADADADADB1",
      INIT_17 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2B2B2B2B2B2B2B2",
      INIT_18 => X"8D8D8D8D8D9192B2B2B6B6B6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_19 => X"6D6D696969696D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D8D",
      INIT_1A => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_1B => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D49496D494949496D6D6D69496D6D6D",
      INIT_1C => X"D6D6D6D6D6DADAD6D6D6D6D6D6B6B6B2B2B2918D8D8D8D8D6D6D6D6D6D6D6D6D",
      INIT_1D => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DAD6",
      INIT_1E => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_1F => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6B6B5B5B5D5D5D6D5D5D6",
      INIT_20 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_21 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6F6F6FAFAFAFAFAF6F6D6D6",
      INIT_22 => X"8D8D919191919191B1B1B1B1B1B2B1B1B1B1B1B1B19191B1B1B1B1B1B2D6D6D6",
      INIT_23 => X"919191919191918D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D91918D",
      INIT_24 => X"919191919191918D8D8D919191B1B1B191919191919191919191919191919191",
      INIT_25 => X"91B1B2B2B2B2B1B1918D8D8D8D8D8D89696968686869696989898D8D8D8D8D8D",
      INIT_26 => X"D6D6DAD6D6D6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B2B2919191B2B2B191919191",
      INIT_27 => X"D6D6B6B6B6B6B2B2B2B2B2B2B6B6B6B6B6B6B6D6D6D6DADADADADBDADADAD6D6",
      INIT_28 => X"B6D6D6D6D6D6D6DADADADADADADADADADADADADADADADADAD6D6D6D6D6D6D6D6",
      INIT_29 => X"FBFBFBFBFBFBFBFBFBFBFBFBFBFBDBDBDBDBDBDBFBDBDBDBDBDBDAD6D6D6B6B6",
      INIT_2A => X"F6F6F6F6F6F6F6F6F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADADADBFBFB",
      INIT_2B => X"F2F2F2F2D1D1D1D1D2D2D2D2D2D2D2AD896544402020204044698DADD2D2D6D6",
      INIT_2C => X"F2F2F2F2D2D2AD89696440202020202040446589ADADD2D2D2D2D2D2F2F2F2F2",
      INIT_2D => X"D2CDAD8964402020404464898DADD2D2D2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2",
      INIT_2E => X"B1D1D1D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2",
      INIT_2F => X"B2B2B2B2B2B2B2B1B1B1B1B1B1B1B1ADADADADADADADADADADADADADADB1B1B1",
      INIT_30 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6B2B2B2B2B2B2B2",
      INIT_31 => X"8D8D8D8D8D9192B2B2B2B6B6B6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_32 => X"6D6D696969696D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D8D",
      INIT_33 => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_34 => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D49496D6D6949696D6D49494949496D",
      INIT_35 => X"D6D6D6D6D6DADAD6D6D6D6D6D6D6B6B6B2B2B29292918D8D8D8D6D6D6D6D6D6D",
      INIT_36 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADA",
      INIT_37 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_38 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6B6B1B1B1B5B5D5D5D5D6",
      INIT_39 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_3A => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6F6FAFAFAFAFAFAFAF6F6D6",
      INIT_3B => X"8D8D91919191919191B1B1B1B1B1B1B1B1B1B1B1B19191B1B1B1B1B1B2D6D6D6",
      INIT_3C => X"9191919191918D8D8D8D918D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D",
      INIT_3D => X"8D9191919191918D8D8D919191B1B1B191919191919191919191919191919191",
      INIT_3E => X"91B2B2B2B2B191918D8D8D8D8D8D8D8969696868686969898D8D8D8D8D8D8D8D",
      INIT_3F => X"D6D6DAD6D6D6B6B6B6B6B6B6B6B2B6B6B6B6B6B2B29191919191B19191919191",
      INIT_40 => X"D6D6B6B6B6B6B6B2B6B6B6B6B6B6D6D6D6D6D6D6D6DADADADADADADADADAD6D6",
      INIT_41 => X"B6D6D6D6D6D6D6DADADADADADADADADADADADADADADADADAD6D6D6D6D6D6D6D6",
      INIT_42 => X"FBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBDBDBDBFBFBFBFBFBDBDBDAD6D6B6B6B6",
      INIT_43 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6FADADADADADADBFBFB",
      INIT_44 => X"F2F2F2D1D1D1D1D1D2D2D2D2D2D2D2AEAD89644440202020406489ADB2D2D2D6",
      INIT_45 => X"F2F2F2F2D2D2B1AD89694440202020202040446589ADADD2D2D2D2D2F2F2F2F2",
      INIT_46 => X"D2CDAD896440202020404464898DADD2D2D2F2F2F2F2F2F2F2F2F2F2F2F2F2F2",
      INIT_47 => X"B1D1D1D1D1D1D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2F2",
      INIT_48 => X"B2B2B2B2B2B2B2B2B1B1B1B1B1ADADADADADADADADADADADADB1B1B1B1B1B1B1",
      INIT_49 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6B2D6D6D6B2B2B2B2B2B2B2",
      INIT_4A => X"8D8D8D8D8D8D919292B2B2B2B6B6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_4B => X"6D6D696969696D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D8D",
      INIT_4C => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_4D => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D49494949496D6D6D4949494949494949",
      INIT_4E => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6B6B6B2B2B292929292928E8D6D6D6D6D6D",
      INIT_4F => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADA",
      INIT_50 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_51 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6B5B1B1B1B1B5B5B5B5B6",
      INIT_52 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_53 => X"D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6F6FAFAFAFAFAFAFAFAFAF6",
      INIT_54 => X"8D8D9191919191919191B1B1B191B1B1B1B1B2B1B1B191918DB1B2B2D2D6D6D2",
      INIT_55 => X"91918D8D8D8D8D8D8D919191918D8D8D6D6D6D6D6D6D8D8D8D8D8D8D8D8D8D8D",
      INIT_56 => X"8D8D919191918D8D8D8D919191B2B1B191919191919191919191919191919191",
      INIT_57 => X"B1B2B2B2B291918D8D8D8D8D8D8D8D89696968646869698D8D8D8D8D8D8D8D8D",
      INIT_58 => X"D6D6DAD6D6B6B6B6B6B6B6B6B6B2B6B6B6B6B2B2919191919191B191918D9191",
      INIT_59 => X"D6D6B6B6B6B6B6B6B6B6B6D6D6D6DADADADADADADBDBDBDADAD6D6DADADADAD6",
      INIT_5A => X"B6D6D6D6D6D6D6D6DADADADADADADADADADADADADADADADAD6D6D6D6D6D6D6D6",
      INIT_5B => X"FBFBFBDBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBDBDBDAD6D6B6B6B6B6",
      INIT_5C => X"D2D2D2D2D2D2D2D2D2D6D6D6D6D6D6D6D6D6D6F6F6F6FAFAFADADADADADADBFB",
      INIT_5D => X"D2D1D1D1D1D1D1D1D2D2D2D2D2D2D2D2AD8D8964444020204044698DB1D2D2D6",
      INIT_5E => X"D1D2D2F2D2D2D2ADAD89644440202020202040446489ADADD2D2D2D2F2F2F2D2",
      INIT_5F => X"D2D1AD89646440202020204464898DADD2D2D2D2F2F2F2F2F2F2F2F2F2F2F2F2",
      INIT_60 => X"B1D1D1D1D1D1D1D1D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2F2",
      INIT_61 => X"B2B2B2B2B2B2B2B2B1B1B1B1ADAD8D8D8D8D8D8D8DADADADADB1B1B1B1B1B1B1",
      INIT_62 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6B2B2B2B2D2D6B2B2B2B2B2B2B2",
      INIT_63 => X"8D8D8D8D8D8D8D8D9191B2B2B2B6B6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_64 => X"6D6D6D69696D6D6D6D6D6D6D6D6D6D6D6D6D696D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_65 => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_66 => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6949496D6D6D494949496D6D6D6D",
      INIT_67 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6B6B6B6B2B2B2B292929292928E8D6D6D6D6D",
      INIT_68 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADA",
      INIT_69 => X"B6B6B6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_6A => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6B6B6B1B1B1B1B1B5B5B5B5",
      INIT_6B => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_6C => X"D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6F6FAFAFAFAFAFAFAFAFA",
      INIT_6D => X"8D8D919191919191919191B1B1B1B1B1B1B1B1B1B1B1B18D8D91B1B1B2B2B2B2",
      INIT_6E => X"918D8D8D8D8D8D8D8D8D91918D8D8D6D6D6D6D6D6D6D6D6D8D8D8D8D8D8D8D8D",
      INIT_6F => X"8D8D8D8D8D8D8D8D8D8D91919191B2B191919191919191919191919191919191",
      INIT_70 => X"B2B2B2B2B191918D8D8D8D8D8D8D8D8D896969646869698D8D8D8D8D8D8D8D8D",
      INIT_71 => X"D6D6D6D6D6B6B6B6B6B6B6B6B6B6B6B6B6B6B292918D8D919191919191919191",
      INIT_72 => X"B6B6D6D6B6B6B6B6B6B6D6D6D6DADADADADBDBDBDBDBDBDADAD6D6D6DADAD6D6",
      INIT_73 => X"D6D6D6D6D6DADAD6D6DADADADADADADADADADADADADADAD6D6D6B6B6B6B6B6B6",
      INIT_74 => X"FBDBDBDBDBFBFBFBFBFBFBFBFBFBFBFBFBDBDBFBFBFBDBDBDBDAD6D6D6D6D6D6",
      INIT_75 => X"D2D2D2D2D2D2D2D2D2D6D6D6D6D6D6D6D6D6D6F6F6F6D6DADADAD6D6D6DADBDB",
      INIT_76 => X"D1D1D1D1D1D1D1D1D2D2D2D2D2D2D2D2D2ADAD89644440404064698DADD2D2D2",
      INIT_77 => X"D1D2D2D2D2D2D2D2AD8D89654420202020202040446489A9ADCDD2D2D2D2D2D2",
      INIT_78 => X"D2D2ADAD89644420202020204464698DADB2D2D2F2F2F2F2F2F2F2F2F2F2F2F2",
      INIT_79 => X"B1B1B1B1B1B1D1D1D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2",
      INIT_7A => X"B2B2B2B2B2B2B2B2B1B1B1ADADAD8D8D8D8D8D8D8D8DADADADADADADADB1B1B1",
      INIT_7B => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6B2B2B2B2B2D2D2B2B2B2B2B2B2B2",
      INIT_7C => X"6D6D8D8D8D8D8D8D8D9192B2B2B6B6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_7D => X"6D6D6D69696D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_7E => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_7F => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D4949696D6D4949496D6D6D6D6D",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__99_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__99_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__99\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => addra(10),
      I1 => addra(12),
      I2 => addra(11),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__99_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__99\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(14),
      I2 => addrb(13),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__99_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized66\ is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized66\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized66\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized66\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__93_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__93_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"D6D6D6D6D6D6D6D6D6D6B6B6B6B6B6B6B6B2B2B2B29292929292928E6D6D6D6D",
      INIT_01 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_02 => X"B5B5B6B6B6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_03 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6D6D6D6D6D6B6B6B1B1B1B1B1B1B5B5B5",
      INIT_04 => X"FAFAF6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6B6B6",
      INIT_05 => X"B1D2D6D6D2D1D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6FAFAFAFAFAFAFAFAFA",
      INIT_06 => X"8D8D8D919191919191919191B1B1B1B1B1B1B1B2B2B2B1918D8DB1B1B1B1B1B1",
      INIT_07 => X"8D8D8D8D8D8D8D8D8D8D8D8D8D8D6D6D6D6969696D6D6D6D6D6D6D8D8D8D8D8D",
      INIT_08 => X"8D8D8D8D8D8D8D8D8D9191919191919191919191919191919191919191919191",
      INIT_09 => X"B2B2B2B291918D8D8D8D8D8D8D8D8D8D896969646869898D8D8D8D8D8D8D8D8D",
      INIT_0A => X"D6D6D6D6D6B6B6B6B6B6B6B6B6B6B6B6B6B2B291918D8D9191919191919191B1",
      INIT_0B => X"B6B6D6D6D6D6D6D6D6D6D6D6D6D6DADADADBDBDBDBDBDADADAD6D6D6D6D6D6D6",
      INIT_0C => X"D6D6D6DADADADADADADADADADADADADADADADADADAD6D6D6B6B6B6B6B6B6B6B6",
      INIT_0D => X"DBDBDBDBDBDBDBDBDBDBFBFBDBDBDBDBDBDBDBDBDBDBDBDBDAD6D6D6D6D6D6D6",
      INIT_0E => X"D2D2D2D2D2D2D2D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADB",
      INIT_0F => X"D1D1D1D1D1D1D1D1F2F2F2D2D2D2D2D2D2D2ADAD896964446464898DADB1D2D2",
      INIT_10 => X"F2D2D2D2D2D2D2D2D2AD8D89644020202020202040406489ADADCDD2D2D2D2D2",
      INIT_11 => X"D2D2D2AD8D89444020202020204064898DADAED2F2F2F2F2F2F2F2F2F2F2F2F2",
      INIT_12 => X"B1B1B1B1B1B1D1D1D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2",
      INIT_13 => X"D2B2B2B2B1B2B1B1B1B1B1ADADADAD8D8D8D8D8D8D8DADADADADADADADADADAD",
      INIT_14 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6B2B2B2B2B2B2D2B2B2B2B2B2D2D2",
      INIT_15 => X"6D6D6D8D8D8D8D8D8D9192B2B2B2B6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_16 => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_17 => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_18 => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D69496D6D6D6D6D4949494949494969",
      INIT_19 => X"D6D6D6D6D6D6D6D6D6D6D6B6B6B6B6B6B2B2B2B29292929292928E8E6D6D6D6D",
      INIT_1A => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_1B => X"B1B1B5B5B6B6B6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_1C => X"B6D6D6D6B6B6B6B6B2B2B2B2B2B2B2B6B6B6D6D6B6B6B6B5B1B1B1B1B1B1B1B1",
      INIT_1D => X"FAFAFAFAFAF6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6B6B6B6",
      INIT_1E => X"B1B2D6D2B1B1D1D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6FAFAFAFAFAFAFAFA",
      INIT_1F => X"8D8D8D8D8D8D8D8D919191B1B1B1B1B1B1B1B1B1B2B6B2B18D8D8D91B1B1B1B1",
      INIT_20 => X"8D8D8D8D8D8D8D8D8D8D8D8D6D6D6969696969696969696D6D6D6D6D6D6D6D6D",
      INIT_21 => X"8D8D8D8D8D8D8D8D8D8D8D919191919191919191919191919191919191919191",
      INIT_22 => X"B2B2B2B291918D8D8D91918D8D8D8D8D896969686969898D896969698D8D8D8D",
      INIT_23 => X"D6D6D6D6B6B6B6B6B6B6B6B6B6B6B6B6B2B29291918D9191919191919191B1B2",
      INIT_24 => X"B6B6B6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADADADADADADADADADADADAD6D6D6",
      INIT_25 => X"D6D6DADADADADADADADADADADADADADADADAD6D6D6D6D6B6B6B6B2B2B2B2B2B2",
      INIT_26 => X"DBDBDADADADBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDAD6D6D6D6D6D6D6D6D6",
      INIT_27 => X"D2D2D2D2D2D2D2D2D6D6F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADA",
      INIT_28 => X"D1D1D1D1D1D1D1D2F2F2F2F2D2D2D2D2D2D2D2AEAD8989686869898DADB1D2D2",
      INIT_29 => X"F2F2F2D2D2D2D2D2D2D2AD8D69444040202020202040646589ADADCDD2D2D2D2",
      INIT_2A => X"D2D2D2D2AD8964444020202020204465898DADD2D2F2F2F2F2F2F2F2F2F2F2F2",
      INIT_2B => X"B1B1B1B1B1D1D1D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D1D2D2D2D2D2",
      INIT_2C => X"D2B2B2B1B1B1B1B1B1B1B1B1ADADADADAD8D8D8D8D8DADADADADADADADADADAD",
      INIT_2D => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6B2B2B2B2B2B2B2B2B2B2B2B2D2D6D6",
      INIT_2E => X"6D6D6D8D8D8D8D8D919292B2B2B6B6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_2F => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D696D6D",
      INIT_30 => X"696D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D696D6D6D6D6D6D6D6D6D6D6D",
      INIT_31 => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D69496D6D6D6D6D4949494949494949",
      INIT_32 => X"DAD6D6D6D6D6D6D6D6D6B6B6B6B6B6B2B2B2B2929292929292928E6E6D6D6D6D",
      INIT_33 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_34 => X"B1B1B1B5B5B6B6B6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_35 => X"D6D6D6B6D6D6D6B6B6B2B2B2B2B2B2B6B6B6B6B6B6B6B6B6B6B6B5B5B5B5B1B1",
      INIT_36 => X"FAFAFAFAFAFAFAFAFAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_37 => X"B1B1B1B1B1B1B1D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DAFAFAFAFAFAFAFA",
      INIT_38 => X"8D8D8D8D8D8D8D9191919191B1B1B1B1B1B1B1B1B2B6B2B2B1918D8D91B1B1B1",
      INIT_39 => X"8D8D8D8D8D8D8D6D6D6D6D6D6D6969696969696969696969696D6D6D6D6D6D6D",
      INIT_3A => X"8D8D8D8D8D8D8D8D8D8D8D91919191919191919191919191919191919191918D",
      INIT_3B => X"B2B2B291918D91919191918D8D8D8D8D898969696969898D896969696D8D8D8D",
      INIT_3C => X"D6D6D6B6B6B6B6B6B6B6B6B6B6B6B6B6B2B2919191919191B2B2B2B19191B1B2",
      INIT_3D => X"B6B6B6D6D6D6D6D6D6D6D6D6B6D6D6D6D6D6DAD6D6D6DADADADADAD6D6D6B6B6",
      INIT_3E => X"D6DADADADADBDADADADADADADBDADBDBDBDAD6D6D6B6B6B6B6B6B2B2B292B2B2",
      INIT_3F => X"DBDBDADADBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDAD6D6D6D6D6D6D6D6D6",
      INIT_40 => X"D2D2D2D2D2D2D2D6D6F6F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADA",
      INIT_41 => X"D2D2D2D1D1D2D2D2F2F2F2F2D2D2D2D2D2D2D2D2B2ADAD8D8D8DADADB1B1D2D2",
      INIT_42 => X"F2F2F2F2D2D2D2D2D2D2B2AD8D69654440202020204040648989ADCDD2D2D2D2",
      INIT_43 => X"D2D2D2D2ADAD89644440202020204044658989ADD2D2F2F2F2F2F2F2F2F2F2F2",
      INIT_44 => X"B1B1B1B1D1D1D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D1D2D2D2D2D2",
      INIT_45 => X"D2B2B1B1B1B1B1B1B1B1B1B1ADADADADADAD8DADAD8D8D8D8D8D8D8D8DADADAD",
      INIT_46 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6B2B2B2B2B2B2B2D2D2D2B2B2D2D2D2",
      INIT_47 => X"6D6D6D8D8D8D919292B2B2B2B2B6B6B6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_48 => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_49 => X"696D6D6D6D6D6D69696D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_4A => X"6D6D6D6D6D6D6D6D6D6D6D6D69696D6D6D6D6D6D6D6D6D6D4949494949494949",
      INIT_4B => X"D6D6D6D6D6D6D6D6B6B6B6B6B2B2B2B2B2B2929292929292928E8E6D6D6D6D6D",
      INIT_4C => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_4D => X"B1B1B1B1B5B6B6B6B6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_4E => X"D6D6B6B6D6D6D6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6B6B6B6B6B5B5B5",
      INIT_4F => X"FAFAFADADAFAFAFAFAFAFAFADAD6D6D6D6D6D6D6D6D6D6D6D6D6B6D6D6D6D6D6",
      INIT_50 => X"B1B1B1B1B1B1B1B1D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADAFAFAFAFA",
      INIT_51 => X"6D8D8D8D8D8D91919191919191B1B1B1B19191B1B1B2B6B6B6B1918D8D8D91B1",
      INIT_52 => X"8D8D8D8D8D8D6D6D6D6D696969696969696969696969686869696D6D6D6D6D8D",
      INIT_53 => X"8D8D8D8D8D8D8D8D8D8D8D91919191919191919191919191919191919191918D",
      INIT_54 => X"B2919191918D9191919191B1AD8D8D8D8D89696969696989696969698D8D8D8D",
      INIT_55 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B2B2929191919191B2B2B2B2B291919191",
      INIT_56 => X"B6B6B6B6D6D6D6D6D6D6D6B6B6B6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6B6B6B6",
      INIT_57 => X"DADADADADADBDBDBDBDBDBDBDBDBDBFBDBDAD6D6B6B6B6B6B6B2B2929292B2B2",
      INIT_58 => X"DBDBDBDBDBDBDBDADBDBDBDBDBFBFBDBDBDBDBDBDBDBDBDAD6D6D6D6DADADADA",
      INIT_59 => X"D2D2D2D2D2D2D2D6F6F6F6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADAD6D6D6DADB",
      INIT_5A => X"F2F2F2D1D1D2D2F2F2F2F2F2F2D2D2D2D2D2D2D2D2D2D2D2B1B1B1B1D2D2D2D2",
      INIT_5B => X"F2F2F2F2F2D2D2D2D2D2D2B2AD8D896544402020204040646489A9CDD2D2D2D2",
      INIT_5C => X"D2D2D2D2D2B18D89644420202020204044656589ADD2D2F2F2D2D2F2F2F2F2F2",
      INIT_5D => X"B1B1B1D1D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2",
      INIT_5E => X"B2B2B1B1B1B1B1B1B1B1B1ADADADADADADADADADADAD8D8D8D8D8D8D8DADADAD",
      INIT_5F => X"D6D6D6D6D6D6D6D6B2D2D6D6D6B6B6B6B2B2B2B2B2B2B2B2D2D2D2B2B2B2D2B2",
      INIT_60 => X"6D6D8D8D8D8D92B2B2B2B2B2B2B6B6B6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_61 => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_62 => X"6D6D6D6D6D6D6D69696D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_63 => X"6D6D6D6D6D6D6D6D6D6D6D6D69696D6D6D6D6949496D6D6D4949494949494949",
      INIT_64 => X"D6D6D6D6D6D6D6D6B6B6B2B2B2B2B2B2929292928E8E8E8E8E8E6E6D6D6D6D6D",
      INIT_65 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_66 => X"B5B5B5B5B5B5B6B6B6B6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_67 => X"D6D6D6D6D6D6D6D6D6D6B6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6B6B6B6B6",
      INIT_68 => X"DADADADADAFAFAFAFAFAFAFAFAFAD6D6D6D6D6D6D6D6D6D6B6B6D6D6D6D6D6D6",
      INIT_69 => X"B1B1B1B1B1B1B1B1D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADADADAFA",
      INIT_6A => X"6D8D8D8D8D8D919191B1B1B1919191B1B1B191B1B1B1B2B2B6B2B1B1B1919191",
      INIT_6B => X"8D8D8D8D8D8D6D69696969696868686869696969696969696969696D6D6D8D8D",
      INIT_6C => X"8D8D8D8D8D8D8D8D8D8D8D8D8D91919191919191919191919191919191919191",
      INIT_6D => X"B29191919191919191B1B1B1B18D8D8D8969696464696969696969698D8D8D8D",
      INIT_6E => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B2B2B292929191919191B2B29291919191B2",
      INIT_6F => X"B6B6B6B6D6D6D6D6D6D6D6D6D6D6D6D6DAD6D6D6D6D6D6D6D6D6B6B6B6B6B6B6",
      INIT_70 => X"DADADADADADBDBDBDBDBDBDBDBDBDBDBDBDAD6D6B6B6B6B6B2B292929292B2B6",
      INIT_71 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBFBFBDBDBDBDBDBDBDBDBDADAD6DADADADADADA",
      INIT_72 => X"D1D1D2D2D2D2D2D6F6F6F6F6D6D6D6D6D6D6D6D6D6D6D6D6DADADAD6D6D6DADB",
      INIT_73 => X"F2F2F2D2D2F2F2F2F2F2F2F2F2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2",
      INIT_74 => X"F2F2F2F2F2D2D2D2D2D2D2D2B2AD8D696440202020404040646489ADD2D2D2D2",
      INIT_75 => X"D2D2D2D2D2B2AD8D696444202020202040446489ADCED2D2D2D2F2F2F2F2F2F2",
      INIT_76 => X"B1B1B1D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2",
      INIT_77 => X"B2B2B1B1B1B1B1B1B1B1B1ADADADADADAD8D8DADAD8D8D8D8D8DADADADADADB1",
      INIT_78 => X"D6D6D6D6D6D6D6D6B2D2D6D6D6B6B6B6B2B2B2B2B2B2B2D2D2B2B2B2B2B2B2B2",
      INIT_79 => X"6D6D8D8D8D8D91929292B2B2B2B2B6B6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_7A => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_7B => X"6D6D6D6D6D6D6D69696D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_7C => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D69494949696D694949494949494949",
      INIT_7D => X"D6D6D6D6D6D6D6B6B6B2B2B1B191919291918D8D8D8D8D8D8D6D6D6D6D6D6D6D",
      INIT_7E => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADADADAD6D6",
      INIT_7F => X"B6B6B6B6B6B6B6B6B6B6B6B6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => DOBDO(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__93_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__93_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__93\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => addra(12),
      I1 => addra(10),
      I2 => addra(11),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__93_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__93\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => addrb(14),
      I1 => addrb(12),
      I2 => addrb(13),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__93_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized67\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized67\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized67\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized67\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__9_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__9_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6B6B6",
      INIT_01 => X"DADADADADAFAFAFAFAFAFAFAFAFAFADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_02 => X"91B1B1B1B1B1B1B1D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADADADA",
      INIT_03 => X"6D8D8D8D8D8D919191B1B1B19191919191B1B1B1B1B1B1B2B6B6B2B1B1B1B191",
      INIT_04 => X"8D8D8D8D8D6D6D69696969686868686869696969696969696969696D6D6D8D8D",
      INIT_05 => X"8D8D8D8D8D918D8D8D8D8D8D8D9191919191919191919191919191919191918D",
      INIT_06 => X"B2B2919191919191B1B2B2B1AD8D8D8D8969696464646969696969698D8D8D8D",
      INIT_07 => X"B6B6B6B6B6B2B2B2B6B6B6B6B6B2B2B29292929291919191919191919191B2B2",
      INIT_08 => X"B6B6B6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6B6B6B6B6B6B6B6B6B6",
      INIT_09 => X"DBDBDBDADADBDBDBDBDBDBDBDADADADBDADAD6D6B6B6B6B2B2B2B29292B2B2B6",
      INIT_0A => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDADADADBDBDBDB",
      INIT_0B => X"D2D2D2D2D2D2D6D6F6F6F6F6D6D6D6D6D6D6D6D6D6D6D6D6DADADAD6D6D6DADB",
      INIT_0C => X"F2F2D2D2D2F2F2F2F2F2F2F2F2F2F2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2",
      INIT_0D => X"F2F2F2F2D2D2D2D2D2D2D2D2D2D2AD896564404040404040406489ADD1D2D2D2",
      INIT_0E => X"D2D2D1D2D2D2B2AD8D694444202020202040446989ADCED2D2D2F2F2F2F2F2F2",
      INIT_0F => X"B1B1B1D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2F2",
      INIT_10 => X"B2B1B1B1B1B1B1B1B1B1ADADADADAD8D8D8D8DADAD8D8D8DADADADADADADB1B1",
      INIT_11 => X"D6D6D6D6D6D6D6D6D2D6D6D6D6D6B6B6B6B2B2B2B2B2B2D2D2B2B2B2B2B2B2B2",
      INIT_12 => X"6D6D8D8D8D8D8D8D8D9192B2B2B6B6B6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_13 => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_14 => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_15 => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6949696D6D6D6D4949494949494949",
      INIT_16 => X"D6D6D6D6D6D6D6B6B6B2B1B1919191918D8D8D8D8D8D8D6D6D6D6D6D6D6D6D6D",
      INIT_17 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADADADADADADADADADADADADAD6",
      INIT_18 => X"D6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_19 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_1A => X"DADAD6DADADADAFAFAFAFAFAFAFAFADADADADADAD6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_1B => X"9191B1B1B1B1B1B1D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADADA",
      INIT_1C => X"8D8D8D8D8D8D91919191B1919191919191B1B1B1B191B1B1B2B6B6B6B2B1B191",
      INIT_1D => X"8D8D8D6D6D6969696969686868686869696969696D6D6969696968696D6D8D8D",
      INIT_1E => X"8D8D8D8D8D8D8D8D8D8D8D8D8D91919191918D91919191919291919191918D8D",
      INIT_1F => X"B2B2B2B2B2B2B2B2B2B2B1B18D8D8D89696969646464696969696969696D6D6D",
      INIT_20 => X"B6B6B6B6B29292B2B2B6B6B6B6B29292929292B292929191919191919192B2B2",
      INIT_21 => X"B6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6B6B6D6D6D6D6D6D6D6B6B6B6B6B6",
      INIT_22 => X"DBDBDBDADADADADBDBDBDADADAD6DADAD6D6D6B6B6B6B2B2B2B2B2B2B2B2B6B6",
      INIT_23 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFBDB",
      INIT_24 => X"D2D2D2D2D2D2D6D6F6F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADB",
      INIT_25 => X"D2D2D2D1D2F2F2F2F2F2F2F2F2F2F2F2F2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2",
      INIT_26 => X"F2F2D2D2D2D2F2F2D2D2D2D2D2D2D2AD8965644040404040406489ADCDD2D2D2",
      INIT_27 => X"F2D2CDD2D2D2D2D2AD8D694444202020202040648989ADCED2D2D2F2F2F2F2F2",
      INIT_28 => X"B1B1B1D1D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2F2",
      INIT_29 => X"B2B2B1B1B1B1B1B1ADADADADADAD8D8DAD8D8D8D8D8D8DADADADADADADB1B1B1",
      INIT_2A => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6B6B6D6B2B2B2B2B2B2D2D2B2B2B2B2B2B2B2",
      INIT_2B => X"6D6D8D8D8D8D8D8D8D8D8D92B2B6B6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_2C => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_2D => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_2E => X"6D6D6D4D4D4D4D6D6D6D6D6D6D6D6D6D6D6D696D6D6D6D6D4949494949494949",
      INIT_2F => X"D6D6DAD6D6D6D6B6B6B2B1B19191918D8D8D8D8D8D8D8D6D6D6D6D6D6D6D6D6D",
      INIT_30 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADADADADADADADADADADADADADADA",
      INIT_31 => X"D6D6D6D6B6B6B6B6B6B6B6D6D6B6B6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_32 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6B6B6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_33 => X"DADADAD6D6D6D6D6DADAFAFAFAFAFAFAFAFAFAFADADAD6D6D6D6D6D6D6D6D6D6",
      INIT_34 => X"B1B1B1B1B1B1B1B1B1D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADADADADA",
      INIT_35 => X"8D8D8D8D8D8D91919191919191919191B1B1B1B1B191B1B1B2B6B6B6B6B2B1B1",
      INIT_36 => X"8D6D6D696969696969696868686869696969696D6D6D6D6D69696869696D6D8D",
      INIT_37 => X"696D8D8D8D8D8D8D8D8D8D8D8D8D9191918D8D8D8D919191919191918D8D8D8D",
      INIT_38 => X"B2B2B2B2B2B2B2B2B2B1918D8D8D8D8969696964646464646464646969696969",
      INIT_39 => X"B6B6B6B29292929292B2B2B2B2929292929292B2B29292919191919191B2B2B2",
      INIT_3A => X"D6D6D6D6D6D6D6D6D6D6D6D6B6B6B6B6B6B6B2B6B6B6B6B6D6D6D6B6B6B6B6B6",
      INIT_3B => X"DBDBDADADADADADADADADADAD6D6D6D6D6D6B6B6B6B2B2B2B2B2B2B2B6B6B6B6",
      INIT_3C => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDADADADBDBDBFBFBFBDBDBDBFBFBFBFB",
      INIT_3D => X"D2D2D2D2D6D6F6F6F6F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADB",
      INIT_3E => X"D2D2D2D2D2F2F2F2F2F2D2D2F2F2F2F2F2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2",
      INIT_3F => X"F2F2D2D2D2F2F2F2D2D2D2D2D2D2D2CEAD89896460404040406489ADCDD2D2D2",
      INIT_40 => X"D2D2CDD2D2D2D2D2B2AD8D694440202020204044646989ADCED2D2D2F2F2F2F2",
      INIT_41 => X"B1B1B1B1B1B1B1D1D1D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2F2",
      INIT_42 => X"B2B1B1B1B1B1B1ADADADADAD8D8D8D8DADADADAD8D8D8DADADADADADADADADB1",
      INIT_43 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_44 => X"6D6D6D8D8D8D8D6D8D8D8D92B2B6B6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_45 => X"6D6D6D696D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_46 => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_47 => X"6D6D4D4D4949496D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D4949494949494949",
      INIT_48 => X"D6D6DADADAD6D6B6B6B2B1B19191918D8D8D8D8D8D8D6D6D6D6D6D6D6D6D6D6D",
      INIT_49 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADADADADADADADADADADADADADADADA",
      INIT_4A => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_4B => X"D6D6D6D6B6B6B6D6D6D6D6D6D6D6D6D6D6B6B6B6B6B6D6D6D6D6D6D6D6D6D6D6",
      INIT_4C => X"DADADAD6D6D6D6D6D6D6DADADAFAFAFAFAFAFAFAFAFADADAD6D6D6D6D6D6D6D6",
      INIT_4D => X"B1B1B1B1B18DB1B1B1B2D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADADADADADADA",
      INIT_4E => X"8D8D8D8D8D8D8D919191919191919191B1B1B1B1B1B1B1B1B2B6B6B6B6B6B2B1",
      INIT_4F => X"6D696969696969696968686868696969696D6D6D6D6D6D6D69696868696D6D6D",
      INIT_50 => X"69696D8D8D8D8D8D8D8D8D8D8D8D8D918D8D8D8D8D8D8D919191918D8D8D8D6D",
      INIT_51 => X"B2B2B2B2B2B2B2B2B2918D8D8D8D8D8969696964444444444444444469696969",
      INIT_52 => X"B6B692929191919191929292929292929292929292929292B2B292929292B2B2",
      INIT_53 => X"D6D6D6D6D6D6D6D6B6B6B6B6B6B6B6B2B2B2B2B2B2B6B6B6B6B6B6B6B6B6B6B6",
      INIT_54 => X"DBDBDADADADADADADADAD6D6D6D6D6D6D6B6B6B6B2B2B2B2B2B2B6B6B6B6B6D6",
      INIT_55 => X"DBDBDBDBDBDBDBDBDBDBDBDADADBDBDAD6D6D6DADBDBFBFBFBFBDBFBFBFBFBFB",
      INIT_56 => X"D2D2D2D6D6F6F6F6F6F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADB",
      INIT_57 => X"D2D2D2D2D2F2F2F2F2F2D2D2D2F2F2F2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2",
      INIT_58 => X"F2F2D2D2F2F2F2F2D2D2D2D2D2D2D2D2D2ADA989646060646484A9ADCDD2D2D2",
      INIT_59 => X"D2D2D1D2D2D2D2D2D2B2AD89694440202020204044646989ADCED2D2D2F2F2F2",
      INIT_5A => X"B1B1B1ADADADADB1B1D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2",
      INIT_5B => X"B2B1B1B1B1B1B1ADADADAD8D8D8D8D8DADADADAD8D8DADADADADADADADADADAD",
      INIT_5C => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_5D => X"6D6D6D8D8D8D8D8D8D8D8D92B2B6B6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_5E => X"6D6D6969696D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_5F => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_60 => X"6D6D4D494949494D6D6D6D6D6D6D6D6D6D6D49496D6D6D6D4949494949494949",
      INIT_61 => X"DADADADADAD6D6D6B6B6B2B1B19191918D8D8D8D8D8D6D6D6D6D6D6D6D6D6D6D",
      INIT_62 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADADADADADADADADADADADADADADADA",
      INIT_63 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_64 => X"D6D6D6B6B6B6B6B6B6B6B6D6D6D6D6D6D6B6B6B6B6B6B6D6D6D6D6D6D6D6D6D6",
      INIT_65 => X"DADADAD6D6D6D6D6D6D6D6D6D6DADADAFAFAFAFAFAFAFADADADAD6D6D6D6D6D6",
      INIT_66 => X"B1B1B1B1918D91B1B1B2D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADADADADADADA",
      INIT_67 => X"8D8D8D91918D8D8D9191919191919191B1B1B1B1B1B1B1B2B2B6B6B6B6B6B6B2",
      INIT_68 => X"6969696969486969686868686969696969696D696D6D6D6D6D69686868696D6D",
      INIT_69 => X"69696D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D6D6D69",
      INIT_6A => X"B2B2B2B2B2B2B2B291918D8D8D8D8D8969696444444444444444444444696969",
      INIT_6B => X"B2929291919191919191919191929292929291919192B2B2B2B2B292929192B2",
      INIT_6C => X"D6D6D6D6D6B6B6B6B6B6B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B6B6B6B6",
      INIT_6D => X"DBDBDADAD6D6DADAD6D6D6D6D6B6B6B6B6B6B6B2B2B2B2B2B2B6B6B6B6B6D6D6",
      INIT_6E => X"DBDBDBDBDBDBDBDBDBDBDAD6D6DADAD6D6D6D6D6DBDBFBFBFBFBFBFBFBFBFBFB",
      INIT_6F => X"D2D2D2D6D6F6F6F6F6F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADB",
      INIT_70 => X"F2F2F2F2F2F2F2F2F2F2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2",
      INIT_71 => X"F2F2F2F2F2F2F2F2D2D2D2D2D2D2D2D2D2D2ADA98984848489A9ADCDD2F2F2F2",
      INIT_72 => X"D2D2D2D2D2D2D2D2D2D2B2AD89694440202020204040646989ADD2D2D2F2F2F2",
      INIT_73 => X"ADADADADADADADADB1D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2",
      INIT_74 => X"B2B2B1B1B1B1B1B1ADADAD8D8D8D8D8D8D8D8D8D8D8DADADADADADADADADADAD",
      INIT_75 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_76 => X"6D6D6D6D8D8D8D8D8D9191B2B2B2B6B6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_77 => X"6D6D696969696D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D69696D6D6D6D6D",
      INIT_78 => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_79 => X"6D6D4D49494949494D6D6D6D6D6D6D6D4949494949496D494949494949494949",
      INIT_7A => X"DADADADADADAD6D6B6B6B6B2B2B29291918D8D8D8D8D6D6D6D6D6D6D6D6D6D6D",
      INIT_7B => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADADADADADADADADADADADADADADADA",
      INIT_7C => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_7D => X"D6D6D6D6B6B6B6B6B6B6B6B6B6D6D6D6B6B6B6B6B6B6B6D6D6D6D6D6D6D6D6D6",
      INIT_7E => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADAFAFAFAFAFAFAFADADADAD6D6D6D6",
      INIT_7F => X"B2B1B1B1918D91B1B1B2D6D6D6B6D6D6D6D6D6D6D6D6D6D6DADADADADADADADA",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__9_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__9_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => addra(10),
      I1 => addra(12),
      I2 => addra(11),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__9_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(14),
      I2 => addrb(13),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__9_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized68\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized68\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized68\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized68\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__10_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__10_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"8D8D8D91918D8D8D9191919191919191B1B1B1B1B1B2B2B2B1B2B6B6D6D6B6B6",
      INIT_01 => X"6969696969496969686868686969696969696969696D6D6D6D69696868696D6D",
      INIT_02 => X"4969696D8D8D8D8D8D8D8D8D8D8D91918D8D8D8D8D8D8D8D8D8D8D8D6D6D6969",
      INIT_03 => X"B2B2B2B2B2B2B29291918D8D8D8D8D8969694444444040404044444444484848",
      INIT_04 => X"92929191918D8D919191919191929292929291919192B2B2B6B2B29291919192",
      INIT_05 => X"D6D6D6D6B6B6B6B6B2B2929292929292B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_06 => X"DBDBDADADAD6D6D6D6D6D6D6D6B6B6B6B2B2B2B2B6B6B6B6B6B6B6B6B6B6D6D6",
      INIT_07 => X"DBDBDBDBDBDBDBDBDBDBDAD6D6DAD6D6D6D6D6D6DBDBFBFBFBFBFBFBFBFBFBDB",
      INIT_08 => X"D2D2D2D2D6D6F6F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DBDB",
      INIT_09 => X"F2F2F2F2F2D2D2F2F2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2",
      INIT_0A => X"F2F2F2F2F2F2F2F2D2D2D2F2F2F2D2D2D2D2CDADA9A9A9A9ADADCDD1D2F2F2F2",
      INIT_0B => X"D2D2D2D2D2D2D2D2D2D2D2AD8D8965444020202020204064898DADD2D2D2F2F2",
      INIT_0C => X"ADADADADADADB1B1D1D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2",
      INIT_0D => X"B2B2B1B1B1B1B1B1B1ADAD8D8D8D8D8D8D8D8D8D8D8D8DADADADADADADADADAD",
      INIT_0E => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_0F => X"6D6D6D8D8D8D8D8D919192B2B2B2B2B6B6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_10 => X"6D6D6969696D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D69696D6D696D6D",
      INIT_11 => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_12 => X"6D6D4D4D49494949496D6D6D6D494949494949494949494949494949496D4949",
      INIT_13 => X"DADADADADADAD6D6D6B6B6B6B2B2B29291918D8D8D8D8D6D6D6D6D6D6D6D6D6D",
      INIT_14 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADADADADADADADADADADADADADADADADA",
      INIT_15 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_16 => X"D6D6D6D6D6D6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6D6D6D6D6D6D6D6",
      INIT_17 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADAFAFAFBFBFBFADADADADAD6D6",
      INIT_18 => X"B6B2B1B1B18D91B1B1B1D6D6D6B6B6D6D6D6D6D6D6D6D6D6D6DADADADADAD6D6",
      INIT_19 => X"8D8D8D8D91918D919191919191919191919191B1B1B2B2B2B1B2B6B6D6D6B6B6",
      INIT_1A => X"6969696969696969686868696969696969696969696D6D6D6D6D696969696D6D",
      INIT_1B => X"4448696D6D8D8D8D8D8D8D8D8D9191918D8D8D8D8D8D8D8D8D8D6D6D69696969",
      INIT_1C => X"929292919191919191918D8D8D8D8D8969644444402020202020204444444444",
      INIT_1D => X"929291919191918D8D8D8D9191929292929291919191B2B2B6B2929191919191",
      INIT_1E => X"D6D6D6B6B6B6B6B2929291918D8D8D91919292929292B2B2B2B2B2B2B2B2B292",
      INIT_1F => X"DBDADADADADAD6D6D6D6D6D6B6B6B2B2B2B2B2B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_20 => X"DBDBDBDBDBDBDBDBDBDBD6D6D6D6D6D6D6D6D6DADBDBFBFBFBFBFBFBFBFBDBDB",
      INIT_21 => X"D2D2D2D2D2D2D2D2D2D2D2D2D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DBDB",
      INIT_22 => X"F2F2F2F2F2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2",
      INIT_23 => X"D2D2F2F2F2F2F2F2F2D2F2F2F2F2F2D2D2D2CDCDCDADADCDCDCDD2D2D2F2F2F2",
      INIT_24 => X"D2D2D2F2F2D2D2D2D2D2D2D2AD8D896440402020202040446489ADADD2D2D2F2",
      INIT_25 => X"ADADADADADB1D1D2D2D2D2D1D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2",
      INIT_26 => X"B2B2B1B1B1B2B2B2B2B1AD8D8D8D8D8D8D8D8D8D8D8D8D8DADADADADADADADAD",
      INIT_27 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_28 => X"6D6D6D8D8D8D8D919192B2B2B2B2B2B2B6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_29 => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D696969",
      INIT_2A => X"6D6D6D6D6D6D6D6D6D6D6D696969696D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_2B => X"6D6D4D4D4D4D49494D6D6D494949494949494949496D6D6D6D49494949494949",
      INIT_2C => X"DADADADADAD6D6D6D6B6B6B6B6B2B2B2929191918D8D8D8D6D6D6D6D6D6D6D6D",
      INIT_2D => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADADADADADADADADADADADADADADADADA",
      INIT_2E => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_2F => X"DADAD6D6D6D6D6D6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6D6D6D6D6",
      INIT_30 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6B6D6D6D6D6D6D6DAFAFAFBFBFBFAFADADADADA",
      INIT_31 => X"B6B6B6B1B1B1B1B1B1B1B6B6B6B6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_32 => X"8D8D8D91919191919191919191919191919191B1B1B2B2B2B1B2B6B6D6D6D6B6",
      INIT_33 => X"69696969696969696969696969696D6D69696969696D6D6D6D6D6D6D6D6D6D6D",
      INIT_34 => X"44444969696D6D6D6D6D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D6D696969696969",
      INIT_35 => X"9292929191919191918D8D8D8D8D896964444444404040404440204444444444",
      INIT_36 => X"9292929191919191919191919192929292929191919192B2B292919191919191",
      INIT_37 => X"B6B6B6B6B6B6B29291918D8D8D8D8D919192929292B2B2B2B2B2B2B2B2B29292",
      INIT_38 => X"DADADADADAD6D6D6D6D6B6B6B6B2B2B2B2B2B6B6B6D6D6D6D6D6D6D6D6B6B6B6",
      INIT_39 => X"DBDBDBDBDBDBDBDBDBDBDAD6D6DADAD6D6D6D6DBDBDBFBFBFBFBFBFBFBDBDBDA",
      INIT_3A => X"D2D2D2D2D2D2D2D2D2D2D2D2D2D6D6D6D6D6D6D6D6D6D6D7D7D7D6D6D6D6DBDB",
      INIT_3B => X"F2F2F2F2F2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2",
      INIT_3C => X"D2D2F2F2F2F2F2F2F2F2F2F2F2F2F2F2D2D2D2D2CDCDCDD1D2D2D2D2D2F2F2F2",
      INIT_3D => X"D2D2D2F2F2D2D2D2D2D2D2D2B2AD8D896444402020202040446489ADADD2D2D2",
      INIT_3E => X"ADADADADB1B1B1D2D2D2D1D1D1D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2",
      INIT_3F => X"B2B2B1B1B2B2B2B2B2B2AD8D8D8D8D8D8D8D8D8D8D8D8D8DADADADADADADADAD",
      INIT_40 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_41 => X"6D6D6D8D8D8D8D919292B2B2B2B2B2B2B6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_42 => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D69696D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_43 => X"6D6D6D6D6D6D6D6D6D6D6D696969696D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_44 => X"6D6D4D4D4D4D4D4D6D6D6D494949494949494949496D6D6D6D6D494949494949",
      INIT_45 => X"DADADADAD6D6D6D6D6B6B6B6B6B6B2B2B2929292918D8D8D8D6D6D6D6D6D6D6D",
      INIT_46 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6DADADADADADADADADADADADADADADADADADADA",
      INIT_47 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_48 => X"DADADADADAD6D6D6D6D6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6",
      INIT_49 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6B6B6B6B6B6B6D6D6DADAFAFBFBFAFAFAFADADA",
      INIT_4A => X"D6D6D6B6B1B1B1B1B1B1B2B2B6B6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_4B => X"8D8D8D919191919191919191919191919191B1B1B1B1B2B2B2B2B2B6B6D6D6D6",
      INIT_4C => X"6969696969696969696969696D6D6D6D6D6969696D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_4D => X"444448496969696969696D6D8D8D8D8D8D8D8D8D8D8D8D6D6D69696969696969",
      INIT_4E => X"9292929191919191918D8D8D8D8D696944444444444044444444444444444444",
      INIT_4F => X"9292929191919191919191919192929292929191919292929291919191919191",
      INIT_50 => X"B6B6B6B6B2B292918D8D8D919191919192929292B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_51 => X"DADADADADAD6D6D6D6D6B6B6B6B2B2B2B2B2B6D6D6D6D6D6D6D6D6D6D6B6B6B6",
      INIT_52 => X"FBFBDBDBDBDBDBDBDBDBDBD6D6DBDADAD6D6DADBDBFBFBFBFBFBFBFBFBDBDBDA",
      INIT_53 => X"D2D2D2D2D2D2D2D2D2D2D2D2D6D6D6D6D6D6D6D6D6D6D7DBDBDBD6D6D6DBDBDB",
      INIT_54 => X"F2F2F2F2F2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D1D1D2",
      INIT_55 => X"D2D2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2D2D2D2D2D2F2D2F2F2F2F2",
      INIT_56 => X"D2D2D2F2F2D2D2D2D2D2D2D2D2D2AEAD896440202020202040446489ADCDD2D2",
      INIT_57 => X"ADADADADADB1B1B1B1B1D1D1D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2",
      INIT_58 => X"B2B2B1B1B2B2B2B2B2B1AD8D8D8D8D8D8D8D8D8D8D8D8D8DADADADADADADADAD",
      INIT_59 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_5A => X"6D6D6D8D8D8D8D91929292B2B2B2B2B2B6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_5B => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6969696D6D6D6D6D6D6D6D6D6D6D",
      INIT_5C => X"6D6D6D6D6D6D6D6D6D6D6D69696D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_5D => X"6D6D6D4D4D4D6D6D6D6D6D494949494949494949496D6D6D6D6D6D6D6D4D4949",
      INIT_5E => X"DADADADAD6D6D6D6D6D6B6B6B6B6B6B2B2B2B2929292918D8E6D6D6D6D6D6D6D",
      INIT_5F => X"D6D6D6D6DADAD6D6D6D6DADADADADADADADADADADADADADADADADADADADADADA",
      INIT_60 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_61 => X"DADADADADADADAD6D6D6D6D6B6B6B6D6D6D6D6B6B6B6B6B6B6B6B6B6B6B6B6D6",
      INIT_62 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6B6B6B2B6B6D6D6DADAFAFAFAFAFAFAFA",
      INIT_63 => X"D6D6D6D6B6B2B1B1B1B1B1B2B2B6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_64 => X"8D8D8D9191919191919191919191919191B1B1B1B1B1B1B1B2B1B1B2B6D6D6D6",
      INIT_65 => X"696969696969696969696D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D8D8D",
      INIT_66 => X"4444484848484448486969696D8D6D6D6D6D6D6D6D6D6D6D6969494949494969",
      INIT_67 => X"B292929191929191918D8D8D8D69694444444444444444444444444444444444",
      INIT_68 => X"B2929292929291919191919192929292929291919292919191918D8D91919192",
      INIT_69 => X"B6B6B6B2B292918D8D8D8D9192B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B6",
      INIT_6A => X"D6D6D6DAD6D6D6D6D6B6B6B6B2B2B2B2B2B6B6D6D6D6D6D6D6D6D6D6D6B6B6B6",
      INIT_6B => X"FBFBDBDBDBDBDBDBDBDBDBDADADBDBDBD6DADBDBDBFBFBFBFBFBFBFBFBDBDADA",
      INIT_6C => X"D1D2D2D2D2D2D2D2D2D2D6D6D6D6D6D6D6D6D6D6D6D6D7DBDBDBDBDADBDBDBFB",
      INIT_6D => X"D2F2F2F2F2F2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D1D1D1D1",
      INIT_6E => X"D2D2F2F2D2D1D2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2",
      INIT_6F => X"D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2B2AD896440202020202040648989ADCDD2",
      INIT_70 => X"B1ADADADADADADADB1B1B1D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2",
      INIT_71 => X"B2B1B1B1B2B2B2B2B1B1AD8D8D8D8D8D8D8D8D8D8D8D8D8DADADADADADADADAD",
      INIT_72 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6B6B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_73 => X"6D6D6D8D8D8D9191919192B2B2B2B2B2B6D6D6D6D6D6D6D6B6B6D6D6D6D6D6D6",
      INIT_74 => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D696969696D6D6D6D6D6D6D6D6D6D6D",
      INIT_75 => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_76 => X"6D6D6D6D6D6D6D6D6D4D4D494949494949494949494D4D6D6D6D6D6D6D4D4949",
      INIT_77 => X"DADADADAD6D6D6D6D6D6B6B6B6B6B6B6B2B2B29292918D8D8D6D6D6D6D6D6D6D",
      INIT_78 => X"D6D6DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_79 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADAD6D6D6D6D6D6",
      INIT_7A => X"FAFAFADADADADADAD6D6D6D6D6D6D6D6D6D6D6D6D6B6B6B6B6B6B6B6B6B6B6D6",
      INIT_7B => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6B6B6B6D6D6D6D6D6DADADADAFAFAFA",
      INIT_7C => X"D6D6D6D6D6B6B6B2B2B1B2B2B6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_7D => X"8D8D8D8D8D91919191919191919191919191B1B1B1B1B1B1B2B1B1B2B6D6D6D6",
      INIT_7E => X"69696969696969696D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D8D8D8D8D",
      INIT_7F => X"444444484848484444484869696D6D6D6969696D6D6D69696969494949496969",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__10_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__10_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => addra(12),
      I1 => addra(10),
      I2 => addra(11),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__10_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => addrb(14),
      I1 => addrb(12),
      I2 => addrb(13),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__10_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized69\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized69\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized69\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized69\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__17_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__17_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"92919191B2B2918D8D8D8D8D8D69684444444444444444444444444444444444",
      INIT_01 => X"B6B6B2B2B292929291919192929292929291919191929191918D8D8D919192B2",
      INIT_02 => X"B2B2B29291918D8D91919292B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B6",
      INIT_03 => X"D6D6D6D6D6D6D6D6B6B6B2B2B2B2B2B2B2B6B6D6D6D6D6D6D6D6D6D6B6B6B2B2",
      INIT_04 => X"FBFBFBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFBFBFBFBFBFBFBFBFBDBDBDBDA",
      INIT_05 => X"D1D2D2D2D2D2D2D2D2D2D6D6D6D6D6D6D6D6D6D6D6D7D7D7DBDBDBDBDBDBDBDB",
      INIT_06 => X"F2F2F2F2F2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D1D1D1D1",
      INIT_07 => X"D2D2D2D2D2D2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2",
      INIT_08 => X"D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2AD8D8964404020202040406489ADCDD2",
      INIT_09 => X"B1ADADADADADADADB1B1D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2",
      INIT_0A => X"B2B2B2B1B1B1B1B1B1B1ADADAD8D8D8D8D8D8D8D8D8D8D8D8DADADADADADADB1",
      INIT_0B => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6B6B6B2B2B2B2B2B2B2B2B2B2B2B2B2B2B1B2",
      INIT_0C => X"6D8D8D8D8D8D8D8D8D919192B2B2B6B6B6D6D6D6D6D6B6B6B6B6D6D6D6D6D6D6",
      INIT_0D => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D696969696D6D6D6D6D6D6D6D6D6D6D",
      INIT_0E => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6969696D6D6D6D6D6D6D",
      INIT_0F => X"6D6D6D6D6D6D6D6D6D4D49494949494949494949494D4D4D6D6D6D6D4D4D4949",
      INIT_10 => X"D6D6D6D6D6D6D6D6D6D6B6B6B6B6B6B6B2B29292918D8D8D8D6D6D6D6D6D6D6D",
      INIT_11 => X"D6D6DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_12 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADAD6D6D6D6D6D6",
      INIT_13 => X"FBFBFBFADADADADADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6B6B6B6B6B6B6B6D6",
      INIT_14 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADAFAFA",
      INIT_15 => X"D6D6D6D6D6D6D6B6B6B2B2B6B6D6B6B6B6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_16 => X"6D8D8D8D8D8D8D919191919191919191919191B1B1B1B1B1B2B1B1B2B2B6D6D6",
      INIT_17 => X"69696969696969696D6D6D6D6D6D6D8D6D6D6D6D6D6D6D6D6D6D6D6D8D8D8D6D",
      INIT_18 => X"4444444848684848444444486969696969696969696969696949494949696969",
      INIT_19 => X"91919191B2B2918D8D8D8D8D6969444444444444444444444444444444444444",
      INIT_1A => X"B6B6B6B6B6B2929292929292929191919191919191919191918D8D91919192B2",
      INIT_1B => X"929191918D8D919192B2B2B2B2B2B2B2B2B6B6B6B2B2B2B2B2B2B2B2B2B2B2B6",
      INIT_1C => X"DAD6D6D6D6D6B6B6B6B2B2B2B2B2B2B2B6B6D6D6D6D6D6DADAD6D6B6B6B2B292",
      INIT_1D => X"DBFBFBFBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFBFBFBFBDBDBDBDBDBDBDBDBDB",
      INIT_1E => X"D2D2D2D2D2D2D2D2D2D6D6D6D6D6D6D6D6D6D6D6D6D7D7D7DBDBDBDBDBDBDBDB",
      INIT_1F => X"F2F2F2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2",
      INIT_20 => X"D2D2D2D2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2",
      INIT_21 => X"D2D2D2D2D2D2D2D2F2F2D2D2D2D2D2D2B2ADAD89644440404040406485A9ADD2",
      INIT_22 => X"ADADADB1B1B1B1B1B1B1D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2",
      INIT_23 => X"B2B2B2B2B1B1B1B1B1B1B1B1ADADAD8D8D8D8D8D8D8D8D8D8D8D8DADADADADAD",
      INIT_24 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6B6B6B2B2B2B2B2B2B1B2B2B2B2B2B2B2B1B1B1",
      INIT_25 => X"8D8D8D8D8D8D8D8D8D8D91B2B2B6B6B6D6D6D6D6D6D6B6B6B6B6B6D6D6D6D6D6",
      INIT_26 => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D696969696D6D6D6D6D6D6D6D6D6D6D",
      INIT_27 => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D69696969696D6D6D6D6D6D",
      INIT_28 => X"6D6D6D6D6D6D6D6D4D4D49494949494D4D4D494D4D4D4D4D6D6D4D4D4D4D4D4D",
      INIT_29 => X"DADADAD6D6D6D6D6D6B6B6B6B6B6B6B2B2929291918D8D8D8D6D6D6D6D6D6D6D",
      INIT_2A => X"D6D6DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_2B => X"D6D6D6D6D6D6D6D6D6D6D6D6DAD6D6D6D6D6D6D6D6D6DADADADADAD6D6D6D6D6",
      INIT_2C => X"FBFBFBFBFADADADADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6B6B6B6B6B6B6B6B6D6",
      INIT_2D => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6B6B6B6B6B6B6B6B6D6D6B6D6D6D6DAFA",
      INIT_2E => X"D6D6D6D6D6D6D6D6B6B6B6B6B6D6D6B6B6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_2F => X"6D6D8D8D8D8D8D8D9191919191B19191919191B1B1B1B1B1B2B1B1B2B6B6D6D6",
      INIT_30 => X"696969696969696D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_31 => X"4444444848686868484868686969696969696969696969694949496969696969",
      INIT_32 => X"91919191B2B2918D8D8D8D8D6969444444444444444444444444444444444444",
      INIT_33 => X"B6B6B6B6B6B2B29292929192919191919191919191919191918D8D8D91919191",
      INIT_34 => X"91918D8D919192B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_35 => X"DBDAD6D6D6B6B6B6B6B6B6B2B2B6B6B6B6D6D6D6D6D6D6D6D6D6D6B6B2929191",
      INIT_36 => X"DBDBFBFBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFBFBFBFBFBDBDBDBFBDBDBDBDBDB",
      INIT_37 => X"D2D2D2D2D2D2D2D2D2D6D6D6D6D6D6D6D6D6D6D6F7FBFBFBDBDBDBDBDBDBDBDB",
      INIT_38 => X"F2F2F2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2",
      INIT_39 => X"D2D2D2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2",
      INIT_3A => X"D2D2D2D2D2D2D2D2F2D2D2D2D1D1D2D2D2B2AD8D896564404040406489A9ADD1",
      INIT_3B => X"ADADADB1B1B1B1B1B1B2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2",
      INIT_3C => X"B2B2B2B1B1B1B1B1B1B1B1B1B1ADADADADAD8DAD8D8D8D8D8D8D8D8DADADADAD",
      INIT_3D => X"D6D6D6D6D6D6D6D6D6D6D6D6B6B6B2B2B2B2B2B2B2B1B2B2B2B2B2B2B2B1B1B1",
      INIT_3E => X"8D8D8D8D8D8D8D8D8D9191B2B2B2B6B6D6D6D6D6D6D6B6B6B6B6D6D6D6D6D6D6",
      INIT_3F => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D696D6D6D6D6D6D6D6D6D8D8D8D8D",
      INIT_40 => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6969696D6D6D6D6D6D6D",
      INIT_41 => X"6D6D6D6D6D6D6D6D4D4D494949494D4D4D4D4D4D4D4D4D6D6D6D6D6D4D4D4D4D",
      INIT_42 => X"DADAD6D6D6D6D6B6B6B6B6B2B2B2B2B2929191918D8D8D6D6D6D6D6D6D6D6D6D",
      INIT_43 => X"D6D6DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_44 => X"D6D6D6D6D6D6D6D6D6D6D6D6DAD6D6D6D6D6D6D6DADADADADADADADAD6D6D6D6",
      INIT_45 => X"DAFBFBFBFBFADADADADADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6B6B6B6B6B6D6D6",
      INIT_46 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6DA",
      INIT_47 => X"D6D6D6D6D6D6D6D6B6B6B6B6D6D6D6D6B6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_48 => X"6D6D8D8D8D8D8D8D8D91919191B19191919191B1B1B1B1B1B1B2B2B2B2B6D6D6",
      INIT_49 => X"696969696D6D6D6D8D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_4A => X"6868686868686868686868686969696969696969484848486969696969696969",
      INIT_4B => X"91919191B1B2918D8D8D8D696969444444444444446464644444444444444444",
      INIT_4C => X"B2B2B2B2B2B2B2929292919191919191919191919191919191918D8D91919191",
      INIT_4D => X"91918D9192B2B2B6B6B6B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_4E => X"DAD6D6D6B6B6B6B6B6B6B6B6B6B6B6B6D6D6D6D6D6D6D6D6D6D6B6B2928D8D91",
      INIT_4F => X"DBDBFBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFBFBFBDBDBDBDBDBDBDBDBDBDBDBDA",
      INIT_50 => X"D2D2D2D2D2D2D2D2D2D2D6D6D6D6D6D6D6D6D6F7F7FBFBFBDBDBDBDBDBDBDBDB",
      INIT_51 => X"F2F2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2",
      INIT_52 => X"D2D2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2D2D2F2",
      INIT_53 => X"D2D2D2D2D2D2D2D2D2D2D2D2D1D1D2D2D2D2D2ADAD8989646464646489ADADD1",
      INIT_54 => X"ADADADB1B1B2B2B2B2B2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2",
      INIT_55 => X"B2B2B2B2B1B1B1B2B2B1B1B1B1B1ADADADADADADAD8D8D8D8D8D8D8DADADADAD",
      INIT_56 => X"D6D6D6D6D6D6D6D6D6D6D6D6B6B6B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B1B2B2",
      INIT_57 => X"8D8D8D8D8D8D8D91919191B2B2B2B6B6B6D6D6D6D6D6B6B6B6B6D6D6D6D6D6D6",
      INIT_58 => X"6D6D6D6D6D6D6D6D6D6D69696D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D8D8D8D8D",
      INIT_59 => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D69696D6D6D6D6D6D6D",
      INIT_5A => X"6D6D6D6D6D6D6D6D6D4D494949494D4D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_5B => X"DADAD6D6D6D6B6B6B6B2B1B1B2B2B29291918D8D8D8D6D6D6D6D6D6D6D6D6D6D",
      INIT_5C => X"D6DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_5D => X"D6D6D6D6D6D6D6D6D6D6D6DADAD6D6D6D6D6D6DADADADADADADADADADAD6D6D6",
      INIT_5E => X"D6DADAFAFBFBFBDADADADADADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_5F => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6",
      INIT_60 => X"D6D6D6D6D6D6D6D6D6B6B6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_61 => X"6D6D8D8D8D8D8D8D8D91919191B19191919191B1B1B1B1B1B1B2B2B2B2B6B6D6",
      INIT_62 => X"6969696D6D6D6D8D8D8D6D6D6D6D6D6D6D6D6D6D6D8D6D6D6D6D6D6D6D6D6D6D",
      INIT_63 => X"6969696868686868686868686848496969694948444448486969696969696969",
      INIT_64 => X"91919191B1B2918D8D8D69696968444444446464646468686464646464646464",
      INIT_65 => X"B2B2B2B2B2B2B2929291919191919192919191919191919191918D9191919191",
      INIT_66 => X"91919192B2B2B6B6B6B6B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_67 => X"DAD6D6D6B6B6B6B6B6B6B6B6B6D6D6D6D6D6D6D6D6D6D6D6D6B6B2928D8D8D8D",
      INIT_68 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFBFBFBDBDBDBDBDBDBDBDBDBDBDBDAD6",
      INIT_69 => X"D2D2D2D2D2D2D2D2D2D2D6D6D6D6D6D6D6D6F6F7FBFBFBFBDBDBDBDBDBDBDBDB",
      INIT_6A => X"D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2",
      INIT_6B => X"D2D2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2D2D2D2D2",
      INIT_6C => X"D2D2D2D2D2D2D2D1D2D2D2D2D2D2D2D2D2D2D2D2AEAD89896564648989ADCDD2",
      INIT_6D => X"ADADB1B1B2B2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2",
      INIT_6E => X"B2B2B2B2B2B1B1B2B2B2B1B1B1B1ADADADADADADADAD8D8D8D8D8D8DADADADAD",
      INIT_6F => X"D6D6D6D6D6D6D6D6B6B6B6B6B6B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_70 => X"8D8D8D8D8D8D91919191B2B2B2B2B6B6B6B6D6D6D6B6B6B6B6B6D6D6D6D6D6D6",
      INIT_71 => X"6D6D6D6D6D6D6D6D6D6D69696D6D6D6D6D6D6D6D6D6D6D6D6D6D6D8D8D8D8D8D",
      INIT_72 => X"6D6D6D6D6D6D6D6D6D69696D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_73 => X"6D6D6D6D6D6D6D6D6D6D494949494D4D4D4D4D4D4D4D4D4D4D4D4D4D6D6D6D6D",
      INIT_74 => X"DAD6D6D6D6B6B6B6B2B1B1B1B1919191918D8D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_75 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_76 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADADADADADADADADADADADAD6",
      INIT_77 => X"B6B6D6DADAFBFBFBDBDBDADADADADADADAD6D6D6D6D6D6D6D6DADADAD6D6D6D6",
      INIT_78 => X"D6B6B6B6B6B6D6D6D6D6D6D6D6D6D6D6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_79 => X"D6D6D6D6D6D6D6D6D6D6B6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_7A => X"6D8D8D8D8D8D8D8D9191919191B19191919191B1B1B1B1B1B1B1B2B1B2B2B6B6",
      INIT_7B => X"69696D6D6D6D8D8D8D8D6D6D6D6D6D8D6D6D8D6D6D8D8D8D6D6D6D6D6D6D6D6D",
      INIT_7C => X"6969696868686868684848484848486969694848444448696969696969696969",
      INIT_7D => X"9191919191918D8D8D6D69696964444444446464696969696969696969686868",
      INIT_7E => X"929292929292929292919191919292B2B2929291919191919191919191919191",
      INIT_7F => X"9292B2B2B2B6B6B6B6B2B2B2B2B2B2B2B2B29292929292929291919192919292",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__17_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__17_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => addra(10),
      I1 => addra(12),
      I2 => addra(11),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__17_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(14),
      I2 => addrb(13),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__17_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized7\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized7\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized7\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized7\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__108_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__108_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2B2B2B2B2B2B2AEADADADAEAEAEB2B2B2B2",
      INIT_01 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADAD6D6",
      INIT_02 => X"FAFADAD6D6D6D6D6DADADADADAFADADAD6D6DADADAFAFAFAFAFAFADADADAD6D6",
      INIT_03 => X"D6D6D6D6D6D6DADADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADADADAFA",
      INIT_04 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_05 => X"D5D5D5D5D5D5B5B5B5B5D5D5D5D5D5D5D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_06 => X"D6D6D6D6F6F6F6F6F6F6F6F6F6FAFAFAFAFAFAFAD6D6D6D5D5B5B5B5B5B5D5D5",
      INIT_07 => X"F6F6F6D6D6D6D6D6D6F6F6F6F6F6D6D6D6D6D6D6D5D5D5D5D5D1D1D1D1D6D6D6",
      INIT_08 => X"FAFAFAFAFAFAFAFAFAFAF6F6F6F6F6F6F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6",
      INIT_09 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_0A => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_0B => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_0C => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_0D => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_0E => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_0F => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6F6D6D6D6F6FAFAFAFAFAFA",
      INIT_10 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_11 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_12 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_13 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_14 => X"D6D6D6D6D6D6F6FAFAFAFAFAFAFAFAFAFAFAD6D6D6D6D6D6D6D6D5D5D6D6D6D6",
      INIT_15 => X"D6D6D6D6D6D6D6D6D6D6D6D6D2D6D6D6D6D6D6D6D6D6D6D2D2D2D2D2D6D6D6D6",
      INIT_16 => X"D7D7D7D7D7D6D6D6D7D7D7D7D7D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_17 => X"D2D2D2D2D2D2D2D2D2D2D2D2D2D6D6D6D6D6D6D6D6D6D6D6D6D6D7D7D7D7D7D7",
      INIT_18 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2D2D2D2B2B2B2D2D2D2D2D2D2D2D2D2D2D2D2D2",
      INIT_19 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2B2B2B2B2B2B2AEADADADADAEAEB2B2B2B2",
      INIT_1A => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADADA",
      INIT_1B => X"FADADAD6D6D6D6D6D6D6D6D6DAFADADAD6D6DADADAFAFAFAFAFAFADADADAD6D6",
      INIT_1C => X"D6D6D6D6D6D6D6DAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADAFAFAFA",
      INIT_1D => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_1E => X"D5D5D5D5D5D5D5B5D5D5D5D5D5D5D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_1F => X"D6D6D6D6D6F6F6F6F6F6F6F6F6FAFAFAFAFAFAFAD6D6D6D5D5B5B5B5B5B5D5D5",
      INIT_20 => X"F6F6F6F6D6D6D6D6D6F6F6F6F6F6F6D6D6D6D6D6D6D6D6D5D5D5D5D5D5D6D6D6",
      INIT_21 => X"FAFAFAFAFAFAFAFAFAFAF6F6F6F6F6F6D6D6D6D6D6D6D6D6D6D6D6D6D6F6F6F6",
      INIT_22 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_23 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_24 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_25 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6F6FAFAFAFAFA",
      INIT_26 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_27 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_28 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6D6D6D6D6D6D6D6F6FAFAFAFAFA",
      INIT_29 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_2A => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_2B => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6FAFAFAFAFAFAFAFAFAFAFA",
      INIT_2C => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_2D => X"D6D6D6D6D6D6D6FAFAFAFAFAFAFAFAFAFAFAFAD6D6D6D6D6D6D6D5D5D6D6D6D6",
      INIT_2E => X"D6D6D6D6D6D6D6D6D6D6D6D6D2D2D6D6D6D6D6D6D6D6D6D2D2D2D2D2D6D6D6D6",
      INIT_2F => X"D7D7D7D7D6D6D6D6D7D7D7D7D7D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_30 => X"D2D2D2D2D2D2D2D2D2D2D2D2D2D6D6D6D6D6D6D6D6D6D6D6D7D7D7D7D7D7D6D6",
      INIT_31 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2D2D2D2B2B2B2B2D2D2D2D2D2B2B2D2D2D2D2D2",
      INIT_32 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2B2B2B2B2B2B2ADADADADADAEAEB2B2B2B2",
      INIT_33 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADAFADA",
      INIT_34 => X"FADAD6D6D6D6D6D6D6D6D6D6D6DADADADADADADADADAFAFAFAFAFADADADAD6D6",
      INIT_35 => X"D5D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADAFAFAFA",
      INIT_36 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_37 => X"D5D5D5D5D5D5D5D5D5D5D5D5D5D6D6D6D6D6D6D6D6D6D6D6DADADADAD6D6D6D6",
      INIT_38 => X"D6D6D6D6D6F6F6F6F6FAF6F6F6FAFAFAFAFAFAFAF6D6D6D6D6D5B5D5D5D5D5D5",
      INIT_39 => X"F6F6F6F6F6D6D6D6F6F6F6F6F6F6F6F6F6D6D6D6D6D6D6D5D5D5D5D5D6D6D6D6",
      INIT_3A => X"FAFAFAFAFAFAFAFAFAFAF6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_3B => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_3C => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_3D => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_3E => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6F6F6F6FAFAFAFA",
      INIT_3F => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAD6D6D6FAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_40 => X"F6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_41 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6D6D6D6D6D6D6D6D6D6F6F6FAFAFA",
      INIT_42 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_43 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_44 => X"D6D6D6D6DAFADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6FAFAFAFAFAFAFAFAFAFAFA",
      INIT_45 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_46 => X"D6D6D6D6D6D6D6D6FAFAFAFAFAFAFAFAFAFAFAFAD6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_47 => X"D6D6D6D6D6D6D6D6D6D6D6D2D2D2D6D6D6D6D6D6D6D6D6D6D2D2D2D2D6D6D6D6",
      INIT_48 => X"D6D6D6D6D6D6D6D6D7D7D7D7D7D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_49 => X"D2D2B2D2D2D2D2D2D2D2D2D2D6D6D6D6D7D7D7D6D6D6D7D7D7D7D7D7D7D6D6D6",
      INIT_4A => X"B2B2B2B2B2B2B2D2B2B2B2D2D2D2D2D2B2B2B2B2D2D2D2D2D2B2B2D2D2D2D2D2",
      INIT_4B => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2B2B2B2B2B2B2ADADADADADAEAEAEB2B2B2",
      INIT_4C => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DAFAFAFA",
      INIT_4D => X"FADAD6D6D6D6D6D6D6D6D6D6D6DADADADADADADADADADAFAFAFADADADAD6D6D6",
      INIT_4E => X"D5D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADAFAFAFA",
      INIT_4F => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_50 => X"D5D5D5D5D5D5D5D5D5D5D5D5D6D6D6D6D6D6D6D6D6D6D6D6DADADADADAD6D6D6",
      INIT_51 => X"D6D6D6D6D6F6F6F6FAFAFAF6F6FAFAFAFAFAFAFAFAD6D6D6D6D6D5D5D5D5D5D5",
      INIT_52 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6D6D6D6D6D5D5D5D5D5D6D6F6F6",
      INIT_53 => X"FAFAFAFAFAFAFAFAFAFAF6F6F6D6D6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_54 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_55 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_56 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_57 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6F6F6F6F6FAFAFAFA",
      INIT_58 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAF6D6D6D6D6FAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_59 => X"D6D6F6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_5A => X"FAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6F6D6D6D6D6D6D6D6D6D6D6D6D6F6F6",
      INIT_5B => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_5C => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_5D => X"D6D6D6DAFAFAFADAD6D6D6D6D6D6D6D6D6D6D6D6D6FAFAFAFAFAFAFAFAFAFAFA",
      INIT_5E => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_5F => X"D6D6D6D6D6D6D6D6D6F6FAFAFAFAFAFAFAFAFAFAFAF6D6D6D6D6D6D6D6D6D6D6",
      INIT_60 => X"D6D6D6D6D6D6D6D6D6D6D6D2D2D2D2D6D6D6D6D6D6D6D6D6D6D2D2D6D6D6D6D6",
      INIT_61 => X"D7D7D7D7D6D6D6D6D7D7D7D7D7D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_62 => X"D2B2B2B2D2D2D2D6D6D2D2D2D6D6D6D6D7D7D7D7D7D7D7D7D7D7D7D7D7D6D6D6",
      INIT_63 => X"B2B2B2B2B2D2D2D2D2D2D2D2D2B2B2B2B2B2B2D2D2D2D2D2D2B2B2D2D2D2D2D2",
      INIT_64 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2B2B2B2B2B2AEADADADADADADADAEAEB2",
      INIT_65 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DAFAFAFA",
      INIT_66 => X"FADAD6D6D6D6D6D6D6D6D6D6D6DADADADADADADADADADADADADADADAD6D6D6D6",
      INIT_67 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DAFAFAFA",
      INIT_68 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_69 => X"D5D5D5D5D5D5D5D5D5D5D5D6D6D6D6D6D6D6D6D6D6D6D6D6DADADADADADAD6D6",
      INIT_6A => X"D6D6D6D6D6F6F6F6FAFAFAF6F6FAFAFAFAFAFAFAFAFAD6D6D6D6D5D5D5D5D5D5",
      INIT_6B => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6D6D6D6D6D5D5D5D5D6D6D6D6F6",
      INIT_6C => X"FAFAFAFAFAFAFAFAFAFAF6F6F6D6D6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_6D => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_6E => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_6F => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_70 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6F6F6F6F6FAFAFAFA",
      INIT_71 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAD6D6D5D5D6FAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_72 => X"D6D6F6F6F6F6F6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_73 => X"FAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6F6F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_74 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_75 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_76 => X"D6D6D6FAFAFAFADAD6D6D6D6D6D6D6D6D6D6D6D6DAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_77 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_78 => X"D6D6D6D6D6D6D6D6D6D6F6F6F6D6F6FAFAFAFAFAFAFAFAFAFAFAD6D6D6D6D6D6",
      INIT_79 => X"D2D6D6D6D6D6D6D6D6D6D6D2D2D2D2D2D2D2D2D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_7A => X"D7D7D7D7D7D7D7D7D7D7D7D7D7D7D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_7B => X"B2B2B2B2D2D2D6D6D6D6D2D2D6D6D6D6D7D7D7D7D7D7D6D6D6D6D6D7D7D7D7D7",
      INIT_7C => X"B2B2B2B2D2D2D2D2D2D2D2D2B2B2B2B2B2B2B2D2D2D2D2D2D2B2B2D2D2D2D2D2",
      INIT_7D => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2B2B2B2B2B2B2AEAEADADADADADADAEAE",
      INIT_7E => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADAD6D6D6D6D6D6D6FAFAFA",
      INIT_7F => X"FADAD6D6D6D6D6D6D6D6D6D6D6DADADADADADADADADADADADADADAD6D6D6D6D6",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__108_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__108_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__108\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => addra(12),
      I1 => addra(10),
      I2 => addra(11),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__108_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__108\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => addrb(14),
      I1 => addrb(12),
      I2 => addrb(13),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__108_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized70\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized70\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized70\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized70\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__18_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__18_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"D6D6D6D6B6B6B6B6B6B6B6D6D6D6D6D6D6D6D6D6D6D6D6B6B6B6B2918D8D8D91",
      INIT_01 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFBFBFBFBDBDBDBDBDBDBDBDBDBDAD6D6D6",
      INIT_02 => X"D2D2D2D2D2D2D2D2D6D6D6D6D6D6D6D6D6D6F7F7FBFBFBD7D7D7DBDBDBDBDBDB",
      INIT_03 => X"D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2",
      INIT_04 => X"D2D2D2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2D2D2D2D2D2",
      INIT_05 => X"D2D2D2D2D2D2D2D1D1D2D2D2D2D2D2D2D2D2D2D2D2AEADAD898989ADADCDCDD2",
      INIT_06 => X"ADB1B1B2B2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2",
      INIT_07 => X"B2B2B2B2B2B1B1B2B2B1B1B1B1B1ADADADAD8DADADADADADADADADADADADADAD",
      INIT_08 => X"D6D6D6D6D6D6D6B6B6B6B6B6B6B6B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_09 => X"8D8D8D8D8D9191919191B2B2B2B2B2B6B6B6B6D6D6D6B6B6B6D6D6D6D6D6D6D6",
      INIT_0A => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D8D8D8D8D",
      INIT_0B => X"6D6D6D6D6D6D6D6D6969696D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_0C => X"6D6D6D6D6D6D6D6D6D6D4D4D494D4D4D4D49494D4D4D4D494949494D4D4D6D6D",
      INIT_0D => X"D6D6D6D6D6B6B6B6B2B1B1B1919191918D8D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_0E => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD6",
      INIT_0F => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADADADADADADADADADADADADA",
      INIT_10 => X"B6B6B6D6D6DADADBDBFBFBFBDADADADADADAD6D6D6D6D6D6DADADADADADAD6D6",
      INIT_11 => X"B6B6B6B6B6B6B6B6D6D6D6D6D6D6D6D6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_12 => X"B6D6D6D6D6D6D6D6D6D6D6D6D6D6D6B6B6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_13 => X"8D8D8D8D8D8D8D8D9191919191B1919191919191B191B1B1B1B1B1B1B1B2B2B6",
      INIT_14 => X"696D6D6D6D8D8D8D8D8D6D6D6D6D8D8D6D8D8D6D6D8D8D8D8D6D6D6D6D8D8D8D",
      INIT_15 => X"6969696868686968684848484848486969494848484848696969696969696969",
      INIT_16 => X"9191919191918D8D8D6969696464444444646469696969696969696969696868",
      INIT_17 => X"9292929292929292929191919192B2B2B2B29291919191919191919191919191",
      INIT_18 => X"92B2B2B6B6B6B6B2B2B2B2B2B2B2929292929192929291919191919191919191",
      INIT_19 => X"D6D6D6D6D6B6B6B6B6D6D6D6D6D6D6D6D6D6D6D6D6D6B6B6B2B292918D8D8D91",
      INIT_1A => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBFBFBDBFBFBDBDBDBDBDBDBDBDBDBD6D6D6D6",
      INIT_1B => X"D2D2D2D2D2D2D6D6D6D6D6D6D6D6D6D6D6D6F6F7F7D7D7D7D7D7DBDBDBDBDBDB",
      INIT_1C => X"D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2",
      INIT_1D => X"D2D2D2D2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2D2D2D2D2D2D2",
      INIT_1E => X"D2D2D2D2D2D2D2D1D1D2D2D2D2D2D2D2D2D2D2D2D2D2D2ADADADADADCED2D2D2",
      INIT_1F => X"B1B1B2B2D2D2D2D2D2D2B2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2",
      INIT_20 => X"B2B2B2B2B2B1B1B1B1B1B1B1B1B1ADADADAD8D8DADADADADADADADADADADADAD",
      INIT_21 => X"D6D6D6D6D6D6B6B6B6B6B6B6B6B6B2B2B2B2B2B6B6B2B2B2B2B2B2B2B2B2B2B2",
      INIT_22 => X"8D8D8D8D8D9191919191B2B2B2B2B2B2B6B6B6B6D6D6B6B6B6D6D6D6D6D6D6D6",
      INIT_23 => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D8D8D8D8D",
      INIT_24 => X"6D6D6D6D6D6D6D696969696D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_25 => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D4D4D494949494949494949494949494D4D4D",
      INIT_26 => X"D6D6D6D6D6D6B6B6B6B2B1B19191918D8D8D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_27 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD6",
      INIT_28 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADADADADADADADADADADADADA",
      INIT_29 => X"B6B6B6B6D6D6DADADADBFBFBFBFBFADADADADAD6D6D6D6DADADADADADADAD6D6",
      INIT_2A => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6B6",
      INIT_2B => X"B6B6D6D6D6D6D6D6D6D6D6D6D6D6B6B6B6B6D6D6D6D6D6D6D6D6D6D6D6B6B6B6",
      INIT_2C => X"8D8D8D8D8D8D91919191919191B19191919191919191B1B1B1B1B1B1B1B1B2B6",
      INIT_2D => X"6D6D6D6D6D8D8D8D8D6D6D6D6D6D8D8D6D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D",
      INIT_2E => X"68686868686869696868484848486869484848484848696969696969696D6D6D",
      INIT_2F => X"919191918D8D8D8D8D6969686464646464646969696969696969696969696968",
      INIT_30 => X"92929191919191919191919192B2B2B2B2B29291919191919191919191919191",
      INIT_31 => X"B2B2B6B6B6B6B2B2B2B2B2B29292929191919191919191919191919191919292",
      INIT_32 => X"B6B6B6D6D6D6B6B6B6D6D6D6D6DADAD6D6D6D6D6D6D6B6B2B292919191919192",
      INIT_33 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD6D6D6D6B6",
      INIT_34 => X"D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6D7D7D7D7D7D7DBDBDBDBDBDBDB",
      INIT_35 => X"D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2",
      INIT_36 => X"D2D2D2D2F2F2F2F2F2F2F1D1D1D1D1D1D1D1D2D2F2F2F2F2D2D2D2D2D2D2D2D2",
      INIT_37 => X"D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2",
      INIT_38 => X"B1B2B2B2D2D2D2B2B2B2B2B2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2",
      INIT_39 => X"B2B2B2B2B1B1B1B1B1B1B1B1B1B1ADADAD8D8D8DADADB1B1B1B1ADADADADADB1",
      INIT_3A => X"D6D6D6D6D6B6B6B6B6B6B6B6B6B6B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_3B => X"8D8D8D8D919191919191B2B2B2B2B2B2B2B2B6B6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_3C => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D8D8D8D8D",
      INIT_3D => X"6D6D6D6D6D6D6D696969696D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_3E => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D4D4949494949494949494949494949494D",
      INIT_3F => X"D6D6D6D6D6D6D6B6B6B6B1B1919191918D8D8D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_40 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_41 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADADADADADADADADADADADADA",
      INIT_42 => X"B6B6B6B6B6B6D6D6D6DADADAFBFBFAFADADADADADADADADADADADADADADADAD6",
      INIT_43 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_44 => X"B6B6D6D6D6D6DADAD6D6D6D6D6D6B6B6B6B6B6B6D6B6B6B6B6B6D6D6B6B6B6B6",
      INIT_45 => X"8D8D8D8D919191919191919191B1919191919191919191B1B1B1B1B1B1B1B2B6",
      INIT_46 => X"6D6D6D6D6D8D8D8D8D6D6D6D6D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D",
      INIT_47 => X"6868686868696969696868486868694948484848686969696969696D6D6D6D6D",
      INIT_48 => X"91918D8D8D8D8D8D696969686464646969696969696969696969696969696969",
      INIT_49 => X"92919191919191919191919192B2B29292919191919191919191919191919191",
      INIT_4A => X"B2B6B6B6B6B2B292929292929292919191919191929291919191919191929292",
      INIT_4B => X"B6B6B6B6D6B6B6B6B6D6D6D6D6DADAD6D6D6D6D6D6B6B6B2B2928D91929292B2",
      INIT_4C => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD6D6D6D6B6",
      INIT_4D => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D7D7D7D7DBDBDBDBDBDBDBDBDB",
      INIT_4E => X"D2D2D2D2D2D2D2D2D2D2D1D1D1D1D1D1D1D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2",
      INIT_4F => X"D2D2D2F2F2F2F2F2D1D1CDCDCDD1D1D1D1D1D2D2D2D2D2D2D2D2D2D2D2D2D2D2",
      INIT_50 => X"D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2",
      INIT_51 => X"B1B2B2B2B2B2B2B2B2B1B1B1B2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2",
      INIT_52 => X"B2B2B2B1B1B1B1B1B1B1B1B1B1B1ADADADADAD8DADADB1B1B1B1ADADADADADB1",
      INIT_53 => X"D6D6D6D6D6B6B6B6B6B6B6B6B6B6B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_54 => X"8D8D8D8D91919191919192B2B2B2B2B2B2B2B6D6D6D6D6D6D6B6B6B6B6D6D6D6",
      INIT_55 => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D8D8D8D8D8D",
      INIT_56 => X"6D6D6D6D6D6D6969696D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_57 => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D49494949494949494949494949494949",
      INIT_58 => X"D6D6D6D6D6D6D6D6B6B6B2B2B1B29191918D8D8D8D8D6D6D6D6D6D6D6D6D6D6D",
      INIT_59 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_5A => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADADADADADADADADADADADADA",
      INIT_5B => X"B6D6D6B6B6B6B6B6B6D6DADADADAFAFAFADADADADADADADAD6DADADADADADAD6",
      INIT_5C => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_5D => X"B6B6D6D6D6D6DADADADADAD6D6D6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_5E => X"8D8D8D8D91919191919191919191919191919191919191B1B1B1B1B2B2B2B2B6",
      INIT_5F => X"6D6D6D6D8D8D8D6D6D6D6D6D6D8D8D8D8D8D8D8D919191918D8D8D8D8D8D8D8D",
      INIT_60 => X"69696969696969696969686868696969484969696969696969696D6D6D6D6D6D",
      INIT_61 => X"918D8D8D8D8D8D8D696969686869696969696969696969696969696969696969",
      INIT_62 => X"9291919191919191919191929292919191918D8D919191919191919191919191",
      INIT_63 => X"B2B6B6B6B6B29291929292929292919191919192929292919191919192929292",
      INIT_64 => X"B6B6B6B6B6B6B6B6D6D6D6D6D6DAD6D6D6D6D6D6D6B6B6B2B2929192B2B2B2B2",
      INIT_65 => X"DBDBFBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD6D6D6D6B6",
      INIT_66 => X"D6D6D6D6D6F6F6D6D6D6D6D6D6D6D6D6D6D6D7D7D7D7DBDBDBDBDBDBDBDBDBDB",
      INIT_67 => X"D2D2D2D2D2D2D2D2D2D2D1D1CDCDCDD1D1D2D2D2D2D2D2D2D2D2D2D2D2D6D6D6",
      INIT_68 => X"D2D2F2F2F2F2F2D2D1CDCDCDCDCDCDCDD1D1D2D2D2D2D2D2D2D2D2D2D2D2D2D2",
      INIT_69 => X"D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2",
      INIT_6A => X"B2B2B2B2B2B2B2B1B1B1B1B1B2B2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2",
      INIT_6B => X"B2B1B1B1B1B1B1B1B1B1B1B1B1ADADADADADADADADADB1B1B1B1ADADADADADB1",
      INIT_6C => X"D6D6D6D6B6B6B6B6B6B6B6B6B6B6B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_6D => X"8D8D8D8D8D918D8D919192B2B2B2B2B2B2B6B6D6D6D6D6D6B6B6B6B6B6B6D6D6",
      INIT_6E => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D8D8D8D8D8D",
      INIT_6F => X"6D6969696969696D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_70 => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D49494949494949494949494949494949",
      INIT_71 => X"DAD6D6D6D6D6D6D6D6B6B6B2B2B2B29291919191918D8D8D6D6D6D6D6D6D6D6D",
      INIT_72 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_73 => X"D6D6D6D6DADAD6D6D6D6D6D6D6D6D6D6D6D6DADADADADADADADADADADADADADA",
      INIT_74 => X"B6B6B6B6B6B6B6B6B6B6D6D6DADADADADADADAFAFADADADADAD6D6DADADADAD6",
      INIT_75 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B2B2B6B6",
      INIT_76 => X"B6B6B6D6D6D6DADADADADADAD6D6D6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_77 => X"8D8D8D9191919191919191919191919191919191919191B1B1B1B1B2B6B6B6B6",
      INIT_78 => X"8D8D8D8D8D8D8D6D6D6D6D6D8D8D8D8D8D8D8D91919191918D8D8D8D8D8D8D8D",
      INIT_79 => X"696969696969696969696868696969696969696969696969696D6D6D6D6D6D6D",
      INIT_7A => X"918D8D8D8D8D8D8D696969696969696969696969696969696969696969696969",
      INIT_7B => X"92919191919191919191929291919191918D8D8D8D9191919191919191919191",
      INIT_7C => X"B6B6B6B6B2B29291919192929292929191929292929292929191919192929292",
      INIT_7D => X"B6B6B6B6B6D6D6D6D6D6D6D6D6D6D6D6D6D6D6B6B6B6B2B2929292B2B2B6B6B6",
      INIT_7E => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD6D6D6D6D6D6D6B6B6",
      INIT_7F => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6F7F7F7FBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__18_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__18_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => addra(12),
      I1 => addra(10),
      I2 => addra(11),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__18_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => addrb(14),
      I1 => addrb(12),
      I2 => addrb(13),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__18_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized71\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized71\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized71\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized71\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__100_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__100_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"D2D2D2D2D2D2D2D2D2D2D1D1D1D1D1D2D2D2D2D2D2D2D2D2D2D2D2D2D2D6D6D6",
      INIT_01 => X"D2F2F2F2F2F2F2D2D1D1CDCDCDCDD1D1D1D1D2D2D2D2D2D2D2D2D2D2D2D2D2D2",
      INIT_02 => X"D2D2D2D2D2D2D2D2D2D2D2D2D1D1D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2",
      INIT_03 => X"B2B2B2B2B2B2B2B2B1B1B1B1B1B2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2",
      INIT_04 => X"B1B1B1B1B1B1B1B1B1ADADADADADADADADADADADADADB1B1B1ADADADADADB1B1",
      INIT_05 => X"D6D6D6D6B6B6B6B6B6B6B6B6B6B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_06 => X"8D8D8D8D8D8D8D8D91919192B2B2B2B2B2B6B6B6D6D6B6B6B6B6B6B6B6B6D6D6",
      INIT_07 => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D8D8D8D8D8D",
      INIT_08 => X"696969696969696D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_09 => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D494949494949494949496D4949494949",
      INIT_0A => X"DADAD6D6D6D6D6D6D6B6B6B6B2B2B292929192919191918D8D6D6D6D6D6D6D6D",
      INIT_0B => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_0C => X"D6D6D6DADADADADAD6D6D6DADAD6D6D6D6D6DADADADADADADADADADADADADADA",
      INIT_0D => X"B6B6B6B6B6B6B6B6B6B6B6B6D6DADADADADADAFAFAFADADADADAD6DADADAD6D6",
      INIT_0E => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_0F => X"B6B6B6D6D6D6DADADADADADAD6D6D6D6D6D6D6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_10 => X"8D8D8D9191919191919191919191919191919191919191B1B1B1B1B2B6B6B6B6",
      INIT_11 => X"8D8D8D8D8D8D8D8D8D6D6D6D8D8D8D8D8D8D8D919191918D8D8D8D9191918D8D",
      INIT_12 => X"69696969696969696969686969696969696969696969696D6D6D6D6D6D6D6D8D",
      INIT_13 => X"8D8D8D8D8D8D8D6D696969696969696969696969696969696969696969696969",
      INIT_14 => X"9291919191919191919192919191919191918D91919191919191919191919191",
      INIT_15 => X"B6B6B6B2B2929291919192929292929191929292929292929191919191919192",
      INIT_16 => X"B6B6B6B6D6D6D6D6D6D6D6D6D6D6D6D6D6D6B6B6B6B2B2929292B2B2B6B6B6B6",
      INIT_17 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD6D6D6D6D6D6D6B6B6B6",
      INIT_18 => X"D2D2D2D2D6D6D6D6D6D6D2D6D6D6D6D6F7F7FBFBFBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_19 => X"D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2",
      INIT_1A => X"D2D2F2F2F2F2F2D2D1D1D1D1D1D1D1D1D2D2D2F2F2F2D2D2D2D2D2D2D2D2D2D2",
      INIT_1B => X"D2D2D2D2D2D2D2D2D2D2D2D2D2D1D1D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2",
      INIT_1C => X"B2B2B2B2B2B2B2B2B2B2B2B1B2B2B2B2B2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2",
      INIT_1D => X"B1B1B1B1B1B1B1ADADADADADADADADADADADADADADADADADADADADADADB1B1B1",
      INIT_1E => X"D6D6D6B6B6B6B6B6B6B6B6B6B6B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_1F => X"8D8D8D8D8D8D8D8D8D91919192B2B2B2B2B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6",
      INIT_20 => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D8D8D8D8D",
      INIT_21 => X"6969696969696D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_22 => X"6D6D6D6D6D49696D6D6D6D6D6D6D6D4949494949494949496D6D6D6D6D494949",
      INIT_23 => X"DADADAD6D6D6D6D6D6D6B6B6B6B2B292929292929292918D8D8D6D6D6D6D6D6D",
      INIT_24 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_25 => X"D6D6D6DADADADADADADADADADAD6D6D6D6D6D6DADADADADADADADADADADADADA",
      INIT_26 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6DADADADAFAFFFFFADADADADADADAD6D6D6",
      INIT_27 => X"D6D6D6B6B6D6D6D6D6D6D6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_28 => X"B6B6B6B6D6D6D6DADADADADADADAD6D6D6D6D6D6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_29 => X"8D8D8D91919191919191B1B1B191919191919191919191B1B1B1B1B6B6B6B6B6",
      INIT_2A => X"8D8D8D8D8D8D8D8D8D8D6D8D8D91918D8D8D8D919191918D8D8D8D919191918D",
      INIT_2B => X"696969696969696969696969696969696969696D6D6D6D6D6D6D8D8D8D8D8D8D",
      INIT_2C => X"8D8D8D8D8D8D8D69696969696969696969696969696969696969698D8D6D6969",
      INIT_2D => X"9191919191919191919191919191919191919191919292919191919191919191",
      INIT_2E => X"B6B2B2B292929292929292929292929191919292929292919191919191919191",
      INIT_2F => X"B6B6B6B6D6D6DADBDBDAD6D6B6B6B6B6D6B6B6B6B2B2929292B2B2B2B6B6B6B6",
      INIT_30 => X"DBDBFBFBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD6D6D6D6D6D6B6B6B6B6",
      INIT_31 => X"D2D2D2D2D2D6D6D6D2D2D2D2D6D6D6F6F7FBFBFBFBDBDBD7D7DBDBDBDBDBDBDB",
      INIT_32 => X"D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2",
      INIT_33 => X"D2D2D2D2D2F2D2D2D2D2D2D2D2D1D2D2D2D2F2F2F2F2D2D2D2D2D2D2D2D2D2D2",
      INIT_34 => X"D2D2D2D2D2D2D2D2D2D2D2D2D2D1D1D1D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2",
      INIT_35 => X"B2B2B2D2D2D2B2B2B2B2B2B2B2B2B2B2B2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2",
      INIT_36 => X"B1B1B1B1B1B1B18D8D8D8D8D8D8DADADADADADB1B1ADADADADADADB1B1B1B1B2",
      INIT_37 => X"D6D6D6B6B6B6B6B6B6B6B6B6B6B2B2B2B2B2B6B2B2B2B2B2B6B6B2B2B2B2B2B2",
      INIT_38 => X"8D8D8D8D8D8D8D8D8D9191919192B2B2B2B2B6B6B6B6B6B6B6B6B6B6B6B6D6D6",
      INIT_39 => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D8D",
      INIT_3A => X"6D6D696969696D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6969696D6D6D",
      INIT_3B => X"6D6D6D6D6D496D6D6D6D6D6D6D6D6D4949494949494949496D6D6D6D6D6D6D6D",
      INIT_3C => X"D6D6D6D6D6D6D6D6D6D6B6B6B6B2B29291919191919291918D8D8D6D6D6D6D6D",
      INIT_3D => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_3E => X"DADAD6D6D6DADADADADADADADADAD6D6D6D6D6DADADADADADADADADADADADADA",
      INIT_3F => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6D6D6D6DADAFAFAFAFADADADADADADAD6",
      INIT_40 => X"B6B6B6B6B6D6D6D6D6D6D6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_41 => X"B6B6B6B6B6D6D6D6DADADADADADADADADADAD6D6D6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_42 => X"8D8D8D91919191919191B1919191919191919191919191B1B1B1B1B6B6B6B6B6",
      INIT_43 => X"8D8D8D8D8D8D8D8D8D8D8D8D8D9191918D8D8D8D8D8D8D8D8D8D919191919191",
      INIT_44 => X"69696D6D6D69696969696969696969696D6D6D6D6D6D6D6D6D6D6D6D6D8D8D8D",
      INIT_45 => X"8D8D8D8D8D8D6D69696969696969696969696969696969696969696D6D6D6D69",
      INIT_46 => X"919191919191919191919191919191919191919292929191919191919191918D",
      INIT_47 => X"B6B2B29292929292929292929292919192929292929292929291919191919191",
      INIT_48 => X"B2B6B6D6D6DADADAD6D6D6D6D6D6D6D6D6B6B6B2B29292B2B2B2B6B6B6B6B6B6",
      INIT_49 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD7D6D6D6D6D6B6B6B6B2B2",
      INIT_4A => X"D2D2D2D2D2D2D2D2D2D2D2D6D6D6D6F6F7FBFBFBFBDBDBD7D7D7D7DBDBDBDBDB",
      INIT_4B => X"D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2",
      INIT_4C => X"D2D2D2D2D2F2F2F2F2F2D2D2D1D1D1D1D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2",
      INIT_4D => X"D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2",
      INIT_4E => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2",
      INIT_4F => X"B2B2B1B1B1B1B1B1B1B1B1ADADAD8D8D8D8D8DADADADADADADADB1B1ADADB1B1",
      INIT_50 => X"D6D6B6B6B6B6B6B2B2B6B6B6B6B6B2B2B2B2B2B2B2B2B2B2B6B6B2B2B2B2B2B2",
      INIT_51 => X"6D8D8D8D8D8D8D8D8D8D8D8D9191B2B2B2B2B2B6B6B6B6B6B6B6B6B6B6B6D6D6",
      INIT_52 => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_53 => X"6D6D696969696D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_54 => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D49494949494949496D6D6D6D6D6D6D6D",
      INIT_55 => X"D6D6D6D6D6D6D6D6D6B6B6B6B2B292919191919191918D8D8D8D8D6D6D6D6D6D",
      INIT_56 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_57 => X"DADADAD6D6D6DADADADADADADADAD6D6D6D6D6DADADADADADADADADADADADADA",
      INIT_58 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6DADADADAFAFAFAFADADADADADA",
      INIT_59 => X"B6B6B6B6B6B6D6D6D6D6D6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_5A => X"B6B6B6B6B6B6D6D6DADADADADADADADADADAD6D6D6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_5B => X"8D8D8D919191919191B1B1919191919191919191919191B1B1B1B2B6B6B6B6B6",
      INIT_5C => X"8D8D8D8D8D8D8D8D8D8D8D8D91919191918D8D8D8D8D8D8D8D91919191919191",
      INIT_5D => X"6D6D6D6D6D6D6969696969696D6D6D6D6D6D6D6D6D8D8D8D8D6D6D6D6D8D8D8D",
      INIT_5E => X"8D8D8D8D8D8D69696969696969696969696969696969696969696D6D6D6D6D6D",
      INIT_5F => X"9191919191919191919191919191919191919292929191919191919191918D8D",
      INIT_60 => X"B2B2929292929292929292929292919292929292929292929291919191919191",
      INIT_61 => X"B2B6B6D6D6DBDAD6D6D6D6D6D6D6D6D6B6B6B6B2929292B2B2B6B6B6B6B6B6B6",
      INIT_62 => X"DBDBDBDBDBFBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD6D6D6D6D6D6B6B6B6B6B2",
      INIT_63 => X"D2D2D2D2D2D2D2D2D2D2D2D6D6D6D6D6F7FBFBFBFBDBD7D7D7D7D7DBDBDBDBDB",
      INIT_64 => X"D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2",
      INIT_65 => X"D2D2D2D2D2F2F2F2F2F2D2D2D1D1D1D1D1D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2",
      INIT_66 => X"D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2",
      INIT_67 => X"B1B1B2B2B2B2B2B2B2B2B2B2B2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2",
      INIT_68 => X"B2B2B2B1B1B1B1B1B1B1B1B1AD8D8D8D8D8D8D8D8D8DADADADADB1ADADADADAD",
      INIT_69 => X"B6B6B6B6B6B6B6B2B2B2B6B6B6B6B2B2B2B2B6B2B2B2B2B2B6B2B2B2B2B2B2B2",
      INIT_6A => X"6D6D8D8D8D8D8D8D8D8D8D8D8D9192B2B2B2B2B2B6B6B6B6B6B6B6B6B6B6B6D6",
      INIT_6B => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_6C => X"6D6D696969696D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D696D6D6D6D6D",
      INIT_6D => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D494949494949496D6D6D6D6D6D6D6D",
      INIT_6E => X"D6D6D6D6D6D6D6B6B6B6B6B2B2B2919191918D8D8D8D8D8D8D8D6D6D6D6D6D6D",
      INIT_6F => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_70 => X"DADADADADAD6DADADADADADADADADAD6D6D6DADADADADADADADADADADADADADA",
      INIT_71 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6DADADADADAFAFAFAFADADADA",
      INIT_72 => X"B6B6B6B6B6B6D6D6D6D6D6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_73 => X"B6B6B6B6B6B6B6D6DADADADADADADADADADADAD6D6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_74 => X"8D8D8D9191919191B1B1919191919191919191919191B1B1B1B1B2B6B6B6B6B6",
      INIT_75 => X"8D8D8D8D8D8D8D8D8D8D8D919191919191918D8D8D8D8D8D8D91919191919191",
      INIT_76 => X"6D6D6D6D6D6D6D6969696D6D6D6D6D6D6D6D6D6D6D8D8D8D8D6D6D6D6D8D8D8D",
      INIT_77 => X"8D8D8D6D6D6969696969696969696969696969696969696969696D6D6D6D6D6D",
      INIT_78 => X"9191919191919191919191919191919191919191919191918D8D9191918D8D8D",
      INIT_79 => X"B2B2929292929292929292929292929292929292B2B292929292919191918D91",
      INIT_7A => X"B6B6D6D6D6DAD6D6D6D6D6D6D6D6D6B6B6B6B2B29292B2B2B2B6B6B6B6B6B6B6",
      INIT_7B => X"DBDBDBDBDBFBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD6D6D6D6D6D6B6B6B6B6B6",
      INIT_7C => X"D2D2D2D2D2D2D2D2D2D2D6D6D6D6D6D6F7FBFBFBDBD7D7D7D7D7DBDBDBDBDBDB",
      INIT_7D => X"D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2",
      INIT_7E => X"D2D2D2D2D2D2F2F2F2F2F2D2D2D1D1D1D1D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2",
      INIT_7F => X"D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__100_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__100_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__100\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => addra(10),
      I1 => addra(12),
      I2 => addra(11),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__100_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__100\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(14),
      I2 => addrb(13),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__100_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized72\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized72\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized72\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized72\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__94_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__94_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"ADB1B1B1B2B2B2B2B2B2B2B2B2B2B2D2B2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2",
      INIT_01 => X"B2B2B1B1B2B2B2B1B1B1B1ADAD8D8D8D8D8D8D8D8D8D8D8DADADADADADADADAD",
      INIT_02 => X"B6B6B6B6B6B6B2B2B2B2B6B6B6B2B2B2B2B6B6B2B2B2B2B2B2B2B2B2B2B1B1B1",
      INIT_03 => X"6D6D6D8D8D8D8D8D8D8D8D8D8D8D9192B2B2B2B2B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_04 => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_05 => X"6D6D69696969696D6D6D6D6D6D6D6D6D6D6D6D6D696D6D6D6D6969696D6D6D6D",
      INIT_06 => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D69494969696D6D6D6D6D6D6D6969",
      INIT_07 => X"D6D6D6D6D6B6B6B6B2B2B2B2B19191918D8D8D8D8D8D8D6D6D6D6D6D6D6D6D6D",
      INIT_08 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_09 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_0A => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6DADADADADADADAFAFADA",
      INIT_0B => X"B6B6B6B6B6B6B6D6D6D6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_0C => X"B6B6B6B6B6B6B6D6DADADADADADADADADADADAD6D6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_0D => X"8D8D919191919191919191919191919191919191919191B1B1B1B2B6B6B6B6B6",
      INIT_0E => X"8D8D8D8D8D8D8D8D8D8D91919191919191918D8D8D8D8D919191919191919191",
      INIT_0F => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D8D8D8D6D6D6D8D8D8D8D",
      INIT_10 => X"6D696969696969696969696969696969696969696969696D6D6D6D6D6D8D8D6D",
      INIT_11 => X"919191918D8D8D8D8D8D91919191919191919191918D8D8D8D8D8D8D8D8D8D8D",
      INIT_12 => X"B292929292929292929292929292929292929292929292929292919191918D8D",
      INIT_13 => X"B6D6D6D6D6D6D6D6D6D6D6D6D6D6B6B6B2B292929292B2B2B6B6D6D6B6B6B6B2",
      INIT_14 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD7D6D6D6D6D6D6B6B6B6B6",
      INIT_15 => X"D2D2D2D2D2D2D2D2D2D2D6D6D6D6D6D6D7F7FBDBD7D7D7D7D7D7DBDBDBDBDBDB",
      INIT_16 => X"D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2",
      INIT_17 => X"D2D2D2D2D2D2D2D2D2D2D2D2D2D1D1D1D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2",
      INIT_18 => X"D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2",
      INIT_19 => X"ADB1B1B1B1B2B2B2B2B2B2B2B2B2B2B2B2B2D2D2D2D2D2D2D2D2D2D2D2D2D2D2",
      INIT_1A => X"B1B1B1B1B1B1B1B1B1B1AD8D8D8D8D8D8D8D8D8D8D8D8D8D8DADADADADADADAD",
      INIT_1B => X"B6B6B6B6B6B6B2B2B2B2B6B6B6B2B2B2B2B6B6B6B2B2B2B2B2B2B2B2B1B1B1B1",
      INIT_1C => X"6D6D6D6D8D8D8D8D8D8D8D8D8D8D919292B2B2B2B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_1D => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_1E => X"696969696969696D6D6D6D6D6D6D6D6D6D6D6D696969696969696969696D6D6D",
      INIT_1F => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D696969",
      INIT_20 => X"D6D6D6D6B6B6B2B2919191919191918D8D8D8D8D8D8D6D6D6D6D6D6D6D6D6D6D",
      INIT_21 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_22 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_23 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6DADADADADADAFAFA",
      INIT_24 => X"B6B6B6B6B6B6B6B6D6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_25 => X"B6B6B6B6B6B6B6D6D6DADADADADADADADADADADAD6D6B6B6B6B6B6B6B6B6B6B6",
      INIT_26 => X"8D8D919191919191919191919191919191B1B191919191B1B1B1B2B2B6B6B6B6",
      INIT_27 => X"8D8D8D8D8D8D919191919191919191919191918D8D8D91919191919191919191",
      INIT_28 => X"8D6D6D6D6D6D8D8D8D8D8D6D8D8D8D8D8D8D8D6D6D6D8D8D8D8D6D8D8D8D8D8D",
      INIT_29 => X"696969696969696969696969696969696969696969696D6D6D8D8D8D8D8D8D8D",
      INIT_2A => X"8D8D8D8D8D8D8D8D8D8D8D8D918D91919191918D8D8D8D8D8D8D8D8D8D8D6D69",
      INIT_2B => X"9292929292929292929292929292929292929292929292929191919191918D8D",
      INIT_2C => X"D6D6D6D6D6D6D6D6D6D6D6D6D6B6B6B2929292929292B2B6B6B6D6D6B6B6B2B2",
      INIT_2D => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD7D6D6D6D6D6D6D6D6D6D6",
      INIT_2E => X"D2D2D2D2D2D2D2D2D2D2D6D6D6D6D6D6D6D7D7D7D7D7D7D7D7D7DBDBDBDBDBDB",
      INIT_2F => X"D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2",
      INIT_30 => X"D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2",
      INIT_31 => X"D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2",
      INIT_32 => X"ADADB1B1B1B1B1B1B2B2B2B2B2B2B2B2B2B2B2B2D2D2D2D2D2D2D2D2D2D2D2D2",
      INIT_33 => X"B2B1B1B1B1B1B1B1B1AD8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8DADADADADADAD",
      INIT_34 => X"B6B6B6B6B6B6B2B2B2B2B6B6B6B2B2B2B2B6B6B6B2B2B2B2B2B2B1B1B1B1B1B2",
      INIT_35 => X"6D6D6D6D8D8D8D8D8D8D8D8D8D8D8D9192B2B2B2B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_36 => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_37 => X"6969696969696969696D6D6D6D6D6D6D6D6D6D69696969696969696969696D6D",
      INIT_38 => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D69696969",
      INIT_39 => X"D6D6D6D6B6B6B2919191919191918D8D8D8D8D8D8D8D8D8D8D6D6D6D6D6D6D6D",
      INIT_3A => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD6",
      INIT_3B => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_3C => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6DADADADADADA",
      INIT_3D => X"B6B6B6B6B6B6B6B6D6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_3E => X"B6B6B6B6B2B1B6B6D6D6DADADAD6D6D6DADADADAD6D6B6B6B6B6B6B6B6B6B6B6",
      INIT_3F => X"8D9191919191919191919191919191B1B1B1B1B1B1B1B1B1B1B1B1B1B2B6B6B6",
      INIT_40 => X"8D8D8D8D91919191919191919191919191919191919191919191919191919191",
      INIT_41 => X"8D8D6D6D6D8D8D8D8D8D8D8D8D8D8D8D8D8D8D6D6D6D8D8D8D8D8D8D8D919191",
      INIT_42 => X"69696969696969696969696969696969696969696D6D6D8D8D8D8D8D8D8D8D8D",
      INIT_43 => X"8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D6D6D6969",
      INIT_44 => X"9292929292929292929292929292929292929291919191919191919191918D8D",
      INIT_45 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6B6B292929191919292B2B6B6D6D6B6B6B6B292",
      INIT_46 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD7D6D6D6D6D6D6D6D6D6",
      INIT_47 => X"D2D2D2D2D2D2D2D2D2D2D6D6D6D6D6D6D6D6D7D7D7D7D7D7D7D7DBDBDBDBDBDB",
      INIT_48 => X"D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2",
      INIT_49 => X"D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2F2F2F2D2D2D2D2D2D2D2D2D2D2",
      INIT_4A => X"D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2",
      INIT_4B => X"ADADB1B1B1B1B1B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2D2D2D2D2D2D2D2D2D2",
      INIT_4C => X"B2B2B1B18D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8DADADADAD",
      INIT_4D => X"B6B6B6B6B6B6B2B2B2B2B6B6B6B2B2B2B2B2B6B2B2B2B2B2B2B2B1B1B1B1B2B2",
      INIT_4E => X"6D6D6D6D6D8D8D8D6D6D6D8D8D8D8D9192B2B2B2B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_4F => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_50 => X"69696969696969696969696D6D6D6D6D6D6D6D696969696D69696969696D6D6D",
      INIT_51 => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D69696D6D6D6D6D6D6D6D6969696969",
      INIT_52 => X"D6D6D6D6B6B6B2B19191918D8D8D8D8D8D8D8D8D8D8D8D8D8D6D6D6D6D6D6D6D",
      INIT_53 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD6D6",
      INIT_54 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_55 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6D6DADADADA",
      INIT_56 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_57 => X"B6B6B6B6B2B1B6B6B6B6B6D6D6D6D6D6DADADADAD6D6B6B6B6B6B6B6B6B6B6B6",
      INIT_58 => X"919191919191919191919191919191B1B1B1B1B1B1B1B1B1B1B1B1B1B1B2B2B6",
      INIT_59 => X"918D8D9191919191919191919191919191919191919191919191919191919191",
      INIT_5A => X"8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D9191919191",
      INIT_5B => X"484969696969696969696969696969696969696D6D6D8D8D8D8D8D8D8D8D8D8D",
      INIT_5C => X"8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D6D6D6D6D6D6D6D6D696949",
      INIT_5D => X"92929292929292929292929292929292929291918D8D8D8D8D91919191918D8D",
      INIT_5E => X"DBDBDAD6D6D6D6D6D6D6D6D6B6B6B2B2929291929292B2B6B6D6D6B6B6B2B292",
      INIT_5F => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD7D6D6D6D6D6D7DBDBDB",
      INIT_60 => X"D2D2D2D2D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D7D7D7D7D7D7DBDBDBDBDBDB",
      INIT_61 => X"D2D2D2D2D1D1D1D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2B2B2B2B2D2",
      INIT_62 => X"D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2F2F2F2F2F2D2D2D2D2D2D2D2D2D2D2",
      INIT_63 => X"D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2",
      INIT_64 => X"B1B1B1B1B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2D2D2D2D2D2D2D2D2",
      INIT_65 => X"B2B2B1918D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8DADADB1",
      INIT_66 => X"B6B6B6B6B6B6B2B2B2B2B6B6B6B2B2B2B2B2B6B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_67 => X"6D6D6D6D6D6D6D6D6D6D6D8D8D8D9192B2B2B2B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_68 => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_69 => X"6969696969696969696969696D6D6D6D6D6D6D69696D6D6D6D696969696D6D6D",
      INIT_6A => X"6D6D6D6D6D6D6D6D6D6D6D69696969494949496D6D6D6D6D6D6D6D6969696969",
      INIT_6B => X"D6D6D6D6B6B6B2B29191918D8D8D8D8D8D8D8D8D8D8D8D8D8D6D6D6D6D6D6D6D",
      INIT_6C => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADAD6D6D6D6",
      INIT_6D => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_6E => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6D6DADA",
      INIT_6F => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_70 => X"B6B6B6B6B2B1B2B2B6B6B6B6B6D6D6D6DADADADAD6D6B6B6B6B6B6B6B6B6B6B6",
      INIT_71 => X"9191919191919191919191919191B1B1B1B2B2B1B1B1B1B1B1B1B1B1B1B1B2B6",
      INIT_72 => X"91919191919191B1B1B191919191919191919191919191919191918D8D919191",
      INIT_73 => X"8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D919191919191",
      INIT_74 => X"4849696969696969696969696969696969696D6D8D8D8D8D8D8D8D8D8D8D8D8D",
      INIT_75 => X"8D8D8D8D8D8D6D6D6D6D8D8D8D8D8D8D8D8D8D8D6D6D6D69696D6D6969694948",
      INIT_76 => X"9292929292929292929292929292929191918D8D8D8D8D8D8D8D9191918D8D8D",
      INIT_77 => X"DBDBDBD6D6D6D6D6D6D6D6D6B6B6B2B2929292929292B2B6B6D6D6B6B6B2B292",
      INIT_78 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD7D7D7DBDBDBDBDBDB",
      INIT_79 => X"D2D2D2D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D7D7D7D7DBDBDBDBDBDBDB",
      INIT_7A => X"D2D2D1B1ADADADD1D1D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2B2B2B2B2B2B2B2",
      INIT_7B => X"D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2F2F2F2F2F2F2F2D2D2D2D2D2D2D2D2D2D2",
      INIT_7C => X"D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2",
      INIT_7D => X"B1B1B1B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B1B2B2B2D2D2D2D2D2D2D2",
      INIT_7E => X"B2B2B18D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8DADADB1",
      INIT_7F => X"B6B6B6B6B6B6B6B2B2B6B6B6B6B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__94_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__94_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__94\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => addra(12),
      I1 => addra(10),
      I2 => addra(11),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__94_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__94\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => addrb(14),
      I1 => addrb(12),
      I2 => addrb(13),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__94_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized73\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized73\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized73\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized73\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__101_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__101_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"6D6D6D6D6D6D6D6D6D6D8D8D8D8D92B2B2B2B2B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_01 => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_02 => X"6969696969696969696969696D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_03 => X"6D6D6D6D6D6D6D6D6D6D696949494949494949696D6D6D6D6D6D69696969696D",
      INIT_04 => X"D6D6D6D6B6B6B6B2B2919191918D8D8D8D8D8D8D8D8D6D6D6D6D6D6D6D6D6D6D",
      INIT_05 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADAD6D6D6D6",
      INIT_06 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_07 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6D6",
      INIT_08 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_09 => X"B6B6B6B6B6B2B1B1B1B2B2B6B6B6D6D6D6DADADAD6D6B6B6B6B6B6B6B6B6B6B6",
      INIT_0A => X"9191919191919191919191919191B1B1B1B2B2B1B1B1B1B1B1B1B1B1B1B1B2B6",
      INIT_0B => X"91919191919191B1B1B191919191919191919191919191919191918D8D919191",
      INIT_0C => X"8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D919191919191",
      INIT_0D => X"484969696969696969696969696969696D6D6D6D8D8D8D8D8D8D8D8D8D8D8D8D",
      INIT_0E => X"8D8D8D8D6D6D6D6D6D6D6D6D6D6D8D8D8D8D8D6D6D69696969696D6969694948",
      INIT_0F => X"9292929292929292929292929291918D8D8D8D8D8D8D6D8D8D8D8D8D8D8D6D6D",
      INIT_10 => X"DBDBDBD6D6D6D6D6D6D6D6B6B6B2B2B2B2B292929292B2B6B6D6D6B6B6B2B292",
      INIT_11 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_12 => X"D2D2D2D6D6D6D6D6D2D2D2D2D2D6D6D6D6D6D6D6D6D7D7D7D7DBDBDBDBDBDBDB",
      INIT_13 => X"D2D2D1B1ADADADADADD1D2D2D2D2D2D2D2D2D2D2D2B2B1B2B2B2B2B2B2B2B2D2",
      INIT_14 => X"D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2F2F2F2D2D2D2D2D2D2D2D2D2D2D2D2",
      INIT_15 => X"D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2",
      INIT_16 => X"B1B2B2B2B2B2B2B2B2B2B2B2B2B1B2B2B2B2B2B2B2B2B2B2D2D2D2D2D2D2D2D2",
      INIT_17 => X"B2B1918D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8DAD8D8D8D8DADADB1",
      INIT_18 => X"B6B6B6B6B6B6B2B2B2B2B6B6B6B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_19 => X"6D6D6D6D6D6D6D6D8D8D8D8D8D9192B2B2B2B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_1A => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_1B => X"6969696969696969696969696D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_1C => X"6D6D6D6D6D6D6D6D6D6D696969494949494949496D6D6D6D6D6D696969696D6D",
      INIT_1D => X"D6D6D6D6B6B6B6B6B2B29191918D8D8D8D8D8D8D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_1E => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADAD6D6D6D6",
      INIT_1F => X"D6DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_20 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6",
      INIT_21 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_22 => X"B6B6B6B6B6B6B1B1B1B1B1B2B6B6B6D6D6DADADAD6D6B6B6B6B6B6B6B6B6B6B6",
      INIT_23 => X"919191919191919191919191919191B1B1B2B2B2B1B1B2B2B2B2B1B1B1B1B2B2",
      INIT_24 => X"91919191919191B1B1B1B19191919191919191919191919191918D8D8D8D9191",
      INIT_25 => X"8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D91919191919191",
      INIT_26 => X"4969696969696969696969696969696D6D6D6D6D8D8D8D8D8D8D8D8D8D8D8D8D",
      INIT_27 => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D696969696969696969696949",
      INIT_28 => X"92929292929292929292929292918D8D8D8D8D8D8D8D6D6D6D8D8D8D6D6D6D6D",
      INIT_29 => X"DBDBD6D6D6D6D6D6D6D6B6B6B6B2B2B2B2B2B29292B2B2B6B6D6D6B6B6B29292",
      INIT_2A => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_2B => X"D2D6D6D6D6D6D6D2D2D2B2B2D2D6D6D6D6D6D6D6D7D7D7DBDBDBDBDBDBDBDBDB",
      INIT_2C => X"D2D2D1B1ADADADADADADADCDD1D1D2D2D2D2D2D2ADADADADB2B2D2D2D2D2D2D2",
      INIT_2D => X"D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2",
      INIT_2E => X"D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2",
      INIT_2F => X"B1B2B2B2B2B2B2B2B2B2B2B2B2B1B2B2B2B2B2B2B2B2B2B2D2D2D2D2D2D2D2D2",
      INIT_30 => X"B1B18D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8DADADADAD8D8DADADB1",
      INIT_31 => X"B6B6B6B6B6B2B2B2B2B2B6B6B6B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B1",
      INIT_32 => X"6D6D6D6D6D6D8D8D8D8D8D8D8D92B2B2B2B2B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_33 => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_34 => X"6969696969696969696969696D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_35 => X"6D6D6D6D6D6D6D6D6D6969696969696949494949696D6D6D6D69696969696D6D",
      INIT_36 => X"D6D6B6B6B6B6B6B2B2B29191918D8D8D8D8D8D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_37 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADAD6D6D6D6",
      INIT_38 => X"D6D6D6D6DADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_39 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_3A => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_3B => X"B6B6B6B6B6B6B2B1B1B1B1B2B6B6B6B6D6D6DADAD6D6B6B6B6D6B6B6B6B6B6B6",
      INIT_3C => X"91919191919191919191919191919191B1B1B2B2B2B2B6B6B6B6B2B2B2B2B2B2",
      INIT_3D => X"91919191919191B1B1B1B19191919191919191919191919191918D8D8D8D8D91",
      INIT_3E => X"8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D919191918D8D8D919191919191919191",
      INIT_3F => X"6969696969696969696969696969696D6D6D6D6D8D8D8D8D8D8D8D8D8D8D8D8D",
      INIT_40 => X"6D6D6D6D6D6D696969696D6D6D6D6D6D6D6D6969696969696969696969696969",
      INIT_41 => X"929292929292929292929292928D8D8D8D8D8D8D8D8D8D6D6D6D6D6D6D6D6969",
      INIT_42 => X"DBDBD6D6D6D6D6D6B6B6B6B6B6B2B2929292B2B2B2B2B6B6B6D6B6B6B6B29292",
      INIT_43 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_44 => X"D6D6D6D6D2D2D2D2B2B2B2B2D2D6D6D6D6D6D6D6D7D7D7DBDBDBDBDBDBDBDBDB",
      INIT_45 => X"D2D2D2B1B1ADADADADADADADADADCDD1D2D2D2B2ADADADADB2D2D2D2D2D2D2D2",
      INIT_46 => X"D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2",
      INIT_47 => X"D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2",
      INIT_48 => X"B1B1B1B2B2B2B2B2B2B2B2B2B1B1B2B2B2B2B2B2B2B2B2D2D2D2D2D2D2D2D2D2",
      INIT_49 => X"B18D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8DADADADAD8D8DADADB1",
      INIT_4A => X"B6B6B6B2B2B2B2B2B2B2B2B6B6B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B1B1",
      INIT_4B => X"6D6D6D8D8D8D8D8D8D8D8D8D9192B2B2B2B2B2B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_4C => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_4D => X"69696969696D6969696969696D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_4E => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6969496969696D6D6D69696969696D6D",
      INIT_4F => X"D6B6B6B6B2B2B2B2B2919191918D8D8D8D8D8D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_50 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADAD6D6D6D6D6",
      INIT_51 => X"D6B6B6B6D6D6DADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_52 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6",
      INIT_53 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_54 => X"B6B6B6B6B6B6B6B2B2B2B2B2B2B2B6B6B6D6D6D6D6D6D6D6D6D6D6B6B6B6B6B6",
      INIT_55 => X"91919191919191919191919191919191B1B1B1B2B2B6B6B6B6B6B6B2B2B2B2B2",
      INIT_56 => X"91919191919191B1B1B1B19191919191919191919191919191918D8D8D8D8D8D",
      INIT_57 => X"8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D9191919191919191919191919191919191",
      INIT_58 => X"6969696969696969696969696969696D6D6D6D8D8D8D8D8D8D8D8D8D8D8D8D8D",
      INIT_59 => X"6D6D6D6D6D6D6969696D6D6D6D6D696969696969696969696969696969696969",
      INIT_5A => X"929292929292929292929292918D8D8D8D8D8D8D8D8D8D8D8D6D6D6D6D696969",
      INIT_5B => X"DBDBD6D6D6D6D6B6B6B6B6B6B6B2B2B2B2B2B2B2B2B2B6B6B6B6B6B6B2929292",
      INIT_5C => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_5D => X"D2D2D2D2D2B2B2B2B2B2D2D2D6D6D6D6D6D6D6D7D7D7DBDBDBDBDBDBDBDBDBDB",
      INIT_5E => X"D2D2D1B1ADADADADADADADADADADD1D2D2D2D2D2D2B2B2B2D2D2D2D2D2D2D2D2",
      INIT_5F => X"D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2",
      INIT_60 => X"D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2",
      INIT_61 => X"B1B1B1B1B1B2B1B1B1B1B1B1B1B1B2B2B2B2B2B2B2B2B2D2D2D2D2D2D2D2D2D2",
      INIT_62 => X"B1B1918D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8DADB1",
      INIT_63 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B1",
      INIT_64 => X"6D8D8D8D8D8D8D8D8D8D8D8D9192B2B2B2B2B2B6B6B6B6B6B6B6B6B2B2B2B6B6",
      INIT_65 => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_66 => X"69696969696D6D69696969696D6D6D6D6D6D6D6D6D6D6D6D6D6D69696D6D6D6D",
      INIT_67 => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6969696969696D6D69696969696D6D",
      INIT_68 => X"B6B6B6B292919191919191918D8D8D8D8D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_69 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADAD6D6D6D6D6",
      INIT_6A => X"B6B6B6B6B6D6D6DADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_6B => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6D6",
      INIT_6C => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_6D => X"B6B6B6B6B6B6B6B6B2B2B2B2B2B1B1B2B6B6D6D6D6D6D6D6D6D6D6D6B6B6B6B6",
      INIT_6E => X"9191919191919191919191919191919191B1B1B2B2B6B6B6B6B6B6B6B2B2B2B6",
      INIT_6F => X"91919191919191B1B1B1B19191919191919191919191919191918D8D8D8D8D8D",
      INIT_70 => X"8D8D8D8D8D8D8D8D8D8D8D8D8D8D919191919191919191919191919191919191",
      INIT_71 => X"69696969696969696969696969696D6D6D6D6D8D8D8D8D8D8D8D8D8D8D8D8D8D",
      INIT_72 => X"6D6D6D6D6D6D6D6D6D6D6D6D6D69696969696969696969696969696969696969",
      INIT_73 => X"92929292B2B2929292929292918D8D8D8D8D8D8D8D8D8D8D8D8D6D6D6D6D6969",
      INIT_74 => X"DBD7D7D6D6D6B6B6B6B6B6B6B6B2B2B2B2B2B2B2B2B2B6B6B6B6B6B6B2929292",
      INIT_75 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_76 => X"B2B2B2B2B2B2B2B2B2D2D2D6D6D6D6D6D6D6D6D7D7D7DBDBDBDBDBDBDBDBDBDB",
      INIT_77 => X"D2B2B1ADADADADADADADADADADADD2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2B2B2",
      INIT_78 => X"D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D1D1D1D1D1D2D2D2D2D2D2D2D2D2D2D2",
      INIT_79 => X"D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2",
      INIT_7A => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B2B2B2B2B2B2B2B2D2D2D2D2D2D2D2D2D2D2",
      INIT_7B => X"B2B1B1B1B1B1B18D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8DADB1",
      INIT_7C => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_7D => X"8D8D8D8D8D8D8D8D8D8D8D8D919292B2B2B2B2B2B6B6B6B6B6B6B6B2B2B2B2B2",
      INIT_7E => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_7F => X"69696969696D6D69696969696D6D6D6D6D6D6D6D696D6D6D6D69696969696D6D",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__101_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__101_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__101\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => addra(10),
      I1 => addra(12),
      I2 => addra(11),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__101_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__101\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(14),
      I2 => addrb(13),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__101_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized74\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized74\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized74\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized74\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__95_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__95_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"6D6D6969696D69696969696D6D6D6D6D6D6D6D6969696969696969696969696D",
      INIT_01 => X"B6B6B2B29191919191919191918D8D8D8D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_02 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADAD6D6D6D6D6",
      INIT_03 => X"B6B6B6B6B6D6D6D6D6DADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_04 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6B6",
      INIT_05 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_06 => X"B6B6B6B6B6B6B6B6B6B6B6B2B2B1B1B1B2B6B6B6B6B6D6D6D6D6DAD6D6B6B6B6",
      INIT_07 => X"9191919191919191919191919191919191B1B1B2B2B6B6B6B6B6B6B6B6B6B6B6",
      INIT_08 => X"9191919191B1B1B1B1B1B19191919191919191919191919191918D8D8D8D8D8D",
      INIT_09 => X"8D8D8D8D8D8D8D8D8D8D8D8D8D91919191919191919191919191919191919191",
      INIT_0A => X"696969696969696969696D6D6D6D6D6D6D6D6D8D8D8D8D8D8D8D8D8D8D8D8D8D",
      INIT_0B => X"6D6D6D6969696D6D6D6D69696969696969696969494949696969696969696969",
      INIT_0C => X"919292B2B2B2B292929292918D8D8D8D8D8D918D8D8D8D8D8D8D6D6D6D6D6969",
      INIT_0D => X"DBD7D7D6D6B6B6B6B6B6B6B6B2B2B2B6B6B2B2B2B2B6B6B6B6B6B6B2B2929291",
      INIT_0E => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_0F => X"B2B2B2B2B2B2B2B2B2D2D6D6D6D6D6D6D6D6D6D6D7D7DBDBDBDBDBDBDBDBDBDB",
      INIT_10 => X"ADADADADADADADADAEB2B2AEADADB2D2D2D2D2D2D2D2D2D2D2D2D2D2B2B2B2B2",
      INIT_11 => X"D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D1D1D1D1D1D1D1D1D1D1D2D2D1ADADADAD",
      INIT_12 => X"D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2",
      INIT_13 => X"B1B1B1B1B1B2B2B1B1B1B1B1B1B1B1B2B2B2B2B2B2B2B2D2D2D2D2D2D2D2D2D2",
      INIT_14 => X"B2B1B1B1B1B1B1B1B18D8D8D8D8D8D8D8D8D8D8DAD8D8D8D8D8D8D8D8DADADB1",
      INIT_15 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_16 => X"8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D91919292B2B2B6B6B6B6B6B6B6B6B6B6B6",
      INIT_17 => X"6D69696969696D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D8D8D",
      INIT_18 => X"696969696969696969696969696D6D6D6D6D6D6D6D6D6D6D6969696969696969",
      INIT_19 => X"6D6D6969696D6969696969696D6D6D6D6D6D6D696969696D6969696969696969",
      INIT_1A => X"B6B6B6B29191919191919191918D8D8D8D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_1B => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADAD6D6D6D6",
      INIT_1C => X"B6B6B6B6B6D6D6D6D6DADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_1D => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_1E => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_1F => X"B6B6B6B6B6B6B6B6B6B6B6B6B2B2B1B1B2B2B6B6B6B6D6D6D6DADAD6D6B6B6B6",
      INIT_20 => X"91919191919191919191919191919191B1B1B2B2B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_21 => X"91919191B1B1B1B1B1B1B19191919191919191919191919191918D8D8D8D8D91",
      INIT_22 => X"8D8D8D8D8D8D8D8D8D8D8D8D8D91919191919191919191919191919191919191",
      INIT_23 => X"696969696969696D6D6D6D6D6D6D6D6D6D6D6D8D8D8D8D8D8D8D8D8D8D8D8D8D",
      INIT_24 => X"6969696969696969696969696969696969696969494949496969696969696969",
      INIT_25 => X"919192B2B2B2B292929291918D8D8D8D8D8D8D8D8D8D8D8D8D8D6D6D6D6D6969",
      INIT_26 => X"D7D7D7D6D6B6B6B6B6B6B6B6B2B2B2B6B6B6B2B2B2B6B6B6B6B6B6B292929291",
      INIT_27 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD7",
      INIT_28 => X"B2B2B2B2B2B2B2B2D2D6D6D6D6D6D6D6D6D6D6D6D7D7DBDBDBDBDBDBDBDBDBDB",
      INIT_29 => X"ADADADADADADADADADAEB2B2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2B2B2B2B2B2",
      INIT_2A => X"D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D1D1D1D1D1D1D1D1D1D1D2D2B1ADADADAD",
      INIT_2B => X"D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2",
      INIT_2C => X"B1B2B2B2B2B2B2B2B2B2B2B2B2B1B2B2B2B2B2B2B2B2B2D2D2D2D2D2D2D2D2D2",
      INIT_2D => X"B2B2B1B1B1B1B1B1B1AD8D8D8D8D8D8D8D8D8DADADAD8D8D8D8D8D8D8DADADB1",
      INIT_2E => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_2F => X"8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D919192B2B2B6B6B6B6B6B6B6B6B6B6B2",
      INIT_30 => X"6D6D696969696D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D8D8D",
      INIT_31 => X"69696969696969696969696969696D6D6D6D6D6D6D6D6D6D6969696969696969",
      INIT_32 => X"6D6D6D696D6D6D69696969696969696969696969696D6D6D6969696969696969",
      INIT_33 => X"B6B6B6B292919191919191919191918D8D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_34 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD6D6D6",
      INIT_35 => X"B6B6B6B6B6D6D6D6D6D6DADADADADADADADADADADADADADADADADADADADADADA",
      INIT_36 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_37 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_38 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B2B2B2B2B2B6B6B6D6D6DADADADAD6D6B6B6",
      INIT_39 => X"91919191919191919191919191919191B1B2B2B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_3A => X"919191B1B1B1B1B1B1B1B191919191919191919191B1B1B19191918D8D8D9191",
      INIT_3B => X"8D8D8D8D8D8D8D8D8D8D8D8D9191919191919191919191919191919191919191",
      INIT_3C => X"69696D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D8D8D8D8D8D8D8D8D8D8D8D8D8D",
      INIT_3D => X"6969696969696969696969696969696969696969696969696969696969696969",
      INIT_3E => X"919192B2B2B2B2B2929191918D8D8D8D8D8D8D9191918D8D8D8D6D6D6D6D6969",
      INIT_3F => X"D7D7D7D6D6B6B6B6B6B6B6B6B2B2B6B6B6B6B2B2B6B6B6B6B6B6B6B292929291",
      INIT_40 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD7",
      INIT_41 => X"B2B2B2B2B2B2B2B2D6D6D6D6D6D6D6D6D6D6D6D6D7D7DBDBDBDBDBDBDBDBDBDB",
      INIT_42 => X"B1ADADADADADADADADAEB2D2D2D2D2D2D2D2D2D2D2D2D2D2B2B2B2B2B2B2B2B2",
      INIT_43 => X"D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D1B1B1B1B1B1",
      INIT_44 => X"D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2",
      INIT_45 => X"B1B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2D2D2D2D2D2D2D2",
      INIT_46 => X"B2B2B1B1B1B1B1B1B1B1B1AD8D8D8D8D8D8D8DADADADAD8D8D8D8D8D8DADADB1",
      INIT_47 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_48 => X"8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D9192B2B2B6B6B6B6B6B6B6B6B6B2B2",
      INIT_49 => X"6D6D6D69696D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D8D8D8D",
      INIT_4A => X"6969696D69696969696969696969696D6D6D6D69696D6D6D6969696969696969",
      INIT_4B => X"6D6D6D6D6D6D6D696969696969696969696969696D6D6D6D6D69696969696969",
      INIT_4C => X"B6B6B6B292929191919191919191918D8D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_4D => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD6D6",
      INIT_4E => X"B6B6B6B6D6D6D6D6D6D6D6DADADADADADADADADADADADADADADADADADADADADA",
      INIT_4F => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_50 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_51 => X"B2B2B2B2B2B2B6B6B6B6B6B6B6B6B6B6B2B2B2B6B6B6D6D6DADADADAD6D6D6B6",
      INIT_52 => X"919191919191919191919191919191B1B2B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_53 => X"919191B1B1B1B1B1B1B1B1919191919191919191B1B1B1B1B191919191919191",
      INIT_54 => X"8D8D8D8D8D8D8D8D919191919191919191919191919191919191919191919191",
      INIT_55 => X"69696D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D8D8D8D8D8D8D8D8D8D8D8D8D8D8D",
      INIT_56 => X"69696969696969696969696969696969696969696969696969696D6D6D6D6969",
      INIT_57 => X"919192B2B2B2B2B2929191918D8D8D8D8D8D8D8D918D8D8D8D8D6D6D6D6D6969",
      INIT_58 => X"D7D7D7D6D6B6B6B6B6B6B6B6B2B2B6B6B6B6B6B6B6B6B6B6B6B6B2B292929291",
      INIT_59 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBD7DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD7D7",
      INIT_5A => X"B2B2B2B2B2B2B2D2D6D6D6D6D6D6D6D6D6D6D6D6D7D7DBDBDBDBDBDBDBD7DBDB",
      INIT_5B => X"B2ADADADADADADADAEB2D2D2D2D2D2D2D2D2D2D2D2D2B2B2B2B2B2B2B2B2B2B2",
      INIT_5C => X"D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D1D1B1B1B1B1B1B1B1",
      INIT_5D => X"D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2",
      INIT_5E => X"B1B1B1B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2D2D2D2D2D2D2",
      INIT_5F => X"B2B2B1B1B1B1B1B1B1B1B1B1ADADAD8D8D8D8DADADADADAD8D8D8D8DADADADB1",
      INIT_60 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_61 => X"8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D919192B2B2B2B6B6B6B6B6B6B6B2B2B2",
      INIT_62 => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D8D8D",
      INIT_63 => X"6D6D6D6D6D6969696969696969696969696D6D6969696D6D6D6969696969696D",
      INIT_64 => X"6D6D6D6D6D6D6D6D6D69696969696969696969696D6D6D6D6D69696969696969",
      INIT_65 => X"B6B6B6B2B29291919191918D8D918D8D8D8D8D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_66 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD6D6",
      INIT_67 => X"B6B6B6B6B6D6D6D6D6D6D6D6DADADADADADADADADADADADADADADADADADADADA",
      INIT_68 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_69 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_6A => X"B2B1B1B1B1B2B6B6B6B2B6B6B6B6B6B6B2B2B1B2B6B6B6D6DADADADADAD6D6D6",
      INIT_6B => X"9191919191919191919191919191B1B2B6B6B6B6B6B6B6B2B2B6B6B6B6B6B6B2",
      INIT_6C => X"91919191B1B1B1B1B1B19191919191919191B1B1B1B1B1B1B1B1919191919191",
      INIT_6D => X"8D8D8D8D8D8D8D91919191919191919191919191919191919191919191919191",
      INIT_6E => X"69696D6D6D6D6D6D6D6D8D6D6D6D6D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D",
      INIT_6F => X"696969696969696969696969696969696969696D6D6D6D6D696D6D8D8D6D6969",
      INIT_70 => X"919292B2B2B2B2B2929191918D8D8D8D8D8D8D8D8D8D8D8D8D6D6D6D6D6D6969",
      INIT_71 => X"D7D7D7D7D6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B2B292929291",
      INIT_72 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBD7D7DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD7D7",
      INIT_73 => X"B2B2B2B2B2B2B2D2D6D6D6D6D6D6D6D6D6D6D6D7D7DBDBDBDBDBDBD7D7D7DBDB",
      INIT_74 => X"B2B2B1ADADADB2D2D2D2D2D2D2D2D2D2D2D2D2D2D2B2B2B2AEAEAEB2B2B2B2B2",
      INIT_75 => X"D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D1B1B1ADADADB1B1B1B2",
      INIT_76 => X"D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2",
      INIT_77 => X"B1B1B1B1B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2D2D2D2D2D2",
      INIT_78 => X"B2B2B2B1B1ADB1B1B1B1B1B1B1B1AD8D8D8D8DADADADADADADADADADADADB1B1",
      INIT_79 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_7A => X"8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D919192B2B2B2B6B6B6B6B6B6B6B6B2B2",
      INIT_7B => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D696D6D6D6D6D6D6D6D6D6D8D8D",
      INIT_7C => X"6D6D6D6D6D6969696969696969696969696969696969696D6D69696969696D6D",
      INIT_7D => X"6D6D6D6D6D6D6D6D6D696969696969696969696D6D6D6D6D6D69696969696969",
      INIT_7E => X"B6B6B6B6B292929191918D8D8D8D8D8D8D8D8D8D8D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_7F => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD6D6",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__95_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__95_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__95\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => addra(12),
      I1 => addra(10),
      I2 => addra(11),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__95_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__95\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => addrb(14),
      I1 => addrb(12),
      I2 => addrb(13),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__95_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized75\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized75\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized75\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized75\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__102_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__102_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"B6B6B6B6B6D6D6D6D6D6D6D6D6D6D6DADADADADADADADADADADADADADADADADA",
      INIT_01 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_02 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_03 => X"B2B1B1B1B1B2B2B6B6B6B6B6B6B6B6B6B2B291B2B6B6B6D6D6DADADADADADAD6",
      INIT_04 => X"91919191919191919191919191B1B2B2B6B6B6B6B6B6B6B2B2B6B6B6B6B6B6B6",
      INIT_05 => X"9191919191B19191919191919191919191B1B1B1B1B1B1B1B1B1919191919191",
      INIT_06 => X"8D8D8D8D8D8D8D9191919191919191919191919191919191919191919191B1B1",
      INIT_07 => X"69696D6D6D6D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D",
      INIT_08 => X"6969696969696969696969696969696969696D6D6D6D6D6D6D6D8D8D8D6D6D69",
      INIT_09 => X"919292B2B2B2B2B2929291919191918D8D8D8D8D8D8D8D8D6D6D6D6D6D696969",
      INIT_0A => X"D7D7D7D7D6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B29292929292",
      INIT_0B => X"DBDBDBDBDBDBDBDBDBDBDBDBD7D7D7DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD7D7",
      INIT_0C => X"B2B2B2B2B2B2B2D6D6D6D6B2B2B6B6D6D6D6D6D7D7DBDBDBDBDBDBD7D7D7DBDB",
      INIT_0D => X"B2B2B2B2D2D2D2D2D2D2D2D2D2D2D2B2B2B2B2B2B2B2B2AEADADAEB2B2B2B2B2",
      INIT_0E => X"D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D1D1B1ADADADADADB1B1B2",
      INIT_0F => X"D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2",
      INIT_10 => X"B1B1B1B1B1B1B2B2B2B2B2B2B2B2B2B2B2B2B2B2B1B1B1B2B2B2B2B2D2D2D2D2",
      INIT_11 => X"B2B2B2B1B1ADB1B1B1B1B1B1B1ADAD8D8D8D8DADADADADADADADADADADADB1B1",
      INIT_12 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_13 => X"8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D919192B2B2B2B6B6B6B6B6B6B6B6B6B6",
      INIT_14 => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6969696D6D6D6D6D6D6D6D6D6D6D",
      INIT_15 => X"6D6D6D6D696969696969696969696969696969696969696D696969696969696D",
      INIT_16 => X"6D6D6D6D6D6D6D6D6D696969696969696969696D6D6D6D6D6D69696969696969",
      INIT_17 => X"B6B6B6B6B292929191918D8D8D8D6D6D6D8D8D8D8D8D6D6D6D6D6D6D6D6D6D6D",
      INIT_18 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD6D6D6",
      INIT_19 => X"B6B6B6B6B6B6B6D6D6D6D6D6D6D6D6D6D6D6DADADADADADADADADADADADADADA",
      INIT_1A => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_1B => X"D6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_1C => X"B6B2B2B2B2B2B6B6B6B6B6B6B6B6B6B6B2B291B2B2B6B6B6D6D6DADADADADAD6",
      INIT_1D => X"9191919191919191B191919191B1B2B2B6B6B6B6B6B6B6B6B2B6B6B6B6B6B6B6",
      INIT_1E => X"919191919191919191919191919191B1B1B1B1B1B1B1B1B1B1B1919191919191",
      INIT_1F => X"9191919191919191919191919191919191919191919191919191919191B1B1B1",
      INIT_20 => X"6D6D6D6D6D8D8D8D8D8D8D8D6D6D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D9191",
      INIT_21 => X"69696969696969696969696969696969696D6D6D6D6D8D8D8D8D8D8D8D8D6D6D",
      INIT_22 => X"929292B2B6B6B2B292929191919291918D8D8D8D8D6D6D6D6D6D6D6D6D6D6D69",
      INIT_23 => X"D7D7DBD7D7B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B2B292929292",
      INIT_24 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD7D7",
      INIT_25 => X"B2B2B2B2B2B2B2B2D6B6B6B2B2B2B6B6D6D6D6D7D7DBDBDBDBDBDBD7D7D7DBDB",
      INIT_26 => X"D2D2D2D2D2D2D2D2D2D2D2D2D2B2AEADADADADAEB2B2B2AEAEB2B2B2B2B2B2B2",
      INIT_27 => X"D2D2D2D2D2D2D2D2D2D2D2D2D2D1D1D1D2D2D2D2D1D1B1B1B1ADADADB1B2D2D2",
      INIT_28 => X"D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2",
      INIT_29 => X"ADB1B1B1B1B1B2B2B2B2B2B2B2B2B2B2B2B2B2B1B1B1B1B2B2B2B2B2B2D2D2D2",
      INIT_2A => X"B2B2B2B2B1B1B1B1B1ADADAD8D8D8D8D8D8D8DADADADADADADADADADADADADB1",
      INIT_2B => X"B6B6B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_2C => X"8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D9192B2B2B2B6B6B6B2B6B6B6B6B6B6",
      INIT_2D => X"6D6D6D6969696D6D6D6D6D6D696D6D6D6D696969696D6D6D6D6D6D6D6D6D6D6D",
      INIT_2E => X"6D6D6D6D6D69696969696969696969696969696969696D6D6969696969696969",
      INIT_2F => X"6D6D6D6D6D6D6D6D696969696969696969696D6D6D6D6D6D6D69696969696969",
      INIT_30 => X"B6B6B6B6B2B292929191918D8D8D6D6D6D6D8D8D8D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_31 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADAD6D6D6D6B6",
      INIT_32 => X"B6B6B6B6B6B6B6B6D6D6D6D6D6D6D6D6D6D6D6D6DADADADADADADADADADADADA",
      INIT_33 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_34 => X"D6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_35 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B2B2B2B2B2B2B2B6B6B6D6DADADADADADA",
      INIT_36 => X"919191919191B1B1B1B1919191B1B2B2B2B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_37 => X"91919191919191919191919191B1B1B1B1B1B19191B1B1B1B1B1919191919191",
      INIT_38 => X"9191919191919191919191919191919191919191919191919191919191B1B1B1",
      INIT_39 => X"8D8D6D6D8D8D8D8D8D8D8D8D6D8D8D8D8D8D91919191918D8D8D8D8D91919191",
      INIT_3A => X"696969696969696969696969696969696D6D6D6D6D8D8D8D8D8D8D8D8D8D8D8D",
      INIT_3B => X"9292B2B6B6B6B2B292929191929292918D8D8D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_3C => X"D7DBDBD7D7B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B292929292",
      INIT_3D => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD7D7",
      INIT_3E => X"B2B2B2B2B2B2B2B2B6B6B6B6B2B2B6B6D6D6D6D7D7D7DBDBD7D7DBD7D7D7DBDB",
      INIT_3F => X"D2D2D2D2D2B2B2B2D2D2D2B2AEADADADADADADAEAEB2B2B2B2B2B2B2B2B2B2B2",
      INIT_40 => X"D2D2D2D2D2D2D2D2D2D2D2D2D2B1B1B1B1B1B1B1B1B1B1B1ADADADB1B2D2D2D2",
      INIT_41 => X"D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2",
      INIT_42 => X"ADB1B1B1B1B2B2B2B2B2B2B2B2B2B2B2B2B2B2B1B1B1B2B2B2B2B2B2B2D2D2D2",
      INIT_43 => X"B2B2B2B2B1B1B1B1AD8D8D8D8D8D8D8D8D8D8DADADADADADAD8D8D8D8DADADAD",
      INIT_44 => X"B6B6B6B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_45 => X"6D8D8D8D8D8D8D6D6D6D6D6D6D8D8D8D8D9192B2B2B2B6B6B2B2B2B6B6B6B6B6",
      INIT_46 => X"6D6D696969696D6D6D6D6D6969696D6D6D696969696D6D6D6D6D6D6D6D6D6D6D",
      INIT_47 => X"6D6D6D6D69696969696969696969696969696969696969696969696969696969",
      INIT_48 => X"6D6D6D696969696969696969696969696D6D6D6D6D6D6D6D6D69696969696969",
      INIT_49 => X"B6B6B6B6B2B2B292929191918D8D8D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_4A => X"DADADADADADADADADADADADADADADADADADADADADADADADADADAD6D6D6D6B6B6",
      INIT_4B => X"B6B6B6B6B6B6B6B6D6D6D6D6D6B6B6B6B6B6B6D6D6DADADADADADADADADADADA",
      INIT_4C => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_4D => X"DAD6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_4E => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B2B2B2B2B2B2B2B2B6B6D6DADADADADADA",
      INIT_4F => X"9191919191B1B1B1B1B1B19191B1B1B2B2B2B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_50 => X"919191919191919191919191B1B1B1B1B1B19191919191B1B191919191919191",
      INIT_51 => X"91919191919191919191919191919191919191919191919191919191B1B1B1B1",
      INIT_52 => X"8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D919191919191918D8D8D9191919292",
      INIT_53 => X"6D6D6D6D6D69696969696969696D6D6D6D6D6D6D6D8D8D8D8D8D8D8D6D8D8D8D",
      INIT_54 => X"9292B2B6B6B6B29292919192929292918D8D8D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_55 => X"D7DBDBD7D7B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B292929292",
      INIT_56 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD7D7",
      INIT_57 => X"B2B2B2B2B2B2B2B2B2B6B6B6B6B6B6B6D6D6D6D7D7DBDBDBD7D7DBD7D7D7DBDB",
      INIT_58 => X"D2D2D2B2B2ADADADADADADADADADADADADADADAEAEB2B2B2B2B2B2B2B2B2B2B2",
      INIT_59 => X"D2D2D2D2D2D2D2B1ADADADB1B1B1B1B1B1B1ADADADADADADADADADB1D2D2D2D2",
      INIT_5A => X"D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2",
      INIT_5B => X"ADB1B1B1B2B2B2B2B2B2B2B2B2B1B1B2B2B2B2B1B1B1B2B2B2B2B2B2D2D2D2D2",
      INIT_5C => X"B2B2B2B1B1B1B1B1AD8D8D8D8D8D8D8D8DADADADADADADADAD8D8D8D8D8D8DAD",
      INIT_5D => X"B6B6B6B6B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_5E => X"6D8D8D8D8D8D6D6D6D6D6D6D6D8D8D8D8D9192B2B2B2B2B2B2B2B2B2B6B6B6B6",
      INIT_5F => X"696969696969696D6D6D6D696969696D6D696969696D6D6D6D6D6D8D8D8D6D6D",
      INIT_60 => X"6969696969696969696969696969696969696969696969696969696969696969",
      INIT_61 => X"6D6D6D696969696969696969696969696D6D6D6D6D6D6D6D6969696969696969",
      INIT_62 => X"B6B6B6B6B6B2B2929292919191918D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_63 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADAD6D6D6B6B6B6",
      INIT_64 => X"B6B6B6B6B6B6B6B6D6D6D6D6D6D6B6B6B6B6B6B6D6D6DADADADADADADADADADA",
      INIT_65 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_66 => X"DAD6D6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_67 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B2B2B2B2B2B2B2B6B6B6D6DADADADADA",
      INIT_68 => X"91919191B1B1B1B2B2B1B1B1B1B1B1B2B2B2B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_69 => X"919191919191919191919191B1B1B1B1B1919191919191919191919191919191",
      INIT_6A => X"9191919191919191919191919192919191919191919191919191919191B1B191",
      INIT_6B => X"8D8D8D8D8D8D91918D8D8D8D8D8D8D8D8D919191919191919191919191919292",
      INIT_6C => X"6D6D6D6D6D6969696969696D6D6D6D6D6D6D6D6D6D6D6D8D8D8D8D6D6D8D8D8D",
      INIT_6D => X"929292B2B6B6B292929191929292928D8D8D8D8D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_6E => X"D7D7D7D7D6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B292929292",
      INIT_6F => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD7D7",
      INIT_70 => X"B2B2B2B2B2B2B2B2B2B2B6B6B6B6B6D6D6D6D7D7D7DBDBDBDBDBD7D7D7D7DBDB",
      INIT_71 => X"D2D2D2B2ADADADADADADADADADADADADADADADAEAEB2B2B2B2B2B2B2B2B2B2B2",
      INIT_72 => X"D2D2D2D2D2D2B1ADADADADADADB1B1B1B1ADADADADADADADADADB1B2D2D2D2D2",
      INIT_73 => X"D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2",
      INIT_74 => X"B1B1B2B2B2B2B2B2B2B2B2B2B2B1B2B2B2B2B2B2B2B2B2B2B2B2D2D2D2D2D2D2",
      INIT_75 => X"B2B2B1B1B1B1B1B18D8D8D8D8D8D8D8D8D8DADADB1ADADAD8D8D8D8D8D8D8DAD",
      INIT_76 => X"B6B6B6B6B6B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_77 => X"6D8D8D8D8D6D6D6D6D6D6D6D6D8D8D8D8D9192B2B2B2B2B2B2B2B2B2B6B6B6B6",
      INIT_78 => X"696969696969696D6D6D6D696969696D6D696969696D6D6D6D6D6D6D8D6D6D6D",
      INIT_79 => X"696969696969696969696969696969696969696969696D6D6969696969696969",
      INIT_7A => X"6D6D6969696969696969696969696969696D6D69696D6D696969694949494969",
      INIT_7B => X"B6B6B6B6B6B2B2B29292929191918D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_7C => X"DADADADADADADADADADADADADADADADADADADADADADADADADADAD6D6B6B6B6B6",
      INIT_7D => X"B6B6B6B6B6B6B6B6D6D6D6D6D6D6B6B6B6B6B6B6B6D6D6DADADADADADADADADA",
      INIT_7E => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_7F => X"DADAD6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__102_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__102_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__102\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => addra(10),
      I1 => addra(12),
      I2 => addra(11),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__102_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__102\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(14),
      I2 => addrb(13),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__102_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized76\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized76\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized76\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized76\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__96_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__96_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6DADADADA",
      INIT_01 => X"91919191B1B1B1B2B2B2B1B1B1B1B2B2B2B2B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_02 => X"919191919191919191919191B1B1B1B1B1919191919191919191919191919191",
      INIT_03 => X"91919191919191919191919191B2929191919191919191919191919191B19191",
      INIT_04 => X"8D8D8D8D8D919191918D8D8D8D8D8D8D91918D91919191919191919191929292",
      INIT_05 => X"6D6D6D6D6D696969696D6D6D6D6D6D6D6D6D6D6D6D6D6D6D8D8D6D8D8D8D8D8D",
      INIT_06 => X"929292B2B6B6B292929191929292928D8D8D8D8D8D8D6D6D6D6D6D6D6D6D6D6D",
      INIT_07 => X"D7D7D7D7B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B292929292",
      INIT_08 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD7D7",
      INIT_09 => X"B2B2B2B2B2B2B2B2B2B2B2B6B6B6D6D6D6D7D7D7DBDBDBDBDBDBD7D7D7D7DBDB",
      INIT_0A => X"D2D2B2ADADADADADADADADADADADADADADAEAEAEB2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_0B => X"D2D2D2D2B2B1ADADADADADADADB1B1B1ADADADADADADADADADB1B2D2D2D2D2D2",
      INIT_0C => X"D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2",
      INIT_0D => X"B1B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2D2D2D2D2D2D2D2",
      INIT_0E => X"B2B1B1B1B18D8D8D8D8D8D8D8D8D8D8D8D8D8DADB1B1ADAD8D8D8D8D8D8DADAD",
      INIT_0F => X"B6B6B6B6B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_10 => X"6D6D8D8D6D6D6D6D6D6D6D6D8D8D8D8D8D919192B2B2B2B2B2B2B2B2B2B6B6B6",
      INIT_11 => X"696969696969696D6D6D6D6D6969696D6D6D69696D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_12 => X"69696969696969696969696969696969696969696969696D6D69696969696969",
      INIT_13 => X"6D6D696969696969696969696969696969696969696969696969694949494969",
      INIT_14 => X"B6B6B6B6B2B2B2B29292929191918D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_15 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADAD6B6B6B6B6",
      INIT_16 => X"B6D6D6B6B6B6B6B6D6D6D6D6D6D6D6B6B6B6B6B6B6B6D6D6D6DADADADADADADA",
      INIT_17 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_18 => X"DADAD6D6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_19 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6DADADADA",
      INIT_1A => X"91919191B1B1B1B2B2B2B2B2B2B2B2B2B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_1B => X"9191919191919191919191B1B1B1B1B191919191919191919191919191919191",
      INIT_1C => X"91919191919191919191919191B2929191919191919191919191919191919191",
      INIT_1D => X"8D8D8D8D9191919191918D8D91919191918D8D91919191919191919191919291",
      INIT_1E => X"6D6D6D6D6D6D69696D6D6D6D6D6D6D8D8D8D6D6D6D6D6D6D8D8D8D8D8D8D8D8D",
      INIT_1F => X"919292B2B6B6B2B292929192929292918D8D8D8D8D8D6D6D6D6D6D6D6D6D6D6D",
      INIT_20 => X"D7D7D7D7B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B292929292",
      INIT_21 => X"DBDBDBDBD7D7DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD7D7",
      INIT_22 => X"B2B2B2B2B2B2B2B2B2B2B2B6B6B6D6D6D6D7D7D7DBDBDBDBDBDBD7D7D7D7DBDB",
      INIT_23 => X"B2B2ADADAD8DADADADAEB2B2B2AEAEADADADADAEB2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_24 => X"B2B1B1B1B1ADADADADADADADADADADADADADADADADADB1B1B2B2D2D2B2B2B2B2",
      INIT_25 => X"D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2B2D2D2D2D2D2",
      INIT_26 => X"B1B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2D2D2D2D2D2D2D2D2",
      INIT_27 => X"B1B1AD8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8DADADADADAD8D8D8D8DADADADB1",
      INIT_28 => X"B6B6B6B6B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_29 => X"6D6D6D6D6D6D6D6D6D6D6D6D8D8D8D8D8D8D8D9191919292B2B2B2B2B6B6B6B6",
      INIT_2A => X"696969696969696D6D6D6D6D69696D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_2B => X"69696969696969696969696969696969696969696969696D6D6D6969696D6D6D",
      INIT_2C => X"6D6D69696969696D69696969696969696969696D6D6D6D696969696949494949",
      INIT_2D => X"B6B6B6B2B29292929292929291918D8D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_2E => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADAD6D6B6B6B6",
      INIT_2F => X"B6B6B6B6B6B6B6B6D6D6D6D6D6D6B6B6B6B6B6B6B6B6D6D6D6D6DADADADADADA",
      INIT_30 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_31 => X"DADADAD6D6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_32 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6DADADA",
      INIT_33 => X"91919191B1B1B1B1B2B2B2B2B2B2B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_34 => X"9191919191919191919191B1B1B1B1B1B1919191919191919191919191919191",
      INIT_35 => X"91919191919191919191919191B2929191919191919191919191919191919191",
      INIT_36 => X"8D8D8D919191929292929191919191918D8D8D8D919191919191919191919191",
      INIT_37 => X"6D6D6D6D6D6D6D6D6D6D6D8D8D8D8D8D8D8D6D6D6D6D6D8D8D8D8D8D8D8D8D8D",
      INIT_38 => X"929292B2B2B2B2B29292929292929292919191918D8D6D6D6D6D6D6D6D6D6D6D",
      INIT_39 => X"D7D7D7B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B292929292",
      INIT_3A => X"DBDBDBD7D7D7DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD7D7",
      INIT_3B => X"B2B2B2B2B2B2B2B2B2B2B2B2B6B6B6D6D6D7D7D7DBDBDBDBDBD7D7D7D7D7D7DB",
      INIT_3C => X"ADADADADADADADAEAEB2B2B2B2B2AEAEAEAEAEAEB2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_3D => X"B1B1B1B1B1B1ADADADADADADADADADADADADADB1B1B2B2B2D2B2B2B2B1B1ADAD",
      INIT_3E => X"D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2B2B2D2D2D2D2B2",
      INIT_3F => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2D2D2D2D2D2D2D2D2",
      INIT_40 => X"B1B18D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8DADADADADADADADADB1B1B1B2",
      INIT_41 => X"B6B6B6B6B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B1",
      INIT_42 => X"6D6D6D6D6D6D6D6D6D6D6D6D8D8D6D6D6D8D8D8D8D9191919192B2B2B6B6B6B6",
      INIT_43 => X"696969696969696D6D6D6D6D6D696D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_44 => X"696969696969696969696969696969696969696969696D6D6D6D6969696D6D6D",
      INIT_45 => X"6969696D6D6D6D6D6D69696969696D6D6D6D6D6D6D6D6D6D6969696949494949",
      INIT_46 => X"B6B6B29291919192929292929191918D8D8D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_47 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADAD6D6B6B6",
      INIT_48 => X"B6B6B6B6B6B6D6D6D6D6D6D6D6B6B6B6B6B6B6B6B6B6D6D6D6D6D6D6D6D6D6DA",
      INIT_49 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_4A => X"DADADAD6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_4B => X"D6D6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6D6DA",
      INIT_4C => X"919191B1B1B1B1B1B2B2B2B2B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6",
      INIT_4D => X"919191919191919191919191B1B1B1B1B1B1B1B1B1B1B1B1B1B1B19191919191",
      INIT_4E => X"92919191918D8D8D9191919192B2B29291919191929291919191919191919191",
      INIT_4F => X"9191919192929292929292929291918D8D8D8D91919191919191919191919292",
      INIT_50 => X"6D6D6D6D6D6D6D6D6D6D8D8D8D8D8D8D8D8D6D6D6D6D6D8D8D8D8D8D8D8D8D91",
      INIT_51 => X"9292B2B2B2B2B2B2B29292929292929292928D8D8D8D6D6D6D6D6D6D6D6D6D6D",
      INIT_52 => X"D7D7D7B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B292929292",
      INIT_53 => X"DBDBDBD7D7DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD7D7",
      INIT_54 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B6B6B6B6D6D7DBDBDBDBDBD7D7D7D7D7D7D7DB",
      INIT_55 => X"ADADADADADADADAEAEAEAEAEB2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_56 => X"ADADB1B2B2B2B1B1ADADADADADADADADADB1B2D2D2D2D2B2B2B1ADADADADADAD",
      INIT_57 => X"D2D2D2B2B2B2B2B2D2D2D2D2D2D2D2D2D2D2B2B2B2D2D2D2B2B2B2B2D2D2B2B1",
      INIT_58 => X"B2B2B2B2B2B2B2B2B2B2B1B1B1B2B2B2B2B2B2B2B2B2B2B2B2D2D2D2D2D2D2D2",
      INIT_59 => X"B18D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8DADADB1B1B2B2B2B2B2",
      INIT_5A => X"B6B6B6B6B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B1",
      INIT_5B => X"6D6D6D6D6D6D6D6D6D6D6D6D8D6D6D6D6D6D6D6D8D8D9191919192B2B6B6B6B6",
      INIT_5C => X"696969696969696D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_5D => X"6969696969696969696969696969696969696969696D6D6D6D69696969696D6D",
      INIT_5E => X"6969696D6D6D6D6D6D69696969696D6D6D6D6D6D6D6D6D6D6D69696969494949",
      INIT_5F => X"B6B6B6B292929191919191919191918D8D8D8D6D6D6D6D6D6D6D6D6D6D6D6D69",
      INIT_60 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD6D6B6",
      INIT_61 => X"B6B6B6B6B6D6D6D6D6D6D6D6D6B6B6B6B6B6B6B6B6B6D6D6D6D6D6D6D6D6D6DA",
      INIT_62 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_63 => X"DADADADADAB6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_64 => X"D6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6D6",
      INIT_65 => X"919191B1B1B1B1B1B2B2B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6",
      INIT_66 => X"9191919191919191919191B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B19191919191",
      INIT_67 => X"92919191918D8D8D9191919192B2B29291919191929291919191919191919191",
      INIT_68 => X"9191919191919292929292929292919191919191919191919191919191919192",
      INIT_69 => X"6D6D6D6D6D6D6D6D6D6D8D8D8D8D8D8D8D8D8D6D6D6D8D8D8D8D8D8D8D8D9191",
      INIT_6A => X"92B2B2B2B2B2B2B2B292929292929292929291918D8D6D6D6D6D6D6D6D6D6D6D",
      INIT_6B => X"D7D7B7B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B292929292",
      INIT_6C => X"DBDBD7D7D7D7DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD7D7",
      INIT_6D => X"B2B2B2B2B2B2B2B2B2B2B2B2B6B6B6B6D6D7D7DBDBDBDBDBD7D7D7D7D7D7D7DB",
      INIT_6E => X"ADADADADADADADAEAEAEAEAEB2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_6F => X"ADADB1B2B2B2B2B1B1ADADADADB1B1B1B2B2D2D2D2B2B2B2B1ADADADADADADAD",
      INIT_70 => X"D2B2B2B2B2B2B2B2B2B2D2D2D2D2D2D2D2D2D2B2B2D2B2B2B1B1B1B1B1B1B1AD",
      INIT_71 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2D2D2D2D2D2D2D2",
      INIT_72 => X"B18D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8DADADB1B1B2B2B2B2B2B2",
      INIT_73 => X"B6B6B6B6B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B1B1",
      INIT_74 => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D8D8D9191919191B2B2B6B6B6B6",
      INIT_75 => X"696969696969696D6D6D6D6D6D696D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_76 => X"6969696969696969696969696969696969696969696D6D6D6D69696969696D6D",
      INIT_77 => X"694969696D6D6D6D6D6D6969696D6D6D6D6D6D6D6D6D6D6D6D69696969494949",
      INIT_78 => X"B6B6B6B6B29291919191919191918D8D8D8D8D6D6D6D6D6D6D6D6D6D6D6D6D69",
      INIT_79 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD6D6B6",
      INIT_7A => X"B6B6B6D6D6D6D6D6D6D6D6D6B6B6B6B6B6B6B6B6B6B6B6D6D6D6D6D6D6D6D6DA",
      INIT_7B => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_7C => X"DADADADADADAB6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_7D => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_7E => X"9191B1B1B1B1B1B2B2B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_7F => X"9191B19191919191919191B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1919191B1",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__96_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__96_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__96\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => addra(12),
      I1 => addra(10),
      I2 => addra(11),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__96_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__96\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => addrb(14),
      I1 => addrb(12),
      I2 => addrb(13),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__96_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized77\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized77\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized77\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized77\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__103_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__103_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"92919191919191919191929292B2B29292919191919191919191919191B19191",
      INIT_01 => X"8D8D8D8D91919292929292929292929191919192929292929191919191919191",
      INIT_02 => X"6D6D6D6D6D6D6D6D6D6D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D",
      INIT_03 => X"B2B2B2B2B2B2B2B6B292929292929292929292928D8D6D6D6D6D6D6D6D6D6D6D",
      INIT_04 => X"D7B7B7B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B292929292",
      INIT_05 => X"DBDBD7D7D7D7DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD7D7",
      INIT_06 => X"B2B2B2B2B2B2B2B2B2B2B2B2B6B6B6B6D6D7D7DBDBDBDBD7D7D7D7D7D7D7DBDB",
      INIT_07 => X"ADADADADADADADAEAEAEAEB2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_08 => X"ADB1B2B2B2B2B2B1B1B1B1B1B2D2D2D2D2D2D2D2B2B2B2B1ADADADADADADADAD",
      INIT_09 => X"B2B2B2B2B2B2B2B2B2B2D2D2D2D2D2D2D2D2D2D2B2B2B1B1ADADADADADB1ADAD",
      INIT_0A => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2D2D2D2D2D2D2B2",
      INIT_0B => X"B18D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8DADADADB1B1B1B2B2B2B2B2B2B2",
      INIT_0C => X"B6B6B6B6B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B1B1",
      INIT_0D => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D8D8D9191919192B2B2B6B6B6B6",
      INIT_0E => X"696969696969696D6D6D6D6D69696D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_0F => X"6969696969696969696969696969696969696969696D6D6D6969696969696969",
      INIT_10 => X"694949696D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D69696969696969",
      INIT_11 => X"B6B6B6B6B292919191919191918D8D8D8D8D8D8D6D6D6D6D6D6D6D6D6D6D6D69",
      INIT_12 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD6D6",
      INIT_13 => X"B6B6B6D6D6D6D6D6D6D6D6D6B6B6B6B6B6B6B6B6B6B6B6D6D6D6D6D6D6D6D6D6",
      INIT_14 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_15 => X"DADADADADADADAB6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_16 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_17 => X"B1B1B1B1B1B1B2B2B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_18 => X"B1B1B2B2B19191919191B1B1B1B1B1B1B1B1B1B2B2B2B2B2B2B2B1B1B1B1B1B1",
      INIT_19 => X"929291919191919191929292B2B2B2929292929191919191919192B2B2B19191",
      INIT_1A => X"8D8D8D8D91919292929292929292929292929292929292929191919191919191",
      INIT_1B => X"6D6D6D6D6D6D6D6D6D6D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D",
      INIT_1C => X"B6B6B6B6B6B2B6B6B69292929292929292929292928D6D6D6D6D6D6D6D6D6D6D",
      INIT_1D => X"B7B7B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B2B29292B2B2",
      INIT_1E => X"DBDBD7D7D7D7DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD7D7D7",
      INIT_1F => X"B2B2B2B2B2B2B2B2B2B6B6B6B6B6B6B6D6D7D7D7DBDBD7D7D7D7D7D7D7D7DBDB",
      INIT_20 => X"ADADADB1B1B2AEAEAEAEB2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_21 => X"ADADB1B1B2B2B2B2B2D2D2D2D2D2D2D2D2D2B2B2B2B2B1ADADADADADADADADAD",
      INIT_22 => X"B2B2B2B2B2B2B2B2B2B2D2D2D2D2D2D2D2D2B2B2B2B1ADADADADADADADADADAD",
      INIT_23 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_24 => X"AD8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8DB1B1B1B1B1B2B2B2B2B2B2B2B2B2",
      INIT_25 => X"B6B6B6B6B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B1B1B1",
      INIT_26 => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D8D8D8D91919192B2B2B2B6B6B6B6",
      INIT_27 => X"69696969696969696D6D6D6969696D6D6D6D6D69696D6D6D6D6D6D6D6D6D6D6D",
      INIT_28 => X"696969696969696969696969696969696969696969696D6D6969696969696969",
      INIT_29 => X"6969696D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D696969696969",
      INIT_2A => X"B6B6B6B6B2B2929291919191918D8D8D8D8D8D8D8D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_2B => X"DADADADADADADADADADADAFAFADADADADADADADADADADADADADADADADADAD6D6",
      INIT_2C => X"B6B6D6D6D6D6D6D6D6D6D6D6B6B6B6B6B6B6B6B6B6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_2D => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_2E => X"D6DADADADADADADAB6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_2F => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_30 => X"B1B1B2B2B2B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_31 => X"B1B2B2B2B2B191919191B1B1B1B1B1B1B1B1B1B2B2B2B2B2B2B2B2B1B1B1B1B1",
      INIT_32 => X"92929291919191929292B2B2B2B2B2B2B2929292919191919192B2B2B2B19191",
      INIT_33 => X"8D8D8D9191919292929292929292929292929292929292929191919191919191",
      INIT_34 => X"6D6D6D6D6D6D6D6D6D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D",
      INIT_35 => X"B6B6B6B6B6B6B6B6B6B292929292929292929292928D6D6D6D6D6D6D6D6D6D6D",
      INIT_36 => X"B7B7B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B2B2B292B2B2",
      INIT_37 => X"DBDBD7D7D7D7DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD7D7D7",
      INIT_38 => X"B2B2B2B2B2B2B2B6B6B6B6B6B6B6B6B6D6D6D7D7D7D7D7D7D7D7D7D7D7D7DBDB",
      INIT_39 => X"ADADB1B2B2B2B2AEAEB2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_3A => X"ADADB1B1B2B2B2D2D2D2D2D2D2D2D2D2D2B2B2B2B2B1B1ADADADADADADADADAD",
      INIT_3B => X"B2B2B2B2B2B2B2B2B2D2D2D2D2D2D2D2D2B2B2B2B1ADADADADADADADADADADAD",
      INIT_3C => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_3D => X"AD8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8DADB1B1B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_3E => X"B6B6B6B6B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B1B1B1",
      INIT_3F => X"6D6D6D6D69696D6D6D6D6D6D6D6D6D6D6D8D8D8D8D91919192B2B2B2B6B6B6B6",
      INIT_40 => X"69696969696969696D6D6969696D6D6D6D6D6D6969696D6D6D6D6D6D6D6D6D6D",
      INIT_41 => X"6969696969696969696969696969696969696969696969696969696969696969",
      INIT_42 => X"6D69696D6D6D6D6D6D6D69696D6D6D6D6D6D6D6D6D6D6D6D6D69696969696969",
      INIT_43 => X"D6B6B6B6B6B2B2B29292919191918D8D8D9191918D8D6D6D6D6D6D6D6D6D6D6D",
      INIT_44 => X"DADADADADADADADADADAFAFAFAFAFAFADADADADADADADADADADADADADADADAD6",
      INIT_45 => X"B6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_46 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_47 => X"B6DADADADADADADADAB6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_48 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_49 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_4A => X"B1B2B2B2B2B2B1919191B1B1B1B1B1B1B1B1B1B2B2B2B2B2B2B2B2B1B1B1B1B1",
      INIT_4B => X"929292929292929292B2B2B2B2B2B2B2B2B2B29292919292B2B2B2B2B2B19191",
      INIT_4C => X"8D8D8D9191929292929292929292929292929292929292929291919191919192",
      INIT_4D => X"6D6D6D6D6D6D6D6D6D8D8D8D8D8D8D8D6D6D6D8D8D8D8D8D8D8D8D8D8D8D8D8D",
      INIT_4E => X"B6B6B6B6B6B6B6B6B69292929292929292929292928E8D6D6D6D6D6D6D6D6D6D",
      INIT_4F => X"B7B7B7B6B6B7B7B7B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B2B2B2B2B2B2",
      INIT_50 => X"DBDBD7D7D7D7DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD7D7D7D7D7D7D7",
      INIT_51 => X"B2B2B2B2B2B2B6B6B6B6D6D6D6B6B6B6D6D6D7D7D7D7D7D7D7D7DBD7D7DBDBDB",
      INIT_52 => X"ADB1B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_53 => X"ADADB1B2B2D2D2D2D2D2D2D2D2B2B2B2B2B1B1B1B1B1ADADADADADADADADADAD",
      INIT_54 => X"B2B2B2B2B2B2B2D2D2D2D2D2D2D2D2D2B2B2B1B1ADADADADADADADADADADADAD",
      INIT_55 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_56 => X"8D8D8D8D8D8D8D8D8D8D8D91918D8D8D8DB1B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_57 => X"B6B6B6B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B1B1B1AD",
      INIT_58 => X"6D6D696969696D6D6D6D6D6D6D6D6D8D8D8D8D8D8D91919192B2B2B2B2B6B6B6",
      INIT_59 => X"69696969696969696D696969696D6D6D6D6D696969696D6D6D6D6D6D6D6D6D6D",
      INIT_5A => X"6969696969696969696969696969696969696969696969696969696969696969",
      INIT_5B => X"6D6D6D6D6D6D6D6D6D6969696D6D6D6D6D6D6D6D6D6D6D6D6969696969696D6D",
      INIT_5C => X"D6B6B6B6B6B6B6B2929291919191919191919191918D8D6D6D6D6D6D6D6D6D6D",
      INIT_5D => X"D6DADADADADADADADADADAFAFAFAFAFAFAFAFAFAFADADADADADADADADADADAD6",
      INIT_5E => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_5F => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_60 => X"D6DADADADADADADADADAB6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_61 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_62 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_63 => X"91B2B2B2B2B2B191919191B1B1B1B1B1B1B1B1B2B2B1B2B2B2B2B2B1B1B1B1B2",
      INIT_64 => X"92929292929292B2B2B2B2B2B2B2B2B6B6B6B2B2929292B2B2B2B6B2B2919191",
      INIT_65 => X"8D8D919192929292929292929292929292929292929292929291919191919292",
      INIT_66 => X"6D6D6D6D6D6D6D6D6D8D8D8D8D8D8D8D8D6D6D6D8D8D8D8D8D8D8D8D8D8D8D8D",
      INIT_67 => X"B2B6B6B6B6B6B6B6B29292929292929292929292928E8D6D6D6D6D6D6D6D6D6D",
      INIT_68 => X"B7B7B7B6B6B6B6B6B6B6B6B6D6D6D6B6B6B6B6B6B6B6B6B6B6B6B2B2B292B2B2",
      INIT_69 => X"DBD7D7D7D7D7D7DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD7D7D7D7D7D7D7D7",
      INIT_6A => X"B2B2B2B2B2B2B6B6B6B6B6D6D6D6D6D6D6D6D6D7D7D7D7DBDBDBDBD7D7D7DBDB",
      INIT_6B => X"ADB1B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_6C => X"B2D2D2D2D2B2B2B2B2B2B2B2B2B1B1B1ADADADADADADADADADAD8DADADADADAD",
      INIT_6D => X"B2B2B2B2B2B2D2D2D2D2D2D2D2D2B2B2B2B1B1B1B1ADADADADADADADADADADB1",
      INIT_6E => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_6F => X"8D8D8D8D8D8D8D8D8D8D91B1918D8D8D8DB1B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_70 => X"B6B6B6B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B1B18D8D",
      INIT_71 => X"6D6D6D6D6D6D6D6D6D6D6D8D8D8D8D8D8D8D8D8D8D91919192B2B2B2B2B2B6B6",
      INIT_72 => X"696969696969696969696969696D6D6D6D6D696969696969696D6D6D6D6D6D6D",
      INIT_73 => X"6969696969696969696969696969696969696969696969696969696969696969",
      INIT_74 => X"6D6D6D6D6D6D6D6D69696969696D6D6D6D6D6D6D696969696969696D6D6D6D6D",
      INIT_75 => X"B6B6B6B6B6B6B6B6B29292929291919191919191918D8D6D6D6D6D6D6D6D6D6D",
      INIT_76 => X"D6DADADADADADADADADADADAFAFAFAFAFAFBFBFBFADADADADADADADADADAD6D6",
      INIT_77 => X"D6D6D6D6D6B6B6B6B6B6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_78 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6D6D6",
      INIT_79 => X"D6D6D6B6DADADADADADADAB6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_7A => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_7B => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_7C => X"91B1B2B2B2B2B191B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B2B2B2B2B1B1B1B2B2",
      INIT_7D => X"9292929292B2B2B2B2B2B2B2B2B2B6B6B6B6B6B2B2B2B2B2B2B6B6B6B2919191",
      INIT_7E => X"8D91919292929292929292929292929292929292929292929292919192929292",
      INIT_7F => X"6D6D6D6D6D6D6D6D6D8D8D8D8D8D8D8D8D6D6D8D8D8D8D8D8D8D8D8D8D919191",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__103_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__103_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__103\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => addra(10),
      I1 => addra(12),
      I2 => addra(11),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__103_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__103\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(14),
      I2 => addrb(13),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__103_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized78\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized78\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized78\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized78\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__97_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__97_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"B2B2B2B6B6B6B6B6B29292929292929292929292928E8D6D6D6D6D6D6D6D6D6D",
      INIT_01 => X"D7B7B7B6B6B7B6B6B6B6B6B7D7D7D6D6B6B6B6B6B6B6B6B6B6B6B6B2B292B2B2",
      INIT_02 => X"DBD7D7D7D7D7D7DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD7D7D7D7D7D7D7D7D7",
      INIT_03 => X"B2B2B2B2B2B2B6B6B6B6B6B6B6D6D6D6D6D6D6D7D7D7D7DBDBDBDBD7D7D7DBDB",
      INIT_04 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_05 => X"D2D2D2D2D2B2B1B1B1B1B1B1ADADADADADADADADADADADADADAD8DADADADADB1",
      INIT_06 => X"B2B2B2B2B2B2D2D2D2D2D2D2D2B2B2B2B2B1B1B1B1ADADADADADADADADADB1B2",
      INIT_07 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_08 => X"8D8D8D8D8D8D8D8D8D919191918D8D8D8D91B1B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_09 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B1B18D8D",
      INIT_0A => X"6D6D6D6D6D6D6D6D6D8D8D8D8D8D8D9191919191919191919292B2B2B2B2B2B6",
      INIT_0B => X"69696969696969696969696969696D6D6D6969696969696969696D6D6D6D6D6D",
      INIT_0C => X"6969696969696969696969696969696969696969696969696969696969696969",
      INIT_0D => X"6D6D6D6D6D6D6D6D69696969696D6D6D6D6D6D6969696969696969696D6D6D6D",
      INIT_0E => X"B6B6B6B6B6B6B6B6B6B6B2B2B292919191919191918D6D6D6D6D6D6D6D6D6D6D",
      INIT_0F => X"D6DADADADADADADADADADADADADAFAFAFBFBFBFBFBFADADADADAD6D6D6D6D6D6",
      INIT_10 => X"D6D6D6D6B6B6B6B6B6B6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_11 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6D6D6D6",
      INIT_12 => X"D6D6D6B6B6D6DADADADADAB6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_13 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_14 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_15 => X"91B1B2B2B2B2B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B2B2B2B2B2B1B2B2B6",
      INIT_16 => X"92929292B2B2B2B2B2B2B2B2B2B2B6B6B6B6B6B2B2B2B2B2B6B6B6B6B2B29191",
      INIT_17 => X"9191919292929292929292929292929292929292929292929292929292929292",
      INIT_18 => X"6D6D6D6D6D6D6D6D6D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D91919192929292",
      INIT_19 => X"92B2B2B6B6B6B6B6B6B292929292929292929292928E8D6D6D6D6D6D6D6D6D6D",
      INIT_1A => X"D7B7B7B6B6B7B7B6B6B6B6D7D7DBD6D6B6B6B6B6B6B6B6B6B6B6B6B2B2B29292",
      INIT_1B => X"DBD7D7D7D7D7D7DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD7D7D7B7D7D7D7D7D7",
      INIT_1C => X"B2B2B2B2B2B6B6B6B6B6B6B6B6D6D6D6D6D6D6D7D7D7D7DBDBDBD7D7D7D7D7DB",
      INIT_1D => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_1E => X"D2D2D2D2B2ADADADADADADADADADADADADADADADADADAD8D8D8DADADADB2B2B2",
      INIT_1F => X"B2B2B2B2B2B2D2D2B2B2B2B2B2B2B2B2B2B1B1ADADADADADADADADADB1B2B2D2",
      INIT_20 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_21 => X"8D8D8D8DADADB1B191918D918D8D8D8D8D8DB1B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_22 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B18D8D",
      INIT_23 => X"6D6D6D6D6D6D6D6D8D8D8D8D8D9191919191919191919191929292B2B2B2B2B2",
      INIT_24 => X"69696969696969696969696969696969696969696969696969696D6D6D6D6D6D",
      INIT_25 => X"6969696969696969696969696969696969696969696969696969696969696969",
      INIT_26 => X"6D6D6D6D696D6D6D696969696D6D6D6D6D6D6D6D6D6D696969696D6D6D6D6D6D",
      INIT_27 => X"B6B6B6B2B2B2B6B6B6B6B6B6B29291919191918D8D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_28 => X"DADADADADADADADADADADADADADADAFAFAFBFBFBFAFADADADADADAD6D6D6D6D6",
      INIT_29 => X"D6D6D6D6B6B6B6B6B6B6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_2A => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6D6D6D6",
      INIT_2B => X"D6D6DAD6B6B6DADADADADADAB6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_2C => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_2D => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_2E => X"B2B2B2B2B2B2B2B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B2B2B2B2B2B2B2B2B2B6",
      INIT_2F => X"92929292B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B6B6B6B6B2B2B292",
      INIT_30 => X"9292929292929292929292929292929292929292929292929292929292929292",
      INIT_31 => X"6D8D6D6D6D6D6D6D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D92929292929292",
      INIT_32 => X"9292B2B2B6B6B6B6B6B29292929292929292929292928D6D6D6D6D6D6D6D6D6D",
      INIT_33 => X"B7B7B7B6B6B7B7B7B6B6B6D7D7D7D6D6B6B6B6B6B6B6B6B6B6B6B6B6B2B2B2B2",
      INIT_34 => X"D7D7D7D7D7D7DBDBDBDBDBDBDBDBDBDBDBDBD7DBDBDBD7D7D7B7B7D7D7D7D7D7",
      INIT_35 => X"B2B2B2B2B6B6B6B6B6B6B6B6B6B6B6D6D6D6D6D7D7D7D7D7D7D7D7D7D7D7D7D7",
      INIT_36 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_37 => X"B2B2B2B1ADAD8D8D8DADADADADADADADADADADADADADAD8D8DADADB1B2B2B2B2",
      INIT_38 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B1B1B1B1ADADADADADB1B1B2B2B2D2D2",
      INIT_39 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_3A => X"8D8D8D8D8D8D8D918D8D8D8D8D8D8D8D8D8DB1B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_3B => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2AD8D8D",
      INIT_3C => X"6D6D6D6D6D6D6D6D8D8D8D8D91919191919191919191919191919192B2B2B2B2",
      INIT_3D => X"696969696969696969696969696969696969696969696969696D6D6D6D6D6D6D",
      INIT_3E => X"6969696969696969696969494969696969696969696969696969696969696969",
      INIT_3F => X"6D6D6D696969696D6969696D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_40 => X"B6B6B2929292B6B6B6B6B6B6B2929191918D8D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_41 => X"DADADADADADADADADADADADADADADADAFAFAFAFAFAFADADADADADADAD6D6D6D6",
      INIT_42 => X"D6D6D6D6B6B6B6B6B6B6D6D6D6B6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_43 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6D6D6D6",
      INIT_44 => X"D6DADADAB6B6DADADADADADADAB6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_45 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_46 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_47 => X"B2B2B6B6B6B6B2B2B2B2B1B1B1B1B1B1B1B1B1B2B2B2B2B2B6B6B6B2B2B2B2B6",
      INIT_48 => X"92929292B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_49 => X"9292929292929292929292929292929292929292929292929292929292929292",
      INIT_4A => X"8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D91929292929292",
      INIT_4B => X"929292B2B6B6B6B6B6B69292929292929292929292928D6D6D6D6D6D6D6D6D6D",
      INIT_4C => X"B7B7B6B6B7B7D7B7B6B6B7D7DBD7D6D6B6B6B6B6B6B6B6B6B6B6B6B6B2B2B2B2",
      INIT_4D => X"D7D7D7D7D7DBDBDBDBDBDBDBDBDBDBDBD7D7D7D7DBDBD7D7B7B7B7B7D7D7D7D7",
      INIT_4E => X"B2B2B2B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6D7D7D7D7D7D7D7D7D7D7D7D7D7D7",
      INIT_4F => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_50 => X"B1ADADAD8D8D8D8D8D8DADADAD8D8D8D8D8DADADADADADADADADB1B2B2B2B2B2",
      INIT_51 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B1B1B1B1B1B1B1B1B1B2B2D2D2D2B2B2",
      INIT_52 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_53 => X"8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8DB1B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_54 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2AD8D8D",
      INIT_55 => X"6D6D6D6D6D6D6D8D8D8D8D8D919191919191919191919191919191919192B2B2",
      INIT_56 => X"696969696969696969696969696D6D6D6969696969696D6D6D6D6D6D6D6D6D6D",
      INIT_57 => X"6969696969696969696949494949696969696969696969696969696969696969",
      INIT_58 => X"6D6D6D694949696D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_59 => X"B6B6B6B2B292B2B2B6B6B6B6B69291918D8D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_5A => X"DADADADADADADADADADADADADADADADADAFAFAFAFAFADADADADADADAD6D6D6D6",
      INIT_5B => X"D6D6D6D6B6B6B6B6D6D6D6D6D6B6B6B6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_5C => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6D6D6",
      INIT_5D => X"B6DADADADAB6B6DADADADADADAB6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_5E => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_5F => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6D6B6B6B6B6B6B6B6",
      INIT_60 => X"B6B6B6B6B6B6B6B6B6B2B2B2B1B1B1B1B1B1B1B2B6B2B6B6B6B6B6B2B2B2B2B6",
      INIT_61 => X"9292B2B2B2B2B2B2B2B2B2929292929292929292B2B2B2B2B2B292B2B6B6B6B6",
      INIT_62 => X"9292929292B2B292B2B2B2929292929292929292929292929292929292929292",
      INIT_63 => X"8D8D8D8D8D8D8D8D8D8D8D8D8D6D8D8D9292928E8D8D8D8D8D8D929292929292",
      INIT_64 => X"929292B2B6B6B6B6B6B6B292929292929292929292928E6D6D6D6D6D6D6D6D6D",
      INIT_65 => X"B7B6B6B6B7D7D7D7B7B7D7D7DBD6D6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B2B2B2",
      INIT_66 => X"D7D7D7D7D7DBDBDBDBDBDBDBDBDBDBDBD7D7D7D7D7D7D7D7B7B7B7B7D7D7D7D7",
      INIT_67 => X"B2B2B2B2B2B6B6B6B6B6B6B6B6B6B6B6D6D6D7D7D7D7D7D7D7D7D7D7D7D7D7D7",
      INIT_68 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_69 => X"AD8DAD8D8D8D8D8D8DADAD8D8D8D8D8D8D8D8DADADADADADADADADB1B2B2B2B2",
      INIT_6A => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B1B1B1B1B1B1B2B2B2B2B2D2D2D2D2D2B1AD",
      INIT_6B => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_6C => X"8D8D8D8D8D8D8D8D8D8D8D8D8D8D8DADB1B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_6D => X"B2B2B2B2B2B2B2B2B2B2B2B6B6B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2918D8D",
      INIT_6E => X"6D6D6D6D6D6D6D8D8D8D8D8D8D8D919191918D8D8D8D8D8D8D8D9191919192B2",
      INIT_6F => X"6969696969696969696969696D6D6D6D6D696969696D6D6D6D6D6D6D6D6D6D6D",
      INIT_70 => X"6969696969696969696949494949696969696D69696969696969696969696969",
      INIT_71 => X"6D6D6D6D4949696D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D69696D6D6D",
      INIT_72 => X"B6B6B6B6B2B2929292B2B6B6B6B29291918D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_73 => X"D6DADADADADADADADADADADADADADADADADADADAFADADADADADADADAD6D6B6B6",
      INIT_74 => X"D6D6D6D6D6D6D6D6D6D6D6D6B6B6B6B6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_75 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6D6D6D6",
      INIT_76 => X"B6D6DADADAB6B6B6DADADADADADAB6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_77 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_78 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6D6B6B6B6B6B6B6B6",
      INIT_79 => X"B6B6B6B6B6B6B6B6B6B6B2B2B2B2B1B1B1B1B1B2B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_7A => X"B2B292929292929292929292929292B292B2B2B2B2B2B2B2B2B2B2B2B6B6B6B6",
      INIT_7B => X"9292929292B29292B2B2B2B2929292929292929292B2B2B292929292929292B2",
      INIT_7C => X"8D8D8D8D8D8D8D8E929292928E8D8D8D8E929292928D8D8D8D8D929292929292",
      INIT_7D => X"929292B6B6B6B6B6B6B6B69292929292929292929292928E6D6D6D6D6D6D6D6D",
      INIT_7E => X"B7B7B6B7B7B7D7D7B7B7D7D7DBD7D6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B292",
      INIT_7F => X"D7D7D7D7DBDBDBDBDBDBDBDBDBDBDBDBD7D7D7D7D7D7D7D7B7B7B7B7D7D7D7D7",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__97_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__97_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__97\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => addra(12),
      I1 => addra(10),
      I2 => addra(11),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__97_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__97\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => addrb(14),
      I1 => addrb(12),
      I2 => addrb(13),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__97_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized79\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized79\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized79\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized79\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__64_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__64_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"B2B2B2B2B2B6B6B6B6B6B6B6B6B6B6B6D6D7D7D7D7DBD7D7D7D7D7D7D7D7D7D7",
      INIT_01 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_02 => X"8D8DADADADAD8D8D8D8D8D8D8D8D8D8D8D8DADADADADADB1ADB1B1B2B2B2B2B2",
      INIT_03 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B1B1B1B1B2B2B2D2D2D2D2D2D2D2B2B1AD",
      INIT_04 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_05 => X"91918D8D8D8D8D8D8D8D8D8D8D8D8DADB1B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_06 => X"B2B2B2B6B6B2B2B2B2B2B2B6B6B2B2B2B2B2B2B2B2B2B2B2B2B2B2B1918D8D91",
      INIT_07 => X"6D6D6D6D6D6D6D6D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D919192",
      INIT_08 => X"6969696969696969696969696D6D6D6D6D69696D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_09 => X"6969696969696969694949494949496969696D69696969496969696969696969",
      INIT_0A => X"6D6D6D6D6949696D6D6D6D6D6D6D6D6D6D6D696D6D6D6D6D6D6D69696969696D",
      INIT_0B => X"B6B6B6B6B6B292919192B2B6B6B2B2B2928D6D6D6D6D6D6D6D6D6D6D6D696D6D",
      INIT_0C => X"D6D6DADADADADADADADADADADADADADADADADADADADADADADADADADAD6D6B6B6",
      INIT_0D => X"B6B6B6B6D6D6D6D6D6D6B6B6B6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_0E => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6D6D6D6D6",
      INIT_0F => X"B6B6DADAD6B6B6B6D6DADADADADADAD6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_10 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_11 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6D6B6",
      INIT_12 => X"B6B6B6B6B6B6B6B6B6B6B6B2B2B2B292B1B2B2B2B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_13 => X"B2B2929292929292929292929292B2B2B2B2B2B2B2B2B2B2B2B2B2B6B6B6B6B6",
      INIT_14 => X"9292929292929292B2B2B2B29292929292929292B2B2B2B2B2929292929292B2",
      INIT_15 => X"8D8D8D6D6D8D8D9292929292928E8E8D8E92929292928D8D8D8D929292929292",
      INIT_16 => X"929292B6B6B6B6B6B6B6B6B69292929292929292929292928E8E6D6D6D6D6D6D",
      INIT_17 => X"B7B7B7B7B7B7B7B7B7D7D7D7DBDBD6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B69292",
      INIT_18 => X"D7D7D7DBDBDBD7D7DBDBDBDBDBDBDBDBD7D7D7D7D7D7D7B7B7B7B7B7B7B7B7B7",
      INIT_19 => X"B2B2B2B2B2B6B6B6B6B6B6B6B6B6B6D6D6D7D7D7D7D7D7D7D7B7B6B6B6B6B7D7",
      INIT_1A => X"B1B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_1B => X"ADADADADADADADAD8D8D8D8D8D8D8D8D8D8DADADADB1B1B1B1B1B2B2B2B2B1AD",
      INIT_1C => X"B2B2B2B2B2B2B2B2B2B2B1B1B2B2B2B2B1B1B2B2B2D2D2D2D2D2D2D2B2B1ADAD",
      INIT_1D => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_1E => X"B1918D8D8D8D8D8D8D8D8D8D8D8DADB1B1B1B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_1F => X"B2B2B2B6B6B6B6B2B2B6B6B6B6B6B2B2B2B2B2B2B2B2B2B2B2B2918D8D8D9191",
      INIT_20 => X"6D6D6D6D6D6D6D6D8D8D8D8D8D6D6D6D6D6D6D6D8D8D8D8D8D8D8D8D8D8D9191",
      INIT_21 => X"6969696969696969696969696D6D6D696969696D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_22 => X"6D6D696969696969494949494949494969696D69694949494949696969696969",
      INIT_23 => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D696D6D6D6D6D6D6D69696969696D",
      INIT_24 => X"B6B6B2B29292929291919292B2B2B2B2B292918D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_25 => X"D6D6DADADADADADADADADADADADADADADADADADADADADADADADADADADAD6D6B6",
      INIT_26 => X"B6B6B6B6D6D6D6D6D6D6D6B6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADAD6D6D6",
      INIT_27 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6D6D6D6D6",
      INIT_28 => X"B6B6D6D6B6B6B6B6B6DADADADADADADAB6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_29 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_2A => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6D6D6B6B6B6D6D6D6B6",
      INIT_2B => X"B6B6B6B6B6B6B6B6B6B6B6B2B2B2B2B2B2B2B2B2B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_2C => X"B2B2929292929292929292929292B2B2B2B2B2B2B2B6B6B2B2B2B2B6B6B6B6B6",
      INIT_2D => X"9292929292929292B2B2B2B29292929292929292B2B2B2B2B29292929292B2B2",
      INIT_2E => X"8D8D8D6D6D8D8E929292929292928E8E8E8E929292928D8D8D92929292929292",
      INIT_2F => X"9292B6B6B6B6B6B6B6B6B6B6B69292929292929292929292928E8D6D6D6D6D8D",
      INIT_30 => X"B7B7B7B7B7B7B7B7B7D7D7DBDBDBD6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B69292",
      INIT_31 => X"D7D7D7DBDBDBDBDBDBDBDBDBDBDBDBD7D7D7D7D7D7D7D7B7B7B7B7B7B7B7B7B7",
      INIT_32 => X"B2B2B2B2B2B2B6B6B6B6B6B6B6B6D6D6D7D7D7D7D7D7D7D7B7B6B6B6B6B6B7B7",
      INIT_33 => X"B1B2B2B2B2B2B2B2B2B2B1B2B2B2B2B2B2B2B2B2B2929292B2B2B2B2B2B2B2B2",
      INIT_34 => X"ADADADADADADAD8D8D8D8D8D8D8D8D8D8D8DADADADB1B1B1B1B1B2B2B2B2B1AD",
      INIT_35 => X"B2B2B2B2B2B2B2B2B2B2B1B2B2B2B2B2B2B2B2B2D2D2D2D2D2B2B2B2B1ADAD8D",
      INIT_36 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_37 => X"918D8D8D8D8D8D8D8D8D8D8D8DADB1B1B1B1B1B1B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_38 => X"B2B2B2B2B6B2B2B2B2B6B6B6B6B6B2B2B2B2B2B2B2B2B2B2B2B291918D8D9191",
      INIT_39 => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D8D8D8D8D8D8D919192",
      INIT_3A => X"6969696969696969696969696D6D6D6969696D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_3B => X"6969696969696969494949494949494969696969494949494949696969696969",
      INIT_3C => X"6D6969696D6D6D6D6D6D6D6D6D6D6D6D6D6D69696D6D6D6D6D6D696969696969",
      INIT_3D => X"B6B6B291919292929191919192B2B2B2B2B292918D8D6D6D6D6D6D6D6D6D6D6D",
      INIT_3E => X"D6DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD6",
      INIT_3F => X"B6B6B6B6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADADAD6D6",
      INIT_40 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6D6D6D6D6D6",
      INIT_41 => X"B6B6B6B6B6B6B6B6B6B6D6DADADADADADAD6D6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_42 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_43 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6D6D6D6D6B6B6B6D6D6D6B6",
      INIT_44 => X"B6B6B6B6B6B6B6B6B6B6B6B6B2B2B2B2B2B2B2B2B2B2B6B6B6B6B6B6B6B6B6B6",
      INIT_45 => X"B2B2929292929292929292929292B2B2B2B2B2B2B2B6B6B6B2B2B2B6B6B6B6B6",
      INIT_46 => X"9292929292929292B2B2B2B292929292929292B2B2B2B6B6B2B2929292B2B2B2",
      INIT_47 => X"8D8D8D6D8D8D8E92929292929292928E8E929292929292929292929292929292",
      INIT_48 => X"92B6B6B6B6B6B6B6B6B6B6B6B69292929292929292929292928E8E8D6D8D8D8D",
      INIT_49 => X"D7D7D7B7B7B7B7B7B7D7D7DBDBDBB6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B69292",
      INIT_4A => X"D7D7D7DBDBDBDBDBDBDBDBDBDBDBD7D7D7D7D7D7D7D7B7B7B7B7B7B7B7B7B7B7",
      INIT_4B => X"B2B2B2B2B2B2B2B6B6B6D6D6D6D6D6D7D7D7D7D7D7D7D7B7B6B6B6B6B6B6B7B7",
      INIT_4C => X"B1B2B2B2B2B2B2B2B2918D8D8D8D8D9192B2B2929292929292B2B2B2B2B2B2B2",
      INIT_4D => X"8DADADADADADAD8D8D8D8D8D8D8D8D8D8D8DADADADB1B1B1B1B1B1B1B1B2B1AD",
      INIT_4E => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2D2D2D2D2D2D2D2D2B2B2B1B1ADADAD8D",
      INIT_4F => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_50 => X"8D8D8D8D8D8D8D8D8D8D8D8DB1B1B1B1B1B1B1B1B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_51 => X"B2B2B2B2B2B2B2B2B2B6B6B6B6B2B2B2B2B2B2B2B2B2B2B2B2B2919191919191",
      INIT_52 => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D8D8D8D8D919192B2",
      INIT_53 => X"696969696969696969696969696D6D696969696D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_54 => X"6969694949494969494949494949494969696949494949494949496969696969",
      INIT_55 => X"6D494949496D6D6D6D6D6D6D6D6D6D6D6D6D6969696D6D6D6D6D696969696969",
      INIT_56 => X"D6B6B29191919192919191919192B2B2B6B6B6B292918D6D6D6D69696D6D6D6D",
      INIT_57 => X"D6DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_58 => X"B6B6B6B6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADADADADAD6",
      INIT_59 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6D6D6D6D6D6",
      INIT_5A => X"B6B6B6B6B6B6B6B6B6B6B6B6D6DADADADADADADAB6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_5B => X"B6B6B6B6B6B6B6B6D6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_5C => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6D6D6D6D6D6B6B6B6D6D6D6B6",
      INIT_5D => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B2B2B2B2B2B2B2B2B2B2B2B2B2B2B6B6B6B6B6",
      INIT_5E => X"B2B2B29292929292929292929292B2B2B2B2B2B2B6B6B6B6B2B2B6B6B6B6B6B6",
      INIT_5F => X"92929292929292B2B2B2B2B2B29292929292B2B2B2B6B6B6B6B2B2B2B2B2B2B2",
      INIT_60 => X"8D8D8D8D8D8D8E92929292B29292929292929292929292929292929292929292",
      INIT_61 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B69292929292929292929292928E8D8D8D8D8D",
      INIT_62 => X"D7D7D7B7B7B7B7B7B7D7D7DBDBDBB6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B292",
      INIT_63 => X"D7D7D7DBDBDBDBDBDBDBDBDBDBD7D7D7D7D7D7D7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_64 => X"B2B2B2B2B2B2B2B6B6B6D6D6D6D6D7D7D7D7D7D7D7B6B6B6B6B6B6B6B6B6B7B7",
      INIT_65 => X"B1B2B2B2B2B2B2B2B28D8D8D8D8D8D8D8D9192928D8D929292B2B2B2B2B2B2B2",
      INIT_66 => X"8D8D8DADADADAD8D8D8D8D8D8D8D8D8D8D8DADADADB1B1ADADADADB1B1B2B1B1",
      INIT_67 => X"B2B2B2B2B2B2B2B2B2B2B2B2D2D2D2D2D2D2D2D6D6D6D2B2B2B1ADADADADAD8D",
      INIT_68 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_69 => X"8D8D8D8D8D8D8D919191B1B1B1B2B2B2B1B1B1B1B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_6A => X"B2B2B2B2B2B2B2B2B2B2B6B6B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B29191918D",
      INIT_6B => X"6D6D6D6D6D6D6D6D6D6D6D696969696D6D6D6D6D6D6D6D6D8D8D8D8D919192B2",
      INIT_6C => X"696969696969696D69696969696D69696969696D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_6D => X"6969696949496969694949494949494969696949494949494949496969696969",
      INIT_6E => X"6D49494949696D6D6D6D6D6D6D6D6D6D6D6D6969696D6D6D6D6D696969696969",
      INIT_6F => X"D6B6B6B2929191919191919191919292B2B2B2B2B29292918D6D4969696D6D6D",
      INIT_70 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_71 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADADADADAD6",
      INIT_72 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6D6D6D6D6D6D6",
      INIT_73 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6DADADADADADADAD6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_74 => X"B6B6B6B6B6B6B6B6D6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_75 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6D6D6D6D6D6D6D6B6B6B6D6B6B6",
      INIT_76 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B2B2B2B2B2B2B2B2B2B2B2B2B2B6B6B6B6B6",
      INIT_77 => X"B2B2B29292929292929292929292B2B2B2B2B6B6B6B6B6B2B2B2B6B6B6B6B6B6",
      INIT_78 => X"92929292929292B2B2B2B2B2B2B2B2B2B2B2B2B2B6B6B6B6B6B2B2B2B2B2B2B2",
      INIT_79 => X"8D8D8D8D8D8E8E92929292929292929292929292929292929292929292929292",
      INIT_7A => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6929292929292929292929292928E8E8E8E8D",
      INIT_7B => X"D7D7B7B7B7B7B7B7B7D7D7DBDBDBB6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B292",
      INIT_7C => X"D7D7DBDBDBDBDBDBDBDBDBDBD7D7D7B7D7D7D7D7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_7D => X"B2B2B2B2B2B2B6B6B6B6D6D6D6D7D7D7D7D7D7B6B6B6B6B6B6B6B6B6B6B6B7B7",
      INIT_7E => X"B2B2B2B2B2B2B2B28D8D8D8D8D8D8D8D8D8D8D8D8D8D929292B2B2B2B2B2B2B2",
      INIT_7F => X"8D8D8D8D8DAD8D8D8D8D8D8D8D8D8D8D8D8D8D8DADADADADADADADB1B1B2B2B2",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__64_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__64_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__64\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => addra(10),
      I1 => addra(12),
      I2 => addra(11),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__64_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__64\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(14),
      I2 => addrb(13),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__64_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized8\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    addra_12_sp_1 : out STD_LOGIC;
    addrb_14_sp_1 : out STD_LOGIC;
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 18 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized8\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized8\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized8\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__109_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__109_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal addra_12_sn_1 : STD_LOGIC;
  signal addrb_14_sn_1 : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  addra_12_sp_1 <= addra_12_sn_1;
  addrb_14_sp_1 <= addrb_14_sn_1;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DAFAFAFA",
      INIT_01 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_02 => X"D5D5D5D5D5D5D5D5D5D5D5D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADADADAD6D6",
      INIT_03 => X"D6D6D6D6D6D6F6F6F6F6F6F6F6FAFAFAFAFAFAFAFAFAD6D6D6D6D6D6D6D5D5D5",
      INIT_04 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6D6D6D6D6D5D5D5D5D6D6D6F6F6",
      INIT_05 => X"FAFAFAFAFAFAFAFAFAFAF6F6F6D6D6F6F6F6F6F6F6F6F6F6F6F6FAFAF6F6F6F6",
      INIT_06 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_07 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_08 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_09 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6FAF6F6F6F6F6F6F6F6F6F6FAFAFA",
      INIT_0A => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAD6D6D6D6D6FAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_0B => X"D6F6F6F6F6F6F6F6F6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_0C => X"FAFAFAFAFAFAFAFAFAFAFAF6F6F6F6F6F6F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_0D => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_0E => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_0F => X"D6D6D6DAFAFAFADAD6D6D6D6D6D6D6D6D6D6D6D6FAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_10 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_11 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6FAFAFAFAFAFAFAFAFAFAFAFAD6D6D6D6",
      INIT_12 => X"D6D6D6D6D6D6D6D6D6D6D6D2D2D2D2D2D2D2D2D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_13 => X"D7D7D7D7D7D7D7D7D7D7D7D7D7D7D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_14 => X"B2B2B2D2D2D6D6D6D6D2D2D2D2D2D6D6D6D7D7D6D6D6D6D6D6D6D6D7D7D7D7D7",
      INIT_15 => X"B2B2B2B2B2D2D2D2D2D2D2D2D2B2B2B2B2B2B2D2D2D2D2D2D2B2B2D2D2D2B2B2",
      INIT_16 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2B2B2B2B2B2B2AEAEAEADADADADADADAE",
      INIT_17 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADADADADADAD6D6D6D6D6FAFAFA",
      INIT_18 => X"FAFAD6D6D6D6D6D6D6D6D6D6D6DADADAFAFADADADADADADADADAD6D6D6D6D6D6",
      INIT_19 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADAFA",
      INIT_1A => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_1B => X"D5D5D5D5D5D5D5D5D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADAD6D6",
      INIT_1C => X"D6D6D6D6D6D6F6F6F6F6F6F6F6FAFAFAFAFAFAFAFAFAD6D6D6D6D6D6D6D6D6D5",
      INIT_1D => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6D6D6D6D5D5D5D6D6D6D6F6F6",
      INIT_1E => X"FAFAFAFAFAFAFAFAFAFAF6F6F6D6F6F6F6F6F6F6F6F6F6F6F6F6FAFAFAF6F6F6",
      INIT_1F => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_20 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_21 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_22 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6FA",
      INIT_23 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAD6D6D6D6D6FAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_24 => X"F6F6F6F6F6F6F6F6F6F6F6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_25 => X"FAFAFAFAFAFAFAFAFAFAF6F6F6F6F6F6F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_26 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_27 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_28 => X"D6D6D6D6FAFAFADAD6D6D6D6D6D6D6D6D6D6D6DAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_29 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_2A => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAD6D6",
      INIT_2B => X"D6D6D6D6D6D6D6D6D6D6D6D6D2D2D2D2D2D2D2D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_2C => X"D7D7D7D7D7D7D6D6D7D7D7D7D7D7D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_2D => X"B2B2D2D2D6D6D6D6D6D2D2D2D2D2D6D6D6D6D6D6D6D6D6D6D6D6D6D7D7D7D7D7",
      INIT_2E => X"AEB2B2B2B2D2D2D2D2D2D2D2D2B2B2B2B2B2B2B2D2D2D2D2B2B2B2B2D2B2B2B2",
      INIT_2F => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2D2B2B2B2B2B2AEAEAEADADADADADADAE",
      INIT_30 => X"D6D6D6D6D6D6DADADADADADADADADADADADADAFAFAFAFADAD6D6D6D6D6DAFAFA",
      INIT_31 => X"FAFAD6D6D6D6D6D6D6D6D6D6D6DADAFAFAFAFADADADADADAFADAD6D6D6D6D6D6",
      INIT_32 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DA",
      INIT_33 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_34 => X"D5D5D5D5D5D5D5D5D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_35 => X"D6D6D6D6D6D6F6F6F6F6F6F6F6FAFAFAFAFAFAFAFAFAD6D6D6D6D6D6D6D6D6D5",
      INIT_36 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6D6D6D6D5D5D5D6D6D6F6F6F6",
      INIT_37 => X"FAFAFAFAFAFAFAFAFAFAF6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6FAFAF6F6F6F6",
      INIT_38 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_39 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_3A => X"F6F6F6F6F6F6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_3B => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6F6F6F6F6F6F6F6F6D6F6F6F6F6F6",
      INIT_3C => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAD6D6D6D6FAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_3D => X"F6F6F6F6F6F6D6D6F6F6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_3E => X"FAFAFAFAFAFAFAFAFAFAF6F6F6F6F6F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6",
      INIT_3F => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_40 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_41 => X"D6D6D6D6FAFAFAD6D6D6D6D6D6D6D6D6D6D6D6FAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_42 => X"D6D6D6D6D6D6D6D6D6D6D6FAFAD6D6D6D6D6D6D6D6D6D6DAD6D6D6D6D6D6D6D6",
      INIT_43 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_44 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D2D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_45 => X"D7D7D7D7D7D6D6D6D7D7D7D7D7D7D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_46 => X"B2D2D2D2D6D6D6D6D6D2D2D2D2D2D2D6D6D6D6D6D6D6D6D6D6D6D6D6D7D7D7D7",
      INIT_47 => X"B2B2B2B2B2B2B2D2D2D2D2D2D2D2D2D2B2B2B2B2B2D2D2D2B2B2D2D2D2B2B2B2",
      INIT_48 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2D2B2B2B2B2B2AEAEAEAEAEADADADAEAE",
      INIT_49 => X"D6D6DADADADADAFAFAFAFAFAFADADADADADADAFAFAFAFAFADAD6D6D6D6DAFAFA",
      INIT_4A => X"FAFADAD6D6D6D6D6D6D6D6DADADADAFAFAFAFAFADADADADAFADADADAD6D6D6D6",
      INIT_4B => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_4C => X"D6D6D6D6D6D5D5D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_4D => X"D5D5D5D5D5D5D5D5D6D6D6D6D6D6D6D6D6D6D6D6D6D6D5D5D5D6D6D6D6D6D6D6",
      INIT_4E => X"F6F6F6F6F6F6F6F6F6F6F6FAFAF6F6F6F6FAFAFAFAFAD6D6D6D6D6D6D6D6D6D5",
      INIT_4F => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6D6D6D6D6D5D6D6D6D6F6F6F6",
      INIT_50 => X"FAFAFAFAFAFAFAFAFAFAF6F6F6F6F6F6F6F6FAFAFAFAF6F6F6F6FAFAF6F6F6F6",
      INIT_51 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_52 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_53 => X"D6D6F6F6F6F6F6F6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_54 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6F6F6F6F6F6F6F6F6D6D6D6D6D6D6",
      INIT_55 => X"FAFAFAFAFAFAFAFAFAFAF6F6D6D6D6D6D6D6FAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_56 => X"F6F6F6F6F6F6D6D6F6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_57 => X"FAFAFAFAFAFAFAFAFAFAF6D6D6F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6",
      INIT_58 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAD6D6FAFA",
      INIT_59 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_5A => X"D6D6D6D6DAFAFAD6D6D6D6D6D6D6D6D6D6D6D6FAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_5B => X"FAD6D6D6D6D6D6D6D6D6FAFAFAFAD6D6D6D6D6D6D6D6DADAD6D6D6D6D6D6D6D6",
      INIT_5C => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6F6FAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_5D => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_5E => X"D7D7D7D7D6D6D6D6D6D7D7D7D7D7D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_5F => X"D2D2D2D2D6D6D6D6D6D2D2D2D2D2D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D7D7D7",
      INIT_60 => X"B2B2B2B2B2B2B2D2D2D2D2D2D2D2D2D2B2B2B2B2B2D2D2D2B2D2D2D2D2D2D2D2",
      INIT_61 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2D2D2B2B2B2B2AEAEAEAEB2AEAEAEAEAE",
      INIT_62 => X"DADADAFAFAFAFAFAFAFAFAFAFAFADADADADADAFAFAFAFAFADAD6D6D6D6DAFAFA",
      INIT_63 => X"FAFADAD6D6D6D6D6D6D6DADADADAFAFAFAFAFAFADADADADAFAFADADADADADADA",
      INIT_64 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADAD6D6D6D6D6",
      INIT_65 => X"D6D6D6D5D5D5D5D5D5D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_66 => X"D5D5D5D5D5D5D5D5D6D6D6D6D6D6D6D6D6D6D6D6D6D5D5D5D5D5D5D6D6D6D6D6",
      INIT_67 => X"F6F6F6F6F6F6F6F6F6F6F6FAFAF6F6F6F6F6FAFAFAFAF6D6D6D6D6D6D6D6D6D6",
      INIT_68 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6D6D6D6D6D6D6D6D6F6F6F6F6",
      INIT_69 => X"FAFAFAFAFAFAFAFAFAFAFAF6F6F6F6F6F6FAFAFAFAFAFAF6F6F6FAFAF6F6F6F6",
      INIT_6A => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_6B => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_6C => X"D6D6D6D6F6F6F6D6D6F6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_6D => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6F6F6F6F6F6F6F6F6F6D6D6D6D6D6",
      INIT_6E => X"FAFAFAFAFAF6F6F6D6D6D6D6D6D6D6D6D6D6FAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_6F => X"F6F6F6F6F6D6D6F6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_70 => X"FAFAFAFAFAFAFAFAFAF6F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6",
      INIT_71 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6D6D6D6FA",
      INIT_72 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_73 => X"D6D6D6D6D6F6F6D6D6D6D6D6D6D6D6D6D6D6D6FAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_74 => X"FAFAD6D6D6D6D6D6D6D6FAFAFAFAD6D6D6D6D6D6D6DADADAD6D6D6D6D6D6D6D6",
      INIT_75 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6F6FAFAFAFAFAFAFAFAFAFA",
      INIT_76 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_77 => X"D7D7D7D6D6D6D6D6D6D6D6D7D7D7D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_78 => X"D2D2D2D6D6D6D6D6D6D6D2D2D2D2D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_79 => X"B2B2B2D2D2B2B2D2D2D2D2D6D6D6D2D2D2B2B2B2B2B2D2D2D2D2D2D2D2D2D2D2",
      INIT_7A => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2D2D2D2D2B2B2AEAEAEB2B2B2B2B2B2B2",
      INIT_7B => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAD6D6D6D6D6D6FAFA",
      INIT_7C => X"FAFADAD6D6D6D6D6D6DADAFAFAFAFAFAFAFAFADADADADAFAFAFAFAFAFAFAFAFA",
      INIT_7D => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_7E => X"D6D5D5D5D5D5D5D5D5D5D5D6D6D5D5D5D5D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_7F => X"D5D5D5D5D5D5D5D5D5D6D6D6D6D6D6D6D6D6D6D5D5D5D5D5D5D5D5D5D6D6D6D6",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__109_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__109_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__109\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => addra(16),
      I1 => addra(10),
      I2 => addra(15),
      I3 => addra_12_sn_1,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__109_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__109\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => addrb(18),
      I1 => addrb(12),
      I2 => addrb(17),
      I3 => addrb_14_sn_1,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__109_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => addra(12),
      I1 => addra(13),
      I2 => addra(11),
      I3 => ena,
      I4 => addra(14),
      O => addra_12_sn_1
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => addrb(14),
      I1 => addrb(15),
      I2 => addrb(13),
      I3 => enb,
      I4 => addrb(16),
      O => addrb_14_sn_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized80\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized80\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized80\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized80\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__65_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__65_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"B2B2B2B2B2B2B2D2B2B2D2D6D6D6D6D2B2B2B2D2D2D2B2B2B1ADADADADADADAD",
      INIT_01 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_02 => X"8D8D9191919191B1B1B1B1B2B2B2B2B2B2B1B1B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_03 => X"B2B2B2B2B2B2B2B2B2B2B6B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2918D",
      INIT_04 => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D8D8D8D8D8D8D91919292",
      INIT_05 => X"696969696969696D6D6969696D6D6969696969696D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_06 => X"6969696969696969696969696969696969696949494949494949496969696969",
      INIT_07 => X"6D6949494949696D6D6D6D6D6D6D6D6D6D6D6969696D6D6D6D6D696969696969",
      INIT_08 => X"D6D6D6B6B291919191919191919191919292B2B2B2B29292926D6969696D6D6D",
      INIT_09 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_0A => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADADADADADA",
      INIT_0B => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6D6D6DAD6D6D6",
      INIT_0C => X"B6B6B6B6B6B6B6B6B6B6B6B6B6D6DADADADADADAD6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_0D => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_0E => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6D6D6D6D6D6D6D6D6B6B6B6B6B6B6",
      INIT_0F => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B2B2B2B2B2B2B2B2B2B2B6B6B6B6B6B6B6",
      INIT_10 => X"B2B2B2B292929292929292929292B2B2B2B6B6B6B6B6B6B2B2B2B6B6B6B6B6B6",
      INIT_11 => X"929292929292B2B2B2B2B2B2B2B2B2B2B2B2B2B6B6B6B6B6B6B2B2B2B2B2B2B2",
      INIT_12 => X"8D8D8D8E8E8E9292929292929292929292929292929292929292929292929292",
      INIT_13 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6929292929292929292929292928E8E8E8E",
      INIT_14 => X"B7B7B7B7B7B7B7B7D7D7D7DBDBDBB6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B2B6",
      INIT_15 => X"D7DBDBDBDBDBDBDBDBDBDBD7D7B7B7B7D7D7D7D7B7B7B7B7B7B7B7D7D7D7B7B7",
      INIT_16 => X"B2B2B2B2B6B6B6B6B6D6D6D6D6D7D7D7D7D7D6B6B6B6B6B6B6B6B6B6B7B7B7D7",
      INIT_17 => X"B2B2B2B2B2B2B18D8D8D8D8D8D8D8D8D8D8D8D8D8D8D929292B2B2B2B2B2B2B2",
      INIT_18 => X"8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8DADB1B1B2B2B2",
      INIT_19 => X"B2B2B2B2B2B2D2D6D2D6D6D6D6D6D6D2B2B2B2B2B2B2B2B1B1ADADADADADADAD",
      INIT_1A => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_1B => X"8D9191B1B2B2B2B2B2B2B2B2B2B2B2B2B2B1B1B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_1C => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B29191",
      INIT_1D => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D8D8D8D8D8D8D8D8D8D919192",
      INIT_1E => X"696969696969696D6D6969696D6D696969696969696D6D6D6D6D6D6D6D6D6D6D",
      INIT_1F => X"6969696969696969696969696969696969696969494949494949496969696969",
      INIT_20 => X"6D6D6D6D6969696D6D6D6D6D6D6D6D6D6D6D6969696D6D6D6D6D6D6969696969",
      INIT_21 => X"D6D6D6B6B69291919191919191918D8D8D8D919292B2B2B2B2926D6D6D6D6969",
      INIT_22 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_23 => X"DADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADADADADADADADA",
      INIT_24 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6D6DADADAD6D6",
      INIT_25 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6DADADADADAB6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_26 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_27 => X"B6B6B6D6D6D6B6B6B6B6B6B6B6B6B6D6D6D6D6D6D6D6D6D6D6D6B6B6B6B6B6B6",
      INIT_28 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B2B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_29 => X"B2B2B2B2B2929292929292929292B2B2B2B6B6B6B6B6B6B6B2B2B2B6B6B6B6B6",
      INIT_2A => X"929292929292B2B2B2B2B2B2B2B2B2B2B2B2B2B6B6B6B6B6B6B2B2B2B2B2B2B2",
      INIT_2B => X"8D8D8D8E8E929292929292929292929292929292929292929292929292929292",
      INIT_2C => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6929292929292929292929292929292928E8E",
      INIT_2D => X"B7B7B7B7B7B7B7B7D7D7D7DBD7B7B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B2B2B6",
      INIT_2E => X"D7DBDBDBDBDBDBD7D7D7D7D7D7B7B7B7D7D7D7D7B7B7B7B7B7D7D7D7D7D7D7B7",
      INIT_2F => X"B2B2B2B6B6B6B6D6D6D6D6D6D6D6D6D6D6D6B6B6B6B6B6B6B6B6B7B7B7B7B7D7",
      INIT_30 => X"B1B1B1B18D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D929292B2B2B2B2B2B2B2B2",
      INIT_31 => X"8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8DB1B2B2B2B1",
      INIT_32 => X"B2D2D6D6D6D2D2D2D2D2D6D6D6D6D2B2B2B2B2B2B2B2B1B1ADAD8DADADADADAD",
      INIT_33 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_34 => X"9191B1B2B2B2B2B2B2B2B1B1B1B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_35 => X"929292929292B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B291",
      INIT_36 => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D8D8D8D8D8D8D8D8D8D8D8D9191",
      INIT_37 => X"696969696969696D696969696D6D6D696969696969696D6D6D6D6D6D6D6D6D6D",
      INIT_38 => X"4949494949494969696969696969696969696969694949494949496969696969",
      INIT_39 => X"6D6D6D6D6969696D6D6D6D6D6D6D6D6D6D6D6969696D6D6D6D6D696969696969",
      INIT_3A => X"D6D6D6B6B6B292919191919191918D8D6D6D8D8D919292B2B2B292926D6D6D69",
      INIT_3B => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADAD6DADADA",
      INIT_3C => X"DADADADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADADADADADADADADA",
      INIT_3D => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6D6D6DADADADADA",
      INIT_3E => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6DADADAD6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_3F => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_40 => X"B6D6D6D6D6D6D6D6B6B6B6D6D6B6B6D6D6D6D6D6D6D6D6D6D6D6B6B6B6B6B6B6",
      INIT_41 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_42 => X"B2B2B2B2B29292929292929292B2B2B2B6B6B6B6B6B6B6B6B2B2B2B2B6B6B6B6",
      INIT_43 => X"929292929292B2B6B2B2B2B2B2B2B2B2B2B2B2B6B6B6B6B6B6B2B2B2B2B2B2B2",
      INIT_44 => X"8D6D8D8E8E929292929292929292929292929292929292929292929292929292",
      INIT_45 => X"B6B6B6B6B6B6B6B6B6B6B6B6B696929292929292929292929292929292928E8E",
      INIT_46 => X"B7B7B7B7B7B7B7D7D7D7D7D7D7B7B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B2B2B6",
      INIT_47 => X"DBDBDBDBDBDBD7D7D7D7D7B7B7B7B7D7D7D7D7D7B7B7B7B7B7D7D7D7D7D7D7D7",
      INIT_48 => X"B2B2B2B6B6B6D6D6D6D6D6D7D6D6B6B6B6B6B6B6B6B6B6B6B6B7B7B7B7B7D7D7",
      INIT_49 => X"8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D929292B2B2B2B2B2B2B2B2B2",
      INIT_4A => X"8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8DADB2B2B191",
      INIT_4B => X"D6D6D6D6D6D6D6D2B2B2B2D2D2B2B2B2B2B2B2B1B1B1B1B1ADADADADADADAD8D",
      INIT_4C => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_4D => X"9191B2B2B2B2B2B2B2B1B1B1B1B1B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_4E => X"919192929292B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B291",
      INIT_4F => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D8D8D8D8D8D8D8D6D8D8D8D9191",
      INIT_50 => X"6969696969696969696969696D6D6D6D696969696969696D6D6D6D6D6D6D6D6D",
      INIT_51 => X"4949494949494949496969696969696969696969696949494949496969696969",
      INIT_52 => X"6D6D6D6D6969696D6D6D6D6D6D6D6D6D6D696969696D6D6D6D6D696969696969",
      INIT_53 => X"D6D6B6B6B6B6B6B29291919191918D8D6D6D6D6D6D8D919292B6B6B6926D6D6D",
      INIT_54 => X"DADADADADADADADADADADADADADADADADADADADADADADADAD6D6D6D6D6D6DADA",
      INIT_55 => X"DADADADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADADADADADADADA",
      INIT_56 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6D6DADADADADA",
      INIT_57 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_58 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_59 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6B6B6D6D6D6D6D6D6D6D6D6D6B6B6B6B6B6B6B6",
      INIT_5A => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6",
      INIT_5B => X"B2B2B2B2B2B292929292929292B2B2B2B6B6B6B6B6B6B6B6B6B2B2B2B2B6B6B6",
      INIT_5C => X"9292929292B2B2B6B6B2B2B2B2B2B2B2B2B2B2B6B6B6B6B6B2B2B2B2B2B2B2B2",
      INIT_5D => X"8D6D8E8E8E929292929292929292929292929292929292929292929292929292",
      INIT_5E => X"B6B6B6B6B6B6B6B6B6B6B6B6B696929292929292929292929292929292928E8E",
      INIT_5F => X"B7B7B7B7B7B7B7D7D7D7D7D7B7B7B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B2B2B6",
      INIT_60 => X"DBDBDBDBDBDBD7D7B7B7B7B7B7B7B7D7D7D7D7B7B7B7B7B7B7D7D7D7D7D7D7D7",
      INIT_61 => X"B2B2B2B6B6D6D6D6D7D7D7D7D6B6B6B6B6B6B6B6B6B6B6B6B6B7B7B7B7B7D7D7",
      INIT_62 => X"8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D919292B2B2B2B2B2B2B2B2B2B2",
      INIT_63 => X"8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8DB1B2B18D",
      INIT_64 => X"D6D6D6D6D6D6D6D2B2B2B2B2B2B2B2B1B1B1B1B1B1B1B1B1B1ADADADAD8D8D8D",
      INIT_65 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2D6",
      INIT_66 => X"91B1B2B2B2B2B2B2B2B1B1B1B1B1B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_67 => X"919191919292B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B1",
      INIT_68 => X"696D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D8D8D8D6D6D6D6D6D8D8D8D91",
      INIT_69 => X"6969696969696969696969696D6D6D6D6D6969696969696D6D6D6D6D6D6D6D6D",
      INIT_6A => X"4949494949494949494949494969696969696D69696949494949496969696969",
      INIT_6B => X"6D6D6D69494949696D6D6D6D6D6D6D6D6D696969696D6D6D6D6969696969696D",
      INIT_6C => X"D6B6B6B6B6B6B6B6B29291918D8D8D6D6D6D6D6D6D6D6D8D92B2B6B692928D6D",
      INIT_6D => X"DADADADADADADADADADADADADADADADADADADADADADAD6D6D6B6B6B6B6B6B6D6",
      INIT_6E => X"DADADADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADAD6DADADADADA",
      INIT_6F => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6D6DADADADADA",
      INIT_70 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6D6D6B6B6B6B6B6B6B6B6B6B6",
      INIT_71 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_72 => X"B6B6D6D6D6D6D6D6D6D6D6D6D6B6B6B6B6D6D6D6D6D6D6D6D6B6B6B6B6B6B6B6",
      INIT_73 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6",
      INIT_74 => X"B2B2B2B2B2B292929292929292B2B2B2B2B2B2B2B6B6B6B6B2B2B2B2B2B6B6B6",
      INIT_75 => X"9292929292B2B6B6B6B6B2B2B2B2B2B2B2B2B2B6B6B6B6B6B2B2B2B2B2B2B2B2",
      INIT_76 => X"8E8E8E8E92929292929292929292929292929292929292929292929292929292",
      INIT_77 => X"B6B6B6B6B6B6B6B6B6B6B6B6B696929292929292929292929292929292928E8E",
      INIT_78 => X"B7B7B7B7B7B7B7B7D7D7D7D7B7B7B7B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_79 => X"D7DBDBDBD7D7D7B7B7B7B7B7B7B7B7D7D7D7D7B7B7B7B7B7B7D7D7D7D7D7D7D7",
      INIT_7A => X"B2B2B6B6B6D6D6D6D6D7D7D7D6B6B6B6B6B6B6B6B6B6B6B6B6B6B7B7B7B7B7D7",
      INIT_7B => X"8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D929292B2B2B2B2B2B2B2B2B2B2",
      INIT_7C => X"8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D91B1B2918D",
      INIT_7D => X"D6D6D6B2B2B2B2B2B2B2B2B2B1B1ADAD8DADADADADB1B1B1B1ADAD8D8D8D8D8D",
      INIT_7E => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B6D6D6",
      INIT_7F => X"B2B2B2B2B2B2B2B2B2B2B2B1B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__65_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__65_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__65\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => addra(12),
      I1 => addra(10),
      I2 => addra(11),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__65_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__65\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => addrb(14),
      I1 => addrb(12),
      I2 => addrb(13),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__65_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized81\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized81\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized81\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized81\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__44_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__44_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"8D91919192B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_01 => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D8D8D8D",
      INIT_02 => X"6969696969696969696969696D6D6D6D6D6969696969696D6D6D6D6D6D6D6D6D",
      INIT_03 => X"4949494949494949494949494949496969696969494949494949496969696969",
      INIT_04 => X"8D6D6D6949494969696D6D6D6D6D6D6D6D69696969696D6D6D6969696969696D",
      INIT_05 => X"B6B6B6B6B6B6B6B6B69292918D6D6D6D6D6D6D6D6D6D6D6D8D92929292929292",
      INIT_06 => X"DADADADADADADADADADADADADADADADADADADADADAD6D6B6B6B6B6B2B2B6B6B6",
      INIT_07 => X"DADAD6D6D6D6D6D6D6D6DADADAD6D6D6D6D6D6D6D6D6D6DADAD6D6DADADADADA",
      INIT_08 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6D6DADADADADA",
      INIT_09 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6DADADADAB6B6B6B6B6B6B6B6B6",
      INIT_0A => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_0B => X"B6B6D6D6D6D6D6D6D6D6D6D6D6B6B6B6B6B6D6D6D6D6D6B6B6B6B6B6B6B6B6B6",
      INIT_0C => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_0D => X"B2B2B2B2B2B29292929292929292B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B6B6B6",
      INIT_0E => X"9292929292B2B6B6B6B6B6B2B2B2B2B2B2B2B2B2B6B6B6B2B2B2B2B2B2B2B2B2",
      INIT_0F => X"8E8E8E92928E8E92929292929292929292929292929292929292929292929292",
      INIT_10 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6929292929292929292929292929292928E8E",
      INIT_11 => X"B7B7B7B7B7B7B7B7D7D7D7D7B7B7B7B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_12 => X"D7D7D7D7D7D7B7B7B7B7B7B7B7B7B7D7D7D7B7B7B7B7B7B7B7B7D7D7D7D7D7D7",
      INIT_13 => X"B2B6B6B6B6D6D6D6D6D6D6D6D6B6B6B6B6B6B6B6B7B7B6B6B6B6B6B6B7B7B7B7",
      INIT_14 => X"8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D91929292B2B2B2B2B2B2B2B2B2B2",
      INIT_15 => X"898D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D91B2B2918D",
      INIT_16 => X"D6B2B2B2B2B2B2B2B2B2B2B1B1AD8D8D8D8D8D8D8DADB1B1B1AD8D8D8D8D8D8D",
      INIT_17 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2D6D6D6",
      INIT_18 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_19 => X"8D8D9191B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_1A => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D8D8D",
      INIT_1B => X"696969496969696969696969696D6D6D696969696969696D6D6D6D6D6D6D6D6D",
      INIT_1C => X"4949494949494949494949494949494969696949494949494949496969696969",
      INIT_1D => X"928D6D6D4949496969696D696D6D6D6D6D6969696969696D696969496969696D",
      INIT_1E => X"B6B6B6B6B6B6B6B6B6B292916D6D6D6D6D6D6D6D6D696D6D6D6D6D8D92929292",
      INIT_1F => X"DADADADADADADADADADADADADADADADADADAD6D6D6B6B6B6B6B2B291919192B2",
      INIT_20 => X"D6D6D6D6D6D6D6D6D6DADADADAD6D6D6D6D6D6D6D6D6D6DADAD6D6D6DADADADA",
      INIT_21 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6D6DADADADADA",
      INIT_22 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6DADADADAD6B6B6B6B6B6B6B6B6",
      INIT_23 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_24 => X"B6B6D6D6D6D6D6D6D6D6D6D6D6B6B6B6B6B6B6D6D6B6B6B6B6B6D6B6B6B6B6D6",
      INIT_25 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_26 => X"B2B2B2B2B2B2929292929292929292B2B2B2B2B2B2B2B2B2B2B2B2B2B2B6B6B6",
      INIT_27 => X"9292929292B2B6B6B6B6B6B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_28 => X"92929292928E8E8E8E9292929292929292929292929292929292929292929292",
      INIT_29 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6969292929292929292929292929292929292",
      INIT_2A => X"D7D7B7B7B7B7B7B7B7D7D7D7B7B7B7B7B6B6B6B6B6B7B6B6B6B6B6B6B6B6B6B6",
      INIT_2B => X"B7B7D7B7B7B7B7B7B7B7B7B7B7B7D7D7D7B7B7B7B7B7B7B7B7B7D7D7D7D7D7D7",
      INIT_2C => X"B6B6B6B6B6D6D6D6D6D6B6B6B6B6B6B6B6B6B6B7B7B7B6B6B6B6B6B6B6B6B7B7",
      INIT_2D => X"8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D919292929292B2B2B2B2B2B2B2B2B2B2",
      INIT_2E => X"89898D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8DB1B2B2928D",
      INIT_2F => X"B6B2B2B2B2B2B2B2B1B1B1B1B1AD8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D898989",
      INIT_30 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2D6D6D6D6",
      INIT_31 => X"B2B2B2B1B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_32 => X"8D8D9191B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_33 => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_34 => X"6969694949696969696969696969696969696969696969696D6D6D6D6D6D6D6D",
      INIT_35 => X"4444442424244849494949494949494949696949494949494949496969696969",
      INIT_36 => X"92928D6D6D696969696D6D6D6D6D6D6D6D696969696D6D6D6D6969496969696D",
      INIT_37 => X"B2B2B6B6B6B6B6B6B2B29292916D6D6D6D6D6D6D6D69696D6D6D6D6D6D919292",
      INIT_38 => X"DADADADADADADADADADADADADADADAD6D6D6D6B6B6B6B6B6B2B2919191919191",
      INIT_39 => X"D6D6D6D6D6D6D6D6DADADADADADADAD6D6D6D6D6D6D6DADADADAD6DADADADADA",
      INIT_3A => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6B6B6D6D6DADADADADADA",
      INIT_3B => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6DADADADAD6B6B6B6B6B6B6B6B6",
      INIT_3C => X"D6D6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_3D => X"B6B6B6D6D6D6D6D6D6D6D6D6D6B6B6B6B6B6D6D6D6B6B6B6B6D6D6D6D6D6D6D6",
      INIT_3E => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_3F => X"B2B2B2B2B2B2929292929292929292B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B6B6",
      INIT_40 => X"929292B2B2B2B6B6B6B6B6B6B2B2B2B2B2B2B6B6B6B6B6B6B6B2B2B2B2B2B2B2",
      INIT_41 => X"9292929292929292929292929292929292929292929292929292929292929292",
      INIT_42 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B69292929292929292929292929292929292",
      INIT_43 => X"D7D7B7B7B7B7B7B7B7D7D7D7B7B7B7B7B6B6B6B6B7B7B7B6B6B6B6B6B6B6B6B6",
      INIT_44 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7D7D7D7D7D7B7",
      INIT_45 => X"B6B6B6B6B6D6D6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B7B7",
      INIT_46 => X"8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D919292929292B2B2B2B2B292929292B2B2",
      INIT_47 => X"89898D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D91919191919191B2929191",
      INIT_48 => X"B2B2B2B2B2B2B1B1B2B2B2B1B18D8D8D8D8D8D8D8D8D8D8D8D8D8D8D89898989",
      INIT_49 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B6B6B2B2B2B2B2B2B2B2B6B6B6D6D6D6D6D6B6",
      INIT_4A => X"B2B2B2B1B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_4B => X"8D8D9192B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_4C => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D8D",
      INIT_4D => X"696969696969696969696969696D6D6D6969696969696969696D6D6D6D6D6D6D",
      INIT_4E => X"2424242424242444494949494949494949494949494949494949496969696969",
      INIT_4F => X"9292928D6D6D6D69696D6D6D6D6D6D6D6D696969696D6D6D6D6969696969696D",
      INIT_50 => X"9192B2B6B6B6B6B6B2B2B2B2928D6D6D696D6D6D6D6D69696D6D6D6D6D6D9192",
      INIT_51 => X"DADADADADADADADADADADADADAD6D6D6D6D6D6B6B6B6B2B2B291919191919191",
      INIT_52 => X"DADAD6D6D6D6D6D6DADADADADADADADADAD6D6D6DADADADADADADADADADADADA",
      INIT_53 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6D6D6D6D6D6DADADADADADA",
      INIT_54 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6D6D6D6B6B6B6B6B6B6B6B6",
      INIT_55 => X"D6D6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_56 => X"B6B6B6B6D6D6D6D6D6D6D6D6D6B6B6B6B6B6D6D6D6B6B6B6B6D6D6D6D6D6D6D6",
      INIT_57 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_58 => X"B2B2B2B2B2B2B2929292929292929292B2B2B2B2B2B2B2B2B2B2B2B2B2B2B6B6",
      INIT_59 => X"9292B2B2B2B2B6B6B6B6B6B6B2B2B2B2B6B6B6B6B6B6B6B6B6B6B6B2B2B2B2B2",
      INIT_5A => X"9292929292929292929292929292929292929292929292929292929292929292",
      INIT_5B => X"B6B6B7B6B6B6B6B6B6B696B6B6B6B69292929292929292929292929292929292",
      INIT_5C => X"B7B7B7B7B7B7B7B7B7B7D7D7B7B7B7B7B6B6B6B7B7B7B7B7B6B6B6B6B6B6B6B6",
      INIT_5D => X"B7B7B7B7B7B7B7B7B7B7B7B6B6B7B7B7B7B7B7B7B7B7B7B7B7D7D7D7D7D7B7B7",
      INIT_5E => X"B6B6B6B6D6D6D6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B7B7B7",
      INIT_5F => X"8D8D8D8D8D8D8D8D8D8D8D8D8D8D91919292B292B2B2B2B2B2B292929292B2B2",
      INIT_60 => X"89898D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D91B1B2B2B2B292919191919191",
      INIT_61 => X"B2B2B2B1B1B1B1B1B2B2B2B2B18D8D8D8D8D8D8D8D8D8D8D8D8D8D8D89896969",
      INIT_62 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B6B6B2B2B2B2B2B2B2B6D6D6D6D6D6D6D6B2B2",
      INIT_63 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_64 => X"8D8D9192B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_65 => X"6D6D6D6D6D6D6D6D6D6969696D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D8D8D",
      INIT_66 => X"696969696969696969696969696D6D6D6D69696969696969696D6D6D6D6D6D6D",
      INIT_67 => X"2424242424242424444949494949494949494949494949494949696969696969",
      INIT_68 => X"91929292928D6D6D69696D6D6D6D6D6D6D6D6D6969696D6D6D6969696969696D",
      INIT_69 => X"91919192B2B6B6B6B6B6B2B6B2928D6D6D6D6D6D6D6D69696D6D6D6D6D6D6D6D",
      INIT_6A => X"DADADADADADADADADADADADADAD6D6D6D6D6B6B6B6B6B2B29191919191918D8D",
      INIT_6B => X"DADADAD6D6D6D6DADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_6C => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6D6D6D6D6D6D6D6DADADADADADA",
      INIT_6D => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6D6B6B6B6B6B6B6B6",
      INIT_6E => X"D6D6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_6F => X"B6B6B6D6D6D6D6D6D6D6D6D6D6B6B6B6B6B6B6D6B6B6B6B6B6B6D6D6D6D6D6D6",
      INIT_70 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_71 => X"B2B2B2B2B2B2B292929292929292B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B6B6B6",
      INIT_72 => X"929292B2B2B2B6B6B6B6B6B6B2B2B2B6B6B6B6B6B6B6B6B6B6B6B6B6B2B2B2B2",
      INIT_73 => X"9292929292929292929292929292929292929292929292929292929292929292",
      INIT_74 => X"B6B6B7B7B7B7B6B6B6B696B6B6B6B69292929292929292929292929292929292",
      INIT_75 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B6B6B6B6B6B6",
      INIT_76 => X"B7B7B7B7B7B7B7B7B7B7B7B6B6B7B7B7B7B7B7B7B7B7B7B7B7D7D7D7D7D7B7B7",
      INIT_77 => X"B6B6B6B6B6D6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B7B7B7",
      INIT_78 => X"8D8D8D8D919191918D8D8D8D8D8D91919292B2B2B2B2B2B2B2B2929292B2B6B6",
      INIT_79 => X"89898D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D91B1B2B2B2B291918D8D91918D8D",
      INIT_7A => X"B2B2B2B1B1B1B1B2B2B2B2B1B18D8D8D8D8D8D8D8D8D8D8D8D8D8D8989696989",
      INIT_7B => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B6B6B6B6B6B6D6D6D6D6D6B6B2B2B2",
      INIT_7C => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_7D => X"8D919192B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_7E => X"6D6D6D6D6D6D6D6D6969696D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D8D8D8D",
      INIT_7F => X"6969696969696969696969696D6D6D6D6D6D6969696D6D6D6D6D6D6D6D6D6D6D",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__44_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__44_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => addra(10),
      I1 => addra(12),
      I2 => addra(11),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__44_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(14),
      I2 => addrb(13),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__44_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized82\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized82\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized82\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized82\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__45_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__45_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"2424242424242424244449494949494949494949494949494949696969696969",
      INIT_01 => X"6D6D92929292916D6D6969696D6D6D69696D6D6D69696969696D6D6D6D696969",
      INIT_02 => X"8D8D919192B2B2B6B6B6B6B6B6B2928D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_03 => X"DADADADADADADADADADADADADADAD6D6D6D6B6B6B6B6B2B2919191919191918D",
      INIT_04 => X"DADADADAD6DADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_05 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6D6D6D6D6D6D6D6D6D6DADADADADADA",
      INIT_06 => X"B6B6B6B6B6B6B6B6B6D6D6B6B6B6B6B6B6B6B6B6B6B6B6D6D6D6B6B6B6B6B6B6",
      INIT_07 => X"D6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_08 => X"B6B6D6D6D6D6D6D6D6D6D6D6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6D6D6D6D6",
      INIT_09 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_0A => X"B2B2B2B2B2B2B2929292929292B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B6B6B6B6",
      INIT_0B => X"92929292B2B2B6B6B6B6B6B2B2B2B2B6B6B6B6B6B6B6B6B6B6B6B6B6B2B29292",
      INIT_0C => X"9292929292929292929292929292929292929292929292929292929292929292",
      INIT_0D => X"B6B7B7B7B7B7B7B7B6B696B6B6B6B69692929292929292929292929292929292",
      INIT_0E => X"B7D7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B6B6B6B6B6",
      INIT_0F => X"B7B7B7B7B7B7B7B7B7B7B7B6B6B7B7B7B7B7B7B7B7B7B7B7B7B7D7D7D7D7B7B7",
      INIT_10 => X"B6B6B6B6B6B6B6B6B6B2B2B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B7B7B7",
      INIT_11 => X"8D8D8D919292929291918D8D8D8D91919292B2B2B29292929292B2B2B2B6B6B6",
      INIT_12 => X"8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D91B2B2B2B2B291918D8D8D8D8D8D8D",
      INIT_13 => X"B2B2B2B1B1B1B1B2B1B1B1B1B18D8D8D8D8D8D8D8D8D8D8D8D8D898989898989",
      INIT_14 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B6B6D6D6D6D6D6D6D6B6B2B2B2B2B2B2",
      INIT_15 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_16 => X"9191919192B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_17 => X"6969696D6D6D6D696969696D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D8D8D8D8D",
      INIT_18 => X"496969696969696969696969696D6D6D6D696969696D6D6D6D6D6D6D6D6D6D6D",
      INIT_19 => X"2020202020202424242449494949494949494949494949494949696969694949",
      INIT_1A => X"6D6D6D9292B692926D6D4949696D6969696D6D6D69696969696D6D6D6D696969",
      INIT_1B => X"8D8D8D8D9192B2B2B6B6B6B6B6B6B2928D6D6D6D6D6D6D6D6D694969696D6969",
      INIT_1C => X"DADADADADADADADADADADADADADADADAD6D6B6B6B6B6B6B2B291919191919191",
      INIT_1D => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_1E => X"B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADADADA",
      INIT_1F => X"B6B6B6B6B6B6B6B6B6D6D6D6B6B6B6B6B6B6B6B6B6B6B6B6D6D6D6B6B6B6B6B6",
      INIT_20 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_21 => X"B6B6D6D6D6D6D6D6B6B6D6D6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6D6D6B6B6",
      INIT_22 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_23 => X"B2B2B2B2B2B2B2B29292929292B2B2B2B2929292B2B2B2B2B2B2B6B6B6B6B6B6",
      INIT_24 => X"929292929292B2B6B6B6B6B2B2B2B2B6B6B6B6B6B6B6B6B6B6B6B6B6B2B29292",
      INIT_25 => X"929292929292929292929292929292B292929292929292929292929292929292",
      INIT_26 => X"B6B7B7B7B7B7B7B7B7B696B6B6B6B69692929292929292929292929292929292",
      INIT_27 => X"B7B7D7D7D7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B6B6B6B6",
      INIT_28 => X"B7B7B7B7B7B7B7B7B7B7B7B6B6B7B7B7B7B7B7B7B7B7B7B7B7B7D7D7D7D7D7B7",
      INIT_29 => X"B6B6B6B6B6B6B6B6B2B2B2B2B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B7B7B7",
      INIT_2A => X"8D8D91929292B2B292929191919191919292B2B29292929292B2B2B6B6B6D6D6",
      INIT_2B => X"8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D91B2B2B2B2B292918D8D8D8D8D8D8D8D",
      INIT_2C => X"B2B2B2B2B2B1B1B1B1B1B18D8D8D8D8D8D8D8D8D8D8D8D8D8D69696989898D8D",
      INIT_2D => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B6B6D6D6D6D6D6B6B6B6B2B2B2B2B2B2B2",
      INIT_2E => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_2F => X"91929291919192B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_30 => X"6969696D6D6D696969696D6D6D6D6D6D6D6D6D6D6D6D6D6D6D8D8D8D8D8D8D91",
      INIT_31 => X"49494969696969696D69696969696D6D6D696969696D6D6D6D6D6D6D6D6D6D69",
      INIT_32 => X"2020200000002024242444494949494949494949494949494949696949494949",
      INIT_33 => X"6D6D6D6D929292928D6D6D696969494949696D6D696969696D6D6D6D6D696969",
      INIT_34 => X"8D8D8D8D8D919292B2B6B6B6B6D6B6B2928D8D6D6D6D6D6D6D6D696969696D6D",
      INIT_35 => X"DADADADADADADADADADADADADADADADADAD6D6D6D6B6B6B6B2B2929191919191",
      INIT_36 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_37 => X"B6B6B6B6B6D6B6B6B6B6B6B6B6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADA",
      INIT_38 => X"B6B6B6B6B6B6B6B6B6B6D6D6B6B6B6B6B6B6B6B6B6B6B6B6D6D6D6D6B6B6B6B6",
      INIT_39 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_3A => X"B6B6D6D6D6D6D6D6B6B6B6D6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_3B => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_3C => X"B2B2B2B2B2B2B2B29292929292B2B2B29292929292B2B2B2B2B6B6B6B6B6B6B6",
      INIT_3D => X"929292929292B2B6B6B6B2B2B2B2B2B6B6B6B6B6B6B6B6B6B6B6B6B6B2B29292",
      INIT_3E => X"9292929292929292929292929292B2B292929292929292929292929292929292",
      INIT_3F => X"B6B7B7B7B7B7B7B7B7B6B6B6B6B6B7B692929292929292929292929292929292",
      INIT_40 => X"D7D7D7D7D7D7D7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B6B6B6",
      INIT_41 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7D7D7D7D7D7D7",
      INIT_42 => X"B6B6B6B6B6B6B6B6B2B2B2B2B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B7B7",
      INIT_43 => X"8D91929292B2B2B292929291919191919192929292929292B2B2B6B6B6D6D6D6",
      INIT_44 => X"8D8D8D8D8D8D8D8D8D8D8D8D8D8D9191B2B2B2B2B292918D8D8D8D8D8D8D8D8D",
      INIT_45 => X"B2B2B2B2B2B1B1B1918D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D6969898D8D8D8D",
      INIT_46 => X"B2B2B2B2B2B2B2B2B2B2B2B2B6B6B6D6D6D6D6D6B6B6B6B6B6B2B2B2B2B2B2B2",
      INIT_47 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_48 => X"91919191919192B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_49 => X"696969696D6D696969696D6D6D6D6D6D6D6D6D6D6D6D8D8D8D8D8D8D8D8D9191",
      INIT_4A => X"4949496969696969696969696969696969696969696D6D6D6D6D6D6D6D6D6D69",
      INIT_4B => X"2420202000002020242424494949494949494949494949494949494949494949",
      INIT_4C => X"6D6D6D6D6D6D929292926D6D6D696949496969696969696D6D6D6D6969696969",
      INIT_4D => X"8D8D8D8D8D8D919192B2B6B6B6D6B6B6B292928D8D6D6D6D6D6D6D69696D6D6D",
      INIT_4E => X"DADADADADADADADADADADADADADADADADADAD6D6D6D6B6B6B6B2B29191918D8D",
      INIT_4F => X"DADADADADADADADADADADADADADADADAD6D6D6DADADADADADADADADADADADADA",
      INIT_50 => X"B6B6B6D6D6DAB6B6B6B6B6B6B6B6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_51 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6D6B6B6B6B6",
      INIT_52 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_53 => X"B6B6D6D6D6D6D6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_54 => X"B6B6B2B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_55 => X"B2B29292B2B2B2B2B292929292B2B2B2929292929292B2B2B2B6B6B6B6B6B6B6",
      INIT_56 => X"929292929292B2B6B6B6B6B2B2B2B2B6B6B6B6B6B6B6B6B6B6B6B6B6B2B29292",
      INIT_57 => X"9292929292929292929292929292B2B292929292929292929292929292929292",
      INIT_58 => X"B6B7B7B7B7B7B7B7B7B7B6B6B6B7B7B792929292929292929292929292929292",
      INIT_59 => X"D7D7D7DBDBDBD7D7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B6B6B6",
      INIT_5A => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7D7D7D7D7D7D7",
      INIT_5B => X"B6B6B6B6B6B6B6B6B2B2B2B2B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B7B7",
      INIT_5C => X"9192929292B2B2B2929292929191918D91929292929292B2B2B6B6D6D6D6B6B6",
      INIT_5D => X"8D8D8D8D8D8D8D8D8D8D8D8D8D9192B2B2B2B2B2B2918D8D8D8D8D8D8D919191",
      INIT_5E => X"B2B2B2B2B1B1B18D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D",
      INIT_5F => X"B2B2B2B2B2B2B2B2B2B2B2B6B6D6D6D6D6D6D6B6B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_60 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B1B1B2B2B2B2B2B2B2B2B2B2B2",
      INIT_61 => X"91919191919192B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_62 => X"696969696D6D6969696D6D6D6D6D6D6D6D6D6D8D8D8D8D8D8D8D8D8D8D919191",
      INIT_63 => X"4949496969696969696969696969696969696969696D6D6D6D6D6D6D6D6D6D69",
      INIT_64 => X"2424202000000000242424444949494949494949494949494949494949494949",
      INIT_65 => X"6D6D6D4949696D92929292926D6D6D696969696969696D6D6D6D6969696D6D6D",
      INIT_66 => X"8D8D8D6D6D6D6D8D8D9192B2B6B6B6B6B6B292928D6D6D6D696D6D6D6D6D6D6D",
      INIT_67 => X"DADADADADADADADADADADADADADADADADADAD6D6D6D6B6B6B6B29291918D8D8D",
      INIT_68 => X"D6D6D6D6D6D6D6D6DADADADADADADADAD6D6DADADADADADADADADADADADADADA",
      INIT_69 => X"B6B6B6B6D6DAB6B6B6B6B6B6B6B6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_6A => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_6B => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_6C => X"B6B6B6D6D6D6D6B6B6B6B6B6B6B6B6B6B6B6D6D6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_6D => X"B6B2B2B2B2B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_6E => X"B292929292B2B2B2B2B2929292B2B292929291919292B2B2B2B6B6B6B6B6B6B6",
      INIT_6F => X"92929292B2B2B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B2B2B2",
      INIT_70 => X"9292929292929292929292929292B2B292929292929292929292929292929292",
      INIT_71 => X"B6B7B7B7B7B7B7B7B7B7B7B7B697B79792929292929292929292929292929292",
      INIT_72 => X"DBDBDBDBDBDBD7D7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B6B6",
      INIT_73 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7D7B7B7B7B7B7B7B7B7B7D7D7D7D7",
      INIT_74 => X"B6B6B6B6B6B6B6B6B2B2B2B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B7B7",
      INIT_75 => X"9292929292B29292929292929291918D919292929292B2B2B6B6D6D6D6D6B6B6",
      INIT_76 => X"8D8D8D8D8D8D8D8D8D8D8D8D8DB2B2B2B2B2B2B292918D8D8D8D919192929292",
      INIT_77 => X"B2B2B2B1B1918D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D",
      INIT_78 => X"B2B2B2B2B6B6B2B2B2B6B6B6B6D6D6D6D6D6B6B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_79 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B1B1B1AD8D8DB1B2B2B2B2B2B2B2B2B2B2",
      INIT_7A => X"919191919191B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_7B => X"6969696D6D6D6D6D6D6D6D6D6D6D6D6D6D6D8D8D8D8D8D8D8D8D8D8D8D919191",
      INIT_7C => X"496969696969696969696949696969696969696969696D6D6D6D6D6D6D6D6D69",
      INIT_7D => X"2424242000000000202424244449494949494949494949494949494949494949",
      INIT_7E => X"6D6D6D6D49496D6D8D92929292928D6D6D6949494969696D6D6D6969696D6D6D",
      INIT_7F => X"6D6D6D6D6D6D6D6D6D8D919292B6B6B6B6B6B292916D6D6D696D6D6D6D6D6D6D",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__45_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__45_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => addra(12),
      I1 => addra(10),
      I2 => addra(11),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__45_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => addrb(14),
      I1 => addrb(12),
      I2 => addrb(13),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__45_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized83\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized83\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized83\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized83\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__25_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__25_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"DADADADADADADADADADADADADADADADADADAD6D6D6B6B6B6B6B291918D8D6D6D",
      INIT_01 => X"D6D6D6D6D6D6D6D6D6D6DADADADADADADADADADADADADADADADADADADADADADA",
      INIT_02 => X"B6B6B6B6B6D6B6B6B6B6B6B6B6B6B6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_03 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_04 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_05 => X"B6B6B6D6D6D6D6B6B6B6B6B6B6B6B6B6B6B6D6D6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_06 => X"B6B2B2B2B2B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_07 => X"B292929292B2B2B2B2B2929292B2B292929191919192B2B2B2B6B6B6B6B6B6B6",
      INIT_08 => X"929292B2B2B2B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B2B2B2",
      INIT_09 => X"9292929292929292929292929292B2B2B2929292929292929292929292929292",
      INIT_0A => X"B6B7B7B7B7B7B7B7B7B7B7B7B796979797929292929292929292929292929292",
      INIT_0B => X"DBDBDBDBDBDBD7D7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B292",
      INIT_0C => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7D7B7B7B7B7B7B7B7B7B7B7D7D7D7",
      INIT_0D => X"B6B6B6B6B6B6B6B6B2B2B2B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B7B7",
      INIT_0E => X"9292929292929292929292929292919191929292B2B2B2B6B6B6B6D6D6B6B6B6",
      INIT_0F => X"8D8D8D8D8D8D8D8D8D8D8D8D919192929292929291918D8D8D91929292929292",
      INIT_10 => X"B2B2B2B1B19191B1B1B1B1918D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D",
      INIT_11 => X"B2B2B2B6B6B6B6B6B6B6B6B6B6D6D6D6D6B6B6B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_12 => X"B2B2B2B2B2B2B2B2B2B2B2B2B1B1918D8D8D8D8DB1B1B2B2B2B2B2B2B2B2B2B2",
      INIT_13 => X"8D8D8D919191B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_14 => X"6969696D6D6D6D6D6D6D6D6D6D6D6D6D6D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D",
      INIT_15 => X"6969696969696969696969496969696969696969696D6D6D6D6D6D6D6D6D6D6D",
      INIT_16 => X"2424242000000000002024244449494949494949494949494949494949494949",
      INIT_17 => X"6D6D6D6D6D49696D6D6D9292929292926D6D49494969696D696969696D6D6D6D",
      INIT_18 => X"6D6D6D6D6D6D6D6D6D6D6D8D9192B2B6B6B6B6B2928D6D6D6D6D6D6D6D6D6D6D",
      INIT_19 => X"DADADADADADADADADADADADADADADADADAD6D6B6B6B6B6B6B6B291918D8D6D6D",
      INIT_1A => X"D6D6D6D6D6D6D6D6D6D6D6D6DADADADADADADADADADADADADADADADADADADADA",
      INIT_1B => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_1C => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6D6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_1D => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_1E => X"B6B6B6D6D6D6D6B6B6B6B6D6B6B6B6B6B6B6D6D6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_1F => X"B6B2B2B2B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_20 => X"B2929292B2B2B2B2B2B2929292929292919191919192B2B2B2B2B6B6B6B6B6B6",
      INIT_21 => X"929292B2B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B2B2",
      INIT_22 => X"929292929292929292929292929292B2B2929292929292929292929292929292",
      INIT_23 => X"B6B7B7B7B7B7B7B7B7B7B7B7B796979797939292929292929292929292929292",
      INIT_24 => X"DBDBDBDBDBDBD7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B79292",
      INIT_25 => X"B7B7B6B6B7B7B7B7B7B7B7B7B7B7B7B7B7B7D7B7B7D7D7B7B7B7B7B7B7D7D7D7",
      INIT_26 => X"B6B6B6B6B6B6B6B6B6B2B2B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B7",
      INIT_27 => X"929292929292929191929292929292929292B2B2B2B6B6B6B6B6B6B6B6B6B6B6",
      INIT_28 => X"8D8D8D8D8D8D8D8D8D8D91919191919191919191919191919192929292929292",
      INIT_29 => X"B2B2B2B1B1B1B1B1B1B1B1B18D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D",
      INIT_2A => X"B2B2B2B6B6B6B6B6B6B6B6B6B6B6B6B6D6B6B6B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_2B => X"B2B2B2B2B2B2B2B1B1B191918D8D8D8D8D8D8DADB1B1B2B2B2B2B2B2B2B2B2B2",
      INIT_2C => X"8D8D8D919192B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_2D => X"69696D6D6D6D6D6D6D6D6D6D6D6D6D6D6D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D",
      INIT_2E => X"6969696969696969696969696969696969696969696D6D6D6D6D6D6D6D6D6D6D",
      INIT_2F => X"2424242000000000002024242444494949494949494949494949494949494949",
      INIT_30 => X"6D6D6D6D6D6D6D6D6D6D6D6D9292B292926D49496969696969696969696D6D6D",
      INIT_31 => X"6D6D6D6D6D6D6D6D6D6D6D6D6D8D92B2B2B6B6B292928D6D6D6D696D6D6D6D6D",
      INIT_32 => X"DADADADADADADADADADADADADADADADAD6D6D6B6B6B6B6B6B2B291918D8D8D6D",
      INIT_33 => X"D6D6D6D6DADADADADAD6D6D6DADADADADADADADADADADADADADADADADADADADA",
      INIT_34 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6D6D6D6D6D6D6D6D6D6D6B6D6D6D6D6",
      INIT_35 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6D6D6B6B6B6B6D6B6B6B6B6B6B6B6",
      INIT_36 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_37 => X"B6B6B6B6D6D6B6B6B6B6D6D6B6B6B6B6B6B6D6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_38 => X"B2B2B2B2B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6D6B6B6",
      INIT_39 => X"B2B292B2B2B2B2B2B29292929292929191919191919292B2B2B2B2B6B6B6B6B6",
      INIT_3A => X"9292B2B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B2B2B2B2B2",
      INIT_3B => X"929292929292929292929292929292B2B2929292929292929292929292929292",
      INIT_3C => X"B6B7B7B7B7B7B7B7B7B7B7B79792929797979392929292929292929292929292",
      INIT_3D => X"DBDBDBDBD7D7D7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B79292",
      INIT_3E => X"B7B6B6B6B6B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7D7D7D7B7B7B7B7B7B7B7D7D7",
      INIT_3F => X"B6B2B2B2B6B6B6B6B6B2B2B2B2B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_40 => X"9292929292929291919292929292929292B2B2B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_41 => X"8D8D8D8D8D8D8D91919191B1919191919191919191919191919292B2B2B2B2B2",
      INIT_42 => X"B2B2B2B1B1B1B1B2B2B1B1918D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D",
      INIT_43 => X"B2B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_44 => X"B2B2B2B2B2B29191918D8D8D8D8D8D8D8D8D8DB1B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_45 => X"8D8D8D919192B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_46 => X"69696D6D6D6D6D6D6D6D6D6D6D6D6D6D6D8D8D8D8D8D8D8D6D6D6D6D8D8D8D8D",
      INIT_47 => X"6969696969696969696969696969696969696969696D6D6D6D696969696D6D69",
      INIT_48 => X"2424242000000000002024242444494949494949494949494949494949494969",
      INIT_49 => X"696D6D6D6D6D6D6D6969696D8D929292928D6D6D6D69696969696969696D6D6D",
      INIT_4A => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D8D92B2B2B6B6B2B292928D6D49696D6D6D6D",
      INIT_4B => X"DADADADADADADADADADADADADADAD6D6D6D6B6B6B6B6B6B6B2B291918D8D8D6D",
      INIT_4C => X"D6D6D6DADADADADADADAD6D6DADADADADADADADADADADADADADADADADADADADA",
      INIT_4D => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6D6D6D6D6D6D6D6D6D6D6B6B6B6D6D6D6",
      INIT_4E => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6DAD6B6B6B6B6B6D6D6B6B6B6B6B6B6",
      INIT_4F => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_50 => X"B6B6B6B6D6D6D6B6B6B6D6D6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_51 => X"B2B2B2B2B2B6B6B2B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6D6D6B6B6",
      INIT_52 => X"B2B2B2B2B2B2B2B2B29292929292929191919191919292B2B2B2B2B6B6B6B6B6",
      INIT_53 => X"9292B2B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B2B2B2B2B2",
      INIT_54 => X"929292929292929292929292929292B2B2929292929292929292929292929292",
      INIT_55 => X"B7B7B7B7B7B7B7B7B7B7B7B79792929797979793929292929292929292929292",
      INIT_56 => X"D7D7D7D7D7D7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B79292",
      INIT_57 => X"B6B6B6B6B6B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7D7D7D7B7B7B7B7B7B7B7D7D7",
      INIT_58 => X"B2B2B2B2B2B6B6B6B6B2B2B2B2B2B2B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_59 => X"92929292929292919292929292929292B2B2B2B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_5A => X"8D8D8D8D8D8D91B1B1B19191919191919191919191919191919292B2B2B2B2B2",
      INIT_5B => X"B2B2B1B1B1B1B1B1B1B18D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D",
      INIT_5C => X"B2B6B6B6B6B6B6B6B2B2B2B2B6B6B6B6B6B6B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_5D => X"B2B2B2B1B1B291918D8D8D8D8D8D8D8D8D8DB1B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_5E => X"8D8D8D919192B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_5F => X"69696D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D8D8D8D6D6D6D6D6D6D6D6D8D8D8D",
      INIT_60 => X"6969494949696969696969696969696969696969696D6D6D6969696969696969",
      INIT_61 => X"2424242000000000002024242444494949494949494949494949494949494969",
      INIT_62 => X"6949496D6D6D6D6D6D69696D6D8D92929292926D6D6D6D696969696969696969",
      INIT_63 => X"6D6D6D6D6D6D6D6D6D6D6D6D6D696D8D92B2B6B6B6B6B2B2926D496969696D6D",
      INIT_64 => X"DADADADADADADADADADADADADAD6D6D6D6D6D6B6B6B6B6B6B2B29191918D8D8D",
      INIT_65 => X"D6D6D6DADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_66 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6D6D6D6D6D6D6D6D6D6D6D6B6B6B6D6D6D6",
      INIT_67 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6D6D6B6B6B6B6D6DADAB6D6D6D6D6D6",
      INIT_68 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_69 => X"B6B6B6B6B6B6D6D6B6D6D6D6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_6A => X"B2B2B2B2B2B2B2B2B2B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6D6B6B6B6",
      INIT_6B => X"B2B2B2B2B2B2B2B2929292929292919191919191919292B2B2B2B6B6B6B6B6B6",
      INIT_6C => X"9292B2B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B2B2B2B2B2",
      INIT_6D => X"929292929292929292929292929292B2B2929292929292929292929292929292",
      INIT_6E => X"B7B7B7B7B7BBB7B7B7B7B7B79792939797B7B793929292929292929292929292",
      INIT_6F => X"D7D7D7D7D7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7939296",
      INIT_70 => X"B6B6B6B6B6B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7D7D7B7B7B7B7B7B7B7B7D7D7",
      INIT_71 => X"B29292B2B2B6B6B6B6B2B2B2B2B2B2B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_72 => X"B29292929292929292929292929292B2B2B2B6B6B6B6B6B6B6B6B6B6B6B6B6B2",
      INIT_73 => X"8D8D8D8D8D8DB1B1B1B19191918D91919191919191919191919292B2B2B2B2B2",
      INIT_74 => X"B2B2B191918D91918D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D",
      INIT_75 => X"B6B6B6B6B6B6B6B2B2B2B2B2B2B6B6B6B6B6B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_76 => X"B2B291919191918D8D8D8D8D8D8D8D8D8DB1B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_77 => X"8D8D8D9192B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_78 => X"69696D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D8D8D8D",
      INIT_79 => X"49494949494969696D6D6D6D6969696969696969696D6D696969696969696969",
      INIT_7A => X"2424200000000000002424242444494949494949494949494949494949494969",
      INIT_7B => X"4949696D6D6D6D6D6D6D696D6D6D6D8D929292928D6D6D6D6D6D696969696969",
      INIT_7C => X"6D6D6D6D6D6D6D6D6D6D6D6D6D696D8D8D9292B2B6B6B6B6928D6D6D6D6D6D6D",
      INIT_7D => X"DADADADADADADADADADADADAD6D6D6D6D6D6D6B6B6B6B2B2B291919191919191",
      INIT_7E => X"DADADADADADAD6D6D6D6D6D6D6D6DADADADADADADADADADADADADADADADADADA",
      INIT_7F => X"D6D6D6D6D6D6B6B6B6B6B6B6B6B6B6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__25_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__25_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => addra(10),
      I1 => addra(12),
      I2 => addra(11),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__25_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(14),
      I2 => addrb(13),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__25_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized84\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized84\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized84\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized84\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__26_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__26_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6D6D6D6B6B6D6D6DADAD6D6D6D6D6D6",
      INIT_01 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_02 => X"B6B6B6B6B6B6B6B6D6D6D6D6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_03 => X"B6B2B2B2B6B6B2B2B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6D6D6B6B6",
      INIT_04 => X"B2B2B2B2B2B2B2B2929292929292929292919191919292B2B2B2B6B6B6B6B6B6",
      INIT_05 => X"9292B2B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B2B2B2B2B2",
      INIT_06 => X"92929292929292929292929292929292B2929292929292929292929292929292",
      INIT_07 => X"97B7B7B7B7B7B7B7B7B7B7B79393B7B79293B793929292929292929292929292",
      INIT_08 => X"D7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B79797979392",
      INIT_09 => X"B6B6B6B6B6B6B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7D7D7D7B7B7B7B7B7B7D7D7",
      INIT_0A => X"B2B2B2B2B2B6B6B6B6B2B2B2B2B2B2B2B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_0B => X"B29292929292929292929292B2B2B2B2B6B6B6B6B6B6B6B6B6B6B6B6B6B6B2B2",
      INIT_0C => X"8D8D8D8D8D9191B1919191919191919191919292929292929192B2B2B2B2B2B2",
      INIT_0D => X"B2B2918D8D8D8D8D8D8D8D8D8D6D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D",
      INIT_0E => X"B6B6B6B6B6B6B6B6B2B2B2B2B2B2B2B2B6B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_0F => X"9191919191918D8D8D8D8D8D8D8D8D91B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_10 => X"8D8D9192B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_11 => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D8D8D8D",
      INIT_12 => X"49494949494969696D6D6D6D6969696969696969696969696969696969696D6D",
      INIT_13 => X"2020202000000000202424242445494949494949494949494949494949494949",
      INIT_14 => X"6969696D6D49696D6D6D6D6D6D6D6D6D8D92929292928D6D6D6D6D6969696969",
      INIT_15 => X"8D6D6D6D6D6D6D6D6D6D6D6D6D696D6D6D8D8D92B2B6B6B6B2928D6D6D6D6D6D",
      INIT_16 => X"DADADADADADADADADADADADAD6D6D6D6D6D6B6B6B2B2B2B29191919191919191",
      INIT_17 => X"DADADADADADAD6D6D6D6D6D6D6D6DADADADADADADADADADADADADADADADADADA",
      INIT_18 => X"D6D6D6D6D6D6D6B6B6B6B6B6B6B6B6B6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_19 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6D6D6D6D6D6D6DADADAD6D6D6D6D6",
      INIT_1A => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_1B => X"B6B6B6B6B6B6B6B6B6B6D6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_1C => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6D6D6B6B6",
      INIT_1D => X"B2B2B2B2B2B2B2929292929292B2B2B2B292929292B2B2B2B2B2B6B6B6B6B6B6",
      INIT_1E => X"9292B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B2B2B2B2B2",
      INIT_1F => X"9292929292929292929292929292929292929692929292929292B69292929292",
      INIT_20 => X"97979797B7B7B7B7B7B7B7B79393B7B79293B793939292929292929292929292",
      INIT_21 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B79392979392",
      INIT_22 => X"B6B6B6B6B6B6B6B6B7B7B7B7B7B7B7B7B7B7B7B7B7D7D7B7B7B7B6B7B7B7B7D7",
      INIT_23 => X"B2B2B2B2B2B2B2B6B6B2B2B2B2B2B2B2B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_24 => X"B29292929292929292929292B2B2B6B6B6B6B6B6B6B6B6B6B6B6B6B6B2B2B2B2",
      INIT_25 => X"8D8D8D8D91919191919191919191919191929292929292929292B2B2B2B2B2B2",
      INIT_26 => X"B2B18D8D8D8D8D8D8D8D8D8D6D6D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D",
      INIT_27 => X"B6B6B6B6B6B6B6B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_28 => X"91918D8D8D8D8D8D8D8D8D8D8D8D8DB2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B6",
      INIT_29 => X"8D9192B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B29291",
      INIT_2A => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D8D8D8D",
      INIT_2B => X"49494949494949696D6D6D696969696969696969696969696969696969696D6D",
      INIT_2C => X"0020202020242424242424242449494949494949494949494949494949494949",
      INIT_2D => X"6D6D694949496D6D6D6D6D6D6D6D6D6D6D8D92929292928D6D6D6D69696D6D6D",
      INIT_2E => X"8D6D6D6D6D6D6D6D6D6D6D6D69696D6D6D6D8D8E92B6B6B6B6B2B2928D6D6D69",
      INIT_2F => X"DADADADADADADADADADADAD6D6D6D6D6D6B6B6B6B2B2B2B19191919191919191",
      INIT_30 => X"DADADADADADADAD6D6D6D6D6D6D6DADADADADADADADADADADADADADADADADADA",
      INIT_31 => X"D6D6D6D6D6D6D6B6B6B6B6B6B6B6B6B6D6D6D6D6D6D6D6D6D6D6DADADADADADA",
      INIT_32 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6D6D6D6D6D6D6DADADAD6D6D6D6D6",
      INIT_33 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_34 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_35 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6B6B6B6",
      INIT_36 => X"B2B2B2B2B2B2B2B292929292B2B2B2B2B2B2B2B2B2B2B2B6B6B6B6B6B6B6B6B6",
      INIT_37 => X"92B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B2B2B2B2B2",
      INIT_38 => X"9292929292929292929292929292929296969696B6B69696B6B6B6B6B2929292",
      INIT_39 => X"92929292B7B7B7B7B7B7B7B7939293B79293B3B3939392929292929292929292",
      INIT_3A => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7979292979292",
      INIT_3B => X"B6B6B6B6B6B6B6B6B7B7B7B7B7B7B7B7B7B7B7B7B7D7D7B7B7B6B6B7B7B7B7B7",
      INIT_3C => X"B6B6B6B6B2B2B2B2B2B2B2B2B2B2B2B2B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_3D => X"B2B2929292929292929292B2B2B6B6B6B6B6B6B6B6B6B6B6B6B6B2B2B2B2B6B6",
      INIT_3E => X"8D8D8D8D8D9191919191919191919192929292B2B2B2B2B292B2B2B2B2B2B2B2",
      INIT_3F => X"B28D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D",
      INIT_40 => X"B6B6B6B6B6B6B6B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_41 => X"8D8D8D8D8D8D8D8D8D8D8D8D8D8D91B2B2B2B2B2B2B2B2B2B2B2B2B2B2B6B6B6",
      INIT_42 => X"919192B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2929191",
      INIT_43 => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D8D8D8D",
      INIT_44 => X"49494949494949696D6D6D696949494969696969696969696D69696969696D6D",
      INIT_45 => X"2020242424242424242424242449494949494949494949494949494949494949",
      INIT_46 => X"6D6D694949696D6D6D6D6D6D6D6D6D6D6D6D6D8D929292928D6D6D6969696D6D",
      INIT_47 => X"8D8D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D8D92B2B2B6B6B6B2926D6D69",
      INIT_48 => X"DADADADADADADADADADADAD6D6D6D6D6B6B6B6B2B2B2B1919191919191919191",
      INIT_49 => X"DADADADADADADADAD6D6DADADADADADADADADADADADADADADADADADADADADADA",
      INIT_4A => X"D6D6D6D6D6D6D6B6B6B6B6B6B6B6B6B6B6D6D6D6D6D6D6D6D6DADADADADADADA",
      INIT_4B => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6D6D6D6D6D6D6DADAD6D6D6D6D6D6",
      INIT_4C => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_4D => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_4E => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_4F => X"B2B2B2B2B2929292929292B2B2B2B2B2B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_50 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B2B2B2B2B2",
      INIT_51 => X"9292929292929292929296969292929292929696B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_52 => X"9292929297B7B7B7B7B7B7B793929393929293B7B79393929292929292929292",
      INIT_53 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7979292979292",
      INIT_54 => X"B6B6B6B6B6B6B6B7B7B7B7B7B7B7B7B7B7B7B7B7B7D7B7B7B7B6B6B7B7B7B7B7",
      INIT_55 => X"B6B6B6B2B2B2B2B2B2B2B2B2B2B2B2B2B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_56 => X"B2B292929292929292B2B2B2B6B6B6B6B6B6B6B6B6B6B6B6B6B6B2B2B2B2B6B6",
      INIT_57 => X"8D8D8D8D8D8D9191919191919192929292B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_58 => X"B18D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D",
      INIT_59 => X"B6B6B6B6B6B6B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_5A => X"8D8D8D8D8D8D8D8D8D9191919191B1B2B2B2B2B2B2B2B2B2B2B2B6B6B6B6B6B6",
      INIT_5B => X"8D919191929292B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2929191",
      INIT_5C => X"6D6D6D6D6D6D6D6D6D6D69696D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D8D8D8D",
      INIT_5D => X"49494949494949496D69696949494949696969696969696D6D69696969696D6D",
      INIT_5E => X"2024242424242424242424242449494949494949494949494949494949494949",
      INIT_5F => X"6D6D6D4949696D6D6D6D6D6D6D6969696D6D6D6D8D929292926D6D6D6969696D",
      INIT_60 => X"8D8D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D69696D6D8E92B2B6D6B6B28D6D69",
      INIT_61 => X"DADADADADADADADADADADAD6D6D6D6B6B6B6B2B2B2B191919191919191918D8D",
      INIT_62 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_63 => X"D6D6D6D6D6D6D6B6B6B6B6B6B6B6B6B6B6B6D6D6D6D6D6D6DADADADADADADADA",
      INIT_64 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_65 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_66 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_67 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_68 => X"B2B2B29292929292929292B2B2B2B2B2B6B6B6B6B6B6B6B6B2B2B6B6B6B6B6B6",
      INIT_69 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B2B2B2B2B2",
      INIT_6A => X"9292929292929292929296969292929292929296B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_6B => X"9292929292B7B7B7B7B7B7B793929293939393B7B7B393929292929292929292",
      INIT_6C => X"B7B7B7B7B7B7B7B6B6B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7979392979292",
      INIT_6D => X"B6B6B6B6B6B6B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7D7B7B7B7B6B6B7B7B7B7B7",
      INIT_6E => X"B6B6B6B2B2B2B2B2B2B2B2B2B292B2B2B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_6F => X"92929292929292B2B2B2B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B2B2B2B2B6B6",
      INIT_70 => X"8D8D8D8D8D919191919191B1B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2929292",
      INIT_71 => X"8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D",
      INIT_72 => X"B6B6B6B6B6B6B2B2B2B2B2B2B2B2B2B2B6B6B6B6B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_73 => X"8D8D8D8D8D8D919191B2B2B2B2B2B2B2B2B2B2B292B2B2B2B2B6B6B6B6B6B6B6",
      INIT_74 => X"8D8D8D8D9191919292B2B2B2B2B2B2B2B2B2B2B2B6B6B2B2B6B2B2B2B2929191",
      INIT_75 => X"6D6D6D6D6D6D6D6D6D696969696D6D6D6D6D6D6D6D6D6D6D6D6D6D6D8D8D8D8D",
      INIT_76 => X"494949494949494949494949494949494969696969696D6D6D69696969696D6D",
      INIT_77 => X"2424242424242424242424242449494949494949494949494949494949494949",
      INIT_78 => X"6D6D6D696969696D6D6D6D6D6D6D6D6D6D6D6D6D6D8D9292928D6D6D6D694949",
      INIT_79 => X"8D8D8D8D6D6D6D6D6D6D6D6D6D6D6D6D6D69696969696D8D92B2B6B6B6928D6D",
      INIT_7A => X"DADADADADADADADADAD6D6D6D6D6B6B6B6B6B2B2B1B191919191919191918D8D",
      INIT_7B => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_7C => X"D6D6D6D6D6D6D6B6B6B6B6B6B6B6B6B6B6B6D6D6D6D6D6DADADADADADADADADA",
      INIT_7D => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_7E => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_7F => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__26_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__26_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => addra(12),
      I1 => addra(10),
      I2 => addra(11),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__26_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => addrb(14),
      I1 => addrb(12),
      I2 => addrb(13),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__26_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized85\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized85\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized85\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized85\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__3_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__3_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_01 => X"B2B2B2929292929292929292B2B2B2B2B2B2B2B2B2B2B2B2B2B2B6B6B6B6B6B6",
      INIT_02 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B2B2B2B2B2",
      INIT_03 => X"92929292929292929292929292929292929292929296B6B6B6B6B6B6B6B6B6B6",
      INIT_04 => X"9292929292B7B7B7B7B7B7B797929293939393B7B7B793939292929292929292",
      INIT_05 => X"B7B7B7B7B7B7B7B6B6B6B7B7B7B7B7B7B793929293B7B7939397979397979292",
      INIT_06 => X"B6B6B6B6B6B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B6B6B6B7B7B7B7B7",
      INIT_07 => X"B6B6B2B2B2B2B2B2B2B2B2B2B292B2B2B2B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_08 => X"929292929292B2B2B2B6B6B6B6B6B6B6B6B6B6B6B6B2B2B2B2B2B2B2B6B6B6B6",
      INIT_09 => X"8D8D8D8D919191B1B1B1B1B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2929292",
      INIT_0A => X"8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D",
      INIT_0B => X"B6B6B6B6B6B2B2B2B2B2B2B2B2B2B2B6B6B6B6B6B6B6B2B2B2B2B2B2B2B2B2B1",
      INIT_0C => X"91919191919192B2B2B2B2B2B2B2B1B1B2B2B29292B2B2B2B2B6B6B6B6B6B6B6",
      INIT_0D => X"8D8D8D8D8D8D9192B2B2B2B2B2B2B2B2B2B2B2B6B6B6B6B6B6B2B2B2B2929191",
      INIT_0E => X"6D69696D6D6D6D6D69696969696D6D6D6D6D6D6D6D6D6D6D6D6D6D8D8D8D8D8D",
      INIT_0F => X"4949494949494949494949494949494949696969696D6D6D6D6969696969696D",
      INIT_10 => X"2424242424242424242424242449494949494949494949494949494949494949",
      INIT_11 => X"6D6D6D6D6D6D6969696D6D6D6D6D6D6D6D6D696D6D6D929292928D6D6D6D6949",
      INIT_12 => X"91918D8D8D8D8D8D8D6D6D6D6D6D6D6D696969694969696D8D92B2B6B6B69292",
      INIT_13 => X"DADADADADADADAD6D6D6D6D6B6B6B6B6B6B6B2B2B1B191919191919191918D8D",
      INIT_14 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_15 => X"B6B6D6D6D6DAD6D6B6B6B6B6B6B6B6B6B6D6D6D6D6D6D6DADADADADADADADADA",
      INIT_16 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6D6D6D6D6D6D6D6D6D6B6B6",
      INIT_17 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_18 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_19 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_1A => X"B2B29292929292929292929292B2B2B2B2B2B2B2B2B2B2B2B2B2B6B6B6B6B6B6",
      INIT_1B => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B2B2B2B2B2",
      INIT_1C => X"9292929292929292929292929292929292929292929296B6B6B6B6B6B6B6B6B6",
      INIT_1D => X"9292929292B7B7B7B7B7B7B797929293939393B7B7B393939392929292929292",
      INIT_1E => X"B7B7B7B7B7B7B7B6B6B6B7B7B7B7B79392929292929292929293979397B79292",
      INIT_1F => X"B6B6B6B6B6B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B6B6B6B7B7B7B7B7",
      INIT_20 => X"B2B2B2B2B2B2B2B2B2B2B2B2B292B2B2B2B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_21 => X"92929292B2B2B2B2B6B6B6B6B6B6B6B6B6B6B6B6B6B2B292B2B2B6B6B6B6B6B2",
      INIT_22 => X"8D8D8D9191B1B1B1B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B292B2B2929292",
      INIT_23 => X"8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D",
      INIT_24 => X"B6B6B6B6B6B6B2B2B2B2B2B2B2B6B6B6B6D6D6B6B6B6B2B2B2B2B2B2B2B2B291",
      INIT_25 => X"9191919292B2B2B2B2B2B2B2B2B19191B2B2B2B2B2B2B2B2B6B6B6B6B6B6B6B6",
      INIT_26 => X"8D8D8D8D8D919292B2B2B2B2B2B2B2B2B2B2B2B6B6B6B6B6B6B2B2B2B2929191",
      INIT_27 => X"696969696D6D6D6D69696969696D6D6D6D6D6D6D6D6D6D6D6D6D6D8D8D8D8D8D",
      INIT_28 => X"4949494949494949494949494949494949696969696D6D6D6D69696969696969",
      INIT_29 => X"2424242424444424242424244449494949494949494949494949494949494949",
      INIT_2A => X"926D6D6D6D6D6D696969696D6D6D6D6D6D69696D6D6D6D92929292928D6D6D6D",
      INIT_2B => X"8D8D8D8D8D8D8D8D8D8D8D8D6D6D6969696969694949696D6D8D9292B6D6B6B2",
      INIT_2C => X"DADADADADADADAD6D6D6D6B6B6B6B6B6B6B2B2B2B1B1B1919191919191918D8D",
      INIT_2D => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_2E => X"B6B6B6D6DADADADADAD6B6B6B6B6B6B6D6D6D6D6D6D6D6DADADADADADADADADA",
      INIT_2F => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6DADAD6D6D6B6B6B6B6",
      INIT_30 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_31 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_32 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_33 => X"B29292929292929292929292929292929292929292B2B2B2B2B2B6B6B6B6B6B6",
      INIT_34 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B2B2B2B2B2",
      INIT_35 => X"9292929292929292929296969292929292929292929292B6B6B6B6B6B6B6B6B6",
      INIT_36 => X"9292929292B7B7B7B7B7B7B7B792929397939393B7939393939292B292929292",
      INIT_37 => X"B7B7B7B7B7B7B7B6B6B6B6B7B7B2929292929292929292929292939397B79292",
      INIT_38 => X"B6B6B6B6B6B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B6B6B7B7B7B7B7B7",
      INIT_39 => X"B2B2B2B2B2B2B2B2B2B2B29292B2B2B2B2B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_3A => X"929292B2B2B2B2B2B6B6B6B6B6B6B6B6B6B6B6B6B6B2929292B2B6B6B6B6B2B2",
      INIT_3B => X"8D91B1B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2929292B2B29292",
      INIT_3C => X"8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D",
      INIT_3D => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6D6B6B6B6B2B2B2B2B2B2B2B2B291",
      INIT_3E => X"929292B2B2B2B2B2B2B2B2B2B2919191B2B2B2B2B2B2B2B2B6B6B6B6B6B6B6B6",
      INIT_3F => X"91919191919292B2B2B2B2B2B2B2B2B2B2B2B2B6B6B6B6B2B2B2B2B2B2929292",
      INIT_40 => X"69696969696D6D6D6D6969696D6D6D6D6D6D6D6D6D6D6D6D6D8D8D8D8D8D8D91",
      INIT_41 => X"4949494949494949494949494949494969696969696D6D6D6D69696969696969",
      INIT_42 => X"2424242444494844444424444949494949494949494949494949494949494949",
      INIT_43 => X"928D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6949696D6D6D6D6D8D929292926D6D",
      INIT_44 => X"8D6D6D6D6D6D8D8D8D8D8D8D6D6D6D69696969696969696D6D6D6D8E92B6D6B6",
      INIT_45 => X"DADADADADADADADADAD6D6D6B6B6B6B6B6B6B6B2B2B2B2B2B191919191918D8D",
      INIT_46 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_47 => X"B6B6D6DADADADADADADAB6B6B6B6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DA",
      INIT_48 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6D6DAD6D6D6D6D6B6B6B6",
      INIT_49 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_4A => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_4B => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_4C => X"B2B2929292929292929292929292929292929292929292B2B2B2B6B6B6B6B6B6",
      INIT_4D => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B2B6B6B6B6B6B6B6B6B6B6B6B2B2B2B2B2",
      INIT_4E => X"92929292929292929296B6B6B69292929292929292929296B6B6B6B6B6B6B6B6",
      INIT_4F => X"9292929292B7B7B7B7B7B7B7B793939397939393B39393929392B2B7B6929292",
      INIT_50 => X"B7B7B7B7B7B7B7B6B6B696929292929292929292929292929292929292979292",
      INIT_51 => X"B6B6B6B6B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B6B6B7B7B7B7B7B7",
      INIT_52 => X"B2B2B2B2B292B2B2B292929292B2B2B2B2B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_53 => X"9292B2B2B2B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B2B292B2B2B2B2B2B2B2B2",
      INIT_54 => X"B1B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B292929292B2B2B2B2",
      INIT_55 => X"8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D",
      INIT_56 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B2B2B2B2B2B2B2B2B2B2B1",
      INIT_57 => X"B2B2B2B2B2B2B2B2B2B2B2B29292B2B2B2B2B2B2B2B2B6B6B6B6B6B6B6B6B6B6",
      INIT_58 => X"9191919292929292B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_59 => X"69696969696D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D8D8D8D8D8D8D8D8D",
      INIT_5A => X"4949494949494949494949494949494969696969696D6D696969696969696969",
      INIT_5B => X"2424242444494844444444494949494949494949494949494949494949494949",
      INIT_5C => X"B6926D6D6D6D6D6D6D6D6D6D6D6D6D6D69494949696D6D6D6D6D6D8D92929292",
      INIT_5D => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D696969696D6D6D6D92B2B6B6",
      INIT_5E => X"DADADADADADADADADADADAD6D6B6B6B6B6B6B6B2B2B2B2B2B2B2919191918D8D",
      INIT_5F => X"D6DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_60 => X"B6B6D6DADADADADADADAD6B6B6B6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_61 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6D6DAD6D6D6D6D6B6B6B6",
      INIT_62 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_63 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_64 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_65 => X"B292929292929292929292929292929292929292929292B2B2B2B6B6B6B6B6B6",
      INIT_66 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B2B2B2B292",
      INIT_67 => X"9292B6B69692929292B6B6B6B6B6969692929292929292929696B6B6B6B6B6B6",
      INIT_68 => X"9292929292B7B7B7B7B7B7B7B7B7939397939393939393929393B7B7B6929292",
      INIT_69 => X"B7B7B7B7B7B6B6B6B69692929292929292929292929292929292929292979292",
      INIT_6A => X"B6B6B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B6B6B7B7B7B7B6B7B7B7B7B7B7B7",
      INIT_6B => X"B2B2B2B2929292929292929292B2B2B2B6B6B6B6B6B6B6B6B6B6B7B7B7B7B6B6",
      INIT_6C => X"B2B2B2B2B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_6D => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B29292929292B2B2B2",
      INIT_6E => X"8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D91919191",
      INIT_6F => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_70 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B6B6B6B6B6B2B2B2B2B2B6",
      INIT_71 => X"919192929292929191919292B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_72 => X"69696969696D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D8D8D8D8D8D8D8D8D8D",
      INIT_73 => X"4949494949494949494949494949494969696969696969696969696969696969",
      INIT_74 => X"2424242444494844444849494949494949494949494949494949494949494949",
      INIT_75 => X"B692926D6D6D6D6D6D6D6D6D6D6D6D6D69494949696D6D6D6D6D6D6D8D929292",
      INIT_76 => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D696969696D6D6D6D6D9292B6",
      INIT_77 => X"DADADADADADADADADADADADAD6D6D6B6B6B6B6B6B6B2B2B2B2B19191918D8D8D",
      INIT_78 => X"D6DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_79 => X"B6B6D6DADADADADADADAD6B6B6B6B6B6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_7A => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6D6DAD6D6D6D6B6B6B6B6",
      INIT_7B => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_7C => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_7D => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_7E => X"9292929292929292929292929292929292929292929292B2B2B2B6B6B6B6B6B6",
      INIT_7F => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B2B2929292",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__3_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__3_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => addra(10),
      I1 => addra(12),
      I2 => addra(11),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__3_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(14),
      I2 => addrb(13),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized86\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    addra_11_sp_1 : out STD_LOGIC;
    addrb_13_sp_1 : out STD_LOGIC;
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 18 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized86\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized86\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized86\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__4_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__4_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal addra_11_sn_1 : STD_LOGIC;
  signal addrb_13_sn_1 : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  addra_11_sp_1 <= addra_11_sn_1;
  addrb_13_sp_1 <= addrb_13_sn_1;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"9296B6B6969292929296B6B6B6B6969696929292929292929292B6B6B6B6B6B6",
      INIT_01 => X"9292929292B7B7B7B7B7B7B7B7B7B79393939393939393939397B7B7B7969292",
      INIT_02 => X"B6B6B6B696929296B69692929292929292929292929292929292929292979292",
      INIT_03 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B6B6B6B7B7B7B7B7B7B7B7B7B7B7",
      INIT_04 => X"B2B2B292929292929292929292B2B2B2B6B6B6B6B6B6B6B6B6B6B7B7B7B7B7B7",
      INIT_05 => X"B2B2B2B6B6B6B6B6B6B6B6B6B6B6B6B6B6B2B2B2B2B2B2B2B2B2B2B292B2B2B2",
      INIT_06 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B29292929292929292B2",
      INIT_07 => X"B18D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D919191B1B1B2B2",
      INIT_08 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_09 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B6B6B6B6B2B2B2B2B2B6",
      INIT_0A => X"919191919191918D8D8D919192B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_0B => X"69696969696D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D8D8D8D8D8D8D8D8D8D8D",
      INIT_0C => X"4949494949494949496969494949496969696969696969696969696969696969",
      INIT_0D => X"2424242424444444484949494949494949494949494949494949494949494949",
      INIT_0E => X"B6B2928D6D6D6D696D6D6D6D6D6D6D6969696969696D6D6D6969696D6D929292",
      INIT_0F => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6969696D6D6D8D6D6D6D6D92",
      INIT_10 => X"DADADADADADADADADADAFADADAD6D6B6B6B6B6B6B6B6B2B2B2919191918D8D8D",
      INIT_11 => X"D6D6DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_12 => X"B6B6D6DADADADADADADAB6B6B6B6B6B6B6B6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_13 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6DADAD6D6D6D6B6B6B6B6",
      INIT_14 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_15 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_16 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_17 => X"92929292929292929292929292929292929292929292B2B2B2B2B6B6B6B6B6B6",
      INIT_18 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B2B2B2929292",
      INIT_19 => X"929296969692929292969696969696969696929292929292929296B6B292B6B6",
      INIT_1A => X"929292929297B7B7B7B7B7B7B7B7B793939393979793939393B7B7B7B7B69292",
      INIT_1B => X"B6B6B69292929292B6B692929292929292929292929292929292929297B79292",
      INIT_1C => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B6B6B6B7B7B7B7B7B7B7B7B7B7B7",
      INIT_1D => X"B2B29292929292929292B2B2B2B2B2B2B6B6B6B6B6B6B6B6B6B6B7B7B7B7B7B7",
      INIT_1E => X"B2B2B6B6B6B6B6B2B2B6B6B6B6B6B6B6B6B2B2B2B2B2B2B2B2B2B2B2B292B2B2",
      INIT_1F => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2929292929292929292",
      INIT_20 => X"B2918D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D919191B1B1B2B2B2",
      INIT_21 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_22 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B6",
      INIT_23 => X"8D8D8D8D8D8D8D8D8D8D9191B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_24 => X"6D696969696D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D8D8D8D8D8D8D8D8D8D8D",
      INIT_25 => X"494949494949494969696949494949696969696D6D696969696969696969696D",
      INIT_26 => X"2424242424244444484949494949494949494949494949494949494949494949",
      INIT_27 => X"92B6B692916D6D69696D6D6D6D6D6969696969696D6D6D6D6969496D6D8D9292",
      INIT_28 => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6969696D6D6D8D6D6D496D6D",
      INIT_29 => X"DADADADADADADADADADAFADADAD6D6B6B6B6B6B6B6B6B2B2B29191918D8D8D8D",
      INIT_2A => X"D6D6DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_2B => X"B6B6D6DADADADADAD6B6B6B6B6B6B6B6B6B6B6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_2C => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6D6D6D6B6B6B6B6B6B6",
      INIT_2D => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_2E => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_2F => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_30 => X"9292929292929292929292929292B2B292929292B2B2B2B2B2B6B6B6B6B2B2B2",
      INIT_31 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B2B292929292",
      INIT_32 => X"929296969292929292929692929696969692929292929292929296B6B292B2B6",
      INIT_33 => X"929292929297B7B7B7B7B7B7B7B7B79793939397B797939393B7B7B7B7B69292",
      INIT_34 => X"9292929292929292B69692929292929292929292929292929292929297B79292",
      INIT_35 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B6B6B6B7B7B7B7B7B7B7B7B7B7B6",
      INIT_36 => X"B29292929292929292B2B2B2B2B2B2B2B6B6B6B6B6B6B6B6B6B7B7B7B7B7B7B7",
      INIT_37 => X"B2B6B6B6B6B6B2B2B2B2B6B6B6B6B6B6B6B2B2B2B2B2B2B2B2B2B2B2B2B29292",
      INIT_38 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B292929292929292929292929292B2",
      INIT_39 => X"B2918D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D9191919191B1B2B2B2B2",
      INIT_3A => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_3B => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B292919192B2B2B2B2B2B2B2B2B2B6B6B6",
      INIT_3C => X"8D8D8D8D8D8D8D8D8D919192B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_3D => X"6D6969696D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D8D8D8D8D8D8D8D8D8D8D8D",
      INIT_3E => X"494949494949494969696969494969696969696969696969696969696969696D",
      INIT_3F => X"2424242424244444484949494949494949494949494949494949494949494949",
      INIT_40 => X"9192B6B69292926D6949496D6D6D69696D6D696969696D6D6D6D696D6D6D8D92",
      INIT_41 => X"8D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6969696969696D6D6D6D6949696D",
      INIT_42 => X"DADADADADADADADADADADADADAD6B6B6B6B6B6B2B2B2B2B2B2B2919191918D8D",
      INIT_43 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_44 => X"B6B6DAD6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_45 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_46 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_47 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_48 => X"B2B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_49 => X"92929292929292929292929292B2B2B29292929292B2B2B2B2B2B2B2B2B2B2B2",
      INIT_4A => X"B2B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B2B2B29292",
      INIT_4B => X"9696969692929292929292929696969692929292929292929696B6B6B6B6B2B2",
      INIT_4C => X"929292979797B7B7B7B7B7B7B7B7B797979797979793939397B7B7B796929296",
      INIT_4D => X"B692929292929292929292929292929292929292929292929292929293979292",
      INIT_4E => X"B7B6B6B6B6B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B6B6B6B7B7B7B7B7B7B7B6",
      INIT_4F => X"9292929292929292B2B2B2B2B2B292B2B2B2B6B6B6B6B6B6B6B6B7B7B7B7B7B7",
      INIT_50 => X"B6B6B6B6B6B2B2B2B2B2B6B6B6B6B6B6B6B2B29292929292B2B2B2B2B2B2B2B2",
      INIT_51 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B292929292B2B2B2B2929292B2B2B2B2",
      INIT_52 => X"B28D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D91919191918D8D91B1B2B2B2",
      INIT_53 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_54 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2918D8D9192B2B2B2B2B2B2B2B6B6B6B6",
      INIT_55 => X"8D8D8D8D8D8D8D8D919192B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_56 => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D8D8D8D8D8D8D8D8D8D8D",
      INIT_57 => X"4949494949494949494949496969696969696969696969696969696969696969",
      INIT_58 => X"2020242424244444494949494949494949494949494949494949494949494949",
      INIT_59 => X"6D9292B6B6B6928D6D6949696D6D6D6D6D696969696969696D6D6D6D6D6D6D8D",
      INIT_5A => X"8D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6969696969696D6D6D6D6D6969696D",
      INIT_5B => X"DADADADADADADADADADADADAD6D6B6B6B6B6B6B2B2B2B2B2B2B2929191919191",
      INIT_5C => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_5D => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_5E => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_5F => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_60 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_61 => X"B2B2B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_62 => X"B2929292929292929292929292B2B2B292929292929292929292B2B2B2B2B2B2",
      INIT_63 => X"B2B2B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B2B2929292",
      INIT_64 => X"B6B69696929292929292969696969696969292929292929696B6B6B6B6B6B2B2",
      INIT_65 => X"929297979797B7B7B7B7B7B7B7B7B7B7B79797979793939397B7B7B7B6B6B6B6",
      INIT_66 => X"B692929292929292929292929292929292929292929292929292929293979392",
      INIT_67 => X"B7B6B6B6B6B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B6B6B6B6B7B7B7B7B7B7B7B6",
      INIT_68 => X"92929292929292B2B2B2B2B2B29292B2B2B6B6B6B6B6B6B6B6B6B6B6B6B7B7B7",
      INIT_69 => X"B6B6B6B6B6B6B2B2B6B6B6B6B6B6B6B2B2B2B29292929292B2B2B2B2B2B2B292",
      INIT_6A => X"B2B2B2B2B2B2B2B292B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B6",
      INIT_6B => X"B2918D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D919191918D8D8D9191B2B2B2",
      INIT_6C => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_6D => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2918D8D8D9192B2B2B2B2B2B2B2B6B6B6B6",
      INIT_6E => X"8D8D8D8D8D8D8D91919192B2B2B2B2B2B6B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_6F => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D8D8D8D8D8D8D8D8D8D8D",
      INIT_70 => X"4949494949494949494949696969696969696969696969696969696969696969",
      INIT_71 => X"2020202424244444484949494949494949494949494949494949494949494949",
      INIT_72 => X"6D6D9292B6B6B6926D6D4949696D6D6D6D694949496969696D6D6D6D6D6D6D6D",
      INIT_73 => X"8D6D6D6D6D6D6D6969696D6D6D6D6D6D696969496969696D6D6D696969696969",
      INIT_74 => X"DADADADADADADADADAD6D6D6D6D6B6B6B6B6B2B2B2B2B2B2B2B2B29291919191",
      INIT_75 => X"DADADAD6D6D6D6DADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_76 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_77 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_78 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_79 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_7A => X"B2B2B2B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_7B => X"B2929292929292929292929292B2B29292929292929292929292929292929292",
      INIT_7C => X"B2B2B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B292929292",
      INIT_7D => X"B7B7B6969692929292969696969696969696929292929296B6B6B6B6B6B6B2B2",
      INIT_7E => X"97979797979797B7B7B7B7B7B7B7B7B7B79797979793939397B7B7B7B7B6B7B7",
      INIT_7F => X"B692929292929292929292929292929292929292929292929292929292979797",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__4_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__4_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => addra(16),
      I1 => addra(10),
      I2 => addra(15),
      I3 => addra_11_sn_1,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__4_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => addrb(18),
      I1 => addrb(12),
      I2 => addrb(17),
      I3 => addrb_13_sn_1,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__4_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => addra(11),
      I1 => ena,
      I2 => addra(14),
      I3 => addra(13),
      I4 => addra(12),
      O => addra_11_sn_1
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => addrb(13),
      I1 => enb,
      I2 => addrb(16),
      I3 => addrb(15),
      I4 => addrb(14),
      O => addrb_13_sn_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized87\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized87\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized87\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized87\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__52_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__52_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"B7B6B6B6B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B6B6B6B6B7B7B7B7B7B7B7B6",
      INIT_01 => X"92929292929292B2B2B292B2B292B2B2B6B6B6B6B6B6B6B6B6B6B6B6B6B6B7B7",
      INIT_02 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B2B2B2B2B29292B2B2B2B2B2B2B2B2B29292",
      INIT_03 => X"9292B2B2B2B2B29292B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B6B6B6",
      INIT_04 => X"B2B18D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D9191918D8D8D9191B2B2B2",
      INIT_05 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B2B2B2B2B2B2B2B2B2B2B2",
      INIT_06 => X"B2B2B2B2B2B2B2B2B2B2B2B2B292918D8D8D8D9192B2B2B2B2B2B2B2B6B6B6B6",
      INIT_07 => X"8D8D8D8D8D8D8D919192B2B2B2B2B2B6B6B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_08 => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D8D8D8D8D8D8D8D8D8D8D",
      INIT_09 => X"4949494949494949494949696969696969696969696969696969696969696969",
      INIT_0A => X"0020202424244444484949494949494949494949494949494949494949494949",
      INIT_0B => X"496D6D9192B6B6B6926D6D69696D6D6D6D694949496969696D6D6D6D6D6D6D6D",
      INIT_0C => X"918D6D6D6D6D6D696969696D6D6D6D6D6969696969696D6D6D6D696D6D6D6D69",
      INIT_0D => X"DADADADADADADADADAD6D6D6D6D6D6B6B6B6B2B2B2B2B2B2B2B2B29292929292",
      INIT_0E => X"D6D6D6D6D6D6D6D6DADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_0F => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_10 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6BAB6B6B6B6B6B6B6",
      INIT_11 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_12 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_13 => X"B2B2B2B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_14 => X"B2B29292929292929292929292B2B292929292929292929292929292929292B2",
      INIT_15 => X"929292B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B2B2929292",
      INIT_16 => X"B7B7B7B6969696969696B6B6B6B6B6B69696969292969696B6B6B6B6B6B69292",
      INIT_17 => X"9797979797979797B7B7B7B7B7B7B7B7B7B797979793939397B7B7B7B7B7B7B7",
      INIT_18 => X"B692929292929292929292929292929292929292929292929292929292979797",
      INIT_19 => X"B6B6B6B6B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B6B6B6B6B7B7B7B7B7B7B7B7B6",
      INIT_1A => X"929292929292B2B2B2B292929292B2B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B7",
      INIT_1B => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B2B2B2B2929292B2B2B2B2B2B2B2B292929292",
      INIT_1C => X"929292B2B2B2B2B2B2B2B2B2B29292B2B2B2B2B2B2B2B2B2B2B2B2B2B6B6B6B6",
      INIT_1D => X"B2B2918D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D919191918D8D9191919292",
      INIT_1E => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B2B2B2B2B2B2B2B2B2B2B2",
      INIT_1F => X"B2B2B2B2B2B2B2B2B2B29292929291918D8D9192B2B2B2B2B2B2B2B2B2B6B6B6",
      INIT_20 => X"8D8D8D8D8D8D8D919192B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_21 => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D8D8D8D8D8D8D8D8D8D",
      INIT_22 => X"4949494949494949494949496969696969696969696969696969696969696969",
      INIT_23 => X"0000202424244444444949494949494949494949494949494949494949494949",
      INIT_24 => X"4949496D9192B6B6B6926D6D69696D69696969696969696D6D6D6D6D6969696D",
      INIT_25 => X"91918D6D6D6D6D696969696D6D6D6D6D6D696969696D6D6D6D6D696D6D6D6D6D",
      INIT_26 => X"DADADADADAFADADADAD6D6D6D6D6D6D6D6B6B6B6B2B2B2B2B2B2B2B292929292",
      INIT_27 => X"D6D6D6D6D6D6D6D6D6DADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_28 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6D6D6D6D6DADADADADADAD6",
      INIT_29 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6BADABAB6B6B6B6B6B6",
      INIT_2A => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_2B => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_2C => X"B2B2B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_2D => X"B2B2929292929292929292929292B29292929292929292929292B2B2B2B2B2B2",
      INIT_2E => X"929292B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B2929292",
      INIT_2F => X"B7B7B7B7B696969696B6B6B7B7B6B6B6B6969696969696B6B6B6B6B6B6B69292",
      INIT_30 => X"979797B7B7B7979797B7B7B7B7B7B7B7B7B7B7979793939397B7B7B7B7B7B7B7",
      INIT_31 => X"9692929292929292929292929292929292929292929292929292929292979797",
      INIT_32 => X"B6B6B6B6B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B6B6B6B6B7B7B7B7B7B7B7B692",
      INIT_33 => X"9292929292B2B2B6B6B2B2929292B2B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_34 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B2B2B292929292B2B2B2B2B2B2B29292929292",
      INIT_35 => X"929292B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B6B6B6B6",
      INIT_36 => X"B2B2B2918D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D9191919191919191919192",
      INIT_37 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B2B2B2B2B2B2B2B2B2B2B2",
      INIT_38 => X"B2B2B2B2B2B2B2B2B2B2929292929292929292B2B2B2B2B2B6B2B2B2B2B2B2B6",
      INIT_39 => X"8D8D8D8D8D8D91919192B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_3A => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D8D8D8D8D8D8D8D8D",
      INIT_3B => X"4949494949494949494949496969696969696969696969696969696969696969",
      INIT_3C => X"0000002024242444444949494949494949494949494949494949494949494949",
      INIT_3D => X"494949496D6D92B6B6B6926D6D6D694949696D69696D6D6D6D6D6D6D6D696969",
      INIT_3E => X"91918D6D6D6D6D6D6D6969696D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_3F => X"DADADADADAFADADADAD6D6DADADAD6D6D6D6D6B6B6B6B2B2B2B2B29292929292",
      INIT_40 => X"D6D6D6D6D6D6D6D6D6DADADADADADAD6D6DADADADADADADADADADADADADADADA",
      INIT_41 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6D6D6D6DADADADADADADADA",
      INIT_42 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6DADABAB6B6B6B6B6B6",
      INIT_43 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_44 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_45 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_46 => X"B2B29292929292929292929292929292929292929292B2B2B2B2B2B2B2B2B2B6",
      INIT_47 => X"929292B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B2B292B2",
      INIT_48 => X"B7B7B7B7B796969696B6B7B7B7B7B7B6B6B69696969696B6B6B6B6B6B6B69292",
      INIT_49 => X"979797B7B7B797979797B7B7B7B7B7B7B7B7B7B797979397B7B7B7B7B7B7B7B7",
      INIT_4A => X"9692929292929292929292929292929292929292929292929292929292979797",
      INIT_4B => X"B6B6B6B6B6B7B7B7B7B7B7B7B7B7B7B7B7B7B7B692B6B6B7B7B7B7B7B7B79692",
      INIT_4C => X"92929292B2B2B6B6B6B6B2B29292B2B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_4D => X"B6B6B6B6B6B6B6B6B6B6B6B6B2B2B29292929292B2B2B2B2B2B2B29292929292",
      INIT_4E => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B29292929292B2B2B2B2B2B6B6B6B6",
      INIT_4F => X"B2B2B2B2B1B1B1B1B18D8D8D8D8D8D8D918D8D8D919191919191919191919292",
      INIT_50 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B2B2B2B2B2B2B2B2B2B2B2",
      INIT_51 => X"B2B2B2B2B2B2B2B2B2B2929292B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B6",
      INIT_52 => X"8D8D8D8D8D91919192B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_53 => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D8D8D8D8D8D8D8D",
      INIT_54 => X"4949494949494949494949496969696969696969696969696969696969696969",
      INIT_55 => X"0000002024242444444949494949494949494949494949494949494949494949",
      INIT_56 => X"6D494949696D92B6B6B6B6926D6D6D494949696D6D6D6D6D6D6D6D6D6D6D6969",
      INIT_57 => X"91918D8D6D6D6D6D6D6D6969696D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_58 => X"DADADADADAFADADADADADADADADADADADAD6D6D6B6B6B6B2B2B2919191919191",
      INIT_59 => X"DADADAD6D6D6D6DADADADADADADADAD6D6DADADADADADADADADADADADADADADA",
      INIT_5A => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6D6D6DADADADADADADADA",
      INIT_5B => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6DADABAB6B6B6B6B6B6",
      INIT_5C => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_5D => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_5E => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_5F => X"B6B2929292929292929292929292929292929292B2B2B2B2B2B6B6B6B6B6B6B6",
      INIT_60 => X"929296B6B6B6B6B6B6B6B6B6B6B696B6B6B6B6B6B6B6B6B6B6B6B6B6B6B2B2B2",
      INIT_61 => X"B7B7B7B7B796969696B7B7B7B7B7B7B7B6B69696969696B6B6B6B6B6B6B69692",
      INIT_62 => X"929297B7B7B797979797B7B7B7B7B7B7B7B7B7B7B7979797B7B7B7B7B7B7B7B7",
      INIT_63 => X"9292929292929292929292929292929292929292929292929292929292939292",
      INIT_64 => X"B6B6B6B6B6B7B7B7B7B7B7B7B7B7B7B7B7B7B6B692B6B7B7B7B7B7B7B7B79692",
      INIT_65 => X"929292B2B2B2B6B6B6B6B6B29292B2B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_66 => X"B6B6B6B6B6B6B6B6B6B6B2B2B2B2929292929292929292929292929292929292",
      INIT_67 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B29292929292B2B2B2B2B2B2B2B2B2B6",
      INIT_68 => X"B2B2B2B18D8D8D8D8D8D8D8D8D8D8D91B1918D91919191919191919191919292",
      INIT_69 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B2B2B2B2B2B2B2B2B2B2B2",
      INIT_6A => X"B2B2B2B2B2B2B2B2B292929292929292B2B2B2B2B2B2B2B2B2B6B6B2B2B6B6B6",
      INIT_6B => X"8D8D8D8D919191929292B2B2B292929292929292B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_6C => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D8D8D8D8D8D8D",
      INIT_6D => X"4949494949494949494949496969696969696969696969696969696969696969",
      INIT_6E => X"0000000020242424444949494949494949494949494949494949494949494949",
      INIT_6F => X"6D6D494949496D92B6B6B6B2928D6D694949496D6D6D6D6D6D6D6D6D6D6D6969",
      INIT_70 => X"918D8D8D8D6D6D6D6D6D6D6D6D6D6D6D6D6969696D6D6D6D696D6D6949496D6D",
      INIT_71 => X"DADADADADAFADADADADADADADAD6D6D6D6D6D6D6D6B6B6B2B291919191919191",
      INIT_72 => X"DADADADADADADADADADADADADADADADAD6DADADADADADADADADADADADADADADA",
      INIT_73 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6D6D6DADADADADADADADA",
      INIT_74 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6BADAB6B6B6B6B6B6B6",
      INIT_75 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_76 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_77 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_78 => X"B6B2929292929292929292929292929292929292B2B2B2B6B6B6B6B6B6B6B6B6",
      INIT_79 => X"929696B6B6B6B6B6B6B6B6B6B696969696B6B6B6B6B6B6B6B6B6B6B6B6B6B6B2",
      INIT_7A => X"B7B7B7B7B79696969697B7B7B7B7B7B7B696969696969696B6B6B6B6B6B69692",
      INIT_7B => X"92929797B7B7979797B7B7B7B7B7B7B7B7B7B7B7B7B7B797B7B7B7B7B7B7B7B7",
      INIT_7C => X"9292929292929292929292929292929292929292929292929292929292939292",
      INIT_7D => X"B6B6B6B6B6B7B7B7B7B7B7B7B7B7B7B7B7B6B69292B6B7B7B7B7B7B7B7B79692",
      INIT_7E => X"929292B2B2B6B6B6B6B6B6B6B292B2B6B6B6B6B6B696B6B6B6B6B6B6B6B6B6B6",
      INIT_7F => X"B6B6B6B6B6B6B2B2B2B2B2B2B292929292929292929292929292929292929292",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__52_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__52_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__52\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => addra(10),
      I1 => addra(12),
      I2 => addra(11),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__52_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__52\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(14),
      I2 => addrb(13),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__52_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized88\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    addra_11_sp_1 : out STD_LOGIC;
    addrb_13_sp_1 : out STD_LOGIC;
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 18 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized88\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized88\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized88\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__53_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__53_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal addra_11_sn_1 : STD_LOGIC;
  signal addrb_13_sn_1 : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  addra_11_sp_1 <= addra_11_sn_1;
  addrb_13_sp_1 <= addrb_13_sn_1;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B29292929292B2B2B6B6B6B2B2B2B2B2",
      INIT_01 => X"B2B2B28D8D8D8D8D8D8D8D8D8D8D91B1B1B19191919191B1B2B29191919292B2",
      INIT_02 => X"B6B6B6B6B6B6B6B6B6B6B6B6B2B6B6B6B6B6B6B6B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_03 => X"B2B2B2B2B2B2B2B2929292929292929292B2B2B2B2B2B2B2B2B6B6B6B6B6B6B6",
      INIT_04 => X"8D8D8D8D9191919292929292918D8D8D9191929292B2B2B2B2B2B2B2B2B2B2B2",
      INIT_05 => X"696D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D8D8D8D8D",
      INIT_06 => X"4949494949494949494949496969696969696969696969696969696969696969",
      INIT_07 => X"0000000000202424444949494949494949494949494949494949494949494949",
      INIT_08 => X"6D6D6D4949496D8D92B2B6B6B2928D6D694949696D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_09 => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D69696969696D6D6D6D6D6D694949496D",
      INIT_0A => X"DADADADADADADADADADADADAD6D6D6D6D6D6D6D6B6B6B2B2B191919191918D8D",
      INIT_0B => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_0C => X"B6B6B6B6B6B6B6B6B6B6B6B6B6D6B6B6B6B6B6B6B6D6D6D6DADADADADADADADA",
      INIT_0D => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_0E => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_0F => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_10 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_11 => X"B6B292929292929292929292929292929292929292B2B2B2B2B6B6B6B6B6B6B6",
      INIT_12 => X"B6B6B6B6B6B6B6B6B6B6B6B6B696969696B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_13 => X"B7B7B7B7B79796969697B7B7B796B7B79696969696969696B6B6B6B6B6B6B6B6",
      INIT_14 => X"92929297B7B7979797B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_15 => X"9292929292929292929292929292929292929292929292929292929397979292",
      INIT_16 => X"B6B6B6B6B6B7B7B7B7B7B7B7B6B6B7B7B7B6B69292B7B7B7B7B7B7B7B7B79692",
      INIT_17 => X"9292B2B2B2B2B6B6B6B6B6B6B692B2B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_18 => X"B6B6B6B6B6B2B2B2B2B2B2B29292929292929292929292929292929292929292",
      INIT_19 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B29292929292B2B2B6B6B6B6B6B2B2B2B2",
      INIT_1A => X"B2B18D8D8D8D8D8D8D8D8D8D8D8D91B1B1B1B191919191B2B2B29291919292B2",
      INIT_1B => X"B6B6B6B2B6B6B6B6B6B6B6B2B2B2B6B6B6B6B6B6B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_1C => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2929292B2B2B2B2B2B2B2B2B6B6B6B6B6B6B6",
      INIT_1D => X"8D8D8D8D919191919191918D8D8D8D8D8D919292B2B2B2B2B2B6B6B2B2B2B2B2",
      INIT_1E => X"69696D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D8D8D8D",
      INIT_1F => X"4949494949494949696969696969696969696969696969696969696969696969",
      INIT_20 => X"0000000000002424444549494949494949494949494949494949494949494949",
      INIT_21 => X"6D6D6D4949496D6D8D92B2B6B6B2928D6D6949696D6D6D6D6D6D69696D6D6D6D",
      INIT_22 => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D69696969696D6D6D6D6D6D6D69496D6D",
      INIT_23 => X"DADADADADADADADADADADAD6D6B6B6B6B6B6B6B6B6B2B2B191919191918D8D8D",
      INIT_24 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_25 => X"B6B6B6B6B6B6B6B6B6B6D6D6D6D6D6B6B6B6B6B6B6D6D6D6DADADADADADADADA",
      INIT_26 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6BABAB6",
      INIT_27 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_28 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_29 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_2A => X"B6B2929292929292929292929292929292929292929292B2B2B2B6B6B6B6B6B6",
      INIT_2B => X"B6B6B6B6B6B6B6B6B6B6B6B6B696969696B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_2C => X"B7B7B7B7B79796969697B7B7B79696969696969696969696B6B6B6B6B6B6B6B6",
      INIT_2D => X"92929797B7B7979797B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_2E => X"92929292929292929292929292929292929292929292929292929297B7B79792",
      INIT_2F => X"B6B7B7B7B7B7B7B7B7B7B7B7B6B6B6B7B7B6B69292B7B7B7B7B7B7B7B7B79792",
      INIT_30 => X"9292B2B2B2B2B2B2B6B6B6B6B6B2B2B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_31 => X"B6B6B6B6B6B2B2B2B2B292929292929292929292929292929292929292929292",
      INIT_32 => X"B2B2B2B2B2B2B2B292929292B2B2B2B2B29292B2B2B2B6B6B6B6B6B6B6B2B6B6",
      INIT_33 => X"B18D8D8D8D8D8D8D8D8D8D8D8D8DB1B1B2B2B191919191B1B2B2919191919292",
      INIT_34 => X"B6B6B2B2B6B6B6B6B6B6B6B2B2B2B2B6B6B6B6B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_35 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B292B2B2B2B2B2B2B2B2B2B6B6B6B6B6B6B6",
      INIT_36 => X"8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D919292B2B2B2B2B2B6B6B6B6B2B2B2B2",
      INIT_37 => X"69696D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D8D8D8D",
      INIT_38 => X"4949494949494969696969696969696969696969696969696969696969696969",
      INIT_39 => X"0000000000002024444549494949494949494949494949494949494949494949",
      INIT_3A => X"6D6D6D494949696D6D8D92B2B6B6B2928D6D6969696D6D6D6D696969696D6D6D",
      INIT_3B => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D696969696D6D6D6D6D6D6D6D6D6D6D",
      INIT_3C => X"DADADADADADADADAD6D6D6D6D6B6B2B1B1B1B1B2B2B2B1919191919191918D8D",
      INIT_3D => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_3E => X"B6B6B6B6B6B6B6DADADADADADAD6D6D6B6B6B6B6B6D6D6D6DADADADADADADADA",
      INIT_3F => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6BABABA",
      INIT_40 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_41 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_42 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_43 => X"B6B6929292B292929292929292929292929292929292929292B2B6B6B6B6B6B6",
      INIT_44 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6969696B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_45 => X"B7B7B7B7B7979796979797B7B796969696969696969696969696969696B6B6B6",
      INIT_46 => X"9292979797979797B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7979796B7B7",
      INIT_47 => X"929292929292929292929292929292929292929292929292929297B7B7B7B797",
      INIT_48 => X"B7B7B7B7B7B7B7B7B7B7B7B7B6B6B6B7B7B6B69292B7B7B7B7B7B7B7B7B79792",
      INIT_49 => X"9292929292929292B6B6B6B6B6B2B2B2B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_4A => X"B6B6B6B6B2B2B292929292929292929292929292929292929292929292929292",
      INIT_4B => X"9292B2B2B2B292929292929292B2B2B2B2B2B2B2B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_4C => X"8D8D8D8D8D8D8D8D8D8D8D8D8D8DB1B1B2B2B191919191919191919191919192",
      INIT_4D => X"B6B6B2B2B2B6B6B6B6B6B6B2B2B2B2B6B6B6B2B2B2B2B2B2B2B2B2B2B2B2B18D",
      INIT_4E => X"B2B2B2B2B292B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B6B6B6B6B6B6B6",
      INIT_4F => X"8D8D8D8D8D8D8D8D8D8D8D6D6D6D8D8D9292B2B2B2B2B2B6B6B6B6B6B2B2B2B2",
      INIT_50 => X"6969696D6D6D6D6D6D6D6D6D6D6969696D6D6D6D6D6D6D6D6D6D6D6D6D8D8D8D",
      INIT_51 => X"4949494949496969696969696969696969696969696969696969696969696969",
      INIT_52 => X"0000000000002024444449494949494949494949494949494949494949494949",
      INIT_53 => X"6D6D496D6D6D6D6D6D6D9292B6B6B69292926D6D696D6D6D6D696969696D6D6D",
      INIT_54 => X"8D8D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D696D6D6D6D6D6D69696D6D6D6D6D",
      INIT_55 => X"DADADADADADADADAD6D6D6D6B6B6B1B1B1B1B1B1B1919191919191919191918D",
      INIT_56 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_57 => X"B6B6B6B6B6B6B6DADADADADADADAD6D6B6B6B6B6B6D6D6D6DADADADADADADADA",
      INIT_58 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6DADADA",
      INIT_59 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_5A => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_5B => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_5C => X"B6B6B29292B2B2929292929292929292929292929292929292B2B6B6B6B6B6B6",
      INIT_5D => X"B6B6B6B6B6B696969696B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_5E => X"B7B7B7B7B7B79797979797B7B7B6B6B6B6969696969696969696929296B6B6B6",
      INIT_5F => X"97979797979797B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7979797B7B7",
      INIT_60 => X"9292929292929292929292929292929292929292929293929292B7B7B7B7B797",
      INIT_61 => X"B7B7B7B7B7B7B7B7B7B7B7B6B6B6B6B7B7B6B69292B7B7B7B7B7B7B7B7B79797",
      INIT_62 => X"9292929292929292B2B6B6B6B6B2B292929292B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_63 => X"B6B6B6B6B2B2B292929292929292929292929292929292929292929292929292",
      INIT_64 => X"92929292B2B292929292929292B2B2B2B2B2B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_65 => X"8D8D8D8D8D8D8D8D8D8D8D8D8D91B1B1B2B1B191919191919191919191919192",
      INIT_66 => X"B6B6B2B2B2B6B6B6B6B6B6B2B2B2B2B2B6B6B2B2B2B2B2B2B2B2B2B2918D8D8D",
      INIT_67 => X"B2B2B2B2B29292B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B6B6B6B6B6B6B6",
      INIT_68 => X"8D8D8D8D8D8D8D6D6D6D6D6D6D6D8D8D92B2B2B2B2B2B2B6B6B6B6B6B2B2B2B2",
      INIT_69 => X"6969696D6D6D6D6D6D6D6D6D6D69696969696D6D6D6D6D6D6D6D6D6D6D8D8D8D",
      INIT_6A => X"4949494949496969696969696969696969696969696969696969696969696969",
      INIT_6B => X"0000000000002024444449494949494949494949494949494949494949494949",
      INIT_6C => X"6D6D6D6D6D6D6D6D6D6D9292B2B2B2B29292926D6D6D6D6D6D6D696969696D6D",
      INIT_6D => X"918D8D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D69696D6D6D6D6D",
      INIT_6E => X"DADADADADADADADAD6D6D6B6B6B6B1B191919191919191919191919191919191",
      INIT_6F => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_70 => X"D6B6B6B6B6B6B6DADADADADADAD6D6D6B6B6B6B6B6B6D6D6DADADADADADADADA",
      INIT_71 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6DADADA",
      INIT_72 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_73 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_74 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_75 => X"B6B6B2B292B2B29292929292929292929292929292929292B2B2B6B6B6B6B6B6",
      INIT_76 => X"B6B6B6B6B6B696969696B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_77 => X"B7B7B7B7B7B7B797B79797B7B7B7B6B6B6B6B69696969696B6B69292B6B6B6B6",
      INIT_78 => X"9797979797B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_79 => X"9292929292929292929292929292929292929292929393939293B7B7B7B7B7B7",
      INIT_7A => X"B7B7B7B7B7B7B7B7B7B7B7B6B6B6B6B6B6B6969292B7B7B7B7B7B7B7B7B7B797",
      INIT_7B => X"929292929292929292B6B6B6B6B69292929296B6B6B6B6B7B7B6B6B6B6B6B6B6",
      INIT_7C => X"B6B6B6B2B2929292929292929292929292929292B29292929292929292929292",
      INIT_7D => X"91929292B2B29292929292929292B2B2B2B6B6B6B6B6B6B6B2B2B6B6B6B6B6B6",
      INIT_7E => X"8D8D8D8D8D8D8D8D8D8D8D8D8D91B1B1B1B19191919191919191919191919191",
      INIT_7F => X"B6B6B2B2B2B6B6B6B6B6B6B6B2B2B2B6B6B2B2B2B2B2B2B2B29292918D8D8D8D",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__53_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__53_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => addra(16),
      I1 => addra(10),
      I2 => addra(15),
      I3 => addra_11_sn_1,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__53_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => addrb(18),
      I1 => addrb(12),
      I2 => addrb(17),
      I3 => addrb_13_sn_1,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__53_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => addra(11),
      I1 => ena,
      I2 => addra(14),
      I3 => addra(12),
      I4 => addra(13),
      O => addra_11_sn_1
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => addrb(13),
      I1 => enb,
      I2 => addrb(16),
      I3 => addrb(14),
      I4 => addrb(15),
      O => addrb_13_sn_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized89\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized89\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized89\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized89\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__32_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__32_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"B2B2B2B2B29292B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B6B6B6B6B6B2B2",
      INIT_01 => X"8D8D8D8D8D6D6D6D6D6D6D696D6D8D9192B2B2B2B2B2B2B6B6B6B6B6B2B2B2B2",
      INIT_02 => X"6969696D6D6D6D6D6D6D6D6969696969696D6D6D6D6D6D6D6D6D6D6D6D8D8D8D",
      INIT_03 => X"4949494949496969696969696969696969696969696969696969696969696969",
      INIT_04 => X"0000000000002024444449494949494949494949494949494949494949494949",
      INIT_05 => X"6D6D6D6D6D6D6D6D6D6D919292929292B29292926D6D6D6D6D6D6D6D69496969",
      INIT_06 => X"9191918D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D69696D6D6D",
      INIT_07 => X"DADADADADADADADADAD6B6B6B6B6B1B191919191918D8D8D8D8D8D8D8D919191",
      INIT_08 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_09 => X"D6B6B6B6B6B6B6D6B6B6B6D6D6D6D6D6B6B6B6B6B6B6D6D6D6D6DADADADADADA",
      INIT_0A => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6DADAD6B6D6D6DADAD6",
      INIT_0B => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_0C => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_0D => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_0E => X"B6B6B6B2B292929292929292929292B2B2929292929292B2B6B6B6B6B6B6B6B6",
      INIT_0F => X"B6B6B6B6B6B6B6969696B6B6B69696969696B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_10 => X"B7B7B7B7B7B7B7B7B7979696B7B7B7B7B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_11 => X"9792929397B7B7B797B7B7B7B7B7B7B7B7B7B7B7B7B7B79697B7B7B7B7B7B7B7",
      INIT_12 => X"9792929292929292929292929292929292929292929797979797B7B7B7B7B7B7",
      INIT_13 => X"B7B7B7B7B7B7B7B7B7B7B6B6B6B6B6B6B6B6969292B7B7B7B797929697B7B7B7",
      INIT_14 => X"929292929292929292929292969696969696B6B6B6B7B7B7B6B6B6B6B6B6B6B7",
      INIT_15 => X"B2B2B2B2929292929292929292929292929292B2B29292929292929292929292",
      INIT_16 => X"9192929292B2B292929292B2B292B2B2B2B6B6B6B6B6B6B6B2B2B6B6B6B6B6B2",
      INIT_17 => X"8D8D8D8D8D8D8D8D8D9191919191919191919191919191919191919191919191",
      INIT_18 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B2B2B2B2B2B2929291918D8D8D8D",
      INIT_19 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B6B6B6B6B6B2B2B2",
      INIT_1A => X"6D6D6D6D6D6D6D6D6D6D6D696D6D8D92B2B2B2B2B2B2B6B6B6B6B2B2B2B2B2B2",
      INIT_1B => X"6969696D6D6D6969696969696969696D6D6D6D6D6D6D6D6D6D6D6D6D6D8D8D8D",
      INIT_1C => X"4949494949496969696969696969696969696969696969696969696969696969",
      INIT_1D => X"0000000000202424244444494949494949494949494949494949494949494949",
      INIT_1E => X"6D6D6D696969696D6D6D6D929292929292929292926D6D6D6D6D6D6D6D694949",
      INIT_1F => X"91918D8D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D696D6D6D",
      INIT_20 => X"DADADADADADADADAD6B6B6B6B6B6B1B191919191918D8D8D8D8D8D8D8D8D8D8D",
      INIT_21 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_22 => X"D6D6D6B6B6D6B6B6B6B6B6D6D6D6D6D6D6B6B6D6D6D6D6D6DADADADADADADADA",
      INIT_23 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6DADAD6",
      INIT_24 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_25 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_26 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_27 => X"B6B6B6B2B2B2929292929292929292B2B2929292929292B2B6B6B6B6B6B6B6B6",
      INIT_28 => X"B6B6B6B6B6B6B69696B6B6B6B69696969696B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_29 => X"B7B7B7B7B7B7B7B7B7B7B6B6B7B7B7B7B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_2A => X"B7939297B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B79697B7B7B7B7B7B7B7",
      INIT_2B => X"9792929292929292929292929292929292929292929797979797B7B7B7B7B7B7",
      INIT_2C => X"B7B7B7B7B7B7B7B7B7B7B6B6B6B6B6B6B6B6969296B7B7B7B796929297B7B7B7",
      INIT_2D => X"929292929292929292929292929696B6B6B6B6B6B6B7B7B7B6B6B6B6B6B6B6B7",
      INIT_2E => X"B2B2B2B2B292929292929292929292929292B2B2B29292929292929292929292",
      INIT_2F => X"91919292929292929292929292B2B2B2B2B6B6B6B6B6B2B2B6B2B2B2B6B6B2B2",
      INIT_30 => X"8D8D8D8D8D8D8D8D8D919191919191919191918D919191919191919191919191",
      INIT_31 => X"B2B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B2B2B2B2B2B2B291918D8D8D8D8D",
      INIT_32 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B6B6B6B6B2B2B2B2",
      INIT_33 => X"6D6D6D6D6D6D6D6D6D6D6D6D6D8D9192B2B2B6B2B2B2B6B6B6B2B2B2B2B2B2B2",
      INIT_34 => X"6969696969696969696969696969696D6D6D6D6D6D6D6D6D6D6D6D6D6D8D8D8D",
      INIT_35 => X"4949494949496969696969696969696969696969696969696969696969696969",
      INIT_36 => X"0000000000002024244449494949494949494949494949494949494949494949",
      INIT_37 => X"6D6D69494949696D6D6D6D6D8D9292929292929292926D6D6D69696D6D694949",
      INIT_38 => X"8D8D8D8D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D696D6D6D",
      INIT_39 => X"DADADADADADADAD6B6B6B6B6B6B6B5919191918D8D8D8D8D8D8D6D6D6D6D8D8D",
      INIT_3A => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_3B => X"D6D6D6D6D6D6B6B6B6B6B6B6D6D6D6D6D6D6D6D6D6D6DADADADADADADADADADA",
      INIT_3C => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6DADA",
      INIT_3D => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_3E => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_3F => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_40 => X"B6B6B6B6B2B2B2B292929292929292B2B2929292929292B2B6B6B6B6B6B6B6B6",
      INIT_41 => X"B6B6B6B6B6B6B696B6B6B6B6B69696969696B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_42 => X"B7B7B7B7B7B7B7B7B7B7B7B6B7B7B7B7B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_43 => X"B7979297B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B796B7B7B7B7B7B7B7B7",
      INIT_44 => X"9792929292939797929292929292929292929292929797979797B7B7B7B7B7B7",
      INIT_45 => X"B7B7B7B7B7B7B7B7B7B7B6B6B6B6B6B6B6B6B69696B7B7B7B796929297B7B7B7",
      INIT_46 => X"929292929292B29292929292929696B6B6B6B6B6B6B7B7B6B6B6B6B6B6B6B7B7",
      INIT_47 => X"92B2B2B2B29292929292B2B2B2B2929292B2B2B2929292929292929292929292",
      INIT_48 => X"91919191919292929292929292B2B2B2B2B6B6B6B6B2B2B2B6B2B2B2B2B2B2B2",
      INIT_49 => X"8D8D8D8D8D8D8D8D8D8D919191919191918D8D8D8D9191919191919191919191",
      INIT_4A => X"B2B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B2B2B2B2B2B2B2B29191918D8D8D8D",
      INIT_4B => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_4C => X"6D6D6D6D6D6D6D6D6D6D6D6D8D8D9192B2B2B6B6B6B2B2B2B2B2B2B2B2B2B2B2",
      INIT_4D => X"6969696969696969696969696969696D6D6D6D6D6D6D6D6D6D6D6D6D6D6D8D8D",
      INIT_4E => X"4949494949496969696969696969696969696969696969696969696969696969",
      INIT_4F => X"0000000000002024244449494949494949494949494949494949494949494949",
      INIT_50 => X"6D6949494949696D6D6D49696D92929292929292B292926D6D69496D6D694949",
      INIT_51 => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D696D6D6D",
      INIT_52 => X"DADADADADADAD6B6B6D6D6D6B6B6B19191918D8D8D8D8D8D8D8D6D6D6D6D6D6D",
      INIT_53 => X"DADADADADADADADADADADADADADADADAD6DADADADADADADADADADADADADADADA",
      INIT_54 => X"DADAD6D6D6D6B6B6B6B6B6B6D6D6DADADAD6D6DADADADADADADADADADADADADA",
      INIT_55 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6DADA",
      INIT_56 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_57 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_58 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_59 => X"B6B6B6B6B2B2B2B2B2B2929292929292B2929292929292B2B6B6B6B6B6B6B6B6",
      INIT_5A => X"B6B6B6B6B6B6B6B6B6B6B6B6B69696969696B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_5B => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_5C => X"B7979797B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_5D => X"9793929292B7B7B7929292929292929292929292939797B7B79797B7B7B7B7B7",
      INIT_5E => X"B7B7B7B7B7B7B7B7B7B7B6B6B6B6B6B6B6B6B696B6B7B7B7B792929297B7B797",
      INIT_5F => X"929292929292B2B2929292929292B6B6B6B6B6B6B6B7B7B6B6B6B6B6B6B7B7B7",
      INIT_60 => X"92929292B2B292929292B2B2B2B2B2B2B2B2B2B29292929292929292929292B2",
      INIT_61 => X"91919191919192929292929292B2B2B2B6B6B6B6B2B2B2B6B6B2B2B2B2929292",
      INIT_62 => X"8D8D8D8D8D8D8D8D8D8D918D8D8D9191918D8D8D8D8D8D918D91919191919191",
      INIT_63 => X"B2B2B2B6B6B6B6B6B6B6B6B6B6B6B6B6B2B2B2B2B2B2B2B2B2929191918D8D8D",
      INIT_64 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_65 => X"6D6D6D6D6D6D6D6D6D6D8D8D919292B2B2B2B6B6B6B2B2B2B2B2B2B2B2B2B2B2",
      INIT_66 => X"69696969696969696969696969696D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D8D8D",
      INIT_67 => X"4949494949496969696969696969696969696969696969696969696969696969",
      INIT_68 => X"0000000000002024244449494949494949494949494949494949494949494949",
      INIT_69 => X"6D69494949496D6D6D6D49496D6D929292929292929292916D6D696969694949",
      INIT_6A => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D696D6D6D",
      INIT_6B => X"DADADADADADAD6D6D6D6D6D6B6B6B19191918D8D6D6D8D8D8D8D8D6D6D6D6D6D",
      INIT_6C => X"DADADADADADADADADADADADADADADADAD6DADADADADADADADADADADADADADADA",
      INIT_6D => X"DADADADAD6D6B6B6B6B6B6B6D6D6DADADADADADADADADADADADADADADADADADA",
      INIT_6E => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6DADA",
      INIT_6F => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_70 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_71 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_72 => X"B6B6B6B6B6B2B2B2B2B2B2B2929292B2B2B29292929292B6B6B6B6B6B6B6B6B6",
      INIT_73 => X"B6B6B6B6B6B6B6B6B6B6B6B6B69696969696B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_74 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_75 => X"B7B797B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_76 => X"9392929292B7B7B792929292929292929292929297B7B7B7B7B7B7B7B7B7B7B7",
      INIT_77 => X"B7B7B7B7B7B7B7B7B7B7B6B6B6B7B7B6B6B6B6B6B7B7B7B79792929297B7B797",
      INIT_78 => X"B29292929292B6B6929292929292B6B6B6B6B6B6B7B7B6B6B6B6B6B6B7B7B7B7",
      INIT_79 => X"9292929292B2929292B2B2B2B2B2B2B2B2B2B2929292929292929292B2B2B2B2",
      INIT_7A => X"9191919292929292929292B2B2B6B6B6B6B6B6B6B6B2B2B6B6B2B2B2B2929292",
      INIT_7B => X"8D8D8D8D8D8D8D8D8D8D8D8D8D8D9191918D8D8D8D8D8D8D8D8D8D9191919191",
      INIT_7C => X"B2B2B2B2B6B6B6B6B6B6B6B6B6B6B6B2B2B2B2B2B2B2B2B2B2929191918D8D8D",
      INIT_7D => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B6B6B2B2B2B2B2B2B2B2B2B2B2",
      INIT_7E => X"6D6D6D6D6D6D6D6D6D6D8D92B2B2B2B2B2B2B6B6B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_7F => X"696969696969696969696969696D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D8D8D",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__32_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__32_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => addra(10),
      I1 => addra(12),
      I2 => addra(11),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__32_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(14),
      I2 => addrb(13),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__32_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized9\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized9\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized9\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized9\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__112_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__112_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6FAFAFAFAD6D6D6D6D6D6D6D5D5",
      INIT_01 => X"FAFAF6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6D6D6D6D6D6D6D6F6F6F6F6",
      INIT_02 => X"FAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_03 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_04 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_05 => X"D5D6D6F6F6F6D6D6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_06 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6F6F6F6F6F6F6F6F6F6D6D5D5D5D5D5",
      INIT_07 => X"FAFAFAFAF6F6F6F6F6D6D6D6D6D6D6D6D6D6D6FAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_08 => X"D6D6D6F6F6F6F6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_09 => X"FAFAFAFAFAFAFAFAFAFAF6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_0A => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6FAFA",
      INIT_0B => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_0C => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_0D => X"FAFAFAD6D6D6D6D6D6D6D6DADAD6D6D6D6D6D6D6D6D6D6FAD6D6D6D6D6D6D6D6",
      INIT_0E => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6FAFAFAFAFAFAFAFA",
      INIT_0F => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_10 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D7D7",
      INIT_11 => X"D2D2D2D2D6D6D6D6D6D6D2D2D2D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_12 => X"B2B2D2D2D2D2B2B2D2D2D2D2D2D2D2D2D2B2B2B2B2B2D2D2D2D2D2D2D2D2D2D2",
      INIT_13 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2D2D2B2B2B2B2B2AEB2B2B2B2B2B2B2B2",
      INIT_14 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAD6D6D6D6D6D6FAFA",
      INIT_15 => X"FAFADADAD6D6D6D6DADAFAFAFAFAFAFAFAFAFADADADADAFAFAFAFAFAFAFAFAFA",
      INIT_16 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_17 => X"D5D5D5D5D5D5D5D5D5D5D5D6D5D5D5D5D5D5D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_18 => X"D5D5D5D5D5D5B5B5D5D5D5D5D5D5D5D5D5D6D6D5D5D5D5D5D5D5D5D5D5D5D5D5",
      INIT_19 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6FAFAFADAD6D6D6D6D6D6D5D5",
      INIT_1A => X"FAFAFAF6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6D6D6D6D6D6D6F6F6F6F6F6",
      INIT_1B => X"FAFAFAFAFAFAFAFAFAFAFAFAFAF6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_1C => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_1D => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_1E => X"D5D5D6D6D6D6D6D6FAFAFAFAFAFAF6F6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_1F => X"FAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6F6F6F6F6F6F6F6F6F6D6D5D5D5D5D5",
      INIT_20 => X"FAFAFAFAF6F6F6FAFAF6D6D6D6D6D6D6D6D6D6FAFAFAFAF6FAFAFAFAFAFAFAFA",
      INIT_21 => X"D6D6D6F6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_22 => X"FAFAFAFAFAFAFAFAFAFAF6F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_23 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6FAFAFAFA",
      INIT_24 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_25 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6FAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_26 => X"FAFAFAF6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6FAD6D6D6D6D6D6D6D6",
      INIT_27 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6FAFAFAFAFAFAFA",
      INIT_28 => X"D7D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_29 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D7D7D7",
      INIT_2A => X"D2D2D2D2D6D6D6D6D6D6D2D2D2D6D6D6D6D6D6D6D6D6D6D6D6D6D2D6D6D6D6D6",
      INIT_2B => X"B2B2D2D2D2D2B2B2D2D2D2D2D2D2D2D2D2B2B2B2B2B2D2D2D2D2D2D2D2D2D2D2",
      INIT_2C => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2B2B2B2B2B2AEAEB2B2B2B2B2B2B2B2",
      INIT_2D => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAD6D6D6D6D6D6FAFA",
      INIT_2E => X"FAFAFADAD6D6D6DADAFAFAFAFAFAFAFAFAFAFADADADADAFAFAFAFAFAFAFAFAFA",
      INIT_2F => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6F6F6FAFAD6D6D6D6",
      INIT_30 => X"D5D5D5D5D5D5D5D5D5D5D6D6D6D5D5D5D5D5D5D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_31 => X"D5D5D5B5B5D5B5B5B5B5B5D5D5D5D5D5D5D5D6D5D5D5D5D5D5D5D5D5D5D5D5D5",
      INIT_32 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6FAFAF6D6D6D6D6D6D6D5D5D5",
      INIT_33 => X"FAFAFAF6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6D6D6D6D6D6F6F6F6F6F6F6",
      INIT_34 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAF6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_35 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_36 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_37 => X"D5D5D5D5D5D5D6D6F6FAFAFAFAF6D6D6D6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_38 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6F6F6F6F6D6D6F6F6F6D6D5D5D5D5D5",
      INIT_39 => X"FAFAFAFAF6F6FAFAFAFAFAF6D6D6D6D6D6D6D6FAFAF6D6D6FAFAFAFAFAFAFAFA",
      INIT_3A => X"D6D6D6D6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_3B => X"FAFAFAFAFAFAFAFAFAF6F6F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_3C => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6FAFAFA",
      INIT_3D => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_3E => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6FAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_3F => X"FAFAFAFAF6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6FAD6D6D6D6D6D6D6D6",
      INIT_40 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6FAFAFAFAFAFA",
      INIT_41 => X"D7D6D6D6D6D6D6D6D6D6D6D6D6D2D2D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_42 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D7D7D7",
      INIT_43 => X"D2D2D2D2D2D6D6D6D6D2D2D2D2D6D6D6D6D6D6D6D2D2D2D2D2D2D2D2D2D2D2D6",
      INIT_44 => X"B2B2B2B2B2B2B2B2B2D2D2D2D2D2D2D2D2B2B2B2B2B2D2D2D2D2D2D2D2D2D2D2",
      INIT_45 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2B2B2B2B2AEADADAEAEB2B2B2B2B2D2",
      INIT_46 => X"DADADADADADAFAFAFAFAFAFAFADADADADADAFAFAFAFAFAFAD6D6D6D6D6D6DAFA",
      INIT_47 => X"FAFAFADADADADADAFAFAFAFAFAFAFAFAFAFAFAFADADADAFAFAFAFAFAFADADADA",
      INIT_48 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6FAFAFAFAFAFAD6D6D6",
      INIT_49 => X"D5D5D5D5D5D5D5D5D5D6D6D6D6D5D5D5D5D5D5D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_4A => X"D5D5B5B5B5B5B5B5B5B5B5B5B5B5B5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5",
      INIT_4B => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6D6D6D6D6D6D6D5D5D5D5",
      INIT_4C => X"FAFAFAFAFAF6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6D6D6D6D6F6F6F6F6F6F6F6",
      INIT_4D => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_4E => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_4F => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_50 => X"D5D5D5D5D5D5D5D6F6FAFAFAFAF6D6D6D6D6F6FAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_51 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6F6F6F6F6D6D6D6F6F6D6D5D5D5D5D5",
      INIT_52 => X"FAFAFAFAFAFAFAFAFAFAFAFAF6F6F6D6D6D6D6F6F6F6D6D6F6FAFAFAFAFAFAFA",
      INIT_53 => X"D6D6D6D6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_54 => X"FAFAFAFAFAFAFAFAFAFAF6F6F6F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_55 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6FAFA",
      INIT_56 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_57 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6FAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_58 => X"FAFAFAFAFAFAF6D6D6D6D6D6D6D6D6D6DADADAD6D6D6FAFAFAD6D6D6D6D6D6D6",
      INIT_59 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6FAFAFAFAFAFA",
      INIT_5A => X"D7D6D6D6D6D6D6D6D6D6D6D6D6D2D2D2D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_5B => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D7D7D7",
      INIT_5C => X"D2D2D2D2D2D6D6D6D2D2D2D2D6D6D6D6D6D6D6D6D6D6D2D2D2D2D2D2D2D2D6D6",
      INIT_5D => X"B2B2B2B2B2B2B2B2B2B2D2D2D2D2D2D2B2B2B2B2B2B2D2D2D2D2D2D2D2D2D2D2",
      INIT_5E => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2D2B2B2B2ADADADADADADADAEAEB2B2B2",
      INIT_5F => X"D6D6D6DADADAFAFAFAFAFADADAD6D6D6D6D6D6DADADAFADAD6D6D6D6D6D6D6DA",
      INIT_60 => X"FAFAFADADADADAFAFAFAFAFAFAFAFAFAFAFAFAFADADADAFAFAFAFAFADADADAD6",
      INIT_61 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6FAFAFAFAFAFAFAD6D6D6",
      INIT_62 => X"D5D5D5D5D5D5D5D5D6D6D6D6D6D5D5D5D5D5D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_63 => X"D5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5D5D5D5D6D6D6D5D5D5D5D5D5D5D5D5D5",
      INIT_64 => X"F6F6F6F6F6F6FAFAFAFAFAF6F6F6F6F6F6F6F6F6F6F6D6D6D6D6D6D5D5B5D5D5",
      INIT_65 => X"FAFAFAFAFAFAF6F6F6F6F6F6F6F6F6F6F6F6F6F6F6D6D6D6F6F6F6F6F6F6F6F6",
      INIT_66 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_67 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_68 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_69 => X"D5D5D5D5D5D5D5D6F6FAFAFAF6D6D6D6D6D6D6FAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_6A => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6F6F6D6D6D6D6F6F6F6D5D5D5D5D5",
      INIT_6B => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6D6D6F6F6D6D6D6F6F6FAFAFAFAFAFA",
      INIT_6C => X"D6D6D6D6F6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_6D => X"F6FAFAFAFAFAFAFAFAFAF6F6F6F6F6F6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_6E => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6F6F6F6F6F6",
      INIT_6F => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_70 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6F6F6D6D6FAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_71 => X"FAFAFAFAFAFAFAFAF6D6D6D6D6D6D6DADAFAFADAD6D6FAFAFAD6D6D6D6D6D6D6",
      INIT_72 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6F6FAFAFAFAFA",
      INIT_73 => X"D7D6D6D6D6D6D6D6D6D6D6D6D6D6D2D2D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_74 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D7D7",
      INIT_75 => X"D2D2D2D2D6D6D6D6D2D2D2D2D6D6D6D6D6D2D2D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_76 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2D2B2B2B2D2D2D2D2",
      INIT_77 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D2D2B2B2ADADADAD8D8DADADADADAEAEB2",
      INIT_78 => X"D6D6D6D6DADAFAFAFAFADADAD6D6D6D6D6D6D6D6DADADAD6D6D6D6D6D6D6D6D6",
      INIT_79 => X"FAFAFADADADADAFAFAFAFAFAFAFAFAFAFAFAFAFADADADADAFAFADADADAD6D6D6",
      INIT_7A => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6FAFAFAFAFAFAFAFAD6D6D6",
      INIT_7B => X"D5D5D5D5D5D5D5D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_7C => X"D5D5B5B5B5B5B5B5B5B5B5B5B5B5B5B5D5D5D5D5D6D6D5D5D5D5D5D5D5D5D5D5",
      INIT_7D => X"F6F6F6F6F6F6FAFAFAFAFAFAF6F6F6F6F6F6F6F6F6F6D6D6D6D6D6D6D5D5D5D5",
      INIT_7E => X"FAFAFAFAFAFAFAF6F6F6F6F6F6F6F6F6F6F6F6F6F6D6D6F6F6F6F6F6F6F6F6F6",
      INIT_7F => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__112_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__112_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__112\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => addra(12),
      I1 => addra(10),
      I2 => addra(11),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__112_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__112\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => addrb(14),
      I1 => addrb(12),
      I2 => addrb(13),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__112_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized90\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    addra_11_sp_1 : out STD_LOGIC;
    addrb_13_sp_1 : out STD_LOGIC;
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 18 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized90\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized90\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized90\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__33_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__33_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal addra_11_sn_1 : STD_LOGIC;
  signal addrb_13_sn_1 : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  addra_11_sp_1 <= addra_11_sn_1;
  addrb_13_sp_1 <= addrb_13_sn_1;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"6969494949496969696969696969696969696969696969696969696969696969",
      INIT_01 => X"0000000000202024444949496969494949494949494949494949494949496969",
      INIT_02 => X"6D6D694949496D6D6D6D4949496D6D9292929292929292928D6D6D4949496969",
      INIT_03 => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D696D6D6D",
      INIT_04 => X"DADADADADADADADADADAD6B6B6B6B19191918D8D6D8D8D8D91918D8D6D6D6D6D",
      INIT_05 => X"DADADADADADADADADADADADADADADADAD6DADADADADADADADADADADADADADADA",
      INIT_06 => X"DADADADAD6D6B6B6B6B6B6B6D6DADADADADADADADADADADADADADADADADADADA",
      INIT_07 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6DADA",
      INIT_08 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_09 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_0A => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_0B => X"B6B6B6B6B6B6B6B6B6B2B2B2B292B2B2B2B292929292B2B6B6B6B6B6B6B6B6B6",
      INIT_0C => X"B6B6B6B6B6B6B6B6B6B6B6B6B69696969696B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_0D => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_0E => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_0F => X"929292929297B79792929292929292929292929397B7B7B7B7B7B7B7B7B7B7B7",
      INIT_10 => X"B7B7B7B7B7B7B7B7B7B7B6B7B7B7B7B7B6B6B6B6B7B7B7B79692929296979797",
      INIT_11 => X"B6B6929292B6B6B6B29292929292B6B6B6B6B7B7B7B7B6B6B6B6B6B6B7B7B7B7",
      INIT_12 => X"929292929292929292B2B2B2B2B2B2B2B2B2B2929292929292B2B2B2B2B2B6B6",
      INIT_13 => X"91929292929292929292B2B2B6B6B6B6B6B6B6B6B6B6B6B6B6B2B2B292929292",
      INIT_14 => X"8D8D8D8D8D8D8D8D91918D8D8D8D8D91918D8D8D8D8D8D8D8D8D8D8D91919191",
      INIT_15 => X"B2B2B2B2B2B6B6B6B6B6B6B6B6B2B2B2B2B2B2B2B2B2B2B2B2929191918D8D8D",
      INIT_16 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B6B6B6B6B2B2B2B2B2B2B2B2B2B2",
      INIT_17 => X"6D6D6D6D6D6D6D6D6D8D91B2B6B6B6B2B2B2B2B2B2B2929292B2B2B2B2B2B2B2",
      INIT_18 => X"6969696969696969696969696D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_19 => X"6969696949496969696969696969696969696969696969696969696969696969",
      INIT_1A => X"0000000020202424444949696969494949494949494949494949494949496969",
      INIT_1B => X"6D69494949696D6D6D69696969696D8D9292929292929292928D6D6D6949696D",
      INIT_1C => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D696D6D6D",
      INIT_1D => X"DADADADADADADADADADAD6B6B6B1B1919191918D8D8D8D8D9191918D8D6D6D6D",
      INIT_1E => X"DADADADADADADADADADADADADADADADAD6DADADADADADADADADADADADADADADA",
      INIT_1F => X"DADADADAD6D6B6B6B6B6B6D6D6D6DADADADADADADADADADADADADADADADADADA",
      INIT_20 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6DADADA",
      INIT_21 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_22 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_23 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_24 => X"B6B6B6B6B6B6B6B6B6B6B2B2B2B2B2B2B2B2B2929292B2B6B6B6B6B6B6B6B6B6",
      INIT_25 => X"B6B6B6B6B6B6B6B6B6B6B6B6B69696969696B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_26 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_27 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_28 => X"929292929292929292929292929292929292929797B7B7B7B7B7B7B7B7B7B7B7",
      INIT_29 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B6B6B7B7B7B7B79696929296979797",
      INIT_2A => X"B6B69292929292B6B69692929292B6B6B6B7B7B7B7B7B6B6B6B6B6B6B7B7B7B7",
      INIT_2B => X"929292929292929292B2B2B2B292929292929292929292929292B2B2B2B2B6B6",
      INIT_2C => X"9292B2B2B2B2929292B2B2B6B6B6B6B6B6B6B6B6B6B6B6B2B2B2B2B292929292",
      INIT_2D => X"8D8D8D8D8D8D919191918D8D8D8D9191918D8D8D8D8D8D8D8D8D8D8D91919192",
      INIT_2E => X"B2B2B2B2B2B2B6B6B6B6B6B6B2B2B2B2B2B2B2B2B2B2B2929291919191918D8D",
      INIT_2F => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B6B6B6B2B2B2B2B2B2B2B2B2B2",
      INIT_30 => X"6D6D6D6D6D8D8D8D8D8D92B2B6B6B6B2B29292929291919192B2B2B2B2B2B2B2",
      INIT_31 => X"69696969696969696969696D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_32 => X"696969696969696969696969696969696969696969696D696969696969696969",
      INIT_33 => X"0000002024242444494969696969494949494949494949494949494949696969",
      INIT_34 => X"694949494969696969696D6D69496D6D929292928D92929292928D6D6D696D6D",
      INIT_35 => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D696D69",
      INIT_36 => X"DADADADADADADADADADAD6B6B6B1B191919191919191919191918D8D8D6D6D6D",
      INIT_37 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADAFAFAFADADA",
      INIT_38 => X"DADADADADAD6D6B6B6B6B6D6D6D6DADADADADADADADADADADADADADADADADADA",
      INIT_39 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6DADADA",
      INIT_3A => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_3B => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_3C => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_3D => X"B6B6B6B6B6B6B6B6B6B6B2B2B2B2B2B6B6B2B2929292B6B6B6B6B6B6B6B6B6B6",
      INIT_3E => X"B6B6B6B6B6B6B6B6B6B6B6B6B69696969696B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_3F => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_40 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_41 => X"9292929292929292929292929292929292929297B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_42 => X"B7B7B7B7B7B7B6B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B79696929297979797",
      INIT_43 => X"B6B6B29292929296B6B696929292B6B6B7B7B7B7B7B6B6B6B6B6B6B7B7B7B7B7",
      INIT_44 => X"929292929292929292B2B2B2B292929292929292929292929292B2B2B2B6B6B6",
      INIT_45 => X"B2B2B2B2B2B2B2B2B2B2B6B6B6B6B6B6B6B6B6B6B6B6B6B2B2B2B29292929292",
      INIT_46 => X"8D8D8D8D9191919191918D8D8D8D8D9191918D8D8D8D8D8D8D8D8D9191919292",
      INIT_47 => X"B2B2B2B2B2B2B2B2B6B6B6B6B2B2B2B2B2B2B2B2B2B292929291919191918D8D",
      INIT_48 => X"B2B2B2B2B2B2B2B2B2B2B2B2B6B2B2B2B2B2B2B6B6B6B2B2B2B2B2B2B2B2B2B2",
      INIT_49 => X"6D6D6D6D8D8D8D8D8D9192B2B6B6B6B292919191919191919292B2B2B2B2B2B2",
      INIT_4A => X"69696969696969696969696D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_4B => X"6D69696969696969696969696969696969696969696D6D696969696969696969",
      INIT_4C => X"0020202424244444494969696969494949494949494949494949494969696969",
      INIT_4D => X"4949494949694949496D6D6D6D49496D6D92928D8D6D8D929292928D6D6D6D6D",
      INIT_4E => X"6D6D6D6D6D6D6D6D6D6D6D8D6D6D6D6D6D6D6D6D6D696D6D6D6D6D6D6D696969",
      INIT_4F => X"DADADADADADADADADADAD6B6B6B1B1B1B1B1B1B2B2B29191918D8D8D6D6D6D6D",
      INIT_50 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADAFAFAFAFADA",
      INIT_51 => X"DADADADADAD6D6D6B6B6B6D6D6D6DADADADADADADADADADADADADADADADADADA",
      INIT_52 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6B6B6B6B6B6D6DADADA",
      INIT_53 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_54 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_55 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_56 => X"B6B6B6B6B6B6B6B6B6B6B6B2B2B2B6B6B6B6B2B2B2B2B6B6B6B6B6B6B6B6B6B6",
      INIT_57 => X"B6B6B6B6B6B6B6B6B6B6B6B6B69696969696B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_58 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_59 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_5A => X"9292929292929292929292929292929292929397B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_5B => X"B7B7B7B7B7B7B6B6B6B6B7B7B7B7B7B7B7B7B7B7B7B7B7B69696969697979793",
      INIT_5C => X"B6B6929292929296B6B6B6969296B6B6B7B7B7B7B6B6B6B7B6B6B6B7B7B7B7B7",
      INIT_5D => X"92929292929292929292B2929292929292929292929292929292B2B2B2B6B6B6",
      INIT_5E => X"B2B2B2B2B2B2B2B6B6B6B6B6B6B6B2B6B6B6B6B6B6B6B2B29292929292929292",
      INIT_5F => X"8D9191919191919191918D8D8D8D8D9191918D9191918D8D8D8D8D9191929292",
      INIT_60 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B292929291919191918D8D",
      INIT_61 => X"B2B2B2B2B2B2B2B2B2B2B2B6B6B2B2B2B2B2B2B2B6B2B2B6B6B2B2B2B2B2B2B2",
      INIT_62 => X"8D8D6D8D8D919191919292B2B6B6B292918D8D8D8D8D919192929292B2B2B2B2",
      INIT_63 => X"69696969696969696969696D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_64 => X"6D69696969696969696969696969696969696969696D6D696969696969696969",
      INIT_65 => X"2020202424444849496969696969694949494949696969696969696969696969",
      INIT_66 => X"49494949696D6949496D6D6D6D6969696D6D8D92928D6D8D929292928D6D6D6D",
      INIT_67 => X"6D6D6D6D6D6D6D6D6D6D8D8D6D6D6D6D6D6D6D6D6D6D696D6D6D6D6D6D696969",
      INIT_68 => X"DADADADADADADADADADAD6B6B6B2B2B2B2B2B1B2B2B29191918D8D8D6D6D6D6D",
      INIT_69 => X"DADADADADADADADADADADADADADADADADADADADADADADADADAFAFAFAFAFAFAFA",
      INIT_6A => X"DADADADADAD6D6D6D6D6D6D6D6D6DADADADADADADADADADADADADADADADADADA",
      INIT_6B => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6DADA",
      INIT_6C => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_6D => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_6E => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_6F => X"B6B6B6B6B6B6B6B6B6B6B6B2B2B6B6B6B6B6B6B2B2B2B6B6B6B6B6B6B6B6B6B6",
      INIT_70 => X"B6B6B6B6B6B6B6B6B6B6B6B6B69696969696B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_71 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_72 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_73 => X"93939393929292929292929696929292929297B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_74 => X"B7B7B7B7B7B7B7B6B6B6B7B7B7B7B7B7B7B7B7B7B7B7B7B69696979797979797",
      INIT_75 => X"B6B6929292929292B6B6B6969696B6B6B7B7B7B7B6B6B7B7B7B7B7B7B7B7B7B7",
      INIT_76 => X"92929292929292929292B2929292929292929292929292929292B2B2B2B2B6B6",
      INIT_77 => X"B2B2B2B2B2B2B6B6B6B6B6B6B6B2B2B6B6B6B6B6B6B2B2929292929292929292",
      INIT_78 => X"9191919191919191918D8D8D8D8D8D91918D8D8D8D8D8D8D8D919192B2B29292",
      INIT_79 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2929291919191919191",
      INIT_7A => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B6B6B6B6B6B6B6B2B2B2",
      INIT_7B => X"8D8D8D8D8D919192929292B2B29292918D8D6D6D8D8D8D9192929292B2B2B2B2",
      INIT_7C => X"6969696969696969696969696D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D8D8D8D6D",
      INIT_7D => X"696969696969696969696969696969696969696969696D696969696969696969",
      INIT_7E => X"2424242444484949496969696969696969694969696969696969696969696969",
      INIT_7F => X"494949696D6D6D69696D6D6D6D6D69696D6D8D92928D6D6D8D92929292926D6D",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__33_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__33_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => addra(16),
      I1 => addra(10),
      I2 => addra(15),
      I3 => addra_11_sn_1,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__33_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => addrb(18),
      I1 => addrb(12),
      I2 => addrb(17),
      I3 => addrb_13_sn_1,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__33_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => addra(11),
      I1 => ena,
      I2 => addra(14),
      I3 => addra(12),
      I4 => addra(13),
      O => addra_11_sn_1
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => addrb(13),
      I1 => enb,
      I2 => addrb(16),
      I3 => addrb(14),
      I4 => addrb(15),
      O => addrb_13_sn_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized91\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized91\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized91\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized91\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__58_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__58_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"6D6D6D6D6D696D6D6D6D8D8D6D6D6D6D6969696D6D6D69696D6D6D6D6D696969",
      INIT_01 => X"FAFAFAFADADADADADAD6D6B6B6B6B6B6B6B6B2B2B2B19191918D8D6D6D6D6D6D",
      INIT_02 => X"DADADADADADADADADADADADADADADADADADADADADADADADADAFAFAFAFAFAFAFA",
      INIT_03 => X"DADADADADAD6D6D6D6D6D6D6D6D6DADADADADADADADADADADADADADADADADADA",
      INIT_04 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6",
      INIT_05 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_06 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_07 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_08 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B2B2B2B6B6B6B6B6B6B6B6B6B6",
      INIT_09 => X"B6B6B6B6B6B6B6B6B6B6B6B6B69696969696B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_0A => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_0B => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_0C => X"9797B7B7B79792929292929696929292929296B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_0D => X"B7B7B7B7B7B7B7B6B6B6B7B7B7B7B7B7B7B7B7B7B7B7B7B697B7B7B797979797",
      INIT_0E => X"B692929292929292B6B6B6B6B6B6B6B6B7B7B7B6B6B6B7B7B7B7B7B7B7B7B7B7",
      INIT_0F => X"92929292929292929292B2929292929292929292929292929292929292B2B6B6",
      INIT_10 => X"B2B2B2B2B2B6B6B6B6B6B6B2B2B2B2B6B6B6B6B6B2B292929292929292929292",
      INIT_11 => X"91919191919191918D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D919192B2B2B2B292",
      INIT_12 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B29292919191919191",
      INIT_13 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B6B6B6B6B6B6B6B2B2B2",
      INIT_14 => X"8D8D8D8D8D91919292929292918D8D8D8D6D6D6D6D8D8D9191929192B2B2B2B2",
      INIT_15 => X"696969696969696969696969696D6D6D6D6D6D6D6D6D6D6D6D6D6D8D8D8D8D8D",
      INIT_16 => X"6969494949696969696969696969696969696969696969696969696969696969",
      INIT_17 => X"2424244448494949696969696969696969694949696969696969696969696969",
      INIT_18 => X"6969696D6D6D6D6D6D6D69696D6D6D69696D929292926D6D6D8D92929292928D",
      INIT_19 => X"6D6D6D6D6D696D6D6D6D6D8D6D6D6D6969696D6D6D6D6D69696D6D6D6D696969",
      INIT_1A => X"FAFAFADADADADADADAD6D6D6B6D6D6D6B6B6B2B19191919191918D6D6D6D6D6D",
      INIT_1B => X"DADADADADADADADADADADADADADADADADADADADADADADADADAFAFAFAFAFAFAFA",
      INIT_1C => X"D6DADADADAD6D6D6D6D6D6D6D6D6DADADADADADADADADADADADADADADADADADA",
      INIT_1D => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6",
      INIT_1E => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_1F => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_20 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_21 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B2B6B6B6B6B6B6B6B6B6B6B6",
      INIT_22 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6969696969696B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_23 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_24 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_25 => X"B7B7B7B7B7B7B7979696969696929292929297B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_26 => X"B7B7B7B7B7B7B7B6B6B6B6B6B6B7B7B7B7B7B7B7B7B7B7B6B7B7B7B7B7979797",
      INIT_27 => X"9692929292929292B6B6B6B6B6B6B6B7B7B7B7B6B6B6B7B7B7B7B7B7B7B7B7B7",
      INIT_28 => X"9292929292B292929292B292929292929292929292929292929292929292B2B6",
      INIT_29 => X"B2B2B2B6B6B6B6B6B6B2B2B2B2B2B6B6B6B6B6B6B29292929292929292929292",
      INIT_2A => X"919191919191918D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D9192B2B2B2B2B292",
      INIT_2B => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2929191919191",
      INIT_2C => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B6B6B6B6B6B6B6B2B2B2",
      INIT_2D => X"8D8D8D8D8D919192B2B292928D6D6D6D6D6D6D6D6D8D8D919191919292B2B2B2",
      INIT_2E => X"6D696969696969696969696969696D6D6D6D6D6D6D6D6D6D6D6D6D8D8D8D8D8D",
      INIT_2F => X"4949494949696969696969696969696969696969696969696969696969696969",
      INIT_30 => X"4444444849494949496969696969696969494949496969696969694969696969",
      INIT_31 => X"69696D6D6D6D6D6D6D696969696D6D696D6D8D8D92928D6D6D6D8D929292928E",
      INIT_32 => X"6D6D6D6D6D6D6D6D6D6D8D8D6D6D6D6969696D6D6D6D696969696D6D6D6D6969",
      INIT_33 => X"FAFAFADADADADADADADAD6D6D6D6D6D6B6B6B2918D8D8D91918D8D8D6D6D6D6D",
      INIT_34 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADAFAFAFAFAFAFA",
      INIT_35 => X"DADADADADAD6D6D6D6D6D6D6D6D6D6DADADADADADADADADADADADADADADADADA",
      INIT_36 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6",
      INIT_37 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_38 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_39 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_3A => X"B6B6B6B6B6B6B6B6B2B2B2B2B2B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_3B => X"B6B6B6B6B6B6B6B6B6B6B6B6B69696969696B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_3C => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_3D => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_3E => X"B7B7B7B7B7B7B7B797979696969292929697B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_3F => X"B7B7B7B7B7B7B7B7B7B6B6B6B6B7B7B7B7B7B7B7B7B7B69697B7B7B7B7B79797",
      INIT_40 => X"9292929292929292B6B6B6B6B6B6B6B7B7B7B7B6B6B6B7B7B7B7B7B7B7B7B7B7",
      INIT_41 => X"9292929292929292929292929292929292929292929292929292B29292929292",
      INIT_42 => X"B2B2B2B6B6B6B6B6B2B2B2B2B2B2B6B6B6B6B6B2B29292929292929292929292",
      INIT_43 => X"919191919191918D8D8D8D8D8D8D8D8D8D8D8D8D8D8D91919192B2B2B2B2B2B2",
      INIT_44 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B291919191",
      INIT_45 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B6B6B6B6B6B6B6B2B2B2",
      INIT_46 => X"8D8D8D8D8D9191929292918D8D6D6D6D6D6D6D6D6D8D8D919292929292B2B2B2",
      INIT_47 => X"696D6D6969696969696969696969696D6D6D6D6D6D6D6D6D6D6D6D6D8D8D8D8D",
      INIT_48 => X"4949494949496969696969696969696969696969696969696969696969696969",
      INIT_49 => X"4849494949494949496969696969696969494949494969696969696969696969",
      INIT_4A => X"696D6D6D6D6D6D6D6D6969696969696D6D6D6D6D8D928D8D6D6D6D8D92929292",
      INIT_4B => X"6D6969696D6D6D8D8D8D8D6D6D6D6D6D696D6D6D6D6969696969696D6D6D6949",
      INIT_4C => X"FAFAFAFADADADADADADADADADADAD6D6B6B2B1918D8D8D8D8D8D8D8D6D6D6D6D",
      INIT_4D => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADAFAFAFA",
      INIT_4E => X"DADADADADADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADADADADADADADADADA",
      INIT_4F => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6D6DA",
      INIT_50 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_51 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_52 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_53 => X"B6B6B6B2B2B2B2B292929292B2B2B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_54 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B69696B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_55 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B6B6B2B2B6B6B6B6B6B6B6B6B6B6",
      INIT_56 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_57 => X"B7B7B7B7B7B7B7B7B7B797969696969697B7B7B7B7B7B7B7B7B797B7B7B7B7B7",
      INIT_58 => X"B7B7B7B7B7B7B7B7B7B7B6B6B6B7B7B7B7B7B7B7B7B7B69696B7B7B7B7B7B7B7",
      INIT_59 => X"9292929292929292B6B6B6B6B6B6B6B6B6B6B6B6B6B6B7B7B7B7B7B7B7B7B7B7",
      INIT_5A => X"9292929292929292929292929292929292929292929292929292B6B6B2929292",
      INIT_5B => X"B2B2B6B6B6B6B6B2B2B2B2B2B2B2B6B6B6B6B6B2B29292929292929292929292",
      INIT_5C => X"919191919191918D8D8D8D8D8D8D8D8D8D8D8D8D8D91919192B2B2B2B2B2B2B2",
      INIT_5D => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B29292B2B2B2B2B191",
      INIT_5E => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B6B6B6B6B6B2B2B2B2",
      INIT_5F => X"9191919191919191918D8D8D6D6D6D6D6D6D6D6D6D8D8D9192929292B2B2B2B2",
      INIT_60 => X"696D6D6D6D6D6969696969696969696D6D6D6D6D6D6D6D6D6D6D6D6D6D8D8D91",
      INIT_61 => X"6969494949496969696969696969696969696969696969696969696969696969",
      INIT_62 => X"4949494949494949696969696969696969696949494969696969696969696969",
      INIT_63 => X"69696D6D6D6D6D69696969696969696D6D6D6D6D8D92928D6D6D6D6D8D929292",
      INIT_64 => X"6D6D6D6D6D6D6D8D8D8D6D6D6D6D6969696D6D6D6D69696969696D6D6D6D6969",
      INIT_65 => X"FAFAFAFAFADADADADADADADADADAD6D6B6B6B2B191918D8D8D8D8D8D6D6D6D6D",
      INIT_66 => X"DADADADADADADADADADADADADADADADADADADADADADADADADAFAFAFAFAFAFAFA",
      INIT_67 => X"DADADADADADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADADADADADADADADADADA",
      INIT_68 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6DA",
      INIT_69 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_6A => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_6B => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_6C => X"B6B6B6B6B6B6B6B2B2B2B2B2B2B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_6D => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B69696B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_6E => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B6B6B2B6B6B6B6B6B6B6B6B6B6",
      INIT_6F => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_70 => X"B7B7B7B7B7B7B7B7B7B7B79797969697B7B7B7B7B7B7B7B7B7B797B7B7B7B7B7",
      INIT_71 => X"B7B7B7B7B7B7B7B7B7B7B7B6B7B7B7B7B7B7B7B7B7B7B69697B7B7B7B7B7B7B7",
      INIT_72 => X"9292929292929296B6B6B7B7B7B6B6B6B6B6B6B6B6B6B7B7B7B7B7B7B7B7B7B7",
      INIT_73 => X"92929292929292929292929292929292929292929292929292B6B6B6B6B6B292",
      INIT_74 => X"B2B6B6B6B6B6B2B2B2B2B2B2B2B2B6B6B6B2B2B2929292929292929292929292",
      INIT_75 => X"919191919191918D8D8D8D9191918D8D8D8D8D8D8D8D91919292B2B2B2B2B2B2",
      INIT_76 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B292929292B1B19191",
      INIT_77 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B6B6B6B6B2B2B2B2",
      INIT_78 => X"91919191919291918D8D8D8D6D6D6D6D6D6D6D6D6D6D8D8D91919292B2B2B2B2",
      INIT_79 => X"696969696D6D6969696969696969696D6D6D6D6D6D6D6D6D6D6D6D6D6D6D8D8D",
      INIT_7A => X"6969494949496969696969696969696969696969696969696969696969696969",
      INIT_7B => X"4949494949696969696969696969696969696949496969696969696969696969",
      INIT_7C => X"69696D6D6D69696969696969696969696D6D6D6D6D8E928E6D6D6D6D6D6D8D92",
      INIT_7D => X"6D6D6D6D6D8D8D8D8D6D6D6D6D696969696D6D6D6D6969696D6D6D6D6D6D6D69",
      INIT_7E => X"FBFBFBFBFAFADADADADADADADADAD6D6B6B6B6B2B29191918D8D8D8D6D6D6D6D",
      INIT_7F => X"DADADADADADADADADADADADADADADADADADADADADADADAFAFAFAFAFAFAFAFAFA",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__58_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__58_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__58\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => addra(10),
      I1 => addra(12),
      I2 => addra(11),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__58_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__58\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(14),
      I2 => addrb(13),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__58_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized92\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    addra_11_sp_1 : out STD_LOGIC;
    addrb_13_sp_1 : out STD_LOGIC;
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 18 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized92\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized92\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized92\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__59_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__59_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal addra_11_sn_1 : STD_LOGIC;
  signal addrb_13_sn_1 : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  addra_11_sp_1 <= addra_11_sn_1;
  addrb_13_sp_1 <= addrb_13_sn_1;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"DADADADADADAD6D6D6D6D6D6D6D6D6D6D6D6D6DADADADADADADADADADADADADA",
      INIT_01 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6DA",
      INIT_02 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_03 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_04 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_05 => X"B6B6B6B6B6B6B6B6B2B2B2B2B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_06 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6969696B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_07 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B6B6B2B2B6B6B6B6B6B6B6B6B6B6",
      INIT_08 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_09 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B797B7B7B7B7B7",
      INIT_0A => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B6B6B7B7B7B7B7B7B7B7",
      INIT_0B => X"92929292929292B6B6B6B7B7B7B6B6B6B6B6B6B6B6B6B7B7B7B7B7B7B7B7B7B7",
      INIT_0C => X"929292929292929292929292929292929292929292929292B6B6B6B6B6B6B6B2",
      INIT_0D => X"B6B6B6B6B6B2B2B2B2B6B6B6B6B6B6B6B2B2B2B2929292929292929292929292",
      INIT_0E => X"91919191918D9191919191919191918D8D8D8D8D8D8D91919192B2B2B2B2B2B2",
      INIT_0F => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2929292929291919191",
      INIT_10 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_11 => X"919191919191918D8D6D6D6D6D6D6D6D6D6D6D6D6D6D8D8D8D919192B2B2B2B2",
      INIT_12 => X"6969696969696D6D696969696969696D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D8D",
      INIT_13 => X"6969494949496969696969696969696969696969696969696969696969696969",
      INIT_14 => X"6969696969696969696969696969696969696969696969696969696969696969",
      INIT_15 => X"696969696969496969696969696969696D6D6D6D6D8D92928D6D6D69696D8D92",
      INIT_16 => X"6D6D6D8D8D918D8D6D6D6D6D6D6969696D6D6D6D6D69696D6D6D6D6D6D6D6D69",
      INIT_17 => X"FBFBFBFBFBFBFAFAFAFADADADADAD6D6D6B6B6B6B6B29191918D8D8D6D6D6D6D",
      INIT_18 => X"DADADADADADADADADADADADADADADADADADADADADAFAFAFAFAFAFAFAFAFAFAFB",
      INIT_19 => X"DADADADADADAD6D6D6D6D6D6D6D6D6D6D6D6D6DADADADADADADADADADADADADA",
      INIT_1A => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6D6",
      INIT_1B => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_1C => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_1D => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6969292929296B6B6B6B6B6B6B6B6B6B6B6",
      INIT_1E => X"B6B6B6B6B6B6B6B6B6B2B2B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_1F => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B696969696B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_20 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B6B6B2B2B2B6B6B6B6B6B6B6B6B6",
      INIT_21 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_22 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B797B7B7B7B7B7",
      INIT_23 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B6B7B7B7B7B7B7B7B7",
      INIT_24 => X"929292929292B6B6B6B7B7B7B7B6B6B6B6B6B6B6B6B6B7B7B7B7B7B7B7B7B7B7",
      INIT_25 => X"9292929292929292929292929292929292B2B29292929292B6B6B6B6B6B6B6B6",
      INIT_26 => X"B6B6B6B6B6B2B2B2B6B6B6B6B6B6B6B2B2B29292929292929292929292929292",
      INIT_27 => X"919191918D8D8D9191919191B291918D8D8D8D8D8D8D91919192B2B2B2B2B6B6",
      INIT_28 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2929292929291919191",
      INIT_29 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_2A => X"9191919191918D8D6D6D6D6D6D6D6D6D6D6D6D6D6D6D8D8D8D8D919292B2B2B2",
      INIT_2B => X"6969696969696D6D6D6D696969696D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D8D",
      INIT_2C => X"6969694949696969696969696969696969696969696969696969696969696969",
      INIT_2D => X"6969696969696969696969696969696969696969696969696969496969696969",
      INIT_2E => X"6D696969694969696969696969696969696D6D6D6D6D8D8E8D6D6D69696D6D8D",
      INIT_2F => X"8D8D8D9191918D8D6D6D6D6D6D69696D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_30 => X"FBFBFBFBFBFBFAFAFAFAFADADADAD6D6D6D6B6B6B6B2B2919191918D8D8D8D8D",
      INIT_31 => X"DADADADADADADADADADADADADADADADADADADADADADAFAFAFAFAFAFAFAFAFAFA",
      INIT_32 => X"DADADADADADAD6D6D6D6D6D6D6D6D6DADAD6D6DADADADADADADADADADADADADA",
      INIT_33 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6",
      INIT_34 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_35 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_36 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B696929292929296B6B6B6B6B6B6B6B6B6B6",
      INIT_37 => X"B6B6B6B6B6B6B6B6B6B2B2B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_38 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B69696969696B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_39 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B6B2B2B2B2B6B6B6B6B6B6B6B6B6",
      INIT_3A => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_3B => X"B7B7B7B7979797B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_3C => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_3D => X"969292929296B6B6B6B7B7B7B7B6B6B6B6B6B6B6B6B6B7B7B7B7B7B7B7B7B7B7",
      INIT_3E => X"929292929292929292929292929292929292B292929292B2B6B6B6B6B6B6B6B6",
      INIT_3F => X"B6B6B6B6B2B2B2B2B6B6B6B6B6B6B6B2B2B29292929292929292929292929292",
      INIT_40 => X"9191919191919191919191B2B2B291918D8D8D8D9191919192B2B2B2B6B6B6B6",
      INIT_41 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B292929292929292929191",
      INIT_42 => X"92B2B2B2B6B6B2B2B6B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_43 => X"9191918D8D8D8D8D6D6D6D6D6D6D6D6D6D6D8D8D8D8D8D8D8D8D919191929292",
      INIT_44 => X"6969696969696D6D6D6D696969696D6D6D6D6D6D6D6D6D6D6D6D6D6D6D8D8D8D",
      INIT_45 => X"6969694949696969696969696969696969696969696D6D6D6969696969696969",
      INIT_46 => X"6969696969696969696969696969696969696969696969696969496969696969",
      INIT_47 => X"6D6D6D69696969696969696969696969696D6D6D6D6D6D8D8D8D6D6D69696D6D",
      INIT_48 => X"9191919191918D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_49 => X"FAFBFBFBFBFBFAFAFADADADADADADAD6D6D6B6B6B2B2B2B2B191919191919191",
      INIT_4A => X"D6DADADADADADADADADADADADADADADADADADADADADADAFAFAFAFAFAFAFAFAFA",
      INIT_4B => X"D6DADADADADAD6D6D6D6D6D6D6D6D6DADAD6D6DADADADADADADADADADADADADA",
      INIT_4C => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6",
      INIT_4D => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_4E => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_4F => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6929292929296B6B6B6B6B6B6B6B6B6B6",
      INIT_50 => X"B6B6B6B6B6B6B6B6B2B2B2B2B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_51 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B69696969696B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_52 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B6B6B2B2B2B2B2B6B6B6B6B6B6B6B6",
      INIT_53 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_54 => X"B7B7B7B7979797B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_55 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_56 => X"9696929296B6B6B6B7B7B7B7B7B6B6B6B6B6B6B6B6B7B7B7B7B7B7B7B7B7B7B7",
      INIT_57 => X"9292929292929292B2B2B2929292929292929292929292B2B6B6B6B6B6929696",
      INIT_58 => X"B2B2B2B2B2B2B2B6B6B6B6B6B6B6B2B2B2929292929292929292929292929292",
      INIT_59 => X"9191919191919191919191B2B2B29291918D8D9191919192B2B2B2B6B6B6B6B6",
      INIT_5A => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B292929292B2B292929191",
      INIT_5B => X"92B2B2B6B6B6B6B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_5C => X"92918D8D6D6D6D6D6D6D6D6D6D6D6D6D6D8D8D8D8D8D8D8D8D8D8D8D8D8D9191",
      INIT_5D => X"696969696969696D6D6D6969696D6D6D6D6D6D6D6D6D6D6D6D6D6D6D8D8D9191",
      INIT_5E => X"69696949496969696D6D69696969696969696969696D6D6D6D69696969696969",
      INIT_5F => X"6969696969696969696969696969696969696969696969696969496969696969",
      INIT_60 => X"6D6D6D6D696969696969696D6D69696969696D6D6D6D6D6D8D8D8D6D6D696D6D",
      INIT_61 => X"B2B29291918D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_62 => X"FAFAFAFAFAFAFAFADADADADADADADAD6D6B6B6B2B2B2B2B2B2B2B2B191919192",
      INIT_63 => X"DADADADADADADADADADADADADADADADADADADADADADADADAFAFAFAFAFAFAFAFA",
      INIT_64 => X"D6DADADADADAD6D6D6D6D6D6D6D6DADADAD6D6DADADADADADADADADADADADAD6",
      INIT_65 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6",
      INIT_66 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_67 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_68 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6969292929296B6B6B6B6B6B6B6B6B6",
      INIT_69 => X"B6B6B2B2B6B6B6B6B2B2B2B2B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_6A => X"B6B6B6B6B6B6B6B6B6B6B6B6B6969696969696B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_6B => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B6B6B2B2B2B2B2B6B6B6B6B6B6B6B6",
      INIT_6C => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_6D => X"B7B7B7B7B797B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_6E => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_6F => X"9292929696B6B6B6B7B7B7B7B7B6B6B6B6B6B6B6B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_70 => X"92929292929292B2929292929292929292929292929292B2B6B6B6B692929292",
      INIT_71 => X"B2B2B2B2B2B2B6B6B6B6B6B6B6B2B2B292929292929292929292929292929292",
      INIT_72 => X"9191919191919191919191B2B2B292929191919292929292B2B2B6B6B6B6B6B6",
      INIT_73 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B292929292B2B2B2B2929291",
      INIT_74 => X"92B2B2B6B6B6B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_75 => X"92918D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D8D8D8D8D9192",
      INIT_76 => X"6969696969696969696969696D6D6D6D6D6D6D6D6D6D6D6D6D6D6D8D8D919292",
      INIT_77 => X"69696969696969696D6D69696969696969696969696D6D6D6D69696969696969",
      INIT_78 => X"6969696969696969696969696969696969696969696969696969696969696969",
      INIT_79 => X"6D6D6D6D6D6D6969696D6D6D6D6D6D696969696D6D696D6D8D8D8E6D6D6D6D6D",
      INIT_7A => X"B2B2B292918D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_7B => X"FAFAFAFAFAFAFAFAFADADADADADADAD6D6B6B6B2B2B2B6B6B6B6B2B2B2B2B2B2",
      INIT_7C => X"DADADADADADADADADADADADADADADADADADADADADADADADADADAFAFADADAFAFA",
      INIT_7D => X"D6D6DADADADAD6D6D6D6D6D6D6D6DADADADAD6DADADADADADADADADADADAD6D6",
      INIT_7E => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6",
      INIT_7F => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__59_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__59_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__59\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => addra(16),
      I1 => addra(10),
      I2 => addra(15),
      I3 => addra_11_sn_1,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__59_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__59\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => addrb(18),
      I1 => addrb(12),
      I2 => addrb(17),
      I3 => addrb_13_sn_1,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__59_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => addra(11),
      I1 => ena,
      I2 => addra(14),
      I3 => addra(13),
      I4 => addra(12),
      O => addra_11_sn_1
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => addrb(13),
      I1 => enb,
      I2 => addrb(16),
      I3 => addrb(15),
      I4 => addrb(14),
      O => addrb_13_sn_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized93\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized93\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized93\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized93\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__38_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__38_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_01 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B69692929296B6B6B6B6B6B6B6B6B6",
      INIT_02 => X"B6B292B2B2B6B6B2B2B2B2B2B2B6B6B6B6B6B6B69292929696B6B6B6B6B6B6B6",
      INIT_03 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6969696969696B6B6B6B6B6B6B6B6B2B2B6B6B6",
      INIT_04 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B6B6B2B2B2B2B2B6B6B6B6B6B6B6B6",
      INIT_05 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_06 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_07 => X"B7B7B7B7B7B6B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_08 => X"92929296B6B6B6B7B7B7B7B7B7B6B6B6B6B6B6B6B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_09 => X"9292929292B2B292929292929292929292929292929292B6B6B6B69692929292",
      INIT_0A => X"B2B2B2B2B2B6B6B6B6B6B6B2B2B2B2B292929292929292929292929292929292",
      INIT_0B => X"91919191919191919191919292929292929292929292B2B2B2B6B6B6B6B6B6B2",
      INIT_0C => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B292929292B2B2B2B2929291",
      INIT_0D => X"92B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_0E => X"918D8D8D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D8D8D919292",
      INIT_0F => X"6969696969696969696969696D6D6D6D6D6D6D6D6D6D6D6D6D6D8D8D91919191",
      INIT_10 => X"69696969696969696D6D69696969696969696969696D6D6D6969696969696969",
      INIT_11 => X"6969696969696969696969696969696969696969696969696969696969696969",
      INIT_12 => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D696D6969696D6D8D928D6D6D6D6D",
      INIT_13 => X"B6B6B291918D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_14 => X"FAFAFAFAFAFAFAFAFAFADADADADADAD6D6D6B6B6B6B6B6D6D6B6B6B6B6B2B2B6",
      INIT_15 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAFAFA",
      INIT_16 => X"D6D6DADADADAD6D6D6D6D6D6D6DADADADADAD6DADADADADADADADADADADADAD6",
      INIT_17 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6",
      INIT_18 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_19 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_1A => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B69692929296B6B6B6B6B6B6B6B6",
      INIT_1B => X"B2929292B2B6B2B2B292B2B2B2B6B6B6B69292929292929296B6B6B6B6B6B6B6",
      INIT_1C => X"B6B6B6B6B6B6B6B6B6B6B6B6B6969696969696B6B6B6B6B6B6B6B29292B2B6B6",
      INIT_1D => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B6B6B6B29292B2B2B2B6B6B6B6B6B6B6",
      INIT_1E => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_1F => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_20 => X"B7B7B6B6B6B6B7B7B7B7B6B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_21 => X"92929296B6B6B7B7B7B7B7B7B7B6B6B6B6B6B6B6B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_22 => X"92929292B2B29292929292929292929292929292B2B2B6B6B6B6B69692929696",
      INIT_23 => X"9292B2B2B6B6B6B6B6B6B292929292929292B2B2B2B292929292929292929292",
      INIT_24 => X"929191919291919191919192929291929292B2B2B2B2B2B2B6B6B6B6B6B6B6B2",
      INIT_25 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B292929292B2B2B2B2929292",
      INIT_26 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_27 => X"8D8D8D8D6D6D6D696D6D6D6D6D6D6D6D6D6D6D6D6D6D6D69696D6D8D919292B2",
      INIT_28 => X"6969696969696969696969696D6D6D6D6D6D6D6D6D6D6D6D8D8D91919191918D",
      INIT_29 => X"69696969696969696D6D69696969696969696969696969696969696969696969",
      INIT_2A => X"6D6D696969696969696969696969696969696969696969696969696969696969",
      INIT_2B => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D696D6D6D8D8D8D8D6D6D6D",
      INIT_2C => X"B6B2B291918D8D6D6D6D6D8D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_2D => X"FAFAFAFAFAFAFAFAFAFAFAFADADADADADAD6D6D6D6D6D6D6D6D6B6B6B6B6B6B6",
      INIT_2E => X"DADADADADADADADADADADADADADADADADADADADADADADADAFAFAFAFAFADAFAFA",
      INIT_2F => X"D6D6D6DADADAD6D6D6D6D6D6D6DADADADADADADADADADADADADADADADADADADA",
      INIT_30 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6",
      INIT_31 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_32 => X"B6B6B6B6B6B6B6B6B6B6B6B6969296B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_33 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B69692929292969696B6B6B6B6B6",
      INIT_34 => X"B2B292B2B2B6B6B6B2B2B2B2B6B6B6B696969292929696B6B6B6B6B6B6B6B6B6",
      INIT_35 => X"B2B6B6B6B6B6B6B6B6B6B6B6B6969696969696B6B6B6B6B6B6B692929292B2B2",
      INIT_36 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B6B6B2B2929292B2B2B6B6B6B6B6B6B2",
      INIT_37 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_38 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_39 => X"B7B7B7B6B6B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_3A => X"929296B6B6B6B7B7B7B7B7B7B6B6B6B6B6B6B6B6B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_3B => X"92929292B2B29292929292929292929292929292B2B2B6B6B6B6B696929296B6",
      INIT_3C => X"B2B2B6B6B6B6B6B6B6B2B292929292929292B2B2B2B2B2929292929292929292",
      INIT_3D => X"929292929292929291919292929191919292B2B2B2B2B2B6B6B6B6B6B6B6B6B2",
      INIT_3E => X"B2B2B2B2B2B2B2B2B2B2B2B6B6B2B2B2B2B2B2B2B29292929292929292929292",
      INIT_3F => X"9292929292B2B2B2B2B2B2B2B2B2B2B2B2B6B2B6B6B2B2B2B2B2B2B2B2B2B2B2",
      INIT_40 => X"6D6D8D8D6D6D6D696D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D696D6D8D91929292",
      INIT_41 => X"6969696969696969696969696D6D6D6D6D6D6D6D6D6D6D8D8D9191918D8D8D6D",
      INIT_42 => X"69696969696969696D6D69696969696969696969696969696969696969696969",
      INIT_43 => X"6D6969696969696969696969696969696969696969696969696969696969696D",
      INIT_44 => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D8D8D8D6D6D6D",
      INIT_45 => X"B2B29291918D8D8D8D8D8D8D8D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_46 => X"FAFAFAFAFAFAFAFEFAFAFAFAFAFAFAFAFADADADADADAD6D6D6D6D6D6B6B6B6B6",
      INIT_47 => X"DADADADADADADADADADADADADADADADADADADADADADAFAFAFAFAFAFAFAFAFAFA",
      INIT_48 => X"D6D6D6DADADAD6D6D6D6D6D6D6DADADADADADADADADADADADADADADADADADADA",
      INIT_49 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6",
      INIT_4A => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_4B => X"B6B6B6B6B6B6B6B6B6B6969692929296B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_4C => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B69692929292929292929696B6B6",
      INIT_4D => X"B6B2B2B2B6B6B6B6B6B2B2B2B6B6B6B69696969696B6B6B6B6B6B6B6B6B6B6B6",
      INIT_4E => X"B2B2B6B6B6B6B6B6B6B6B6B69696969696929296B6B6B6B6B6B29292929292B2",
      INIT_4F => X"B7B7B7979797B7B7B7B7B7B7B7B7B7B7B6B6B2B2929292B2B2B6B6B6B6B6B2B2",
      INIT_50 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_51 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_52 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_53 => X"9696B6B6B6B7B7B7B7B7B7B6B6B6B6B6B6B6B6B6B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_54 => X"9292B2B292B29292929292929292929292929292B6B6B6B6B6B6B6969292B6B6",
      INIT_55 => X"B6B6B6B6B6B6B6B2B2B29292929292929292B2B2B2B2B2929292929292929292",
      INIT_56 => X"B2B292929291929291919292929191919292B2B2B2B6B6B6B6B6B6B6B6B6B2B6",
      INIT_57 => X"B2B2B2B2B2B2B2B2B2B2B2B6B6B2B2B2B2B2B2B2B2929292B2929292929292B2",
      INIT_58 => X"929292929292B2B2B2B2B2B2B2B2B2B6B6B6B6B6B6B6B6B2B2B2B2B2B2B2B2B2",
      INIT_59 => X"6D6D6D6D6D6D6D696D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D8D8D91929292",
      INIT_5A => X"6969696969696969696969696D6D6D6D6D6D6D6D6D6D8D8D919191918D6D6D6D",
      INIT_5B => X"69696969696969696D6D6D696969696969696969696969696969696969696969",
      INIT_5C => X"696969696969696969696969696969696969696969696969696969696969696D",
      INIT_5D => X"6D6D6D6D6D6D6D6D6D6D6D6D6D696D6D6D6D6D6D6D6D6D6D6D6D6D8D8D8D6D6D",
      INIT_5E => X"B2B291918D8D91919191918D8D8D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_5F => X"FAFAFAFAFAFAFAFFFFFAFAFAFAFAFAFAFAFAFBFBFBDAD6D6D6D6D6D6D6B6B6B6",
      INIT_60 => X"DADADADADADADADADADADADADADADADADADADADAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_61 => X"D6D6D6DADADAD6D6D6D6D6D6D6DADADADADADADADADADADADADADADADADADADA",
      INIT_62 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_63 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_64 => X"B6B6B6B6B6B6B6B6B6B6969292929292B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_65 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B692929292929292929296B6B6",
      INIT_66 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6969696B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_67 => X"B2B2B2B6B6B6B6B6B6B6B6B69696969696929296B6B6B6B6B6929292929292B2",
      INIT_68 => X"B7B7B7969696B7B7B7B7B7B7B6B6B7B6B6B6B2B2929292B2B2B6B6B6B6B6B2B2",
      INIT_69 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_6A => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_6B => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_6C => X"B6B6B6B6B6B7B7B7B7B7B6B6B6B6B6B6B6B6B6B6B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_6D => X"B2B2B29292929292929292929292929292929292B2B6B6B6B6B6B6969296B6B6",
      INIT_6E => X"B6B6B6B6B6B6B2B2B2B2B2B2929292929292B2B2B2B2B2B2B29292929292B2B2",
      INIT_6F => X"B2B2B29292919191919192929292919192B2B2B2B2B6B6B6B6B6B6B2B2B2B2B6",
      INIT_70 => X"B2B2B2B2B2B2B2B2B2B2B6B6B6B2B2B2B2B2B2B292929292B29291919292B2B2",
      INIT_71 => X"92929292929292B2B2B2B2B2B2B2B6B6B6B6B6B6B6B6B6B2B2B2B2B2B2B2B2B2",
      INIT_72 => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D8D8D8D8D91919191",
      INIT_73 => X"69696969696969696969696D6D6D6D6D6D6D6D6D6D6D8D919191918D8D6D6D6D",
      INIT_74 => X"6D696969696969696D6D6D696969696969696969696969696969696969696969",
      INIT_75 => X"6969696969696949696969696969696969696969696969696969696969696D6D",
      INIT_76 => X"6D6D6D6D6D6D6D6D6D6D6969696969696D6D6D6D6D6D6D6D6D6D6D8D8D8D6D6D",
      INIT_77 => X"B2B2B2B292919191918D8D8D8D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_78 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFBFBFBFADADAD6D6D6D6D6B6B6B6B6",
      INIT_79 => X"D6D6DADADADADADADADADADADADADADADADADADADADADADAFAFAFAFAFAFAFAFA",
      INIT_7A => X"D6D6DADADADAD6D6D6D6D6D6D6DADADADADAD6DADADADADADADADADADADAD6D6",
      INIT_7B => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_7C => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_7D => X"9696929696B6B6B6B6B6B6B6969296B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_7E => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6969292929292929292929292929296",
      INIT_7F => X"929292B2B6B6B6B6B6B6B6B6B6B6B6B6B696969696B6B6B6B6B6B6B6B6B6B6B6",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__38_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__38_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => addra(10),
      I1 => addra(12),
      I2 => addra(11),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__38_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(14),
      I2 => addrb(13),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__38_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized94\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    addra_11_sp_1 : out STD_LOGIC;
    addrb_13_sp_1 : out STD_LOGIC;
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 18 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized94\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized94\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized94\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__39_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__39_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal addra_11_sn_1 : STD_LOGIC;
  signal addrb_13_sn_1 : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  addra_11_sp_1 <= addra_11_sn_1;
  addrb_13_sp_1 <= addrb_13_sn_1;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"B2B2B2B2B6B6B6B6B6B6B6B6B696929292929296B6B6B6B6B692929292929292",
      INIT_01 => X"B7B7B7B7B6B7B7B7B7B7B7B7B7B7B7B7B7B6B6B2B2B2B2B2B6B6B6B6B6B6B6B2",
      INIT_02 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_03 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_04 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_05 => X"B6B6B6B6B7B7B7B7B7B6B6B6B6B6B6B6B6B6B6B6B6B7B7B7B7B7B7B7B7B7B7B7",
      INIT_06 => X"B2B2B2929292929292929292929292B2B6B6B6B6B6B6B6B6B6B6B69696969696",
      INIT_07 => X"B6B6B6B6B6B2B2B2B2B2B2B2929292929292B2B2B2B2929292929292929292B2",
      INIT_08 => X"929292929292919191919192929291919292B2B2B2B6B6B6B6B6B6B2B2B2B2B2",
      INIT_09 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B29292929292919292929292",
      INIT_0A => X"919192929292B2B2B2B2B2B2B2B2B2B2B2B2B2B6B6B2B2B2B2B2B2B2B2B2B2B2",
      INIT_0B => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D8D8D8D8D8D8D8D8D8D8D8D",
      INIT_0C => X"69696969696969696D6D6969696D6D6D6D6D6D6D8D8D8D8D8D8D8D8D6D6D6D6D",
      INIT_0D => X"69696969696969696D6D69696969696969696969696969696969696969696969",
      INIT_0E => X"6969696969696949696969696969696969696969696969696969696969696969",
      INIT_0F => X"6D6D6D6D6D6D6D6D6D6969696D6D6D6D6D6D6D6D6D6D6D6D696D6D6D8D918D6D",
      INIT_10 => X"B6B2B2B2B2B2B292918D8D8D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_11 => X"FAFAFAFAFAFAFAFAFBFBFBFBFAFAFAFAFAFBFBFAFADADAD6D6D6D6D6D6B6B6B6",
      INIT_12 => X"D6D6D6DADADADADADADADADADADADADADADADADADADADADADAFAFAFAFAFAFAFA",
      INIT_13 => X"D6D6DADADADAD6D6D6D6D6D6D6DADADADAD6D6D6D6D6D6DAD6D6D6D6D6D6D6D6",
      INIT_14 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_15 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_16 => X"929292929296B6B6B6B6B6B6B696B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_17 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B692929292929292929292929292929296",
      INIT_18 => X"92929292B2B6B6B6B6B6B6B6B6B6B6B6B696929296B6B6B6B6B6B6B6B6B6B6B6",
      INIT_19 => X"B2B2B2B2B2B6B6B6B6B6B6B6B6969292929292B6B6B6B6B6B696929292929292",
      INIT_1A => X"B7B7B7B7B7B7B6B6B6B7B7B7B7B7B7B7B7B6B6B2B2B2B2B2B6B6B6B6B6B6B6B2",
      INIT_1B => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_1C => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_1D => X"B7B7B7B7B7B6B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_1E => X"96B6B6B7B7B7B7B7B6B6B6B6B6B6B6B6B6B6B6B6B6B7B7B7B7B7B7B7B7B7B7B7",
      INIT_1F => X"B2B2B2929292929292929292929292B6B6B6B6B6B6B6B6B6B6B6B69696969296",
      INIT_20 => X"B6B6B6B6B6B2B292B2B2B2929292929292B2B6B6B6B292929292929292929292",
      INIT_21 => X"929292929292919191919192929292919192B2B2B2B6B6B6B6B6B6B2B2B2B2B2",
      INIT_22 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B292929291929292B2B29292",
      INIT_23 => X"8D91929292B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_24 => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D8D8D8D8D8D8D8D8D8D8D8D",
      INIT_25 => X"69696969696969696D6D6969696D6D6D6D6D6D6D8D8D8D8D8D8D6D6D6D6D6D69",
      INIT_26 => X"69696969696969696969696969696969696969696969696969696D6969696969",
      INIT_27 => X"6969696969696969696969696969696969696969696969696969696969696969",
      INIT_28 => X"6D6D6D6D6D6D6D6D6969696D6D6D6D6D6D6D6D6D6D6D6D6D696D6D6D8D91918D",
      INIT_29 => X"B6B6B6B6B2B2B292918D8D8D8D8D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_2A => X"FAFAFAFAFAFAFBFBFBFBFBFBFBFBFBFBFBFBFBFAFADADADADADADAD6D6D6D6D6",
      INIT_2B => X"D6D6DADADADADADADADADADADADADADADADADADADADADADADAFAFAFAFAFAFAFA",
      INIT_2C => X"D6D6DADADADAD6D6D6D6D6D6D6DADADADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_2D => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_2E => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_2F => X"929292929296B6B6B6B6B6B6B696B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_30 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B692929292929292929292929292929292",
      INIT_31 => X"92929292B6B6B6B6B6B6B6B6B6B6B6B6B69692929696B6B6B6B6B6B6B6B6B6B6",
      INIT_32 => X"B2B2B2B2B2B6B6B6B6B6B6B6B6B69292929292B6B6B6B6B6B696929292929292",
      INIT_33 => X"B7B7B7B7B6B6B6B6B6B6B6B7B7B7B7B7B6B6B6B2B2B2B2B2B6B6B6B6B6B6B2B2",
      INIT_34 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_35 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_36 => X"B7B7B7B7B7B6B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_37 => X"96B6B6B7B7B7B7B6B6B6B6B6B6B6B6B6B6B6B6B6B6B7B7B7B7B7B7B7B7B7B7B7",
      INIT_38 => X"B2B6B6B2B2B29292929292929292B2B6B6B6B6B6B6B6B6B6B6B6969696929292",
      INIT_39 => X"B6B6B6B6B2B2B29292B2B2929292929292B2B6B6B6B2929292929292929292B2",
      INIT_3A => X"929291919191919191919192929292929292B2B2B2B2B6B6B6B6B6B2B2B2B2B2",
      INIT_3B => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2929292929292B2B2B2B2B292",
      INIT_3C => X"8D8D919292B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_3D => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D8D8D8D8D8D8D8D8D8D8D8D",
      INIT_3E => X"69696969696969696D6969696D6D6D6D6D6D6D8D8D8D8D8D6D6D6D6D6D696D6D",
      INIT_3F => X"69696969696969696969696969696969696969696969696969696D6969696969",
      INIT_40 => X"6969696969696969696969696969696969696969696969696969696969696969",
      INIT_41 => X"6D6D6D6D6D6D6D696969696D6D6D6D6D6D6D6D6D6D6D6D6D69696D6D6D8D9192",
      INIT_42 => X"D6D6B6B6B2B2B292918D8D8D8D8D8D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_43 => X"FAFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFFFBFAFADADADADADADADAD6D6D6",
      INIT_44 => X"D6D6DADADADADADADADADADADADADADADADADADADADADAFAFAFAFAFAFAFAFAFA",
      INIT_45 => X"D6D6DADADADAD6D6D6D6D6D6D6DADADADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_46 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_47 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_48 => X"9292929292929296969696969696B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_49 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B692929292929292929292929292929292",
      INIT_4A => X"929292B2B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_4B => X"B2B2B2B2B2B6B6B6B6B6B6B6B6B6B292929292B6B6B6B6B6B696929292929292",
      INIT_4C => X"B7B7B7B7B7B6B6B6B6B6B7B7B7B7B7B6B6B6B6B2B2B2B2B2B6B6B6B6B6B6B2B2",
      INIT_4D => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_4E => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_4F => X"B7B7B7B7B7B6B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_50 => X"96B6B6B7B7B7B7B6B6B6B6B6B6B6B6B6B6B6B6B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_51 => X"B6B6B6B6B6B6B6B2B292929292B2B2B6B6B6B6B6B6B6B6B6B696969692929296",
      INIT_52 => X"B2B2B6B2B2B292929292B2929292929292B6B6B6B6B69292929292929292B2B6",
      INIT_53 => X"929191919191919192929191929292B2B2B2B2B2B6B2B2B2B6B6B6B2B2B2B6B6",
      INIT_54 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B29292929292B2B2B2B2B2B2B2",
      INIT_55 => X"8D8D919292B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B6B6B2B2B2B2B2B2B2B2B2B2",
      INIT_56 => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D8D8D8D8D8D8D8D8D8D8D8D",
      INIT_57 => X"696969696D6D6D696969696D6D6D6D6D6D6D6D8D8D8D8D6D6D6D696969696D6D",
      INIT_58 => X"69696969696969696969696969696969696969696969696969696D6969696969",
      INIT_59 => X"6969696969696969696969696969696969696969696969696969696969696969",
      INIT_5A => X"6D6D6D6D6D6D6D696969696D6D6D6D6D6D6D696D6D6D6D6D6969696D6D8D9192",
      INIT_5B => X"D6D6D6B6B2B2B292918D8D8D6D8D8D6D6D6D8D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_5C => X"FBFBFBFBFBFBFBFBFBFBFFFBFBFBFBFBFBFFFFFBFAFAFAFAFBFBFBFBDADADADA",
      INIT_5D => X"D6D6DADADADADADADADADADADADADADADADADADADADAFAFAFAFAFAFAFAFAFAFA",
      INIT_5E => X"D6D6DADADAD6D6D6D6D6D6D6D6D6DADAD6D6D6D6D6D6DADADADAD6D6D6D6D6D6",
      INIT_5F => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6D6D6B6",
      INIT_60 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_61 => X"929292929292929292929292929696B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_62 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B69292929292929292929292929692929292",
      INIT_63 => X"9292B2B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_64 => X"9292B2B2B2B6B6B6B6B6B6B6B6B6B292929292B6B6B6B6B6B696929292929292",
      INIT_65 => X"B7B7B7B7B7B6B6B6B6B6B7B7B7B6B6B6B6B6B6B2B2B2B2B2B6B6B6B6B2B2B2B2",
      INIT_66 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_67 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_68 => X"B7B7B7B7B7B6B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_69 => X"96B6B6B7B7B7B7B69696B6B6B6B6B6B6B6B6B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_6A => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B2B6B6B6B6B6B6B6B6B6969696969292929296",
      INIT_6B => X"B2B2B2B2B29292929292929292929292B6B6B6B6B6B69292929292929292B2B6",
      INIT_6C => X"9291919191919192929292919192B2B2B2B2B2B6B6B2B2B2B2B2B6B2B6B6B6B6",
      INIT_6D => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B292919292B2B2B2B2B2B2B292",
      INIT_6E => X"8D8D8D9192B2B2B2B2B2B2B2B2B2B2B2B2B2B2B6B6B6B6B2B2B2B2B2B2B2B2B2",
      INIT_6F => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D8D8D8D8D8D8D8D8D8D8D8D",
      INIT_70 => X"4969696D6D6D6D6D69696D6D6D6D6D6D6D6D6D8D8D8D6D6D6D69696969696D6D",
      INIT_71 => X"69696969696969696969696969696969696969696969696969696D6D69696949",
      INIT_72 => X"6969696969696969696969696969696969696969696969696969696969696969",
      INIT_73 => X"6D6D6D6D6D6D6D696969696D6D6D6D6D6D6D6D6D6D6D6D6D696969696D6D8D92",
      INIT_74 => X"D6D6D6B6B2B2B292918D8D8D6D6D6D6D6D8D8D8D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_75 => X"FBFBFBFBFBFBFBFBFBFFFFFFFBFBFBFBFBFFFFFBFAFAFBFBFBFBFBFBFBDADADA",
      INIT_76 => X"D6DADADADADADADADADADADADADADADADADADADADADAFAFAFAFAFAFAFAFAFAFB",
      INIT_77 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DAD6D6D6D6D6D6DADADADADADAD6D6D6D6",
      INIT_78 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6D6B6B6",
      INIT_79 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_7A => X"92929292929292929292929292929296B6B6B6B6B6B6B69696B6B6B6B6B6B6B6",
      INIT_7B => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6929292929292929292929296B696929292",
      INIT_7C => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_7D => X"9292B2B2B2B6B6B6B6B6B6B6B6B6B292929292B6B6B6B6B6B696929292929296",
      INIT_7E => X"B7B7B7B7B7B7B6B6B6B6B7B7B7B6B6B6B6B6B2B2B2B2B2B2B6B6B6B6B2B2B292",
      INIT_7F => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__39_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__39_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => addra(16),
      I1 => addra(10),
      I2 => addra(15),
      I3 => addra_11_sn_1,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__39_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => addrb(18),
      I1 => addrb(12),
      I2 => addrb(17),
      I3 => addrb_13_sn_1,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__39_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => addra(11),
      I1 => ena,
      I2 => addra(14),
      I3 => addra(13),
      I4 => addra(12),
      O => addra_11_sn_1
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => addrb(13),
      I1 => enb,
      I2 => addrb(16),
      I3 => addrb(15),
      I4 => addrb(14),
      O => addrb_13_sn_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized95\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized95\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized95\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized95\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__80_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__80_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_01 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_02 => X"B6B6B6B7B7B7B6B69696B6B6B6B6B6B6B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_03 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B696969696969696969696",
      INIT_04 => X"B2B2B2B2B2B292929292B2B292929292B6B6B6B6B6B6B292929292929292B6B6",
      INIT_05 => X"9291919191929292929292929292B2B2B6B6B6B6B2B2B2B2B2B2B6B6B6B6B6B6",
      INIT_06 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B292929292B2B2B2B2B2B2B292",
      INIT_07 => X"8D8D8D919292B2B2B2B2B2B2B2B2B2B2B2B2B2B2B6B6B6B6B2B2B2B2B2B2B2B2",
      INIT_08 => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D8D8D8D8D8D8D8D8D8D8D8D",
      INIT_09 => X"4969696D6D6D6D6D696D6D6D6D69696D6D6D8D8D8D6D6D6D696969696D6D6D6D",
      INIT_0A => X"6969696969696969696969696969696969696969696969696969696969696969",
      INIT_0B => X"6969696969696969696969696969696969696969696969696969696969696969",
      INIT_0C => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D69696D6D6969696D6D6D8D",
      INIT_0D => X"D6D6D6B6B2B29291918D8D8D8D8D8D8D8D8D8D8D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_0E => X"FBFBFBFBFBFBFBFBFFFFFFFFFBFBFBFBFBFFFFFBFBFBFBFBFBFBFBFBFBDADADA",
      INIT_0F => X"DADADADADADADADADADADADADADADADADADADADADADAFAFAFAFAFAFAFAFAFAFB",
      INIT_10 => X"B6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADADADADADADAD6D6D6",
      INIT_11 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6D6B6B6",
      INIT_12 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_13 => X"929292929292929292929292929292929296B6B6B69696969296B6B6B6B6B6B6",
      INIT_14 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B69292929292929292929292B6B6B6929292",
      INIT_15 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_16 => X"929292B2B2B2B6B6B6B6B6B6B6B6B2B2929292B6B6B6B6B6B6969292929292B6",
      INIT_17 => X"B7B7B7B7B7B7B6B6B6B6B6B7B6B6B6B6B6B6B2B2B2B2B2B2B6B6B6B2B2B29292",
      INIT_18 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B6B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_19 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_1A => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_1B => X"B6B6B6B7B7B7B6B69696B6B6B7B6B6B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_1C => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B2B2B2B2929696969696969696B6",
      INIT_1D => X"B2B2B2B2B2B2929292B2B2B2B29292B6B6B6B6B6B6B6B6929292929292B2B6B6",
      INIT_1E => X"92919192929292929292929292B2B2B2B6B6B6B2B2B2B2B2B2B2B6B6B6B6B6B6",
      INIT_1F => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2929292B2B2B2B2B2B2929292",
      INIT_20 => X"8D8D8D8D9292B2B2B2B2B2B2B2B2B2B2B2B2B2B2B6B6B2B2B2B2B2B2B2B2B2B2",
      INIT_21 => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D8D8D8D8D8D8D8D8D8D8D",
      INIT_22 => X"6969696D6D6D6D6D6D6D6D6D6D696D6D6D8D8D8D6D6D6D6969696D6D6D6D6D6D",
      INIT_23 => X"6969696969696969696969696969696969696969696969696969696969696969",
      INIT_24 => X"6969696969696969696969696969696969696969696969696969696969696969",
      INIT_25 => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D696969696D6D6969696D6D6D",
      INIT_26 => X"D6D6B6B6B2B2B29291918D8D8D8D8D8D8D8D8D8D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_27 => X"FBFBFBFBFBFBFBFBFFFFFFFFFBFBFBFBFBFFFFFBFBFBFBFBFBFBFBFBFBDADADA",
      INIT_28 => X"DADADADADADADADADADADADADADADADADADADADADADAFAFAFAFAFAFAFAFAFAFA",
      INIT_29 => X"B6D6D6D6D6D6D6D6B6B6D6D6D6D6D6D6D6D6D6D6D6DADADADADADADADADADADA",
      INIT_2A => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_2B => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_2C => X"9292929292929292929292929292929292929296969292929296B6B6B6B6B6B6",
      INIT_2D => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B69292929292929292929292B6B6B6929292",
      INIT_2E => X"B6B6B6B6B6B6B6B6B6B6B2B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_2F => X"92929292B2B2B2B6B6B6B6B6B6B2B2B2929292B6B6B6B6B6B6969292929292B6",
      INIT_30 => X"B7B7B7B7B7B6B6B6B6B6B6B6B6B6B6B6B6B6B6B2B2B2B2B2B6B6B6B2B2929292",
      INIT_31 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B6B6B6B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_32 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_33 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_34 => X"B6B6B6B6B6B6B6B69696B6B6B7B6B6B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_35 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B2B2929292929292969696B6B6B6B6B6",
      INIT_36 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B6B6B6B6B6B6B6B69292929292B2B2B6B6",
      INIT_37 => X"929292929292929291919192B2B2B2B2B2B2B6B2B2B2B2B2B2B6B6B6B6B2B2B2",
      INIT_38 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2929292929292",
      INIT_39 => X"8D8D8D919292B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_3A => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D8D8D8D8D8D8D8D8D",
      INIT_3B => X"696969696D6D6D6D6D6D6D6D6D6D6D6D91918D6D6D6D6D6969696D6D6D6D6D6D",
      INIT_3C => X"6969696969696969696969696969696969696969696969696969696969696969",
      INIT_3D => X"6969696969696969696969696969696969696969696969696969696969696969",
      INIT_3E => X"6D6D6D6D6D6D6D6D6D6D6D6D6969696D6D6D6D6D696969696D6D6D6969696D6D",
      INIT_3F => X"D6D6D6B6B2B2B2B2B29291918D8D8D8D8D8D8D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_40 => X"FAFAFBFBFBFBFBFBFFFFFFFFFFFBFBFBFFFFFFFFFBFBFBFBFBFBFBFBFBDADADA",
      INIT_41 => X"DADADADADADADADADADADADADADADADADADADADADAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_42 => X"B6B6D6D6D6D6D6B6B6B6D6D6D6D6D6D6D6D6D6D6DADADADADADADADADADADADA",
      INIT_43 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_44 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_45 => X"9292929292929292929292929292929292929292929292929296B6B6B6B6B6B6",
      INIT_46 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B69292929292929292929292969692929292",
      INIT_47 => X"B6B6B6B6B6B6B2B2B2B2B2B2B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_48 => X"929292929292B2B2B2B6B6B6B2B2B2B2B2B2B2B6B6B6B6B6B6969292929292B6",
      INIT_49 => X"B7B7B7B7B7B7B7B7B7B6B6B6B6B6B6B6B6B6B6B2B2B2B2B6B6B6B6B2B2929292",
      INIT_4A => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B6B6B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_4B => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_4C => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_4D => X"B6B6B6B6B6B6B6B69696B6B6B7B6B6B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_4E => X"B6B2B2B2B2B2B2B6B6B6B6B6B6B6B6B6B2929292929292929696B6B6B6B6B6B6",
      INIT_4F => X"B2B2B2B2B2B2B2B2B2B2B2B2B6B6B6B6B6B6B6B6B6B6B6929292B2B2B2B6B6B6",
      INIT_50 => X"929292929292929291919292B2B2B2B2B2B2B2B2B2B2B2B2B6B6B6B6B2B2B2B2",
      INIT_51 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2929292929292",
      INIT_52 => X"8D8D8D91929292B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_53 => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D8D8D8D8D8D8D",
      INIT_54 => X"6969696D6D6D6D6D6D6D6D6D6D6D8D9191918D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_55 => X"6969696969696969696969696969696969696969696969696969696969696969",
      INIT_56 => X"6969696969696969696969696969696969696969696969696969696969696969",
      INIT_57 => X"6D6D6D6D6D6D6D6D6D6D6D69696969696D6D6D6D6D6969696D6D6D6969696969",
      INIT_58 => X"D6D6D6B6B6B2B2B2B2B2B2B2918D8D8D8D8D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_59 => X"FAFAFAFBFBFBFBFBFFFFFFFFFFFBFBFBFFFFFFFFFBFBFBFBFBFBFBFBFADADADA",
      INIT_5A => X"DADADADADADADADADADADADADADADADADADADADADAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_5B => X"B6B6D6D6D6D6D6B6B6B6B6D6D6D6D6D6D6D6D6D6DADADADADADADADADADADADA",
      INIT_5C => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_5D => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_5E => X"9292929292929292929292929292929292929292929292929296B6B6B6B6B6B6",
      INIT_5F => X"B6B6B6B6B6B69692B6B6B6B6B6B6B6B692929292929292929292929292929292",
      INIT_60 => X"B6B6B6B6B6B2B2B2B2B2B2B2B2B2B2B6B6B6B6B6B6B6B6B692B6B6B6B6B6B6B6",
      INIT_61 => X"92929292929292B2B2B2B6B2B2B2B2B2B2B2B2B6B6B6B6B6B6969292929292B6",
      INIT_62 => X"B7B7B7B7B7B7B7B7B7B6B6B6B6B6B6B6B6B6B6B6B2B2B6B6B6B6B6B6B2929292",
      INIT_63 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_64 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_65 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_66 => X"B6B6B6B6B6B6B6B6B6B6B6B6B7B6B6B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_67 => X"B2B2B2929292B2B2B6B6B6B6B6B6B6B6B29292929292929296B6B6B6B6B6B6B6",
      INIT_68 => X"B2B2B2B2B2B6B2B2B2B2B2B2B6B6B6B6B6B6B6B6B6B6B6B292B2B6B6B6B6B6B6",
      INIT_69 => X"9292929292929292919192B2B2B2B2B292B2B2B2B2B2B2B6B6B6B6B6B2B2B2B2",
      INIT_6A => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2929292929292",
      INIT_6B => X"8D8D91919292929292B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_6C => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D8D8D8D",
      INIT_6D => X"69696D6D6D6D6D6D6D6D696D6D6D9192918D6D6D6D6D6D6D6D6D6D6969696D6D",
      INIT_6E => X"6969696969696969696969696969696969696969696969696969696969696969",
      INIT_6F => X"6969696969696969696969696969696969696969696969696969696969696969",
      INIT_70 => X"6D6D6D6D6D6D6D6D6D6D6D69694969696D6D6D6D6D696969696D6D6D6D696969",
      INIT_71 => X"DAD6D6D6B6B6B6B2B2B2B2B2928D8D8D8D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_72 => X"FAFAFBFBFBFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFBFBFBFBFBFBFBFADADA",
      INIT_73 => X"DADADADADADADADADADADADADADADADADADADADAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_74 => X"B6B6D6D6D6D6B6B6B6B6B6B6D6D6D6D6D6D6D6D6DADADADADADADADADADADADA",
      INIT_75 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6B6B6",
      INIT_76 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_77 => X"9292929292929292929292929292929292929292929292929296B6B6B6B6B6B6",
      INIT_78 => X"B6B6B6B6B6B69692B6B6B6B6B6B6B6B6B6929292929292929292929292929292",
      INIT_79 => X"B6B6B6B6B2B2B292B2B2B2B2B29292B2B6B6B6B6B6B6B6B292B2B6B6B6B6B6B6",
      INIT_7A => X"92929292929292B2B2B2B2B2B2B2B2B2B2B2B2B6B6B6B6B6B6969292929292B6",
      INIT_7B => X"B7B7B7B7B7B7B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B2B29292",
      INIT_7C => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_7D => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_7E => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_7F => X"B7B6B696969696B6B6B6B6B7B7B6B6B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__80_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__80_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__80\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      I1 => addra(11),
      I2 => addra(10),
      I3 => addra(12),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__80_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__80\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      I1 => addrb(13),
      I2 => addrb(12),
      I3 => addrb(14),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__80_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized96\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized96\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized96\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized96\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__86_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__86_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"B6B2B2B2B2B2B2B6B6B6B6B6B6B6B6B6929292929292929696B6B6B6B6B7B7B7",
      INIT_01 => X"B2B2B2B2B2B6B6B6B2B2B2B2B6B6B6B6B6B6B6B6B6B6B6B2B2B6B6B6B6B6B6B6",
      INIT_02 => X"9292929292929292929292B2B2B2B2B29292B2B2B2B2B2B6B6B6B6B6B2B29292",
      INIT_03 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B292",
      INIT_04 => X"8D9191919292929292929292B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_05 => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D8D8D8D",
      INIT_06 => X"6D6D6D6D6D6D6D6D6D6D6D6D6D8D91918D6D6D6D6D6D6D6D6D6D69696969696D",
      INIT_07 => X"6969696969696969696969696969696969696969696969696969696969696969",
      INIT_08 => X"6969696969696969696969696969696969696969696969696969696969696969",
      INIT_09 => X"6D6D6D6D6D6D6D6D6D6D6D69696969696D6D6D6D6D69696969696D6D6D6D6D6D",
      INIT_0A => X"DADAD6D6D6B6B6B6B2B2B2B2918D8D8D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_0B => X"FBFBFBFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFBFBFBFBFBFBFBFAFADA",
      INIT_0C => X"DADADADADADADADADADADADADADADADADADADAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_0D => X"B6B6D6D6D6D6B6B6B6B6B6B6D6D6D6D6D6D6D6D6DADADADADADADADADADADADA",
      INIT_0E => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6D6B6B6",
      INIT_0F => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_10 => X"92929292929292929292929292929292929292929296969692B6B6B6B6B6B6B6",
      INIT_11 => X"B6B6B6B6B6B69292B6B6B6B6B6B6B6B6B6B69292929292929292929292929292",
      INIT_12 => X"B6B6B6B2B2B29292B2B2B2B2B29292B2B2B2B2B2B2B2B29292B2B6B6B6B6B6B2",
      INIT_13 => X"92929292929292B2B2B2B2B2B2B2B2B2B2B2B6B6B6B6B6B6B69692929292B2B6",
      INIT_14 => X"B7B7B7B7B7B7B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B29292",
      INIT_15 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_16 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_17 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_18 => X"B7B6B696929696B6B6B6B6B7B7B6B6B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_19 => X"B6B6B6B6B2B2B6B6B6B6B6B6B6B6B6B69292929292929296B6B6B6B6B6B7B7B7",
      INIT_1A => X"B2B2B2B2B2B6B6B6B2B2B2B2B2B6B6B6B6B6B6B6B6B6B2B2B2B6B6B6B6B6B6B6",
      INIT_1B => X"B29292929292929292B2B2B2B6B6B2B2B2B2B2B2B2B2B6B6B6B6B6B2B2929292",
      INIT_1C => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_1D => X"8D919191919191919292929292B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_1E => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D8D8D8D8D",
      INIT_1F => X"6D6D6D6D6D6D6D6D6D6D6D6D8D918D8D6D6D6D6D6D6D6D6D6D69696969696969",
      INIT_20 => X"6969696969696969696969696969696969696969696969696969696969696969",
      INIT_21 => X"6969696969696969696969696969696969696969696969696969696969696969",
      INIT_22 => X"6D6D6D6D6D6D6D6D6D6D69696969696D6D6D696D6D6D69696969696D6D6D6D6D",
      INIT_23 => X"DADADAD6D6D6B6B6B2B29191918D8D8D6D6D6D696D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_24 => X"FBFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFBFFFFFBFBFBFAFAFA",
      INIT_25 => X"DADADADADADADADADADADADADADADADADADAFAFAFAFAFAFBFBFBFBFBFBFBFBFB",
      INIT_26 => X"B6B6D6D6D6B6B6B6B6B6B6B6D6D6D6D6D6D6D6D6DADADADADADADADADADADADA",
      INIT_27 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6D6D6D6D6D6D6B6",
      INIT_28 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_29 => X"96969292929292969692929292929292929292929696969696B6B6B6B6B6B6B6",
      INIT_2A => X"B6B6B6B6B6929292B6B6B6B6B6B6B6B6B6B6B6929292B6929292929292929292",
      INIT_2B => X"B6B6B6B2B2929292B2B2B2B2B2929292B2B2B2B2B2B2929292B2B6B6B6B6B6B2",
      INIT_2C => X"92929292929292929292B2B2B2B2B2B2B6B6B6B6B6B6B6B6B69692929292B2B6",
      INIT_2D => X"B7B7B7B7B7B7B7B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B29292",
      INIT_2E => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_2F => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_30 => X"B6B6B6B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_31 => X"B7B69692929296B6B6B6B7B7B7B6B6B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_32 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B69292929292929296B6B6B6B6B7B7B7B7",
      INIT_33 => X"B2B2B2B2B2B6B6B2B2929292B2B6B6B6B6B6B6B6B6B2B2B2B2B6B6B6B6B6B6B6",
      INIT_34 => X"B2B2B29292929292B2B2B6B6B6B6B2B2B2B292B2B2B2B6B6B6B6B6B2B2929292",
      INIT_35 => X"B2B2B2B2B2B2B2B2B2B2B29292B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_36 => X"91919191919191919192929292B2B2B2B2B2B6B6B6B6B6B6B2B2B2B2B2B2B2B2",
      INIT_37 => X"696D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D8D8D8D8D8D",
      INIT_38 => X"6D6D6D6D6D6D6D6D6D6D6D8D8D918D6D69696D6D6D6969696969696969696969",
      INIT_39 => X"696969696969696969696969696969696969696969696969696969696969696D",
      INIT_3A => X"6969696969696969696969696D6D696969696969696969696969696969696969",
      INIT_3B => X"6D6D6D6D6D6D6D6D6D69696969696D6D6D6D696969696969696969696D6D6D6D",
      INIT_3C => X"FADADAD6D6B6B6B2B2B291918D8D8D8D8D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_3D => X"FBFBFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFBFBFAFAFBFB",
      INIT_3E => X"DADADADAD6D6D6D6DADADADADADADADADADAFAFAFAFAFAFAFBFBFBFBFAFAFAFA",
      INIT_3F => X"B6B6B6D6D6D6D6D6D6D6B6B6D6D6D6D6D6D6D6D6DADADADADADADADADADADADA",
      INIT_40 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6D6D6B6B6B6",
      INIT_41 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_42 => X"92929292929292929696969292929292929292929696B69696B6B6B6B6B6B6B6",
      INIT_43 => X"B6B6B6B69292929292B2B6B6B6B6B6B6B69292929292B6929292929292929292",
      INIT_44 => X"B6B6B6B6B2B2B2B2B2B2B2B2B2B2B2B2B2B29292929292929292B6B6B6B6B6B6",
      INIT_45 => X"92929292929292929292B6B6B2B2B2B2B6B6B6B6B6B6B6B696969292B6B6B6B6",
      INIT_46 => X"B7B7B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B29292",
      INIT_47 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_48 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_49 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_4A => X"B69696929296B6B6B7B7B7B6B6B6B6B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_4B => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B692929292929292B6B6B6B6B6B6B6B6B6",
      INIT_4C => X"929292B2B2B2B2B2B2B2B2B2B2B6B6B6B6B6B6B6B6B6B2929292B6B6B6B6B6B6",
      INIT_4D => X"9292B2B2B2B2B2B2B6B6B6B6B6B2B2B2B2B292B2B2B6B6B6B6B6B2B292929292",
      INIT_4E => X"B2B2B2B2B2B2B2B2B2B2B2929292B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B292",
      INIT_4F => X"8D8D8D8D8D8D9191919292B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_50 => X"696D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D8D8D8D",
      INIT_51 => X"6D6D6D6D6D6D6D6D8D8D918D8D6D6D6D6D6D6D6D6D69696969696D6D6D6D6969",
      INIT_52 => X"696969696969696969696969696969696969696969696969696969696969696D",
      INIT_53 => X"6969696969696969696969696969696969696969696969696969696969696969",
      INIT_54 => X"6D6D6D6D6D6D6D6D6969696969696D6D6D6D69696969696969696969696D6D6D",
      INIT_55 => X"FBFADADAD6D6B6B6B2B2919191919191918D8D8D8D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_56 => X"FBFBFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFBFAFAFAFAFB",
      INIT_57 => X"DADAD6D6D6D6D6D6DADADADAFAFADADADADAFAFAFAFAFAFAFBFBFBFAFAFAFAFA",
      INIT_58 => X"B6B6B6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADADADADADADADADADA",
      INIT_59 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6D6B6B6B6B6",
      INIT_5A => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_5B => X"929292929292929296B6B696929292929292929296B6B69696B6B6B6B6B6B6B6",
      INIT_5C => X"B6B6B6929292929292B2B6B6B6B6B6B6B69292929292B6929292929292929292",
      INIT_5D => X"B6B6B6B6B6B6B2B2B2B2B29292B2B2B2B2929292929292929292B6B6B6B6B6B6",
      INIT_5E => X"92929292929292929292B6B6B6B2B2B2B6B6B6B6B6B6B6929292B6B6B6B6B6B6",
      INIT_5F => X"B7B7B6B6B6B6B6B6B6B6B6B2B2B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B29292",
      INIT_60 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_61 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_62 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_63 => X"9696929696B6B6B7B7B7B6B6B6B6B6B6B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_64 => X"B6B6B6B6B6B6B6B2B6B6B6B6B6B6B6B6B2929292929292B6B6B6B6B6B6B6B6B6",
      INIT_65 => X"92929292B2B2B2B2B2B2B2B2B2B2B2B6B6B6B6B6B6B692929292B6B6B6B6B6B6",
      INIT_66 => X"9292B2B2B2B2B2B6B6B6B6B6B2B2B2B2B2B2B2B2B6B6B6B6B6B2B2B292929292",
      INIT_67 => X"B2B2B2B2B2B2B2B2B2B2B292B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2929292",
      INIT_68 => X"8D8D8D8D8D8D8D91919292B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_69 => X"696D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D8D",
      INIT_6A => X"6D6D6D6D6D6D6D8D8D91918D6D6D6D6D6D6D696D6D6D6969696D6D6D6D6D6969",
      INIT_6B => X"696969696969696969696969696969696969696969696969696969696969696D",
      INIT_6C => X"6969696969696969696969696969696969696969696969696969696969696969",
      INIT_6D => X"6D6D6D69696D6D6D6969696969696D6D6D6D6969696969696969696969696969",
      INIT_6E => X"FAFADADAD6D6D6B6B6B6B2B2B2B2B2B2B2B291918D6D6D6D6D6D6D6D6D696D6D",
      INIT_6F => X"FBFBFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFBFADADADAFA",
      INIT_70 => X"DADADAD6D6D6D6DADADADADAFAFAFADADADAFAFAFAFAFAFAFBFBFBFAFAFAFAFA",
      INIT_71 => X"B6B6B6B6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADADADADADADADADADA",
      INIT_72 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_73 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_74 => X"929292929292929296B6B696929292929292929696B6B6B696B6B6B6B6B6B6B6",
      INIT_75 => X"B6B6B6929292929292B6B6B6B6B6B6B6B69292929292B6B69292929292929292",
      INIT_76 => X"B6B6B6B6B6B6B6B2B2B2B2B2B2B2B2B292929292929292929292B2B6B6B6B6B6",
      INIT_77 => X"929292929292929292B2B6B6B2B2B2B2B6B6B6B6B6B69292929292B6B6B6B6B6",
      INIT_78 => X"B7B6B6B6B6B6B6B6B6B6B6B6B2B6B6B6B6B6B6B2B2B6B6B6B6B6B6B6B6929292",
      INIT_79 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_7A => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_7B => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_7C => X"9696969696B6B6B7B7B7B6B6B6B6B6B6B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_7D => X"B6B6B6B6B6B6B6B2B6B6B6B6B6B6B6B6B6B6929292B2B6B6B6B6B6B6B6B6B6B6",
      INIT_7E => X"92929292B2B2B2B2B2B2B2B2B292B2B2B6B6B6B6B6B292929292B6B6B6B6B6B6",
      INIT_7F => X"92B2B2B2B2B2B2B6B6B6B2B2B2B2B2B2B6B2B2B6B6B6B6B6B2B2B29292929292",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__86_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__86_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__86\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      I1 => addra(12),
      I2 => addra(10),
      I3 => addra(11),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__86_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__86\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      I1 => addrb(14),
      I2 => addrb(12),
      I3 => addrb(13),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__86_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized97\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized97\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized97\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized97\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__81_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__81_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B292",
      INIT_01 => X"6D6D8D8D8D8D919191929292B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_02 => X"69696D6D6D6D6D6D6D6D6D6D6D69696969696969696D6D6D6D6D6D6D6D6D6D6D",
      INIT_03 => X"6D6D6D6D6D6D8D8D8D8D8D6D6D6D6D6969696D6D6D6D6969696D6D6D6D6D6969",
      INIT_04 => X"6969696969696969696969696969696969696969696969696969696969696969",
      INIT_05 => X"6969696969696969696969696969696969696969696969696969696969696969",
      INIT_06 => X"6D6D6D696969696D69696969696D6D6D6D696969696969696969696969696969",
      INIT_07 => X"FAFADADADAD6D6D6D6B6B6B6B6B2B2B6B6B2B2918D8D6D6D6D6D6D6D6949696D",
      INIT_08 => X"FBFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFBFBFADADADADA",
      INIT_09 => X"DADADADADAD6DADADADADAFAFAFAFADADADAFAFAFAFAFAFBFBFBFBFBFBFAFBFB",
      INIT_0A => X"B6B6B6B6B6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADADADADADADADADA",
      INIT_0B => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_0C => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_0D => X"92929292929292929296B6B69292929292929296B6B6B6B696B6B6B6B6B6B6B6",
      INIT_0E => X"B6B6B2B2B29292B6B6B6B6B6B6B6B6B692929292929292929292929292929292",
      INIT_0F => X"B6B6B6B6B6B6B2B2B2B2B2B2B2B2B2B2B292929292929292929292B2B2B2B6B6",
      INIT_10 => X"929292929292929292B2B6B6B6B6B2B2B2B6B6B6B69292929292B2B2B6B6B6B6",
      INIT_11 => X"B7B6B6B6B692B6B6B6B6B6B6B6B6B6B6B6B6B6B2B2B2B6B6B6B6B6B6B2929292",
      INIT_12 => X"B7B7B7B7B7B7B7B7B7B7B7B7B6B7B7B7B7B7B7B7B7B7B6B6B7B7B7B7B7B7B7B7",
      INIT_13 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_14 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_15 => X"B69696B6B6B6B7B7B7B7B6B6B6B6B6B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_16 => X"B6B6B6B6B6B6B2B2B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B7B7B6B6B6B6",
      INIT_17 => X"92929292B2B2B2B2B2B2B2B29292929292B2B6B6B2B2929292B2B6B6B6B6B6B6",
      INIT_18 => X"B2B2B2B2B2B2B6B6B6B6B2B2B2B2B2B6B6B6B6B6B6B6B6B2B2B2929292929292",
      INIT_19 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_1A => X"6D6D8D8D8D9191919192929292B2B2B2B2B2B2B2B2B6B6B6B6B6B2B2B2B2B2B2",
      INIT_1B => X"6969696D6D6D6D696D6D6D6D6D6D6D6D696969696D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_1C => X"6D6D6D6D8D8D8D8D8D8D6D6D6D6D696969696D6D6D6D6D696D6D6D6D6D6D6969",
      INIT_1D => X"69696969696969696969696969696969696969696969696969696D6969696969",
      INIT_1E => X"6969696969696969696969696969696969696969696969696969696969696969",
      INIT_1F => X"6D6D6D6D6969696D69696969696D6D6D6D696969696969696969696969696969",
      INIT_20 => X"FAFADADADADADAD6D6D6D6B6B6B6B6B6B6B2B291918D8D6D6D6D6D694949696D",
      INIT_21 => X"FBFFFFFFFBFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFBFFFFFFFFFBFADADADAFA",
      INIT_22 => X"DADADADADADADADADADADAFAFAFAFAFADADAFAFAFAFAFAFBFBFBFBFBFBFBFBFB",
      INIT_23 => X"B6B6B6B6B6B6B6B6B6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADADADADADADADADA",
      INIT_24 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_25 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B696969696B6B6B6B6B6B6B6B6B6",
      INIT_26 => X"92929292929292929296B6B69292929292929296B6B6B6B696B6B6B6B6B6B6B6",
      INIT_27 => X"B2B2B2B2B2B2B6B6B6B6B6B6B6B6B6B692929292929292929292929292929292",
      INIT_28 => X"B6B6B6B6B6B6B6B2B2B2B2B2B2B2B2B2B2929292929292929292929292B2B2B2",
      INIT_29 => X"9292929292929292B2B6B6B6B6B6B2B2B2B2B6B6929292929292B2B2B6B6B6B6",
      INIT_2A => X"B7B7B6B6929296B6B6B6B6B6B6B6B6B6B6B6B6B2B2B2B6B6B6B6B6B6B2929292",
      INIT_2B => X"B7B7B7B7B7B7B7B7B7B7B6B6B6B6B6B6B7B7B7B7B7B7B6B6B6B6B7B7B7B7B7B7",
      INIT_2C => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B6B6B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_2D => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_2E => X"B6B6B6B6B6B7B7B7B7B6B6B6B6B6B6B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_2F => X"B6B6B6B2B2B2B2B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B7B7B7B7B6B6B6",
      INIT_30 => X"929292B2B2B2B2B2B2B2B2B292929292929292B2B2B2929292B2B6B6B6B6B6B6",
      INIT_31 => X"B2B2B2B2B2B2B6B6B6B2B2B2B2B2B6B6B6B6B6B6B6B6B2B2B2B2929292929292",
      INIT_32 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_33 => X"6D6D8D8D91919191919192929292B2B2B2B2B6B6B6B6B6B6B6B6B6B2B2B2B2B2",
      INIT_34 => X"6969696969696969696D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_35 => X"6D6D6D6D8D9191918D6D6D6D6D6D696969696D6D6D6D6D6D6D6D6D6D6D6D6969",
      INIT_36 => X"69696969696969696969696969696969696969696969696969696D6D6D6D6D6D",
      INIT_37 => X"6969696969696969696969696969696969696969696969696969696969696969",
      INIT_38 => X"6D6D6D6D6969696D6D6D6969696D6D6D6D69696969696969696969696969696D",
      INIT_39 => X"FBFAFADADADADADAD6D6D6D6B6B6B2B2B2B2919191918D6D6D6D6D6969696D6D",
      INIT_3A => X"FFFFFFFFFBFBFFFFFFFFFFFFFFFFFFFFFFFFFFFBFBFBFFFFFFFFFBFBFAFAFAFA",
      INIT_3B => X"DADADADADADADADADADAFAFAFAFAFAFADADADAFAFAFAFAFBFBFBFBFBFBFBFBFF",
      INIT_3C => X"B6B6B6B6B6B6B6B6B6B6D6D6D6D6D6D6D6D6D6D6D6D6DADADADADADADADADADA",
      INIT_3D => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_3E => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B696969696B6B6B6B6B6B6B6B6B6",
      INIT_3F => X"9292929292929292929296B692929292929296B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_40 => X"B2B2B2B2B2B2B6B6B6B6B6B6B6B6B6B69292929292929292B6B6B692B6B6B6B6",
      INIT_41 => X"B6B6B6B6B6B6B6B2B2B2B2B2B2B2B2B29292929292929292929292929292B2B2",
      INIT_42 => X"9292929292929292B2B6B6B6B6B6B292B2B6B6B692929292929292B2B6B6B6B6",
      INIT_43 => X"B7B7B6B6929296B6B6B6B6B6B6B6B6B6B6B6B6B2B2B2B2B6B6B6B6B292929292",
      INIT_44 => X"B7B7B7B7B7B7B7B7B6B6B6B6B6B6B6B6B6B7B7B7B7B6B6B6B6B6B6B6B7B7B7B7",
      INIT_45 => X"B7B7B7B7B7B7B7B7B7B796969696969696969696B6B7B7B7B7B7B7B7B7B7B7B7",
      INIT_46 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_47 => X"B6B6B6B6B6B7B7B7B7B6B6B6B6B6B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_48 => X"B6B6B2B2B292B2B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B7B7B7B7B7B6B6B6",
      INIT_49 => X"929292B2B2B2B2B2B2B2B2B29292929292929292929292B2B2B6B6B6B6B6B6B6",
      INIT_4A => X"B6B2B2B2B2B2B6B6B6B2B2B2B2B2B6B6B6B6B6B6B6B6B2B2B2B2929292929292",
      INIT_4B => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B6B6B6",
      INIT_4C => X"6D6D8D8D9191919191919192929292B2B2B2B6B6B6B6B6B6B6B6B6B2B2B2B2B2",
      INIT_4D => X"696D6D6D69696969696D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_4E => X"6D6D6D6D8D91918D6D6D6D6D6D6D696969696D6D6D6D6D69696D6D6D6D696969",
      INIT_4F => X"696969696969696969696969696969696969696969696969696D6D6D6D6D6D6D",
      INIT_50 => X"6969696969696969696969696969696969696969696969696969696969696969",
      INIT_51 => X"6D6D6D6D6969696D6D6D6D6D6D6D6D6D696969696969696969696969696D6D6D",
      INIT_52 => X"FBFAFADADADADADADAD6D6D6B6B6B6B2B291919191918D6D6D6D6D6D6D6D6D6D",
      INIT_53 => X"FFFFFFFFFFFBFBFFFFFFFFFFFFFFFFFFFFFFFFFFFBFBFFFFFFFFFBFBFBFBFBFB",
      INIT_54 => X"DADADADADADADADADADAFAFAFAFAFAFAFADAFAFAFAFAFAFBFBFBFFFFFFFFFFFF",
      INIT_55 => X"B6B6B6B6B6B6B6B6B6B6D6D6D6D6D6D6D6D6D6D6D6D6DADADADADADADADADADA",
      INIT_56 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_57 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B69696B6B6B6B6B6B6B6B6B6B6",
      INIT_58 => X"9696B6969292929292929696929292929292B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_59 => X"B2B2B2B2B2B2B6B6B6B6B6B6B6B6B6B29292929292929292B6B6B6B6B6B6B6B6",
      INIT_5A => X"B6B6B6B6B6B6B6B2B2B2B2B2B2B2B29292929292929292929292929292929292",
      INIT_5B => X"9292B2B2B29292B2B6B6B6B6B6B6B29292B6B6B29292929292929292B2B6B6B6",
      INIT_5C => X"B7B7B6B6B692B6B6B6B6B6B6B6B6B6B6B6B6B6B2B2B2B2B2B6B6B69292929292",
      INIT_5D => X"B7B7B7B7B7B7B7B6B6B6B6B6B6B6B6B6B6B6B7B7B7B6B6B6B6B6B6B6B7B7B7B7",
      INIT_5E => X"B7B7B7B7B7B7B7B796969692929292969696969696B6B7B7B7B7B7B7B7B7B7B7",
      INIT_5F => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_60 => X"B696B6B6B7B7B7B7B7B7B6B6B6B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_61 => X"B6B6B2B2B292B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B7B7B7B7B7B7B6B6B6",
      INIT_62 => X"9292B2B2B2B2B2B2B2B2B2B292929292929292929292B2B2B2B6B6B6B6B6B6B6",
      INIT_63 => X"B6B6B2B2B2B2B6B6B2B2B2B2B2B6B6B6B6B6B6B6B2B2B2B2B2B2929292929292",
      INIT_64 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B6B6B6B6",
      INIT_65 => X"6D6D8D8D9191919191919191929292B2B2B2B6B6B6B6B6B6B6B6B2B2B2B2B2B2",
      INIT_66 => X"696D6D6D696969696D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_67 => X"6D6D6D8D8D918D6D6D6D6D6D6D6D696969696D6D6D6D696969696D6D69696969",
      INIT_68 => X"6969696969696969696969696969696969696969696969696D6D6D6D6D6D6D6D",
      INIT_69 => X"6969696969696969696969696969696969696969696969696969696969696969",
      INIT_6A => X"6D6D696969696D6D6D6D6D6D6D6D6D6D6969696969696969696969696D6D6D6D",
      INIT_6B => X"FBFAFADADADADADADAD6D6D6D6D6B6B2B19191918D8D8D6D6D6D6D6D6D6D6D6D",
      INIT_6C => X"FFFFFFFFFFFBFBFFFBFFFFFFFFFFFFFFFFFFFFFFFBFBFBFFFFFFFFFBFBFBFFFF",
      INIT_6D => X"DADADADADADADADADAFAFAFAFAFAFAFAFAFAFAFAFAFAFBFBFBFBFFFFFFFFFFFF",
      INIT_6E => X"B6B6B6B6B6B6B6B6B6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADADADADADADADA",
      INIT_6F => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6D6D6D6",
      INIT_70 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_71 => X"B6B6B6B69292929292929296929292929296B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_72 => X"92B2B2B2B2B2B6B6B6B6B6B6B6B6B6929292929292929292B6B6B6B6B6B6B6B6",
      INIT_73 => X"B6B6B6B6B6B6B2B2B2B2B2B2B292929292929292929292929292929292929292",
      INIT_74 => X"92B2B6B6B6B2B6B6B6B6B6B6B6B6B6929292B6B2B292929292929292B2B2B2B6",
      INIT_75 => X"B7B7B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B2B2B2B2B2B6B29292929292",
      INIT_76 => X"B7B7B7B7B7B7B6B6B6B6B6B6B6B6B6B6B6B6B6B7B7B6B6B6B6B6B6B6B7B7B7B7",
      INIT_77 => X"B7B7B7B6969696969692929292929292929696969696B6B7B7B7B7B7B7B7B7B7",
      INIT_78 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_79 => X"969696B6B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_7A => X"B6B6B2B2B292B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B7B7B7B7B7B6B6B6",
      INIT_7B => X"9292B2B2B2B2B2B2B2B2B2B2B29292929292929292B2B2B2B2B6B6B6B6B6B6B6",
      INIT_7C => X"B6B6B2B2B2B2B2B2B2B2B2B2B2B6B6B6B6B6B6B2B2B2B2B2B2B2929292929292",
      INIT_7D => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B6B6B6B6B6",
      INIT_7E => X"6D6D8D8D919191919191919191929292B2B2B2B6B6B6B6B6B6B2B2B2B2B2B2B2",
      INIT_7F => X"696D6D6969696969696D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__81_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__81_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__81\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      I1 => addra(11),
      I2 => addra(10),
      I3 => addra(12),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__81_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__81\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      I1 => addrb(13),
      I2 => addrb(12),
      I3 => addrb(14),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__81_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized98\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized98\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized98\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized98\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__87_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__87_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"6D6D8D8D8D8D6D6D6D6D6D6D6D6D696949696D6D6D6D69696969696969696969",
      INIT_01 => X"69696969696969696969696D69696969696969696969696D6D6D6D6D6D6D6D6D",
      INIT_02 => X"6969696969696969696969696969696969696969696969696969696969696969",
      INIT_03 => X"6D6969696D6D6D6D6D6D6D6D6D6D6D6D696969696969696969696969696D6D6D",
      INIT_04 => X"FBFAFADADADADADADADAD6D6D6B6B6B2B191918D8D8D8D6D8D6D6D6D6D6D6D6D",
      INIT_05 => X"FFFFFFFFFFFBFBFBFBFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFBFBFBFFFF",
      INIT_06 => X"DADADADADADADADADAFAFAFAFAFAFAFAFAFAFAFAFAFAFBFBFBFBFFFFFFFFFFFF",
      INIT_07 => X"D6D6B6B6B6B6B6B6B6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADADADADADADADADA",
      INIT_08 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6D6D6D6D6",
      INIT_09 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_0A => X"B6B6B6B696929292929296969692929696B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_0B => X"9292B2B2B2B2B6B6B6B6B6B6B6B6B69292929292929292B6B6B6B6B6B6B6B6B6",
      INIT_0C => X"B6B6B6B6B6B2B2B2B2B2B2B2B2B2929292929292929292929292929292929292",
      INIT_0D => X"92B2B6B6B6B6B6B6B6B6B6B6B6B6B692929292B2B2B292929292929292B2B2B2",
      INIT_0E => X"B7B7B7B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B2B2B2B6B6B29292929292",
      INIT_0F => X"B7B7B7B7B7B7B6B6B6B6B6B6B6B6B6B6B6B6B6B7B7B7B6B6B6B6B6B7B7B7B7B7",
      INIT_10 => X"B7B7B796969696929292929292929292929696969696B6B7B7B7B7B7B7B7B7B7",
      INIT_11 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_12 => X"969696B6B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_13 => X"B6B6B2B2B2B2B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B7B7B7B6B6B696",
      INIT_14 => X"9292B2B2B2B2B2B2B2B2B2B2B292929292929292B2B2B2B2B2B6B6B6B6B6B6B6",
      INIT_15 => X"B6B2B2B2B2B2B2B292B2B2B2B2B6B6B6B2B2B2B2B2B2B2B2B2B2B29292929292",
      INIT_16 => X"B2B2B2B2B6B6B6B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B6B6B6B6",
      INIT_17 => X"6D6D8D8D8D919191919191919191929292B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_18 => X"6969696969696969696D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_19 => X"8D8D8D8D8D8D6D6D69696D6D6D6D69494969696D6D6969696969696969696969",
      INIT_1A => X"696969696969696969696D6D696969696969696969696D6D6D6D69696D6D6D6D",
      INIT_1B => X"6969696969696969696969696969696969696969696969696969696969696969",
      INIT_1C => X"6969696D6D6D6D6D6D6D6D6D6D6D6D6969696969696969696969696969696969",
      INIT_1D => X"FAFADADADADADADADADAD6D6B6B6B2B29191918D8D8D8D8D9191918D6D6D6D6D",
      INIT_1E => X"FFFFFFFFFBFBFBFBFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFBFFFFFF",
      INIT_1F => X"DADADADADADADADADAFAFAFAFAFAFAFAFAFAFAFAFAFBFBFBFBFBFFFFFFFFFFFF",
      INIT_20 => X"D6D6D6B6B6B6B6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADADADADADADADA",
      INIT_21 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6D6D6D6D6",
      INIT_22 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_23 => X"96B6B6B6B6929292929296B6B696B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_24 => X"9292B2B2B2B2B6B6B6B6B6B6B6B6B69292929292929292B6B6B692929292B6B6",
      INIT_25 => X"B2B6B6B6B2B2B2B2B2B2B2B2B2B2929292929292929292929292929292929292",
      INIT_26 => X"B2B6B6B6B6B6B6B6B6B6B6B6B6B6B692929292B6B6B6B29292929292929292B2",
      INIT_27 => X"B7B7B7B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B2B2B6B6B6B292929292",
      INIT_28 => X"B7B7B7B7B7B7B7B6B6B6B6B6B6B6B6B6B6B6B6B7B7B7B6B6B6B7B7B7B7B7B7B7",
      INIT_29 => X"B7B7B796969292929292929292929292969696969696B6B7B7B7B6B6B6B7B7B7",
      INIT_2A => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_2B => X"9696B6B6B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_2C => X"B6B6B6B6B2B2B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B7B7B6B6B6B696",
      INIT_2D => X"92B2B2B2B2B6B2B2B2B2B2B2B292B2B2B2B2B2B2B2B2B2B2B2B6B6B6B6B6B6B6",
      INIT_2E => X"B2B2B2B2B2B292929292B2B2B6B6B6B2B2B292B2B2B2B2B2B2B2B2B292929292",
      INIT_2F => X"B2B2B2B6B6B6B6B6B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B6B6B6B6",
      INIT_30 => X"6D6D6D8D8D8D8D91919191919191919192929292B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_31 => X"6969696969696969696D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_32 => X"8D8D8D8D8D6D6D6969696D6D6D6D69496969696D696969696969696969696969",
      INIT_33 => X"696969696969696969696D6D6D69696969696969696D6D6D6D6D696D6D6D6D6D",
      INIT_34 => X"6D6D6D6969696969696969696969696969696969696969696969696969696969",
      INIT_35 => X"6D6D6D6D6D6D6D6D6D6D6D6D6D696D69696969696969696D6969696969696969",
      INIT_36 => X"FBFADADADADADADAD6D6D6D6B6B2B1919191919191919191919191918D6D6D6D",
      INIT_37 => X"FFFFFFFFFBFBFBFBFBFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_38 => X"DADADADADADADADADAFAFAFAFAFAFAFAFAFAFAFAFAFBFBFBFBFBFFFBFBFBFFFF",
      INIT_39 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADADADADADADADA",
      INIT_3A => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6B6B6B6B6B6",
      INIT_3B => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_3C => X"9296B6B6B69692929296B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B696B6B6B6B6B6",
      INIT_3D => X"9292B2B2B2B2B292B2B2B6B6B6B6B2B292929292929292B6B692929292929292",
      INIT_3E => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2929292929292929292929292929292929292",
      INIT_3F => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B692929292B6B6B6B2929292929292929292",
      INIT_40 => X"B7B7B7B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B29292B2",
      INIT_41 => X"B7B7B7B7B7B7B7B6B6B6B6B6B6B6B6B6B6B6B6B7B7B6B6B6B6B7B7B7B7B7B7B7",
      INIT_42 => X"B7B7B6969292929292929292929292969696B6B6B6B6B7B7B7B7B6B6B6B7B7B7",
      INIT_43 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_44 => X"96B6B6B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_45 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B7B7B7B7B6B6B6B6",
      INIT_46 => X"92B2B2B2B6B6B6B2B2B2B2B2B2B6B6B6B6B6B6B6B6B6B2B2B2B6B6B6B6B6B6B6",
      INIT_47 => X"B2B2B2B2B2B292929292B2B6B6B6B6B2B2929292B2B2B2B2B2B2B2B2B2929292",
      INIT_48 => X"B6B6B6B6B6B6B6B6B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B6B6B6B6B6",
      INIT_49 => X"6D6D6D6D6D8D8D8D8D919191919191919191919292929292B2B2B2B2B2B6B6B6",
      INIT_4A => X"6969696969696969696D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_4B => X"8D8D8D8D6D6D6D696969696D6969696969696969696969696969696969696969",
      INIT_4C => X"696969696969696969696D6D6D6D6969696969696D6D6D6D6D6D6D6D6D6D6D8D",
      INIT_4D => X"6D6D6D6D69696969696969696969696969696969696969696969696969696969",
      INIT_4E => X"6D6D6D6D6D6D6D6D6D6D6D6D6D696D6D6D69696969696D6D6969696969696969",
      INIT_4F => X"FBFAFADADADADAD6D6D6B6B6B2B191919191919191919191919191918D6D6D6D",
      INIT_50 => X"FBFBFFFBFBFBFBFBFBFBFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"DADADADADADADADADAFAFAFAFAFAFAFAFAFAFAFAFAFBFBFBFBFBFBFBFBFBFBFB",
      INIT_52 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADADADADADADADA",
      INIT_53 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_54 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_55 => X"9292B6B6B696929292B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B696B6B6B6B6B6",
      INIT_56 => X"929292B2B2B292929292B2B2B2B2B6B2929292929292B6B6B692929292929292",
      INIT_57 => X"B2B2B2B2B2B2B2B2B2B2B2929292929292929292929292929292929292929292",
      INIT_58 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B692929292B6B6B6B2929292929292929292",
      INIT_59 => X"B7B7B7B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B69292B6",
      INIT_5A => X"B7B7B7B7B7B7B7B6B6B6B6B6B6B6B6B6B6B6B6B6B7B6B6B6B6B6B7B7B7B7B7B7",
      INIT_5B => X"B7B7B796929292929292929292929696B6B6B7B7B7B7B7B7B7B7B6B6B6B7B7B7",
      INIT_5C => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_5D => X"B6B6B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_5E => X"B6B6B6B6B6B6B2B2B2B2B2B2B6B6B6B6B6B6B6B6B7B7B7B7B7B7B7B7B7B6B6B6",
      INIT_5F => X"B2B2B2B2B6B6B6B2B2B2B2B2B2B6B6B6B6B6B6B6B6B6B2B292B6B6B6B6B6B6B6",
      INIT_60 => X"B2B2B2B2B2B2929292B2B2B6B6B6B2B2B2B2929292B2B2B2B2B2B2B2B29292B2",
      INIT_61 => X"B6B6B6B6B6B6B6B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B6B6B6B6B6",
      INIT_62 => X"6D6D6D6D6D6D8D8D8D8D8D91918D8D91919191929292929292B2B2B2B2B2B2B6",
      INIT_63 => X"696969696969696D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_64 => X"8D8D8D6D6D6D6D6D696969696969696969696969696969696969696D6D696969",
      INIT_65 => X"69696969696969696969696D6D6D6D696969696D6D6D6D6D6D6D6D6D6D6D8D8D",
      INIT_66 => X"6D6D6D6D6D6D6969696969696969696969696969696969696969696969696969",
      INIT_67 => X"6D6D6D6D6D6D6D6D6D6D6D6D6D696D6D6D69696969696D6D6969696969696969",
      INIT_68 => X"FBFAFADADADAD6D6D6B6B6B2B2B2B19191919191B2B29292919191918D6D6D6D",
      INIT_69 => X"FBFBFBFBFBFBFBFBFBFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"DADADADADADADADADAFAFAFAFAFAFAFAFAFAFAFAFBFBFBFBFBFBFBFBFBFBFBFB",
      INIT_6B => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADADADADADADADA",
      INIT_6C => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_6D => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_6E => X"9292B6B6B696929296B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_6F => X"9292929292B292929292929292B2B2B6929292929292B6B6B2B2929292929292",
      INIT_70 => X"B2B2B2B2B2B2B2B2929292929292929292929292929292929292929292929292",
      INIT_71 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B692929292B6B6B6B6929292929292929292",
      INIT_72 => X"B7B7B7B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6969696",
      INIT_73 => X"B7B7B7B7B7B7B7B7B6B6B6B6B6B6B6B6B6B6B6B6B6B69696B6B6B7B7B7B7B6B6",
      INIT_74 => X"B7B7B796929292929292929292969696B6B7B7B7B7B7B7B7B7B7B6B6B6B7B7B7",
      INIT_75 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_76 => X"B6B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_77 => X"B6B6B6B6B6B6B2B2B2B2B2B2B2B6B6B6B6B6B7B7B7B7B7B7B7B7B7B7B7B7B7B6",
      INIT_78 => X"B2B2B2B2B6B6B6B6B2B2B2B2B6B6B6B6B6B6B6B6B6B6B6B292B6B6B6B6B6B6B6",
      INIT_79 => X"B2B2B2B2B2B2B2B2B2B2B2B6B6B6B2B2B2B2B2929292B2B2B2B2B2929292B2B2",
      INIT_7A => X"B6B6B6B6B6B6B6B2B2B2B2B2B2B6B6B6B6B2B2B2B2B2B2B2B2B2B6B6B6B6B6B6",
      INIT_7B => X"6D6D6D6D6D6D6D8D8D8D8D8D8D8D8D8D8D8D9191929292929292B2B2B2B2B2B2",
      INIT_7C => X"696969696D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_7D => X"8D8D6D6D6D6D6D6D6D69696969696969696969696969696969696D6D6D696969",
      INIT_7E => X"6969696969696969696969696D6D6D6D69696D6D6D6D6D6D6D6D6D6D8D8D8D8D",
      INIT_7F => X"6D6D6D6D6D6D6969696969696969696969696969696969696969696969696969",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__87_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__87_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__87\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      I1 => addra(12),
      I2 => addra(10),
      I3 => addra(11),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__87_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__87\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      I1 => addrb(14),
      I2 => addrb(12),
      I3 => addrb(13),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__87_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized99\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized99\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized99\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized99\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__11_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__11_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"8D8D8D8D8D8D8D8D6D6D6D6D696D6D6D6D6969696D6D6D696969696969696969",
      INIT_01 => X"FBFAFADADADADAD6D6D6B6B6B6B6B6B6B2B2B2B2B2B2B2929291918D8D6D6D6D",
      INIT_02 => X"FBFBFBFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB",
      INIT_03 => X"DADADADADADADADAFAFAFAFAFAFAFAFAFAFAFAFAFAFBFBFFFFFFFFFFFBFBFBFB",
      INIT_04 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADADADADADADADADADA",
      INIT_05 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6",
      INIT_06 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_07 => X"92929296929292929292B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_08 => X"9292929292B6929292929292B6B6B292B29292929292B2B2B2B29292B2B2B2B2",
      INIT_09 => X"B2B2B29292929292929292929292929292929292929292929292929292929292",
      INIT_0A => X"B6B6B69696B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B2929292929292929292",
      INIT_0B => X"B7B7B7B7B7B6B6B6B6B6B696B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_0C => X"B7B7B7B7B7B7B7B7B6B6B6B6B6B6B696969696B6B6B6B6B6B6B6B7B7B7B7B6B6",
      INIT_0D => X"B7B7B796929292929292929292969696B6B6B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_0E => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_0F => X"B7B7B7B7B7B7B7B7B6B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_10 => X"B6B6B6B6B6B6B2B2B2B2B2B2B2B6B6B6B6B6B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_11 => X"B2B2B2B2B2B6B6B6B2B2B2B6B6B6B6B6B6B6B6B6B6B6B6B6B2B6B6B6B6B6B6B6",
      INIT_12 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B292B2B2B2B2B29292929292B2",
      INIT_13 => X"B6B6B6B6B6B6B6B6B6B2B2B2B2B6B6B6B6B2B2B2B2B2B2B2B2B2B6B6B6B6B6B6",
      INIT_14 => X"6D6D6D6D6D6D6D6D6D8D8D8D8D8D8D8D8D91919292929292929292B2B2B2B2B2",
      INIT_15 => X"696969696D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_16 => X"6D6D6D6D6D6D6D6D6D69696969496969696969696969696969696D6D6D696969",
      INIT_17 => X"696969694969696969696969696D6D6D6D6D6D6D6D6D6D6D6D6D6D8D8D91918D",
      INIT_18 => X"6D6D6D6D6D6D6D69696969696969696969696969696969696969696969696969",
      INIT_19 => X"8D9191918D8D8D6D6D6D6D6969696D6D6D69696969696969696D6D6969696969",
      INIT_1A => X"FAFAFAFAFAFADADADAD6D6D6D6D6D6B6B6B6B2B2B2B2B29292919191918D8D8D",
      INIT_1B => X"FBFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFB",
      INIT_1C => X"DADADADADADADADAFAFAFAFAFAFAFAFAFAFAFAFAFAFBFBFFFFFFFFFFFFFBFBFB",
      INIT_1D => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADADADADADADADADADA",
      INIT_1E => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6D6",
      INIT_1F => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_20 => X"9292929292929292929296B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_21 => X"9292929292B69292929292B6B6B69292929292929292B2B2B2B29292B2B2B2B2",
      INIT_22 => X"B6B6B29292929292929292929292929292929292929292929292929292929292",
      INIT_23 => X"9696969696B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B2929292929292929292",
      INIT_24 => X"B7B7B7B7B7B7B6B6B6B6B696B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B69696",
      INIT_25 => X"B7B7B7B7B7B7B7B6B6969696B6B6B696969696B6B6B6B6B6B6B6B7B7B7B6B6B6",
      INIT_26 => X"B7B7B79692929292929292929296969696B6B6B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_27 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_28 => X"B7B7B7B7B7B7B7B7B6B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_29 => X"B6B6B6B6B6B6B2B2B2B2B2B2B6B6B6B6B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_2A => X"B2B29292B2B2B6B6B2B2B2B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_2B => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B29292B2B6B2B29292929292B2",
      INIT_2C => X"B6B6B6B6B6B6B6B6B6B6B2B2B2B6B6B6B6B2B2B2B2B2B2B2B2B6B6B6B6B6B6B2",
      INIT_2D => X"6D6D6D6D6D6D6D6D6D6D6D6D8D8D8D8D919192929292929292929292B2B2B2B6",
      INIT_2E => X"696969696D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_2F => X"6D6D6D6D6D6D6D6D6D6969696969696969696969696969696969696D6D696969",
      INIT_30 => X"69696949494969696969696969696D6D6D6D6D6D6D6D6D6D6D6D6D8D8D918D8D",
      INIT_31 => X"69696969696D6D6D69696969696969696969696969696969696D6D6969696969",
      INIT_32 => X"919191918D8D8D6D6D6D6D696969696D6D6969696969696D6D6D6D6D69696969",
      INIT_33 => X"FAFAFAFAFAFAFAFADADADADADAD6D6B6B6B6B6B6B2B2B2B29292919191919191",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB",
      INIT_35 => X"DADADADADADADADADAFAFAFAFAFAFAFAFAFAFAFAFAFBFBFFFFFFFFFFFFFFFBFB",
      INIT_36 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADADADADADADADADA",
      INIT_37 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6D6",
      INIT_38 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_39 => X"9292969692929292929292B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_3A => X"9292929292B692929292B6B6B6B69292929292929292B2B2B2B2B292B2B2B2B2",
      INIT_3B => X"B6B6B69292929292929292929292929292929292929292929292929292929292",
      INIT_3C => X"9696969696B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B2929292929292929292",
      INIT_3D => X"B7B7B7B7B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B69696969696",
      INIT_3E => X"B7B7B7B7B7B7B7B69696969696B6969696B6B6B6B6B6B6B6B6B6B7B7B7B6B6B6",
      INIT_3F => X"B7B7B7979292929292939392929696969696B6B6B6B7B7B7B7B7B7B7B7B7B7B7",
      INIT_40 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_41 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_42 => X"B6B6B6B6B6B6B6B2B2B2B2B6B6B6B6B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B6B6",
      INIT_43 => X"9292929292B2B2B29292B2B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_44 => X"B2B2B2B2B2B2B2B6B6B6B6B2B2B2B2B2B2B2B2929292B2B6B6B29292929292B2",
      INIT_45 => X"B6B6B6B6B6B6B6B6B6B6B2B2B2B2B2B2B2B2B2B2B2B2B2B6B6B6B6B6B6B6B6B2",
      INIT_46 => X"6D6D6D6D6D8D8D6D6D6D6D6D6D8D8D9292929292929292929292929292B2B6B6",
      INIT_47 => X"696969696D6D69696D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_48 => X"6D6D6D6D6D6D6D6D6D6969696969696969696969696969696969696969696969",
      INIT_49 => X"696969694949696969696969696D6D6D6D6D6D6D6D6D6D6D6D6D8D8D8D8D8D6D",
      INIT_4A => X"696969696969696D69696969696969696969696969696969696D6D6969696969",
      INIT_4B => X"9191918D8D8D6D6D6D6D6D6969696969696D6D696969696D6D6D6D6D6D696969",
      INIT_4C => X"FAFAFAFAFAFAFAFADADADADADADAD6D6B6B6B6B6B6B2B2B2B292929291919191",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"DADADADADADADADADAFAFAFAFAFAFAFAFAFAFAFAFAFBFBFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADADADADADADADADA",
      INIT_50 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6D6",
      INIT_51 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_52 => X"9292929292929292929292B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_53 => X"92929292929292B6B6B6B6B6B6B69292929292929292B2B2B2B2B29292B2B2B2",
      INIT_54 => X"B6B6B69292929292929292929292929292929292929292929292929292929292",
      INIT_55 => X"969696969696B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6929292929292929292",
      INIT_56 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6969696969696",
      INIT_57 => X"B7B7B7B7B7B7B7B6969692969696969696B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_58 => X"B7B7B7979692929397979797969696969696969696B6B7B7B7B7B7B7B7B7B7B7",
      INIT_59 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_5A => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_5B => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B6B6B6",
      INIT_5C => X"929292929292B2B2929292B2B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_5D => X"B2B2B2B2B2B2B6B6B6B6B6B2B2B2B2B2B29292929292B2B6B6B292929292B2B2",
      INIT_5E => X"B6B6B6B6B6B6B6B6B6B6B2B2B2B2B2B2B2B2B2B6B6B6B6B6B6B6B6B6B6B6B2B2",
      INIT_5F => X"6D6D6D6D6D8D6D6D6D6D6D6D8D8D8D918D8D8D8D91929292929292B2B2B2B2B6",
      INIT_60 => X"696969696D696969696D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_61 => X"69696D6D6D6D6D6D696969696969696969696969696969696969696969696969",
      INIT_62 => X"696969694949696969696969696D6D6D6D6D6D6D6D6D6D6D6D8D8D8D8D8D6D6D",
      INIT_63 => X"696969696969696969696969696969696969696969696969696D6D6969696969",
      INIT_64 => X"91918D6D6D6D6D6D6D6D6D6D69696969696D6D696969696D6D6D6D6D6D696969",
      INIT_65 => X"FBFAFAFAFAFAFAFAFADADADADADADAD6D6B6B6B6B6B6B2B2B2B2B2B292929191",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"DADADADADADADADADADAFAFAFAFAFAFAFAFAFAFAFAFBFBFBFFFFFFFFFFFFFFFF",
      INIT_68 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADADADADADADADADA",
      INIT_69 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6D6",
      INIT_6A => X"B6B6B6B696969696B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_6B => X"B29292929292929292929292B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_6C => X"92929292929292B6B6B6B6B6B6B69292929292929292B2B2B2B2B2B2B2B2B2B2",
      INIT_6D => X"B6B6B69292929292929292929292929292929292929292929292929292929292",
      INIT_6E => X"929292969696B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6929292929292929292",
      INIT_6F => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B696969696969292",
      INIT_70 => X"B7B7B7B7B7B7B7B696969292969696969696B6B69696969696B6B6B6B6B6B6B6",
      INIT_71 => X"B7B7B797979697979797B79797B69696929292929696B6B7B7B7B7B7B7B7B7B7",
      INIT_72 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_73 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_74 => X"B7B7B6B6B6B6B6B6B6B6B6B6B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B6B6B6",
      INIT_75 => X"929292929292929292929292B2B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B7",
      INIT_76 => X"B2B2B2B6B6B6B6B6B6B6B6B2B2B2B2B2B29292929292B2B6B6B2B2B2B2B2B2B2",
      INIT_77 => X"B6B6B6B6B6B6B6B6B6B6B2B2B2B2B2B6B6B6B6B6B6B6B6B6B6B6B6B6B6B2B2B2",
      INIT_78 => X"6D6D6D6D6D6D6D6D6D8D8D8D8D8D8D8D8D6D6D8D91929292B2B2B2B2B2B2B2B2",
      INIT_79 => X"6969696D6D696969696D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_7A => X"69696D6D6D696969696969696969696969696969696969696969696969696969",
      INIT_7B => X"696969694949696969696969696D6D6D6D6D6D6D6D6D6D8D8D8D8D8D6D6D6D6D",
      INIT_7C => X"4969696969696969696969696969696969696969696969696969696969696969",
      INIT_7D => X"918D6D6D6D6D6D6D6D6D6D6D6969696969696D696969696D6D6D6D6D6D6D6969",
      INIT_7E => X"FFFBFBFBFBFBFAFAFADADADADADADADAD6D6B6B6B6B6B6B6B6B6B6B2B2929291",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__11_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__11_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      I1 => addra(11),
      I2 => addra(10),
      I3 => addra(12),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__11_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      I1 => addrb(13),
      I2 => addrb(12),
      I3 => addrb(14),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__11_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_0_blk_mem_gen_prim_width is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_gen_0_blk_mem_gen_prim_width : entity is "blk_mem_gen_prim_width";
end blk_mem_gen_0_blk_mem_gen_prim_width;

architecture STRUCTURE of blk_mem_gen_0_blk_mem_gen_prim_width is
begin
\prim_init.ram\: entity work.blk_mem_gen_0_blk_mem_gen_prim_wrapper_init
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(12 downto 0) => addra(12 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized0\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    addra_11_sp_1 : out STD_LOGIC;
    addrb_13_sp_1 : out STD_LOGIC;
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 18 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized0\ is
  signal addra_11_sn_1 : STD_LOGIC;
  signal addrb_13_sn_1 : STD_LOGIC;
begin
  addra_11_sp_1 <= addra_11_sn_1;
  addrb_13_sp_1 <= addrb_13_sn_1;
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized0\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      addra(16 downto 0) => addra(16 downto 0),
      addra_11_sp_1 => addra_11_sn_1,
      addrb(18 downto 0) => addrb(18 downto 0),
      addrb_13_sp_1 => addrb_13_sn_1,
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized1\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized1\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized1\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized1\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized1\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(12 downto 0) => addra(12 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized10\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    addra_12_sp_1 : out STD_LOGIC;
    addrb_14_sp_1 : out STD_LOGIC;
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 18 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized10\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized10\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized10\ is
  signal addra_12_sn_1 : STD_LOGIC;
  signal addrb_14_sn_1 : STD_LOGIC;
begin
  addra_12_sp_1 <= addra_12_sn_1;
  addrb_14_sp_1 <= addrb_14_sn_1;
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized10\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      addra(16 downto 0) => addra(16 downto 0),
      addra_12_sp_1 => addra_12_sn_1,
      addrb(18 downto 0) => addrb(18 downto 0),
      addrb_14_sp_1 => addrb_14_sn_1,
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized100\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    addra_13_sp_1 : out STD_LOGIC;
    addrb_15_sp_1 : out STD_LOGIC;
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 18 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized100\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized100\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized100\ is
  signal addra_13_sn_1 : STD_LOGIC;
  signal addrb_15_sn_1 : STD_LOGIC;
begin
  addra_13_sp_1 <= addra_13_sn_1;
  addrb_15_sp_1 <= addrb_15_sn_1;
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized100\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      addra(16 downto 0) => addra(16 downto 0),
      addra_13_sp_1 => addra_13_sn_1,
      addrb(18 downto 0) => addrb(18 downto 0),
      addrb_15_sp_1 => addrb_15_sn_1,
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized101\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized101\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized101\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized101\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized101\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(12 downto 0) => addra(12 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized102\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    addra_13_sp_1 : out STD_LOGIC;
    addrb_15_sp_1 : out STD_LOGIC;
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 18 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized102\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized102\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized102\ is
  signal addra_13_sn_1 : STD_LOGIC;
  signal addrb_15_sn_1 : STD_LOGIC;
begin
  addra_13_sp_1 <= addra_13_sn_1;
  addrb_15_sp_1 <= addrb_15_sn_1;
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized102\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      addra(16 downto 0) => addra(16 downto 0),
      addra_13_sp_1 => addra_13_sn_1,
      addrb(18 downto 0) => addrb(18 downto 0),
      addrb_15_sp_1 => addrb_15_sn_1,
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized103\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized103\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized103\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized103\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized103\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(12 downto 0) => addra(12 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized104\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized104\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized104\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized104\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized104\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(12 downto 0) => addra(12 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized105\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized105\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized105\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized105\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized105\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(12 downto 0) => addra(12 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized106\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized106\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized106\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized106\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized106\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(12 downto 0) => addra(12 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized107\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized107\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized107\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized107\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized107\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(12 downto 0) => addra(12 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized108\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized108\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized108\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized108\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized108\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(12 downto 0) => addra(12 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized109\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized109\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized109\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized109\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized109\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(12 downto 0) => addra(12 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized11\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized11\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized11\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized11\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized11\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(12 downto 0) => addra(12 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized110\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized110\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized110\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized110\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized110\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(12 downto 0) => addra(12 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized111\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized111\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized111\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized111\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized111\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(12 downto 0) => addra(12 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized112\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    addra_11_sp_1 : out STD_LOGIC;
    addrb_13_sp_1 : out STD_LOGIC;
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 18 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized112\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized112\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized112\ is
  signal addra_11_sn_1 : STD_LOGIC;
  signal addrb_13_sn_1 : STD_LOGIC;
begin
  addra_11_sp_1 <= addra_11_sn_1;
  addrb_13_sp_1 <= addrb_13_sn_1;
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized112\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      addra(16 downto 0) => addra(16 downto 0),
      addra_11_sp_1 => addra_11_sn_1,
      addrb(18 downto 0) => addrb(18 downto 0),
      addrb_13_sp_1 => addrb_13_sn_1,
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized113\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized113\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized113\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized113\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized113\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(12 downto 0) => addra(12 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized114\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    addra_11_sp_1 : out STD_LOGIC;
    addrb_13_sp_1 : out STD_LOGIC;
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 18 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized114\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized114\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized114\ is
  signal addra_11_sn_1 : STD_LOGIC;
  signal addrb_13_sn_1 : STD_LOGIC;
begin
  addra_11_sp_1 <= addra_11_sn_1;
  addrb_13_sp_1 <= addrb_13_sn_1;
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized114\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      addra(16 downto 0) => addra(16 downto 0),
      addra_11_sp_1 => addra_11_sn_1,
      addrb(18 downto 0) => addrb(18 downto 0),
      addrb_13_sp_1 => addrb_13_sn_1,
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized115\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    addra_11_sp_1 : out STD_LOGIC;
    addrb_13_sp_1 : out STD_LOGIC;
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 18 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized115\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized115\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized115\ is
  signal addra_11_sn_1 : STD_LOGIC;
  signal addrb_13_sn_1 : STD_LOGIC;
begin
  addra_11_sp_1 <= addra_11_sn_1;
  addrb_13_sp_1 <= addrb_13_sn_1;
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized115\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      addra(16 downto 0) => addra(16 downto 0),
      addra_11_sp_1 => addra_11_sn_1,
      addrb(18 downto 0) => addrb(18 downto 0),
      addrb_13_sp_1 => addrb_13_sn_1,
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized116\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clkb : in STD_LOGIC;
    clka : in STD_LOGIC;
    enb : in STD_LOGIC;
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized116\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized116\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized116\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized116\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\,
      DOADO(7 downto 0) => DOADO(7 downto 0),
      addra(12 downto 0) => addra(12 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized12\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    addra_13_sp_1 : out STD_LOGIC;
    addrb_15_sp_1 : out STD_LOGIC;
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 18 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized12\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized12\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized12\ is
  signal addra_13_sn_1 : STD_LOGIC;
  signal addrb_15_sn_1 : STD_LOGIC;
begin
  addra_13_sp_1 <= addra_13_sn_1;
  addrb_15_sp_1 <= addrb_15_sn_1;
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized12\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      addra(16 downto 0) => addra(16 downto 0),
      addra_13_sp_1 => addra_13_sn_1,
      addrb(18 downto 0) => addrb(18 downto 0),
      addrb_15_sp_1 => addrb_15_sn_1,
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized13\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized13\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized13\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized13\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized13\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(12 downto 0) => addra(12 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized14\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    addra_13_sp_1 : out STD_LOGIC;
    addrb_15_sp_1 : out STD_LOGIC;
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 18 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized14\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized14\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized14\ is
  signal addra_13_sn_1 : STD_LOGIC;
  signal addrb_15_sn_1 : STD_LOGIC;
begin
  addra_13_sp_1 <= addra_13_sn_1;
  addrb_15_sp_1 <= addrb_15_sn_1;
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized14\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      addra(16 downto 0) => addra(16 downto 0),
      addra_13_sp_1 => addra_13_sn_1,
      addrb(18 downto 0) => addrb(18 downto 0),
      addrb_15_sp_1 => addrb_15_sn_1,
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized15\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized15\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized15\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized15\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized15\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(12 downto 0) => addra(12 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized16\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized16\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized16\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized16\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized16\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(12 downto 0) => addra(12 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized17\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized17\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized17\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized17\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized17\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(12 downto 0) => addra(12 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized18\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized18\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized18\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized18\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized18\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(12 downto 0) => addra(12 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized19\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized19\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized19\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized19\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized19\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(12 downto 0) => addra(12 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized2\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    addra_11_sp_1 : out STD_LOGIC;
    addrb_13_sp_1 : out STD_LOGIC;
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 18 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized2\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized2\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized2\ is
  signal addra_11_sn_1 : STD_LOGIC;
  signal addrb_13_sn_1 : STD_LOGIC;
begin
  addra_11_sp_1 <= addra_11_sn_1;
  addrb_13_sp_1 <= addrb_13_sn_1;
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized2\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      addra(16 downto 0) => addra(16 downto 0),
      addra_11_sp_1 => addra_11_sn_1,
      addrb(18 downto 0) => addrb(18 downto 0),
      addrb_13_sp_1 => addrb_13_sn_1,
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized20\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized20\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized20\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized20\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized20\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(12 downto 0) => addra(12 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized21\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized21\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized21\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized21\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized21\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(12 downto 0) => addra(12 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized22\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized22\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized22\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized22\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized22\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(12 downto 0) => addra(12 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized23\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized23\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized23\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized23\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized23\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(12 downto 0) => addra(12 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized24\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized24\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized24\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized24\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized24\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(12 downto 0) => addra(12 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized25\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized25\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized25\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized25\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized25\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(12 downto 0) => addra(12 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized26\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized26\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized26\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized26\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized26\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(12 downto 0) => addra(12 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized27\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized27\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized27\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized27\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized27\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(12 downto 0) => addra(12 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized28\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized28\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized28\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized28\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized28\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(12 downto 0) => addra(12 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized29\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized29\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized29\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized29\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized29\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(12 downto 0) => addra(12 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized3\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized3\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized3\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized3\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized3\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(12 downto 0) => addra(12 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized30\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized30\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized30\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized30\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized30\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(12 downto 0) => addra(12 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized31\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized31\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized31\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized31\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized31\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(12 downto 0) => addra(12 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized32\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized32\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized32\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized32\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized32\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(12 downto 0) => addra(12 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized33\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized33\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized33\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized33\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized33\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(12 downto 0) => addra(12 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized34\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized34\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized34\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized34\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized34\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(12 downto 0) => addra(12 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized35\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized35\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized35\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized35\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized35\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(12 downto 0) => addra(12 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized36\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized36\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized36\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized36\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized36\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(12 downto 0) => addra(12 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized37\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized37\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized37\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized37\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized37\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(12 downto 0) => addra(12 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized38\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized38\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized38\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized38\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized38\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(12 downto 0) => addra(12 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized39\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized39\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized39\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized39\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized39\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(12 downto 0) => addra(12 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized4\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized4\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized4\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized4\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized4\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(12 downto 0) => addra(12 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized40\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized40\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized40\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized40\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized40\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(12 downto 0) => addra(12 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized41\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized41\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized41\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized41\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized41\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(12 downto 0) => addra(12 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized42\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized42\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized42\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized42\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized42\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(12 downto 0) => addra(12 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized43\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized43\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized43\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized43\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized43\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(12 downto 0) => addra(12 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized44\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized44\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized44\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized44\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized44\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(12 downto 0) => addra(12 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized45\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized45\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized45\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized45\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized45\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(12 downto 0) => addra(12 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized46\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized46\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized46\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized46\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized46\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(12 downto 0) => addra(12 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized47\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized47\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized47\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized47\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized47\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(12 downto 0) => addra(12 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized48\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized48\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized48\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized48\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized48\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(12 downto 0) => addra(12 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized49\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized49\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized49\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized49\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized49\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(12 downto 0) => addra(12 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized5\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized5\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized5\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized5\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized5\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(12 downto 0) => addra(12 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized50\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized50\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized50\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized50\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized50\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(12 downto 0) => addra(12 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized51\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized51\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized51\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized51\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized51\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(12 downto 0) => addra(12 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized52\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized52\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized52\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized52\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized52\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(12 downto 0) => addra(12 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized53\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized53\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized53\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized53\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized53\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(12 downto 0) => addra(12 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized54\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized54\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized54\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized54\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized54\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(12 downto 0) => addra(12 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized55\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized55\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized55\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized55\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized55\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(12 downto 0) => addra(12 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized56\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized56\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized56\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized56\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized56\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(12 downto 0) => addra(12 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized57\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized57\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized57\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized57\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized57\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(12 downto 0) => addra(12 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized58\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized58\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized58\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized58\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized58\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(12 downto 0) => addra(12 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized59\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized59\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized59\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized59\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized59\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(12 downto 0) => addra(12 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized6\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized6\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized6\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized6\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized6\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(12 downto 0) => addra(12 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized60\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized60\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized60\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized60\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized60\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(12 downto 0) => addra(12 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized61\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized61\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized61\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized61\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized61\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(12 downto 0) => addra(12 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized62\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized62\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized62\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized62\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized62\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(12 downto 0) => addra(12 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized63\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized63\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized63\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized63\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized63\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(12 downto 0) => addra(12 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized64\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized64\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized64\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized64\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized64\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(12 downto 0) => addra(12 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized65\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized65\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized65\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized65\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized65\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(12 downto 0) => addra(12 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized66\ is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized66\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized66\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized66\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized66\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      DOBDO(7 downto 0) => DOBDO(7 downto 0),
      addra(12 downto 0) => addra(12 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized67\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized67\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized67\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized67\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized67\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(12 downto 0) => addra(12 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized68\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized68\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized68\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized68\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized68\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(12 downto 0) => addra(12 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized69\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized69\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized69\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized69\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized69\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(12 downto 0) => addra(12 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized7\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized7\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized7\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized7\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized7\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(12 downto 0) => addra(12 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized70\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized70\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized70\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized70\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized70\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(12 downto 0) => addra(12 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized71\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized71\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized71\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized71\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized71\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(12 downto 0) => addra(12 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized72\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized72\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized72\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized72\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized72\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(12 downto 0) => addra(12 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized73\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized73\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized73\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized73\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized73\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(12 downto 0) => addra(12 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized74\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized74\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized74\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized74\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized74\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(12 downto 0) => addra(12 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized75\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized75\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized75\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized75\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized75\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(12 downto 0) => addra(12 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized76\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized76\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized76\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized76\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized76\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(12 downto 0) => addra(12 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized77\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized77\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized77\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized77\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized77\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(12 downto 0) => addra(12 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized78\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized78\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized78\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized78\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized78\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(12 downto 0) => addra(12 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized79\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized79\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized79\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized79\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized79\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(12 downto 0) => addra(12 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized8\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    addra_12_sp_1 : out STD_LOGIC;
    addrb_14_sp_1 : out STD_LOGIC;
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 18 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized8\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized8\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized8\ is
  signal addra_12_sn_1 : STD_LOGIC;
  signal addrb_14_sn_1 : STD_LOGIC;
begin
  addra_12_sp_1 <= addra_12_sn_1;
  addrb_14_sp_1 <= addrb_14_sn_1;
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized8\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      addra(16 downto 0) => addra(16 downto 0),
      addra_12_sp_1 => addra_12_sn_1,
      addrb(18 downto 0) => addrb(18 downto 0),
      addrb_14_sp_1 => addrb_14_sn_1,
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized80\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized80\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized80\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized80\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized80\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(12 downto 0) => addra(12 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized81\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized81\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized81\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized81\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized81\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(12 downto 0) => addra(12 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized82\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized82\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized82\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized82\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized82\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(12 downto 0) => addra(12 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized83\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized83\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized83\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized83\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized83\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(12 downto 0) => addra(12 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized84\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized84\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized84\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized84\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized84\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(12 downto 0) => addra(12 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized85\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized85\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized85\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized85\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized85\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(12 downto 0) => addra(12 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized86\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    addra_11_sp_1 : out STD_LOGIC;
    addrb_13_sp_1 : out STD_LOGIC;
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 18 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized86\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized86\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized86\ is
  signal addra_11_sn_1 : STD_LOGIC;
  signal addrb_13_sn_1 : STD_LOGIC;
begin
  addra_11_sp_1 <= addra_11_sn_1;
  addrb_13_sp_1 <= addrb_13_sn_1;
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized86\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      addra(16 downto 0) => addra(16 downto 0),
      addra_11_sp_1 => addra_11_sn_1,
      addrb(18 downto 0) => addrb(18 downto 0),
      addrb_13_sp_1 => addrb_13_sn_1,
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized87\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized87\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized87\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized87\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized87\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(12 downto 0) => addra(12 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized88\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    addra_11_sp_1 : out STD_LOGIC;
    addrb_13_sp_1 : out STD_LOGIC;
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 18 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized88\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized88\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized88\ is
  signal addra_11_sn_1 : STD_LOGIC;
  signal addrb_13_sn_1 : STD_LOGIC;
begin
  addra_11_sp_1 <= addra_11_sn_1;
  addrb_13_sp_1 <= addrb_13_sn_1;
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized88\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      addra(16 downto 0) => addra(16 downto 0),
      addra_11_sp_1 => addra_11_sn_1,
      addrb(18 downto 0) => addrb(18 downto 0),
      addrb_13_sp_1 => addrb_13_sn_1,
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized89\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized89\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized89\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized89\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized89\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(12 downto 0) => addra(12 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized9\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized9\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized9\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized9\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized9\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(12 downto 0) => addra(12 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized90\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    addra_11_sp_1 : out STD_LOGIC;
    addrb_13_sp_1 : out STD_LOGIC;
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 18 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized90\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized90\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized90\ is
  signal addra_11_sn_1 : STD_LOGIC;
  signal addrb_13_sn_1 : STD_LOGIC;
begin
  addra_11_sp_1 <= addra_11_sn_1;
  addrb_13_sp_1 <= addrb_13_sn_1;
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized90\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      addra(16 downto 0) => addra(16 downto 0),
      addra_11_sp_1 => addra_11_sn_1,
      addrb(18 downto 0) => addrb(18 downto 0),
      addrb_13_sp_1 => addrb_13_sn_1,
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized91\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized91\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized91\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized91\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized91\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(12 downto 0) => addra(12 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized92\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    addra_11_sp_1 : out STD_LOGIC;
    addrb_13_sp_1 : out STD_LOGIC;
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 18 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized92\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized92\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized92\ is
  signal addra_11_sn_1 : STD_LOGIC;
  signal addrb_13_sn_1 : STD_LOGIC;
begin
  addra_11_sp_1 <= addra_11_sn_1;
  addrb_13_sp_1 <= addrb_13_sn_1;
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized92\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      addra(16 downto 0) => addra(16 downto 0),
      addra_11_sp_1 => addra_11_sn_1,
      addrb(18 downto 0) => addrb(18 downto 0),
      addrb_13_sp_1 => addrb_13_sn_1,
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized93\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized93\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized93\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized93\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized93\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(12 downto 0) => addra(12 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized94\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    addra_11_sp_1 : out STD_LOGIC;
    addrb_13_sp_1 : out STD_LOGIC;
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 18 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized94\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized94\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized94\ is
  signal addra_11_sn_1 : STD_LOGIC;
  signal addrb_13_sn_1 : STD_LOGIC;
begin
  addra_11_sp_1 <= addra_11_sn_1;
  addrb_13_sp_1 <= addrb_13_sn_1;
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized94\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      addra(16 downto 0) => addra(16 downto 0),
      addra_11_sp_1 => addra_11_sn_1,
      addrb(18 downto 0) => addrb(18 downto 0),
      addrb_13_sp_1 => addrb_13_sn_1,
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized95\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized95\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized95\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized95\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized95\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(12 downto 0) => addra(12 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized96\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized96\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized96\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized96\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized96\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(12 downto 0) => addra(12 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized97\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized97\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized97\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized97\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized97\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(12 downto 0) => addra(12 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized98\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized98\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized98\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized98\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized98\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(12 downto 0) => addra(12 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized99\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized99\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized99\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized99\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized99\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(12 downto 0) => addra(12 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_0_blk_mem_gen_generic_cstr is
  port (
    doutb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 );
    ena : in STD_LOGIC;
    addrb : in STD_LOGIC_VECTOR ( 18 downto 0 );
    enb : in STD_LOGIC;
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_gen_0_blk_mem_gen_generic_cstr : entity is "blk_mem_gen_generic_cstr";
end blk_mem_gen_0_blk_mem_gen_generic_cstr;

architecture STRUCTURE of blk_mem_gen_0_blk_mem_gen_generic_cstr is
  signal ram_doutb : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ramloop[100].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[100].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[100].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[100].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[100].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[100].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[100].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[100].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[101].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[101].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[101].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[101].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[101].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[101].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[101].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[101].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[101].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[101].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[102].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[102].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[102].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[102].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[102].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[102].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[102].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[102].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[103].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[103].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[103].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[103].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[103].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[103].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[103].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[103].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[103].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[103].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[104].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[104].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[104].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[104].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[104].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[104].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[104].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[104].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[105].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[105].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[105].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[105].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[105].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[105].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[105].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[105].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[106].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[106].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[106].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[106].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[106].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[106].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[106].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[106].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[107].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[107].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[107].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[107].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[107].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[107].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[107].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[107].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[108].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[108].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[108].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[108].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[108].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[108].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[108].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[108].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[109].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[109].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[109].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[109].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[109].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[109].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[109].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[109].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[110].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[110].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[110].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[110].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[110].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[110].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[110].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[110].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[111].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[111].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[111].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[111].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[111].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[111].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[111].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[111].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[112].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[112].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[112].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[112].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[112].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[112].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[112].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[112].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[113].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[113].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[113].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[113].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[113].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[113].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[113].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[113].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[113].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[113].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[114].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[114].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[114].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[114].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[114].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[114].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[114].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[114].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[115].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[115].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[115].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[115].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[115].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[115].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[115].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[115].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[115].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[115].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[116].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[116].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[116].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[116].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[116].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[116].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[116].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[116].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[116].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[116].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[117].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[117].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[117].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[117].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[117].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[117].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[117].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[117].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[15].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[15].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[15].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[15].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[15].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[15].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[15].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[15].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[15].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[15].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[16].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[16].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[16].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[16].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[16].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[16].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[16].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[16].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[18].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[18].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[18].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[18].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[18].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[18].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[18].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[18].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[19].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[19].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[19].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[19].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[19].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[19].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[19].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[19].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[21].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[21].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[21].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[21].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[21].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[21].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[21].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[21].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[22].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[22].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[22].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[22].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[22].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[22].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[22].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[22].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[24].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[24].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[24].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[24].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[24].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[24].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[24].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[24].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[25].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[25].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[25].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[25].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[25].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[25].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[25].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[25].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[27].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[27].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[27].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[27].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[27].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[27].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[27].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[27].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[28].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[28].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[28].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[28].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[28].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[28].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[28].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[28].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[30].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[30].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[30].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[30].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[30].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[30].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[30].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[30].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[31].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[31].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[31].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[31].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[31].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[31].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[31].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[31].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[33].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[33].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[33].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[33].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[33].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[33].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[33].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[33].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[34].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[34].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[34].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[34].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[34].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[34].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[34].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[34].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[36].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[36].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[36].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[36].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[36].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[36].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[36].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[36].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[37].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[37].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[37].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[37].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[37].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[37].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[37].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[37].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[38].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[38].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[38].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[38].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[38].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[38].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[38].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[38].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[39].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[39].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[39].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[39].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[39].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[39].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[39].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[39].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[40].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[40].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[40].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[40].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[40].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[40].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[40].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[40].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[41].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[41].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[41].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[41].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[41].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[41].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[41].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[41].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[42].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[42].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[42].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[42].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[42].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[42].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[42].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[42].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[43].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[43].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[43].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[43].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[43].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[43].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[43].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[43].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[44].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[44].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[44].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[44].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[44].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[44].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[44].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[44].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[45].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[45].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[45].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[45].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[45].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[45].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[45].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[45].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[46].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[46].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[46].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[46].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[46].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[46].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[46].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[46].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[47].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[47].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[47].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[47].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[47].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[47].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[47].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[47].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[48].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[48].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[48].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[48].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[48].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[48].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[48].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[48].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[49].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[49].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[49].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[49].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[49].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[49].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[49].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[49].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[50].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[50].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[50].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[50].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[50].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[50].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[50].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[50].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[51].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[51].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[51].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[51].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[51].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[51].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[51].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[51].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[52].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[52].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[52].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[52].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[52].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[52].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[52].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[52].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[53].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[53].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[53].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[53].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[53].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[53].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[53].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[53].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[54].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[54].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[54].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[54].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[54].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[54].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[54].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[54].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[55].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[55].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[55].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[55].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[55].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[55].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[55].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[55].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[56].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[56].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[56].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[56].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[56].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[56].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[56].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[56].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[57].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[57].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[57].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[57].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[57].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[57].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[57].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[57].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[58].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[58].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[58].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[58].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[58].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[58].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[58].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[58].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[59].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[59].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[59].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[59].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[59].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[59].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[59].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[59].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[60].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[60].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[60].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[60].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[60].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[60].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[60].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[60].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[61].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[61].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[61].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[61].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[61].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[61].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[61].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[61].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[62].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[62].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[62].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[62].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[62].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[62].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[62].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[62].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[63].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[63].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[63].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[63].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[63].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[63].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[63].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[63].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[64].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[64].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[64].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[64].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[64].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[64].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[64].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[64].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[65].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[65].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[65].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[65].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[65].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[65].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[65].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[65].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[66].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[66].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[66].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[66].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[66].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[66].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[66].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[66].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[67].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[67].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[67].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[67].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[67].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[67].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[67].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[67].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[68].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[68].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[68].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[68].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[68].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[68].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[68].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[68].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[69].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[69].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[69].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[69].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[69].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[69].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[69].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[69].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[70].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[70].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[70].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[70].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[70].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[70].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[70].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[70].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[71].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[71].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[71].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[71].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[71].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[71].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[71].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[71].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[72].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[72].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[72].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[72].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[72].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[72].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[72].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[72].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[73].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[73].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[73].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[73].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[73].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[73].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[73].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[73].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[74].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[74].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[74].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[74].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[74].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[74].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[74].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[74].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[75].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[75].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[75].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[75].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[75].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[75].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[75].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[75].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[76].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[76].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[76].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[76].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[76].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[76].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[76].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[76].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[77].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[77].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[77].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[77].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[77].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[77].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[77].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[77].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[78].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[78].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[78].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[78].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[78].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[78].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[78].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[78].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[79].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[79].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[79].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[79].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[79].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[79].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[79].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[79].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[80].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[80].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[80].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[80].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[80].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[80].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[80].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[80].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[81].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[81].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[81].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[81].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[81].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[81].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[81].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[81].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[82].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[82].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[82].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[82].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[82].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[82].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[82].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[82].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[83].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[83].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[83].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[83].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[83].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[83].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[83].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[83].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[84].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[84].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[84].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[84].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[84].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[84].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[84].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[84].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[85].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[85].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[85].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[85].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[85].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[85].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[85].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[85].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[86].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[86].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[86].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[86].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[86].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[86].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[86].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[86].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[87].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[87].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[87].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[87].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[87].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[87].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[87].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[87].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[87].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[87].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[88].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[88].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[88].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[88].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[88].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[88].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[88].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[88].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[89].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[89].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[89].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[89].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[89].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[89].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[89].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[89].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[89].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[89].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[90].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[90].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[90].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[90].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[90].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[90].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[90].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[90].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[91].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[91].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[91].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[91].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[91].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[91].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[91].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[91].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[91].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[91].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[92].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[92].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[92].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[92].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[92].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[92].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[92].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[92].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[93].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[93].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[93].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[93].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[93].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[93].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[93].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[93].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[93].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[93].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[94].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[94].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[94].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[94].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[94].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[94].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[94].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[94].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[95].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[95].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[95].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[95].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[95].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[95].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[95].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[95].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[95].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[95].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[96].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[96].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[96].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[96].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[96].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[96].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[96].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[96].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[97].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[97].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[97].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[97].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[97].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[97].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[97].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[97].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[98].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[98].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[98].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[98].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[98].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[98].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[98].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[98].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[99].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[99].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[99].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[99].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[99].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[99].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[99].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[99].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_9\ : STD_LOGIC;
begin
\has_mux_b.B\: entity work.\blk_mem_gen_0_blk_mem_gen_mux__parameterized0\
     port map (
      DOADO(7) => \ramloop[117].ram.r_n_0\,
      DOADO(6) => \ramloop[117].ram.r_n_1\,
      DOADO(5) => \ramloop[117].ram.r_n_2\,
      DOADO(4) => \ramloop[117].ram.r_n_3\,
      DOADO(3) => \ramloop[117].ram.r_n_4\,
      DOADO(2) => \ramloop[117].ram.r_n_5\,
      DOADO(1) => \ramloop[117].ram.r_n_6\,
      DOADO(0) => \ramloop[117].ram.r_n_7\,
      DOBDO(7) => \ramloop[67].ram.r_n_0\,
      DOBDO(6) => \ramloop[67].ram.r_n_1\,
      DOBDO(5) => \ramloop[67].ram.r_n_2\,
      DOBDO(4) => \ramloop[67].ram.r_n_3\,
      DOBDO(3) => \ramloop[67].ram.r_n_4\,
      DOBDO(2) => \ramloop[67].ram.r_n_5\,
      DOBDO(1) => \ramloop[67].ram.r_n_6\,
      DOBDO(0) => \ramloop[67].ram.r_n_7\,
      addrb(7 downto 0) => addrb(18 downto 11),
      clkb => clkb,
      doutb(7 downto 0) => doutb(7 downto 0),
      \doutb[7]_INST_0_i_14_0\(7) => \ramloop[83].ram.r_n_0\,
      \doutb[7]_INST_0_i_14_0\(6) => \ramloop[83].ram.r_n_1\,
      \doutb[7]_INST_0_i_14_0\(5) => \ramloop[83].ram.r_n_2\,
      \doutb[7]_INST_0_i_14_0\(4) => \ramloop[83].ram.r_n_3\,
      \doutb[7]_INST_0_i_14_0\(3) => \ramloop[83].ram.r_n_4\,
      \doutb[7]_INST_0_i_14_0\(2) => \ramloop[83].ram.r_n_5\,
      \doutb[7]_INST_0_i_14_0\(1) => \ramloop[83].ram.r_n_6\,
      \doutb[7]_INST_0_i_14_0\(0) => \ramloop[83].ram.r_n_7\,
      \doutb[7]_INST_0_i_14_1\(7) => \ramloop[82].ram.r_n_0\,
      \doutb[7]_INST_0_i_14_1\(6) => \ramloop[82].ram.r_n_1\,
      \doutb[7]_INST_0_i_14_1\(5) => \ramloop[82].ram.r_n_2\,
      \doutb[7]_INST_0_i_14_1\(4) => \ramloop[82].ram.r_n_3\,
      \doutb[7]_INST_0_i_14_1\(3) => \ramloop[82].ram.r_n_4\,
      \doutb[7]_INST_0_i_14_1\(2) => \ramloop[82].ram.r_n_5\,
      \doutb[7]_INST_0_i_14_1\(1) => \ramloop[82].ram.r_n_6\,
      \doutb[7]_INST_0_i_14_1\(0) => \ramloop[82].ram.r_n_7\,
      \doutb[7]_INST_0_i_14_2\(7) => \ramloop[81].ram.r_n_0\,
      \doutb[7]_INST_0_i_14_2\(6) => \ramloop[81].ram.r_n_1\,
      \doutb[7]_INST_0_i_14_2\(5) => \ramloop[81].ram.r_n_2\,
      \doutb[7]_INST_0_i_14_2\(4) => \ramloop[81].ram.r_n_3\,
      \doutb[7]_INST_0_i_14_2\(3) => \ramloop[81].ram.r_n_4\,
      \doutb[7]_INST_0_i_14_2\(2) => \ramloop[81].ram.r_n_5\,
      \doutb[7]_INST_0_i_14_2\(1) => \ramloop[81].ram.r_n_6\,
      \doutb[7]_INST_0_i_14_2\(0) => \ramloop[81].ram.r_n_7\,
      \doutb[7]_INST_0_i_14_3\(7) => \ramloop[80].ram.r_n_0\,
      \doutb[7]_INST_0_i_14_3\(6) => \ramloop[80].ram.r_n_1\,
      \doutb[7]_INST_0_i_14_3\(5) => \ramloop[80].ram.r_n_2\,
      \doutb[7]_INST_0_i_14_3\(4) => \ramloop[80].ram.r_n_3\,
      \doutb[7]_INST_0_i_14_3\(3) => \ramloop[80].ram.r_n_4\,
      \doutb[7]_INST_0_i_14_3\(2) => \ramloop[80].ram.r_n_5\,
      \doutb[7]_INST_0_i_14_3\(1) => \ramloop[80].ram.r_n_6\,
      \doutb[7]_INST_0_i_14_3\(0) => \ramloop[80].ram.r_n_7\,
      \doutb[7]_INST_0_i_14_4\(7) => \ramloop[87].ram.r_n_0\,
      \doutb[7]_INST_0_i_14_4\(6) => \ramloop[87].ram.r_n_1\,
      \doutb[7]_INST_0_i_14_4\(5) => \ramloop[87].ram.r_n_2\,
      \doutb[7]_INST_0_i_14_4\(4) => \ramloop[87].ram.r_n_3\,
      \doutb[7]_INST_0_i_14_4\(3) => \ramloop[87].ram.r_n_4\,
      \doutb[7]_INST_0_i_14_4\(2) => \ramloop[87].ram.r_n_5\,
      \doutb[7]_INST_0_i_14_4\(1) => \ramloop[87].ram.r_n_6\,
      \doutb[7]_INST_0_i_14_4\(0) => \ramloop[87].ram.r_n_7\,
      \doutb[7]_INST_0_i_14_5\(7) => \ramloop[86].ram.r_n_0\,
      \doutb[7]_INST_0_i_14_5\(6) => \ramloop[86].ram.r_n_1\,
      \doutb[7]_INST_0_i_14_5\(5) => \ramloop[86].ram.r_n_2\,
      \doutb[7]_INST_0_i_14_5\(4) => \ramloop[86].ram.r_n_3\,
      \doutb[7]_INST_0_i_14_5\(3) => \ramloop[86].ram.r_n_4\,
      \doutb[7]_INST_0_i_14_5\(2) => \ramloop[86].ram.r_n_5\,
      \doutb[7]_INST_0_i_14_5\(1) => \ramloop[86].ram.r_n_6\,
      \doutb[7]_INST_0_i_14_5\(0) => \ramloop[86].ram.r_n_7\,
      \doutb[7]_INST_0_i_14_6\(7) => \ramloop[85].ram.r_n_0\,
      \doutb[7]_INST_0_i_14_6\(6) => \ramloop[85].ram.r_n_1\,
      \doutb[7]_INST_0_i_14_6\(5) => \ramloop[85].ram.r_n_2\,
      \doutb[7]_INST_0_i_14_6\(4) => \ramloop[85].ram.r_n_3\,
      \doutb[7]_INST_0_i_14_6\(3) => \ramloop[85].ram.r_n_4\,
      \doutb[7]_INST_0_i_14_6\(2) => \ramloop[85].ram.r_n_5\,
      \doutb[7]_INST_0_i_14_6\(1) => \ramloop[85].ram.r_n_6\,
      \doutb[7]_INST_0_i_14_6\(0) => \ramloop[85].ram.r_n_7\,
      \doutb[7]_INST_0_i_14_7\(7) => \ramloop[84].ram.r_n_0\,
      \doutb[7]_INST_0_i_14_7\(6) => \ramloop[84].ram.r_n_1\,
      \doutb[7]_INST_0_i_14_7\(5) => \ramloop[84].ram.r_n_2\,
      \doutb[7]_INST_0_i_14_7\(4) => \ramloop[84].ram.r_n_3\,
      \doutb[7]_INST_0_i_14_7\(3) => \ramloop[84].ram.r_n_4\,
      \doutb[7]_INST_0_i_14_7\(2) => \ramloop[84].ram.r_n_5\,
      \doutb[7]_INST_0_i_14_7\(1) => \ramloop[84].ram.r_n_6\,
      \doutb[7]_INST_0_i_14_7\(0) => \ramloop[84].ram.r_n_7\,
      \doutb[7]_INST_0_i_15_0\(7) => \ramloop[91].ram.r_n_0\,
      \doutb[7]_INST_0_i_15_0\(6) => \ramloop[91].ram.r_n_1\,
      \doutb[7]_INST_0_i_15_0\(5) => \ramloop[91].ram.r_n_2\,
      \doutb[7]_INST_0_i_15_0\(4) => \ramloop[91].ram.r_n_3\,
      \doutb[7]_INST_0_i_15_0\(3) => \ramloop[91].ram.r_n_4\,
      \doutb[7]_INST_0_i_15_0\(2) => \ramloop[91].ram.r_n_5\,
      \doutb[7]_INST_0_i_15_0\(1) => \ramloop[91].ram.r_n_6\,
      \doutb[7]_INST_0_i_15_0\(0) => \ramloop[91].ram.r_n_7\,
      \doutb[7]_INST_0_i_15_1\(7) => \ramloop[90].ram.r_n_0\,
      \doutb[7]_INST_0_i_15_1\(6) => \ramloop[90].ram.r_n_1\,
      \doutb[7]_INST_0_i_15_1\(5) => \ramloop[90].ram.r_n_2\,
      \doutb[7]_INST_0_i_15_1\(4) => \ramloop[90].ram.r_n_3\,
      \doutb[7]_INST_0_i_15_1\(3) => \ramloop[90].ram.r_n_4\,
      \doutb[7]_INST_0_i_15_1\(2) => \ramloop[90].ram.r_n_5\,
      \doutb[7]_INST_0_i_15_1\(1) => \ramloop[90].ram.r_n_6\,
      \doutb[7]_INST_0_i_15_1\(0) => \ramloop[90].ram.r_n_7\,
      \doutb[7]_INST_0_i_15_2\(7) => \ramloop[89].ram.r_n_0\,
      \doutb[7]_INST_0_i_15_2\(6) => \ramloop[89].ram.r_n_1\,
      \doutb[7]_INST_0_i_15_2\(5) => \ramloop[89].ram.r_n_2\,
      \doutb[7]_INST_0_i_15_2\(4) => \ramloop[89].ram.r_n_3\,
      \doutb[7]_INST_0_i_15_2\(3) => \ramloop[89].ram.r_n_4\,
      \doutb[7]_INST_0_i_15_2\(2) => \ramloop[89].ram.r_n_5\,
      \doutb[7]_INST_0_i_15_2\(1) => \ramloop[89].ram.r_n_6\,
      \doutb[7]_INST_0_i_15_2\(0) => \ramloop[89].ram.r_n_7\,
      \doutb[7]_INST_0_i_15_3\(7) => \ramloop[88].ram.r_n_0\,
      \doutb[7]_INST_0_i_15_3\(6) => \ramloop[88].ram.r_n_1\,
      \doutb[7]_INST_0_i_15_3\(5) => \ramloop[88].ram.r_n_2\,
      \doutb[7]_INST_0_i_15_3\(4) => \ramloop[88].ram.r_n_3\,
      \doutb[7]_INST_0_i_15_3\(3) => \ramloop[88].ram.r_n_4\,
      \doutb[7]_INST_0_i_15_3\(2) => \ramloop[88].ram.r_n_5\,
      \doutb[7]_INST_0_i_15_3\(1) => \ramloop[88].ram.r_n_6\,
      \doutb[7]_INST_0_i_15_3\(0) => \ramloop[88].ram.r_n_7\,
      \doutb[7]_INST_0_i_15_4\(7) => \ramloop[95].ram.r_n_0\,
      \doutb[7]_INST_0_i_15_4\(6) => \ramloop[95].ram.r_n_1\,
      \doutb[7]_INST_0_i_15_4\(5) => \ramloop[95].ram.r_n_2\,
      \doutb[7]_INST_0_i_15_4\(4) => \ramloop[95].ram.r_n_3\,
      \doutb[7]_INST_0_i_15_4\(3) => \ramloop[95].ram.r_n_4\,
      \doutb[7]_INST_0_i_15_4\(2) => \ramloop[95].ram.r_n_5\,
      \doutb[7]_INST_0_i_15_4\(1) => \ramloop[95].ram.r_n_6\,
      \doutb[7]_INST_0_i_15_4\(0) => \ramloop[95].ram.r_n_7\,
      \doutb[7]_INST_0_i_15_5\(7) => \ramloop[94].ram.r_n_0\,
      \doutb[7]_INST_0_i_15_5\(6) => \ramloop[94].ram.r_n_1\,
      \doutb[7]_INST_0_i_15_5\(5) => \ramloop[94].ram.r_n_2\,
      \doutb[7]_INST_0_i_15_5\(4) => \ramloop[94].ram.r_n_3\,
      \doutb[7]_INST_0_i_15_5\(3) => \ramloop[94].ram.r_n_4\,
      \doutb[7]_INST_0_i_15_5\(2) => \ramloop[94].ram.r_n_5\,
      \doutb[7]_INST_0_i_15_5\(1) => \ramloop[94].ram.r_n_6\,
      \doutb[7]_INST_0_i_15_5\(0) => \ramloop[94].ram.r_n_7\,
      \doutb[7]_INST_0_i_15_6\(7) => \ramloop[93].ram.r_n_0\,
      \doutb[7]_INST_0_i_15_6\(6) => \ramloop[93].ram.r_n_1\,
      \doutb[7]_INST_0_i_15_6\(5) => \ramloop[93].ram.r_n_2\,
      \doutb[7]_INST_0_i_15_6\(4) => \ramloop[93].ram.r_n_3\,
      \doutb[7]_INST_0_i_15_6\(3) => \ramloop[93].ram.r_n_4\,
      \doutb[7]_INST_0_i_15_6\(2) => \ramloop[93].ram.r_n_5\,
      \doutb[7]_INST_0_i_15_6\(1) => \ramloop[93].ram.r_n_6\,
      \doutb[7]_INST_0_i_15_6\(0) => \ramloop[93].ram.r_n_7\,
      \doutb[7]_INST_0_i_15_7\(7) => \ramloop[92].ram.r_n_0\,
      \doutb[7]_INST_0_i_15_7\(6) => \ramloop[92].ram.r_n_1\,
      \doutb[7]_INST_0_i_15_7\(5) => \ramloop[92].ram.r_n_2\,
      \doutb[7]_INST_0_i_15_7\(4) => \ramloop[92].ram.r_n_3\,
      \doutb[7]_INST_0_i_15_7\(3) => \ramloop[92].ram.r_n_4\,
      \doutb[7]_INST_0_i_15_7\(2) => \ramloop[92].ram.r_n_5\,
      \doutb[7]_INST_0_i_15_7\(1) => \ramloop[92].ram.r_n_6\,
      \doutb[7]_INST_0_i_15_7\(0) => \ramloop[92].ram.r_n_7\,
      \doutb[7]_INST_0_i_16_0\(7) => \ramloop[66].ram.r_n_0\,
      \doutb[7]_INST_0_i_16_0\(6) => \ramloop[66].ram.r_n_1\,
      \doutb[7]_INST_0_i_16_0\(5) => \ramloop[66].ram.r_n_2\,
      \doutb[7]_INST_0_i_16_0\(4) => \ramloop[66].ram.r_n_3\,
      \doutb[7]_INST_0_i_16_0\(3) => \ramloop[66].ram.r_n_4\,
      \doutb[7]_INST_0_i_16_0\(2) => \ramloop[66].ram.r_n_5\,
      \doutb[7]_INST_0_i_16_0\(1) => \ramloop[66].ram.r_n_6\,
      \doutb[7]_INST_0_i_16_0\(0) => \ramloop[66].ram.r_n_7\,
      \doutb[7]_INST_0_i_16_1\(7) => \ramloop[65].ram.r_n_0\,
      \doutb[7]_INST_0_i_16_1\(6) => \ramloop[65].ram.r_n_1\,
      \doutb[7]_INST_0_i_16_1\(5) => \ramloop[65].ram.r_n_2\,
      \doutb[7]_INST_0_i_16_1\(4) => \ramloop[65].ram.r_n_3\,
      \doutb[7]_INST_0_i_16_1\(3) => \ramloop[65].ram.r_n_4\,
      \doutb[7]_INST_0_i_16_1\(2) => \ramloop[65].ram.r_n_5\,
      \doutb[7]_INST_0_i_16_1\(1) => \ramloop[65].ram.r_n_6\,
      \doutb[7]_INST_0_i_16_1\(0) => \ramloop[65].ram.r_n_7\,
      \doutb[7]_INST_0_i_16_2\(7) => \ramloop[64].ram.r_n_0\,
      \doutb[7]_INST_0_i_16_2\(6) => \ramloop[64].ram.r_n_1\,
      \doutb[7]_INST_0_i_16_2\(5) => \ramloop[64].ram.r_n_2\,
      \doutb[7]_INST_0_i_16_2\(4) => \ramloop[64].ram.r_n_3\,
      \doutb[7]_INST_0_i_16_2\(3) => \ramloop[64].ram.r_n_4\,
      \doutb[7]_INST_0_i_16_2\(2) => \ramloop[64].ram.r_n_5\,
      \doutb[7]_INST_0_i_16_2\(1) => \ramloop[64].ram.r_n_6\,
      \doutb[7]_INST_0_i_16_2\(0) => \ramloop[64].ram.r_n_7\,
      \doutb[7]_INST_0_i_16_3\(7) => \ramloop[71].ram.r_n_0\,
      \doutb[7]_INST_0_i_16_3\(6) => \ramloop[71].ram.r_n_1\,
      \doutb[7]_INST_0_i_16_3\(5) => \ramloop[71].ram.r_n_2\,
      \doutb[7]_INST_0_i_16_3\(4) => \ramloop[71].ram.r_n_3\,
      \doutb[7]_INST_0_i_16_3\(3) => \ramloop[71].ram.r_n_4\,
      \doutb[7]_INST_0_i_16_3\(2) => \ramloop[71].ram.r_n_5\,
      \doutb[7]_INST_0_i_16_3\(1) => \ramloop[71].ram.r_n_6\,
      \doutb[7]_INST_0_i_16_3\(0) => \ramloop[71].ram.r_n_7\,
      \doutb[7]_INST_0_i_16_4\(7) => \ramloop[70].ram.r_n_0\,
      \doutb[7]_INST_0_i_16_4\(6) => \ramloop[70].ram.r_n_1\,
      \doutb[7]_INST_0_i_16_4\(5) => \ramloop[70].ram.r_n_2\,
      \doutb[7]_INST_0_i_16_4\(4) => \ramloop[70].ram.r_n_3\,
      \doutb[7]_INST_0_i_16_4\(3) => \ramloop[70].ram.r_n_4\,
      \doutb[7]_INST_0_i_16_4\(2) => \ramloop[70].ram.r_n_5\,
      \doutb[7]_INST_0_i_16_4\(1) => \ramloop[70].ram.r_n_6\,
      \doutb[7]_INST_0_i_16_4\(0) => \ramloop[70].ram.r_n_7\,
      \doutb[7]_INST_0_i_16_5\(7) => \ramloop[69].ram.r_n_0\,
      \doutb[7]_INST_0_i_16_5\(6) => \ramloop[69].ram.r_n_1\,
      \doutb[7]_INST_0_i_16_5\(5) => \ramloop[69].ram.r_n_2\,
      \doutb[7]_INST_0_i_16_5\(4) => \ramloop[69].ram.r_n_3\,
      \doutb[7]_INST_0_i_16_5\(3) => \ramloop[69].ram.r_n_4\,
      \doutb[7]_INST_0_i_16_5\(2) => \ramloop[69].ram.r_n_5\,
      \doutb[7]_INST_0_i_16_5\(1) => \ramloop[69].ram.r_n_6\,
      \doutb[7]_INST_0_i_16_5\(0) => \ramloop[69].ram.r_n_7\,
      \doutb[7]_INST_0_i_16_6\(7) => \ramloop[68].ram.r_n_0\,
      \doutb[7]_INST_0_i_16_6\(6) => \ramloop[68].ram.r_n_1\,
      \doutb[7]_INST_0_i_16_6\(5) => \ramloop[68].ram.r_n_2\,
      \doutb[7]_INST_0_i_16_6\(4) => \ramloop[68].ram.r_n_3\,
      \doutb[7]_INST_0_i_16_6\(3) => \ramloop[68].ram.r_n_4\,
      \doutb[7]_INST_0_i_16_6\(2) => \ramloop[68].ram.r_n_5\,
      \doutb[7]_INST_0_i_16_6\(1) => \ramloop[68].ram.r_n_6\,
      \doutb[7]_INST_0_i_16_6\(0) => \ramloop[68].ram.r_n_7\,
      \doutb[7]_INST_0_i_17_0\(7) => \ramloop[75].ram.r_n_0\,
      \doutb[7]_INST_0_i_17_0\(6) => \ramloop[75].ram.r_n_1\,
      \doutb[7]_INST_0_i_17_0\(5) => \ramloop[75].ram.r_n_2\,
      \doutb[7]_INST_0_i_17_0\(4) => \ramloop[75].ram.r_n_3\,
      \doutb[7]_INST_0_i_17_0\(3) => \ramloop[75].ram.r_n_4\,
      \doutb[7]_INST_0_i_17_0\(2) => \ramloop[75].ram.r_n_5\,
      \doutb[7]_INST_0_i_17_0\(1) => \ramloop[75].ram.r_n_6\,
      \doutb[7]_INST_0_i_17_0\(0) => \ramloop[75].ram.r_n_7\,
      \doutb[7]_INST_0_i_17_1\(7) => \ramloop[74].ram.r_n_0\,
      \doutb[7]_INST_0_i_17_1\(6) => \ramloop[74].ram.r_n_1\,
      \doutb[7]_INST_0_i_17_1\(5) => \ramloop[74].ram.r_n_2\,
      \doutb[7]_INST_0_i_17_1\(4) => \ramloop[74].ram.r_n_3\,
      \doutb[7]_INST_0_i_17_1\(3) => \ramloop[74].ram.r_n_4\,
      \doutb[7]_INST_0_i_17_1\(2) => \ramloop[74].ram.r_n_5\,
      \doutb[7]_INST_0_i_17_1\(1) => \ramloop[74].ram.r_n_6\,
      \doutb[7]_INST_0_i_17_1\(0) => \ramloop[74].ram.r_n_7\,
      \doutb[7]_INST_0_i_17_2\(7) => \ramloop[73].ram.r_n_0\,
      \doutb[7]_INST_0_i_17_2\(6) => \ramloop[73].ram.r_n_1\,
      \doutb[7]_INST_0_i_17_2\(5) => \ramloop[73].ram.r_n_2\,
      \doutb[7]_INST_0_i_17_2\(4) => \ramloop[73].ram.r_n_3\,
      \doutb[7]_INST_0_i_17_2\(3) => \ramloop[73].ram.r_n_4\,
      \doutb[7]_INST_0_i_17_2\(2) => \ramloop[73].ram.r_n_5\,
      \doutb[7]_INST_0_i_17_2\(1) => \ramloop[73].ram.r_n_6\,
      \doutb[7]_INST_0_i_17_2\(0) => \ramloop[73].ram.r_n_7\,
      \doutb[7]_INST_0_i_17_3\(7) => \ramloop[72].ram.r_n_0\,
      \doutb[7]_INST_0_i_17_3\(6) => \ramloop[72].ram.r_n_1\,
      \doutb[7]_INST_0_i_17_3\(5) => \ramloop[72].ram.r_n_2\,
      \doutb[7]_INST_0_i_17_3\(4) => \ramloop[72].ram.r_n_3\,
      \doutb[7]_INST_0_i_17_3\(3) => \ramloop[72].ram.r_n_4\,
      \doutb[7]_INST_0_i_17_3\(2) => \ramloop[72].ram.r_n_5\,
      \doutb[7]_INST_0_i_17_3\(1) => \ramloop[72].ram.r_n_6\,
      \doutb[7]_INST_0_i_17_3\(0) => \ramloop[72].ram.r_n_7\,
      \doutb[7]_INST_0_i_17_4\(7) => \ramloop[79].ram.r_n_0\,
      \doutb[7]_INST_0_i_17_4\(6) => \ramloop[79].ram.r_n_1\,
      \doutb[7]_INST_0_i_17_4\(5) => \ramloop[79].ram.r_n_2\,
      \doutb[7]_INST_0_i_17_4\(4) => \ramloop[79].ram.r_n_3\,
      \doutb[7]_INST_0_i_17_4\(3) => \ramloop[79].ram.r_n_4\,
      \doutb[7]_INST_0_i_17_4\(2) => \ramloop[79].ram.r_n_5\,
      \doutb[7]_INST_0_i_17_4\(1) => \ramloop[79].ram.r_n_6\,
      \doutb[7]_INST_0_i_17_4\(0) => \ramloop[79].ram.r_n_7\,
      \doutb[7]_INST_0_i_17_5\(7) => \ramloop[78].ram.r_n_0\,
      \doutb[7]_INST_0_i_17_5\(6) => \ramloop[78].ram.r_n_1\,
      \doutb[7]_INST_0_i_17_5\(5) => \ramloop[78].ram.r_n_2\,
      \doutb[7]_INST_0_i_17_5\(4) => \ramloop[78].ram.r_n_3\,
      \doutb[7]_INST_0_i_17_5\(3) => \ramloop[78].ram.r_n_4\,
      \doutb[7]_INST_0_i_17_5\(2) => \ramloop[78].ram.r_n_5\,
      \doutb[7]_INST_0_i_17_5\(1) => \ramloop[78].ram.r_n_6\,
      \doutb[7]_INST_0_i_17_5\(0) => \ramloop[78].ram.r_n_7\,
      \doutb[7]_INST_0_i_17_6\(7) => \ramloop[77].ram.r_n_0\,
      \doutb[7]_INST_0_i_17_6\(6) => \ramloop[77].ram.r_n_1\,
      \doutb[7]_INST_0_i_17_6\(5) => \ramloop[77].ram.r_n_2\,
      \doutb[7]_INST_0_i_17_6\(4) => \ramloop[77].ram.r_n_3\,
      \doutb[7]_INST_0_i_17_6\(3) => \ramloop[77].ram.r_n_4\,
      \doutb[7]_INST_0_i_17_6\(2) => \ramloop[77].ram.r_n_5\,
      \doutb[7]_INST_0_i_17_6\(1) => \ramloop[77].ram.r_n_6\,
      \doutb[7]_INST_0_i_17_6\(0) => \ramloop[77].ram.r_n_7\,
      \doutb[7]_INST_0_i_17_7\(7) => \ramloop[76].ram.r_n_0\,
      \doutb[7]_INST_0_i_17_7\(6) => \ramloop[76].ram.r_n_1\,
      \doutb[7]_INST_0_i_17_7\(5) => \ramloop[76].ram.r_n_2\,
      \doutb[7]_INST_0_i_17_7\(4) => \ramloop[76].ram.r_n_3\,
      \doutb[7]_INST_0_i_17_7\(3) => \ramloop[76].ram.r_n_4\,
      \doutb[7]_INST_0_i_17_7\(2) => \ramloop[76].ram.r_n_5\,
      \doutb[7]_INST_0_i_17_7\(1) => \ramloop[76].ram.r_n_6\,
      \doutb[7]_INST_0_i_17_7\(0) => \ramloop[76].ram.r_n_7\,
      \doutb[7]_INST_0_i_18_0\(7) => \ramloop[51].ram.r_n_0\,
      \doutb[7]_INST_0_i_18_0\(6) => \ramloop[51].ram.r_n_1\,
      \doutb[7]_INST_0_i_18_0\(5) => \ramloop[51].ram.r_n_2\,
      \doutb[7]_INST_0_i_18_0\(4) => \ramloop[51].ram.r_n_3\,
      \doutb[7]_INST_0_i_18_0\(3) => \ramloop[51].ram.r_n_4\,
      \doutb[7]_INST_0_i_18_0\(2) => \ramloop[51].ram.r_n_5\,
      \doutb[7]_INST_0_i_18_0\(1) => \ramloop[51].ram.r_n_6\,
      \doutb[7]_INST_0_i_18_0\(0) => \ramloop[51].ram.r_n_7\,
      \doutb[7]_INST_0_i_18_1\(7) => \ramloop[50].ram.r_n_0\,
      \doutb[7]_INST_0_i_18_1\(6) => \ramloop[50].ram.r_n_1\,
      \doutb[7]_INST_0_i_18_1\(5) => \ramloop[50].ram.r_n_2\,
      \doutb[7]_INST_0_i_18_1\(4) => \ramloop[50].ram.r_n_3\,
      \doutb[7]_INST_0_i_18_1\(3) => \ramloop[50].ram.r_n_4\,
      \doutb[7]_INST_0_i_18_1\(2) => \ramloop[50].ram.r_n_5\,
      \doutb[7]_INST_0_i_18_1\(1) => \ramloop[50].ram.r_n_6\,
      \doutb[7]_INST_0_i_18_1\(0) => \ramloop[50].ram.r_n_7\,
      \doutb[7]_INST_0_i_18_2\(7) => \ramloop[49].ram.r_n_0\,
      \doutb[7]_INST_0_i_18_2\(6) => \ramloop[49].ram.r_n_1\,
      \doutb[7]_INST_0_i_18_2\(5) => \ramloop[49].ram.r_n_2\,
      \doutb[7]_INST_0_i_18_2\(4) => \ramloop[49].ram.r_n_3\,
      \doutb[7]_INST_0_i_18_2\(3) => \ramloop[49].ram.r_n_4\,
      \doutb[7]_INST_0_i_18_2\(2) => \ramloop[49].ram.r_n_5\,
      \doutb[7]_INST_0_i_18_2\(1) => \ramloop[49].ram.r_n_6\,
      \doutb[7]_INST_0_i_18_2\(0) => \ramloop[49].ram.r_n_7\,
      \doutb[7]_INST_0_i_18_3\(7) => \ramloop[48].ram.r_n_0\,
      \doutb[7]_INST_0_i_18_3\(6) => \ramloop[48].ram.r_n_1\,
      \doutb[7]_INST_0_i_18_3\(5) => \ramloop[48].ram.r_n_2\,
      \doutb[7]_INST_0_i_18_3\(4) => \ramloop[48].ram.r_n_3\,
      \doutb[7]_INST_0_i_18_3\(3) => \ramloop[48].ram.r_n_4\,
      \doutb[7]_INST_0_i_18_3\(2) => \ramloop[48].ram.r_n_5\,
      \doutb[7]_INST_0_i_18_3\(1) => \ramloop[48].ram.r_n_6\,
      \doutb[7]_INST_0_i_18_3\(0) => \ramloop[48].ram.r_n_7\,
      \doutb[7]_INST_0_i_18_4\(7) => \ramloop[55].ram.r_n_0\,
      \doutb[7]_INST_0_i_18_4\(6) => \ramloop[55].ram.r_n_1\,
      \doutb[7]_INST_0_i_18_4\(5) => \ramloop[55].ram.r_n_2\,
      \doutb[7]_INST_0_i_18_4\(4) => \ramloop[55].ram.r_n_3\,
      \doutb[7]_INST_0_i_18_4\(3) => \ramloop[55].ram.r_n_4\,
      \doutb[7]_INST_0_i_18_4\(2) => \ramloop[55].ram.r_n_5\,
      \doutb[7]_INST_0_i_18_4\(1) => \ramloop[55].ram.r_n_6\,
      \doutb[7]_INST_0_i_18_4\(0) => \ramloop[55].ram.r_n_7\,
      \doutb[7]_INST_0_i_18_5\(7) => \ramloop[54].ram.r_n_0\,
      \doutb[7]_INST_0_i_18_5\(6) => \ramloop[54].ram.r_n_1\,
      \doutb[7]_INST_0_i_18_5\(5) => \ramloop[54].ram.r_n_2\,
      \doutb[7]_INST_0_i_18_5\(4) => \ramloop[54].ram.r_n_3\,
      \doutb[7]_INST_0_i_18_5\(3) => \ramloop[54].ram.r_n_4\,
      \doutb[7]_INST_0_i_18_5\(2) => \ramloop[54].ram.r_n_5\,
      \doutb[7]_INST_0_i_18_5\(1) => \ramloop[54].ram.r_n_6\,
      \doutb[7]_INST_0_i_18_5\(0) => \ramloop[54].ram.r_n_7\,
      \doutb[7]_INST_0_i_18_6\(7) => \ramloop[53].ram.r_n_0\,
      \doutb[7]_INST_0_i_18_6\(6) => \ramloop[53].ram.r_n_1\,
      \doutb[7]_INST_0_i_18_6\(5) => \ramloop[53].ram.r_n_2\,
      \doutb[7]_INST_0_i_18_6\(4) => \ramloop[53].ram.r_n_3\,
      \doutb[7]_INST_0_i_18_6\(3) => \ramloop[53].ram.r_n_4\,
      \doutb[7]_INST_0_i_18_6\(2) => \ramloop[53].ram.r_n_5\,
      \doutb[7]_INST_0_i_18_6\(1) => \ramloop[53].ram.r_n_6\,
      \doutb[7]_INST_0_i_18_6\(0) => \ramloop[53].ram.r_n_7\,
      \doutb[7]_INST_0_i_18_7\(7) => \ramloop[52].ram.r_n_0\,
      \doutb[7]_INST_0_i_18_7\(6) => \ramloop[52].ram.r_n_1\,
      \doutb[7]_INST_0_i_18_7\(5) => \ramloop[52].ram.r_n_2\,
      \doutb[7]_INST_0_i_18_7\(4) => \ramloop[52].ram.r_n_3\,
      \doutb[7]_INST_0_i_18_7\(3) => \ramloop[52].ram.r_n_4\,
      \doutb[7]_INST_0_i_18_7\(2) => \ramloop[52].ram.r_n_5\,
      \doutb[7]_INST_0_i_18_7\(1) => \ramloop[52].ram.r_n_6\,
      \doutb[7]_INST_0_i_18_7\(0) => \ramloop[52].ram.r_n_7\,
      \doutb[7]_INST_0_i_19_0\(7) => \ramloop[59].ram.r_n_0\,
      \doutb[7]_INST_0_i_19_0\(6) => \ramloop[59].ram.r_n_1\,
      \doutb[7]_INST_0_i_19_0\(5) => \ramloop[59].ram.r_n_2\,
      \doutb[7]_INST_0_i_19_0\(4) => \ramloop[59].ram.r_n_3\,
      \doutb[7]_INST_0_i_19_0\(3) => \ramloop[59].ram.r_n_4\,
      \doutb[7]_INST_0_i_19_0\(2) => \ramloop[59].ram.r_n_5\,
      \doutb[7]_INST_0_i_19_0\(1) => \ramloop[59].ram.r_n_6\,
      \doutb[7]_INST_0_i_19_0\(0) => \ramloop[59].ram.r_n_7\,
      \doutb[7]_INST_0_i_19_1\(7) => \ramloop[58].ram.r_n_0\,
      \doutb[7]_INST_0_i_19_1\(6) => \ramloop[58].ram.r_n_1\,
      \doutb[7]_INST_0_i_19_1\(5) => \ramloop[58].ram.r_n_2\,
      \doutb[7]_INST_0_i_19_1\(4) => \ramloop[58].ram.r_n_3\,
      \doutb[7]_INST_0_i_19_1\(3) => \ramloop[58].ram.r_n_4\,
      \doutb[7]_INST_0_i_19_1\(2) => \ramloop[58].ram.r_n_5\,
      \doutb[7]_INST_0_i_19_1\(1) => \ramloop[58].ram.r_n_6\,
      \doutb[7]_INST_0_i_19_1\(0) => \ramloop[58].ram.r_n_7\,
      \doutb[7]_INST_0_i_19_2\(7) => \ramloop[57].ram.r_n_0\,
      \doutb[7]_INST_0_i_19_2\(6) => \ramloop[57].ram.r_n_1\,
      \doutb[7]_INST_0_i_19_2\(5) => \ramloop[57].ram.r_n_2\,
      \doutb[7]_INST_0_i_19_2\(4) => \ramloop[57].ram.r_n_3\,
      \doutb[7]_INST_0_i_19_2\(3) => \ramloop[57].ram.r_n_4\,
      \doutb[7]_INST_0_i_19_2\(2) => \ramloop[57].ram.r_n_5\,
      \doutb[7]_INST_0_i_19_2\(1) => \ramloop[57].ram.r_n_6\,
      \doutb[7]_INST_0_i_19_2\(0) => \ramloop[57].ram.r_n_7\,
      \doutb[7]_INST_0_i_19_3\(7) => \ramloop[56].ram.r_n_0\,
      \doutb[7]_INST_0_i_19_3\(6) => \ramloop[56].ram.r_n_1\,
      \doutb[7]_INST_0_i_19_3\(5) => \ramloop[56].ram.r_n_2\,
      \doutb[7]_INST_0_i_19_3\(4) => \ramloop[56].ram.r_n_3\,
      \doutb[7]_INST_0_i_19_3\(3) => \ramloop[56].ram.r_n_4\,
      \doutb[7]_INST_0_i_19_3\(2) => \ramloop[56].ram.r_n_5\,
      \doutb[7]_INST_0_i_19_3\(1) => \ramloop[56].ram.r_n_6\,
      \doutb[7]_INST_0_i_19_3\(0) => \ramloop[56].ram.r_n_7\,
      \doutb[7]_INST_0_i_19_4\(7) => \ramloop[63].ram.r_n_0\,
      \doutb[7]_INST_0_i_19_4\(6) => \ramloop[63].ram.r_n_1\,
      \doutb[7]_INST_0_i_19_4\(5) => \ramloop[63].ram.r_n_2\,
      \doutb[7]_INST_0_i_19_4\(4) => \ramloop[63].ram.r_n_3\,
      \doutb[7]_INST_0_i_19_4\(3) => \ramloop[63].ram.r_n_4\,
      \doutb[7]_INST_0_i_19_4\(2) => \ramloop[63].ram.r_n_5\,
      \doutb[7]_INST_0_i_19_4\(1) => \ramloop[63].ram.r_n_6\,
      \doutb[7]_INST_0_i_19_4\(0) => \ramloop[63].ram.r_n_7\,
      \doutb[7]_INST_0_i_19_5\(7) => \ramloop[62].ram.r_n_0\,
      \doutb[7]_INST_0_i_19_5\(6) => \ramloop[62].ram.r_n_1\,
      \doutb[7]_INST_0_i_19_5\(5) => \ramloop[62].ram.r_n_2\,
      \doutb[7]_INST_0_i_19_5\(4) => \ramloop[62].ram.r_n_3\,
      \doutb[7]_INST_0_i_19_5\(3) => \ramloop[62].ram.r_n_4\,
      \doutb[7]_INST_0_i_19_5\(2) => \ramloop[62].ram.r_n_5\,
      \doutb[7]_INST_0_i_19_5\(1) => \ramloop[62].ram.r_n_6\,
      \doutb[7]_INST_0_i_19_5\(0) => \ramloop[62].ram.r_n_7\,
      \doutb[7]_INST_0_i_19_6\(7) => \ramloop[61].ram.r_n_0\,
      \doutb[7]_INST_0_i_19_6\(6) => \ramloop[61].ram.r_n_1\,
      \doutb[7]_INST_0_i_19_6\(5) => \ramloop[61].ram.r_n_2\,
      \doutb[7]_INST_0_i_19_6\(4) => \ramloop[61].ram.r_n_3\,
      \doutb[7]_INST_0_i_19_6\(3) => \ramloop[61].ram.r_n_4\,
      \doutb[7]_INST_0_i_19_6\(2) => \ramloop[61].ram.r_n_5\,
      \doutb[7]_INST_0_i_19_6\(1) => \ramloop[61].ram.r_n_6\,
      \doutb[7]_INST_0_i_19_6\(0) => \ramloop[61].ram.r_n_7\,
      \doutb[7]_INST_0_i_19_7\(7) => \ramloop[60].ram.r_n_0\,
      \doutb[7]_INST_0_i_19_7\(6) => \ramloop[60].ram.r_n_1\,
      \doutb[7]_INST_0_i_19_7\(5) => \ramloop[60].ram.r_n_2\,
      \doutb[7]_INST_0_i_19_7\(4) => \ramloop[60].ram.r_n_3\,
      \doutb[7]_INST_0_i_19_7\(3) => \ramloop[60].ram.r_n_4\,
      \doutb[7]_INST_0_i_19_7\(2) => \ramloop[60].ram.r_n_5\,
      \doutb[7]_INST_0_i_19_7\(1) => \ramloop[60].ram.r_n_6\,
      \doutb[7]_INST_0_i_19_7\(0) => \ramloop[60].ram.r_n_7\,
      \doutb[7]_INST_0_i_20_0\(7) => \ramloop[35].ram.r_n_0\,
      \doutb[7]_INST_0_i_20_0\(6) => \ramloop[35].ram.r_n_1\,
      \doutb[7]_INST_0_i_20_0\(5) => \ramloop[35].ram.r_n_2\,
      \doutb[7]_INST_0_i_20_0\(4) => \ramloop[35].ram.r_n_3\,
      \doutb[7]_INST_0_i_20_0\(3) => \ramloop[35].ram.r_n_4\,
      \doutb[7]_INST_0_i_20_0\(2) => \ramloop[35].ram.r_n_5\,
      \doutb[7]_INST_0_i_20_0\(1) => \ramloop[35].ram.r_n_6\,
      \doutb[7]_INST_0_i_20_0\(0) => \ramloop[35].ram.r_n_7\,
      \doutb[7]_INST_0_i_20_1\(7) => \ramloop[34].ram.r_n_0\,
      \doutb[7]_INST_0_i_20_1\(6) => \ramloop[34].ram.r_n_1\,
      \doutb[7]_INST_0_i_20_1\(5) => \ramloop[34].ram.r_n_2\,
      \doutb[7]_INST_0_i_20_1\(4) => \ramloop[34].ram.r_n_3\,
      \doutb[7]_INST_0_i_20_1\(3) => \ramloop[34].ram.r_n_4\,
      \doutb[7]_INST_0_i_20_1\(2) => \ramloop[34].ram.r_n_5\,
      \doutb[7]_INST_0_i_20_1\(1) => \ramloop[34].ram.r_n_6\,
      \doutb[7]_INST_0_i_20_1\(0) => \ramloop[34].ram.r_n_7\,
      \doutb[7]_INST_0_i_20_2\(7) => \ramloop[33].ram.r_n_0\,
      \doutb[7]_INST_0_i_20_2\(6) => \ramloop[33].ram.r_n_1\,
      \doutb[7]_INST_0_i_20_2\(5) => \ramloop[33].ram.r_n_2\,
      \doutb[7]_INST_0_i_20_2\(4) => \ramloop[33].ram.r_n_3\,
      \doutb[7]_INST_0_i_20_2\(3) => \ramloop[33].ram.r_n_4\,
      \doutb[7]_INST_0_i_20_2\(2) => \ramloop[33].ram.r_n_5\,
      \doutb[7]_INST_0_i_20_2\(1) => \ramloop[33].ram.r_n_6\,
      \doutb[7]_INST_0_i_20_2\(0) => \ramloop[33].ram.r_n_7\,
      \doutb[7]_INST_0_i_20_3\(7) => \ramloop[32].ram.r_n_0\,
      \doutb[7]_INST_0_i_20_3\(6) => \ramloop[32].ram.r_n_1\,
      \doutb[7]_INST_0_i_20_3\(5) => \ramloop[32].ram.r_n_2\,
      \doutb[7]_INST_0_i_20_3\(4) => \ramloop[32].ram.r_n_3\,
      \doutb[7]_INST_0_i_20_3\(3) => \ramloop[32].ram.r_n_4\,
      \doutb[7]_INST_0_i_20_3\(2) => \ramloop[32].ram.r_n_5\,
      \doutb[7]_INST_0_i_20_3\(1) => \ramloop[32].ram.r_n_6\,
      \doutb[7]_INST_0_i_20_3\(0) => \ramloop[32].ram.r_n_7\,
      \doutb[7]_INST_0_i_20_4\(7) => \ramloop[39].ram.r_n_0\,
      \doutb[7]_INST_0_i_20_4\(6) => \ramloop[39].ram.r_n_1\,
      \doutb[7]_INST_0_i_20_4\(5) => \ramloop[39].ram.r_n_2\,
      \doutb[7]_INST_0_i_20_4\(4) => \ramloop[39].ram.r_n_3\,
      \doutb[7]_INST_0_i_20_4\(3) => \ramloop[39].ram.r_n_4\,
      \doutb[7]_INST_0_i_20_4\(2) => \ramloop[39].ram.r_n_5\,
      \doutb[7]_INST_0_i_20_4\(1) => \ramloop[39].ram.r_n_6\,
      \doutb[7]_INST_0_i_20_4\(0) => \ramloop[39].ram.r_n_7\,
      \doutb[7]_INST_0_i_20_5\(7) => \ramloop[38].ram.r_n_0\,
      \doutb[7]_INST_0_i_20_5\(6) => \ramloop[38].ram.r_n_1\,
      \doutb[7]_INST_0_i_20_5\(5) => \ramloop[38].ram.r_n_2\,
      \doutb[7]_INST_0_i_20_5\(4) => \ramloop[38].ram.r_n_3\,
      \doutb[7]_INST_0_i_20_5\(3) => \ramloop[38].ram.r_n_4\,
      \doutb[7]_INST_0_i_20_5\(2) => \ramloop[38].ram.r_n_5\,
      \doutb[7]_INST_0_i_20_5\(1) => \ramloop[38].ram.r_n_6\,
      \doutb[7]_INST_0_i_20_5\(0) => \ramloop[38].ram.r_n_7\,
      \doutb[7]_INST_0_i_20_6\(7) => \ramloop[37].ram.r_n_0\,
      \doutb[7]_INST_0_i_20_6\(6) => \ramloop[37].ram.r_n_1\,
      \doutb[7]_INST_0_i_20_6\(5) => \ramloop[37].ram.r_n_2\,
      \doutb[7]_INST_0_i_20_6\(4) => \ramloop[37].ram.r_n_3\,
      \doutb[7]_INST_0_i_20_6\(3) => \ramloop[37].ram.r_n_4\,
      \doutb[7]_INST_0_i_20_6\(2) => \ramloop[37].ram.r_n_5\,
      \doutb[7]_INST_0_i_20_6\(1) => \ramloop[37].ram.r_n_6\,
      \doutb[7]_INST_0_i_20_6\(0) => \ramloop[37].ram.r_n_7\,
      \doutb[7]_INST_0_i_20_7\(7) => \ramloop[36].ram.r_n_0\,
      \doutb[7]_INST_0_i_20_7\(6) => \ramloop[36].ram.r_n_1\,
      \doutb[7]_INST_0_i_20_7\(5) => \ramloop[36].ram.r_n_2\,
      \doutb[7]_INST_0_i_20_7\(4) => \ramloop[36].ram.r_n_3\,
      \doutb[7]_INST_0_i_20_7\(3) => \ramloop[36].ram.r_n_4\,
      \doutb[7]_INST_0_i_20_7\(2) => \ramloop[36].ram.r_n_5\,
      \doutb[7]_INST_0_i_20_7\(1) => \ramloop[36].ram.r_n_6\,
      \doutb[7]_INST_0_i_20_7\(0) => \ramloop[36].ram.r_n_7\,
      \doutb[7]_INST_0_i_21_0\(7) => \ramloop[43].ram.r_n_0\,
      \doutb[7]_INST_0_i_21_0\(6) => \ramloop[43].ram.r_n_1\,
      \doutb[7]_INST_0_i_21_0\(5) => \ramloop[43].ram.r_n_2\,
      \doutb[7]_INST_0_i_21_0\(4) => \ramloop[43].ram.r_n_3\,
      \doutb[7]_INST_0_i_21_0\(3) => \ramloop[43].ram.r_n_4\,
      \doutb[7]_INST_0_i_21_0\(2) => \ramloop[43].ram.r_n_5\,
      \doutb[7]_INST_0_i_21_0\(1) => \ramloop[43].ram.r_n_6\,
      \doutb[7]_INST_0_i_21_0\(0) => \ramloop[43].ram.r_n_7\,
      \doutb[7]_INST_0_i_21_1\(7) => \ramloop[42].ram.r_n_0\,
      \doutb[7]_INST_0_i_21_1\(6) => \ramloop[42].ram.r_n_1\,
      \doutb[7]_INST_0_i_21_1\(5) => \ramloop[42].ram.r_n_2\,
      \doutb[7]_INST_0_i_21_1\(4) => \ramloop[42].ram.r_n_3\,
      \doutb[7]_INST_0_i_21_1\(3) => \ramloop[42].ram.r_n_4\,
      \doutb[7]_INST_0_i_21_1\(2) => \ramloop[42].ram.r_n_5\,
      \doutb[7]_INST_0_i_21_1\(1) => \ramloop[42].ram.r_n_6\,
      \doutb[7]_INST_0_i_21_1\(0) => \ramloop[42].ram.r_n_7\,
      \doutb[7]_INST_0_i_21_2\(7) => \ramloop[41].ram.r_n_0\,
      \doutb[7]_INST_0_i_21_2\(6) => \ramloop[41].ram.r_n_1\,
      \doutb[7]_INST_0_i_21_2\(5) => \ramloop[41].ram.r_n_2\,
      \doutb[7]_INST_0_i_21_2\(4) => \ramloop[41].ram.r_n_3\,
      \doutb[7]_INST_0_i_21_2\(3) => \ramloop[41].ram.r_n_4\,
      \doutb[7]_INST_0_i_21_2\(2) => \ramloop[41].ram.r_n_5\,
      \doutb[7]_INST_0_i_21_2\(1) => \ramloop[41].ram.r_n_6\,
      \doutb[7]_INST_0_i_21_2\(0) => \ramloop[41].ram.r_n_7\,
      \doutb[7]_INST_0_i_21_3\(7) => \ramloop[40].ram.r_n_0\,
      \doutb[7]_INST_0_i_21_3\(6) => \ramloop[40].ram.r_n_1\,
      \doutb[7]_INST_0_i_21_3\(5) => \ramloop[40].ram.r_n_2\,
      \doutb[7]_INST_0_i_21_3\(4) => \ramloop[40].ram.r_n_3\,
      \doutb[7]_INST_0_i_21_3\(3) => \ramloop[40].ram.r_n_4\,
      \doutb[7]_INST_0_i_21_3\(2) => \ramloop[40].ram.r_n_5\,
      \doutb[7]_INST_0_i_21_3\(1) => \ramloop[40].ram.r_n_6\,
      \doutb[7]_INST_0_i_21_3\(0) => \ramloop[40].ram.r_n_7\,
      \doutb[7]_INST_0_i_21_4\(7) => \ramloop[47].ram.r_n_0\,
      \doutb[7]_INST_0_i_21_4\(6) => \ramloop[47].ram.r_n_1\,
      \doutb[7]_INST_0_i_21_4\(5) => \ramloop[47].ram.r_n_2\,
      \doutb[7]_INST_0_i_21_4\(4) => \ramloop[47].ram.r_n_3\,
      \doutb[7]_INST_0_i_21_4\(3) => \ramloop[47].ram.r_n_4\,
      \doutb[7]_INST_0_i_21_4\(2) => \ramloop[47].ram.r_n_5\,
      \doutb[7]_INST_0_i_21_4\(1) => \ramloop[47].ram.r_n_6\,
      \doutb[7]_INST_0_i_21_4\(0) => \ramloop[47].ram.r_n_7\,
      \doutb[7]_INST_0_i_21_5\(7) => \ramloop[46].ram.r_n_0\,
      \doutb[7]_INST_0_i_21_5\(6) => \ramloop[46].ram.r_n_1\,
      \doutb[7]_INST_0_i_21_5\(5) => \ramloop[46].ram.r_n_2\,
      \doutb[7]_INST_0_i_21_5\(4) => \ramloop[46].ram.r_n_3\,
      \doutb[7]_INST_0_i_21_5\(3) => \ramloop[46].ram.r_n_4\,
      \doutb[7]_INST_0_i_21_5\(2) => \ramloop[46].ram.r_n_5\,
      \doutb[7]_INST_0_i_21_5\(1) => \ramloop[46].ram.r_n_6\,
      \doutb[7]_INST_0_i_21_5\(0) => \ramloop[46].ram.r_n_7\,
      \doutb[7]_INST_0_i_21_6\(7) => \ramloop[45].ram.r_n_0\,
      \doutb[7]_INST_0_i_21_6\(6) => \ramloop[45].ram.r_n_1\,
      \doutb[7]_INST_0_i_21_6\(5) => \ramloop[45].ram.r_n_2\,
      \doutb[7]_INST_0_i_21_6\(4) => \ramloop[45].ram.r_n_3\,
      \doutb[7]_INST_0_i_21_6\(3) => \ramloop[45].ram.r_n_4\,
      \doutb[7]_INST_0_i_21_6\(2) => \ramloop[45].ram.r_n_5\,
      \doutb[7]_INST_0_i_21_6\(1) => \ramloop[45].ram.r_n_6\,
      \doutb[7]_INST_0_i_21_6\(0) => \ramloop[45].ram.r_n_7\,
      \doutb[7]_INST_0_i_21_7\(7) => \ramloop[44].ram.r_n_0\,
      \doutb[7]_INST_0_i_21_7\(6) => \ramloop[44].ram.r_n_1\,
      \doutb[7]_INST_0_i_21_7\(5) => \ramloop[44].ram.r_n_2\,
      \doutb[7]_INST_0_i_21_7\(4) => \ramloop[44].ram.r_n_3\,
      \doutb[7]_INST_0_i_21_7\(3) => \ramloop[44].ram.r_n_4\,
      \doutb[7]_INST_0_i_21_7\(2) => \ramloop[44].ram.r_n_5\,
      \doutb[7]_INST_0_i_21_7\(1) => \ramloop[44].ram.r_n_6\,
      \doutb[7]_INST_0_i_21_7\(0) => \ramloop[44].ram.r_n_7\,
      \doutb[7]_INST_0_i_22_0\(7) => \ramloop[19].ram.r_n_0\,
      \doutb[7]_INST_0_i_22_0\(6) => \ramloop[19].ram.r_n_1\,
      \doutb[7]_INST_0_i_22_0\(5) => \ramloop[19].ram.r_n_2\,
      \doutb[7]_INST_0_i_22_0\(4) => \ramloop[19].ram.r_n_3\,
      \doutb[7]_INST_0_i_22_0\(3) => \ramloop[19].ram.r_n_4\,
      \doutb[7]_INST_0_i_22_0\(2) => \ramloop[19].ram.r_n_5\,
      \doutb[7]_INST_0_i_22_0\(1) => \ramloop[19].ram.r_n_6\,
      \doutb[7]_INST_0_i_22_0\(0) => \ramloop[19].ram.r_n_7\,
      \doutb[7]_INST_0_i_22_1\(7) => \ramloop[18].ram.r_n_0\,
      \doutb[7]_INST_0_i_22_1\(6) => \ramloop[18].ram.r_n_1\,
      \doutb[7]_INST_0_i_22_1\(5) => \ramloop[18].ram.r_n_2\,
      \doutb[7]_INST_0_i_22_1\(4) => \ramloop[18].ram.r_n_3\,
      \doutb[7]_INST_0_i_22_1\(3) => \ramloop[18].ram.r_n_4\,
      \doutb[7]_INST_0_i_22_1\(2) => \ramloop[18].ram.r_n_5\,
      \doutb[7]_INST_0_i_22_1\(1) => \ramloop[18].ram.r_n_6\,
      \doutb[7]_INST_0_i_22_1\(0) => \ramloop[18].ram.r_n_7\,
      \doutb[7]_INST_0_i_22_2\(7) => \ramloop[17].ram.r_n_0\,
      \doutb[7]_INST_0_i_22_2\(6) => \ramloop[17].ram.r_n_1\,
      \doutb[7]_INST_0_i_22_2\(5) => \ramloop[17].ram.r_n_2\,
      \doutb[7]_INST_0_i_22_2\(4) => \ramloop[17].ram.r_n_3\,
      \doutb[7]_INST_0_i_22_2\(3) => \ramloop[17].ram.r_n_4\,
      \doutb[7]_INST_0_i_22_2\(2) => \ramloop[17].ram.r_n_5\,
      \doutb[7]_INST_0_i_22_2\(1) => \ramloop[17].ram.r_n_6\,
      \doutb[7]_INST_0_i_22_2\(0) => \ramloop[17].ram.r_n_7\,
      \doutb[7]_INST_0_i_22_3\(7) => \ramloop[16].ram.r_n_0\,
      \doutb[7]_INST_0_i_22_3\(6) => \ramloop[16].ram.r_n_1\,
      \doutb[7]_INST_0_i_22_3\(5) => \ramloop[16].ram.r_n_2\,
      \doutb[7]_INST_0_i_22_3\(4) => \ramloop[16].ram.r_n_3\,
      \doutb[7]_INST_0_i_22_3\(3) => \ramloop[16].ram.r_n_4\,
      \doutb[7]_INST_0_i_22_3\(2) => \ramloop[16].ram.r_n_5\,
      \doutb[7]_INST_0_i_22_3\(1) => \ramloop[16].ram.r_n_6\,
      \doutb[7]_INST_0_i_22_3\(0) => \ramloop[16].ram.r_n_7\,
      \doutb[7]_INST_0_i_22_4\(7) => \ramloop[23].ram.r_n_0\,
      \doutb[7]_INST_0_i_22_4\(6) => \ramloop[23].ram.r_n_1\,
      \doutb[7]_INST_0_i_22_4\(5) => \ramloop[23].ram.r_n_2\,
      \doutb[7]_INST_0_i_22_4\(4) => \ramloop[23].ram.r_n_3\,
      \doutb[7]_INST_0_i_22_4\(3) => \ramloop[23].ram.r_n_4\,
      \doutb[7]_INST_0_i_22_4\(2) => \ramloop[23].ram.r_n_5\,
      \doutb[7]_INST_0_i_22_4\(1) => \ramloop[23].ram.r_n_6\,
      \doutb[7]_INST_0_i_22_4\(0) => \ramloop[23].ram.r_n_7\,
      \doutb[7]_INST_0_i_22_5\(7) => \ramloop[22].ram.r_n_0\,
      \doutb[7]_INST_0_i_22_5\(6) => \ramloop[22].ram.r_n_1\,
      \doutb[7]_INST_0_i_22_5\(5) => \ramloop[22].ram.r_n_2\,
      \doutb[7]_INST_0_i_22_5\(4) => \ramloop[22].ram.r_n_3\,
      \doutb[7]_INST_0_i_22_5\(3) => \ramloop[22].ram.r_n_4\,
      \doutb[7]_INST_0_i_22_5\(2) => \ramloop[22].ram.r_n_5\,
      \doutb[7]_INST_0_i_22_5\(1) => \ramloop[22].ram.r_n_6\,
      \doutb[7]_INST_0_i_22_5\(0) => \ramloop[22].ram.r_n_7\,
      \doutb[7]_INST_0_i_22_6\(7) => \ramloop[21].ram.r_n_0\,
      \doutb[7]_INST_0_i_22_6\(6) => \ramloop[21].ram.r_n_1\,
      \doutb[7]_INST_0_i_22_6\(5) => \ramloop[21].ram.r_n_2\,
      \doutb[7]_INST_0_i_22_6\(4) => \ramloop[21].ram.r_n_3\,
      \doutb[7]_INST_0_i_22_6\(3) => \ramloop[21].ram.r_n_4\,
      \doutb[7]_INST_0_i_22_6\(2) => \ramloop[21].ram.r_n_5\,
      \doutb[7]_INST_0_i_22_6\(1) => \ramloop[21].ram.r_n_6\,
      \doutb[7]_INST_0_i_22_6\(0) => \ramloop[21].ram.r_n_7\,
      \doutb[7]_INST_0_i_22_7\(7) => \ramloop[20].ram.r_n_0\,
      \doutb[7]_INST_0_i_22_7\(6) => \ramloop[20].ram.r_n_1\,
      \doutb[7]_INST_0_i_22_7\(5) => \ramloop[20].ram.r_n_2\,
      \doutb[7]_INST_0_i_22_7\(4) => \ramloop[20].ram.r_n_3\,
      \doutb[7]_INST_0_i_22_7\(3) => \ramloop[20].ram.r_n_4\,
      \doutb[7]_INST_0_i_22_7\(2) => \ramloop[20].ram.r_n_5\,
      \doutb[7]_INST_0_i_22_7\(1) => \ramloop[20].ram.r_n_6\,
      \doutb[7]_INST_0_i_22_7\(0) => \ramloop[20].ram.r_n_7\,
      \doutb[7]_INST_0_i_23_0\(7) => \ramloop[27].ram.r_n_0\,
      \doutb[7]_INST_0_i_23_0\(6) => \ramloop[27].ram.r_n_1\,
      \doutb[7]_INST_0_i_23_0\(5) => \ramloop[27].ram.r_n_2\,
      \doutb[7]_INST_0_i_23_0\(4) => \ramloop[27].ram.r_n_3\,
      \doutb[7]_INST_0_i_23_0\(3) => \ramloop[27].ram.r_n_4\,
      \doutb[7]_INST_0_i_23_0\(2) => \ramloop[27].ram.r_n_5\,
      \doutb[7]_INST_0_i_23_0\(1) => \ramloop[27].ram.r_n_6\,
      \doutb[7]_INST_0_i_23_0\(0) => \ramloop[27].ram.r_n_7\,
      \doutb[7]_INST_0_i_23_1\(7) => \ramloop[26].ram.r_n_0\,
      \doutb[7]_INST_0_i_23_1\(6) => \ramloop[26].ram.r_n_1\,
      \doutb[7]_INST_0_i_23_1\(5) => \ramloop[26].ram.r_n_2\,
      \doutb[7]_INST_0_i_23_1\(4) => \ramloop[26].ram.r_n_3\,
      \doutb[7]_INST_0_i_23_1\(3) => \ramloop[26].ram.r_n_4\,
      \doutb[7]_INST_0_i_23_1\(2) => \ramloop[26].ram.r_n_5\,
      \doutb[7]_INST_0_i_23_1\(1) => \ramloop[26].ram.r_n_6\,
      \doutb[7]_INST_0_i_23_1\(0) => \ramloop[26].ram.r_n_7\,
      \doutb[7]_INST_0_i_23_2\(7) => \ramloop[25].ram.r_n_0\,
      \doutb[7]_INST_0_i_23_2\(6) => \ramloop[25].ram.r_n_1\,
      \doutb[7]_INST_0_i_23_2\(5) => \ramloop[25].ram.r_n_2\,
      \doutb[7]_INST_0_i_23_2\(4) => \ramloop[25].ram.r_n_3\,
      \doutb[7]_INST_0_i_23_2\(3) => \ramloop[25].ram.r_n_4\,
      \doutb[7]_INST_0_i_23_2\(2) => \ramloop[25].ram.r_n_5\,
      \doutb[7]_INST_0_i_23_2\(1) => \ramloop[25].ram.r_n_6\,
      \doutb[7]_INST_0_i_23_2\(0) => \ramloop[25].ram.r_n_7\,
      \doutb[7]_INST_0_i_23_3\(7) => \ramloop[24].ram.r_n_0\,
      \doutb[7]_INST_0_i_23_3\(6) => \ramloop[24].ram.r_n_1\,
      \doutb[7]_INST_0_i_23_3\(5) => \ramloop[24].ram.r_n_2\,
      \doutb[7]_INST_0_i_23_3\(4) => \ramloop[24].ram.r_n_3\,
      \doutb[7]_INST_0_i_23_3\(3) => \ramloop[24].ram.r_n_4\,
      \doutb[7]_INST_0_i_23_3\(2) => \ramloop[24].ram.r_n_5\,
      \doutb[7]_INST_0_i_23_3\(1) => \ramloop[24].ram.r_n_6\,
      \doutb[7]_INST_0_i_23_3\(0) => \ramloop[24].ram.r_n_7\,
      \doutb[7]_INST_0_i_23_4\(7) => \ramloop[31].ram.r_n_0\,
      \doutb[7]_INST_0_i_23_4\(6) => \ramloop[31].ram.r_n_1\,
      \doutb[7]_INST_0_i_23_4\(5) => \ramloop[31].ram.r_n_2\,
      \doutb[7]_INST_0_i_23_4\(4) => \ramloop[31].ram.r_n_3\,
      \doutb[7]_INST_0_i_23_4\(3) => \ramloop[31].ram.r_n_4\,
      \doutb[7]_INST_0_i_23_4\(2) => \ramloop[31].ram.r_n_5\,
      \doutb[7]_INST_0_i_23_4\(1) => \ramloop[31].ram.r_n_6\,
      \doutb[7]_INST_0_i_23_4\(0) => \ramloop[31].ram.r_n_7\,
      \doutb[7]_INST_0_i_23_5\(7) => \ramloop[30].ram.r_n_0\,
      \doutb[7]_INST_0_i_23_5\(6) => \ramloop[30].ram.r_n_1\,
      \doutb[7]_INST_0_i_23_5\(5) => \ramloop[30].ram.r_n_2\,
      \doutb[7]_INST_0_i_23_5\(4) => \ramloop[30].ram.r_n_3\,
      \doutb[7]_INST_0_i_23_5\(3) => \ramloop[30].ram.r_n_4\,
      \doutb[7]_INST_0_i_23_5\(2) => \ramloop[30].ram.r_n_5\,
      \doutb[7]_INST_0_i_23_5\(1) => \ramloop[30].ram.r_n_6\,
      \doutb[7]_INST_0_i_23_5\(0) => \ramloop[30].ram.r_n_7\,
      \doutb[7]_INST_0_i_23_6\(7) => \ramloop[29].ram.r_n_0\,
      \doutb[7]_INST_0_i_23_6\(6) => \ramloop[29].ram.r_n_1\,
      \doutb[7]_INST_0_i_23_6\(5) => \ramloop[29].ram.r_n_2\,
      \doutb[7]_INST_0_i_23_6\(4) => \ramloop[29].ram.r_n_3\,
      \doutb[7]_INST_0_i_23_6\(3) => \ramloop[29].ram.r_n_4\,
      \doutb[7]_INST_0_i_23_6\(2) => \ramloop[29].ram.r_n_5\,
      \doutb[7]_INST_0_i_23_6\(1) => \ramloop[29].ram.r_n_6\,
      \doutb[7]_INST_0_i_23_6\(0) => \ramloop[29].ram.r_n_7\,
      \doutb[7]_INST_0_i_23_7\(7) => \ramloop[28].ram.r_n_0\,
      \doutb[7]_INST_0_i_23_7\(6) => \ramloop[28].ram.r_n_1\,
      \doutb[7]_INST_0_i_23_7\(5) => \ramloop[28].ram.r_n_2\,
      \doutb[7]_INST_0_i_23_7\(4) => \ramloop[28].ram.r_n_3\,
      \doutb[7]_INST_0_i_23_7\(3) => \ramloop[28].ram.r_n_4\,
      \doutb[7]_INST_0_i_23_7\(2) => \ramloop[28].ram.r_n_5\,
      \doutb[7]_INST_0_i_23_7\(1) => \ramloop[28].ram.r_n_6\,
      \doutb[7]_INST_0_i_23_7\(0) => \ramloop[28].ram.r_n_7\,
      \doutb[7]_INST_0_i_24_0\(7) => \ramloop[3].ram.r_n_0\,
      \doutb[7]_INST_0_i_24_0\(6) => \ramloop[3].ram.r_n_1\,
      \doutb[7]_INST_0_i_24_0\(5) => \ramloop[3].ram.r_n_2\,
      \doutb[7]_INST_0_i_24_0\(4) => \ramloop[3].ram.r_n_3\,
      \doutb[7]_INST_0_i_24_0\(3) => \ramloop[3].ram.r_n_4\,
      \doutb[7]_INST_0_i_24_0\(2) => \ramloop[3].ram.r_n_5\,
      \doutb[7]_INST_0_i_24_0\(1) => \ramloop[3].ram.r_n_6\,
      \doutb[7]_INST_0_i_24_0\(0) => \ramloop[3].ram.r_n_7\,
      \doutb[7]_INST_0_i_24_1\(7) => \ramloop[2].ram.r_n_0\,
      \doutb[7]_INST_0_i_24_1\(6) => \ramloop[2].ram.r_n_1\,
      \doutb[7]_INST_0_i_24_1\(5) => \ramloop[2].ram.r_n_2\,
      \doutb[7]_INST_0_i_24_1\(4) => \ramloop[2].ram.r_n_3\,
      \doutb[7]_INST_0_i_24_1\(3) => \ramloop[2].ram.r_n_4\,
      \doutb[7]_INST_0_i_24_1\(2) => \ramloop[2].ram.r_n_5\,
      \doutb[7]_INST_0_i_24_1\(1) => \ramloop[2].ram.r_n_6\,
      \doutb[7]_INST_0_i_24_1\(0) => \ramloop[2].ram.r_n_7\,
      \doutb[7]_INST_0_i_24_2\(7) => \ramloop[1].ram.r_n_0\,
      \doutb[7]_INST_0_i_24_2\(6) => \ramloop[1].ram.r_n_1\,
      \doutb[7]_INST_0_i_24_2\(5) => \ramloop[1].ram.r_n_2\,
      \doutb[7]_INST_0_i_24_2\(4) => \ramloop[1].ram.r_n_3\,
      \doutb[7]_INST_0_i_24_2\(3) => \ramloop[1].ram.r_n_4\,
      \doutb[7]_INST_0_i_24_2\(2) => \ramloop[1].ram.r_n_5\,
      \doutb[7]_INST_0_i_24_2\(1) => \ramloop[1].ram.r_n_6\,
      \doutb[7]_INST_0_i_24_2\(0) => \ramloop[1].ram.r_n_7\,
      \doutb[7]_INST_0_i_24_3\(7 downto 0) => ram_doutb(7 downto 0),
      \doutb[7]_INST_0_i_24_4\(7) => \ramloop[7].ram.r_n_0\,
      \doutb[7]_INST_0_i_24_4\(6) => \ramloop[7].ram.r_n_1\,
      \doutb[7]_INST_0_i_24_4\(5) => \ramloop[7].ram.r_n_2\,
      \doutb[7]_INST_0_i_24_4\(4) => \ramloop[7].ram.r_n_3\,
      \doutb[7]_INST_0_i_24_4\(3) => \ramloop[7].ram.r_n_4\,
      \doutb[7]_INST_0_i_24_4\(2) => \ramloop[7].ram.r_n_5\,
      \doutb[7]_INST_0_i_24_4\(1) => \ramloop[7].ram.r_n_6\,
      \doutb[7]_INST_0_i_24_4\(0) => \ramloop[7].ram.r_n_7\,
      \doutb[7]_INST_0_i_24_5\(7) => \ramloop[6].ram.r_n_0\,
      \doutb[7]_INST_0_i_24_5\(6) => \ramloop[6].ram.r_n_1\,
      \doutb[7]_INST_0_i_24_5\(5) => \ramloop[6].ram.r_n_2\,
      \doutb[7]_INST_0_i_24_5\(4) => \ramloop[6].ram.r_n_3\,
      \doutb[7]_INST_0_i_24_5\(3) => \ramloop[6].ram.r_n_4\,
      \doutb[7]_INST_0_i_24_5\(2) => \ramloop[6].ram.r_n_5\,
      \doutb[7]_INST_0_i_24_5\(1) => \ramloop[6].ram.r_n_6\,
      \doutb[7]_INST_0_i_24_5\(0) => \ramloop[6].ram.r_n_7\,
      \doutb[7]_INST_0_i_24_6\(7) => \ramloop[5].ram.r_n_0\,
      \doutb[7]_INST_0_i_24_6\(6) => \ramloop[5].ram.r_n_1\,
      \doutb[7]_INST_0_i_24_6\(5) => \ramloop[5].ram.r_n_2\,
      \doutb[7]_INST_0_i_24_6\(4) => \ramloop[5].ram.r_n_3\,
      \doutb[7]_INST_0_i_24_6\(3) => \ramloop[5].ram.r_n_4\,
      \doutb[7]_INST_0_i_24_6\(2) => \ramloop[5].ram.r_n_5\,
      \doutb[7]_INST_0_i_24_6\(1) => \ramloop[5].ram.r_n_6\,
      \doutb[7]_INST_0_i_24_6\(0) => \ramloop[5].ram.r_n_7\,
      \doutb[7]_INST_0_i_24_7\(7) => \ramloop[4].ram.r_n_0\,
      \doutb[7]_INST_0_i_24_7\(6) => \ramloop[4].ram.r_n_1\,
      \doutb[7]_INST_0_i_24_7\(5) => \ramloop[4].ram.r_n_2\,
      \doutb[7]_INST_0_i_24_7\(4) => \ramloop[4].ram.r_n_3\,
      \doutb[7]_INST_0_i_24_7\(3) => \ramloop[4].ram.r_n_4\,
      \doutb[7]_INST_0_i_24_7\(2) => \ramloop[4].ram.r_n_5\,
      \doutb[7]_INST_0_i_24_7\(1) => \ramloop[4].ram.r_n_6\,
      \doutb[7]_INST_0_i_24_7\(0) => \ramloop[4].ram.r_n_7\,
      \doutb[7]_INST_0_i_25_0\(7) => \ramloop[11].ram.r_n_0\,
      \doutb[7]_INST_0_i_25_0\(6) => \ramloop[11].ram.r_n_1\,
      \doutb[7]_INST_0_i_25_0\(5) => \ramloop[11].ram.r_n_2\,
      \doutb[7]_INST_0_i_25_0\(4) => \ramloop[11].ram.r_n_3\,
      \doutb[7]_INST_0_i_25_0\(3) => \ramloop[11].ram.r_n_4\,
      \doutb[7]_INST_0_i_25_0\(2) => \ramloop[11].ram.r_n_5\,
      \doutb[7]_INST_0_i_25_0\(1) => \ramloop[11].ram.r_n_6\,
      \doutb[7]_INST_0_i_25_0\(0) => \ramloop[11].ram.r_n_7\,
      \doutb[7]_INST_0_i_25_1\(7) => \ramloop[10].ram.r_n_0\,
      \doutb[7]_INST_0_i_25_1\(6) => \ramloop[10].ram.r_n_1\,
      \doutb[7]_INST_0_i_25_1\(5) => \ramloop[10].ram.r_n_2\,
      \doutb[7]_INST_0_i_25_1\(4) => \ramloop[10].ram.r_n_3\,
      \doutb[7]_INST_0_i_25_1\(3) => \ramloop[10].ram.r_n_4\,
      \doutb[7]_INST_0_i_25_1\(2) => \ramloop[10].ram.r_n_5\,
      \doutb[7]_INST_0_i_25_1\(1) => \ramloop[10].ram.r_n_6\,
      \doutb[7]_INST_0_i_25_1\(0) => \ramloop[10].ram.r_n_7\,
      \doutb[7]_INST_0_i_25_2\(7) => \ramloop[9].ram.r_n_0\,
      \doutb[7]_INST_0_i_25_2\(6) => \ramloop[9].ram.r_n_1\,
      \doutb[7]_INST_0_i_25_2\(5) => \ramloop[9].ram.r_n_2\,
      \doutb[7]_INST_0_i_25_2\(4) => \ramloop[9].ram.r_n_3\,
      \doutb[7]_INST_0_i_25_2\(3) => \ramloop[9].ram.r_n_4\,
      \doutb[7]_INST_0_i_25_2\(2) => \ramloop[9].ram.r_n_5\,
      \doutb[7]_INST_0_i_25_2\(1) => \ramloop[9].ram.r_n_6\,
      \doutb[7]_INST_0_i_25_2\(0) => \ramloop[9].ram.r_n_7\,
      \doutb[7]_INST_0_i_25_3\(7) => \ramloop[8].ram.r_n_0\,
      \doutb[7]_INST_0_i_25_3\(6) => \ramloop[8].ram.r_n_1\,
      \doutb[7]_INST_0_i_25_3\(5) => \ramloop[8].ram.r_n_2\,
      \doutb[7]_INST_0_i_25_3\(4) => \ramloop[8].ram.r_n_3\,
      \doutb[7]_INST_0_i_25_3\(3) => \ramloop[8].ram.r_n_4\,
      \doutb[7]_INST_0_i_25_3\(2) => \ramloop[8].ram.r_n_5\,
      \doutb[7]_INST_0_i_25_3\(1) => \ramloop[8].ram.r_n_6\,
      \doutb[7]_INST_0_i_25_3\(0) => \ramloop[8].ram.r_n_7\,
      \doutb[7]_INST_0_i_25_4\(7) => \ramloop[15].ram.r_n_0\,
      \doutb[7]_INST_0_i_25_4\(6) => \ramloop[15].ram.r_n_1\,
      \doutb[7]_INST_0_i_25_4\(5) => \ramloop[15].ram.r_n_2\,
      \doutb[7]_INST_0_i_25_4\(4) => \ramloop[15].ram.r_n_3\,
      \doutb[7]_INST_0_i_25_4\(3) => \ramloop[15].ram.r_n_4\,
      \doutb[7]_INST_0_i_25_4\(2) => \ramloop[15].ram.r_n_5\,
      \doutb[7]_INST_0_i_25_4\(1) => \ramloop[15].ram.r_n_6\,
      \doutb[7]_INST_0_i_25_4\(0) => \ramloop[15].ram.r_n_7\,
      \doutb[7]_INST_0_i_25_5\(7) => \ramloop[14].ram.r_n_0\,
      \doutb[7]_INST_0_i_25_5\(6) => \ramloop[14].ram.r_n_1\,
      \doutb[7]_INST_0_i_25_5\(5) => \ramloop[14].ram.r_n_2\,
      \doutb[7]_INST_0_i_25_5\(4) => \ramloop[14].ram.r_n_3\,
      \doutb[7]_INST_0_i_25_5\(3) => \ramloop[14].ram.r_n_4\,
      \doutb[7]_INST_0_i_25_5\(2) => \ramloop[14].ram.r_n_5\,
      \doutb[7]_INST_0_i_25_5\(1) => \ramloop[14].ram.r_n_6\,
      \doutb[7]_INST_0_i_25_5\(0) => \ramloop[14].ram.r_n_7\,
      \doutb[7]_INST_0_i_25_6\(7) => \ramloop[13].ram.r_n_0\,
      \doutb[7]_INST_0_i_25_6\(6) => \ramloop[13].ram.r_n_1\,
      \doutb[7]_INST_0_i_25_6\(5) => \ramloop[13].ram.r_n_2\,
      \doutb[7]_INST_0_i_25_6\(4) => \ramloop[13].ram.r_n_3\,
      \doutb[7]_INST_0_i_25_6\(3) => \ramloop[13].ram.r_n_4\,
      \doutb[7]_INST_0_i_25_6\(2) => \ramloop[13].ram.r_n_5\,
      \doutb[7]_INST_0_i_25_6\(1) => \ramloop[13].ram.r_n_6\,
      \doutb[7]_INST_0_i_25_6\(0) => \ramloop[13].ram.r_n_7\,
      \doutb[7]_INST_0_i_25_7\(7) => \ramloop[12].ram.r_n_0\,
      \doutb[7]_INST_0_i_25_7\(6) => \ramloop[12].ram.r_n_1\,
      \doutb[7]_INST_0_i_25_7\(5) => \ramloop[12].ram.r_n_2\,
      \doutb[7]_INST_0_i_25_7\(4) => \ramloop[12].ram.r_n_3\,
      \doutb[7]_INST_0_i_25_7\(3) => \ramloop[12].ram.r_n_4\,
      \doutb[7]_INST_0_i_25_7\(2) => \ramloop[12].ram.r_n_5\,
      \doutb[7]_INST_0_i_25_7\(1) => \ramloop[12].ram.r_n_6\,
      \doutb[7]_INST_0_i_25_7\(0) => \ramloop[12].ram.r_n_7\,
      \doutb[7]_INST_0_i_26_0\(7) => \ramloop[99].ram.r_n_0\,
      \doutb[7]_INST_0_i_26_0\(6) => \ramloop[99].ram.r_n_1\,
      \doutb[7]_INST_0_i_26_0\(5) => \ramloop[99].ram.r_n_2\,
      \doutb[7]_INST_0_i_26_0\(4) => \ramloop[99].ram.r_n_3\,
      \doutb[7]_INST_0_i_26_0\(3) => \ramloop[99].ram.r_n_4\,
      \doutb[7]_INST_0_i_26_0\(2) => \ramloop[99].ram.r_n_5\,
      \doutb[7]_INST_0_i_26_0\(1) => \ramloop[99].ram.r_n_6\,
      \doutb[7]_INST_0_i_26_0\(0) => \ramloop[99].ram.r_n_7\,
      \doutb[7]_INST_0_i_26_1\(7) => \ramloop[98].ram.r_n_0\,
      \doutb[7]_INST_0_i_26_1\(6) => \ramloop[98].ram.r_n_1\,
      \doutb[7]_INST_0_i_26_1\(5) => \ramloop[98].ram.r_n_2\,
      \doutb[7]_INST_0_i_26_1\(4) => \ramloop[98].ram.r_n_3\,
      \doutb[7]_INST_0_i_26_1\(3) => \ramloop[98].ram.r_n_4\,
      \doutb[7]_INST_0_i_26_1\(2) => \ramloop[98].ram.r_n_5\,
      \doutb[7]_INST_0_i_26_1\(1) => \ramloop[98].ram.r_n_6\,
      \doutb[7]_INST_0_i_26_1\(0) => \ramloop[98].ram.r_n_7\,
      \doutb[7]_INST_0_i_26_2\(7) => \ramloop[97].ram.r_n_0\,
      \doutb[7]_INST_0_i_26_2\(6) => \ramloop[97].ram.r_n_1\,
      \doutb[7]_INST_0_i_26_2\(5) => \ramloop[97].ram.r_n_2\,
      \doutb[7]_INST_0_i_26_2\(4) => \ramloop[97].ram.r_n_3\,
      \doutb[7]_INST_0_i_26_2\(3) => \ramloop[97].ram.r_n_4\,
      \doutb[7]_INST_0_i_26_2\(2) => \ramloop[97].ram.r_n_5\,
      \doutb[7]_INST_0_i_26_2\(1) => \ramloop[97].ram.r_n_6\,
      \doutb[7]_INST_0_i_26_2\(0) => \ramloop[97].ram.r_n_7\,
      \doutb[7]_INST_0_i_26_3\(7) => \ramloop[96].ram.r_n_0\,
      \doutb[7]_INST_0_i_26_3\(6) => \ramloop[96].ram.r_n_1\,
      \doutb[7]_INST_0_i_26_3\(5) => \ramloop[96].ram.r_n_2\,
      \doutb[7]_INST_0_i_26_3\(4) => \ramloop[96].ram.r_n_3\,
      \doutb[7]_INST_0_i_26_3\(3) => \ramloop[96].ram.r_n_4\,
      \doutb[7]_INST_0_i_26_3\(2) => \ramloop[96].ram.r_n_5\,
      \doutb[7]_INST_0_i_26_3\(1) => \ramloop[96].ram.r_n_6\,
      \doutb[7]_INST_0_i_26_3\(0) => \ramloop[96].ram.r_n_7\,
      \doutb[7]_INST_0_i_26_4\(7) => \ramloop[103].ram.r_n_0\,
      \doutb[7]_INST_0_i_26_4\(6) => \ramloop[103].ram.r_n_1\,
      \doutb[7]_INST_0_i_26_4\(5) => \ramloop[103].ram.r_n_2\,
      \doutb[7]_INST_0_i_26_4\(4) => \ramloop[103].ram.r_n_3\,
      \doutb[7]_INST_0_i_26_4\(3) => \ramloop[103].ram.r_n_4\,
      \doutb[7]_INST_0_i_26_4\(2) => \ramloop[103].ram.r_n_5\,
      \doutb[7]_INST_0_i_26_4\(1) => \ramloop[103].ram.r_n_6\,
      \doutb[7]_INST_0_i_26_4\(0) => \ramloop[103].ram.r_n_7\,
      \doutb[7]_INST_0_i_26_5\(7) => \ramloop[102].ram.r_n_0\,
      \doutb[7]_INST_0_i_26_5\(6) => \ramloop[102].ram.r_n_1\,
      \doutb[7]_INST_0_i_26_5\(5) => \ramloop[102].ram.r_n_2\,
      \doutb[7]_INST_0_i_26_5\(4) => \ramloop[102].ram.r_n_3\,
      \doutb[7]_INST_0_i_26_5\(3) => \ramloop[102].ram.r_n_4\,
      \doutb[7]_INST_0_i_26_5\(2) => \ramloop[102].ram.r_n_5\,
      \doutb[7]_INST_0_i_26_5\(1) => \ramloop[102].ram.r_n_6\,
      \doutb[7]_INST_0_i_26_5\(0) => \ramloop[102].ram.r_n_7\,
      \doutb[7]_INST_0_i_26_6\(7) => \ramloop[101].ram.r_n_0\,
      \doutb[7]_INST_0_i_26_6\(6) => \ramloop[101].ram.r_n_1\,
      \doutb[7]_INST_0_i_26_6\(5) => \ramloop[101].ram.r_n_2\,
      \doutb[7]_INST_0_i_26_6\(4) => \ramloop[101].ram.r_n_3\,
      \doutb[7]_INST_0_i_26_6\(3) => \ramloop[101].ram.r_n_4\,
      \doutb[7]_INST_0_i_26_6\(2) => \ramloop[101].ram.r_n_5\,
      \doutb[7]_INST_0_i_26_6\(1) => \ramloop[101].ram.r_n_6\,
      \doutb[7]_INST_0_i_26_6\(0) => \ramloop[101].ram.r_n_7\,
      \doutb[7]_INST_0_i_26_7\(7) => \ramloop[100].ram.r_n_0\,
      \doutb[7]_INST_0_i_26_7\(6) => \ramloop[100].ram.r_n_1\,
      \doutb[7]_INST_0_i_26_7\(5) => \ramloop[100].ram.r_n_2\,
      \doutb[7]_INST_0_i_26_7\(4) => \ramloop[100].ram.r_n_3\,
      \doutb[7]_INST_0_i_26_7\(3) => \ramloop[100].ram.r_n_4\,
      \doutb[7]_INST_0_i_26_7\(2) => \ramloop[100].ram.r_n_5\,
      \doutb[7]_INST_0_i_26_7\(1) => \ramloop[100].ram.r_n_6\,
      \doutb[7]_INST_0_i_26_7\(0) => \ramloop[100].ram.r_n_7\,
      \doutb[7]_INST_0_i_27_0\(7) => \ramloop[107].ram.r_n_0\,
      \doutb[7]_INST_0_i_27_0\(6) => \ramloop[107].ram.r_n_1\,
      \doutb[7]_INST_0_i_27_0\(5) => \ramloop[107].ram.r_n_2\,
      \doutb[7]_INST_0_i_27_0\(4) => \ramloop[107].ram.r_n_3\,
      \doutb[7]_INST_0_i_27_0\(3) => \ramloop[107].ram.r_n_4\,
      \doutb[7]_INST_0_i_27_0\(2) => \ramloop[107].ram.r_n_5\,
      \doutb[7]_INST_0_i_27_0\(1) => \ramloop[107].ram.r_n_6\,
      \doutb[7]_INST_0_i_27_0\(0) => \ramloop[107].ram.r_n_7\,
      \doutb[7]_INST_0_i_27_1\(7) => \ramloop[106].ram.r_n_0\,
      \doutb[7]_INST_0_i_27_1\(6) => \ramloop[106].ram.r_n_1\,
      \doutb[7]_INST_0_i_27_1\(5) => \ramloop[106].ram.r_n_2\,
      \doutb[7]_INST_0_i_27_1\(4) => \ramloop[106].ram.r_n_3\,
      \doutb[7]_INST_0_i_27_1\(3) => \ramloop[106].ram.r_n_4\,
      \doutb[7]_INST_0_i_27_1\(2) => \ramloop[106].ram.r_n_5\,
      \doutb[7]_INST_0_i_27_1\(1) => \ramloop[106].ram.r_n_6\,
      \doutb[7]_INST_0_i_27_1\(0) => \ramloop[106].ram.r_n_7\,
      \doutb[7]_INST_0_i_27_2\(7) => \ramloop[105].ram.r_n_0\,
      \doutb[7]_INST_0_i_27_2\(6) => \ramloop[105].ram.r_n_1\,
      \doutb[7]_INST_0_i_27_2\(5) => \ramloop[105].ram.r_n_2\,
      \doutb[7]_INST_0_i_27_2\(4) => \ramloop[105].ram.r_n_3\,
      \doutb[7]_INST_0_i_27_2\(3) => \ramloop[105].ram.r_n_4\,
      \doutb[7]_INST_0_i_27_2\(2) => \ramloop[105].ram.r_n_5\,
      \doutb[7]_INST_0_i_27_2\(1) => \ramloop[105].ram.r_n_6\,
      \doutb[7]_INST_0_i_27_2\(0) => \ramloop[105].ram.r_n_7\,
      \doutb[7]_INST_0_i_27_3\(7) => \ramloop[104].ram.r_n_0\,
      \doutb[7]_INST_0_i_27_3\(6) => \ramloop[104].ram.r_n_1\,
      \doutb[7]_INST_0_i_27_3\(5) => \ramloop[104].ram.r_n_2\,
      \doutb[7]_INST_0_i_27_3\(4) => \ramloop[104].ram.r_n_3\,
      \doutb[7]_INST_0_i_27_3\(3) => \ramloop[104].ram.r_n_4\,
      \doutb[7]_INST_0_i_27_3\(2) => \ramloop[104].ram.r_n_5\,
      \doutb[7]_INST_0_i_27_3\(1) => \ramloop[104].ram.r_n_6\,
      \doutb[7]_INST_0_i_27_3\(0) => \ramloop[104].ram.r_n_7\,
      \doutb[7]_INST_0_i_27_4\(7) => \ramloop[111].ram.r_n_0\,
      \doutb[7]_INST_0_i_27_4\(6) => \ramloop[111].ram.r_n_1\,
      \doutb[7]_INST_0_i_27_4\(5) => \ramloop[111].ram.r_n_2\,
      \doutb[7]_INST_0_i_27_4\(4) => \ramloop[111].ram.r_n_3\,
      \doutb[7]_INST_0_i_27_4\(3) => \ramloop[111].ram.r_n_4\,
      \doutb[7]_INST_0_i_27_4\(2) => \ramloop[111].ram.r_n_5\,
      \doutb[7]_INST_0_i_27_4\(1) => \ramloop[111].ram.r_n_6\,
      \doutb[7]_INST_0_i_27_4\(0) => \ramloop[111].ram.r_n_7\,
      \doutb[7]_INST_0_i_27_5\(7) => \ramloop[110].ram.r_n_0\,
      \doutb[7]_INST_0_i_27_5\(6) => \ramloop[110].ram.r_n_1\,
      \doutb[7]_INST_0_i_27_5\(5) => \ramloop[110].ram.r_n_2\,
      \doutb[7]_INST_0_i_27_5\(4) => \ramloop[110].ram.r_n_3\,
      \doutb[7]_INST_0_i_27_5\(3) => \ramloop[110].ram.r_n_4\,
      \doutb[7]_INST_0_i_27_5\(2) => \ramloop[110].ram.r_n_5\,
      \doutb[7]_INST_0_i_27_5\(1) => \ramloop[110].ram.r_n_6\,
      \doutb[7]_INST_0_i_27_5\(0) => \ramloop[110].ram.r_n_7\,
      \doutb[7]_INST_0_i_27_6\(7) => \ramloop[109].ram.r_n_0\,
      \doutb[7]_INST_0_i_27_6\(6) => \ramloop[109].ram.r_n_1\,
      \doutb[7]_INST_0_i_27_6\(5) => \ramloop[109].ram.r_n_2\,
      \doutb[7]_INST_0_i_27_6\(4) => \ramloop[109].ram.r_n_3\,
      \doutb[7]_INST_0_i_27_6\(3) => \ramloop[109].ram.r_n_4\,
      \doutb[7]_INST_0_i_27_6\(2) => \ramloop[109].ram.r_n_5\,
      \doutb[7]_INST_0_i_27_6\(1) => \ramloop[109].ram.r_n_6\,
      \doutb[7]_INST_0_i_27_6\(0) => \ramloop[109].ram.r_n_7\,
      \doutb[7]_INST_0_i_27_7\(7) => \ramloop[108].ram.r_n_0\,
      \doutb[7]_INST_0_i_27_7\(6) => \ramloop[108].ram.r_n_1\,
      \doutb[7]_INST_0_i_27_7\(5) => \ramloop[108].ram.r_n_2\,
      \doutb[7]_INST_0_i_27_7\(4) => \ramloop[108].ram.r_n_3\,
      \doutb[7]_INST_0_i_27_7\(3) => \ramloop[108].ram.r_n_4\,
      \doutb[7]_INST_0_i_27_7\(2) => \ramloop[108].ram.r_n_5\,
      \doutb[7]_INST_0_i_27_7\(1) => \ramloop[108].ram.r_n_6\,
      \doutb[7]_INST_0_i_27_7\(0) => \ramloop[108].ram.r_n_7\,
      \doutb[7]_INST_0_i_2_0\(7) => \ramloop[115].ram.r_n_0\,
      \doutb[7]_INST_0_i_2_0\(6) => \ramloop[115].ram.r_n_1\,
      \doutb[7]_INST_0_i_2_0\(5) => \ramloop[115].ram.r_n_2\,
      \doutb[7]_INST_0_i_2_0\(4) => \ramloop[115].ram.r_n_3\,
      \doutb[7]_INST_0_i_2_0\(3) => \ramloop[115].ram.r_n_4\,
      \doutb[7]_INST_0_i_2_0\(2) => \ramloop[115].ram.r_n_5\,
      \doutb[7]_INST_0_i_2_0\(1) => \ramloop[115].ram.r_n_6\,
      \doutb[7]_INST_0_i_2_0\(0) => \ramloop[115].ram.r_n_7\,
      \doutb[7]_INST_0_i_2_1\(7) => \ramloop[114].ram.r_n_0\,
      \doutb[7]_INST_0_i_2_1\(6) => \ramloop[114].ram.r_n_1\,
      \doutb[7]_INST_0_i_2_1\(5) => \ramloop[114].ram.r_n_2\,
      \doutb[7]_INST_0_i_2_1\(4) => \ramloop[114].ram.r_n_3\,
      \doutb[7]_INST_0_i_2_1\(3) => \ramloop[114].ram.r_n_4\,
      \doutb[7]_INST_0_i_2_1\(2) => \ramloop[114].ram.r_n_5\,
      \doutb[7]_INST_0_i_2_1\(1) => \ramloop[114].ram.r_n_6\,
      \doutb[7]_INST_0_i_2_1\(0) => \ramloop[114].ram.r_n_7\,
      \doutb[7]_INST_0_i_2_2\(7) => \ramloop[113].ram.r_n_0\,
      \doutb[7]_INST_0_i_2_2\(6) => \ramloop[113].ram.r_n_1\,
      \doutb[7]_INST_0_i_2_2\(5) => \ramloop[113].ram.r_n_2\,
      \doutb[7]_INST_0_i_2_2\(4) => \ramloop[113].ram.r_n_3\,
      \doutb[7]_INST_0_i_2_2\(3) => \ramloop[113].ram.r_n_4\,
      \doutb[7]_INST_0_i_2_2\(2) => \ramloop[113].ram.r_n_5\,
      \doutb[7]_INST_0_i_2_2\(1) => \ramloop[113].ram.r_n_6\,
      \doutb[7]_INST_0_i_2_2\(0) => \ramloop[113].ram.r_n_7\,
      \doutb[7]_INST_0_i_2_3\(7) => \ramloop[112].ram.r_n_0\,
      \doutb[7]_INST_0_i_2_3\(6) => \ramloop[112].ram.r_n_1\,
      \doutb[7]_INST_0_i_2_3\(5) => \ramloop[112].ram.r_n_2\,
      \doutb[7]_INST_0_i_2_3\(4) => \ramloop[112].ram.r_n_3\,
      \doutb[7]_INST_0_i_2_3\(3) => \ramloop[112].ram.r_n_4\,
      \doutb[7]_INST_0_i_2_3\(2) => \ramloop[112].ram.r_n_5\,
      \doutb[7]_INST_0_i_2_3\(1) => \ramloop[112].ram.r_n_6\,
      \doutb[7]_INST_0_i_2_3\(0) => \ramloop[112].ram.r_n_7\,
      \doutb[7]_INST_0_i_2_4\(7) => \ramloop[116].ram.r_n_0\,
      \doutb[7]_INST_0_i_2_4\(6) => \ramloop[116].ram.r_n_1\,
      \doutb[7]_INST_0_i_2_4\(5) => \ramloop[116].ram.r_n_2\,
      \doutb[7]_INST_0_i_2_4\(4) => \ramloop[116].ram.r_n_3\,
      \doutb[7]_INST_0_i_2_4\(3) => \ramloop[116].ram.r_n_4\,
      \doutb[7]_INST_0_i_2_4\(2) => \ramloop[116].ram.r_n_5\,
      \doutb[7]_INST_0_i_2_4\(1) => \ramloop[116].ram.r_n_6\,
      \doutb[7]_INST_0_i_2_4\(0) => \ramloop[116].ram.r_n_7\,
      enb => enb
    );
\ramloop[0].ram.r\: entity work.blk_mem_gen_0_blk_mem_gen_prim_width
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0) => ram_doutb(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[1].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[1].ram.r_n_9\,
      addra(12 downto 11) => addra(16 downto 15),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(14 downto 13) => addrb(18 downto 17),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[100].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized99\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[100].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[100].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[100].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[100].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[100].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[100].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[100].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[100].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[101].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[101].ram.r_n_9\,
      addra(12 downto 11) => addra(16 downto 15),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(14 downto 13) => addrb(18 downto 17),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[101].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized100\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[101].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[101].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[101].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[101].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[101].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[101].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[101].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[101].ram.r_n_7\,
      addra(16 downto 0) => addra(16 downto 0),
      addra_13_sp_1 => \ramloop[101].ram.r_n_8\,
      addrb(18 downto 0) => addrb(18 downto 0),
      addrb_15_sp_1 => \ramloop[101].ram.r_n_9\,
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[102].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized101\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[102].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[102].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[102].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[102].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[102].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[102].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[102].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[102].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[103].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[103].ram.r_n_9\,
      addra(12 downto 11) => addra(16 downto 15),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(14 downto 13) => addrb(18 downto 17),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[103].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized102\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[103].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[103].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[103].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[103].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[103].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[103].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[103].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[103].ram.r_n_7\,
      addra(16 downto 0) => addra(16 downto 0),
      addra_13_sp_1 => \ramloop[103].ram.r_n_8\,
      addrb(18 downto 0) => addrb(18 downto 0),
      addrb_15_sp_1 => \ramloop[103].ram.r_n_9\,
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[104].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized103\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[104].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[104].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[104].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[104].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[104].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[104].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[104].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[104].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[9].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[9].ram.r_n_9\,
      addra(12 downto 11) => addra(16 downto 15),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(14 downto 13) => addrb(18 downto 17),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[105].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized104\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[105].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[105].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[105].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[105].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[105].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[105].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[105].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[105].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[9].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[9].ram.r_n_9\,
      addra(12 downto 11) => addra(16 downto 15),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(14 downto 13) => addrb(18 downto 17),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[106].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized105\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[106].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[106].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[106].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[106].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[106].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[106].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[106].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[106].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[11].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[11].ram.r_n_9\,
      addra(12 downto 11) => addra(16 downto 15),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(14 downto 13) => addrb(18 downto 17),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[107].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized106\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[107].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[107].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[107].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[107].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[107].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[107].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[107].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[107].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[11].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[11].ram.r_n_9\,
      addra(12 downto 11) => addra(16 downto 15),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(14 downto 13) => addrb(18 downto 17),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[108].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized107\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[108].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[108].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[108].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[108].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[108].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[108].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[108].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[108].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[13].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[13].ram.r_n_9\,
      addra(12 downto 11) => addra(16 downto 15),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(14 downto 13) => addrb(18 downto 17),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[109].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized108\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[109].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[109].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[109].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[109].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[109].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[109].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[109].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[109].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[13].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[13].ram.r_n_9\,
      addra(12 downto 11) => addra(16 downto 15),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(14 downto 13) => addrb(18 downto 17),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[10].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized9\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[10].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[10].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[10].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[10].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[10].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[10].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[10].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[10].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[11].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[11].ram.r_n_9\,
      addra(12 downto 11) => addra(16 downto 15),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(14 downto 13) => addrb(18 downto 17),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[110].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized109\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[110].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[110].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[110].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[110].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[110].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[110].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[110].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[110].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[15].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[15].ram.r_n_9\,
      addra(12 downto 11) => addra(16 downto 15),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(14 downto 13) => addrb(18 downto 17),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[111].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized110\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[111].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[111].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[111].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[111].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[111].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[111].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[111].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[111].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[15].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[15].ram.r_n_9\,
      addra(12 downto 11) => addra(16 downto 15),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(14 downto 13) => addrb(18 downto 17),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[112].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized111\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[112].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[112].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[112].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[112].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[112].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[112].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[112].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[112].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[113].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[113].ram.r_n_9\,
      addra(12 downto 11) => addra(16 downto 15),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(14 downto 13) => addrb(18 downto 17),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[113].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized112\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[113].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[113].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[113].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[113].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[113].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[113].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[113].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[113].ram.r_n_7\,
      addra(16 downto 0) => addra(16 downto 0),
      addra_11_sp_1 => \ramloop[113].ram.r_n_8\,
      addrb(18 downto 0) => addrb(18 downto 0),
      addrb_13_sp_1 => \ramloop[113].ram.r_n_9\,
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[114].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized113\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[114].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[114].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[114].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[114].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[114].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[114].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[114].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[114].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[115].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[115].ram.r_n_9\,
      addra(12 downto 11) => addra(16 downto 15),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(14 downto 13) => addrb(18 downto 17),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[115].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized114\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[115].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[115].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[115].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[115].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[115].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[115].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[115].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[115].ram.r_n_7\,
      addra(16 downto 0) => addra(16 downto 0),
      addra_11_sp_1 => \ramloop[115].ram.r_n_8\,
      addrb(18 downto 0) => addrb(18 downto 0),
      addrb_13_sp_1 => \ramloop[115].ram.r_n_9\,
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[116].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized115\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[116].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[116].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[116].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[116].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[116].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[116].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[116].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[116].ram.r_n_7\,
      addra(16 downto 0) => addra(16 downto 0),
      addra_11_sp_1 => \ramloop[116].ram.r_n_8\,
      addrb(18 downto 0) => addrb(18 downto 0),
      addrb_13_sp_1 => \ramloop[116].ram.r_n_9\,
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[117].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized116\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ => \ramloop[116].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\ => \ramloop[116].ram.r_n_9\,
      DOADO(7) => \ramloop[117].ram.r_n_0\,
      DOADO(6) => \ramloop[117].ram.r_n_1\,
      DOADO(5) => \ramloop[117].ram.r_n_2\,
      DOADO(4) => \ramloop[117].ram.r_n_3\,
      DOADO(3) => \ramloop[117].ram.r_n_4\,
      DOADO(2) => \ramloop[117].ram.r_n_5\,
      DOADO(1) => \ramloop[117].ram.r_n_6\,
      DOADO(0) => \ramloop[117].ram.r_n_7\,
      addra(12 downto 11) => addra(16 downto 15),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(14 downto 13) => addrb(18 downto 17),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[11].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized10\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[11].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[11].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[11].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[11].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[11].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[11].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[11].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[11].ram.r_n_7\,
      addra(16 downto 0) => addra(16 downto 0),
      addra_12_sp_1 => \ramloop[11].ram.r_n_8\,
      addrb(18 downto 0) => addrb(18 downto 0),
      addrb_14_sp_1 => \ramloop[11].ram.r_n_9\,
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[12].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized11\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[12].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[12].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[12].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[12].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[12].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[12].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[12].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[12].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[13].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[13].ram.r_n_9\,
      addra(12 downto 11) => addra(16 downto 15),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(14 downto 13) => addrb(18 downto 17),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[13].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized12\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[13].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[13].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[13].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[13].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[13].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[13].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[13].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[13].ram.r_n_7\,
      addra(16 downto 0) => addra(16 downto 0),
      addra_13_sp_1 => \ramloop[13].ram.r_n_8\,
      addrb(18 downto 0) => addrb(18 downto 0),
      addrb_15_sp_1 => \ramloop[13].ram.r_n_9\,
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[14].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized13\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[14].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[14].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[14].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[14].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[14].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[14].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[14].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[14].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[15].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[15].ram.r_n_9\,
      addra(12 downto 11) => addra(16 downto 15),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(14 downto 13) => addrb(18 downto 17),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[15].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized14\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[15].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[15].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[15].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[15].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[15].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[15].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[15].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[15].ram.r_n_7\,
      addra(16 downto 0) => addra(16 downto 0),
      addra_13_sp_1 => \ramloop[15].ram.r_n_8\,
      addrb(18 downto 0) => addrb(18 downto 0),
      addrb_15_sp_1 => \ramloop[15].ram.r_n_9\,
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[16].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized15\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[16].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[16].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[16].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[16].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[16].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[16].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[16].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[16].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[113].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[113].ram.r_n_9\,
      addra(12 downto 11) => addra(16 downto 15),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(14 downto 13) => addrb(18 downto 17),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[17].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized16\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[17].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[17].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[17].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[17].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[17].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[17].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[17].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[17].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[113].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[113].ram.r_n_9\,
      addra(12 downto 11) => addra(16 downto 15),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(14 downto 13) => addrb(18 downto 17),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[18].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized17\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[18].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[18].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[18].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[18].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[18].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[18].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[18].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[18].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[115].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[115].ram.r_n_9\,
      addra(12 downto 11) => addra(16 downto 15),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(14 downto 13) => addrb(18 downto 17),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[19].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized18\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[19].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[19].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[19].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[19].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[19].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[19].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[19].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[19].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[115].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[115].ram.r_n_9\,
      addra(12 downto 11) => addra(16 downto 15),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(14 downto 13) => addrb(18 downto 17),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[1].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized0\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[1].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[1].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[1].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[1].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[1].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[1].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[1].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[1].ram.r_n_7\,
      addra(16 downto 0) => addra(16 downto 0),
      addra_11_sp_1 => \ramloop[1].ram.r_n_8\,
      addrb(18 downto 0) => addrb(18 downto 0),
      addrb_13_sp_1 => \ramloop[1].ram.r_n_9\,
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[20].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized19\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[20].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[20].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[20].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[20].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[20].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[20].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[20].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[20].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[116].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[116].ram.r_n_9\,
      addra(12 downto 11) => addra(16 downto 15),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(14 downto 13) => addrb(18 downto 17),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[21].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized20\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[21].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[21].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[21].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[21].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[21].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[21].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[21].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[21].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[116].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[116].ram.r_n_9\,
      addra(12 downto 11) => addra(16 downto 15),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(14 downto 13) => addrb(18 downto 17),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[22].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized21\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[22].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[22].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[22].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[22].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[22].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[22].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[22].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[22].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[87].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[87].ram.r_n_9\,
      addra(12 downto 11) => addra(16 downto 15),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(14 downto 13) => addrb(18 downto 17),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[23].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized22\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[23].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[23].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[23].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[23].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[23].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[23].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[23].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[23].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[87].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[87].ram.r_n_9\,
      addra(12 downto 11) => addra(16 downto 15),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(14 downto 13) => addrb(18 downto 17),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[24].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized23\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[24].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[24].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[24].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[24].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[24].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[24].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[24].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[24].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[89].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[89].ram.r_n_9\,
      addra(12 downto 11) => addra(16 downto 15),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(14 downto 13) => addrb(18 downto 17),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[25].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized24\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[25].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[25].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[25].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[25].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[25].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[25].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[25].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[25].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[89].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[89].ram.r_n_9\,
      addra(12 downto 11) => addra(16 downto 15),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(14 downto 13) => addrb(18 downto 17),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[26].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized25\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[26].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[26].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[26].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[26].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[26].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[26].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[26].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[26].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[91].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[91].ram.r_n_9\,
      addra(12 downto 11) => addra(16 downto 15),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(14 downto 13) => addrb(18 downto 17),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[27].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized26\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[27].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[27].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[27].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[27].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[27].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[27].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[27].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[27].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[91].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[91].ram.r_n_9\,
      addra(12 downto 11) => addra(16 downto 15),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(14 downto 13) => addrb(18 downto 17),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[28].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized27\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[28].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[28].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[28].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[28].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[28].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[28].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[28].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[28].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[93].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[93].ram.r_n_9\,
      addra(12 downto 11) => addra(16 downto 15),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(14 downto 13) => addrb(18 downto 17),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[29].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized28\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[29].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[29].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[29].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[29].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[29].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[29].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[29].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[29].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[93].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[93].ram.r_n_9\,
      addra(12 downto 11) => addra(16 downto 15),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(14 downto 13) => addrb(18 downto 17),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[2].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized1\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[2].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[2].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[2].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[2].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[2].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[2].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[2].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[2].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[3].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[3].ram.r_n_9\,
      addra(12 downto 11) => addra(16 downto 15),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(14 downto 13) => addrb(18 downto 17),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[30].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized29\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[30].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[30].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[30].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[30].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[30].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[30].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[30].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[30].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[95].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[95].ram.r_n_9\,
      addra(12 downto 11) => addra(16 downto 15),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(14 downto 13) => addrb(18 downto 17),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[31].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized30\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[31].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[31].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[31].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[31].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[31].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[31].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[31].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[31].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[95].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[95].ram.r_n_9\,
      addra(12 downto 11) => addra(16 downto 15),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(14 downto 13) => addrb(18 downto 17),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[32].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized31\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[32].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[32].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[32].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[32].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[32].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[32].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[32].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[32].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[1].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[1].ram.r_n_9\,
      addra(12 downto 11) => addra(16 downto 15),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(14 downto 13) => addrb(18 downto 17),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[33].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized32\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[33].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[33].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[33].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[33].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[33].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[33].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[33].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[33].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[1].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[1].ram.r_n_9\,
      addra(12 downto 11) => addra(16 downto 15),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(14 downto 13) => addrb(18 downto 17),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[34].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized33\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[34].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[34].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[34].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[34].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[34].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[34].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[34].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[34].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[3].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[3].ram.r_n_9\,
      addra(12 downto 11) => addra(16 downto 15),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(14 downto 13) => addrb(18 downto 17),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[35].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized34\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[35].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[35].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[35].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[35].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[35].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[35].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[35].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[35].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[3].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[3].ram.r_n_9\,
      addra(12 downto 11) => addra(16 downto 15),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(14 downto 13) => addrb(18 downto 17),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[36].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized35\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[36].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[36].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[36].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[36].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[36].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[36].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[36].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[36].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[101].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[101].ram.r_n_9\,
      addra(12 downto 11) => addra(16 downto 15),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(14 downto 13) => addrb(18 downto 17),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[37].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized36\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[37].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[37].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[37].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[37].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[37].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[37].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[37].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[37].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[101].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[101].ram.r_n_9\,
      addra(12 downto 11) => addra(16 downto 15),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(14 downto 13) => addrb(18 downto 17),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[38].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized37\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[38].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[38].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[38].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[38].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[38].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[38].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[38].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[38].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[103].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[103].ram.r_n_9\,
      addra(12 downto 11) => addra(16 downto 15),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(14 downto 13) => addrb(18 downto 17),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[39].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized38\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[39].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[39].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[39].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[39].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[39].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[39].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[39].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[39].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[103].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[103].ram.r_n_9\,
      addra(12 downto 11) => addra(16 downto 15),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(14 downto 13) => addrb(18 downto 17),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[3].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized2\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[3].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[3].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[3].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[3].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[3].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[3].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[3].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[3].ram.r_n_7\,
      addra(16 downto 0) => addra(16 downto 0),
      addra_11_sp_1 => \ramloop[3].ram.r_n_8\,
      addrb(18 downto 0) => addrb(18 downto 0),
      addrb_13_sp_1 => \ramloop[3].ram.r_n_9\,
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[40].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized39\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[40].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[40].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[40].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[40].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[40].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[40].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[40].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[40].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[9].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[9].ram.r_n_9\,
      addra(12 downto 11) => addra(16 downto 15),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(14 downto 13) => addrb(18 downto 17),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[41].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized40\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[41].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[41].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[41].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[41].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[41].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[41].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[41].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[41].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[9].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[9].ram.r_n_9\,
      addra(12 downto 11) => addra(16 downto 15),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(14 downto 13) => addrb(18 downto 17),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[42].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized41\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[42].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[42].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[42].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[42].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[42].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[42].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[42].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[42].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[11].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[11].ram.r_n_9\,
      addra(12 downto 11) => addra(16 downto 15),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(14 downto 13) => addrb(18 downto 17),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[43].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized42\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[43].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[43].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[43].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[43].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[43].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[43].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[43].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[43].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[11].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[11].ram.r_n_9\,
      addra(12 downto 11) => addra(16 downto 15),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(14 downto 13) => addrb(18 downto 17),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[44].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized43\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[44].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[44].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[44].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[44].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[44].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[44].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[44].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[44].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[13].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[13].ram.r_n_9\,
      addra(12 downto 11) => addra(16 downto 15),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(14 downto 13) => addrb(18 downto 17),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[45].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized44\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[45].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[45].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[45].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[45].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[45].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[45].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[45].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[45].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[13].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[13].ram.r_n_9\,
      addra(12 downto 11) => addra(16 downto 15),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(14 downto 13) => addrb(18 downto 17),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[46].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized45\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[46].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[46].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[46].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[46].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[46].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[46].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[46].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[46].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[15].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[15].ram.r_n_9\,
      addra(12 downto 11) => addra(16 downto 15),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(14 downto 13) => addrb(18 downto 17),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[47].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized46\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[47].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[47].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[47].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[47].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[47].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[47].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[47].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[47].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[15].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[15].ram.r_n_9\,
      addra(12 downto 11) => addra(16 downto 15),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(14 downto 13) => addrb(18 downto 17),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[48].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized47\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[48].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[48].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[48].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[48].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[48].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[48].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[48].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[48].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[113].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[113].ram.r_n_9\,
      addra(12 downto 11) => addra(16 downto 15),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(14 downto 13) => addrb(18 downto 17),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[49].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized48\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[49].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[49].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[49].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[49].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[49].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[49].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[49].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[49].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[113].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[113].ram.r_n_9\,
      addra(12 downto 11) => addra(16 downto 15),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(14 downto 13) => addrb(18 downto 17),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[4].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized3\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[4].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[4].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[4].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[4].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[4].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[4].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[4].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[4].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[101].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[101].ram.r_n_9\,
      addra(12 downto 11) => addra(16 downto 15),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(14 downto 13) => addrb(18 downto 17),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[50].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized49\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[50].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[50].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[50].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[50].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[50].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[50].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[50].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[50].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[115].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[115].ram.r_n_9\,
      addra(12 downto 11) => addra(16 downto 15),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(14 downto 13) => addrb(18 downto 17),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[51].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized50\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[51].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[51].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[51].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[51].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[51].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[51].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[51].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[51].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[115].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[115].ram.r_n_9\,
      addra(12 downto 11) => addra(16 downto 15),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(14 downto 13) => addrb(18 downto 17),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[52].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized51\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[52].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[52].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[52].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[52].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[52].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[52].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[52].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[52].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[116].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[116].ram.r_n_9\,
      addra(12 downto 11) => addra(16 downto 15),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(14 downto 13) => addrb(18 downto 17),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[53].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized52\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[53].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[53].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[53].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[53].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[53].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[53].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[53].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[53].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[116].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[116].ram.r_n_9\,
      addra(12 downto 11) => addra(16 downto 15),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(14 downto 13) => addrb(18 downto 17),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[54].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized53\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[54].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[54].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[54].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[54].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[54].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[54].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[54].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[54].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[87].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[87].ram.r_n_9\,
      addra(12 downto 11) => addra(16 downto 15),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(14 downto 13) => addrb(18 downto 17),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[55].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized54\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[55].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[55].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[55].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[55].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[55].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[55].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[55].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[55].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[87].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[87].ram.r_n_9\,
      addra(12 downto 11) => addra(16 downto 15),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(14 downto 13) => addrb(18 downto 17),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[56].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized55\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[56].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[56].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[56].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[56].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[56].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[56].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[56].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[56].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[89].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[89].ram.r_n_9\,
      addra(12 downto 11) => addra(16 downto 15),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(14 downto 13) => addrb(18 downto 17),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[57].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized56\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[57].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[57].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[57].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[57].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[57].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[57].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[57].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[57].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[89].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[89].ram.r_n_9\,
      addra(12 downto 11) => addra(16 downto 15),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(14 downto 13) => addrb(18 downto 17),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[58].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized57\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[58].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[58].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[58].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[58].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[58].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[58].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[58].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[58].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[91].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[91].ram.r_n_9\,
      addra(12 downto 11) => addra(16 downto 15),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(14 downto 13) => addrb(18 downto 17),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[59].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized58\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[59].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[59].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[59].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[59].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[59].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[59].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[59].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[59].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[91].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[91].ram.r_n_9\,
      addra(12 downto 11) => addra(16 downto 15),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(14 downto 13) => addrb(18 downto 17),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[5].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized4\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[5].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[5].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[5].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[5].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[5].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[5].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[5].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[5].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[101].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[101].ram.r_n_9\,
      addra(12 downto 11) => addra(16 downto 15),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(14 downto 13) => addrb(18 downto 17),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[60].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized59\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[60].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[60].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[60].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[60].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[60].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[60].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[60].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[60].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[93].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[93].ram.r_n_9\,
      addra(12 downto 11) => addra(16 downto 15),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(14 downto 13) => addrb(18 downto 17),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[61].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized60\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[61].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[61].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[61].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[61].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[61].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[61].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[61].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[61].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[93].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[93].ram.r_n_9\,
      addra(12 downto 11) => addra(16 downto 15),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(14 downto 13) => addrb(18 downto 17),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[62].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized61\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[62].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[62].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[62].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[62].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[62].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[62].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[62].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[62].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[95].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[95].ram.r_n_9\,
      addra(12 downto 11) => addra(16 downto 15),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(14 downto 13) => addrb(18 downto 17),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[63].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized62\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[63].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[63].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[63].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[63].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[63].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[63].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[63].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[63].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[95].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[95].ram.r_n_9\,
      addra(12 downto 11) => addra(16 downto 15),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(14 downto 13) => addrb(18 downto 17),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[64].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized63\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[64].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[64].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[64].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[64].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[64].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[64].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[64].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[64].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[1].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[1].ram.r_n_9\,
      addra(12 downto 11) => addra(16 downto 15),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(14 downto 13) => addrb(18 downto 17),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[65].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized64\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[65].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[65].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[65].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[65].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[65].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[65].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[65].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[65].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[1].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[1].ram.r_n_9\,
      addra(12 downto 11) => addra(16 downto 15),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(14 downto 13) => addrb(18 downto 17),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[66].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized65\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[66].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[66].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[66].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[66].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[66].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[66].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[66].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[66].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[3].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[3].ram.r_n_9\,
      addra(12 downto 11) => addra(16 downto 15),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(14 downto 13) => addrb(18 downto 17),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[67].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized66\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ => \ramloop[3].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[3].ram.r_n_9\,
      DOBDO(7) => \ramloop[67].ram.r_n_0\,
      DOBDO(6) => \ramloop[67].ram.r_n_1\,
      DOBDO(5) => \ramloop[67].ram.r_n_2\,
      DOBDO(4) => \ramloop[67].ram.r_n_3\,
      DOBDO(3) => \ramloop[67].ram.r_n_4\,
      DOBDO(2) => \ramloop[67].ram.r_n_5\,
      DOBDO(1) => \ramloop[67].ram.r_n_6\,
      DOBDO(0) => \ramloop[67].ram.r_n_7\,
      addra(12 downto 11) => addra(16 downto 15),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(14 downto 13) => addrb(18 downto 17),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[68].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized67\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[68].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[68].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[68].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[68].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[68].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[68].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[68].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[68].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[101].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[101].ram.r_n_9\,
      addra(12 downto 11) => addra(16 downto 15),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(14 downto 13) => addrb(18 downto 17),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[69].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized68\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[69].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[69].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[69].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[69].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[69].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[69].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[69].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[69].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[101].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[101].ram.r_n_9\,
      addra(12 downto 11) => addra(16 downto 15),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(14 downto 13) => addrb(18 downto 17),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[6].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized5\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[6].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[6].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[6].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[6].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[6].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[6].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[6].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[6].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[103].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[103].ram.r_n_9\,
      addra(12 downto 11) => addra(16 downto 15),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(14 downto 13) => addrb(18 downto 17),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[70].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized69\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[70].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[70].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[70].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[70].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[70].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[70].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[70].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[70].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[103].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[103].ram.r_n_9\,
      addra(12 downto 11) => addra(16 downto 15),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(14 downto 13) => addrb(18 downto 17),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[71].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized70\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[71].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[71].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[71].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[71].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[71].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[71].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[71].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[71].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[103].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[103].ram.r_n_9\,
      addra(12 downto 11) => addra(16 downto 15),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(14 downto 13) => addrb(18 downto 17),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[72].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized71\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[72].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[72].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[72].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[72].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[72].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[72].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[72].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[72].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[9].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[9].ram.r_n_9\,
      addra(12 downto 11) => addra(16 downto 15),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(14 downto 13) => addrb(18 downto 17),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[73].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized72\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[73].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[73].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[73].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[73].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[73].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[73].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[73].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[73].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[9].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[9].ram.r_n_9\,
      addra(12 downto 11) => addra(16 downto 15),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(14 downto 13) => addrb(18 downto 17),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[74].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized73\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[74].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[74].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[74].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[74].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[74].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[74].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[74].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[74].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[11].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[11].ram.r_n_9\,
      addra(12 downto 11) => addra(16 downto 15),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(14 downto 13) => addrb(18 downto 17),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[75].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized74\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[75].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[75].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[75].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[75].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[75].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[75].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[75].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[75].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[11].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[11].ram.r_n_9\,
      addra(12 downto 11) => addra(16 downto 15),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(14 downto 13) => addrb(18 downto 17),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[76].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized75\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[76].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[76].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[76].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[76].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[76].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[76].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[76].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[76].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[13].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[13].ram.r_n_9\,
      addra(12 downto 11) => addra(16 downto 15),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(14 downto 13) => addrb(18 downto 17),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[77].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized76\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[77].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[77].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[77].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[77].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[77].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[77].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[77].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[77].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[13].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[13].ram.r_n_9\,
      addra(12 downto 11) => addra(16 downto 15),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(14 downto 13) => addrb(18 downto 17),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[78].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized77\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[78].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[78].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[78].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[78].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[78].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[78].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[78].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[78].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[15].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[15].ram.r_n_9\,
      addra(12 downto 11) => addra(16 downto 15),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(14 downto 13) => addrb(18 downto 17),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[79].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized78\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[79].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[79].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[79].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[79].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[79].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[79].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[79].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[79].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[15].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[15].ram.r_n_9\,
      addra(12 downto 11) => addra(16 downto 15),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(14 downto 13) => addrb(18 downto 17),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[7].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized6\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[7].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[7].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[7].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[7].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[7].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[7].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[7].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[7].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[103].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[103].ram.r_n_9\,
      addra(12 downto 11) => addra(16 downto 15),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(14 downto 13) => addrb(18 downto 17),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[80].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized79\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[80].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[80].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[80].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[80].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[80].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[80].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[80].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[80].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[113].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[113].ram.r_n_9\,
      addra(12 downto 11) => addra(16 downto 15),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(14 downto 13) => addrb(18 downto 17),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[81].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized80\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[81].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[81].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[81].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[81].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[81].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[81].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[81].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[81].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[113].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[113].ram.r_n_9\,
      addra(12 downto 11) => addra(16 downto 15),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(14 downto 13) => addrb(18 downto 17),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[82].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized81\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[82].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[82].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[82].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[82].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[82].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[82].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[82].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[82].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[115].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[115].ram.r_n_9\,
      addra(12 downto 11) => addra(16 downto 15),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(14 downto 13) => addrb(18 downto 17),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[83].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized82\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[83].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[83].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[83].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[83].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[83].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[83].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[83].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[83].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[115].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[115].ram.r_n_9\,
      addra(12 downto 11) => addra(16 downto 15),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(14 downto 13) => addrb(18 downto 17),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[84].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized83\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[84].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[84].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[84].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[84].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[84].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[84].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[84].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[84].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[116].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[116].ram.r_n_9\,
      addra(12 downto 11) => addra(16 downto 15),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(14 downto 13) => addrb(18 downto 17),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[85].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized84\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[85].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[85].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[85].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[85].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[85].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[85].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[85].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[85].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[116].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[116].ram.r_n_9\,
      addra(12 downto 11) => addra(16 downto 15),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(14 downto 13) => addrb(18 downto 17),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[86].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized85\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[86].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[86].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[86].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[86].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[86].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[86].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[86].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[86].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[87].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[87].ram.r_n_9\,
      addra(12 downto 11) => addra(16 downto 15),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(14 downto 13) => addrb(18 downto 17),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[87].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized86\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[87].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[87].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[87].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[87].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[87].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[87].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[87].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[87].ram.r_n_7\,
      addra(16 downto 0) => addra(16 downto 0),
      addra_11_sp_1 => \ramloop[87].ram.r_n_8\,
      addrb(18 downto 0) => addrb(18 downto 0),
      addrb_13_sp_1 => \ramloop[87].ram.r_n_9\,
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[88].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized87\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[88].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[88].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[88].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[88].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[88].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[88].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[88].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[88].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[89].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[89].ram.r_n_9\,
      addra(12 downto 11) => addra(16 downto 15),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(14 downto 13) => addrb(18 downto 17),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[89].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized88\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[89].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[89].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[89].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[89].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[89].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[89].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[89].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[89].ram.r_n_7\,
      addra(16 downto 0) => addra(16 downto 0),
      addra_11_sp_1 => \ramloop[89].ram.r_n_8\,
      addrb(18 downto 0) => addrb(18 downto 0),
      addrb_13_sp_1 => \ramloop[89].ram.r_n_9\,
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[8].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized7\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[8].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[8].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[8].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[8].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[8].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[8].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[8].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[8].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[9].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[9].ram.r_n_9\,
      addra(12 downto 11) => addra(16 downto 15),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(14 downto 13) => addrb(18 downto 17),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[90].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized89\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[90].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[90].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[90].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[90].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[90].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[90].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[90].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[90].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[91].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[91].ram.r_n_9\,
      addra(12 downto 11) => addra(16 downto 15),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(14 downto 13) => addrb(18 downto 17),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[91].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized90\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[91].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[91].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[91].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[91].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[91].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[91].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[91].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[91].ram.r_n_7\,
      addra(16 downto 0) => addra(16 downto 0),
      addra_11_sp_1 => \ramloop[91].ram.r_n_8\,
      addrb(18 downto 0) => addrb(18 downto 0),
      addrb_13_sp_1 => \ramloop[91].ram.r_n_9\,
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[92].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized91\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[92].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[92].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[92].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[92].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[92].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[92].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[92].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[92].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[93].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[93].ram.r_n_9\,
      addra(12 downto 11) => addra(16 downto 15),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(14 downto 13) => addrb(18 downto 17),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[93].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized92\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[93].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[93].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[93].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[93].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[93].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[93].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[93].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[93].ram.r_n_7\,
      addra(16 downto 0) => addra(16 downto 0),
      addra_11_sp_1 => \ramloop[93].ram.r_n_8\,
      addrb(18 downto 0) => addrb(18 downto 0),
      addrb_13_sp_1 => \ramloop[93].ram.r_n_9\,
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[94].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized93\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[94].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[94].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[94].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[94].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[94].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[94].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[94].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[94].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[95].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[95].ram.r_n_9\,
      addra(12 downto 11) => addra(16 downto 15),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(14 downto 13) => addrb(18 downto 17),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[95].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized94\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[95].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[95].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[95].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[95].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[95].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[95].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[95].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[95].ram.r_n_7\,
      addra(16 downto 0) => addra(16 downto 0),
      addra_11_sp_1 => \ramloop[95].ram.r_n_8\,
      addrb(18 downto 0) => addrb(18 downto 0),
      addrb_13_sp_1 => \ramloop[95].ram.r_n_9\,
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[96].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized95\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[96].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[96].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[96].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[96].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[96].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[96].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[96].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[96].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[1].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[1].ram.r_n_9\,
      addra(12 downto 11) => addra(16 downto 15),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(14 downto 13) => addrb(18 downto 17),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[97].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized96\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[97].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[97].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[97].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[97].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[97].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[97].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[97].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[97].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[1].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[1].ram.r_n_9\,
      addra(12 downto 11) => addra(16 downto 15),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(14 downto 13) => addrb(18 downto 17),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[98].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized97\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[98].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[98].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[98].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[98].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[98].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[98].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[98].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[98].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[3].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[3].ram.r_n_9\,
      addra(12 downto 11) => addra(16 downto 15),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(14 downto 13) => addrb(18 downto 17),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[99].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized98\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[99].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[99].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[99].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[99].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[99].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[99].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[99].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[99].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[3].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[3].ram.r_n_9\,
      addra(12 downto 11) => addra(16 downto 15),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(14 downto 13) => addrb(18 downto 17),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[9].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized8\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[9].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[9].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[9].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[9].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[9].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[9].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[9].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[9].ram.r_n_7\,
      addra(16 downto 0) => addra(16 downto 0),
      addra_12_sp_1 => \ramloop[9].ram.r_n_8\,
      addrb(18 downto 0) => addrb(18 downto 0),
      addrb_14_sp_1 => \ramloop[9].ram.r_n_9\,
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_0_blk_mem_gen_top is
  port (
    doutb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 );
    ena : in STD_LOGIC;
    addrb : in STD_LOGIC_VECTOR ( 18 downto 0 );
    enb : in STD_LOGIC;
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_gen_0_blk_mem_gen_top : entity is "blk_mem_gen_top";
end blk_mem_gen_0_blk_mem_gen_top;

architecture STRUCTURE of blk_mem_gen_0_blk_mem_gen_top is
begin
\valid.cstr\: entity work.blk_mem_gen_0_blk_mem_gen_generic_cstr
     port map (
      addra(16 downto 0) => addra(16 downto 0),
      addrb(18 downto 0) => addrb(18 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      doutb(7 downto 0) => doutb(7 downto 0),
      ena => ena,
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_0_blk_mem_gen_v8_4_4_synth is
  port (
    doutb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 );
    ena : in STD_LOGIC;
    addrb : in STD_LOGIC_VECTOR ( 18 downto 0 );
    enb : in STD_LOGIC;
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_gen_0_blk_mem_gen_v8_4_4_synth : entity is "blk_mem_gen_v8_4_4_synth";
end blk_mem_gen_0_blk_mem_gen_v8_4_4_synth;

architecture STRUCTURE of blk_mem_gen_0_blk_mem_gen_v8_4_4_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.blk_mem_gen_0_blk_mem_gen_top
     port map (
      addra(16 downto 0) => addra(16 downto 0),
      addrb(18 downto 0) => addrb(18 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      doutb(7 downto 0) => doutb(7 downto 0),
      ena => ena,
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_0_blk_mem_gen_v8_4_4 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 18 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 18 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 18 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is 17;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is 19;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is "117";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is "Estimated Power for IP     :     4.440526 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is "blk_mem_gen_0.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is "blk_mem_gen_0.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is 120000;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is 480000;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is 32;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is 8;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is 120000;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is 480000;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is "NO_CHANGE";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is 32;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is 8;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is "artix7";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is "blk_mem_gen_v8_4_4";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is "yes";
end blk_mem_gen_0_blk_mem_gen_v8_4_4;

architecture STRUCTURE of blk_mem_gen_0_blk_mem_gen_v8_4_4 is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  douta(31) <= \<const0>\;
  douta(30) <= \<const0>\;
  douta(29) <= \<const0>\;
  douta(28) <= \<const0>\;
  douta(27) <= \<const0>\;
  douta(26) <= \<const0>\;
  douta(25) <= \<const0>\;
  douta(24) <= \<const0>\;
  douta(23) <= \<const0>\;
  douta(22) <= \<const0>\;
  douta(21) <= \<const0>\;
  douta(20) <= \<const0>\;
  douta(19) <= \<const0>\;
  douta(18) <= \<const0>\;
  douta(17) <= \<const0>\;
  douta(16) <= \<const0>\;
  douta(15) <= \<const0>\;
  douta(14) <= \<const0>\;
  douta(13) <= \<const0>\;
  douta(12) <= \<const0>\;
  douta(11) <= \<const0>\;
  douta(10) <= \<const0>\;
  douta(9) <= \<const0>\;
  douta(8) <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  rdaddrecc(18) <= \<const0>\;
  rdaddrecc(17) <= \<const0>\;
  rdaddrecc(16) <= \<const0>\;
  rdaddrecc(15) <= \<const0>\;
  rdaddrecc(14) <= \<const0>\;
  rdaddrecc(13) <= \<const0>\;
  rdaddrecc(12) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(18) <= \<const0>\;
  s_axi_rdaddrecc(17) <= \<const0>\;
  s_axi_rdaddrecc(16) <= \<const0>\;
  s_axi_rdaddrecc(15) <= \<const0>\;
  s_axi_rdaddrecc(14) <= \<const0>\;
  s_axi_rdaddrecc(13) <= \<const0>\;
  s_axi_rdaddrecc(12) <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.blk_mem_gen_0_blk_mem_gen_v8_4_4_synth
     port map (
      addra(16 downto 0) => addra(16 downto 0),
      addrb(18 downto 0) => addrb(18 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      doutb(7 downto 0) => doutb(7 downto 0),
      ena => ena,
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_0 is
  port (
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addrb : in STD_LOGIC_VECTOR ( 18 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of blk_mem_gen_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of blk_mem_gen_0 : entity is "blk_mem_gen_0,blk_mem_gen_v8_4_4,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of blk_mem_gen_0 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of blk_mem_gen_0 : entity is "blk_mem_gen_v8_4_4,Vivado 2019.2";
end blk_mem_gen_0;

architecture STRUCTURE of blk_mem_gen_0 is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_douta_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 17;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 19;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "117";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     4.440526 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 1;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 1;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "blk_mem_gen_0.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "blk_mem_gen_0.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 1;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 120000;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 480000;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of U0 : label is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of U0 : label is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 32;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 8;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 120000;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 480000;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "NO_CHANGE";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 32;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 8;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "artix7";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute x_interface_info of clkb : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTB CLK";
  attribute x_interface_parameter of clkb : signal is "XIL_INTERFACENAME BRAM_PORTB, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute x_interface_info of ena : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA EN";
  attribute x_interface_info of enb : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTB EN";
  attribute x_interface_info of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute x_interface_info of addrb : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTB ADDR";
  attribute x_interface_info of dina : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DIN";
  attribute x_interface_info of doutb : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTB DOUT";
  attribute x_interface_info of wea : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA WE";
begin
U0: entity work.blk_mem_gen_0_blk_mem_gen_v8_4_4
     port map (
      addra(16 downto 0) => addra(16 downto 0),
      addrb(18 downto 0) => addrb(18 downto 0),
      clka => clka,
      clkb => clkb,
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(31 downto 0) => dina(31 downto 0),
      dinb(7 downto 0) => B"00000000",
      douta(31 downto 0) => NLW_U0_douta_UNCONNECTED(31 downto 0),
      doutb(7 downto 0) => doutb(7 downto 0),
      eccpipece => '0',
      ena => ena,
      enb => enb,
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(18 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(18 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(18 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(18 downto 0),
      s_axi_rdata(7 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(7 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => wea(0),
      web(0) => '0'
    );
end STRUCTURE;
