{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.165091",
   "Default View_TopLeft":"6,-200",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0.21  2019-05-29 bk=1.5064 VDI=41 GEI=36 GUI=JA:9.0 non-TLS
#  -string -flagsOSRD
preplace port leds_8bits -pg 1 -lvl 11 -x 6340 -y 3620 -defaultsOSRD
preplace port uart_rtl -pg 1 -lvl 11 -x 6340 -y 3750 -defaultsOSRD
preplace port DDR -pg 1 -lvl 11 -x 6340 -y 3510 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 11 -x 6340 -y 3540 -defaultsOSRD
preplace inst RV32I_EXBranch_Branc_0 -pg 1 -lvl 2 -x 830 -y 1670 -defaultsOSRD
preplace inst RV32I_HazardUnit_Ver_0 -pg 1 -lvl 3 -x 1470 -y 1530 -defaultsOSRD
preplace inst RV32_AXI_Timer_Count_0 -pg 1 -lvl 9 -x 5780 -y 3260 -defaultsOSRD
preplace inst RV32_Local_Interrupt_0 -pg 1 -lvl 2 -x 830 -y 2740 -defaultsOSRD
preplace inst axi_gpio_0 -pg 1 -lvl 9 -x 5780 -y 3620 -defaultsOSRD
preplace inst axi_uartlite_0 -pg 1 -lvl 9 -x 5780 -y 3760 -defaultsOSRD
preplace inst blk_mem_gen_0 -pg 1 -lvl 10 -x 6200 -y 880 -defaultsOSRD
preplace inst blk_mem_gen_1 -pg 1 -lvl 10 -x 6200 -y 1430 -defaultsOSRD
preplace inst rst_ps7_0_100M -pg 1 -lvl 1 -x 230 -y 3350 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 9 -x 5780 -y 3430 -defaultsOSRD
preplace inst blk_mem_gen_2 -pg 1 -lvl 10 -x 6200 -y 3430 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 8 -x 5460 -y 3310 -defaultsOSRD
preplace inst RV32_CSR_Verilog_RTL_0 -pg 1 -lvl 3 -x 1470 -y 2670 -defaultsOSRD
preplace inst RV32I_ControlUnit_Ve_0 -pg 1 -lvl 5 -x 3160 -y 2100 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 1 -x 230 -y 3620 -defaultsOSRD
preplace inst axi_gpio_1 -pg 1 -lvl 3 -x 1470 -y 3330 -defaultsOSRD
preplace inst ps7_0_axi_periph -pg 1 -lvl 2 -x 830 -y 3350 -defaultsOSRD
preplace inst ila_0 -pg 1 -lvl 10 -x 6200 -y 3000 -defaultsOSRD
preplace inst RISCV32I_EXBranch_Da_0 -pg 1 -lvl 4 -x 2350 -y 2390 -defaultsOSRD
preplace inst DCache -pg 1 -lvl 5 -x 3160 -y 740 -defaultsOSRD
preplace inst ICache -pg 1 -lvl 5 -x 3160 -y 1210 -defaultsOSRD
preplace inst RV32I_Memory_Interfa_0 -pg 1 -lvl 7 -x 5110 -y 1080 -defaultsOSRD
preplace inst Cache_Controller -pg 1 -lvl 6 -x 4260 -y 440 -defaultsOSRD
preplace netloc Cache_Controller_DCache_Req_datamode_o 1 4 3 2860 920 NJ 920 4490
preplace netloc Cache_Controller_DCache_Req_valid_o 1 4 3 2870 540 3670J 850 4520
preplace netloc Cache_Controller_DMEM_data_o 1 4 6 2880 2700 NJ 2700 4760 2830 NJ 2830 NJ 2830 5960J
preplace netloc Cache_Controller_ICache_Req_datamode_o 1 4 3 2820 960 NJ 960 4550
preplace netloc Cache_Controller_ICache_Req_valid_o 1 4 3 2850 970 NJ 970 4600
preplace netloc Cache_Controller_IMEM_data_o 1 4 3 2870 2690 NJ 2690 4670
preplace netloc Cache_Controller_MEM_err_o 1 4 3 2800 980 NJ 980 4630
preplace netloc Cache_Controller_MEM_rdy_o 1 4 6 2880 1460 NJ 1460 4780 2810 NJ 2810 NJ 2810 6010J
preplace netloc Cache_Controller_MIC_DBLK_ADDR_o 1 6 1 4710 770n
preplace netloc Cache_Controller_MIC_DBLK_DATA_o 1 6 1 4690 790n
preplace netloc Cache_Controller_MIC_DBLK_VALID_o 1 6 1 4750 750n
preplace netloc Cache_Controller_MIC_DREQ_ADDR_o 1 6 1 4830 650n
preplace netloc Cache_Controller_MIC_DREQ_VALID_o 1 6 1 4860 590n
preplace netloc Cache_Controller_MIC_IBLK_ADDR_o 1 6 1 4790 710n
preplace netloc Cache_Controller_MIC_IBLK_DATA_o 1 6 1 4770 730n
preplace netloc Cache_Controller_MIC_IBLK_VALID_o 1 6 1 4800 690n
preplace netloc Cache_Controller_MIC_INIT_TXN_o 1 6 1 4820 530n
preplace netloc Cache_Controller_MIC_IREQ_ADDR_o 1 6 1 4870 570n
preplace netloc Cache_Controller_MIC_IREQ_VALID_o 1 6 1 4880 550n
preplace netloc DCache_blk_addr_o 1 5 1 3790 620n
preplace netloc DCache_blk_data_o 1 5 1 3820 640n
preplace netloc DCache_blk_valid_o 1 5 1 3750 600n
preplace netloc DCache_bram_addra 1 5 5 3910J 860 4680J 830 NJ 830 NJ 830 5910
preplace netloc DCache_bram_addrb 1 5 5 3870J 870 4700J 850 NJ 850 NJ 850 6070
preplace netloc DCache_bram_dina 1 5 5 3840J 910 4720J 840 NJ 840 NJ 840 5930
preplace netloc DCache_bram_dinb 1 5 5 3820J 900 4730J 860 NJ 860 NJ 860 6050
preplace netloc DCache_bram_wea 1 5 5 3880J 880 4740J 870 NJ 870 NJ 870 N
preplace netloc DCache_bram_web 1 5 5 3620J 1300 NJ 1300 NJ 1300 NJ 1300 5930
preplace netloc DCache_req_data_o 1 5 1 3720 580n
preplace netloc DCache_req_hit_o 1 5 1 3690 560n
preplace netloc HarvardCacheControll_0_DCache_Blk_addr_o 1 4 3 2880 940 NJ 940 4500
preplace netloc HarvardCacheControll_0_DCache_Blk_data_o 1 4 3 2830 20 NJ 20 4590
preplace netloc HarvardCacheControll_0_DCache_Blk_valid_o 1 4 3 2870 930 NJ 930 4480
preplace netloc HarvardCacheControll_0_DCache_Req_addr_o 1 4 3 2840 30 NJ 30 4560
preplace netloc HarvardCacheControll_0_DCache_Req_data_o 1 4 3 2860 550 3890J 950 4530
preplace netloc HarvardCacheControll_0_DCache_Req_re_o 1 4 3 2880 560 3680J 990 4540
preplace netloc HarvardCacheControll_0_DCache_Req_we_o 1 4 3 2850 530 3920J 890 4510
preplace netloc HarvardCacheControll_0_ICache_Blk_addr_o 1 4 3 2840 1000 NJ 1000 4580
preplace netloc HarvardCacheControll_0_ICache_Blk_data_o 1 4 3 2830 990 3670J 1010 4570
preplace netloc HarvardCacheControll_0_ICache_Blk_valid_o 1 4 3 2880 1390 NJ 1390 4610
preplace netloc HarvardCacheControll_0_ICache_Req_addr_o 1 4 3 2860 1010 3660J 1020 4620
preplace netloc HarvardCacheControll_0_ICache_Req_data_o 1 4 3 2850 1400 NJ 1400 4650
preplace netloc HarvardCacheControll_0_ICache_Req_re_o 1 4 3 2880 1030 NJ 1030 4640
preplace netloc HarvardCacheControll_0_ICache_Req_we_o 1 4 3 2870 1020 3650J 1040 4660
preplace netloc ICache_blk_addr_o 1 5 1 3780 520n
preplace netloc ICache_blk_data_o 1 5 1 3810 540n
preplace netloc ICache_blk_valid_o 1 5 1 3740 500n
preplace netloc ICache_bram_addra 1 5 5 3600J 1220 4740J 1330 NJ 1330 NJ 1330 6080
preplace netloc ICache_bram_addrb 1 5 5 3550 1340 NJ 1340 NJ 1340 NJ 1340 6070J
preplace netloc ICache_bram_dina 1 5 5 3560J 1380 NJ 1380 NJ 1380 NJ 1380 N
preplace netloc ICache_bram_dinb 1 5 5 3540 1350 NJ 1350 NJ 1350 NJ 1350 6050J
preplace netloc ICache_bram_wea 1 5 5 3570 1270 4700J 1420 NJ 1420 NJ 1420 NJ
preplace netloc ICache_bram_web 1 5 5 N 1310 4690J 1400 NJ 1400 NJ 1400 6040J
preplace netloc ICache_req_data_o 1 5 1 3710 480n
preplace netloc ICache_req_hit_o 1 5 1 3640 460n
preplace netloc RISCV32I_EXBranch_Da_0_CTL_ALU_Err 1 4 1 2750 2300n
preplace netloc RISCV32I_EXBranch_Da_0_CTL_ALU_LTS 1 1 4 480 3050 NJ 3050 1650J 3040 2600
preplace netloc RISCV32I_EXBranch_Da_0_CTL_ALU_LTU 1 1 4 490 3060 1140J 3020 NJ 3020 2590
preplace netloc RISCV32I_EXBranch_Da_0_CTL_ALU_Overflow 1 4 1 2710 2280n
preplace netloc RISCV32I_EXBranch_Da_0_CTL_ALU_Zero 1 1 4 470 3070 NJ 3070 NJ 3070 2650
preplace netloc RISCV32I_EXBranch_Da_0_CTL_DMEM_addr_o 1 4 6 2850 2780 NJ 2780 4620J 2850 NJ 2850 NJ 2850 5950J
preplace netloc RISCV32I_EXBranch_Da_0_CTL_DMEM_data_o 1 4 1 2810 2420n
preplace netloc RISCV32I_EXBranch_Da_0_CTL_EX_Funct3 1 4 1 2670 2040n
preplace netloc RISCV32I_EXBranch_Da_0_CTL_EX_Funct7 1 4 1 2690 2060n
preplace netloc RISCV32I_EXBranch_Da_0_CTL_EX_Opcode 1 1 4 460 3120 NJ 3120 NJ 3120 2660
preplace netloc RISCV32I_EXBranch_Da_0_CTL_ID_Instruction 1 3 7 1900J 3310 2740 3020 NJ 3020 NJ 3020 NJ 3020 5600J 2960 6050J
preplace netloc RISCV32I_EXBranch_Da_0_CTL_ID_PC 1 3 7 NJ 3320 2730 2910 NJ 2910 NJ 2910 NJ 2910 NJ 2910 NJ
preplace netloc RISCV32I_EXBranch_Da_0_CTL_IMEM_addr_o 1 4 1 2810 2380n
preplace netloc RISCV32I_EXBranch_Da_0_HU_EX_Rd_o 1 2 3 1180 3140 NJ 3140 2620
preplace netloc RISCV32I_EXBranch_Da_0_HU_EX_Rs1_o 1 2 3 1190 3060 NJ 3060 2570
preplace netloc RISCV32I_EXBranch_Da_0_HU_EX_Rs2_o 1 2 3 1200 3080 NJ 3080 2580
preplace netloc RISCV32I_EXBranch_Da_0_HU_ID_Rs1_o 1 2 3 1160 3090 NJ 3090 2640
preplace netloc RISCV32I_EXBranch_Da_0_HU_ID_Rs2_o 1 2 3 1170 3100 NJ 3100 2630
preplace netloc RISCV32I_EXBranch_Da_0_HU_MEM_Rd_o 1 2 3 1240 3010 1920J 2910 2550
preplace netloc RV32I_ControlUnit_Ve_0_ALU_Ctl 1 3 3 2090 3180 NJ 3180 3610
preplace netloc RV32I_ControlUnit_Ve_0_ALU_DataMode 1 3 3 2130 2880 NJ 2880 3410
preplace netloc RV32I_ControlUnit_Ve_0_ALU_SrcA 1 3 3 2120 2890 NJ 2890 3400
preplace netloc RV32I_ControlUnit_Ve_0_ALU_SrcB 1 3 3 2080 3050 NJ 3050 3490
preplace netloc RV32I_ControlUnit_Ve_0_ALU_Unsigned 1 1 5 650 1960 NJ 1960 1660 2820 NJ 2820 3370
preplace netloc RV32I_ControlUnit_Ve_0_BU_BrJSrc 1 3 3 2040 3030 NJ 3030 3660
preplace netloc RV32I_ControlUnit_Ve_0_BU_BranchOp 1 1 5 660 1970 NJ 1970 1840 2830 NJ 2830 3430
preplace netloc RV32I_ControlUnit_Ve_0_BU_Jump 1 1 5 670 1920 NJ 1920 1810 2840 NJ 2840 3460
preplace netloc RV32I_ControlUnit_Ve_0_BU_PC 1 3 3 2070 3010 NJ 3010 3590
preplace netloc RV32I_ControlUnit_Ve_0_CC_Daddr_o 1 5 1 3800 380n
preplace netloc RV32I_ControlUnit_Ve_0_CC_Dbypass_o 1 5 1 3700 320n
preplace netloc RV32I_ControlUnit_Ve_0_CC_Ddata_o 1 5 5 3900 2680 4720J 2820 NJ 2820 NJ 2820 5990J
preplace netloc RV32I_ControlUnit_Ve_0_CC_Dmode_o 1 5 1 3830 420n
preplace netloc RV32I_ControlUnit_Ve_0_CC_Dre_o 1 5 1 3730 340n
preplace netloc RV32I_ControlUnit_Ve_0_CC_Dunsigned_o 1 5 1 3860 440n
preplace netloc RV32I_ControlUnit_Ve_0_CC_Dvalid_o 1 5 1 3630 300n
preplace netloc RV32I_ControlUnit_Ve_0_CC_Dwe_o 1 5 1 3760 360n
preplace netloc RV32I_ControlUnit_Ve_0_CC_Iaddr_o 1 5 1 3590 260n
preplace netloc RV32I_ControlUnit_Ve_0_CC_Ire_o 1 5 1 3610 280n
preplace netloc RV32I_ControlUnit_Ve_0_CC_Ivalid_o 1 5 1 3580 240n
preplace netloc RV32I_ControlUnit_Ve_0_CSR_Req_addr_o 1 2 4 1270 1740 1670J 1450 NJ 1450 3550
preplace netloc RV32I_ControlUnit_Ve_0_CSR_Req_data_o 1 2 4 1280 1750 1660J 1440 NJ 1440 3560
preplace netloc RV32I_ControlUnit_Ve_0_CSR_Req_mode_o 1 2 4 1250 1710 1640J 1470 NJ 1470 3520
preplace netloc RV32I_ControlUnit_Ve_0_CSR_Req_o 1 2 4 1260 1720 1800J 1480 NJ 1480 3430
preplace netloc RV32I_ControlUnit_Ve_0_CSR_Val_addr_o 1 2 4 1290 1730 1830J 1490 NJ 1490 3370
preplace netloc RV32I_ControlUnit_Ve_0_CSR_Val_en_o 1 2 4 1230 500 NJ 500 NJ 500 3530
preplace netloc RV32I_ControlUnit_Ve_0_CTL_EPCSrc 1 3 3 1960 3190 NJ 3190 3710
preplace netloc RV32I_ControlUnit_Ve_0_CTL_Exception 1 1 5 500 2190 NJ 2190 1930 2850 NJ 2850 3360
preplace netloc RV32I_ControlUnit_Ve_0_CTL_Inst_Done 1 2 4 1230 3200 NJ 3200 NJ 3200 3470
preplace netloc RV32I_ControlUnit_Ve_0_CTL_Inst_Event 1 2 4 1290 3160 NJ 3160 NJ 3160 3420
preplace netloc RV32I_ControlUnit_Ve_0_CTL_Interrupt 1 3 3 1940 3240 NJ 3240 3560
preplace netloc RV32I_ControlUnit_Ve_0_CTL_Priv_o 1 1 5 660 2380 1150 2320 1770J 3000 NJ 3000 3380
preplace netloc RV32I_ControlUnit_Ve_0_CTL_Ret_o 1 1 5 510 2200 NJ 2200 1890 2920 NJ 2920 3350
preplace netloc RV32I_ControlUnit_Ve_0_EX2MEM_Flush 1 3 3 2030 2940 NJ 2940 3650
preplace netloc RV32I_ControlUnit_Ve_0_EX2MEM_RegWr 1 2 4 1290 1690 1650J 1500 NJ 1500 3540
preplace netloc RV32I_ControlUnit_Ve_0_EX_CSR_Val 1 3 3 2140 2900 NJ 2900 3450
preplace netloc RV32I_ControlUnit_Ve_0_ID2EX_Flush 1 3 3 1990 2960 NJ 2960 3690
preplace netloc RV32I_ControlUnit_Ve_0_ID2EX_MemRd 1 2 4 1280 1700 1810J 1510 NJ 1510 3510
preplace netloc RV32I_ControlUnit_Ve_0_ID2EX_Src 1 3 3 2060 2970 NJ 2970 3500
preplace netloc RV32I_ControlUnit_Ve_0_ID_RegWr 1 3 3 2100 2950 NJ 2950 3550
preplace netloc RV32I_ControlUnit_Ve_0_IF2ID_Flush 1 3 3 1950 3250 NJ 3250 3810
preplace netloc RV32I_ControlUnit_Ve_0_IF2ID_Write 1 3 3 1970 3260 NJ 3260 3770
preplace netloc RV32I_ControlUnit_Ve_0_IF_PCSrc 1 3 3 2010 2980 NJ 2980 3670
preplace netloc RV32I_ControlUnit_Ve_0_IF_PCWrite 1 3 3 2000 2990 NJ 2990 3680
preplace netloc RV32I_ControlUnit_Ve_0_IMEM_data_o 1 3 3 2110 3130 NJ 3130 3480
preplace netloc RV32I_ControlUnit_Ve_0_LIC_IP_Ack 1 1 5 670 3170 NJ 3170 NJ 3170 2870J 3150 3440
preplace netloc RV32I_ControlUnit_Ve_0_MEM2WB_Flush 1 3 3 1980 3210 NJ 3210 3730
preplace netloc RV32I_ControlUnit_Ve_0_Stall 1 3 7 2020 2860 NJ 2860 3860 2890 NJ 2890 NJ 2890 NJ 2890 5980J
preplace netloc RV32I_ControlUnit_Ve_0_WB_MEMToGPR 1 3 3 2050 3220 NJ 3220 3630
preplace netloc RV32I_ControlUnit_Ve_0_ecausevec 1 1 5 650 3230 NJ 3230 NJ 3230 NJ 3230 3510
preplace netloc RV32I_ControlUnit_Ve_0_epc 1 1 5 550 3220 NJ 3220 1650J 3270 NJ 3270 3620
preplace netloc RV32I_ControlUnit_Ve_0_tval 1 1 5 660 3130 NJ 3130 1700J 3280 NJ 3280 3600
preplace netloc RV32I_HazardUnit_Ver_0_ALU_ForwardA 1 3 1 1880 1530n
preplace netloc RV32I_HazardUnit_Ver_0_ALU_ForwardB 1 3 1 1860 1550n
preplace netloc RV32I_HazardUnit_Ver_0_Hazard_Stall 1 3 2 1780J 1520 2780
preplace netloc RV32I_IDBranch_Branc_0_Branch_Taken 1 2 8 1070 1810 NJ 1810 2700 2810 NJ 2810 4490J 2880 NJ 2880 NJ 2880 5970J
preplace netloc RV32I_Memory_Interfa_0_dreq_rdata_o 1 5 3 3950 1290 NJ 1290 5270
preplace netloc RV32I_Memory_Interfa_0_ireq_rdata_o 1 5 3 3940 1280 4720J 1310 5290
preplace netloc RV32I_Memory_Interfa_0_m00_axi_txn_done 1 5 3 3930 1320 NJ 1320 5280
preplace netloc RV32_AXI_Timer_Count_0_mtip 1 1 9 640 2390 1090 2330 1790J 2870 NJ 2870 3840J 2900 NJ 2900 NJ 2900 NJ 2900 5910
preplace netloc RV32_AXI_Timer_Count_0_stip 1 1 9 650 2400 1130 1950 NJ 1950 2680J 2800 NJ 2800 4520J 2870 NJ 2870 NJ 2870 5930
preplace netloc RV32_AXI_Timer_Count_0_utip 1 1 9 670 2430 1070 3240 1640J 3290 NJ 3290 3950J 3130 NJ 3130 NJ 3130 NJ 3130 5920
preplace netloc RV32_CSR_Verilog_RTL_0_CSR_DATA_o 1 3 2 1800 1860 NJ
preplace netloc RV32_CSR_Verilog_RTL_0_CSR_Val_o 1 3 2 1780J 1850 2680
preplace netloc RV32_CSR_Verilog_RTL_0_illegal 1 3 2 1830J 1920 2790
preplace netloc RV32_CSR_Verilog_RTL_0_medeleg 1 1 3 520 2210 NJ 2210 1760
preplace netloc RV32_CSR_Verilog_RTL_0_mepc 1 3 1 1820 2240n
preplace netloc RV32_CSR_Verilog_RTL_0_mideleg 1 1 3 530 2220 NJ 2220 1750
preplace netloc RV32_CSR_Verilog_RTL_0_mie 1 1 3 570 2230 NJ 2230 1700
preplace netloc RV32_CSR_Verilog_RTL_0_mip 1 1 3 580 2240 NJ 2240 1720
preplace netloc RV32_CSR_Verilog_RTL_0_mstatus 1 1 3 620 2250 NJ 2250 1710
preplace netloc RV32_CSR_Verilog_RTL_0_mtvec 1 3 1 1870 2180n
preplace netloc RV32_CSR_Verilog_RTL_0_rsvec 1 3 1 1850 2160n
preplace netloc RV32_CSR_Verilog_RTL_0_sedeleg 1 1 3 540 2260 NJ 2260 1740
preplace netloc RV32_CSR_Verilog_RTL_0_sepc 1 3 1 1920 2260n
preplace netloc RV32_CSR_Verilog_RTL_0_sideleg 1 1 3 560 2270 NJ 2270 1730
preplace netloc RV32_CSR_Verilog_RTL_0_sie 1 1 3 610 2280 NJ 2280 1670
preplace netloc RV32_CSR_Verilog_RTL_0_sip 1 1 3 590 2290 NJ 2290 1680
preplace netloc RV32_CSR_Verilog_RTL_0_stvec 1 3 1 1900 2200n
preplace netloc RV32_CSR_Verilog_RTL_0_uepc 1 3 1 1690 2280n
preplace netloc RV32_CSR_Verilog_RTL_0_uie 1 1 3 630 2310 NJ 2310 1640
preplace netloc RV32_CSR_Verilog_RTL_0_uip 1 1 3 600 2300 NJ 2300 1650
preplace netloc RV32_CSR_Verilog_RTL_0_utvec 1 3 1 1910 2220n
preplace netloc RV32_Local_Interrupt_0_CSR_Commit 1 2 1 990 2890n
preplace netloc RV32_Local_Interrupt_0_CSR_Commit_Lvl 1 2 3 1080 1930 NJ 1930 2760
preplace netloc RV32_Local_Interrupt_0_New_IP 1 2 3 1030J 1940 NJ 1940 2770
preplace netloc RV32_Local_Interrupt_0_mcause 1 2 3 1120 1980 1790J 1960 2720
preplace netloc RV32_Local_Interrupt_0_mepc 1 2 1 1130 2690n
preplace netloc RV32_Local_Interrupt_0_mip_o 1 2 1 1150 2630n
preplace netloc RV32_Local_Interrupt_0_mstatus_o 1 2 1 1040 2670n
preplace netloc RV32_Local_Interrupt_0_mtval 1 2 1 1050 2810n
preplace netloc RV32_Local_Interrupt_0_scause 1 2 1 1060 2770n
preplace netloc RV32_Local_Interrupt_0_sepc 1 2 1 1090 2710n
preplace netloc RV32_Local_Interrupt_0_sip_o 1 2 1 1140 2650n
preplace netloc RV32_Local_Interrupt_0_stval 1 2 1 1020 2830n
preplace netloc RV32_Local_Interrupt_0_ucause 1 2 1 1010 2790n
preplace netloc RV32_Local_Interrupt_0_uepc 1 2 1 1020 2730n
preplace netloc RV32_Local_Interrupt_0_uip_o 1 2 1 1030 2670n
preplace netloc RV32_Local_Interrupt_0_utval 1 2 1 1000 2850n
preplace netloc blk_mem_gen_0_douta 1 4 6 2810 10 NJ 10 NJ 10 NJ 10 NJ 10 6080
preplace netloc blk_mem_gen_0_doutb 1 4 6 2810 1410 NJ 1410 NJ 1410 5300J 1290 NJ 1290 5910
preplace netloc blk_mem_gen_1_douta 1 4 6 2860 1420 NJ 1420 4640J 1390 NJ 1390 NJ 1390 6060J
preplace netloc blk_mem_gen_1_doutb 1 4 6 2870 1430 NJ 1430 NJ 1430 NJ 1430 NJ 1430 6030J
preplace netloc processing_system7_0_FCLK_CLK0 1 0 10 20 3240 450 2410 1100 2040 1640 1780 2680 510 3850 1210 4880 1360 5280 2950 5630 2950 N
preplace netloc processing_system7_0_FCLK_CLK1 1 1 9 630J 3520 NJ 3520 NJ 3520 NJ 3520 NJ 3520 NJ 3520 NJ 3520 NJ 3520 6020
preplace netloc rst_ps7_0_100M_peripheral_aresetn 1 1 9 440 2420 1110 2060 1650 1800 2700 520 3770 1230 4870 1370 5270 3120 5640 2970 6030
preplace netloc Cache_Controller_MIC_DREQ_RW_o 1 6 1 4850 610n
preplace netloc Cache_Controller_MIC_DREQ_DATAMODE_o 1 6 1 4840 630n
preplace netloc Cache_Controller_MIC_DREQ_DATA_o 1 6 1 4810 670n
preplace netloc processing_system7_0_FCLK_RESET0_N 1 0 2 30 3250 430
preplace netloc processing_system7_0_FCLK_CLK2 1 1 9 670J 3530 NJ 3530 NJ 3530 NJ 3530 NJ 3530 NJ 3530 NJ 3530 NJ 3530 6070
preplace netloc RISCV32I_EXBranch_Da_0_EX_ALU_A 1 4 6 2690 2770 NJ 2770 4670J 2840 NJ 2840 NJ 2840 6000J
preplace netloc RISCV32I_EXBranch_Da_0_EX_ALU_B 1 4 6 2670 2790 NJ 2790 4570J 2860 NJ 2860 NJ 2860 5940J
preplace netloc RV32I_ControlUnit_Ve_0_DMEM_data_o 1 3 3 2150 2930 NJ 2930 3390
preplace netloc RISCV32I_EXBranch_Da_0_HU_WB_RegWr 1 2 3 1220 3110 NJ 3110 2560
preplace netloc RISCV32I_EXBranch_Da_0_HU_WB_Rd_o 1 2 3 1210 3150 NJ 3150 2610
preplace netloc ps7_0_axi_periph_M00_AXI 1 2 1 1000 3310n
preplace netloc axi_interconnect_0_M00_AXI 1 8 1 5610 3280n
preplace netloc axi_gpio_0_GPIO 1 9 2 NJ 3620 NJ
preplace netloc processing_system7_0_FIXED_IO 1 1 10 NJ 3540 NJ 3540 NJ 3540 NJ 3540 NJ 3540 NJ 3540 NJ 3540 NJ 3540 NJ 3540 NJ
preplace netloc axi_bram_ctrl_0_BRAM_PORTB 1 9 1 N 3440
preplace netloc axi_uartlite_0_UART 1 9 2 NJ 3750 NJ
preplace netloc axi_interconnect_0_M01_AXI 1 8 1 5620 3300n
preplace netloc S00_AXI_1 1 7 1 5310 1040n
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 9 1 5920 3400n
preplace netloc axi_interconnect_0_M02_AXI 1 8 1 5600 3320n
preplace netloc axi_interconnect_0_M03_AXI 1 8 1 5650 3240n
preplace netloc processing_system7_0_M_AXI_GP0 1 1 1 500 3290n
preplace netloc processing_system7_0_DDR 1 1 10 570J 3510 NJ 3510 NJ 3510 NJ 3510 NJ 3510 NJ 3510 NJ 3510 NJ 3510 6050J 3520 6320J
levelinfo -pg 1 0 230 830 1470 2350 3160 4260 5110 5460 5780 6200 6340
pagesize -pg 1 -db -bbox -sgen 0 0 6460 3840
"
}
{
   "da_axi4_cnt":"2",
   "da_board_cnt":"2",
   "da_bram_cntlr_cnt":"4",
   "da_clkrst_cnt":"1",
   "da_ps7_cnt":"1"
}
