{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.8,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.8,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 3.21392e-10,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 1.38429e-10,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 7.5866e-11,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 1.38429e-10,
	"finish__design__instance__count__class:timing_repair_buffer": 98,
	"finish__design__instance__area__class:timing_repair_buffer": 367.853,
	"finish__design__instance__count__class:inverter": 100,
	"finish__design__instance__area__class:inverter": 375.36,
	"finish__design__instance__count__class:multi_input_combinational_cell": 94,
	"finish__design__instance__area__class:multi_input_combinational_cell": 1252.45,
	"finish__design__instance__count": 292,
	"finish__design__instance__area": 1995.66,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 1e+39,
	"finish__clock__skew__setup": 0,
	"finish__clock__skew__hold": 0,
	"finish__timing__drv__max_slew_limit": 0.835039,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.949304,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 4.46663e-13,
	"finish__power__switching__total": 4.5946e-13,
	"finish__power__leakage__total": 1.20445e-09,
	"finish__power__total": 1.20535e-09,
	"finish__design__io": 98,
	"finish__design__die__area": 3141.04,
	"finish__design__core__area": 2757.64,
	"finish__design__instance__count": 323,
	"finish__design__instance__area": 2034.45,
	"finish__design__instance__count__stdcell": 323,
	"finish__design__instance__area__stdcell": 2034.45,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.73775,
	"finish__design__instance__utilization__stdcell": 0.73775,
	"finish__design__rows": 19,
	"finish__design__rows:unithd": 19,
	"finish__design__sites": 2204,
	"finish__design__sites:unithd": 2204,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}