LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.numeric_std.all;

ENTITY ID_tb IS
END ID_tb;

ARCHITECTURE behaviour OF ID_tb IS

--Declare the component that you are testing:
    COMPONENT decode IS
        GENERIC(
			ram_size : INTEGER := 4096;
			mem_delay : time := 10 ns;
			clock_period : time := 1 ns;
			register_size : INTEGER := 32
        );
        PORT (
			clock: IN STD_LOGIC;
			instruction: IN STD_LOGIC_VECTOR (31 DOWNTO 0);
			
			rs: OUT INTEGER RANGE 0 to register_size - 1;
			rt: OUT INTEGER RANGE 0 to register_size - 1;
			rd: OUT INTEGER RANGE 0 to register_size - 1;
			
			address: OUT STD_LOGIC_VECTOR (25 DOWNTO 0);
					
			shamt : OUT STD_LOGIC_VECTOR(4 DOWNTO 0);
			funct : OUT STD_LOGIC_VECTOR(5 DOWNTO 0);
			
			opcode : OUT  STD_LOGIC_VECTOR(5 DOWNTO 0);
			
			immediate : OUT  STD_LOGIC_VECTOR(15 DOWNTO 0);
			
			Rinst: OUT STD_LOGIC;
			Jinst: OUT STD_LOGIC;
			Iinst: OUT STD_LOGIC
        );
    END COMPONENT;
	
	COMPONENT registers is
	GENERIC(
		register_size : INTEGER := 32;
		reg_delay : time := 1 ns;
		clock_period : time := 1 ns
	);
	PORT (
		clock: IN STD_LOGIC;
		rs: IN INTEGER RANGE 0 to register_size - 1;
		rt: IN INTEGER RANGE 0 to register_size - 1;
		rd: IN INTEGER RANGE 0 to register_size - 1;
		
		read_data_1: OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
		read_data_2: OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
		
		alu_output_data: IN STD_LOGIC_VECTOR (31 DOWNTO 0);
		
		reg_read: IN STD_LOGIC;
		reg_write: IN STD_LOGIC;
		read_data: OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
		waitrequest: OUT STD_LOGIC
	);
	end component;

    --all the input signals with initial values
    signal clk : std_logic := '0';
    constant clk_period : time := 1 ns;
	constant register_size : INTEGER := 32;
	
	-- signal of decode
	signal instructionID:STD_LOGIC_VECTOR (31 DOWNTO 0);
	signal rs: INTEGER RANGE 0 to register_size - 1;
	signal rt: INTEGER RANGE 0 to register_size - 1;
	signal rd: INTEGER RANGE 0 to register_size - 1;
	signal addressID: STD_LOGIC_VECTOR (25 DOWNTO 0);
	signal shamtID : STD_LOGIC_VECTOR(4 DOWNTO 0);
	signal functID : STD_LOGIC_VECTOR(5 DOWNTO 0);
	signal opcodeID : STD_LOGIC_VECTOR(5 DOWNTO 0);
	signal immediateID : STD_LOGIC_VECTOR(15 DOWNTO 0);
	signal RinstID: STD_LOGIC;
	signal JinstID: STD_LOGIC;
	signal IinstID: STD_LOGIC;
	
	-- signal of registers
	-- registers signals
	signal rsReg: INTEGER RANGE 0 to register_size - 1;
	signal rtReg: INTEGER RANGE 0 to register_size - 1;
	signal rdReg: INTEGER RANGE 0 to register_size - 1;
	signal read_data_1: STD_LOGIC_VECTOR (31 DOWNTO 0);
	signal read_data_2: STD_LOGIC_VECTOR (31 DOWNTO 0);
	signal alu_output_data: STD_LOGIC_VECTOR (31 DOWNTO 0);
	signal reg_read: STD_LOGIC;
	signal reg_write: STD_LOGIC;
	signal read_data: STD_LOGIC_VECTOR (31 DOWNTO 0);
	signal waitrequestReg: STD_LOGIC;
	


BEGIN

    --dut => Device Under Test
    dut:  decode
	port map(
		clock => clk,
		instruction => instructionID,
		rs => rs,
		rt => rt,
		rd => rd,
		address => addressID,
		shamt => shamtID,
		funct => functID,
		opcode => opcodeID,
		immediate => immediateID,
		Rinst => RinstID,
		Jinst => JinstID,
		Iinst => IinstID
	);
	
	registers_inst: registers
	port map(
		clock => clk,
		rs => rsReg,
		rt => rtReg,
		rd => rdReg,
		read_data_1 => read_data_1,
		read_data_2 => read_data_2,
		alu_output_data => alu_output_data,
		reg_read => reg_read,
		reg_write => reg_write,
		read_data => read_data,
		waitrequest => waitrequestReg
	);

    clk_process : process
    BEGIN
        clk <= '0';
        wait for clk_period/2;
        clk <= '1';
        wait for clk_period/2;
    end process;

    test_process : process
    BEGIN
	
	
		instructionID <= "00100000001000010000000000000001";
		
	
		wait for clk_period;
		wait for clk_period;
		wait for clk_period;
		
		
		if (RinstID = '1' or IinstID = '1') then
			reg_read <= '1';
		end if;
		
		wait for clk_period;
		wait for clk_period;
		wait for clk_period;
		
		wait;
        -- address <= 14; 
        -- writedata <= X"12";
        -- memwrite <= '1';
        
        -- --waits are NOT synthesizable and should not be used in a hardware design
        -- wait until rising_edge(waitrequest);
        -- memwrite <= '0';
        -- memread <= '1';
        -- wait until rising_edge(waitrequest);
        -- assert readdata = x"12" report "write unsuccessful" severity error;
        -- memread <= '0';
        -- wait for clk_period;
        -- address <= 12;memread <= '1';
        -- wait until rising_edge(waitrequest);
        -- assert readdata = x"0c" report "write unsuccessful" severity error;
        -- memread <= '0';
        -- wait;

    END PROCESS;

 

END;