# MIPS Pipelined Architecture
 In this repository we have implemented the MIPS (Microprocessor without Interlocked Pipelined Stages) pipelined architecture using SystemVerilog which is a hardware description and verification language. The architecture schematic is shown bellow.
<img src="img/MIPS_Architecture_Pipelined.svg" alt="MIPS Architecture Pipelined" width="400" align="center"/>