// Seed: 874629833
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  assign module_1.id_2 = 0;
  input wire id_1;
  always_ff disable id_4;
endmodule
module module_1 (
    output logic id_0,
    input uwire id_1,
    output supply0 id_2,
    input wire id_3,
    inout wand id_4,
    input supply1 id_5,
    input tri1 id_6,
    input supply1 id_7,
    input uwire id_8,
    output tri0 id_9,
    input wire id_10,
    output tri1 id_11,
    input uwire id_12
);
  always_latch @(posedge id_8 or 1) id_0 <= 1;
  xor primCall (id_0, id_1, id_4, id_14, id_3, id_10, id_7, id_8);
  wire id_14;
  module_0 modCall_1 (
      id_14,
      id_14,
      id_14
  );
  logic [-1 : -1] id_15 = 1;
endmodule
