Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Sat May 14 20:36:46 2022
| Host         : tanish-HP-ENVY-Laptop-13-ba1xxx running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file design_timing_summary_routed.rpt -pb design_timing_summary_routed.pb -rpx design_timing_summary_routed.rpx -warn_on_violation
| Design       : \design 
| Device       : 7a35t-cpg236
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -14.108     -481.534                     71                  277        0.153        0.000                      0                  277        4.500        0.000                       0                   120  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       -14.108     -481.534                     71                  277        0.153        0.000                      0                  277        4.500        0.000                       0                   120  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           71  Failing Endpoints,  Worst Slack      -14.108ns,  Total Violation     -481.534ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.153ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -14.108ns  (required time - arrival time)
  Source:                 counter_seconds_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            minutes_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        23.617ns  (logic 12.067ns (51.094%)  route 11.550ns (48.906%))
  Logic Levels:           49  (CARRY4=31 LUT1=1 LUT2=1 LUT3=3 LUT4=2 LUT5=6 LUT6=5)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.263ns = ( 14.263 - 10.000 ) 
    Source Clock Delay      (SCD):    4.520ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.361     4.520    clk_IBUF_BUFG
    SLICE_X51Y20         FDRE                                         r  counter_seconds_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y20         FDRE (Prop_fdre_C_Q)         0.379     4.899 f  counter_seconds_reg[0]/Q
                         net (fo=21, routed)          0.179     5.078    counter_seconds_reg_n_0_[0]
    SLICE_X50Y20         LUT1 (Prop_lut1_I0_O)        0.105     5.183 r  second_ones[0]_i_21/O
                         net (fo=1, routed)           0.384     5.567    second_ones[0]_i_21_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494     6.061 r  second_ones_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.008     6.069    second_ones_reg[0]_i_17_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.169 r  second_ones_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     6.169    second_ones_reg[0]_i_19_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     6.426 r  minutes_reg[0]_i_71/O[1]
                         net (fo=9, routed)           0.564     6.991    second_ones6[10]
    SLICE_X50Y23         LUT3 (Prop_lut3_I0_O)        0.245     7.236 r  minutes[0]_i_74/O
                         net (fo=14, routed)          0.495     7.731    minutes[0]_i_74_n_0
    SLICE_X50Y22         LUT6 (Prop_lut6_I5_O)        0.105     7.836 r  minutes[0]_i_159/O
                         net (fo=8, routed)           0.826     8.662    minutes[0]_i_159_n_0
    SLICE_X52Y22         LUT6 (Prop_lut6_I0_O)        0.105     8.767 r  minutes[0]_i_319/O
                         net (fo=1, routed)           0.000     8.767    minutes[0]_i_319_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     9.190 r  minutes_reg[0]_i_179/CO[3]
                         net (fo=1, routed)           0.000     9.190    minutes_reg[0]_i_179_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.290 r  minutes_reg[0]_i_178/CO[3]
                         net (fo=1, routed)           0.000     9.290    minutes_reg[0]_i_178_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.390 r  minutes_reg[0]_i_89/CO[3]
                         net (fo=1, routed)           0.008     9.398    minutes_reg[0]_i_89_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.498 r  minutes_reg[0]_i_72/CO[3]
                         net (fo=1, routed)           0.000     9.498    minutes_reg[0]_i_72_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     9.676 r  minutes_reg[0]_i_75/O[0]
                         net (fo=3, routed)           0.482    10.158    minutes_reg[0]_i_75_n_7
    SLICE_X55Y27         LUT5 (Prop_lut5_I3_O)        0.238    10.396 r  minutes[3]_i_33/O
                         net (fo=1, routed)           0.517    10.914    minutes[3]_i_33_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.436    11.350 r  minutes_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    11.350    minutes_reg[3]_i_19_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    11.610 r  minutes_reg[0]_i_330/O[3]
                         net (fo=7, routed)           0.593    12.203    minutes_reg[0]_i_330_n_4
    SLICE_X52Y31         LUT2 (Prop_lut2_I1_O)        0.257    12.460 r  minutes[0]_i_478/O
                         net (fo=1, routed)           0.000    12.460    minutes[0]_i_478_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    12.904 r  minutes_reg[0]_i_329/CO[3]
                         net (fo=1, routed)           0.000    12.904    minutes_reg[0]_i_329_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.004 r  minutes_reg[0]_i_203/CO[3]
                         net (fo=1, routed)           0.000    13.004    minutes_reg[0]_i_203_n_0
    SLICE_X52Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    13.261 r  minutes_reg[0]_i_95/O[1]
                         net (fo=3, routed)           0.564    13.825    minutes_reg[0]_i_95_n_6
    SLICE_X56Y30         LUT4 (Prop_lut4_I0_O)        0.245    14.070 r  minutes[0]_i_224/O
                         net (fo=1, routed)           0.272    14.342    minutes[0]_i_224_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.334    14.676 r  minutes_reg[0]_i_106/CO[3]
                         net (fo=1, routed)           0.000    14.676    minutes_reg[0]_i_106_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    14.776 r  minutes_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    14.776    minutes_reg[0]_i_47_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    14.983 r  minutes_reg[0]_i_19/CO[0]
                         net (fo=37, routed)          0.501    15.484    minutes_reg[0]_i_19_n_3
    SLICE_X49Y32         LUT6 (Prop_lut6_I4_O)        0.297    15.781 r  minutes[0]_i_70/O
                         net (fo=1, routed)           0.342    16.123    minutes[0]_i_70_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.528    16.651 r  minutes_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    16.651    minutes_reg[0]_i_23_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    16.829 f  minutes_reg[3]_i_52/O[0]
                         net (fo=2, routed)           0.455    17.283    minutes4[5]
    SLICE_X49Y34         LUT5 (Prop_lut5_I3_O)        0.238    17.521 r  minutes[0]_i_711/O
                         net (fo=1, routed)           0.000    17.521    minutes[0]_i_711_n_0
    SLICE_X49Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    17.961 r  minutes_reg[0]_i_653/CO[3]
                         net (fo=1, routed)           0.000    17.961    minutes_reg[0]_i_653_n_0
    SLICE_X49Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.059 r  minutes_reg[0]_i_651/CO[3]
                         net (fo=1, routed)           0.000    18.059    minutes_reg[0]_i_651_n_0
    SLICE_X49Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.157 r  minutes_reg[0]_i_652/CO[3]
                         net (fo=1, routed)           0.000    18.157    minutes_reg[0]_i_652_n_0
    SLICE_X49Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    18.417 f  minutes_reg[0]_i_655/O[3]
                         net (fo=1, routed)           0.629    19.046    minutes5[20]
    SLICE_X48Y42         LUT4 (Prop_lut4_I0_O)        0.257    19.303 f  minutes[0]_i_571/O
                         net (fo=1, routed)           0.120    19.423    minutes[0]_i_571_n_0
    SLICE_X48Y42         LUT5 (Prop_lut5_I0_O)        0.105    19.528 f  minutes[0]_i_449/O
                         net (fo=19, routed)          0.736    20.264    minutes[0]_i_449_n_0
    SLICE_X52Y36         LUT3 (Prop_lut3_I1_O)        0.105    20.369 r  minutes[0]_i_418/O
                         net (fo=1, routed)           0.256    20.625    minutes[0]_i_418_n_0
    SLICE_X53Y37         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418    21.043 r  minutes_reg[0]_i_251/CO[3]
                         net (fo=1, routed)           0.000    21.043    minutes_reg[0]_i_251_n_0
    SLICE_X53Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200    21.243 r  minutes_reg[0]_i_446/O[2]
                         net (fo=4, routed)           0.566    21.808    minutes_reg[0]_i_446_n_5
    SLICE_X54Y43         LUT5 (Prop_lut5_I0_O)        0.253    22.061 r  minutes[0]_i_277/O
                         net (fo=1, routed)           0.491    22.552    minutes[0]_i_277_n_0
    SLICE_X54Y38         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.327    22.879 r  minutes_reg[0]_i_131/CO[3]
                         net (fo=1, routed)           0.000    22.879    minutes_reg[0]_i_131_n_0
    SLICE_X54Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    23.057 r  minutes_reg[0]_i_235/O[0]
                         net (fo=3, routed)           0.289    23.346    minutes_reg[0]_i_235_n_7
    SLICE_X56Y40         LUT3 (Prop_lut3_I1_O)        0.238    23.584 r  minutes[0]_i_132/O
                         net (fo=3, routed)           0.258    23.842    minutes[0]_i_132_n_0
    SLICE_X56Y41         LUT5 (Prop_lut5_I3_O)        0.105    23.947 r  minutes[0]_i_54/O
                         net (fo=1, routed)           0.392    24.339    minutes[0]_i_54_n_0
    SLICE_X55Y38         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318    24.657 r  minutes_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000    24.657    minutes_reg[0]_i_21_n_0
    SLICE_X55Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    24.837 r  minutes_reg[0]_i_50/O[0]
                         net (fo=2, routed)           0.471    25.308    minutes_reg[0]_i_50_n_7
    SLICE_X55Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.592    25.900 r  minutes_reg[0]_i_20/O[1]
                         net (fo=1, routed)           0.346    26.246    minutes_reg[0]_i_20_n_6
    SLICE_X54Y41         LUT6 (Prop_lut6_I5_O)        0.250    26.496 r  minutes[0]_i_6/O
                         net (fo=1, routed)           0.000    26.496    minutes[0]_i_6_n_0
    SLICE_X54Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    26.810 r  minutes_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.810    minutes_reg[0]_i_1_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    26.988 f  minutes_reg[3]_i_5/O[0]
                         net (fo=5, routed)           0.297    27.285    minutes_reg[3]_i_5_n_7
    SLICE_X55Y42         LUT5 (Prop_lut5_I2_O)        0.238    27.523 r  minutes[3]_i_3/O
                         net (fo=1, routed)           0.222    27.745    minutes[3]_i_3_n_0
    SLICE_X55Y41         LUT6 (Prop_lut6_I0_O)        0.105    27.850 r  minutes[3]_i_1/O
                         net (fo=4, routed)           0.287    28.137    minutes[3]_i_1_n_0
    SLICE_X56Y41         FDRE                                         r  minutes_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.263    14.263    clk_IBUF_BUFG
    SLICE_X56Y41         FDRE                                         r  minutes_reg[3]/C
                         clock pessimism              0.225    14.488    
                         clock uncertainty           -0.035    14.453    
    SLICE_X56Y41         FDRE (Setup_fdre_C_R)       -0.423    14.030    minutes_reg[3]
  -------------------------------------------------------------------
                         required time                         14.030    
                         arrival time                         -28.137    
  -------------------------------------------------------------------
                         slack                                -14.108    

Slack (VIOLATED) :        -14.103ns  (required time - arrival time)
  Source:                 counter_seconds_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            minutes_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        23.612ns  (logic 12.067ns (51.105%)  route 11.545ns (48.895%))
  Logic Levels:           49  (CARRY4=31 LUT1=1 LUT2=1 LUT3=3 LUT4=2 LUT5=6 LUT6=5)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.263ns = ( 14.263 - 10.000 ) 
    Source Clock Delay      (SCD):    4.520ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.361     4.520    clk_IBUF_BUFG
    SLICE_X51Y20         FDRE                                         r  counter_seconds_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y20         FDRE (Prop_fdre_C_Q)         0.379     4.899 f  counter_seconds_reg[0]/Q
                         net (fo=21, routed)          0.179     5.078    counter_seconds_reg_n_0_[0]
    SLICE_X50Y20         LUT1 (Prop_lut1_I0_O)        0.105     5.183 r  second_ones[0]_i_21/O
                         net (fo=1, routed)           0.384     5.567    second_ones[0]_i_21_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494     6.061 r  second_ones_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.008     6.069    second_ones_reg[0]_i_17_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.169 r  second_ones_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     6.169    second_ones_reg[0]_i_19_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     6.426 r  minutes_reg[0]_i_71/O[1]
                         net (fo=9, routed)           0.564     6.991    second_ones6[10]
    SLICE_X50Y23         LUT3 (Prop_lut3_I0_O)        0.245     7.236 r  minutes[0]_i_74/O
                         net (fo=14, routed)          0.495     7.731    minutes[0]_i_74_n_0
    SLICE_X50Y22         LUT6 (Prop_lut6_I5_O)        0.105     7.836 r  minutes[0]_i_159/O
                         net (fo=8, routed)           0.826     8.662    minutes[0]_i_159_n_0
    SLICE_X52Y22         LUT6 (Prop_lut6_I0_O)        0.105     8.767 r  minutes[0]_i_319/O
                         net (fo=1, routed)           0.000     8.767    minutes[0]_i_319_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     9.190 r  minutes_reg[0]_i_179/CO[3]
                         net (fo=1, routed)           0.000     9.190    minutes_reg[0]_i_179_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.290 r  minutes_reg[0]_i_178/CO[3]
                         net (fo=1, routed)           0.000     9.290    minutes_reg[0]_i_178_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.390 r  minutes_reg[0]_i_89/CO[3]
                         net (fo=1, routed)           0.008     9.398    minutes_reg[0]_i_89_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.498 r  minutes_reg[0]_i_72/CO[3]
                         net (fo=1, routed)           0.000     9.498    minutes_reg[0]_i_72_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     9.676 r  minutes_reg[0]_i_75/O[0]
                         net (fo=3, routed)           0.482    10.158    minutes_reg[0]_i_75_n_7
    SLICE_X55Y27         LUT5 (Prop_lut5_I3_O)        0.238    10.396 r  minutes[3]_i_33/O
                         net (fo=1, routed)           0.517    10.914    minutes[3]_i_33_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.436    11.350 r  minutes_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    11.350    minutes_reg[3]_i_19_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    11.610 r  minutes_reg[0]_i_330/O[3]
                         net (fo=7, routed)           0.593    12.203    minutes_reg[0]_i_330_n_4
    SLICE_X52Y31         LUT2 (Prop_lut2_I1_O)        0.257    12.460 r  minutes[0]_i_478/O
                         net (fo=1, routed)           0.000    12.460    minutes[0]_i_478_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    12.904 r  minutes_reg[0]_i_329/CO[3]
                         net (fo=1, routed)           0.000    12.904    minutes_reg[0]_i_329_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.004 r  minutes_reg[0]_i_203/CO[3]
                         net (fo=1, routed)           0.000    13.004    minutes_reg[0]_i_203_n_0
    SLICE_X52Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    13.261 r  minutes_reg[0]_i_95/O[1]
                         net (fo=3, routed)           0.564    13.825    minutes_reg[0]_i_95_n_6
    SLICE_X56Y30         LUT4 (Prop_lut4_I0_O)        0.245    14.070 r  minutes[0]_i_224/O
                         net (fo=1, routed)           0.272    14.342    minutes[0]_i_224_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.334    14.676 r  minutes_reg[0]_i_106/CO[3]
                         net (fo=1, routed)           0.000    14.676    minutes_reg[0]_i_106_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    14.776 r  minutes_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    14.776    minutes_reg[0]_i_47_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    14.983 r  minutes_reg[0]_i_19/CO[0]
                         net (fo=37, routed)          0.501    15.484    minutes_reg[0]_i_19_n_3
    SLICE_X49Y32         LUT6 (Prop_lut6_I4_O)        0.297    15.781 r  minutes[0]_i_70/O
                         net (fo=1, routed)           0.342    16.123    minutes[0]_i_70_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.528    16.651 r  minutes_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    16.651    minutes_reg[0]_i_23_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    16.829 f  minutes_reg[3]_i_52/O[0]
                         net (fo=2, routed)           0.455    17.283    minutes4[5]
    SLICE_X49Y34         LUT5 (Prop_lut5_I3_O)        0.238    17.521 r  minutes[0]_i_711/O
                         net (fo=1, routed)           0.000    17.521    minutes[0]_i_711_n_0
    SLICE_X49Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    17.961 r  minutes_reg[0]_i_653/CO[3]
                         net (fo=1, routed)           0.000    17.961    minutes_reg[0]_i_653_n_0
    SLICE_X49Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.059 r  minutes_reg[0]_i_651/CO[3]
                         net (fo=1, routed)           0.000    18.059    minutes_reg[0]_i_651_n_0
    SLICE_X49Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.157 r  minutes_reg[0]_i_652/CO[3]
                         net (fo=1, routed)           0.000    18.157    minutes_reg[0]_i_652_n_0
    SLICE_X49Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    18.417 f  minutes_reg[0]_i_655/O[3]
                         net (fo=1, routed)           0.629    19.046    minutes5[20]
    SLICE_X48Y42         LUT4 (Prop_lut4_I0_O)        0.257    19.303 f  minutes[0]_i_571/O
                         net (fo=1, routed)           0.120    19.423    minutes[0]_i_571_n_0
    SLICE_X48Y42         LUT5 (Prop_lut5_I0_O)        0.105    19.528 f  minutes[0]_i_449/O
                         net (fo=19, routed)          0.736    20.264    minutes[0]_i_449_n_0
    SLICE_X52Y36         LUT3 (Prop_lut3_I1_O)        0.105    20.369 r  minutes[0]_i_418/O
                         net (fo=1, routed)           0.256    20.625    minutes[0]_i_418_n_0
    SLICE_X53Y37         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418    21.043 r  minutes_reg[0]_i_251/CO[3]
                         net (fo=1, routed)           0.000    21.043    minutes_reg[0]_i_251_n_0
    SLICE_X53Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200    21.243 r  minutes_reg[0]_i_446/O[2]
                         net (fo=4, routed)           0.566    21.808    minutes_reg[0]_i_446_n_5
    SLICE_X54Y43         LUT5 (Prop_lut5_I0_O)        0.253    22.061 r  minutes[0]_i_277/O
                         net (fo=1, routed)           0.491    22.552    minutes[0]_i_277_n_0
    SLICE_X54Y38         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.327    22.879 r  minutes_reg[0]_i_131/CO[3]
                         net (fo=1, routed)           0.000    22.879    minutes_reg[0]_i_131_n_0
    SLICE_X54Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    23.057 r  minutes_reg[0]_i_235/O[0]
                         net (fo=3, routed)           0.289    23.346    minutes_reg[0]_i_235_n_7
    SLICE_X56Y40         LUT3 (Prop_lut3_I1_O)        0.238    23.584 r  minutes[0]_i_132/O
                         net (fo=3, routed)           0.258    23.842    minutes[0]_i_132_n_0
    SLICE_X56Y41         LUT5 (Prop_lut5_I3_O)        0.105    23.947 r  minutes[0]_i_54/O
                         net (fo=1, routed)           0.392    24.339    minutes[0]_i_54_n_0
    SLICE_X55Y38         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318    24.657 r  minutes_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000    24.657    minutes_reg[0]_i_21_n_0
    SLICE_X55Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    24.837 r  minutes_reg[0]_i_50/O[0]
                         net (fo=2, routed)           0.471    25.308    minutes_reg[0]_i_50_n_7
    SLICE_X55Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.592    25.900 r  minutes_reg[0]_i_20/O[1]
                         net (fo=1, routed)           0.346    26.246    minutes_reg[0]_i_20_n_6
    SLICE_X54Y41         LUT6 (Prop_lut6_I5_O)        0.250    26.496 r  minutes[0]_i_6/O
                         net (fo=1, routed)           0.000    26.496    minutes[0]_i_6_n_0
    SLICE_X54Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    26.810 r  minutes_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.810    minutes_reg[0]_i_1_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    26.988 f  minutes_reg[3]_i_5/O[0]
                         net (fo=5, routed)           0.297    27.285    minutes_reg[3]_i_5_n_7
    SLICE_X55Y42         LUT5 (Prop_lut5_I2_O)        0.238    27.523 r  minutes[3]_i_3/O
                         net (fo=1, routed)           0.222    27.745    minutes[3]_i_3_n_0
    SLICE_X55Y41         LUT6 (Prop_lut6_I0_O)        0.105    27.850 r  minutes[3]_i_1/O
                         net (fo=4, routed)           0.282    28.132    minutes[3]_i_1_n_0
    SLICE_X54Y40         FDRE                                         r  minutes_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.263    14.263    clk_IBUF_BUFG
    SLICE_X54Y40         FDRE                                         r  minutes_reg[0]/C
                         clock pessimism              0.225    14.488    
                         clock uncertainty           -0.035    14.453    
    SLICE_X54Y40         FDRE (Setup_fdre_C_R)       -0.423    14.030    minutes_reg[0]
  -------------------------------------------------------------------
                         required time                         14.030    
                         arrival time                         -28.132    
  -------------------------------------------------------------------
                         slack                                -14.103    

Slack (VIOLATED) :        -14.032ns  (required time - arrival time)
  Source:                 counter_seconds_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            minutes_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        23.612ns  (logic 12.067ns (51.105%)  route 11.545ns (48.895%))
  Logic Levels:           49  (CARRY4=31 LUT1=1 LUT2=1 LUT3=3 LUT4=2 LUT5=6 LUT6=5)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.263ns = ( 14.263 - 10.000 ) 
    Source Clock Delay      (SCD):    4.520ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.361     4.520    clk_IBUF_BUFG
    SLICE_X51Y20         FDRE                                         r  counter_seconds_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y20         FDRE (Prop_fdre_C_Q)         0.379     4.899 f  counter_seconds_reg[0]/Q
                         net (fo=21, routed)          0.179     5.078    counter_seconds_reg_n_0_[0]
    SLICE_X50Y20         LUT1 (Prop_lut1_I0_O)        0.105     5.183 r  second_ones[0]_i_21/O
                         net (fo=1, routed)           0.384     5.567    second_ones[0]_i_21_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494     6.061 r  second_ones_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.008     6.069    second_ones_reg[0]_i_17_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.169 r  second_ones_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     6.169    second_ones_reg[0]_i_19_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     6.426 r  minutes_reg[0]_i_71/O[1]
                         net (fo=9, routed)           0.564     6.991    second_ones6[10]
    SLICE_X50Y23         LUT3 (Prop_lut3_I0_O)        0.245     7.236 r  minutes[0]_i_74/O
                         net (fo=14, routed)          0.495     7.731    minutes[0]_i_74_n_0
    SLICE_X50Y22         LUT6 (Prop_lut6_I5_O)        0.105     7.836 r  minutes[0]_i_159/O
                         net (fo=8, routed)           0.826     8.662    minutes[0]_i_159_n_0
    SLICE_X52Y22         LUT6 (Prop_lut6_I0_O)        0.105     8.767 r  minutes[0]_i_319/O
                         net (fo=1, routed)           0.000     8.767    minutes[0]_i_319_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     9.190 r  minutes_reg[0]_i_179/CO[3]
                         net (fo=1, routed)           0.000     9.190    minutes_reg[0]_i_179_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.290 r  minutes_reg[0]_i_178/CO[3]
                         net (fo=1, routed)           0.000     9.290    minutes_reg[0]_i_178_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.390 r  minutes_reg[0]_i_89/CO[3]
                         net (fo=1, routed)           0.008     9.398    minutes_reg[0]_i_89_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.498 r  minutes_reg[0]_i_72/CO[3]
                         net (fo=1, routed)           0.000     9.498    minutes_reg[0]_i_72_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     9.676 r  minutes_reg[0]_i_75/O[0]
                         net (fo=3, routed)           0.482    10.158    minutes_reg[0]_i_75_n_7
    SLICE_X55Y27         LUT5 (Prop_lut5_I3_O)        0.238    10.396 r  minutes[3]_i_33/O
                         net (fo=1, routed)           0.517    10.914    minutes[3]_i_33_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.436    11.350 r  minutes_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    11.350    minutes_reg[3]_i_19_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    11.610 r  minutes_reg[0]_i_330/O[3]
                         net (fo=7, routed)           0.593    12.203    minutes_reg[0]_i_330_n_4
    SLICE_X52Y31         LUT2 (Prop_lut2_I1_O)        0.257    12.460 r  minutes[0]_i_478/O
                         net (fo=1, routed)           0.000    12.460    minutes[0]_i_478_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    12.904 r  minutes_reg[0]_i_329/CO[3]
                         net (fo=1, routed)           0.000    12.904    minutes_reg[0]_i_329_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.004 r  minutes_reg[0]_i_203/CO[3]
                         net (fo=1, routed)           0.000    13.004    minutes_reg[0]_i_203_n_0
    SLICE_X52Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    13.261 r  minutes_reg[0]_i_95/O[1]
                         net (fo=3, routed)           0.564    13.825    minutes_reg[0]_i_95_n_6
    SLICE_X56Y30         LUT4 (Prop_lut4_I0_O)        0.245    14.070 r  minutes[0]_i_224/O
                         net (fo=1, routed)           0.272    14.342    minutes[0]_i_224_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.334    14.676 r  minutes_reg[0]_i_106/CO[3]
                         net (fo=1, routed)           0.000    14.676    minutes_reg[0]_i_106_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    14.776 r  minutes_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    14.776    minutes_reg[0]_i_47_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    14.983 r  minutes_reg[0]_i_19/CO[0]
                         net (fo=37, routed)          0.501    15.484    minutes_reg[0]_i_19_n_3
    SLICE_X49Y32         LUT6 (Prop_lut6_I4_O)        0.297    15.781 r  minutes[0]_i_70/O
                         net (fo=1, routed)           0.342    16.123    minutes[0]_i_70_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.528    16.651 r  minutes_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    16.651    minutes_reg[0]_i_23_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    16.829 f  minutes_reg[3]_i_52/O[0]
                         net (fo=2, routed)           0.455    17.283    minutes4[5]
    SLICE_X49Y34         LUT5 (Prop_lut5_I3_O)        0.238    17.521 r  minutes[0]_i_711/O
                         net (fo=1, routed)           0.000    17.521    minutes[0]_i_711_n_0
    SLICE_X49Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    17.961 r  minutes_reg[0]_i_653/CO[3]
                         net (fo=1, routed)           0.000    17.961    minutes_reg[0]_i_653_n_0
    SLICE_X49Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.059 r  minutes_reg[0]_i_651/CO[3]
                         net (fo=1, routed)           0.000    18.059    minutes_reg[0]_i_651_n_0
    SLICE_X49Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.157 r  minutes_reg[0]_i_652/CO[3]
                         net (fo=1, routed)           0.000    18.157    minutes_reg[0]_i_652_n_0
    SLICE_X49Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    18.417 f  minutes_reg[0]_i_655/O[3]
                         net (fo=1, routed)           0.629    19.046    minutes5[20]
    SLICE_X48Y42         LUT4 (Prop_lut4_I0_O)        0.257    19.303 f  minutes[0]_i_571/O
                         net (fo=1, routed)           0.120    19.423    minutes[0]_i_571_n_0
    SLICE_X48Y42         LUT5 (Prop_lut5_I0_O)        0.105    19.528 f  minutes[0]_i_449/O
                         net (fo=19, routed)          0.736    20.264    minutes[0]_i_449_n_0
    SLICE_X52Y36         LUT3 (Prop_lut3_I1_O)        0.105    20.369 r  minutes[0]_i_418/O
                         net (fo=1, routed)           0.256    20.625    minutes[0]_i_418_n_0
    SLICE_X53Y37         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418    21.043 r  minutes_reg[0]_i_251/CO[3]
                         net (fo=1, routed)           0.000    21.043    minutes_reg[0]_i_251_n_0
    SLICE_X53Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200    21.243 r  minutes_reg[0]_i_446/O[2]
                         net (fo=4, routed)           0.566    21.808    minutes_reg[0]_i_446_n_5
    SLICE_X54Y43         LUT5 (Prop_lut5_I0_O)        0.253    22.061 r  minutes[0]_i_277/O
                         net (fo=1, routed)           0.491    22.552    minutes[0]_i_277_n_0
    SLICE_X54Y38         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.327    22.879 r  minutes_reg[0]_i_131/CO[3]
                         net (fo=1, routed)           0.000    22.879    minutes_reg[0]_i_131_n_0
    SLICE_X54Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    23.057 r  minutes_reg[0]_i_235/O[0]
                         net (fo=3, routed)           0.289    23.346    minutes_reg[0]_i_235_n_7
    SLICE_X56Y40         LUT3 (Prop_lut3_I1_O)        0.238    23.584 r  minutes[0]_i_132/O
                         net (fo=3, routed)           0.258    23.842    minutes[0]_i_132_n_0
    SLICE_X56Y41         LUT5 (Prop_lut5_I3_O)        0.105    23.947 r  minutes[0]_i_54/O
                         net (fo=1, routed)           0.392    24.339    minutes[0]_i_54_n_0
    SLICE_X55Y38         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318    24.657 r  minutes_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000    24.657    minutes_reg[0]_i_21_n_0
    SLICE_X55Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    24.837 r  minutes_reg[0]_i_50/O[0]
                         net (fo=2, routed)           0.471    25.308    minutes_reg[0]_i_50_n_7
    SLICE_X55Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.592    25.900 r  minutes_reg[0]_i_20/O[1]
                         net (fo=1, routed)           0.346    26.246    minutes_reg[0]_i_20_n_6
    SLICE_X54Y41         LUT6 (Prop_lut6_I5_O)        0.250    26.496 r  minutes[0]_i_6/O
                         net (fo=1, routed)           0.000    26.496    minutes[0]_i_6_n_0
    SLICE_X54Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    26.810 r  minutes_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.810    minutes_reg[0]_i_1_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    26.988 f  minutes_reg[3]_i_5/O[0]
                         net (fo=5, routed)           0.297    27.285    minutes_reg[3]_i_5_n_7
    SLICE_X55Y42         LUT5 (Prop_lut5_I2_O)        0.238    27.523 r  minutes[3]_i_3/O
                         net (fo=1, routed)           0.222    27.745    minutes[3]_i_3_n_0
    SLICE_X55Y41         LUT6 (Prop_lut6_I0_O)        0.105    27.850 r  minutes[3]_i_1/O
                         net (fo=4, routed)           0.282    28.132    minutes[3]_i_1_n_0
    SLICE_X55Y40         FDRE                                         r  minutes_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.263    14.263    clk_IBUF_BUFG
    SLICE_X55Y40         FDRE                                         r  minutes_reg[1]/C
                         clock pessimism              0.225    14.488    
                         clock uncertainty           -0.035    14.453    
    SLICE_X55Y40         FDRE (Setup_fdre_C_R)       -0.352    14.101    minutes_reg[1]
  -------------------------------------------------------------------
                         required time                         14.101    
                         arrival time                         -28.132    
  -------------------------------------------------------------------
                         slack                                -14.032    

Slack (VIOLATED) :        -14.032ns  (required time - arrival time)
  Source:                 counter_seconds_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            minutes_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        23.612ns  (logic 12.067ns (51.105%)  route 11.545ns (48.895%))
  Logic Levels:           49  (CARRY4=31 LUT1=1 LUT2=1 LUT3=3 LUT4=2 LUT5=6 LUT6=5)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.263ns = ( 14.263 - 10.000 ) 
    Source Clock Delay      (SCD):    4.520ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.361     4.520    clk_IBUF_BUFG
    SLICE_X51Y20         FDRE                                         r  counter_seconds_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y20         FDRE (Prop_fdre_C_Q)         0.379     4.899 f  counter_seconds_reg[0]/Q
                         net (fo=21, routed)          0.179     5.078    counter_seconds_reg_n_0_[0]
    SLICE_X50Y20         LUT1 (Prop_lut1_I0_O)        0.105     5.183 r  second_ones[0]_i_21/O
                         net (fo=1, routed)           0.384     5.567    second_ones[0]_i_21_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494     6.061 r  second_ones_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.008     6.069    second_ones_reg[0]_i_17_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.169 r  second_ones_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     6.169    second_ones_reg[0]_i_19_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     6.426 r  minutes_reg[0]_i_71/O[1]
                         net (fo=9, routed)           0.564     6.991    second_ones6[10]
    SLICE_X50Y23         LUT3 (Prop_lut3_I0_O)        0.245     7.236 r  minutes[0]_i_74/O
                         net (fo=14, routed)          0.495     7.731    minutes[0]_i_74_n_0
    SLICE_X50Y22         LUT6 (Prop_lut6_I5_O)        0.105     7.836 r  minutes[0]_i_159/O
                         net (fo=8, routed)           0.826     8.662    minutes[0]_i_159_n_0
    SLICE_X52Y22         LUT6 (Prop_lut6_I0_O)        0.105     8.767 r  minutes[0]_i_319/O
                         net (fo=1, routed)           0.000     8.767    minutes[0]_i_319_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     9.190 r  minutes_reg[0]_i_179/CO[3]
                         net (fo=1, routed)           0.000     9.190    minutes_reg[0]_i_179_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.290 r  minutes_reg[0]_i_178/CO[3]
                         net (fo=1, routed)           0.000     9.290    minutes_reg[0]_i_178_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.390 r  minutes_reg[0]_i_89/CO[3]
                         net (fo=1, routed)           0.008     9.398    minutes_reg[0]_i_89_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.498 r  minutes_reg[0]_i_72/CO[3]
                         net (fo=1, routed)           0.000     9.498    minutes_reg[0]_i_72_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     9.676 r  minutes_reg[0]_i_75/O[0]
                         net (fo=3, routed)           0.482    10.158    minutes_reg[0]_i_75_n_7
    SLICE_X55Y27         LUT5 (Prop_lut5_I3_O)        0.238    10.396 r  minutes[3]_i_33/O
                         net (fo=1, routed)           0.517    10.914    minutes[3]_i_33_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.436    11.350 r  minutes_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    11.350    minutes_reg[3]_i_19_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    11.610 r  minutes_reg[0]_i_330/O[3]
                         net (fo=7, routed)           0.593    12.203    minutes_reg[0]_i_330_n_4
    SLICE_X52Y31         LUT2 (Prop_lut2_I1_O)        0.257    12.460 r  minutes[0]_i_478/O
                         net (fo=1, routed)           0.000    12.460    minutes[0]_i_478_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    12.904 r  minutes_reg[0]_i_329/CO[3]
                         net (fo=1, routed)           0.000    12.904    minutes_reg[0]_i_329_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.004 r  minutes_reg[0]_i_203/CO[3]
                         net (fo=1, routed)           0.000    13.004    minutes_reg[0]_i_203_n_0
    SLICE_X52Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    13.261 r  minutes_reg[0]_i_95/O[1]
                         net (fo=3, routed)           0.564    13.825    minutes_reg[0]_i_95_n_6
    SLICE_X56Y30         LUT4 (Prop_lut4_I0_O)        0.245    14.070 r  minutes[0]_i_224/O
                         net (fo=1, routed)           0.272    14.342    minutes[0]_i_224_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.334    14.676 r  minutes_reg[0]_i_106/CO[3]
                         net (fo=1, routed)           0.000    14.676    minutes_reg[0]_i_106_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    14.776 r  minutes_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    14.776    minutes_reg[0]_i_47_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    14.983 r  minutes_reg[0]_i_19/CO[0]
                         net (fo=37, routed)          0.501    15.484    minutes_reg[0]_i_19_n_3
    SLICE_X49Y32         LUT6 (Prop_lut6_I4_O)        0.297    15.781 r  minutes[0]_i_70/O
                         net (fo=1, routed)           0.342    16.123    minutes[0]_i_70_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.528    16.651 r  minutes_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    16.651    minutes_reg[0]_i_23_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    16.829 f  minutes_reg[3]_i_52/O[0]
                         net (fo=2, routed)           0.455    17.283    minutes4[5]
    SLICE_X49Y34         LUT5 (Prop_lut5_I3_O)        0.238    17.521 r  minutes[0]_i_711/O
                         net (fo=1, routed)           0.000    17.521    minutes[0]_i_711_n_0
    SLICE_X49Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    17.961 r  minutes_reg[0]_i_653/CO[3]
                         net (fo=1, routed)           0.000    17.961    minutes_reg[0]_i_653_n_0
    SLICE_X49Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.059 r  minutes_reg[0]_i_651/CO[3]
                         net (fo=1, routed)           0.000    18.059    minutes_reg[0]_i_651_n_0
    SLICE_X49Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.157 r  minutes_reg[0]_i_652/CO[3]
                         net (fo=1, routed)           0.000    18.157    minutes_reg[0]_i_652_n_0
    SLICE_X49Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    18.417 f  minutes_reg[0]_i_655/O[3]
                         net (fo=1, routed)           0.629    19.046    minutes5[20]
    SLICE_X48Y42         LUT4 (Prop_lut4_I0_O)        0.257    19.303 f  minutes[0]_i_571/O
                         net (fo=1, routed)           0.120    19.423    minutes[0]_i_571_n_0
    SLICE_X48Y42         LUT5 (Prop_lut5_I0_O)        0.105    19.528 f  minutes[0]_i_449/O
                         net (fo=19, routed)          0.736    20.264    minutes[0]_i_449_n_0
    SLICE_X52Y36         LUT3 (Prop_lut3_I1_O)        0.105    20.369 r  minutes[0]_i_418/O
                         net (fo=1, routed)           0.256    20.625    minutes[0]_i_418_n_0
    SLICE_X53Y37         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418    21.043 r  minutes_reg[0]_i_251/CO[3]
                         net (fo=1, routed)           0.000    21.043    minutes_reg[0]_i_251_n_0
    SLICE_X53Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200    21.243 r  minutes_reg[0]_i_446/O[2]
                         net (fo=4, routed)           0.566    21.808    minutes_reg[0]_i_446_n_5
    SLICE_X54Y43         LUT5 (Prop_lut5_I0_O)        0.253    22.061 r  minutes[0]_i_277/O
                         net (fo=1, routed)           0.491    22.552    minutes[0]_i_277_n_0
    SLICE_X54Y38         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.327    22.879 r  minutes_reg[0]_i_131/CO[3]
                         net (fo=1, routed)           0.000    22.879    minutes_reg[0]_i_131_n_0
    SLICE_X54Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    23.057 r  minutes_reg[0]_i_235/O[0]
                         net (fo=3, routed)           0.289    23.346    minutes_reg[0]_i_235_n_7
    SLICE_X56Y40         LUT3 (Prop_lut3_I1_O)        0.238    23.584 r  minutes[0]_i_132/O
                         net (fo=3, routed)           0.258    23.842    minutes[0]_i_132_n_0
    SLICE_X56Y41         LUT5 (Prop_lut5_I3_O)        0.105    23.947 r  minutes[0]_i_54/O
                         net (fo=1, routed)           0.392    24.339    minutes[0]_i_54_n_0
    SLICE_X55Y38         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318    24.657 r  minutes_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000    24.657    minutes_reg[0]_i_21_n_0
    SLICE_X55Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    24.837 r  minutes_reg[0]_i_50/O[0]
                         net (fo=2, routed)           0.471    25.308    minutes_reg[0]_i_50_n_7
    SLICE_X55Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.592    25.900 r  minutes_reg[0]_i_20/O[1]
                         net (fo=1, routed)           0.346    26.246    minutes_reg[0]_i_20_n_6
    SLICE_X54Y41         LUT6 (Prop_lut6_I5_O)        0.250    26.496 r  minutes[0]_i_6/O
                         net (fo=1, routed)           0.000    26.496    minutes[0]_i_6_n_0
    SLICE_X54Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    26.810 r  minutes_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.810    minutes_reg[0]_i_1_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    26.988 f  minutes_reg[3]_i_5/O[0]
                         net (fo=5, routed)           0.297    27.285    minutes_reg[3]_i_5_n_7
    SLICE_X55Y42         LUT5 (Prop_lut5_I2_O)        0.238    27.523 r  minutes[3]_i_3/O
                         net (fo=1, routed)           0.222    27.745    minutes[3]_i_3_n_0
    SLICE_X55Y41         LUT6 (Prop_lut6_I0_O)        0.105    27.850 r  minutes[3]_i_1/O
                         net (fo=4, routed)           0.282    28.132    minutes[3]_i_1_n_0
    SLICE_X55Y40         FDRE                                         r  minutes_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.263    14.263    clk_IBUF_BUFG
    SLICE_X55Y40         FDRE                                         r  minutes_reg[2]/C
                         clock pessimism              0.225    14.488    
                         clock uncertainty           -0.035    14.453    
    SLICE_X55Y40         FDRE (Setup_fdre_C_R)       -0.352    14.101    minutes_reg[2]
  -------------------------------------------------------------------
                         required time                         14.101    
                         arrival time                         -28.132    
  -------------------------------------------------------------------
                         slack                                -14.032    

Slack (VIOLATED) :        -13.165ns  (required time - arrival time)
  Source:                 counter_seconds_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            minutes_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        23.129ns  (logic 11.962ns (51.718%)  route 11.167ns (48.282%))
  Logic Levels:           48  (CARRY4=31 LUT1=1 LUT2=1 LUT3=3 LUT4=2 LUT5=5 LUT6=5)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.263ns = ( 14.263 - 10.000 ) 
    Source Clock Delay      (SCD):    4.520ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.361     4.520    clk_IBUF_BUFG
    SLICE_X51Y20         FDRE                                         r  counter_seconds_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y20         FDRE (Prop_fdre_C_Q)         0.379     4.899 f  counter_seconds_reg[0]/Q
                         net (fo=21, routed)          0.179     5.078    counter_seconds_reg_n_0_[0]
    SLICE_X50Y20         LUT1 (Prop_lut1_I0_O)        0.105     5.183 r  second_ones[0]_i_21/O
                         net (fo=1, routed)           0.384     5.567    second_ones[0]_i_21_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494     6.061 r  second_ones_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.008     6.069    second_ones_reg[0]_i_17_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.169 r  second_ones_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     6.169    second_ones_reg[0]_i_19_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     6.426 r  minutes_reg[0]_i_71/O[1]
                         net (fo=9, routed)           0.564     6.991    second_ones6[10]
    SLICE_X50Y23         LUT3 (Prop_lut3_I0_O)        0.245     7.236 r  minutes[0]_i_74/O
                         net (fo=14, routed)          0.495     7.731    minutes[0]_i_74_n_0
    SLICE_X50Y22         LUT6 (Prop_lut6_I5_O)        0.105     7.836 r  minutes[0]_i_159/O
                         net (fo=8, routed)           0.826     8.662    minutes[0]_i_159_n_0
    SLICE_X52Y22         LUT6 (Prop_lut6_I0_O)        0.105     8.767 r  minutes[0]_i_319/O
                         net (fo=1, routed)           0.000     8.767    minutes[0]_i_319_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     9.190 r  minutes_reg[0]_i_179/CO[3]
                         net (fo=1, routed)           0.000     9.190    minutes_reg[0]_i_179_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.290 r  minutes_reg[0]_i_178/CO[3]
                         net (fo=1, routed)           0.000     9.290    minutes_reg[0]_i_178_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.390 r  minutes_reg[0]_i_89/CO[3]
                         net (fo=1, routed)           0.008     9.398    minutes_reg[0]_i_89_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.498 r  minutes_reg[0]_i_72/CO[3]
                         net (fo=1, routed)           0.000     9.498    minutes_reg[0]_i_72_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     9.676 r  minutes_reg[0]_i_75/O[0]
                         net (fo=3, routed)           0.482    10.158    minutes_reg[0]_i_75_n_7
    SLICE_X55Y27         LUT5 (Prop_lut5_I3_O)        0.238    10.396 r  minutes[3]_i_33/O
                         net (fo=1, routed)           0.517    10.914    minutes[3]_i_33_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.436    11.350 r  minutes_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    11.350    minutes_reg[3]_i_19_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    11.610 r  minutes_reg[0]_i_330/O[3]
                         net (fo=7, routed)           0.593    12.203    minutes_reg[0]_i_330_n_4
    SLICE_X52Y31         LUT2 (Prop_lut2_I1_O)        0.257    12.460 r  minutes[0]_i_478/O
                         net (fo=1, routed)           0.000    12.460    minutes[0]_i_478_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    12.904 r  minutes_reg[0]_i_329/CO[3]
                         net (fo=1, routed)           0.000    12.904    minutes_reg[0]_i_329_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.004 r  minutes_reg[0]_i_203/CO[3]
                         net (fo=1, routed)           0.000    13.004    minutes_reg[0]_i_203_n_0
    SLICE_X52Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    13.261 r  minutes_reg[0]_i_95/O[1]
                         net (fo=3, routed)           0.564    13.825    minutes_reg[0]_i_95_n_6
    SLICE_X56Y30         LUT4 (Prop_lut4_I0_O)        0.245    14.070 r  minutes[0]_i_224/O
                         net (fo=1, routed)           0.272    14.342    minutes[0]_i_224_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.334    14.676 r  minutes_reg[0]_i_106/CO[3]
                         net (fo=1, routed)           0.000    14.676    minutes_reg[0]_i_106_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    14.776 r  minutes_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    14.776    minutes_reg[0]_i_47_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    14.983 r  minutes_reg[0]_i_19/CO[0]
                         net (fo=37, routed)          0.501    15.484    minutes_reg[0]_i_19_n_3
    SLICE_X49Y32         LUT6 (Prop_lut6_I4_O)        0.297    15.781 r  minutes[0]_i_70/O
                         net (fo=1, routed)           0.342    16.123    minutes[0]_i_70_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.528    16.651 r  minutes_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    16.651    minutes_reg[0]_i_23_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    16.829 f  minutes_reg[3]_i_52/O[0]
                         net (fo=2, routed)           0.455    17.283    minutes4[5]
    SLICE_X49Y34         LUT5 (Prop_lut5_I3_O)        0.238    17.521 r  minutes[0]_i_711/O
                         net (fo=1, routed)           0.000    17.521    minutes[0]_i_711_n_0
    SLICE_X49Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    17.961 r  minutes_reg[0]_i_653/CO[3]
                         net (fo=1, routed)           0.000    17.961    minutes_reg[0]_i_653_n_0
    SLICE_X49Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.059 r  minutes_reg[0]_i_651/CO[3]
                         net (fo=1, routed)           0.000    18.059    minutes_reg[0]_i_651_n_0
    SLICE_X49Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.157 r  minutes_reg[0]_i_652/CO[3]
                         net (fo=1, routed)           0.000    18.157    minutes_reg[0]_i_652_n_0
    SLICE_X49Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    18.417 f  minutes_reg[0]_i_655/O[3]
                         net (fo=1, routed)           0.629    19.046    minutes5[20]
    SLICE_X48Y42         LUT4 (Prop_lut4_I0_O)        0.257    19.303 f  minutes[0]_i_571/O
                         net (fo=1, routed)           0.120    19.423    minutes[0]_i_571_n_0
    SLICE_X48Y42         LUT5 (Prop_lut5_I0_O)        0.105    19.528 f  minutes[0]_i_449/O
                         net (fo=19, routed)          0.736    20.264    minutes[0]_i_449_n_0
    SLICE_X52Y36         LUT3 (Prop_lut3_I1_O)        0.105    20.369 r  minutes[0]_i_418/O
                         net (fo=1, routed)           0.256    20.625    minutes[0]_i_418_n_0
    SLICE_X53Y37         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418    21.043 r  minutes_reg[0]_i_251/CO[3]
                         net (fo=1, routed)           0.000    21.043    minutes_reg[0]_i_251_n_0
    SLICE_X53Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200    21.243 r  minutes_reg[0]_i_446/O[2]
                         net (fo=4, routed)           0.566    21.808    minutes_reg[0]_i_446_n_5
    SLICE_X54Y43         LUT5 (Prop_lut5_I0_O)        0.253    22.061 r  minutes[0]_i_277/O
                         net (fo=1, routed)           0.491    22.552    minutes[0]_i_277_n_0
    SLICE_X54Y38         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.327    22.879 r  minutes_reg[0]_i_131/CO[3]
                         net (fo=1, routed)           0.000    22.879    minutes_reg[0]_i_131_n_0
    SLICE_X54Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    23.057 r  minutes_reg[0]_i_235/O[0]
                         net (fo=3, routed)           0.289    23.346    minutes_reg[0]_i_235_n_7
    SLICE_X56Y40         LUT3 (Prop_lut3_I1_O)        0.238    23.584 r  minutes[0]_i_132/O
                         net (fo=3, routed)           0.258    23.842    minutes[0]_i_132_n_0
    SLICE_X56Y41         LUT5 (Prop_lut5_I3_O)        0.105    23.947 r  minutes[0]_i_54/O
                         net (fo=1, routed)           0.392    24.339    minutes[0]_i_54_n_0
    SLICE_X55Y38         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318    24.657 r  minutes_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000    24.657    minutes_reg[0]_i_21_n_0
    SLICE_X55Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    24.837 r  minutes_reg[0]_i_50/O[0]
                         net (fo=2, routed)           0.471    25.308    minutes_reg[0]_i_50_n_7
    SLICE_X55Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.592    25.900 r  minutes_reg[0]_i_20/O[1]
                         net (fo=1, routed)           0.346    26.246    minutes_reg[0]_i_20_n_6
    SLICE_X54Y41         LUT6 (Prop_lut6_I5_O)        0.250    26.496 r  minutes[0]_i_6/O
                         net (fo=1, routed)           0.000    26.496    minutes[0]_i_6_n_0
    SLICE_X54Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    26.810 r  minutes_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.810    minutes_reg[0]_i_1_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    26.988 r  minutes_reg[3]_i_5/O[0]
                         net (fo=5, routed)           0.423    27.411    minutes_reg[3]_i_5_n_7
    SLICE_X55Y40         LUT6 (Prop_lut6_I5_O)        0.238    27.649 r  minutes[1]_i_1/O
                         net (fo=1, routed)           0.000    27.649    minutes[1]_i_1_n_0
    SLICE_X55Y40         FDRE                                         r  minutes_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.263    14.263    clk_IBUF_BUFG
    SLICE_X55Y40         FDRE                                         r  minutes_reg[1]/C
                         clock pessimism              0.225    14.488    
                         clock uncertainty           -0.035    14.453    
    SLICE_X55Y40         FDRE (Setup_fdre_C_D)        0.032    14.485    minutes_reg[1]
  -------------------------------------------------------------------
                         required time                         14.485    
                         arrival time                         -27.649    
  -------------------------------------------------------------------
                         slack                                -13.165    

Slack (VIOLATED) :        -13.028ns  (required time - arrival time)
  Source:                 counter_seconds_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            minutes_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        22.991ns  (logic 11.962ns (52.030%)  route 11.029ns (47.970%))
  Logic Levels:           48  (CARRY4=31 LUT1=1 LUT2=1 LUT3=3 LUT4=2 LUT5=5 LUT6=5)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.263ns = ( 14.263 - 10.000 ) 
    Source Clock Delay      (SCD):    4.520ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.361     4.520    clk_IBUF_BUFG
    SLICE_X51Y20         FDRE                                         r  counter_seconds_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y20         FDRE (Prop_fdre_C_Q)         0.379     4.899 f  counter_seconds_reg[0]/Q
                         net (fo=21, routed)          0.179     5.078    counter_seconds_reg_n_0_[0]
    SLICE_X50Y20         LUT1 (Prop_lut1_I0_O)        0.105     5.183 r  second_ones[0]_i_21/O
                         net (fo=1, routed)           0.384     5.567    second_ones[0]_i_21_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494     6.061 r  second_ones_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.008     6.069    second_ones_reg[0]_i_17_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.169 r  second_ones_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     6.169    second_ones_reg[0]_i_19_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     6.426 r  minutes_reg[0]_i_71/O[1]
                         net (fo=9, routed)           0.564     6.991    second_ones6[10]
    SLICE_X50Y23         LUT3 (Prop_lut3_I0_O)        0.245     7.236 r  minutes[0]_i_74/O
                         net (fo=14, routed)          0.495     7.731    minutes[0]_i_74_n_0
    SLICE_X50Y22         LUT6 (Prop_lut6_I5_O)        0.105     7.836 r  minutes[0]_i_159/O
                         net (fo=8, routed)           0.826     8.662    minutes[0]_i_159_n_0
    SLICE_X52Y22         LUT6 (Prop_lut6_I0_O)        0.105     8.767 r  minutes[0]_i_319/O
                         net (fo=1, routed)           0.000     8.767    minutes[0]_i_319_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     9.190 r  minutes_reg[0]_i_179/CO[3]
                         net (fo=1, routed)           0.000     9.190    minutes_reg[0]_i_179_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.290 r  minutes_reg[0]_i_178/CO[3]
                         net (fo=1, routed)           0.000     9.290    minutes_reg[0]_i_178_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.390 r  minutes_reg[0]_i_89/CO[3]
                         net (fo=1, routed)           0.008     9.398    minutes_reg[0]_i_89_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.498 r  minutes_reg[0]_i_72/CO[3]
                         net (fo=1, routed)           0.000     9.498    minutes_reg[0]_i_72_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     9.676 r  minutes_reg[0]_i_75/O[0]
                         net (fo=3, routed)           0.482    10.158    minutes_reg[0]_i_75_n_7
    SLICE_X55Y27         LUT5 (Prop_lut5_I3_O)        0.238    10.396 r  minutes[3]_i_33/O
                         net (fo=1, routed)           0.517    10.914    minutes[3]_i_33_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.436    11.350 r  minutes_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    11.350    minutes_reg[3]_i_19_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    11.610 r  minutes_reg[0]_i_330/O[3]
                         net (fo=7, routed)           0.593    12.203    minutes_reg[0]_i_330_n_4
    SLICE_X52Y31         LUT2 (Prop_lut2_I1_O)        0.257    12.460 r  minutes[0]_i_478/O
                         net (fo=1, routed)           0.000    12.460    minutes[0]_i_478_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    12.904 r  minutes_reg[0]_i_329/CO[3]
                         net (fo=1, routed)           0.000    12.904    minutes_reg[0]_i_329_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.004 r  minutes_reg[0]_i_203/CO[3]
                         net (fo=1, routed)           0.000    13.004    minutes_reg[0]_i_203_n_0
    SLICE_X52Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    13.261 r  minutes_reg[0]_i_95/O[1]
                         net (fo=3, routed)           0.564    13.825    minutes_reg[0]_i_95_n_6
    SLICE_X56Y30         LUT4 (Prop_lut4_I0_O)        0.245    14.070 r  minutes[0]_i_224/O
                         net (fo=1, routed)           0.272    14.342    minutes[0]_i_224_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.334    14.676 r  minutes_reg[0]_i_106/CO[3]
                         net (fo=1, routed)           0.000    14.676    minutes_reg[0]_i_106_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    14.776 r  minutes_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    14.776    minutes_reg[0]_i_47_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    14.983 r  minutes_reg[0]_i_19/CO[0]
                         net (fo=37, routed)          0.501    15.484    minutes_reg[0]_i_19_n_3
    SLICE_X49Y32         LUT6 (Prop_lut6_I4_O)        0.297    15.781 r  minutes[0]_i_70/O
                         net (fo=1, routed)           0.342    16.123    minutes[0]_i_70_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.528    16.651 r  minutes_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    16.651    minutes_reg[0]_i_23_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    16.829 f  minutes_reg[3]_i_52/O[0]
                         net (fo=2, routed)           0.455    17.283    minutes4[5]
    SLICE_X49Y34         LUT5 (Prop_lut5_I3_O)        0.238    17.521 r  minutes[0]_i_711/O
                         net (fo=1, routed)           0.000    17.521    minutes[0]_i_711_n_0
    SLICE_X49Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    17.961 r  minutes_reg[0]_i_653/CO[3]
                         net (fo=1, routed)           0.000    17.961    minutes_reg[0]_i_653_n_0
    SLICE_X49Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.059 r  minutes_reg[0]_i_651/CO[3]
                         net (fo=1, routed)           0.000    18.059    minutes_reg[0]_i_651_n_0
    SLICE_X49Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.157 r  minutes_reg[0]_i_652/CO[3]
                         net (fo=1, routed)           0.000    18.157    minutes_reg[0]_i_652_n_0
    SLICE_X49Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    18.417 f  minutes_reg[0]_i_655/O[3]
                         net (fo=1, routed)           0.629    19.046    minutes5[20]
    SLICE_X48Y42         LUT4 (Prop_lut4_I0_O)        0.257    19.303 f  minutes[0]_i_571/O
                         net (fo=1, routed)           0.120    19.423    minutes[0]_i_571_n_0
    SLICE_X48Y42         LUT5 (Prop_lut5_I0_O)        0.105    19.528 f  minutes[0]_i_449/O
                         net (fo=19, routed)          0.736    20.264    minutes[0]_i_449_n_0
    SLICE_X52Y36         LUT3 (Prop_lut3_I1_O)        0.105    20.369 r  minutes[0]_i_418/O
                         net (fo=1, routed)           0.256    20.625    minutes[0]_i_418_n_0
    SLICE_X53Y37         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418    21.043 r  minutes_reg[0]_i_251/CO[3]
                         net (fo=1, routed)           0.000    21.043    minutes_reg[0]_i_251_n_0
    SLICE_X53Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200    21.243 r  minutes_reg[0]_i_446/O[2]
                         net (fo=4, routed)           0.566    21.808    minutes_reg[0]_i_446_n_5
    SLICE_X54Y43         LUT5 (Prop_lut5_I0_O)        0.253    22.061 r  minutes[0]_i_277/O
                         net (fo=1, routed)           0.491    22.552    minutes[0]_i_277_n_0
    SLICE_X54Y38         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.327    22.879 r  minutes_reg[0]_i_131/CO[3]
                         net (fo=1, routed)           0.000    22.879    minutes_reg[0]_i_131_n_0
    SLICE_X54Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    23.057 r  minutes_reg[0]_i_235/O[0]
                         net (fo=3, routed)           0.289    23.346    minutes_reg[0]_i_235_n_7
    SLICE_X56Y40         LUT3 (Prop_lut3_I1_O)        0.238    23.584 r  minutes[0]_i_132/O
                         net (fo=3, routed)           0.258    23.842    minutes[0]_i_132_n_0
    SLICE_X56Y41         LUT5 (Prop_lut5_I3_O)        0.105    23.947 r  minutes[0]_i_54/O
                         net (fo=1, routed)           0.392    24.339    minutes[0]_i_54_n_0
    SLICE_X55Y38         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318    24.657 r  minutes_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000    24.657    minutes_reg[0]_i_21_n_0
    SLICE_X55Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    24.837 r  minutes_reg[0]_i_50/O[0]
                         net (fo=2, routed)           0.471    25.308    minutes_reg[0]_i_50_n_7
    SLICE_X55Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.592    25.900 r  minutes_reg[0]_i_20/O[1]
                         net (fo=1, routed)           0.346    26.246    minutes_reg[0]_i_20_n_6
    SLICE_X54Y41         LUT6 (Prop_lut6_I5_O)        0.250    26.496 r  minutes[0]_i_6/O
                         net (fo=1, routed)           0.000    26.496    minutes[0]_i_6_n_0
    SLICE_X54Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    26.810 r  minutes_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.810    minutes_reg[0]_i_1_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    26.988 r  minutes_reg[3]_i_5/O[0]
                         net (fo=5, routed)           0.285    27.273    minutes_reg[3]_i_5_n_7
    SLICE_X55Y40         LUT6 (Prop_lut6_I5_O)        0.238    27.511 r  minutes[2]_i_1/O
                         net (fo=1, routed)           0.000    27.511    minutes[2]_i_1_n_0
    SLICE_X55Y40         FDRE                                         r  minutes_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.263    14.263    clk_IBUF_BUFG
    SLICE_X55Y40         FDRE                                         r  minutes_reg[2]/C
                         clock pessimism              0.225    14.488    
                         clock uncertainty           -0.035    14.453    
    SLICE_X55Y40         FDRE (Setup_fdre_C_D)        0.030    14.483    minutes_reg[2]
  -------------------------------------------------------------------
                         required time                         14.483    
                         arrival time                         -27.511    
  -------------------------------------------------------------------
                         slack                                -13.028    

Slack (VIOLATED) :        -12.998ns  (required time - arrival time)
  Source:                 counter_seconds_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            minutes_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        23.007ns  (logic 11.962ns (51.993%)  route 11.045ns (48.007%))
  Logic Levels:           48  (CARRY4=31 LUT1=1 LUT2=1 LUT3=3 LUT4=2 LUT5=5 LUT6=5)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.263ns = ( 14.263 - 10.000 ) 
    Source Clock Delay      (SCD):    4.520ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.361     4.520    clk_IBUF_BUFG
    SLICE_X51Y20         FDRE                                         r  counter_seconds_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y20         FDRE (Prop_fdre_C_Q)         0.379     4.899 f  counter_seconds_reg[0]/Q
                         net (fo=21, routed)          0.179     5.078    counter_seconds_reg_n_0_[0]
    SLICE_X50Y20         LUT1 (Prop_lut1_I0_O)        0.105     5.183 r  second_ones[0]_i_21/O
                         net (fo=1, routed)           0.384     5.567    second_ones[0]_i_21_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494     6.061 r  second_ones_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.008     6.069    second_ones_reg[0]_i_17_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.169 r  second_ones_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     6.169    second_ones_reg[0]_i_19_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     6.426 r  minutes_reg[0]_i_71/O[1]
                         net (fo=9, routed)           0.564     6.991    second_ones6[10]
    SLICE_X50Y23         LUT3 (Prop_lut3_I0_O)        0.245     7.236 r  minutes[0]_i_74/O
                         net (fo=14, routed)          0.495     7.731    minutes[0]_i_74_n_0
    SLICE_X50Y22         LUT6 (Prop_lut6_I5_O)        0.105     7.836 r  minutes[0]_i_159/O
                         net (fo=8, routed)           0.826     8.662    minutes[0]_i_159_n_0
    SLICE_X52Y22         LUT6 (Prop_lut6_I0_O)        0.105     8.767 r  minutes[0]_i_319/O
                         net (fo=1, routed)           0.000     8.767    minutes[0]_i_319_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     9.190 r  minutes_reg[0]_i_179/CO[3]
                         net (fo=1, routed)           0.000     9.190    minutes_reg[0]_i_179_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.290 r  minutes_reg[0]_i_178/CO[3]
                         net (fo=1, routed)           0.000     9.290    minutes_reg[0]_i_178_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.390 r  minutes_reg[0]_i_89/CO[3]
                         net (fo=1, routed)           0.008     9.398    minutes_reg[0]_i_89_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.498 r  minutes_reg[0]_i_72/CO[3]
                         net (fo=1, routed)           0.000     9.498    minutes_reg[0]_i_72_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     9.676 r  minutes_reg[0]_i_75/O[0]
                         net (fo=3, routed)           0.482    10.158    minutes_reg[0]_i_75_n_7
    SLICE_X55Y27         LUT5 (Prop_lut5_I3_O)        0.238    10.396 r  minutes[3]_i_33/O
                         net (fo=1, routed)           0.517    10.914    minutes[3]_i_33_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.436    11.350 r  minutes_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    11.350    minutes_reg[3]_i_19_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    11.610 r  minutes_reg[0]_i_330/O[3]
                         net (fo=7, routed)           0.593    12.203    minutes_reg[0]_i_330_n_4
    SLICE_X52Y31         LUT2 (Prop_lut2_I1_O)        0.257    12.460 r  minutes[0]_i_478/O
                         net (fo=1, routed)           0.000    12.460    minutes[0]_i_478_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    12.904 r  minutes_reg[0]_i_329/CO[3]
                         net (fo=1, routed)           0.000    12.904    minutes_reg[0]_i_329_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.004 r  minutes_reg[0]_i_203/CO[3]
                         net (fo=1, routed)           0.000    13.004    minutes_reg[0]_i_203_n_0
    SLICE_X52Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    13.261 r  minutes_reg[0]_i_95/O[1]
                         net (fo=3, routed)           0.564    13.825    minutes_reg[0]_i_95_n_6
    SLICE_X56Y30         LUT4 (Prop_lut4_I0_O)        0.245    14.070 r  minutes[0]_i_224/O
                         net (fo=1, routed)           0.272    14.342    minutes[0]_i_224_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.334    14.676 r  minutes_reg[0]_i_106/CO[3]
                         net (fo=1, routed)           0.000    14.676    minutes_reg[0]_i_106_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    14.776 r  minutes_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    14.776    minutes_reg[0]_i_47_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    14.983 r  minutes_reg[0]_i_19/CO[0]
                         net (fo=37, routed)          0.501    15.484    minutes_reg[0]_i_19_n_3
    SLICE_X49Y32         LUT6 (Prop_lut6_I4_O)        0.297    15.781 r  minutes[0]_i_70/O
                         net (fo=1, routed)           0.342    16.123    minutes[0]_i_70_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.528    16.651 r  minutes_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    16.651    minutes_reg[0]_i_23_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    16.829 f  minutes_reg[3]_i_52/O[0]
                         net (fo=2, routed)           0.455    17.283    minutes4[5]
    SLICE_X49Y34         LUT5 (Prop_lut5_I3_O)        0.238    17.521 r  minutes[0]_i_711/O
                         net (fo=1, routed)           0.000    17.521    minutes[0]_i_711_n_0
    SLICE_X49Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    17.961 r  minutes_reg[0]_i_653/CO[3]
                         net (fo=1, routed)           0.000    17.961    minutes_reg[0]_i_653_n_0
    SLICE_X49Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.059 r  minutes_reg[0]_i_651/CO[3]
                         net (fo=1, routed)           0.000    18.059    minutes_reg[0]_i_651_n_0
    SLICE_X49Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.157 r  minutes_reg[0]_i_652/CO[3]
                         net (fo=1, routed)           0.000    18.157    minutes_reg[0]_i_652_n_0
    SLICE_X49Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    18.417 f  minutes_reg[0]_i_655/O[3]
                         net (fo=1, routed)           0.629    19.046    minutes5[20]
    SLICE_X48Y42         LUT4 (Prop_lut4_I0_O)        0.257    19.303 f  minutes[0]_i_571/O
                         net (fo=1, routed)           0.120    19.423    minutes[0]_i_571_n_0
    SLICE_X48Y42         LUT5 (Prop_lut5_I0_O)        0.105    19.528 f  minutes[0]_i_449/O
                         net (fo=19, routed)          0.736    20.264    minutes[0]_i_449_n_0
    SLICE_X52Y36         LUT3 (Prop_lut3_I1_O)        0.105    20.369 r  minutes[0]_i_418/O
                         net (fo=1, routed)           0.256    20.625    minutes[0]_i_418_n_0
    SLICE_X53Y37         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418    21.043 r  minutes_reg[0]_i_251/CO[3]
                         net (fo=1, routed)           0.000    21.043    minutes_reg[0]_i_251_n_0
    SLICE_X53Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200    21.243 r  minutes_reg[0]_i_446/O[2]
                         net (fo=4, routed)           0.566    21.808    minutes_reg[0]_i_446_n_5
    SLICE_X54Y43         LUT5 (Prop_lut5_I0_O)        0.253    22.061 r  minutes[0]_i_277/O
                         net (fo=1, routed)           0.491    22.552    minutes[0]_i_277_n_0
    SLICE_X54Y38         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.327    22.879 r  minutes_reg[0]_i_131/CO[3]
                         net (fo=1, routed)           0.000    22.879    minutes_reg[0]_i_131_n_0
    SLICE_X54Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    23.057 r  minutes_reg[0]_i_235/O[0]
                         net (fo=3, routed)           0.289    23.346    minutes_reg[0]_i_235_n_7
    SLICE_X56Y40         LUT3 (Prop_lut3_I1_O)        0.238    23.584 r  minutes[0]_i_132/O
                         net (fo=3, routed)           0.258    23.842    minutes[0]_i_132_n_0
    SLICE_X56Y41         LUT5 (Prop_lut5_I3_O)        0.105    23.947 r  minutes[0]_i_54/O
                         net (fo=1, routed)           0.392    24.339    minutes[0]_i_54_n_0
    SLICE_X55Y38         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318    24.657 r  minutes_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000    24.657    minutes_reg[0]_i_21_n_0
    SLICE_X55Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    24.837 r  minutes_reg[0]_i_50/O[0]
                         net (fo=2, routed)           0.471    25.308    minutes_reg[0]_i_50_n_7
    SLICE_X55Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.592    25.900 r  minutes_reg[0]_i_20/O[1]
                         net (fo=1, routed)           0.346    26.246    minutes_reg[0]_i_20_n_6
    SLICE_X54Y41         LUT6 (Prop_lut6_I5_O)        0.250    26.496 r  minutes[0]_i_6/O
                         net (fo=1, routed)           0.000    26.496    minutes[0]_i_6_n_0
    SLICE_X54Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    26.810 r  minutes_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.810    minutes_reg[0]_i_1_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    26.988 r  minutes_reg[3]_i_5/O[0]
                         net (fo=5, routed)           0.301    27.289    minutes_reg[3]_i_5_n_7
    SLICE_X56Y41         LUT6 (Prop_lut6_I3_O)        0.238    27.527 r  minutes[3]_i_2/O
                         net (fo=1, routed)           0.000    27.527    minutes[3]_i_2_n_0
    SLICE_X56Y41         FDRE                                         r  minutes_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.263    14.263    clk_IBUF_BUFG
    SLICE_X56Y41         FDRE                                         r  minutes_reg[3]/C
                         clock pessimism              0.225    14.488    
                         clock uncertainty           -0.035    14.453    
    SLICE_X56Y41         FDRE (Setup_fdre_C_D)        0.076    14.529    minutes_reg[3]
  -------------------------------------------------------------------
                         required time                         14.529    
                         arrival time                         -27.527    
  -------------------------------------------------------------------
                         slack                                -12.998    

Slack (VIOLATED) :        -8.517ns  (required time - arrival time)
  Source:                 counter_decisecond_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_seconds_reg[31]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.354ns  (logic 7.916ns (43.129%)  route 10.438ns (56.871%))
  Logic Levels:           36  (CARRY4=26 LUT1=1 LUT2=2 LUT3=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.248ns = ( 14.248 - 10.000 ) 
    Source Clock Delay      (SCD):    4.519ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.360     4.519    clk_IBUF_BUFG
    SLICE_X42Y16         FDRE                                         r  counter_decisecond_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y16         FDRE (Prop_fdre_C_Q)         0.433     4.952 f  counter_decisecond_reg[0]/Q
                         net (fo=71, routed)          0.266     5.218    p_0_in__0[0]
    SLICE_X42Y15         LUT1 (Prop_lut1_I0_O)        0.105     5.323 r  deciseconds[0]_i_12/O
                         net (fo=1, routed)           0.737     6.060    deciseconds[0]_i_12_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494     6.554 r  deciseconds_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.554    deciseconds_reg[0]_i_9_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.654 r  counter_seconds_reg[8]_i_56/CO[3]
                         net (fo=1, routed)           0.000     6.654    counter_seconds_reg[8]_i_56_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.754 r  counter_seconds_reg[12]_i_60/CO[3]
                         net (fo=1, routed)           0.000     6.754    counter_seconds_reg[12]_i_60_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.854 r  counter_seconds_reg[16]_i_52/CO[3]
                         net (fo=1, routed)           0.000     6.854    counter_seconds_reg[16]_i_52_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     7.111 r  counter_seconds_reg[0]_i_116/O[1]
                         net (fo=35, routed)          1.270     8.380    deciseconds5[18]
    SLICE_X49Y14         LUT4 (Prop_lut4_I0_O)        0.267     8.647 r  counter_seconds[8]_i_28/O
                         net (fo=6, routed)           0.399     9.047    counter_seconds[8]_i_28_n_0
    SLICE_X48Y15         LUT5 (Prop_lut5_I0_O)        0.268     9.315 r  counter_seconds[0]_i_163/O
                         net (fo=1, routed)           0.000     9.315    counter_seconds[0]_i_163_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     9.647 r  counter_seconds_reg[0]_i_74/CO[3]
                         net (fo=1, routed)           0.000     9.647    counter_seconds_reg[0]_i_74_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.745 r  counter_seconds_reg[4]_i_57/CO[3]
                         net (fo=1, routed)           0.000     9.745    counter_seconds_reg[4]_i_57_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    10.010 r  counter_seconds_reg[8]_i_57/O[1]
                         net (fo=3, routed)           0.739    10.749    counter_seconds_reg[8]_i_57_n_6
    SLICE_X47Y9          LUT6 (Prop_lut6_I0_O)        0.250    10.999 r  counter_seconds[4]_i_46/O
                         net (fo=1, routed)           0.703    11.702    counter_seconds[4]_i_46_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.334    12.036 r  counter_seconds_reg[4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    12.036    counter_seconds_reg[4]_i_19_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.136 r  counter_seconds_reg[8]_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.136    counter_seconds_reg[8]_i_18_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    12.314 r  counter_seconds_reg[12]_i_18/O[0]
                         net (fo=3, routed)           0.739    13.053    counter_seconds_reg[12]_i_18_n_7
    SLICE_X43Y13         LUT3 (Prop_lut3_I1_O)        0.238    13.291 r  counter_seconds[8]_i_19/O
                         net (fo=3, routed)           0.274    13.565    counter_seconds[8]_i_19_n_0
    SLICE_X42Y13         LUT5 (Prop_lut5_I3_O)        0.105    13.670 r  counter_seconds[8]_i_8/O
                         net (fo=1, routed)           0.701    14.371    counter_seconds[8]_i_8_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318    14.689 r  counter_seconds_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.689    counter_seconds_reg[8]_i_3_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.787 r  counter_seconds_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.787    counter_seconds_reg[12]_i_3_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.885 r  counter_seconds_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.885    counter_seconds_reg[16]_i_3_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.983 r  counter_seconds_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.983    counter_seconds_reg[20]_i_3_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    15.248 r  counter_seconds_reg[24]_i_3/O[1]
                         net (fo=6, routed)           0.654    15.902    counter_seconds_reg[24]_i_3_n_6
    SLICE_X44Y27         LUT2 (Prop_lut2_I0_O)        0.250    16.152 r  counter_seconds[0]_i_114/O
                         net (fo=1, routed)           0.000    16.152    counter_seconds[0]_i_114_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    16.609 r  counter_seconds_reg[0]_i_45/CO[3]
                         net (fo=1, routed)           0.000    16.609    counter_seconds_reg[0]_i_45_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200    16.809 r  counter_seconds_reg[0]_i_15/O[2]
                         net (fo=3, routed)           0.491    17.300    counter_seconds_reg[0]_i_15_n_5
    SLICE_X42Y29         LUT3 (Prop_lut3_I2_O)        0.253    17.553 r  counter_seconds[0]_i_21/O
                         net (fo=1, routed)           0.364    17.917    counter_seconds[0]_i_21_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.405    18.322 r  counter_seconds_reg[0]_i_5/CO[1]
                         net (fo=30, routed)          1.067    19.389    counter_seconds_reg[0]_i_5_n_2
    SLICE_X49Y20         LUT6 (Prop_lut6_I1_O)        0.277    19.666 r  counter_seconds[4]_i_4/O
                         net (fo=1, routed)           0.381    20.047    counter_seconds[4]_i_4_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    20.527 r  counter_seconds_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.527    counter_seconds_reg[4]_i_2_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.625 r  counter_seconds_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.008    20.633    counter_seconds_reg[8]_i_2_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.731 r  counter_seconds_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.731    counter_seconds_reg[12]_i_2_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.829 r  counter_seconds_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.829    counter_seconds_reg[16]_i_2_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.927 r  counter_seconds_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.927    counter_seconds_reg[20]_i_2_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.025 r  counter_seconds_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.025    counter_seconds_reg[24]_i_2_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.123 f  counter_seconds_reg[31]_i_2/CO[3]
                         net (fo=5, routed)           0.875    21.998    counter_seconds_reg[31]_i_2_n_0
    SLICE_X51Y18         LUT2 (Prop_lut2_I1_O)        0.105    22.103 r  counter_seconds[31]_rep__0_i_1/O
                         net (fo=1, routed)           0.770    22.873    counter_seconds[31]_rep__0_i_1_n_0
    SLICE_X51Y24         FDRE                                         r  counter_seconds_reg[31]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.248    14.248    clk_IBUF_BUFG
    SLICE_X51Y24         FDRE                                         r  counter_seconds_reg[31]_rep__0/C
                         clock pessimism              0.225    14.473    
                         clock uncertainty           -0.035    14.438    
    SLICE_X51Y24         FDRE (Setup_fdre_C_D)       -0.081    14.357    counter_seconds_reg[31]_rep__0
  -------------------------------------------------------------------
                         required time                         14.357    
                         arrival time                         -22.873    
  -------------------------------------------------------------------
                         slack                                 -8.517    

Slack (VIOLATED) :        -8.293ns  (required time - arrival time)
  Source:                 counter_decisecond_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_seconds_reg[31]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.168ns  (logic 7.916ns (43.571%)  route 10.252ns (56.429%))
  Logic Levels:           36  (CARRY4=26 LUT1=1 LUT2=2 LUT3=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.251ns = ( 14.251 - 10.000 ) 
    Source Clock Delay      (SCD):    4.519ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.360     4.519    clk_IBUF_BUFG
    SLICE_X42Y16         FDRE                                         r  counter_decisecond_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y16         FDRE (Prop_fdre_C_Q)         0.433     4.952 f  counter_decisecond_reg[0]/Q
                         net (fo=71, routed)          0.266     5.218    p_0_in__0[0]
    SLICE_X42Y15         LUT1 (Prop_lut1_I0_O)        0.105     5.323 r  deciseconds[0]_i_12/O
                         net (fo=1, routed)           0.737     6.060    deciseconds[0]_i_12_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494     6.554 r  deciseconds_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.554    deciseconds_reg[0]_i_9_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.654 r  counter_seconds_reg[8]_i_56/CO[3]
                         net (fo=1, routed)           0.000     6.654    counter_seconds_reg[8]_i_56_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.754 r  counter_seconds_reg[12]_i_60/CO[3]
                         net (fo=1, routed)           0.000     6.754    counter_seconds_reg[12]_i_60_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.854 r  counter_seconds_reg[16]_i_52/CO[3]
                         net (fo=1, routed)           0.000     6.854    counter_seconds_reg[16]_i_52_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     7.111 r  counter_seconds_reg[0]_i_116/O[1]
                         net (fo=35, routed)          1.270     8.380    deciseconds5[18]
    SLICE_X49Y14         LUT4 (Prop_lut4_I0_O)        0.267     8.647 r  counter_seconds[8]_i_28/O
                         net (fo=6, routed)           0.399     9.047    counter_seconds[8]_i_28_n_0
    SLICE_X48Y15         LUT5 (Prop_lut5_I0_O)        0.268     9.315 r  counter_seconds[0]_i_163/O
                         net (fo=1, routed)           0.000     9.315    counter_seconds[0]_i_163_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     9.647 r  counter_seconds_reg[0]_i_74/CO[3]
                         net (fo=1, routed)           0.000     9.647    counter_seconds_reg[0]_i_74_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.745 r  counter_seconds_reg[4]_i_57/CO[3]
                         net (fo=1, routed)           0.000     9.745    counter_seconds_reg[4]_i_57_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    10.010 r  counter_seconds_reg[8]_i_57/O[1]
                         net (fo=3, routed)           0.739    10.749    counter_seconds_reg[8]_i_57_n_6
    SLICE_X47Y9          LUT6 (Prop_lut6_I0_O)        0.250    10.999 r  counter_seconds[4]_i_46/O
                         net (fo=1, routed)           0.703    11.702    counter_seconds[4]_i_46_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.334    12.036 r  counter_seconds_reg[4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    12.036    counter_seconds_reg[4]_i_19_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.136 r  counter_seconds_reg[8]_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.136    counter_seconds_reg[8]_i_18_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    12.314 r  counter_seconds_reg[12]_i_18/O[0]
                         net (fo=3, routed)           0.739    13.053    counter_seconds_reg[12]_i_18_n_7
    SLICE_X43Y13         LUT3 (Prop_lut3_I1_O)        0.238    13.291 r  counter_seconds[8]_i_19/O
                         net (fo=3, routed)           0.274    13.565    counter_seconds[8]_i_19_n_0
    SLICE_X42Y13         LUT5 (Prop_lut5_I3_O)        0.105    13.670 r  counter_seconds[8]_i_8/O
                         net (fo=1, routed)           0.701    14.371    counter_seconds[8]_i_8_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318    14.689 r  counter_seconds_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.689    counter_seconds_reg[8]_i_3_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.787 r  counter_seconds_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.787    counter_seconds_reg[12]_i_3_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.885 r  counter_seconds_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.885    counter_seconds_reg[16]_i_3_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.983 r  counter_seconds_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.983    counter_seconds_reg[20]_i_3_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    15.248 r  counter_seconds_reg[24]_i_3/O[1]
                         net (fo=6, routed)           0.654    15.902    counter_seconds_reg[24]_i_3_n_6
    SLICE_X44Y27         LUT2 (Prop_lut2_I0_O)        0.250    16.152 r  counter_seconds[0]_i_114/O
                         net (fo=1, routed)           0.000    16.152    counter_seconds[0]_i_114_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    16.609 r  counter_seconds_reg[0]_i_45/CO[3]
                         net (fo=1, routed)           0.000    16.609    counter_seconds_reg[0]_i_45_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200    16.809 r  counter_seconds_reg[0]_i_15/O[2]
                         net (fo=3, routed)           0.491    17.300    counter_seconds_reg[0]_i_15_n_5
    SLICE_X42Y29         LUT3 (Prop_lut3_I2_O)        0.253    17.553 r  counter_seconds[0]_i_21/O
                         net (fo=1, routed)           0.364    17.917    counter_seconds[0]_i_21_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.405    18.322 r  counter_seconds_reg[0]_i_5/CO[1]
                         net (fo=30, routed)          1.067    19.389    counter_seconds_reg[0]_i_5_n_2
    SLICE_X49Y20         LUT6 (Prop_lut6_I1_O)        0.277    19.666 r  counter_seconds[4]_i_4/O
                         net (fo=1, routed)           0.381    20.047    counter_seconds[4]_i_4_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    20.527 r  counter_seconds_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.527    counter_seconds_reg[4]_i_2_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.625 r  counter_seconds_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.008    20.633    counter_seconds_reg[8]_i_2_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.731 r  counter_seconds_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.731    counter_seconds_reg[12]_i_2_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.829 r  counter_seconds_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.829    counter_seconds_reg[16]_i_2_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.927 r  counter_seconds_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.927    counter_seconds_reg[20]_i_2_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.025 r  counter_seconds_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.025    counter_seconds_reg[24]_i_2_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.123 f  counter_seconds_reg[31]_i_2/CO[3]
                         net (fo=5, routed)           0.986    22.109    counter_seconds_reg[31]_i_2_n_0
    SLICE_X51Y19         LUT2 (Prop_lut2_I1_O)        0.105    22.214 r  counter_seconds[31]_rep__1_i_1/O
                         net (fo=1, routed)           0.473    22.687    counter_seconds[31]_rep__1_i_1_n_0
    SLICE_X53Y21         FDRE                                         r  counter_seconds_reg[31]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.251    14.251    clk_IBUF_BUFG
    SLICE_X53Y21         FDRE                                         r  counter_seconds_reg[31]_rep__1/C
                         clock pessimism              0.225    14.476    
                         clock uncertainty           -0.035    14.441    
    SLICE_X53Y21         FDRE (Setup_fdre_C_D)       -0.047    14.394    counter_seconds_reg[31]_rep__1
  -------------------------------------------------------------------
                         required time                         14.394    
                         arrival time                         -22.687    
  -------------------------------------------------------------------
                         slack                                 -8.293    

Slack (VIOLATED) :        -7.863ns  (required time - arrival time)
  Source:                 counter_decisecond_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_seconds_reg[31]_rep/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.742ns  (logic 7.916ns (44.618%)  route 9.826ns (55.382%))
  Logic Levels:           36  (CARRY4=26 LUT1=1 LUT2=2 LUT3=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.255ns = ( 14.255 - 10.000 ) 
    Source Clock Delay      (SCD):    4.519ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.360     4.519    clk_IBUF_BUFG
    SLICE_X42Y16         FDRE                                         r  counter_decisecond_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y16         FDRE (Prop_fdre_C_Q)         0.433     4.952 f  counter_decisecond_reg[0]/Q
                         net (fo=71, routed)          0.266     5.218    p_0_in__0[0]
    SLICE_X42Y15         LUT1 (Prop_lut1_I0_O)        0.105     5.323 r  deciseconds[0]_i_12/O
                         net (fo=1, routed)           0.737     6.060    deciseconds[0]_i_12_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494     6.554 r  deciseconds_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.554    deciseconds_reg[0]_i_9_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.654 r  counter_seconds_reg[8]_i_56/CO[3]
                         net (fo=1, routed)           0.000     6.654    counter_seconds_reg[8]_i_56_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.754 r  counter_seconds_reg[12]_i_60/CO[3]
                         net (fo=1, routed)           0.000     6.754    counter_seconds_reg[12]_i_60_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.854 r  counter_seconds_reg[16]_i_52/CO[3]
                         net (fo=1, routed)           0.000     6.854    counter_seconds_reg[16]_i_52_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     7.111 r  counter_seconds_reg[0]_i_116/O[1]
                         net (fo=35, routed)          1.270     8.380    deciseconds5[18]
    SLICE_X49Y14         LUT4 (Prop_lut4_I0_O)        0.267     8.647 r  counter_seconds[8]_i_28/O
                         net (fo=6, routed)           0.399     9.047    counter_seconds[8]_i_28_n_0
    SLICE_X48Y15         LUT5 (Prop_lut5_I0_O)        0.268     9.315 r  counter_seconds[0]_i_163/O
                         net (fo=1, routed)           0.000     9.315    counter_seconds[0]_i_163_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     9.647 r  counter_seconds_reg[0]_i_74/CO[3]
                         net (fo=1, routed)           0.000     9.647    counter_seconds_reg[0]_i_74_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.745 r  counter_seconds_reg[4]_i_57/CO[3]
                         net (fo=1, routed)           0.000     9.745    counter_seconds_reg[4]_i_57_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    10.010 r  counter_seconds_reg[8]_i_57/O[1]
                         net (fo=3, routed)           0.739    10.749    counter_seconds_reg[8]_i_57_n_6
    SLICE_X47Y9          LUT6 (Prop_lut6_I0_O)        0.250    10.999 r  counter_seconds[4]_i_46/O
                         net (fo=1, routed)           0.703    11.702    counter_seconds[4]_i_46_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.334    12.036 r  counter_seconds_reg[4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    12.036    counter_seconds_reg[4]_i_19_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.136 r  counter_seconds_reg[8]_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.136    counter_seconds_reg[8]_i_18_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    12.314 r  counter_seconds_reg[12]_i_18/O[0]
                         net (fo=3, routed)           0.739    13.053    counter_seconds_reg[12]_i_18_n_7
    SLICE_X43Y13         LUT3 (Prop_lut3_I1_O)        0.238    13.291 r  counter_seconds[8]_i_19/O
                         net (fo=3, routed)           0.274    13.565    counter_seconds[8]_i_19_n_0
    SLICE_X42Y13         LUT5 (Prop_lut5_I3_O)        0.105    13.670 r  counter_seconds[8]_i_8/O
                         net (fo=1, routed)           0.701    14.371    counter_seconds[8]_i_8_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318    14.689 r  counter_seconds_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.689    counter_seconds_reg[8]_i_3_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.787 r  counter_seconds_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.787    counter_seconds_reg[12]_i_3_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.885 r  counter_seconds_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.885    counter_seconds_reg[16]_i_3_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.983 r  counter_seconds_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.983    counter_seconds_reg[20]_i_3_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    15.248 r  counter_seconds_reg[24]_i_3/O[1]
                         net (fo=6, routed)           0.654    15.902    counter_seconds_reg[24]_i_3_n_6
    SLICE_X44Y27         LUT2 (Prop_lut2_I0_O)        0.250    16.152 r  counter_seconds[0]_i_114/O
                         net (fo=1, routed)           0.000    16.152    counter_seconds[0]_i_114_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    16.609 r  counter_seconds_reg[0]_i_45/CO[3]
                         net (fo=1, routed)           0.000    16.609    counter_seconds_reg[0]_i_45_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200    16.809 r  counter_seconds_reg[0]_i_15/O[2]
                         net (fo=3, routed)           0.491    17.300    counter_seconds_reg[0]_i_15_n_5
    SLICE_X42Y29         LUT3 (Prop_lut3_I2_O)        0.253    17.553 r  counter_seconds[0]_i_21/O
                         net (fo=1, routed)           0.364    17.917    counter_seconds[0]_i_21_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.405    18.322 r  counter_seconds_reg[0]_i_5/CO[1]
                         net (fo=30, routed)          1.067    19.389    counter_seconds_reg[0]_i_5_n_2
    SLICE_X49Y20         LUT6 (Prop_lut6_I1_O)        0.277    19.666 r  counter_seconds[4]_i_4/O
                         net (fo=1, routed)           0.381    20.047    counter_seconds[4]_i_4_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    20.527 r  counter_seconds_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.527    counter_seconds_reg[4]_i_2_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.625 r  counter_seconds_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.008    20.633    counter_seconds_reg[8]_i_2_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.731 r  counter_seconds_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.731    counter_seconds_reg[12]_i_2_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.829 r  counter_seconds_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.829    counter_seconds_reg[16]_i_2_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.927 r  counter_seconds_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.927    counter_seconds_reg[20]_i_2_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.025 r  counter_seconds_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.025    counter_seconds_reg[24]_i_2_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.123 f  counter_seconds_reg[31]_i_2/CO[3]
                         net (fo=5, routed)           0.640    21.763    counter_seconds_reg[31]_i_2_n_0
    SLICE_X49Y32         LUT2 (Prop_lut2_I1_O)        0.105    21.868 r  counter_seconds[31]_rep_i_1/O
                         net (fo=1, routed)           0.393    22.261    counter_seconds[31]_rep_i_1_n_0
    SLICE_X51Y31         FDRE                                         r  counter_seconds_reg[31]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.255    14.255    clk_IBUF_BUFG
    SLICE_X51Y31         FDRE                                         r  counter_seconds_reg[31]_rep/C
                         clock pessimism              0.225    14.480    
                         clock uncertainty           -0.035    14.445    
    SLICE_X51Y31         FDRE (Setup_fdre_C_D)       -0.047    14.398    counter_seconds_reg[31]_rep
  -------------------------------------------------------------------
                         required time                         14.398    
                         arrival time                         -22.261    
  -------------------------------------------------------------------
                         slack                                 -7.863    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 Time_display_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit_D_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.209ns (80.868%)  route 0.049ns (19.132%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.555     1.438    clk_IBUF_BUFG
    SLICE_X38Y30         FDRE                                         r  Time_display_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y30         FDRE (Prop_fdre_C_Q)         0.164     1.602 r  Time_display_reg[8]/Q
                         net (fo=1, routed)           0.049     1.652    Time_display_reg_n_0_[8]
    SLICE_X39Y30         LUT6 (Prop_lut6_I0_O)        0.045     1.697 r  digit_D_i_1/O
                         net (fo=1, routed)           0.000     1.697    digit_D_i_1_n_0
    SLICE_X39Y30         FDRE                                         r  digit_D_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.822     1.949    clk_IBUF_BUFG
    SLICE_X39Y30         FDRE                                         r  digit_D_reg/C
                         clock pessimism             -0.498     1.451    
    SLICE_X39Y30         FDRE (Hold_fdre_C_D)         0.092     1.543    digit_D_reg
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.697    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 Time_display_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit_C_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.779%)  route 0.120ns (39.221%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.556     1.439    clk_IBUF_BUFG
    SLICE_X39Y31         FDRE                                         r  Time_display_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y31         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  Time_display_reg[5]/Q
                         net (fo=1, routed)           0.120     1.700    Time_display_reg_n_0_[5]
    SLICE_X40Y31         LUT6 (Prop_lut6_I5_O)        0.045     1.745 r  digit_C_i_1/O
                         net (fo=1, routed)           0.000     1.745    digit_C_i_1_n_0
    SLICE_X40Y31         FDRE                                         r  digit_C_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.824     1.951    clk_IBUF_BUFG
    SLICE_X40Y31         FDRE                                         r  digit_C_reg/C
                         clock pessimism             -0.478     1.473    
    SLICE_X40Y31         FDRE (Hold_fdre_C_D)         0.092     1.565    digit_C_reg
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 second_tens_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Time_display_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.724%)  route 0.143ns (50.276%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.555     1.438    clk_IBUF_BUFG
    SLICE_X39Y30         FDRE                                         r  second_tens_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y30         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  second_tens_reg[3]/Q
                         net (fo=1, routed)           0.143     1.722    second_tens_reg_n_0_[3]
    SLICE_X38Y30         FDRE                                         r  Time_display_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.822     1.949    clk_IBUF_BUFG
    SLICE_X38Y30         FDRE                                         r  Time_display_reg[11]/C
                         clock pessimism             -0.498     1.451    
    SLICE_X38Y30         FDRE (Hold_fdre_C_D)         0.085     1.536    Time_display_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 Time_display_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit_A_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.209ns (71.958%)  route 0.081ns (28.042%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.555     1.438    clk_IBUF_BUFG
    SLICE_X38Y30         FDRE                                         r  Time_display_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y30         FDRE (Prop_fdre_C_Q)         0.164     1.602 r  Time_display_reg[11]/Q
                         net (fo=1, routed)           0.081     1.684    p_2_in
    SLICE_X39Y30         LUT6 (Prop_lut6_I0_O)        0.045     1.729 r  digit_A_i_1/O
                         net (fo=1, routed)           0.000     1.729    digit_A_i_1_n_0
    SLICE_X39Y30         FDRE                                         r  digit_A_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.822     1.949    clk_IBUF_BUFG
    SLICE_X39Y30         FDRE                                         r  digit_A_reg/C
                         clock pessimism             -0.498     1.451    
    SLICE_X39Y30         FDRE (Hold_fdre_C_D)         0.091     1.542    digit_A_reg
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 second_ones_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Time_display_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.747%)  route 0.174ns (55.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.555     1.438    clk_IBUF_BUFG
    SLICE_X40Y30         FDRE                                         r  second_ones_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  second_ones_reg[0]/Q
                         net (fo=1, routed)           0.174     1.753    second_ones[0]
    SLICE_X39Y30         FDRE                                         r  Time_display_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.822     1.949    clk_IBUF_BUFG
    SLICE_X39Y30         FDRE                                         r  Time_display_reg[4]/C
                         clock pessimism             -0.478     1.471    
    SLICE_X39Y30         FDRE (Hold_fdre_C_D)         0.075     1.546    Time_display_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 Time_display_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit_B_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.313%)  route 0.156ns (45.687%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.556     1.439    clk_IBUF_BUFG
    SLICE_X39Y31         FDRE                                         r  Time_display_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y31         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  Time_display_reg[6]/Q
                         net (fo=1, routed)           0.156     1.737    Time_display_reg_n_0_[6]
    SLICE_X40Y31         LUT6 (Prop_lut6_I5_O)        0.045     1.782 r  digit_B_i_1/O
                         net (fo=1, routed)           0.000     1.782    digit_B_i_1_n_0
    SLICE_X40Y31         FDRE                                         r  digit_B_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.824     1.951    clk_IBUF_BUFG
    SLICE_X40Y31         FDRE                                         r  digit_B_reg/C
                         clock pessimism             -0.478     1.473    
    SLICE_X40Y31         FDRE (Hold_fdre_C_D)         0.092     1.565    digit_B_reg
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 deciseconds_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Time_display_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.874%)  route 0.180ns (56.126%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.555     1.438    clk_IBUF_BUFG
    SLICE_X40Y19         FDRE                                         r  deciseconds_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y19         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  deciseconds_reg[0]/Q
                         net (fo=1, routed)           0.180     1.760    deciseconds[0]
    SLICE_X39Y24         FDRE                                         r  Time_display_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.816     1.943    clk_IBUF_BUFG
    SLICE_X39Y24         FDRE                                         r  Time_display_reg[0]/C
                         clock pessimism             -0.478     1.465    
    SLICE_X39Y24         FDRE (Hold_fdre_C_D)         0.070     1.535    Time_display_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 second_tens_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Time_display_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.470%)  route 0.169ns (54.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.556     1.439    clk_IBUF_BUFG
    SLICE_X41Y31         FDRE                                         r  second_tens_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y31         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  second_tens_reg[1]/Q
                         net (fo=1, routed)           0.169     1.749    second_tens_reg_n_0_[1]
    SLICE_X41Y31         FDRE                                         r  Time_display_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.824     1.951    clk_IBUF_BUFG
    SLICE_X41Y31         FDRE                                         r  Time_display_reg[9]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X41Y31         FDRE (Hold_fdre_C_D)         0.070     1.509    Time_display_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 second_ones_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Time_display_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.164ns (49.533%)  route 0.167ns (50.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.556     1.439    clk_IBUF_BUFG
    SLICE_X38Y31         FDRE                                         r  second_ones_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y31         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  second_ones_reg[2]/Q
                         net (fo=1, routed)           0.167     1.770    second_ones[2]
    SLICE_X39Y31         FDRE                                         r  Time_display_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.823     1.950    clk_IBUF_BUFG
    SLICE_X39Y31         FDRE                                         r  Time_display_reg[6]/C
                         clock pessimism             -0.498     1.452    
    SLICE_X39Y31         FDRE (Hold_fdre_C_D)         0.066     1.518    Time_display_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.518    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.820%)  route 0.118ns (32.180%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.563     1.446    clk_IBUF_BUFG
    SLICE_X45Y8          FDRE                                         r  counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y8          FDRE (Prop_fdre_C_Q)         0.141     1.587 r  counter_reg[23]/Q
                         net (fo=17, routed)          0.118     1.705    counter_reg[23]
    SLICE_X45Y8          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.813    counter_reg[20]_i_1_n_4
    SLICE_X45Y8          FDRE                                         r  counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.833     1.960    clk_IBUF_BUFG
    SLICE_X45Y8          FDRE                                         r  counter_reg[23]/C
                         clock pessimism             -0.514     1.446    
    SLICE_X45Y8          FDRE (Hold_fdre_C_D)         0.105     1.551    counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y24   Time_display_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y32   Time_display_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y30   Time_display_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y35   Time_display_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y35   Time_display_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y35   Time_display_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y35   Time_display_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y29   Time_display_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y3    counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y14   counter_decisecond_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y3    counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y5    counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y5    counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y9    counter_decisecond_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y3    counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y8    counter_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y8    counter_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y8    counter_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y8    counter_reg[23]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y32   Time_display_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y35   Time_display_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y35   Time_display_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y35   Time_display_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y35   Time_display_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y31   Time_display_reg[9]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y22   counter_seconds_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y27   counter_seconds_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y27   counter_seconds_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y31   digit_B_reg/C



