{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1543324341809 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543324341825 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 27 09:12:21 2018 " "Processing started: Tue Nov 27 09:12:21 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543324341825 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543324341825 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Processador_v1_uniciclo -c Processador_v1_uniciclo " "Command: quartus_map --read_settings_files=on --write_settings_files=off Processador_v1_uniciclo -c Processador_v1_uniciclo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543324341825 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1543324343294 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1543324343294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoregistradores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoregistradores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BancoRegistradores-behavior " "Found design unit 1: BancoRegistradores-behavior" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543324361589 ""} { "Info" "ISGN_ENTITY_NAME" "1 BancoRegistradores " "Found entity 1: BancoRegistradores" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543324361589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543324361589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-behavior " "Found design unit 1: PC-behavior" {  } { { "PC.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/PC.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543324361605 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/PC.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543324361605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543324361605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadorpc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somadorpc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SomadorPC-behavior " "Found design unit 1: SomadorPC-behavior" {  } { { "SomadorPC.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/SomadorPC.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543324361605 ""} { "Info" "ISGN_ENTITY_NAME" "1 SomadorPC " "Found entity 1: SomadorPC" {  } { { "SomadorPC.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/SomadorPC.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543324361605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543324361605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria_rom2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoria_rom2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoria_ROM2-behavior " "Found design unit 1: memoria_ROM2-behavior" {  } { { "memoria_rom2.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memoria_rom2.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543324361605 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoria_ROM2 " "Found entity 1: memoria_ROM2" {  } { { "memoria_rom2.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memoria_rom2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543324361605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543324361605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadedecontrole.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unidadedecontrole.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UnidadedeControle-behavior " "Found design unit 1: UnidadedeControle-behavior" {  } { { "UnidadedeControle.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/UnidadedeControle.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543324361621 ""} { "Info" "ISGN_ENTITY_NAME" "1 UnidadedeControle " "Found entity 1: UnidadedeControle" {  } { { "UnidadedeControle.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/UnidadedeControle.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543324361621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543324361621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexador2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplexador2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplexador2x1-Multiplexador2x1 " "Found design unit 1: Multiplexador2x1-Multiplexador2x1" {  } { { "Multiplexador2x1.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543324361621 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiplexador2x1 " "Found entity 1: Multiplexador2x1" {  } { { "Multiplexador2x1.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543324361621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543324361621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DataPath-behavior " "Found design unit 1: DataPath-behavior" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543324361621 ""} { "Info" "ISGN_ENTITY_NAME" "1 DataPath " "Found entity 1: DataPath" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543324361621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543324361621 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DataPath " "Elaborating entity \"DataPath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1543324361730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:G1 " "Elaborating entity \"PC\" for hierarchy \"PC:G1\"" {  } { { "DataPath.vhd" "G1" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543324361746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SomadorPC SomadorPC:G2 " "Elaborating entity \"SomadorPC\" for hierarchy \"SomadorPC:G2\"" {  } { { "DataPath.vhd" "G2" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543324361746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoria_ROM2 memoria_ROM2:G3 " "Elaborating entity \"memoria_ROM2\" for hierarchy \"memoria_ROM2:G3\"" {  } { { "DataPath.vhd" "G3" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543324361746 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "ROM memoria_rom2.vhd(24) " "VHDL Signal Declaration warning at memoria_rom2.vhd(24): used explicit default value for signal \"ROM\" because signal was never assigned a value" {  } { { "memoria_rom2.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memoria_rom2.vhd" 24 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1543324361980 "|DataPath|memoria_ROM2:G3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ROM memoria_rom2.vhd(83) " "VHDL Process Statement warning at memoria_rom2.vhd(83): signal \"ROM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memoria_rom2.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memoria_rom2.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543324361980 "|DataPath|memoria_ROM2:G3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "entrada memoria_rom2.vhd(83) " "VHDL Process Statement warning at memoria_rom2.vhd(83): signal \"entrada\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memoria_rom2.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memoria_rom2.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543324361980 "|DataPath|memoria_ROM2:G3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UnidadedeControle UnidadedeControle:G4 " "Elaborating entity \"UnidadedeControle\" for hierarchy \"UnidadedeControle:G4\"" {  } { { "DataPath.vhd" "G4" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543324361980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexador2x1 Multiplexador2x1:G5 " "Elaborating entity \"Multiplexador2x1\" for hierarchy \"Multiplexador2x1:G5\"" {  } { { "DataPath.vhd" "G5" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543324361980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BancoRegistradores BancoRegistradores:G6 " "Elaborating entity \"BancoRegistradores\" for hierarchy \"BancoRegistradores:G6\"" {  } { { "DataPath.vhd" "G6" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543324361980 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Reg BancoRegistradores.vhd(40) " "VHDL Process Statement warning at BancoRegistradores.vhd(40): signal \"Reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543324361980 "|DataPath|BancoRegistradores:G6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LeReg1 BancoRegistradores.vhd(40) " "VHDL Process Statement warning at BancoRegistradores.vhd(40): signal \"LeReg1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543324361980 "|DataPath|BancoRegistradores:G6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Reg BancoRegistradores.vhd(41) " "VHDL Process Statement warning at BancoRegistradores.vhd(41): signal \"Reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543324361980 "|DataPath|BancoRegistradores:G6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LeReg2 BancoRegistradores.vhd(41) " "VHDL Process Statement warning at BancoRegistradores.vhd(41): signal \"LeReg2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543324361980 "|DataPath|BancoRegistradores:G6"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "BancoRegistradores:G6\|Reg " "RAM logic \"BancoRegistradores:G6\|Reg\" is uninferred due to asynchronous read logic" {  } { { "BancoRegistradores.vhd" "Reg" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 22 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1543324363074 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1543324363074 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SaidaPc\[15\] " "Inserted always-enabled tri-state buffer between \"SaidaPc\[15\]\" and its non-tri-state driver." {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 16 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1543324365527 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SaidaPc\[14\] " "Inserted always-enabled tri-state buffer between \"SaidaPc\[14\]\" and its non-tri-state driver." {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 16 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1543324365527 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SaidaPc\[13\] " "Inserted always-enabled tri-state buffer between \"SaidaPc\[13\]\" and its non-tri-state driver." {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 16 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1543324365527 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SaidaPc\[12\] " "Inserted always-enabled tri-state buffer between \"SaidaPc\[12\]\" and its non-tri-state driver." {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 16 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1543324365527 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SaidaPc\[11\] " "Inserted always-enabled tri-state buffer between \"SaidaPc\[11\]\" and its non-tri-state driver." {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 16 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1543324365527 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SaidaPc\[10\] " "Inserted always-enabled tri-state buffer between \"SaidaPc\[10\]\" and its non-tri-state driver." {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 16 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1543324365527 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SaidaPc\[9\] " "Inserted always-enabled tri-state buffer between \"SaidaPc\[9\]\" and its non-tri-state driver." {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 16 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1543324365527 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SaidaPc\[8\] " "Inserted always-enabled tri-state buffer between \"SaidaPc\[8\]\" and its non-tri-state driver." {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 16 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1543324365527 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SaidaPc\[7\] " "Inserted always-enabled tri-state buffer between \"SaidaPc\[7\]\" and its non-tri-state driver." {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 16 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1543324365527 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SaidaPc\[6\] " "Inserted always-enabled tri-state buffer between \"SaidaPc\[6\]\" and its non-tri-state driver." {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 16 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1543324365527 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SaidaPc\[5\] " "Inserted always-enabled tri-state buffer between \"SaidaPc\[5\]\" and its non-tri-state driver." {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 16 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1543324365527 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SaidaPc\[4\] " "Inserted always-enabled tri-state buffer between \"SaidaPc\[4\]\" and its non-tri-state driver." {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 16 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1543324365527 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SaidaPc\[3\] " "Inserted always-enabled tri-state buffer between \"SaidaPc\[3\]\" and its non-tri-state driver." {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 16 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1543324365527 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SaidaPc\[2\] " "Inserted always-enabled tri-state buffer between \"SaidaPc\[2\]\" and its non-tri-state driver." {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 16 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1543324365527 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SaidaPc\[0\] " "Inserted always-enabled tri-state buffer between \"SaidaPc\[0\]\" and its non-tri-state driver." {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 16 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1543324365527 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SaidaPc\[1\] " "Inserted always-enabled tri-state buffer between \"SaidaPc\[1\]\" and its non-tri-state driver." {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 16 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1543324365527 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SomadorToPc\[1\] " "Inserted always-enabled tri-state buffer between \"SomadorToPc\[1\]\" and its non-tri-state driver." {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1543324365527 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SomadorToPc\[2\] " "Inserted always-enabled tri-state buffer between \"SomadorToPc\[2\]\" and its non-tri-state driver." {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1543324365527 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SomadorToPc\[3\] " "Inserted always-enabled tri-state buffer between \"SomadorToPc\[3\]\" and its non-tri-state driver." {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1543324365527 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SomadorToPc\[4\] " "Inserted always-enabled tri-state buffer between \"SomadorToPc\[4\]\" and its non-tri-state driver." {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1543324365527 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SomadorToPc\[5\] " "Inserted always-enabled tri-state buffer between \"SomadorToPc\[5\]\" and its non-tri-state driver." {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1543324365527 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SomadorToPc\[6\] " "Inserted always-enabled tri-state buffer between \"SomadorToPc\[6\]\" and its non-tri-state driver." {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1543324365527 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SomadorToPc\[7\] " "Inserted always-enabled tri-state buffer between \"SomadorToPc\[7\]\" and its non-tri-state driver." {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1543324365527 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SomadorToPc\[8\] " "Inserted always-enabled tri-state buffer between \"SomadorToPc\[8\]\" and its non-tri-state driver." {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1543324365527 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SomadorToPc\[9\] " "Inserted always-enabled tri-state buffer between \"SomadorToPc\[9\]\" and its non-tri-state driver." {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1543324365527 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SomadorToPc\[10\] " "Inserted always-enabled tri-state buffer between \"SomadorToPc\[10\]\" and its non-tri-state driver." {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1543324365527 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SomadorToPc\[11\] " "Inserted always-enabled tri-state buffer between \"SomadorToPc\[11\]\" and its non-tri-state driver." {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1543324365527 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SomadorToPc\[12\] " "Inserted always-enabled tri-state buffer between \"SomadorToPc\[12\]\" and its non-tri-state driver." {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1543324365527 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SomadorToPc\[13\] " "Inserted always-enabled tri-state buffer between \"SomadorToPc\[13\]\" and its non-tri-state driver." {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1543324365527 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SomadorToPc\[14\] " "Inserted always-enabled tri-state buffer between \"SomadorToPc\[14\]\" and its non-tri-state driver." {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1543324365527 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SomadorToPc\[15\] " "Inserted always-enabled tri-state buffer between \"SomadorToPc\[15\]\" and its non-tri-state driver." {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1543324365527 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SaidaRegA\[0\] " "Inserted always-enabled tri-state buffer between \"SaidaRegA\[0\]\" and its non-tri-state driver." {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 19 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1543324365527 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SaidaRegA\[1\] " "Inserted always-enabled tri-state buffer between \"SaidaRegA\[1\]\" and its non-tri-state driver." {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 19 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1543324365527 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SaidaRegA\[2\] " "Inserted always-enabled tri-state buffer between \"SaidaRegA\[2\]\" and its non-tri-state driver." {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 19 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1543324365527 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SaidaRegA\[3\] " "Inserted always-enabled tri-state buffer between \"SaidaRegA\[3\]\" and its non-tri-state driver." {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 19 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1543324365527 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SaidaRegA\[4\] " "Inserted always-enabled tri-state buffer between \"SaidaRegA\[4\]\" and its non-tri-state driver." {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 19 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1543324365527 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SaidaRegA\[5\] " "Inserted always-enabled tri-state buffer between \"SaidaRegA\[5\]\" and its non-tri-state driver." {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 19 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1543324365527 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SaidaRegA\[6\] " "Inserted always-enabled tri-state buffer between \"SaidaRegA\[6\]\" and its non-tri-state driver." {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 19 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1543324365527 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SaidaRegA\[7\] " "Inserted always-enabled tri-state buffer between \"SaidaRegA\[7\]\" and its non-tri-state driver." {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 19 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1543324365527 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SaidaRegA\[8\] " "Inserted always-enabled tri-state buffer between \"SaidaRegA\[8\]\" and its non-tri-state driver." {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 19 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1543324365527 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SaidaRegA\[9\] " "Inserted always-enabled tri-state buffer between \"SaidaRegA\[9\]\" and its non-tri-state driver." {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 19 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1543324365527 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SaidaRegA\[10\] " "Inserted always-enabled tri-state buffer between \"SaidaRegA\[10\]\" and its non-tri-state driver." {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 19 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1543324365527 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SaidaRegA\[11\] " "Inserted always-enabled tri-state buffer between \"SaidaRegA\[11\]\" and its non-tri-state driver." {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 19 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1543324365527 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SaidaRegA\[12\] " "Inserted always-enabled tri-state buffer between \"SaidaRegA\[12\]\" and its non-tri-state driver." {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 19 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1543324365527 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SaidaRegA\[13\] " "Inserted always-enabled tri-state buffer between \"SaidaRegA\[13\]\" and its non-tri-state driver." {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 19 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1543324365527 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SaidaRegA\[14\] " "Inserted always-enabled tri-state buffer between \"SaidaRegA\[14\]\" and its non-tri-state driver." {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 19 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1543324365527 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SaidaRegA\[15\] " "Inserted always-enabled tri-state buffer between \"SaidaRegA\[15\]\" and its non-tri-state driver." {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 19 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1543324365527 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SaidaRegB\[0\] " "Inserted always-enabled tri-state buffer between \"SaidaRegB\[0\]\" and its non-tri-state driver." {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 20 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1543324365527 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SaidaRegB\[1\] " "Inserted always-enabled tri-state buffer between \"SaidaRegB\[1\]\" and its non-tri-state driver." {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 20 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1543324365527 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SaidaRegB\[2\] " "Inserted always-enabled tri-state buffer between \"SaidaRegB\[2\]\" and its non-tri-state driver." {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 20 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1543324365527 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SaidaRegB\[3\] " "Inserted always-enabled tri-state buffer between \"SaidaRegB\[3\]\" and its non-tri-state driver." {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 20 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1543324365527 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SaidaRegB\[4\] " "Inserted always-enabled tri-state buffer between \"SaidaRegB\[4\]\" and its non-tri-state driver." {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 20 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1543324365527 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SaidaRegB\[5\] " "Inserted always-enabled tri-state buffer between \"SaidaRegB\[5\]\" and its non-tri-state driver." {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 20 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1543324365527 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SaidaRegB\[6\] " "Inserted always-enabled tri-state buffer between \"SaidaRegB\[6\]\" and its non-tri-state driver." {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 20 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1543324365527 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SaidaRegB\[7\] " "Inserted always-enabled tri-state buffer between \"SaidaRegB\[7\]\" and its non-tri-state driver." {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 20 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1543324365527 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SaidaRegB\[8\] " "Inserted always-enabled tri-state buffer between \"SaidaRegB\[8\]\" and its non-tri-state driver." {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 20 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1543324365527 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SaidaRegB\[9\] " "Inserted always-enabled tri-state buffer between \"SaidaRegB\[9\]\" and its non-tri-state driver." {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 20 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1543324365527 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SaidaRegB\[10\] " "Inserted always-enabled tri-state buffer between \"SaidaRegB\[10\]\" and its non-tri-state driver." {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 20 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1543324365527 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SaidaRegB\[11\] " "Inserted always-enabled tri-state buffer between \"SaidaRegB\[11\]\" and its non-tri-state driver." {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 20 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1543324365527 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SaidaRegB\[12\] " "Inserted always-enabled tri-state buffer between \"SaidaRegB\[12\]\" and its non-tri-state driver." {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 20 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1543324365527 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SaidaRegB\[13\] " "Inserted always-enabled tri-state buffer between \"SaidaRegB\[13\]\" and its non-tri-state driver." {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 20 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1543324365527 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SaidaRegB\[14\] " "Inserted always-enabled tri-state buffer between \"SaidaRegB\[14\]\" and its non-tri-state driver." {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 20 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1543324365527 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SaidaRegB\[15\] " "Inserted always-enabled tri-state buffer between \"SaidaRegB\[15\]\" and its non-tri-state driver." {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 20 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1543324365527 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "multiplexador_to_writeRegister\[0\] " "Inserted always-enabled tri-state buffer between \"multiplexador_to_writeRegister\[0\]\" and its non-tri-state driver." {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 37 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1543324365527 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "multiplexador_to_writeRegister\[1\] " "Inserted always-enabled tri-state buffer between \"multiplexador_to_writeRegister\[1\]\" and its non-tri-state driver." {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 37 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1543324365527 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "multiplexador_to_writeRegister\[2\] " "Inserted always-enabled tri-state buffer between \"multiplexador_to_writeRegister\[2\]\" and its non-tri-state driver." {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 37 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1543324365527 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1543324365527 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirectional pins are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SaidaPc\[15\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"SaidaPc\[15\]\" is moved to its source" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 16 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1543324365527 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SaidaPc\[14\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"SaidaPc\[14\]\" is moved to its source" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 16 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1543324365527 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SaidaPc\[13\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"SaidaPc\[13\]\" is moved to its source" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 16 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1543324365527 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SaidaPc\[12\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"SaidaPc\[12\]\" is moved to its source" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 16 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1543324365527 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SaidaPc\[11\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"SaidaPc\[11\]\" is moved to its source" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 16 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1543324365527 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SaidaPc\[10\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"SaidaPc\[10\]\" is moved to its source" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 16 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1543324365527 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SaidaPc\[9\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"SaidaPc\[9\]\" is moved to its source" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 16 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1543324365527 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SaidaPc\[8\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"SaidaPc\[8\]\" is moved to its source" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 16 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1543324365527 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SaidaPc\[7\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"SaidaPc\[7\]\" is moved to its source" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 16 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1543324365527 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SaidaPc\[6\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"SaidaPc\[6\]\" is moved to its source" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 16 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1543324365527 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SaidaPc\[5\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"SaidaPc\[5\]\" is moved to its source" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 16 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1543324365527 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SaidaPc\[4\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"SaidaPc\[4\]\" is moved to its source" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 16 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1543324365527 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SaidaPc\[3\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"SaidaPc\[3\]\" is moved to its source" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 16 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1543324365527 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SaidaPc\[2\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"SaidaPc\[2\]\" is moved to its source" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 16 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1543324365527 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SaidaPc\[0\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"SaidaPc\[0\]\" is moved to its source" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 16 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1543324365527 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SaidaPc\[1\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"SaidaPc\[1\]\" is moved to its source" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 16 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1543324365527 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SomadorToPc\[0\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"SomadorToPc\[0\]\" is moved to its source" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 15 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1543324365527 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SomadorToPc\[1\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"SomadorToPc\[1\]\" is moved to its source" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 15 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1543324365527 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SomadorToPc\[2\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"SomadorToPc\[2\]\" is moved to its source" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 15 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1543324365527 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SomadorToPc\[3\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"SomadorToPc\[3\]\" is moved to its source" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 15 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1543324365527 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SomadorToPc\[4\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"SomadorToPc\[4\]\" is moved to its source" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 15 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1543324365527 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SomadorToPc\[5\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"SomadorToPc\[5\]\" is moved to its source" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 15 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1543324365527 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SomadorToPc\[6\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"SomadorToPc\[6\]\" is moved to its source" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 15 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1543324365527 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SomadorToPc\[7\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"SomadorToPc\[7\]\" is moved to its source" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 15 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1543324365527 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SomadorToPc\[8\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"SomadorToPc\[8\]\" is moved to its source" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 15 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1543324365527 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SomadorToPc\[9\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"SomadorToPc\[9\]\" is moved to its source" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 15 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1543324365527 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SomadorToPc\[10\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"SomadorToPc\[10\]\" is moved to its source" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 15 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1543324365527 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SomadorToPc\[11\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"SomadorToPc\[11\]\" is moved to its source" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 15 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1543324365527 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SomadorToPc\[12\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"SomadorToPc\[12\]\" is moved to its source" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 15 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1543324365527 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SomadorToPc\[13\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"SomadorToPc\[13\]\" is moved to its source" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 15 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1543324365527 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SomadorToPc\[14\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"SomadorToPc\[14\]\" is moved to its source" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 15 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1543324365527 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SomadorToPc\[15\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"SomadorToPc\[15\]\" is moved to its source" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 15 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1543324365527 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "multiplexador_to_writeRegister\[0\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"multiplexador_to_writeRegister\[0\]\" is moved to its source" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 37 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1543324365527 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "multiplexador_to_writeRegister\[1\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"multiplexador_to_writeRegister\[1\]\" is moved to its source" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 37 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1543324365527 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "multiplexador_to_writeRegister\[2\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"multiplexador_to_writeRegister\[2\]\" is moved to its source" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 37 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1543324365527 ""}  } {  } 0 13060 "One or more bidirectional pins are fed by always enabled tri-state buffers" 0 0 "Analysis & Synthesis" 0 -1 1543324365527 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "SaidaPc\[0\]~synth " "Node \"SaidaPc\[0\]~synth\"" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543324365605 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SomadorToPc\[1\]~synth " "Node \"SomadorToPc\[1\]~synth\"" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543324365605 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SomadorToPc\[2\]~synth " "Node \"SomadorToPc\[2\]~synth\"" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543324365605 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SomadorToPc\[3\]~synth " "Node \"SomadorToPc\[3\]~synth\"" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543324365605 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SomadorToPc\[4\]~synth " "Node \"SomadorToPc\[4\]~synth\"" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543324365605 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SomadorToPc\[5\]~synth " "Node \"SomadorToPc\[5\]~synth\"" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543324365605 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SomadorToPc\[6\]~synth " "Node \"SomadorToPc\[6\]~synth\"" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543324365605 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SomadorToPc\[7\]~synth " "Node \"SomadorToPc\[7\]~synth\"" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543324365605 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SomadorToPc\[8\]~synth " "Node \"SomadorToPc\[8\]~synth\"" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543324365605 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SomadorToPc\[9\]~synth " "Node \"SomadorToPc\[9\]~synth\"" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543324365605 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SomadorToPc\[10\]~synth " "Node \"SomadorToPc\[10\]~synth\"" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543324365605 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SomadorToPc\[11\]~synth " "Node \"SomadorToPc\[11\]~synth\"" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543324365605 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SomadorToPc\[12\]~synth " "Node \"SomadorToPc\[12\]~synth\"" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543324365605 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SomadorToPc\[13\]~synth " "Node \"SomadorToPc\[13\]~synth\"" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543324365605 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SomadorToPc\[14\]~synth " "Node \"SomadorToPc\[14\]~synth\"" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543324365605 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SomadorToPc\[15\]~synth " "Node \"SomadorToPc\[15\]~synth\"" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543324365605 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SaidaPc\[0\]~synth " "Node \"SaidaPc\[0\]~synth\"" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543324365605 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SaidaPc\[1\]~synth " "Node \"SaidaPc\[1\]~synth\"" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543324365605 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SaidaPc\[2\]~synth " "Node \"SaidaPc\[2\]~synth\"" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543324365605 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SaidaPc\[3\]~synth " "Node \"SaidaPc\[3\]~synth\"" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543324365605 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SaidaPc\[4\]~synth " "Node \"SaidaPc\[4\]~synth\"" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543324365605 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SaidaPc\[5\]~synth " "Node \"SaidaPc\[5\]~synth\"" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543324365605 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SaidaPc\[6\]~synth " "Node \"SaidaPc\[6\]~synth\"" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543324365605 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SaidaPc\[7\]~synth " "Node \"SaidaPc\[7\]~synth\"" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543324365605 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SaidaPc\[8\]~synth " "Node \"SaidaPc\[8\]~synth\"" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543324365605 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SaidaPc\[9\]~synth " "Node \"SaidaPc\[9\]~synth\"" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543324365605 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SaidaPc\[10\]~synth " "Node \"SaidaPc\[10\]~synth\"" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543324365605 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SaidaPc\[11\]~synth " "Node \"SaidaPc\[11\]~synth\"" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543324365605 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SaidaPc\[12\]~synth " "Node \"SaidaPc\[12\]~synth\"" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543324365605 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SaidaPc\[13\]~synth " "Node \"SaidaPc\[13\]~synth\"" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543324365605 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SaidaPc\[14\]~synth " "Node \"SaidaPc\[14\]~synth\"" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543324365605 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SaidaPc\[15\]~synth " "Node \"SaidaPc\[15\]~synth\"" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543324365605 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SaidaRegA\[0\]~synth " "Node \"SaidaRegA\[0\]~synth\"" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 19 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543324365605 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SaidaRegA\[1\]~synth " "Node \"SaidaRegA\[1\]~synth\"" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 19 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543324365605 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SaidaRegA\[2\]~synth " "Node \"SaidaRegA\[2\]~synth\"" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 19 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543324365605 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SaidaRegA\[3\]~synth " "Node \"SaidaRegA\[3\]~synth\"" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 19 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543324365605 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SaidaRegA\[4\]~synth " "Node \"SaidaRegA\[4\]~synth\"" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 19 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543324365605 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SaidaRegA\[5\]~synth " "Node \"SaidaRegA\[5\]~synth\"" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 19 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543324365605 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SaidaRegA\[6\]~synth " "Node \"SaidaRegA\[6\]~synth\"" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 19 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543324365605 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SaidaRegA\[7\]~synth " "Node \"SaidaRegA\[7\]~synth\"" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 19 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543324365605 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SaidaRegA\[8\]~synth " "Node \"SaidaRegA\[8\]~synth\"" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 19 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543324365605 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SaidaRegA\[9\]~synth " "Node \"SaidaRegA\[9\]~synth\"" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 19 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543324365605 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SaidaRegA\[10\]~synth " "Node \"SaidaRegA\[10\]~synth\"" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 19 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543324365605 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SaidaRegA\[11\]~synth " "Node \"SaidaRegA\[11\]~synth\"" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 19 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543324365605 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SaidaRegA\[12\]~synth " "Node \"SaidaRegA\[12\]~synth\"" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 19 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543324365605 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SaidaRegA\[13\]~synth " "Node \"SaidaRegA\[13\]~synth\"" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 19 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543324365605 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SaidaRegA\[14\]~synth " "Node \"SaidaRegA\[14\]~synth\"" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 19 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543324365605 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SaidaRegA\[15\]~synth " "Node \"SaidaRegA\[15\]~synth\"" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 19 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543324365605 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SaidaRegB\[0\]~synth " "Node \"SaidaRegB\[0\]~synth\"" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 20 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543324365605 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SaidaRegB\[1\]~synth " "Node \"SaidaRegB\[1\]~synth\"" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 20 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543324365605 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SaidaRegB\[2\]~synth " "Node \"SaidaRegB\[2\]~synth\"" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 20 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543324365605 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SaidaRegB\[3\]~synth " "Node \"SaidaRegB\[3\]~synth\"" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 20 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543324365605 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SaidaRegB\[4\]~synth " "Node \"SaidaRegB\[4\]~synth\"" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 20 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543324365605 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SaidaRegB\[5\]~synth " "Node \"SaidaRegB\[5\]~synth\"" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 20 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543324365605 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SaidaRegB\[6\]~synth " "Node \"SaidaRegB\[6\]~synth\"" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 20 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543324365605 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SaidaRegB\[7\]~synth " "Node \"SaidaRegB\[7\]~synth\"" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 20 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543324365605 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SaidaRegB\[8\]~synth " "Node \"SaidaRegB\[8\]~synth\"" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 20 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543324365605 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SaidaRegB\[9\]~synth " "Node \"SaidaRegB\[9\]~synth\"" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 20 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543324365605 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SaidaRegB\[10\]~synth " "Node \"SaidaRegB\[10\]~synth\"" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 20 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543324365605 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SaidaRegB\[11\]~synth " "Node \"SaidaRegB\[11\]~synth\"" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 20 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543324365605 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SaidaRegB\[12\]~synth " "Node \"SaidaRegB\[12\]~synth\"" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 20 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543324365605 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SaidaRegB\[13\]~synth " "Node \"SaidaRegB\[13\]~synth\"" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 20 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543324365605 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SaidaRegB\[14\]~synth " "Node \"SaidaRegB\[14\]~synth\"" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 20 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543324365605 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SaidaRegB\[15\]~synth " "Node \"SaidaRegB\[15\]~synth\"" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 20 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543324365605 ""} { "Warning" "WMLS_MLS_NODE_NAME" "multiplexador_to_writeRegister\[0\]~synth " "Node \"multiplexador_to_writeRegister\[0\]~synth\"" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543324365605 ""} { "Warning" "WMLS_MLS_NODE_NAME" "multiplexador_to_writeRegister\[1\]~synth " "Node \"multiplexador_to_writeRegister\[1\]~synth\"" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543324365605 ""} { "Warning" "WMLS_MLS_NODE_NAME" "multiplexador_to_writeRegister\[2\]~synth " "Node \"multiplexador_to_writeRegister\[2\]~synth\"" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543324365605 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1543324365605 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1543324365777 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1543324366370 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543324366370 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "468 " "Implemented 468 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1543324366464 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1543324366464 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "110 " "Implemented 110 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1543324366464 ""} { "Info" "ICUT_CUT_TM_LCELLS" "325 " "Implemented 325 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1543324366464 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1543324366464 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 143 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 143 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4916 " "Peak virtual memory: 4916 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543324366480 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 27 09:12:46 2018 " "Processing ended: Tue Nov 27 09:12:46 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543324366480 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543324366480 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:49 " "Total CPU time (on all processors): 00:00:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543324366480 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543324366480 ""}
