Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date              : Tue Jul  2 00:10:19 2024
| Host              : joseantonio-Legion-5-15IAH7H running 64-bit Ubuntu 22.04.4 LTS
| Command           : report_clock_utilization -file fpga_clock_utilization_routed.rpt
| Design            : fpga
| Device            : xcu200-fsgd2104
| Speed File        : -2  PRODUCTION 1.28 03-30-2022
| Temperature Grade : E
| Design State      : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Global Clock Resources
3. Global Clock Source Details
4. Local Clock Details
5. Clock Regions : Clock Primitives
6. Clock Regions : Load Primitives
7. Clock Regions : Global Clock Summary
8. Clock Regions : Routing Resource Utilization
9. Device Cell Placement Summary for Global Clock g0
10. Device Cell Placement Summary for Global Clock g1
11. Device Cell Placement Summary for Global Clock g2
12. Device Cell Placement Summary for Global Clock g3
13. Device Cell Placement Summary for Global Clock g4
14. Device Cell Placement Summary for Global Clock g5
15. Device Cell Placement Summary for Global Clock g6
16. Device Cell Placement Summary for Global Clock g7
17. Device Cell Placement Summary for Global Clock g8
18. Device Cell Placement Summary for Global Clock g9
19. Device Cell Placement Summary for Global Clock g10
20. Device Cell Placement Summary for Global Clock g11
21. Device Cell Placement Summary for Global Clock g12
22. Device Cell Placement Summary for Global Clock g13
23. Device Cell Placement Summary for Global Clock g14
24. Device Cell Placement Summary for Global Clock g15
25. Device Cell Placement Summary for Global Clock g16
26. Device Cell Placement Summary for Global Clock g17
27. Device Cell Placement Summary for Global Clock g18
28. Clock Region Cell Placement per Global Clock: Region X3Y6
29. Clock Region Cell Placement per Global Clock: Region X2Y9
30. Clock Region Cell Placement per Global Clock: Region X4Y10
31. Clock Region Cell Placement per Global Clock: Region X5Y10
32. Clock Region Cell Placement per Global Clock: Region X4Y11
33. Clock Region Cell Placement per Global Clock: Region X5Y11
34. Clock Region Cell Placement per Global Clock: Region X4Y12
35. Clock Region Cell Placement per Global Clock: Region X5Y12
36. Clock Region Cell Placement per Global Clock: Region X5Y13

1. Clock Primitive Utilization
------------------------------

+------------+------+-----------+-----+--------------+--------+
| Type       | Used | Available | LOC | Clock Region | Pblock |
+------------+------+-----------+-----+--------------+--------+
| BUFGCE     |    2 |       720 |   0 |            0 |      0 |
| BUFGCE_DIV |    0 |       120 |   0 |            0 |      0 |
| BUFGCTRL   |    0 |       240 |   0 |            0 |      0 |
| BUFG_GT    |   17 |       720 |   0 |            0 |      0 |
| MMCM       |    1 |        30 |   0 |            0 |      0 |
| PLL        |    0 |        60 |   0 |            0 |      0 |
+------------+------+-----------+-----+--------------+--------+


2. Global Clock Resources
-------------------------

+-----------+-----------+-----------------+------------+----------------+--------------+-------+-------------------+------------------+-------------------+-------------+-----------------+--------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Source Id | Driver Type/Pin | Constraint | Site           | Clock Region | Root  | Clock Delay Group | Clock Low Fanout | Load Clock Region | Clock Loads | Non-Clock Loads | Clock Period | Clock                            | Driver Pin                                                                                                                                                                                                                                                                      | Net                                                                                                                                                                                                                                                             |
+-----------+-----------+-----------------+------------+----------------+--------------+-------+-------------------+------------------+-------------------+-------------+-----------------+--------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | src0      | BUFG_GT/O       | None       | BUFG_GT_X1Y291 | X5Y12        | X4Y11 |                   |                  |                 4 |        4583 |               0 |        6.400 | gtwiz_userclk_tx_srcclk_out[0]   | qsfp0_phy_inst/phy1.eth_xcvr_phy_1/xcvr.eth_xcvr_gt_full_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O       | qsfp0_phy_inst/phy1.eth_xcvr_phy_1/xcvr.eth_xcvr_gt_full_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]       |
| g1        | src1      | BUFGCE/O        | None       | BUFGCE_X0Y225  | X2Y9         | X4Y11 |                   |                  |                 4 |        1496 |               0 |        8.000 | clk_125mhz_mmcm_out              | clk_125mhz_bufg_inst/O                                                                                                                                                                                                                                                          | clk_125mhz_int                                                                                                                                                                                                                                                  |
| g2        | src2      | BUFG_GT/O       | None       | BUFG_GT_X1Y294 | X5Y12        | X5Y11 |                   |                  |                 2 |         754 |               0 |        6.400 | gtwiz_userclk_rx_srcclk_out[0]   | qsfp0_phy_inst/phy1.eth_xcvr_phy_1/xcvr.eth_xcvr_gt_full_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O       | qsfp0_phy_inst/phy1.eth_xcvr_phy_1/xcvr.eth_xcvr_gt_full_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]       |
| g3        | src3      | BUFG_GT/O       | None       | BUFG_GT_X1Y295 | X5Y12        | X5Y12 |                   |                  |                 1 |         318 |               0 |        6.400 | gtwiz_userclk_rx_srcclk_out[0]_1 | qsfp0_phy_inst/phy2.eth_xcvr_phy_2/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O | qsfp0_phy_inst/phy2.eth_xcvr_phy_2/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] |
| g4        | src4      | BUFG_GT/O       | None       | BUFG_GT_X1Y300 | X5Y12        | X5Y12 |                   |                  |                 1 |         318 |               0 |        6.400 | gtwiz_userclk_rx_srcclk_out[0]_2 | qsfp0_phy_inst/phy3.eth_xcvr_phy_3/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O | qsfp0_phy_inst/phy3.eth_xcvr_phy_3/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] |
| g5        | src5      | BUFG_GT/O       | None       | BUFG_GT_X1Y309 | X5Y12        | X5Y12 |                   |                  |                 1 |         318 |               0 |        6.400 | gtwiz_userclk_rx_srcclk_out[0]_3 | qsfp0_phy_inst/phy4.eth_xcvr_phy_4/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O | qsfp0_phy_inst/phy4.eth_xcvr_phy_4/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] |
| g6        | src6      | BUFG_GT/O       | None       | BUFG_GT_X1Y272 | X5Y11        | X5Y10 |                   |                  |                 2 |         318 |               0 |        6.400 | gtwiz_userclk_rx_srcclk_out[0]_4 | qsfp1_phy_inst/phy1.eth_xcvr_phy_1/xcvr.eth_xcvr_gt_full_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O       | qsfp1_phy_inst/phy1.eth_xcvr_phy_1/xcvr.eth_xcvr_gt_full_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]       |
| g7        | src7      | BUFG_GT/O       | None       | BUFG_GT_X1Y279 | X5Y11        | X5Y11 |                   |                  |                 1 |         318 |               0 |        6.400 | gtwiz_userclk_rx_srcclk_out[0]_5 | qsfp1_phy_inst/phy2.eth_xcvr_phy_2/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O | qsfp1_phy_inst/phy2.eth_xcvr_phy_2/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] |
| g8        | src8      | BUFG_GT/O       | None       | BUFG_GT_X1Y274 | X5Y11        | X5Y11 |                   |                  |                 1 |         318 |               0 |        6.400 | gtwiz_userclk_rx_srcclk_out[0]_6 | qsfp1_phy_inst/phy3.eth_xcvr_phy_3/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O | qsfp1_phy_inst/phy3.eth_xcvr_phy_3/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] |
| g9        | src9      | BUFG_GT/O       | None       | BUFG_GT_X1Y284 | X5Y11        | X5Y11 |                   |                  |                 1 |         318 |               0 |        6.400 | gtwiz_userclk_rx_srcclk_out[0]_7 | qsfp1_phy_inst/phy4.eth_xcvr_phy_4/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O | qsfp1_phy_inst/phy4.eth_xcvr_phy_4/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] |
| g10       | src10     | BUFG_GT/O       | None       | BUFG_GT_X1Y288 | X5Y12        | X5Y12 |                   |                  |                 1 |         258 |               0 |        6.400 | gtwiz_userclk_tx_srcclk_out[0]_1 | qsfp0_phy_inst/phy2.eth_xcvr_phy_2/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O | qsfp0_phy_inst/phy2.eth_xcvr_phy_2/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] |
| g11       | src11     | BUFG_GT/O       | None       | BUFG_GT_X1Y310 | X5Y12        | X5Y12 |                   |                  |                 1 |         258 |               0 |        6.400 | gtwiz_userclk_tx_srcclk_out[0]_2 | qsfp0_phy_inst/phy3.eth_xcvr_phy_3/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O | qsfp0_phy_inst/phy3.eth_xcvr_phy_3/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] |
| g12       | src12     | BUFG_GT/O       | None       | BUFG_GT_X1Y290 | X5Y12        | X5Y12 |                   |                  |                 2 |         258 |               0 |        6.400 | gtwiz_userclk_tx_srcclk_out[0]_3 | qsfp0_phy_inst/phy4.eth_xcvr_phy_4/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O | qsfp0_phy_inst/phy4.eth_xcvr_phy_4/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] |
| g13       | src13     | BUFG_GT/O       | None       | BUFG_GT_X1Y287 | X5Y11        | X5Y10 |                   |                  |                 2 |         258 |               0 |        6.400 | gtwiz_userclk_tx_srcclk_out[0]_4 | qsfp1_phy_inst/phy1.eth_xcvr_phy_1/xcvr.eth_xcvr_gt_full_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O       | qsfp1_phy_inst/phy1.eth_xcvr_phy_1/xcvr.eth_xcvr_gt_full_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]       |
| g14       | src14     | BUFG_GT/O       | None       | BUFG_GT_X1Y275 | X5Y11        | X5Y11 |                   |                  |                 1 |         258 |               0 |        6.400 | gtwiz_userclk_tx_srcclk_out[0]_5 | qsfp1_phy_inst/phy2.eth_xcvr_phy_2/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O | qsfp1_phy_inst/phy2.eth_xcvr_phy_2/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] |
| g15       | src15     | BUFG_GT/O       | None       | BUFG_GT_X1Y269 | X5Y11        | X5Y11 |                   |                  |                 1 |         258 |               0 |        6.400 | gtwiz_userclk_tx_srcclk_out[0]_6 | qsfp1_phy_inst/phy3.eth_xcvr_phy_3/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O | qsfp1_phy_inst/phy3.eth_xcvr_phy_3/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] |
| g16       | src16     | BUFG_GT/O       | None       | BUFG_GT_X1Y268 | X5Y11        | X5Y11 |                   |                  |                 1 |         258 |               0 |        6.400 | gtwiz_userclk_tx_srcclk_out[0]_7 | qsfp1_phy_inst/phy4.eth_xcvr_phy_4/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O | qsfp1_phy_inst/phy4.eth_xcvr_phy_4/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] |
| g17       | src17     | BUFGCE/O        | None       | BUFGCE_X1Y145  | X4Y6         | X3Y6  |                   |                  |                 1 |          12 |               0 |              |                                  | cfgmclk_bufg_inst/O                                                                                                                                                                                                                                                             | cfgmclk_int                                                                                                                                                                                                                                                     |
| g18       | src18     | BUFG_GT/O       | None       | BUFG_GT_X1Y305 | X5Y12        | X2Y9  | n/a               |                  |                 1 |           0 |               1 |        6.206 | qsfp0_mgt_refclk_1               | bufg_gt_refclk_inst/O                                                                                                                                                                                                                                                           | clk_161mhz_ref_int                                                                                                                                                                                                                                              |
+-----------+-----------+-----------------+------------+----------------+--------------+-------+-------------------+------------------+-------------------+-------------+-----------------+--------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads


3. Global Clock Source Details
------------------------------

+-----------+-----------+------------------------+---------------------+---------------------+--------------+-------------+-----------------+---------------------+----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source Id | Global Id | Driver Type/Pin        | Constraint          | Site                | Clock Region | Clock Loads | Non-Clock Loads | Source Clock Period | Source Clock                     | Driver Pin                                                                                                                                                                                                                                                                                                                 | Net                                                                                                                                                                                                                                                                          |
+-----------+-----------+------------------------+---------------------+---------------------+--------------+-------------+-----------------+---------------------+----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| src0      | g0        | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y48 | GTYE4_CHANNEL_X1Y48 | X5Y12        |           2 |               0 |               6.400 | gtwiz_userclk_tx_srcclk_out[0]   | qsfp0_phy_inst/phy1.eth_xcvr_phy_1/xcvr.eth_xcvr_gt_full_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK       | qsfp0_phy_inst/phy1.eth_xcvr_phy_1/xcvr.eth_xcvr_gt_full_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtwiz_userclk_tx_srcclk_out[0]       |
| src1      | g1        | MMCME4_ADV/CLKOUT0     | None                | MMCM_X0Y9           | X2Y9         |           1 |               0 |               8.000 | clk_125mhz_mmcm_out              | clk_mmcm_inst/CLKOUT0                                                                                                                                                                                                                                                                                                      | clk_125mhz_mmcm_out                                                                                                                                                                                                                                                          |
| src2      | g2        | GTYE4_CHANNEL/RXOUTCLK | GTYE4_CHANNEL_X1Y48 | GTYE4_CHANNEL_X1Y48 | X5Y12        |           2 |               0 |               6.400 | gtwiz_userclk_rx_srcclk_out[0]   | qsfp0_phy_inst/phy1.eth_xcvr_phy_1/xcvr.eth_xcvr_gt_full_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK       | qsfp0_phy_inst/phy1.eth_xcvr_phy_1/xcvr.eth_xcvr_gt_full_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtwiz_userclk_rx_srcclk_out[0]       |
| src3      | g3        | GTYE4_CHANNEL/RXOUTCLK | GTYE4_CHANNEL_X1Y49 | GTYE4_CHANNEL_X1Y49 | X5Y12        |           2 |               0 |               6.400 | gtwiz_userclk_rx_srcclk_out[0]_1 | qsfp0_phy_inst/phy2.eth_xcvr_phy_2/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK | qsfp0_phy_inst/phy2.eth_xcvr_phy_2/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtwiz_userclk_rx_srcclk_out[0] |
| src4      | g4        | GTYE4_CHANNEL/RXOUTCLK | GTYE4_CHANNEL_X1Y50 | GTYE4_CHANNEL_X1Y50 | X5Y12        |           2 |               0 |               6.400 | gtwiz_userclk_rx_srcclk_out[0]_2 | qsfp0_phy_inst/phy3.eth_xcvr_phy_3/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK | qsfp0_phy_inst/phy3.eth_xcvr_phy_3/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtwiz_userclk_rx_srcclk_out[0] |
| src5      | g5        | GTYE4_CHANNEL/RXOUTCLK | GTYE4_CHANNEL_X1Y51 | GTYE4_CHANNEL_X1Y51 | X5Y12        |           2 |               0 |               6.400 | gtwiz_userclk_rx_srcclk_out[0]_3 | qsfp0_phy_inst/phy4.eth_xcvr_phy_4/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK | qsfp0_phy_inst/phy4.eth_xcvr_phy_4/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtwiz_userclk_rx_srcclk_out[0] |
| src6      | g6        | GTYE4_CHANNEL/RXOUTCLK | GTYE4_CHANNEL_X1Y44 | GTYE4_CHANNEL_X1Y44 | X5Y11        |           2 |               0 |               6.400 | gtwiz_userclk_rx_srcclk_out[0]_4 | qsfp1_phy_inst/phy1.eth_xcvr_phy_1/xcvr.eth_xcvr_gt_full_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK       | qsfp1_phy_inst/phy1.eth_xcvr_phy_1/xcvr.eth_xcvr_gt_full_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtwiz_userclk_rx_srcclk_out[0]       |
| src7      | g7        | GTYE4_CHANNEL/RXOUTCLK | GTYE4_CHANNEL_X1Y45 | GTYE4_CHANNEL_X1Y45 | X5Y11        |           2 |               0 |               6.400 | gtwiz_userclk_rx_srcclk_out[0]_5 | qsfp1_phy_inst/phy2.eth_xcvr_phy_2/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK | qsfp1_phy_inst/phy2.eth_xcvr_phy_2/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtwiz_userclk_rx_srcclk_out[0] |
| src8      | g8        | GTYE4_CHANNEL/RXOUTCLK | GTYE4_CHANNEL_X1Y46 | GTYE4_CHANNEL_X1Y46 | X5Y11        |           2 |               0 |               6.400 | gtwiz_userclk_rx_srcclk_out[0]_6 | qsfp1_phy_inst/phy3.eth_xcvr_phy_3/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK | qsfp1_phy_inst/phy3.eth_xcvr_phy_3/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtwiz_userclk_rx_srcclk_out[0] |
| src9      | g9        | GTYE4_CHANNEL/RXOUTCLK | GTYE4_CHANNEL_X1Y47 | GTYE4_CHANNEL_X1Y47 | X5Y11        |           2 |               0 |               6.400 | gtwiz_userclk_rx_srcclk_out[0]_7 | qsfp1_phy_inst/phy4.eth_xcvr_phy_4/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK | qsfp1_phy_inst/phy4.eth_xcvr_phy_4/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtwiz_userclk_rx_srcclk_out[0] |
| src10     | g10       | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y49 | GTYE4_CHANNEL_X1Y49 | X5Y12        |           2 |               0 |               6.400 | gtwiz_userclk_tx_srcclk_out[0]_1 | qsfp0_phy_inst/phy2.eth_xcvr_phy_2/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | qsfp0_phy_inst/phy2.eth_xcvr_phy_2/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtwiz_userclk_tx_srcclk_out[0] |
| src11     | g11       | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y50 | GTYE4_CHANNEL_X1Y50 | X5Y12        |           2 |               0 |               6.400 | gtwiz_userclk_tx_srcclk_out[0]_2 | qsfp0_phy_inst/phy3.eth_xcvr_phy_3/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | qsfp0_phy_inst/phy3.eth_xcvr_phy_3/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtwiz_userclk_tx_srcclk_out[0] |
| src12     | g12       | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y51 | GTYE4_CHANNEL_X1Y51 | X5Y12        |           2 |               0 |               6.400 | gtwiz_userclk_tx_srcclk_out[0]_3 | qsfp0_phy_inst/phy4.eth_xcvr_phy_4/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | qsfp0_phy_inst/phy4.eth_xcvr_phy_4/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtwiz_userclk_tx_srcclk_out[0] |
| src13     | g13       | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y44 | GTYE4_CHANNEL_X1Y44 | X5Y11        |           2 |               0 |               6.400 | gtwiz_userclk_tx_srcclk_out[0]_4 | qsfp1_phy_inst/phy1.eth_xcvr_phy_1/xcvr.eth_xcvr_gt_full_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK       | qsfp1_phy_inst/phy1.eth_xcvr_phy_1/xcvr.eth_xcvr_gt_full_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtwiz_userclk_tx_srcclk_out[0]       |
| src14     | g14       | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y45 | GTYE4_CHANNEL_X1Y45 | X5Y11        |           2 |               0 |               6.400 | gtwiz_userclk_tx_srcclk_out[0]_5 | qsfp1_phy_inst/phy2.eth_xcvr_phy_2/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | qsfp1_phy_inst/phy2.eth_xcvr_phy_2/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtwiz_userclk_tx_srcclk_out[0] |
| src15     | g15       | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y46 | GTYE4_CHANNEL_X1Y46 | X5Y11        |           2 |               0 |               6.400 | gtwiz_userclk_tx_srcclk_out[0]_6 | qsfp1_phy_inst/phy3.eth_xcvr_phy_3/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | qsfp1_phy_inst/phy3.eth_xcvr_phy_3/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtwiz_userclk_tx_srcclk_out[0] |
| src16     | g16       | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y47 | GTYE4_CHANNEL_X1Y47 | X5Y11        |           2 |               0 |               6.400 | gtwiz_userclk_tx_srcclk_out[0]_7 | qsfp1_phy_inst/phy4.eth_xcvr_phy_4/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | qsfp1_phy_inst/phy4.eth_xcvr_phy_4/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtwiz_userclk_tx_srcclk_out[0] |
| src17     | g17       | STARTUPE3/CFGMCLK      | None                | CONFIG_SITE_X0Y1    | X5Y6         |           1 |               0 |                     |                                  | startupe3_inst/CFGMCLK                                                                                                                                                                                                                                                                                                     | cfgmclk                                                                                                                                                                                                                                                                      |
| src18     | g18       | IBUFDS_GTE4/ODIV2      | GTYE4_COMMON_X1Y12  | GTYE4_COMMON_X1Y12  | X5Y12        |           2 |               0 |               6.206 | qsfp0_mgt_refclk_1               | ibufds_gte4_qsfp0_mgt_refclk_1_inst/ODIV2                                                                                                                                                                                                                                                                                  | qsfp0_mgt_refclk_1_int                                                                                                                                                                                                                                                       |
+-----------+-----------+------------------------+---------------------+---------------------+--------------+-------------+-----------------+---------------------+----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads


4. Local Clock Details
----------------------

+----------+---------------------------+---------------------+-----------------------------------+--------------+-------------+-----------------+--------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Local Id | Driver Type/Pin           | Constraint          | Site/BEL                          | Clock Region | Clock Loads | Non-Clock Loads | Clock Period | Clock                | Driver Pin                                                                                                                                                                                                                                                                                                                    | Net                                                                                                                                                                                                                                                              |
+----------+---------------------------+---------------------+-----------------------------------+--------------+-------------+-----------------+--------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| 0        | GTYE4_CHANNEL/TXOUTCLKPCS | GTYE4_CHANNEL_X1Y48 | GTYE4_CHANNEL_X1Y48/GTYE4_CHANNEL | X5Y12        |          15 |               0 |        6.206 | txoutclkpcs_out[0]   | qsfp0_phy_inst/phy1.eth_xcvr_phy_1/xcvr.eth_xcvr_gt_full_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS       | qsfp0_phy_inst/phy1.eth_xcvr_phy_1/xcvr.eth_xcvr_gt_full_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclkpcs_out[0]       |
| 1        | GTYE4_CHANNEL/TXOUTCLKPCS | GTYE4_CHANNEL_X1Y49 | GTYE4_CHANNEL_X1Y49/GTYE4_CHANNEL | X5Y12        |          15 |               0 |        6.206 | txoutclkpcs_out[0]_1 | qsfp0_phy_inst/phy2.eth_xcvr_phy_2/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS | qsfp0_phy_inst/phy2.eth_xcvr_phy_2/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclkpcs_out[0] |
| 2        | GTYE4_CHANNEL/TXOUTCLKPCS | GTYE4_CHANNEL_X1Y50 | GTYE4_CHANNEL_X1Y50/GTYE4_CHANNEL | X5Y12        |          15 |               0 |        6.206 | txoutclkpcs_out[0]_2 | qsfp0_phy_inst/phy3.eth_xcvr_phy_3/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS | qsfp0_phy_inst/phy3.eth_xcvr_phy_3/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclkpcs_out[0] |
| 3        | GTYE4_CHANNEL/TXOUTCLKPCS | GTYE4_CHANNEL_X1Y51 | GTYE4_CHANNEL_X1Y51/GTYE4_CHANNEL | X5Y12        |          15 |               0 |        6.206 | txoutclkpcs_out[0]_3 | qsfp0_phy_inst/phy4.eth_xcvr_phy_4/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS | qsfp0_phy_inst/phy4.eth_xcvr_phy_4/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclkpcs_out[0] |
| 4        | GTYE4_CHANNEL/TXOUTCLKPCS | GTYE4_CHANNEL_X1Y44 | GTYE4_CHANNEL_X1Y44/GTYE4_CHANNEL | X5Y11        |          15 |               0 |        6.206 | txoutclkpcs_out[0]_4 | qsfp1_phy_inst/phy1.eth_xcvr_phy_1/xcvr.eth_xcvr_gt_full_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS       | qsfp1_phy_inst/phy1.eth_xcvr_phy_1/xcvr.eth_xcvr_gt_full_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclkpcs_out[0]       |
| 5        | GTYE4_CHANNEL/TXOUTCLKPCS | GTYE4_CHANNEL_X1Y45 | GTYE4_CHANNEL_X1Y45/GTYE4_CHANNEL | X5Y11        |          15 |               0 |        6.206 | txoutclkpcs_out[0]_5 | qsfp1_phy_inst/phy2.eth_xcvr_phy_2/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS | qsfp1_phy_inst/phy2.eth_xcvr_phy_2/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclkpcs_out[0] |
| 6        | GTYE4_CHANNEL/TXOUTCLKPCS | GTYE4_CHANNEL_X1Y46 | GTYE4_CHANNEL_X1Y46/GTYE4_CHANNEL | X5Y11        |          15 |               0 |        6.206 | txoutclkpcs_out[0]_6 | qsfp1_phy_inst/phy3.eth_xcvr_phy_3/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS | qsfp1_phy_inst/phy3.eth_xcvr_phy_3/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclkpcs_out[0] |
| 7        | GTYE4_CHANNEL/TXOUTCLKPCS | GTYE4_CHANNEL_X1Y47 | GTYE4_CHANNEL_X1Y47/GTYE4_CHANNEL | X5Y11        |          15 |               0 |        6.206 | txoutclkpcs_out[0]_7 | qsfp1_phy_inst/phy4.eth_xcvr_phy_4/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS | qsfp1_phy_inst/phy4.eth_xcvr_phy_4/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclkpcs_out[0] |
+----------+---------------------------+---------------------+-----------------------------------+--------------+-------------+-----------------+--------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Local Clocks in this context represents only clocks driven by non-global buffers
** Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
*** Non-Clock Loads column represents cell count of non-clock pin loads


5. Clock Regions : Clock Primitives
-----------------------------------

+-------------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+
|                   |  Global Clock |     BUFGCE    |   BUFGCE_DIV  |    BUFGCTRL   |    BUFG_GT    |      MMCM     |      PLL      |
+-------------------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+
| Clock Region Name | Used  | Avail | Used  | Avail | Used  | Avail | Used  | Avail | Used  | Avail | Used  | Avail | Used  | Avail |
+-------------------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+
| X0Y0              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y0              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y0              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X3Y0              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y0              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X5Y0              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y1              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y1              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y1              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X3Y1              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y1              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X5Y1              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y2              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y2              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y2              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X3Y2              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y2              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X5Y2              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y3              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y3              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y3              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X3Y3              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y3              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X5Y3              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y4              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y4              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y4              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X3Y4              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y4              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X5Y4              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y5              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y5              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y5              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X3Y5              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y5              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X5Y5              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y6              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y6              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y6              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X3Y6              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y6              |     0 |    24 |     1 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X5Y6              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y7              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y7              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y7              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X3Y7              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y7              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X5Y7              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y8              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y8              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y8              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X3Y8              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y8              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X5Y8              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y9              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y9              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y9              |     1 |    24 |     1 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     1 |     1 |     0 |     2 |
| X3Y9              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y9              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X5Y9              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y10             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y10             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y10             |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X3Y10             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y10             |     1 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X5Y10             |     3 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y11             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y11             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y11             |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X3Y11             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y11             |     2 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X5Y11             |    11 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     8 |    24 |     0 |     0 |     0 |     0 |
| X0Y12             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y12             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y12             |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X3Y12             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y12             |     2 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X5Y12             |     9 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     9 |    24 |     0 |     0 |     0 |     0 |
| X0Y13             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y13             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y13             |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X3Y13             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y13             |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X5Y13             |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y14             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y14             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y14             |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X3Y14             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y14             |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X5Y14             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
+-------------------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+
* Global Clock column represents track count; while other columns represents cell counts


6. Clock Regions : Load Primitives
----------------------------------

+-------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+
|                   |   Global Clock   |        FF        |      LUTRAM      |  Block RAM (18K) |       URAM       |        DSP       |        GT        |      HARD IP     |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
| Clock Region Name | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
| X0Y0              |      0 |      24 |      0 |   27840 |      0 |    6720 |      0 |      72 |      0 |       0 |      0 |     120 |      0 |       4 |      0 |       1 |
| X1Y0              |      0 |      24 |      0 |   21120 |      0 |    5280 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X2Y0              |      0 |      24 |      0 |   29760 |      0 |    6720 |      0 |      72 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X3Y0              |      0 |      24 |      0 |   21120 |      0 |    5280 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y0              |      0 |      24 |      0 |   26880 |      0 |    6240 |      0 |      48 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X5Y0              |      0 |      24 |      0 |   24000 |      0 |    5760 |      0 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       1 |
| X0Y1              |      0 |      24 |      0 |   29760 |      0 |    7680 |      0 |      72 |      0 |       0 |      0 |     120 |      0 |       4 |      0 |       1 |
| X1Y1              |      0 |      24 |      0 |   23040 |      0 |    6240 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X2Y1              |      0 |      24 |      0 |   31680 |      0 |    7680 |      0 |      72 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X3Y1              |      0 |      24 |      0 |   23040 |      0 |    6240 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y1              |      0 |      24 |      0 |   28800 |      0 |    7200 |      0 |      48 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X5Y1              |      0 |      24 |      0 |   25920 |      0 |    6720 |      0 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       0 |
| X0Y2              |      0 |      24 |      0 |   29760 |      0 |    7680 |      0 |      72 |      0 |       0 |      0 |     120 |      0 |       4 |      0 |       1 |
| X1Y2              |      0 |      24 |      0 |   23040 |      0 |    6240 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X2Y2              |      0 |      24 |      0 |   31680 |      0 |    7680 |      0 |      72 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X3Y2              |      0 |      24 |      0 |   23040 |      0 |    6240 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y2              |      0 |      24 |      0 |   28800 |      0 |    7200 |      0 |      48 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X5Y2              |      0 |      24 |      0 |   25920 |      0 |    6720 |      0 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       0 |
| X0Y3              |      0 |      24 |      0 |   29760 |      0 |    7680 |      0 |      72 |      0 |       0 |      0 |     120 |      0 |       4 |      0 |       1 |
| X1Y3              |      0 |      24 |      0 |   23040 |      0 |    6240 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X2Y3              |      0 |      24 |      0 |   31680 |      0 |    7680 |      0 |      72 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X3Y3              |      0 |      24 |      0 |   23040 |      0 |    6240 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y3              |      0 |      24 |      0 |   28800 |      0 |    7200 |      0 |      48 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X5Y3              |      0 |      24 |      0 |   25920 |      0 |    6720 |      0 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       1 |
| X0Y4              |      0 |      24 |      0 |   27840 |      0 |    6720 |      0 |      72 |      0 |       0 |      0 |     120 |      0 |       4 |      0 |       1 |
| X1Y4              |      0 |      24 |      0 |   21120 |      0 |    5280 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X2Y4              |      0 |      24 |      0 |   29760 |      0 |    6720 |      0 |      72 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X3Y4              |      0 |      24 |      0 |   21120 |      0 |    5280 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y4              |      0 |      24 |      0 |   26880 |      0 |    6240 |      0 |      48 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X5Y4              |      0 |      24 |      0 |   24000 |      0 |    5760 |      0 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       1 |
| X0Y5              |      0 |      24 |      0 |   27840 |      0 |    6720 |      0 |      72 |      0 |       0 |      0 |     120 |      0 |       4 |      0 |       1 |
| X1Y5              |      0 |      24 |      0 |   21120 |      0 |    5280 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X2Y5              |      0 |      24 |      0 |   29760 |      0 |    6720 |      0 |      72 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X3Y5              |      0 |      24 |      0 |   21120 |      0 |    5280 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y5              |      0 |      24 |      0 |   26880 |      0 |    6240 |      0 |      48 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X5Y5              |      0 |      24 |      0 |   24000 |      0 |    5760 |      0 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       1 |
| X0Y6              |      0 |      24 |      0 |   29760 |      0 |    7680 |      0 |      72 |      0 |       0 |      0 |     120 |      0 |       4 |      0 |       1 |
| X1Y6              |      0 |      24 |      0 |   23040 |      0 |    6240 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X2Y6              |      0 |      24 |      0 |   31680 |      0 |    7680 |      0 |      72 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X3Y6              |      1 |      24 |     12 |   23040 |      0 |    6240 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y6              |      0 |      24 |      0 |   28800 |      0 |    7200 |      0 |      48 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X5Y6              |      0 |      24 |      0 |   25920 |      0 |    6720 |      0 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       0 |
| X0Y7              |      0 |      24 |      0 |   29760 |      0 |    7680 |      0 |      72 |      0 |       0 |      0 |     120 |      0 |       4 |      0 |       1 |
| X1Y7              |      0 |      24 |      0 |   23040 |      0 |    6240 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X2Y7              |      0 |      24 |      0 |   31680 |      0 |    7680 |      0 |      72 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X3Y7              |      0 |      24 |      0 |   23040 |      0 |    6240 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y7              |      0 |      24 |      0 |   28800 |      0 |    7200 |      0 |      48 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X5Y7              |      0 |      24 |      0 |   25920 |      0 |    6720 |      0 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       0 |
| X0Y8              |      0 |      24 |      0 |   29760 |      0 |    7680 |      0 |      72 |      0 |       0 |      0 |     120 |      0 |       4 |      0 |       1 |
| X1Y8              |      0 |      24 |      0 |   23040 |      0 |    6240 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X2Y8              |      0 |      24 |      0 |   31680 |      0 |    7680 |      0 |      72 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X3Y8              |      0 |      24 |      0 |   23040 |      0 |    6240 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y8              |      0 |      24 |      0 |   28800 |      0 |    7200 |      0 |      48 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X5Y8              |      0 |      24 |      0 |   25920 |      0 |    6720 |      0 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       1 |
| X0Y9              |      0 |      24 |      0 |   27840 |      0 |    6720 |      0 |      72 |      0 |       0 |      0 |     120 |      0 |       4 |      0 |       1 |
| X1Y9              |      0 |      24 |      0 |   21120 |      0 |    5280 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X2Y9              |      1 |      24 |      0 |   29760 |      0 |    6720 |      0 |      72 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X3Y9              |      0 |      24 |      0 |   21120 |      0 |    5280 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y9              |      0 |      24 |      0 |   26880 |      0 |    6240 |      0 |      48 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X5Y9              |      0 |      24 |      0 |   24000 |      0 |    5760 |      0 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       1 |
| X0Y10             |      0 |      24 |      0 |   27840 |      0 |    6720 |      0 |      72 |      0 |       0 |      0 |     120 |      0 |       4 |      0 |       1 |
| X1Y10             |      0 |      24 |      0 |   21120 |      0 |    5280 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X2Y10             |      0 |      24 |      0 |   29760 |      0 |    6720 |      0 |      72 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X3Y10             |      0 |      24 |      0 |   21120 |      0 |    5280 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y10             |      1 |      24 |      4 |   26880 |      0 |    6240 |      0 |      48 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X5Y10             |      3 |      24 |    363 |   24000 |      0 |    5760 |      0 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       1 |
| X0Y11             |      0 |      24 |      0 |   29760 |      0 |    7680 |      0 |      72 |      0 |       0 |      0 |     120 |      0 |       4 |      0 |       1 |
| X1Y11             |      0 |      24 |      0 |   23040 |      0 |    6240 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X2Y11             |      0 |      24 |      0 |   31680 |      0 |    7680 |      0 |      72 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X3Y11             |      0 |      24 |      0 |   23040 |      0 |    6240 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y11             |      2 |      24 |    142 |   28800 |      0 |    7200 |      2 |      48 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X5Y11             |     11 |      24 |   5300 |   25920 |      8 |    6720 |      4 |      48 |      0 |       0 |      0 |      48 |      4 |       4 |      0 |       0 |
| X0Y12             |      0 |      24 |      0 |   29760 |      0 |    7680 |      0 |      72 |      0 |       0 |      0 |     120 |      0 |       4 |      0 |       1 |
| X1Y12             |      0 |      24 |      0 |   23040 |      0 |    6240 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X2Y12             |      0 |      24 |      0 |   31680 |      0 |    7680 |      0 |      72 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X3Y12             |      0 |      24 |      0 |   23040 |      0 |    6240 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y12             |      2 |      24 |    142 |   28800 |      0 |    7200 |      6 |      48 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X5Y12             |      9 |      24 |   4973 |   25920 |      2 |    6720 |      5 |      48 |      0 |       0 |      0 |      48 |      4 |       4 |      0 |       0 |
| X0Y13             |      0 |      24 |      0 |   29760 |      0 |    7680 |      0 |      72 |      0 |       0 |      0 |     120 |      0 |       4 |      0 |       1 |
| X1Y13             |      0 |      24 |      0 |   23040 |      0 |    6240 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X2Y13             |      0 |      24 |      0 |   31680 |      0 |    7680 |      0 |      72 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X3Y13             |      0 |      24 |      0 |   23040 |      0 |    6240 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y13             |      0 |      24 |      0 |   28800 |      0 |    7200 |      0 |      48 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X5Y13             |      1 |      24 |     22 |   25920 |      0 |    6720 |      0 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       1 |
| X0Y14             |      0 |      24 |      0 |   27840 |      0 |    6720 |      0 |      72 |      0 |       0 |      0 |     120 |      0 |       4 |      0 |       1 |
| X1Y14             |      0 |      24 |      0 |   21120 |      0 |    5280 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X2Y14             |      0 |      24 |      0 |   29760 |      0 |    6720 |      0 |      72 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X3Y14             |      0 |      24 |      0 |   21120 |      0 |    5280 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y14             |      0 |      24 |      0 |   26880 |      0 |    6240 |      0 |      48 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X5Y14             |      0 |      24 |      0 |   24000 |      0 |    5760 |      0 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       1 |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
* Global Clock column represents track count; while other columns represents cell counts


7. Clock Regions : Global Clock Summary
---------------------------------------

All Modules
+-----+----+----+----+----+----+----+
|     | X0 | X1 | X2 | X3 | X4 | X5 |
+-----+----+----+----+----+----+----+
| Y14 |  0 |  0 |  0 |  0 |  0 |  0 |
| Y13 |  0 |  0 |  0 |  0 |  0 |  1 |
| Y12 |  0 |  0 |  0 |  0 |  3 | 10 |
| Y11 |  0 |  0 |  0 |  0 |  2 | 11 |
| Y10 |  0 |  0 |  0 |  0 |  1 |  3 |
| Y9  |  0 |  0 |  2 |  0 |  0 |  0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |
| Y6  |  0 |  0 |  0 |  1 |  0 |  0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |
+-----+----+----+----+----+----+----+


8. Clock Regions : Routing Resource Utilization
-----------------------------------------------

All Modules
+-------------------+----------------------+----------------------+----------------------+----------------------+
|                   |        HROUTES       |        HDISTRS       |        VROUTES       |        VDISTRS       |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+
| Clock Region Name | Used | Avail | Util% | Used | Avail | Util% | Used | Avail | Util% | Used | Avail | Util% |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+
| X0Y0              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y0              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y0              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y0              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y0              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y0              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y1              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y1              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y1              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y1              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y1              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y1              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y2              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y2              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y2              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y2              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y2              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y2              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y3              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y3              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y3              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y3              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y3              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y3              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y4              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y4              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y4              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y4              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y4              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y4              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y5              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y5              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y5              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y5              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y5              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y5              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y6              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y6              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y6              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y6              |    2 |    24 |  8.33 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X4Y6              |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y6              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y7              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y7              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y7              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y7              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y7              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y7              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y8              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y8              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y8              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y8              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y8              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y8              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y9              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y9              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y9              |    2 |    24 |  8.33 |    1 |    24 |  4.17 |    1 |    24 |  4.17 |    1 |    24 |  4.17 |
| X3Y9              |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y9              |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y9              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y10             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y10             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y10             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |
| X3Y10             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y10             |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    1 |    24 |  4.17 |    1 |    24 |  4.17 |
| X5Y10             |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    2 |    24 |  8.33 |    2 |    24 |  8.33 |
| X0Y11             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y11             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y11             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |
| X3Y11             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y11             |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    2 |    24 |  8.33 |    2 |    24 |  8.33 |
| X5Y11             |    3 |    24 | 12.50 |   11 |    24 | 45.83 |    3 |    24 | 12.50 |    1 |    24 |  4.17 |
| X0Y12             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y12             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y12             |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |
| X3Y12             |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y12             |    5 |    24 | 20.83 |    2 |    24 |  8.33 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |
| X5Y12             |    8 |    24 | 33.33 |    9 |    24 | 37.50 |    1 |    24 |  4.17 |    1 |    24 |  4.17 |
| X0Y13             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y13             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y13             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y13             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y13             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y13             |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y14             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y14             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y14             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y14             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y14             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y14             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+


9. Device Cell Placement Summary for Global Clock g0
----------------------------------------------------

+-----------+-----------------+-------------------+--------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                          | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                       |
+-----------+-----------------+-------------------+--------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | BUFG_GT/O       | X5Y12             | gtwiz_userclk_tx_srcclk_out[0] |       6.400 | {0.000 3.200} | X4Y11    |        4582 |        0 |              0 |        1 | qsfp0_phy_inst/phy1.eth_xcvr_phy_1/xcvr.eth_xcvr_gt_full_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] |
+-----------+-----------------+-------------------+--------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+---------+-----------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4      | X5        | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+---------+-----------+-----------------------+
| Y14 |  0 |  0 |  0 |  0 |       0 |         0 |                     - |
| Y13 |  0 |  0 |  0 |  0 |       0 |         0 |                     - |
| Y12 |  0 |  0 |  0 |  0 |     146 |  (D) 1807 |                     0 |
| Y11 |  0 |  0 |  0 |  0 | (R) 143 |      2487 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |       0 |         0 |                     - |
| Y9  |  0 |  0 |  0 |  0 |       0 |         0 |                     - |
| Y8  |  0 |  0 |  0 |  0 |       0 |         0 |                     - |
| Y7  |  0 |  0 |  0 |  0 |       0 |         0 |                     - |
| Y6  |  0 |  0 |  0 |  0 |       0 |         0 |                     - |
| Y5  |  0 |  0 |  0 |  0 |       0 |         0 |                     - |
| Y4  |  0 |  0 |  0 |  0 |       0 |         0 |                     - |
| Y3  |  0 |  0 |  0 |  0 |       0 |         0 |                     - |
| Y2  |  0 |  0 |  0 |  0 |       0 |         0 |                     - |
| Y1  |  0 |  0 |  0 |  0 |       0 |         0 |                     - |
| Y0  |  0 |  0 |  0 |  0 |       0 |         0 |                     - |
+-----+----+----+----+----+---------+-----------+-----------------------+


10. Device Cell Placement Summary for Global Clock g1
-----------------------------------------------------

+-----------+-----------------+-------------------+---------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock               | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net            |
+-----------+-----------------+-------------------+---------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------+
| g1        | BUFGCE/O        | X2Y9              | clk_125mhz_mmcm_out |       8.000 | {0.000 4.000} | X4Y11    |        1496 |        0 |              0 |        0 | clk_125mhz_int |
+-----------+-----------------+-------------------+---------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+--------+----+-------+------+-----------------------+
|     | X0 | X1 | X2     | X3 | X4    | X5   | HORIZONTAL PROG DELAY |
+-----+----+----+--------+----+-------+------+-----------------------+
| Y14 |  0 |  0 |      0 |  0 |     0 |    0 |                     - |
| Y13 |  0 |  0 |      0 |  0 |     0 |    0 |                     - |
| Y12 |  0 |  0 |      0 |  0 |     0 |  746 |                     1 |
| Y11 |  0 |  0 |      0 |  0 | (R) 0 |  622 |                     1 |
| Y10 |  0 |  0 |      0 |  0 |     4 |  124 |                     0 |
| Y9  |  0 |  0 |  (D) 0 |  0 |     0 |    0 |                     - |
| Y8  |  0 |  0 |      0 |  0 |     0 |    0 |                     - |
| Y7  |  0 |  0 |      0 |  0 |     0 |    0 |                     - |
| Y6  |  0 |  0 |      0 |  0 |     0 |    0 |                     - |
| Y5  |  0 |  0 |      0 |  0 |     0 |    0 |                     - |
| Y4  |  0 |  0 |      0 |  0 |     0 |    0 |                     - |
| Y3  |  0 |  0 |      0 |  0 |     0 |    0 |                     - |
| Y2  |  0 |  0 |      0 |  0 |     0 |    0 |                     - |
| Y1  |  0 |  0 |      0 |  0 |     0 |    0 |                     - |
| Y0  |  0 |  0 |      0 |  0 |     0 |    0 |                     - |
+-----+----+----+--------+----+-------+------+-----------------------+


11. Device Cell Placement Summary for Global Clock g2
-----------------------------------------------------

+-----------+-----------------+-------------------+--------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                          | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                       |
+-----------+-----------------+-------------------+--------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g2        | BUFG_GT/O       | X5Y12             | gtwiz_userclk_rx_srcclk_out[0] |       6.400 | {0.000 3.200} | X5Y11    |         753 |        0 |              0 |        1 | qsfp0_phy_inst/phy1.eth_xcvr_phy_1/xcvr.eth_xcvr_gt_full_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] |
+-----------+-----------------+-------------------+--------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5       | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----------+-----------------------+
| Y14 |  0 |  0 |  0 |  0 |  0 |        0 |                     - |
| Y13 |  0 |  0 |  0 |  0 |  0 |        0 |                     - |
| Y12 |  0 |  0 |  0 |  0 |  0 |  (D) 669 |                     0 |
| Y11 |  0 |  0 |  0 |  0 |  0 |   (R) 85 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |        0 |                     - |
| Y9  |  0 |  0 |  0 |  0 |  0 |        0 |                     - |
| Y8  |  0 |  0 |  0 |  0 |  0 |        0 |                     - |
| Y7  |  0 |  0 |  0 |  0 |  0 |        0 |                     - |
| Y6  |  0 |  0 |  0 |  0 |  0 |        0 |                     - |
| Y5  |  0 |  0 |  0 |  0 |  0 |        0 |                     - |
| Y4  |  0 |  0 |  0 |  0 |  0 |        0 |                     - |
| Y3  |  0 |  0 |  0 |  0 |  0 |        0 |                     - |
| Y2  |  0 |  0 |  0 |  0 |  0 |        0 |                     - |
| Y1  |  0 |  0 |  0 |  0 |  0 |        0 |                     - |
| Y0  |  0 |  0 |  0 |  0 |  0 |        0 |                     - |
+-----+----+----+----+----+----+----------+-----------------------+


12. Device Cell Placement Summary for Global Clock g3
-----------------------------------------------------

+-----------+-----------------+-------------------+----------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                            | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                             |
+-----------+-----------------+-------------------+----------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g3        | BUFG_GT/O       | X5Y12             | gtwiz_userclk_rx_srcclk_out[0]_1 |       6.400 | {0.000 3.200} | X5Y12    |         317 |        0 |              0 |        1 | qsfp0_phy_inst/phy2.eth_xcvr_phy_2/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] |
+-----------+-----------------+-------------------+----------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+-------------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5          | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+-------------+-----------------------+
| Y14 |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y13 |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y12 |  0 |  0 |  0 |  0 |  0 | (R) (D) 318 |                     0 |
| Y11 |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y10 |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y9  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y8  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y7  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y6  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y5  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y4  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y3  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y2  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y1  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y0  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
+-----+----+----+----+----+----+-------------+-----------------------+


13. Device Cell Placement Summary for Global Clock g4
-----------------------------------------------------

+-----------+-----------------+-------------------+----------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                            | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                             |
+-----------+-----------------+-------------------+----------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g4        | BUFG_GT/O       | X5Y12             | gtwiz_userclk_rx_srcclk_out[0]_2 |       6.400 | {0.000 3.200} | X5Y12    |         317 |        0 |              0 |        1 | qsfp0_phy_inst/phy3.eth_xcvr_phy_3/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] |
+-----------+-----------------+-------------------+----------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+-------------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5          | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+-------------+-----------------------+
| Y14 |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y13 |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y12 |  0 |  0 |  0 |  0 |  0 | (R) (D) 318 |                     0 |
| Y11 |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y10 |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y9  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y8  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y7  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y6  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y5  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y4  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y3  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y2  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y1  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y0  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
+-----+----+----+----+----+----+-------------+-----------------------+


14. Device Cell Placement Summary for Global Clock g5
-----------------------------------------------------

+-----------+-----------------+-------------------+----------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                            | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                             |
+-----------+-----------------+-------------------+----------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g5        | BUFG_GT/O       | X5Y12             | gtwiz_userclk_rx_srcclk_out[0]_3 |       6.400 | {0.000 3.200} | X5Y12    |         317 |        0 |              0 |        1 | qsfp0_phy_inst/phy4.eth_xcvr_phy_4/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] |
+-----------+-----------------+-------------------+----------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+-------------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5          | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+-------------+-----------------------+
| Y14 |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y13 |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y12 |  0 |  0 |  0 |  0 |  0 | (R) (D) 318 |                     0 |
| Y11 |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y10 |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y9  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y8  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y7  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y6  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y5  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y4  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y3  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y2  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y1  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y0  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
+-----+----+----+----+----+----+-------------+-----------------------+


15. Device Cell Placement Summary for Global Clock g6
-----------------------------------------------------

+-----------+-----------------+-------------------+----------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                            | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                       |
+-----------+-----------------+-------------------+----------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g6        | BUFG_GT/O       | X5Y11             | gtwiz_userclk_rx_srcclk_out[0]_4 |       6.400 | {0.000 3.200} | X5Y10    |         317 |        0 |              0 |        1 | qsfp1_phy_inst/phy1.eth_xcvr_phy_1/xcvr.eth_xcvr_gt_full_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] |
+-----------+-----------------+-------------------+----------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5       | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----------+-----------------------+
| Y14 |  0 |  0 |  0 |  0 |  0 |        0 |                     - |
| Y13 |  0 |  0 |  0 |  0 |  0 |        0 |                     - |
| Y12 |  0 |  0 |  0 |  0 |  0 |        0 |                     - |
| Y11 |  0 |  0 |  0 |  0 |  0 |  (D) 306 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |   (R) 12 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |        0 |                     - |
| Y8  |  0 |  0 |  0 |  0 |  0 |        0 |                     - |
| Y7  |  0 |  0 |  0 |  0 |  0 |        0 |                     - |
| Y6  |  0 |  0 |  0 |  0 |  0 |        0 |                     - |
| Y5  |  0 |  0 |  0 |  0 |  0 |        0 |                     - |
| Y4  |  0 |  0 |  0 |  0 |  0 |        0 |                     - |
| Y3  |  0 |  0 |  0 |  0 |  0 |        0 |                     - |
| Y2  |  0 |  0 |  0 |  0 |  0 |        0 |                     - |
| Y1  |  0 |  0 |  0 |  0 |  0 |        0 |                     - |
| Y0  |  0 |  0 |  0 |  0 |  0 |        0 |                     - |
+-----+----+----+----+----+----+----------+-----------------------+


16. Device Cell Placement Summary for Global Clock g7
-----------------------------------------------------

+-----------+-----------------+-------------------+----------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                            | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                             |
+-----------+-----------------+-------------------+----------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g7        | BUFG_GT/O       | X5Y11             | gtwiz_userclk_rx_srcclk_out[0]_5 |       6.400 | {0.000 3.200} | X5Y11    |         317 |        0 |              0 |        1 | qsfp1_phy_inst/phy2.eth_xcvr_phy_2/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] |
+-----------+-----------------+-------------------+----------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+-------------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5          | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+-------------+-----------------------+
| Y14 |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y13 |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y12 |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y11 |  0 |  0 |  0 |  0 |  0 | (R) (D) 318 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y9  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y8  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y7  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y6  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y5  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y4  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y3  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y2  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y1  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y0  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
+-----+----+----+----+----+----+-------------+-----------------------+


17. Device Cell Placement Summary for Global Clock g8
-----------------------------------------------------

+-----------+-----------------+-------------------+----------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                            | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                             |
+-----------+-----------------+-------------------+----------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g8        | BUFG_GT/O       | X5Y11             | gtwiz_userclk_rx_srcclk_out[0]_6 |       6.400 | {0.000 3.200} | X5Y11    |         317 |        0 |              0 |        1 | qsfp1_phy_inst/phy3.eth_xcvr_phy_3/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] |
+-----------+-----------------+-------------------+----------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+-------------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5          | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+-------------+-----------------------+
| Y14 |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y13 |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y12 |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y11 |  0 |  0 |  0 |  0 |  0 | (R) (D) 318 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y9  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y8  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y7  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y6  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y5  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y4  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y3  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y2  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y1  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y0  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
+-----+----+----+----+----+----+-------------+-----------------------+


18. Device Cell Placement Summary for Global Clock g9
-----------------------------------------------------

+-----------+-----------------+-------------------+----------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                            | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                             |
+-----------+-----------------+-------------------+----------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g9        | BUFG_GT/O       | X5Y11             | gtwiz_userclk_rx_srcclk_out[0]_7 |       6.400 | {0.000 3.200} | X5Y11    |         317 |        0 |              0 |        1 | qsfp1_phy_inst/phy4.eth_xcvr_phy_4/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] |
+-----------+-----------------+-------------------+----------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+-------------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5          | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+-------------+-----------------------+
| Y14 |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y13 |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y12 |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y11 |  0 |  0 |  0 |  0 |  0 | (R) (D) 318 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y9  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y8  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y7  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y6  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y5  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y4  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y3  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y2  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y1  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y0  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
+-----+----+----+----+----+----+-------------+-----------------------+


19. Device Cell Placement Summary for Global Clock g10
------------------------------------------------------

+-----------+-----------------+-------------------+----------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                            | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                             |
+-----------+-----------------+-------------------+----------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g10       | BUFG_GT/O       | X5Y12             | gtwiz_userclk_tx_srcclk_out[0]_1 |       6.400 | {0.000 3.200} | X5Y12    |         257 |        0 |              0 |        1 | qsfp0_phy_inst/phy2.eth_xcvr_phy_2/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] |
+-----------+-----------------+-------------------+----------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+-------------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5          | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+-------------+-----------------------+
| Y14 |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y13 |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y12 |  0 |  0 |  0 |  0 |  0 | (R) (D) 258 |                     0 |
| Y11 |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y10 |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y9  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y8  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y7  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y6  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y5  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y4  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y3  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y2  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y1  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y0  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
+-----+----+----+----+----+----+-------------+-----------------------+


20. Device Cell Placement Summary for Global Clock g11
------------------------------------------------------

+-----------+-----------------+-------------------+----------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                            | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                             |
+-----------+-----------------+-------------------+----------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g11       | BUFG_GT/O       | X5Y12             | gtwiz_userclk_tx_srcclk_out[0]_2 |       6.400 | {0.000 3.200} | X5Y12    |         257 |        0 |              0 |        1 | qsfp0_phy_inst/phy3.eth_xcvr_phy_3/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] |
+-----------+-----------------+-------------------+----------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+-------------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5          | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+-------------+-----------------------+
| Y14 |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y13 |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y12 |  0 |  0 |  0 |  0 |  0 | (R) (D) 258 |                     0 |
| Y11 |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y10 |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y9  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y8  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y7  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y6  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y5  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y4  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y3  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y2  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y1  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y0  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
+-----+----+----+----+----+----+-------------+-----------------------+


21. Device Cell Placement Summary for Global Clock g12
------------------------------------------------------

+-----------+-----------------+-------------------+----------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                            | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                             |
+-----------+-----------------+-------------------+----------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g12       | BUFG_GT/O       | X5Y12             | gtwiz_userclk_tx_srcclk_out[0]_3 |       6.400 | {0.000 3.200} | X5Y12    |         257 |        0 |              0 |        1 | qsfp0_phy_inst/phy4.eth_xcvr_phy_4/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] |
+-----------+-----------------+-------------------+----------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+-------------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5          | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+-------------+-----------------------+
| Y14 |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y13 |  0 |  0 |  0 |  0 |  0 |          22 |                     0 |
| Y12 |  0 |  0 |  0 |  0 |  0 | (R) (D) 236 |                     0 |
| Y11 |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y10 |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y9  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y8  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y7  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y6  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y5  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y4  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y3  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y2  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y1  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y0  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
+-----+----+----+----+----+----+-------------+-----------------------+


22. Device Cell Placement Summary for Global Clock g13
------------------------------------------------------

+-----------+-----------------+-------------------+----------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                            | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                       |
+-----------+-----------------+-------------------+----------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g13       | BUFG_GT/O       | X5Y11             | gtwiz_userclk_tx_srcclk_out[0]_4 |       6.400 | {0.000 3.200} | X5Y10    |         257 |        0 |              0 |        1 | qsfp1_phy_inst/phy1.eth_xcvr_phy_1/xcvr.eth_xcvr_gt_full_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] |
+-----------+-----------------+-------------------+----------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+---------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5      | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+---------+-----------------------+
| Y14 |  0 |  0 |  0 |  0 |  0 |       0 |                     - |
| Y13 |  0 |  0 |  0 |  0 |  0 |       0 |                     - |
| Y12 |  0 |  0 |  0 |  0 |  0 |       0 |                     - |
| Y11 |  0 |  0 |  0 |  0 |  0 |  (D) 37 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 | (R) 221 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |       0 |                     - |
| Y8  |  0 |  0 |  0 |  0 |  0 |       0 |                     - |
| Y7  |  0 |  0 |  0 |  0 |  0 |       0 |                     - |
| Y6  |  0 |  0 |  0 |  0 |  0 |       0 |                     - |
| Y5  |  0 |  0 |  0 |  0 |  0 |       0 |                     - |
| Y4  |  0 |  0 |  0 |  0 |  0 |       0 |                     - |
| Y3  |  0 |  0 |  0 |  0 |  0 |       0 |                     - |
| Y2  |  0 |  0 |  0 |  0 |  0 |       0 |                     - |
| Y1  |  0 |  0 |  0 |  0 |  0 |       0 |                     - |
| Y0  |  0 |  0 |  0 |  0 |  0 |       0 |                     - |
+-----+----+----+----+----+----+---------+-----------------------+


23. Device Cell Placement Summary for Global Clock g14
------------------------------------------------------

+-----------+-----------------+-------------------+----------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                            | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                             |
+-----------+-----------------+-------------------+----------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g14       | BUFG_GT/O       | X5Y11             | gtwiz_userclk_tx_srcclk_out[0]_5 |       6.400 | {0.000 3.200} | X5Y11    |         257 |        0 |              0 |        1 | qsfp1_phy_inst/phy2.eth_xcvr_phy_2/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] |
+-----------+-----------------+-------------------+----------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+-------------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5          | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+-------------+-----------------------+
| Y14 |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y13 |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y12 |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y11 |  0 |  0 |  0 |  0 |  0 | (R) (D) 258 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y9  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y8  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y7  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y6  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y5  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y4  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y3  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y2  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y1  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y0  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
+-----+----+----+----+----+----+-------------+-----------------------+


24. Device Cell Placement Summary for Global Clock g15
------------------------------------------------------

+-----------+-----------------+-------------------+----------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                            | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                             |
+-----------+-----------------+-------------------+----------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g15       | BUFG_GT/O       | X5Y11             | gtwiz_userclk_tx_srcclk_out[0]_6 |       6.400 | {0.000 3.200} | X5Y11    |         257 |        0 |              0 |        1 | qsfp1_phy_inst/phy3.eth_xcvr_phy_3/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] |
+-----------+-----------------+-------------------+----------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+-------------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5          | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+-------------+-----------------------+
| Y14 |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y13 |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y12 |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y11 |  0 |  0 |  0 |  0 |  0 | (R) (D) 258 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y9  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y8  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y7  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y6  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y5  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y4  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y3  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y2  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y1  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y0  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
+-----+----+----+----+----+----+-------------+-----------------------+


25. Device Cell Placement Summary for Global Clock g16
------------------------------------------------------

+-----------+-----------------+-------------------+----------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                            | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                             |
+-----------+-----------------+-------------------+----------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g16       | BUFG_GT/O       | X5Y11             | gtwiz_userclk_tx_srcclk_out[0]_7 |       6.400 | {0.000 3.200} | X5Y11    |         257 |        0 |              0 |        1 | qsfp1_phy_inst/phy4.eth_xcvr_phy_4/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] |
+-----------+-----------------+-------------------+----------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+-------------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5          | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+-------------+-----------------------+
| Y14 |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y13 |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y12 |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y11 |  0 |  0 |  0 |  0 |  0 | (R) (D) 258 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y9  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y8  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y7  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y6  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y5  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y4  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y3  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y2  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y1  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y0  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
+-----+----+----+----+----+----+-------------+-----------------------+


26. Device Cell Placement Summary for Global Clock g17
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net         |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------+
| g17       | BUFGCE/O        | X4Y6              |       |             |               | X3Y6     |          12 |        0 |              0 |        0 | cfgmclk_int |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+--------+--------+----+-----------------------+
|     | X0 | X1 | X2 | X3     | X4     | X5 | HORIZONTAL PROG DELAY |
+-----+----+----+----+--------+--------+----+-----------------------+
| Y14 |  0 |  0 |  0 |      0 |      0 |  0 |                     - |
| Y13 |  0 |  0 |  0 |      0 |      0 |  0 |                     - |
| Y12 |  0 |  0 |  0 |      0 |      0 |  0 |                     - |
| Y11 |  0 |  0 |  0 |      0 |      0 |  0 |                     - |
| Y10 |  0 |  0 |  0 |      0 |      0 |  0 |                     - |
| Y9  |  0 |  0 |  0 |      0 |      0 |  0 |                     - |
| Y8  |  0 |  0 |  0 |      0 |      0 |  0 |                     - |
| Y7  |  0 |  0 |  0 |      0 |      0 |  0 |                     - |
| Y6  |  0 |  0 |  0 | (R) 12 |  (D) 0 |  0 |                     0 |
| Y5  |  0 |  0 |  0 |      0 |      0 |  0 |                     - |
| Y4  |  0 |  0 |  0 |      0 |      0 |  0 |                     - |
| Y3  |  0 |  0 |  0 |      0 |      0 |  0 |                     - |
| Y2  |  0 |  0 |  0 |      0 |      0 |  0 |                     - |
| Y1  |  0 |  0 |  0 |      0 |      0 |  0 |                     - |
| Y0  |  0 |  0 |  0 |      0 |      0 |  0 |                     - |
+-----+----+----+----+--------+--------+----+-----------------------+


27. Device Cell Placement Summary for Global Clock g18
------------------------------------------------------

+-----------+-----------------+-------------------+--------------------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock              | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                |
+-----------+-----------------+-------------------+--------------------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------+
| g18       | BUFG_GT/O       | X5Y12             | qsfp0_mgt_refclk_1 |       6.206 | {0.000 3.103} | X2Y9     |           0 |        0 |              1 |        0 | clk_161mhz_ref_int |
+-----------+-----------------+-------------------+--------------------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+-------+----+----+--------+-----------------------+
|     | X0 | X1 | X2    | X3 | X4 | X5     | HORIZONTAL PROG DELAY |
+-----+----+----+-------+----+----+--------+-----------------------+
| Y14 |  0 |  0 |     0 |  0 |  0 |      0 |                     - |
| Y13 |  0 |  0 |     0 |  0 |  0 |      0 |                     - |
| Y12 |  0 |  0 |     0 |  0 |  0 |  (D) 0 |                     - |
| Y11 |  0 |  0 |     0 |  0 |  0 |      0 |                     - |
| Y10 |  0 |  0 |     0 |  0 |  0 |      0 |                     - |
| Y9  |  0 |  0 | (R) 1 |  0 |  0 |      0 |                     0 |
| Y8  |  0 |  0 |     0 |  0 |  0 |      0 |                     - |
| Y7  |  0 |  0 |     0 |  0 |  0 |      0 |                     - |
| Y6  |  0 |  0 |     0 |  0 |  0 |      0 |                     - |
| Y5  |  0 |  0 |     0 |  0 |  0 |      0 |                     - |
| Y4  |  0 |  0 |     0 |  0 |  0 |      0 |                     - |
| Y3  |  0 |  0 |     0 |  0 |  0 |      0 |                     - |
| Y2  |  0 |  0 |     0 |  0 |  0 |      0 |                     - |
| Y1  |  0 |  0 |     0 |  0 |  0 |      0 |                     - |
| Y0  |  0 |  0 |     0 |  0 |  0 |      0 |                     - |
+-----+----+----+-------+----+----+--------+-----------------------+


28. Clock Region Cell Placement per Global Clock: Region X3Y6
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+-------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net         |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+-------------+
| g17       | 1     | BUFGCE/O        | None       |          12 |               0 | 12 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | cfgmclk_int |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+-------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


29. Clock Region Cell Placement per Global Clock: Region X2Y9
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+--------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+--------------------+
| g1+       | 9     | BUFGCE/O        | None       |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_125mhz_int     |
| g18       | 17    | BUFG_GT/O       | None       |           0 |               1 |  0 |           0 |    0 |    0 |   0 |  0 |    1 |   0 |       0 | clk_161mhz_ref_int |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+--------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


30. Clock Region Cell Placement per Global Clock: Region X4Y10
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net            |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------+
| g1        | 9     | BUFGCE/O        | None       |           4 |               0 |  4 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_125mhz_int |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


31. Clock Region Cell Placement per Global Clock: Region X5Y10
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                                                       |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g1        | 9     | BUFGCE/O        | None       |         124 |               0 | 124 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_125mhz_int                                                                                                                                                                                                                                            |
| g6        | 8     | BUFG_GT/O       | None       |          12 |               0 |  12 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | qsfp1_phy_inst/phy1.eth_xcvr_phy_1/xcvr.eth_xcvr_gt_full_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] |
| g13       | 23    | BUFG_GT/O       | None       |         221 |               0 | 221 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | qsfp1_phy_inst/phy1.eth_xcvr_phy_1/xcvr.eth_xcvr_gt_full_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


32. Clock Region Cell Placement per Global Clock: Region X4Y11
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                                                       |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 3     | BUFG_GT/O       | None       |         143 |               0 | 142 |           0 |    1 |    0 |   0 |  0 |    0 |   0 |       0 | qsfp0_phy_inst/phy1.eth_xcvr_phy_1/xcvr.eth_xcvr_gt_full_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] |
| g1+       | 9     | BUFGCE/O        | None       |           0 |               0 |   0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_125mhz_int                                                                                                                                                                                                                                            |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


33. Clock Region Cell Placement per Global Clock: Region X5Y11
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                                                             |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 3     | BUFG_GT/O       | None       |        2487 |               0 | 2476 |           8 |    3 |    0 |   0 |  0 |    0 |   0 |       0 | qsfp0_phy_inst/phy1.eth_xcvr_phy_1/xcvr.eth_xcvr_gt_full_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]       |
| g1        | 9     | BUFGCE/O        | None       |         622 |               0 |  622 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_125mhz_int                                                                                                                                                                                                                                                  |
| g2        | 6     | BUFG_GT/O       | None       |          85 |               0 |   85 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | qsfp0_phy_inst/phy1.eth_xcvr_phy_1/xcvr.eth_xcvr_gt_full_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]       |
| g6        | 8     | BUFG_GT/O       | None       |         306 |               0 |  305 |           0 |    0 |    0 |   0 |  1 |    0 |   0 |       0 | qsfp1_phy_inst/phy1.eth_xcvr_phy_1/xcvr.eth_xcvr_gt_full_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]       |
| g7        | 15    | BUFG_GT/O       | None       |         318 |               0 |  317 |           0 |    0 |    0 |   0 |  1 |    0 |   0 |       0 | qsfp1_phy_inst/phy2.eth_xcvr_phy_2/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] |
| g8        | 10    | BUFG_GT/O       | None       |         318 |               0 |  317 |           0 |    0 |    0 |   0 |  1 |    0 |   0 |       0 | qsfp1_phy_inst/phy3.eth_xcvr_phy_3/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] |
| g9        | 20    | BUFG_GT/O       | None       |         318 |               0 |  317 |           0 |    0 |    0 |   0 |  1 |    0 |   0 |       0 | qsfp1_phy_inst/phy4.eth_xcvr_phy_4/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] |
| g13       | 23    | BUFG_GT/O       | None       |          37 |               0 |   36 |           0 |    0 |    0 |   0 |  1 |    0 |   0 |       0 | qsfp1_phy_inst/phy1.eth_xcvr_phy_1/xcvr.eth_xcvr_gt_full_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]       |
| g14       | 11    | BUFG_GT/O       | None       |         258 |               0 |  257 |           0 |    0 |    0 |   0 |  1 |    0 |   0 |       0 | qsfp1_phy_inst/phy2.eth_xcvr_phy_2/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] |
| g15       | 5     | BUFG_GT/O       | None       |         258 |               0 |  257 |           0 |    0 |    0 |   0 |  1 |    0 |   0 |       0 | qsfp1_phy_inst/phy3.eth_xcvr_phy_3/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] |
| g16       | 4     | BUFG_GT/O       | None       |         258 |               0 |  257 |           0 |    0 |    0 |   0 |  1 |    0 |   0 |       0 | qsfp1_phy_inst/phy4.eth_xcvr_phy_4/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


34. Clock Region Cell Placement per Global Clock: Region X4Y12
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                                                       |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 3     | BUFG_GT/O       | None       |         146 |               0 | 142 |           0 |    4 |    0 |   0 |  0 |    0 |   0 |       0 | qsfp0_phy_inst/phy1.eth_xcvr_phy_1/xcvr.eth_xcvr_gt_full_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] |
| g1+       | 9     | BUFGCE/O        | None       |           0 |               0 |   0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_125mhz_int                                                                                                                                                                                                                                            |
| g18+      | 17    | BUFG_GT/O       | None       |           0 |               0 |   0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_161mhz_ref_int                                                                                                                                                                                                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


35. Clock Region Cell Placement per Global Clock: Region X5Y12
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                                                             |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 3     | BUFG_GT/O       | None       |        1807 |               0 | 1801 |           2 |    3 |    0 |   0 |  1 |    0 |   0 |       0 | qsfp0_phy_inst/phy1.eth_xcvr_phy_1/xcvr.eth_xcvr_gt_full_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]       |
| g1        | 9     | BUFGCE/O        | None       |         746 |               0 |  746 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_125mhz_int                                                                                                                                                                                                                                                  |
| g2        | 6     | BUFG_GT/O       | None       |         669 |               0 |  666 |           0 |    2 |    0 |   0 |  1 |    0 |   0 |       0 | qsfp0_phy_inst/phy1.eth_xcvr_phy_1/xcvr.eth_xcvr_gt_full_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]       |
| g3        | 7     | BUFG_GT/O       | None       |         318 |               0 |  317 |           0 |    0 |    0 |   0 |  1 |    0 |   0 |       0 | qsfp0_phy_inst/phy2.eth_xcvr_phy_2/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] |
| g4        | 12    | BUFG_GT/O       | None       |         318 |               0 |  317 |           0 |    0 |    0 |   0 |  1 |    0 |   0 |       0 | qsfp0_phy_inst/phy3.eth_xcvr_phy_3/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] |
| g5        | 21    | BUFG_GT/O       | None       |         318 |               0 |  317 |           0 |    0 |    0 |   0 |  1 |    0 |   0 |       0 | qsfp0_phy_inst/phy4.eth_xcvr_phy_4/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] |
| g10       | 0     | BUFG_GT/O       | None       |         258 |               0 |  257 |           0 |    0 |    0 |   0 |  1 |    0 |   0 |       0 | qsfp0_phy_inst/phy2.eth_xcvr_phy_2/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] |
| g11       | 22    | BUFG_GT/O       | None       |         258 |               0 |  257 |           0 |    0 |    0 |   0 |  1 |    0 |   0 |       0 | qsfp0_phy_inst/phy3.eth_xcvr_phy_3/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] |
| g12       | 2     | BUFG_GT/O       | None       |         236 |               0 |  235 |           0 |    0 |    0 |   0 |  1 |    0 |   0 |       0 | qsfp0_phy_inst/phy4.eth_xcvr_phy_4/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] |
| g18+      | 17    | BUFG_GT/O       | None       |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_161mhz_ref_int                                                                                                                                                                                                                                              |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


36. Clock Region Cell Placement per Global Clock: Region X5Y13
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                                                             |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g12       | 2     | BUFG_GT/O       | None       |          22 |               0 | 22 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | qsfp0_phy_inst/phy4.eth_xcvr_phy_4/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


