-- Project:   CS301_Class
-- Generated: 10/18/2025 15:47:12
-- PSoC Creator  4.2

ENTITY CS301_Class IS
    PORT(
        M1_IN1(0)_PAD : OUT std_ulogic;
        M1_IN2(0)_PAD : OUT std_ulogic;
        M2_IN1(0)_PAD : OUT std_ulogic;
        M2_IN2(0)_PAD : OUT std_ulogic;
        M2_D1(0)_PAD : OUT std_ulogic;
        M1_QA(0)_PAD : IN std_ulogic;
        M1_QB(0)_PAD : IN std_ulogic;
        M2_QA(0)_PAD : IN std_ulogic;
        M2_QB(0)_PAD : IN std_ulogic;
        M1_D1(0)_PAD : OUT std_ulogic;
        Rx_1(0)_PAD : IN std_ulogic;
        Tx_1(0)_PAD : OUT std_ulogic;
        LED(0)_PAD : OUT std_ulogic;
        DB0(0)_PAD : OUT std_ulogic;
        DB1(0)_PAD : OUT std_ulogic;
        DB2(0)_PAD : OUT std_ulogic;
        Rx_2(0)_PAD : IN std_ulogic;
        M1_D2(0)_PAD : OUT std_ulogic;
        M2_D2(0)_PAD : OUT std_ulogic;
        M1_EN(0)_PAD : OUT std_ulogic;
        M2_EN(0)_PAD : OUT std_ulogic);
    ATTRIBUTE voltage_VDDABUF OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDA OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VUSB OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDD OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO0 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO1 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO2 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO3 OF __DEFAULT__ : ENTITY IS 5e0;
END CS301_Class;

ARCHITECTURE __DEFAULT__ OF CS301_Class IS
    SIGNAL A0(0)__PA : bit;
    SIGNAL A1(0)__PA : bit;
    SIGNAL A2(0)__PA : bit;
    SIGNAL A3(0)__PA : bit;
    SIGNAL A4(0)__PA : bit;
    SIGNAL A5(0)__PA : bit;
    SIGNAL CLK24M : bit;
    ATTRIBUTE global_signal OF CLK24M : SIGNAL IS true;
    SIGNAL CLK24M_local : bit;
    SIGNAL ClockBlock_100k : bit;
    SIGNAL ClockBlock_1k : bit;
    SIGNAL ClockBlock_32k : bit;
    SIGNAL ClockBlock_BUS_CLK : bit;
    ATTRIBUTE global_signal OF ClockBlock_BUS_CLK : SIGNAL IS true;
    SIGNAL ClockBlock_BUS_CLK_local : bit;
    SIGNAL ClockBlock_ILO : bit;
    SIGNAL ClockBlock_IMO : bit;
    SIGNAL ClockBlock_MASTER_CLK : bit;
    SIGNAL ClockBlock_PLL_OUT : bit;
    SIGNAL ClockBlock_XTAL : bit;
    SIGNAL ClockBlock_XTAL_32KHZ : bit;
    SIGNAL DB0(0)__PA : bit;
    SIGNAL DB1(0)__PA : bit;
    SIGNAL DB2(0)__PA : bit;
    SIGNAL LED(0)__PA : bit;
    SIGNAL M1_D1(0)__PA : bit;
    SIGNAL M1_D2(0)__PA : bit;
    SIGNAL M1_EN(0)__PA : bit;
    SIGNAL M1_IN1(0)__PA : bit;
    SIGNAL M1_IN2(0)__PA : bit;
    SIGNAL M1_QA(0)__PA : bit;
    SIGNAL M1_QB(0)__PA : bit;
    SIGNAL M2_D1(0)__PA : bit;
    SIGNAL M2_D2(0)__PA : bit;
    SIGNAL M2_EN(0)__PA : bit;
    SIGNAL M2_IN1(0)__PA : bit;
    SIGNAL M2_IN2(0)__PA : bit;
    SIGNAL M2_QA(0)__PA : bit;
    SIGNAL M2_QB(0)__PA : bit;
    SIGNAL Net_10 : bit;
    ATTRIBUTE global_signal OF Net_10 : SIGNAL IS true;
    SIGNAL Net_10_local : bit;
    SIGNAL Net_1496 : bit;
    SIGNAL Net_1497 : bit;
    SIGNAL Net_1619 : bit;
    SIGNAL Net_1832 : bit;
    SIGNAL Net_1850 : bit;
    ATTRIBUTE udbclken_assigned OF Net_1850 : SIGNAL IS "True";
    ATTRIBUTE global_signal OF Net_1850 : SIGNAL IS true;
    SIGNAL Net_1850_local : bit;
    SIGNAL Net_1880 : bit;
    SIGNAL Net_1898 : bit;
    SIGNAL Net_2183 : bit;
    ATTRIBUTE GROUND OF Net_2183 : SIGNAL IS true;
    SIGNAL Net_2404 : bit;
    SIGNAL Net_2460 : bit;
    SIGNAL Net_3236 : bit;
    SIGNAL Net_3405 : bit;
    SIGNAL Net_3405_SYNCOUT : bit;
    SIGNAL Net_3406 : bit;
    SIGNAL Net_3437 : bit;
    SIGNAL Net_3438 : bit;
    SIGNAL Net_3438_SYNCOUT : bit;
    SIGNAL Net_362 : bit;
    SIGNAL Net_368 : bit;
    SIGNAL Net_4334 : bit;
    SIGNAL Net_4343 : bit;
    SIGNAL Net_4350 : bit;
    ATTRIBUTE global_signal OF Net_4350 : SIGNAL IS true;
    SIGNAL Net_4350_local : bit;
    SIGNAL Net_724 : bit;
    SIGNAL Net_724_SYNCOUT : bit;
    SIGNAL Net_725 : bit;
    SIGNAL Net_725_SYNCOUT : bit;
    SIGNAL Net_729 : bit;
    SIGNAL Net_729_SYNCOUT : bit;
    SIGNAL Net_730 : bit;
    SIGNAL Net_730_SYNCOUT : bit;
    SIGNAL Rx_1(0)__PA : bit;
    SIGNAL Rx_2(0)__PA : bit;
    SIGNAL Tx_1(0)__PA : bit;
    SIGNAL \ADC:AMuxHw_2_Decoder_is_active\ : bit;
    ATTRIBUTE soft OF \ADC:AMuxHw_2_Decoder_is_active\ : SIGNAL IS 1;
    SIGNAL \ADC:AMuxHw_2_Decoder_is_active_split\ : bit;
    SIGNAL \ADC:AMuxHw_2_Decoder_old_id_0\ : bit;
    SIGNAL \ADC:AMuxHw_2_Decoder_old_id_1\ : bit;
    SIGNAL \ADC:AMuxHw_2_Decoder_old_id_2\ : bit;
    SIGNAL \ADC:AMuxHw_2_Decoder_old_id_3\ : bit;
    SIGNAL \ADC:AMuxHw_2_Decoder_old_id_4\ : bit;
    SIGNAL \ADC:AMuxHw_2_Decoder_old_id_5\ : bit;
    SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_0\ : bit;
    SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_10\ : bit;
    SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_11\ : bit;
    SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_12\ : bit;
    SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_13\ : bit;
    SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_14\ : bit;
    SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_15\ : bit;
    SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_16\ : bit;
    SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_17\ : bit;
    SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_18\ : bit;
    SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_19\ : bit;
    SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_1\ : bit;
    SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_20\ : bit;
    SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_21\ : bit;
    SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_22\ : bit;
    SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_23\ : bit;
    SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_24\ : bit;
    SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_25\ : bit;
    SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_26\ : bit;
    SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_27\ : bit;
    SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_28\ : bit;
    SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_29\ : bit;
    SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_2\ : bit;
    SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_30\ : bit;
    SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_31\ : bit;
    SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_32\ : bit;
    SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_33\ : bit;
    SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_34\ : bit;
    SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_35\ : bit;
    SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_36\ : bit;
    SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_37\ : bit;
    SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_38\ : bit;
    SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_39\ : bit;
    SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_3\ : bit;
    SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_40\ : bit;
    SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_41\ : bit;
    SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_42\ : bit;
    SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_43\ : bit;
    SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_44\ : bit;
    SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_45\ : bit;
    SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_46\ : bit;
    SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_47\ : bit;
    SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_48\ : bit;
    SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_49\ : bit;
    SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_4\ : bit;
    SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_50\ : bit;
    SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_51\ : bit;
    SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_52\ : bit;
    SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_53\ : bit;
    SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_54\ : bit;
    SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_55\ : bit;
    SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_56\ : bit;
    SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_57\ : bit;
    SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_58\ : bit;
    SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_59\ : bit;
    SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_5\ : bit;
    SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_60\ : bit;
    SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_61\ : bit;
    SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_62\ : bit;
    SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_63\ : bit;
    SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_6\ : bit;
    SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_7\ : bit;
    SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_8\ : bit;
    SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_9\ : bit;
    SIGNAL \ADC:Net_3698\ : bit;
    SIGNAL \ADC:Net_3830\ : bit;
    SIGNAL \ADC:Net_3935\ : bit;
    SIGNAL \ADC:SAR:Net_207_0\ : bit;
    SIGNAL \ADC:SAR:Net_207_10\ : bit;
    SIGNAL \ADC:SAR:Net_207_11\ : bit;
    SIGNAL \ADC:SAR:Net_207_1\ : bit;
    SIGNAL \ADC:SAR:Net_207_2\ : bit;
    SIGNAL \ADC:SAR:Net_207_3\ : bit;
    SIGNAL \ADC:SAR:Net_207_4\ : bit;
    SIGNAL \ADC:SAR:Net_207_5\ : bit;
    SIGNAL \ADC:SAR:Net_207_6\ : bit;
    SIGNAL \ADC:SAR:Net_207_7\ : bit;
    SIGNAL \ADC:SAR:Net_207_8\ : bit;
    SIGNAL \ADC:SAR:Net_207_9\ : bit;
    SIGNAL \ADC:SAR:Net_252\ : bit;
    SIGNAL \ADC:bSAR_SEQ:bus_clk_nrq_reg\ : bit;
    SIGNAL \ADC:bSAR_SEQ:cnt_enable\ : bit;
    SIGNAL \ADC:bSAR_SEQ:cnt_tc\ : bit;
    SIGNAL \ADC:bSAR_SEQ:control_2\ : bit;
    SIGNAL \ADC:bSAR_SEQ:control_3\ : bit;
    SIGNAL \ADC:bSAR_SEQ:control_4\ : bit;
    SIGNAL \ADC:bSAR_SEQ:control_5\ : bit;
    SIGNAL \ADC:bSAR_SEQ:control_6\ : bit;
    SIGNAL \ADC:bSAR_SEQ:control_7\ : bit;
    SIGNAL \ADC:bSAR_SEQ:count_6\ : bit;
    SIGNAL \ADC:bSAR_SEQ:enable\ : bit;
    SIGNAL \ADC:bSAR_SEQ:load_period\ : bit;
    SIGNAL \ADC:bSAR_SEQ:nrq_reg\ : bit;
    SIGNAL \ADC:ch_addr_0\ : bit;
    SIGNAL \ADC:ch_addr_1\ : bit;
    SIGNAL \ADC:ch_addr_2\ : bit;
    SIGNAL \ADC:ch_addr_3\ : bit;
    SIGNAL \ADC:ch_addr_4\ : bit;
    SIGNAL \ADC:ch_addr_5\ : bit;
    SIGNAL \ADC:clock\ : bit;
    ATTRIBUTE udbclken_assigned OF \ADC:clock\ : SIGNAL IS "True";
    ATTRIBUTE global_signal OF \ADC:clock\ : SIGNAL IS true;
    SIGNAL \ADC:clock_local\ : bit;
    SIGNAL \ADC:nrq\ : bit;
    SIGNAL \CONTROL:control_2\ : bit;
    SIGNAL \CONTROL:control_3\ : bit;
    SIGNAL \CONTROL:control_4\ : bit;
    SIGNAL \CONTROL:control_5\ : bit;
    SIGNAL \CONTROL:control_6\ : bit;
    SIGNAL \CONTROL:control_7\ : bit;
    SIGNAL \PWM_1:Net_54\ : bit;
    SIGNAL \PWM_1:Net_63\ : bit;
    SIGNAL \PWM_2:Net_54\ : bit;
    SIGNAL \PWM_2:Net_63\ : bit;
    SIGNAL \QuadDec_M1:Cnt16:CounterUDB:cmp_out_i\ : bit;
    SIGNAL \QuadDec_M1:Cnt16:CounterUDB:control_0\ : bit;
    SIGNAL \QuadDec_M1:Cnt16:CounterUDB:control_1\ : bit;
    SIGNAL \QuadDec_M1:Cnt16:CounterUDB:control_2\ : bit;
    SIGNAL \QuadDec_M1:Cnt16:CounterUDB:control_3\ : bit;
    SIGNAL \QuadDec_M1:Cnt16:CounterUDB:control_4\ : bit;
    SIGNAL \QuadDec_M1:Cnt16:CounterUDB:control_5\ : bit;
    SIGNAL \QuadDec_M1:Cnt16:CounterUDB:control_6\ : bit;
    SIGNAL \QuadDec_M1:Cnt16:CounterUDB:control_7\ : bit;
    SIGNAL \QuadDec_M1:Cnt16:CounterUDB:count_enable\ : bit;
    SIGNAL \QuadDec_M1:Cnt16:CounterUDB:count_stored_i\ : bit;
    SIGNAL \QuadDec_M1:Cnt16:CounterUDB:overflow\ : bit;
    SIGNAL \QuadDec_M1:Cnt16:CounterUDB:overflow_reg_i\ : bit;
    SIGNAL \QuadDec_M1:Cnt16:CounterUDB:prevCompare\ : bit;
    SIGNAL \QuadDec_M1:Cnt16:CounterUDB:reload\ : bit;
    SIGNAL \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0.ce0__sig\ : bit;
    SIGNAL \QuadDec_M1:Cnt16:CounterUDB:status_0\ : bit;
    SIGNAL \QuadDec_M1:Cnt16:CounterUDB:status_1\ : bit;
    SIGNAL \QuadDec_M1:Cnt16:CounterUDB:status_2\ : bit;
    SIGNAL \QuadDec_M1:Cnt16:CounterUDB:status_3\ : bit;
    SIGNAL \QuadDec_M1:Cnt16:CounterUDB:status_5\ : bit;
    SIGNAL \QuadDec_M1:Cnt16:CounterUDB:status_6\ : bit;
    SIGNAL \QuadDec_M1:Cnt16:CounterUDB:underflow_reg_i\ : bit;
    SIGNAL \QuadDec_M1:Net_1203\ : bit;
    SIGNAL \QuadDec_M1:Net_1203_split\ : bit;
    SIGNAL \QuadDec_M1:Net_1251\ : bit;
    SIGNAL \QuadDec_M1:Net_1251_split\ : bit;
    SIGNAL \QuadDec_M1:Net_1260\ : bit;
    SIGNAL \QuadDec_M1:Net_1275\ : bit;
    SIGNAL \QuadDec_M1:Net_530\ : bit;
    SIGNAL \QuadDec_M1:Net_611\ : bit;
    SIGNAL \QuadDec_M1:bQuadDec:error\ : bit;
    SIGNAL \QuadDec_M1:bQuadDec:quad_A_delayed_0\ : bit;
    SIGNAL \QuadDec_M1:bQuadDec:quad_A_delayed_1\ : bit;
    SIGNAL \QuadDec_M1:bQuadDec:quad_A_delayed_2\ : bit;
    SIGNAL \QuadDec_M1:bQuadDec:quad_A_filt\ : bit;
    SIGNAL \QuadDec_M1:bQuadDec:quad_B_delayed_0\ : bit;
    SIGNAL \QuadDec_M1:bQuadDec:quad_B_delayed_1\ : bit;
    SIGNAL \QuadDec_M1:bQuadDec:quad_B_delayed_2\ : bit;
    SIGNAL \QuadDec_M1:bQuadDec:quad_B_filt\ : bit;
    SIGNAL \QuadDec_M1:bQuadDec:state_0\ : bit;
    SIGNAL \QuadDec_M1:bQuadDec:state_1\ : bit;
    SIGNAL \QuadDec_M2:Cnt16:CounterUDB:cmp_out_i\ : bit;
    SIGNAL \QuadDec_M2:Cnt16:CounterUDB:control_0\ : bit;
    SIGNAL \QuadDec_M2:Cnt16:CounterUDB:control_1\ : bit;
    SIGNAL \QuadDec_M2:Cnt16:CounterUDB:control_2\ : bit;
    SIGNAL \QuadDec_M2:Cnt16:CounterUDB:control_3\ : bit;
    SIGNAL \QuadDec_M2:Cnt16:CounterUDB:control_4\ : bit;
    SIGNAL \QuadDec_M2:Cnt16:CounterUDB:control_5\ : bit;
    SIGNAL \QuadDec_M2:Cnt16:CounterUDB:control_6\ : bit;
    SIGNAL \QuadDec_M2:Cnt16:CounterUDB:control_7\ : bit;
    SIGNAL \QuadDec_M2:Cnt16:CounterUDB:count_enable\ : bit;
    SIGNAL \QuadDec_M2:Cnt16:CounterUDB:count_stored_i\ : bit;
    SIGNAL \QuadDec_M2:Cnt16:CounterUDB:overflow\ : bit;
    SIGNAL \QuadDec_M2:Cnt16:CounterUDB:overflow_reg_i\ : bit;
    SIGNAL \QuadDec_M2:Cnt16:CounterUDB:prevCompare\ : bit;
    SIGNAL \QuadDec_M2:Cnt16:CounterUDB:reload\ : bit;
    SIGNAL \QuadDec_M2:Cnt16:CounterUDB:status_0\ : bit;
    SIGNAL \QuadDec_M2:Cnt16:CounterUDB:status_1\ : bit;
    SIGNAL \QuadDec_M2:Cnt16:CounterUDB:status_2\ : bit;
    SIGNAL \QuadDec_M2:Cnt16:CounterUDB:status_3\ : bit;
    SIGNAL \QuadDec_M2:Cnt16:CounterUDB:status_5\ : bit;
    SIGNAL \QuadDec_M2:Cnt16:CounterUDB:status_6\ : bit;
    SIGNAL \QuadDec_M2:Cnt16:CounterUDB:underflow_reg_i\ : bit;
    SIGNAL \QuadDec_M2:Net_1203\ : bit;
    SIGNAL \QuadDec_M2:Net_1203_split\ : bit;
    SIGNAL \QuadDec_M2:Net_1251\ : bit;
    SIGNAL \QuadDec_M2:Net_1251_split\ : bit;
    SIGNAL \QuadDec_M2:Net_1260\ : bit;
    SIGNAL \QuadDec_M2:Net_1275\ : bit;
    SIGNAL \QuadDec_M2:Net_530\ : bit;
    SIGNAL \QuadDec_M2:Net_611\ : bit;
    SIGNAL \QuadDec_M2:bQuadDec:error\ : bit;
    SIGNAL \QuadDec_M2:bQuadDec:quad_A_delayed_0\ : bit;
    SIGNAL \QuadDec_M2:bQuadDec:quad_A_delayed_1\ : bit;
    SIGNAL \QuadDec_M2:bQuadDec:quad_A_delayed_2\ : bit;
    SIGNAL \QuadDec_M2:bQuadDec:quad_A_filt\ : bit;
    SIGNAL \QuadDec_M2:bQuadDec:quad_B_delayed_0\ : bit;
    SIGNAL \QuadDec_M2:bQuadDec:quad_B_delayed_1\ : bit;
    SIGNAL \QuadDec_M2:bQuadDec:quad_B_delayed_2\ : bit;
    SIGNAL \QuadDec_M2:bQuadDec:quad_B_filt\ : bit;
    SIGNAL \QuadDec_M2:bQuadDec:state_0\ : bit;
    SIGNAL \QuadDec_M2:bQuadDec:state_1\ : bit;
    SIGNAL \RF_BT_SELECT:control_1\ : bit;
    SIGNAL \RF_BT_SELECT:control_2\ : bit;
    SIGNAL \RF_BT_SELECT:control_3\ : bit;
    SIGNAL \RF_BT_SELECT:control_4\ : bit;
    SIGNAL \RF_BT_SELECT:control_5\ : bit;
    SIGNAL \RF_BT_SELECT:control_6\ : bit;
    SIGNAL \RF_BT_SELECT:control_7\ : bit;
    SIGNAL \Timer_QD:Net_261\ : bit;
    SIGNAL \Timer_QD:Net_51\ : bit;
    SIGNAL \Timer_TS:Net_261\ : bit;
    SIGNAL \Timer_TS:Net_57\ : bit;
    SIGNAL \UART:BUART:counter_load_not\ : bit;
    SIGNAL \UART:BUART:pollcount_0\ : bit;
    SIGNAL \UART:BUART:pollcount_1\ : bit;
    SIGNAL \UART:BUART:rx_bitclk_enable\ : bit;
    SIGNAL \UART:BUART:rx_count7_tc\ : bit;
    SIGNAL \UART:BUART:rx_count_0\ : bit;
    SIGNAL \UART:BUART:rx_count_1\ : bit;
    SIGNAL \UART:BUART:rx_count_2\ : bit;
    SIGNAL \UART:BUART:rx_count_3\ : bit;
    SIGNAL \UART:BUART:rx_count_4\ : bit;
    SIGNAL \UART:BUART:rx_count_5\ : bit;
    SIGNAL \UART:BUART:rx_count_6\ : bit;
    SIGNAL \UART:BUART:rx_counter_load\ : bit;
    SIGNAL \UART:BUART:rx_fifofull\ : bit;
    SIGNAL \UART:BUART:rx_fifonotempty\ : bit;
    SIGNAL \UART:BUART:rx_last\ : bit;
    SIGNAL \UART:BUART:rx_load_fifo\ : bit;
    SIGNAL \UART:BUART:rx_postpoll\ : bit;
    ATTRIBUTE soft OF \UART:BUART:rx_postpoll\ : SIGNAL IS 1;
    SIGNAL \UART:BUART:rx_state_0\ : bit;
    SIGNAL \UART:BUART:rx_state_2\ : bit;
    SIGNAL \UART:BUART:rx_state_3\ : bit;
    SIGNAL \UART:BUART:rx_state_stop1_reg\ : bit;
    SIGNAL \UART:BUART:rx_status_3\ : bit;
    SIGNAL \UART:BUART:rx_status_4\ : bit;
    SIGNAL \UART:BUART:rx_status_5\ : bit;
    SIGNAL \UART:BUART:tx_bitclk\ : bit;
    SIGNAL \UART:BUART:tx_bitclk_enable_pre\ : bit;
    SIGNAL \UART:BUART:tx_counter_dp\ : bit;
    SIGNAL \UART:BUART:tx_ctrl_mark_last\ : bit;
    SIGNAL \UART:BUART:tx_fifo_empty\ : bit;
    SIGNAL \UART:BUART:tx_fifo_notfull\ : bit;
    SIGNAL \UART:BUART:tx_shift_out\ : bit;
    SIGNAL \UART:BUART:tx_state_0\ : bit;
    SIGNAL \UART:BUART:tx_state_1\ : bit;
    SIGNAL \UART:BUART:tx_state_2\ : bit;
    SIGNAL \UART:BUART:tx_status_0\ : bit;
    SIGNAL \UART:BUART:tx_status_2\ : bit;
    SIGNAL \UART:BUART:txn\ : bit;
    SIGNAL \UART:Net_9\ : bit;
    ATTRIBUTE udbclken_assigned OF \UART:Net_9\ : SIGNAL IS "True";
    ATTRIBUTE global_signal OF \UART:Net_9\ : SIGNAL IS true;
    SIGNAL \UART:Net_9_local\ : bit;
    SIGNAL \\\USBUART:Dm(0)\\__PA\ : bit;
    SIGNAL \\\USBUART:Dp(0)\\__PA\ : bit;
    SIGNAL \USBUART:Net_1010\ : bit;
    SIGNAL \USBUART:Net_1876\ : bit;
    SIGNAL \USBUART:Net_1889\ : bit;
    SIGNAL \USBUART:Net_95\ : bit;
    SIGNAL \USBUART:dma_request_0\ : bit;
    SIGNAL \USBUART:dma_request_1\ : bit;
    SIGNAL \USBUART:dma_request_2\ : bit;
    SIGNAL \USBUART:dma_request_3\ : bit;
    SIGNAL \USBUART:dma_request_4\ : bit;
    SIGNAL \USBUART:dma_request_5\ : bit;
    SIGNAL \USBUART:dma_request_6\ : bit;
    SIGNAL \USBUART:dma_request_7\ : bit;
    SIGNAL \USBUART:dma_terminate\ : bit;
    SIGNAL \USBUART:ep_int_0\ : bit;
    SIGNAL \USBUART:ep_int_1\ : bit;
    SIGNAL \USBUART:ep_int_2\ : bit;
    SIGNAL \USBUART:ep_int_3\ : bit;
    SIGNAL \USBUART:ep_int_4\ : bit;
    SIGNAL \USBUART:ep_int_5\ : bit;
    SIGNAL \USBUART:ep_int_6\ : bit;
    SIGNAL \USBUART:ep_int_7\ : bit;
    SIGNAL \USBUART:ep_int_8\ : bit;
    SIGNAL __ONE__ : bit;
    ATTRIBUTE POWER OF __ONE__ : SIGNAL IS true;
    SIGNAL __ZERO__ : bit;
    ATTRIBUTE GROUND OF __ZERO__ : SIGNAL IS true;
    SIGNAL tmpOE__M1_IN1_net_0 : bit;
    ATTRIBUTE POWER OF tmpOE__M1_IN1_net_0 : SIGNAL IS true;
    SIGNAL \ClockBlock.dclk_glb_ff_2__sig\ : bit;
    SIGNAL \ClockBlock.dclk_glb_ff_4__sig\ : bit;
    SIGNAL \ClockBlock.dclk_glb_ff_5__sig\ : bit;
    SIGNAL \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0.ce0__sig\ : bit;
    SIGNAL \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0.cl0__sig\ : bit;
    SIGNAL \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0.z0__sig\ : bit;
    SIGNAL \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0.ff0__sig\ : bit;
    SIGNAL \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0.ce1__sig\ : bit;
    SIGNAL \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0.cl1__sig\ : bit;
    SIGNAL \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0.z1__sig\ : bit;
    SIGNAL \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0.ff1__sig\ : bit;
    SIGNAL \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0.co_msb__sig\ : bit;
    SIGNAL \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0.sol_msb__sig\ : bit;
    SIGNAL \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0.cfbo__sig\ : bit;
    SIGNAL \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1.sor__sig\ : bit;
    SIGNAL \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1.cmsbo__sig\ : bit;
    SIGNAL \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0.cl0__sig\ : bit;
    SIGNAL \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0.z0__sig\ : bit;
    SIGNAL \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0.ff0__sig\ : bit;
    SIGNAL \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0.ce1__sig\ : bit;
    SIGNAL \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0.cl1__sig\ : bit;
    SIGNAL \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0.z1__sig\ : bit;
    SIGNAL \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0.ff1__sig\ : bit;
    SIGNAL \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0.co_msb__sig\ : bit;
    SIGNAL \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0.sol_msb__sig\ : bit;
    SIGNAL \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0.cfbo__sig\ : bit;
    SIGNAL \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1.sor__sig\ : bit;
    SIGNAL \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1.cmsbo__sig\ : bit;
    ATTRIBUTE lib_model OF \QuadDec_M1:Net_1203_split\ : LABEL IS "macrocell1";
    ATTRIBUTE lib_model OF M1_IN1(0) : LABEL IS "iocell1";
    ATTRIBUTE Location OF M1_IN1(0) : LABEL IS "P3[5]";
    ATTRIBUTE lib_model OF M1_IN2(0) : LABEL IS "iocell2";
    ATTRIBUTE Location OF M1_IN2(0) : LABEL IS "P3[4]";
    ATTRIBUTE lib_model OF M2_IN1(0) : LABEL IS "iocell3";
    ATTRIBUTE Location OF M2_IN1(0) : LABEL IS "P12[2]";
    ATTRIBUTE lib_model OF M2_IN2(0) : LABEL IS "iocell4";
    ATTRIBUTE Location OF M2_IN2(0) : LABEL IS "P12[3]";
    ATTRIBUTE lib_model OF M2_D1(0) : LABEL IS "iocell5";
    ATTRIBUTE Location OF M2_D1(0) : LABEL IS "P12[4]";
    ATTRIBUTE lib_model OF M1_QA(0) : LABEL IS "iocell6";
    ATTRIBUTE Location OF M1_QA(0) : LABEL IS "P15[1]";
    ATTRIBUTE lib_model OF M1_QB(0) : LABEL IS "iocell7";
    ATTRIBUTE Location OF M1_QB(0) : LABEL IS "P15[2]";
    ATTRIBUTE lib_model OF M2_QA(0) : LABEL IS "iocell8";
    ATTRIBUTE Location OF M2_QA(0) : LABEL IS "P0[0]";
    ATTRIBUTE lib_model OF M2_QB(0) : LABEL IS "iocell9";
    ATTRIBUTE Location OF M2_QB(0) : LABEL IS "P0[1]";
    ATTRIBUTE lib_model OF A0(0) : LABEL IS "iocell10";
    ATTRIBUTE Location OF A0(0) : LABEL IS "P0[5]";
    ATTRIBUTE lib_model OF A1(0) : LABEL IS "iocell11";
    ATTRIBUTE Location OF A1(0) : LABEL IS "P0[6]";
    ATTRIBUTE lib_model OF A2(0) : LABEL IS "iocell12";
    ATTRIBUTE Location OF A2(0) : LABEL IS "P0[7]";
    ATTRIBUTE lib_model OF A3(0) : LABEL IS "iocell13";
    ATTRIBUTE Location OF A3(0) : LABEL IS "P1[2]";
    ATTRIBUTE lib_model OF A4(0) : LABEL IS "iocell14";
    ATTRIBUTE Location OF A4(0) : LABEL IS "P1[4]";
    ATTRIBUTE lib_model OF A5(0) : LABEL IS "iocell15";
    ATTRIBUTE Location OF A5(0) : LABEL IS "P1[5]";
    ATTRIBUTE lib_model OF \USBUART:Dm(0)\ : LABEL IS "iocell16";
    ATTRIBUTE Location OF \USBUART:Dm(0)\ : LABEL IS "P15[7]";
    ATTRIBUTE lib_model OF \USBUART:Dp(0)\ : LABEL IS "iocell17";
    ATTRIBUTE Location OF \USBUART:Dp(0)\ : LABEL IS "P15[6]";
    ATTRIBUTE lib_model OF M1_D1(0) : LABEL IS "iocell18";
    ATTRIBUTE Location OF M1_D1(0) : LABEL IS "P3[3]";
    ATTRIBUTE lib_model OF Rx_1(0) : LABEL IS "iocell19";
    ATTRIBUTE Location OF Rx_1(0) : LABEL IS "P2[2]";
    ATTRIBUTE lib_model OF Tx_1(0) : LABEL IS "iocell20";
    ATTRIBUTE Location OF Tx_1(0) : LABEL IS "P2[3]";
    ATTRIBUTE lib_model OF LED(0) : LABEL IS "iocell21";
    ATTRIBUTE Location OF LED(0) : LABEL IS "P2[1]";
    ATTRIBUTE lib_model OF DB0(0) : LABEL IS "iocell22";
    ATTRIBUTE Location OF DB0(0) : LABEL IS "P3[0]";
    ATTRIBUTE lib_model OF DB1(0) : LABEL IS "iocell23";
    ATTRIBUTE Location OF DB1(0) : LABEL IS "P3[1]";
    ATTRIBUTE lib_model OF DB2(0) : LABEL IS "iocell24";
    ATTRIBUTE Location OF DB2(0) : LABEL IS "P3[6]";
    ATTRIBUTE lib_model OF Rx_2(0) : LABEL IS "iocell25";
    ATTRIBUTE Location OF Rx_2(0) : LABEL IS "P2[4]";
    ATTRIBUTE lib_model OF M1_D2(0) : LABEL IS "iocell26";
    ATTRIBUTE Location OF M1_D2(0) : LABEL IS "P12[1]";
    ATTRIBUTE lib_model OF __ONE__ : LABEL IS "macrocell2";
    ATTRIBUTE lib_model OF M2_D2(0) : LABEL IS "iocell27";
    ATTRIBUTE Location OF M2_D2(0) : LABEL IS "P12[6]";
    ATTRIBUTE lib_model OF M1_EN(0) : LABEL IS "iocell28";
    ATTRIBUTE Location OF M1_EN(0) : LABEL IS "P12[0]";
    ATTRIBUTE lib_model OF M2_EN(0) : LABEL IS "iocell29";
    ATTRIBUTE Location OF M2_EN(0) : LABEL IS "P12[5]";
    ATTRIBUTE lib_model OF \QuadDec_M1:Cnt16:CounterUDB:reload\ : LABEL IS "macrocell3";
    ATTRIBUTE lib_model OF \QuadDec_M1:Cnt16:CounterUDB:status_0\ : LABEL IS "macrocell4";
    ATTRIBUTE lib_model OF \QuadDec_M1:Cnt16:CounterUDB:status_2\ : LABEL IS "macrocell5";
    ATTRIBUTE lib_model OF \QuadDec_M1:Cnt16:CounterUDB:status_3\ : LABEL IS "macrocell6";
    ATTRIBUTE lib_model OF \QuadDec_M1:Cnt16:CounterUDB:count_enable\ : LABEL IS "macrocell7";
    ATTRIBUTE lib_model OF \QuadDec_M1:Net_530\ : LABEL IS "macrocell8";
    ATTRIBUTE lib_model OF \QuadDec_M1:Net_611\ : LABEL IS "macrocell9";
    ATTRIBUTE lib_model OF Net_368 : LABEL IS "macrocell10";
    ATTRIBUTE lib_model OF Net_362 : LABEL IS "macrocell11";
    ATTRIBUTE lib_model OF \QuadDec_M2:Cnt16:CounterUDB:reload\ : LABEL IS "macrocell12";
    ATTRIBUTE lib_model OF \QuadDec_M2:Cnt16:CounterUDB:status_0\ : LABEL IS "macrocell13";
    ATTRIBUTE lib_model OF \QuadDec_M2:Cnt16:CounterUDB:status_2\ : LABEL IS "macrocell14";
    ATTRIBUTE lib_model OF \QuadDec_M2:Cnt16:CounterUDB:status_3\ : LABEL IS "macrocell15";
    ATTRIBUTE lib_model OF \QuadDec_M2:Cnt16:CounterUDB:count_enable\ : LABEL IS "macrocell16";
    ATTRIBUTE lib_model OF \QuadDec_M2:Net_530\ : LABEL IS "macrocell17";
    ATTRIBUTE lib_model OF \QuadDec_M2:Net_611\ : LABEL IS "macrocell18";
    ATTRIBUTE lib_model OF \ADC:AMuxHw_2_Decoder_is_active\ : LABEL IS "macrocell19";
    ATTRIBUTE lib_model OF \ADC:bSAR_SEQ:cnt_enable\ : LABEL IS "macrocell20";
    ATTRIBUTE lib_model OF Net_1880 : LABEL IS "macrocell21";
    ATTRIBUTE lib_model OF \UART:BUART:counter_load_not\ : LABEL IS "macrocell22";
    ATTRIBUTE lib_model OF \UART:BUART:tx_status_0\ : LABEL IS "macrocell23";
    ATTRIBUTE lib_model OF \UART:BUART:tx_status_2\ : LABEL IS "macrocell24";
    ATTRIBUTE lib_model OF \UART:BUART:rx_counter_load\ : LABEL IS "macrocell25";
    ATTRIBUTE lib_model OF \UART:BUART:rx_postpoll\ : LABEL IS "macrocell26";
    ATTRIBUTE lib_model OF \UART:BUART:rx_status_4\ : LABEL IS "macrocell27";
    ATTRIBUTE lib_model OF \UART:BUART:rx_status_5\ : LABEL IS "macrocell28";
    ATTRIBUTE lib_model OF \QuadDec_M1:Cnt16:CounterUDB:sCTRLReg:ctrlreg\ : LABEL IS "controlcell1";
    ATTRIBUTE lib_model OF \QuadDec_M1:Cnt16:CounterUDB:sSTSReg:stsreg\ : LABEL IS "statusicell1";
    ATTRIBUTE lib_model OF \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\ : LABEL IS "datapathcell1";
    ATTRIBUTE lib_model OF \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\ : LABEL IS "datapathcell2";
    ATTRIBUTE lib_model OF \QuadDec_M1:bQuadDec:quad_A_delayed_0\ : LABEL IS "macrocell29";
    ATTRIBUTE lib_model OF \QuadDec_M1:bQuadDec:quad_A_delayed_1\ : LABEL IS "macrocell30";
    ATTRIBUTE lib_model OF \QuadDec_M1:bQuadDec:quad_A_delayed_2\ : LABEL IS "macrocell31";
    ATTRIBUTE lib_model OF \QuadDec_M1:bQuadDec:quad_B_delayed_0\ : LABEL IS "macrocell32";
    ATTRIBUTE lib_model OF \QuadDec_M1:bQuadDec:quad_B_delayed_1\ : LABEL IS "macrocell33";
    ATTRIBUTE lib_model OF \QuadDec_M1:bQuadDec:quad_B_delayed_2\ : LABEL IS "macrocell34";
    ATTRIBUTE lib_model OF \QuadDec_M1:bQuadDec:Stsreg\ : LABEL IS "statusicell2";
    ATTRIBUTE lib_model OF \QuadDec_M2:Cnt16:CounterUDB:sCTRLReg:ctrlreg\ : LABEL IS "controlcell2";
    ATTRIBUTE lib_model OF \QuadDec_M2:Cnt16:CounterUDB:sSTSReg:stsreg\ : LABEL IS "statusicell3";
    ATTRIBUTE lib_model OF \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\ : LABEL IS "datapathcell3";
    ATTRIBUTE lib_model OF \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\ : LABEL IS "datapathcell4";
    ATTRIBUTE lib_model OF \QuadDec_M2:bQuadDec:quad_A_delayed_0\ : LABEL IS "macrocell35";
    ATTRIBUTE lib_model OF \QuadDec_M2:bQuadDec:quad_A_delayed_1\ : LABEL IS "macrocell36";
    ATTRIBUTE lib_model OF \QuadDec_M2:bQuadDec:quad_A_delayed_2\ : LABEL IS "macrocell37";
    ATTRIBUTE lib_model OF \QuadDec_M2:bQuadDec:quad_B_delayed_0\ : LABEL IS "macrocell38";
    ATTRIBUTE lib_model OF \QuadDec_M2:bQuadDec:quad_B_delayed_1\ : LABEL IS "macrocell39";
    ATTRIBUTE lib_model OF \QuadDec_M2:bQuadDec:quad_B_delayed_2\ : LABEL IS "macrocell40";
    ATTRIBUTE lib_model OF \QuadDec_M2:bQuadDec:Stsreg\ : LABEL IS "statusicell4";
    ATTRIBUTE Location OF \ADC:SAR:ADC_SAR\ : LABEL IS "F(SAR,1)";
    ATTRIBUTE lib_model OF \ADC:bSAR_SEQ:CtrlReg\ : LABEL IS "controlcell3";
    ATTRIBUTE lib_model OF \ADC:bSAR_SEQ:EOCSts\ : LABEL IS "statuscell1";
    ATTRIBUTE lib_model OF \ADC:TempBuf\ : LABEL IS "drqcell1";
    ATTRIBUTE lib_model OF \ADC:FinalBuf\ : LABEL IS "drqcell2";
    ATTRIBUTE Location OF \USBUART:USB\ : LABEL IS "F(USB,0)";
    ATTRIBUTE lib_model OF \CONTROL:Sync:ctrl_reg\ : LABEL IS "controlcell4";
    ATTRIBUTE lib_model OF \UART:BUART:sTX:TxShifter:u0\ : LABEL IS "datapathcell5";
    ATTRIBUTE lib_model OF \UART:BUART:sTX:sCLOCK:TxBitClkGen\ : LABEL IS "datapathcell6";
    ATTRIBUTE lib_model OF \UART:BUART:sTX:TxSts\ : LABEL IS "statusicell5";
    ATTRIBUTE lib_model OF \UART:BUART:sRX:RxShifter:u0\ : LABEL IS "datapathcell7";
    ATTRIBUTE lib_model OF \UART:BUART:sRX:RxSts\ : LABEL IS "statusicell6";
    ATTRIBUTE lib_model OF \RF_BT_SELECT:Sync:ctrl_reg\ : LABEL IS "controlcell5";
    ATTRIBUTE lib_model OF \QuadDec_M1:Net_1251\ : LABEL IS "macrocell41";
    ATTRIBUTE lib_model OF \QuadDec_M1:Cnt16:CounterUDB:overflow_reg_i\ : LABEL IS "macrocell42";
    ATTRIBUTE lib_model OF \QuadDec_M1:Cnt16:CounterUDB:underflow_reg_i\ : LABEL IS "macrocell43";
    ATTRIBUTE lib_model OF \QuadDec_M1:Net_1275\ : LABEL IS "macrocell44";
    ATTRIBUTE lib_model OF \QuadDec_M1:Cnt16:CounterUDB:prevCompare\ : LABEL IS "macrocell45";
    ATTRIBUTE lib_model OF \ADC:AMuxHw_2_Decoder_is_active_split\ : LABEL IS "macrocell46";
    ATTRIBUTE lib_model OF \QuadDec_M1:Cnt16:CounterUDB:count_stored_i\ : LABEL IS "macrocell47";
    ATTRIBUTE lib_model OF \QuadDec_M1:Net_1203\ : LABEL IS "macrocell48";
    ATTRIBUTE lib_model OF \QuadDec_M1:bQuadDec:quad_A_filt\ : LABEL IS "macrocell49";
    ATTRIBUTE lib_model OF \QuadDec_M1:bQuadDec:quad_B_filt\ : LABEL IS "macrocell50";
    ATTRIBUTE lib_model OF \QuadDec_M1:Net_1260\ : LABEL IS "macrocell51";
    ATTRIBUTE lib_model OF \QuadDec_M1:bQuadDec:error\ : LABEL IS "macrocell52";
    ATTRIBUTE lib_model OF \QuadDec_M1:bQuadDec:state_1\ : LABEL IS "macrocell53";
    ATTRIBUTE lib_model OF \QuadDec_M1:bQuadDec:state_0\ : LABEL IS "macrocell54";
    ATTRIBUTE lib_model OF \QuadDec_M2:Net_1251\ : LABEL IS "macrocell55";
    ATTRIBUTE lib_model OF \QuadDec_M2:Cnt16:CounterUDB:overflow_reg_i\ : LABEL IS "macrocell56";
    ATTRIBUTE lib_model OF \QuadDec_M2:Cnt16:CounterUDB:underflow_reg_i\ : LABEL IS "macrocell57";
    ATTRIBUTE lib_model OF \QuadDec_M2:Net_1275\ : LABEL IS "macrocell58";
    ATTRIBUTE lib_model OF \QuadDec_M2:Cnt16:CounterUDB:prevCompare\ : LABEL IS "macrocell59";
    ATTRIBUTE lib_model OF \QuadDec_M1:Net_1251_split\ : LABEL IS "macrocell60";
    ATTRIBUTE lib_model OF \QuadDec_M2:Cnt16:CounterUDB:count_stored_i\ : LABEL IS "macrocell61";
    ATTRIBUTE lib_model OF \QuadDec_M2:Net_1203\ : LABEL IS "macrocell62";
    ATTRIBUTE lib_model OF \QuadDec_M2:bQuadDec:quad_A_filt\ : LABEL IS "macrocell63";
    ATTRIBUTE lib_model OF \QuadDec_M2:bQuadDec:quad_B_filt\ : LABEL IS "macrocell64";
    ATTRIBUTE lib_model OF \QuadDec_M2:Net_1260\ : LABEL IS "macrocell65";
    ATTRIBUTE lib_model OF \QuadDec_M2:bQuadDec:error\ : LABEL IS "macrocell66";
    ATTRIBUTE lib_model OF \QuadDec_M2:bQuadDec:state_1\ : LABEL IS "macrocell67";
    ATTRIBUTE lib_model OF \QuadDec_M2:bQuadDec:state_0\ : LABEL IS "macrocell68";
    ATTRIBUTE lib_model OF \ADC:AMuxHw_2_Decoder_old_id_5\ : LABEL IS "macrocell69";
    ATTRIBUTE lib_model OF \ADC:AMuxHw_2_Decoder_old_id_4\ : LABEL IS "macrocell70";
    ATTRIBUTE lib_model OF \ADC:AMuxHw_2_Decoder_old_id_3\ : LABEL IS "macrocell71";
    ATTRIBUTE lib_model OF \ADC:AMuxHw_2_Decoder_old_id_2\ : LABEL IS "macrocell72";
    ATTRIBUTE lib_model OF \ADC:AMuxHw_2_Decoder_old_id_1\ : LABEL IS "macrocell73";
    ATTRIBUTE lib_model OF \ADC:AMuxHw_2_Decoder_old_id_0\ : LABEL IS "macrocell74";
    ATTRIBUTE lib_model OF \ADC:AMuxHw_2_Decoder_one_hot_0\ : LABEL IS "macrocell75";
    ATTRIBUTE lib_model OF \ADC:AMuxHw_2_Decoder_one_hot_1\ : LABEL IS "macrocell76";
    ATTRIBUTE lib_model OF \ADC:AMuxHw_2_Decoder_one_hot_2\ : LABEL IS "macrocell77";
    ATTRIBUTE lib_model OF \ADC:AMuxHw_2_Decoder_one_hot_3\ : LABEL IS "macrocell78";
    ATTRIBUTE lib_model OF \ADC:AMuxHw_2_Decoder_one_hot_4\ : LABEL IS "macrocell79";
    ATTRIBUTE lib_model OF \ADC:AMuxHw_2_Decoder_one_hot_5\ : LABEL IS "macrocell80";
    ATTRIBUTE lib_model OF \ADC:AMuxHw_2_Decoder_one_hot_6\ : LABEL IS "macrocell81";
    ATTRIBUTE lib_model OF \ADC:AMuxHw_2_Decoder_one_hot_7\ : LABEL IS "macrocell82";
    ATTRIBUTE lib_model OF \ADC:AMuxHw_2_Decoder_one_hot_8\ : LABEL IS "macrocell83";
    ATTRIBUTE lib_model OF \ADC:AMuxHw_2_Decoder_one_hot_9\ : LABEL IS "macrocell84";
    ATTRIBUTE lib_model OF \ADC:AMuxHw_2_Decoder_one_hot_10\ : LABEL IS "macrocell85";
    ATTRIBUTE lib_model OF \ADC:AMuxHw_2_Decoder_one_hot_11\ : LABEL IS "macrocell86";
    ATTRIBUTE lib_model OF \ADC:AMuxHw_2_Decoder_one_hot_12\ : LABEL IS "macrocell87";
    ATTRIBUTE lib_model OF \ADC:AMuxHw_2_Decoder_one_hot_13\ : LABEL IS "macrocell88";
    ATTRIBUTE lib_model OF \ADC:AMuxHw_2_Decoder_one_hot_14\ : LABEL IS "macrocell89";
    ATTRIBUTE lib_model OF \ADC:AMuxHw_2_Decoder_one_hot_15\ : LABEL IS "macrocell90";
    ATTRIBUTE lib_model OF \ADC:AMuxHw_2_Decoder_one_hot_16\ : LABEL IS "macrocell91";
    ATTRIBUTE lib_model OF \ADC:AMuxHw_2_Decoder_one_hot_17\ : LABEL IS "macrocell92";
    ATTRIBUTE lib_model OF \ADC:AMuxHw_2_Decoder_one_hot_18\ : LABEL IS "macrocell93";
    ATTRIBUTE lib_model OF \ADC:AMuxHw_2_Decoder_one_hot_19\ : LABEL IS "macrocell94";
    ATTRIBUTE lib_model OF \ADC:AMuxHw_2_Decoder_one_hot_20\ : LABEL IS "macrocell95";
    ATTRIBUTE lib_model OF \ADC:AMuxHw_2_Decoder_one_hot_21\ : LABEL IS "macrocell96";
    ATTRIBUTE lib_model OF \ADC:AMuxHw_2_Decoder_one_hot_22\ : LABEL IS "macrocell97";
    ATTRIBUTE lib_model OF \ADC:AMuxHw_2_Decoder_one_hot_23\ : LABEL IS "macrocell98";
    ATTRIBUTE lib_model OF \ADC:AMuxHw_2_Decoder_one_hot_24\ : LABEL IS "macrocell99";
    ATTRIBUTE lib_model OF \ADC:AMuxHw_2_Decoder_one_hot_25\ : LABEL IS "macrocell100";
    ATTRIBUTE lib_model OF \ADC:AMuxHw_2_Decoder_one_hot_26\ : LABEL IS "macrocell101";
    ATTRIBUTE lib_model OF \ADC:AMuxHw_2_Decoder_one_hot_27\ : LABEL IS "macrocell102";
    ATTRIBUTE lib_model OF \ADC:AMuxHw_2_Decoder_one_hot_28\ : LABEL IS "macrocell103";
    ATTRIBUTE lib_model OF \ADC:AMuxHw_2_Decoder_one_hot_29\ : LABEL IS "macrocell104";
    ATTRIBUTE lib_model OF \ADC:AMuxHw_2_Decoder_one_hot_30\ : LABEL IS "macrocell105";
    ATTRIBUTE lib_model OF \ADC:AMuxHw_2_Decoder_one_hot_31\ : LABEL IS "macrocell106";
    ATTRIBUTE lib_model OF \ADC:AMuxHw_2_Decoder_one_hot_32\ : LABEL IS "macrocell107";
    ATTRIBUTE lib_model OF \ADC:AMuxHw_2_Decoder_one_hot_33\ : LABEL IS "macrocell108";
    ATTRIBUTE lib_model OF \ADC:AMuxHw_2_Decoder_one_hot_34\ : LABEL IS "macrocell109";
    ATTRIBUTE lib_model OF \ADC:AMuxHw_2_Decoder_one_hot_35\ : LABEL IS "macrocell110";
    ATTRIBUTE lib_model OF \ADC:AMuxHw_2_Decoder_one_hot_36\ : LABEL IS "macrocell111";
    ATTRIBUTE lib_model OF \ADC:AMuxHw_2_Decoder_one_hot_37\ : LABEL IS "macrocell112";
    ATTRIBUTE lib_model OF \ADC:AMuxHw_2_Decoder_one_hot_38\ : LABEL IS "macrocell113";
    ATTRIBUTE lib_model OF \ADC:AMuxHw_2_Decoder_one_hot_39\ : LABEL IS "macrocell114";
    ATTRIBUTE lib_model OF \ADC:AMuxHw_2_Decoder_one_hot_40\ : LABEL IS "macrocell115";
    ATTRIBUTE lib_model OF \ADC:AMuxHw_2_Decoder_one_hot_41\ : LABEL IS "macrocell116";
    ATTRIBUTE lib_model OF \ADC:AMuxHw_2_Decoder_one_hot_42\ : LABEL IS "macrocell117";
    ATTRIBUTE lib_model OF \ADC:AMuxHw_2_Decoder_one_hot_43\ : LABEL IS "macrocell118";
    ATTRIBUTE lib_model OF \ADC:AMuxHw_2_Decoder_one_hot_44\ : LABEL IS "macrocell119";
    ATTRIBUTE lib_model OF \ADC:AMuxHw_2_Decoder_one_hot_45\ : LABEL IS "macrocell120";
    ATTRIBUTE lib_model OF \ADC:AMuxHw_2_Decoder_one_hot_46\ : LABEL IS "macrocell121";
    ATTRIBUTE lib_model OF \ADC:AMuxHw_2_Decoder_one_hot_47\ : LABEL IS "macrocell122";
    ATTRIBUTE lib_model OF \ADC:AMuxHw_2_Decoder_one_hot_48\ : LABEL IS "macrocell123";
    ATTRIBUTE lib_model OF \ADC:AMuxHw_2_Decoder_one_hot_49\ : LABEL IS "macrocell124";
    ATTRIBUTE lib_model OF \ADC:AMuxHw_2_Decoder_one_hot_50\ : LABEL IS "macrocell125";
    ATTRIBUTE lib_model OF \ADC:AMuxHw_2_Decoder_one_hot_51\ : LABEL IS "macrocell126";
    ATTRIBUTE lib_model OF \ADC:AMuxHw_2_Decoder_one_hot_52\ : LABEL IS "macrocell127";
    ATTRIBUTE lib_model OF \ADC:AMuxHw_2_Decoder_one_hot_53\ : LABEL IS "macrocell128";
    ATTRIBUTE lib_model OF \ADC:AMuxHw_2_Decoder_one_hot_54\ : LABEL IS "macrocell129";
    ATTRIBUTE lib_model OF \ADC:AMuxHw_2_Decoder_one_hot_55\ : LABEL IS "macrocell130";
    ATTRIBUTE lib_model OF \ADC:AMuxHw_2_Decoder_one_hot_56\ : LABEL IS "macrocell131";
    ATTRIBUTE lib_model OF \ADC:AMuxHw_2_Decoder_one_hot_57\ : LABEL IS "macrocell132";
    ATTRIBUTE lib_model OF \ADC:AMuxHw_2_Decoder_one_hot_58\ : LABEL IS "macrocell133";
    ATTRIBUTE lib_model OF \ADC:AMuxHw_2_Decoder_one_hot_59\ : LABEL IS "macrocell134";
    ATTRIBUTE lib_model OF \ADC:AMuxHw_2_Decoder_one_hot_60\ : LABEL IS "macrocell135";
    ATTRIBUTE lib_model OF \ADC:AMuxHw_2_Decoder_one_hot_61\ : LABEL IS "macrocell136";
    ATTRIBUTE lib_model OF \ADC:AMuxHw_2_Decoder_one_hot_62\ : LABEL IS "macrocell137";
    ATTRIBUTE lib_model OF \ADC:AMuxHw_2_Decoder_one_hot_63\ : LABEL IS "macrocell138";
    ATTRIBUTE lib_model OF Net_1497 : LABEL IS "macrocell139";
    ATTRIBUTE lib_model OF \ADC:bSAR_SEQ:bus_clk_nrq_reg\ : LABEL IS "macrocell140";
    ATTRIBUTE lib_model OF \ADC:bSAR_SEQ:nrq_reg\ : LABEL IS "macrocell141";
    ATTRIBUTE lib_model OF \QuadDec_M2:Net_1203_split\ : LABEL IS "macrocell142";
    ATTRIBUTE lib_model OF \UART:BUART:txn\ : LABEL IS "macrocell143";
    ATTRIBUTE lib_model OF \UART:BUART:tx_state_1\ : LABEL IS "macrocell144";
    ATTRIBUTE lib_model OF \UART:BUART:tx_state_0\ : LABEL IS "macrocell145";
    ATTRIBUTE lib_model OF \UART:BUART:tx_state_2\ : LABEL IS "macrocell146";
    ATTRIBUTE lib_model OF \UART:BUART:tx_bitclk\ : LABEL IS "macrocell147";
    ATTRIBUTE lib_model OF \UART:BUART:tx_ctrl_mark_last\ : LABEL IS "macrocell148";
    ATTRIBUTE lib_model OF \UART:BUART:rx_state_0\ : LABEL IS "macrocell149";
    ATTRIBUTE lib_model OF \UART:BUART:rx_load_fifo\ : LABEL IS "macrocell150";
    ATTRIBUTE lib_model OF \UART:BUART:rx_state_3\ : LABEL IS "macrocell151";
    ATTRIBUTE lib_model OF \UART:BUART:rx_state_2\ : LABEL IS "macrocell152";
    ATTRIBUTE lib_model OF \UART:BUART:rx_bitclk_enable\ : LABEL IS "macrocell153";
    ATTRIBUTE lib_model OF \UART:BUART:rx_state_stop1_reg\ : LABEL IS "macrocell154";
    ATTRIBUTE lib_model OF \UART:BUART:pollcount_1\ : LABEL IS "macrocell155";
    ATTRIBUTE lib_model OF \UART:BUART:pollcount_0\ : LABEL IS "macrocell156";
    ATTRIBUTE lib_model OF \QuadDec_M2:Net_1251_split\ : LABEL IS "macrocell157";
    ATTRIBUTE lib_model OF \UART:BUART:rx_status_3\ : LABEL IS "macrocell158";
    ATTRIBUTE lib_model OF \UART:BUART:rx_last\ : LABEL IS "macrocell159";
    COMPONENT clockblockcell
        PORT (
            dclk_0 : OUT std_ulogic;
            dclk_1 : OUT std_ulogic;
            dclk_2 : OUT std_ulogic;
            dclk_3 : OUT std_ulogic;
            dclk_4 : OUT std_ulogic;
            dclk_5 : OUT std_ulogic;
            dclk_6 : OUT std_ulogic;
            dclk_7 : OUT std_ulogic;
            dclk_glb_0 : OUT std_ulogic;
            dclk_glb_1 : OUT std_ulogic;
            dclk_glb_2 : OUT std_ulogic;
            dclk_glb_3 : OUT std_ulogic;
            dclk_glb_4 : OUT std_ulogic;
            dclk_glb_5 : OUT std_ulogic;
            dclk_glb_6 : OUT std_ulogic;
            dclk_glb_7 : OUT std_ulogic;
            aclk_0 : OUT std_ulogic;
            aclk_1 : OUT std_ulogic;
            aclk_2 : OUT std_ulogic;
            aclk_3 : OUT std_ulogic;
            aclk_glb_0 : OUT std_ulogic;
            aclk_glb_1 : OUT std_ulogic;
            aclk_glb_2 : OUT std_ulogic;
            aclk_glb_3 : OUT std_ulogic;
            clk_a_dig_0 : OUT std_ulogic;
            clk_a_dig_1 : OUT std_ulogic;
            clk_a_dig_2 : OUT std_ulogic;
            clk_a_dig_3 : OUT std_ulogic;
            clk_a_dig_glb_0 : OUT std_ulogic;
            clk_a_dig_glb_1 : OUT std_ulogic;
            clk_a_dig_glb_2 : OUT std_ulogic;
            clk_a_dig_glb_3 : OUT std_ulogic;
            clk_bus : OUT std_ulogic;
            clk_bus_glb : OUT std_ulogic;
            clk_sync : OUT std_ulogic;
            clk_32k_xtal : OUT std_ulogic;
            clk_100k : OUT std_ulogic;
            clk_32k : OUT std_ulogic;
            clk_1k : OUT std_ulogic;
            clk_usb : OUT std_ulogic;
            xmhz_xerr : OUT std_ulogic;
            pll_lock_out : OUT std_ulogic;
            dsi_dig_div_0 : IN std_ulogic;
            dsi_dig_div_1 : IN std_ulogic;
            dsi_dig_div_2 : IN std_ulogic;
            dsi_dig_div_3 : IN std_ulogic;
            dsi_dig_div_4 : IN std_ulogic;
            dsi_dig_div_5 : IN std_ulogic;
            dsi_dig_div_6 : IN std_ulogic;
            dsi_dig_div_7 : IN std_ulogic;
            dsi_ana_div_0 : IN std_ulogic;
            dsi_ana_div_1 : IN std_ulogic;
            dsi_ana_div_2 : IN std_ulogic;
            dsi_ana_div_3 : IN std_ulogic;
            dsi_glb_div : IN std_ulogic;
            dsi_clkin_div : IN std_ulogic;
            imo : OUT std_ulogic;
            ilo : OUT std_ulogic;
            xtal : OUT std_ulogic;
            pllout : OUT std_ulogic;
            clk_bus_glb_ff : OUT std_ulogic;
            aclk_glb_ff_0 : OUT std_ulogic;
            clk_a_dig_glb_ff_0 : OUT std_ulogic;
            aclk_glb_ff_1 : OUT std_ulogic;
            clk_a_dig_glb_ff_1 : OUT std_ulogic;
            aclk_glb_ff_2 : OUT std_ulogic;
            clk_a_dig_glb_ff_2 : OUT std_ulogic;
            aclk_glb_ff_3 : OUT std_ulogic;
            clk_a_dig_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_0 : OUT std_ulogic;
            dclk_glb_ff_1 : OUT std_ulogic;
            dclk_glb_ff_2 : OUT std_ulogic;
            dclk_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_4 : OUT std_ulogic;
            dclk_glb_ff_5 : OUT std_ulogic;
            dclk_glb_ff_6 : OUT std_ulogic;
            dclk_glb_ff_7 : OUT std_ulogic);
    END COMPONENT;
    COMPONENT controlcell
        PORT (
            control_0 : OUT std_ulogic;
            control_1 : OUT std_ulogic;
            control_2 : OUT std_ulogic;
            control_3 : OUT std_ulogic;
            control_4 : OUT std_ulogic;
            control_5 : OUT std_ulogic;
            control_6 : OUT std_ulogic;
            control_7 : OUT std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            clk_en : IN std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    ATTRIBUTE udb_clk OF controlcell : COMPONENT IS "clock";
    ATTRIBUTE udb_clken OF controlcell : COMPONENT IS "clk_en";
    ATTRIBUTE udb_reset OF controlcell : COMPONENT IS "reset";
    COMPONENT count7cell
        PORT (
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            load : IN std_ulogic;
            enable : IN std_ulogic;
            clk_en : IN std_ulogic;
            count_0 : OUT std_ulogic;
            count_1 : OUT std_ulogic;
            count_2 : OUT std_ulogic;
            count_3 : OUT std_ulogic;
            count_4 : OUT std_ulogic;
            count_5 : OUT std_ulogic;
            count_6 : OUT std_ulogic;
            tc : OUT std_ulogic;
            clock_n : IN std_ulogic;
            extclk : IN std_ulogic;
            extclk_n : IN std_ulogic);
    END COMPONENT;
    ATTRIBUTE udb_clk OF count7cell : COMPONENT IS "clock,clock_n,extclk,extclk_n";
    ATTRIBUTE udb_clken OF count7cell : COMPONENT IS "clk_en";
    ATTRIBUTE udb_reset OF count7cell : COMPONENT IS "reset";
    COMPONENT datapathcell
        PORT (
            clock : IN std_ulogic;
            clk_en : IN std_ulogic;
            reset : IN std_ulogic;
            cs_addr_0 : IN std_ulogic;
            cs_addr_1 : IN std_ulogic;
            cs_addr_2 : IN std_ulogic;
            route_si : IN std_ulogic;
            route_ci : IN std_ulogic;
            f0_load : IN std_ulogic;
            f1_load : IN std_ulogic;
            d0_load : IN std_ulogic;
            d1_load : IN std_ulogic;
            ce0_reg : OUT std_ulogic;
            cl0_reg : OUT std_ulogic;
            z0_reg : OUT std_ulogic;
            f0_reg : OUT std_ulogic;
            ce1_reg : OUT std_ulogic;
            cl1_reg : OUT std_ulogic;
            z1_reg : OUT std_ulogic;
            f1_reg : OUT std_ulogic;
            ov_msb_reg : OUT std_ulogic;
            co_msb_reg : OUT std_ulogic;
            cmsb_reg : OUT std_ulogic;
            so_reg : OUT std_ulogic;
            f0_bus_stat_reg : OUT std_ulogic;
            f0_blk_stat_reg : OUT std_ulogic;
            f1_bus_stat_reg : OUT std_ulogic;
            f1_blk_stat_reg : OUT std_ulogic;
            ce0_comb : OUT std_ulogic;
            cl0_comb : OUT std_ulogic;
            z0_comb : OUT std_ulogic;
            f0_comb : OUT std_ulogic;
            ce1_comb : OUT std_ulogic;
            cl1_comb : OUT std_ulogic;
            z1_comb : OUT std_ulogic;
            f1_comb : OUT std_ulogic;
            ov_msb_comb : OUT std_ulogic;
            co_msb_comb : OUT std_ulogic;
            cmsb_comb : OUT std_ulogic;
            so_comb : OUT std_ulogic;
            f0_bus_stat_comb : OUT std_ulogic;
            f0_blk_stat_comb : OUT std_ulogic;
            f1_bus_stat_comb : OUT std_ulogic;
            f1_blk_stat_comb : OUT std_ulogic;
            p_in_0 : IN std_ulogic;
            p_in_1 : IN std_ulogic;
            p_in_2 : IN std_ulogic;
            p_in_3 : IN std_ulogic;
            p_in_4 : IN std_ulogic;
            p_in_5 : IN std_ulogic;
            p_in_6 : IN std_ulogic;
            p_in_7 : IN std_ulogic;
            p_out_0 : OUT std_ulogic;
            p_out_1 : OUT std_ulogic;
            p_out_2 : OUT std_ulogic;
            p_out_3 : OUT std_ulogic;
            p_out_4 : OUT std_ulogic;
            p_out_5 : OUT std_ulogic;
            p_out_6 : OUT std_ulogic;
            p_out_7 : OUT std_ulogic;
            ce0i : IN std_ulogic;
            ce0 : OUT std_ulogic;
            cl0i : IN std_ulogic;
            cl0 : OUT std_ulogic;
            z0i : IN std_ulogic;
            z0 : OUT std_ulogic;
            ff0i : IN std_ulogic;
            ff0 : OUT std_ulogic;
            ce1i : IN std_ulogic;
            ce1 : OUT std_ulogic;
            cl1i : IN std_ulogic;
            cl1 : OUT std_ulogic;
            z1i : IN std_ulogic;
            z1 : OUT std_ulogic;
            ff1i : IN std_ulogic;
            ff1 : OUT std_ulogic;
            cap0i : IN std_ulogic;
            cap0 : OUT std_ulogic;
            cap1i : IN std_ulogic;
            cap1 : OUT std_ulogic;
            ci : IN std_ulogic;
            co_msb : OUT std_ulogic;
            sir : IN std_ulogic;
            sol_msb : OUT std_ulogic;
            cfbi : IN std_ulogic;
            cfbo : OUT std_ulogic;
            sil : IN std_ulogic;
            sor : OUT std_ulogic;
            cmsbi : IN std_ulogic;
            cmsbo : OUT std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    ATTRIBUTE udb_clk OF datapathcell : COMPONENT IS "clock";
    ATTRIBUTE udb_clken OF datapathcell : COMPONENT IS "clk_en";
    ATTRIBUTE udb_reset OF datapathcell : COMPONENT IS "reset";
    ATTRIBUTE udb_chain OF datapathcell : COMPONENT IS "ce0i,ce0,cl0i,cl0,z0i,z0,ff0i,ff0,ce1i,ce1,cl1i,cl1,z1i,z1,ff1i,ff1,cap0i,cap0,cap1i,cap1,ci,co_msb,sir,sol_msb,cfbi,cfbo,sil,sor,cmsbi,cmsbo";
    ATTRIBUTE chain_lsb OF datapathcell : COMPONENT IS "ce0i,cl0i,z0i,ff0i,ce1i,cl1i,z1i,ff1i,cap0i,cap1i,ci,sir,cfbi,sor,cmsbo";
    ATTRIBUTE chain_msb OF datapathcell : COMPONENT IS "ce0,cl0,z0,ff0,ce1,cl1,z1,ff1,cap0,cap1,co_msb,sol_msb,cfbo,sil,cmsbi";
    COMPONENT drqcell
        PORT (
            dmareq : IN std_ulogic;
            termin : IN std_ulogic;
            termout : OUT std_ulogic;
            interrupt : OUT std_ulogic;
            clock : IN std_ulogic);
    END COMPONENT;
    COMPONENT interrupt
        PORT (
            interrupt : IN std_ulogic;
            clock : IN std_ulogic);
    END COMPONENT;
    COMPONENT iocell
        PORT (
            oe : IN std_ulogic;
            fb : OUT std_ulogic;
            pa_out : OUT std_ulogic;
            pin_input : IN std_ulogic;
            pad_in : IN std_ulogic;
            pad_out : OUT std_ulogic;
            oe_reg : OUT std_ulogic;
            oe_internal : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT logicalport
        PORT (
            interrupt : OUT std_ulogic;
            precharge : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT macrocell
        PORT (
            main_0 : IN std_ulogic;
            main_1 : IN std_ulogic;
            main_2 : IN std_ulogic;
            main_3 : IN std_ulogic;
            main_4 : IN std_ulogic;
            main_5 : IN std_ulogic;
            main_6 : IN std_ulogic;
            main_7 : IN std_ulogic;
            main_8 : IN std_ulogic;
            main_9 : IN std_ulogic;
            main_10 : IN std_ulogic;
            main_11 : IN std_ulogic;
            ar_0 : IN std_ulogic;
            ap_0 : IN std_ulogic;
            clock_0 : IN std_ulogic;
            clk_en : IN std_ulogic;
            cin : IN std_ulogic;
            cpt0_0 : IN std_ulogic;
            cpt0_1 : IN std_ulogic;
            cpt0_2 : IN std_ulogic;
            cpt0_3 : IN std_ulogic;
            cpt0_4 : IN std_ulogic;
            cpt0_5 : IN std_ulogic;
            cpt0_6 : IN std_ulogic;
            cpt0_7 : IN std_ulogic;
            cpt0_8 : IN std_ulogic;
            cpt0_9 : IN std_ulogic;
            cpt0_10 : IN std_ulogic;
            cpt0_11 : IN std_ulogic;
            cpt1_0 : IN std_ulogic;
            cpt1_1 : IN std_ulogic;
            cpt1_2 : IN std_ulogic;
            cpt1_3 : IN std_ulogic;
            cpt1_4 : IN std_ulogic;
            cpt1_5 : IN std_ulogic;
            cpt1_6 : IN std_ulogic;
            cpt1_7 : IN std_ulogic;
            cpt1_8 : IN std_ulogic;
            cpt1_9 : IN std_ulogic;
            cpt1_10 : IN std_ulogic;
            cpt1_11 : IN std_ulogic;
            cout : OUT std_ulogic;
            q : OUT std_ulogic;
            q_fixed : OUT std_ulogic);
    END COMPONENT;
    ATTRIBUTE udb_clk OF macrocell : COMPONENT IS "clock_0";
    ATTRIBUTE udb_clken OF macrocell : COMPONENT IS "clk_en";
    ATTRIBUTE udb_reset OF macrocell : COMPONENT IS "ar_0";
    ATTRIBUTE udb_preset OF macrocell : COMPONENT IS "ap_0";
    ATTRIBUTE udb_chain OF macrocell : COMPONENT IS "cin,cout";
    ATTRIBUTE chain_lsb OF macrocell : COMPONENT IS "cin";
    ATTRIBUTE chain_msb OF macrocell : COMPONENT IS "cout";
    COMPONENT sarcell
        PORT (
            clock : IN std_ulogic;
            pump_clock : IN std_ulogic;
            clk_udb : IN std_ulogic;
            sof_udb : IN std_ulogic;
            vp_ctl_udb_0 : IN std_ulogic;
            vp_ctl_udb_1 : IN std_ulogic;
            vp_ctl_udb_2 : IN std_ulogic;
            vp_ctl_udb_3 : IN std_ulogic;
            vn_ctl_udb_0 : IN std_ulogic;
            vn_ctl_udb_1 : IN std_ulogic;
            vn_ctl_udb_2 : IN std_ulogic;
            vn_ctl_udb_3 : IN std_ulogic;
            data_out_udb_0 : OUT std_ulogic;
            data_out_udb_1 : OUT std_ulogic;
            data_out_udb_2 : OUT std_ulogic;
            data_out_udb_3 : OUT std_ulogic;
            data_out_udb_4 : OUT std_ulogic;
            data_out_udb_5 : OUT std_ulogic;
            data_out_udb_6 : OUT std_ulogic;
            data_out_udb_7 : OUT std_ulogic;
            data_out_udb_8 : OUT std_ulogic;
            data_out_udb_9 : OUT std_ulogic;
            data_out_udb_10 : OUT std_ulogic;
            data_out_udb_11 : OUT std_ulogic;
            eof_udb : OUT std_ulogic;
            irq : OUT std_ulogic;
            next : OUT std_ulogic);
    END COMPONENT;
    COMPONENT statuscell
        PORT (
            status_0 : IN std_ulogic;
            status_1 : IN std_ulogic;
            status_2 : IN std_ulogic;
            status_3 : IN std_ulogic;
            status_4 : IN std_ulogic;
            status_5 : IN std_ulogic;
            status_6 : IN std_ulogic;
            status_7 : IN std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            clk_en : IN std_ulogic);
    END COMPONENT;
    ATTRIBUTE udb_clk OF statuscell : COMPONENT IS "clock";
    ATTRIBUTE udb_clken OF statuscell : COMPONENT IS "clk_en";
    ATTRIBUTE udb_reset OF statuscell : COMPONENT IS "reset";
    COMPONENT statusicell
        PORT (
            status_0 : IN std_ulogic;
            status_1 : IN std_ulogic;
            status_2 : IN std_ulogic;
            status_3 : IN std_ulogic;
            status_4 : IN std_ulogic;
            status_5 : IN std_ulogic;
            status_6 : IN std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            interrupt : OUT std_ulogic;
            clk_en : IN std_ulogic);
    END COMPONENT;
    ATTRIBUTE udb_clk OF statusicell : COMPONENT IS "clock";
    ATTRIBUTE udb_clken OF statusicell : COMPONENT IS "clk_en";
    ATTRIBUTE udb_reset OF statusicell : COMPONENT IS "reset";
    COMPONENT synccell
        PORT (
            in : IN std_ulogic;
            clock : IN std_ulogic;
            out : OUT std_ulogic;
            clk_en : IN std_ulogic;
            clock_n : IN std_ulogic;
            extclk : IN std_ulogic;
            extclk_n : IN std_ulogic);
    END COMPONENT;
    ATTRIBUTE udb_clk OF synccell : COMPONENT IS "clock,clock_n,extclk,extclk_n";
    ATTRIBUTE udb_clken OF synccell : COMPONENT IS "clk_en";
    COMPONENT timercell
        PORT (
            clock : IN std_ulogic;
            kill : IN std_ulogic;
            enable : IN std_ulogic;
            capture : IN std_ulogic;
            timer_reset : IN std_ulogic;
            tc : OUT std_ulogic;
            cmp : OUT std_ulogic;
            irq : OUT std_ulogic);
    END COMPONENT;
    COMPONENT usbcell
        PORT (
            sof_int : OUT std_ulogic;
            arb_int : OUT std_ulogic;
            usb_int : OUT std_ulogic;
            ord_int : OUT std_ulogic;
            ept_int_0 : OUT std_ulogic;
            ept_int_1 : OUT std_ulogic;
            ept_int_2 : OUT std_ulogic;
            ept_int_3 : OUT std_ulogic;
            ept_int_4 : OUT std_ulogic;
            ept_int_5 : OUT std_ulogic;
            ept_int_6 : OUT std_ulogic;
            ept_int_7 : OUT std_ulogic;
            ept_int_8 : OUT std_ulogic;
            dma_req_0 : OUT std_ulogic;
            dma_req_1 : OUT std_ulogic;
            dma_req_2 : OUT std_ulogic;
            dma_req_3 : OUT std_ulogic;
            dma_req_4 : OUT std_ulogic;
            dma_req_5 : OUT std_ulogic;
            dma_req_6 : OUT std_ulogic;
            dma_req_7 : OUT std_ulogic;
            dma_termin : OUT std_ulogic);
    END COMPONENT;
BEGIN

    \QuadDec_M1:Net_1203_split\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_4 * !main_5 * !main_6) + (!main_0 * !main_2 * !main_3 * !main_4 * !main_5 * main_6) + (!main_0 * !main_2 * !main_3 * !main_4 * main_5 * !main_6) + (!main_0 * !main_2 * main_3 * !main_4 * main_5 * main_6) + (!main_0 * main_2 * !main_3 * !main_4 * main_5 * main_6) + (!main_0 * main_2 * main_3 * !main_4 * !main_5 * main_6) + (!main_0 * main_2 * main_3 * !main_4 * main_5 * !main_6) + (main_2 * !main_3 * !main_4 * !main_5 * !main_6)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_M1:Net_1203_split\,
            main_0 => \QuadDec_M1:Net_1260\,
            main_1 => \QuadDec_M1:Net_1203\,
            main_2 => \QuadDec_M1:bQuadDec:quad_A_filt\,
            main_3 => \QuadDec_M1:bQuadDec:quad_B_filt\,
            main_4 => \QuadDec_M1:bQuadDec:error\,
            main_5 => \QuadDec_M1:bQuadDec:state_1\,
            main_6 => \QuadDec_M1:bQuadDec:state_0\);

    ClockBlock:clockblockcell
        PORT MAP(
            imo => ClockBlock_IMO,
            pllout => ClockBlock_PLL_OUT,
            ilo => ClockBlock_ILO,
            clk_100k => ClockBlock_100k,
            clk_1k => ClockBlock_1k,
            clk_32k => ClockBlock_32k,
            xtal => ClockBlock_XTAL,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ,
            clk_sync => ClockBlock_MASTER_CLK,
            clk_bus_glb => ClockBlock_BUS_CLK,
            clk_bus => ClockBlock_BUS_CLK_local,
            dsi_clkin_div => open,
            dsi_glb_div => open,
            dclk_glb_0 => Net_1850,
            dclk_0 => Net_1850_local,
            dclk_glb_1 => \ADC:clock\,
            dclk_1 => \ADC:clock_local\,
            dclk_glb_2 => CLK24M,
            dclk_2 => CLK24M_local,
            dclk_glb_3 => \UART:Net_9\,
            dclk_3 => \UART:Net_9_local\,
            dclk_glb_4 => Net_10,
            dclk_4 => Net_10_local,
            dclk_glb_5 => Net_4350,
            dclk_5 => Net_4350_local,
            dclk_glb_ff_2 => \ClockBlock.dclk_glb_ff_2__sig\,
            dclk_glb_ff_4 => \ClockBlock.dclk_glb_ff_4__sig\,
            dclk_glb_ff_5 => \ClockBlock.dclk_glb_ff_5__sig\);

    M1_IN1:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "e851a3b9-efb8-48be-bbb8-b303b216c393",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    M1_IN1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "M1_IN1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => M1_IN1(0)__PA,
            oe => open,
            pin_input => Net_2404,
            pad_out => M1_IN1(0)_PAD,
            pad_in => M1_IN1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    M1_IN2:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "a3c4ee1d-1143-4f67-9a9b-4c222ba41b9a",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    M1_IN2(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "M1_IN2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => M1_IN2(0)__PA,
            oe => open,
            pin_input => Net_362,
            pad_out => M1_IN2(0)_PAD,
            pad_in => M1_IN2(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    M2_IN1:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "b1fa2c7e-98cc-45fd-8e73-21adf3cc4a1e",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    M2_IN1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "M2_IN1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => M2_IN1(0)__PA,
            oe => open,
            pin_input => Net_2460,
            pad_out => M2_IN1(0)_PAD,
            pad_in => M2_IN1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    M2_IN2:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "3076204a-988e-43fd-9383-4e3241436613",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    M2_IN2(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "M2_IN2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => M2_IN2(0)__PA,
            oe => open,
            pin_input => Net_368,
            pad_out => M2_IN2(0)_PAD,
            pad_in => M2_IN2(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    M2_D1:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "75fb4e60-5adc-4b69-9072-893c9be41f43",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    M2_D1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "M2_D1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => M2_D1(0)__PA,
            oe => open,
            pin_input => Net_3236,
            pad_out => M2_D1(0)_PAD,
            pad_in => M2_D1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    M1_QA:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    M1_QA(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "M1_QA",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => M1_QA(0)__PA,
            oe => open,
            fb => Net_724,
            pad_in => M1_QA(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    M1_QB:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "c733aa3b-68d4-4342-b0c2-587f63f26ac7",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    M1_QB(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "M1_QB",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => M1_QB(0)__PA,
            oe => open,
            fb => Net_725,
            pad_in => M1_QB(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    M2_QA:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "3053e247-f233-446c-b52b-63c5431d0d39",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    M2_QA(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "M2_QA",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => M2_QA(0)__PA,
            oe => open,
            fb => Net_729,
            pad_in => M2_QA(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    M2_QB:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "79772720-a0e3-4c4c-9406-2e0ad94c56bf",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    M2_QB(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "M2_QB",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => M2_QB(0)__PA,
            oe => open,
            fb => Net_730,
            pad_in => M2_QB(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    A0:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "0bcf7c42-2f2e-4728-87df-b06d8e2a47ff",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    A0(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "A0",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => A0(0)__PA,
            oe => open,
            in_clock => open,
            pin_input => \ADC:AMuxHw_2_Decoder_one_hot_0\,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    A1:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "733d21fe-56b8-460b-a07d-60a8690ea6ec",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    A1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "A1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => A1(0)__PA,
            oe => open,
            in_clock => open,
            pin_input => \ADC:AMuxHw_2_Decoder_one_hot_1\,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    A2:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "20cb7137-8a04-4df9-96a9-a72e04bf758a",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    A2(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "A2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => A2(0)__PA,
            oe => open,
            in_clock => open,
            pin_input => \ADC:AMuxHw_2_Decoder_one_hot_2\,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    A3:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "b6ffe4e8-bfde-4b71-b826-17696ee2657e",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    A3(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "A3",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => A3(0)__PA,
            oe => open,
            in_clock => open,
            pin_input => \ADC:AMuxHw_2_Decoder_one_hot_3\,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    A4:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "a5db89f8-422e-4e1c-9c19-9200e66c9056",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    A4(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "A4",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => A4(0)__PA,
            oe => open,
            in_clock => open,
            pin_input => \ADC:AMuxHw_2_Decoder_one_hot_4\,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    A5:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "b082c15f-c030-42d6-83df-ec8ebcc19d57",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    A5(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "A5",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => A5(0)__PA,
            oe => open,
            in_clock => open,
            pin_input => \ADC:AMuxHw_2_Decoder_one_hot_5\,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \USBUART:Dm\:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "2b269b96-47a4-4e9a-937e-76d4080bb211/8b77a6c4-10a0-4390-971c-672353e2a49c",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "NONCONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 1,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    \USBUART:Dm(0)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\USBUART:Dm\",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000100000000000000000000000")
        PORT MAP(
            pa_out => \\\USBUART:Dm(0)\\__PA\,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \USBUART:Dp\:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "2b269b96-47a4-4e9a-937e-76d4080bb211/618a72fc-5ddd-4df5-958f-a3d55102db42",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "10",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            interrupt => \USBUART:Net_1010\,
            in_clock => open);

    \USBUART:Dp(0)\:iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\USBUART:Dp\",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000010000000000000000000000")
        PORT MAP(
            pa_out => \\\USBUART:Dp(0)\\__PA\,
            oe => open,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    M1_D1:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "e36a82f6-5137-46a7-9959-f7627e972919",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    M1_D1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "M1_D1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => M1_D1(0)__PA,
            oe => open,
            pin_input => Net_1832,
            pad_out => M1_D1(0)_PAD,
            pad_in => M1_D1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Rx_1:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "1425177d-0d0e-4468-8bcc-e638e5509a9b",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    Rx_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Rx_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Rx_1(0)__PA,
            oe => open,
            fb => Net_3438,
            pad_in => Rx_1(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Tx_1:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "ed092b9b-d398-4703-be89-cebf998501f6",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Tx_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Tx_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Tx_1(0)__PA,
            oe => open,
            pin_input => Net_1880,
            pad_out => Tx_1(0)_PAD,
            pad_in => Tx_1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    LED:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "d50de08c-8a77-4334-bd87-4d4dcae266e2",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    LED(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "LED",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => LED(0)__PA,
            oe => open,
            pad_in => LED(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    DB0:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "6680f684-23cb-4192-b456-83be615807d2",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    DB0(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "DB0",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => DB0(0)__PA,
            oe => open,
            pad_in => DB0(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    DB1:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "c887bbe2-0ed3-470d-a517-5a829e33db03",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    DB1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "DB1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => DB1(0)__PA,
            oe => open,
            pad_in => DB1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    DB2:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "f192b457-d8e4-40ac-b942-0492d5d66ac3",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    DB2(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "DB2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => DB2(0)__PA,
            oe => open,
            pad_in => DB2(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Rx_2:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "29017152-12a1-4f98-9f2e-a92c7a5b3a0c",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    Rx_2(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Rx_2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Rx_2(0)__PA,
            oe => open,
            fb => Net_3405,
            pad_in => Rx_2(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    M1_D2:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "822cffc8-54fa-4a52-b080-e88f3df6d755",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    M1_D2(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "M1_D2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => M1_D2(0)__PA,
            oe => open,
            pin_input => __ONE__,
            pad_out => M1_D2(0)_PAD,
            pad_in => M1_D2(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    __ONE__:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => __ONE__);

    M2_D2:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "dd19cf43-7e14-474c-b407-c561dfeb30ce",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    M2_D2(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "M2_D2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => M2_D2(0)__PA,
            oe => open,
            pin_input => __ONE__,
            pad_out => M2_D2(0)_PAD,
            pad_in => M2_D2(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    M1_EN:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "77715107-f8d5-47e5-a629-0fb83101ac6b",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    M1_EN(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "M1_EN",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => M1_EN(0)__PA,
            oe => open,
            pin_input => __ONE__,
            pad_out => M1_EN(0)_PAD,
            pad_in => M1_EN(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    M2_EN:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "09aadb08-f8a1-403a-a13c-7c51ac5c55d9",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    M2_EN(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "M2_EN",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => M2_EN(0)__PA,
            oe => open,
            pin_input => __ONE__,
            pad_out => M2_EN(0)_PAD,
            pad_in => M2_EN(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \QuadDec_M1:Cnt16:CounterUDB:reload\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_M1:Cnt16:CounterUDB:reload\,
            main_0 => \QuadDec_M1:Net_1260\,
            main_1 => \QuadDec_M1:Cnt16:CounterUDB:status_1\,
            main_2 => \QuadDec_M1:Cnt16:CounterUDB:overflow\);

    \QuadDec_M1:Cnt16:CounterUDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_M1:Cnt16:CounterUDB:status_0\,
            main_0 => \QuadDec_M1:Cnt16:CounterUDB:cmp_out_i\,
            main_1 => \QuadDec_M1:Cnt16:CounterUDB:prevCompare\);

    \QuadDec_M1:Cnt16:CounterUDB:status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_M1:Cnt16:CounterUDB:status_2\,
            main_0 => \QuadDec_M1:Cnt16:CounterUDB:overflow\,
            main_1 => \QuadDec_M1:Cnt16:CounterUDB:overflow_reg_i\);

    \QuadDec_M1:Cnt16:CounterUDB:status_3\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_M1:Cnt16:CounterUDB:status_3\,
            main_0 => \QuadDec_M1:Cnt16:CounterUDB:status_1\,
            main_1 => \QuadDec_M1:Cnt16:CounterUDB:underflow_reg_i\);

    \QuadDec_M1:Cnt16:CounterUDB:count_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_M1:Cnt16:CounterUDB:count_enable\,
            main_0 => \QuadDec_M1:Cnt16:CounterUDB:control_7\,
            main_1 => \QuadDec_M1:Cnt16:CounterUDB:count_stored_i\,
            main_2 => \QuadDec_M1:Net_1203\);

    \QuadDec_M1:Net_530\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_M1:Net_530\,
            main_0 => \QuadDec_M1:Net_1275\,
            main_1 => \QuadDec_M1:Net_1251\,
            main_2 => \QuadDec_M1:Cnt16:CounterUDB:prevCompare\);

    \QuadDec_M1:Net_611\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_M1:Net_611\,
            main_0 => \QuadDec_M1:Net_1275\,
            main_1 => \QuadDec_M1:Net_1251\,
            main_2 => \QuadDec_M1:Cnt16:CounterUDB:prevCompare\);

    Net_368:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_368,
            main_0 => Net_2460);

    Net_362:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_362,
            main_0 => Net_2404);

    \QuadDec_M2:Cnt16:CounterUDB:reload\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_M2:Cnt16:CounterUDB:reload\,
            main_0 => \QuadDec_M2:Net_1260\,
            main_1 => \QuadDec_M2:Cnt16:CounterUDB:status_1\,
            main_2 => \QuadDec_M2:Cnt16:CounterUDB:overflow\);

    \QuadDec_M2:Cnt16:CounterUDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_M2:Cnt16:CounterUDB:status_0\,
            main_0 => \QuadDec_M2:Cnt16:CounterUDB:cmp_out_i\,
            main_1 => \QuadDec_M2:Cnt16:CounterUDB:prevCompare\);

    \QuadDec_M2:Cnt16:CounterUDB:status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_M2:Cnt16:CounterUDB:status_2\,
            main_0 => \QuadDec_M2:Cnt16:CounterUDB:overflow\,
            main_1 => \QuadDec_M2:Cnt16:CounterUDB:overflow_reg_i\);

    \QuadDec_M2:Cnt16:CounterUDB:status_3\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_M2:Cnt16:CounterUDB:status_3\,
            main_0 => \QuadDec_M2:Cnt16:CounterUDB:status_1\,
            main_1 => \QuadDec_M2:Cnt16:CounterUDB:underflow_reg_i\);

    \QuadDec_M2:Cnt16:CounterUDB:count_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_M2:Cnt16:CounterUDB:count_enable\,
            main_0 => \QuadDec_M2:Cnt16:CounterUDB:control_7\,
            main_1 => \QuadDec_M2:Cnt16:CounterUDB:count_stored_i\,
            main_2 => \QuadDec_M2:Net_1203\);

    \QuadDec_M2:Net_530\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_M2:Net_530\,
            main_0 => \QuadDec_M2:Net_1275\,
            main_1 => \QuadDec_M2:Net_1251\,
            main_2 => \QuadDec_M2:Cnt16:CounterUDB:prevCompare\);

    \QuadDec_M2:Net_611\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_M2:Net_611\,
            main_0 => \QuadDec_M2:Net_1275\,
            main_1 => \QuadDec_M2:Net_1251\,
            main_2 => \QuadDec_M2:Cnt16:CounterUDB:prevCompare\);

    \ADC:AMuxHw_2_Decoder_is_active\:macrocell
        GENERIC MAP(
            soft => 1,
            eqn_main => "(!main_0 * main_1) + (!main_2 * main_3) + (!main_4 * main_5) + (!main_6 * main_7) + (main_8)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \ADC:AMuxHw_2_Decoder_is_active\,
            main_0 => \ADC:AMuxHw_2_Decoder_old_id_5\,
            main_1 => \ADC:ch_addr_5\,
            main_2 => \ADC:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC:ch_addr_4\,
            main_4 => \ADC:AMuxHw_2_Decoder_old_id_3\,
            main_5 => \ADC:ch_addr_3\,
            main_6 => \ADC:AMuxHw_2_Decoder_old_id_2\,
            main_7 => \ADC:ch_addr_2\,
            main_8 => \ADC:AMuxHw_2_Decoder_is_active_split\);

    \ADC:bSAR_SEQ:cnt_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \ADC:bSAR_SEQ:cnt_enable\,
            main_0 => Net_1496,
            main_1 => \ADC:bSAR_SEQ:load_period\);

    Net_1880:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_1880,
            main_0 => \UART:BUART:txn\);

    \UART:BUART:counter_load_not\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (!main_0 * !main_1 * !main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:counter_load_not\,
            main_0 => \UART:BUART:tx_state_1\,
            main_1 => \UART:BUART:tx_state_0\,
            main_2 => \UART:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART:BUART:tx_state_2\);

    \UART:BUART:tx_status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:tx_status_0\,
            main_0 => \UART:BUART:tx_state_1\,
            main_1 => \UART:BUART:tx_state_0\,
            main_2 => \UART:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART:BUART:tx_fifo_empty\,
            main_4 => \UART:BUART:tx_state_2\);

    \UART:BUART:tx_status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:tx_status_2\,
            main_0 => \UART:BUART:tx_fifo_notfull\);

    M1_QA(0)_SYNC:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            in => Net_724,
            out => Net_724_SYNCOUT,
            clock => ClockBlock_BUS_CLK);

    \UART:BUART:rx_counter_load\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:rx_counter_load\,
            main_0 => \UART:BUART:tx_ctrl_mark_last\,
            main_1 => \UART:BUART:rx_state_0\,
            main_2 => \UART:BUART:rx_state_3\,
            main_3 => \UART:BUART:rx_state_2\);

    \UART:BUART:rx_postpoll\:macrocell
        GENERIC MAP(
            soft => 1,
            eqn_main => "(main_0) + (main_1 * !main_2 * main_3) + (main_1 * main_2 * main_4)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:rx_postpoll\,
            main_0 => \UART:BUART:pollcount_1\,
            main_1 => \UART:BUART:pollcount_0\,
            main_2 => Net_3437,
            main_3 => Net_3438_SYNCOUT,
            main_4 => Net_3405_SYNCOUT);

    \UART:BUART:rx_status_4\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:rx_status_4\,
            main_0 => \UART:BUART:rx_load_fifo\,
            main_1 => \UART:BUART:rx_fifofull\);

    \UART:BUART:rx_status_5\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:rx_status_5\,
            main_0 => \UART:BUART:rx_fifonotempty\,
            main_1 => \UART:BUART:rx_state_stop1_reg\);

    \QuadDec_M1:Cnt16:CounterUDB:sCTRLReg:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_1850,
            control_7 => \QuadDec_M1:Cnt16:CounterUDB:control_7\,
            control_6 => \QuadDec_M1:Cnt16:CounterUDB:control_6\,
            control_5 => \QuadDec_M1:Cnt16:CounterUDB:control_5\,
            control_4 => \QuadDec_M1:Cnt16:CounterUDB:control_4\,
            control_3 => \QuadDec_M1:Cnt16:CounterUDB:control_3\,
            control_2 => \QuadDec_M1:Cnt16:CounterUDB:control_2\,
            control_1 => \QuadDec_M1:Cnt16:CounterUDB:control_1\,
            control_0 => \QuadDec_M1:Cnt16:CounterUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \QuadDec_M1:Cnt16:CounterUDB:sSTSReg:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0011111",
            clk_inv => '0',
            clken_mode => 1,
            reset_inv => '0')
        PORT MAP(
            reset => \QuadDec_M1:Net_1260\,
            clock => Net_1850,
            status_6 => \QuadDec_M1:Cnt16:CounterUDB:status_6\,
            status_5 => \QuadDec_M1:Cnt16:CounterUDB:status_5\,
            status_4 => open,
            status_3 => \QuadDec_M1:Cnt16:CounterUDB:status_3\,
            status_2 => \QuadDec_M1:Cnt16:CounterUDB:status_2\,
            status_1 => \QuadDec_M1:Cnt16:CounterUDB:status_1\,
            status_0 => \QuadDec_M1:Cnt16:CounterUDB:status_0\);

    \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_1850,
            cs_addr_2 => \QuadDec_M1:Net_1251\,
            cs_addr_1 => \QuadDec_M1:Cnt16:CounterUDB:count_enable\,
            cs_addr_0 => \QuadDec_M1:Cnt16:CounterUDB:reload\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0.ce0__sig\,
            cl0 => \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0.cl0__sig\,
            z0 => \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0.z0__sig\,
            ff0 => \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0.ff0__sig\,
            ce1 => \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0.ce1__sig\,
            cl1 => \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0.cl1__sig\,
            z1 => \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0.z1__sig\,
            ff1 => \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0.ff1__sig\,
            co_msb => \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0.co_msb__sig\,
            sol_msb => \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0.sol_msb__sig\,
            cfbo => \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0.cfbo__sig\,
            sil => \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1.sor__sig\,
            cmsbi => \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1.cmsbo__sig\);

    \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_1850,
            cs_addr_2 => \QuadDec_M1:Net_1251\,
            cs_addr_1 => \QuadDec_M1:Cnt16:CounterUDB:count_enable\,
            cs_addr_0 => \QuadDec_M1:Cnt16:CounterUDB:reload\,
            z0_comb => \QuadDec_M1:Cnt16:CounterUDB:status_1\,
            f0_comb => \QuadDec_M1:Cnt16:CounterUDB:overflow\,
            ce1_comb => \QuadDec_M1:Cnt16:CounterUDB:cmp_out_i\,
            f0_bus_stat_comb => \QuadDec_M1:Cnt16:CounterUDB:status_6\,
            f0_blk_stat_comb => \QuadDec_M1:Cnt16:CounterUDB:status_5\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0.ce0__sig\,
            cl0i => \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0.cl0__sig\,
            z0i => \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0.z0__sig\,
            ff0i => \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0.ff0__sig\,
            ce1i => \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0.ce1__sig\,
            cl1i => \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0.cl1__sig\,
            z1i => \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0.z1__sig\,
            ff1i => \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0.ff1__sig\,
            ci => \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0.co_msb__sig\,
            sir => \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0.sol_msb__sig\,
            cfbi => \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0.cfbo__sig\,
            sor => \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1.sor__sig\,
            cmsbo => \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1.cmsbo__sig\);

    \QuadDec_M1:bQuadDec:quad_A_delayed_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_M1:bQuadDec:quad_A_delayed_0\,
            clock_0 => Net_1850,
            main_0 => Net_724_SYNCOUT);

    \QuadDec_M1:bQuadDec:quad_A_delayed_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_M1:bQuadDec:quad_A_delayed_1\,
            clock_0 => Net_1850,
            main_0 => \QuadDec_M1:bQuadDec:quad_A_delayed_0\);

    \QuadDec_M1:bQuadDec:quad_A_delayed_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_M1:bQuadDec:quad_A_delayed_2\,
            clock_0 => Net_1850,
            main_0 => \QuadDec_M1:bQuadDec:quad_A_delayed_1\);

    \QuadDec_M1:bQuadDec:quad_B_delayed_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_M1:bQuadDec:quad_B_delayed_0\,
            clock_0 => Net_1850,
            main_0 => Net_725_SYNCOUT);

    \QuadDec_M1:bQuadDec:quad_B_delayed_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_M1:bQuadDec:quad_B_delayed_1\,
            clock_0 => Net_1850,
            main_0 => \QuadDec_M1:bQuadDec:quad_B_delayed_0\);

    \QuadDec_M1:bQuadDec:quad_B_delayed_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_M1:bQuadDec:quad_B_delayed_2\,
            clock_0 => Net_1850,
            main_0 => \QuadDec_M1:bQuadDec:quad_B_delayed_1\);

    \QuadDec_M1:bQuadDec:Stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "0001111",
            cy_md_select => "0001111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_1850,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \QuadDec_M1:bQuadDec:error\,
            status_2 => \QuadDec_M1:Net_1260\,
            status_1 => \QuadDec_M1:Net_611\,
            status_0 => \QuadDec_M1:Net_530\);

    \QuadDec_M2:Cnt16:CounterUDB:sCTRLReg:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_1850,
            control_7 => \QuadDec_M2:Cnt16:CounterUDB:control_7\,
            control_6 => \QuadDec_M2:Cnt16:CounterUDB:control_6\,
            control_5 => \QuadDec_M2:Cnt16:CounterUDB:control_5\,
            control_4 => \QuadDec_M2:Cnt16:CounterUDB:control_4\,
            control_3 => \QuadDec_M2:Cnt16:CounterUDB:control_3\,
            control_2 => \QuadDec_M2:Cnt16:CounterUDB:control_2\,
            control_1 => \QuadDec_M2:Cnt16:CounterUDB:control_1\,
            control_0 => \QuadDec_M2:Cnt16:CounterUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \QuadDec_M2:Cnt16:CounterUDB:sSTSReg:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0011111",
            clk_inv => '0',
            clken_mode => 1,
            reset_inv => '0')
        PORT MAP(
            reset => \QuadDec_M2:Net_1260\,
            clock => Net_1850,
            status_6 => \QuadDec_M2:Cnt16:CounterUDB:status_6\,
            status_5 => \QuadDec_M2:Cnt16:CounterUDB:status_5\,
            status_4 => open,
            status_3 => \QuadDec_M2:Cnt16:CounterUDB:status_3\,
            status_2 => \QuadDec_M2:Cnt16:CounterUDB:status_2\,
            status_1 => \QuadDec_M2:Cnt16:CounterUDB:status_1\,
            status_0 => \QuadDec_M2:Cnt16:CounterUDB:status_0\);

    \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_1850,
            cs_addr_2 => \QuadDec_M2:Net_1251\,
            cs_addr_1 => \QuadDec_M2:Cnt16:CounterUDB:count_enable\,
            cs_addr_0 => \QuadDec_M2:Cnt16:CounterUDB:reload\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0.ce0__sig\,
            cl0 => \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0.cl0__sig\,
            z0 => \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0.z0__sig\,
            ff0 => \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0.ff0__sig\,
            ce1 => \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0.ce1__sig\,
            cl1 => \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0.cl1__sig\,
            z1 => \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0.z1__sig\,
            ff1 => \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0.ff1__sig\,
            co_msb => \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0.co_msb__sig\,
            sol_msb => \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0.sol_msb__sig\,
            cfbo => \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0.cfbo__sig\,
            sil => \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1.sor__sig\,
            cmsbi => \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1.cmsbo__sig\);

    \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_1850,
            cs_addr_2 => \QuadDec_M2:Net_1251\,
            cs_addr_1 => \QuadDec_M2:Cnt16:CounterUDB:count_enable\,
            cs_addr_0 => \QuadDec_M2:Cnt16:CounterUDB:reload\,
            z0_comb => \QuadDec_M2:Cnt16:CounterUDB:status_1\,
            f0_comb => \QuadDec_M2:Cnt16:CounterUDB:overflow\,
            ce1_comb => \QuadDec_M2:Cnt16:CounterUDB:cmp_out_i\,
            f0_bus_stat_comb => \QuadDec_M2:Cnt16:CounterUDB:status_6\,
            f0_blk_stat_comb => \QuadDec_M2:Cnt16:CounterUDB:status_5\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0.ce0__sig\,
            cl0i => \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0.cl0__sig\,
            z0i => \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0.z0__sig\,
            ff0i => \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0.ff0__sig\,
            ce1i => \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0.ce1__sig\,
            cl1i => \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0.cl1__sig\,
            z1i => \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0.z1__sig\,
            ff1i => \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0.ff1__sig\,
            ci => \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0.co_msb__sig\,
            sir => \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0.sol_msb__sig\,
            cfbi => \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0.cfbo__sig\,
            sor => \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1.sor__sig\,
            cmsbo => \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1.cmsbo__sig\);

    \QuadDec_M2:bQuadDec:quad_A_delayed_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_M2:bQuadDec:quad_A_delayed_0\,
            clock_0 => Net_1850,
            main_0 => Net_729_SYNCOUT);

    \QuadDec_M2:bQuadDec:quad_A_delayed_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_M2:bQuadDec:quad_A_delayed_1\,
            clock_0 => Net_1850,
            main_0 => \QuadDec_M2:bQuadDec:quad_A_delayed_0\);

    \QuadDec_M2:bQuadDec:quad_A_delayed_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_M2:bQuadDec:quad_A_delayed_2\,
            clock_0 => Net_1850,
            main_0 => \QuadDec_M2:bQuadDec:quad_A_delayed_1\);

    \QuadDec_M2:bQuadDec:quad_B_delayed_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_M2:bQuadDec:quad_B_delayed_0\,
            clock_0 => Net_1850,
            main_0 => Net_730_SYNCOUT);

    \QuadDec_M2:bQuadDec:quad_B_delayed_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_M2:bQuadDec:quad_B_delayed_1\,
            clock_0 => Net_1850,
            main_0 => \QuadDec_M2:bQuadDec:quad_B_delayed_0\);

    \QuadDec_M2:bQuadDec:quad_B_delayed_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_M2:bQuadDec:quad_B_delayed_2\,
            clock_0 => Net_1850,
            main_0 => \QuadDec_M2:bQuadDec:quad_B_delayed_1\);

    \QuadDec_M2:bQuadDec:Stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "0001111",
            cy_md_select => "0001111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_1850,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \QuadDec_M2:bQuadDec:error\,
            status_2 => \QuadDec_M2:Net_1260\,
            status_1 => \QuadDec_M2:Net_611\,
            status_0 => \QuadDec_M2:Net_530\);

    \ADC:SAR:ADC_SAR\:sarcell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clk_udb => \ADC:clock_local\,
            sof_udb => open,
            vp_ctl_udb_3 => open,
            vp_ctl_udb_2 => open,
            vp_ctl_udb_1 => open,
            vp_ctl_udb_0 => open,
            vn_ctl_udb_3 => open,
            vn_ctl_udb_2 => open,
            vn_ctl_udb_1 => open,
            vn_ctl_udb_0 => open,
            irq => \ADC:SAR:Net_252\,
            next => Net_1496,
            data_out_udb_11 => \ADC:SAR:Net_207_11\,
            data_out_udb_10 => \ADC:SAR:Net_207_10\,
            data_out_udb_9 => \ADC:SAR:Net_207_9\,
            data_out_udb_8 => \ADC:SAR:Net_207_8\,
            data_out_udb_7 => \ADC:SAR:Net_207_7\,
            data_out_udb_6 => \ADC:SAR:Net_207_6\,
            data_out_udb_5 => \ADC:SAR:Net_207_5\,
            data_out_udb_4 => \ADC:SAR:Net_207_4\,
            data_out_udb_3 => \ADC:SAR:Net_207_3\,
            data_out_udb_2 => \ADC:SAR:Net_207_2\,
            data_out_udb_1 => \ADC:SAR:Net_207_1\,
            data_out_udb_0 => \ADC:SAR:Net_207_0\,
            eof_udb => \ADC:Net_3830\);

    \ADC:bSAR_SEQ:CtrlReg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000111",
            cy_ctrl_mode_1 => "00000110",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \ADC:clock\,
            control_7 => \ADC:bSAR_SEQ:control_7\,
            control_6 => \ADC:bSAR_SEQ:control_6\,
            control_5 => \ADC:bSAR_SEQ:control_5\,
            control_4 => \ADC:bSAR_SEQ:control_4\,
            control_3 => \ADC:bSAR_SEQ:control_3\,
            control_2 => \ADC:bSAR_SEQ:control_2\,
            control_1 => \ADC:bSAR_SEQ:load_period\,
            control_0 => \ADC:bSAR_SEQ:enable\,
            busclk => ClockBlock_BUS_CLK);

    \ADC:bSAR_SEQ:ChannelCounter\:count7cell
        GENERIC MAP(
            cy_alt_mode => 0,
            cy_init_value => "0000000",
            cy_period => "0000101",
            cy_route_en => 1,
            cy_route_ld => 1,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 3)
        PORT MAP(
            clock => \ADC:clock\,
            load => \ADC:bSAR_SEQ:load_period\,
            enable => \ADC:bSAR_SEQ:cnt_enable\,
            count_6 => \ADC:bSAR_SEQ:count_6\,
            count_5 => \ADC:ch_addr_5\,
            count_4 => \ADC:ch_addr_4\,
            count_3 => \ADC:ch_addr_3\,
            count_2 => \ADC:ch_addr_2\,
            count_1 => \ADC:ch_addr_1\,
            count_0 => \ADC:ch_addr_0\,
            tc => \ADC:bSAR_SEQ:cnt_tc\,
            clk_en => \ADC:bSAR_SEQ:enable\);

    \ADC:bSAR_SEQ:EOCSts\:statuscell
        GENERIC MAP(
            cy_force_order => 1,
            cy_md_select => "00000001",
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 3)
        PORT MAP(
            clock => \ADC:clock\,
            status_7 => open,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => open,
            status_2 => open,
            status_1 => open,
            status_0 => Net_1497,
            clk_en => \ADC:bSAR_SEQ:enable\);

    \ADC:TempBuf\:drqcell
        GENERIC MAP(
            drq_type => "00",
            num_tds => 0)
        PORT MAP(
            dmareq => \ADC:Net_3830\,
            termin => '0',
            termout => \ADC:Net_3698\,
            clock => ClockBlock_BUS_CLK);

    \ADC:FinalBuf\:drqcell
        GENERIC MAP(
            drq_type => "00",
            num_tds => 0)
        PORT MAP(
            dmareq => \ADC:Net_3698\,
            termin => '0',
            termout => \ADC:nrq\,
            clock => ClockBlock_BUS_CLK);

    \ADC:IRQ\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_1497,
            clock => ClockBlock_BUS_CLK);

    \ADC:Sync:genblk1[0]:INST\:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            in => \ADC:nrq\,
            out => \ADC:Net_3935\);

    isr_TS:interrupt
        GENERIC MAP(
            int_type => "00",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_1619,
            clock => ClockBlock_BUS_CLK);

    \Timer_TS:TimerHW\:timercell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clock => \ClockBlock.dclk_glb_ff_4__sig\,
            kill => open,
            enable => __ONE__,
            capture => open,
            timer_reset => open,
            tc => Net_1619,
            cmp => \Timer_TS:Net_261\,
            irq => \Timer_TS:Net_57\);

    \USBUART:dp_int\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => \USBUART:Net_1010\,
            clock => ClockBlock_BUS_CLK);

    \USBUART:USB\:usbcell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            sof_int => Net_4334,
            arb_int => \USBUART:Net_1889\,
            usb_int => \USBUART:Net_1876\,
            ept_int_8 => \USBUART:ep_int_8\,
            ept_int_7 => \USBUART:ep_int_7\,
            ept_int_6 => \USBUART:ep_int_6\,
            ept_int_5 => \USBUART:ep_int_5\,
            ept_int_4 => \USBUART:ep_int_4\,
            ept_int_3 => \USBUART:ep_int_3\,
            ept_int_2 => \USBUART:ep_int_2\,
            ept_int_1 => \USBUART:ep_int_1\,
            ept_int_0 => \USBUART:ep_int_0\,
            ord_int => \USBUART:Net_95\,
            dma_req_7 => \USBUART:dma_request_7\,
            dma_req_6 => \USBUART:dma_request_6\,
            dma_req_5 => \USBUART:dma_request_5\,
            dma_req_4 => \USBUART:dma_request_4\,
            dma_req_3 => \USBUART:dma_request_3\,
            dma_req_2 => \USBUART:dma_request_2\,
            dma_req_1 => \USBUART:dma_request_1\,
            dma_req_0 => \USBUART:dma_request_0\,
            dma_termin => \USBUART:dma_terminate\);

    \USBUART:ep_3\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => \USBUART:ep_int_3\,
            clock => ClockBlock_BUS_CLK);

    \USBUART:ep_2\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => \USBUART:ep_int_2\,
            clock => ClockBlock_BUS_CLK);

    \USBUART:ep_1\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => \USBUART:ep_int_1\,
            clock => ClockBlock_BUS_CLK);

    \USBUART:ep_0\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => \USBUART:ep_int_0\,
            clock => ClockBlock_BUS_CLK);

    \USBUART:bus_reset\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => \USBUART:Net_1876\,
            clock => ClockBlock_BUS_CLK);

    \USBUART:arb_int\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => \USBUART:Net_1889\,
            clock => ClockBlock_BUS_CLK);

    \USBUART:sof_int\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_4334,
            clock => ClockBlock_BUS_CLK);

    isr_eoc:interrupt
        GENERIC MAP(
            int_type => "00",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_1497,
            clock => ClockBlock_BUS_CLK);

    \CONTROL:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clken_mode => 1)
        PORT MAP(
            control_7 => \CONTROL:control_7\,
            control_6 => \CONTROL:control_6\,
            control_5 => \CONTROL:control_5\,
            control_4 => \CONTROL:control_4\,
            control_3 => \CONTROL:control_3\,
            control_2 => \CONTROL:control_2\,
            control_1 => Net_3236,
            control_0 => Net_1832,
            busclk => ClockBlock_BUS_CLK);

    \UART:BUART:sTX:TxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART:Net_9\,
            cs_addr_2 => \UART:BUART:tx_state_1\,
            cs_addr_1 => \UART:BUART:tx_state_0\,
            cs_addr_0 => \UART:BUART:tx_bitclk_enable_pre\,
            so_comb => \UART:BUART:tx_shift_out\,
            f0_bus_stat_comb => \UART:BUART:tx_fifo_notfull\,
            f0_blk_stat_comb => \UART:BUART:tx_fifo_empty\,
            busclk => ClockBlock_BUS_CLK);

    \UART:BUART:sTX:sCLOCK:TxBitClkGen\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART:Net_9\,
            cs_addr_0 => \UART:BUART:counter_load_not\,
            ce0_reg => \UART:BUART:tx_bitclk_enable_pre\,
            ce1_reg => \UART:BUART:tx_counter_dp\,
            busclk => ClockBlock_BUS_CLK);

    \UART:BUART:sTX:TxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000001",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART:Net_9\,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \UART:BUART:tx_fifo_notfull\,
            status_2 => \UART:BUART:tx_status_2\,
            status_1 => \UART:BUART:tx_fifo_empty\,
            status_0 => \UART:BUART:tx_status_0\,
            interrupt => Net_3406);

    \UART:BUART:sRX:RxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART:Net_9\,
            cs_addr_2 => \UART:BUART:tx_ctrl_mark_last\,
            cs_addr_1 => \UART:BUART:rx_state_0\,
            cs_addr_0 => \UART:BUART:rx_bitclk_enable\,
            route_si => \UART:BUART:rx_postpoll\,
            f0_load => \UART:BUART:rx_load_fifo\,
            f0_bus_stat_comb => \UART:BUART:rx_fifonotempty\,
            f0_blk_stat_comb => \UART:BUART:rx_fifofull\,
            busclk => ClockBlock_BUS_CLK);

    \UART:BUART:sRX:RxBitCounter\:count7cell
        GENERIC MAP(
            cy_alt_mode => 0,
            cy_init_value => "0000000",
            cy_period => "1110010",
            cy_route_en => 1,
            cy_route_ld => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \UART:Net_9\,
            reset => open,
            load => \UART:BUART:rx_counter_load\,
            enable => open,
            count_6 => \UART:BUART:rx_count_6\,
            count_5 => \UART:BUART:rx_count_5\,
            count_4 => \UART:BUART:rx_count_4\,
            count_3 => \UART:BUART:rx_count_3\,
            count_2 => \UART:BUART:rx_count_2\,
            count_1 => \UART:BUART:rx_count_1\,
            count_0 => \UART:BUART:rx_count_0\,
            tc => \UART:BUART:rx_count7_tc\);

    \UART:BUART:sRX:RxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "1011111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART:Net_9\,
            status_6 => open,
            status_5 => \UART:BUART:rx_status_5\,
            status_4 => \UART:BUART:rx_status_4\,
            status_3 => \UART:BUART:rx_status_3\,
            status_2 => open,
            status_1 => open,
            status_0 => open,
            interrupt => Net_1898);

    \PWM_1:PWMHW\:timercell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clock => \ClockBlock.dclk_glb_ff_2__sig\,
            kill => open,
            enable => __ONE__,
            capture => open,
            timer_reset => open,
            tc => \PWM_1:Net_63\,
            cmp => Net_2404,
            irq => \PWM_1:Net_54\);

    \PWM_2:PWMHW\:timercell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clock => \ClockBlock.dclk_glb_ff_2__sig\,
            kill => open,
            enable => __ONE__,
            capture => open,
            timer_reset => open,
            tc => \PWM_2:Net_63\,
            cmp => Net_2460,
            irq => \PWM_2:Net_54\);

    isrRF_TX:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_3406,
            clock => ClockBlock_BUS_CLK);

    isrRF_RX:interrupt
        GENERIC MAP(
            int_type => "00",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_1898,
            clock => ClockBlock_BUS_CLK);

    \RF_BT_SELECT:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clken_mode => 1)
        PORT MAP(
            control_7 => \RF_BT_SELECT:control_7\,
            control_6 => \RF_BT_SELECT:control_6\,
            control_5 => \RF_BT_SELECT:control_5\,
            control_4 => \RF_BT_SELECT:control_4\,
            control_3 => \RF_BT_SELECT:control_3\,
            control_2 => \RF_BT_SELECT:control_2\,
            control_1 => \RF_BT_SELECT:control_1\,
            control_0 => Net_3437,
            busclk => ClockBlock_BUS_CLK);

    \Timer_QD:TimerHW\:timercell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clock => \ClockBlock.dclk_glb_ff_5__sig\,
            kill => open,
            enable => __ONE__,
            capture => open,
            timer_reset => open,
            tc => \Timer_QD:Net_51\,
            cmp => \Timer_QD:Net_261\,
            irq => Net_4343);

    isr_qd:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_4343,
            clock => ClockBlock_BUS_CLK);

    \QuadDec_M1:Net_1251\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * !main_4 * !main_6) + (main_0 * !main_1 * main_2 * !main_4 * main_6) + (main_0 * !main_1 * !main_3 * !main_4 * main_5) + (main_7)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_M1:Net_1251\,
            clock_0 => Net_1850,
            main_0 => \QuadDec_M1:Net_1251\,
            main_1 => \QuadDec_M1:Net_1260\,
            main_2 => \QuadDec_M1:bQuadDec:quad_A_filt\,
            main_3 => \QuadDec_M1:bQuadDec:quad_B_filt\,
            main_4 => \QuadDec_M1:bQuadDec:error\,
            main_5 => \QuadDec_M1:bQuadDec:state_1\,
            main_6 => \QuadDec_M1:bQuadDec:state_0\,
            main_7 => \QuadDec_M1:Net_1251_split\);

    \QuadDec_M1:Cnt16:CounterUDB:overflow_reg_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_M1:Cnt16:CounterUDB:overflow_reg_i\,
            clock_0 => Net_1850,
            main_0 => \QuadDec_M1:Cnt16:CounterUDB:overflow\);

    \QuadDec_M1:Cnt16:CounterUDB:underflow_reg_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_M1:Cnt16:CounterUDB:underflow_reg_i\,
            clock_0 => Net_1850,
            main_0 => \QuadDec_M1:Cnt16:CounterUDB:status_1\);

    \QuadDec_M1:Net_1275\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_M1:Net_1275\,
            clock_0 => Net_1850,
            main_0 => \QuadDec_M1:Cnt16:CounterUDB:status_1\,
            main_1 => \QuadDec_M1:Cnt16:CounterUDB:overflow\);

    \QuadDec_M1:Cnt16:CounterUDB:prevCompare\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_M1:Cnt16:CounterUDB:prevCompare\,
            clock_0 => Net_1850,
            main_0 => \QuadDec_M1:Cnt16:CounterUDB:cmp_out_i\);

    \ADC:AMuxHw_2_Decoder_is_active_split\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1) + (main_2 * !main_3) + (main_4 * !main_5) + (main_6 * !main_7) + (!main_8 * main_9) + (main_8 * !main_9) + (!main_10 * main_11) + (main_10 * !main_11)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \ADC:AMuxHw_2_Decoder_is_active_split\,
            main_0 => \ADC:AMuxHw_2_Decoder_old_id_5\,
            main_1 => \ADC:ch_addr_5\,
            main_2 => \ADC:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC:ch_addr_4\,
            main_4 => \ADC:AMuxHw_2_Decoder_old_id_3\,
            main_5 => \ADC:ch_addr_3\,
            main_6 => \ADC:AMuxHw_2_Decoder_old_id_2\,
            main_7 => \ADC:ch_addr_2\,
            main_8 => \ADC:AMuxHw_2_Decoder_old_id_1\,
            main_9 => \ADC:ch_addr_1\,
            main_10 => \ADC:AMuxHw_2_Decoder_old_id_0\,
            main_11 => \ADC:ch_addr_0\);

    \QuadDec_M1:Cnt16:CounterUDB:count_stored_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_M1:Cnt16:CounterUDB:count_stored_i\,
            clock_0 => Net_1850,
            main_0 => \QuadDec_M1:Net_1203\);

    \QuadDec_M1:Net_1203\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_2 * !main_3 * !main_4) + (main_5)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_M1:Net_1203\,
            clock_0 => Net_1850,
            main_0 => \QuadDec_M1:bQuadDec:quad_A_filt\,
            main_1 => \QuadDec_M1:bQuadDec:quad_B_filt\,
            main_2 => \QuadDec_M1:bQuadDec:error\,
            main_3 => \QuadDec_M1:bQuadDec:state_1\,
            main_4 => \QuadDec_M1:bQuadDec:state_0\,
            main_5 => \QuadDec_M1:Net_1203_split\);

    \QuadDec_M1:bQuadDec:quad_A_filt\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (main_0 * main_1 * main_2 * !main_3)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_M1:bQuadDec:quad_A_filt\,
            clock_0 => Net_1850,
            main_0 => \QuadDec_M1:bQuadDec:quad_A_delayed_0\,
            main_1 => \QuadDec_M1:bQuadDec:quad_A_delayed_1\,
            main_2 => \QuadDec_M1:bQuadDec:quad_A_delayed_2\,
            main_3 => \QuadDec_M1:bQuadDec:quad_A_filt\);

    \QuadDec_M1:bQuadDec:quad_B_filt\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (main_0 * main_1 * main_2 * !main_3)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_M1:bQuadDec:quad_B_filt\,
            clock_0 => Net_1850,
            main_0 => \QuadDec_M1:bQuadDec:quad_B_delayed_0\,
            main_1 => \QuadDec_M1:bQuadDec:quad_B_delayed_1\,
            main_2 => \QuadDec_M1:bQuadDec:quad_B_delayed_2\,
            main_3 => \QuadDec_M1:bQuadDec:quad_B_filt\);

    \QuadDec_M1:Net_1260\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1) + (!main_0 * !main_2 * !main_3) + (!main_1 * !main_2 * !main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_M1:Net_1260\,
            clock_0 => Net_1850,
            main_0 => \QuadDec_M1:Net_1260\,
            main_1 => \QuadDec_M1:bQuadDec:error\,
            main_2 => \QuadDec_M1:bQuadDec:state_1\,
            main_3 => \QuadDec_M1:bQuadDec:state_0\);

    \QuadDec_M1:bQuadDec:error\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4 * main_5) + (!main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_5) + (!main_0 * main_1 * !main_2 * !main_3 * !main_4 * main_5) + (main_1 * main_2 * !main_3 * !main_4 * !main_5)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_M1:bQuadDec:error\,
            clock_0 => Net_1850,
            main_0 => \QuadDec_M1:Net_1260\,
            main_1 => \QuadDec_M1:bQuadDec:quad_A_filt\,
            main_2 => \QuadDec_M1:bQuadDec:quad_B_filt\,
            main_3 => \QuadDec_M1:bQuadDec:error\,
            main_4 => \QuadDec_M1:bQuadDec:state_1\,
            main_5 => \QuadDec_M1:bQuadDec:state_0\);

    \QuadDec_M1:bQuadDec:state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * !main_3 * main_5) + (!main_0 * main_1 * !main_3 * main_4) + (!main_0 * main_1 * main_3 * !main_4 * !main_5) + (main_1 * !main_2 * !main_3 * !main_4 * !main_5)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_M1:bQuadDec:state_1\,
            clock_0 => Net_1850,
            main_0 => \QuadDec_M1:Net_1260\,
            main_1 => \QuadDec_M1:bQuadDec:quad_A_filt\,
            main_2 => \QuadDec_M1:bQuadDec:quad_B_filt\,
            main_3 => \QuadDec_M1:bQuadDec:error\,
            main_4 => \QuadDec_M1:bQuadDec:state_1\,
            main_5 => \QuadDec_M1:bQuadDec:state_0\);

    \QuadDec_M1:bQuadDec:state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * !main_3 * main_4) + (!main_0 * main_2 * !main_3 * main_5) + (!main_0 * main_2 * main_3 * !main_4 * !main_5) + (!main_1 * main_2 * !main_3 * !main_4 * !main_5)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_M1:bQuadDec:state_0\,
            clock_0 => Net_1850,
            main_0 => \QuadDec_M1:Net_1260\,
            main_1 => \QuadDec_M1:bQuadDec:quad_A_filt\,
            main_2 => \QuadDec_M1:bQuadDec:quad_B_filt\,
            main_3 => \QuadDec_M1:bQuadDec:error\,
            main_4 => \QuadDec_M1:bQuadDec:state_1\,
            main_5 => \QuadDec_M1:bQuadDec:state_0\);

    \QuadDec_M2:Net_1251\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * !main_4 * !main_6) + (main_0 * !main_1 * main_2 * !main_4 * main_6) + (main_0 * !main_1 * !main_3 * !main_4 * main_5) + (main_7)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_M2:Net_1251\,
            clock_0 => Net_1850,
            main_0 => \QuadDec_M2:Net_1251\,
            main_1 => \QuadDec_M2:Net_1260\,
            main_2 => \QuadDec_M2:bQuadDec:quad_A_filt\,
            main_3 => \QuadDec_M2:bQuadDec:quad_B_filt\,
            main_4 => \QuadDec_M2:bQuadDec:error\,
            main_5 => \QuadDec_M2:bQuadDec:state_1\,
            main_6 => \QuadDec_M2:bQuadDec:state_0\,
            main_7 => \QuadDec_M2:Net_1251_split\);

    Rx_2(0)_SYNC:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            in => Net_3405,
            out => Net_3405_SYNCOUT,
            clock => ClockBlock_BUS_CLK);

    \QuadDec_M2:Cnt16:CounterUDB:overflow_reg_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_M2:Cnt16:CounterUDB:overflow_reg_i\,
            clock_0 => Net_1850,
            main_0 => \QuadDec_M2:Cnt16:CounterUDB:overflow\);

    \QuadDec_M2:Cnt16:CounterUDB:underflow_reg_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_M2:Cnt16:CounterUDB:underflow_reg_i\,
            clock_0 => Net_1850,
            main_0 => \QuadDec_M2:Cnt16:CounterUDB:status_1\);

    \QuadDec_M2:Net_1275\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_M2:Net_1275\,
            clock_0 => Net_1850,
            main_0 => \QuadDec_M2:Cnt16:CounterUDB:status_1\,
            main_1 => \QuadDec_M2:Cnt16:CounterUDB:overflow\);

    \QuadDec_M2:Cnt16:CounterUDB:prevCompare\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_M2:Cnt16:CounterUDB:prevCompare\,
            clock_0 => Net_1850,
            main_0 => \QuadDec_M2:Cnt16:CounterUDB:cmp_out_i\);

    \QuadDec_M1:Net_1251_split\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_3 * !main_4 * !main_5) + (main_0 * !main_1 * main_4 * !main_5 * !main_6) + (main_0 * !main_2 * !main_4 * !main_5 * !main_6) + (main_0 * main_3 * !main_4 * !main_5 * !main_6) + (!main_1 * !main_2 * !main_3 * !main_4 * main_5 * !main_6) + (!main_1 * main_2 * !main_3 * !main_4 * main_5 * main_6) + (!main_1 * main_2 * main_3 * !main_4 * !main_5 * main_6) + (!main_2 * main_3 * !main_4 * !main_5 * !main_6)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_M1:Net_1251_split\,
            main_0 => \QuadDec_M1:Net_1251\,
            main_1 => \QuadDec_M1:Net_1260\,
            main_2 => \QuadDec_M1:bQuadDec:quad_A_filt\,
            main_3 => \QuadDec_M1:bQuadDec:quad_B_filt\,
            main_4 => \QuadDec_M1:bQuadDec:error\,
            main_5 => \QuadDec_M1:bQuadDec:state_1\,
            main_6 => \QuadDec_M1:bQuadDec:state_0\);

    \QuadDec_M2:Cnt16:CounterUDB:count_stored_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_M2:Cnt16:CounterUDB:count_stored_i\,
            clock_0 => Net_1850,
            main_0 => \QuadDec_M2:Net_1203\);

    \QuadDec_M2:Net_1203\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_2 * !main_3 * !main_4) + (main_5)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_M2:Net_1203\,
            clock_0 => Net_1850,
            main_0 => \QuadDec_M2:bQuadDec:quad_A_filt\,
            main_1 => \QuadDec_M2:bQuadDec:quad_B_filt\,
            main_2 => \QuadDec_M2:bQuadDec:error\,
            main_3 => \QuadDec_M2:bQuadDec:state_1\,
            main_4 => \QuadDec_M2:bQuadDec:state_0\,
            main_5 => \QuadDec_M2:Net_1203_split\);

    \QuadDec_M2:bQuadDec:quad_A_filt\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (main_0 * main_1 * main_2 * !main_3)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_M2:bQuadDec:quad_A_filt\,
            clock_0 => Net_1850,
            main_0 => \QuadDec_M2:bQuadDec:quad_A_delayed_0\,
            main_1 => \QuadDec_M2:bQuadDec:quad_A_delayed_1\,
            main_2 => \QuadDec_M2:bQuadDec:quad_A_delayed_2\,
            main_3 => \QuadDec_M2:bQuadDec:quad_A_filt\);

    \QuadDec_M2:bQuadDec:quad_B_filt\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (main_0 * main_1 * main_2 * !main_3)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_M2:bQuadDec:quad_B_filt\,
            clock_0 => Net_1850,
            main_0 => \QuadDec_M2:bQuadDec:quad_B_delayed_0\,
            main_1 => \QuadDec_M2:bQuadDec:quad_B_delayed_1\,
            main_2 => \QuadDec_M2:bQuadDec:quad_B_delayed_2\,
            main_3 => \QuadDec_M2:bQuadDec:quad_B_filt\);

    \QuadDec_M2:Net_1260\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1) + (!main_0 * !main_2 * !main_3) + (!main_1 * !main_2 * !main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_M2:Net_1260\,
            clock_0 => Net_1850,
            main_0 => \QuadDec_M2:Net_1260\,
            main_1 => \QuadDec_M2:bQuadDec:error\,
            main_2 => \QuadDec_M2:bQuadDec:state_1\,
            main_3 => \QuadDec_M2:bQuadDec:state_0\);

    \QuadDec_M2:bQuadDec:error\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4 * main_5) + (!main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_5) + (!main_0 * main_1 * !main_2 * !main_3 * !main_4 * main_5) + (main_1 * main_2 * !main_3 * !main_4 * !main_5)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_M2:bQuadDec:error\,
            clock_0 => Net_1850,
            main_0 => \QuadDec_M2:Net_1260\,
            main_1 => \QuadDec_M2:bQuadDec:quad_A_filt\,
            main_2 => \QuadDec_M2:bQuadDec:quad_B_filt\,
            main_3 => \QuadDec_M2:bQuadDec:error\,
            main_4 => \QuadDec_M2:bQuadDec:state_1\,
            main_5 => \QuadDec_M2:bQuadDec:state_0\);

    \QuadDec_M2:bQuadDec:state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * !main_3 * main_5) + (!main_0 * main_1 * !main_3 * main_4) + (!main_0 * main_1 * main_3 * !main_4 * !main_5) + (main_1 * !main_2 * !main_3 * !main_4 * !main_5)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_M2:bQuadDec:state_1\,
            clock_0 => Net_1850,
            main_0 => \QuadDec_M2:Net_1260\,
            main_1 => \QuadDec_M2:bQuadDec:quad_A_filt\,
            main_2 => \QuadDec_M2:bQuadDec:quad_B_filt\,
            main_3 => \QuadDec_M2:bQuadDec:error\,
            main_4 => \QuadDec_M2:bQuadDec:state_1\,
            main_5 => \QuadDec_M2:bQuadDec:state_0\);

    \QuadDec_M2:bQuadDec:state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * !main_3 * main_4) + (!main_0 * main_2 * !main_3 * main_5) + (!main_0 * main_2 * main_3 * !main_4 * !main_5) + (!main_1 * main_2 * !main_3 * !main_4 * !main_5)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_M2:bQuadDec:state_0\,
            clock_0 => Net_1850,
            main_0 => \QuadDec_M2:Net_1260\,
            main_1 => \QuadDec_M2:bQuadDec:quad_A_filt\,
            main_2 => \QuadDec_M2:bQuadDec:quad_B_filt\,
            main_3 => \QuadDec_M2:bQuadDec:error\,
            main_4 => \QuadDec_M2:bQuadDec:state_1\,
            main_5 => \QuadDec_M2:bQuadDec:state_0\);

    \ADC:AMuxHw_2_Decoder_old_id_5\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC:AMuxHw_2_Decoder_old_id_5\,
            clock_0 => \ADC:clock\,
            main_0 => \ADC:ch_addr_5\);

    \ADC:AMuxHw_2_Decoder_old_id_4\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC:AMuxHw_2_Decoder_old_id_4\,
            clock_0 => \ADC:clock\,
            main_0 => \ADC:ch_addr_4\);

    \ADC:AMuxHw_2_Decoder_old_id_3\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC:AMuxHw_2_Decoder_old_id_3\,
            clock_0 => \ADC:clock\,
            main_0 => \ADC:ch_addr_3\);

    \ADC:AMuxHw_2_Decoder_old_id_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC:AMuxHw_2_Decoder_old_id_2\,
            clock_0 => \ADC:clock\,
            main_0 => \ADC:ch_addr_2\);

    \ADC:AMuxHw_2_Decoder_old_id_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC:AMuxHw_2_Decoder_old_id_1\,
            clock_0 => \ADC:clock\,
            main_0 => \ADC:ch_addr_1\);

    \ADC:AMuxHw_2_Decoder_old_id_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC:AMuxHw_2_Decoder_old_id_0\,
            clock_0 => \ADC:clock\,
            main_0 => \ADC:ch_addr_0\);

    \ADC:AMuxHw_2_Decoder_one_hot_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * !main_3 * !main_4 * !main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC:AMuxHw_2_Decoder_one_hot_0\,
            clock_0 => \ADC:clock\,
            main_0 => \ADC:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC:AMuxHw_2_Decoder_old_id_0\);

    \ADC:AMuxHw_2_Decoder_one_hot_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * !main_3 * !main_4 * !main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC:AMuxHw_2_Decoder_one_hot_1\,
            clock_0 => \ADC:clock\,
            main_0 => \ADC:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC:AMuxHw_2_Decoder_old_id_0\);

    \ADC:AMuxHw_2_Decoder_one_hot_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * !main_3 * !main_4 * main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC:AMuxHw_2_Decoder_one_hot_2\,
            clock_0 => \ADC:clock\,
            main_0 => \ADC:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC:AMuxHw_2_Decoder_old_id_0\);

    \ADC:AMuxHw_2_Decoder_one_hot_3\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * !main_3 * !main_4 * main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC:AMuxHw_2_Decoder_one_hot_3\,
            clock_0 => \ADC:clock\,
            main_0 => \ADC:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC:AMuxHw_2_Decoder_old_id_0\);

    \ADC:AMuxHw_2_Decoder_one_hot_4\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * !main_3 * main_4 * !main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC:AMuxHw_2_Decoder_one_hot_4\,
            clock_0 => \ADC:clock\,
            main_0 => \ADC:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC:AMuxHw_2_Decoder_old_id_0\);

    \ADC:AMuxHw_2_Decoder_one_hot_5\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * !main_3 * main_4 * !main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC:AMuxHw_2_Decoder_one_hot_5\,
            clock_0 => \ADC:clock\,
            main_0 => \ADC:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC:AMuxHw_2_Decoder_old_id_0\);

    \ADC:AMuxHw_2_Decoder_one_hot_6\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * !main_3 * main_4 * main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC:AMuxHw_2_Decoder_one_hot_6\,
            clock_0 => \ADC:clock\,
            main_0 => \ADC:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC:AMuxHw_2_Decoder_old_id_0\);

    \ADC:AMuxHw_2_Decoder_one_hot_7\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * !main_3 * main_4 * main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC:AMuxHw_2_Decoder_one_hot_7\,
            clock_0 => \ADC:clock\,
            main_0 => \ADC:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC:AMuxHw_2_Decoder_old_id_0\);

    \ADC:AMuxHw_2_Decoder_one_hot_8\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * main_3 * !main_4 * !main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC:AMuxHw_2_Decoder_one_hot_8\,
            clock_0 => \ADC:clock\,
            main_0 => \ADC:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC:AMuxHw_2_Decoder_old_id_0\);

    \ADC:AMuxHw_2_Decoder_one_hot_9\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * main_3 * !main_4 * !main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC:AMuxHw_2_Decoder_one_hot_9\,
            clock_0 => \ADC:clock\,
            main_0 => \ADC:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC:AMuxHw_2_Decoder_old_id_0\);

    \ADC:AMuxHw_2_Decoder_one_hot_10\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * main_3 * !main_4 * main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC:AMuxHw_2_Decoder_one_hot_10\,
            clock_0 => \ADC:clock\,
            main_0 => \ADC:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC:AMuxHw_2_Decoder_old_id_0\);

    \ADC:AMuxHw_2_Decoder_one_hot_11\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * main_3 * !main_4 * main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC:AMuxHw_2_Decoder_one_hot_11\,
            clock_0 => \ADC:clock\,
            main_0 => \ADC:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC:AMuxHw_2_Decoder_old_id_0\);

    \ADC:AMuxHw_2_Decoder_one_hot_12\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * main_3 * main_4 * !main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC:AMuxHw_2_Decoder_one_hot_12\,
            clock_0 => \ADC:clock\,
            main_0 => \ADC:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC:AMuxHw_2_Decoder_old_id_0\);

    \ADC:AMuxHw_2_Decoder_one_hot_13\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * main_3 * main_4 * !main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC:AMuxHw_2_Decoder_one_hot_13\,
            clock_0 => \ADC:clock\,
            main_0 => \ADC:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC:AMuxHw_2_Decoder_old_id_0\);

    \ADC:AMuxHw_2_Decoder_one_hot_14\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * main_3 * main_4 * main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC:AMuxHw_2_Decoder_one_hot_14\,
            clock_0 => \ADC:clock\,
            main_0 => \ADC:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC:AMuxHw_2_Decoder_old_id_0\);

    \ADC:AMuxHw_2_Decoder_one_hot_15\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * main_3 * main_4 * main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC:AMuxHw_2_Decoder_one_hot_15\,
            clock_0 => \ADC:clock\,
            main_0 => \ADC:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC:AMuxHw_2_Decoder_old_id_0\);

    \ADC:AMuxHw_2_Decoder_one_hot_16\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * !main_3 * !main_4 * !main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC:AMuxHw_2_Decoder_one_hot_16\,
            clock_0 => \ADC:clock\,
            main_0 => \ADC:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC:AMuxHw_2_Decoder_old_id_0\);

    \ADC:AMuxHw_2_Decoder_one_hot_17\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * !main_3 * !main_4 * !main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC:AMuxHw_2_Decoder_one_hot_17\,
            clock_0 => \ADC:clock\,
            main_0 => \ADC:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC:AMuxHw_2_Decoder_old_id_0\);

    \ADC:AMuxHw_2_Decoder_one_hot_18\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * !main_3 * !main_4 * main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC:AMuxHw_2_Decoder_one_hot_18\,
            clock_0 => \ADC:clock\,
            main_0 => \ADC:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC:AMuxHw_2_Decoder_old_id_0\);

    \ADC:AMuxHw_2_Decoder_one_hot_19\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * !main_3 * !main_4 * main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC:AMuxHw_2_Decoder_one_hot_19\,
            clock_0 => \ADC:clock\,
            main_0 => \ADC:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC:AMuxHw_2_Decoder_old_id_0\);

    \ADC:AMuxHw_2_Decoder_one_hot_20\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC:AMuxHw_2_Decoder_one_hot_20\,
            clock_0 => \ADC:clock\,
            main_0 => \ADC:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC:AMuxHw_2_Decoder_old_id_0\);

    \ADC:AMuxHw_2_Decoder_one_hot_21\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC:AMuxHw_2_Decoder_one_hot_21\,
            clock_0 => \ADC:clock\,
            main_0 => \ADC:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC:AMuxHw_2_Decoder_old_id_0\);

    \ADC:AMuxHw_2_Decoder_one_hot_22\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * !main_3 * main_4 * main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC:AMuxHw_2_Decoder_one_hot_22\,
            clock_0 => \ADC:clock\,
            main_0 => \ADC:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC:AMuxHw_2_Decoder_old_id_0\);

    \ADC:AMuxHw_2_Decoder_one_hot_23\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * !main_3 * main_4 * main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC:AMuxHw_2_Decoder_one_hot_23\,
            clock_0 => \ADC:clock\,
            main_0 => \ADC:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC:AMuxHw_2_Decoder_old_id_0\);

    \ADC:AMuxHw_2_Decoder_one_hot_24\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * main_3 * !main_4 * !main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC:AMuxHw_2_Decoder_one_hot_24\,
            clock_0 => \ADC:clock\,
            main_0 => \ADC:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC:AMuxHw_2_Decoder_old_id_0\);

    \ADC:AMuxHw_2_Decoder_one_hot_25\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * main_3 * !main_4 * !main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC:AMuxHw_2_Decoder_one_hot_25\,
            clock_0 => \ADC:clock\,
            main_0 => \ADC:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC:AMuxHw_2_Decoder_old_id_0\);

    \ADC:AMuxHw_2_Decoder_one_hot_26\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * main_3 * !main_4 * main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC:AMuxHw_2_Decoder_one_hot_26\,
            clock_0 => \ADC:clock\,
            main_0 => \ADC:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC:AMuxHw_2_Decoder_old_id_0\);

    \ADC:AMuxHw_2_Decoder_one_hot_27\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * main_3 * !main_4 * main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC:AMuxHw_2_Decoder_one_hot_27\,
            clock_0 => \ADC:clock\,
            main_0 => \ADC:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC:AMuxHw_2_Decoder_old_id_0\);

    \ADC:AMuxHw_2_Decoder_one_hot_28\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * main_3 * main_4 * !main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC:AMuxHw_2_Decoder_one_hot_28\,
            clock_0 => \ADC:clock\,
            main_0 => \ADC:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC:AMuxHw_2_Decoder_old_id_0\);

    \ADC:AMuxHw_2_Decoder_one_hot_29\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * main_3 * main_4 * !main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC:AMuxHw_2_Decoder_one_hot_29\,
            clock_0 => \ADC:clock\,
            main_0 => \ADC:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC:AMuxHw_2_Decoder_old_id_0\);

    \ADC:AMuxHw_2_Decoder_one_hot_30\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * main_3 * main_4 * main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC:AMuxHw_2_Decoder_one_hot_30\,
            clock_0 => \ADC:clock\,
            main_0 => \ADC:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC:AMuxHw_2_Decoder_old_id_0\);

    \ADC:AMuxHw_2_Decoder_one_hot_31\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * main_3 * main_4 * main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC:AMuxHw_2_Decoder_one_hot_31\,
            clock_0 => \ADC:clock\,
            main_0 => \ADC:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC:AMuxHw_2_Decoder_old_id_0\);

    \ADC:AMuxHw_2_Decoder_one_hot_32\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * !main_3 * !main_4 * !main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC:AMuxHw_2_Decoder_one_hot_32\,
            clock_0 => \ADC:clock\,
            main_0 => \ADC:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC:AMuxHw_2_Decoder_old_id_0\);

    \ADC:AMuxHw_2_Decoder_one_hot_33\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * !main_3 * !main_4 * !main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC:AMuxHw_2_Decoder_one_hot_33\,
            clock_0 => \ADC:clock\,
            main_0 => \ADC:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC:AMuxHw_2_Decoder_old_id_0\);

    \ADC:AMuxHw_2_Decoder_one_hot_34\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * !main_3 * !main_4 * main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC:AMuxHw_2_Decoder_one_hot_34\,
            clock_0 => \ADC:clock\,
            main_0 => \ADC:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC:AMuxHw_2_Decoder_old_id_0\);

    \ADC:AMuxHw_2_Decoder_one_hot_35\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * !main_3 * !main_4 * main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC:AMuxHw_2_Decoder_one_hot_35\,
            clock_0 => \ADC:clock\,
            main_0 => \ADC:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC:AMuxHw_2_Decoder_old_id_0\);

    \ADC:AMuxHw_2_Decoder_one_hot_36\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * !main_3 * main_4 * !main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC:AMuxHw_2_Decoder_one_hot_36\,
            clock_0 => \ADC:clock\,
            main_0 => \ADC:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC:AMuxHw_2_Decoder_old_id_0\);

    \ADC:AMuxHw_2_Decoder_one_hot_37\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * !main_3 * main_4 * !main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC:AMuxHw_2_Decoder_one_hot_37\,
            clock_0 => \ADC:clock\,
            main_0 => \ADC:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC:AMuxHw_2_Decoder_old_id_0\);

    \ADC:AMuxHw_2_Decoder_one_hot_38\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * !main_3 * main_4 * main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC:AMuxHw_2_Decoder_one_hot_38\,
            clock_0 => \ADC:clock\,
            main_0 => \ADC:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC:AMuxHw_2_Decoder_old_id_0\);

    \ADC:AMuxHw_2_Decoder_one_hot_39\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * !main_3 * main_4 * main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC:AMuxHw_2_Decoder_one_hot_39\,
            clock_0 => \ADC:clock\,
            main_0 => \ADC:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC:AMuxHw_2_Decoder_old_id_0\);

    \ADC:AMuxHw_2_Decoder_one_hot_40\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * main_3 * !main_4 * !main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC:AMuxHw_2_Decoder_one_hot_40\,
            clock_0 => \ADC:clock\,
            main_0 => \ADC:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC:AMuxHw_2_Decoder_old_id_0\);

    \ADC:AMuxHw_2_Decoder_one_hot_41\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * main_3 * !main_4 * !main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC:AMuxHw_2_Decoder_one_hot_41\,
            clock_0 => \ADC:clock\,
            main_0 => \ADC:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC:AMuxHw_2_Decoder_old_id_0\);

    \ADC:AMuxHw_2_Decoder_one_hot_42\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * main_3 * !main_4 * main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC:AMuxHw_2_Decoder_one_hot_42\,
            clock_0 => \ADC:clock\,
            main_0 => \ADC:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC:AMuxHw_2_Decoder_old_id_0\);

    \ADC:AMuxHw_2_Decoder_one_hot_43\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * main_3 * !main_4 * main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC:AMuxHw_2_Decoder_one_hot_43\,
            clock_0 => \ADC:clock\,
            main_0 => \ADC:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC:AMuxHw_2_Decoder_old_id_0\);

    \ADC:AMuxHw_2_Decoder_one_hot_44\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * main_3 * main_4 * !main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC:AMuxHw_2_Decoder_one_hot_44\,
            clock_0 => \ADC:clock\,
            main_0 => \ADC:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC:AMuxHw_2_Decoder_old_id_0\);

    \ADC:AMuxHw_2_Decoder_one_hot_45\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * main_3 * main_4 * !main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC:AMuxHw_2_Decoder_one_hot_45\,
            clock_0 => \ADC:clock\,
            main_0 => \ADC:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC:AMuxHw_2_Decoder_old_id_0\);

    \ADC:AMuxHw_2_Decoder_one_hot_46\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * main_3 * main_4 * main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC:AMuxHw_2_Decoder_one_hot_46\,
            clock_0 => \ADC:clock\,
            main_0 => \ADC:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC:AMuxHw_2_Decoder_old_id_0\);

    \ADC:AMuxHw_2_Decoder_one_hot_47\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * main_3 * main_4 * main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC:AMuxHw_2_Decoder_one_hot_47\,
            clock_0 => \ADC:clock\,
            main_0 => \ADC:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC:AMuxHw_2_Decoder_old_id_0\);

    \ADC:AMuxHw_2_Decoder_one_hot_48\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * !main_3 * !main_4 * !main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC:AMuxHw_2_Decoder_one_hot_48\,
            clock_0 => \ADC:clock\,
            main_0 => \ADC:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC:AMuxHw_2_Decoder_old_id_0\);

    \ADC:AMuxHw_2_Decoder_one_hot_49\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * !main_3 * !main_4 * !main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC:AMuxHw_2_Decoder_one_hot_49\,
            clock_0 => \ADC:clock\,
            main_0 => \ADC:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC:AMuxHw_2_Decoder_old_id_0\);

    \ADC:AMuxHw_2_Decoder_one_hot_50\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * !main_3 * !main_4 * main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC:AMuxHw_2_Decoder_one_hot_50\,
            clock_0 => \ADC:clock\,
            main_0 => \ADC:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC:AMuxHw_2_Decoder_old_id_0\);

    \ADC:AMuxHw_2_Decoder_one_hot_51\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * !main_3 * !main_4 * main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC:AMuxHw_2_Decoder_one_hot_51\,
            clock_0 => \ADC:clock\,
            main_0 => \ADC:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC:AMuxHw_2_Decoder_old_id_0\);

    \ADC:AMuxHw_2_Decoder_one_hot_52\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * !main_3 * main_4 * !main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC:AMuxHw_2_Decoder_one_hot_52\,
            clock_0 => \ADC:clock\,
            main_0 => \ADC:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC:AMuxHw_2_Decoder_old_id_0\);

    \ADC:AMuxHw_2_Decoder_one_hot_53\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * !main_3 * main_4 * !main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC:AMuxHw_2_Decoder_one_hot_53\,
            clock_0 => \ADC:clock\,
            main_0 => \ADC:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC:AMuxHw_2_Decoder_old_id_0\);

    \ADC:AMuxHw_2_Decoder_one_hot_54\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * !main_3 * main_4 * main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC:AMuxHw_2_Decoder_one_hot_54\,
            clock_0 => \ADC:clock\,
            main_0 => \ADC:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC:AMuxHw_2_Decoder_old_id_0\);

    \ADC:AMuxHw_2_Decoder_one_hot_55\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * !main_3 * main_4 * main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC:AMuxHw_2_Decoder_one_hot_55\,
            clock_0 => \ADC:clock\,
            main_0 => \ADC:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC:AMuxHw_2_Decoder_old_id_0\);

    \ADC:AMuxHw_2_Decoder_one_hot_56\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * !main_4 * !main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC:AMuxHw_2_Decoder_one_hot_56\,
            clock_0 => \ADC:clock\,
            main_0 => \ADC:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC:AMuxHw_2_Decoder_old_id_0\);

    \ADC:AMuxHw_2_Decoder_one_hot_57\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * !main_4 * !main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC:AMuxHw_2_Decoder_one_hot_57\,
            clock_0 => \ADC:clock\,
            main_0 => \ADC:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC:AMuxHw_2_Decoder_old_id_0\);

    \ADC:AMuxHw_2_Decoder_one_hot_58\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * !main_4 * main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC:AMuxHw_2_Decoder_one_hot_58\,
            clock_0 => \ADC:clock\,
            main_0 => \ADC:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC:AMuxHw_2_Decoder_old_id_0\);

    \ADC:AMuxHw_2_Decoder_one_hot_59\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * !main_4 * main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC:AMuxHw_2_Decoder_one_hot_59\,
            clock_0 => \ADC:clock\,
            main_0 => \ADC:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC:AMuxHw_2_Decoder_old_id_0\);

    \ADC:AMuxHw_2_Decoder_one_hot_60\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * main_4 * !main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC:AMuxHw_2_Decoder_one_hot_60\,
            clock_0 => \ADC:clock\,
            main_0 => \ADC:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC:AMuxHw_2_Decoder_old_id_0\);

    \ADC:AMuxHw_2_Decoder_one_hot_61\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * main_4 * !main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC:AMuxHw_2_Decoder_one_hot_61\,
            clock_0 => \ADC:clock\,
            main_0 => \ADC:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC:AMuxHw_2_Decoder_old_id_0\);

    \ADC:AMuxHw_2_Decoder_one_hot_62\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * main_4 * main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC:AMuxHw_2_Decoder_one_hot_62\,
            clock_0 => \ADC:clock\,
            main_0 => \ADC:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC:AMuxHw_2_Decoder_old_id_0\);

    \ADC:AMuxHw_2_Decoder_one_hot_63\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * main_4 * main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC:AMuxHw_2_Decoder_one_hot_63\,
            clock_0 => \ADC:clock\,
            main_0 => \ADC:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC:AMuxHw_2_Decoder_old_id_0\);

    Net_1497:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 3)
        PORT MAP(
            q => Net_1497,
            clk_en => \ADC:bSAR_SEQ:enable\,
            clock_0 => \ADC:clock\,
            main_0 => \ADC:bSAR_SEQ:bus_clk_nrq_reg\,
            main_1 => \ADC:bSAR_SEQ:nrq_reg\);

    \ADC:bSAR_SEQ:bus_clk_nrq_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_2) + (main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC:bSAR_SEQ:bus_clk_nrq_reg\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \ADC:bSAR_SEQ:bus_clk_nrq_reg\,
            main_1 => \ADC:Net_3935\,
            main_2 => Net_1497);

    \ADC:bSAR_SEQ:nrq_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 3)
        PORT MAP(
            q => \ADC:bSAR_SEQ:nrq_reg\,
            clk_en => \ADC:bSAR_SEQ:enable\,
            clock_0 => \ADC:clock\,
            main_0 => \ADC:bSAR_SEQ:bus_clk_nrq_reg\);

    \QuadDec_M2:Net_1203_split\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_4 * !main_5 * !main_6) + (!main_0 * !main_2 * !main_3 * !main_4 * !main_5 * main_6) + (!main_0 * !main_2 * !main_3 * !main_4 * main_5 * !main_6) + (!main_0 * !main_2 * main_3 * !main_4 * main_5 * main_6) + (!main_0 * main_2 * !main_3 * !main_4 * main_5 * main_6) + (!main_0 * main_2 * main_3 * !main_4 * !main_5 * main_6) + (!main_0 * main_2 * main_3 * !main_4 * main_5 * !main_6) + (main_2 * !main_3 * !main_4 * !main_5 * !main_6)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_M2:Net_1203_split\,
            main_0 => \QuadDec_M2:Net_1260\,
            main_1 => \QuadDec_M2:Net_1203\,
            main_2 => \QuadDec_M2:bQuadDec:quad_A_filt\,
            main_3 => \QuadDec_M2:bQuadDec:quad_B_filt\,
            main_4 => \QuadDec_M2:bQuadDec:error\,
            main_5 => \QuadDec_M2:bQuadDec:state_1\,
            main_6 => \QuadDec_M2:bQuadDec:state_0\);

    \UART:BUART:txn\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_6) + (main_0 * main_4) + (!main_1 * main_2 * !main_3 * !main_4) + (!main_1 * main_2 * !main_4 * !main_6) + (main_1 * !main_2 * !main_3 * !main_4 * !main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:txn\,
            clock_0 => \UART:Net_9\,
            main_0 => \UART:BUART:txn\,
            main_1 => \UART:BUART:tx_state_1\,
            main_2 => \UART:BUART:tx_state_0\,
            main_3 => \UART:BUART:tx_shift_out\,
            main_4 => \UART:BUART:tx_state_2\,
            main_5 => \UART:BUART:tx_counter_dp\,
            main_6 => \UART:BUART:tx_bitclk\);

    \UART:BUART:tx_state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3) + (main_0 * !main_3 * main_4 * main_5) + (main_1 * !main_3 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:tx_state_1\,
            clock_0 => \UART:Net_9\,
            main_0 => \UART:BUART:tx_state_1\,
            main_1 => \UART:BUART:tx_state_0\,
            main_2 => \UART:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART:BUART:tx_state_2\,
            main_4 => \UART:BUART:tx_counter_dp\,
            main_5 => \UART:BUART:tx_bitclk\);

    \UART:BUART:tx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3) + (!main_0 * !main_1 * !main_3 * !main_4) + (main_0 * main_1 * main_2 * main_3 * main_4) + (main_1 * !main_4 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:tx_state_0\,
            clock_0 => \UART:Net_9\,
            main_0 => \UART:BUART:tx_state_1\,
            main_1 => \UART:BUART:tx_state_0\,
            main_2 => \UART:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART:BUART:tx_fifo_empty\,
            main_4 => \UART:BUART:tx_state_2\,
            main_5 => \UART:BUART:tx_bitclk\);

    \UART:BUART:tx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3) + (main_0 * main_1 * main_2 * main_3) + (main_0 * main_1 * !main_3 * main_5) + (main_0 * !main_3 * main_4 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:tx_state_2\,
            clock_0 => \UART:Net_9\,
            main_0 => \UART:BUART:tx_state_1\,
            main_1 => \UART:BUART:tx_state_0\,
            main_2 => \UART:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART:BUART:tx_state_2\,
            main_4 => \UART:BUART:tx_counter_dp\,
            main_5 => \UART:BUART:tx_bitclk\);

    Rx_1(0)_SYNC:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            in => Net_3438,
            out => Net_3438_SYNCOUT,
            clock => ClockBlock_BUS_CLK);

    \UART:BUART:tx_bitclk\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_3) + (!main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:tx_bitclk\,
            clock_0 => \UART:Net_9\,
            main_0 => \UART:BUART:tx_state_1\,
            main_1 => \UART:BUART:tx_state_0\,
            main_2 => \UART:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART:BUART:tx_state_2\);

    \UART:BUART:tx_ctrl_mark_last\:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:tx_ctrl_mark_last\,
            clock_0 => \UART:Net_9\);

    \UART:BUART:rx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3 * !main_4 * main_5) + (!main_0 * main_1 * !main_4 * !main_5 * !main_6 * !main_7) + (!main_0 * main_1 * !main_4 * !main_5 * !main_6 * !main_8)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:rx_state_0\,
            clock_0 => \UART:Net_9\,
            main_0 => \UART:BUART:tx_ctrl_mark_last\,
            main_1 => \UART:BUART:rx_state_0\,
            main_2 => \UART:BUART:rx_bitclk_enable\,
            main_3 => \UART:BUART:rx_postpoll\,
            main_4 => \UART:BUART:rx_state_3\,
            main_5 => \UART:BUART:rx_state_2\,
            main_6 => \UART:BUART:rx_count_6\,
            main_7 => \UART:BUART:rx_count_5\,
            main_8 => \UART:BUART:rx_count_4\);

    \UART:BUART:rx_load_fifo\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * !main_4) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:rx_load_fifo\,
            clock_0 => \UART:Net_9\,
            main_0 => \UART:BUART:tx_ctrl_mark_last\,
            main_1 => \UART:BUART:rx_state_0\,
            main_2 => \UART:BUART:rx_bitclk_enable\,
            main_3 => \UART:BUART:rx_state_3\,
            main_4 => \UART:BUART:rx_state_2\,
            main_5 => \UART:BUART:rx_count_6\,
            main_6 => \UART:BUART:rx_count_5\,
            main_7 => \UART:BUART:rx_count_4\);

    \UART:BUART:rx_state_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:rx_state_3\,
            clock_0 => \UART:Net_9\,
            main_0 => \UART:BUART:tx_ctrl_mark_last\,
            main_1 => \UART:BUART:rx_state_0\,
            main_2 => \UART:BUART:rx_bitclk_enable\,
            main_3 => \UART:BUART:rx_state_3\,
            main_4 => \UART:BUART:rx_state_2\,
            main_5 => \UART:BUART:rx_count_6\,
            main_6 => \UART:BUART:rx_count_5\,
            main_7 => \UART:BUART:rx_count_4\);

    \UART:BUART:rx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3) + (!main_0 * !main_1 * main_2 * main_4) + (!main_0 * !main_1 * !main_3 * !main_4 * main_8 * !main_9 * !main_10) + (!main_0 * !main_1 * !main_3 * !main_4 * main_8 * main_9 * !main_11) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:rx_state_2\,
            clock_0 => \UART:Net_9\,
            main_0 => \UART:BUART:tx_ctrl_mark_last\,
            main_1 => \UART:BUART:rx_state_0\,
            main_2 => \UART:BUART:rx_bitclk_enable\,
            main_3 => \UART:BUART:rx_state_3\,
            main_4 => \UART:BUART:rx_state_2\,
            main_5 => \UART:BUART:rx_count_6\,
            main_6 => \UART:BUART:rx_count_5\,
            main_7 => \UART:BUART:rx_count_4\,
            main_8 => \UART:BUART:rx_last\,
            main_9 => Net_3437,
            main_10 => Net_3438_SYNCOUT,
            main_11 => Net_3405_SYNCOUT);

    \UART:BUART:rx_bitclk_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:rx_bitclk_enable\,
            clock_0 => \UART:Net_9\,
            main_0 => \UART:BUART:rx_count_2\,
            main_1 => \UART:BUART:rx_count_1\,
            main_2 => \UART:BUART:rx_count_0\);

    \UART:BUART:rx_state_stop1_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:rx_state_stop1_reg\,
            clock_0 => \UART:Net_9\,
            main_0 => \UART:BUART:tx_ctrl_mark_last\,
            main_1 => \UART:BUART:rx_state_0\,
            main_2 => \UART:BUART:rx_state_3\,
            main_3 => \UART:BUART:rx_state_2\);

    \UART:BUART:pollcount_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_3 * !main_4 * main_5) + (!main_0 * !main_1 * main_3 * main_4 * main_6) + (main_0 * main_2) + (main_1 * main_2)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:pollcount_1\,
            clock_0 => \UART:Net_9\,
            main_0 => \UART:BUART:rx_count_2\,
            main_1 => \UART:BUART:rx_count_1\,
            main_2 => \UART:BUART:pollcount_1\,
            main_3 => \UART:BUART:pollcount_0\,
            main_4 => Net_3437,
            main_5 => Net_3438_SYNCOUT,
            main_6 => Net_3405_SYNCOUT);

    \UART:BUART:pollcount_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4) + (!main_0 * !main_1 * !main_2 * main_3 * main_5) + (!main_0 * !main_1 * main_2 * !main_3 * !main_4) + (!main_0 * !main_1 * main_2 * main_3 * !main_5)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:pollcount_0\,
            clock_0 => \UART:Net_9\,
            main_0 => \UART:BUART:rx_count_2\,
            main_1 => \UART:BUART:rx_count_1\,
            main_2 => \UART:BUART:pollcount_0\,
            main_3 => Net_3437,
            main_4 => Net_3438_SYNCOUT,
            main_5 => Net_3405_SYNCOUT);

    M2_QB(0)_SYNC:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            in => Net_730,
            out => Net_730_SYNCOUT,
            clock => ClockBlock_BUS_CLK);

    \QuadDec_M2:Net_1251_split\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_3 * !main_4 * !main_5) + (main_0 * !main_1 * main_4 * !main_5 * !main_6) + (main_0 * !main_2 * !main_4 * !main_5 * !main_6) + (main_0 * main_3 * !main_4 * !main_5 * !main_6) + (!main_1 * !main_2 * !main_3 * !main_4 * main_5 * !main_6) + (!main_1 * main_2 * !main_3 * !main_4 * main_5 * main_6) + (!main_1 * main_2 * main_3 * !main_4 * !main_5 * main_6) + (!main_2 * main_3 * !main_4 * !main_5 * !main_6)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_M2:Net_1251_split\,
            main_0 => \QuadDec_M2:Net_1251\,
            main_1 => \QuadDec_M2:Net_1260\,
            main_2 => \QuadDec_M2:bQuadDec:quad_A_filt\,
            main_3 => \QuadDec_M2:bQuadDec:quad_B_filt\,
            main_4 => \QuadDec_M2:bQuadDec:error\,
            main_5 => \QuadDec_M2:bQuadDec:state_1\,
            main_6 => \QuadDec_M2:bQuadDec:state_0\);

    \UART:BUART:rx_status_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3 * main_4 * main_5)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:rx_status_3\,
            clock_0 => \UART:Net_9\,
            main_0 => \UART:BUART:tx_ctrl_mark_last\,
            main_1 => \UART:BUART:rx_state_0\,
            main_2 => \UART:BUART:rx_bitclk_enable\,
            main_3 => \UART:BUART:rx_postpoll\,
            main_4 => \UART:BUART:rx_state_3\,
            main_5 => \UART:BUART:rx_state_2\);

    M2_QA(0)_SYNC:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            in => Net_729,
            out => Net_729_SYNCOUT,
            clock => ClockBlock_BUS_CLK);

    M1_QB(0)_SYNC:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            in => Net_725,
            out => Net_725_SYNCOUT,
            clock => ClockBlock_BUS_CLK);

    \UART:BUART:rx_last\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1) + (main_0 * main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:rx_last\,
            clock_0 => \UART:Net_9\,
            main_0 => Net_3437,
            main_1 => Net_3438_SYNCOUT,
            main_2 => Net_3405_SYNCOUT);

END __DEFAULT__;
