// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "09/27/2019 16:17:44"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module processor (
	SW,
	Clock,
	Done,
	BusWires);
input 	[17:0] SW;
input 	Clock;
output 	Done;
output 	[15:0] BusWires;

// Design Ports Information
// Done	=>  Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// BusWires[0]	=>  Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// BusWires[1]	=>  Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// BusWires[2]	=>  Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// BusWires[3]	=>  Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// BusWires[4]	=>  Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// BusWires[5]	=>  Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// BusWires[6]	=>  Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// BusWires[7]	=>  Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// BusWires[8]	=>  Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// BusWires[9]	=>  Location: PIN_F17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// BusWires[10]	=>  Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// BusWires[11]	=>  Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// BusWires[12]	=>  Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// BusWires[13]	=>  Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// BusWires[14]	=>  Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// BusWires[15]	=>  Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SW[17]	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[0]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[1]	=>  Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[2]	=>  Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[3]	=>  Location: PIN_E18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[4]	=>  Location: PIN_J17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[5]	=>  Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[6]	=>  Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[7]	=>  Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[8]	=>  Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[9]	=>  Location: PIN_D18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[10]	=>  Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[11]	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[12]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[13]	=>  Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[14]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[15]	=>  Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Clock	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[16]	=>  Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("processor_v_fast.sdo");
// synopsys translate_on

wire \i9_9900k|Multiplexers|Equal9~0_combout ;
wire \i9_9900k|Multiplexers|Selector1~1_combout ;
wire \i9_9900k|Multiplexers|WideNor0~0_combout ;
wire \i9_9900k|Multiplexers|WideNor0~1_combout ;
wire \i9_9900k|Multiplexers|WideNor0~2_combout ;
wire \i9_9900k|Multiplexers|Selector0~2_combout ;
wire \i9_9900k|Multiplexers|Selector2~0_combout ;
wire \i9_9900k|Multiplexers|Selector3~0_combout ;
wire \i9_9900k|Multiplexers|Selector4~0_combout ;
wire \i9_9900k|Multiplexers|Selector5~0_combout ;
wire \i9_9900k|Multiplexers|Selector6~0_combout ;
wire \i9_9900k|Multiplexers|Selector7~1_combout ;
wire \i9_9900k|Multiplexers|Selector8~2_combout ;
wire \i9_9900k|Multiplexers|Selector9~1_combout ;
wire \i9_9900k|Multiplexers|Selector10~1_combout ;
wire \i9_9900k|Multiplexers|Selector11~2_combout ;
wire \i9_9900k|Multiplexers|Selector12~4_combout ;
wire \i9_9900k|Multiplexers|Selector13~0_combout ;
wire \i9_9900k|Multiplexers|Selector14~5_combout ;
wire \i9_9900k|Multiplexers|Selector15~4_combout ;
wire \i9_9900k|Control~5_combout ;
wire \i9_9900k|Control~8_combout ;
wire \Clock~combout ;
wire \Clock~clkctrl_outclk ;
wire \i9_9900k|mR7|Q[3]~feeder_combout ;
wire \i9_9900k|mR7|Q[4]~feeder_combout ;
wire \i9_9900k|mR7|Q[6]~feeder_combout ;
wire \i9_9900k|mR6|Q[7]~feeder_combout ;
wire \i9_9900k|mR6|Q[10]~feeder_combout ;
wire \i9_9900k|Tstep|Q~1_combout ;
wire \i9_9900k|Tstep|Q~0_combout ;
wire \i9_9900k|IRin~0_combout ;
wire \i9_9900k|IRin~combout ;
wire \i9_9900k|Mux9~0_combout ;
wire \i9_9900k|Equal1~0_combout ;
wire \i9_9900k|Mux9~1_combout ;
wire \SW[17]~clkctrl_outclk ;
wire \i9_9900k|Done~combout ;
wire \i9_9900k|Control~7_combout ;
wire \i9_9900k|Control~6_combout ;
wire \i9_9900k|Control~9_combout ;
wire \i9_9900k|Control~3_combout ;
wire \i9_9900k|Control~10_combout ;
wire \i9_9900k|Multiplexers|Equal8~0_combout ;
wire \i9_9900k|Control~0_combout ;
wire \i9_9900k|Control~1_combout ;
wire \i9_9900k|Control~2_combout ;
wire \i9_9900k|Multiplexers|Equal3~0_combout ;
wire \i9_9900k|Multiplexers|Equal8~1_combout ;
wire \i9_9900k|Multiplexers|Equal7~0_combout ;
wire \i9_9900k|Multiplexers|Equal7~1_combout ;
wire \i9_9900k|Multiplexers|Equal9~1_combout ;
wire \i9_9900k|Multiplexers|WideNor0~3_combout ;
wire \i9_9900k|Multiplexers|WideNor0~3clkctrl_outclk ;
wire \i9_9900k|Mux5~0_combout ;
wire \i9_9900k|Mux1~0_combout ;
wire \i9_9900k|Multiplexers|Equal0~0_combout ;
wire \i9_9900k|Control~4_combout ;
wire \i9_9900k|Multiplexers|Equal6~0_combout ;
wire \i9_9900k|Multiplexers|Equal6~1_combout ;
wire \i9_9900k|Multiplexers|Selector1~0_combout ;
wire \i9_9900k|Mux6~0_combout ;
wire \i9_9900k|Multiplexers|Equal0~1_combout ;
wire \i9_9900k|Multiplexers|Equal0~2_combout ;
wire \i9_9900k|Multiplexers|Selector1~2_combout ;
wire \i9_9900k|Mux3~0_combout ;
wire \i9_9900k|Multiplexers|Equal4~0_combout ;
wire \i9_9900k|Multiplexers|Selector1~3_combout ;
wire \i9_9900k|Multiplexers|Equal3~1_combout ;
wire \i9_9900k|Mux4~0_combout ;
wire \i9_9900k|mR6|Q[0]~feeder_combout ;
wire \i9_9900k|Mux2~0_combout ;
wire \i9_9900k|Multiplexers|Selector1~4_combout ;
wire \i9_9900k|Multiplexers|Selector1~5_combout ;
wire \i9_9900k|Multiplexers|Selector1~6_combout ;
wire \i9_9900k|Multiplexers|Selector0~0_combout ;
wire \i9_9900k|Mux8~0_combout ;
wire \i9_9900k|mR6|Q[1]~feeder_combout ;
wire \i9_9900k|Multiplexers|Selector0~1_combout ;
wire \i9_9900k|Multiplexers|Selector0~3_combout ;
wire \i9_9900k|Mux7~0_combout ;
wire \i9_9900k|Multiplexers|Selector0~4_combout ;
wire \i9_9900k|Multiplexers|Selector0~5_combout ;
wire \i9_9900k|Multiplexers|Selector0~6_combout ;
wire \i9_9900k|Multiplexers|Selector2~2_combout ;
wire \i9_9900k|Multiplexers|Selector2~3_combout ;
wire \i9_9900k|Multiplexers|Equal5~0_combout ;
wire \i9_9900k|Multiplexers|Equal5~1_combout ;
wire \i9_9900k|Multiplexers|Selector2~4_combout ;
wire \i9_9900k|Multiplexers|Selector2~5_combout ;
wire \i9_9900k|Multiplexers|Selector2~1_combout ;
wire \i9_9900k|Multiplexers|Selector2~6_combout ;
wire \i9_9900k|Multiplexers|Selector3~3_combout ;
wire \i9_9900k|mR1|Q[3]~feeder_combout ;
wire \i9_9900k|Multiplexers|Selector3~4_combout ;
wire \i9_9900k|Multiplexers|Selector3~5_combout ;
wire \i9_9900k|Multiplexers|Selector3~2_combout ;
wire \i9_9900k|mR6|Q[3]~feeder_combout ;
wire \i9_9900k|Multiplexers|Selector3~1_combout ;
wire \i9_9900k|Multiplexers|Selector3~6_combout ;
wire \i9_9900k|Multiplexers|Selector4~2_combout ;
wire \i9_9900k|Multiplexers|Selector4~1_combout ;
wire \i9_9900k|Multiplexers|Selector4~3_combout ;
wire \i9_9900k|mR1|Q[4]~feeder_combout ;
wire \i9_9900k|Multiplexers|Selector4~4_combout ;
wire \i9_9900k|Multiplexers|Selector4~5_combout ;
wire \i9_9900k|Multiplexers|Selector4~6_combout ;
wire \i9_9900k|Multiplexers|Selector5~2_combout ;
wire \i9_9900k|mR1|Q[5]~feeder_combout ;
wire \i9_9900k|Multiplexers|Selector5~4_combout ;
wire \i9_9900k|Multiplexers|Selector5~3_combout ;
wire \i9_9900k|Multiplexers|Selector5~5_combout ;
wire \i9_9900k|mR6|Q[5]~feeder_combout ;
wire \i9_9900k|Multiplexers|Selector5~1_combout ;
wire \i9_9900k|Multiplexers|Selector5~6_combout ;
wire \i9_9900k|Multiplexers|Selector6~2_combout ;
wire \i9_9900k|Multiplexers|Selector6~1_combout ;
wire \i9_9900k|Multiplexers|Selector6~3_combout ;
wire \i9_9900k|mR4|Q[6]~feeder_combout ;
wire \i9_9900k|Multiplexers|Selector6~4_combout ;
wire \i9_9900k|Multiplexers|Selector6~5_combout ;
wire \i9_9900k|Multiplexers|Selector6~6_combout ;
wire \i9_9900k|Multiplexers|Equal2~0_combout ;
wire \i9_9900k|Multiplexers|Equal2~1_combout ;
wire \i9_9900k|Multiplexers|Selector7~0_combout ;
wire \i9_9900k|Multiplexers|Selector7~2_combout ;
wire \i9_9900k|Multiplexers|Selector7~3_combout ;
wire \i9_9900k|Multiplexers|Selector7~4_combout ;
wire \i9_9900k|Multiplexers|Selector7~5_combout ;
wire \i9_9900k|Multiplexers|Selector7~6_combout ;
wire \i9_9900k|Multiplexers|Selector8~0_combout ;
wire \i9_9900k|Multiplexers|Selector8~3_combout ;
wire \i9_9900k|Multiplexers|Selector8~4_combout ;
wire \i9_9900k|Multiplexers|Selector8~5_combout ;
wire \i9_9900k|mR6|Q[8]~feeder_combout ;
wire \i9_9900k|Multiplexers|Selector8~1_combout ;
wire \i9_9900k|Multiplexers|Selector8~6_combout ;
wire \i9_9900k|Multiplexers|Selector9~2_combout ;
wire \i9_9900k|Multiplexers|Selector9~3_combout ;
wire \i9_9900k|Multiplexers|Selector9~4_combout ;
wire \i9_9900k|Multiplexers|Selector9~5_combout ;
wire \i9_9900k|mR3|Q[9]~feeder_combout ;
wire \i9_9900k|Multiplexers|Selector9~0_combout ;
wire \i9_9900k|Multiplexers|Selector9~6_combout ;
wire \i9_9900k|Multiplexers|Selector10~2_combout ;
wire \i9_9900k|Multiplexers|Selector10~0_combout ;
wire \i9_9900k|Multiplexers|Selector10~3_combout ;
wire \i9_9900k|Multiplexers|Selector10~4_combout ;
wire \i9_9900k|Multiplexers|Selector10~5_combout ;
wire \i9_9900k|Multiplexers|Selector10~6_combout ;
wire \i9_9900k|Multiplexers|Selector11~0_combout ;
wire \i9_9900k|mR6|Q[11]~feeder_combout ;
wire \i9_9900k|Multiplexers|Selector11~1_combout ;
wire \i9_9900k|Multiplexers|Selector11~4_combout ;
wire \i9_9900k|Multiplexers|Selector11~3_combout ;
wire \i9_9900k|Multiplexers|Selector11~5_combout ;
wire \i9_9900k|Multiplexers|Selector11~6_combout ;
wire \i9_9900k|Multiplexers|Selector12~0_combout ;
wire \i9_9900k|Multiplexers|Selector12~5_combout ;
wire \i9_9900k|Multiplexers|Selector12~1_combout ;
wire \i9_9900k|Multiplexers|Selector12~2_combout ;
wire \i9_9900k|Multiplexers|Selector12~3_combout ;
wire \i9_9900k|Multiplexers|Selector12~6_combout ;
wire \i9_9900k|Multiplexers|Selector13~5_combout ;
wire \i9_9900k|Multiplexers|Selector13~1_combout ;
wire \i9_9900k|Multiplexers|Selector13~2_combout ;
wire \i9_9900k|Multiplexers|Selector13~3_combout ;
wire \i9_9900k|Multiplexers|Selector13~4_combout ;
wire \i9_9900k|Multiplexers|Selector13~6_combout ;
wire \i9_9900k|Multiplexers|Selector14~0_combout ;
wire \i9_9900k|mR1|Q[14]~feeder_combout ;
wire \i9_9900k|Multiplexers|Selector14~4_combout ;
wire \i9_9900k|Multiplexers|Selector14~1_combout ;
wire \i9_9900k|Multiplexers|Selector14~2_combout ;
wire \i9_9900k|Multiplexers|Selector14~3_combout ;
wire \i9_9900k|Multiplexers|Selector14~6_combout ;
wire \i9_9900k|Multiplexers|Selector15~0_combout ;
wire \i9_9900k|Multiplexers|Selector15~5_combout ;
wire \i9_9900k|Multiplexers|Selector15~1_combout ;
wire \i9_9900k|Multiplexers|Selector15~2_combout ;
wire \i9_9900k|Multiplexers|Selector15~3_combout ;
wire \i9_9900k|Multiplexers|Selector15~6_combout ;
wire [15:0] \i9_9900k|Multiplexers|BusWires ;
wire [1:0] \i9_9900k|Tstep|Q ;
wire [17:0] \SW~combout ;
wire [15:0] \i9_9900k|mR5|Q ;
wire [15:0] \i9_9900k|mR7|Q ;
wire [9:0] \i9_9900k|Control ;
wire [15:0] \i9_9900k|mR4|Q ;
wire [15:0] \i9_9900k|mR2|Q ;
wire [7:0] \i9_9900k|Rin ;
wire [9:0] \i9_9900k|mIR|Q ;
wire [15:0] \i9_9900k|mR0|Q ;
wire [15:0] \i9_9900k|mR3|Q ;
wire [15:0] \i9_9900k|mR1|Q ;
wire [15:0] \i9_9900k|mR6|Q ;


// Location: LCFF_X46_Y35_N13
cycloneii_lcell_ff \i9_9900k|mR0|Q[0] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i9_9900k|Multiplexers|BusWires [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i9_9900k|Rin [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i9_9900k|mR0|Q [0]));

// Location: LCCOMB_X45_Y34_N4
cycloneii_lcell_comb \i9_9900k|Multiplexers|Equal9~0 (
// Equation(s):
// \i9_9900k|Multiplexers|Equal9~0_combout  = (!\i9_9900k|Control [8] & (!\i9_9900k|Control [2] & !\i9_9900k|Control [3]))

	.dataa(vcc),
	.datab(\i9_9900k|Control [8]),
	.datac(\i9_9900k|Control [2]),
	.datad(\i9_9900k|Control [3]),
	.cin(gnd),
	.combout(\i9_9900k|Multiplexers|Equal9~0_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Multiplexers|Equal9~0 .lut_mask = 16'h0003;
defparam \i9_9900k|Multiplexers|Equal9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y35_N9
cycloneii_lcell_ff \i9_9900k|mR1|Q[0] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i9_9900k|Multiplexers|BusWires [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i9_9900k|Rin [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i9_9900k|mR1|Q [0]));

// Location: LCCOMB_X46_Y35_N12
cycloneii_lcell_comb \i9_9900k|Multiplexers|Selector1~1 (
// Equation(s):
// \i9_9900k|Multiplexers|Selector1~1_combout  = (\i9_9900k|Multiplexers|Equal9~1_combout  & ((\i9_9900k|mR0|Q [0]) # ((\i9_9900k|Multiplexers|Equal8~1_combout  & \i9_9900k|mR1|Q [0])))) # (!\i9_9900k|Multiplexers|Equal9~1_combout  & 
// (\i9_9900k|Multiplexers|Equal8~1_combout  & ((\i9_9900k|mR1|Q [0]))))

	.dataa(\i9_9900k|Multiplexers|Equal9~1_combout ),
	.datab(\i9_9900k|Multiplexers|Equal8~1_combout ),
	.datac(\i9_9900k|mR0|Q [0]),
	.datad(\i9_9900k|mR1|Q [0]),
	.cin(gnd),
	.combout(\i9_9900k|Multiplexers|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Multiplexers|Selector1~1 .lut_mask = 16'hECA0;
defparam \i9_9900k|Multiplexers|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y34_N6
cycloneii_lcell_comb \i9_9900k|Multiplexers|WideNor0~0 (
// Equation(s):
// \i9_9900k|Multiplexers|WideNor0~0_combout  = (\i9_9900k|Control [6] & (!\i9_9900k|Control [5] & !\i9_9900k|Control [0])) # (!\i9_9900k|Control [6] & (\i9_9900k|Control [5] $ (\i9_9900k|Control [0])))

	.dataa(vcc),
	.datab(\i9_9900k|Control [6]),
	.datac(\i9_9900k|Control [5]),
	.datad(\i9_9900k|Control [0]),
	.cin(gnd),
	.combout(\i9_9900k|Multiplexers|WideNor0~0_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Multiplexers|WideNor0~0 .lut_mask = 16'h033C;
defparam \i9_9900k|Multiplexers|WideNor0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y34_N0
cycloneii_lcell_comb \i9_9900k|Multiplexers|WideNor0~1 (
// Equation(s):
// \i9_9900k|Multiplexers|WideNor0~1_combout  = (!\i9_9900k|Control [3] & ((\i9_9900k|Multiplexers|Equal4~0_combout ) # ((\i9_9900k|Multiplexers|WideNor0~0_combout  & !\i9_9900k|Control [4]))))

	.dataa(\i9_9900k|Multiplexers|WideNor0~0_combout ),
	.datab(\i9_9900k|Control [3]),
	.datac(\i9_9900k|Multiplexers|Equal4~0_combout ),
	.datad(\i9_9900k|Control [4]),
	.cin(gnd),
	.combout(\i9_9900k|Multiplexers|WideNor0~1_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Multiplexers|WideNor0~1 .lut_mask = 16'h3032;
defparam \i9_9900k|Multiplexers|WideNor0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y34_N24
cycloneii_lcell_comb \i9_9900k|Multiplexers|WideNor0~2 (
// Equation(s):
// \i9_9900k|Multiplexers|WideNor0~2_combout  = (\i9_9900k|Multiplexers|Equal2~1_combout ) # ((\i9_9900k|Multiplexers|Equal3~1_combout ) # ((\i9_9900k|Multiplexers|Equal0~0_combout  & \i9_9900k|Multiplexers|WideNor0~1_combout )))

	.dataa(\i9_9900k|Multiplexers|Equal0~0_combout ),
	.datab(\i9_9900k|Multiplexers|WideNor0~1_combout ),
	.datac(\i9_9900k|Multiplexers|Equal2~1_combout ),
	.datad(\i9_9900k|Multiplexers|Equal3~1_combout ),
	.cin(gnd),
	.combout(\i9_9900k|Multiplexers|WideNor0~2_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Multiplexers|WideNor0~2 .lut_mask = 16'hFFF8;
defparam \i9_9900k|Multiplexers|WideNor0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y33_N7
cycloneii_lcell_ff \i9_9900k|mR2|Q[1] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i9_9900k|Multiplexers|BusWires [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i9_9900k|Rin [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i9_9900k|mR2|Q [1]));

// Location: LCCOMB_X43_Y33_N6
cycloneii_lcell_comb \i9_9900k|Multiplexers|Selector0~2 (
// Equation(s):
// \i9_9900k|Multiplexers|Selector0~2_combout  = (\SW~combout [1] & ((\i9_9900k|Multiplexers|Equal0~2_combout ) # ((\i9_9900k|Multiplexers|Equal7~1_combout  & \i9_9900k|mR2|Q [1])))) # (!\SW~combout [1] & (\i9_9900k|Multiplexers|Equal7~1_combout  & 
// (\i9_9900k|mR2|Q [1])))

	.dataa(\SW~combout [1]),
	.datab(\i9_9900k|Multiplexers|Equal7~1_combout ),
	.datac(\i9_9900k|mR2|Q [1]),
	.datad(\i9_9900k|Multiplexers|Equal0~2_combout ),
	.cin(gnd),
	.combout(\i9_9900k|Multiplexers|Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Multiplexers|Selector0~2 .lut_mask = 16'hEAC0;
defparam \i9_9900k|Multiplexers|Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y35_N19
cycloneii_lcell_ff \i9_9900k|mR7|Q[2] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i9_9900k|Multiplexers|BusWires [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i9_9900k|Rin [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i9_9900k|mR7|Q [2]));

// Location: LCFF_X47_Y35_N21
cycloneii_lcell_ff \i9_9900k|mR3|Q[2] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i9_9900k|Multiplexers|BusWires [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i9_9900k|Rin [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i9_9900k|mR3|Q [2]));

// Location: LCCOMB_X47_Y35_N20
cycloneii_lcell_comb \i9_9900k|Multiplexers|Selector2~0 (
// Equation(s):
// \i9_9900k|Multiplexers|Selector2~0_combout  = (\i9_9900k|Multiplexers|Equal2~1_combout  & ((\i9_9900k|mR7|Q [2]) # ((\i9_9900k|mR3|Q [2] & \i9_9900k|Multiplexers|Equal6~1_combout )))) # (!\i9_9900k|Multiplexers|Equal2~1_combout  & (((\i9_9900k|mR3|Q [2] & 
// \i9_9900k|Multiplexers|Equal6~1_combout ))))

	.dataa(\i9_9900k|Multiplexers|Equal2~1_combout ),
	.datab(\i9_9900k|mR7|Q [2]),
	.datac(\i9_9900k|mR3|Q [2]),
	.datad(\i9_9900k|Multiplexers|Equal6~1_combout ),
	.cin(gnd),
	.combout(\i9_9900k|Multiplexers|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Multiplexers|Selector2~0 .lut_mask = 16'hF888;
defparam \i9_9900k|Multiplexers|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y35_N9
cycloneii_lcell_ff \i9_9900k|mR7|Q[3] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\i9_9900k|mR7|Q[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i9_9900k|Rin [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i9_9900k|mR7|Q [3]));

// Location: LCFF_X47_Y35_N11
cycloneii_lcell_ff \i9_9900k|mR3|Q[3] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i9_9900k|Multiplexers|BusWires [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i9_9900k|Rin [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i9_9900k|mR3|Q [3]));

// Location: LCCOMB_X47_Y35_N10
cycloneii_lcell_comb \i9_9900k|Multiplexers|Selector3~0 (
// Equation(s):
// \i9_9900k|Multiplexers|Selector3~0_combout  = (\i9_9900k|Multiplexers|Equal2~1_combout  & ((\i9_9900k|mR7|Q [3]) # ((\i9_9900k|mR3|Q [3] & \i9_9900k|Multiplexers|Equal6~1_combout )))) # (!\i9_9900k|Multiplexers|Equal2~1_combout  & (((\i9_9900k|mR3|Q [3] & 
// \i9_9900k|Multiplexers|Equal6~1_combout ))))

	.dataa(\i9_9900k|Multiplexers|Equal2~1_combout ),
	.datab(\i9_9900k|mR7|Q [3]),
	.datac(\i9_9900k|mR3|Q [3]),
	.datad(\i9_9900k|Multiplexers|Equal6~1_combout ),
	.cin(gnd),
	.combout(\i9_9900k|Multiplexers|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Multiplexers|Selector3~0 .lut_mask = 16'hF888;
defparam \i9_9900k|Multiplexers|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y33_N5
cycloneii_lcell_ff \i9_9900k|mR7|Q[4] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\i9_9900k|mR7|Q[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i9_9900k|Rin [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i9_9900k|mR7|Q [4]));

// Location: LCFF_X47_Y33_N11
cycloneii_lcell_ff \i9_9900k|mR3|Q[4] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i9_9900k|Multiplexers|BusWires [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i9_9900k|Rin [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i9_9900k|mR3|Q [4]));

// Location: LCCOMB_X47_Y33_N10
cycloneii_lcell_comb \i9_9900k|Multiplexers|Selector4~0 (
// Equation(s):
// \i9_9900k|Multiplexers|Selector4~0_combout  = (\i9_9900k|Multiplexers|Equal2~1_combout  & ((\i9_9900k|mR7|Q [4]) # ((\i9_9900k|mR3|Q [4] & \i9_9900k|Multiplexers|Equal6~1_combout )))) # (!\i9_9900k|Multiplexers|Equal2~1_combout  & (((\i9_9900k|mR3|Q [4] & 
// \i9_9900k|Multiplexers|Equal6~1_combout ))))

	.dataa(\i9_9900k|Multiplexers|Equal2~1_combout ),
	.datab(\i9_9900k|mR7|Q [4]),
	.datac(\i9_9900k|mR3|Q [4]),
	.datad(\i9_9900k|Multiplexers|Equal6~1_combout ),
	.cin(gnd),
	.combout(\i9_9900k|Multiplexers|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Multiplexers|Selector4~0 .lut_mask = 16'hF888;
defparam \i9_9900k|Multiplexers|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y33_N1
cycloneii_lcell_ff \i9_9900k|mR7|Q[5] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i9_9900k|Multiplexers|BusWires [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i9_9900k|Rin [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i9_9900k|mR7|Q [5]));

// Location: LCFF_X47_Y33_N19
cycloneii_lcell_ff \i9_9900k|mR3|Q[5] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i9_9900k|Multiplexers|BusWires [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i9_9900k|Rin [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i9_9900k|mR3|Q [5]));

// Location: LCCOMB_X47_Y33_N18
cycloneii_lcell_comb \i9_9900k|Multiplexers|Selector5~0 (
// Equation(s):
// \i9_9900k|Multiplexers|Selector5~0_combout  = (\i9_9900k|Multiplexers|Equal2~1_combout  & ((\i9_9900k|mR7|Q [5]) # ((\i9_9900k|Multiplexers|Equal6~1_combout  & \i9_9900k|mR3|Q [5])))) # (!\i9_9900k|Multiplexers|Equal2~1_combout  & 
// (\i9_9900k|Multiplexers|Equal6~1_combout  & (\i9_9900k|mR3|Q [5])))

	.dataa(\i9_9900k|Multiplexers|Equal2~1_combout ),
	.datab(\i9_9900k|Multiplexers|Equal6~1_combout ),
	.datac(\i9_9900k|mR3|Q [5]),
	.datad(\i9_9900k|mR7|Q [5]),
	.cin(gnd),
	.combout(\i9_9900k|Multiplexers|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Multiplexers|Selector5~0 .lut_mask = 16'hEAC0;
defparam \i9_9900k|Multiplexers|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y33_N13
cycloneii_lcell_ff \i9_9900k|mR7|Q[6] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\i9_9900k|mR7|Q[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i9_9900k|Rin [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i9_9900k|mR7|Q [6]));

// Location: LCFF_X47_Y33_N7
cycloneii_lcell_ff \i9_9900k|mR3|Q[6] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i9_9900k|Multiplexers|BusWires [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i9_9900k|Rin [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i9_9900k|mR3|Q [6]));

// Location: LCCOMB_X47_Y33_N6
cycloneii_lcell_comb \i9_9900k|Multiplexers|Selector6~0 (
// Equation(s):
// \i9_9900k|Multiplexers|Selector6~0_combout  = (\i9_9900k|Multiplexers|Equal2~1_combout  & ((\i9_9900k|mR7|Q [6]) # ((\i9_9900k|Multiplexers|Equal6~1_combout  & \i9_9900k|mR3|Q [6])))) # (!\i9_9900k|Multiplexers|Equal2~1_combout  & 
// (\i9_9900k|Multiplexers|Equal6~1_combout  & (\i9_9900k|mR3|Q [6])))

	.dataa(\i9_9900k|Multiplexers|Equal2~1_combout ),
	.datab(\i9_9900k|Multiplexers|Equal6~1_combout ),
	.datac(\i9_9900k|mR3|Q [6]),
	.datad(\i9_9900k|mR7|Q [6]),
	.cin(gnd),
	.combout(\i9_9900k|Multiplexers|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Multiplexers|Selector6~0 .lut_mask = 16'hEAC0;
defparam \i9_9900k|Multiplexers|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y33_N25
cycloneii_lcell_ff \i9_9900k|mR7|Q[7] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i9_9900k|Multiplexers|BusWires [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i9_9900k|Rin [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i9_9900k|mR7|Q [7]));

// Location: LCFF_X45_Y33_N15
cycloneii_lcell_ff \i9_9900k|mR0|Q[7] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i9_9900k|Multiplexers|BusWires [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i9_9900k|Rin [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i9_9900k|mR0|Q [7]));

// Location: LCFF_X44_Y34_N29
cycloneii_lcell_ff \i9_9900k|mR6|Q[7] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\i9_9900k|mR6|Q[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i9_9900k|Rin [6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i9_9900k|mR6|Q [7]));

// Location: LCCOMB_X45_Y33_N14
cycloneii_lcell_comb \i9_9900k|Multiplexers|Selector7~1 (
// Equation(s):
// \i9_9900k|Multiplexers|Selector7~1_combout  = (\i9_9900k|Multiplexers|Equal9~1_combout  & ((\i9_9900k|mR0|Q [7]) # ((\i9_9900k|Multiplexers|Equal3~1_combout  & \i9_9900k|mR6|Q [7])))) # (!\i9_9900k|Multiplexers|Equal9~1_combout  & 
// (\i9_9900k|Multiplexers|Equal3~1_combout  & ((\i9_9900k|mR6|Q [7]))))

	.dataa(\i9_9900k|Multiplexers|Equal9~1_combout ),
	.datab(\i9_9900k|Multiplexers|Equal3~1_combout ),
	.datac(\i9_9900k|mR0|Q [7]),
	.datad(\i9_9900k|mR6|Q [7]),
	.cin(gnd),
	.combout(\i9_9900k|Multiplexers|Selector7~1_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Multiplexers|Selector7~1 .lut_mask = 16'hECA0;
defparam \i9_9900k|Multiplexers|Selector7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y33_N9
cycloneii_lcell_ff \i9_9900k|mR7|Q[8] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\i9_9900k|Multiplexers|BusWires [8]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i9_9900k|Rin [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i9_9900k|mR7|Q [8]));

// Location: LCFF_X43_Y33_N27
cycloneii_lcell_ff \i9_9900k|mR2|Q[8] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i9_9900k|Multiplexers|BusWires [8]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i9_9900k|Rin [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i9_9900k|mR2|Q [8]));

// Location: LCCOMB_X43_Y33_N26
cycloneii_lcell_comb \i9_9900k|Multiplexers|Selector8~2 (
// Equation(s):
// \i9_9900k|Multiplexers|Selector8~2_combout  = (\SW~combout [8] & ((\i9_9900k|Multiplexers|Equal0~2_combout ) # ((\i9_9900k|Multiplexers|Equal7~1_combout  & \i9_9900k|mR2|Q [8])))) # (!\SW~combout [8] & (\i9_9900k|Multiplexers|Equal7~1_combout  & 
// (\i9_9900k|mR2|Q [8])))

	.dataa(\SW~combout [8]),
	.datab(\i9_9900k|Multiplexers|Equal7~1_combout ),
	.datac(\i9_9900k|mR2|Q [8]),
	.datad(\i9_9900k|Multiplexers|Equal0~2_combout ),
	.cin(gnd),
	.combout(\i9_9900k|Multiplexers|Selector8~2_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Multiplexers|Selector8~2 .lut_mask = 16'hEAC0;
defparam \i9_9900k|Multiplexers|Selector8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y35_N11
cycloneii_lcell_ff \i9_9900k|mR0|Q[9] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i9_9900k|Multiplexers|BusWires [9]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i9_9900k|Rin [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i9_9900k|mR0|Q [9]));

// Location: LCFF_X43_Y34_N25
cycloneii_lcell_ff \i9_9900k|mR6|Q[9] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i9_9900k|Multiplexers|BusWires [9]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i9_9900k|Rin [6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i9_9900k|mR6|Q [9]));

// Location: LCCOMB_X44_Y35_N10
cycloneii_lcell_comb \i9_9900k|Multiplexers|Selector9~1 (
// Equation(s):
// \i9_9900k|Multiplexers|Selector9~1_combout  = (\i9_9900k|Multiplexers|Equal3~1_combout  & ((\i9_9900k|mR6|Q [9]) # ((\i9_9900k|Multiplexers|Equal9~1_combout  & \i9_9900k|mR0|Q [9])))) # (!\i9_9900k|Multiplexers|Equal3~1_combout  & 
// (\i9_9900k|Multiplexers|Equal9~1_combout  & (\i9_9900k|mR0|Q [9])))

	.dataa(\i9_9900k|Multiplexers|Equal3~1_combout ),
	.datab(\i9_9900k|Multiplexers|Equal9~1_combout ),
	.datac(\i9_9900k|mR0|Q [9]),
	.datad(\i9_9900k|mR6|Q [9]),
	.cin(gnd),
	.combout(\i9_9900k|Multiplexers|Selector9~1_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Multiplexers|Selector9~1 .lut_mask = 16'hEAC0;
defparam \i9_9900k|Multiplexers|Selector9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y33_N17
cycloneii_lcell_ff \i9_9900k|mR7|Q[10] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i9_9900k|Multiplexers|BusWires [10]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i9_9900k|Rin [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i9_9900k|mR7|Q [10]));

// Location: LCFF_X42_Y33_N31
cycloneii_lcell_ff \i9_9900k|mR0|Q[10] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i9_9900k|Multiplexers|BusWires [10]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i9_9900k|Rin [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i9_9900k|mR0|Q [10]));

// Location: LCFF_X43_Y34_N23
cycloneii_lcell_ff \i9_9900k|mR6|Q[10] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\i9_9900k|mR6|Q[10]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i9_9900k|Rin [6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i9_9900k|mR6|Q [10]));

// Location: LCCOMB_X42_Y33_N30
cycloneii_lcell_comb \i9_9900k|Multiplexers|Selector10~1 (
// Equation(s):
// \i9_9900k|Multiplexers|Selector10~1_combout  = (\i9_9900k|Multiplexers|Equal3~1_combout  & ((\i9_9900k|mR6|Q [10]) # ((\i9_9900k|Multiplexers|Equal9~1_combout  & \i9_9900k|mR0|Q [10])))) # (!\i9_9900k|Multiplexers|Equal3~1_combout  & 
// (\i9_9900k|Multiplexers|Equal9~1_combout  & (\i9_9900k|mR0|Q [10])))

	.dataa(\i9_9900k|Multiplexers|Equal3~1_combout ),
	.datab(\i9_9900k|Multiplexers|Equal9~1_combout ),
	.datac(\i9_9900k|mR0|Q [10]),
	.datad(\i9_9900k|mR6|Q [10]),
	.cin(gnd),
	.combout(\i9_9900k|Multiplexers|Selector10~1_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Multiplexers|Selector10~1 .lut_mask = 16'hEAC0;
defparam \i9_9900k|Multiplexers|Selector10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y33_N15
cycloneii_lcell_ff \i9_9900k|mR2|Q[11] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i9_9900k|Multiplexers|BusWires [11]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i9_9900k|Rin [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i9_9900k|mR2|Q [11]));

// Location: LCCOMB_X43_Y33_N14
cycloneii_lcell_comb \i9_9900k|Multiplexers|Selector11~2 (
// Equation(s):
// \i9_9900k|Multiplexers|Selector11~2_combout  = (\SW~combout [11] & ((\i9_9900k|Multiplexers|Equal0~2_combout ) # ((\i9_9900k|Multiplexers|Equal7~1_combout  & \i9_9900k|mR2|Q [11])))) # (!\SW~combout [11] & (\i9_9900k|Multiplexers|Equal7~1_combout  & 
// (\i9_9900k|mR2|Q [11])))

	.dataa(\SW~combout [11]),
	.datab(\i9_9900k|Multiplexers|Equal7~1_combout ),
	.datac(\i9_9900k|mR2|Q [11]),
	.datad(\i9_9900k|Multiplexers|Equal0~2_combout ),
	.cin(gnd),
	.combout(\i9_9900k|Multiplexers|Selector11~2_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Multiplexers|Selector11~2 .lut_mask = 16'hEAC0;
defparam \i9_9900k|Multiplexers|Selector11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y34_N27
cycloneii_lcell_ff \i9_9900k|mR6|Q[12] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i9_9900k|Multiplexers|BusWires [12]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i9_9900k|Rin [6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i9_9900k|mR6|Q [12]));

// Location: LCFF_X44_Y34_N13
cycloneii_lcell_ff \i9_9900k|mR1|Q[12] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i9_9900k|Multiplexers|BusWires [12]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i9_9900k|Rin [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i9_9900k|mR1|Q [12]));

// Location: LCCOMB_X44_Y34_N12
cycloneii_lcell_comb \i9_9900k|Multiplexers|Selector12~4 (
// Equation(s):
// \i9_9900k|Multiplexers|Selector12~4_combout  = (\i9_9900k|Multiplexers|Equal3~1_combout  & ((\i9_9900k|mR6|Q [12]) # ((\i9_9900k|Multiplexers|Equal8~1_combout  & \i9_9900k|mR1|Q [12])))) # (!\i9_9900k|Multiplexers|Equal3~1_combout  & 
// (\i9_9900k|Multiplexers|Equal8~1_combout  & (\i9_9900k|mR1|Q [12])))

	.dataa(\i9_9900k|Multiplexers|Equal3~1_combout ),
	.datab(\i9_9900k|Multiplexers|Equal8~1_combout ),
	.datac(\i9_9900k|mR1|Q [12]),
	.datad(\i9_9900k|mR6|Q [12]),
	.cin(gnd),
	.combout(\i9_9900k|Multiplexers|Selector12~4_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Multiplexers|Selector12~4 .lut_mask = 16'hEAC0;
defparam \i9_9900k|Multiplexers|Selector12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y35_N21
cycloneii_lcell_ff \i9_9900k|mR4|Q[13] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i9_9900k|Multiplexers|BusWires [13]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i9_9900k|Rin [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i9_9900k|mR4|Q [13]));

// Location: LCCOMB_X45_Y35_N20
cycloneii_lcell_comb \i9_9900k|Multiplexers|Selector13~0 (
// Equation(s):
// \i9_9900k|Multiplexers|Selector13~0_combout  = (\i9_9900k|mR4|Q [13] & \i9_9900k|Multiplexers|Equal5~1_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\i9_9900k|mR4|Q [13]),
	.datad(\i9_9900k|Multiplexers|Equal5~1_combout ),
	.cin(gnd),
	.combout(\i9_9900k|Multiplexers|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Multiplexers|Selector13~0 .lut_mask = 16'hF000;
defparam \i9_9900k|Multiplexers|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y33_N7
cycloneii_lcell_ff \i9_9900k|mR7|Q[14] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i9_9900k|Multiplexers|BusWires [14]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i9_9900k|Rin [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i9_9900k|mR7|Q [14]));

// Location: LCFF_X46_Y33_N25
cycloneii_lcell_ff \i9_9900k|mR3|Q[14] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i9_9900k|Multiplexers|BusWires [14]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i9_9900k|Rin [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i9_9900k|mR3|Q [14]));

// Location: LCCOMB_X46_Y33_N6
cycloneii_lcell_comb \i9_9900k|Multiplexers|Selector14~5 (
// Equation(s):
// \i9_9900k|Multiplexers|Selector14~5_combout  = (\i9_9900k|mR3|Q [14] & ((\i9_9900k|Multiplexers|Equal6~1_combout ) # ((\i9_9900k|mR7|Q [14] & \i9_9900k|Multiplexers|Equal2~1_combout )))) # (!\i9_9900k|mR3|Q [14] & (((\i9_9900k|mR7|Q [14] & 
// \i9_9900k|Multiplexers|Equal2~1_combout ))))

	.dataa(\i9_9900k|mR3|Q [14]),
	.datab(\i9_9900k|Multiplexers|Equal6~1_combout ),
	.datac(\i9_9900k|mR7|Q [14]),
	.datad(\i9_9900k|Multiplexers|Equal2~1_combout ),
	.cin(gnd),
	.combout(\i9_9900k|Multiplexers|Selector14~5_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Multiplexers|Selector14~5 .lut_mask = 16'hF888;
defparam \i9_9900k|Multiplexers|Selector14~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y34_N15
cycloneii_lcell_ff \i9_9900k|mR6|Q[15] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i9_9900k|Multiplexers|BusWires [15]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i9_9900k|Rin [6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i9_9900k|mR6|Q [15]));

// Location: LCFF_X43_Y34_N13
cycloneii_lcell_ff \i9_9900k|mR1|Q[15] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i9_9900k|Multiplexers|BusWires [15]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i9_9900k|Rin [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i9_9900k|mR1|Q [15]));

// Location: LCCOMB_X43_Y34_N14
cycloneii_lcell_comb \i9_9900k|Multiplexers|Selector15~4 (
// Equation(s):
// \i9_9900k|Multiplexers|Selector15~4_combout  = (\i9_9900k|Multiplexers|Equal3~1_combout  & ((\i9_9900k|mR6|Q [15]) # ((\i9_9900k|Multiplexers|Equal8~1_combout  & \i9_9900k|mR1|Q [15])))) # (!\i9_9900k|Multiplexers|Equal3~1_combout  & 
// (\i9_9900k|Multiplexers|Equal8~1_combout  & ((\i9_9900k|mR1|Q [15]))))

	.dataa(\i9_9900k|Multiplexers|Equal3~1_combout ),
	.datab(\i9_9900k|Multiplexers|Equal8~1_combout ),
	.datac(\i9_9900k|mR6|Q [15]),
	.datad(\i9_9900k|mR1|Q [15]),
	.cin(gnd),
	.combout(\i9_9900k|Multiplexers|Selector15~4_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Multiplexers|Selector15~4 .lut_mask = 16'hECA0;
defparam \i9_9900k|Multiplexers|Selector15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N6
cycloneii_lcell_comb \i9_9900k|Control~5 (
// Equation(s):
// \i9_9900k|Control~5_combout  = (\i9_9900k|mIR|Q [8] & (\i9_9900k|Control~1_combout  & !\i9_9900k|mIR|Q [9]))

	.dataa(\i9_9900k|mIR|Q [8]),
	.datab(\i9_9900k|Control~1_combout ),
	.datac(vcc),
	.datad(\i9_9900k|mIR|Q [9]),
	.cin(gnd),
	.combout(\i9_9900k|Control~5_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Control~5 .lut_mask = 16'h0088;
defparam \i9_9900k|Control~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N18
cycloneii_lcell_comb \i9_9900k|Control~8 (
// Equation(s):
// \i9_9900k|Control~8_combout  = (\i9_9900k|Control~1_combout  & (!\i9_9900k|mIR|Q [8] & !\i9_9900k|mIR|Q [9]))

	.dataa(\i9_9900k|Control~1_combout ),
	.datab(vcc),
	.datac(\i9_9900k|mIR|Q [8]),
	.datad(\i9_9900k|mIR|Q [9]),
	.cin(gnd),
	.combout(\i9_9900k|Control~8_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Control~8 .lut_mask = 16'h000A;
defparam \i9_9900k|Control~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N12
cycloneii_lcell_comb \i9_9900k|Control[8] (
// Equation(s):
// \i9_9900k|Control [8] = (\SW~combout [17] & ((\i9_9900k|Control~8_combout ))) # (!\SW~combout [17] & (\i9_9900k|Control [8]))

	.dataa(\i9_9900k|Control [8]),
	.datab(\i9_9900k|Control~8_combout ),
	.datac(vcc),
	.datad(\SW~combout [17]),
	.cin(gnd),
	.combout(\i9_9900k|Control [8]),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Control[8] .lut_mask = 16'hCCAA;
defparam \i9_9900k|Control[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [10]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[10]));
// synopsys translate_off
defparam \SW[10]~I .input_async_reset = "none";
defparam \SW[10]~I .input_power_up = "low";
defparam \SW[10]~I .input_register_mode = "none";
defparam \SW[10]~I .input_sync_reset = "none";
defparam \SW[10]~I .oe_async_reset = "none";
defparam \SW[10]~I .oe_power_up = "low";
defparam \SW[10]~I .oe_register_mode = "none";
defparam \SW[10]~I .oe_sync_reset = "none";
defparam \SW[10]~I .operation_mode = "input";
defparam \SW[10]~I .output_async_reset = "none";
defparam \SW[10]~I .output_power_up = "low";
defparam \SW[10]~I .output_register_mode = "none";
defparam \SW[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [11]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[11]));
// synopsys translate_off
defparam \SW[11]~I .input_async_reset = "none";
defparam \SW[11]~I .input_power_up = "low";
defparam \SW[11]~I .input_register_mode = "none";
defparam \SW[11]~I .input_sync_reset = "none";
defparam \SW[11]~I .oe_async_reset = "none";
defparam \SW[11]~I .oe_power_up = "low";
defparam \SW[11]~I .oe_register_mode = "none";
defparam \SW[11]~I .oe_sync_reset = "none";
defparam \SW[11]~I .operation_mode = "input";
defparam \SW[11]~I .output_async_reset = "none";
defparam \SW[11]~I .output_power_up = "low";
defparam \SW[11]~I .output_register_mode = "none";
defparam \SW[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Clock~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Clock~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Clock));
// synopsys translate_off
defparam \Clock~I .input_async_reset = "none";
defparam \Clock~I .input_power_up = "low";
defparam \Clock~I .input_register_mode = "none";
defparam \Clock~I .input_sync_reset = "none";
defparam \Clock~I .oe_async_reset = "none";
defparam \Clock~I .oe_power_up = "low";
defparam \Clock~I .oe_register_mode = "none";
defparam \Clock~I .oe_sync_reset = "none";
defparam \Clock~I .operation_mode = "input";
defparam \Clock~I .output_async_reset = "none";
defparam \Clock~I .output_power_up = "low";
defparam \Clock~I .output_register_mode = "none";
defparam \Clock~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneii_clkctrl \Clock~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\Clock~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Clock~clkctrl_outclk ));
// synopsys translate_off
defparam \Clock~clkctrl .clock_type = "global clock";
defparam \Clock~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N8
cycloneii_lcell_comb \i9_9900k|mR7|Q[3]~feeder (
// Equation(s):
// \i9_9900k|mR7|Q[3]~feeder_combout  = \i9_9900k|Multiplexers|BusWires [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\i9_9900k|Multiplexers|BusWires [3]),
	.cin(gnd),
	.combout(\i9_9900k|mR7|Q[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|mR7|Q[3]~feeder .lut_mask = 16'hFF00;
defparam \i9_9900k|mR7|Q[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N4
cycloneii_lcell_comb \i9_9900k|mR7|Q[4]~feeder (
// Equation(s):
// \i9_9900k|mR7|Q[4]~feeder_combout  = \i9_9900k|Multiplexers|BusWires [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\i9_9900k|Multiplexers|BusWires [4]),
	.cin(gnd),
	.combout(\i9_9900k|mR7|Q[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|mR7|Q[4]~feeder .lut_mask = 16'hFF00;
defparam \i9_9900k|mR7|Q[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N12
cycloneii_lcell_comb \i9_9900k|mR7|Q[6]~feeder (
// Equation(s):
// \i9_9900k|mR7|Q[6]~feeder_combout  = \i9_9900k|Multiplexers|BusWires [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\i9_9900k|Multiplexers|BusWires [6]),
	.cin(gnd),
	.combout(\i9_9900k|mR7|Q[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|mR7|Q[6]~feeder .lut_mask = 16'hFF00;
defparam \i9_9900k|mR7|Q[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y34_N28
cycloneii_lcell_comb \i9_9900k|mR6|Q[7]~feeder (
// Equation(s):
// \i9_9900k|mR6|Q[7]~feeder_combout  = \i9_9900k|Multiplexers|BusWires [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\i9_9900k|Multiplexers|BusWires [7]),
	.cin(gnd),
	.combout(\i9_9900k|mR6|Q[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|mR6|Q[7]~feeder .lut_mask = 16'hFF00;
defparam \i9_9900k|mR6|Q[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N22
cycloneii_lcell_comb \i9_9900k|mR6|Q[10]~feeder (
// Equation(s):
// \i9_9900k|mR6|Q[10]~feeder_combout  = \i9_9900k|Multiplexers|BusWires [10]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\i9_9900k|Multiplexers|BusWires [10]),
	.cin(gnd),
	.combout(\i9_9900k|mR6|Q[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|mR6|Q[10]~feeder .lut_mask = 16'hFF00;
defparam \i9_9900k|mR6|Q[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[16]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [16]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[16]));
// synopsys translate_off
defparam \SW[16]~I .input_async_reset = "none";
defparam \SW[16]~I .input_power_up = "low";
defparam \SW[16]~I .input_register_mode = "none";
defparam \SW[16]~I .input_sync_reset = "none";
defparam \SW[16]~I .oe_async_reset = "none";
defparam \SW[16]~I .oe_power_up = "low";
defparam \SW[16]~I .oe_register_mode = "none";
defparam \SW[16]~I .oe_sync_reset = "none";
defparam \SW[16]~I .operation_mode = "input";
defparam \SW[16]~I .output_async_reset = "none";
defparam \SW[16]~I .output_power_up = "low";
defparam \SW[16]~I .output_register_mode = "none";
defparam \SW[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N18
cycloneii_lcell_comb \i9_9900k|Tstep|Q~1 (
// Equation(s):
// \i9_9900k|Tstep|Q~1_combout  = (!\i9_9900k|Done~combout  & (!\i9_9900k|Tstep|Q [0] & \SW~combout [16]))

	.dataa(\i9_9900k|Done~combout ),
	.datab(vcc),
	.datac(\i9_9900k|Tstep|Q [0]),
	.datad(\SW~combout [16]),
	.cin(gnd),
	.combout(\i9_9900k|Tstep|Q~1_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Tstep|Q~1 .lut_mask = 16'h0500;
defparam \i9_9900k|Tstep|Q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y34_N19
cycloneii_lcell_ff \i9_9900k|Tstep|Q[0] (
	.clk(\Clock~combout ),
	.datain(\i9_9900k|Tstep|Q~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i9_9900k|Tstep|Q [0]));

// Location: LCCOMB_X49_Y34_N14
cycloneii_lcell_comb \i9_9900k|Tstep|Q~0 (
// Equation(s):
// \i9_9900k|Tstep|Q~0_combout  = (!\i9_9900k|Done~combout  & (\SW~combout [16] & (\i9_9900k|Tstep|Q [1] $ (\i9_9900k|Tstep|Q [0]))))

	.dataa(\i9_9900k|Done~combout ),
	.datab(\SW~combout [16]),
	.datac(\i9_9900k|Tstep|Q [1]),
	.datad(\i9_9900k|Tstep|Q [0]),
	.cin(gnd),
	.combout(\i9_9900k|Tstep|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Tstep|Q~0 .lut_mask = 16'h0440;
defparam \i9_9900k|Tstep|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y34_N15
cycloneii_lcell_ff \i9_9900k|Tstep|Q[1] (
	.clk(\Clock~combout ),
	.datain(\i9_9900k|Tstep|Q~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i9_9900k|Tstep|Q [1]));

// Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[2]));
// synopsys translate_off
defparam \SW[2]~I .input_async_reset = "none";
defparam \SW[2]~I .input_power_up = "low";
defparam \SW[2]~I .input_register_mode = "none";
defparam \SW[2]~I .input_sync_reset = "none";
defparam \SW[2]~I .oe_async_reset = "none";
defparam \SW[2]~I .oe_power_up = "low";
defparam \SW[2]~I .oe_register_mode = "none";
defparam \SW[2]~I .oe_sync_reset = "none";
defparam \SW[2]~I .operation_mode = "input";
defparam \SW[2]~I .output_async_reset = "none";
defparam \SW[2]~I .output_power_up = "low";
defparam \SW[2]~I .output_register_mode = "none";
defparam \SW[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[17]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [17]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[17]));
// synopsys translate_off
defparam \SW[17]~I .input_async_reset = "none";
defparam \SW[17]~I .input_power_up = "low";
defparam \SW[17]~I .input_register_mode = "none";
defparam \SW[17]~I .input_sync_reset = "none";
defparam \SW[17]~I .oe_async_reset = "none";
defparam \SW[17]~I .oe_power_up = "low";
defparam \SW[17]~I .oe_register_mode = "none";
defparam \SW[17]~I .oe_sync_reset = "none";
defparam \SW[17]~I .operation_mode = "input";
defparam \SW[17]~I .output_async_reset = "none";
defparam \SW[17]~I .output_power_up = "low";
defparam \SW[17]~I .output_register_mode = "none";
defparam \SW[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N28
cycloneii_lcell_comb \i9_9900k|IRin~0 (
// Equation(s):
// \i9_9900k|IRin~0_combout  = (\SW~combout [17] & ((\i9_9900k|Tstep|Q [0] & (\i9_9900k|Equal1~0_combout )) # (!\i9_9900k|Tstep|Q [0] & ((!\i9_9900k|Tstep|Q [1])))))

	.dataa(\i9_9900k|Equal1~0_combout ),
	.datab(\i9_9900k|Tstep|Q [1]),
	.datac(\i9_9900k|Tstep|Q [0]),
	.datad(\SW~combout [17]),
	.cin(gnd),
	.combout(\i9_9900k|IRin~0_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|IRin~0 .lut_mask = 16'hA300;
defparam \i9_9900k|IRin~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N22
cycloneii_lcell_comb \i9_9900k|IRin (
// Equation(s):
// \i9_9900k|IRin~combout  = (\i9_9900k|IRin~0_combout  & (!\i9_9900k|Tstep|Q [0])) # (!\i9_9900k|IRin~0_combout  & ((\i9_9900k|IRin~combout )))

	.dataa(\i9_9900k|Tstep|Q [0]),
	.datab(\i9_9900k|IRin~combout ),
	.datac(vcc),
	.datad(\i9_9900k|IRin~0_combout ),
	.cin(gnd),
	.combout(\i9_9900k|IRin~combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|IRin .lut_mask = 16'h55CC;
defparam \i9_9900k|IRin .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y34_N9
cycloneii_lcell_ff \i9_9900k|mIR|Q[2] (
	.clk(\Clock~combout ),
	.datain(gnd),
	.sdata(\SW~combout [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i9_9900k|IRin~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i9_9900k|mIR|Q [2]));

// Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[1]));
// synopsys translate_off
defparam \SW[1]~I .input_async_reset = "none";
defparam \SW[1]~I .input_power_up = "low";
defparam \SW[1]~I .input_register_mode = "none";
defparam \SW[1]~I .input_sync_reset = "none";
defparam \SW[1]~I .oe_async_reset = "none";
defparam \SW[1]~I .oe_power_up = "low";
defparam \SW[1]~I .oe_register_mode = "none";
defparam \SW[1]~I .oe_sync_reset = "none";
defparam \SW[1]~I .operation_mode = "input";
defparam \SW[1]~I .output_async_reset = "none";
defparam \SW[1]~I .output_power_up = "low";
defparam \SW[1]~I .output_register_mode = "none";
defparam \SW[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X48_Y34_N21
cycloneii_lcell_ff \i9_9900k|mIR|Q[1] (
	.clk(\Clock~combout ),
	.datain(gnd),
	.sdata(\SW~combout [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i9_9900k|IRin~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i9_9900k|mIR|Q [1]));

// Location: PIN_E18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[3]));
// synopsys translate_off
defparam \SW[3]~I .input_async_reset = "none";
defparam \SW[3]~I .input_power_up = "low";
defparam \SW[3]~I .input_register_mode = "none";
defparam \SW[3]~I .input_sync_reset = "none";
defparam \SW[3]~I .oe_async_reset = "none";
defparam \SW[3]~I .oe_power_up = "low";
defparam \SW[3]~I .oe_register_mode = "none";
defparam \SW[3]~I .oe_sync_reset = "none";
defparam \SW[3]~I .operation_mode = "input";
defparam \SW[3]~I .output_async_reset = "none";
defparam \SW[3]~I .output_power_up = "low";
defparam \SW[3]~I .output_register_mode = "none";
defparam \SW[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X48_Y34_N3
cycloneii_lcell_ff \i9_9900k|mIR|Q[3] (
	.clk(\Clock~combout ),
	.datain(gnd),
	.sdata(\SW~combout [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i9_9900k|IRin~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i9_9900k|mIR|Q [3]));

// Location: LCCOMB_X48_Y34_N20
cycloneii_lcell_comb \i9_9900k|Mux9~0 (
// Equation(s):
// \i9_9900k|Mux9~0_combout  = (!\i9_9900k|mIR|Q [0] & (!\i9_9900k|mIR|Q [2] & (!\i9_9900k|mIR|Q [1] & !\i9_9900k|mIR|Q [3])))

	.dataa(\i9_9900k|mIR|Q [0]),
	.datab(\i9_9900k|mIR|Q [2]),
	.datac(\i9_9900k|mIR|Q [1]),
	.datad(\i9_9900k|mIR|Q [3]),
	.cin(gnd),
	.combout(\i9_9900k|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Mux9~0 .lut_mask = 16'h0001;
defparam \i9_9900k|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[0]));
// synopsys translate_off
defparam \SW[0]~I .input_async_reset = "none";
defparam \SW[0]~I .input_power_up = "low";
defparam \SW[0]~I .input_register_mode = "none";
defparam \SW[0]~I .input_sync_reset = "none";
defparam \SW[0]~I .oe_async_reset = "none";
defparam \SW[0]~I .oe_power_up = "low";
defparam \SW[0]~I .oe_register_mode = "none";
defparam \SW[0]~I .oe_sync_reset = "none";
defparam \SW[0]~I .operation_mode = "input";
defparam \SW[0]~I .output_async_reset = "none";
defparam \SW[0]~I .output_power_up = "low";
defparam \SW[0]~I .output_register_mode = "none";
defparam \SW[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X48_Y34_N5
cycloneii_lcell_ff \i9_9900k|mIR|Q[0] (
	.clk(\Clock~combout ),
	.datain(gnd),
	.sdata(\SW~combout [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i9_9900k|IRin~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i9_9900k|mIR|Q [0]));

// Location: LCCOMB_X48_Y34_N10
cycloneii_lcell_comb \i9_9900k|Equal1~0 (
// Equation(s):
// \i9_9900k|Equal1~0_combout  = (!\i9_9900k|mIR|Q [2] & (!\i9_9900k|mIR|Q [1] & (\i9_9900k|mIR|Q [0] & !\i9_9900k|mIR|Q [3])))

	.dataa(\i9_9900k|mIR|Q [2]),
	.datab(\i9_9900k|mIR|Q [1]),
	.datac(\i9_9900k|mIR|Q [0]),
	.datad(\i9_9900k|mIR|Q [3]),
	.cin(gnd),
	.combout(\i9_9900k|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Equal1~0 .lut_mask = 16'h0010;
defparam \i9_9900k|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N28
cycloneii_lcell_comb \i9_9900k|Mux9~1 (
// Equation(s):
// \i9_9900k|Mux9~1_combout  = (\i9_9900k|Tstep|Q [0] & (!\i9_9900k|Tstep|Q [1] & (\i9_9900k|Mux9~0_combout ))) # (!\i9_9900k|Tstep|Q [0] & (\i9_9900k|Tstep|Q [1] & ((\i9_9900k|Equal1~0_combout ))))

	.dataa(\i9_9900k|Tstep|Q [0]),
	.datab(\i9_9900k|Tstep|Q [1]),
	.datac(\i9_9900k|Mux9~0_combout ),
	.datad(\i9_9900k|Equal1~0_combout ),
	.cin(gnd),
	.combout(\i9_9900k|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Mux9~1 .lut_mask = 16'h6420;
defparam \i9_9900k|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G1
cycloneii_clkctrl \SW[17]~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\SW~combout [17]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\SW[17]~clkctrl_outclk ));
// synopsys translate_off
defparam \SW[17]~clkctrl .clock_type = "global clock";
defparam \SW[17]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N14
cycloneii_lcell_comb \i9_9900k|Done (
// Equation(s):
// \i9_9900k|Done~combout  = (GLOBAL(\SW[17]~clkctrl_outclk ) & ((\i9_9900k|Mux9~1_combout ))) # (!GLOBAL(\SW[17]~clkctrl_outclk ) & (\i9_9900k|Done~combout ))

	.dataa(\i9_9900k|Done~combout ),
	.datab(\i9_9900k|Mux9~1_combout ),
	.datac(vcc),
	.datad(\SW[17]~clkctrl_outclk ),
	.cin(gnd),
	.combout(\i9_9900k|Done~combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Done .lut_mask = 16'hCCAA;
defparam \i9_9900k|Done .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_D18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[9]));
// synopsys translate_off
defparam \SW[9]~I .input_async_reset = "none";
defparam \SW[9]~I .input_power_up = "low";
defparam \SW[9]~I .input_register_mode = "none";
defparam \SW[9]~I .input_sync_reset = "none";
defparam \SW[9]~I .oe_async_reset = "none";
defparam \SW[9]~I .oe_power_up = "low";
defparam \SW[9]~I .oe_register_mode = "none";
defparam \SW[9]~I .oe_sync_reset = "none";
defparam \SW[9]~I .operation_mode = "input";
defparam \SW[9]~I .output_async_reset = "none";
defparam \SW[9]~I .output_power_up = "low";
defparam \SW[9]~I .output_register_mode = "none";
defparam \SW[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X48_Y34_N23
cycloneii_lcell_ff \i9_9900k|mIR|Q[9] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SW~combout [9]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i9_9900k|IRin~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i9_9900k|mIR|Q [9]));

// Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[8]));
// synopsys translate_off
defparam \SW[8]~I .input_async_reset = "none";
defparam \SW[8]~I .input_power_up = "low";
defparam \SW[8]~I .input_register_mode = "none";
defparam \SW[8]~I .input_sync_reset = "none";
defparam \SW[8]~I .oe_async_reset = "none";
defparam \SW[8]~I .oe_power_up = "low";
defparam \SW[8]~I .oe_register_mode = "none";
defparam \SW[8]~I .oe_sync_reset = "none";
defparam \SW[8]~I .operation_mode = "input";
defparam \SW[8]~I .output_async_reset = "none";
defparam \SW[8]~I .output_power_up = "low";
defparam \SW[8]~I .output_register_mode = "none";
defparam \SW[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X48_Y34_N15
cycloneii_lcell_ff \i9_9900k|mIR|Q[8] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SW~combout [8]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i9_9900k|IRin~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i9_9900k|mIR|Q [8]));

// Location: LCCOMB_X47_Y34_N12
cycloneii_lcell_comb \i9_9900k|Control~7 (
// Equation(s):
// \i9_9900k|Control~7_combout  = (\i9_9900k|Control~3_combout  & (!\i9_9900k|mIR|Q [9] & \i9_9900k|mIR|Q [8]))

	.dataa(\i9_9900k|Control~3_combout ),
	.datab(\i9_9900k|mIR|Q [9]),
	.datac(\i9_9900k|mIR|Q [8]),
	.datad(vcc),
	.cin(gnd),
	.combout(\i9_9900k|Control~7_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Control~7 .lut_mask = 16'h2020;
defparam \i9_9900k|Control~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N30
cycloneii_lcell_comb \i9_9900k|Control[7] (
// Equation(s):
// \i9_9900k|Control [7] = (\SW~combout [17] & ((\i9_9900k|Control~7_combout ))) # (!\SW~combout [17] & (\i9_9900k|Control [7]))

	.dataa(vcc),
	.datab(\i9_9900k|Control [7]),
	.datac(\i9_9900k|Control~7_combout ),
	.datad(\SW~combout [17]),
	.cin(gnd),
	.combout(\i9_9900k|Control [7]),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Control[7] .lut_mask = 16'hF0CC;
defparam \i9_9900k|Control[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N20
cycloneii_lcell_comb \i9_9900k|Control~6 (
// Equation(s):
// \i9_9900k|Control~6_combout  = (\i9_9900k|Control~1_combout  & (\i9_9900k|mIR|Q [8] & \i9_9900k|mIR|Q [9]))

	.dataa(\i9_9900k|Control~1_combout ),
	.datab(vcc),
	.datac(\i9_9900k|mIR|Q [8]),
	.datad(\i9_9900k|mIR|Q [9]),
	.cin(gnd),
	.combout(\i9_9900k|Control~6_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Control~6 .lut_mask = 16'hA000;
defparam \i9_9900k|Control~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N14
cycloneii_lcell_comb \i9_9900k|Control[2] (
// Equation(s):
// \i9_9900k|Control [2] = (\SW~combout [17] & ((\i9_9900k|Control~6_combout ))) # (!\SW~combout [17] & (\i9_9900k|Control [2]))

	.dataa(vcc),
	.datab(\i9_9900k|Control [2]),
	.datac(\SW~combout [17]),
	.datad(\i9_9900k|Control~6_combout ),
	.cin(gnd),
	.combout(\i9_9900k|Control [2]),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Control[2] .lut_mask = 16'hFC0C;
defparam \i9_9900k|Control[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N14
cycloneii_lcell_comb \i9_9900k|Control~9 (
// Equation(s):
// \i9_9900k|Control~9_combout  = (\i9_9900k|Control~3_combout  & (!\i9_9900k|mIR|Q [9] & !\i9_9900k|mIR|Q [8]))

	.dataa(\i9_9900k|Control~3_combout ),
	.datab(\i9_9900k|mIR|Q [9]),
	.datac(\i9_9900k|mIR|Q [8]),
	.datad(vcc),
	.cin(gnd),
	.combout(\i9_9900k|Control~9_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Control~9 .lut_mask = 16'h0202;
defparam \i9_9900k|Control~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N24
cycloneii_lcell_comb \i9_9900k|Control[9] (
// Equation(s):
// \i9_9900k|Control [9] = (\SW~combout [17] & ((\i9_9900k|Control~9_combout ))) # (!\SW~combout [17] & (\i9_9900k|Control [9]))

	.dataa(\i9_9900k|Control [9]),
	.datab(vcc),
	.datac(\SW~combout [17]),
	.datad(\i9_9900k|Control~9_combout ),
	.cin(gnd),
	.combout(\i9_9900k|Control [9]),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Control[9] .lut_mask = 16'hFA0A;
defparam \i9_9900k|Control[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[7]));
// synopsys translate_off
defparam \SW[7]~I .input_async_reset = "none";
defparam \SW[7]~I .input_power_up = "low";
defparam \SW[7]~I .input_register_mode = "none";
defparam \SW[7]~I .input_sync_reset = "none";
defparam \SW[7]~I .oe_async_reset = "none";
defparam \SW[7]~I .oe_power_up = "low";
defparam \SW[7]~I .oe_register_mode = "none";
defparam \SW[7]~I .oe_sync_reset = "none";
defparam \SW[7]~I .operation_mode = "input";
defparam \SW[7]~I .output_async_reset = "none";
defparam \SW[7]~I .output_power_up = "low";
defparam \SW[7]~I .output_register_mode = "none";
defparam \SW[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X48_Y34_N27
cycloneii_lcell_ff \i9_9900k|mIR|Q[7] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SW~combout [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i9_9900k|IRin~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i9_9900k|mIR|Q [7]));

// Location: LCCOMB_X48_Y34_N26
cycloneii_lcell_comb \i9_9900k|Control~3 (
// Equation(s):
// \i9_9900k|Control~3_combout  = (\i9_9900k|Mux9~0_combout  & (!\i9_9900k|Tstep|Q [1] & (!\i9_9900k|mIR|Q [7] & \i9_9900k|Tstep|Q [0])))

	.dataa(\i9_9900k|Mux9~0_combout ),
	.datab(\i9_9900k|Tstep|Q [1]),
	.datac(\i9_9900k|mIR|Q [7]),
	.datad(\i9_9900k|Tstep|Q [0]),
	.cin(gnd),
	.combout(\i9_9900k|Control~3_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Control~3 .lut_mask = 16'h0200;
defparam \i9_9900k|Control~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N4
cycloneii_lcell_comb \i9_9900k|Control~10 (
// Equation(s):
// \i9_9900k|Control~10_combout  = (\i9_9900k|mIR|Q [8] & (\i9_9900k|Control~3_combout  & \i9_9900k|mIR|Q [9]))

	.dataa(\i9_9900k|mIR|Q [8]),
	.datab(\i9_9900k|Control~3_combout ),
	.datac(vcc),
	.datad(\i9_9900k|mIR|Q [9]),
	.cin(gnd),
	.combout(\i9_9900k|Control~10_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Control~10 .lut_mask = 16'h8800;
defparam \i9_9900k|Control~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N18
cycloneii_lcell_comb \i9_9900k|Control[3] (
// Equation(s):
// \i9_9900k|Control [3] = (\SW~combout [17] & ((\i9_9900k|Control~10_combout ))) # (!\SW~combout [17] & (\i9_9900k|Control [3]))

	.dataa(vcc),
	.datab(\i9_9900k|Control [3]),
	.datac(\i9_9900k|Control~10_combout ),
	.datad(\SW~combout [17]),
	.cin(gnd),
	.combout(\i9_9900k|Control [3]),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Control[3] .lut_mask = 16'hF0CC;
defparam \i9_9900k|Control[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N8
cycloneii_lcell_comb \i9_9900k|Multiplexers|Equal8~0 (
// Equation(s):
// \i9_9900k|Multiplexers|Equal8~0_combout  = (!\i9_9900k|Control [2] & (!\i9_9900k|Control [9] & !\i9_9900k|Control [3]))

	.dataa(vcc),
	.datab(\i9_9900k|Control [2]),
	.datac(\i9_9900k|Control [9]),
	.datad(\i9_9900k|Control [3]),
	.cin(gnd),
	.combout(\i9_9900k|Multiplexers|Equal8~0_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Multiplexers|Equal8~0 .lut_mask = 16'h0003;
defparam \i9_9900k|Multiplexers|Equal8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N8
cycloneii_lcell_comb \i9_9900k|Control~0 (
// Equation(s):
// \i9_9900k|Control~0_combout  = (!\i9_9900k|Tstep|Q [1] & (\i9_9900k|Tstep|Q [0] & \i9_9900k|Equal1~0_combout ))

	.dataa(\i9_9900k|Tstep|Q [1]),
	.datab(\i9_9900k|Tstep|Q [0]),
	.datac(vcc),
	.datad(\i9_9900k|Equal1~0_combout ),
	.cin(gnd),
	.combout(\i9_9900k|Control~0_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Control~0 .lut_mask = 16'h4400;
defparam \i9_9900k|Control~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N2
cycloneii_lcell_comb \i9_9900k|Control[0] (
// Equation(s):
// \i9_9900k|Control [0] = (GLOBAL(\SW[17]~clkctrl_outclk ) & ((\i9_9900k|Control~0_combout ))) # (!GLOBAL(\SW[17]~clkctrl_outclk ) & (\i9_9900k|Control [0]))

	.dataa(vcc),
	.datab(\i9_9900k|Control [0]),
	.datac(\SW[17]~clkctrl_outclk ),
	.datad(\i9_9900k|Control~0_combout ),
	.cin(gnd),
	.combout(\i9_9900k|Control [0]),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Control[0] .lut_mask = 16'hFC0C;
defparam \i9_9900k|Control[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N6
cycloneii_lcell_comb \i9_9900k|Control~1 (
// Equation(s):
// \i9_9900k|Control~1_combout  = (\i9_9900k|Mux9~0_combout  & (!\i9_9900k|Tstep|Q [1] & (\i9_9900k|mIR|Q [7] & \i9_9900k|Tstep|Q [0])))

	.dataa(\i9_9900k|Mux9~0_combout ),
	.datab(\i9_9900k|Tstep|Q [1]),
	.datac(\i9_9900k|mIR|Q [7]),
	.datad(\i9_9900k|Tstep|Q [0]),
	.cin(gnd),
	.combout(\i9_9900k|Control~1_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Control~1 .lut_mask = 16'h2000;
defparam \i9_9900k|Control~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N2
cycloneii_lcell_comb \i9_9900k|Control~2 (
// Equation(s):
// \i9_9900k|Control~2_combout  = (!\i9_9900k|mIR|Q [8] & (\i9_9900k|mIR|Q [9] & \i9_9900k|Control~1_combout ))

	.dataa(\i9_9900k|mIR|Q [8]),
	.datab(\i9_9900k|mIR|Q [9]),
	.datac(vcc),
	.datad(\i9_9900k|Control~1_combout ),
	.cin(gnd),
	.combout(\i9_9900k|Control~2_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Control~2 .lut_mask = 16'h4400;
defparam \i9_9900k|Control~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N20
cycloneii_lcell_comb \i9_9900k|Control[4] (
// Equation(s):
// \i9_9900k|Control [4] = (\SW~combout [17] & ((\i9_9900k|Control~2_combout ))) # (!\SW~combout [17] & (\i9_9900k|Control [4]))

	.dataa(\i9_9900k|Control [4]),
	.datab(vcc),
	.datac(\i9_9900k|Control~2_combout ),
	.datad(\SW~combout [17]),
	.cin(gnd),
	.combout(\i9_9900k|Control [4]),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Control[4] .lut_mask = 16'hF0AA;
defparam \i9_9900k|Control[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N6
cycloneii_lcell_comb \i9_9900k|Control[6] (
// Equation(s):
// \i9_9900k|Control [6] = (\SW~combout [17] & (\i9_9900k|Control~5_combout )) # (!\SW~combout [17] & ((\i9_9900k|Control [6])))

	.dataa(\i9_9900k|Control~5_combout ),
	.datab(vcc),
	.datac(\SW~combout [17]),
	.datad(\i9_9900k|Control [6]),
	.cin(gnd),
	.combout(\i9_9900k|Control [6]),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Control[6] .lut_mask = 16'hAFA0;
defparam \i9_9900k|Control[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N14
cycloneii_lcell_comb \i9_9900k|Multiplexers|Equal3~0 (
// Equation(s):
// \i9_9900k|Multiplexers|Equal3~0_combout  = (!\i9_9900k|Control [5] & (!\i9_9900k|Control [0] & (!\i9_9900k|Control [4] & !\i9_9900k|Control [6])))

	.dataa(\i9_9900k|Control [5]),
	.datab(\i9_9900k|Control [0]),
	.datac(\i9_9900k|Control [4]),
	.datad(\i9_9900k|Control [6]),
	.cin(gnd),
	.combout(\i9_9900k|Multiplexers|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Multiplexers|Equal3~0 .lut_mask = 16'h0001;
defparam \i9_9900k|Multiplexers|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N4
cycloneii_lcell_comb \i9_9900k|Multiplexers|Equal8~1 (
// Equation(s):
// \i9_9900k|Multiplexers|Equal8~1_combout  = (\i9_9900k|Control [8] & (!\i9_9900k|Control [7] & (\i9_9900k|Multiplexers|Equal8~0_combout  & \i9_9900k|Multiplexers|Equal3~0_combout )))

	.dataa(\i9_9900k|Control [8]),
	.datab(\i9_9900k|Control [7]),
	.datac(\i9_9900k|Multiplexers|Equal8~0_combout ),
	.datad(\i9_9900k|Multiplexers|Equal3~0_combout ),
	.cin(gnd),
	.combout(\i9_9900k|Multiplexers|Equal8~1_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Multiplexers|Equal8~1 .lut_mask = 16'h2000;
defparam \i9_9900k|Multiplexers|Equal8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N2
cycloneii_lcell_comb \i9_9900k|Multiplexers|Equal7~0 (
// Equation(s):
// \i9_9900k|Multiplexers|Equal7~0_combout  = (!\i9_9900k|Control [8] & (!\i9_9900k|Control [9] & \i9_9900k|Control [7]))

	.dataa(\i9_9900k|Control [8]),
	.datab(vcc),
	.datac(\i9_9900k|Control [9]),
	.datad(\i9_9900k|Control [7]),
	.cin(gnd),
	.combout(\i9_9900k|Multiplexers|Equal7~0_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Multiplexers|Equal7~0 .lut_mask = 16'h0500;
defparam \i9_9900k|Multiplexers|Equal7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N0
cycloneii_lcell_comb \i9_9900k|Multiplexers|Equal7~1 (
// Equation(s):
// \i9_9900k|Multiplexers|Equal7~1_combout  = (!\i9_9900k|Control [3] & (\i9_9900k|Multiplexers|Equal3~0_combout  & (!\i9_9900k|Control [2] & \i9_9900k|Multiplexers|Equal7~0_combout )))

	.dataa(\i9_9900k|Control [3]),
	.datab(\i9_9900k|Multiplexers|Equal3~0_combout ),
	.datac(\i9_9900k|Control [2]),
	.datad(\i9_9900k|Multiplexers|Equal7~0_combout ),
	.cin(gnd),
	.combout(\i9_9900k|Multiplexers|Equal7~1_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Multiplexers|Equal7~1 .lut_mask = 16'h0400;
defparam \i9_9900k|Multiplexers|Equal7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N6
cycloneii_lcell_comb \i9_9900k|Multiplexers|Equal9~1 (
// Equation(s):
// \i9_9900k|Multiplexers|Equal9~1_combout  = (\i9_9900k|Multiplexers|Equal9~0_combout  & (!\i9_9900k|Control [7] & (\i9_9900k|Multiplexers|Equal3~0_combout  & \i9_9900k|Control [9])))

	.dataa(\i9_9900k|Multiplexers|Equal9~0_combout ),
	.datab(\i9_9900k|Control [7]),
	.datac(\i9_9900k|Multiplexers|Equal3~0_combout ),
	.datad(\i9_9900k|Control [9]),
	.cin(gnd),
	.combout(\i9_9900k|Multiplexers|Equal9~1_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Multiplexers|Equal9~1 .lut_mask = 16'h2000;
defparam \i9_9900k|Multiplexers|Equal9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y34_N8
cycloneii_lcell_comb \i9_9900k|Multiplexers|WideNor0~3 (
// Equation(s):
// \i9_9900k|Multiplexers|WideNor0~3_combout  = (\i9_9900k|Multiplexers|WideNor0~2_combout ) # ((\i9_9900k|Multiplexers|Equal8~1_combout ) # ((\i9_9900k|Multiplexers|Equal7~1_combout ) # (\i9_9900k|Multiplexers|Equal9~1_combout )))

	.dataa(\i9_9900k|Multiplexers|WideNor0~2_combout ),
	.datab(\i9_9900k|Multiplexers|Equal8~1_combout ),
	.datac(\i9_9900k|Multiplexers|Equal7~1_combout ),
	.datad(\i9_9900k|Multiplexers|Equal9~1_combout ),
	.cin(gnd),
	.combout(\i9_9900k|Multiplexers|WideNor0~3_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Multiplexers|WideNor0~3 .lut_mask = 16'hFFFE;
defparam \i9_9900k|Multiplexers|WideNor0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G8
cycloneii_clkctrl \i9_9900k|Multiplexers|WideNor0~3clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\i9_9900k|Multiplexers|WideNor0~3_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\i9_9900k|Multiplexers|WideNor0~3clkctrl_outclk ));
// synopsys translate_off
defparam \i9_9900k|Multiplexers|WideNor0~3clkctrl .clock_type = "global clock";
defparam \i9_9900k|Multiplexers|WideNor0~3clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[5]));
// synopsys translate_off
defparam \SW[5]~I .input_async_reset = "none";
defparam \SW[5]~I .input_power_up = "low";
defparam \SW[5]~I .input_register_mode = "none";
defparam \SW[5]~I .input_sync_reset = "none";
defparam \SW[5]~I .oe_async_reset = "none";
defparam \SW[5]~I .oe_power_up = "low";
defparam \SW[5]~I .oe_register_mode = "none";
defparam \SW[5]~I .oe_sync_reset = "none";
defparam \SW[5]~I .operation_mode = "input";
defparam \SW[5]~I .output_async_reset = "none";
defparam \SW[5]~I .output_power_up = "low";
defparam \SW[5]~I .output_register_mode = "none";
defparam \SW[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X48_Y34_N19
cycloneii_lcell_ff \i9_9900k|mIR|Q[5] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SW~combout [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i9_9900k|IRin~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i9_9900k|mIR|Q [5]));

// Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[6]));
// synopsys translate_off
defparam \SW[6]~I .input_async_reset = "none";
defparam \SW[6]~I .input_power_up = "low";
defparam \SW[6]~I .input_register_mode = "none";
defparam \SW[6]~I .input_sync_reset = "none";
defparam \SW[6]~I .oe_async_reset = "none";
defparam \SW[6]~I .oe_power_up = "low";
defparam \SW[6]~I .oe_register_mode = "none";
defparam \SW[6]~I .oe_sync_reset = "none";
defparam \SW[6]~I .operation_mode = "input";
defparam \SW[6]~I .output_async_reset = "none";
defparam \SW[6]~I .output_power_up = "low";
defparam \SW[6]~I .output_register_mode = "none";
defparam \SW[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X48_Y34_N13
cycloneii_lcell_ff \i9_9900k|mIR|Q[6] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SW~combout [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i9_9900k|IRin~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i9_9900k|mIR|Q [6]));

// Location: LCCOMB_X48_Y34_N12
cycloneii_lcell_comb \i9_9900k|Mux5~0 (
// Equation(s):
// \i9_9900k|Mux5~0_combout  = (\i9_9900k|mIR|Q [4] & (\i9_9900k|mIR|Q [5] & (!\i9_9900k|mIR|Q [6] & \i9_9900k|Mux9~1_combout )))

	.dataa(\i9_9900k|mIR|Q [4]),
	.datab(\i9_9900k|mIR|Q [5]),
	.datac(\i9_9900k|mIR|Q [6]),
	.datad(\i9_9900k|Mux9~1_combout ),
	.cin(gnd),
	.combout(\i9_9900k|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Mux5~0 .lut_mask = 16'h0800;
defparam \i9_9900k|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N24
cycloneii_lcell_comb \i9_9900k|Rin[3] (
// Equation(s):
// \i9_9900k|Rin [3] = (GLOBAL(\SW[17]~clkctrl_outclk ) & ((\i9_9900k|Mux5~0_combout ))) # (!GLOBAL(\SW[17]~clkctrl_outclk ) & (\i9_9900k|Rin [3]))

	.dataa(\SW[17]~clkctrl_outclk ),
	.datab(\i9_9900k|Rin [3]),
	.datac(vcc),
	.datad(\i9_9900k|Mux5~0_combout ),
	.cin(gnd),
	.combout(\i9_9900k|Rin [3]),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Rin[3] .lut_mask = 16'hEE44;
defparam \i9_9900k|Rin[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y33_N21
cycloneii_lcell_ff \i9_9900k|mR3|Q[0] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i9_9900k|Multiplexers|BusWires [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i9_9900k|Rin [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i9_9900k|mR3|Q [0]));

// Location: PIN_J17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[4]));
// synopsys translate_off
defparam \SW[4]~I .input_async_reset = "none";
defparam \SW[4]~I .input_power_up = "low";
defparam \SW[4]~I .input_register_mode = "none";
defparam \SW[4]~I .input_sync_reset = "none";
defparam \SW[4]~I .oe_async_reset = "none";
defparam \SW[4]~I .oe_power_up = "low";
defparam \SW[4]~I .oe_register_mode = "none";
defparam \SW[4]~I .oe_sync_reset = "none";
defparam \SW[4]~I .operation_mode = "input";
defparam \SW[4]~I .output_async_reset = "none";
defparam \SW[4]~I .output_power_up = "low";
defparam \SW[4]~I .output_register_mode = "none";
defparam \SW[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X48_Y34_N31
cycloneii_lcell_ff \i9_9900k|mIR|Q[4] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SW~combout [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i9_9900k|IRin~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i9_9900k|mIR|Q [4]));

// Location: LCCOMB_X48_Y34_N18
cycloneii_lcell_comb \i9_9900k|Mux1~0 (
// Equation(s):
// \i9_9900k|Mux1~0_combout  = (\i9_9900k|mIR|Q [6] & (\i9_9900k|mIR|Q [4] & (\i9_9900k|mIR|Q [5] & \i9_9900k|Mux9~1_combout )))

	.dataa(\i9_9900k|mIR|Q [6]),
	.datab(\i9_9900k|mIR|Q [4]),
	.datac(\i9_9900k|mIR|Q [5]),
	.datad(\i9_9900k|Mux9~1_combout ),
	.cin(gnd),
	.combout(\i9_9900k|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Mux1~0 .lut_mask = 16'h8000;
defparam \i9_9900k|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N0
cycloneii_lcell_comb \i9_9900k|Rin[7] (
// Equation(s):
// \i9_9900k|Rin [7] = (GLOBAL(\SW[17]~clkctrl_outclk ) & ((\i9_9900k|Mux1~0_combout ))) # (!GLOBAL(\SW[17]~clkctrl_outclk ) & (\i9_9900k|Rin [7]))

	.dataa(\i9_9900k|Rin [7]),
	.datab(\SW[17]~clkctrl_outclk ),
	.datac(vcc),
	.datad(\i9_9900k|Mux1~0_combout ),
	.cin(gnd),
	.combout(\i9_9900k|Rin [7]),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Rin[7] .lut_mask = 16'hEE22;
defparam \i9_9900k|Rin[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y35_N25
cycloneii_lcell_ff \i9_9900k|mR7|Q[0] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i9_9900k|Multiplexers|BusWires [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i9_9900k|Rin [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i9_9900k|mR7|Q [0]));

// Location: LCCOMB_X46_Y34_N20
cycloneii_lcell_comb \i9_9900k|Multiplexers|Equal0~0 (
// Equation(s):
// \i9_9900k|Multiplexers|Equal0~0_combout  = (!\i9_9900k|Control [8] & (!\i9_9900k|Control [7] & (!\i9_9900k|Control [9] & !\i9_9900k|Control [2])))

	.dataa(\i9_9900k|Control [8]),
	.datab(\i9_9900k|Control [7]),
	.datac(\i9_9900k|Control [9]),
	.datad(\i9_9900k|Control [2]),
	.cin(gnd),
	.combout(\i9_9900k|Multiplexers|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Multiplexers|Equal0~0 .lut_mask = 16'h0001;
defparam \i9_9900k|Multiplexers|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N30
cycloneii_lcell_comb \i9_9900k|Control~4 (
// Equation(s):
// \i9_9900k|Control~4_combout  = (\i9_9900k|Control~3_combout  & (\i9_9900k|mIR|Q [9] & !\i9_9900k|mIR|Q [8]))

	.dataa(\i9_9900k|Control~3_combout ),
	.datab(\i9_9900k|mIR|Q [9]),
	.datac(\i9_9900k|mIR|Q [8]),
	.datad(vcc),
	.cin(gnd),
	.combout(\i9_9900k|Control~4_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Control~4 .lut_mask = 16'h0808;
defparam \i9_9900k|Control~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N8
cycloneii_lcell_comb \i9_9900k|Control[5] (
// Equation(s):
// \i9_9900k|Control [5] = (\SW~combout [17] & (\i9_9900k|Control~4_combout )) # (!\SW~combout [17] & ((\i9_9900k|Control [5])))

	.dataa(vcc),
	.datab(\i9_9900k|Control~4_combout ),
	.datac(\i9_9900k|Control [5]),
	.datad(\SW~combout [17]),
	.cin(gnd),
	.combout(\i9_9900k|Control [5]),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Control[5] .lut_mask = 16'hCCF0;
defparam \i9_9900k|Control[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N12
cycloneii_lcell_comb \i9_9900k|Multiplexers|Equal6~0 (
// Equation(s):
// \i9_9900k|Multiplexers|Equal6~0_combout  = (!\i9_9900k|Control [5] & (!\i9_9900k|Control [4] & !\i9_9900k|Control [3]))

	.dataa(vcc),
	.datab(\i9_9900k|Control [5]),
	.datac(\i9_9900k|Control [4]),
	.datad(\i9_9900k|Control [3]),
	.cin(gnd),
	.combout(\i9_9900k|Multiplexers|Equal6~0_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Multiplexers|Equal6~0 .lut_mask = 16'h0003;
defparam \i9_9900k|Multiplexers|Equal6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N26
cycloneii_lcell_comb \i9_9900k|Multiplexers|Equal6~1 (
// Equation(s):
// \i9_9900k|Multiplexers|Equal6~1_combout  = (\i9_9900k|Control [6] & (\i9_9900k|Multiplexers|Equal0~0_combout  & (!\i9_9900k|Control [0] & \i9_9900k|Multiplexers|Equal6~0_combout )))

	.dataa(\i9_9900k|Control [6]),
	.datab(\i9_9900k|Multiplexers|Equal0~0_combout ),
	.datac(\i9_9900k|Control [0]),
	.datad(\i9_9900k|Multiplexers|Equal6~0_combout ),
	.cin(gnd),
	.combout(\i9_9900k|Multiplexers|Equal6~1_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Multiplexers|Equal6~1 .lut_mask = 16'h0800;
defparam \i9_9900k|Multiplexers|Equal6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N24
cycloneii_lcell_comb \i9_9900k|Multiplexers|Selector1~0 (
// Equation(s):
// \i9_9900k|Multiplexers|Selector1~0_combout  = (\i9_9900k|Multiplexers|Equal2~1_combout  & ((\i9_9900k|mR7|Q [0]) # ((\i9_9900k|mR3|Q [0] & \i9_9900k|Multiplexers|Equal6~1_combout )))) # (!\i9_9900k|Multiplexers|Equal2~1_combout  & (\i9_9900k|mR3|Q [0] & 
// ((\i9_9900k|Multiplexers|Equal6~1_combout ))))

	.dataa(\i9_9900k|Multiplexers|Equal2~1_combout ),
	.datab(\i9_9900k|mR3|Q [0]),
	.datac(\i9_9900k|mR7|Q [0]),
	.datad(\i9_9900k|Multiplexers|Equal6~1_combout ),
	.cin(gnd),
	.combout(\i9_9900k|Multiplexers|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Multiplexers|Selector1~0 .lut_mask = 16'hECA0;
defparam \i9_9900k|Multiplexers|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N26
cycloneii_lcell_comb \i9_9900k|Mux6~0 (
// Equation(s):
// \i9_9900k|Mux6~0_combout  = (!\i9_9900k|mIR|Q [6] & (!\i9_9900k|mIR|Q [4] & (\i9_9900k|mIR|Q [5] & \i9_9900k|Mux9~1_combout )))

	.dataa(\i9_9900k|mIR|Q [6]),
	.datab(\i9_9900k|mIR|Q [4]),
	.datac(\i9_9900k|mIR|Q [5]),
	.datad(\i9_9900k|Mux9~1_combout ),
	.cin(gnd),
	.combout(\i9_9900k|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Mux6~0 .lut_mask = 16'h1000;
defparam \i9_9900k|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N14
cycloneii_lcell_comb \i9_9900k|Rin[2] (
// Equation(s):
// \i9_9900k|Rin [2] = (GLOBAL(\SW[17]~clkctrl_outclk ) & ((\i9_9900k|Mux6~0_combout ))) # (!GLOBAL(\SW[17]~clkctrl_outclk ) & (\i9_9900k|Rin [2]))

	.dataa(vcc),
	.datab(\i9_9900k|Rin [2]),
	.datac(\SW[17]~clkctrl_outclk ),
	.datad(\i9_9900k|Mux6~0_combout ),
	.cin(gnd),
	.combout(\i9_9900k|Rin [2]),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Rin[2] .lut_mask = 16'hFC0C;
defparam \i9_9900k|Rin[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y33_N9
cycloneii_lcell_ff \i9_9900k|mR2|Q[0] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i9_9900k|Multiplexers|BusWires [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i9_9900k|Rin [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i9_9900k|mR2|Q [0]));

// Location: LCCOMB_X45_Y34_N24
cycloneii_lcell_comb \i9_9900k|Multiplexers|Equal0~1 (
// Equation(s):
// \i9_9900k|Multiplexers|Equal0~1_combout  = (\i9_9900k|Control [0] & (!\i9_9900k|Control [5] & !\i9_9900k|Control [6]))

	.dataa(vcc),
	.datab(\i9_9900k|Control [0]),
	.datac(\i9_9900k|Control [5]),
	.datad(\i9_9900k|Control [6]),
	.cin(gnd),
	.combout(\i9_9900k|Multiplexers|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Multiplexers|Equal0~1 .lut_mask = 16'h000C;
defparam \i9_9900k|Multiplexers|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N10
cycloneii_lcell_comb \i9_9900k|Multiplexers|Equal0~2 (
// Equation(s):
// \i9_9900k|Multiplexers|Equal0~2_combout  = (!\i9_9900k|Control [3] & (!\i9_9900k|Control [4] & (\i9_9900k|Multiplexers|Equal0~1_combout  & \i9_9900k|Multiplexers|Equal0~0_combout )))

	.dataa(\i9_9900k|Control [3]),
	.datab(\i9_9900k|Control [4]),
	.datac(\i9_9900k|Multiplexers|Equal0~1_combout ),
	.datad(\i9_9900k|Multiplexers|Equal0~0_combout ),
	.cin(gnd),
	.combout(\i9_9900k|Multiplexers|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Multiplexers|Equal0~2 .lut_mask = 16'h1000;
defparam \i9_9900k|Multiplexers|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N8
cycloneii_lcell_comb \i9_9900k|Multiplexers|Selector1~2 (
// Equation(s):
// \i9_9900k|Multiplexers|Selector1~2_combout  = (\SW~combout [0] & ((\i9_9900k|Multiplexers|Equal0~2_combout ) # ((\i9_9900k|Multiplexers|Equal7~1_combout  & \i9_9900k|mR2|Q [0])))) # (!\SW~combout [0] & (\i9_9900k|Multiplexers|Equal7~1_combout  & 
// (\i9_9900k|mR2|Q [0])))

	.dataa(\SW~combout [0]),
	.datab(\i9_9900k|Multiplexers|Equal7~1_combout ),
	.datac(\i9_9900k|mR2|Q [0]),
	.datad(\i9_9900k|Multiplexers|Equal0~2_combout ),
	.cin(gnd),
	.combout(\i9_9900k|Multiplexers|Selector1~2_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Multiplexers|Selector1~2 .lut_mask = 16'hEAC0;
defparam \i9_9900k|Multiplexers|Selector1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N16
cycloneii_lcell_comb \i9_9900k|Mux3~0 (
// Equation(s):
// \i9_9900k|Mux3~0_combout  = (\i9_9900k|mIR|Q [6] & (!\i9_9900k|mIR|Q [5] & (\i9_9900k|mIR|Q [4] & \i9_9900k|Mux9~1_combout )))

	.dataa(\i9_9900k|mIR|Q [6]),
	.datab(\i9_9900k|mIR|Q [5]),
	.datac(\i9_9900k|mIR|Q [4]),
	.datad(\i9_9900k|Mux9~1_combout ),
	.cin(gnd),
	.combout(\i9_9900k|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Mux3~0 .lut_mask = 16'h2000;
defparam \i9_9900k|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N22
cycloneii_lcell_comb \i9_9900k|Rin[5] (
// Equation(s):
// \i9_9900k|Rin [5] = (GLOBAL(\SW[17]~clkctrl_outclk ) & ((\i9_9900k|Mux3~0_combout ))) # (!GLOBAL(\SW[17]~clkctrl_outclk ) & (\i9_9900k|Rin [5]))

	.dataa(vcc),
	.datab(\i9_9900k|Rin [5]),
	.datac(\i9_9900k|Mux3~0_combout ),
	.datad(\SW[17]~clkctrl_outclk ),
	.cin(gnd),
	.combout(\i9_9900k|Rin [5]),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Rin[5] .lut_mask = 16'hF0CC;
defparam \i9_9900k|Rin[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y35_N15
cycloneii_lcell_ff \i9_9900k|mR5|Q[0] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i9_9900k|Multiplexers|BusWires [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i9_9900k|Rin [5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i9_9900k|mR5|Q [0]));

// Location: LCCOMB_X45_Y34_N26
cycloneii_lcell_comb \i9_9900k|Multiplexers|Equal4~0 (
// Equation(s):
// \i9_9900k|Multiplexers|Equal4~0_combout  = (\i9_9900k|Control [4] & (!\i9_9900k|Control [0] & (!\i9_9900k|Control [5] & !\i9_9900k|Control [6])))

	.dataa(\i9_9900k|Control [4]),
	.datab(\i9_9900k|Control [0]),
	.datac(\i9_9900k|Control [5]),
	.datad(\i9_9900k|Control [6]),
	.cin(gnd),
	.combout(\i9_9900k|Multiplexers|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Multiplexers|Equal4~0 .lut_mask = 16'h0002;
defparam \i9_9900k|Multiplexers|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N14
cycloneii_lcell_comb \i9_9900k|Multiplexers|Selector1~3 (
// Equation(s):
// \i9_9900k|Multiplexers|Selector1~3_combout  = (\i9_9900k|Multiplexers|Equal0~0_combout  & (!\i9_9900k|Control [3] & (\i9_9900k|mR5|Q [0] & \i9_9900k|Multiplexers|Equal4~0_combout )))

	.dataa(\i9_9900k|Multiplexers|Equal0~0_combout ),
	.datab(\i9_9900k|Control [3]),
	.datac(\i9_9900k|mR5|Q [0]),
	.datad(\i9_9900k|Multiplexers|Equal4~0_combout ),
	.cin(gnd),
	.combout(\i9_9900k|Multiplexers|Selector1~3_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Multiplexers|Selector1~3 .lut_mask = 16'h2000;
defparam \i9_9900k|Multiplexers|Selector1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N28
cycloneii_lcell_comb \i9_9900k|Multiplexers|Equal3~1 (
// Equation(s):
// \i9_9900k|Multiplexers|Equal3~1_combout  = (\i9_9900k|Control [3] & (\i9_9900k|Multiplexers|Equal3~0_combout  & \i9_9900k|Multiplexers|Equal0~0_combout ))

	.dataa(vcc),
	.datab(\i9_9900k|Control [3]),
	.datac(\i9_9900k|Multiplexers|Equal3~0_combout ),
	.datad(\i9_9900k|Multiplexers|Equal0~0_combout ),
	.cin(gnd),
	.combout(\i9_9900k|Multiplexers|Equal3~1_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Multiplexers|Equal3~1 .lut_mask = 16'hC000;
defparam \i9_9900k|Multiplexers|Equal3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N28
cycloneii_lcell_comb \i9_9900k|Mux4~0 (
// Equation(s):
// \i9_9900k|Mux4~0_combout  = (!\i9_9900k|mIR|Q [4] & (!\i9_9900k|mIR|Q [5] & (\i9_9900k|mIR|Q [6] & \i9_9900k|Mux9~1_combout )))

	.dataa(\i9_9900k|mIR|Q [4]),
	.datab(\i9_9900k|mIR|Q [5]),
	.datac(\i9_9900k|mIR|Q [6]),
	.datad(\i9_9900k|Mux9~1_combout ),
	.cin(gnd),
	.combout(\i9_9900k|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Mux4~0 .lut_mask = 16'h1000;
defparam \i9_9900k|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N22
cycloneii_lcell_comb \i9_9900k|Rin[4] (
// Equation(s):
// \i9_9900k|Rin [4] = (GLOBAL(\SW[17]~clkctrl_outclk ) & ((\i9_9900k|Mux4~0_combout ))) # (!GLOBAL(\SW[17]~clkctrl_outclk ) & (\i9_9900k|Rin [4]))

	.dataa(vcc),
	.datab(\i9_9900k|Rin [4]),
	.datac(\SW[17]~clkctrl_outclk ),
	.datad(\i9_9900k|Mux4~0_combout ),
	.cin(gnd),
	.combout(\i9_9900k|Rin [4]),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Rin[4] .lut_mask = 16'hFC0C;
defparam \i9_9900k|Rin[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y34_N1
cycloneii_lcell_ff \i9_9900k|mR4|Q[0] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i9_9900k|Multiplexers|BusWires [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i9_9900k|Rin [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i9_9900k|mR4|Q [0]));

// Location: LCCOMB_X43_Y34_N4
cycloneii_lcell_comb \i9_9900k|mR6|Q[0]~feeder (
// Equation(s):
// \i9_9900k|mR6|Q[0]~feeder_combout  = \i9_9900k|Multiplexers|BusWires [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\i9_9900k|Multiplexers|BusWires [0]),
	.cin(gnd),
	.combout(\i9_9900k|mR6|Q[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|mR6|Q[0]~feeder .lut_mask = 16'hFF00;
defparam \i9_9900k|mR6|Q[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N30
cycloneii_lcell_comb \i9_9900k|Mux2~0 (
// Equation(s):
// \i9_9900k|Mux2~0_combout  = (\i9_9900k|mIR|Q [6] & (\i9_9900k|mIR|Q [5] & (!\i9_9900k|mIR|Q [4] & \i9_9900k|Mux9~1_combout )))

	.dataa(\i9_9900k|mIR|Q [6]),
	.datab(\i9_9900k|mIR|Q [5]),
	.datac(\i9_9900k|mIR|Q [4]),
	.datad(\i9_9900k|Mux9~1_combout ),
	.cin(gnd),
	.combout(\i9_9900k|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Mux2~0 .lut_mask = 16'h0800;
defparam \i9_9900k|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N30
cycloneii_lcell_comb \i9_9900k|Rin[6] (
// Equation(s):
// \i9_9900k|Rin [6] = (GLOBAL(\SW[17]~clkctrl_outclk ) & ((\i9_9900k|Mux2~0_combout ))) # (!GLOBAL(\SW[17]~clkctrl_outclk ) & (\i9_9900k|Rin [6]))

	.dataa(vcc),
	.datab(\i9_9900k|Rin [6]),
	.datac(\SW[17]~clkctrl_outclk ),
	.datad(\i9_9900k|Mux2~0_combout ),
	.cin(gnd),
	.combout(\i9_9900k|Rin [6]),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Rin[6] .lut_mask = 16'hFC0C;
defparam \i9_9900k|Rin[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y34_N5
cycloneii_lcell_ff \i9_9900k|mR6|Q[0] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\i9_9900k|mR6|Q[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i9_9900k|Rin [6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i9_9900k|mR6|Q [0]));

// Location: LCCOMB_X46_Y34_N0
cycloneii_lcell_comb \i9_9900k|Multiplexers|Selector1~4 (
// Equation(s):
// \i9_9900k|Multiplexers|Selector1~4_combout  = (\i9_9900k|Multiplexers|Equal5~1_combout  & ((\i9_9900k|mR4|Q [0]) # ((\i9_9900k|Multiplexers|Equal3~1_combout  & \i9_9900k|mR6|Q [0])))) # (!\i9_9900k|Multiplexers|Equal5~1_combout  & 
// (\i9_9900k|Multiplexers|Equal3~1_combout  & ((\i9_9900k|mR6|Q [0]))))

	.dataa(\i9_9900k|Multiplexers|Equal5~1_combout ),
	.datab(\i9_9900k|Multiplexers|Equal3~1_combout ),
	.datac(\i9_9900k|mR4|Q [0]),
	.datad(\i9_9900k|mR6|Q [0]),
	.cin(gnd),
	.combout(\i9_9900k|Multiplexers|Selector1~4_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Multiplexers|Selector1~4 .lut_mask = 16'hECA0;
defparam \i9_9900k|Multiplexers|Selector1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N28
cycloneii_lcell_comb \i9_9900k|Multiplexers|Selector1~5 (
// Equation(s):
// \i9_9900k|Multiplexers|Selector1~5_combout  = (\i9_9900k|Multiplexers|Selector1~3_combout ) # (\i9_9900k|Multiplexers|Selector1~4_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\i9_9900k|Multiplexers|Selector1~3_combout ),
	.datad(\i9_9900k|Multiplexers|Selector1~4_combout ),
	.cin(gnd),
	.combout(\i9_9900k|Multiplexers|Selector1~5_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Multiplexers|Selector1~5 .lut_mask = 16'hFFF0;
defparam \i9_9900k|Multiplexers|Selector1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N6
cycloneii_lcell_comb \i9_9900k|Multiplexers|Selector1~6 (
// Equation(s):
// \i9_9900k|Multiplexers|Selector1~6_combout  = (\i9_9900k|Multiplexers|Selector1~1_combout ) # ((\i9_9900k|Multiplexers|Selector1~0_combout ) # ((\i9_9900k|Multiplexers|Selector1~2_combout ) # (\i9_9900k|Multiplexers|Selector1~5_combout )))

	.dataa(\i9_9900k|Multiplexers|Selector1~1_combout ),
	.datab(\i9_9900k|Multiplexers|Selector1~0_combout ),
	.datac(\i9_9900k|Multiplexers|Selector1~2_combout ),
	.datad(\i9_9900k|Multiplexers|Selector1~5_combout ),
	.cin(gnd),
	.combout(\i9_9900k|Multiplexers|Selector1~6_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Multiplexers|Selector1~6 .lut_mask = 16'hFFFE;
defparam \i9_9900k|Multiplexers|Selector1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N26
cycloneii_lcell_comb \i9_9900k|Multiplexers|BusWires[0] (
// Equation(s):
// \i9_9900k|Multiplexers|BusWires [0] = (GLOBAL(\i9_9900k|Multiplexers|WideNor0~3clkctrl_outclk ) & ((\i9_9900k|Multiplexers|Selector1~6_combout ))) # (!GLOBAL(\i9_9900k|Multiplexers|WideNor0~3clkctrl_outclk ) & (\i9_9900k|Multiplexers|BusWires [0]))

	.dataa(vcc),
	.datab(\i9_9900k|Multiplexers|BusWires [0]),
	.datac(\i9_9900k|Multiplexers|WideNor0~3clkctrl_outclk ),
	.datad(\i9_9900k|Multiplexers|Selector1~6_combout ),
	.cin(gnd),
	.combout(\i9_9900k|Multiplexers|BusWires [0]),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Multiplexers|BusWires[0] .lut_mask = 16'hFC0C;
defparam \i9_9900k|Multiplexers|BusWires[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y35_N31
cycloneii_lcell_ff \i9_9900k|mR7|Q[1] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i9_9900k|Multiplexers|BusWires [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i9_9900k|Rin [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i9_9900k|mR7|Q [1]));

// Location: LCFF_X47_Y35_N29
cycloneii_lcell_ff \i9_9900k|mR3|Q[1] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i9_9900k|Multiplexers|BusWires [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i9_9900k|Rin [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i9_9900k|mR3|Q [1]));

// Location: LCCOMB_X47_Y35_N28
cycloneii_lcell_comb \i9_9900k|Multiplexers|Selector0~0 (
// Equation(s):
// \i9_9900k|Multiplexers|Selector0~0_combout  = (\i9_9900k|Multiplexers|Equal2~1_combout  & ((\i9_9900k|mR7|Q [1]) # ((\i9_9900k|mR3|Q [1] & \i9_9900k|Multiplexers|Equal6~1_combout )))) # (!\i9_9900k|Multiplexers|Equal2~1_combout  & (((\i9_9900k|mR3|Q [1] & 
// \i9_9900k|Multiplexers|Equal6~1_combout ))))

	.dataa(\i9_9900k|Multiplexers|Equal2~1_combout ),
	.datab(\i9_9900k|mR7|Q [1]),
	.datac(\i9_9900k|mR3|Q [1]),
	.datad(\i9_9900k|Multiplexers|Equal6~1_combout ),
	.cin(gnd),
	.combout(\i9_9900k|Multiplexers|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Multiplexers|Selector0~0 .lut_mask = 16'hF888;
defparam \i9_9900k|Multiplexers|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N0
cycloneii_lcell_comb \i9_9900k|Mux8~0 (
// Equation(s):
// \i9_9900k|Mux8~0_combout  = (!\i9_9900k|mIR|Q [6] & (!\i9_9900k|mIR|Q [5] & (!\i9_9900k|mIR|Q [4] & \i9_9900k|Mux9~1_combout )))

	.dataa(\i9_9900k|mIR|Q [6]),
	.datab(\i9_9900k|mIR|Q [5]),
	.datac(\i9_9900k|mIR|Q [4]),
	.datad(\i9_9900k|Mux9~1_combout ),
	.cin(gnd),
	.combout(\i9_9900k|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Mux8~0 .lut_mask = 16'h0100;
defparam \i9_9900k|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N24
cycloneii_lcell_comb \i9_9900k|Rin[0] (
// Equation(s):
// \i9_9900k|Rin [0] = (GLOBAL(\SW[17]~clkctrl_outclk ) & ((\i9_9900k|Mux8~0_combout ))) # (!GLOBAL(\SW[17]~clkctrl_outclk ) & (\i9_9900k|Rin [0]))

	.dataa(\i9_9900k|Rin [0]),
	.datab(vcc),
	.datac(\SW[17]~clkctrl_outclk ),
	.datad(\i9_9900k|Mux8~0_combout ),
	.cin(gnd),
	.combout(\i9_9900k|Rin [0]),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Rin[0] .lut_mask = 16'hFA0A;
defparam \i9_9900k|Rin[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y35_N5
cycloneii_lcell_ff \i9_9900k|mR0|Q[1] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i9_9900k|Multiplexers|BusWires [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i9_9900k|Rin [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i9_9900k|mR0|Q [1]));

// Location: LCCOMB_X43_Y34_N26
cycloneii_lcell_comb \i9_9900k|mR6|Q[1]~feeder (
// Equation(s):
// \i9_9900k|mR6|Q[1]~feeder_combout  = \i9_9900k|Multiplexers|BusWires [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\i9_9900k|Multiplexers|BusWires [1]),
	.cin(gnd),
	.combout(\i9_9900k|mR6|Q[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|mR6|Q[1]~feeder .lut_mask = 16'hFF00;
defparam \i9_9900k|mR6|Q[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y34_N27
cycloneii_lcell_ff \i9_9900k|mR6|Q[1] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\i9_9900k|mR6|Q[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i9_9900k|Rin [6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i9_9900k|mR6|Q [1]));

// Location: LCCOMB_X44_Y35_N4
cycloneii_lcell_comb \i9_9900k|Multiplexers|Selector0~1 (
// Equation(s):
// \i9_9900k|Multiplexers|Selector0~1_combout  = (\i9_9900k|Multiplexers|Equal3~1_combout  & ((\i9_9900k|mR6|Q [1]) # ((\i9_9900k|Multiplexers|Equal9~1_combout  & \i9_9900k|mR0|Q [1])))) # (!\i9_9900k|Multiplexers|Equal3~1_combout  & 
// (\i9_9900k|Multiplexers|Equal9~1_combout  & (\i9_9900k|mR0|Q [1])))

	.dataa(\i9_9900k|Multiplexers|Equal3~1_combout ),
	.datab(\i9_9900k|Multiplexers|Equal9~1_combout ),
	.datac(\i9_9900k|mR0|Q [1]),
	.datad(\i9_9900k|mR6|Q [1]),
	.cin(gnd),
	.combout(\i9_9900k|Multiplexers|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Multiplexers|Selector0~1 .lut_mask = 16'hEAC0;
defparam \i9_9900k|Multiplexers|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y35_N25
cycloneii_lcell_ff \i9_9900k|mR5|Q[1] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i9_9900k|Multiplexers|BusWires [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i9_9900k|Rin [5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i9_9900k|mR5|Q [1]));

// Location: LCCOMB_X46_Y35_N24
cycloneii_lcell_comb \i9_9900k|Multiplexers|Selector0~3 (
// Equation(s):
// \i9_9900k|Multiplexers|Selector0~3_combout  = (\i9_9900k|Multiplexers|Equal0~0_combout  & (!\i9_9900k|Control [3] & (\i9_9900k|mR5|Q [1] & \i9_9900k|Multiplexers|Equal4~0_combout )))

	.dataa(\i9_9900k|Multiplexers|Equal0~0_combout ),
	.datab(\i9_9900k|Control [3]),
	.datac(\i9_9900k|mR5|Q [1]),
	.datad(\i9_9900k|Multiplexers|Equal4~0_combout ),
	.cin(gnd),
	.combout(\i9_9900k|Multiplexers|Selector0~3_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Multiplexers|Selector0~3 .lut_mask = 16'h2000;
defparam \i9_9900k|Multiplexers|Selector0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y34_N5
cycloneii_lcell_ff \i9_9900k|mR4|Q[1] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i9_9900k|Multiplexers|BusWires [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i9_9900k|Rin [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i9_9900k|mR4|Q [1]));

// Location: LCCOMB_X48_Y34_N24
cycloneii_lcell_comb \i9_9900k|Mux7~0 (
// Equation(s):
// \i9_9900k|Mux7~0_combout  = (!\i9_9900k|mIR|Q [6] & (!\i9_9900k|mIR|Q [5] & (\i9_9900k|mIR|Q [4] & \i9_9900k|Mux9~1_combout )))

	.dataa(\i9_9900k|mIR|Q [6]),
	.datab(\i9_9900k|mIR|Q [5]),
	.datac(\i9_9900k|mIR|Q [4]),
	.datad(\i9_9900k|Mux9~1_combout ),
	.cin(gnd),
	.combout(\i9_9900k|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Mux7~0 .lut_mask = 16'h1000;
defparam \i9_9900k|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y34_N22
cycloneii_lcell_comb \i9_9900k|Rin[1] (
// Equation(s):
// \i9_9900k|Rin [1] = (GLOBAL(\SW[17]~clkctrl_outclk ) & ((\i9_9900k|Mux7~0_combout ))) # (!GLOBAL(\SW[17]~clkctrl_outclk ) & (\i9_9900k|Rin [1]))

	.dataa(vcc),
	.datab(\i9_9900k|Rin [1]),
	.datac(\i9_9900k|Mux7~0_combout ),
	.datad(\SW[17]~clkctrl_outclk ),
	.cin(gnd),
	.combout(\i9_9900k|Rin [1]),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Rin[1] .lut_mask = 16'hF0CC;
defparam \i9_9900k|Rin[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y34_N3
cycloneii_lcell_ff \i9_9900k|mR1|Q[1] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i9_9900k|Multiplexers|BusWires [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i9_9900k|Rin [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i9_9900k|mR1|Q [1]));

// Location: LCCOMB_X47_Y34_N4
cycloneii_lcell_comb \i9_9900k|Multiplexers|Selector0~4 (
// Equation(s):
// \i9_9900k|Multiplexers|Selector0~4_combout  = (\i9_9900k|Multiplexers|Equal5~1_combout  & ((\i9_9900k|mR4|Q [1]) # ((\i9_9900k|Multiplexers|Equal8~1_combout  & \i9_9900k|mR1|Q [1])))) # (!\i9_9900k|Multiplexers|Equal5~1_combout  & 
// (\i9_9900k|Multiplexers|Equal8~1_combout  & ((\i9_9900k|mR1|Q [1]))))

	.dataa(\i9_9900k|Multiplexers|Equal5~1_combout ),
	.datab(\i9_9900k|Multiplexers|Equal8~1_combout ),
	.datac(\i9_9900k|mR4|Q [1]),
	.datad(\i9_9900k|mR1|Q [1]),
	.cin(gnd),
	.combout(\i9_9900k|Multiplexers|Selector0~4_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Multiplexers|Selector0~4 .lut_mask = 16'hECA0;
defparam \i9_9900k|Multiplexers|Selector0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N10
cycloneii_lcell_comb \i9_9900k|Multiplexers|Selector0~5 (
// Equation(s):
// \i9_9900k|Multiplexers|Selector0~5_combout  = (\i9_9900k|Multiplexers|Selector0~3_combout ) # (\i9_9900k|Multiplexers|Selector0~4_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\i9_9900k|Multiplexers|Selector0~3_combout ),
	.datad(\i9_9900k|Multiplexers|Selector0~4_combout ),
	.cin(gnd),
	.combout(\i9_9900k|Multiplexers|Selector0~5_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Multiplexers|Selector0~5 .lut_mask = 16'hFFF0;
defparam \i9_9900k|Multiplexers|Selector0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N0
cycloneii_lcell_comb \i9_9900k|Multiplexers|Selector0~6 (
// Equation(s):
// \i9_9900k|Multiplexers|Selector0~6_combout  = (\i9_9900k|Multiplexers|Selector0~2_combout ) # ((\i9_9900k|Multiplexers|Selector0~0_combout ) # ((\i9_9900k|Multiplexers|Selector0~1_combout ) # (\i9_9900k|Multiplexers|Selector0~5_combout )))

	.dataa(\i9_9900k|Multiplexers|Selector0~2_combout ),
	.datab(\i9_9900k|Multiplexers|Selector0~0_combout ),
	.datac(\i9_9900k|Multiplexers|Selector0~1_combout ),
	.datad(\i9_9900k|Multiplexers|Selector0~5_combout ),
	.cin(gnd),
	.combout(\i9_9900k|Multiplexers|Selector0~6_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Multiplexers|Selector0~6 .lut_mask = 16'hFFFE;
defparam \i9_9900k|Multiplexers|Selector0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N8
cycloneii_lcell_comb \i9_9900k|Multiplexers|BusWires[1] (
// Equation(s):
// \i9_9900k|Multiplexers|BusWires [1] = (GLOBAL(\i9_9900k|Multiplexers|WideNor0~3clkctrl_outclk ) & ((\i9_9900k|Multiplexers|Selector0~6_combout ))) # (!GLOBAL(\i9_9900k|Multiplexers|WideNor0~3clkctrl_outclk ) & (\i9_9900k|Multiplexers|BusWires [1]))

	.dataa(vcc),
	.datab(\i9_9900k|Multiplexers|BusWires [1]),
	.datac(\i9_9900k|Multiplexers|WideNor0~3clkctrl_outclk ),
	.datad(\i9_9900k|Multiplexers|Selector0~6_combout ),
	.cin(gnd),
	.combout(\i9_9900k|Multiplexers|BusWires [1]),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Multiplexers|BusWires[1] .lut_mask = 16'hFC0C;
defparam \i9_9900k|Multiplexers|BusWires[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y33_N13
cycloneii_lcell_ff \i9_9900k|mR2|Q[2] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i9_9900k|Multiplexers|BusWires [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i9_9900k|Rin [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i9_9900k|mR2|Q [2]));

// Location: LCCOMB_X43_Y33_N12
cycloneii_lcell_comb \i9_9900k|Multiplexers|Selector2~2 (
// Equation(s):
// \i9_9900k|Multiplexers|Selector2~2_combout  = (\SW~combout [2] & ((\i9_9900k|Multiplexers|Equal0~2_combout ) # ((\i9_9900k|Multiplexers|Equal7~1_combout  & \i9_9900k|mR2|Q [2])))) # (!\SW~combout [2] & (\i9_9900k|Multiplexers|Equal7~1_combout  & 
// (\i9_9900k|mR2|Q [2])))

	.dataa(\SW~combout [2]),
	.datab(\i9_9900k|Multiplexers|Equal7~1_combout ),
	.datac(\i9_9900k|mR2|Q [2]),
	.datad(\i9_9900k|Multiplexers|Equal0~2_combout ),
	.cin(gnd),
	.combout(\i9_9900k|Multiplexers|Selector2~2_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Multiplexers|Selector2~2 .lut_mask = 16'hEAC0;
defparam \i9_9900k|Multiplexers|Selector2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y35_N19
cycloneii_lcell_ff \i9_9900k|mR5|Q[2] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i9_9900k|Multiplexers|BusWires [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i9_9900k|Rin [5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i9_9900k|mR5|Q [2]));

// Location: LCCOMB_X46_Y35_N18
cycloneii_lcell_comb \i9_9900k|Multiplexers|Selector2~3 (
// Equation(s):
// \i9_9900k|Multiplexers|Selector2~3_combout  = (\i9_9900k|Multiplexers|Equal0~0_combout  & (!\i9_9900k|Control [3] & (\i9_9900k|mR5|Q [2] & \i9_9900k|Multiplexers|Equal4~0_combout )))

	.dataa(\i9_9900k|Multiplexers|Equal0~0_combout ),
	.datab(\i9_9900k|Control [3]),
	.datac(\i9_9900k|mR5|Q [2]),
	.datad(\i9_9900k|Multiplexers|Equal4~0_combout ),
	.cin(gnd),
	.combout(\i9_9900k|Multiplexers|Selector2~3_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Multiplexers|Selector2~3 .lut_mask = 16'h2000;
defparam \i9_9900k|Multiplexers|Selector2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N28
cycloneii_lcell_comb \i9_9900k|Multiplexers|Equal5~0 (
// Equation(s):
// \i9_9900k|Multiplexers|Equal5~0_combout  = (!\i9_9900k|Control [6] & (!\i9_9900k|Control [4] & !\i9_9900k|Control [3]))

	.dataa(\i9_9900k|Control [6]),
	.datab(vcc),
	.datac(\i9_9900k|Control [4]),
	.datad(\i9_9900k|Control [3]),
	.cin(gnd),
	.combout(\i9_9900k|Multiplexers|Equal5~0_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Multiplexers|Equal5~0 .lut_mask = 16'h0005;
defparam \i9_9900k|Multiplexers|Equal5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N10
cycloneii_lcell_comb \i9_9900k|Multiplexers|Equal5~1 (
// Equation(s):
// \i9_9900k|Multiplexers|Equal5~1_combout  = (\i9_9900k|Control [5] & (!\i9_9900k|Control [0] & (\i9_9900k|Multiplexers|Equal0~0_combout  & \i9_9900k|Multiplexers|Equal5~0_combout )))

	.dataa(\i9_9900k|Control [5]),
	.datab(\i9_9900k|Control [0]),
	.datac(\i9_9900k|Multiplexers|Equal0~0_combout ),
	.datad(\i9_9900k|Multiplexers|Equal5~0_combout ),
	.cin(gnd),
	.combout(\i9_9900k|Multiplexers|Equal5~1_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Multiplexers|Equal5~1 .lut_mask = 16'h2000;
defparam \i9_9900k|Multiplexers|Equal5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y35_N7
cycloneii_lcell_ff \i9_9900k|mR4|Q[2] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i9_9900k|Multiplexers|BusWires [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i9_9900k|Rin [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i9_9900k|mR4|Q [2]));

// Location: LCFF_X45_Y35_N13
cycloneii_lcell_ff \i9_9900k|mR1|Q[2] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i9_9900k|Multiplexers|BusWires [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i9_9900k|Rin [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i9_9900k|mR1|Q [2]));

// Location: LCCOMB_X45_Y35_N6
cycloneii_lcell_comb \i9_9900k|Multiplexers|Selector2~4 (
// Equation(s):
// \i9_9900k|Multiplexers|Selector2~4_combout  = (\i9_9900k|Multiplexers|Equal8~1_combout  & ((\i9_9900k|mR1|Q [2]) # ((\i9_9900k|Multiplexers|Equal5~1_combout  & \i9_9900k|mR4|Q [2])))) # (!\i9_9900k|Multiplexers|Equal8~1_combout  & 
// (\i9_9900k|Multiplexers|Equal5~1_combout  & (\i9_9900k|mR4|Q [2])))

	.dataa(\i9_9900k|Multiplexers|Equal8~1_combout ),
	.datab(\i9_9900k|Multiplexers|Equal5~1_combout ),
	.datac(\i9_9900k|mR4|Q [2]),
	.datad(\i9_9900k|mR1|Q [2]),
	.cin(gnd),
	.combout(\i9_9900k|Multiplexers|Selector2~4_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Multiplexers|Selector2~4 .lut_mask = 16'hEAC0;
defparam \i9_9900k|Multiplexers|Selector2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N20
cycloneii_lcell_comb \i9_9900k|Multiplexers|Selector2~5 (
// Equation(s):
// \i9_9900k|Multiplexers|Selector2~5_combout  = (\i9_9900k|Multiplexers|Selector2~3_combout ) # (\i9_9900k|Multiplexers|Selector2~4_combout )

	.dataa(vcc),
	.datab(\i9_9900k|Multiplexers|Selector2~3_combout ),
	.datac(\i9_9900k|Multiplexers|Selector2~4_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\i9_9900k|Multiplexers|Selector2~5_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Multiplexers|Selector2~5 .lut_mask = 16'hFCFC;
defparam \i9_9900k|Multiplexers|Selector2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y34_N19
cycloneii_lcell_ff \i9_9900k|mR0|Q[2] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i9_9900k|Multiplexers|BusWires [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i9_9900k|Rin [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i9_9900k|mR0|Q [2]));

// Location: LCFF_X43_Y34_N9
cycloneii_lcell_ff \i9_9900k|mR6|Q[2] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i9_9900k|Multiplexers|BusWires [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i9_9900k|Rin [6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i9_9900k|mR6|Q [2]));

// Location: LCCOMB_X46_Y34_N18
cycloneii_lcell_comb \i9_9900k|Multiplexers|Selector2~1 (
// Equation(s):
// \i9_9900k|Multiplexers|Selector2~1_combout  = (\i9_9900k|Multiplexers|Equal3~1_combout  & ((\i9_9900k|mR6|Q [2]) # ((\i9_9900k|Multiplexers|Equal9~1_combout  & \i9_9900k|mR0|Q [2])))) # (!\i9_9900k|Multiplexers|Equal3~1_combout  & 
// (\i9_9900k|Multiplexers|Equal9~1_combout  & (\i9_9900k|mR0|Q [2])))

	.dataa(\i9_9900k|Multiplexers|Equal3~1_combout ),
	.datab(\i9_9900k|Multiplexers|Equal9~1_combout ),
	.datac(\i9_9900k|mR0|Q [2]),
	.datad(\i9_9900k|mR6|Q [2]),
	.cin(gnd),
	.combout(\i9_9900k|Multiplexers|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Multiplexers|Selector2~1 .lut_mask = 16'hEAC0;
defparam \i9_9900k|Multiplexers|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N6
cycloneii_lcell_comb \i9_9900k|Multiplexers|Selector2~6 (
// Equation(s):
// \i9_9900k|Multiplexers|Selector2~6_combout  = (\i9_9900k|Multiplexers|Selector2~0_combout ) # ((\i9_9900k|Multiplexers|Selector2~2_combout ) # ((\i9_9900k|Multiplexers|Selector2~5_combout ) # (\i9_9900k|Multiplexers|Selector2~1_combout )))

	.dataa(\i9_9900k|Multiplexers|Selector2~0_combout ),
	.datab(\i9_9900k|Multiplexers|Selector2~2_combout ),
	.datac(\i9_9900k|Multiplexers|Selector2~5_combout ),
	.datad(\i9_9900k|Multiplexers|Selector2~1_combout ),
	.cin(gnd),
	.combout(\i9_9900k|Multiplexers|Selector2~6_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Multiplexers|Selector2~6 .lut_mask = 16'hFFFE;
defparam \i9_9900k|Multiplexers|Selector2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N16
cycloneii_lcell_comb \i9_9900k|Multiplexers|BusWires[2] (
// Equation(s):
// \i9_9900k|Multiplexers|BusWires [2] = (GLOBAL(\i9_9900k|Multiplexers|WideNor0~3clkctrl_outclk ) & ((\i9_9900k|Multiplexers|Selector2~6_combout ))) # (!GLOBAL(\i9_9900k|Multiplexers|WideNor0~3clkctrl_outclk ) & (\i9_9900k|Multiplexers|BusWires [2]))

	.dataa(\i9_9900k|Multiplexers|BusWires [2]),
	.datab(vcc),
	.datac(\i9_9900k|Multiplexers|WideNor0~3clkctrl_outclk ),
	.datad(\i9_9900k|Multiplexers|Selector2~6_combout ),
	.cin(gnd),
	.combout(\i9_9900k|Multiplexers|BusWires [2]),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Multiplexers|BusWires[2] .lut_mask = 16'hFA0A;
defparam \i9_9900k|Multiplexers|BusWires[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y35_N31
cycloneii_lcell_ff \i9_9900k|mR5|Q[3] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i9_9900k|Multiplexers|BusWires [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i9_9900k|Rin [5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i9_9900k|mR5|Q [3]));

// Location: LCCOMB_X46_Y35_N30
cycloneii_lcell_comb \i9_9900k|Multiplexers|Selector3~3 (
// Equation(s):
// \i9_9900k|Multiplexers|Selector3~3_combout  = (\i9_9900k|Multiplexers|Equal0~0_combout  & (!\i9_9900k|Control [3] & (\i9_9900k|mR5|Q [3] & \i9_9900k|Multiplexers|Equal4~0_combout )))

	.dataa(\i9_9900k|Multiplexers|Equal0~0_combout ),
	.datab(\i9_9900k|Control [3]),
	.datac(\i9_9900k|mR5|Q [3]),
	.datad(\i9_9900k|Multiplexers|Equal4~0_combout ),
	.cin(gnd),
	.combout(\i9_9900k|Multiplexers|Selector3~3_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Multiplexers|Selector3~3 .lut_mask = 16'h2000;
defparam \i9_9900k|Multiplexers|Selector3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y34_N1
cycloneii_lcell_ff \i9_9900k|mR4|Q[3] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i9_9900k|Multiplexers|BusWires [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i9_9900k|Rin [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i9_9900k|mR4|Q [3]));

// Location: LCCOMB_X47_Y34_N10
cycloneii_lcell_comb \i9_9900k|mR1|Q[3]~feeder (
// Equation(s):
// \i9_9900k|mR1|Q[3]~feeder_combout  = \i9_9900k|Multiplexers|BusWires [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\i9_9900k|Multiplexers|BusWires [3]),
	.cin(gnd),
	.combout(\i9_9900k|mR1|Q[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|mR1|Q[3]~feeder .lut_mask = 16'hFF00;
defparam \i9_9900k|mR1|Q[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y34_N11
cycloneii_lcell_ff \i9_9900k|mR1|Q[3] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\i9_9900k|mR1|Q[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i9_9900k|Rin [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i9_9900k|mR1|Q [3]));

// Location: LCCOMB_X47_Y34_N0
cycloneii_lcell_comb \i9_9900k|Multiplexers|Selector3~4 (
// Equation(s):
// \i9_9900k|Multiplexers|Selector3~4_combout  = (\i9_9900k|Multiplexers|Equal5~1_combout  & ((\i9_9900k|mR4|Q [3]) # ((\i9_9900k|Multiplexers|Equal8~1_combout  & \i9_9900k|mR1|Q [3])))) # (!\i9_9900k|Multiplexers|Equal5~1_combout  & 
// (\i9_9900k|Multiplexers|Equal8~1_combout  & ((\i9_9900k|mR1|Q [3]))))

	.dataa(\i9_9900k|Multiplexers|Equal5~1_combout ),
	.datab(\i9_9900k|Multiplexers|Equal8~1_combout ),
	.datac(\i9_9900k|mR4|Q [3]),
	.datad(\i9_9900k|mR1|Q [3]),
	.cin(gnd),
	.combout(\i9_9900k|Multiplexers|Selector3~4_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Multiplexers|Selector3~4 .lut_mask = 16'hECA0;
defparam \i9_9900k|Multiplexers|Selector3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N4
cycloneii_lcell_comb \i9_9900k|Multiplexers|Selector3~5 (
// Equation(s):
// \i9_9900k|Multiplexers|Selector3~5_combout  = (\i9_9900k|Multiplexers|Selector3~3_combout ) # (\i9_9900k|Multiplexers|Selector3~4_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\i9_9900k|Multiplexers|Selector3~3_combout ),
	.datad(\i9_9900k|Multiplexers|Selector3~4_combout ),
	.cin(gnd),
	.combout(\i9_9900k|Multiplexers|Selector3~5_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Multiplexers|Selector3~5 .lut_mask = 16'hFFF0;
defparam \i9_9900k|Multiplexers|Selector3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y33_N3
cycloneii_lcell_ff \i9_9900k|mR2|Q[3] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i9_9900k|Multiplexers|BusWires [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i9_9900k|Rin [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i9_9900k|mR2|Q [3]));

// Location: LCCOMB_X43_Y33_N2
cycloneii_lcell_comb \i9_9900k|Multiplexers|Selector3~2 (
// Equation(s):
// \i9_9900k|Multiplexers|Selector3~2_combout  = (\SW~combout [3] & ((\i9_9900k|Multiplexers|Equal0~2_combout ) # ((\i9_9900k|Multiplexers|Equal7~1_combout  & \i9_9900k|mR2|Q [3])))) # (!\SW~combout [3] & (\i9_9900k|Multiplexers|Equal7~1_combout  & 
// (\i9_9900k|mR2|Q [3])))

	.dataa(\SW~combout [3]),
	.datab(\i9_9900k|Multiplexers|Equal7~1_combout ),
	.datac(\i9_9900k|mR2|Q [3]),
	.datad(\i9_9900k|Multiplexers|Equal0~2_combout ),
	.cin(gnd),
	.combout(\i9_9900k|Multiplexers|Selector3~2_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Multiplexers|Selector3~2 .lut_mask = 16'hEAC0;
defparam \i9_9900k|Multiplexers|Selector3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y35_N15
cycloneii_lcell_ff \i9_9900k|mR0|Q[3] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i9_9900k|Multiplexers|BusWires [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i9_9900k|Rin [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i9_9900k|mR0|Q [3]));

// Location: LCCOMB_X43_Y34_N18
cycloneii_lcell_comb \i9_9900k|mR6|Q[3]~feeder (
// Equation(s):
// \i9_9900k|mR6|Q[3]~feeder_combout  = \i9_9900k|Multiplexers|BusWires [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\i9_9900k|Multiplexers|BusWires [3]),
	.cin(gnd),
	.combout(\i9_9900k|mR6|Q[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|mR6|Q[3]~feeder .lut_mask = 16'hFF00;
defparam \i9_9900k|mR6|Q[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y34_N19
cycloneii_lcell_ff \i9_9900k|mR6|Q[3] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\i9_9900k|mR6|Q[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i9_9900k|Rin [6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i9_9900k|mR6|Q [3]));

// Location: LCCOMB_X44_Y35_N14
cycloneii_lcell_comb \i9_9900k|Multiplexers|Selector3~1 (
// Equation(s):
// \i9_9900k|Multiplexers|Selector3~1_combout  = (\i9_9900k|Multiplexers|Equal3~1_combout  & ((\i9_9900k|mR6|Q [3]) # ((\i9_9900k|Multiplexers|Equal9~1_combout  & \i9_9900k|mR0|Q [3])))) # (!\i9_9900k|Multiplexers|Equal3~1_combout  & 
// (\i9_9900k|Multiplexers|Equal9~1_combout  & (\i9_9900k|mR0|Q [3])))

	.dataa(\i9_9900k|Multiplexers|Equal3~1_combout ),
	.datab(\i9_9900k|Multiplexers|Equal9~1_combout ),
	.datac(\i9_9900k|mR0|Q [3]),
	.datad(\i9_9900k|mR6|Q [3]),
	.cin(gnd),
	.combout(\i9_9900k|Multiplexers|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Multiplexers|Selector3~1 .lut_mask = 16'hEAC0;
defparam \i9_9900k|Multiplexers|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N26
cycloneii_lcell_comb \i9_9900k|Multiplexers|Selector3~6 (
// Equation(s):
// \i9_9900k|Multiplexers|Selector3~6_combout  = (\i9_9900k|Multiplexers|Selector3~0_combout ) # ((\i9_9900k|Multiplexers|Selector3~5_combout ) # ((\i9_9900k|Multiplexers|Selector3~2_combout ) # (\i9_9900k|Multiplexers|Selector3~1_combout )))

	.dataa(\i9_9900k|Multiplexers|Selector3~0_combout ),
	.datab(\i9_9900k|Multiplexers|Selector3~5_combout ),
	.datac(\i9_9900k|Multiplexers|Selector3~2_combout ),
	.datad(\i9_9900k|Multiplexers|Selector3~1_combout ),
	.cin(gnd),
	.combout(\i9_9900k|Multiplexers|Selector3~6_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Multiplexers|Selector3~6 .lut_mask = 16'hFFFE;
defparam \i9_9900k|Multiplexers|Selector3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N22
cycloneii_lcell_comb \i9_9900k|Multiplexers|BusWires[3] (
// Equation(s):
// \i9_9900k|Multiplexers|BusWires [3] = (GLOBAL(\i9_9900k|Multiplexers|WideNor0~3clkctrl_outclk ) & ((\i9_9900k|Multiplexers|Selector3~6_combout ))) # (!GLOBAL(\i9_9900k|Multiplexers|WideNor0~3clkctrl_outclk ) & (\i9_9900k|Multiplexers|BusWires [3]))

	.dataa(vcc),
	.datab(\i9_9900k|Multiplexers|BusWires [3]),
	.datac(\i9_9900k|Multiplexers|WideNor0~3clkctrl_outclk ),
	.datad(\i9_9900k|Multiplexers|Selector3~6_combout ),
	.cin(gnd),
	.combout(\i9_9900k|Multiplexers|BusWires [3]),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Multiplexers|BusWires[3] .lut_mask = 16'hFC0C;
defparam \i9_9900k|Multiplexers|BusWires[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y33_N9
cycloneii_lcell_ff \i9_9900k|mR2|Q[4] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i9_9900k|Multiplexers|BusWires [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i9_9900k|Rin [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i9_9900k|mR2|Q [4]));

// Location: LCCOMB_X44_Y33_N8
cycloneii_lcell_comb \i9_9900k|Multiplexers|Selector4~2 (
// Equation(s):
// \i9_9900k|Multiplexers|Selector4~2_combout  = (\i9_9900k|Multiplexers|Equal7~1_combout  & ((\i9_9900k|mR2|Q [4]) # ((\SW~combout [4] & \i9_9900k|Multiplexers|Equal0~2_combout )))) # (!\i9_9900k|Multiplexers|Equal7~1_combout  & (\SW~combout [4] & 
// ((\i9_9900k|Multiplexers|Equal0~2_combout ))))

	.dataa(\i9_9900k|Multiplexers|Equal7~1_combout ),
	.datab(\SW~combout [4]),
	.datac(\i9_9900k|mR2|Q [4]),
	.datad(\i9_9900k|Multiplexers|Equal0~2_combout ),
	.cin(gnd),
	.combout(\i9_9900k|Multiplexers|Selector4~2_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Multiplexers|Selector4~2 .lut_mask = 16'hECA0;
defparam \i9_9900k|Multiplexers|Selector4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y33_N29
cycloneii_lcell_ff \i9_9900k|mR0|Q[4] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i9_9900k|Multiplexers|BusWires [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i9_9900k|Rin [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i9_9900k|mR0|Q [4]));

// Location: LCFF_X43_Y34_N21
cycloneii_lcell_ff \i9_9900k|mR6|Q[4] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i9_9900k|Multiplexers|BusWires [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i9_9900k|Rin [6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i9_9900k|mR6|Q [4]));

// Location: LCCOMB_X42_Y33_N28
cycloneii_lcell_comb \i9_9900k|Multiplexers|Selector4~1 (
// Equation(s):
// \i9_9900k|Multiplexers|Selector4~1_combout  = (\i9_9900k|Multiplexers|Equal3~1_combout  & ((\i9_9900k|mR6|Q [4]) # ((\i9_9900k|Multiplexers|Equal9~1_combout  & \i9_9900k|mR0|Q [4])))) # (!\i9_9900k|Multiplexers|Equal3~1_combout  & 
// (\i9_9900k|Multiplexers|Equal9~1_combout  & (\i9_9900k|mR0|Q [4])))

	.dataa(\i9_9900k|Multiplexers|Equal3~1_combout ),
	.datab(\i9_9900k|Multiplexers|Equal9~1_combout ),
	.datac(\i9_9900k|mR0|Q [4]),
	.datad(\i9_9900k|mR6|Q [4]),
	.cin(gnd),
	.combout(\i9_9900k|Multiplexers|Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Multiplexers|Selector4~1 .lut_mask = 16'hEAC0;
defparam \i9_9900k|Multiplexers|Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y34_N23
cycloneii_lcell_ff \i9_9900k|mR5|Q[4] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i9_9900k|Multiplexers|BusWires [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i9_9900k|Rin [5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i9_9900k|mR5|Q [4]));

// Location: LCCOMB_X45_Y34_N22
cycloneii_lcell_comb \i9_9900k|Multiplexers|Selector4~3 (
// Equation(s):
// \i9_9900k|Multiplexers|Selector4~3_combout  = (!\i9_9900k|Control [3] & (\i9_9900k|Multiplexers|Equal0~0_combout  & (\i9_9900k|mR5|Q [4] & \i9_9900k|Multiplexers|Equal4~0_combout )))

	.dataa(\i9_9900k|Control [3]),
	.datab(\i9_9900k|Multiplexers|Equal0~0_combout ),
	.datac(\i9_9900k|mR5|Q [4]),
	.datad(\i9_9900k|Multiplexers|Equal4~0_combout ),
	.cin(gnd),
	.combout(\i9_9900k|Multiplexers|Selector4~3_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Multiplexers|Selector4~3 .lut_mask = 16'h4000;
defparam \i9_9900k|Multiplexers|Selector4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y34_N31
cycloneii_lcell_ff \i9_9900k|mR4|Q[4] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i9_9900k|Multiplexers|BusWires [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i9_9900k|Rin [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i9_9900k|mR4|Q [4]));

// Location: LCCOMB_X44_Y34_N14
cycloneii_lcell_comb \i9_9900k|mR1|Q[4]~feeder (
// Equation(s):
// \i9_9900k|mR1|Q[4]~feeder_combout  = \i9_9900k|Multiplexers|BusWires [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\i9_9900k|Multiplexers|BusWires [4]),
	.cin(gnd),
	.combout(\i9_9900k|mR1|Q[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|mR1|Q[4]~feeder .lut_mask = 16'hFF00;
defparam \i9_9900k|mR1|Q[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y34_N15
cycloneii_lcell_ff \i9_9900k|mR1|Q[4] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\i9_9900k|mR1|Q[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i9_9900k|Rin [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i9_9900k|mR1|Q [4]));

// Location: LCCOMB_X45_Y34_N30
cycloneii_lcell_comb \i9_9900k|Multiplexers|Selector4~4 (
// Equation(s):
// \i9_9900k|Multiplexers|Selector4~4_combout  = (\i9_9900k|Multiplexers|Equal8~1_combout  & ((\i9_9900k|mR1|Q [4]) # ((\i9_9900k|Multiplexers|Equal5~1_combout  & \i9_9900k|mR4|Q [4])))) # (!\i9_9900k|Multiplexers|Equal8~1_combout  & 
// (\i9_9900k|Multiplexers|Equal5~1_combout  & (\i9_9900k|mR4|Q [4])))

	.dataa(\i9_9900k|Multiplexers|Equal8~1_combout ),
	.datab(\i9_9900k|Multiplexers|Equal5~1_combout ),
	.datac(\i9_9900k|mR4|Q [4]),
	.datad(\i9_9900k|mR1|Q [4]),
	.cin(gnd),
	.combout(\i9_9900k|Multiplexers|Selector4~4_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Multiplexers|Selector4~4 .lut_mask = 16'hEAC0;
defparam \i9_9900k|Multiplexers|Selector4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N16
cycloneii_lcell_comb \i9_9900k|Multiplexers|Selector4~5 (
// Equation(s):
// \i9_9900k|Multiplexers|Selector4~5_combout  = (\i9_9900k|Multiplexers|Selector4~3_combout ) # (\i9_9900k|Multiplexers|Selector4~4_combout )

	.dataa(vcc),
	.datab(\i9_9900k|Multiplexers|Selector4~3_combout ),
	.datac(vcc),
	.datad(\i9_9900k|Multiplexers|Selector4~4_combout ),
	.cin(gnd),
	.combout(\i9_9900k|Multiplexers|Selector4~5_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Multiplexers|Selector4~5 .lut_mask = 16'hFFCC;
defparam \i9_9900k|Multiplexers|Selector4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N22
cycloneii_lcell_comb \i9_9900k|Multiplexers|Selector4~6 (
// Equation(s):
// \i9_9900k|Multiplexers|Selector4~6_combout  = (\i9_9900k|Multiplexers|Selector4~0_combout ) # ((\i9_9900k|Multiplexers|Selector4~2_combout ) # ((\i9_9900k|Multiplexers|Selector4~1_combout ) # (\i9_9900k|Multiplexers|Selector4~5_combout )))

	.dataa(\i9_9900k|Multiplexers|Selector4~0_combout ),
	.datab(\i9_9900k|Multiplexers|Selector4~2_combout ),
	.datac(\i9_9900k|Multiplexers|Selector4~1_combout ),
	.datad(\i9_9900k|Multiplexers|Selector4~5_combout ),
	.cin(gnd),
	.combout(\i9_9900k|Multiplexers|Selector4~6_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Multiplexers|Selector4~6 .lut_mask = 16'hFFFE;
defparam \i9_9900k|Multiplexers|Selector4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N28
cycloneii_lcell_comb \i9_9900k|Multiplexers|BusWires[4] (
// Equation(s):
// \i9_9900k|Multiplexers|BusWires [4] = (GLOBAL(\i9_9900k|Multiplexers|WideNor0~3clkctrl_outclk ) & ((\i9_9900k|Multiplexers|Selector4~6_combout ))) # (!GLOBAL(\i9_9900k|Multiplexers|WideNor0~3clkctrl_outclk ) & (\i9_9900k|Multiplexers|BusWires [4]))

	.dataa(vcc),
	.datab(\i9_9900k|Multiplexers|BusWires [4]),
	.datac(\i9_9900k|Multiplexers|WideNor0~3clkctrl_outclk ),
	.datad(\i9_9900k|Multiplexers|Selector4~6_combout ),
	.cin(gnd),
	.combout(\i9_9900k|Multiplexers|BusWires [4]),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Multiplexers|BusWires[4] .lut_mask = 16'hFC0C;
defparam \i9_9900k|Multiplexers|BusWires[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y33_N17
cycloneii_lcell_ff \i9_9900k|mR2|Q[5] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i9_9900k|Multiplexers|BusWires [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i9_9900k|Rin [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i9_9900k|mR2|Q [5]));

// Location: LCCOMB_X43_Y33_N16
cycloneii_lcell_comb \i9_9900k|Multiplexers|Selector5~2 (
// Equation(s):
// \i9_9900k|Multiplexers|Selector5~2_combout  = (\SW~combout [5] & ((\i9_9900k|Multiplexers|Equal0~2_combout ) # ((\i9_9900k|Multiplexers|Equal7~1_combout  & \i9_9900k|mR2|Q [5])))) # (!\SW~combout [5] & (\i9_9900k|Multiplexers|Equal7~1_combout  & 
// (\i9_9900k|mR2|Q [5])))

	.dataa(\SW~combout [5]),
	.datab(\i9_9900k|Multiplexers|Equal7~1_combout ),
	.datac(\i9_9900k|mR2|Q [5]),
	.datad(\i9_9900k|Multiplexers|Equal0~2_combout ),
	.cin(gnd),
	.combout(\i9_9900k|Multiplexers|Selector5~2_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Multiplexers|Selector5~2 .lut_mask = 16'hEAC0;
defparam \i9_9900k|Multiplexers|Selector5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y34_N17
cycloneii_lcell_ff \i9_9900k|mR4|Q[5] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i9_9900k|Multiplexers|BusWires [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i9_9900k|Rin [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i9_9900k|mR4|Q [5]));

// Location: LCCOMB_X47_Y34_N26
cycloneii_lcell_comb \i9_9900k|mR1|Q[5]~feeder (
// Equation(s):
// \i9_9900k|mR1|Q[5]~feeder_combout  = \i9_9900k|Multiplexers|BusWires [5]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\i9_9900k|Multiplexers|BusWires [5]),
	.cin(gnd),
	.combout(\i9_9900k|mR1|Q[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|mR1|Q[5]~feeder .lut_mask = 16'hFF00;
defparam \i9_9900k|mR1|Q[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y34_N27
cycloneii_lcell_ff \i9_9900k|mR1|Q[5] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\i9_9900k|mR1|Q[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i9_9900k|Rin [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i9_9900k|mR1|Q [5]));

// Location: LCCOMB_X47_Y34_N16
cycloneii_lcell_comb \i9_9900k|Multiplexers|Selector5~4 (
// Equation(s):
// \i9_9900k|Multiplexers|Selector5~4_combout  = (\i9_9900k|Multiplexers|Equal5~1_combout  & ((\i9_9900k|mR4|Q [5]) # ((\i9_9900k|Multiplexers|Equal8~1_combout  & \i9_9900k|mR1|Q [5])))) # (!\i9_9900k|Multiplexers|Equal5~1_combout  & 
// (\i9_9900k|Multiplexers|Equal8~1_combout  & ((\i9_9900k|mR1|Q [5]))))

	.dataa(\i9_9900k|Multiplexers|Equal5~1_combout ),
	.datab(\i9_9900k|Multiplexers|Equal8~1_combout ),
	.datac(\i9_9900k|mR4|Q [5]),
	.datad(\i9_9900k|mR1|Q [5]),
	.cin(gnd),
	.combout(\i9_9900k|Multiplexers|Selector5~4_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Multiplexers|Selector5~4 .lut_mask = 16'hECA0;
defparam \i9_9900k|Multiplexers|Selector5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y33_N19
cycloneii_lcell_ff \i9_9900k|mR5|Q[5] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i9_9900k|Multiplexers|BusWires [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i9_9900k|Rin [5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i9_9900k|mR5|Q [5]));

// Location: LCCOMB_X43_Y33_N18
cycloneii_lcell_comb \i9_9900k|Multiplexers|Selector5~3 (
// Equation(s):
// \i9_9900k|Multiplexers|Selector5~3_combout  = (!\i9_9900k|Control [3] & (\i9_9900k|Multiplexers|Equal0~0_combout  & (\i9_9900k|mR5|Q [5] & \i9_9900k|Multiplexers|Equal4~0_combout )))

	.dataa(\i9_9900k|Control [3]),
	.datab(\i9_9900k|Multiplexers|Equal0~0_combout ),
	.datac(\i9_9900k|mR5|Q [5]),
	.datad(\i9_9900k|Multiplexers|Equal4~0_combout ),
	.cin(gnd),
	.combout(\i9_9900k|Multiplexers|Selector5~3_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Multiplexers|Selector5~3 .lut_mask = 16'h4000;
defparam \i9_9900k|Multiplexers|Selector5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N20
cycloneii_lcell_comb \i9_9900k|Multiplexers|Selector5~5 (
// Equation(s):
// \i9_9900k|Multiplexers|Selector5~5_combout  = (\i9_9900k|Multiplexers|Selector5~4_combout ) # (\i9_9900k|Multiplexers|Selector5~3_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\i9_9900k|Multiplexers|Selector5~4_combout ),
	.datad(\i9_9900k|Multiplexers|Selector5~3_combout ),
	.cin(gnd),
	.combout(\i9_9900k|Multiplexers|Selector5~5_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Multiplexers|Selector5~5 .lut_mask = 16'hFFF0;
defparam \i9_9900k|Multiplexers|Selector5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y35_N29
cycloneii_lcell_ff \i9_9900k|mR0|Q[5] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i9_9900k|Multiplexers|BusWires [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i9_9900k|Rin [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i9_9900k|mR0|Q [5]));

// Location: LCCOMB_X43_Y34_N2
cycloneii_lcell_comb \i9_9900k|mR6|Q[5]~feeder (
// Equation(s):
// \i9_9900k|mR6|Q[5]~feeder_combout  = \i9_9900k|Multiplexers|BusWires [5]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\i9_9900k|Multiplexers|BusWires [5]),
	.cin(gnd),
	.combout(\i9_9900k|mR6|Q[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|mR6|Q[5]~feeder .lut_mask = 16'hFF00;
defparam \i9_9900k|mR6|Q[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y34_N3
cycloneii_lcell_ff \i9_9900k|mR6|Q[5] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\i9_9900k|mR6|Q[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i9_9900k|Rin [6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i9_9900k|mR6|Q [5]));

// Location: LCCOMB_X44_Y35_N28
cycloneii_lcell_comb \i9_9900k|Multiplexers|Selector5~1 (
// Equation(s):
// \i9_9900k|Multiplexers|Selector5~1_combout  = (\i9_9900k|Multiplexers|Equal3~1_combout  & ((\i9_9900k|mR6|Q [5]) # ((\i9_9900k|Multiplexers|Equal9~1_combout  & \i9_9900k|mR0|Q [5])))) # (!\i9_9900k|Multiplexers|Equal3~1_combout  & 
// (\i9_9900k|Multiplexers|Equal9~1_combout  & (\i9_9900k|mR0|Q [5])))

	.dataa(\i9_9900k|Multiplexers|Equal3~1_combout ),
	.datab(\i9_9900k|Multiplexers|Equal9~1_combout ),
	.datac(\i9_9900k|mR0|Q [5]),
	.datad(\i9_9900k|mR6|Q [5]),
	.cin(gnd),
	.combout(\i9_9900k|Multiplexers|Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Multiplexers|Selector5~1 .lut_mask = 16'hEAC0;
defparam \i9_9900k|Multiplexers|Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N30
cycloneii_lcell_comb \i9_9900k|Multiplexers|Selector5~6 (
// Equation(s):
// \i9_9900k|Multiplexers|Selector5~6_combout  = (\i9_9900k|Multiplexers|Selector5~0_combout ) # ((\i9_9900k|Multiplexers|Selector5~2_combout ) # ((\i9_9900k|Multiplexers|Selector5~5_combout ) # (\i9_9900k|Multiplexers|Selector5~1_combout )))

	.dataa(\i9_9900k|Multiplexers|Selector5~0_combout ),
	.datab(\i9_9900k|Multiplexers|Selector5~2_combout ),
	.datac(\i9_9900k|Multiplexers|Selector5~5_combout ),
	.datad(\i9_9900k|Multiplexers|Selector5~1_combout ),
	.cin(gnd),
	.combout(\i9_9900k|Multiplexers|Selector5~6_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Multiplexers|Selector5~6 .lut_mask = 16'hFFFE;
defparam \i9_9900k|Multiplexers|Selector5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N10
cycloneii_lcell_comb \i9_9900k|Multiplexers|BusWires[5] (
// Equation(s):
// \i9_9900k|Multiplexers|BusWires [5] = (GLOBAL(\i9_9900k|Multiplexers|WideNor0~3clkctrl_outclk ) & ((\i9_9900k|Multiplexers|Selector5~6_combout ))) # (!GLOBAL(\i9_9900k|Multiplexers|WideNor0~3clkctrl_outclk ) & (\i9_9900k|Multiplexers|BusWires [5]))

	.dataa(\i9_9900k|Multiplexers|BusWires [5]),
	.datab(vcc),
	.datac(\i9_9900k|Multiplexers|WideNor0~3clkctrl_outclk ),
	.datad(\i9_9900k|Multiplexers|Selector5~6_combout ),
	.cin(gnd),
	.combout(\i9_9900k|Multiplexers|BusWires [5]),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Multiplexers|BusWires[5] .lut_mask = 16'hFA0A;
defparam \i9_9900k|Multiplexers|BusWires[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y33_N5
cycloneii_lcell_ff \i9_9900k|mR2|Q[6] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i9_9900k|Multiplexers|BusWires [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i9_9900k|Rin [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i9_9900k|mR2|Q [6]));

// Location: LCCOMB_X44_Y33_N4
cycloneii_lcell_comb \i9_9900k|Multiplexers|Selector6~2 (
// Equation(s):
// \i9_9900k|Multiplexers|Selector6~2_combout  = (\i9_9900k|Multiplexers|Equal7~1_combout  & ((\i9_9900k|mR2|Q [6]) # ((\SW~combout [6] & \i9_9900k|Multiplexers|Equal0~2_combout )))) # (!\i9_9900k|Multiplexers|Equal7~1_combout  & (\SW~combout [6] & 
// ((\i9_9900k|Multiplexers|Equal0~2_combout ))))

	.dataa(\i9_9900k|Multiplexers|Equal7~1_combout ),
	.datab(\SW~combout [6]),
	.datac(\i9_9900k|mR2|Q [6]),
	.datad(\i9_9900k|Multiplexers|Equal0~2_combout ),
	.cin(gnd),
	.combout(\i9_9900k|Multiplexers|Selector6~2_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Multiplexers|Selector6~2 .lut_mask = 16'hECA0;
defparam \i9_9900k|Multiplexers|Selector6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y33_N3
cycloneii_lcell_ff \i9_9900k|mR0|Q[6] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i9_9900k|Multiplexers|BusWires [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i9_9900k|Rin [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i9_9900k|mR0|Q [6]));

// Location: LCFF_X43_Y34_N17
cycloneii_lcell_ff \i9_9900k|mR6|Q[6] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i9_9900k|Multiplexers|BusWires [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i9_9900k|Rin [6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i9_9900k|mR6|Q [6]));

// Location: LCCOMB_X42_Y33_N2
cycloneii_lcell_comb \i9_9900k|Multiplexers|Selector6~1 (
// Equation(s):
// \i9_9900k|Multiplexers|Selector6~1_combout  = (\i9_9900k|Multiplexers|Equal3~1_combout  & ((\i9_9900k|mR6|Q [6]) # ((\i9_9900k|Multiplexers|Equal9~1_combout  & \i9_9900k|mR0|Q [6])))) # (!\i9_9900k|Multiplexers|Equal3~1_combout  & 
// (\i9_9900k|Multiplexers|Equal9~1_combout  & (\i9_9900k|mR0|Q [6])))

	.dataa(\i9_9900k|Multiplexers|Equal3~1_combout ),
	.datab(\i9_9900k|Multiplexers|Equal9~1_combout ),
	.datac(\i9_9900k|mR0|Q [6]),
	.datad(\i9_9900k|mR6|Q [6]),
	.cin(gnd),
	.combout(\i9_9900k|Multiplexers|Selector6~1_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Multiplexers|Selector6~1 .lut_mask = 16'hEAC0;
defparam \i9_9900k|Multiplexers|Selector6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y33_N17
cycloneii_lcell_ff \i9_9900k|mR5|Q[6] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i9_9900k|Multiplexers|BusWires [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i9_9900k|Rin [5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i9_9900k|mR5|Q [6]));

// Location: LCCOMB_X45_Y33_N16
cycloneii_lcell_comb \i9_9900k|Multiplexers|Selector6~3 (
// Equation(s):
// \i9_9900k|Multiplexers|Selector6~3_combout  = (\i9_9900k|Multiplexers|Equal4~0_combout  & (!\i9_9900k|Control [3] & (\i9_9900k|mR5|Q [6] & \i9_9900k|Multiplexers|Equal0~0_combout )))

	.dataa(\i9_9900k|Multiplexers|Equal4~0_combout ),
	.datab(\i9_9900k|Control [3]),
	.datac(\i9_9900k|mR5|Q [6]),
	.datad(\i9_9900k|Multiplexers|Equal0~0_combout ),
	.cin(gnd),
	.combout(\i9_9900k|Multiplexers|Selector6~3_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Multiplexers|Selector6~3 .lut_mask = 16'h2000;
defparam \i9_9900k|Multiplexers|Selector6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y35_N17
cycloneii_lcell_ff \i9_9900k|mR1|Q[6] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i9_9900k|Multiplexers|BusWires [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i9_9900k|Rin [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i9_9900k|mR1|Q [6]));

// Location: LCCOMB_X45_Y35_N22
cycloneii_lcell_comb \i9_9900k|mR4|Q[6]~feeder (
// Equation(s):
// \i9_9900k|mR4|Q[6]~feeder_combout  = \i9_9900k|Multiplexers|BusWires [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\i9_9900k|Multiplexers|BusWires [6]),
	.cin(gnd),
	.combout(\i9_9900k|mR4|Q[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|mR4|Q[6]~feeder .lut_mask = 16'hFF00;
defparam \i9_9900k|mR4|Q[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y35_N23
cycloneii_lcell_ff \i9_9900k|mR4|Q[6] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\i9_9900k|mR4|Q[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i9_9900k|Rin [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i9_9900k|mR4|Q [6]));

// Location: LCCOMB_X45_Y35_N16
cycloneii_lcell_comb \i9_9900k|Multiplexers|Selector6~4 (
// Equation(s):
// \i9_9900k|Multiplexers|Selector6~4_combout  = (\i9_9900k|Multiplexers|Equal8~1_combout  & ((\i9_9900k|mR1|Q [6]) # ((\i9_9900k|Multiplexers|Equal5~1_combout  & \i9_9900k|mR4|Q [6])))) # (!\i9_9900k|Multiplexers|Equal8~1_combout  & 
// (\i9_9900k|Multiplexers|Equal5~1_combout  & ((\i9_9900k|mR4|Q [6]))))

	.dataa(\i9_9900k|Multiplexers|Equal8~1_combout ),
	.datab(\i9_9900k|Multiplexers|Equal5~1_combout ),
	.datac(\i9_9900k|mR1|Q [6]),
	.datad(\i9_9900k|mR4|Q [6]),
	.cin(gnd),
	.combout(\i9_9900k|Multiplexers|Selector6~4_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Multiplexers|Selector6~4 .lut_mask = 16'hECA0;
defparam \i9_9900k|Multiplexers|Selector6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N6
cycloneii_lcell_comb \i9_9900k|Multiplexers|Selector6~5 (
// Equation(s):
// \i9_9900k|Multiplexers|Selector6~5_combout  = (\i9_9900k|Multiplexers|Selector6~3_combout ) # (\i9_9900k|Multiplexers|Selector6~4_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\i9_9900k|Multiplexers|Selector6~3_combout ),
	.datad(\i9_9900k|Multiplexers|Selector6~4_combout ),
	.cin(gnd),
	.combout(\i9_9900k|Multiplexers|Selector6~5_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Multiplexers|Selector6~5 .lut_mask = 16'hFFF0;
defparam \i9_9900k|Multiplexers|Selector6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N0
cycloneii_lcell_comb \i9_9900k|Multiplexers|Selector6~6 (
// Equation(s):
// \i9_9900k|Multiplexers|Selector6~6_combout  = (\i9_9900k|Multiplexers|Selector6~0_combout ) # ((\i9_9900k|Multiplexers|Selector6~2_combout ) # ((\i9_9900k|Multiplexers|Selector6~1_combout ) # (\i9_9900k|Multiplexers|Selector6~5_combout )))

	.dataa(\i9_9900k|Multiplexers|Selector6~0_combout ),
	.datab(\i9_9900k|Multiplexers|Selector6~2_combout ),
	.datac(\i9_9900k|Multiplexers|Selector6~1_combout ),
	.datad(\i9_9900k|Multiplexers|Selector6~5_combout ),
	.cin(gnd),
	.combout(\i9_9900k|Multiplexers|Selector6~6_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Multiplexers|Selector6~6 .lut_mask = 16'hFFFE;
defparam \i9_9900k|Multiplexers|Selector6~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N16
cycloneii_lcell_comb \i9_9900k|Multiplexers|BusWires[6] (
// Equation(s):
// \i9_9900k|Multiplexers|BusWires [6] = (GLOBAL(\i9_9900k|Multiplexers|WideNor0~3clkctrl_outclk ) & ((\i9_9900k|Multiplexers|Selector6~6_combout ))) # (!GLOBAL(\i9_9900k|Multiplexers|WideNor0~3clkctrl_outclk ) & (\i9_9900k|Multiplexers|BusWires [6]))

	.dataa(\i9_9900k|Multiplexers|BusWires [6]),
	.datab(vcc),
	.datac(\i9_9900k|Multiplexers|WideNor0~3clkctrl_outclk ),
	.datad(\i9_9900k|Multiplexers|Selector6~6_combout ),
	.cin(gnd),
	.combout(\i9_9900k|Multiplexers|BusWires [6]),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Multiplexers|BusWires[6] .lut_mask = 16'hFA0A;
defparam \i9_9900k|Multiplexers|BusWires[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y33_N15
cycloneii_lcell_ff \i9_9900k|mR3|Q[7] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i9_9900k|Multiplexers|BusWires [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i9_9900k|Rin [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i9_9900k|mR3|Q [7]));

// Location: LCCOMB_X47_Y34_N8
cycloneii_lcell_comb \i9_9900k|Multiplexers|Equal2~0 (
// Equation(s):
// \i9_9900k|Multiplexers|Equal2~0_combout  = (!\i9_9900k|Control [8] & (!\i9_9900k|Control [9] & (!\i9_9900k|Control [7] & \i9_9900k|Control [2])))

	.dataa(\i9_9900k|Control [8]),
	.datab(\i9_9900k|Control [9]),
	.datac(\i9_9900k|Control [7]),
	.datad(\i9_9900k|Control [2]),
	.cin(gnd),
	.combout(\i9_9900k|Multiplexers|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Multiplexers|Equal2~0 .lut_mask = 16'h0100;
defparam \i9_9900k|Multiplexers|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N22
cycloneii_lcell_comb \i9_9900k|Multiplexers|Equal2~1 (
// Equation(s):
// \i9_9900k|Multiplexers|Equal2~1_combout  = (\i9_9900k|Multiplexers|Equal3~0_combout  & (\i9_9900k|Multiplexers|Equal2~0_combout  & !\i9_9900k|Control [3]))

	.dataa(\i9_9900k|Multiplexers|Equal3~0_combout ),
	.datab(vcc),
	.datac(\i9_9900k|Multiplexers|Equal2~0_combout ),
	.datad(\i9_9900k|Control [3]),
	.cin(gnd),
	.combout(\i9_9900k|Multiplexers|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Multiplexers|Equal2~1 .lut_mask = 16'h00A0;
defparam \i9_9900k|Multiplexers|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N14
cycloneii_lcell_comb \i9_9900k|Multiplexers|Selector7~0 (
// Equation(s):
// \i9_9900k|Multiplexers|Selector7~0_combout  = (\i9_9900k|mR7|Q [7] & ((\i9_9900k|Multiplexers|Equal2~1_combout ) # ((\i9_9900k|Multiplexers|Equal6~1_combout  & \i9_9900k|mR3|Q [7])))) # (!\i9_9900k|mR7|Q [7] & (\i9_9900k|Multiplexers|Equal6~1_combout  & 
// (\i9_9900k|mR3|Q [7])))

	.dataa(\i9_9900k|mR7|Q [7]),
	.datab(\i9_9900k|Multiplexers|Equal6~1_combout ),
	.datac(\i9_9900k|mR3|Q [7]),
	.datad(\i9_9900k|Multiplexers|Equal2~1_combout ),
	.cin(gnd),
	.combout(\i9_9900k|Multiplexers|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Multiplexers|Selector7~0 .lut_mask = 16'hEAC0;
defparam \i9_9900k|Multiplexers|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y33_N5
cycloneii_lcell_ff \i9_9900k|mR2|Q[7] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i9_9900k|Multiplexers|BusWires [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i9_9900k|Rin [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i9_9900k|mR2|Q [7]));

// Location: LCCOMB_X43_Y33_N4
cycloneii_lcell_comb \i9_9900k|Multiplexers|Selector7~2 (
// Equation(s):
// \i9_9900k|Multiplexers|Selector7~2_combout  = (\SW~combout [7] & ((\i9_9900k|Multiplexers|Equal0~2_combout ) # ((\i9_9900k|Multiplexers|Equal7~1_combout  & \i9_9900k|mR2|Q [7])))) # (!\SW~combout [7] & (\i9_9900k|Multiplexers|Equal7~1_combout  & 
// (\i9_9900k|mR2|Q [7])))

	.dataa(\SW~combout [7]),
	.datab(\i9_9900k|Multiplexers|Equal7~1_combout ),
	.datac(\i9_9900k|mR2|Q [7]),
	.datad(\i9_9900k|Multiplexers|Equal0~2_combout ),
	.cin(gnd),
	.combout(\i9_9900k|Multiplexers|Selector7~2_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Multiplexers|Selector7~2 .lut_mask = 16'hEAC0;
defparam \i9_9900k|Multiplexers|Selector7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y33_N21
cycloneii_lcell_ff \i9_9900k|mR5|Q[7] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i9_9900k|Multiplexers|BusWires [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i9_9900k|Rin [5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i9_9900k|mR5|Q [7]));

// Location: LCCOMB_X45_Y33_N20
cycloneii_lcell_comb \i9_9900k|Multiplexers|Selector7~3 (
// Equation(s):
// \i9_9900k|Multiplexers|Selector7~3_combout  = (\i9_9900k|Multiplexers|Equal4~0_combout  & (!\i9_9900k|Control [3] & (\i9_9900k|mR5|Q [7] & \i9_9900k|Multiplexers|Equal0~0_combout )))

	.dataa(\i9_9900k|Multiplexers|Equal4~0_combout ),
	.datab(\i9_9900k|Control [3]),
	.datac(\i9_9900k|mR5|Q [7]),
	.datad(\i9_9900k|Multiplexers|Equal0~0_combout ),
	.cin(gnd),
	.combout(\i9_9900k|Multiplexers|Selector7~3_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Multiplexers|Selector7~3 .lut_mask = 16'h2000;
defparam \i9_9900k|Multiplexers|Selector7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y34_N23
cycloneii_lcell_ff \i9_9900k|mR4|Q[7] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i9_9900k|Multiplexers|BusWires [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i9_9900k|Rin [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i9_9900k|mR4|Q [7]));

// Location: LCFF_X47_Y34_N7
cycloneii_lcell_ff \i9_9900k|mR1|Q[7] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i9_9900k|Multiplexers|BusWires [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i9_9900k|Rin [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i9_9900k|mR1|Q [7]));

// Location: LCCOMB_X47_Y34_N22
cycloneii_lcell_comb \i9_9900k|Multiplexers|Selector7~4 (
// Equation(s):
// \i9_9900k|Multiplexers|Selector7~4_combout  = (\i9_9900k|Multiplexers|Equal5~1_combout  & ((\i9_9900k|mR4|Q [7]) # ((\i9_9900k|Multiplexers|Equal8~1_combout  & \i9_9900k|mR1|Q [7])))) # (!\i9_9900k|Multiplexers|Equal5~1_combout  & 
// (\i9_9900k|Multiplexers|Equal8~1_combout  & ((\i9_9900k|mR1|Q [7]))))

	.dataa(\i9_9900k|Multiplexers|Equal5~1_combout ),
	.datab(\i9_9900k|Multiplexers|Equal8~1_combout ),
	.datac(\i9_9900k|mR4|Q [7]),
	.datad(\i9_9900k|mR1|Q [7]),
	.cin(gnd),
	.combout(\i9_9900k|Multiplexers|Selector7~4_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Multiplexers|Selector7~4 .lut_mask = 16'hECA0;
defparam \i9_9900k|Multiplexers|Selector7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N0
cycloneii_lcell_comb \i9_9900k|Multiplexers|Selector7~5 (
// Equation(s):
// \i9_9900k|Multiplexers|Selector7~5_combout  = (\i9_9900k|Multiplexers|Selector7~3_combout ) # (\i9_9900k|Multiplexers|Selector7~4_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\i9_9900k|Multiplexers|Selector7~3_combout ),
	.datad(\i9_9900k|Multiplexers|Selector7~4_combout ),
	.cin(gnd),
	.combout(\i9_9900k|Multiplexers|Selector7~5_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Multiplexers|Selector7~5 .lut_mask = 16'hFFF0;
defparam \i9_9900k|Multiplexers|Selector7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N30
cycloneii_lcell_comb \i9_9900k|Multiplexers|Selector7~6 (
// Equation(s):
// \i9_9900k|Multiplexers|Selector7~6_combout  = (\i9_9900k|Multiplexers|Selector7~1_combout ) # ((\i9_9900k|Multiplexers|Selector7~0_combout ) # ((\i9_9900k|Multiplexers|Selector7~2_combout ) # (\i9_9900k|Multiplexers|Selector7~5_combout )))

	.dataa(\i9_9900k|Multiplexers|Selector7~1_combout ),
	.datab(\i9_9900k|Multiplexers|Selector7~0_combout ),
	.datac(\i9_9900k|Multiplexers|Selector7~2_combout ),
	.datad(\i9_9900k|Multiplexers|Selector7~5_combout ),
	.cin(gnd),
	.combout(\i9_9900k|Multiplexers|Selector7~6_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Multiplexers|Selector7~6 .lut_mask = 16'hFFFE;
defparam \i9_9900k|Multiplexers|Selector7~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N20
cycloneii_lcell_comb \i9_9900k|Multiplexers|BusWires[7] (
// Equation(s):
// \i9_9900k|Multiplexers|BusWires [7] = (GLOBAL(\i9_9900k|Multiplexers|WideNor0~3clkctrl_outclk ) & ((\i9_9900k|Multiplexers|Selector7~6_combout ))) # (!GLOBAL(\i9_9900k|Multiplexers|WideNor0~3clkctrl_outclk ) & (\i9_9900k|Multiplexers|BusWires [7]))

	.dataa(\i9_9900k|Multiplexers|BusWires [7]),
	.datab(\i9_9900k|Multiplexers|WideNor0~3clkctrl_outclk ),
	.datac(vcc),
	.datad(\i9_9900k|Multiplexers|Selector7~6_combout ),
	.cin(gnd),
	.combout(\i9_9900k|Multiplexers|BusWires [7]),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Multiplexers|BusWires[7] .lut_mask = 16'hEE22;
defparam \i9_9900k|Multiplexers|BusWires[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y33_N3
cycloneii_lcell_ff \i9_9900k|mR3|Q[8] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i9_9900k|Multiplexers|BusWires [8]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i9_9900k|Rin [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i9_9900k|mR3|Q [8]));

// Location: LCCOMB_X46_Y33_N2
cycloneii_lcell_comb \i9_9900k|Multiplexers|Selector8~0 (
// Equation(s):
// \i9_9900k|Multiplexers|Selector8~0_combout  = (\i9_9900k|mR7|Q [8] & ((\i9_9900k|Multiplexers|Equal2~1_combout ) # ((\i9_9900k|Multiplexers|Equal6~1_combout  & \i9_9900k|mR3|Q [8])))) # (!\i9_9900k|mR7|Q [8] & (\i9_9900k|Multiplexers|Equal6~1_combout  & 
// (\i9_9900k|mR3|Q [8])))

	.dataa(\i9_9900k|mR7|Q [8]),
	.datab(\i9_9900k|Multiplexers|Equal6~1_combout ),
	.datac(\i9_9900k|mR3|Q [8]),
	.datad(\i9_9900k|Multiplexers|Equal2~1_combout ),
	.cin(gnd),
	.combout(\i9_9900k|Multiplexers|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Multiplexers|Selector8~0 .lut_mask = 16'hEAC0;
defparam \i9_9900k|Multiplexers|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y33_N27
cycloneii_lcell_ff \i9_9900k|mR5|Q[8] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i9_9900k|Multiplexers|BusWires [8]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i9_9900k|Rin [5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i9_9900k|mR5|Q [8]));

// Location: LCCOMB_X45_Y33_N26
cycloneii_lcell_comb \i9_9900k|Multiplexers|Selector8~3 (
// Equation(s):
// \i9_9900k|Multiplexers|Selector8~3_combout  = (\i9_9900k|Multiplexers|Equal0~0_combout  & (!\i9_9900k|Control [3] & (\i9_9900k|mR5|Q [8] & \i9_9900k|Multiplexers|Equal4~0_combout )))

	.dataa(\i9_9900k|Multiplexers|Equal0~0_combout ),
	.datab(\i9_9900k|Control [3]),
	.datac(\i9_9900k|mR5|Q [8]),
	.datad(\i9_9900k|Multiplexers|Equal4~0_combout ),
	.cin(gnd),
	.combout(\i9_9900k|Multiplexers|Selector8~3_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Multiplexers|Selector8~3 .lut_mask = 16'h2000;
defparam \i9_9900k|Multiplexers|Selector8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y35_N25
cycloneii_lcell_ff \i9_9900k|mR1|Q[8] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i9_9900k|Multiplexers|BusWires [8]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i9_9900k|Rin [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i9_9900k|mR1|Q [8]));

// Location: LCFF_X45_Y35_N31
cycloneii_lcell_ff \i9_9900k|mR4|Q[8] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i9_9900k|Multiplexers|BusWires [8]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i9_9900k|Rin [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i9_9900k|mR4|Q [8]));

// Location: LCCOMB_X45_Y35_N24
cycloneii_lcell_comb \i9_9900k|Multiplexers|Selector8~4 (
// Equation(s):
// \i9_9900k|Multiplexers|Selector8~4_combout  = (\i9_9900k|Multiplexers|Equal8~1_combout  & ((\i9_9900k|mR1|Q [8]) # ((\i9_9900k|Multiplexers|Equal5~1_combout  & \i9_9900k|mR4|Q [8])))) # (!\i9_9900k|Multiplexers|Equal8~1_combout  & 
// (\i9_9900k|Multiplexers|Equal5~1_combout  & ((\i9_9900k|mR4|Q [8]))))

	.dataa(\i9_9900k|Multiplexers|Equal8~1_combout ),
	.datab(\i9_9900k|Multiplexers|Equal5~1_combout ),
	.datac(\i9_9900k|mR1|Q [8]),
	.datad(\i9_9900k|mR4|Q [8]),
	.cin(gnd),
	.combout(\i9_9900k|Multiplexers|Selector8~4_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Multiplexers|Selector8~4 .lut_mask = 16'hECA0;
defparam \i9_9900k|Multiplexers|Selector8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N16
cycloneii_lcell_comb \i9_9900k|Multiplexers|Selector8~5 (
// Equation(s):
// \i9_9900k|Multiplexers|Selector8~5_combout  = (\i9_9900k|Multiplexers|Selector8~3_combout ) # (\i9_9900k|Multiplexers|Selector8~4_combout )

	.dataa(vcc),
	.datab(\i9_9900k|Multiplexers|Selector8~3_combout ),
	.datac(vcc),
	.datad(\i9_9900k|Multiplexers|Selector8~4_combout ),
	.cin(gnd),
	.combout(\i9_9900k|Multiplexers|Selector8~5_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Multiplexers|Selector8~5 .lut_mask = 16'hFFCC;
defparam \i9_9900k|Multiplexers|Selector8~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y33_N25
cycloneii_lcell_ff \i9_9900k|mR0|Q[8] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i9_9900k|Multiplexers|BusWires [8]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i9_9900k|Rin [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i9_9900k|mR0|Q [8]));

// Location: LCCOMB_X43_Y34_N10
cycloneii_lcell_comb \i9_9900k|mR6|Q[8]~feeder (
// Equation(s):
// \i9_9900k|mR6|Q[8]~feeder_combout  = \i9_9900k|Multiplexers|BusWires [8]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\i9_9900k|Multiplexers|BusWires [8]),
	.cin(gnd),
	.combout(\i9_9900k|mR6|Q[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|mR6|Q[8]~feeder .lut_mask = 16'hFF00;
defparam \i9_9900k|mR6|Q[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y34_N11
cycloneii_lcell_ff \i9_9900k|mR6|Q[8] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\i9_9900k|mR6|Q[8]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i9_9900k|Rin [6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i9_9900k|mR6|Q [8]));

// Location: LCCOMB_X42_Y33_N24
cycloneii_lcell_comb \i9_9900k|Multiplexers|Selector8~1 (
// Equation(s):
// \i9_9900k|Multiplexers|Selector8~1_combout  = (\i9_9900k|Multiplexers|Equal3~1_combout  & ((\i9_9900k|mR6|Q [8]) # ((\i9_9900k|Multiplexers|Equal9~1_combout  & \i9_9900k|mR0|Q [8])))) # (!\i9_9900k|Multiplexers|Equal3~1_combout  & 
// (\i9_9900k|Multiplexers|Equal9~1_combout  & (\i9_9900k|mR0|Q [8])))

	.dataa(\i9_9900k|Multiplexers|Equal3~1_combout ),
	.datab(\i9_9900k|Multiplexers|Equal9~1_combout ),
	.datac(\i9_9900k|mR0|Q [8]),
	.datad(\i9_9900k|mR6|Q [8]),
	.cin(gnd),
	.combout(\i9_9900k|Multiplexers|Selector8~1_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Multiplexers|Selector8~1 .lut_mask = 16'hEAC0;
defparam \i9_9900k|Multiplexers|Selector8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N22
cycloneii_lcell_comb \i9_9900k|Multiplexers|Selector8~6 (
// Equation(s):
// \i9_9900k|Multiplexers|Selector8~6_combout  = (\i9_9900k|Multiplexers|Selector8~2_combout ) # ((\i9_9900k|Multiplexers|Selector8~0_combout ) # ((\i9_9900k|Multiplexers|Selector8~5_combout ) # (\i9_9900k|Multiplexers|Selector8~1_combout )))

	.dataa(\i9_9900k|Multiplexers|Selector8~2_combout ),
	.datab(\i9_9900k|Multiplexers|Selector8~0_combout ),
	.datac(\i9_9900k|Multiplexers|Selector8~5_combout ),
	.datad(\i9_9900k|Multiplexers|Selector8~1_combout ),
	.cin(gnd),
	.combout(\i9_9900k|Multiplexers|Selector8~6_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Multiplexers|Selector8~6 .lut_mask = 16'hFFFE;
defparam \i9_9900k|Multiplexers|Selector8~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N8
cycloneii_lcell_comb \i9_9900k|Multiplexers|BusWires[8] (
// Equation(s):
// \i9_9900k|Multiplexers|BusWires [8] = (GLOBAL(\i9_9900k|Multiplexers|WideNor0~3clkctrl_outclk ) & ((\i9_9900k|Multiplexers|Selector8~6_combout ))) # (!GLOBAL(\i9_9900k|Multiplexers|WideNor0~3clkctrl_outclk ) & (\i9_9900k|Multiplexers|BusWires [8]))

	.dataa(vcc),
	.datab(\i9_9900k|Multiplexers|BusWires [8]),
	.datac(\i9_9900k|Multiplexers|WideNor0~3clkctrl_outclk ),
	.datad(\i9_9900k|Multiplexers|Selector8~6_combout ),
	.cin(gnd),
	.combout(\i9_9900k|Multiplexers|BusWires [8]),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Multiplexers|BusWires[8] .lut_mask = 16'hFC0C;
defparam \i9_9900k|Multiplexers|BusWires[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y33_N1
cycloneii_lcell_ff \i9_9900k|mR2|Q[9] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i9_9900k|Multiplexers|BusWires [9]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i9_9900k|Rin [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i9_9900k|mR2|Q [9]));

// Location: LCCOMB_X43_Y33_N0
cycloneii_lcell_comb \i9_9900k|Multiplexers|Selector9~2 (
// Equation(s):
// \i9_9900k|Multiplexers|Selector9~2_combout  = (\SW~combout [9] & ((\i9_9900k|Multiplexers|Equal0~2_combout ) # ((\i9_9900k|Multiplexers|Equal7~1_combout  & \i9_9900k|mR2|Q [9])))) # (!\SW~combout [9] & (\i9_9900k|Multiplexers|Equal7~1_combout  & 
// (\i9_9900k|mR2|Q [9])))

	.dataa(\SW~combout [9]),
	.datab(\i9_9900k|Multiplexers|Equal7~1_combout ),
	.datac(\i9_9900k|mR2|Q [9]),
	.datad(\i9_9900k|Multiplexers|Equal0~2_combout ),
	.cin(gnd),
	.combout(\i9_9900k|Multiplexers|Selector9~2_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Multiplexers|Selector9~2 .lut_mask = 16'hEAC0;
defparam \i9_9900k|Multiplexers|Selector9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y35_N1
cycloneii_lcell_ff \i9_9900k|mR5|Q[9] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i9_9900k|Multiplexers|BusWires [9]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i9_9900k|Rin [5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i9_9900k|mR5|Q [9]));

// Location: LCCOMB_X44_Y35_N22
cycloneii_lcell_comb \i9_9900k|Multiplexers|Selector9~3 (
// Equation(s):
// \i9_9900k|Multiplexers|Selector9~3_combout  = (!\i9_9900k|Control [3] & (\i9_9900k|Multiplexers|Equal0~0_combout  & (\i9_9900k|Multiplexers|Equal4~0_combout  & \i9_9900k|mR5|Q [9])))

	.dataa(\i9_9900k|Control [3]),
	.datab(\i9_9900k|Multiplexers|Equal0~0_combout ),
	.datac(\i9_9900k|Multiplexers|Equal4~0_combout ),
	.datad(\i9_9900k|mR5|Q [9]),
	.cin(gnd),
	.combout(\i9_9900k|Multiplexers|Selector9~3_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Multiplexers|Selector9~3 .lut_mask = 16'h4000;
defparam \i9_9900k|Multiplexers|Selector9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y35_N5
cycloneii_lcell_ff \i9_9900k|mR1|Q[9] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i9_9900k|Multiplexers|BusWires [9]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i9_9900k|Rin [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i9_9900k|mR1|Q [9]));

// Location: LCFF_X45_Y35_N27
cycloneii_lcell_ff \i9_9900k|mR4|Q[9] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i9_9900k|Multiplexers|BusWires [9]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i9_9900k|Rin [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i9_9900k|mR4|Q [9]));

// Location: LCCOMB_X45_Y35_N4
cycloneii_lcell_comb \i9_9900k|Multiplexers|Selector9~4 (
// Equation(s):
// \i9_9900k|Multiplexers|Selector9~4_combout  = (\i9_9900k|Multiplexers|Equal8~1_combout  & ((\i9_9900k|mR1|Q [9]) # ((\i9_9900k|Multiplexers|Equal5~1_combout  & \i9_9900k|mR4|Q [9])))) # (!\i9_9900k|Multiplexers|Equal8~1_combout  & 
// (\i9_9900k|Multiplexers|Equal5~1_combout  & ((\i9_9900k|mR4|Q [9]))))

	.dataa(\i9_9900k|Multiplexers|Equal8~1_combout ),
	.datab(\i9_9900k|Multiplexers|Equal5~1_combout ),
	.datac(\i9_9900k|mR1|Q [9]),
	.datad(\i9_9900k|mR4|Q [9]),
	.cin(gnd),
	.combout(\i9_9900k|Multiplexers|Selector9~4_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Multiplexers|Selector9~4 .lut_mask = 16'hECA0;
defparam \i9_9900k|Multiplexers|Selector9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y35_N16
cycloneii_lcell_comb \i9_9900k|Multiplexers|Selector9~5 (
// Equation(s):
// \i9_9900k|Multiplexers|Selector9~5_combout  = (\i9_9900k|Multiplexers|Selector9~3_combout ) # (\i9_9900k|Multiplexers|Selector9~4_combout )

	.dataa(vcc),
	.datab(\i9_9900k|Multiplexers|Selector9~3_combout ),
	.datac(vcc),
	.datad(\i9_9900k|Multiplexers|Selector9~4_combout ),
	.cin(gnd),
	.combout(\i9_9900k|Multiplexers|Selector9~5_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Multiplexers|Selector9~5 .lut_mask = 16'hFFCC;
defparam \i9_9900k|Multiplexers|Selector9~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y33_N9
cycloneii_lcell_ff \i9_9900k|mR7|Q[9] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i9_9900k|Multiplexers|BusWires [9]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i9_9900k|Rin [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i9_9900k|mR7|Q [9]));

// Location: LCCOMB_X47_Y33_N30
cycloneii_lcell_comb \i9_9900k|mR3|Q[9]~feeder (
// Equation(s):
// \i9_9900k|mR3|Q[9]~feeder_combout  = \i9_9900k|Multiplexers|BusWires [9]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\i9_9900k|Multiplexers|BusWires [9]),
	.cin(gnd),
	.combout(\i9_9900k|mR3|Q[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|mR3|Q[9]~feeder .lut_mask = 16'hFF00;
defparam \i9_9900k|mR3|Q[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y33_N31
cycloneii_lcell_ff \i9_9900k|mR3|Q[9] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\i9_9900k|mR3|Q[9]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i9_9900k|Rin [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i9_9900k|mR3|Q [9]));

// Location: LCCOMB_X47_Y33_N8
cycloneii_lcell_comb \i9_9900k|Multiplexers|Selector9~0 (
// Equation(s):
// \i9_9900k|Multiplexers|Selector9~0_combout  = (\i9_9900k|Multiplexers|Equal2~1_combout  & ((\i9_9900k|mR7|Q [9]) # ((\i9_9900k|Multiplexers|Equal6~1_combout  & \i9_9900k|mR3|Q [9])))) # (!\i9_9900k|Multiplexers|Equal2~1_combout  & 
// (\i9_9900k|Multiplexers|Equal6~1_combout  & ((\i9_9900k|mR3|Q [9]))))

	.dataa(\i9_9900k|Multiplexers|Equal2~1_combout ),
	.datab(\i9_9900k|Multiplexers|Equal6~1_combout ),
	.datac(\i9_9900k|mR7|Q [9]),
	.datad(\i9_9900k|mR3|Q [9]),
	.cin(gnd),
	.combout(\i9_9900k|Multiplexers|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Multiplexers|Selector9~0 .lut_mask = 16'hECA0;
defparam \i9_9900k|Multiplexers|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y35_N18
cycloneii_lcell_comb \i9_9900k|Multiplexers|Selector9~6 (
// Equation(s):
// \i9_9900k|Multiplexers|Selector9~6_combout  = (\i9_9900k|Multiplexers|Selector9~1_combout ) # ((\i9_9900k|Multiplexers|Selector9~2_combout ) # ((\i9_9900k|Multiplexers|Selector9~5_combout ) # (\i9_9900k|Multiplexers|Selector9~0_combout )))

	.dataa(\i9_9900k|Multiplexers|Selector9~1_combout ),
	.datab(\i9_9900k|Multiplexers|Selector9~2_combout ),
	.datac(\i9_9900k|Multiplexers|Selector9~5_combout ),
	.datad(\i9_9900k|Multiplexers|Selector9~0_combout ),
	.cin(gnd),
	.combout(\i9_9900k|Multiplexers|Selector9~6_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Multiplexers|Selector9~6 .lut_mask = 16'hFFFE;
defparam \i9_9900k|Multiplexers|Selector9~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y35_N24
cycloneii_lcell_comb \i9_9900k|Multiplexers|BusWires[9] (
// Equation(s):
// \i9_9900k|Multiplexers|BusWires [9] = (GLOBAL(\i9_9900k|Multiplexers|WideNor0~3clkctrl_outclk ) & ((\i9_9900k|Multiplexers|Selector9~6_combout ))) # (!GLOBAL(\i9_9900k|Multiplexers|WideNor0~3clkctrl_outclk ) & (\i9_9900k|Multiplexers|BusWires [9]))

	.dataa(\i9_9900k|Multiplexers|BusWires [9]),
	.datab(vcc),
	.datac(\i9_9900k|Multiplexers|WideNor0~3clkctrl_outclk ),
	.datad(\i9_9900k|Multiplexers|Selector9~6_combout ),
	.cin(gnd),
	.combout(\i9_9900k|Multiplexers|BusWires [9]),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Multiplexers|BusWires[9] .lut_mask = 16'hFA0A;
defparam \i9_9900k|Multiplexers|BusWires[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y33_N23
cycloneii_lcell_ff \i9_9900k|mR2|Q[10] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i9_9900k|Multiplexers|BusWires [10]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i9_9900k|Rin [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i9_9900k|mR2|Q [10]));

// Location: LCCOMB_X43_Y33_N22
cycloneii_lcell_comb \i9_9900k|Multiplexers|Selector10~2 (
// Equation(s):
// \i9_9900k|Multiplexers|Selector10~2_combout  = (\SW~combout [10] & ((\i9_9900k|Multiplexers|Equal0~2_combout ) # ((\i9_9900k|Multiplexers|Equal7~1_combout  & \i9_9900k|mR2|Q [10])))) # (!\SW~combout [10] & (\i9_9900k|Multiplexers|Equal7~1_combout  & 
// (\i9_9900k|mR2|Q [10])))

	.dataa(\SW~combout [10]),
	.datab(\i9_9900k|Multiplexers|Equal7~1_combout ),
	.datac(\i9_9900k|mR2|Q [10]),
	.datad(\i9_9900k|Multiplexers|Equal0~2_combout ),
	.cin(gnd),
	.combout(\i9_9900k|Multiplexers|Selector10~2_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Multiplexers|Selector10~2 .lut_mask = 16'hEAC0;
defparam \i9_9900k|Multiplexers|Selector10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y33_N27
cycloneii_lcell_ff \i9_9900k|mR3|Q[10] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i9_9900k|Multiplexers|BusWires [10]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i9_9900k|Rin [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i9_9900k|mR3|Q [10]));

// Location: LCCOMB_X47_Y33_N26
cycloneii_lcell_comb \i9_9900k|Multiplexers|Selector10~0 (
// Equation(s):
// \i9_9900k|Multiplexers|Selector10~0_combout  = (\i9_9900k|mR7|Q [10] & ((\i9_9900k|Multiplexers|Equal2~1_combout ) # ((\i9_9900k|mR3|Q [10] & \i9_9900k|Multiplexers|Equal6~1_combout )))) # (!\i9_9900k|mR7|Q [10] & (((\i9_9900k|mR3|Q [10] & 
// \i9_9900k|Multiplexers|Equal6~1_combout ))))

	.dataa(\i9_9900k|mR7|Q [10]),
	.datab(\i9_9900k|Multiplexers|Equal2~1_combout ),
	.datac(\i9_9900k|mR3|Q [10]),
	.datad(\i9_9900k|Multiplexers|Equal6~1_combout ),
	.cin(gnd),
	.combout(\i9_9900k|Multiplexers|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Multiplexers|Selector10~0 .lut_mask = 16'hF888;
defparam \i9_9900k|Multiplexers|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y33_N21
cycloneii_lcell_ff \i9_9900k|mR5|Q[10] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i9_9900k|Multiplexers|BusWires [10]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i9_9900k|Rin [5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i9_9900k|mR5|Q [10]));

// Location: LCCOMB_X43_Y33_N20
cycloneii_lcell_comb \i9_9900k|Multiplexers|Selector10~3 (
// Equation(s):
// \i9_9900k|Multiplexers|Selector10~3_combout  = (!\i9_9900k|Control [3] & (\i9_9900k|Multiplexers|Equal0~0_combout  & (\i9_9900k|mR5|Q [10] & \i9_9900k|Multiplexers|Equal4~0_combout )))

	.dataa(\i9_9900k|Control [3]),
	.datab(\i9_9900k|Multiplexers|Equal0~0_combout ),
	.datac(\i9_9900k|mR5|Q [10]),
	.datad(\i9_9900k|Multiplexers|Equal4~0_combout ),
	.cin(gnd),
	.combout(\i9_9900k|Multiplexers|Selector10~3_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Multiplexers|Selector10~3 .lut_mask = 16'h4000;
defparam \i9_9900k|Multiplexers|Selector10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y35_N29
cycloneii_lcell_ff \i9_9900k|mR1|Q[10] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i9_9900k|Multiplexers|BusWires [10]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i9_9900k|Rin [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i9_9900k|mR1|Q [10]));

// Location: LCFF_X45_Y35_N3
cycloneii_lcell_ff \i9_9900k|mR4|Q[10] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i9_9900k|Multiplexers|BusWires [10]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i9_9900k|Rin [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i9_9900k|mR4|Q [10]));

// Location: LCCOMB_X45_Y35_N2
cycloneii_lcell_comb \i9_9900k|Multiplexers|Selector10~4 (
// Equation(s):
// \i9_9900k|Multiplexers|Selector10~4_combout  = (\i9_9900k|Multiplexers|Equal5~1_combout  & ((\i9_9900k|mR4|Q [10]) # ((\i9_9900k|mR1|Q [10] & \i9_9900k|Multiplexers|Equal8~1_combout )))) # (!\i9_9900k|Multiplexers|Equal5~1_combout  & (\i9_9900k|mR1|Q [10] 
// & ((\i9_9900k|Multiplexers|Equal8~1_combout ))))

	.dataa(\i9_9900k|Multiplexers|Equal5~1_combout ),
	.datab(\i9_9900k|mR1|Q [10]),
	.datac(\i9_9900k|mR4|Q [10]),
	.datad(\i9_9900k|Multiplexers|Equal8~1_combout ),
	.cin(gnd),
	.combout(\i9_9900k|Multiplexers|Selector10~4_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Multiplexers|Selector10~4 .lut_mask = 16'hECA0;
defparam \i9_9900k|Multiplexers|Selector10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N30
cycloneii_lcell_comb \i9_9900k|Multiplexers|Selector10~5 (
// Equation(s):
// \i9_9900k|Multiplexers|Selector10~5_combout  = (\i9_9900k|Multiplexers|Selector10~3_combout ) # (\i9_9900k|Multiplexers|Selector10~4_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\i9_9900k|Multiplexers|Selector10~3_combout ),
	.datad(\i9_9900k|Multiplexers|Selector10~4_combout ),
	.cin(gnd),
	.combout(\i9_9900k|Multiplexers|Selector10~5_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Multiplexers|Selector10~5 .lut_mask = 16'hFFF0;
defparam \i9_9900k|Multiplexers|Selector10~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N24
cycloneii_lcell_comb \i9_9900k|Multiplexers|Selector10~6 (
// Equation(s):
// \i9_9900k|Multiplexers|Selector10~6_combout  = (\i9_9900k|Multiplexers|Selector10~1_combout ) # ((\i9_9900k|Multiplexers|Selector10~2_combout ) # ((\i9_9900k|Multiplexers|Selector10~0_combout ) # (\i9_9900k|Multiplexers|Selector10~5_combout )))

	.dataa(\i9_9900k|Multiplexers|Selector10~1_combout ),
	.datab(\i9_9900k|Multiplexers|Selector10~2_combout ),
	.datac(\i9_9900k|Multiplexers|Selector10~0_combout ),
	.datad(\i9_9900k|Multiplexers|Selector10~5_combout ),
	.cin(gnd),
	.combout(\i9_9900k|Multiplexers|Selector10~6_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Multiplexers|Selector10~6 .lut_mask = 16'hFFFE;
defparam \i9_9900k|Multiplexers|Selector10~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N14
cycloneii_lcell_comb \i9_9900k|Multiplexers|BusWires[10] (
// Equation(s):
// \i9_9900k|Multiplexers|BusWires [10] = (GLOBAL(\i9_9900k|Multiplexers|WideNor0~3clkctrl_outclk ) & ((\i9_9900k|Multiplexers|Selector10~6_combout ))) # (!GLOBAL(\i9_9900k|Multiplexers|WideNor0~3clkctrl_outclk ) & (\i9_9900k|Multiplexers|BusWires [10]))

	.dataa(vcc),
	.datab(\i9_9900k|Multiplexers|BusWires [10]),
	.datac(\i9_9900k|Multiplexers|WideNor0~3clkctrl_outclk ),
	.datad(\i9_9900k|Multiplexers|Selector10~6_combout ),
	.cin(gnd),
	.combout(\i9_9900k|Multiplexers|BusWires [10]),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Multiplexers|BusWires[10] .lut_mask = 16'hFC0C;
defparam \i9_9900k|Multiplexers|BusWires[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y33_N13
cycloneii_lcell_ff \i9_9900k|mR3|Q[11] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i9_9900k|Multiplexers|BusWires [11]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i9_9900k|Rin [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i9_9900k|mR3|Q [11]));

// Location: LCFF_X46_Y33_N17
cycloneii_lcell_ff \i9_9900k|mR7|Q[11] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i9_9900k|Multiplexers|BusWires [11]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i9_9900k|Rin [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i9_9900k|mR7|Q [11]));

// Location: LCCOMB_X46_Y33_N12
cycloneii_lcell_comb \i9_9900k|Multiplexers|Selector11~0 (
// Equation(s):
// \i9_9900k|Multiplexers|Selector11~0_combout  = (\i9_9900k|Multiplexers|Equal2~1_combout  & ((\i9_9900k|mR7|Q [11]) # ((\i9_9900k|Multiplexers|Equal6~1_combout  & \i9_9900k|mR3|Q [11])))) # (!\i9_9900k|Multiplexers|Equal2~1_combout  & 
// (\i9_9900k|Multiplexers|Equal6~1_combout  & (\i9_9900k|mR3|Q [11])))

	.dataa(\i9_9900k|Multiplexers|Equal2~1_combout ),
	.datab(\i9_9900k|Multiplexers|Equal6~1_combout ),
	.datac(\i9_9900k|mR3|Q [11]),
	.datad(\i9_9900k|mR7|Q [11]),
	.cin(gnd),
	.combout(\i9_9900k|Multiplexers|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Multiplexers|Selector11~0 .lut_mask = 16'hEAC0;
defparam \i9_9900k|Multiplexers|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y33_N21
cycloneii_lcell_ff \i9_9900k|mR0|Q[11] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i9_9900k|Multiplexers|BusWires [11]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i9_9900k|Rin [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i9_9900k|mR0|Q [11]));

// Location: LCCOMB_X43_Y34_N0
cycloneii_lcell_comb \i9_9900k|mR6|Q[11]~feeder (
// Equation(s):
// \i9_9900k|mR6|Q[11]~feeder_combout  = \i9_9900k|Multiplexers|BusWires [11]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\i9_9900k|Multiplexers|BusWires [11]),
	.cin(gnd),
	.combout(\i9_9900k|mR6|Q[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|mR6|Q[11]~feeder .lut_mask = 16'hFF00;
defparam \i9_9900k|mR6|Q[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y34_N1
cycloneii_lcell_ff \i9_9900k|mR6|Q[11] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\i9_9900k|mR6|Q[11]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i9_9900k|Rin [6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i9_9900k|mR6|Q [11]));

// Location: LCCOMB_X42_Y33_N20
cycloneii_lcell_comb \i9_9900k|Multiplexers|Selector11~1 (
// Equation(s):
// \i9_9900k|Multiplexers|Selector11~1_combout  = (\i9_9900k|Multiplexers|Equal3~1_combout  & ((\i9_9900k|mR6|Q [11]) # ((\i9_9900k|Multiplexers|Equal9~1_combout  & \i9_9900k|mR0|Q [11])))) # (!\i9_9900k|Multiplexers|Equal3~1_combout  & 
// (\i9_9900k|Multiplexers|Equal9~1_combout  & (\i9_9900k|mR0|Q [11])))

	.dataa(\i9_9900k|Multiplexers|Equal3~1_combout ),
	.datab(\i9_9900k|Multiplexers|Equal9~1_combout ),
	.datac(\i9_9900k|mR0|Q [11]),
	.datad(\i9_9900k|mR6|Q [11]),
	.cin(gnd),
	.combout(\i9_9900k|Multiplexers|Selector11~1_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Multiplexers|Selector11~1 .lut_mask = 16'hEAC0;
defparam \i9_9900k|Multiplexers|Selector11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y35_N15
cycloneii_lcell_ff \i9_9900k|mR4|Q[11] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i9_9900k|Multiplexers|BusWires [11]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i9_9900k|Rin [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i9_9900k|mR4|Q [11]));

// Location: LCFF_X45_Y35_N1
cycloneii_lcell_ff \i9_9900k|mR1|Q[11] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i9_9900k|Multiplexers|BusWires [11]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i9_9900k|Rin [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i9_9900k|mR1|Q [11]));

// Location: LCCOMB_X45_Y35_N14
cycloneii_lcell_comb \i9_9900k|Multiplexers|Selector11~4 (
// Equation(s):
// \i9_9900k|Multiplexers|Selector11~4_combout  = (\i9_9900k|Multiplexers|Equal8~1_combout  & ((\i9_9900k|mR1|Q [11]) # ((\i9_9900k|Multiplexers|Equal5~1_combout  & \i9_9900k|mR4|Q [11])))) # (!\i9_9900k|Multiplexers|Equal8~1_combout  & 
// (\i9_9900k|Multiplexers|Equal5~1_combout  & (\i9_9900k|mR4|Q [11])))

	.dataa(\i9_9900k|Multiplexers|Equal8~1_combout ),
	.datab(\i9_9900k|Multiplexers|Equal5~1_combout ),
	.datac(\i9_9900k|mR4|Q [11]),
	.datad(\i9_9900k|mR1|Q [11]),
	.cin(gnd),
	.combout(\i9_9900k|Multiplexers|Selector11~4_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Multiplexers|Selector11~4 .lut_mask = 16'hEAC0;
defparam \i9_9900k|Multiplexers|Selector11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y35_N5
cycloneii_lcell_ff \i9_9900k|mR5|Q[11] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i9_9900k|Multiplexers|BusWires [11]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i9_9900k|Rin [5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i9_9900k|mR5|Q [11]));

// Location: LCCOMB_X46_Y35_N4
cycloneii_lcell_comb \i9_9900k|Multiplexers|Selector11~3 (
// Equation(s):
// \i9_9900k|Multiplexers|Selector11~3_combout  = (\i9_9900k|Multiplexers|Equal0~0_combout  & (!\i9_9900k|Control [3] & (\i9_9900k|mR5|Q [11] & \i9_9900k|Multiplexers|Equal4~0_combout )))

	.dataa(\i9_9900k|Multiplexers|Equal0~0_combout ),
	.datab(\i9_9900k|Control [3]),
	.datac(\i9_9900k|mR5|Q [11]),
	.datad(\i9_9900k|Multiplexers|Equal4~0_combout ),
	.cin(gnd),
	.combout(\i9_9900k|Multiplexers|Selector11~3_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Multiplexers|Selector11~3 .lut_mask = 16'h2000;
defparam \i9_9900k|Multiplexers|Selector11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N8
cycloneii_lcell_comb \i9_9900k|Multiplexers|Selector11~5 (
// Equation(s):
// \i9_9900k|Multiplexers|Selector11~5_combout  = (\i9_9900k|Multiplexers|Selector11~4_combout ) # (\i9_9900k|Multiplexers|Selector11~3_combout )

	.dataa(vcc),
	.datab(\i9_9900k|Multiplexers|Selector11~4_combout ),
	.datac(vcc),
	.datad(\i9_9900k|Multiplexers|Selector11~3_combout ),
	.cin(gnd),
	.combout(\i9_9900k|Multiplexers|Selector11~5_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Multiplexers|Selector11~5 .lut_mask = 16'hFFCC;
defparam \i9_9900k|Multiplexers|Selector11~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N10
cycloneii_lcell_comb \i9_9900k|Multiplexers|Selector11~6 (
// Equation(s):
// \i9_9900k|Multiplexers|Selector11~6_combout  = (\i9_9900k|Multiplexers|Selector11~2_combout ) # ((\i9_9900k|Multiplexers|Selector11~0_combout ) # ((\i9_9900k|Multiplexers|Selector11~1_combout ) # (\i9_9900k|Multiplexers|Selector11~5_combout )))

	.dataa(\i9_9900k|Multiplexers|Selector11~2_combout ),
	.datab(\i9_9900k|Multiplexers|Selector11~0_combout ),
	.datac(\i9_9900k|Multiplexers|Selector11~1_combout ),
	.datad(\i9_9900k|Multiplexers|Selector11~5_combout ),
	.cin(gnd),
	.combout(\i9_9900k|Multiplexers|Selector11~6_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Multiplexers|Selector11~6 .lut_mask = 16'hFFFE;
defparam \i9_9900k|Multiplexers|Selector11~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N24
cycloneii_lcell_comb \i9_9900k|Multiplexers|BusWires[11] (
// Equation(s):
// \i9_9900k|Multiplexers|BusWires [11] = (GLOBAL(\i9_9900k|Multiplexers|WideNor0~3clkctrl_outclk ) & ((\i9_9900k|Multiplexers|Selector11~6_combout ))) # (!GLOBAL(\i9_9900k|Multiplexers|WideNor0~3clkctrl_outclk ) & (\i9_9900k|Multiplexers|BusWires [11]))

	.dataa(\i9_9900k|Multiplexers|BusWires [11]),
	.datab(\i9_9900k|Multiplexers|WideNor0~3clkctrl_outclk ),
	.datac(vcc),
	.datad(\i9_9900k|Multiplexers|Selector11~6_combout ),
	.cin(gnd),
	.combout(\i9_9900k|Multiplexers|BusWires [11]),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Multiplexers|BusWires[11] .lut_mask = 16'hEE22;
defparam \i9_9900k|Multiplexers|BusWires[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y35_N11
cycloneii_lcell_ff \i9_9900k|mR4|Q[12] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i9_9900k|Multiplexers|BusWires [12]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i9_9900k|Rin [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i9_9900k|mR4|Q [12]));

// Location: LCCOMB_X45_Y35_N10
cycloneii_lcell_comb \i9_9900k|Multiplexers|Selector12~0 (
// Equation(s):
// \i9_9900k|Multiplexers|Selector12~0_combout  = (\i9_9900k|mR4|Q [12] & \i9_9900k|Multiplexers|Equal5~1_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\i9_9900k|mR4|Q [12]),
	.datad(\i9_9900k|Multiplexers|Equal5~1_combout ),
	.cin(gnd),
	.combout(\i9_9900k|Multiplexers|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Multiplexers|Selector12~0 .lut_mask = 16'hF000;
defparam \i9_9900k|Multiplexers|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y33_N29
cycloneii_lcell_ff \i9_9900k|mR7|Q[12] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i9_9900k|Multiplexers|BusWires [12]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i9_9900k|Rin [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i9_9900k|mR7|Q [12]));

// Location: LCFF_X47_Y33_N23
cycloneii_lcell_ff \i9_9900k|mR3|Q[12] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i9_9900k|Multiplexers|BusWires [12]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i9_9900k|Rin [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i9_9900k|mR3|Q [12]));

// Location: LCCOMB_X47_Y33_N28
cycloneii_lcell_comb \i9_9900k|Multiplexers|Selector12~5 (
// Equation(s):
// \i9_9900k|Multiplexers|Selector12~5_combout  = (\i9_9900k|Multiplexers|Equal2~1_combout  & ((\i9_9900k|mR7|Q [12]) # ((\i9_9900k|Multiplexers|Equal6~1_combout  & \i9_9900k|mR3|Q [12])))) # (!\i9_9900k|Multiplexers|Equal2~1_combout  & 
// (\i9_9900k|Multiplexers|Equal6~1_combout  & ((\i9_9900k|mR3|Q [12]))))

	.dataa(\i9_9900k|Multiplexers|Equal2~1_combout ),
	.datab(\i9_9900k|Multiplexers|Equal6~1_combout ),
	.datac(\i9_9900k|mR7|Q [12]),
	.datad(\i9_9900k|mR3|Q [12]),
	.cin(gnd),
	.combout(\i9_9900k|Multiplexers|Selector12~5_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Multiplexers|Selector12~5 .lut_mask = 16'hECA0;
defparam \i9_9900k|Multiplexers|Selector12~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y33_N29
cycloneii_lcell_ff \i9_9900k|mR5|Q[12] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i9_9900k|Multiplexers|BusWires [12]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i9_9900k|Rin [5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i9_9900k|mR5|Q [12]));

// Location: LCCOMB_X45_Y33_N28
cycloneii_lcell_comb \i9_9900k|Multiplexers|Selector12~1 (
// Equation(s):
// \i9_9900k|Multiplexers|Selector12~1_combout  = (\i9_9900k|Multiplexers|Equal4~0_combout  & (!\i9_9900k|Control [3] & (\i9_9900k|mR5|Q [12] & \i9_9900k|Multiplexers|Equal0~0_combout )))

	.dataa(\i9_9900k|Multiplexers|Equal4~0_combout ),
	.datab(\i9_9900k|Control [3]),
	.datac(\i9_9900k|mR5|Q [12]),
	.datad(\i9_9900k|Multiplexers|Equal0~0_combout ),
	.cin(gnd),
	.combout(\i9_9900k|Multiplexers|Selector12~1_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Multiplexers|Selector12~1 .lut_mask = 16'h2000;
defparam \i9_9900k|Multiplexers|Selector12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y33_N3
cycloneii_lcell_ff \i9_9900k|mR0|Q[12] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i9_9900k|Multiplexers|BusWires [12]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i9_9900k|Rin [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i9_9900k|mR0|Q [12]));

// Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [12]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[12]));
// synopsys translate_off
defparam \SW[12]~I .input_async_reset = "none";
defparam \SW[12]~I .input_power_up = "low";
defparam \SW[12]~I .input_register_mode = "none";
defparam \SW[12]~I .input_sync_reset = "none";
defparam \SW[12]~I .oe_async_reset = "none";
defparam \SW[12]~I .oe_power_up = "low";
defparam \SW[12]~I .oe_register_mode = "none";
defparam \SW[12]~I .oe_sync_reset = "none";
defparam \SW[12]~I .operation_mode = "input";
defparam \SW[12]~I .output_async_reset = "none";
defparam \SW[12]~I .output_power_up = "low";
defparam \SW[12]~I .output_register_mode = "none";
defparam \SW[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X44_Y33_N19
cycloneii_lcell_ff \i9_9900k|mR2|Q[12] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i9_9900k|Multiplexers|BusWires [12]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i9_9900k|Rin [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i9_9900k|mR2|Q [12]));

// Location: LCCOMB_X44_Y33_N18
cycloneii_lcell_comb \i9_9900k|Multiplexers|Selector12~2 (
// Equation(s):
// \i9_9900k|Multiplexers|Selector12~2_combout  = (\i9_9900k|Multiplexers|Equal7~1_combout  & ((\i9_9900k|mR2|Q [12]) # ((\SW~combout [12] & \i9_9900k|Multiplexers|Equal0~2_combout )))) # (!\i9_9900k|Multiplexers|Equal7~1_combout  & (\SW~combout [12] & 
// ((\i9_9900k|Multiplexers|Equal0~2_combout ))))

	.dataa(\i9_9900k|Multiplexers|Equal7~1_combout ),
	.datab(\SW~combout [12]),
	.datac(\i9_9900k|mR2|Q [12]),
	.datad(\i9_9900k|Multiplexers|Equal0~2_combout ),
	.cin(gnd),
	.combout(\i9_9900k|Multiplexers|Selector12~2_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Multiplexers|Selector12~2 .lut_mask = 16'hECA0;
defparam \i9_9900k|Multiplexers|Selector12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N2
cycloneii_lcell_comb \i9_9900k|Multiplexers|Selector12~3 (
// Equation(s):
// \i9_9900k|Multiplexers|Selector12~3_combout  = (\i9_9900k|Multiplexers|Selector12~1_combout ) # ((\i9_9900k|Multiplexers|Selector12~2_combout ) # ((\i9_9900k|Multiplexers|Equal9~1_combout  & \i9_9900k|mR0|Q [12])))

	.dataa(\i9_9900k|Multiplexers|Equal9~1_combout ),
	.datab(\i9_9900k|Multiplexers|Selector12~1_combout ),
	.datac(\i9_9900k|mR0|Q [12]),
	.datad(\i9_9900k|Multiplexers|Selector12~2_combout ),
	.cin(gnd),
	.combout(\i9_9900k|Multiplexers|Selector12~3_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Multiplexers|Selector12~3 .lut_mask = 16'hFFEC;
defparam \i9_9900k|Multiplexers|Selector12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y34_N30
cycloneii_lcell_comb \i9_9900k|Multiplexers|Selector12~6 (
// Equation(s):
// \i9_9900k|Multiplexers|Selector12~6_combout  = (\i9_9900k|Multiplexers|Selector12~4_combout ) # ((\i9_9900k|Multiplexers|Selector12~0_combout ) # ((\i9_9900k|Multiplexers|Selector12~5_combout ) # (\i9_9900k|Multiplexers|Selector12~3_combout )))

	.dataa(\i9_9900k|Multiplexers|Selector12~4_combout ),
	.datab(\i9_9900k|Multiplexers|Selector12~0_combout ),
	.datac(\i9_9900k|Multiplexers|Selector12~5_combout ),
	.datad(\i9_9900k|Multiplexers|Selector12~3_combout ),
	.cin(gnd),
	.combout(\i9_9900k|Multiplexers|Selector12~6_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Multiplexers|Selector12~6 .lut_mask = 16'hFFFE;
defparam \i9_9900k|Multiplexers|Selector12~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y34_N16
cycloneii_lcell_comb \i9_9900k|Multiplexers|BusWires[12] (
// Equation(s):
// \i9_9900k|Multiplexers|BusWires [12] = (GLOBAL(\i9_9900k|Multiplexers|WideNor0~3clkctrl_outclk ) & ((\i9_9900k|Multiplexers|Selector12~6_combout ))) # (!GLOBAL(\i9_9900k|Multiplexers|WideNor0~3clkctrl_outclk ) & (\i9_9900k|Multiplexers|BusWires [12]))

	.dataa(\i9_9900k|Multiplexers|BusWires [12]),
	.datab(vcc),
	.datac(\i9_9900k|Multiplexers|WideNor0~3clkctrl_outclk ),
	.datad(\i9_9900k|Multiplexers|Selector12~6_combout ),
	.cin(gnd),
	.combout(\i9_9900k|Multiplexers|BusWires [12]),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Multiplexers|BusWires[12] .lut_mask = 16'hFA0A;
defparam \i9_9900k|Multiplexers|BusWires[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y33_N5
cycloneii_lcell_ff \i9_9900k|mR7|Q[13] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i9_9900k|Multiplexers|BusWires [13]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i9_9900k|Rin [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i9_9900k|mR7|Q [13]));

// Location: LCFF_X46_Y33_N19
cycloneii_lcell_ff \i9_9900k|mR3|Q[13] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\i9_9900k|Multiplexers|BusWires [13]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i9_9900k|Rin [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i9_9900k|mR3|Q [13]));

// Location: LCCOMB_X46_Y33_N4
cycloneii_lcell_comb \i9_9900k|Multiplexers|Selector13~5 (
// Equation(s):
// \i9_9900k|Multiplexers|Selector13~5_combout  = (\i9_9900k|Multiplexers|Equal2~1_combout  & ((\i9_9900k|mR7|Q [13]) # ((\i9_9900k|Multiplexers|Equal6~1_combout  & \i9_9900k|mR3|Q [13])))) # (!\i9_9900k|Multiplexers|Equal2~1_combout  & 
// (\i9_9900k|Multiplexers|Equal6~1_combout  & ((\i9_9900k|mR3|Q [13]))))

	.dataa(\i9_9900k|Multiplexers|Equal2~1_combout ),
	.datab(\i9_9900k|Multiplexers|Equal6~1_combout ),
	.datac(\i9_9900k|mR7|Q [13]),
	.datad(\i9_9900k|mR3|Q [13]),
	.cin(gnd),
	.combout(\i9_9900k|Multiplexers|Selector13~5_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Multiplexers|Selector13~5 .lut_mask = 16'hECA0;
defparam \i9_9900k|Multiplexers|Selector13~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y33_N9
cycloneii_lcell_ff \i9_9900k|mR5|Q[13] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i9_9900k|Multiplexers|BusWires [13]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i9_9900k|Rin [5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i9_9900k|mR5|Q [13]));

// Location: LCCOMB_X45_Y33_N8
cycloneii_lcell_comb \i9_9900k|Multiplexers|Selector13~1 (
// Equation(s):
// \i9_9900k|Multiplexers|Selector13~1_combout  = (\i9_9900k|Multiplexers|Equal0~0_combout  & (!\i9_9900k|Control [3] & (\i9_9900k|mR5|Q [13] & \i9_9900k|Multiplexers|Equal4~0_combout )))

	.dataa(\i9_9900k|Multiplexers|Equal0~0_combout ),
	.datab(\i9_9900k|Control [3]),
	.datac(\i9_9900k|mR5|Q [13]),
	.datad(\i9_9900k|Multiplexers|Equal4~0_combout ),
	.cin(gnd),
	.combout(\i9_9900k|Multiplexers|Selector13~1_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Multiplexers|Selector13~1 .lut_mask = 16'h2000;
defparam \i9_9900k|Multiplexers|Selector13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y33_N31
cycloneii_lcell_ff \i9_9900k|mR0|Q[13] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i9_9900k|Multiplexers|BusWires [13]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i9_9900k|Rin [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i9_9900k|mR0|Q [13]));

// Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [13]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[13]));
// synopsys translate_off
defparam \SW[13]~I .input_async_reset = "none";
defparam \SW[13]~I .input_power_up = "low";
defparam \SW[13]~I .input_register_mode = "none";
defparam \SW[13]~I .input_sync_reset = "none";
defparam \SW[13]~I .oe_async_reset = "none";
defparam \SW[13]~I .oe_power_up = "low";
defparam \SW[13]~I .oe_register_mode = "none";
defparam \SW[13]~I .oe_sync_reset = "none";
defparam \SW[13]~I .operation_mode = "input";
defparam \SW[13]~I .output_async_reset = "none";
defparam \SW[13]~I .output_power_up = "low";
defparam \SW[13]~I .output_register_mode = "none";
defparam \SW[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X44_Y33_N13
cycloneii_lcell_ff \i9_9900k|mR2|Q[13] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i9_9900k|Multiplexers|BusWires [13]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i9_9900k|Rin [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i9_9900k|mR2|Q [13]));

// Location: LCCOMB_X44_Y33_N12
cycloneii_lcell_comb \i9_9900k|Multiplexers|Selector13~2 (
// Equation(s):
// \i9_9900k|Multiplexers|Selector13~2_combout  = (\i9_9900k|Multiplexers|Equal7~1_combout  & ((\i9_9900k|mR2|Q [13]) # ((\SW~combout [13] & \i9_9900k|Multiplexers|Equal0~2_combout )))) # (!\i9_9900k|Multiplexers|Equal7~1_combout  & (\SW~combout [13] & 
// ((\i9_9900k|Multiplexers|Equal0~2_combout ))))

	.dataa(\i9_9900k|Multiplexers|Equal7~1_combout ),
	.datab(\SW~combout [13]),
	.datac(\i9_9900k|mR2|Q [13]),
	.datad(\i9_9900k|Multiplexers|Equal0~2_combout ),
	.cin(gnd),
	.combout(\i9_9900k|Multiplexers|Selector13~2_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Multiplexers|Selector13~2 .lut_mask = 16'hECA0;
defparam \i9_9900k|Multiplexers|Selector13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N30
cycloneii_lcell_comb \i9_9900k|Multiplexers|Selector13~3 (
// Equation(s):
// \i9_9900k|Multiplexers|Selector13~3_combout  = (\i9_9900k|Multiplexers|Selector13~1_combout ) # ((\i9_9900k|Multiplexers|Selector13~2_combout ) # ((\i9_9900k|Multiplexers|Equal9~1_combout  & \i9_9900k|mR0|Q [13])))

	.dataa(\i9_9900k|Multiplexers|Equal9~1_combout ),
	.datab(\i9_9900k|Multiplexers|Selector13~1_combout ),
	.datac(\i9_9900k|mR0|Q [13]),
	.datad(\i9_9900k|Multiplexers|Selector13~2_combout ),
	.cin(gnd),
	.combout(\i9_9900k|Multiplexers|Selector13~3_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Multiplexers|Selector13~3 .lut_mask = 16'hFFEC;
defparam \i9_9900k|Multiplexers|Selector13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y34_N7
cycloneii_lcell_ff \i9_9900k|mR6|Q[13] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i9_9900k|Multiplexers|BusWires [13]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i9_9900k|Rin [6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i9_9900k|mR6|Q [13]));

// Location: LCFF_X43_Y34_N29
cycloneii_lcell_ff \i9_9900k|mR1|Q[13] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i9_9900k|Multiplexers|BusWires [13]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i9_9900k|Rin [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i9_9900k|mR1|Q [13]));

// Location: LCCOMB_X43_Y34_N6
cycloneii_lcell_comb \i9_9900k|Multiplexers|Selector13~4 (
// Equation(s):
// \i9_9900k|Multiplexers|Selector13~4_combout  = (\i9_9900k|Multiplexers|Equal3~1_combout  & ((\i9_9900k|mR6|Q [13]) # ((\i9_9900k|Multiplexers|Equal8~1_combout  & \i9_9900k|mR1|Q [13])))) # (!\i9_9900k|Multiplexers|Equal3~1_combout  & 
// (\i9_9900k|Multiplexers|Equal8~1_combout  & ((\i9_9900k|mR1|Q [13]))))

	.dataa(\i9_9900k|Multiplexers|Equal3~1_combout ),
	.datab(\i9_9900k|Multiplexers|Equal8~1_combout ),
	.datac(\i9_9900k|mR6|Q [13]),
	.datad(\i9_9900k|mR1|Q [13]),
	.cin(gnd),
	.combout(\i9_9900k|Multiplexers|Selector13~4_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Multiplexers|Selector13~4 .lut_mask = 16'hECA0;
defparam \i9_9900k|Multiplexers|Selector13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N28
cycloneii_lcell_comb \i9_9900k|Multiplexers|Selector13~6 (
// Equation(s):
// \i9_9900k|Multiplexers|Selector13~6_combout  = (\i9_9900k|Multiplexers|Selector13~0_combout ) # ((\i9_9900k|Multiplexers|Selector13~5_combout ) # ((\i9_9900k|Multiplexers|Selector13~3_combout ) # (\i9_9900k|Multiplexers|Selector13~4_combout )))

	.dataa(\i9_9900k|Multiplexers|Selector13~0_combout ),
	.datab(\i9_9900k|Multiplexers|Selector13~5_combout ),
	.datac(\i9_9900k|Multiplexers|Selector13~3_combout ),
	.datad(\i9_9900k|Multiplexers|Selector13~4_combout ),
	.cin(gnd),
	.combout(\i9_9900k|Multiplexers|Selector13~6_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Multiplexers|Selector13~6 .lut_mask = 16'hFFFE;
defparam \i9_9900k|Multiplexers|Selector13~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N18
cycloneii_lcell_comb \i9_9900k|Multiplexers|BusWires[13] (
// Equation(s):
// \i9_9900k|Multiplexers|BusWires [13] = (GLOBAL(\i9_9900k|Multiplexers|WideNor0~3clkctrl_outclk ) & ((\i9_9900k|Multiplexers|Selector13~6_combout ))) # (!GLOBAL(\i9_9900k|Multiplexers|WideNor0~3clkctrl_outclk ) & (\i9_9900k|Multiplexers|BusWires [13]))

	.dataa(vcc),
	.datab(\i9_9900k|Multiplexers|BusWires [13]),
	.datac(\i9_9900k|Multiplexers|WideNor0~3clkctrl_outclk ),
	.datad(\i9_9900k|Multiplexers|Selector13~6_combout ),
	.cin(gnd),
	.combout(\i9_9900k|Multiplexers|BusWires [13]),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Multiplexers|BusWires[13] .lut_mask = 16'hFC0C;
defparam \i9_9900k|Multiplexers|BusWires[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y35_N19
cycloneii_lcell_ff \i9_9900k|mR4|Q[14] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i9_9900k|Multiplexers|BusWires [14]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i9_9900k|Rin [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i9_9900k|mR4|Q [14]));

// Location: LCCOMB_X45_Y35_N18
cycloneii_lcell_comb \i9_9900k|Multiplexers|Selector14~0 (
// Equation(s):
// \i9_9900k|Multiplexers|Selector14~0_combout  = (\i9_9900k|mR4|Q [14] & \i9_9900k|Multiplexers|Equal5~1_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\i9_9900k|mR4|Q [14]),
	.datad(\i9_9900k|Multiplexers|Equal5~1_combout ),
	.cin(gnd),
	.combout(\i9_9900k|Multiplexers|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Multiplexers|Selector14~0 .lut_mask = 16'hF000;
defparam \i9_9900k|Multiplexers|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y34_N19
cycloneii_lcell_ff \i9_9900k|mR6|Q[14] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i9_9900k|Multiplexers|BusWires [14]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i9_9900k|Rin [6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i9_9900k|mR6|Q [14]));

// Location: LCCOMB_X44_Y34_N2
cycloneii_lcell_comb \i9_9900k|mR1|Q[14]~feeder (
// Equation(s):
// \i9_9900k|mR1|Q[14]~feeder_combout  = \i9_9900k|Multiplexers|BusWires [14]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\i9_9900k|Multiplexers|BusWires [14]),
	.cin(gnd),
	.combout(\i9_9900k|mR1|Q[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|mR1|Q[14]~feeder .lut_mask = 16'hFF00;
defparam \i9_9900k|mR1|Q[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y34_N3
cycloneii_lcell_ff \i9_9900k|mR1|Q[14] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\i9_9900k|mR1|Q[14]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i9_9900k|Rin [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i9_9900k|mR1|Q [14]));

// Location: LCCOMB_X44_Y34_N18
cycloneii_lcell_comb \i9_9900k|Multiplexers|Selector14~4 (
// Equation(s):
// \i9_9900k|Multiplexers|Selector14~4_combout  = (\i9_9900k|Multiplexers|Equal3~1_combout  & ((\i9_9900k|mR6|Q [14]) # ((\i9_9900k|Multiplexers|Equal8~1_combout  & \i9_9900k|mR1|Q [14])))) # (!\i9_9900k|Multiplexers|Equal3~1_combout  & 
// (\i9_9900k|Multiplexers|Equal8~1_combout  & ((\i9_9900k|mR1|Q [14]))))

	.dataa(\i9_9900k|Multiplexers|Equal3~1_combout ),
	.datab(\i9_9900k|Multiplexers|Equal8~1_combout ),
	.datac(\i9_9900k|mR6|Q [14]),
	.datad(\i9_9900k|mR1|Q [14]),
	.cin(gnd),
	.combout(\i9_9900k|Multiplexers|Selector14~4_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Multiplexers|Selector14~4 .lut_mask = 16'hECA0;
defparam \i9_9900k|Multiplexers|Selector14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y33_N13
cycloneii_lcell_ff \i9_9900k|mR5|Q[14] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\i9_9900k|Multiplexers|BusWires [14]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i9_9900k|Rin [5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i9_9900k|mR5|Q [14]));

// Location: LCCOMB_X45_Y33_N18
cycloneii_lcell_comb \i9_9900k|Multiplexers|Selector14~1 (
// Equation(s):
// \i9_9900k|Multiplexers|Selector14~1_combout  = (\i9_9900k|Multiplexers|Equal4~0_combout  & (!\i9_9900k|Control [3] & (\i9_9900k|Multiplexers|Equal0~0_combout  & \i9_9900k|mR5|Q [14])))

	.dataa(\i9_9900k|Multiplexers|Equal4~0_combout ),
	.datab(\i9_9900k|Control [3]),
	.datac(\i9_9900k|Multiplexers|Equal0~0_combout ),
	.datad(\i9_9900k|mR5|Q [14]),
	.cin(gnd),
	.combout(\i9_9900k|Multiplexers|Selector14~1_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Multiplexers|Selector14~1 .lut_mask = 16'h2000;
defparam \i9_9900k|Multiplexers|Selector14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y33_N1
cycloneii_lcell_ff \i9_9900k|mR0|Q[14] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i9_9900k|Multiplexers|BusWires [14]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i9_9900k|Rin [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i9_9900k|mR0|Q [14]));

// Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [14]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[14]));
// synopsys translate_off
defparam \SW[14]~I .input_async_reset = "none";
defparam \SW[14]~I .input_power_up = "low";
defparam \SW[14]~I .input_register_mode = "none";
defparam \SW[14]~I .input_sync_reset = "none";
defparam \SW[14]~I .oe_async_reset = "none";
defparam \SW[14]~I .oe_power_up = "low";
defparam \SW[14]~I .oe_register_mode = "none";
defparam \SW[14]~I .oe_sync_reset = "none";
defparam \SW[14]~I .operation_mode = "input";
defparam \SW[14]~I .output_async_reset = "none";
defparam \SW[14]~I .output_power_up = "low";
defparam \SW[14]~I .output_register_mode = "none";
defparam \SW[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X44_Y33_N3
cycloneii_lcell_ff \i9_9900k|mR2|Q[14] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i9_9900k|Multiplexers|BusWires [14]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i9_9900k|Rin [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i9_9900k|mR2|Q [14]));

// Location: LCCOMB_X44_Y33_N2
cycloneii_lcell_comb \i9_9900k|Multiplexers|Selector14~2 (
// Equation(s):
// \i9_9900k|Multiplexers|Selector14~2_combout  = (\i9_9900k|Multiplexers|Equal7~1_combout  & ((\i9_9900k|mR2|Q [14]) # ((\SW~combout [14] & \i9_9900k|Multiplexers|Equal0~2_combout )))) # (!\i9_9900k|Multiplexers|Equal7~1_combout  & (\SW~combout [14] & 
// ((\i9_9900k|Multiplexers|Equal0~2_combout ))))

	.dataa(\i9_9900k|Multiplexers|Equal7~1_combout ),
	.datab(\SW~combout [14]),
	.datac(\i9_9900k|mR2|Q [14]),
	.datad(\i9_9900k|Multiplexers|Equal0~2_combout ),
	.cin(gnd),
	.combout(\i9_9900k|Multiplexers|Selector14~2_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Multiplexers|Selector14~2 .lut_mask = 16'hECA0;
defparam \i9_9900k|Multiplexers|Selector14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N0
cycloneii_lcell_comb \i9_9900k|Multiplexers|Selector14~3 (
// Equation(s):
// \i9_9900k|Multiplexers|Selector14~3_combout  = (\i9_9900k|Multiplexers|Selector14~1_combout ) # ((\i9_9900k|Multiplexers|Selector14~2_combout ) # ((\i9_9900k|Multiplexers|Equal9~1_combout  & \i9_9900k|mR0|Q [14])))

	.dataa(\i9_9900k|Multiplexers|Equal9~1_combout ),
	.datab(\i9_9900k|Multiplexers|Selector14~1_combout ),
	.datac(\i9_9900k|mR0|Q [14]),
	.datad(\i9_9900k|Multiplexers|Selector14~2_combout ),
	.cin(gnd),
	.combout(\i9_9900k|Multiplexers|Selector14~3_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Multiplexers|Selector14~3 .lut_mask = 16'hFFEC;
defparam \i9_9900k|Multiplexers|Selector14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N10
cycloneii_lcell_comb \i9_9900k|Multiplexers|Selector14~6 (
// Equation(s):
// \i9_9900k|Multiplexers|Selector14~6_combout  = (\i9_9900k|Multiplexers|Selector14~5_combout ) # ((\i9_9900k|Multiplexers|Selector14~0_combout ) # ((\i9_9900k|Multiplexers|Selector14~4_combout ) # (\i9_9900k|Multiplexers|Selector14~3_combout )))

	.dataa(\i9_9900k|Multiplexers|Selector14~5_combout ),
	.datab(\i9_9900k|Multiplexers|Selector14~0_combout ),
	.datac(\i9_9900k|Multiplexers|Selector14~4_combout ),
	.datad(\i9_9900k|Multiplexers|Selector14~3_combout ),
	.cin(gnd),
	.combout(\i9_9900k|Multiplexers|Selector14~6_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Multiplexers|Selector14~6 .lut_mask = 16'hFFFE;
defparam \i9_9900k|Multiplexers|Selector14~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N12
cycloneii_lcell_comb \i9_9900k|Multiplexers|BusWires[14] (
// Equation(s):
// \i9_9900k|Multiplexers|BusWires [14] = (GLOBAL(\i9_9900k|Multiplexers|WideNor0~3clkctrl_outclk ) & ((\i9_9900k|Multiplexers|Selector14~6_combout ))) # (!GLOBAL(\i9_9900k|Multiplexers|WideNor0~3clkctrl_outclk ) & (\i9_9900k|Multiplexers|BusWires [14]))

	.dataa(vcc),
	.datab(\i9_9900k|Multiplexers|BusWires [14]),
	.datac(\i9_9900k|Multiplexers|WideNor0~3clkctrl_outclk ),
	.datad(\i9_9900k|Multiplexers|Selector14~6_combout ),
	.cin(gnd),
	.combout(\i9_9900k|Multiplexers|BusWires [14]),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Multiplexers|BusWires[14] .lut_mask = 16'hFC0C;
defparam \i9_9900k|Multiplexers|BusWires[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y34_N25
cycloneii_lcell_ff \i9_9900k|mR4|Q[15] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i9_9900k|Multiplexers|BusWires [15]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i9_9900k|Rin [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i9_9900k|mR4|Q [15]));

// Location: LCCOMB_X47_Y34_N24
cycloneii_lcell_comb \i9_9900k|Multiplexers|Selector15~0 (
// Equation(s):
// \i9_9900k|Multiplexers|Selector15~0_combout  = (\i9_9900k|mR4|Q [15] & \i9_9900k|Multiplexers|Equal5~1_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\i9_9900k|mR4|Q [15]),
	.datad(\i9_9900k|Multiplexers|Equal5~1_combout ),
	.cin(gnd),
	.combout(\i9_9900k|Multiplexers|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Multiplexers|Selector15~0 .lut_mask = 16'hF000;
defparam \i9_9900k|Multiplexers|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y33_N21
cycloneii_lcell_ff \i9_9900k|mR7|Q[15] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i9_9900k|Multiplexers|BusWires [15]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i9_9900k|Rin [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i9_9900k|mR7|Q [15]));

// Location: LCFF_X47_Y33_N3
cycloneii_lcell_ff \i9_9900k|mR3|Q[15] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i9_9900k|Multiplexers|BusWires [15]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i9_9900k|Rin [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i9_9900k|mR3|Q [15]));

// Location: LCCOMB_X47_Y33_N20
cycloneii_lcell_comb \i9_9900k|Multiplexers|Selector15~5 (
// Equation(s):
// \i9_9900k|Multiplexers|Selector15~5_combout  = (\i9_9900k|Multiplexers|Equal2~1_combout  & ((\i9_9900k|mR7|Q [15]) # ((\i9_9900k|Multiplexers|Equal6~1_combout  & \i9_9900k|mR3|Q [15])))) # (!\i9_9900k|Multiplexers|Equal2~1_combout  & 
// (\i9_9900k|Multiplexers|Equal6~1_combout  & ((\i9_9900k|mR3|Q [15]))))

	.dataa(\i9_9900k|Multiplexers|Equal2~1_combout ),
	.datab(\i9_9900k|Multiplexers|Equal6~1_combout ),
	.datac(\i9_9900k|mR7|Q [15]),
	.datad(\i9_9900k|mR3|Q [15]),
	.cin(gnd),
	.combout(\i9_9900k|Multiplexers|Selector15~5_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Multiplexers|Selector15~5 .lut_mask = 16'hECA0;
defparam \i9_9900k|Multiplexers|Selector15~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y33_N5
cycloneii_lcell_ff \i9_9900k|mR5|Q[15] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i9_9900k|Multiplexers|BusWires [15]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i9_9900k|Rin [5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i9_9900k|mR5|Q [15]));

// Location: LCCOMB_X45_Y33_N4
cycloneii_lcell_comb \i9_9900k|Multiplexers|Selector15~1 (
// Equation(s):
// \i9_9900k|Multiplexers|Selector15~1_combout  = (\i9_9900k|Multiplexers|Equal4~0_combout  & (!\i9_9900k|Control [3] & (\i9_9900k|mR5|Q [15] & \i9_9900k|Multiplexers|Equal0~0_combout )))

	.dataa(\i9_9900k|Multiplexers|Equal4~0_combout ),
	.datab(\i9_9900k|Control [3]),
	.datac(\i9_9900k|mR5|Q [15]),
	.datad(\i9_9900k|Multiplexers|Equal0~0_combout ),
	.cin(gnd),
	.combout(\i9_9900k|Multiplexers|Selector15~1_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Multiplexers|Selector15~1 .lut_mask = 16'h2000;
defparam \i9_9900k|Multiplexers|Selector15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y33_N7
cycloneii_lcell_ff \i9_9900k|mR0|Q[15] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i9_9900k|Multiplexers|BusWires [15]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i9_9900k|Rin [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i9_9900k|mR0|Q [15]));

// Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [15]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[15]));
// synopsys translate_off
defparam \SW[15]~I .input_async_reset = "none";
defparam \SW[15]~I .input_power_up = "low";
defparam \SW[15]~I .input_register_mode = "none";
defparam \SW[15]~I .input_sync_reset = "none";
defparam \SW[15]~I .oe_async_reset = "none";
defparam \SW[15]~I .oe_power_up = "low";
defparam \SW[15]~I .oe_register_mode = "none";
defparam \SW[15]~I .oe_sync_reset = "none";
defparam \SW[15]~I .operation_mode = "input";
defparam \SW[15]~I .output_async_reset = "none";
defparam \SW[15]~I .output_power_up = "low";
defparam \SW[15]~I .output_register_mode = "none";
defparam \SW[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X44_Y33_N25
cycloneii_lcell_ff \i9_9900k|mR2|Q[15] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i9_9900k|Multiplexers|BusWires [15]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i9_9900k|Rin [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i9_9900k|mR2|Q [15]));

// Location: LCCOMB_X44_Y33_N24
cycloneii_lcell_comb \i9_9900k|Multiplexers|Selector15~2 (
// Equation(s):
// \i9_9900k|Multiplexers|Selector15~2_combout  = (\i9_9900k|Multiplexers|Equal7~1_combout  & ((\i9_9900k|mR2|Q [15]) # ((\SW~combout [15] & \i9_9900k|Multiplexers|Equal0~2_combout )))) # (!\i9_9900k|Multiplexers|Equal7~1_combout  & (\SW~combout [15] & 
// ((\i9_9900k|Multiplexers|Equal0~2_combout ))))

	.dataa(\i9_9900k|Multiplexers|Equal7~1_combout ),
	.datab(\SW~combout [15]),
	.datac(\i9_9900k|mR2|Q [15]),
	.datad(\i9_9900k|Multiplexers|Equal0~2_combout ),
	.cin(gnd),
	.combout(\i9_9900k|Multiplexers|Selector15~2_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Multiplexers|Selector15~2 .lut_mask = 16'hECA0;
defparam \i9_9900k|Multiplexers|Selector15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N6
cycloneii_lcell_comb \i9_9900k|Multiplexers|Selector15~3 (
// Equation(s):
// \i9_9900k|Multiplexers|Selector15~3_combout  = (\i9_9900k|Multiplexers|Selector15~1_combout ) # ((\i9_9900k|Multiplexers|Selector15~2_combout ) # ((\i9_9900k|Multiplexers|Equal9~1_combout  & \i9_9900k|mR0|Q [15])))

	.dataa(\i9_9900k|Multiplexers|Equal9~1_combout ),
	.datab(\i9_9900k|Multiplexers|Selector15~1_combout ),
	.datac(\i9_9900k|mR0|Q [15]),
	.datad(\i9_9900k|Multiplexers|Selector15~2_combout ),
	.cin(gnd),
	.combout(\i9_9900k|Multiplexers|Selector15~3_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Multiplexers|Selector15~3 .lut_mask = 16'hFFEC;
defparam \i9_9900k|Multiplexers|Selector15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N26
cycloneii_lcell_comb \i9_9900k|Multiplexers|Selector15~6 (
// Equation(s):
// \i9_9900k|Multiplexers|Selector15~6_combout  = (\i9_9900k|Multiplexers|Selector15~4_combout ) # ((\i9_9900k|Multiplexers|Selector15~0_combout ) # ((\i9_9900k|Multiplexers|Selector15~5_combout ) # (\i9_9900k|Multiplexers|Selector15~3_combout )))

	.dataa(\i9_9900k|Multiplexers|Selector15~4_combout ),
	.datab(\i9_9900k|Multiplexers|Selector15~0_combout ),
	.datac(\i9_9900k|Multiplexers|Selector15~5_combout ),
	.datad(\i9_9900k|Multiplexers|Selector15~3_combout ),
	.cin(gnd),
	.combout(\i9_9900k|Multiplexers|Selector15~6_combout ),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Multiplexers|Selector15~6 .lut_mask = 16'hFFFE;
defparam \i9_9900k|Multiplexers|Selector15~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N16
cycloneii_lcell_comb \i9_9900k|Multiplexers|BusWires[15] (
// Equation(s):
// \i9_9900k|Multiplexers|BusWires [15] = (GLOBAL(\i9_9900k|Multiplexers|WideNor0~3clkctrl_outclk ) & ((\i9_9900k|Multiplexers|Selector15~6_combout ))) # (!GLOBAL(\i9_9900k|Multiplexers|WideNor0~3clkctrl_outclk ) & (\i9_9900k|Multiplexers|BusWires [15]))

	.dataa(\i9_9900k|Multiplexers|BusWires [15]),
	.datab(vcc),
	.datac(\i9_9900k|Multiplexers|WideNor0~3clkctrl_outclk ),
	.datad(\i9_9900k|Multiplexers|Selector15~6_combout ),
	.cin(gnd),
	.combout(\i9_9900k|Multiplexers|BusWires [15]),
	.cout());
// synopsys translate_off
defparam \i9_9900k|Multiplexers|BusWires[15] .lut_mask = 16'hFA0A;
defparam \i9_9900k|Multiplexers|BusWires[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Done~I (
	.datain(\i9_9900k|Done~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Done));
// synopsys translate_off
defparam \Done~I .input_async_reset = "none";
defparam \Done~I .input_power_up = "low";
defparam \Done~I .input_register_mode = "none";
defparam \Done~I .input_sync_reset = "none";
defparam \Done~I .oe_async_reset = "none";
defparam \Done~I .oe_power_up = "low";
defparam \Done~I .oe_register_mode = "none";
defparam \Done~I .oe_sync_reset = "none";
defparam \Done~I .operation_mode = "output";
defparam \Done~I .output_async_reset = "none";
defparam \Done~I .output_power_up = "low";
defparam \Done~I .output_register_mode = "none";
defparam \Done~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \BusWires[0]~I (
	.datain(\i9_9900k|Multiplexers|BusWires [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(BusWires[0]));
// synopsys translate_off
defparam \BusWires[0]~I .input_async_reset = "none";
defparam \BusWires[0]~I .input_power_up = "low";
defparam \BusWires[0]~I .input_register_mode = "none";
defparam \BusWires[0]~I .input_sync_reset = "none";
defparam \BusWires[0]~I .oe_async_reset = "none";
defparam \BusWires[0]~I .oe_power_up = "low";
defparam \BusWires[0]~I .oe_register_mode = "none";
defparam \BusWires[0]~I .oe_sync_reset = "none";
defparam \BusWires[0]~I .operation_mode = "output";
defparam \BusWires[0]~I .output_async_reset = "none";
defparam \BusWires[0]~I .output_power_up = "low";
defparam \BusWires[0]~I .output_register_mode = "none";
defparam \BusWires[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \BusWires[1]~I (
	.datain(\i9_9900k|Multiplexers|BusWires [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(BusWires[1]));
// synopsys translate_off
defparam \BusWires[1]~I .input_async_reset = "none";
defparam \BusWires[1]~I .input_power_up = "low";
defparam \BusWires[1]~I .input_register_mode = "none";
defparam \BusWires[1]~I .input_sync_reset = "none";
defparam \BusWires[1]~I .oe_async_reset = "none";
defparam \BusWires[1]~I .oe_power_up = "low";
defparam \BusWires[1]~I .oe_register_mode = "none";
defparam \BusWires[1]~I .oe_sync_reset = "none";
defparam \BusWires[1]~I .operation_mode = "output";
defparam \BusWires[1]~I .output_async_reset = "none";
defparam \BusWires[1]~I .output_power_up = "low";
defparam \BusWires[1]~I .output_register_mode = "none";
defparam \BusWires[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \BusWires[2]~I (
	.datain(\i9_9900k|Multiplexers|BusWires [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(BusWires[2]));
// synopsys translate_off
defparam \BusWires[2]~I .input_async_reset = "none";
defparam \BusWires[2]~I .input_power_up = "low";
defparam \BusWires[2]~I .input_register_mode = "none";
defparam \BusWires[2]~I .input_sync_reset = "none";
defparam \BusWires[2]~I .oe_async_reset = "none";
defparam \BusWires[2]~I .oe_power_up = "low";
defparam \BusWires[2]~I .oe_register_mode = "none";
defparam \BusWires[2]~I .oe_sync_reset = "none";
defparam \BusWires[2]~I .operation_mode = "output";
defparam \BusWires[2]~I .output_async_reset = "none";
defparam \BusWires[2]~I .output_power_up = "low";
defparam \BusWires[2]~I .output_register_mode = "none";
defparam \BusWires[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \BusWires[3]~I (
	.datain(\i9_9900k|Multiplexers|BusWires [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(BusWires[3]));
// synopsys translate_off
defparam \BusWires[3]~I .input_async_reset = "none";
defparam \BusWires[3]~I .input_power_up = "low";
defparam \BusWires[3]~I .input_register_mode = "none";
defparam \BusWires[3]~I .input_sync_reset = "none";
defparam \BusWires[3]~I .oe_async_reset = "none";
defparam \BusWires[3]~I .oe_power_up = "low";
defparam \BusWires[3]~I .oe_register_mode = "none";
defparam \BusWires[3]~I .oe_sync_reset = "none";
defparam \BusWires[3]~I .operation_mode = "output";
defparam \BusWires[3]~I .output_async_reset = "none";
defparam \BusWires[3]~I .output_power_up = "low";
defparam \BusWires[3]~I .output_register_mode = "none";
defparam \BusWires[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \BusWires[4]~I (
	.datain(\i9_9900k|Multiplexers|BusWires [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(BusWires[4]));
// synopsys translate_off
defparam \BusWires[4]~I .input_async_reset = "none";
defparam \BusWires[4]~I .input_power_up = "low";
defparam \BusWires[4]~I .input_register_mode = "none";
defparam \BusWires[4]~I .input_sync_reset = "none";
defparam \BusWires[4]~I .oe_async_reset = "none";
defparam \BusWires[4]~I .oe_power_up = "low";
defparam \BusWires[4]~I .oe_register_mode = "none";
defparam \BusWires[4]~I .oe_sync_reset = "none";
defparam \BusWires[4]~I .operation_mode = "output";
defparam \BusWires[4]~I .output_async_reset = "none";
defparam \BusWires[4]~I .output_power_up = "low";
defparam \BusWires[4]~I .output_register_mode = "none";
defparam \BusWires[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \BusWires[5]~I (
	.datain(\i9_9900k|Multiplexers|BusWires [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(BusWires[5]));
// synopsys translate_off
defparam \BusWires[5]~I .input_async_reset = "none";
defparam \BusWires[5]~I .input_power_up = "low";
defparam \BusWires[5]~I .input_register_mode = "none";
defparam \BusWires[5]~I .input_sync_reset = "none";
defparam \BusWires[5]~I .oe_async_reset = "none";
defparam \BusWires[5]~I .oe_power_up = "low";
defparam \BusWires[5]~I .oe_register_mode = "none";
defparam \BusWires[5]~I .oe_sync_reset = "none";
defparam \BusWires[5]~I .operation_mode = "output";
defparam \BusWires[5]~I .output_async_reset = "none";
defparam \BusWires[5]~I .output_power_up = "low";
defparam \BusWires[5]~I .output_register_mode = "none";
defparam \BusWires[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \BusWires[6]~I (
	.datain(\i9_9900k|Multiplexers|BusWires [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(BusWires[6]));
// synopsys translate_off
defparam \BusWires[6]~I .input_async_reset = "none";
defparam \BusWires[6]~I .input_power_up = "low";
defparam \BusWires[6]~I .input_register_mode = "none";
defparam \BusWires[6]~I .input_sync_reset = "none";
defparam \BusWires[6]~I .oe_async_reset = "none";
defparam \BusWires[6]~I .oe_power_up = "low";
defparam \BusWires[6]~I .oe_register_mode = "none";
defparam \BusWires[6]~I .oe_sync_reset = "none";
defparam \BusWires[6]~I .operation_mode = "output";
defparam \BusWires[6]~I .output_async_reset = "none";
defparam \BusWires[6]~I .output_power_up = "low";
defparam \BusWires[6]~I .output_register_mode = "none";
defparam \BusWires[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \BusWires[7]~I (
	.datain(\i9_9900k|Multiplexers|BusWires [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(BusWires[7]));
// synopsys translate_off
defparam \BusWires[7]~I .input_async_reset = "none";
defparam \BusWires[7]~I .input_power_up = "low";
defparam \BusWires[7]~I .input_register_mode = "none";
defparam \BusWires[7]~I .input_sync_reset = "none";
defparam \BusWires[7]~I .oe_async_reset = "none";
defparam \BusWires[7]~I .oe_power_up = "low";
defparam \BusWires[7]~I .oe_register_mode = "none";
defparam \BusWires[7]~I .oe_sync_reset = "none";
defparam \BusWires[7]~I .operation_mode = "output";
defparam \BusWires[7]~I .output_async_reset = "none";
defparam \BusWires[7]~I .output_power_up = "low";
defparam \BusWires[7]~I .output_register_mode = "none";
defparam \BusWires[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \BusWires[8]~I (
	.datain(\i9_9900k|Multiplexers|BusWires [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(BusWires[8]));
// synopsys translate_off
defparam \BusWires[8]~I .input_async_reset = "none";
defparam \BusWires[8]~I .input_power_up = "low";
defparam \BusWires[8]~I .input_register_mode = "none";
defparam \BusWires[8]~I .input_sync_reset = "none";
defparam \BusWires[8]~I .oe_async_reset = "none";
defparam \BusWires[8]~I .oe_power_up = "low";
defparam \BusWires[8]~I .oe_register_mode = "none";
defparam \BusWires[8]~I .oe_sync_reset = "none";
defparam \BusWires[8]~I .operation_mode = "output";
defparam \BusWires[8]~I .output_async_reset = "none";
defparam \BusWires[8]~I .output_power_up = "low";
defparam \BusWires[8]~I .output_register_mode = "none";
defparam \BusWires[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \BusWires[9]~I (
	.datain(\i9_9900k|Multiplexers|BusWires [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(BusWires[9]));
// synopsys translate_off
defparam \BusWires[9]~I .input_async_reset = "none";
defparam \BusWires[9]~I .input_power_up = "low";
defparam \BusWires[9]~I .input_register_mode = "none";
defparam \BusWires[9]~I .input_sync_reset = "none";
defparam \BusWires[9]~I .oe_async_reset = "none";
defparam \BusWires[9]~I .oe_power_up = "low";
defparam \BusWires[9]~I .oe_register_mode = "none";
defparam \BusWires[9]~I .oe_sync_reset = "none";
defparam \BusWires[9]~I .operation_mode = "output";
defparam \BusWires[9]~I .output_async_reset = "none";
defparam \BusWires[9]~I .output_power_up = "low";
defparam \BusWires[9]~I .output_register_mode = "none";
defparam \BusWires[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \BusWires[10]~I (
	.datain(\i9_9900k|Multiplexers|BusWires [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(BusWires[10]));
// synopsys translate_off
defparam \BusWires[10]~I .input_async_reset = "none";
defparam \BusWires[10]~I .input_power_up = "low";
defparam \BusWires[10]~I .input_register_mode = "none";
defparam \BusWires[10]~I .input_sync_reset = "none";
defparam \BusWires[10]~I .oe_async_reset = "none";
defparam \BusWires[10]~I .oe_power_up = "low";
defparam \BusWires[10]~I .oe_register_mode = "none";
defparam \BusWires[10]~I .oe_sync_reset = "none";
defparam \BusWires[10]~I .operation_mode = "output";
defparam \BusWires[10]~I .output_async_reset = "none";
defparam \BusWires[10]~I .output_power_up = "low";
defparam \BusWires[10]~I .output_register_mode = "none";
defparam \BusWires[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \BusWires[11]~I (
	.datain(\i9_9900k|Multiplexers|BusWires [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(BusWires[11]));
// synopsys translate_off
defparam \BusWires[11]~I .input_async_reset = "none";
defparam \BusWires[11]~I .input_power_up = "low";
defparam \BusWires[11]~I .input_register_mode = "none";
defparam \BusWires[11]~I .input_sync_reset = "none";
defparam \BusWires[11]~I .oe_async_reset = "none";
defparam \BusWires[11]~I .oe_power_up = "low";
defparam \BusWires[11]~I .oe_register_mode = "none";
defparam \BusWires[11]~I .oe_sync_reset = "none";
defparam \BusWires[11]~I .operation_mode = "output";
defparam \BusWires[11]~I .output_async_reset = "none";
defparam \BusWires[11]~I .output_power_up = "low";
defparam \BusWires[11]~I .output_register_mode = "none";
defparam \BusWires[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \BusWires[12]~I (
	.datain(\i9_9900k|Multiplexers|BusWires [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(BusWires[12]));
// synopsys translate_off
defparam \BusWires[12]~I .input_async_reset = "none";
defparam \BusWires[12]~I .input_power_up = "low";
defparam \BusWires[12]~I .input_register_mode = "none";
defparam \BusWires[12]~I .input_sync_reset = "none";
defparam \BusWires[12]~I .oe_async_reset = "none";
defparam \BusWires[12]~I .oe_power_up = "low";
defparam \BusWires[12]~I .oe_register_mode = "none";
defparam \BusWires[12]~I .oe_sync_reset = "none";
defparam \BusWires[12]~I .operation_mode = "output";
defparam \BusWires[12]~I .output_async_reset = "none";
defparam \BusWires[12]~I .output_power_up = "low";
defparam \BusWires[12]~I .output_register_mode = "none";
defparam \BusWires[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \BusWires[13]~I (
	.datain(\i9_9900k|Multiplexers|BusWires [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(BusWires[13]));
// synopsys translate_off
defparam \BusWires[13]~I .input_async_reset = "none";
defparam \BusWires[13]~I .input_power_up = "low";
defparam \BusWires[13]~I .input_register_mode = "none";
defparam \BusWires[13]~I .input_sync_reset = "none";
defparam \BusWires[13]~I .oe_async_reset = "none";
defparam \BusWires[13]~I .oe_power_up = "low";
defparam \BusWires[13]~I .oe_register_mode = "none";
defparam \BusWires[13]~I .oe_sync_reset = "none";
defparam \BusWires[13]~I .operation_mode = "output";
defparam \BusWires[13]~I .output_async_reset = "none";
defparam \BusWires[13]~I .output_power_up = "low";
defparam \BusWires[13]~I .output_register_mode = "none";
defparam \BusWires[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \BusWires[14]~I (
	.datain(\i9_9900k|Multiplexers|BusWires [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(BusWires[14]));
// synopsys translate_off
defparam \BusWires[14]~I .input_async_reset = "none";
defparam \BusWires[14]~I .input_power_up = "low";
defparam \BusWires[14]~I .input_register_mode = "none";
defparam \BusWires[14]~I .input_sync_reset = "none";
defparam \BusWires[14]~I .oe_async_reset = "none";
defparam \BusWires[14]~I .oe_power_up = "low";
defparam \BusWires[14]~I .oe_register_mode = "none";
defparam \BusWires[14]~I .oe_sync_reset = "none";
defparam \BusWires[14]~I .operation_mode = "output";
defparam \BusWires[14]~I .output_async_reset = "none";
defparam \BusWires[14]~I .output_power_up = "low";
defparam \BusWires[14]~I .output_register_mode = "none";
defparam \BusWires[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \BusWires[15]~I (
	.datain(\i9_9900k|Multiplexers|BusWires [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(BusWires[15]));
// synopsys translate_off
defparam \BusWires[15]~I .input_async_reset = "none";
defparam \BusWires[15]~I .input_power_up = "low";
defparam \BusWires[15]~I .input_register_mode = "none";
defparam \BusWires[15]~I .input_sync_reset = "none";
defparam \BusWires[15]~I .oe_async_reset = "none";
defparam \BusWires[15]~I .oe_power_up = "low";
defparam \BusWires[15]~I .oe_register_mode = "none";
defparam \BusWires[15]~I .oe_sync_reset = "none";
defparam \BusWires[15]~I .operation_mode = "output";
defparam \BusWires[15]~I .output_async_reset = "none";
defparam \BusWires[15]~I .output_power_up = "low";
defparam \BusWires[15]~I .output_register_mode = "none";
defparam \BusWires[15]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
