verilog work "../../lab06/fourDigitSevenSegment.v"
