# HLS Final Project - Hardware Design of Ciphers via HLS : The Case of PRESENT

## Abstract

  Implement RTL design of lightweight cipher PRESENT via HLS. 
  
  Demonstrate the ability of HLS in hardware design of ciphers.

## Target

  PRESENT with 128 bits key architectures in [1]


## Environment

  Vivado HLS 2019.2
  
  PYNQ-Z2

## Reference 

  [1] C. A. Lara-Nino, A. Diaz-Perez and M. Morales-Sandoval, "Lightweight Hardware Architectures for the Present Cipher in FPGA," in IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 64, no. 9, pp. 2544-2555, Sept. 2017, doi: 10.1109/TCSI.2017.2686783.
