// SPDX-License-Identifier: GPL-2.0-or-later
/dts-v1/;

#include "rtl930x.dtsi"

#include <dt-bindings/input/input.h>
#include <dt-bindings/gpio/gpio.h>

/ {
	compatible = "ubiquiti,usw-aggregation", "realtek,rtl838x-soc";
	model = "Ubiquiti USW Aggregation Switch";

	// mw.l 0xb8003308 0x00200000 active low toggles PHY reset
	chosen {
		bootargs = "console=ttyS0,115200";
	};

	i2c0: i2c-rtl9300 {
		compatible = "realtek,rtl9300-i2c";
		reg = <0x1b00036c 0x3c>;
		#address-cells = <1>;
		#size-cells = <0>;
		sda-pin = <9>;
		scl-pin = <8>;
		clock-frequency = <100000>;
	};

	i2cmux {
		compatible = "realtek,i2c-mux-rtl9300";
		#address-cells = <1>;
		#size-cells = <0>;
		i2c-parent = <&i2c0>;

		i2c01: i2c-rtl9300-1 {
			reg = <1>;
			#address-cells = <1>;
			#size-cells = <0>;
			sda-pin = <9>;
			scl-pin = <8>;
		};

		i2c02: i2c-rtl9300-2 {
			reg = <2>;
			#address-cells = <1>;
			#size-cells = <0>;
			sda-pin = <10>;
			scl-pin = <8>;
		};

		i2c03: i2c-rtl9300-3 {
			reg = <3>;
			#address-cells = <1>;
			#size-cells = <0>;
			sda-pin = <11>;
			scl-pin = <8>;
		};
		
		i2c04: i2c-rtl9300-4 {
			reg = <4>;
			#address-cells = <1>;
			#size-cells = <0>;
			sda-pin = <12>;
			scl-pin = <8>;
		};

		i2c05: i2c-rtl9300-5 {
			reg = <5>;
			#address-cells = <1>;
			#size-cells = <0>;
			sda-pin = <13>;
			scl-pin = <8>;

			pca9555_0: i2c@0524 {
				compatible = "nxp,pca9555";
				reg = <0x24>;
				gpio-controller;
				#gpio-cells = <2>;
			};

			pca9555_1: i2c@0521 {
				compatible = "nxp,pca9555";
				reg = <0x21>;
				gpio-controller;
				#gpio-cells = <2>;
			};

		};

		i2c06: i2c-rtl9300-6 {
			reg = <6>;
			#address-cells = <1>;
			#size-cells = <0>;
			sda-pin = <14>;
			scl-pin = <8>;
		};

		i2c07: i2c-rtl9300-7 {
			reg = <7>;
			#address-cells = <1>;
			#size-cells = <0>;
			sda-pin = <15>;
			scl-pin = <8>;
		};
	
		i2c08: i2c-rtl9300-8 {
			reg = <8>;
			#address-cells = <1>;
			#size-cells = <0>;
			sda-pin = <16>;
			scl-pin = <8>;
		};
	};

	sfp0: sfp-p1 {
		compatible = "sff,sfp";
		i2c-bus = <&i2c01>;
		los-gpio = <&pca9555_0 0 GPIO_ACTIVE_HIGH>;
		tx-fault-gpio = <&pca9555_0 1 GPIO_ACTIVE_HIGH>;
		mod-def0-gpio = <&pca9555_0 2 GPIO_ACTIVE_LOW>;
	};
	sfp1: sfp-p2 {
		compatible = "sff,sfp";
		i2c-bus = <&i2c02>;
		los-gpio = <&pca9555_0 4 GPIO_ACTIVE_HIGH>;
		tx-fault-gpio = <&pca9555_0 5 GPIO_ACTIVE_HIGH>;
		mod-def0-gpio = <&pca9555_0 6 GPIO_ACTIVE_LOW>;
	};
	sfp2: sfp-p3 {
		compatible = "sff,sfp";
		i2c-bus = <&i2c03>;
		los-gpio = <&pca9555_0 8 GPIO_ACTIVE_HIGH>;
		tx-fault-gpio = <&pca9555_0 9 GPIO_ACTIVE_HIGH>;
		mod-def0-gpio = <&pca9555_0 10 GPIO_ACTIVE_LOW>;
	};
	sfp3: sfp-p4 {
		compatible = "sff,sfp";
		i2c-bus = <&i2c04>;
		los-gpio = <&pca9555_0 12 GPIO_ACTIVE_HIGH>;
		tx-fault-gpio = <&pca9555_0 13 GPIO_ACTIVE_HIGH>;
		mod-def0-gpio = <&pca9555_0 14 GPIO_ACTIVE_LOW>;
	};
	sfp4: sfp-p5 {
		compatible = "sff,sfp";
		i2c-bus = <&i2c05>;
		los-gpio = <&pca9555_1 0 GPIO_ACTIVE_HIGH>;
		tx-fault-gpio = <&pca9555_1 1 GPIO_ACTIVE_HIGH>;
		mod-def0-gpio = <&pca9555_1 2 GPIO_ACTIVE_LOW>;
	};
	sfp5: sfp-p6 {
		compatible = "sff,sfp";
		i2c-bus = <&i2c06>;
		los-gpio = <&pca9555_1 4 GPIO_ACTIVE_HIGH>;
		tx-fault-gpio = <&pca9555_1 5 GPIO_ACTIVE_HIGH>;
		mod-def0-gpio = <&pca9555_1 6 GPIO_ACTIVE_LOW>;
	};
	sfp6: sfp-p7 {
		compatible = "sff,sfp";
		i2c-bus = <&i2c07>;
		los-gpio = <&pca9555_1 8 GPIO_ACTIVE_HIGH>;
		tx-fault-gpio = <&pca9555_1 9 GPIO_ACTIVE_HIGH>;
		mod-def0-gpio = <&pca9555_1 10 GPIO_ACTIVE_LOW>;
	};
	sfp7: sfp-p8 {
		compatible = "sff,sfp";
		i2c-bus = <&i2c08>;
		los-gpio = <&pca9555_1 12 GPIO_ACTIVE_HIGH>;
		tx-fault-gpio = <&pca9555_1 13 GPIO_ACTIVE_HIGH>;
		mod-def0-gpio = <&pca9555_1 14 GPIO_ACTIVE_LOW>;
	};
};

&spi0 {
	status = "okay";
	flash@0 {
		compatible = "jedec,spi-nor";
		reg = <0>;
		spi-max-frequency = <10000000>;

		partitions {
			compatible = "fixed-partitions";
			#address-cells = <1>;
			#size-cells = <1>;

			partition@0 {
				label = "u-boot";
				reg = <0x0 0x80000>;
				read-only;
			};
			partition@80000 {
				label = "u-boot-env";
				reg = <0x80000 0x10000>;
				read-only;
			};
			partition@90000 {
				label = "u-boot-env2";
				reg = <0x90000 0x10000>;
				read-only;
			};
			partition@a0000 {
				label = "jffs";
				reg = <0xa0000 0x100000>;
			};
			partition@1a0000 {
				label = "jffs2";
				reg = <0x1a0000 0x100000>;
			};
			partition@2a0000 {
				label = "firmware";
				reg = <0x2a0000 0xd50000>;
				compatible = "denx,uimage";
			};
			partition@ff0000 {
				label = "EEPROM";
				reg = <0xff0000 0x10000>;
			};
		};
	};
};

&ethernet0 {
	mdio: mdio-bus {
		compatible = "realtek,rtl838x-mdio";
		regmap = <&ethernet0>;
		#address-cells = <1>;
		#size-cells = <0>;

		/* Internal phy for SFP+ ports */
		phy0: ethernet-phy@0 {
			reg = <0>;
			compatible = "ethernet-phy-ieee802.3-c45";
			phy-is-integrated;
			rtl9300,smi-address = <3 0>;
			sds = < 2 >;
		};
		phy8: ethernet-phy@8 {
			reg = <8>;
			compatible = "ethernet-phy-ieee802.3-c45";
			phy-is-integrated;
			rtl9300,smi-address = <3 8>;
			sds = < 3 >;
		};
		phy16: ethernet-phy@16 {
			reg = <16>;
			compatible = "ethernet-phy-ieee802.3-c45";
			phy-is-integrated;
			rtl9300,smi-address = <3 16>;
			sds = < 4 >;
		};
		phy20: ethernet-phy@20 {
			reg = <20>;
			compatible = "ethernet-phy-ieee802.3-c45";
			phy-is-integrated;
			rtl9300,smi-address = <3 20>;
			sds = < 5 >;
		};
		phy24: ethernet-phy@24 {
			reg = <24>;
			compatible = "ethernet-phy-ieee802.3-c45";
			phy-is-integrated;
			rtl9300,smi-address = <3 24>;
			sds = < 6 >;
		};
		phy25: ethernet-phy@25 {
			reg = <25>;
			compatible = "ethernet-phy-ieee802.3-c45";
			phy-is-integrated;
			rtl9300,smi-address = <3 25>;
			sds = < 7 >;
		};
		phy26: ethernet-phy@26 {
			reg = <26>;
			compatible = "ethernet-phy-ieee802.3-c45";
			phy-is-integrated;
			rtl9300,smi-address = <3 26>;
			sds = < 8 >;
		};
		phy27: ethernet-phy@27 {
			reg = <27>;
			compatible = "ethernet-phy-ieee802.3-c45";
			phy-is-integrated;
			rtl9300,smi-address = <3 27>;
			sds = < 9 >;
		};
	};
};

&switch0 {
	ports {
		#address-cells = <1>;
		#size-cells = <0>;

		port@20 {
			reg = <20>;
			label = "lan1";
			phy-mode = "10gbase-r";
			phy-handle = <&phy20>;
			sfp = <&sfp0>;

			fixed-link {
				managed;
				in-band-status;
				speed = <10000>;
				full-duplex;
				pause;
			};

		};

		port@16 {
			reg = <16>;
			label = "lan2";
			phy-mode = "10gbase-r";
			phy-handle = <&phy16>;
			sfp = <&sfp1>;

			fixed-link {
				managed;
				in-band-status;
				speed = <10000>;
				full-duplex;
				pause;
			};

		};

		port@25 {
			reg = <25>;
			label = "lan3";
			phy-mode = "10gbase-r";
			phy-handle = <&phy25>;
			sfp = <&sfp2>;

			fixed-link {
				managed;
				in-band-status;
				speed = <10000>;
				full-duplex;
				pause;
			};

		};

		port@24 {
			reg = <24>;
			label = "lan4";
			phy-mode = "10gbase-r";
			phy-handle = <&phy24>;
			sfp = <&sfp3>;

			fixed-link {
				managed;
				in-band-status;
				speed = <10000>;
				full-duplex;
				pause;
			};

		};

		port@27 {
			reg = <27>;
			label = "lan5";
			phy-mode = "10gbase-r";
			phy-handle = <&phy27>;
			sfp = <&sfp4>;

			fixed-link {
				managed;
				in-band-status;
				speed = <10000>;
				full-duplex;
				pause;
			};

		};

		port@26 {
			reg = <26>;
			label = "lan6";
			phy-mode = "10gbase-r";
			phy-handle = <&phy26>;
			sfp = <&sfp5>;

			fixed-link {
				managed;
				in-band-status;
				speed = <10000>;
				full-duplex;
				pause;
			};

		};

		port@8 {
			reg = <8>;
			label = "lan7";
			phy-mode = "10gbase-r";
			phy-handle = <&phy8>;
			sfp = <&sfp6>;

			fixed-link {
				managed;
				in-band-status;
				speed = <10000>;
				full-duplex;
				pause;
			};

		};

		port@0 {
			reg = <0>;
			label = "lan8";
			phy-mode = "10gbase-r";
			phy-handle = <&phy0>;
			sfp = <&sfp7>;

			fixed-link {
				managed;
				in-band-status;
				speed = <10000>;
				full-duplex;
				pause;
			};

		};

		port@28 {
			ethernet = <&ethernet0>;
			reg = <28>;
			phy-mode = "internal";
			fixed-link {
				speed = <10000>;
				full-duplex;
			};
		};
	};
};
