
-------------------------------------------------------------------------
TASK0          0, Master node and Processor wake up
-------------------------------------------------------------------------
Processor Wakeup
N0 RX Fail
N1 RX Fail
N2 RX Fail
N3 RX Fail

-------------------------------------------------------------------------
TASK          1, Query
Master node sends out query
-------------------------------------------------------------------------
C0 TX Success
C0 RX Success
C0 Data out =	32'h10bbbb0f
N0 TX Success

C0 RX Success
C0 Data out =	32'h10bbbb1f
N1 TX Success

C0 RX Success
C0 Data out =	32'h10bbbb2f
N2 TX Success

C0 RX Success
C0 Data out =	32'h10bbbb2f
N3 TX Success


-------------------------------------------------------------------------
TASK          2, Enumerate
Master node enumerate with address 4'h2
-------------------------------------------------------------------------
C0 TX Success
C0 RX Success
C0 Data out =	32'h10bbbb02

-------------------------------------------------------------------------
TASK          3, Enumerate
Master node enumerate with address 4'h3
-------------------------------------------------------------------------
C0 TX Success
C0 RX Success
C0 Data out =	32'h10bbbb13

-------------------------------------------------------------------------
TASK          4, Enumerate
Master node enumerate with address 4'h4
-------------------------------------------------------------------------
C0 TX Success
C0 RX Success
C0 Data out =	32'h10bbbb24

-------------------------------------------------------------------------
TASK          5, Enumerate
Master node enumerate with address 4'h5
-------------------------------------------------------------------------
C0 TX Success
C0 RX Success
C0 Data out =	32'h10bbbb25

-------------------------------------------------------------------------
TASK          6, All Wake
-------------------------------------------------------------------------
N0 LC Wakeup
N1 LC Wakeup
N2 LC Wakeup
N3 LC Wakeup
C0 TX Success

-------------------------------------------------------------------------
TASK          7, MEM Write
CPU writes random data to Layer 1's MEM address 0, bulk write enable is not set, it won't fail but no memory operation
-------------------------------------------------------------------------
N1 RX Success
N1 RX Success
C0 TX Success

-------------------------------------------------------------------------
TASK          8, RF Write
CPU configures Layer 0 default sys register bulk mem message control
-------------------------------------------------------------------------
Write RF addr: 8'hf2,	Data: 24'h800000
N0 RX Success
C0 TX Success
Layer 0, RF Write, Addr: 8'hf2,	Data: 24'h800000

-------------------------------------------------------------------------
TASK          9, RF Write
CPU configures Layer 1 default sys register bulk mem message control
-------------------------------------------------------------------------
Write RF addr: 8'hf2,	Data: 24'h800000
N1 RX Success
C0 TX Success
Layer 1, RF Write, Addr: 8'hf2,	Data: 24'h800000

-------------------------------------------------------------------------
TASK         10, RF Write
CPU configures Layer 2 default sys register bulk mem message control
-------------------------------------------------------------------------
Write RF addr: 8'hf2,	Data: 24'h800000
N2 RX Success
C0 TX Success
Layer 2, RF Write, Addr: 8'hf2,	Data: 24'h800000

-------------------------------------------------------------------------
TASK         11, RF Write
CPU configures Layer 3 default sys register bulk mem message control
-------------------------------------------------------------------------
Write RF addr: 8'hf2,	Data: 24'h800000
N3 RX Success
C0 TX Success
Layer 3, RF Write, Addr: 8'hf2,	Data: 24'h800000

-------------------------------------------------------------------------
TASK         12, RF Write
CPU writes random data to Layer 1 RF address 0
-------------------------------------------------------------------------
Write RF addr: 8'h00,	Data: 24'h60b1da
N1 RX Success
C0 TX Success
Layer 1, RF Write, Addr: 8'h00,	Data: 24'h60b1da

-------------------------------------------------------------------------
TASK         13, RF Write
CPU bulk writes random data to Layer 1 RF address 1-4
-------------------------------------------------------------------------
Write RF addr: 8'h01,	Data: 24'h36fe38
Write RF addr: 8'h02,	Data: 24'h7e075a
Write RF addr: 8'h03,	Data: 24'hde0e53
N1 RX Success
Layer 1, RF Write, Addr: 8'h01,	Data: 24'h36fe38
Write RF addr: 8'h04,	Data: 24'hb7633f
N1 RX Success
Layer 1, RF Write, Addr: 8'h02,	Data: 24'h7e075a
N1 RX Success
Layer 1, RF Write, Addr: 8'h03,	Data: 24'hde0e53
N1 RX Success
C0 TX Success
Layer 1, RF Write, Addr: 8'h04,	Data: 24'hb7633f

-------------------------------------------------------------------------
TASK         14, RF Read
Read Layer 1's RF address 0, and write to Layer 2's RF address 0xa
-------------------------------------------------------------------------
N1 RX Success
C0 TX Success
N2 RX Success
N1 TX Success

Layer 2, RF Write, Addr: 8'h0a,	Data: 24'h60b1da

-------------------------------------------------------------------------
TASK         15, RF Read
Bulk read Layer 1's RF address 1-4, and write to Layer 2's RF address 0x1
-------------------------------------------------------------------------
N1 RX Success
C0 TX Success
N2 RX Success
Layer 2, RF Write, Addr: 8'h01,	Data: 24'h36fe38
N2 RX Success
Layer 2, RF Write, Addr: 8'h02,	Data: 24'h7e075a
N2 RX Success
Layer 2, RF Write, Addr: 8'h03,	Data: 24'hde0e53
N2 RX Success
N1 TX Success

Layer 2, RF Write, Addr: 8'h04,	Data: 24'hb7633f

-------------------------------------------------------------------------
TASK         16, MEM Write
CPU writes random data to Layer 1's MEM address 0
-------------------------------------------------------------------------
N1 RX Success
N1 RX Success
C0 TX Success
Layer 1, MEM Write, Addr: 30'h00000000,	Data: 32'h6ffed5df

-------------------------------------------------------------------------
TASK         17, MEM Read
Read Layer 1's MEM address 0, and write to layer 2's MEM, address 0x1
-------------------------------------------------------------------------
N1 RX Success
N1 RX Success
N1 RX Success
C0 TX Success
Layer 1, MEM Read, Addr: 30'h00000000,	Data: 32'h6ffed5df
N2 RX Success
N2 RX Success
N1 TX Success

Layer 2, MEM Write, Addr: 30'h00000001,	Data: 32'h6ffed5df

-------------------------------------------------------------------------
TASK         18, MEM Write
CPU bulk writes random data to Layer 1's MEM address 1-10, bulk active is not set
-------------------------------------------------------------------------
N1 RX Success
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000001,	Data: 32'h2887c751
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000002,	Data: 32'h48bce391
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000003,	Data: 32'h246c4748
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000004,	Data: 32'hc1d66883
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000005,	Data: 32'h33bb4b67
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000006,	Data: 32'h4cdaef99
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000007,	Data: 32'h9ff5503f
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000008,	Data: 32'h7fca75ff
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000009,	Data: 32'hff1a56fe
N1 RX Success
C0 TX Success
Layer 1, MEM Write, Addr: 30'h0000000a,	Data: 32'hf0a4f8e1

-------------------------------------------------------------------------
TASK         19, RF Write
CPU configures Layer 1 default sys register bulk mem message control, set active, length 0
-------------------------------------------------------------------------
Write RF addr: 8'hf2,	Data: 24'hc00000
N1 RX Success
C0 TX Success
Layer 1, RF Write, Addr: 8'hf2,	Data: 24'hc00000

-------------------------------------------------------------------------
TASK         20, MEM Write
CPU bulk writes random data to Layer 1's MEM address 1-2, bulk active is set, length is 0, only write 1 word
-------------------------------------------------------------------------
N1 RX Success
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000001,	Data: 32'h5b6783b6
N1 RX Success
C0 TX Success

-------------------------------------------------------------------------
TASK         21, MEM Write
CPU bulk writes random data to Layer 1's MEM address 1-3, bulk active is set, length is 0, only write 1 word, should fail
-------------------------------------------------------------------------
N1 RX Success
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000001,	Data: 32'hc152ac82
N1 RX Success
N1 RX Fail
C0 TX Fail

-------------------------------------------------------------------------
TASK         22, RF Write
CPU configures Layer 1 default sys register bulk mem message control, set active, length 16
-------------------------------------------------------------------------
Write RF addr: 8'hf2,	Data: 24'hc0000f
N1 RX Success
C0 TX Success
Layer 1, RF Write, Addr: 8'hf2,	Data: 24'hc0000f

-------------------------------------------------------------------------
TASK         23, MEM Write
CPU bulk writes random data to Layer 1's MEM address 1-10
-------------------------------------------------------------------------
N1 RX Success
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000001,	Data: 32'hab695e56
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000002,	Data: 32'h4be38197
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000003,	Data: 32'hd406d8a8
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000004,	Data: 32'h409af381
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000005,	Data: 32'h1a5fcb34
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000006,	Data: 32'haa156254
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000007,	Data: 32'hf87bbcf0
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000008,	Data: 32'hce52d49c
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000009,	Data: 32'hb45aae68
N1 RX Success
C0 TX Success
Layer 1, MEM Write, Addr: 30'h0000000a,	Data: 32'hf35346e6

-------------------------------------------------------------------------
TASK         24, RF Write
CPU configures Layer 3 default sys register bulk mem message control, set to maximum length 16
-------------------------------------------------------------------------
Write RF addr: 8'hf2,	Data: 24'hc0000f
N3 RX Success
C0 TX Success
Layer 3, RF Write, Addr: 8'hf2,	Data: 24'hc0000f

-------------------------------------------------------------------------
TASK         25, MEM Read
Bulk read Layer 1's MEM address 1-10, and write to layer 3's MEM, address 0x0
-------------------------------------------------------------------------
N1 RX Success
N1 RX Success
N1 RX Success
C0 TX Success
Layer 1, MEM Read, Addr: 30'h00000001,	Data: 32'hab695e56
N3 RX Success
Layer 1, MEM Read, Addr: 30'h00000002,	Data: 32'h4be38197
N3 RX Success
Layer 1, MEM Read, Addr: 30'h00000003,	Data: 32'hd406d8a8
Layer 3, MEM Write, Addr: 30'h00000000,	Data: 32'hab695e56
N3 RX Success
Layer 1, MEM Read, Addr: 30'h00000004,	Data: 32'h409af381
Layer 3, MEM Write, Addr: 30'h00000001,	Data: 32'h4be38197
N3 RX Success
Layer 1, MEM Read, Addr: 30'h00000005,	Data: 32'h1a5fcb34
Layer 3, MEM Write, Addr: 30'h00000002,	Data: 32'hd406d8a8
N3 RX Success
Layer 1, MEM Read, Addr: 30'h00000006,	Data: 32'haa156254
Layer 3, MEM Write, Addr: 30'h00000003,	Data: 32'h409af381
N3 RX Success
Layer 1, MEM Read, Addr: 30'h00000007,	Data: 32'hf87bbcf0
Layer 3, MEM Write, Addr: 30'h00000004,	Data: 32'h1a5fcb34
N3 RX Success
Layer 1, MEM Read, Addr: 30'h00000008,	Data: 32'hce52d49c
Layer 3, MEM Write, Addr: 30'h00000005,	Data: 32'haa156254
N3 RX Success
Layer 1, MEM Read, Addr: 30'h00000009,	Data: 32'hb45aae68
Layer 3, MEM Write, Addr: 30'h00000006,	Data: 32'hf87bbcf0
N3 RX Success
Layer 1, MEM Read, Addr: 30'h0000000a,	Data: 32'hf35346e6
Layer 3, MEM Write, Addr: 30'h00000007,	Data: 32'hce52d49c
N3 RX Success
Layer 3, MEM Write, Addr: 30'h00000008,	Data: 32'hb45aae68
N3 RX Success
N1 TX Success

Layer 3, MEM Write, Addr: 30'h00000009,	Data: 32'hf35346e6

-------------------------------------------------------------------------
TASK         26, RF Write
CPU configures Layer 1's stream channel 0, register 0 
-------------------------------------------------------------------------
Write RF addr: 8'hec,	Data: 24'h000004
N1 RX Success
C0 TX Success
Layer 1, RF Write, Addr: 8'hec,	Data: 24'h000004

-------------------------------------------------------------------------
TASK         27, RF Write
CPU configures Layer 1's stream channel 0, register 1
-------------------------------------------------------------------------
Write RF addr: 8'hed,	Data: 24'hf90000
N1 RX Success
C0 TX Success
Layer 1, RF Write, Addr: 8'hed,	Data: 24'hf90000

-------------------------------------------------------------------------
TASK         28, RF Write
CPU configures Layer 1's stream channel 0, register 2, register 3 should be written by layer controller itself
-------------------------------------------------------------------------
Write RF addr: 8'hee,	Data: 24'ha0000f
N1 RX Success
C0 TX Success
Layer 1, RF Write, Addr: 8'hee,	Data: 24'ha0000f
Layer 1, RF Write, Addr: 8'hef,	Data: 24'h000000

-------------------------------------------------------------------------
TASK         29, RF Write
CPU configures Layer 1's stream channel 1, register 0 
-------------------------------------------------------------------------
Write RF addr: 8'he8,	Data: 24'h000190
N1 RX Success
C0 TX Success
Layer 1, RF Write, Addr: 8'he8,	Data: 24'h000190

-------------------------------------------------------------------------
TASK         30, RF Write
CPU configures Layer 1's stream channel 1, register 1
-------------------------------------------------------------------------
Write RF addr: 8'he9,	Data: 24'hf90000
N1 RX Success
C0 TX Success
Layer 1, RF Write, Addr: 8'he9,	Data: 24'hf90000

-------------------------------------------------------------------------
TASK         31, RF Write
CPU configures Layer 1's stream channel 1, register 2, register 3 should be written by layer controller itself
-------------------------------------------------------------------------
Write RF addr: 8'hea,	Data: 24'he00007
N1 RX Success
C0 TX Success
Layer 1, RF Write, Addr: 8'hea,	Data: 24'he00007
Layer 1, RF Write, Addr: 8'heb,	Data: 24'h000000

-------------------------------------------------------------------------
TASK         32, Stream MEM Write
CPU sends 1 word streaming data to Layer 3's stream channel 0, enable is not set, should fail
-------------------------------------------------------------------------
N3 RX Success
N3 RX Success
N3 RX Fail
C0 TX Fail

-------------------------------------------------------------------------
TASK         33, Stream MEM Write
CPU sends 16 word streaming data to Layer 1's stream channel 0, CPU should receive a buffer full alert
-------------------------------------------------------------------------
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000001,	Data: 32'hd13ccea2
Layer 1, RF Write, Addr: 8'hef,	Data: 24'h000001
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000002,	Data: 32'hf2e27ae5
Layer 1, RF Write, Addr: 8'hef,	Data: 24'h000002
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000003,	Data: 32'h17dd852f
Layer 1, RF Write, Addr: 8'hef,	Data: 24'h000003
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000004,	Data: 32'h7b2523f6
Layer 1, RF Write, Addr: 8'hef,	Data: 24'h000004
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000005,	Data: 32'h1fe3813f
Layer 1, RF Write, Addr: 8'hef,	Data: 24'h000005
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000006,	Data: 32'h54d8a1a9
Layer 1, RF Write, Addr: 8'hef,	Data: 24'h000006
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000007,	Data: 32'h28c47f51
Layer 1, RF Write, Addr: 8'hef,	Data: 24'h000007
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000008,	Data: 32'h6a671fd4
Layer 1, RF Write, Addr: 8'hef,	Data: 24'h000008
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000009,	Data: 32'ha8807c51
Layer 1, RF Write, Addr: 8'hef,	Data: 24'h000009
N1 RX Success
Layer 1, MEM Write, Addr: 30'h0000000a,	Data: 32'h31d09b63
Layer 1, RF Write, Addr: 8'hef,	Data: 24'h00000a
N1 RX Success
Layer 1, MEM Write, Addr: 30'h0000000b,	Data: 32'h15177b2a
Layer 1, RF Write, Addr: 8'hef,	Data: 24'h00000b
N1 RX Success
Layer 1, MEM Write, Addr: 30'h0000000c,	Data: 32'h21151942
Layer 1, RF Write, Addr: 8'hef,	Data: 24'h00000c
N1 RX Success
Layer 1, MEM Write, Addr: 30'h0000000d,	Data: 32'he48976c9
Layer 1, RF Write, Addr: 8'hef,	Data: 24'h00000d
N1 RX Success
Layer 1, MEM Write, Addr: 30'h0000000e,	Data: 32'hae34965c
Layer 1, RF Write, Addr: 8'hef,	Data: 24'h00000e
N1 RX Success
Layer 1, MEM Write, Addr: 30'h0000000f,	Data: 32'h8cd67419
Layer 1, RF Write, Addr: 8'hef,	Data: 24'h00000f
N1 RX Success
C0 TX Success
Layer 1, MEM Write, Addr: 30'h00000010,	Data: 32'h4f2f159e
Layer 1, RF Write, Addr: 8'hee,	Data: 24'h20000f
C0 RX Success
C0 Data out =	32'hf9346000
N1 TX Success


-------------------------------------------------------------------------
TASK         34, Stream MEM Write
CPU sends 1 word streaming data to Layer 1's stream channel 0, nothing happens
-------------------------------------------------------------------------
N1 RX Success
C0 TX Success

-------------------------------------------------------------------------
TASK         35, RF Write
CPU configures Layer 1's stream channel 0, register 2, register 3 should be written by layer controller itself
-------------------------------------------------------------------------
Write RF addr: 8'hee,	Data: 24'ha0000f
N1 RX Success
C0 TX Success
Layer 1, RF Write, Addr: 8'hee,	Data: 24'ha0000f
Layer 1, RF Write, Addr: 8'hef,	Data: 24'h000000

-------------------------------------------------------------------------
TASK         36, Stream MEM Write
CPU sends 1 word streaming data to Layer 1's stream channel 0
-------------------------------------------------------------------------
N1 RX Success
C0 TX Success
Layer 1, MEM Write, Addr: 30'h00000001,	Data: 32'hf6b4e6ed
Layer 1, RF Write, Addr: 8'hef,	Data: 24'h000001

-------------------------------------------------------------------------
TASK         37, Stream MEM Write
CPU sends 10 word streaming data to Layer 1's stream channel 0, CPU should receive a double buffer alert
-------------------------------------------------------------------------
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000002,	Data: 32'h46cacb8d
Layer 1, RF Write, Addr: 8'hef,	Data: 24'h000002
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000003,	Data: 32'h625f9fc4
Layer 1, RF Write, Addr: 8'hef,	Data: 24'h000003
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000004,	Data: 32'h426b1d84
Layer 1, RF Write, Addr: 8'hef,	Data: 24'h000004
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000005,	Data: 32'h50d169a1
Layer 1, RF Write, Addr: 8'hef,	Data: 24'h000005
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000006,	Data: 32'hf4da72e9
Layer 1, RF Write, Addr: 8'hef,	Data: 24'h000006
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000007,	Data: 32'h29463d52
Layer 1, RF Write, Addr: 8'hef,	Data: 24'h000007
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000008,	Data: 32'ha8d4c851
Layer 1, RF Write, Addr: 8'hef,	Data: 24'h000008
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000009,	Data: 32'hee4612dc
Layer 1, RF Write, Addr: 8'hef,	Data: 24'h000009
N1 RX Success
Layer 1, MEM Write, Addr: 30'h0000000a,	Data: 32'h345a1f68
Layer 1, RF Write, Addr: 8'hef,	Data: 24'h00000a
N1 RX Success
C0 TX Success
Layer 1, MEM Write, Addr: 30'h0000000b,	Data: 32'h75d0e9eb
Layer 1, RF Write, Addr: 8'hef,	Data: 24'h00000b
C0 RX Success
C0 Data out =	32'hf934a000
N1 TX Success


-------------------------------------------------------------------------
TASK         38, Stream MEM Write
CPU sends 10 word streaming data to Layer 1's stream channel 0, only 5 words are available, TX should fail, and generates alert
-------------------------------------------------------------------------
N1 RX Success
Layer 1, MEM Write, Addr: 30'h0000000c,	Data: 32'hf7b368ef
Layer 1, RF Write, Addr: 8'hef,	Data: 24'h00000c
N1 RX Success
Layer 1, MEM Write, Addr: 30'h0000000d,	Data: 32'h12b5b125
Layer 1, RF Write, Addr: 8'hef,	Data: 24'h00000d
N1 RX Success
Layer 1, MEM Write, Addr: 30'h0000000e,	Data: 32'hd8ce56b1
Layer 1, RF Write, Addr: 8'hef,	Data: 24'h00000e
N1 RX Success
Layer 1, MEM Write, Addr: 30'h0000000f,	Data: 32'h19a83333
Layer 1, RF Write, Addr: 8'hef,	Data: 24'h00000f
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000010,	Data: 32'he5f6d0cb
Layer 1, RF Write, Addr: 8'hee,	Data: 24'h20000f
N1 RX Success
N1 RX Fail
C0 TX Fail
N1 RX Success
C0 TX Success
C0 RX Success
C0 Data out =	32'hf9344000
N1 TX Success


-------------------------------------------------------------------------
TASK         39, Stream MEM Write
CPU sends 4 word streaming data to Layer 1's stream channel 1, generates double buffer alert
-------------------------------------------------------------------------
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000064,	Data: 32'h606a31c0
Layer 1, RF Write, Addr: 8'heb,	Data: 24'h000001
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000065,	Data: 32'h64eabfc9
Layer 1, RF Write, Addr: 8'heb,	Data: 24'h000002
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000066,	Data: 32'he43452c8
Layer 1, RF Write, Addr: 8'heb,	Data: 24'h000003
N1 RX Success
C0 TX Success
Layer 1, MEM Write, Addr: 30'h00000067,	Data: 32'hf06016e0
Layer 1, RF Write, Addr: 8'heb,	Data: 24'h000004
C0 RX Success
C0 Data out =	32'hf935a000
N1 TX Success


-------------------------------------------------------------------------
TASK         40, Stream MEM Write
CPU sends 4 word streaming data to Layer 1's stream channel 1, generates buffer full alert
-------------------------------------------------------------------------
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000068,	Data: 32'hbdd8667b
Layer 1, RF Write, Addr: 8'heb,	Data: 24'h000005
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000069,	Data: 32'h8d056a1a
Layer 1, RF Write, Addr: 8'heb,	Data: 24'h000006
N1 RX Success
Layer 1, MEM Write, Addr: 30'h0000006a,	Data: 32'h13571726
Layer 1, RF Write, Addr: 8'heb,	Data: 24'h000007
N1 RX Success
C0 TX Success
Layer 1, MEM Write, Addr: 30'h0000006b,	Data: 32'hd8972ab1
Layer 1, RF Write, Addr: 8'heb,	Data: 24'h000000
C0 RX Success
C0 Data out =	32'hf935c000
N1 TX Success


-------------------------------------------------------------------------
TASK         41, Stream MEM Write
CPU sends 8 word streaming data to Layer 1's stream channel 1, generates alert 0xe
-------------------------------------------------------------------------
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000064,	Data: 32'h04836709
Layer 1, RF Write, Addr: 8'heb,	Data: 24'h000001
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000065,	Data: 32'he53a98ca
Layer 1, RF Write, Addr: 8'heb,	Data: 24'h000002
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000066,	Data: 32'hed9756db
Layer 1, RF Write, Addr: 8'heb,	Data: 24'h000003
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000067,	Data: 32'h96d0ee2d
Layer 1, RF Write, Addr: 8'heb,	Data: 24'h000004
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000068,	Data: 32'h727945e4
Layer 1, RF Write, Addr: 8'heb,	Data: 24'h000005
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000069,	Data: 32'hc7505a8e
Layer 1, RF Write, Addr: 8'heb,	Data: 24'h000006
N1 RX Success
Layer 1, MEM Write, Addr: 30'h0000006a,	Data: 32'h9c163238
Layer 1, RF Write, Addr: 8'heb,	Data: 24'h000007
N1 RX Success
C0 TX Success
Layer 1, MEM Write, Addr: 30'h0000006b,	Data: 32'hb78ac86f
Layer 1, RF Write, Addr: 8'heb,	Data: 24'h000000
C0 RX Success
C0 Data out =	32'hf935e000
N1 TX Success


-------------------------------------------------------------------------
TASK         42, Stream MEM Write
CPU sends 16 word streaming data to Layer 1's stream channel 1, generates alert 0xf
-------------------------------------------------------------------------
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000064,	Data: 32'h229c1145
Layer 1, RF Write, Addr: 8'heb,	Data: 24'h000001
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000065,	Data: 32'h6dfedfdb
Layer 1, RF Write, Addr: 8'heb,	Data: 24'h000002
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000066,	Data: 32'h9e3a0a3c
Layer 1, RF Write, Addr: 8'heb,	Data: 24'h000003
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000067,	Data: 32'h75b5d5eb
Layer 1, RF Write, Addr: 8'heb,	Data: 24'h000004
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000068,	Data: 32'h18125d30
Layer 1, RF Write, Addr: 8'heb,	Data: 24'h000005
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000069,	Data: 32'h7e0fa5fc
Layer 1, RF Write, Addr: 8'heb,	Data: 24'h000006
N1 RX Success
Layer 1, MEM Write, Addr: 30'h0000006a,	Data: 32'h606dafc0
Layer 1, RF Write, Addr: 8'heb,	Data: 24'h000007
N1 RX Success
Layer 1, MEM Write, Addr: 30'h0000006b,	Data: 32'h37ec776f
Layer 1, RF Write, Addr: 8'heb,	Data: 24'h000000
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000064,	Data: 32'h3d4bff7a
Layer 1, RF Write, Addr: 8'heb,	Data: 24'h000001
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000065,	Data: 32'h694c49d2
Layer 1, RF Write, Addr: 8'heb,	Data: 24'h000002
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000066,	Data: 32'h74ad51e9
Layer 1, RF Write, Addr: 8'heb,	Data: 24'h000003
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000067,	Data: 32'hd82f1ab0
Layer 1, RF Write, Addr: 8'heb,	Data: 24'h000004
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000068,	Data: 32'hcc91a299
Layer 1, RF Write, Addr: 8'heb,	Data: 24'h000005
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000069,	Data: 32'h4a94eb95
Layer 1, RF Write, Addr: 8'heb,	Data: 24'h000006
N1 RX Success
Layer 1, MEM Write, Addr: 30'h0000006a,	Data: 32'h0af8f515
Layer 1, RF Write, Addr: 8'heb,	Data: 24'h000007
N1 RX Success
C0 TX Success
Layer 1, MEM Write, Addr: 30'h0000006b,	Data: 32'h867dbc0c
Layer 1, RF Write, Addr: 8'heb,	Data: 24'h000000
C0 RX Success
C0 Data out =	32'hf935f000
N1 TX Success


-------------------------------------------------------------------------
TASK         43, RF Write
CPU configures Layer 1's stream channel 1, register 2, register 3 should be written by layer controller itself
-------------------------------------------------------------------------
Write RF addr: 8'hea,	Data: 24'hc00007
N1 RX Success
C0 TX Success
Layer 1, RF Write, Addr: 8'hea,	Data: 24'hc00007
Layer 1, RF Write, Addr: 8'heb,	Data: 24'h000000

-------------------------------------------------------------------------
TASK         44, RF Write
Read layer 3's MEM and stream to layer 1's MEM, channel 1
-------------------------------------------------------------------------
N3 RX Success
N3 RX Success
C0 TX Success
Layer 3, MEM Read, Addr: 30'h00000000,	Data: 32'hab695e56
Layer 3, MEM Read, Addr: 30'h00000001,	Data: 32'h4be38197
N1 RX Success
Layer 3, MEM Read, Addr: 30'h00000002,	Data: 32'hd406d8a8
Layer 1, MEM Write, Addr: 30'h00000064,	Data: 32'hab695e56
Layer 1, RF Write, Addr: 8'heb,	Data: 24'h000001
N1 RX Success
Layer 3, MEM Read, Addr: 30'h00000003,	Data: 32'h409af381
Layer 1, MEM Write, Addr: 30'h00000065,	Data: 32'h4be38197
Layer 1, RF Write, Addr: 8'heb,	Data: 24'h000002
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000066,	Data: 32'hd406d8a8
Layer 1, RF Write, Addr: 8'heb,	Data: 24'h000003
N1 RX Success
N3 TX Success

Layer 1, MEM Write, Addr: 30'h00000067,	Data: 32'h409af381
Layer 1, RF Write, Addr: 8'heb,	Data: 24'h000004

-------------------------------------------------------------------------
TASK         45, Select sleep
Select sleep using long prefix, Sleep layer 1
-------------------------------------------------------------------------
C0 TX Success
N1 LC Sleep

-------------------------------------------------------------------------
TASK         46, MEM Write
CPU writes random data to Layer 1's MEM address 0xa
-------------------------------------------------------------------------
N1 LC Wakeup
N1 RX Success
N1 RX Success
C0 TX Success
Layer 1, MEM Write, Addr: 30'h0000000a,	Data: 32'ha22d1e44

-------------------------------------------------------------------------
TASK         47, Interrupt
Layer 1, Interrupt vector 0, Read layer 1's RF address 0, and write to layer 2's RF address 0
-------------------------------------------------------------------------
N2 RX Success
N1 TX Success

Layer 2, RF Write, Addr: 8'h00,	Data: 24'h60b1da

-------------------------------------------------------------------------
TASK         48, Interrupt
Layer 1, Interrupt vector 1, Bulk read layer 1's RF address 2-6, and write to layer 2's RF address 2
-------------------------------------------------------------------------
N2 RX Success
Layer 2, RF Write, Addr: 8'h02,	Data: 24'h7e075a
N2 RX Success
Layer 2, RF Write, Addr: 8'h03,	Data: 24'hde0e53
N2 RX Success
Layer 2, RF Write, Addr: 8'h04,	Data: 24'hb7633f
N2 RX Success
Layer 2, RF Write, Addr: 8'h05,	Data: 24'h000000
N2 RX Success
N1 TX Success

Layer 2, RF Write, Addr: 8'h06,	Data: 24'h000000

-------------------------------------------------------------------------
TASK         49, RF Write
CPU bulk writes random data to Layer 1 RF address 0-9
-------------------------------------------------------------------------
Write RF addr: 8'h00,	Data: 24'h7b3f04
Write RF addr: 8'h01,	Data: 24'h71cd14
Write RF addr: 8'h02,	Data: 24'h6f4da2
N1 RX Success
Layer 1, RF Write, Addr: 8'h00,	Data: 24'h7b3f04
Write RF addr: 8'h03,	Data: 24'h8b4b15
N1 RX Success
Layer 1, RF Write, Addr: 8'h01,	Data: 24'h71cd14
Write RF addr: 8'h04,	Data: 24'h7e0bca
N1 RX Success
Layer 1, RF Write, Addr: 8'h02,	Data: 24'h6f4da2
Write RF addr: 8'h05,	Data: 24'h078922
N1 RX Success
Layer 1, RF Write, Addr: 8'h03,	Data: 24'h8b4b15
Write RF addr: 8'h06,	Data: 24'he7c7f7
N1 RX Success
Layer 1, RF Write, Addr: 8'h04,	Data: 24'h7e0bca
Write RF addr: 8'h07,	Data: 24'hdec6a9
N1 RX Success
Layer 1, RF Write, Addr: 8'h05,	Data: 24'h078922
Write RF addr: 8'h08,	Data: 24'hac8515
N1 RX Success
Layer 1, RF Write, Addr: 8'h06,	Data: 24'he7c7f7
Write RF addr: 8'h09,	Data: 24'h110298
N1 RX Success
Layer 1, RF Write, Addr: 8'h07,	Data: 24'hdec6a9
N1 RX Success
Layer 1, RF Write, Addr: 8'h08,	Data: 24'hac8515
N1 RX Success
C0 TX Success
Layer 1, RF Write, Addr: 8'h09,	Data: 24'h110298

-------------------------------------------------------------------------
TASK         50, RF Write
CPU configures Layer 2's stream channel 0, register 0
-------------------------------------------------------------------------
Write RF addr: 8'hec,	Data: 24'h000190
N2 RX Success
C0 TX Success
Layer 2, RF Write, Addr: 8'hec,	Data: 24'h000190

-------------------------------------------------------------------------
TASK         51, RF Write
CPU configures Layer 2's stream channel 0, register 1
-------------------------------------------------------------------------
Write RF addr: 8'hed,	Data: 24'hf90000
N2 RX Success
C0 TX Success
Layer 2, RF Write, Addr: 8'hed,	Data: 24'hf90000

-------------------------------------------------------------------------
TASK         52, RF Write
CPU configures Layer 2's stream channel 0, register 2, register 3 should be written by layer controller itself
-------------------------------------------------------------------------
Write RF addr: 8'hee,	Data: 24'hc0000f
N2 RX Success
C0 TX Success
Layer 2, RF Write, Addr: 8'hee,	Data: 24'hc0000f
Layer 2, RF Write, Addr: 8'hef,	Data: 24'h000000

-------------------------------------------------------------------------
TASK         53, RF Write
CPU configures Layer 2's stream channel 1, register 0
-------------------------------------------------------------------------
Write RF addr: 8'he8,	Data: 24'h0000c8
N2 RX Success
C0 TX Success
Layer 2, RF Write, Addr: 8'he8,	Data: 24'h0000c8

-------------------------------------------------------------------------
TASK         54, RF Write
CPU configures Layer 2's stream channel 1, register 1
-------------------------------------------------------------------------
Write RF addr: 8'he9,	Data: 24'hf90000
N2 RX Success
C0 TX Success
Layer 2, RF Write, Addr: 8'he9,	Data: 24'hf90000

-------------------------------------------------------------------------
TASK         55, RF Write
CPU configures Layer 2's stream channel 1, register 2, register 3 should be written by layer controller itself
-------------------------------------------------------------------------
Write RF addr: 8'hea,	Data: 24'he00004
N2 RX Success
C0 TX Success
Layer 2, RF Write, Addr: 8'hea,	Data: 24'he00004
Layer 2, RF Write, Addr: 8'heb,	Data: 24'h000000

-------------------------------------------------------------------------
TASK         56, Interrupt
Layer 1, Interrupt vector 2, Bulk read layer 1's RF address 0-9, and stream to layer 2's MEM address 100
-------------------------------------------------------------------------
N2 RX Success
Layer 2, MEM Write, Addr: 30'h00000064,	Data: 32'h647b3f04
Layer 2, RF Write, Addr: 8'hef,	Data: 24'h000001
N2 RX Success
Layer 2, MEM Write, Addr: 30'h00000065,	Data: 32'h6571cd14
Layer 2, RF Write, Addr: 8'hef,	Data: 24'h000002
N2 RX Success
Layer 2, MEM Write, Addr: 30'h00000066,	Data: 32'h666f4da2
Layer 2, RF Write, Addr: 8'hef,	Data: 24'h000003
N2 RX Success
Layer 2, MEM Write, Addr: 30'h00000067,	Data: 32'h678b4b15
Layer 2, RF Write, Addr: 8'hef,	Data: 24'h000004
N2 RX Success
Layer 2, MEM Write, Addr: 30'h00000068,	Data: 32'h687e0bca
Layer 2, RF Write, Addr: 8'hef,	Data: 24'h000005
N2 RX Success
Layer 2, MEM Write, Addr: 30'h00000069,	Data: 32'h69078922
Layer 2, RF Write, Addr: 8'hef,	Data: 24'h000006
N2 RX Success
Layer 2, MEM Write, Addr: 30'h0000006a,	Data: 32'h6ae7c7f7
Layer 2, RF Write, Addr: 8'hef,	Data: 24'h000007
N2 RX Success
Layer 2, MEM Write, Addr: 30'h0000006b,	Data: 32'h6bdec6a9
Layer 2, RF Write, Addr: 8'hef,	Data: 24'h000008
N2 RX Success
Layer 2, MEM Write, Addr: 30'h0000006c,	Data: 32'h6cac8515
Layer 2, RF Write, Addr: 8'hef,	Data: 24'h000009
N2 RX Success
N1 TX Success

Layer 2, MEM Write, Addr: 30'h0000006d,	Data: 32'h6d110298
Layer 2, RF Write, Addr: 8'hef,	Data: 24'h00000a

-------------------------------------------------------------------------
TASK         57, Interrupt
Layer 1, Interrupt vector 3, Write to layer 1's RF address 0
-------------------------------------------------------------------------
Layer 1, RF Write, Addr: 8'h00,	Data: 24'habcdef

-------------------------------------------------------------------------
TASK         58, Interrupt
Layer 1, Interrupt vector 4, Write to layer 1's RF address 1, and 3
-------------------------------------------------------------------------
Layer 1, RF Write, Addr: 8'h01,	Data: 24'h123456
Layer 1, RF Write, Addr: 8'h03,	Data: 24'h987654

-------------------------------------------------------------------------
TASK         59, Interrupt
Layer 1, Interrupt vector 5, Write to layer 1's RF address 2, 4, and 6
-------------------------------------------------------------------------
Layer 1, RF Write, Addr: 8'h02,	Data: 24'h123321
Layer 1, RF Write, Addr: 8'h04,	Data: 24'habccba
Layer 1, RF Write, Addr: 8'h06,	Data: 24'h090785

-------------------------------------------------------------------------
TASK         60, Interrupt
Layer 1, Interrupt vector 6, Read from layer 1's MEM address 0, and write to layer 2's MEM, address 0x1
-------------------------------------------------------------------------
Layer 1, MEM Read, Addr: 30'h00000000,	Data: 32'h6ffed5df
N2 RX Success
N2 RX Success
N1 TX Success

Layer 2, MEM Write, Addr: 30'h00000001,	Data: 32'h6ffed5df

-------------------------------------------------------------------------
TASK         61, RF Write
CPU configures Layer 2 default sys register bulk mem message control, set to maximum length 16
-------------------------------------------------------------------------
Write RF addr: 8'hf2,	Data: 24'hc0000f
N2 RX Success
C0 TX Success
Layer 2, RF Write, Addr: 8'hf2,	Data: 24'hc0000f

-------------------------------------------------------------------------
TASK         62, Select sleep
Select sleep using long prefix, Sleep layer 1
-------------------------------------------------------------------------
C0 TX Success
N1 LC Sleep

-------------------------------------------------------------------------
TASK         63, Interrupt
Layer 1, Interrupt vector 7, Bulk read from layer 1's MEM address 1-5, and write to layer 2's MEM, address 2-6
-------------------------------------------------------------------------
N1 LC Wakeup
C0 RX Fail
N0 RX Fail
N2 RX Fail
N3 RX Fail
Layer 1, MEM Read, Addr: 30'h00000001,	Data: 32'hf6b4e6ed
N2 RX Success
Layer 1, MEM Read, Addr: 30'h00000002,	Data: 32'h46cacb8d
N2 RX Success
Layer 1, MEM Read, Addr: 30'h00000003,	Data: 32'h625f9fc4
Layer 2, MEM Write, Addr: 30'h00000002,	Data: 32'hf6b4e6ed
N2 RX Success
Layer 1, MEM Read, Addr: 30'h00000004,	Data: 32'h426b1d84
Layer 2, MEM Write, Addr: 30'h00000003,	Data: 32'h46cacb8d
N2 RX Success
Layer 1, MEM Read, Addr: 30'h00000005,	Data: 32'h50d169a1
Layer 2, MEM Write, Addr: 30'h00000004,	Data: 32'h625f9fc4
N2 RX Success
Layer 2, MEM Write, Addr: 30'h00000005,	Data: 32'h426b1d84
N2 RX Success
N1 TX Success

Layer 2, MEM Write, Addr: 30'h00000006,	Data: 32'h50d169a1

-------------------------------------------------------------------------
TASK         64, Interrupt
Layer 2, Interrupt vector 8, Read from layer 2's MEM address 100, and write to layer 1's RF (ADDRESS is burried in MEM)
-------------------------------------------------------------------------
Layer 2, MEM Read, Addr: 30'h00000064,	Data: 32'h647b3f04
N1 RX Success
N2 TX Success

Layer 1, RF Write, Addr: 8'h64,	Data: 24'h7b3f04

-------------------------------------------------------------------------
TASK         65, Interrupt
Layer 2, Interrupt vector 9, Read from layer 2's MEM address 101-104, and write to layer 1's RF (ADDRESS is burried in MEM)
-------------------------------------------------------------------------
Layer 2, MEM Read, Addr: 30'h00000065,	Data: 32'h6571cd14
Layer 2, MEM Read, Addr: 30'h00000066,	Data: 32'h666f4da2
N1 RX Success
Layer 2, MEM Read, Addr: 30'h00000067,	Data: 32'h678b4b15
Layer 1, RF Write, Addr: 8'h65,	Data: 24'h71cd14
N1 RX Success
Layer 2, MEM Read, Addr: 30'h00000068,	Data: 32'h687e0bca
Layer 1, RF Write, Addr: 8'h66,	Data: 24'h6f4da2
N1 RX Success
Layer 1, RF Write, Addr: 8'h67,	Data: 24'h8b4b15
N1 RX Success
N2 TX Success

Layer 1, RF Write, Addr: 8'h68,	Data: 24'h7e0bca

-------------------------------------------------------------------------
TASK         66, Interrupt
Layer 1, Interrupt vector 10, Bulk read from layer 1's MEM address 0-9, stream to layer 2's MEM, alert should generate
-------------------------------------------------------------------------
Layer 1, MEM Read, Addr: 30'h00000000,	Data: 32'h6ffed5df
Layer 1, MEM Read, Addr: 30'h00000001,	Data: 32'hf6b4e6ed
N2 RX Success
Layer 1, MEM Read, Addr: 30'h00000002,	Data: 32'h46cacb8d
Layer 2, MEM Write, Addr: 30'h00000032,	Data: 32'h6ffed5df
Layer 2, RF Write, Addr: 8'heb,	Data: 24'h000001
N2 RX Success
Layer 1, MEM Read, Addr: 30'h00000003,	Data: 32'h625f9fc4
Layer 2, MEM Write, Addr: 30'h00000033,	Data: 32'hf6b4e6ed
Layer 2, RF Write, Addr: 8'heb,	Data: 24'h000002
N2 RX Success
Layer 1, MEM Read, Addr: 30'h00000004,	Data: 32'h426b1d84
Layer 2, MEM Write, Addr: 30'h00000034,	Data: 32'h46cacb8d
Layer 2, RF Write, Addr: 8'heb,	Data: 24'h000003
N2 RX Success
Layer 1, MEM Read, Addr: 30'h00000005,	Data: 32'h50d169a1
Layer 2, MEM Write, Addr: 30'h00000035,	Data: 32'h625f9fc4
Layer 2, RF Write, Addr: 8'heb,	Data: 24'h000004
N2 RX Success
Layer 1, MEM Read, Addr: 30'h00000006,	Data: 32'hf4da72e9
Layer 2, MEM Write, Addr: 30'h00000036,	Data: 32'h426b1d84
Layer 2, RF Write, Addr: 8'heb,	Data: 24'h000000
N2 RX Success
Layer 1, MEM Read, Addr: 30'h00000007,	Data: 32'h29463d52
Layer 2, MEM Write, Addr: 30'h00000032,	Data: 32'h50d169a1
Layer 2, RF Write, Addr: 8'heb,	Data: 24'h000001
N2 RX Success
Layer 1, MEM Read, Addr: 30'h00000008,	Data: 32'ha8d4c851
Layer 2, MEM Write, Addr: 30'h00000033,	Data: 32'hf4da72e9
Layer 2, RF Write, Addr: 8'heb,	Data: 24'h000002
N2 RX Success
Layer 1, MEM Read, Addr: 30'h00000009,	Data: 32'hee4612dc
Layer 2, MEM Write, Addr: 30'h00000034,	Data: 32'h29463d52
Layer 2, RF Write, Addr: 8'heb,	Data: 24'h000003
N2 RX Success
Layer 2, MEM Write, Addr: 30'h00000035,	Data: 32'ha8d4c851
Layer 2, RF Write, Addr: 8'heb,	Data: 24'h000004
N2 RX Success
N1 TX Success

Layer 2, MEM Write, Addr: 30'h00000036,	Data: 32'hee4612dc
Layer 2, RF Write, Addr: 8'heb,	Data: 24'h000000
C0 RX Success
C0 Data out =	32'hf945f000
N2 TX Success


-------------------------------------------------------------------------
TASK         67, Sleep all
-------------------------------------------------------------------------
C0 TX Success
N0 LC Sleep
N1 LC Sleep
N2 LC Sleep
N3 LC Sleep
Processor Sleep

-------------------------------------------------------------------------
TASK         68, Interrupt
Layer 1, Interrupt vector 11, Wakeup only
-------------------------------------------------------------------------
N1 LC Wakeup
C0 RX Fail
N0 RX Fail
N2 RX Fail
N3 RX Fail

-------------------------------------------------------------------------
TASK         69, Master node and Processor wake up
-------------------------------------------------------------------------
Processor Wakeup
N1 RX Fail

-------------------------------------------------------------------------
TASK         70, Error command test
CPU sends a command with an unknown functional ID
-------------------------------------------------------------------------
N1 RX Success
N1 RX Success
C0 TX Success

-------------------------------------------------------------------------
TASK         71, Error command test
Bulk read Layer 1's MEM address 0-1, and read layer 3's RF
-------------------------------------------------------------------------
N1 RX Success
N1 RX Success
N1 RX Success
C0 TX Success
Layer 1, MEM Read, Addr: 30'h00000000,	Data: 32'h6ffed5df
N3 LC Wakeup
N3 RX Success
Layer 1, MEM Read, Addr: 30'h00000001,	Data: 32'hf6b4e6ed
N3 RX Success
N3 RX Fail
N1 TX Fail


-------------------------------------------------------------------------
TASK         72, Error command test
Read Layer 1's MEM address 0, and read layer 3's RF
-------------------------------------------------------------------------
N1 RX Success
N1 RX Success
N1 RX Success
C0 TX Success
Layer 1, MEM Read, Addr: 30'h00000000,	Data: 32'h6ffed5df
N3 RX Success
N3 RX Success
N1 TX Success


-------------------------------------------------------------------------
TASK         73, RF Read
Read Layer 1's RF address 250-4, and send to processor, coverage test
-------------------------------------------------------------------------
N1 RX Success
C0 TX Success
C0 RX Success
C0 Data out =	32'h0a000000
C0 RX Success
C0 Data out =	32'h0b000000
C0 RX Success
C0 Data out =	32'h0c000000
C0 RX Success
C0 Data out =	32'h0d000000
C0 RX Success
C0 Data out =	32'h0e000000
C0 RX Success
C0 Data out =	32'h0f000000
C0 RX Success
C0 Data out =	32'h10abcdef
C0 RX Success
C0 Data out =	32'h11123456
C0 RX Success
C0 Data out =	32'h12123321
C0 RX Success
C0 Data out =	32'h13987654
N1 TX Success


-------------------------------------------------------------------------
TASK         74, Error command test
Invalid MEM read command
-------------------------------------------------------------------------
N1 RX Success
C0 TX Success

-------------------------------------------------------------------------
TASK         75, Error command test
Invalid MEM read command
-------------------------------------------------------------------------
N1 RX Success
N1 RX Success
N1 RX Success
N1 RX Success
N1 RX Fail
C0 TX Fail

-------------------------------------------------------------------------
TASK         76, Error command test
Invalid MEM write command
-------------------------------------------------------------------------
N1 RX Success
C0 TX Success

-------------------------------------------------------------------------
TASK         77, Stream
CPU sends 1 word streaming data to Layer 3's stream channel 0. (stream enable = 0, no MEM operation)
-------------------------------------------------------------------------
N3 RX Success
C0 TX Success

-------------------------------------------------------------------------
TASK         78, Interrupt
Layer 1, Interrupt vector 12, Invalid interrupt command
-------------------------------------------------------------------------

-------------------------------------------------------------------------
TASK         79, RF Write
CPU configures Layer 1 default sys register bulk mem message control, set to maximum length 64
-------------------------------------------------------------------------
Write RF addr: 8'hf2,	Data: 24'hc0003f
N1 RX Success
C0 TX Success
Layer 1, RF Write, Addr: 8'hf2,	Data: 24'hc0003f

-------------------------------------------------------------------------
TASK         80, RF Write
CPU configures Layer 2 default sys register bulk mem message control, set to maximum length 64
-------------------------------------------------------------------------
Write RF addr: 8'hf2,	Data: 24'hc0003f
N2 LC Wakeup
N2 RX Success
C0 TX Success
Layer 2, RF Write, Addr: 8'hf2,	Data: 24'hc0003f

-------------------------------------------------------------------------
TASK         81, MEM Write
CPU bulk writes random data to Layer 1's MEM address 0-63
-------------------------------------------------------------------------
N1 RX Success
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000000,	Data: 32'hfa9bccf5
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000001,	Data: 32'hfecf24fd
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000002,	Data: 32'hb9bf0273
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000003,	Data: 32'h6665a3cc
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000004,	Data: 32'h93830027
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000005,	Data: 32'h8fd71e1f
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000006,	Data: 32'h6a21ffd4
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000007,	Data: 32'hf1239ce2
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000008,	Data: 32'hb39bfa67
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000009,	Data: 32'h004b1b00
N1 RX Success
Layer 1, MEM Write, Addr: 30'h0000000a,	Data: 32'he5f0f8cb
N1 RX Success
Layer 1, MEM Write, Addr: 30'h0000000b,	Data: 32'h334d9966
N1 RX Success
Layer 1, MEM Write, Addr: 30'h0000000c,	Data: 32'h7720f7ee
N1 RX Success
Layer 1, MEM Write, Addr: 30'h0000000d,	Data: 32'h002b1500
N1 RX Success
Layer 1, MEM Write, Addr: 30'h0000000e,	Data: 32'hdd2bf4ba
N1 RX Success
Layer 1, MEM Write, Addr: 30'h0000000f,	Data: 32'hdce392b9
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000010,	Data: 32'h8e11f01c
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000011,	Data: 32'h3f77117e
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000012,	Data: 32'hffd2eeff
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000013,	Data: 32'h9de58e3b
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000014,	Data: 32'ha86eec50
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000015,	Data: 32'h6e2f0bdc
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000016,	Data: 32'hfde5eafb
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000017,	Data: 32'h2653894c
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000018,	Data: 32'h7637e7ec
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000019,	Data: 32'h3c530778
N1 RX Success
Layer 1, MEM Write, Addr: 30'h0000001a,	Data: 32'h8764e40e
N1 RX Success
Layer 1, MEM Write, Addr: 30'h0000001b,	Data: 32'h262d854c
N1 RX Success
Layer 1, MEM Write, Addr: 30'h0000001c,	Data: 32'ha76ce24e
N1 RX Success
Layer 1, MEM Write, Addr: 30'h0000001d,	Data: 32'h59e301b3
N1 RX Success
Layer 1, MEM Write, Addr: 30'h0000001e,	Data: 32'h4c4fe198
N1 RX Success
Layer 1, MEM Write, Addr: 30'h0000001f,	Data: 32'h4d737f9a
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000020,	Data: 32'hec0ddcd8
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000021,	Data: 32'h76defded
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000022,	Data: 32'hfca6daf9
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000023,	Data: 32'h4c257b98
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000024,	Data: 32'hf41ad8e8
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000025,	Data: 32'h4346f786
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000026,	Data: 32'h4869d790
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000027,	Data: 32'hd24374a4
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000028,	Data: 32'h6f93d3df
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000029,	Data: 32'h6f1af3de
N1 RX Success
Layer 1, MEM Write, Addr: 30'h0000002a,	Data: 32'hdf98d0bf
N1 RX Success
Layer 1, MEM Write, Addr: 30'h0000002b,	Data: 32'h8fcd701f
N1 RX Success
Layer 1, MEM Write, Addr: 30'h0000002c,	Data: 32'h0e78cf1c
N1 RX Success
Layer 1, MEM Write, Addr: 30'h0000002d,	Data: 32'haa5aec54
N1 RX Success
Layer 1, MEM Write, Addr: 30'h0000002e,	Data: 32'h7233cde4
N1 RX Success
Layer 1, MEM Write, Addr: 30'h0000002f,	Data: 32'h34c36b69
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000030,	Data: 32'h80c9c801
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000031,	Data: 32'ha506e84a
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000032,	Data: 32'hb03ac660
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000033,	Data: 32'h712567e2
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000034,	Data: 32'h7686c5ed
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000035,	Data: 32'h0f1ee31e
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000036,	Data: 32'h49adc393
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000037,	Data: 32'hf4f360e9
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000038,	Data: 32'h9fafbe3f
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000039,	Data: 32'h98a2de31
N1 RX Success
Layer 1, MEM Write, Addr: 30'h0000003a,	Data: 32'hee8cbcdd
N1 RX Success
Layer 1, MEM Write, Addr: 30'h0000003b,	Data: 32'h702d5de0
N1 RX Success
Layer 1, MEM Write, Addr: 30'h0000003c,	Data: 32'hac44ba58
N1 RX Success
Layer 1, MEM Write, Addr: 30'h0000003d,	Data: 32'hf192d8e3
N1 RX Success
Layer 1, MEM Write, Addr: 30'h0000003e,	Data: 32'h4ed7b99d
N1 RX Success
C0 TX Success
Layer 1, MEM Write, Addr: 30'h0000003f,	Data: 32'h92d35625

-------------------------------------------------------------------------
TASK         82, MEM Read
Read Layer 1's MEM address 0, and write to layer 2's MEM, address 0x0
-------------------------------------------------------------------------
N1 RX Success
N1 RX Success
N1 RX Success
C0 TX Success
Layer 1, MEM Read, Addr: 30'h00000000,	Data: 32'hfa9bccf5
N2 RX Success
Layer 1, MEM Read, Addr: 30'h00000001,	Data: 32'hfecf24fd
N2 RX Success
Layer 1, MEM Read, Addr: 30'h00000002,	Data: 32'hb9bf0273
Layer 2, MEM Write, Addr: 30'h00000000,	Data: 32'hfa9bccf5
N2 RX Success
Layer 1, MEM Read, Addr: 30'h00000003,	Data: 32'h6665a3cc
Layer 2, MEM Write, Addr: 30'h00000001,	Data: 32'hfecf24fd
N2 RX Success
Layer 1, MEM Read, Addr: 30'h00000004,	Data: 32'h93830027
Layer 2, MEM Write, Addr: 30'h00000002,	Data: 32'hb9bf0273
N2 RX Success
Layer 1, MEM Read, Addr: 30'h00000005,	Data: 32'h8fd71e1f
Layer 2, MEM Write, Addr: 30'h00000003,	Data: 32'h6665a3cc
N2 RX Success
Layer 1, MEM Read, Addr: 30'h00000006,	Data: 32'h6a21ffd4
Layer 2, MEM Write, Addr: 30'h00000004,	Data: 32'h93830027
N2 RX Success
Layer 1, MEM Read, Addr: 30'h00000007,	Data: 32'hf1239ce2
Layer 2, MEM Write, Addr: 30'h00000005,	Data: 32'h8fd71e1f
N2 RX Success
Layer 1, MEM Read, Addr: 30'h00000008,	Data: 32'hb39bfa67
Layer 2, MEM Write, Addr: 30'h00000006,	Data: 32'h6a21ffd4
N2 RX Success
Layer 1, MEM Read, Addr: 30'h00000009,	Data: 32'h004b1b00
Layer 2, MEM Write, Addr: 30'h00000007,	Data: 32'hf1239ce2
N2 RX Success
Layer 1, MEM Read, Addr: 30'h0000000a,	Data: 32'he5f0f8cb
Layer 2, MEM Write, Addr: 30'h00000008,	Data: 32'hb39bfa67
N2 RX Success
Layer 1, MEM Read, Addr: 30'h0000000b,	Data: 32'h334d9966
Layer 2, MEM Write, Addr: 30'h00000009,	Data: 32'h004b1b00
N2 RX Success
Layer 1, MEM Read, Addr: 30'h0000000c,	Data: 32'h7720f7ee
Layer 2, MEM Write, Addr: 30'h0000000a,	Data: 32'he5f0f8cb
N2 RX Success
Layer 1, MEM Read, Addr: 30'h0000000d,	Data: 32'h002b1500
Layer 2, MEM Write, Addr: 30'h0000000b,	Data: 32'h334d9966
N2 RX Success
Layer 1, MEM Read, Addr: 30'h0000000e,	Data: 32'hdd2bf4ba
Layer 2, MEM Write, Addr: 30'h0000000c,	Data: 32'h7720f7ee
N2 RX Success
Layer 1, MEM Read, Addr: 30'h0000000f,	Data: 32'hdce392b9
Layer 2, MEM Write, Addr: 30'h0000000d,	Data: 32'h002b1500
N2 RX Success
Layer 1, MEM Read, Addr: 30'h00000010,	Data: 32'h8e11f01c
Layer 2, MEM Write, Addr: 30'h0000000e,	Data: 32'hdd2bf4ba
N2 RX Success
Layer 1, MEM Read, Addr: 30'h00000011,	Data: 32'h3f77117e
Layer 2, MEM Write, Addr: 30'h0000000f,	Data: 32'hdce392b9
N2 RX Success
Layer 1, MEM Read, Addr: 30'h00000012,	Data: 32'hffd2eeff
Layer 2, MEM Write, Addr: 30'h00000010,	Data: 32'h8e11f01c
N2 RX Success
Layer 1, MEM Read, Addr: 30'h00000013,	Data: 32'h9de58e3b
Layer 2, MEM Write, Addr: 30'h00000011,	Data: 32'h3f77117e
N2 RX Success
Layer 1, MEM Read, Addr: 30'h00000014,	Data: 32'ha86eec50
Layer 2, MEM Write, Addr: 30'h00000012,	Data: 32'hffd2eeff
N2 RX Success
Layer 1, MEM Read, Addr: 30'h00000015,	Data: 32'h6e2f0bdc
Layer 2, MEM Write, Addr: 30'h00000013,	Data: 32'h9de58e3b
N2 RX Success
Layer 1, MEM Read, Addr: 30'h00000016,	Data: 32'hfde5eafb
Layer 2, MEM Write, Addr: 30'h00000014,	Data: 32'ha86eec50
N2 RX Success
Layer 1, MEM Read, Addr: 30'h00000017,	Data: 32'h2653894c
Layer 2, MEM Write, Addr: 30'h00000015,	Data: 32'h6e2f0bdc
N2 RX Success
Layer 1, MEM Read, Addr: 30'h00000018,	Data: 32'h7637e7ec
Layer 2, MEM Write, Addr: 30'h00000016,	Data: 32'hfde5eafb
N2 RX Success
Layer 1, MEM Read, Addr: 30'h00000019,	Data: 32'h3c530778
Layer 2, MEM Write, Addr: 30'h00000017,	Data: 32'h2653894c
N2 RX Success
Layer 1, MEM Read, Addr: 30'h0000001a,	Data: 32'h8764e40e
Layer 2, MEM Write, Addr: 30'h00000018,	Data: 32'h7637e7ec
N2 RX Success
Layer 1, MEM Read, Addr: 30'h0000001b,	Data: 32'h262d854c
Layer 2, MEM Write, Addr: 30'h00000019,	Data: 32'h3c530778
N2 RX Success
Layer 1, MEM Read, Addr: 30'h0000001c,	Data: 32'ha76ce24e
Layer 2, MEM Write, Addr: 30'h0000001a,	Data: 32'h8764e40e
N2 RX Success
Layer 1, MEM Read, Addr: 30'h0000001d,	Data: 32'h59e301b3
Layer 2, MEM Write, Addr: 30'h0000001b,	Data: 32'h262d854c
N2 RX Success
Layer 1, MEM Read, Addr: 30'h0000001e,	Data: 32'h4c4fe198
Layer 2, MEM Write, Addr: 30'h0000001c,	Data: 32'ha76ce24e
N2 RX Success
Layer 1, MEM Read, Addr: 30'h0000001f,	Data: 32'h4d737f9a
Layer 2, MEM Write, Addr: 30'h0000001d,	Data: 32'h59e301b3
N2 RX Success
Layer 1, MEM Read, Addr: 30'h00000020,	Data: 32'hec0ddcd8
Layer 2, MEM Write, Addr: 30'h0000001e,	Data: 32'h4c4fe198
N2 RX Success
Layer 1, MEM Read, Addr: 30'h00000021,	Data: 32'h76defded
Layer 2, MEM Write, Addr: 30'h0000001f,	Data: 32'h4d737f9a
N2 RX Success
Layer 1, MEM Read, Addr: 30'h00000022,	Data: 32'hfca6daf9
Layer 2, MEM Write, Addr: 30'h00000020,	Data: 32'hec0ddcd8
N2 RX Success
Layer 1, MEM Read, Addr: 30'h00000023,	Data: 32'h4c257b98
Layer 2, MEM Write, Addr: 30'h00000021,	Data: 32'h76defded
N2 RX Success
Layer 1, MEM Read, Addr: 30'h00000024,	Data: 32'hf41ad8e8
Layer 2, MEM Write, Addr: 30'h00000022,	Data: 32'hfca6daf9
N2 RX Success
Layer 1, MEM Read, Addr: 30'h00000025,	Data: 32'h4346f786
Layer 2, MEM Write, Addr: 30'h00000023,	Data: 32'h4c257b98
N2 RX Success
Layer 1, MEM Read, Addr: 30'h00000026,	Data: 32'h4869d790
Layer 2, MEM Write, Addr: 30'h00000024,	Data: 32'hf41ad8e8
N2 RX Success
Layer 1, MEM Read, Addr: 30'h00000027,	Data: 32'hd24374a4
Layer 2, MEM Write, Addr: 30'h00000025,	Data: 32'h4346f786
N2 RX Success
Layer 1, MEM Read, Addr: 30'h00000028,	Data: 32'h6f93d3df
Layer 2, MEM Write, Addr: 30'h00000026,	Data: 32'h4869d790
N2 RX Success
Layer 1, MEM Read, Addr: 30'h00000029,	Data: 32'h6f1af3de
Layer 2, MEM Write, Addr: 30'h00000027,	Data: 32'hd24374a4
N2 RX Success
Layer 1, MEM Read, Addr: 30'h0000002a,	Data: 32'hdf98d0bf
Layer 2, MEM Write, Addr: 30'h00000028,	Data: 32'h6f93d3df
N2 RX Success
Layer 1, MEM Read, Addr: 30'h0000002b,	Data: 32'h8fcd701f
Layer 2, MEM Write, Addr: 30'h00000029,	Data: 32'h6f1af3de
N2 RX Success
Layer 1, MEM Read, Addr: 30'h0000002c,	Data: 32'h0e78cf1c
Layer 2, MEM Write, Addr: 30'h0000002a,	Data: 32'hdf98d0bf
N2 RX Success
Layer 1, MEM Read, Addr: 30'h0000002d,	Data: 32'haa5aec54
Layer 2, MEM Write, Addr: 30'h0000002b,	Data: 32'h8fcd701f
N2 RX Success
Layer 1, MEM Read, Addr: 30'h0000002e,	Data: 32'h7233cde4
Layer 2, MEM Write, Addr: 30'h0000002c,	Data: 32'h0e78cf1c
N2 RX Success
Layer 1, MEM Read, Addr: 30'h0000002f,	Data: 32'h34c36b69
Layer 2, MEM Write, Addr: 30'h0000002d,	Data: 32'haa5aec54
N2 RX Success
Layer 1, MEM Read, Addr: 30'h00000030,	Data: 32'h80c9c801
Layer 2, MEM Write, Addr: 30'h0000002e,	Data: 32'h7233cde4
N2 RX Success
Layer 1, MEM Read, Addr: 30'h00000031,	Data: 32'ha506e84a
Layer 2, MEM Write, Addr: 30'h0000002f,	Data: 32'h34c36b69
N2 RX Success
Layer 1, MEM Read, Addr: 30'h00000032,	Data: 32'hb03ac660
Layer 2, MEM Write, Addr: 30'h00000030,	Data: 32'h80c9c801
N2 RX Success
Layer 1, MEM Read, Addr: 30'h00000033,	Data: 32'h712567e2
Layer 2, MEM Write, Addr: 30'h00000031,	Data: 32'ha506e84a
N2 RX Success
Layer 1, MEM Read, Addr: 30'h00000034,	Data: 32'h7686c5ed
Layer 2, MEM Write, Addr: 30'h00000032,	Data: 32'hb03ac660
N2 RX Success
Layer 1, MEM Read, Addr: 30'h00000035,	Data: 32'h0f1ee31e
Layer 2, MEM Write, Addr: 30'h00000033,	Data: 32'h712567e2
N2 RX Success
Layer 1, MEM Read, Addr: 30'h00000036,	Data: 32'h49adc393
Layer 2, MEM Write, Addr: 30'h00000034,	Data: 32'h7686c5ed
N2 RX Success
Layer 1, MEM Read, Addr: 30'h00000037,	Data: 32'hf4f360e9
Layer 2, MEM Write, Addr: 30'h00000035,	Data: 32'h0f1ee31e
N2 RX Success
Layer 1, MEM Read, Addr: 30'h00000038,	Data: 32'h9fafbe3f
Layer 2, MEM Write, Addr: 30'h00000036,	Data: 32'h49adc393
N2 RX Success
Layer 1, MEM Read, Addr: 30'h00000039,	Data: 32'h98a2de31
Layer 2, MEM Write, Addr: 30'h00000037,	Data: 32'hf4f360e9
N2 RX Success
Layer 1, MEM Read, Addr: 30'h0000003a,	Data: 32'hee8cbcdd
Layer 2, MEM Write, Addr: 30'h00000038,	Data: 32'h9fafbe3f
N2 RX Success
Layer 1, MEM Read, Addr: 30'h0000003b,	Data: 32'h702d5de0
Layer 2, MEM Write, Addr: 30'h00000039,	Data: 32'h98a2de31
N2 RX Success
Layer 1, MEM Read, Addr: 30'h0000003c,	Data: 32'hac44ba58
Layer 2, MEM Write, Addr: 30'h0000003a,	Data: 32'hee8cbcdd
N2 RX Success
Layer 1, MEM Read, Addr: 30'h0000003d,	Data: 32'hf192d8e3
Layer 2, MEM Write, Addr: 30'h0000003b,	Data: 32'h702d5de0
N2 RX Success
Layer 1, MEM Read, Addr: 30'h0000003e,	Data: 32'h4ed7b99d
Layer 2, MEM Write, Addr: 30'h0000003c,	Data: 32'hac44ba58
N2 RX Success
Layer 1, MEM Read, Addr: 30'h0000003f,	Data: 32'h92d35625
Layer 2, MEM Write, Addr: 30'h0000003d,	Data: 32'hf192d8e3
N2 RX Success
Layer 2, MEM Write, Addr: 30'h0000003e,	Data: 32'h4ed7b99d
N2 RX Success
N1 TX Success

Layer 2, MEM Write, Addr: 30'h0000003f,	Data: 32'h92d35625
