{C:/Users/ksark/Documents/Verilog Projects/ha.v} {1 {vlog -work work -stats=none {C:/Users/ksark/Documents/Verilog Projects/ha.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module half_adder

Top level modules:
	half_adder

} {} {}}
