#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55ddee5c3f70 .scope module, "top_wrapper_tb" "top_wrapper_tb" 2 5;
 .timescale -9 -11;
P_0x55ddee5bb710 .param/l "c_CLOCK_PERIOD_NS" 0 2 7, +C4<00000000000000000000000001100100>;
v0x55ddee5e6270_0 .var "r_btn", 4 0;
v0x55ddee5e6350_0 .var "r_clk", 0 0;
v0x55ddee5e63f0_0 .var "r_sw", 7 0;
v0x55ddee5e6490_0 .net "w_led", 7 0, L_0x55ddee5a8860;  1 drivers
S_0x55ddee5c40f0 .scope module, "WRAPPER_INST" "top_wrapper" 2 17, 3 7 0, S_0x55ddee5c3f70;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "i_clk"
    .port_info 1 /OUTPUT 8 "o_led"
    .port_info 2 /INPUT 5 "i_btn"
    .port_info 3 /INPUT 8 "i_sw"
L_0x55ddee5a8860 .functor BUFZ 8, v0x55ddee5e5800_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x55ddee5e54a0_0 .net "i_btn", 4 0, v0x55ddee5e6270_0;  1 drivers
v0x55ddee5e55a0_0 .net "i_clk", 0 0, v0x55ddee5e6350_0;  1 drivers
v0x55ddee5e5660_0 .net "i_sw", 7 0, v0x55ddee5e63f0_0;  1 drivers
v0x55ddee5e5720_0 .net "o_led", 7 0, L_0x55ddee5a8860;  alias, 1 drivers
v0x55ddee5e5800_0 .var "r_led", 7 0;
v0x55ddee5e5930_0 .net "w_ram_addr", 10 0, v0x55ddee5e3860_0;  1 drivers
v0x55ddee5e5a40_0 .net "w_ram_data_i", 8 0, v0x55ddee5e4520_0;  1 drivers
v0x55ddee5e5b50_0 .net "w_ram_data_o", 8 0, v0x55ddee5e3990_0;  1 drivers
v0x55ddee5e5c60_0 .net "w_ram_en", 0 0, v0x55ddee5e3a70_0;  1 drivers
v0x55ddee5e5d00_0 .net "w_ram_re", 0 0, v0x55ddee5e3b30_0;  1 drivers
v0x55ddee5e5df0_0 .net "w_ram_we", 0 0, v0x55ddee5e3bf0_0;  1 drivers
v0x55ddee5e5ee0_0 .net "w_rom_addr", 10 0, L_0x55ddee56eb80;  1 drivers
v0x55ddee5e5ff0_0 .net "w_rom_data", 8 0, v0x55ddee5e4ee0_0;  1 drivers
v0x55ddee5e6100_0 .net "w_rom_en", 0 0, v0x55ddee5e3d90_0;  1 drivers
L_0x55ddee5e6530 .part v0x55ddee5e6270_0, 0, 1;
S_0x55ddee5c4270 .scope module, "CPU_INST" "cpu" 3 37, 4 3 0, S_0x55ddee5c40f0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "i_clk"
    .port_info 1 /INPUT 1 "i_rst"
    .port_info 2 /OUTPUT 1 "o_rom_en"
    .port_info 3 /OUTPUT 11 "o_rom_addr"
    .port_info 4 /INPUT 9 "i_rom_data"
    .port_info 5 /OUTPUT 1 "o_ram_en"
    .port_info 6 /OUTPUT 1 "o_ram_we"
    .port_info 7 /OUTPUT 1 "o_ram_re"
    .port_info 8 /OUTPUT 11 "o_ram_addr"
    .port_info 9 /OUTPUT 9 "o_ram_data"
    .port_info 10 /INPUT 9 "i_ram_data"
P_0x55ddee5c2c90 .param/l "g_RAM_ADDR" 0 4 8, +C4<00000000000000000000000000001011>;
P_0x55ddee5c2cd0 .param/l "g_RAM_WIDTH" 0 4 7, +C4<00000000000000000000000000001001>;
P_0x55ddee5c2d10 .param/l "g_ROM_ADDR" 0 4 6, +C4<00000000000000000000000000001011>;
P_0x55ddee5c2d50 .param/l "g_ROM_WIDTH" 0 4 5, +C4<00000000000000000000000000001001>;
L_0x55ddee56eb80 .functor BUFZ 11, v0x55ddee5e3e50_0, C4<00000000000>, C4<00000000000>, C4<00000000000>;
v0x55ddee5bf1f0_0 .net "i_clk", 0 0, v0x55ddee5e6350_0;  alias, 1 drivers
v0x55ddee5bf860_0 .net "i_ram_data", 8 0, v0x55ddee5e4520_0;  alias, 1 drivers
v0x55ddee5e36b0_0 .net "i_rom_data", 8 0, v0x55ddee5e4ee0_0;  alias, 1 drivers
v0x55ddee5e37a0_0 .net "i_rst", 0 0, L_0x55ddee5e6530;  1 drivers
v0x55ddee5e3860_0 .var "o_ram_addr", 10 0;
v0x55ddee5e3990_0 .var "o_ram_data", 8 0;
v0x55ddee5e3a70_0 .var "o_ram_en", 0 0;
v0x55ddee5e3b30_0 .var "o_ram_re", 0 0;
v0x55ddee5e3bf0_0 .var "o_ram_we", 0 0;
v0x55ddee5e3cb0_0 .net "o_rom_addr", 10 0, L_0x55ddee56eb80;  alias, 1 drivers
v0x55ddee5e3d90_0 .var "o_rom_en", 0 0;
v0x55ddee5e3e50_0 .var "r_rom_addr", 10 0;
E_0x55ddee5a3f70/0 .event edge, v0x55ddee5e37a0_0;
E_0x55ddee5a3f70/1 .event posedge, v0x55ddee5bf1f0_0;
E_0x55ddee5a3f70 .event/or E_0x55ddee5a3f70/0, E_0x55ddee5a3f70/1;
S_0x55ddee5e4090 .scope module, "RAM_INST" "ram" 3 68, 5 3 0, S_0x55ddee5c40f0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 11 "addr"
    .port_info 2 /OUTPUT 9 "DO"
    .port_info 3 /INPUT 9 "DI"
    .port_info 4 /INPUT 1 "EN"
    .port_info 5 /INPUT 1 "WE"
    .port_info 6 /INPUT 1 "RE"
P_0x55ddee5c2790 .param/l "AddrSize" 0 5 13, +C4<00000000000000000000000000001011>;
P_0x55ddee5c27d0 .param/l "WordSize" 0 5 14, +C4<00000000000000000000000000001001>;
v0x55ddee5e4410_0 .net "DI", 8 0, v0x55ddee5e3990_0;  alias, 1 drivers
v0x55ddee5e4520_0 .var "DO", 8 0;
v0x55ddee5e45f0_0 .net "EN", 0 0, v0x55ddee5e3a70_0;  alias, 1 drivers
v0x55ddee5e46f0 .array "Mem", 2047 0, 8 0;
v0x55ddee5e4790_0 .net "RE", 0 0, v0x55ddee5e3b30_0;  alias, 1 drivers
v0x55ddee5e4880_0 .net "WE", 0 0, v0x55ddee5e3bf0_0;  alias, 1 drivers
v0x55ddee5e4950_0 .net "addr", 10 0, v0x55ddee5e3860_0;  alias, 1 drivers
v0x55ddee5e4a20_0 .net "clk", 0 0, v0x55ddee5e6350_0;  alias, 1 drivers
E_0x55ddee5a6150 .event edge, v0x55ddee5e3b30_0, v0x55ddee5e3bf0_0;
E_0x55ddee5a5d10 .event edge, v0x55ddee5e3bf0_0, v0x55ddee5e3a70_0;
E_0x55ddee5a6550 .event posedge, v0x55ddee5bf1f0_0;
S_0x55ddee5e4b30 .scope module, "ROM_INST" "rom" 3 56, 6 3 0, S_0x55ddee5c40f0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 11 "addr"
    .port_info 2 /OUTPUT 9 "DO"
    .port_info 3 /INPUT 1 "EN"
    .port_info 4 /NODIR 0 ""
P_0x55ddee5b9fc0 .param/l "AddrSize" 0 6 10, +C4<00000000000000000000000000001011>;
P_0x55ddee5ba000 .param/l "WordSize" 0 6 11, +C4<00000000000000000000000000001001>;
v0x55ddee5e4ee0_0 .var "DO", 8 0;
v0x55ddee5e4fd0_0 .net "EN", 0 0, v0x55ddee5e3d90_0;  alias, 1 drivers
v0x55ddee5e50a0 .array "Mem", 2047 0, 8 0;
v0x55ddee5e5170_0 .net "addr", 10 0, L_0x55ddee56eb80;  alias, 1 drivers
v0x55ddee5e5240_0 .net "clk", 0 0, v0x55ddee5e6350_0;  alias, 1 drivers
v0x55ddee5e5380_0 .var "r_DO", 8 0;
    .scope S_0x55ddee5c4270;
T_0 ;
    %wait E_0x55ddee5a3f70;
    %load/vec4 v0x55ddee5e37a0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0x55ddee5e3e50_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55ddee5e3e50_0;
    %addi 1, 0, 11;
    %assign/vec4 v0x55ddee5e3e50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ddee5e3a70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ddee5e3d90_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55ddee5e4b30;
T_1 ;
    %wait E_0x55ddee5a6550;
    %load/vec4 v0x55ddee5e5380_0;
    %assign/vec4 v0x55ddee5e4ee0_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55ddee5e4b30;
T_2 ;
    %wait E_0x55ddee5a6550;
    %load/vec4 v0x55ddee5e4fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x55ddee5e5170_0;
    %pad/u 13;
    %ix/vec4 4;
    %load/vec4a v0x55ddee5e50a0, 4;
    %assign/vec4 v0x55ddee5e5380_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 0, 511, 9;
    %assign/vec4 v0x55ddee5e5380_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55ddee5e4b30;
T_3 ;
    %vpi_call 6 33 "$display", "Loading rom." {0 0 0};
    %vpi_call 6 34 "$readmemb", "rom.mem", v0x55ddee5e50a0 {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x55ddee5e4090;
T_4 ;
    %wait E_0x55ddee5a6550;
    %load/vec4 v0x55ddee5e45f0_0;
    %load/vec4 v0x55ddee5e4790_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x55ddee5e4950_0;
    %pad/u 13;
    %ix/vec4 4;
    %load/vec4a v0x55ddee5e46f0, 4;
    %assign/vec4 v0x55ddee5e4520_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %pushi/vec4 0, 511, 9;
    %assign/vec4 v0x55ddee5e4520_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55ddee5e4090;
T_5 ;
    %vpi_call 5 33 "$display", "Loading rom." {0 0 0};
    %vpi_call 5 34 "$readmemb", "ram.mem", v0x55ddee5e46f0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x55ddee5e4090;
T_6 ;
    %wait E_0x55ddee5a5d10;
    %load/vec4 v0x55ddee5e45f0_0;
    %load/vec4 v0x55ddee5e4880_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x55ddee5e4410_0;
    %load/vec4 v0x55ddee5e4950_0;
    %pad/u 13;
    %ix/vec4 4;
    %store/vec4a v0x55ddee5e46f0, 4, 0;
T_6.0 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x55ddee5e4090;
T_7 ;
    %wait E_0x55ddee5a6150;
    %load/vec4 v0x55ddee5e4880_0;
    %nor/r;
    %load/vec4 v0x55ddee5e4790_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %vpi_call 5 43 "$display", "Operational error in RamChip: RE and WE both active" {0 0 0};
T_7.0 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x55ddee5c40f0;
T_8 ;
    %pushi/vec4 153, 0, 8;
    %store/vec4 v0x55ddee5e5800_0, 0, 8;
    %end;
    .thread T_8;
    .scope S_0x55ddee5c3f70;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ddee5e6350_0, 0, 1;
    %end;
    .thread T_9;
    .scope S_0x55ddee5c3f70;
T_10 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x55ddee5e6270_0, 0, 5;
    %end;
    .thread T_10;
    .scope S_0x55ddee5c3f70;
T_11 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55ddee5e63f0_0, 0, 8;
    %end;
    .thread T_11;
    .scope S_0x55ddee5c3f70;
T_12 ;
    %delay 5000, 0;
    %load/vec4 v0x55ddee5e6350_0;
    %nor/r;
    %assign/vec4 v0x55ddee5e6350_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0x55ddee5c3f70;
T_13 ;
    %vpi_call 2 29 "$dumpfile", "mydump.vcd" {0 0 0};
    %vpi_call 2 30 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55ddee5c40f0 {0 0 0};
    %vpi_call 2 31 "$display", "Start simulation" {0 0 0};
    %delay 100000, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55ddee5e6270_0, 0;
    %delay 1000000, 0;
    %vpi_call 2 35 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "top_wrapper_tb.v";
    "./top_wrapper.v";
    "./cpu.v";
    "./ram.v";
    "./rom.v";
