//===- HIVMMacroOps.cpp - HIVM Macro ops implementation -------------------===//
//
// Copyright (c) Huawei Technologies Co., Ltd. 2025. All rights reserved.
// Licensed under the Apache License, Version 2.0 (the "License");
// you may not use this file except in compliance with the License.
// You may obtain a copy of the License at
//
//    http://www.apache.org/licenses/LICENSE-2.0
//
// Unless required by applicable law or agreed to in writing, software
// distributed under the License is distributed on an "AS IS" BASIS,
// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
// See the License for the specific language governing permissions and
// limitations under the License.
//
//===----------------------------------------------------------------------===//

#include "bishengir/Dialect/HACC/Utils/Utils.h"
#include "bishengir/Dialect/HIVM/IR/HIVM.h"
#include "bishengir/Dialect/HIVM/IR/HIVMImpl.h"
#include "bishengir/Dialect/HIVM/Interfaces/FlattenInterface.h"
#include "bishengir/Dialect/HIVM/Utils/Utils.h"
#include "bishengir/Dialect/Utils/Util.h"

#include "mlir/Dialect/Arith/IR/Arith.h"
#include "mlir/Dialect/Arith/Utils/Utils.h"
#include "mlir/Dialect/Bufferization/IR/Bufferization.h"
#include "mlir/Dialect/MemRef/IR/MemRef.h"
#include "mlir/Dialect/SCF/IR/SCF.h"
#include "mlir/Dialect/Tensor/IR/Tensor.h"
#include "mlir/Dialect/Utils/StaticValueUtils.h"
#include "mlir/IR/Attributes.h"
#include "mlir/IR/BuiltinAttributes.h"
#include "mlir/IR/DialectImplementation.h"
#include "mlir/IR/Matchers.h"
#include "mlir/IR/Operation.h"
#include "mlir/IR/TypeUtilities.h"
#include "mlir/IR/Value.h"
#include "mlir/IR/ValueRange.h"
#include "mlir/Support/LLVM.h"
#include "llvm/ADT/DenseMap.h"
#include "llvm/ADT/STLExtras.h"
#include "llvm/ADT/TypeSwitch.h"
#include "llvm/Support/Casting.h"
#include "llvm/Support/Debug.h"
#include "llvm/Support/FormatVariadic.h"
#include "llvm/Support/LogicalResult.h"
#include "llvm/Support/raw_ostream.h"
#include <array>
#include <cassert>
#include <cstdint>
#include <iterator>
#include <optional>

#define GET_OP_CLASSES
#include "bishengir/Dialect/HIVM/IR/HIVMMacroOps.cpp.inc"

using namespace mlir;
using namespace mlir::hivm;
namespace {
// Design for 1D bias specially
constexpr size_t kDimOne = 1;
constexpr size_t kDimTwo = 2;
constexpr size_t kDimThree = 3;
constexpr size_t kDimFour = 4;
constexpr size_t kDimFive = 5;

FailureOr<size_t> getRankFromShapedTypeValue(Value val) {
  auto valType = dyn_cast<ShapedType>(val.getType());
  if (!valType) {
    return failure();
  }
  return valType.getRank();
}

//===----------------------------------------------------------------------===//
// Utils for Conv Ops
//===----------------------------------------------------------------------===//

template <size_t Rank>
FailureOr<std::array<int64_t, Rank>>
getConvIntArrayAttr(Attribute attr, StringRef attrName,
                    function_ref<InFlightDiagnostic()> emitError) {
  auto emitInvalidAttr = [&]() {
    emitError() << "`" << attrName << "` must be an integer scalar or a "
                << Rank << "-element integer array";
    return failure();
  };

  if (auto intAttr = dyn_cast<IntegerAttr>(attr)) {
    int64_t value = intAttr.getInt();
    std::array<int64_t, Rank> values;
    values.fill(value);
    return values;
  }

  if (auto denseAttr = dyn_cast<DenseI64ArrayAttr>(attr)) {
    if (denseAttr.size() != Rank)
      return emitInvalidAttr();
    std::array<int64_t, Rank> values;
    for (size_t idx = 0; idx < Rank; ++idx)
      values[idx] = denseAttr[idx];
    return values;
  }

  if (auto arrayAttr = dyn_cast<ArrayAttr>(attr)) {
    if (arrayAttr.size() != Rank)
      return emitInvalidAttr();

    std::array<int64_t, Rank> values;
    for (auto [idx, element] : llvm::enumerate(arrayAttr)) {
      auto intAttr = dyn_cast<IntegerAttr>(element);
      if (!intAttr)
        return emitInvalidAttr();
      values[idx] = intAttr.getInt();
    }
    return values;
  }

  return emitInvalidAttr();
}

FailureOr<std::array<int64_t, 2>>
getConv2DIntPairAttr(Attribute attr, StringRef attrName,
                     function_ref<InFlightDiagnostic()> emitError) {
  return getConvIntArrayAttr<2>(attr, attrName, emitError);
}

FailureOr<std::array<int64_t, 3>>
getConv3DIntTripleAttr(Attribute attr, StringRef attrName,
                       function_ref<InFlightDiagnostic()> emitError) {
  return getConvIntArrayAttr<3>(attr, attrName, emitError);
}

//===----------------------------------------------------------------------===//
// Utils for Global Mmad Ops
//===----------------------------------------------------------------------===//

template <typename GlobalMmadTy>
LogicalResult verifyTilingParamsForGlobalMmadOps(GlobalMmadTy op) {
  if (op->getTilingParams() &&
      (!op->getProcessSizes().empty() || !op->getBlockSizes().empty() ||
       op->getSwizzleOffset() || op->getSwizzleDirection() ||
       op->getEpiloguePTiles()))
    return op->emitOpError("`TilingParams` and the other explicit tiling "
                           "params cannot be set at the same time");

  const int opBlockSizeConstraints = 3;
  if (!op->getBlockSizes().empty() &&
      op->getBlockSizes().size() != opBlockSizeConstraints)
    return op->emitOpError("The size of Blocksize should be 3. The order is "
                           "blockM, blockN, blockK");

  const int opProcessSizeConstraints = 3;
  if (!op->getProcessSizes().empty() &&
      op->getProcessSizes().size() != opProcessSizeConstraints)
    return op->emitOpError("The size of ProcessSizes should be 3. The order is "
                           "ProcessM, ProcessN, ProcessK");

  return success();
}

template <typename GlobalMmadTy>
LogicalResult verifyDescaleParamsForGlobalMmadOps(GlobalMmadTy op) {
  auto bShape = dyn_cast<ShapedType>(op->getB().getType()).getShape();
  auto channelDim = bShape[1U];
  auto descaleModeAttr = op->getDescaleModeAttr();
  if (!descaleModeAttr)
    return success();

  DescaleMode descaleMode = descaleModeAttr.getValue();
  if (descaleMode == DescaleMode::DescaleNull)
    return success();

  if (!op->getDescale())
    return op->emitOpError(
        "The descaleMode is defined, descale params must be defined!");

  auto descaleShape =
      dyn_cast<ShapedType>(op->getDescale().getType()).getShape();
  if (descaleShape.size() != 1U)
    return op->emitOpError("descale must must be 1D");

  auto descaleDim = descaleShape[0];
  if (!ShapedType::isDynamic(descaleDim) &&
      !ShapedType::isDynamic(channelDim)) {
    if (descaleMode == DescaleMode::DescalePerTensor && descaleDim != 1U)
      return op->emitOpError("The descaleMode is DescalePerTensor, the size of "
                             "descale is equal to 1");

    if (descaleMode == DescaleMode::DescalePerChannel &&
        descaleDim != channelDim)
      return op->emitOpError(
          "The descaleMode is DescalePerChannel, the size of "
          "descale is equal to the col size of B");
  }
  return success();
}

template <typename GlobalMmadTy>
LogicalResult verifyBiasParamsForGlobalMmadOps(GlobalMmadTy op) {
  if (!op->getBias())
    return success();

  auto bShape = dyn_cast<ShapedType>(op->getB().getType()).getShape();
  auto channelDim = bShape[1U];
  auto biasShape = dyn_cast<ShapedType>(op->getBias().getType()).getShape();
  if (biasShape.size() != 1U)
    return op->emitOpError("bias must must be 1D");

  auto biasDim = biasShape[0];
  if (!ShapedType::isDynamic(biasDim) && !ShapedType::isDynamic(channelDim)) {
    if (biasDim != channelDim)
      return op->emitOpError("The size of bias is equal to the col size of B");
  }

  return success();
}

// Returns true if walking back through view-like / to_tensor ops finds a
// producer tagged with `hivm.fractal_layout` matching `layout`. Used to detect
// data already laid out in the cube's expected fractal form by an upstream op
// (e.g. the gather shortcut in InsertCVTightCoupledBuffer).
bool sourceCarriesFractalLayoutHint(Value val, hivm::DataLayout layout) {
  StringRef layoutName = hivm::stringifyDataLayout(layout);
  Value cur = val;
  while (cur) {
    Operation *def = cur.getDefiningOp();
    if (!def)
      return false;
    if (auto attr = def->getAttrOfType<StringAttr>("hivm.fractal_layout"))
      return attr.getValue() == layoutName;
    if (auto toTensor = dyn_cast<bufferization::ToTensorOp>(def)) {
#ifndef __LLVM_MAJOR_VERSION_22_COMPATIBLE__
      cur = toTensor.getMemref();
#else
      cur = toTensor.getBuffer();
#endif
      continue;
    }
    if (auto vlop = dyn_cast<ViewLikeOpInterface>(def)) {
      cur = vlop.getViewSource();
      continue;
    }
    return false;
  }
  return false;
}

llvm::SmallVector<int64_t> getBlockSizes(mlir::Value oper) {
  llvm::SmallVector<int64_t> kBlockSizes;
  auto elementType = getElementTypeOrSelf(oper.getType());
  size_t kBlockSize =
      utils::INTR_BYTES_PER_BLOCK /
      (elementType.getIntOrFloatBitWidth() / utils::kBitsToByte);
  kBlockSizes.push_back(utils::FRACTAL_BLOCK_NUM);
  kBlockSizes.push_back(kBlockSize);
  return kBlockSizes;
}

/// Scale fractal tile sizes as [f0, f1] matching the trailing dims of the
/// fractal tensor shape [..., f0, f1]. For i8 this is [16, 2]: M is tiled by
/// FRACTAL_BLOCK_NUM and the K/32 scale axis by 2 bytes.
llvm::SmallVector<int64_t> getScaleBlockSizes(mlir::Value oper) {
  auto elementType = getElementTypeOrSelf(oper.getType());
  int64_t kBlockSize =
      2 * utils::kBitsToByte / elementType.getIntOrFloatBitWidth();
  return {utils::FRACTAL_BLOCK_NUM, kBlockSize};
}

/// @brief Computes the block sizes for the A/B operands, with special handling
///        for transpose and A5 configurations.
///
/// Currently, the B8 implementation is aligned with CATLASS constraints.
///
/// When `isA5` is true and the element size is 1 byte with `isTranspose`
/// set to false, the fractal block number is overridden to 32 for B. Otherwise,
/// the default `FRACTAL_BLOCK_NUM` is used. The scenario for A is opposite.
/// A: 16 x 32  zN   A.T: 32 x 32  nZ
/// B: 32 x 32  zN   B.T: 16 x 32  nZ
///
/// @param oper         The MLIR value whose element type is used to compute
/// block sizes.
/// @param isTranspose Whether the A/B operand is transposed.
/// @param isA         Whether the A operand is used. If false, B is used.
/// @param isA5         Whether the A5-specific block size logic should be
/// applied.
/// @return A SmallVector containing two elements: [factalBlockNum, kBlockSize].
llvm::SmallVector<int64_t> getBlockSizesTile(mlir::Value oper, bool isTranspose,
                                             bool isA, bool isA5) {
  llvm::SmallVector<int64_t> kBlockSizes;
  auto elementType = getElementTypeOrSelf(oper.getType());
  size_t elementSize =
      (elementType.getIntOrFloatBitWidth() / utils::kBitsToByte);
  auto kBlockSize = utils::INTR_BYTES_PER_BLOCK / elementSize;
  auto factalBlockNum = utils::FRACTAL_BLOCK_NUM;
  if (isA5 && (elementSize == 1)) {
    factalBlockNum = (isA == isTranspose) ? 32 : utils::FRACTAL_BLOCK_NUM;
  }
  kBlockSizes.push_back(factalBlockNum);
  kBlockSizes.push_back(kBlockSize);
  return kBlockSizes;
}

} // namespace

namespace mlir {
namespace hivm {
namespace detail {

FailureOr<DataLayoutAttr>
getLocalMatmulOperandALayoutImpl(Operation *operation) {
  auto op = cast<LocalMatmulLikeOpInterface>(operation);
  auto rank = getRankFromShapedTypeValue(op.getMatmulA());
  if (failed(rank))
    return failure();

  bool isTranspose = op.isMatmulATransposed();
  switch (*rank) {
  case kDimTwo: {
    DataLayout expected = isTranspose ? DataLayout::nZ : DataLayout::zN;
    bool effectiveTranspose = isTranspose && !sourceCarriesFractalLayoutHint(
                                                 op.getMatmulA(), expected);
    return DataLayoutAttr::get(op->getContext(), DataLayout::DOTA_ND,
                               effectiveTranspose);
  }
  case kDimFour: {
    auto shape = cast<ShapedType>(op.getMatmulA().getType()).getShape();
    return DataLayoutAttr::get(
        op->getContext(), isTranspose ? DataLayout::nZ : DataLayout::zN,
        BoolAttr(),
        mlir::DenseI64ArrayAttr::get(op->getContext(),
                                     ArrayRef({shape[2], shape[3]})));
  }
  default:
    return failure();
  }
}

FailureOr<DataLayoutAttr>
getLocalMatmulOperandBLayoutImpl(Operation *operation) {
  auto op = cast<LocalMatmulLikeOpInterface>(operation);
  auto rank = getRankFromShapedTypeValue(op.getMatmulB());
  if (failed(rank))
    return failure();

  bool isTranspose = op.isMatmulBTransposed();
  switch (*rank) {
  case kDimTwo: {
    DataLayout expected = isTranspose ? DataLayout::nZ : DataLayout::zN;
    bool effectiveTranspose = isTranspose && !sourceCarriesFractalLayoutHint(
                                                 op.getMatmulB(), expected);
    return DataLayoutAttr::get(op->getContext(), DataLayout::DOTB_ND,
                               effectiveTranspose);
  }
  case kDimFour: {
    auto shape = cast<ShapedType>(op.getMatmulB().getType()).getShape();
    return DataLayoutAttr::get(
        op->getContext(), isTranspose ? DataLayout::nZ : DataLayout::zN,
        BoolAttr(),
        mlir::DenseI64ArrayAttr::get(op->getContext(),
                                     ArrayRef({shape[2], shape[3]})));
  }
  default:
    return failure();
  }
}

FailureOr<DataLayoutAttr>
getLocalMatmulOperandCLayoutImpl(Operation *operation) {
  auto op = cast<LocalMatmulLikeOpInterface>(operation);
  auto rank = getRankFromShapedTypeValue(op.getMatmulC());
  if (failed(rank))
    return failure();

  switch (*rank) {
  case kDimTwo:
    return DataLayoutAttr::get(op->getContext(), DataLayout::DOTC_ND);
  case kDimFour:
    return DataLayoutAttr::get(op->getContext(), DataLayout::zN);
  default:
    return failure();
  }
}

llvm::SmallDenseMap<Value, DataLayoutAttr>
getLocalMatmulOperandsCurrentLayoutImpl(Operation *operation) {
  auto op = cast<LocalMatmulLikeOpInterface>(operation);
  llvm::SmallDenseMap<Value, DataLayoutAttr> valLayoutMap;

  auto aLayoutAttr = op.getOperandALayout();
  assert(succeeded(aLayoutAttr) && "Cannot get layout for Matrix A");
  valLayoutMap[op.getMatmulA()] = *aLayoutAttr;

  auto bLayoutAttr = op.getOperandBLayout();
  assert(succeeded(bLayoutAttr) && "Cannot get layout for Matrix B");
  valLayoutMap[op.getMatmulB()] = *bLayoutAttr;

  auto cLayoutAttr = op.getOperandCLayout();
  assert(succeeded(cLayoutAttr) && "Cannot get layout for Matrix C");
  valLayoutMap[op.getMatmulC()] = *cLayoutAttr;

  return valLayoutMap;
}

llvm::SmallDenseMap<Value, DataLayoutAttr>
getLocalMatmulOperandsTargetLayoutImpl(Operation *operation) {
  auto op = cast<LocalMatmulLikeOpInterface>(operation);
  llvm::SmallDenseMap<Value, DataLayoutAttr> valLayoutMap;
  BoolAttr layoutMemorySpace;

  auto operA = op.getMatmulA();
  bool isATranspose = op.isMatmulATransposed();
  auto aBlockSizes = op.getMatmulBlockSizesTile(operA, isATranspose, true);
  auto mALayoutAttr = DataLayoutAttr::get(
      op->getContext(), isATranspose ? DataLayout::nZ : DataLayout::zN,
      layoutMemorySpace,
      mlir::DenseI64ArrayAttr::get(op->getContext(), ArrayRef(aBlockSizes)));
  valLayoutMap[operA] = mALayoutAttr;

  auto operB = op.getMatmulB();
  bool isBTranspose = op.isMatmulBTransposed();
  auto bBlockSizes = op.getMatmulBlockSizesTile(operB, isBTranspose, false);
  auto mBLayoutAttr = DataLayoutAttr::get(
      op->getContext(), isBTranspose ? DataLayout::nZ : DataLayout::zN,
      layoutMemorySpace,
      mlir::DenseI64ArrayAttr::get(op->getContext(), ArrayRef(bBlockSizes)));
  valLayoutMap[operB] = mBLayoutAttr;

  llvm::SmallVector<int64_t> cBlockSizes;
  cBlockSizes.push_back(utils::FRACTAL_BLOCK_NUM);
  cBlockSizes.push_back(utils::FRACTAL_BLOCK_NUM);
  auto mCLayoutAttr = DataLayoutAttr::get(
      op->getContext(), DataLayout::zN, layoutMemorySpace,
      mlir::DenseI64ArrayAttr::get(op->getContext(), ArrayRef(cBlockSizes)));
  valLayoutMap[op.getMatmulC()] = mCLayoutAttr;

  return valLayoutMap;
}

} // namespace detail
} // namespace hivm
} // namespace mlir

//===----------------------------------------------------------------------===//
// Utils for Local Mmad Ops
//===----------------------------------------------------------------------===//
template <typename LocalMmadTy>
bool isInitConstantForLocalMmadOp(LocalMmadTy *localMatmulOp,
                                  std::optional<bool> cst = std::nullopt) {
  Value initCond = localMatmulOp->getInitCondition();
  // Block arguments / non-SSA-defined values have a null defining op.
  auto cstOp = dyn_cast_or_null<arith::ConstantOp>(initCond.getDefiningOp());
  if (!cstOp)
    return false;
  std::optional<int64_t> cstInt = getConstantIntValue(cstOp.getValue());
  if (!cstInt)
    return false;

  // Fix 1-bit integer case: getConstantIntValue(true : i1) returns -1
  if (auto intType = dyn_cast<IntegerType>(initCond.getType())) {
    if (intType.getWidth() == 1)
      cstInt = (*cstInt != 0) ? 1 : 0;
  }

  if (!cst.has_value())
    return cstInt.has_value();

  return *cstInt == static_cast<int64_t>(*cst);
}

static std::optional<int64_t> getConstantFromDefine(Value constVal) {
  if (auto constOp =
          dyn_cast_or_null<arith::ConstantOp>(constVal.getDefiningOp())) {
    return getConstantIntValue(constOp.getValue());
  }

  return std::nullopt;
}

// Checks if matmul which is in loop
// clears the C buffer only in the first iteration
template <typename LocalMmadTy>
bool isInitFirstLoopIterForLocalMmadOp(LocalMmadTy *localMatmulOp) {
  Value initCond = localMatmulOp->getInitCondition();
  if (auto cmpOp = dyn_cast<arith::CmpIOp>(initCond.getDefiningOp())) {
    if (auto forOp = cmpOp->template getParentOfType<scf::ForOp>()) {
      auto cmpConst = getConstantFromDefine(cmpOp.getRhs());
      bool isConstantRhs = true;
      // If rhs of cmpOp is not a constant, check if lhs is constant
      if (!cmpConst.has_value()) {
        cmpConst = getConstantFromDefine(cmpOp.getLhs());
        isConstantRhs = false;
      }
      auto forLowerConst = getConstantFromDefine(forOp.getLowerBound());

      if (cmpConst.has_value() && forLowerConst.has_value()) {
        return isConstantRhs ? (cmpConst.value() == forLowerConst.value()) &&
                                   (cmpOp.getLhs() == forOp.getInductionVar())
                             : (cmpConst.value() == forLowerConst.value()) &&
                                   (cmpOp.getRhs() == forOp.getInductionVar());
      }
    }
  }
  return false;
}

Value mlir::hivm::extractMmadBiasFromPotentialUnitDimExpand(Value bias) {
  // It assumes that there only exists expand op in mmad bias defining chain,
  // while other reshape op like collapse op seems unlikely
  if (auto expandShapeOp = bias.getDefiningOp<tensor::ExpandShapeOp>()) {
    auto reassociation = expandShapeOp.getReassociationIndices();
    auto expandedShape = expandShapeOp.getResultType().getShape();
    if (llvm::all_of(reassociation, [&expandedShape](ReassociationIndices cur) {
          uint32_t nonUnitCount =
              llvm::count_if(cur, [&expandedShape](int64_t idx) {
                return expandedShape[idx] != 1;
              });

          return nonUnitCount <= 1;
        })) {
      bias = expandShapeOp.getSrc();
    }
  }

  return bias;
}

//===----------------------------------------------------------------------===//
// MmadL1Op
//===----------------------------------------------------------------------===//

void MmadL1Op::build(OpBuilder &odsBuilder, OperationState &odsState,
                     TypeRange result_tensors, Value a, Value b,
                     Value init_condition, Value real_m, Value real_k,
                     Value real_n, Value c, Value per_channel_bias,
                     UnitAttr a_transpose, UnitAttr b_transpose,
                     UnitAttr enable_HF32, UnitAttr enable_i4) {
  build(odsBuilder, odsState, result_tensors, a, b, init_condition, real_m,
        real_k, real_n, c, /*sync_related_args*/ ValueRange{},
        /*unit_flag_cond*/ ValueRange{}, per_channel_bias, a_transpose,
        b_transpose, enable_HF32, enable_i4, /*unit_flag_mode*/ ArrayAttr{},
        /*unit_flag_group_id*/ IntegerAttr{});
}

int MmadL1Op::getNumSyncRelatedArgs() { return 7; }

SmallVector<Value>
MmadL1Op::getInputOperands(bool includeSyncRelatedArgs /*=true*/) {
  SmallVector<Value> retOperands;
  retOperands.push_back(getA());
  retOperands.push_back(getB());
  retOperands.push_back(getInitCondition());
  retOperands.push_back(getRealM());
  retOperands.push_back(getRealK());
  retOperands.push_back(getRealN());
  if (getPerChannelBias()) {
    retOperands.push_back(getPerChannelBias());
  }
  if (includeSyncRelatedArgs) {
    auto syncRelatedArgs = getSyncRelatedArgs();
    std::copy(syncRelatedArgs.begin(), syncRelatedArgs.end(),
              std::back_inserter(retOperands));
  }
  return retOperands;
}

LogicalResult MmadL1Op::verify() {
  auto syncRelatedArgs = getSyncRelatedArgs();
  auto numSyncRelatedArgs = getNumSyncRelatedArgs();
  if (!syncRelatedArgs.empty() &&
      syncRelatedArgs.size() != static_cast<size_t>(numSyncRelatedArgs)) {
    return emitOpError() << "sync_related_args should be empty or of size "
                         << numSyncRelatedArgs << " " << syncRelatedArgs;
  }

  return success();
}
namespace mlir {
namespace hivm {

bool isSatisfiedBrcForPerChannel(hivm::VBrcOp brcOp,
                                 Operation *hookOp = nullptr) {
  // TODO: modify for batch matmul later.
  ArrayRef<int64_t> brcDims = brcOp.getBroadcastDims();
  if (brcDims.empty()) {
    return false;
  }
  Value src = brcOp.getSrc();
  // If there exists tensor::ExpandShapeOp with unit reassociation(just expand
  // size one dimension) for broadcast, here just skip this ExpandShapeOp
  if (auto expandShapeOp = src.getDefiningOp<tensor::ExpandShapeOp>())
    src = extractMmadBiasFromPotentialUnitDimExpand(src);

  // As move_l1_to_biasTable could convert fp16 to fp32, here just enable it
  if (auto castOp = src.getDefiningOp<hivm::VCastOp>())
    if (getElementTypeOrSelf(castOp.getSingleSrc().getType()).isF16() &&
        getElementTypeOrSelf(castOp.getSingleDst().getType()).isF32())
      src = castOp.getSingleSrc();

  if (auto expandShapeOp = src.getDefiningOp<tensor::ExpandShapeOp>())
    src = extractMmadBiasFromPotentialUnitDimExpand(src);

  // If hookOp is defined, it means that IR order of current candidate bias
  // tensor may be not declared before matmul, which would cause dominance
  // confusion. Here is to verify.
  if (hookOp) {
    if (src.getParentBlock() != hookOp->getBlock())
      return false;
    auto *defOp = src.getDefiningOp();
    if (!defOp)
      llvm::report_fatal_error("unhandled case for null defOp");
    if (!defOp->isBeforeInBlock(hookOp))
      return false;
  }

#ifndef NDEBUG
  ShapedType srcVecType = dyn_cast<ShapedType>(src.getType());
  assert(srcVecType);
#endif
  // only brc first dim
  return brcDims.size() == 1 && brcDims[0] == 0;
}

} // namespace hivm
} // namespace mlir

static std::optional<Value> getPerChannelOperand(OpOperand &operand) {
  auto traceVbrcDefOp = traceDefOp<hivm::VBrcOp>(operand.get());
  auto traceIfDefOp = traceDefOp<scf::IfOp>(operand.get());
  if (traceIfDefOp.has_value()) {
    auto ifOp = cast<scf::IfOp>(traceIfDefOp.value());
    auto opResult = dyn_cast<OpResult>(operand.get());
    if (!opResult)
      return std::nullopt;
    const unsigned int index = opResult.getResultNumber();
    OpOperand &thenYeildOperand =
        ifOp.getThenRegion().front().getTerminator()->getOpOperand(index);
    OpOperand &elseYeildOperand =
        ifOp.getElseRegion().front().getTerminator()->getOpOperand(index);
    auto vbrcThenOperand = getPerChannelOperand(thenYeildOperand);
    auto vbrcElseOperand = getPerChannelOperand(elseYeildOperand);
    if (vbrcThenOperand.has_value() && vbrcElseOperand.has_value() &&
        vbrcThenOperand.value() == vbrcElseOperand.value()) {
      return vbrcThenOperand.value();
    }
  } else {
    if (traceVbrcDefOp.has_value()) {
      auto brcOp = cast<hivm::VBrcOp>(traceVbrcDefOp.value());
      // For normal perChannel pattern, bias user has acted as outC of matmulOp,
      // and there's no need to verify order of bias
      if (isSatisfiedBrcForPerChannel(brcOp))
        return brcOp.getSrc();
    }
  }
  return std::nullopt;
}

static bool isPerChannelPattern(OpOperand &mmOut) {
  return getPerChannelOperand(mmOut).has_value();
}

static bool isPerChannelSplitKPattern(OpOperand &mmOut) {
  Operation *localMatmulOp = mmOut.getOwner();
  if (auto blockArg = dyn_cast_if_present<BlockArgument>(mmOut.get())) {
    if (auto scfForOp = dyn_cast_if_present<scf::ForOp>(
            blockArg.getOwner()->getParentOp())) {
      auto correspondForRes = scfForOp.getTiedLoopResult(blockArg);
      if (!(localMatmulOp->getResults()[0].hasOneUse() &&
            isa<scf::YieldOp>(*(localMatmulOp->getResults()[0].user_begin())) &&
            correspondForRes.hasOneUse() &&
            isa<hivm::VAddOp>(*(correspondForRes.user_begin()))))
        return false;
      auto vaddOp = dyn_cast<hivm::VAddOp>(*(correspondForRes.user_begin()));
      assert(vaddOp.getSrc().size() == 2);
      for (Value src : vaddOp.getSrc()) {
        auto vbrcOp = src.getDefiningOp<hivm::VBrcOp>();
        // While anchor is vaddOp after matmul in perChannelSplitK pattern,
        // here use forOp to verify whether bias is defined before matmul
        if (vbrcOp && isSatisfiedBrcForPerChannel(vbrcOp, scfForOp))
          return true;
      }
    }
  }

  return false;
}

static bool isElementwiseAddCrossLoopPattern(OpOperand &mmOut) {
  if (auto blockArg = dyn_cast_if_present<BlockArgument>(mmOut.get())) {
    if (auto scfForOp = dyn_cast_if_present<scf::ForOp>(
            blockArg.getOwner()->getParentOp())) {
      auto correspondYieldVal =
          scfForOp.getTiedLoopYieldedValue(blockArg)->get();

      return !traceDefOp<tensor::EmptyOp>(correspondYieldVal).has_value();
    }
  }

  return false;
}

static bool isPerChannelPattern(OpOperand &mmOut, OpOperand &mmInitCond) {
  // matmul init condition must be false.
  Value v = mmInitCond.get();
  if (!matchPattern(v, m_Zero()))
    return false;

  auto vbrcOp = mmOut.get().getDefiningOp<hivm::VBrcOp>();
  if (vbrcOp) {
    // For normal perChannel pattern, bias user has acted as outC of matmulOp,
    // and there's no need to verify order of bias
    if (isSatisfiedBrcForPerChannel(vbrcOp))
      return true;
  }

  return false;
}

static bool isPostPerChannelSplitKPattern(OpOperand &mmOut,
                                          OpOperand &mmInitCond) {
  Value v = mmInitCond.get();
  auto cmpOp = v.getDefiningOp<arith::CmpIOp>();
  if (!cmpOp)
    return false;
  Value cmpLhs = cmpOp.getLhs();
  Value cmpRhs = cmpOp.getRhs();

  Operation *localMatmulOp = mmOut.getOwner();
  if (auto blockArg = dyn_cast_if_present<BlockArgument>(mmOut.get())) {
    if (auto scfForOp = dyn_cast_if_present<scf::ForOp>(
            blockArg.getOwner()->getParentOp())) {
      if (!(((cmpLhs == scfForOp.getLowerBound()) &&
             (cmpRhs == scfForOp.getInductionVar())) ||
            ((cmpLhs == scfForOp.getInductionVar()) &&
             (cmpRhs == scfForOp.getLowerBound()))))
        return false;
      auto correspondForRes = scfForOp.getTiedLoopResult(blockArg);
      auto yieldValue = scfForOp.getTiedLoopYieldedValue(blockArg);
      if (!(localMatmulOp->getResults()[0].hasOneUse() &&
            (localMatmulOp->getResults()[0] == yieldValue->get()) &&
            correspondForRes.hasOneUse() &&
            isa<hivm::VAddOp>(*(correspondForRes.user_begin()))))
        return false;
      auto forInitArg = scfForOp.getTiedLoopInit(blockArg);
      auto emptyOp = forInitArg->get().getDefiningOp<tensor::EmptyOp>();
      if (!emptyOp)
        return false;
      auto vaddOp = dyn_cast<hivm::VAddOp>(*(correspondForRes.user_begin()));
      assert(vaddOp.getSrc().size() == 2);
      for (Value src : vaddOp.getSrc()) {
        auto vbrcOp = src.getDefiningOp<hivm::VBrcOp>();
        // While anchor is vaddOp after matmul in perChannelSplitK pattern,
        // here use forOp to verify whether bias is defined before matmul
        if (vbrcOp && isSatisfiedBrcForPerChannel(vbrcOp, scfForOp))
          return true;
      }
    }
  }

  return false;
}

static bool isMMInitPerChannelSplitKPattern(OpOperand &mmOut,
                                            OpOperand &mmInitCond) {
  // matmul init condition must be false.
  Value v = mmInitCond.get();
  if (!matchPattern(v, m_Zero()))
    return false;

  Operation *localMatmulOp = mmOut.getOwner();
  if (auto blockArg = dyn_cast_if_present<BlockArgument>(mmOut.get())) {
    if (auto scfForOp = dyn_cast_if_present<scf::ForOp>(
            blockArg.getOwner()->getParentOp())) {
      auto yieldValue = scfForOp.getTiedLoopYieldedValue(blockArg);
      auto forInitArg = scfForOp.getTiedLoopInit(blockArg);
      if (!(localMatmulOp->getResults()[0].hasOneUse() &&
            (localMatmulOp->getResults()[0] == yieldValue->get())))
        return false;
      auto vbrcOp = forInitArg->get().getDefiningOp<hivm::VBrcOp>();
      if (vbrcOp && isSatisfiedBrcForPerChannel(vbrcOp, scfForOp))
        return true;
    }
  }

  return false;
}

/// NoBias:
/// %1 = tensor.empty()
/// mmadL1 dst(%1)

/// %alloc = memref.alloc(): memref<#hivm.address_space<cc>>
/// mmadL1 dst(%alloc)

/// PerChannelAdd
/// %1 = vbrc src: (1, n) dst :(m, n)
/// mmadL1 dst(%1)

/// PerChannelAddWithSplitK
/// %init = tensor.empty()
/// %mat = for split k (%iterator = %init) {
///   %acc_mad = mmadL1 dst(%iterator)
///   yield %acc_mad
/// }
/// %bias = vbrc src: (1, n) dst :(m, n)
/// vadd(%mat, %bias)

/// PostPerChannelAddWithSplitK
/// %init = tensor.empty()
/// %mat = for split k (%iterator = %init) {
///   %acc_mad = mmadL1 dst(%iterator)
///   yield %acc_mad
/// }
/// %bias = vbrc src: (1, n) dst :(m, n)
/// vadd(%mat, %bias)

/// ElementwiseAdd
/// %1 = ops // not 0 const
/// mmadL1 dst(%1)

/// ElementwiseCrossLoopAdd
/// %init = tensor.empty()
/// %mat = for (%iterator = %init) {
///   %acc_mad = mmadL1 dst(%iterator)
///   %vec_res = VectorOp %acc_mad
//    yield %vec_res
/// }

/// MMInitPerChannelAddWithSplitK
/// %alloc = memref.alloc()
/// %32 = bufferization.to_tensor %alloc
/// %33 = tensor.empty()
/// %34 = hivm.hir.vcast ins(%32) outs(%33)
/// %35 = tensor.empty()
/// %expanded = tensor.expand_shape %34
/// %36 = vbrc %expanded: (1, n) %35 :(m, n)
/// %mat = for split k (%iterator = %36) {
///   %acc_mad = mmadL1 dst(%iterator)
///   yield %acc_mad
/// }

/// Well, both per-channel modes are optimization and related pattern is a
/// little customized, whatever ElementwiseAdd mode will be final standby for
/// all adding bias scenario
template <typename LocalMmadTy>
MatmulBiasMode getMatmulLikeBiasMode(LocalMmadTy localMatmulOp) {
  OpOperand &matmulOutput = localMatmulOp.getCMutable();
  OpOperand &matmulInitCond = localMatmulOp.getInitConditionMutable();

  // Prefer the nearest ModuleOp that carries hacc.target (nested test modules).
  bool isRegBased = false;
  for (Operation *p = localMatmulOp.getOperation(); p; p = p->getParentOp()) {
    if (auto moduleOp = dyn_cast<ModuleOp>(p)) {
      if (hacc::utils::getTargetDevice(moduleOp).has_value()) {
        isRegBased = hacc::utils::isRegBasedArch(moduleOp);
        break;
      }
    }
  }

  if (!isRegBased) {
    // A3 / mem-based bias detection (keep init-agnostic PerChannel + split-K +
    // cross-loop).
    if constexpr (std::is_same_v<LocalMmadTy, hivm::BatchMmadL1Op>) {
      auto defOp = matmulOutput.get().getDefiningOp();
      if (defOp != nullptr &&
          (dyn_cast_if_present<tensor::EmptyOp>(defOp) != nullptr)) {
        return MatmulBiasMode::NoBias;
      }
      return MatmulBiasMode::ElementwiseAdd;
    }
    // The mem-based backend (e.g. Ascend910B) only registers the
    // non-transposed mma_tile BIAS symbol variants; there is no
    // BIAS_TA/BIAS_TB/BIAS_TA_TB symbol to link against. When A or B is
    // transposed, keep per-channel bias out of MmadL1Op so it later lowers to
    // a separate vector add instead of an undefined library call.
    bool hasTranspose = false;
    if constexpr (std::is_same_v<LocalMmadTy, hivm::MmadL1Op>) {
      hasTranspose = localMatmulOp.getATranspose().has_value() ||
                     localMatmulOp.getBTranspose().has_value();
    }
    if (!hasTranspose && isPerChannelPattern(matmulOutput))
      return MatmulBiasMode::PerChannelAdd;

    if (!hasTranspose && isPerChannelSplitKPattern(matmulOutput))
      return MatmulBiasMode::PerChannelAddWithSplitK;

    auto emptyOp = traceDefOp<tensor::EmptyOp>(matmulOutput.get());
    if (!emptyOp.has_value()) {
      return MatmulBiasMode::ElementwiseAdd;
    }

    if (isElementwiseAddCrossLoopPattern(matmulOutput)) {
      return MatmulBiasMode::ElementwiseCrossLoopAdd;
    }

    auto allocOp = traceDefOp<memref::AllocOp>(matmulOutput.get());
    if (allocOp.has_value()) {
      auto alloc = cast<memref::AllocOp>(allocOp.value());
      if (auto curAddrSpace =
              getOptionalHIVMAddressSpace(alloc.getMemref().getType())) {
        if (curAddrSpace.value() == hivm::AddressSpace::L0C)
          return MatmulBiasMode::NoBias;
      }
    }

    return MatmulBiasMode::ElementwiseAdd;
  }

  // A5 / reg-based: per-channel patterns require matching init conditions.
  if (isPerChannelPattern(matmulOutput, matmulInitCond))
    return MatmulBiasMode::PerChannelAdd;

  if (isPostPerChannelSplitKPattern(matmulOutput, matmulInitCond))
    return MatmulBiasMode::PostPerChannelAddWithSplitK;

  if (isMMInitPerChannelSplitKPattern(matmulOutput, matmulInitCond))
    return MatmulBiasMode::MMInitPerChannelAddWithSplitK;

  auto allocOp = traceDefOp<memref::AllocOp>(matmulOutput.get());
  if (allocOp.has_value()) {
    auto alloc = cast<memref::AllocOp>(allocOp.value());
    if (auto curAddrSpace =
            getOptionalHIVMAddressSpace(alloc.getMemref().getType())) {
      if (curAddrSpace.value() == hivm::AddressSpace::L0C)
        return MatmulBiasMode::NoBias;
    }
  }

  // Loop-carried C: empty init alone is not always NoBias. A5 uses
  // PossibleDefinesAnalysis; approximate the cases needed by lit:
  // - mmad directly in a for body with non-const init → ElementwiseAdd
  //   (conditional decompose)
  // - mmad nested in scf.if / already biased → fall through to empty/NoBias
  if (auto blockArg = dyn_cast<BlockArgument>(matmulOutput.get())) {
    if (isa_and_nonnull<scf::ForOp>(blockArg.getOwner()->getParentOp()) &&
        !localMatmulOp.isInitConstant() &&
        isa<scf::ForOp>(localMatmulOp.getOperation()->getParentOp()))
      return MatmulBiasMode::ElementwiseAdd;
  }

  auto emptyOp = traceDefOp<tensor::EmptyOp>(matmulOutput.get());
  return emptyOp.has_value() ? MatmulBiasMode::NoBias
                             : MatmulBiasMode::ElementwiseAdd;
}

template <typename LocalMmadTy>
bool shouldDecomposeLocalMatmulBiasByElementAdd(LocalMmadTy localMatmulOp) {
  if (localMatmulOp.getMatmulBiasMode() != MatmulBiasMode::ElementwiseAdd)
    return false;
  return !isSingleChainMmadToMmad(localMatmulOp);
}

FailureOr<DataLayoutAttr> MmadL1Op::getOperandALayout() {
  return detail::getLocalMatmulOperandALayoutImpl(*this);
}

FailureOr<DataLayoutAttr> MmadL1Op::getOperandBLayout() {
  return detail::getLocalMatmulOperandBLayoutImpl(*this);
}

FailureOr<DataLayoutAttr> MmadL1Op::getOperandCLayout() {
  return detail::getLocalMatmulOperandCLayoutImpl(*this);
}

FailureOr<DataLayoutAttr> MmadL1Op::getOperandBiasLayout() {
  auto rank = getRankFromShapedTypeValue(getPerChannelBias());
  if (failed(rank)) {
    return failure();
  }
  switch (*rank) {
  case kDimOne:
  case kDimTwo:
    return DataLayoutAttr::get(getContext(), DataLayout::ND);
  case kDimFour:
    return DataLayoutAttr::get(getContext(), DataLayout::zN);
  default:
    return failure();
  }
}

bool MmadL1Op::isInitConstant(std::optional<bool> cst) {
  return isInitConstantForLocalMmadOp<MmadL1Op>(this, cst);
}

bool MmadL1Op::isInitFirstLoopIter() {
  return isInitFirstLoopIterForLocalMmadOp<MmadL1Op>(this);
}

void MmadL1Op::setInitCondition(Value init) {
  getInitConditionMutable().assign(init);
}

llvm::SmallVector<int64_t>
MmadL1Op::getBlockSizesTile(Value oper, bool isTranspose, bool isA) {
  bool isA5 = hacc::utils::isAscend950(
      this->getOperation()->getParentOfType<ModuleOp>());
  return ::getBlockSizesTile(oper, isTranspose, isA, isA5);
}

llvm::SmallVector<int64_t>
MmadL1Op::getMatmulBlockSizesTile(Value oper, bool isTranspose, bool isA) {
  return getBlockSizesTile(oper, isTranspose, isA);
}

MatmulBiasMode MmadL1Op::getMatmulBiasMode() {
  return getMatmulLikeBiasMode<MmadL1Op>(*this);
}

bool MmadL1Op::shouldDecomposeBiasByElementAdd() {
  return shouldDecomposeLocalMatmulBiasByElementAdd(*this);
}

bool MmadL1Op::shouldDecomposeBiasByCrossLoopElementAdd() {
  if (this->getMatmulBiasMode() != MatmulBiasMode::ElementwiseCrossLoopAdd ||
      !isInitFirstLoopIter()) {
    return false;
  }

  if (isSingleChainCrossLoopMmadToMmad<MmadL1Op>(*this)) {
    // One of accumulating situation is cross loop C to C:
    // the C can be stored in L0c and directly be the init operand of local
    // matmul like op, so no need decomposing by mmad op and additionally vector
    // add.
    return false;
  }

  return true;
}

//===----------------------------------------------------------------------===//
// BatchMmadL1Op
//===----------------------------------------------------------------------===//

void BatchMmadL1Op::build(OpBuilder &odsBuilder, OperationState &odsState,
                          TypeRange result_tensors, Value a, Value b,
                          Value init_condition, Value real_m, Value real_k,
                          Value real_n, Value c, Value per_channel_bias,
                          UnitAttr a_transpose, UnitAttr b_transpose,
                          UnitAttr enable_HF32, UnitAttr enable_i4) {
  build(odsBuilder, odsState, result_tensors, a, b, init_condition, real_m,
        real_k, real_n, c, /*sync_related_args*/ ValueRange{},
        /*unit_flag_cond*/ ValueRange{}, per_channel_bias, a_transpose,
        b_transpose, enable_HF32, enable_i4, /*unit_flag_mode*/ ArrayAttr{},
        /*unit_flag_group_id*/ IntegerAttr{});
}

int BatchMmadL1Op::getNumSyncRelatedArgs() { return 7; }

LogicalResult BatchMmadL1Op::verify() {
  auto syncRelatedArgs = getSyncRelatedArgs();
  auto numSyncRelatedArgs = getNumSyncRelatedArgs();
  if (!syncRelatedArgs.empty() &&
      syncRelatedArgs.size() != static_cast<size_t>(numSyncRelatedArgs)) {
    return emitOpError() << "sync_related_args should be empty or of size "
                         << numSyncRelatedArgs << " " << syncRelatedArgs;
  }

  return success();
}

bool BatchMmadL1Op::isInitConstant(std::optional<bool> cst) {
  return isInitConstantForLocalMmadOp<BatchMmadL1Op>(this, cst);
}

bool BatchMmadL1Op::isInitFirstLoopIter() {
  return isInitFirstLoopIterForLocalMmadOp<BatchMmadL1Op>(this);
}

void BatchMmadL1Op::setInitCondition(Value init) {
  getInitConditionMutable().assign(init);
}

MatmulBiasMode BatchMmadL1Op::getMatmulBiasMode() {
  return getMatmulLikeBiasMode<BatchMmadL1Op>(*this);
}

llvm::SmallVector<int64_t>
BatchMmadL1Op::getMatmulBlockSizesTile(Value oper, bool isTranspose, bool isA) {
  bool isA5 = hacc::utils::isAscend950(
      this->getOperation()->getParentOfType<ModuleOp>());
  return ::getBlockSizesTile(oper, isTranspose, isA, isA5);
}

bool BatchMmadL1Op::shouldDecomposeBiasByElementAdd() {
  return shouldDecomposeLocalMatmulBiasByElementAdd(*this);
}

bool BatchMmadL1Op::shouldDecomposeBiasByCrossLoopElementAdd() {
  if (this->getMatmulBiasMode() != MatmulBiasMode::ElementwiseCrossLoopAdd ||
      !isInitFirstLoopIter()) {
    return false;
  }

  if (isSingleChainCrossLoopMmadToMmad<BatchMmadL1Op>(*this)) {
    // One of accumulating situation is cross loop C to C:
    // the C can be stored in L0c and directly be the init operand of local
    // matmul like op, so no need decomposing by mmad op and additionally vector
    // add.
    return false;
  }

  return true;
}

//===----------------------------------------------------------------------===//
// MatmulOp
//===----------------------------------------------------------------------===//

LogicalResult MatmulOp::verify() {
  if (!(getA() && getB()))
    return emitOpError("matrix A and matrix B must be defined");

  auto AShape = dyn_cast<ShapedType>(getA().getType()).getShape();
  auto BShape = dyn_cast<ShapedType>(getB().getType()).getShape();
  if (AShape.size() != 2U || BShape.size() != 2U)
    return emitOpError("matrix A and matrix B must be 2D");

  if (failed(verifyDescaleParamsForGlobalMmadOps(this)))
    return failure();

  if (failed(verifyBiasParamsForGlobalMmadOps(this)))
    return failure();

  if (failed(verifyTilingParamsForGlobalMmadOps(this)))
    return failure();

  return success();
}

//===----------------------------------------------------------------------===//
// MixMatmulOp
//===----------------------------------------------------------------------===//

LogicalResult MixMatmulOp::verify() {
  if (!(getA() && getB()))
    return emitOpError("matrix A and matrix B must be defined");

  auto AShape = dyn_cast<ShapedType>(getA().getType()).getShape();
  auto BShape = dyn_cast<ShapedType>(getB().getType()).getShape();
  if (AShape.size() != 2U || BShape.size() != 2U)
    return emitOpError("matrix A and matrix B must be 2D");

  if (failed(verifyDescaleParamsForGlobalMmadOps(this)))
    return failure();

  if (failed(verifyBiasParamsForGlobalMmadOps(this)))
    return failure();

  if (failed(verifyTilingParamsForGlobalMmadOps(this)))
    return failure();

  return success();
}

//===----------------------------------------------------------------------===//
// MixGroupMatmulOp
//===----------------------------------------------------------------------===//

LogicalResult MixGroupMatmulOp::verify() {
  if (!(getA() && getB() && getTokensPerExpert()))
    return emitOpError(
        "matrix A, matrix B and matrix TokensPerExpert must be defined");

  auto AShape = dyn_cast<ShapedType>(getA().getType()).getShape();
  if (AShape.size() != 3U)
    return emitOpError("matrix A must be 3D");

  auto BShape = dyn_cast<ShapedType>(getB().getType()).getShape();
  if (BShape.size() != 2U)
    return emitOpError("matrix B must be 2D");

  auto TokensPerExpertShape =
      dyn_cast<ShapedType>(getTokensPerExpert().getType()).getShape();
  if (TokensPerExpertShape.size() != 1U)
    return emitOpError("matrix TokensPerExpert must be 1D");

  if (failed(verifyDescaleParamsForGlobalMmadOps(this)))
    return failure();

  if (failed(verifyBiasParamsForGlobalMmadOps(this)))
    return failure();

  if (failed(verifyTilingParamsForGlobalMmadOps(this)))
    return failure();

  return success();
}

//===----------------------------------------------------------------------===//
// MmadMxL1Op
//===----------------------------------------------------------------------===//

void MmadMxL1Op::build(OpBuilder &odsBuilder, OperationState &odsState,
                       TypeRange result_tensors, Value a, Value b, Value scaleA,
                       Value scaleB, Value init_condition, Value real_m,
                       Value real_k, Value real_n, Value c,
                       IntegerAttr lhsFormat, IntegerAttr rhsFormat,
                       UnitAttr a_transpose, UnitAttr b_transpose,
                       Value per_channel_bias) {
  build(odsBuilder, odsState, result_tensors, a, b, scaleA, scaleB,
        init_condition, real_m, real_k, real_n, c,
        /*sync_related_args*/ ValueRange{}, per_channel_bias, lhsFormat,
        rhsFormat, a_transpose, b_transpose);
}

SmallVector<Value>
MmadMxL1Op::getInputOperands(bool includeSyncRelatedArgs /*=true*/) {
  SmallVector<Value> retOperands;
  retOperands.push_back(getA());
  retOperands.push_back(getB());
  retOperands.push_back(getScaleA());
  retOperands.push_back(getScaleB());
  retOperands.push_back(getInitCondition());
  retOperands.push_back(getRealM());
  retOperands.push_back(getRealK());
  retOperands.push_back(getRealN());
  if (getPerChannelBias()) {
    retOperands.push_back(getPerChannelBias());
  }
  if (includeSyncRelatedArgs) {
    auto syncRelatedArgs = getSyncRelatedArgs();
    std::copy(syncRelatedArgs.begin(), syncRelatedArgs.end(),
              std::back_inserter(retOperands));
  }
  return retOperands;
}

llvm::SmallDenseMap<Value, DataLayoutAttr>
MmadMxL1Op::getOperandsTargetLayout() {
  llvm::SmallDenseMap<Value, DataLayoutAttr> valLayoutMap =
      getMatmulOperandsTargetLayout();

  auto operScaleA = getScaleA();
  auto scaleABlockSizes = getScaleBlockSizes(operScaleA);
  auto scaleALayoutAttr = DataLayoutAttr::get(
      getContext(), DataLayout::SCALEA_zZ, BoolAttr(),
      mlir::DenseI64ArrayAttr::get(getContext(), ArrayRef(scaleABlockSizes)));
  valLayoutMap[operScaleA] = scaleALayoutAttr;

  auto operScaleB = getScaleB();
  auto scaleBBlockSizes = getScaleBlockSizes(operScaleB);
  auto scaleBLayoutAttr = DataLayoutAttr::get(
      getContext(), DataLayout::SCALEB_nN, BoolAttr(),
      mlir::DenseI64ArrayAttr::get(getContext(), ArrayRef(scaleBBlockSizes)));
  valLayoutMap[operScaleB] = scaleBLayoutAttr;

  if (auto bias = getPerChannelBias()) {
    auto biasLayoutAttr =
        DataLayoutAttr::get(getContext(), DataLayout::ND, nullptr, nullptr);
    valLayoutMap[bias] = biasLayoutAttr;
  }

  return valLayoutMap;
}

FractalOperandLayouts MmadMxL1Op::getOperandsTargetFractalLayout() {
  FractalOperandLayouts layouts;

  auto operA = getA();
  bool isATranspose = getATranspose().has_value();
  auto aBlockSizes = getBlockSizesTile(operA, isATranspose, true);
  layouts.a = DataLayoutAttr::get(
      getContext(), DataLayout::Fractal, nullptr,
      mlir::DenseI64ArrayAttr::get(getContext(), ArrayRef(aBlockSizes)));

  auto operB = getB();
  bool isBTranspose = getBTranspose().has_value();
  auto bBlockSizes = getBlockSizesTile(operB, isBTranspose, false);
  layouts.b = DataLayoutAttr::get(
      getContext(), DataLayout::Fractal, nullptr,
      mlir::DenseI64ArrayAttr::get(getContext(), ArrayRef(bBlockSizes)));

  llvm::SmallVector<int64_t> cBlockSizes;
  cBlockSizes.push_back(utils::FRACTAL_BLOCK_NUM);
  cBlockSizes.push_back(utils::FRACTAL_BLOCK_NUM);
  layouts.c = DataLayoutAttr::get(
      getContext(), DataLayout::Fractal, nullptr,
      mlir::DenseI64ArrayAttr::get(getContext(), ArrayRef(cBlockSizes)));

  auto scaleABlockSizes = getScaleBlockSizes(getScaleA());
  layouts.scaleA = DataLayoutAttr::get(
      getContext(), DataLayout::SCALEA_zZ, BoolAttr(),
      mlir::DenseI64ArrayAttr::get(getContext(), ArrayRef(scaleABlockSizes)));

  auto scaleBBlockSizes = getScaleBlockSizes(getScaleB());
  layouts.scaleB = DataLayoutAttr::get(
      getContext(), DataLayout::SCALEB_nN, BoolAttr(),
      mlir::DenseI64ArrayAttr::get(getContext(), ArrayRef(scaleBBlockSizes)));

  return layouts;
}

FailureOr<DataLayoutAttr> MmadMxL1Op::getOperandALayout() const {
  return detail::getLocalMatmulOperandALayoutImpl(*this);
}

FailureOr<DataLayoutAttr> MmadMxL1Op::getOperandBLayout() const {
  return detail::getLocalMatmulOperandBLayoutImpl(*this);
}

FailureOr<DataLayoutAttr> MmadMxL1Op::getOperandScaleALayout() {
  auto rank = getRankFromShapedTypeValue(getScaleA());
  if (failed(rank)) {
    return failure();
  }
  switch (*rank) {
  case kDimTwo: {
    return DataLayoutAttr::get(getContext(), DataLayout::SCALEA_ND);
  }
  case kDimFour: {
    auto shape = cast<MemRefType>(getScaleA().getType()).getShape();
    // When the alloc is four-dimensional, the last two dims should be the
    // fractal block sizes.
    return DataLayoutAttr::get(
        getContext(), DataLayout::SCALEA_zZ, BoolAttr(),
        mlir::DenseI64ArrayAttr::get(getContext(),
                                     ArrayRef({shape[2], shape[3]})));
  }
  default:
    return failure();
  }
}

FailureOr<DataLayoutAttr> MmadMxL1Op::getOperandScaleBLayout() {
  auto rank = getRankFromShapedTypeValue(getScaleB());
  if (failed(rank)) {
    return failure();
  }
  switch (*rank) {
  case kDimTwo: {
    return DataLayoutAttr::get(getContext(), DataLayout::SCALEB_DN);
  }
  case kDimFour: {
    auto shape = cast<MemRefType>(getScaleB().getType()).getShape();
    // When the alloc is four-dimensional, the last two dims should be the
    // fractal block sizes.
    return DataLayoutAttr::get(
        getContext(), DataLayout::SCALEB_nN, BoolAttr(),
        mlir::DenseI64ArrayAttr::get(getContext(),
                                     ArrayRef({shape[2], shape[3]})));
  }
  default:
    return failure();
  }
}

FailureOr<DataLayoutAttr> MmadMxL1Op::getOperandCLayout() const {
  return detail::getLocalMatmulOperandCLayoutImpl(*this);
}

FailureOr<DataLayoutAttr> MmadMxL1Op::getOperandBiasLayout() {
  auto rank = getRankFromShapedTypeValue(getPerChannelBias());
  if (failed(rank)) {
    return failure();
  }
  switch (*rank) {
  case kDimOne:
  case kDimTwo:
    return DataLayoutAttr::get(getContext(), DataLayout::ND);
  case kDimFour:
    return DataLayoutAttr::get(getContext(), DataLayout::zN);
  default:
    return failure();
  }
}

llvm::SmallDenseMap<Value, DataLayoutAttr>
MmadMxL1Op::getOperandsCurrentLayout() {
  llvm::SmallDenseMap<Value, DataLayoutAttr> valLayoutMap =
      getMatmulOperandsCurrentLayout();

  auto scaleALayoutAttr = getOperandScaleALayout();
  assert(succeeded(scaleALayoutAttr) && "Cannot get layout for Matrix C");
  valLayoutMap[this->getScaleA()] = *scaleALayoutAttr;

  auto scaleBLayoutAttr = getOperandScaleBLayout();
  assert(succeeded(scaleBLayoutAttr) && "Cannot get layout for Matrix C");
  valLayoutMap[this->getScaleB()] = *scaleBLayoutAttr;

  if (getPerChannelBias()) {
    auto biasLayoutAttr = getOperandBiasLayout();
    assert(succeeded(biasLayoutAttr) && "Cannot get layout for bias");
    valLayoutMap[getPerChannelBias()] = *biasLayoutAttr;
  }

  return valLayoutMap;
}

bool MmadMxL1Op::isInitConstant(std::optional<bool> cst) {
  return isInitConstantForLocalMmadOp<MmadMxL1Op>(this, cst);
}

void MmadMxL1Op::setInitCondition(Value init) {
  getInitConditionMutable().assign(init);
}

bool MmadMxL1Op::shouldDecomposeBiasByElementAdd() {
  return shouldDecomposeLocalMatmulBiasByElementAdd(*this);
}

llvm::SmallVector<int64_t>
MmadMxL1Op::getBlockSizesTile(Value oper, bool isTranspose, bool isA) const {
  return ::getBlockSizesTile(oper, isTranspose, isA, true);
}

llvm::SmallVector<int64_t> MmadMxL1Op::getMatmulBlockSizesTile(Value oper,
                                                               bool isTranspose,
                                                               bool isA) const {
  return getBlockSizesTile(oper, isTranspose, isA);
}

MatmulBiasMode MmadMxL1Op::getMatmulBiasMode() {
  return getMatmulLikeBiasMode<MmadMxL1Op>(*this);
}

//===----------------------------------------------------------------------===//
// Conv1DL1Op
//===----------------------------------------------------------------------===//

bool Conv1DL1Op::isInitConstant(std::optional<bool> cst) {
  return isInitConstantForLocalMmadOp<Conv1DL1Op>(this, cst);
}

void Conv1DL1Op::setInitCondition(Value init) {
  getInitConditionMutable().assign(init);
}

FailureOr<DataLayoutAttr> Conv1DL1Op::getInputLayout() {
  auto rank = getRankFromShapedTypeValue(getInput());
  if (failed(rank)) {
    return failure();
  }
  switch (*rank) {
  case kDimTwo:
    return DataLayoutAttr::get(getContext(), DataLayout::NCHW);
  case kDimThree:
    return DataLayoutAttr::get(getContext(), DataLayout::NCHW);
  case kDimFive:
    return DataLayoutAttr::get(getContext(), DataLayout::NC1HWC0);
  default:
    return failure();
  }
}

FailureOr<DataLayoutAttr> Conv1DL1Op::getWeightLayout() {
  auto rank = getRankFromShapedTypeValue(getWeight());
  if (failed(rank)) {
    return failure();
  }
  switch (*rank) {
  case kDimThree:
    return DataLayoutAttr::get(getContext(), DataLayout::NCHW);
  case kDimFive:
    return DataLayoutAttr::get(getContext(), DataLayout::C1HWNC0);
  default:
    return failure();
  }
}

FailureOr<DataLayoutAttr> Conv1DL1Op::getBiasLayout() {
  return DataLayoutAttr::get(getContext(), DataLayout::ND);
}

FailureOr<DataLayoutAttr> Conv1DL1Op::getInitLayout() {
  auto rank = getRankFromShapedTypeValue(getInit());
  if (failed(rank)) {
    return failure();
  }
  switch (*rank) {
  case kDimTwo:
    return DataLayoutAttr::get(getContext(), DataLayout::DOTC_ND);
  case kDimFour:
    return DataLayoutAttr::get(getContext(), DataLayout::zN);
  default:
    return failure();
  }
}

int Conv1DL1Op::getNumSyncRelatedArgs() { return 6; }

SmallVector<Value>
Conv1DL1Op::getInputOperands(bool includeSyncRelatedArgs /*=true*/) {
  SmallVector<Value> retOperands;
  retOperands.push_back(getInput());
  retOperands.push_back(getWeight());
  retOperands.push_back(getInitCondition());
  if (getBias()) {
    retOperands.push_back(getBias());
  }
  if (includeSyncRelatedArgs) {
    auto syncRelatedArgs = getSyncRelatedArgs();
    std::copy(syncRelatedArgs.begin(), syncRelatedArgs.end(),
              std::back_inserter(retOperands));
  }
  return retOperands;
}

SmallVector<Value>
Conv1DL1Op::getLibraryCallOperands(PatternRewriter &rewriter) {
  // inputs
  SmallVector<Value> libParams =
      getInputOperands(/*includeSyncRelatedArgs=*/false);

  // outputs
  libParams.push_back(getInit());

  // conv1d attributes
  Location loc = getLoc();
  auto i64Ty = rewriter.getI64Type();
  auto makeI64 = [&](int64_t val) -> Value {
    return rewriter.create<arith::ConstantOp>(loc, i64Ty,
                                              rewriter.getI64IntegerAttr(val));
  };

  libParams.push_back(makeI64(getGroups()));

  int64_t pad = getPadding();
  libParams.push_back(makeI64(0));   // padT
  libParams.push_back(makeI64(0));   // padB
  libParams.push_back(makeI64(pad)); // padL
  libParams.push_back(makeI64(pad)); // padR

  libParams.push_back(makeI64(1)); // strideH
  libParams.push_back(makeI64(1)); // strideW

  libParams.push_back(makeI64(1)); // dilationH
  libParams.push_back(makeI64(1)); // dilationW

  // additional sync arguments
  if (getSyncRelatedArgs().empty()) {
    auto negOneDefaultValue = rewriter.create<arith::ConstantOp>(
        loc, rewriter.getI64Type(), rewriter.getI64IntegerAttr(-1));
    getSyncRelatedArgsMutable().assign(ValueRange(
        SmallVector<Value>(getNumSyncRelatedArgs(), negOneDefaultValue)));
  }

  auto syncRelatedArgs = getSyncRelatedArgs();
  std::copy(syncRelatedArgs.begin(), syncRelatedArgs.end(),
            std::back_inserter(libParams));

  return libParams;
}

//===----------------------------------------------------------------------===//
// Conv2DL1Op
//===----------------------------------------------------------------------===//

LogicalResult Conv2DL1Op::verify() {
  FailureOr<std::array<int64_t, 2>> padding = getConv2DIntPairAttr(
      getPaddingAttr(), "padding", [&]() { return emitOpError(); });
  return failed(padding) ? failure() : success();
}

bool Conv2DL1Op::isInitConstant(std::optional<bool> cst) {
  return isInitConstantForLocalMmadOp<Conv2DL1Op>(this, cst);
}

void Conv2DL1Op::setInitCondition(Value init) {
  getInitConditionMutable().assign(init);
}

FailureOr<DataLayoutAttr> Conv2DL1Op::getInputLayout() {
  auto rank = getRankFromShapedTypeValue(getInput());
  if (failed(rank)) {
    return failure();
  }
  switch (*rank) {
  case kDimThree:
    return DataLayoutAttr::get(getContext(), DataLayout::NCHW);
  case kDimFour:
    return DataLayoutAttr::get(getContext(), DataLayout::NCHW);
  case kDimFive:
    return DataLayoutAttr::get(getContext(), DataLayout::NC1HWC0);
  default:
    return failure();
  }
}

FailureOr<DataLayoutAttr> Conv2DL1Op::getWeightLayout() {
  auto rank = getRankFromShapedTypeValue(getWeight());
  if (failed(rank)) {
    return failure();
  }
  switch (*rank) {
  case kDimFour:
    return DataLayoutAttr::get(getContext(), DataLayout::NCHW);
  case kDimFive:
    return DataLayoutAttr::get(getContext(), DataLayout::C1HWNC0);
  default:
    return failure();
  }
}

FailureOr<DataLayoutAttr> Conv2DL1Op::getBiasLayout() {
  return DataLayoutAttr::get(getContext(), DataLayout::ND);
}

FailureOr<DataLayoutAttr> Conv2DL1Op::getInitLayout() {
  auto rank = getRankFromShapedTypeValue(getInit());
  if (failed(rank)) {
    return failure();
  }
  switch (*rank) {
  case kDimTwo:
    return DataLayoutAttr::get(getContext(), DataLayout::DOTC_ND);
  case kDimFour:
    return DataLayoutAttr::get(getContext(), DataLayout::zN);
  default:
    return failure();
  }
}

int Conv2DL1Op::getNumSyncRelatedArgs() { return 6; }

SmallVector<Value>
Conv2DL1Op::getInputOperands(bool includeSyncRelatedArgs /*=true*/) {
  SmallVector<Value> retOperands;
  retOperands.push_back(getInput());
  retOperands.push_back(getWeight());
  retOperands.push_back(getInitCondition());
  if (getBias()) {
    retOperands.push_back(getBias());
  }
  if (includeSyncRelatedArgs) {
    auto syncRelatedArgs = getSyncRelatedArgs();
    std::copy(syncRelatedArgs.begin(), syncRelatedArgs.end(),
              std::back_inserter(retOperands));
  }
  return retOperands;
}

SmallVector<Value>
Conv2DL1Op::getLibraryCallOperands(PatternRewriter &rewriter) {
  // inputs
  SmallVector<Value> libParams =
      getInputOperands(/*includeSyncRelatedArgs=*/false);

  // outputs
  libParams.push_back(getInit());

  // conv2d attributes
  Location loc = getLoc();
  auto i64Ty = rewriter.getI64Type();
  auto makeI64 = [&](int64_t val) -> Value {
    return rewriter.create<arith::ConstantOp>(loc, i64Ty,
                                              rewriter.getI64IntegerAttr(val));
  };

  libParams.push_back(makeI64(getGroups()));

  FailureOr<std::array<int64_t, 2>> padding = getConv2DIntPairAttr(
      getPaddingAttr(), "padding", [&]() { return emitOpError(); });
  assert(!failed(padding) && "Conv2DL1Op padding must be verified");
  libParams.push_back(makeI64((*padding)[0])); // padT
  libParams.push_back(makeI64((*padding)[0])); // padB
  libParams.push_back(makeI64((*padding)[1])); // padL
  libParams.push_back(makeI64((*padding)[1])); // padR

  libParams.push_back(makeI64(1)); // strideH
  libParams.push_back(makeI64(1)); // strideW

  libParams.push_back(makeI64(1)); // dilationH
  libParams.push_back(makeI64(1)); // dilationW

  // additional sync arguments
  if (getSyncRelatedArgs().empty()) {
    auto negOneDefaultValue = rewriter.create<arith::ConstantOp>(
        loc, rewriter.getI64Type(), rewriter.getI64IntegerAttr(-1));
    getSyncRelatedArgsMutable().assign(ValueRange(
        SmallVector<Value>(getNumSyncRelatedArgs(), negOneDefaultValue)));
  }

  auto syncRelatedArgs = getSyncRelatedArgs();
  std::copy(syncRelatedArgs.begin(), syncRelatedArgs.end(),
            std::back_inserter(libParams));

  return libParams;
}
//===----------------------------------------------------------------------===//
// Conv3DL1Op
//===----------------------------------------------------------------------===//

LogicalResult Conv3DL1Op::verify() {
  FailureOr<std::array<int64_t, 3>> padding = getConv3DIntTripleAttr(
      getPaddingAttr(), "padding", [&]() { return emitOpError(); });
  return failed(padding) ? failure() : success();
}

bool Conv3DL1Op::isInitConstant(std::optional<bool> cst) {
  return isInitConstantForLocalMmadOp<Conv3DL1Op>(this, cst);
}

void Conv3DL1Op::setInitCondition(Value init) {
  getInitConditionMutable().assign(init);
}
