{
  "module_name": "tpc4_qm_regs.h",
  "hash_id": "8f18956e7c247a3a6aab0e28c69269d2ea6e156255d2c73b56524bd58f26eadf",
  "original_prompt": "Ingested from linux-6.6.14/drivers/accel/habanalabs/include/goya/asic_reg/tpc4_qm_regs.h",
  "human_readable_source": " \n\n \n\n#ifndef ASIC_REG_TPC4_QM_REGS_H_\n#define ASIC_REG_TPC4_QM_REGS_H_\n\n \n\n#define mmTPC4_QM_GLBL_CFG0                                          0xF08000\n\n#define mmTPC4_QM_GLBL_CFG1                                          0xF08004\n\n#define mmTPC4_QM_GLBL_PROT                                          0xF08008\n\n#define mmTPC4_QM_GLBL_ERR_CFG                                       0xF0800C\n\n#define mmTPC4_QM_GLBL_ERR_ADDR_LO                                   0xF08010\n\n#define mmTPC4_QM_GLBL_ERR_ADDR_HI                                   0xF08014\n\n#define mmTPC4_QM_GLBL_ERR_WDATA                                     0xF08018\n\n#define mmTPC4_QM_GLBL_SECURE_PROPS                                  0xF0801C\n\n#define mmTPC4_QM_GLBL_NON_SECURE_PROPS                              0xF08020\n\n#define mmTPC4_QM_GLBL_STS0                                          0xF08024\n\n#define mmTPC4_QM_GLBL_STS1                                          0xF08028\n\n#define mmTPC4_QM_PQ_BASE_LO                                         0xF08060\n\n#define mmTPC4_QM_PQ_BASE_HI                                         0xF08064\n\n#define mmTPC4_QM_PQ_SIZE                                            0xF08068\n\n#define mmTPC4_QM_PQ_PI                                              0xF0806C\n\n#define mmTPC4_QM_PQ_CI                                              0xF08070\n\n#define mmTPC4_QM_PQ_CFG0                                            0xF08074\n\n#define mmTPC4_QM_PQ_CFG1                                            0xF08078\n\n#define mmTPC4_QM_PQ_ARUSER                                          0xF0807C\n\n#define mmTPC4_QM_PQ_PUSH0                                           0xF08080\n\n#define mmTPC4_QM_PQ_PUSH1                                           0xF08084\n\n#define mmTPC4_QM_PQ_PUSH2                                           0xF08088\n\n#define mmTPC4_QM_PQ_PUSH3                                           0xF0808C\n\n#define mmTPC4_QM_PQ_STS0                                            0xF08090\n\n#define mmTPC4_QM_PQ_STS1                                            0xF08094\n\n#define mmTPC4_QM_PQ_RD_RATE_LIM_EN                                  0xF080A0\n\n#define mmTPC4_QM_PQ_RD_RATE_LIM_RST_TOKEN                           0xF080A4\n\n#define mmTPC4_QM_PQ_RD_RATE_LIM_SAT                                 0xF080A8\n\n#define mmTPC4_QM_PQ_RD_RATE_LIM_TOUT                                0xF080AC\n\n#define mmTPC4_QM_CQ_CFG0                                            0xF080B0\n\n#define mmTPC4_QM_CQ_CFG1                                            0xF080B4\n\n#define mmTPC4_QM_CQ_ARUSER                                          0xF080B8\n\n#define mmTPC4_QM_CQ_PTR_LO                                          0xF080C0\n\n#define mmTPC4_QM_CQ_PTR_HI                                          0xF080C4\n\n#define mmTPC4_QM_CQ_TSIZE                                           0xF080C8\n\n#define mmTPC4_QM_CQ_CTL                                             0xF080CC\n\n#define mmTPC4_QM_CQ_PTR_LO_STS                                      0xF080D4\n\n#define mmTPC4_QM_CQ_PTR_HI_STS                                      0xF080D8\n\n#define mmTPC4_QM_CQ_TSIZE_STS                                       0xF080DC\n\n#define mmTPC4_QM_CQ_CTL_STS                                         0xF080E0\n\n#define mmTPC4_QM_CQ_STS0                                            0xF080E4\n\n#define mmTPC4_QM_CQ_STS1                                            0xF080E8\n\n#define mmTPC4_QM_CQ_RD_RATE_LIM_EN                                  0xF080F0\n\n#define mmTPC4_QM_CQ_RD_RATE_LIM_RST_TOKEN                           0xF080F4\n\n#define mmTPC4_QM_CQ_RD_RATE_LIM_SAT                                 0xF080F8\n\n#define mmTPC4_QM_CQ_RD_RATE_LIM_TOUT                                0xF080FC\n\n#define mmTPC4_QM_CQ_IFIFO_CNT                                       0xF08108\n\n#define mmTPC4_QM_CP_MSG_BASE0_ADDR_LO                               0xF08120\n\n#define mmTPC4_QM_CP_MSG_BASE0_ADDR_HI                               0xF08124\n\n#define mmTPC4_QM_CP_MSG_BASE1_ADDR_LO                               0xF08128\n\n#define mmTPC4_QM_CP_MSG_BASE1_ADDR_HI                               0xF0812C\n\n#define mmTPC4_QM_CP_MSG_BASE2_ADDR_LO                               0xF08130\n\n#define mmTPC4_QM_CP_MSG_BASE2_ADDR_HI                               0xF08134\n\n#define mmTPC4_QM_CP_MSG_BASE3_ADDR_LO                               0xF08138\n\n#define mmTPC4_QM_CP_MSG_BASE3_ADDR_HI                               0xF0813C\n\n#define mmTPC4_QM_CP_LDMA_TSIZE_OFFSET                               0xF08140\n\n#define mmTPC4_QM_CP_LDMA_SRC_BASE_LO_OFFSET                         0xF08144\n\n#define mmTPC4_QM_CP_LDMA_SRC_BASE_HI_OFFSET                         0xF08148\n\n#define mmTPC4_QM_CP_LDMA_DST_BASE_LO_OFFSET                         0xF0814C\n\n#define mmTPC4_QM_CP_LDMA_DST_BASE_HI_OFFSET                         0xF08150\n\n#define mmTPC4_QM_CP_LDMA_COMMIT_OFFSET                              0xF08154\n\n#define mmTPC4_QM_CP_FENCE0_RDATA                                    0xF08158\n\n#define mmTPC4_QM_CP_FENCE1_RDATA                                    0xF0815C\n\n#define mmTPC4_QM_CP_FENCE2_RDATA                                    0xF08160\n\n#define mmTPC4_QM_CP_FENCE3_RDATA                                    0xF08164\n\n#define mmTPC4_QM_CP_FENCE0_CNT                                      0xF08168\n\n#define mmTPC4_QM_CP_FENCE1_CNT                                      0xF0816C\n\n#define mmTPC4_QM_CP_FENCE2_CNT                                      0xF08170\n\n#define mmTPC4_QM_CP_FENCE3_CNT                                      0xF08174\n\n#define mmTPC4_QM_CP_STS                                             0xF08178\n\n#define mmTPC4_QM_CP_CURRENT_INST_LO                                 0xF0817C\n\n#define mmTPC4_QM_CP_CURRENT_INST_HI                                 0xF08180\n\n#define mmTPC4_QM_CP_BARRIER_CFG                                     0xF08184\n\n#define mmTPC4_QM_CP_DBG_0                                           0xF08188\n\n#define mmTPC4_QM_PQ_BUF_ADDR                                        0xF08300\n\n#define mmTPC4_QM_PQ_BUF_RDATA                                       0xF08304\n\n#define mmTPC4_QM_CQ_BUF_ADDR                                        0xF08308\n\n#define mmTPC4_QM_CQ_BUF_RDATA                                       0xF0830C\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}