#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7ff622731f40 .scope module, "alu_test" "alu_test" 2 4;
 .timescale -9 -12;
v0x7ff622766840_0 .net "flags", 2 0, L_0x7ff622767650;  1 drivers
v0x7ff6227668d0_0 .var "instruction", 31 0;
v0x7ff622766960_0 .var "regA", 31 0;
v0x7ff6227669f0_0 .var "regB", 31 0;
v0x7ff622766aa0_0 .net "result", 31 0, L_0x7ff6227675a0;  1 drivers
S_0x7ff622731be0 .scope task, "test_bench" "test_bench" 2 12, 2 12 0, S_0x7ff622731f40;
 .timescale -9 -12;
v0x7ff6227301f0_0 .var "flags_t", 2 0;
v0x7ff6227653f0_0 .var "instruction_t", 31 0;
v0x7ff622765490_0 .var "regA_t", 31 0;
v0x7ff622765540_0 .var "regB_t", 31 0;
v0x7ff6227655f0_0 .var "result_t", 31 0;
TD_alu_test.test_bench ;
    %load/vec4 v0x7ff6227653f0_0;
    %store/vec4 v0x7ff6227668d0_0, 0, 32;
    %load/vec4 v0x7ff622765490_0;
    %store/vec4 v0x7ff622766960_0, 0, 32;
    %load/vec4 v0x7ff622765540_0;
    %store/vec4 v0x7ff6227669f0_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 22 "$write", "instruction:%b; regA:%h regB:%h opcode:%h funct:%h; result:%h flags:%b;\011Info: ", v0x7ff6227653f0_0, v0x7ff622765490_0, v0x7ff622765540_0, v0x7ff6227662e0_0, v0x7ff622765fc0_0, v0x7ff622766aa0_0, v0x7ff622766840_0 {0 0 0};
    %load/vec4 v0x7ff622766aa0_0;
    %load/vec4 v0x7ff6227655f0_0;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0x7ff622766840_0;
    %load/vec4 v0x7ff6227301f0_0;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %vpi_call 2 24 "$display", "PASS" {0 0 0};
    %jmp T_0.1;
T_0.0 ;
    %vpi_call 2 26 "$display", "WRONG" {0 0 0};
T_0.1 ;
    %end;
S_0x7ff6227656e0 .scope module, "testalu" "alu" 2 10, 3 23 0, S_0x7ff622731f40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /INPUT 32 "regA";
    .port_info 2 /INPUT 32 "regB";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 3 "flags";
L_0x7ff6227675a0 .functor BUFZ 32, v0x7ff6227665a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7ff622767650 .functor BUFZ 3, v0x7ff622765f10_0, C4<000>, C4<000>, C4<000>;
v0x7ff6227659f0_0 .net *"_ivl_13", 4 0, L_0x7ff622767150;  1 drivers
L_0x7ff623363008 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7ff622765aa0_0 .net *"_ivl_17", 26 0, L_0x7ff623363008;  1 drivers
v0x7ff622765b50_0 .net *"_ivl_7", 0 0, L_0x7ff622766e70;  1 drivers
v0x7ff622765c10_0 .net *"_ivl_8", 15 0, L_0x7ff622766f50;  1 drivers
v0x7ff622765cc0_0 .var "alu_flags", 2 0;
v0x7ff622765db0_0 .var "alu_result", 31 0;
v0x7ff622765e60_0 .net "flags", 2 0, L_0x7ff622767650;  alias, 1 drivers
v0x7ff622765f10_0 .var "flags_reg", 2 0;
v0x7ff622765fc0_0 .net "funct", 5 0, L_0x7ff622766c70;  1 drivers
v0x7ff6227660d0_0 .net "imm", 15 0, L_0x7ff622766d10;  1 drivers
v0x7ff622766180_0 .net "imm_ext", 31 0, L_0x7ff6227670b0;  1 drivers
v0x7ff622766230_0 .net "instruction", 31 0, v0x7ff6227668d0_0;  1 drivers
v0x7ff6227662e0_0 .net "opcode", 5 0, L_0x7ff622766b70;  1 drivers
v0x7ff622766390_0 .net "regA", 31 0, v0x7ff622766960_0;  1 drivers
v0x7ff622766440_0 .net "regB", 31 0, v0x7ff6227669f0_0;  1 drivers
v0x7ff6227664f0_0 .net "result", 31 0, L_0x7ff6227675a0;  alias, 1 drivers
v0x7ff6227665a0_0 .var "result_reg", 31 0;
v0x7ff622766730_0 .net "shamt", 31 0, L_0x7ff622767440;  1 drivers
E_0x7ff622765960 .event edge, v0x7ff622765cc0_0, v0x7ff622765db0_0;
E_0x7ff622765990/0 .event edge, v0x7ff622766730_0, v0x7ff622766180_0, v0x7ff622766440_0, v0x7ff622766390_0;
E_0x7ff622765990/1 .event edge, v0x7ff622765fc0_0, v0x7ff6227662e0_0;
E_0x7ff622765990 .event/or E_0x7ff622765990/0, E_0x7ff622765990/1;
L_0x7ff622766b70 .part v0x7ff6227668d0_0, 26, 6;
L_0x7ff622766c70 .part v0x7ff6227668d0_0, 0, 6;
L_0x7ff622766d10 .part v0x7ff6227668d0_0, 0, 16;
L_0x7ff622766e70 .part L_0x7ff622766d10, 15, 1;
LS_0x7ff622766f50_0_0 .concat [ 1 1 1 1], L_0x7ff622766e70, L_0x7ff622766e70, L_0x7ff622766e70, L_0x7ff622766e70;
LS_0x7ff622766f50_0_4 .concat [ 1 1 1 1], L_0x7ff622766e70, L_0x7ff622766e70, L_0x7ff622766e70, L_0x7ff622766e70;
LS_0x7ff622766f50_0_8 .concat [ 1 1 1 1], L_0x7ff622766e70, L_0x7ff622766e70, L_0x7ff622766e70, L_0x7ff622766e70;
LS_0x7ff622766f50_0_12 .concat [ 1 1 1 1], L_0x7ff622766e70, L_0x7ff622766e70, L_0x7ff622766e70, L_0x7ff622766e70;
L_0x7ff622766f50 .concat [ 4 4 4 4], LS_0x7ff622766f50_0_0, LS_0x7ff622766f50_0_4, LS_0x7ff622766f50_0_8, LS_0x7ff622766f50_0_12;
L_0x7ff6227670b0 .concat [ 16 16 0 0], L_0x7ff622766d10, L_0x7ff622766f50;
L_0x7ff622767150 .part v0x7ff6227668d0_0, 6, 5;
L_0x7ff622767440 .concat [ 5 27 0 0], L_0x7ff622767150, L_0x7ff623363008;
    .scope S_0x7ff6227656e0;
T_1 ;
    %wait E_0x7ff622765990;
    %load/vec4 v0x7ff6227662e0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %load/vec4 v0x7ff622765fc0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_1.13, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_1.14, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_1.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_1.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_1.17, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_1.18, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_1.19, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_1.20, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_1.21, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_1.22, 6;
    %dup/vec4;
    %pushi/vec4 44, 0, 6;
    %cmp/u;
    %jmp/1 T_1.23, 6;
    %dup/vec4;
    %pushi/vec4 45, 0, 6;
    %cmp/u;
    %jmp/1 T_1.24, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_1.25, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ff622765db0_0, 0, 32;
    %jmp T_1.27;
T_1.13 ;
    %load/vec4 v0x7ff622766390_0;
    %load/vec4 v0x7ff622766440_0;
    %add;
    %store/vec4 v0x7ff622765db0_0, 0, 32;
    %load/vec4 v0x7ff622766390_0;
    %parti/s 1, 31, 6;
    %inv;
    %load/vec4 v0x7ff622766440_0;
    %parti/s 1, 31, 6;
    %and;
    %load/vec4 v0x7ff622765db0_0;
    %parti/s 1, 31, 6;
    %and;
    %load/vec4 v0x7ff622766390_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x7ff622766440_0;
    %parti/s 1, 31, 6;
    %inv;
    %and;
    %load/vec4 v0x7ff622765db0_0;
    %parti/s 1, 31, 6;
    %inv;
    %and;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.28, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff622765f10_0, 4, 1;
T_1.28 ;
    %jmp T_1.27;
T_1.14 ;
    %load/vec4 v0x7ff622766390_0;
    %load/vec4 v0x7ff622766440_0;
    %add;
    %store/vec4 v0x7ff622765db0_0, 0, 32;
    %jmp T_1.27;
T_1.15 ;
    %load/vec4 v0x7ff622766390_0;
    %load/vec4 v0x7ff622766440_0;
    %sub;
    %store/vec4 v0x7ff622765db0_0, 0, 32;
    %load/vec4 v0x7ff622766390_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x7ff622766440_0;
    %parti/s 1, 31, 6;
    %inv;
    %and;
    %load/vec4 v0x7ff622765db0_0;
    %parti/s 1, 31, 6;
    %inv;
    %and;
    %load/vec4 v0x7ff622766390_0;
    %parti/s 1, 31, 6;
    %inv;
    %load/vec4 v0x7ff622766440_0;
    %parti/s 1, 31, 6;
    %and;
    %load/vec4 v0x7ff622765db0_0;
    %parti/s 1, 31, 6;
    %and;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.30, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff622765f10_0, 4, 1;
T_1.30 ;
    %jmp T_1.27;
T_1.16 ;
    %load/vec4 v0x7ff622766390_0;
    %load/vec4 v0x7ff622766440_0;
    %sub;
    %store/vec4 v0x7ff622765db0_0, 0, 32;
    %jmp T_1.27;
T_1.17 ;
    %load/vec4 v0x7ff622766390_0;
    %load/vec4 v0x7ff622766440_0;
    %and;
    %store/vec4 v0x7ff622765db0_0, 0, 32;
    %jmp T_1.27;
T_1.18 ;
    %load/vec4 v0x7ff622766390_0;
    %load/vec4 v0x7ff622766440_0;
    %or;
    %inv;
    %store/vec4 v0x7ff622765db0_0, 0, 32;
    %jmp T_1.27;
T_1.19 ;
    %load/vec4 v0x7ff622766390_0;
    %load/vec4 v0x7ff622766440_0;
    %or;
    %store/vec4 v0x7ff622765db0_0, 0, 32;
    %jmp T_1.27;
T_1.20 ;
    %load/vec4 v0x7ff622766390_0;
    %load/vec4 v0x7ff622766440_0;
    %xor;
    %store/vec4 v0x7ff622765db0_0, 0, 32;
    %jmp T_1.27;
T_1.21 ;
    %load/vec4 v0x7ff622766390_0;
    %load/vec4 v0x7ff622766440_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_1.32, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_1.33, 8;
T_1.32 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_1.33, 8;
 ; End of false expr.
    %blend;
T_1.33;
    %store/vec4 v0x7ff622765db0_0, 0, 32;
    %load/vec4 v0x7ff622765db0_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.34, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff622765f10_0, 4, 1;
T_1.34 ;
    %jmp T_1.27;
T_1.22 ;
    %load/vec4 v0x7ff622766390_0;
    %load/vec4 v0x7ff622766180_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_1.36, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_1.37, 8;
T_1.36 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_1.37, 8;
 ; End of false expr.
    %blend;
T_1.37;
    %store/vec4 v0x7ff622765db0_0, 0, 32;
    %load/vec4 v0x7ff622765db0_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.38, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff622765f10_0, 4, 1;
T_1.38 ;
    %jmp T_1.27;
T_1.23 ;
    %load/vec4 v0x7ff622766390_0;
    %load/vec4 v0x7ff622766180_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_1.40, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_1.41, 8;
T_1.40 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_1.41, 8;
 ; End of false expr.
    %blend;
T_1.41;
    %store/vec4 v0x7ff622765db0_0, 0, 32;
    %load/vec4 v0x7ff622765db0_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.42, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff622765f10_0, 4, 1;
T_1.42 ;
    %jmp T_1.27;
T_1.24 ;
    %load/vec4 v0x7ff622766390_0;
    %load/vec4 v0x7ff622766440_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_1.44, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_1.45, 8;
T_1.44 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_1.45, 8;
 ; End of false expr.
    %blend;
T_1.45;
    %store/vec4 v0x7ff622765db0_0, 0, 32;
    %load/vec4 v0x7ff622765db0_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.46, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff622765f10_0, 4, 1;
T_1.46 ;
    %jmp T_1.27;
T_1.25 ;
    %load/vec4 v0x7ff622766730_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_1.48, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_1.49, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_1.50, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_1.51, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_1.52, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 32;
    %cmp/u;
    %jmp/1 T_1.53, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ff622765db0_0, 0, 32;
    %jmp T_1.55;
T_1.48 ;
    %load/vec4 v0x7ff622766390_0;
    %ix/getv 4, v0x7ff622766730_0;
    %shiftl 4;
    %store/vec4 v0x7ff622765db0_0, 0, 32;
    %jmp T_1.55;
T_1.49 ;
    %load/vec4 v0x7ff622766390_0;
    %ix/getv 4, v0x7ff622766730_0;
    %shiftl 4;
    %store/vec4 v0x7ff622765db0_0, 0, 32;
    %jmp T_1.55;
T_1.50 ;
    %load/vec4 v0x7ff622766390_0;
    %ix/getv 4, v0x7ff622766730_0;
    %shiftr 4;
    %store/vec4 v0x7ff622765db0_0, 0, 32;
    %jmp T_1.55;
T_1.51 ;
    %load/vec4 v0x7ff622766390_0;
    %ix/getv 4, v0x7ff622766730_0;
    %shiftr 4;
    %store/vec4 v0x7ff622765db0_0, 0, 32;
    %jmp T_1.55;
T_1.52 ;
    %load/vec4 v0x7ff622766390_0;
    %ix/getv 4, v0x7ff622766730_0;
    %shiftr/s 4;
    %store/vec4 v0x7ff622765db0_0, 0, 32;
    %jmp T_1.55;
T_1.53 ;
    %load/vec4 v0x7ff622766390_0;
    %ix/getv 4, v0x7ff622766730_0;
    %shiftr/s 4;
    %store/vec4 v0x7ff622765db0_0, 0, 32;
    %jmp T_1.55;
T_1.55 ;
    %pop/vec4 1;
    %jmp T_1.27;
T_1.27 ;
    %pop/vec4 1;
    %jmp T_1.12;
T_1.0 ;
    %load/vec4 v0x7ff622766390_0;
    %load/vec4 v0x7ff622766180_0;
    %add;
    %store/vec4 v0x7ff622765db0_0, 0, 32;
    %load/vec4 v0x7ff622766390_0;
    %parti/s 1, 31, 6;
    %inv;
    %load/vec4 v0x7ff622766180_0;
    %parti/s 1, 31, 6;
    %and;
    %load/vec4 v0x7ff622765db0_0;
    %parti/s 1, 31, 6;
    %and;
    %load/vec4 v0x7ff622766390_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x7ff622766180_0;
    %parti/s 1, 31, 6;
    %inv;
    %and;
    %load/vec4 v0x7ff622765db0_0;
    %parti/s 1, 31, 6;
    %inv;
    %and;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.56, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff622765f10_0, 4, 1;
T_1.56 ;
    %jmp T_1.12;
T_1.1 ;
    %load/vec4 v0x7ff622766390_0;
    %load/vec4 v0x7ff622766180_0;
    %add;
    %store/vec4 v0x7ff622765db0_0, 0, 32;
    %jmp T_1.12;
T_1.2 ;
    %load/vec4 v0x7ff622766390_0;
    %load/vec4 v0x7ff622766180_0;
    %and;
    %store/vec4 v0x7ff622765db0_0, 0, 32;
    %jmp T_1.12;
T_1.3 ;
    %load/vec4 v0x7ff622766390_0;
    %load/vec4 v0x7ff622766180_0;
    %or;
    %store/vec4 v0x7ff622765db0_0, 0, 32;
    %jmp T_1.12;
T_1.4 ;
    %load/vec4 v0x7ff622766390_0;
    %load/vec4 v0x7ff622766180_0;
    %xor;
    %store/vec4 v0x7ff622765db0_0, 0, 32;
    %jmp T_1.12;
T_1.5 ;
    %load/vec4 v0x7ff622766390_0;
    %load/vec4 v0x7ff622766180_0;
    %add;
    %store/vec4 v0x7ff622765db0_0, 0, 32;
    %jmp T_1.12;
T_1.6 ;
    %load/vec4 v0x7ff622766390_0;
    %load/vec4 v0x7ff622766180_0;
    %add;
    %store/vec4 v0x7ff622765db0_0, 0, 32;
    %jmp T_1.12;
T_1.7 ;
    %load/vec4 v0x7ff622766390_0;
    %load/vec4 v0x7ff622766440_0;
    %sub;
    %store/vec4 v0x7ff622765db0_0, 0, 32;
    %load/vec4 v0x7ff622765db0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.58, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff622765f10_0, 4, 1;
T_1.58 ;
    %jmp T_1.12;
T_1.8 ;
    %load/vec4 v0x7ff622766390_0;
    %load/vec4 v0x7ff622766440_0;
    %sub;
    %store/vec4 v0x7ff622765db0_0, 0, 32;
    %load/vec4 v0x7ff622765db0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.60, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff622765f10_0, 4, 1;
T_1.60 ;
    %jmp T_1.12;
T_1.9 ;
    %load/vec4 v0x7ff622766390_0;
    %load/vec4 v0x7ff622766440_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_1.62, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_1.63, 8;
T_1.62 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_1.63, 8;
 ; End of false expr.
    %blend;
T_1.63;
    %store/vec4 v0x7ff622765db0_0, 0, 32;
    %jmp T_1.12;
T_1.10 ;
    %load/vec4 v0x7ff622766390_0;
    %load/vec4 v0x7ff622766180_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_1.64, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_1.65, 8;
T_1.64 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_1.65, 8;
 ; End of false expr.
    %blend;
T_1.65;
    %store/vec4 v0x7ff622765db0_0, 0, 32;
    %jmp T_1.12;
T_1.12 ;
    %pop/vec4 1;
    %load/vec4 v0x7ff622765db0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_1.66, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_1.67, 8;
T_1.66 ; End of true expr.
    %load/vec4 v0x7ff622765db0_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 9;
    %jmp/0 T_1.68, 9;
    %pushi/vec4 4, 0, 3;
    %jmp/1 T_1.69, 9;
T_1.68 ; End of true expr.
    %pushi/vec4 0, 0, 3;
    %jmp/0 T_1.69, 9;
 ; End of false expr.
    %blend;
T_1.69;
    %jmp/0 T_1.67, 8;
 ; End of false expr.
    %blend;
T_1.67;
    %store/vec4 v0x7ff622765cc0_0, 0, 3;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7ff6227656e0;
T_2 ;
    %wait E_0x7ff622765960;
    %load/vec4 v0x7ff622765db0_0;
    %assign/vec4 v0x7ff6227665a0_0, 0;
    %load/vec4 v0x7ff622765cc0_0;
    %assign/vec4 v0x7ff622765f10_0, 0;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7ff622731f40;
T_3 ;
    %delay 10000, 0;
    %vpi_call 2 32 "$display", "add" {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 2097184, 0, 32;
    %store/vec4 v0x7ff6227653f0_0, 0, 32;
    %pushi/vec4 4294967294, 0, 32;
    %store/vec4 v0x7ff622765490_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x7ff622765540_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ff6227655f0_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7ff6227301f0_0, 0, 3;
    %fork TD_alu_test.test_bench, S_0x7ff622731be0;
    %join;
    %delay 10000, 0;
    %pushi/vec4 2097184, 0, 32;
    %store/vec4 v0x7ff6227653f0_0, 0, 32;
    %pushi/vec4 2147483649, 0, 32;
    %store/vec4 v0x7ff622765490_0, 0, 32;
    %pushi/vec4 2147483649, 0, 32;
    %store/vec4 v0x7ff622765540_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x7ff6227655f0_0, 0, 32;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7ff6227301f0_0, 0, 3;
    %fork TD_alu_test.test_bench, S_0x7ff622731be0;
    %join;
    %delay 10000, 0;
    %pushi/vec4 2097184, 0, 32;
    %store/vec4 v0x7ff6227653f0_0, 0, 32;
    %pushi/vec4 2147483646, 0, 32;
    %store/vec4 v0x7ff622765490_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x7ff622765540_0, 0, 32;
    %pushi/vec4 2147483648, 0, 32;
    %store/vec4 v0x7ff6227655f0_0, 0, 32;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7ff6227301f0_0, 0, 3;
    %fork TD_alu_test.test_bench, S_0x7ff622731be0;
    %join;
    %delay 10000, 0;
    %vpi_call 2 37 "$display", "\012addi" {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 539033598, 0, 32;
    %store/vec4 v0x7ff6227653f0_0, 0, 32;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x7ff622765490_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x7ff622765540_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7ff6227655f0_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7ff6227301f0_0, 0, 3;
    %fork TD_alu_test.test_bench, S_0x7ff622731be0;
    %join;
    %delay 10000, 0;
    %pushi/vec4 539000832, 0, 32;
    %store/vec4 v0x7ff6227653f0_0, 0, 32;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x7ff622765490_0, 0, 32;
    %pushi/vec4 2147483648, 0, 32;
    %store/vec4 v0x7ff622765540_0, 0, 32;
    %pushi/vec4 2147450880, 0, 32;
    %store/vec4 v0x7ff6227655f0_0, 0, 32;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7ff6227301f0_0, 0, 3;
    %fork TD_alu_test.test_bench, S_0x7ff622731be0;
    %join;
    %delay 10000, 0;
    %pushi/vec4 538968066, 0, 32;
    %store/vec4 v0x7ff6227653f0_0, 0, 32;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x7ff622765490_0, 0, 32;
    %pushi/vec4 2147483646, 0, 32;
    %store/vec4 v0x7ff622765540_0, 0, 32;
    %pushi/vec4 2147483648, 0, 32;
    %store/vec4 v0x7ff6227655f0_0, 0, 32;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7ff6227301f0_0, 0, 3;
    %fork TD_alu_test.test_bench, S_0x7ff622731be0;
    %join;
    %delay 10000, 0;
    %pushi/vec4 538968066, 0, 32;
    %store/vec4 v0x7ff6227653f0_0, 0, 32;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x7ff622765490_0, 0, 32;
    %pushi/vec4 4294967293, 0, 32;
    %store/vec4 v0x7ff622765540_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x7ff6227655f0_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7ff6227301f0_0, 0, 3;
    %fork TD_alu_test.test_bench, S_0x7ff622731be0;
    %join;
    %delay 10000, 0;
    %vpi_call 2 43 "$display", "\012addu" {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 2097185, 0, 32;
    %store/vec4 v0x7ff6227653f0_0, 0, 32;
    %pushi/vec4 4294967294, 0, 32;
    %store/vec4 v0x7ff622765490_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x7ff622765540_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ff6227655f0_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7ff6227301f0_0, 0, 3;
    %fork TD_alu_test.test_bench, S_0x7ff622731be0;
    %join;
    %delay 10000, 0;
    %pushi/vec4 2097185, 0, 32;
    %store/vec4 v0x7ff6227653f0_0, 0, 32;
    %pushi/vec4 2147483649, 0, 32;
    %store/vec4 v0x7ff622765490_0, 0, 32;
    %pushi/vec4 2147483649, 0, 32;
    %store/vec4 v0x7ff622765540_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x7ff6227655f0_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7ff6227301f0_0, 0, 3;
    %fork TD_alu_test.test_bench, S_0x7ff622731be0;
    %join;
    %delay 10000, 0;
    %pushi/vec4 2097185, 0, 32;
    %store/vec4 v0x7ff6227653f0_0, 0, 32;
    %pushi/vec4 2147483647, 0, 32;
    %store/vec4 v0x7ff622765490_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7ff622765540_0, 0, 32;
    %pushi/vec4 2147483648, 0, 32;
    %store/vec4 v0x7ff6227655f0_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7ff6227301f0_0, 0, 3;
    %fork TD_alu_test.test_bench, S_0x7ff622731be0;
    %join;
    %delay 10000, 0;
    %pushi/vec4 2097185, 0, 32;
    %store/vec4 v0x7ff6227653f0_0, 0, 32;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0x7ff622765490_0, 0, 32;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x7ff622765540_0, 0, 32;
    %pushi/vec4 15, 0, 32;
    %store/vec4 v0x7ff6227655f0_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7ff6227301f0_0, 0, 3;
    %fork TD_alu_test.test_bench, S_0x7ff622731be0;
    %join;
    %delay 10000, 0;
    %vpi_call 2 49 "$display", "\012addiu" {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 606076935, 0, 32;
    %store/vec4 v0x7ff6227653f0_0, 0, 32;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x7ff622765490_0, 0, 32;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x7ff622765540_0, 0, 32;
    %pushi/vec4 15, 0, 32;
    %store/vec4 v0x7ff6227655f0_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7ff6227301f0_0, 0, 3;
    %fork TD_alu_test.test_bench, S_0x7ff622731be0;
    %join;
    %delay 10000, 0;
    %pushi/vec4 606109696, 0, 32;
    %store/vec4 v0x7ff6227653f0_0, 0, 32;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x7ff622765490_0, 0, 32;
    %pushi/vec4 2147483648, 0, 32;
    %store/vec4 v0x7ff622765540_0, 0, 32;
    %pushi/vec4 2147450880, 0, 32;
    %store/vec4 v0x7ff6227655f0_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7ff6227301f0_0, 0, 3;
    %fork TD_alu_test.test_bench, S_0x7ff622731be0;
    %join;
    %delay 10000, 0;
    %vpi_call 2 53 "$display", "\012sub" {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 2097186, 0, 32;
    %store/vec4 v0x7ff6227653f0_0, 0, 32;
    %pushi/vec4 4294967294, 0, 32;
    %store/vec4 v0x7ff622765490_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x7ff622765540_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x7ff6227655f0_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7ff6227301f0_0, 0, 3;
    %fork TD_alu_test.test_bench, S_0x7ff622731be0;
    %join;
    %delay 10000, 0;
    %pushi/vec4 65570, 0, 32;
    %store/vec4 v0x7ff6227653f0_0, 0, 32;
    %pushi/vec4 2147483649, 0, 32;
    %store/vec4 v0x7ff622765490_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x7ff622765540_0, 0, 32;
    %pushi/vec4 2147483647, 0, 32;
    %store/vec4 v0x7ff6227655f0_0, 0, 32;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7ff6227301f0_0, 0, 3;
    %fork TD_alu_test.test_bench, S_0x7ff622731be0;
    %join;
    %delay 10000, 0;
    %pushi/vec4 65570, 0, 32;
    %store/vec4 v0x7ff6227653f0_0, 0, 32;
    %pushi/vec4 2147483647, 0, 32;
    %store/vec4 v0x7ff622765490_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x7ff622765540_0, 0, 32;
    %pushi/vec4 2147483648, 0, 32;
    %store/vec4 v0x7ff6227655f0_0, 0, 32;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7ff6227301f0_0, 0, 3;
    %fork TD_alu_test.test_bench, S_0x7ff622731be0;
    %join;
    %delay 10000, 0;
    %vpi_call 2 58 "$display", "\012subu" {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 65571, 0, 32;
    %store/vec4 v0x7ff6227653f0_0, 0, 32;
    %pushi/vec4 2147483649, 0, 32;
    %store/vec4 v0x7ff622765490_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x7ff622765540_0, 0, 32;
    %pushi/vec4 2147483647, 0, 32;
    %store/vec4 v0x7ff6227655f0_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7ff6227301f0_0, 0, 3;
    %fork TD_alu_test.test_bench, S_0x7ff622731be0;
    %join;
    %delay 10000, 0;
    %pushi/vec4 2097187, 0, 32;
    %store/vec4 v0x7ff6227653f0_0, 0, 32;
    %pushi/vec4 2147483646, 0, 32;
    %store/vec4 v0x7ff622765490_0, 0, 32;
    %pushi/vec4 4294967294, 0, 32;
    %store/vec4 v0x7ff622765540_0, 0, 32;
    %pushi/vec4 2147483648, 0, 32;
    %store/vec4 v0x7ff6227655f0_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7ff6227301f0_0, 0, 3;
    %fork TD_alu_test.test_bench, S_0x7ff622731be0;
    %join;
    %delay 10000, 0;
    %vpi_call 2 62 "$display", "\012and" {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 2097188, 0, 32;
    %store/vec4 v0x7ff6227653f0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7ff622765490_0, 0, 32;
    %pushi/vec4 286331153, 0, 32;
    %store/vec4 v0x7ff622765540_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7ff6227655f0_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7ff6227301f0_0, 0, 3;
    %fork TD_alu_test.test_bench, S_0x7ff622731be0;
    %join;
    %delay 10000, 0;
    %vpi_call 2 65 "$display", "\012andi" {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 807403521, 0, 32;
    %store/vec4 v0x7ff6227653f0_0, 0, 32;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x7ff622765490_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x7ff622765540_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7ff6227655f0_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7ff6227301f0_0, 0, 3;
    %fork TD_alu_test.test_bench, S_0x7ff622731be0;
    %join;
    %delay 10000, 0;
    %vpi_call 2 68 "$display", "\012nor" {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 2097191, 0, 32;
    %store/vec4 v0x7ff6227653f0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7ff622765490_0, 0, 32;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x7ff622765540_0, 0, 32;
    %pushi/vec4 4294967278, 0, 32;
    %store/vec4 v0x7ff6227655f0_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7ff6227301f0_0, 0, 3;
    %fork TD_alu_test.test_bench, S_0x7ff622731be0;
    %join;
    %delay 10000, 0;
    %vpi_call 2 71 "$display", "\012or" {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 2097189, 0, 32;
    %store/vec4 v0x7ff6227653f0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7ff622765490_0, 0, 32;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x7ff622765540_0, 0, 32;
    %pushi/vec4 17, 0, 32;
    %store/vec4 v0x7ff6227655f0_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7ff6227301f0_0, 0, 3;
    %fork TD_alu_test.test_bench, S_0x7ff622731be0;
    %join;
    %delay 10000, 0;
    %vpi_call 2 74 "$display", "\012ori" {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 874512385, 0, 32;
    %store/vec4 v0x7ff6227653f0_0, 0, 32;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x7ff622765490_0, 0, 32;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x7ff622765540_0, 0, 32;
    %pushi/vec4 17, 0, 32;
    %store/vec4 v0x7ff6227655f0_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7ff6227301f0_0, 0, 3;
    %fork TD_alu_test.test_bench, S_0x7ff622731be0;
    %join;
    %delay 10000, 0;
    %vpi_call 2 77 "$display", "\012xor" {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 2097190, 0, 32;
    %store/vec4 v0x7ff6227653f0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7ff622765490_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x7ff622765540_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x7ff6227655f0_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7ff6227301f0_0, 0, 3;
    %fork TD_alu_test.test_bench, S_0x7ff622731be0;
    %join;
    %delay 10000, 0;
    %vpi_call 2 80 "$display", "\012xori" {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 941621249, 0, 32;
    %store/vec4 v0x7ff6227653f0_0, 0, 32;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x7ff622765490_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x7ff622765540_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x7ff6227655f0_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7ff6227301f0_0, 0, 3;
    %fork TD_alu_test.test_bench, S_0x7ff622731be0;
    %join;
    %delay 10000, 0;
    %vpi_call 2 83 "$display", "\012beq" {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 270565408, 0, 32;
    %store/vec4 v0x7ff6227653f0_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x7ff622765490_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x7ff622765540_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ff6227655f0_0, 0, 32;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x7ff6227301f0_0, 0, 3;
    %fork TD_alu_test.test_bench, S_0x7ff622731be0;
    %join;
    %delay 10000, 0;
    %pushi/vec4 268533792, 0, 32;
    %store/vec4 v0x7ff6227653f0_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x7ff622765490_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x7ff622765540_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7ff6227655f0_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7ff6227301f0_0, 0, 3;
    %fork TD_alu_test.test_bench, S_0x7ff622731be0;
    %join;
    %delay 10000, 0;
    %vpi_call 2 87 "$display", "\012bne" {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 337674272, 0, 32;
    %store/vec4 v0x7ff6227653f0_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x7ff622765490_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x7ff622765540_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ff6227655f0_0, 0, 32;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x7ff6227301f0_0, 0, 3;
    %fork TD_alu_test.test_bench, S_0x7ff622731be0;
    %join;
    %delay 10000, 0;
    %pushi/vec4 335642656, 0, 32;
    %store/vec4 v0x7ff6227653f0_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x7ff622765490_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x7ff622765540_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7ff6227655f0_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7ff6227301f0_0, 0, 3;
    %fork TD_alu_test.test_bench, S_0x7ff622731be0;
    %join;
    %delay 10000, 0;
    %vpi_call 2 91 "$display", "\012slt" {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 65578, 0, 32;
    %store/vec4 v0x7ff6227653f0_0, 0, 32;
    %pushi/vec4 4294967291, 0, 32;
    %store/vec4 v0x7ff622765490_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x7ff622765540_0, 0, 32;
    %pushi/vec4 4294967292, 0, 32;
    %store/vec4 v0x7ff6227655f0_0, 0, 32;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7ff6227301f0_0, 0, 3;
    %fork TD_alu_test.test_bench, S_0x7ff622731be0;
    %join;
    %delay 10000, 0;
    %pushi/vec4 65578, 0, 32;
    %store/vec4 v0x7ff6227653f0_0, 0, 32;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x7ff622765490_0, 0, 32;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x7ff622765540_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ff6227655f0_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7ff6227301f0_0, 0, 3;
    %fork TD_alu_test.test_bench, S_0x7ff622731be0;
    %join;
    %delay 10000, 0;
    %pushi/vec4 65578, 0, 32;
    %store/vec4 v0x7ff6227653f0_0, 0, 32;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x7ff622765490_0, 0, 32;
    %pushi/vec4 4294967287, 0, 32;
    %store/vec4 v0x7ff622765540_0, 0, 32;
    %pushi/vec4 17, 0, 32;
    %store/vec4 v0x7ff6227655f0_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7ff6227301f0_0, 0, 3;
    %fork TD_alu_test.test_bench, S_0x7ff622731be0;
    %join;
    %delay 10000, 0;
    %pushi/vec4 65578, 0, 32;
    %store/vec4 v0x7ff6227653f0_0, 0, 32;
    %pushi/vec4 4294967287, 0, 32;
    %store/vec4 v0x7ff622765490_0, 0, 32;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x7ff622765540_0, 0, 32;
    %pushi/vec4 4294967279, 0, 32;
    %store/vec4 v0x7ff6227655f0_0, 0, 32;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7ff6227301f0_0, 0, 3;
    %fork TD_alu_test.test_bench, S_0x7ff622731be0;
    %join;
    %delay 10000, 0;
    %vpi_call 2 97 "$display", "\012slti" {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 673218561, 0, 32;
    %store/vec4 v0x7ff6227653f0_0, 0, 32;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x7ff622765490_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x7ff622765540_0, 0, 32;
    %pushi/vec4 32769, 0, 32;
    %store/vec4 v0x7ff6227655f0_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7ff6227301f0_0, 0, 3;
    %fork TD_alu_test.test_bench, S_0x7ff622731be0;
    %join;
    %delay 10000, 0;
    %pushi/vec4 673185797, 0, 32;
    %store/vec4 v0x7ff6227653f0_0, 0, 32;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x7ff622765490_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x7ff622765540_0, 0, 32;
    %pushi/vec4 4294967294, 0, 32;
    %store/vec4 v0x7ff6227655f0_0, 0, 32;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7ff6227301f0_0, 0, 3;
    %fork TD_alu_test.test_bench, S_0x7ff622731be0;
    %join;
    %delay 10000, 0;
    %pushi/vec4 673251327, 0, 32;
    %store/vec4 v0x7ff6227653f0_0, 0, 32;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x7ff622765490_0, 0, 32;
    %pushi/vec4 4294967293, 0, 32;
    %store/vec4 v0x7ff622765540_0, 0, 32;
    %pushi/vec4 4294967294, 0, 32;
    %store/vec4 v0x7ff6227655f0_0, 0, 32;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7ff6227301f0_0, 0, 3;
    %fork TD_alu_test.test_bench, S_0x7ff622731be0;
    %join;
    %delay 10000, 0;
    %pushi/vec4 673218559, 0, 32;
    %store/vec4 v0x7ff6227653f0_0, 0, 32;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x7ff622765490_0, 0, 32;
    %pushi/vec4 4294967293, 0, 32;
    %store/vec4 v0x7ff622765540_0, 0, 32;
    %pushi/vec4 4294934526, 0, 32;
    %store/vec4 v0x7ff6227655f0_0, 0, 32;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7ff6227301f0_0, 0, 3;
    %fork TD_alu_test.test_bench, S_0x7ff622731be0;
    %join;
    %delay 10000, 0;
    %vpi_call 2 103 "$display", "\012sltiu" {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 740360191, 0, 32;
    %store/vec4 v0x7ff6227653f0_0, 0, 32;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x7ff622765490_0, 0, 32;
    %pushi/vec4 4294967293, 0, 32;
    %store/vec4 v0x7ff622765540_0, 0, 32;
    %pushi/vec4 4294967294, 0, 32;
    %store/vec4 v0x7ff6227655f0_0, 0, 32;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7ff6227301f0_0, 0, 3;
    %fork TD_alu_test.test_bench, S_0x7ff622731be0;
    %join;
    %delay 10000, 0;
    %pushi/vec4 740327423, 0, 32;
    %store/vec4 v0x7ff6227653f0_0, 0, 32;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x7ff622765490_0, 0, 32;
    %pushi/vec4 4294967293, 0, 32;
    %store/vec4 v0x7ff622765540_0, 0, 32;
    %pushi/vec4 4294934526, 0, 32;
    %store/vec4 v0x7ff6227655f0_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7ff6227301f0_0, 0, 3;
    %fork TD_alu_test.test_bench, S_0x7ff622731be0;
    %join;
    %delay 10000, 0;
    %vpi_call 2 107 "$display", "\012sltu" {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 2097195, 0, 32;
    %store/vec4 v0x7ff6227653f0_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x7ff622765490_0, 0, 32;
    %pushi/vec4 4294967293, 0, 32;
    %store/vec4 v0x7ff622765540_0, 0, 32;
    %pushi/vec4 4294967294, 0, 32;
    %store/vec4 v0x7ff6227655f0_0, 0, 32;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7ff6227301f0_0, 0, 3;
    %fork TD_alu_test.test_bench, S_0x7ff622731be0;
    %join;
    %delay 10000, 0;
    %pushi/vec4 2097195, 0, 32;
    %store/vec4 v0x7ff6227653f0_0, 0, 32;
    %pushi/vec4 4294967293, 0, 32;
    %store/vec4 v0x7ff622765490_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x7ff622765540_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x7ff6227655f0_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7ff6227301f0_0, 0, 3;
    %fork TD_alu_test.test_bench, S_0x7ff622731be0;
    %join;
    %delay 10000, 0;
    %vpi_call 2 111 "$display", "\012lw" {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 2350972927, 0, 32;
    %store/vec4 v0x7ff6227653f0_0, 0, 32;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x7ff622765490_0, 0, 32;
    %pushi/vec4 4294967293, 0, 32;
    %store/vec4 v0x7ff622765540_0, 0, 32;
    %pushi/vec4 4294967292, 0, 32;
    %store/vec4 v0x7ff6227655f0_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7ff6227301f0_0, 0, 3;
    %fork TD_alu_test.test_bench, S_0x7ff622731be0;
    %join;
    %delay 10000, 0;
    %pushi/vec4 2350907395, 0, 32;
    %store/vec4 v0x7ff6227653f0_0, 0, 32;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x7ff622765490_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x7ff622765540_0, 0, 32;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x7ff6227655f0_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7ff6227301f0_0, 0, 3;
    %fork TD_alu_test.test_bench, S_0x7ff622731be0;
    %join;
    %delay 10000, 0;
    %vpi_call 2 115 "$display", "\012sw" {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 2887843839, 0, 32;
    %store/vec4 v0x7ff6227653f0_0, 0, 32;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x7ff622765490_0, 0, 32;
    %pushi/vec4 4294967293, 0, 32;
    %store/vec4 v0x7ff622765540_0, 0, 32;
    %pushi/vec4 4294967292, 0, 32;
    %store/vec4 v0x7ff6227655f0_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7ff6227301f0_0, 0, 3;
    %fork TD_alu_test.test_bench, S_0x7ff622731be0;
    %join;
    %delay 10000, 0;
    %pushi/vec4 2887778307, 0, 32;
    %store/vec4 v0x7ff6227653f0_0, 0, 32;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x7ff622765490_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x7ff622765540_0, 0, 32;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x7ff6227655f0_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7ff6227301f0_0, 0, 3;
    %fork TD_alu_test.test_bench, S_0x7ff622731be0;
    %join;
    %delay 10000, 0;
    %vpi_call 2 119 "$display", "\012sll" {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 65664, 0, 32;
    %store/vec4 v0x7ff6227653f0_0, 0, 32;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x7ff622765490_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7ff622765540_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x7ff6227655f0_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7ff6227301f0_0, 0, 3;
    %fork TD_alu_test.test_bench, S_0x7ff622731be0;
    %join;
    %delay 10000, 0;
    %pushi/vec4 65728, 0, 32;
    %store/vec4 v0x7ff6227653f0_0, 0, 32;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x7ff622765490_0, 0, 32;
    %pushi/vec4 273, 0, 32;
    %store/vec4 v0x7ff622765540_0, 0, 32;
    %pushi/vec4 2184, 0, 32;
    %store/vec4 v0x7ff6227655f0_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7ff6227301f0_0, 0, 3;
    %fork TD_alu_test.test_bench, S_0x7ff622731be0;
    %join;
    %delay 10000, 0;
    %vpi_call 2 123 "$display", "\012sllv" {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 65540, 0, 32;
    %store/vec4 v0x7ff6227653f0_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x7ff622765490_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7ff622765540_0, 0, 32;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x7ff6227655f0_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7ff6227301f0_0, 0, 3;
    %fork TD_alu_test.test_bench, S_0x7ff622731be0;
    %join;
    %delay 10000, 0;
    %pushi/vec4 65540, 0, 32;
    %store/vec4 v0x7ff6227653f0_0, 0, 32;
    %pushi/vec4 227, 0, 32;
    %store/vec4 v0x7ff622765490_0, 0, 32;
    %pushi/vec4 273, 0, 32;
    %store/vec4 v0x7ff622765540_0, 0, 32;
    %pushi/vec4 2184, 0, 32;
    %store/vec4 v0x7ff6227655f0_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7ff6227301f0_0, 0, 3;
    %fork TD_alu_test.test_bench, S_0x7ff622731be0;
    %join;
    %delay 10000, 0;
    %vpi_call 2 127 "$display", "\012srl" {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 65666, 0, 32;
    %store/vec4 v0x7ff6227653f0_0, 0, 32;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x7ff622765490_0, 0, 32;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x7ff622765540_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x7ff6227655f0_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7ff6227301f0_0, 0, 3;
    %fork TD_alu_test.test_bench, S_0x7ff622731be0;
    %join;
    %delay 10000, 0;
    %pushi/vec4 65730, 0, 32;
    %store/vec4 v0x7ff6227653f0_0, 0, 32;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x7ff622765490_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x7ff622765540_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ff6227655f0_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7ff6227301f0_0, 0, 3;
    %fork TD_alu_test.test_bench, S_0x7ff622731be0;
    %join;
    %delay 10000, 0;
    %vpi_call 2 131 "$display", "\012srlv" {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 65542, 0, 32;
    %store/vec4 v0x7ff6227653f0_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x7ff622765490_0, 0, 32;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x7ff622765540_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x7ff6227655f0_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7ff6227301f0_0, 0, 3;
    %fork TD_alu_test.test_bench, S_0x7ff622731be0;
    %join;
    %delay 10000, 0;
    %pushi/vec4 65542, 0, 32;
    %store/vec4 v0x7ff6227653f0_0, 0, 32;
    %pushi/vec4 227, 0, 32;
    %store/vec4 v0x7ff622765490_0, 0, 32;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x7ff622765540_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7ff6227655f0_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7ff6227301f0_0, 0, 3;
    %fork TD_alu_test.test_bench, S_0x7ff622731be0;
    %join;
    %delay 10000, 0;
    %vpi_call 2 135 "$display", "\012sra" {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 65667, 0, 32;
    %store/vec4 v0x7ff6227653f0_0, 0, 32;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x7ff622765490_0, 0, 32;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x7ff622765540_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x7ff6227655f0_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7ff6227301f0_0, 0, 3;
    %fork TD_alu_test.test_bench, S_0x7ff622731be0;
    %join;
    %delay 10000, 0;
    %pushi/vec4 65795, 0, 32;
    %store/vec4 v0x7ff6227653f0_0, 0, 32;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x7ff622765490_0, 0, 32;
    %pushi/vec4 4294967040, 0, 32;
    %store/vec4 v0x7ff622765540_0, 0, 32;
    %pushi/vec4 4294967280, 0, 32;
    %store/vec4 v0x7ff6227655f0_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7ff6227301f0_0, 0, 3;
    %fork TD_alu_test.test_bench, S_0x7ff622731be0;
    %join;
    %delay 10000, 0;
    %vpi_call 2 139 "$display", "\012srav" {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 65543, 0, 32;
    %store/vec4 v0x7ff6227653f0_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x7ff622765490_0, 0, 32;
    %pushi/vec4 15, 0, 32;
    %store/vec4 v0x7ff622765540_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ff6227655f0_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7ff6227301f0_0, 0, 3;
    %fork TD_alu_test.test_bench, S_0x7ff622731be0;
    %join;
    %delay 10000, 0;
    %pushi/vec4 65543, 0, 32;
    %store/vec4 v0x7ff6227653f0_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x7ff622765490_0, 0, 32;
    %pushi/vec4 2147483648, 0, 32;
    %store/vec4 v0x7ff622765540_0, 0, 32;
    %pushi/vec4 4160749568, 0, 32;
    %store/vec4 v0x7ff6227655f0_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7ff6227301f0_0, 0, 3;
    %fork TD_alu_test.test_bench, S_0x7ff622731be0;
    %join;
    %delay 10000, 0;
    %vpi_call 2 144 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "alu_tb_edgar.v";
    "./alu.v";
