// Seed: 1980619367
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  logic module_0;
  ;
  assign module_2._id_1 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  inout reg id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  logic id_7;
  module_0 modCall_1 (
      id_1,
      id_6,
      id_7
  );
  always @(1) begin : LABEL_0
    id_4 <= -1 ~^ id_1;
  end
endmodule
module module_2 #(
    parameter id_1 = 32'd99
) (
    input tri1 id_0,
    output supply1 _id_1,
    input supply0 id_2,
    output supply0 id_3
);
  supply0 id_5[id_1];
  ;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5
  );
  parameter id_6 = 1;
  assign id_5 = id_6 == id_6;
  assign id_3 = id_0 == id_6;
endmodule
