// Seed: 3061919684
module module_0 (
    output tri1 id_0
);
  id_2(
      .id_0(id_0),
      .id_1(id_3 == id_0),
      .id_2(id_3),
      .id_3(((1 - id_3))),
      .id_4(id_0),
      .id_5(id_0),
      .id_6(id_0)
  );
  assign module_1.id_9 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    input tri0 id_1
    , id_12,
    input supply0 id_2,
    input wor id_3
    , id_13,
    input wire id_4,
    input tri0 id_5,
    input tri id_6
    , id_14,
    input tri1 id_7,
    output tri1 id_8,
    input tri1 id_9,
    output supply1 id_10
);
  assign id_10 = 1'b0 == 1;
  module_0 modCall_1 (id_8);
endmodule
