
build/main.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000055c8  08000000  0c000000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  080055c8  0c0055c8  000155c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 Stack         00000800  10000000  10000000  00030000  2**0
                  ALLOC
  3 .ram_code     00000000  10000800  10000800  00020878  2**0
                  CONTENTS
  4 PSRAM_DATA    00000000  10000800  10000800  00020878  2**0
                  CONTENTS
  5 PSRAM_BSS     00000000  10000800  10000800  00020878  2**0
                  CONTENTS
  6 .data         00000878  20000000  0c0055d0  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000740  20000878  0c005e48  00020878  2**2
                  ALLOC
  8 .no_init      00000014  2000ffc0  2000ffc0  0002ffc0  2**2
                  ALLOC
  9 DSRAM2_DATA   00000000  30000000  30000000  00020878  2**0
                  CONTENTS
 10 DSRAM2_BSS    00000e00  30000000  0c005e48  00030000  2**2
                  ALLOC
 11 .debug_aranges 00000aa0  00000000  00000000  00020878  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_info   00029e9a  00000000  00000000  00021318  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00004668  00000000  00000000  0004b1b2  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000c8a5  00000000  00000000  0004f81a  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00001d28  00000000  00000000  0005c0c0  2**2
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    0008806f  00000000  00000000  0005dde8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_loc    0000611b  00000000  00000000  000e5e57  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_ranges 00000b08  00000000  00000000  000ebf72  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .build_attributes 000007f3  00000000  00000000  000eca7a  2**0
                  CONTENTS, READONLY
 20 .debug_macro  0001e425  00000000  00000000  000ed26d  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000000 <__Vectors>:
 8000000:	00 08 00 10 01 02 00 08 b1 02 00 08 f5 03 00 08     ................
 8000010:	f5 0a 00 08 f7 03 00 08 f9 03 00 08 00 00 00 00     ................
	...
 800002c:	b1 02 00 08 b1 02 00 08 00 00 00 00 b1 02 00 08     ................
 800003c:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 800004c:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 800005c:	b1 02 00 08 b1 02 00 08 00 00 00 00 00 00 00 00     ................
 800006c:	00 00 00 00 b1 02 00 08 00 00 00 00 b1 02 00 08     ................
 800007c:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 800008c:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 800009c:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 80000ac:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 80000bc:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 80000cc:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 80000dc:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 80000ec:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 80000fc:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 800010c:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 800011c:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 800012c:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 800013c:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 800014c:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 800015c:	b1 02 00 08 00 00 00 00 00 00 00 00 00 00 00 00     ................
 800016c:	00 00 00 00 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 800017c:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 800018c:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 800019c:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 80001ac:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 80001bc:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 80001cc:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 80001dc:	00 00 00 00 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 80001ec:	fd 03 00 08 b1 02 00 08 00 00 00 00 b1 02 00 08     ................
 80001fc:	00 00 00 00                                         ....

08000200 <Reset_Handler>:
    .long   0                           /* Not Available                 */

    .size  __Vectors, . - __Vectors
/* ================== END OF VECTOR TABLE DEFINITION ======================= */

/* ================== START OF VECTOR ROUTINES ============================= */
 8000200:	f8df d08c 	ldr.w	sp, [pc, #140]	; 8000290 <__zero_table_end__>

	.align	1
    .thumb
 8000204:	4823      	ldr	r0, [pc, #140]	; (8000294 <__zero_table_end__+0x4>)

 8000206:	4780      	blx	r0
 *    offset 4: VMA of start of a section to copy to
 *    offset 8: size of the section to copy. Must be multiply of 4
 *
 *  All addresses must be aligned to 4 bytes boundary.
 */
	ldr	r4, =__copy_table_start__
 8000208:	4c23      	ldr	r4, [pc, #140]	; (8000298 <__zero_table_end__+0x8>)
	ldr	r5, =__copy_table_end__
 800020a:	4d24      	ldr	r5, [pc, #144]	; (800029c <__zero_table_end__+0xc>)

.L_loop0:
	cmp	r4, r5
 800020c:	42ac      	cmp	r4, r5
	bge	.L_loop0_done
 800020e:	da09      	bge.n	8000224 <Reset_Handler+0x24>
	ldr	r1, [r4]
 8000210:	6821      	ldr	r1, [r4, #0]
	ldr	r2, [r4, #4]
 8000212:	6862      	ldr	r2, [r4, #4]
	ldr	r3, [r4, #8]
 8000214:	68a3      	ldr	r3, [r4, #8]

.L_loop0_0:
	subs	r3, #4
 8000216:	3b04      	subs	r3, #4
	ittt	ge
 8000218:	bfa2      	ittt	ge
	ldrge	r0, [r1, r3]
 800021a:	58c8      	ldrge	r0, [r1, r3]
	strge	r0, [r2, r3]
 800021c:	50d0      	strge	r0, [r2, r3]
	bge	.L_loop0_0
 800021e:	e7fa      	bge.n	8000216 <Reset_Handler+0x16>

	adds	r4, #12
 8000220:	340c      	adds	r4, #12
	b	.L_loop0
 8000222:	e7f3      	b.n	800020c <Reset_Handler+0xc>
 *    offset 4: Size of this BSS section. Must be multiply of 4
 *
 *  Define __SKIP_BSS_CLEAR to disable zeroing uninitialzed data in startup.
 */    
#ifndef __SKIP_BSS_CLEAR
	ldr	r3, =__zero_table_start__
 8000224:	4b1e      	ldr	r3, [pc, #120]	; (80002a0 <__zero_table_end__+0x10>)
	ldr	r4, =__zero_table_end__
 8000226:	4c1f      	ldr	r4, [pc, #124]	; (80002a4 <__zero_table_end__+0x14>)

.L_loop2:
	cmp	r3, r4
 8000228:	42a3      	cmp	r3, r4
	bge	.L_loop2_done
 800022a:	da08      	bge.n	800023e <Reset_Handler+0x3e>
	ldr	r1, [r3]
 800022c:	6819      	ldr	r1, [r3, #0]
	ldr	r2, [r3, #4]
 800022e:	685a      	ldr	r2, [r3, #4]
	movs	r0, 0
 8000230:	2000      	movs	r0, #0

.L_loop2_0:
	subs	r2, #4
 8000232:	3a04      	subs	r2, #4
	itt	ge
 8000234:	bfa4      	itt	ge
	strge	r0, [r1, r2]
 8000236:	5088      	strge	r0, [r1, r2]
	bge	.L_loop2_0
 8000238:	e7fb      	bge.n	8000232 <Reset_Handler+0x32>

	adds	r3, #8
 800023a:	3308      	adds	r3, #8
	b	.L_loop2
 800023c:	e7f4      	b.n	8000228 <Reset_Handler+0x28>
.L_loop2_done:    
#endif /* __SKIP_BSS_CLEAR */
   
#ifndef __SKIP_LIBC_INIT_ARRAY
    ldr  r0, =__libc_init_array
 800023e:	481a      	ldr	r0, [pc, #104]	; (80002a8 <__zero_table_end__+0x18>)
    blx  r0
 8000240:	4780      	blx	r0
#endif

    ldr  r0, =main
 8000242:	481a      	ldr	r0, [pc, #104]	; (80002ac <__zero_table_end__+0x1c>)
    blx  r0
 8000244:	4780      	blx	r0
	...

08000248 <__copy_table_start__>:
 8000248:	0c0055d0 	.word	0x0c0055d0
 800024c:	20000000 	.word	0x20000000
 8000250:	00000878 	.word	0x00000878
 8000254:	0c005e48 	.word	0x0c005e48
 8000258:	30000000 	.word	0x30000000
 800025c:	00000000 	.word	0x00000000
 8000260:	0c0055d0 	.word	0x0c0055d0
 8000264:	10000800 	.word	0x10000800
 8000268:	00000000 	.word	0x00000000
 800026c:	0c0055d0 	.word	0x0c0055d0
 8000270:	10000800 	.word	0x10000800
 8000274:	00000000 	.word	0x00000000

08000278 <__copy_table_end__>:
 8000278:	20000878 	.word	0x20000878
 800027c:	0000073c 	.word	0x0000073c
 8000280:	30000000 	.word	0x30000000
 8000284:	00000e00 	.word	0x00000e00
 8000288:	10000800 	.word	0x10000800
 800028c:	00000000 	.word	0x00000000

08000290 <__zero_table_end__>:
/* ================== START OF VECTOR ROUTINES ============================= */
 8000290:	10000800 	.word	0x10000800
    .thumb
 8000294:	080045f5 	.word	0x080045f5
	ldr	r4, =__copy_table_start__
 8000298:	08000248 	.word	0x08000248
	ldr	r5, =__copy_table_end__
 800029c:	08000278 	.word	0x08000278
	ldr	r3, =__zero_table_start__
 80002a0:	08000278 	.word	0x08000278
	ldr	r4, =__zero_table_end__
 80002a4:	08000290 	.word	0x08000290
    ldr  r0, =__libc_init_array
 80002a8:	080046dd 	.word	0x080046dd
    ldr  r0, =main
 80002ac:	080002b5 	.word	0x080002b5

080002b0 <CAN0_0_IRQHandler>:
	.align	1
    .thumb_func
    .weak Default_Handler
    .type Default_Handler, %function
Default_Handler:
    b .
 80002b0:	e7fe      	b.n	80002b0 <CAN0_0_IRQHandler>
	...

080002b4 <main>:
#include "VirtualSerial.h"
#include "packetizer.h"
#include "crypto.h"
#include "blink.h"

int main(void) {
 80002b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80002b8:	b08a      	sub	sp, #40	; 0x28
 80002ba:	4b27      	ldr	r3, [pc, #156]	; (8000358 <main+0xa4>)
 80002bc:	681b      	ldr	r3, [r3, #0]
 80002be:	9309      	str	r3, [sp, #36]	; 0x24
  uint8_t key[8] = {0x42, 0x42, 0x42, 0x42, 0x42, 0x42, 0x42, 0x42};
 80002c0:	4a26      	ldr	r2, [pc, #152]	; (800035c <main+0xa8>)
 80002c2:	ab07      	add	r3, sp, #28
 80002c4:	e892 0003 	ldmia.w	r2, {r0, r1}
 80002c8:	e883 0003 	stmia.w	r3, {r0, r1}
  pt_s plaintext = { 0 };
 80002cc:	2700      	movs	r7, #0
 80002ce:	9704      	str	r7, [sp, #16]
 80002d0:	9705      	str	r7, [sp, #20]
 80002d2:	9706      	str	r7, [sp, #24]
  ct_s ciphertext = { 0 };
 80002d4:	ad0a      	add	r5, sp, #40	; 0x28
 80002d6:	f845 7d20 	str.w	r7, [r5, #-32]!
 80002da:	9703      	str	r7, [sp, #12]
  int blinkCode = 0;

  USB_Init();
 80002dc:	f000 f896 	bl	800040c <USB_Init>
      free(ciphertext.text);
      ciphertext.text = NULL;
    }
    /* To detect traffic, enable the blink function if a button is pressed */
    if(getButtonEvent() != noButton) {
      blinkCode ^= BLINKENLIGHTS;
 80002e0:	f8df 807c 	ldr.w	r8, [pc, #124]	; 8000360 <main+0xac>
 80002e4:	e036      	b.n	8000354 <main+0xa0>
        plaintext.nonce = malloc(CRYPTO_NONCE_BYTES);
 80002e6:	2018      	movs	r0, #24
 80002e8:	f004 fa1c 	bl	8004724 <malloc>
 80002ec:	9006      	str	r0, [sp, #24]
        for(size_t i = 0; i < CRYPTO_NONCE_BYTES; i++) {
 80002ee:	2400      	movs	r4, #0
          plaintext.nonce[i] = rand() & UINT8_MAX;
 80002f0:	f004 fdc4 	bl	8004e7c <rand>
 80002f4:	9b06      	ldr	r3, [sp, #24]
 80002f6:	5518      	strb	r0, [r3, r4]
        for(size_t i = 0; i < CRYPTO_NONCE_BYTES; i++) {
 80002f8:	3401      	adds	r4, #1
 80002fa:	2c18      	cmp	r4, #24
 80002fc:	d1f8      	bne.n	80002f0 <main+0x3c>
 80002fe:	e01a      	b.n	8000336 <main+0x82>
        ciphertext.textLen = getCiphertextLength(plaintext.textLen);
 8000300:	9805      	ldr	r0, [sp, #20]
 8000302:	f000 fa69 	bl	80007d8 <getCiphertextLength>
 8000306:	9003      	str	r0, [sp, #12]
        packetizerSend(&ciphertext);
 8000308:	4628      	mov	r0, r5
 800030a:	f000 fa0d 	bl	8000728 <packetizerSend>
      free(plaintext.text);
 800030e:	9804      	ldr	r0, [sp, #16]
 8000310:	f004 fa10 	bl	8004734 <free>
      plaintext.text = NULL;
 8000314:	2400      	movs	r4, #0
 8000316:	9404      	str	r4, [sp, #16]
      free(ciphertext.text);
 8000318:	9802      	ldr	r0, [sp, #8]
 800031a:	f004 fa0b 	bl	8004734 <free>
      ciphertext.text = NULL;
 800031e:	9402      	str	r4, [sp, #8]
    if(getButtonEvent() != noButton) {
 8000320:	f000 fc0a 	bl	8000b38 <getButtonEvent>
 8000324:	b988      	cbnz	r0, 800034a <main+0x96>
    if(packetizerReceive(&plaintext) == 0) {
 8000326:	a804      	add	r0, sp, #16
 8000328:	f000 f9ec 	bl	8000704 <packetizerReceive>
 800032c:	2800      	cmp	r0, #0
 800032e:	d1f7      	bne.n	8000320 <main+0x6c>
      if(plaintext.nonce == NULL) {
 8000330:	9b06      	ldr	r3, [sp, #24]
 8000332:	2b00      	cmp	r3, #0
 8000334:	d0d7      	beq.n	80002e6 <main+0x32>
      if(encrypt(&ciphertext.text, plaintext.text, plaintext.textLen, plaintext.nonce,
 8000336:	9600      	str	r6, [sp, #0]
 8000338:	9b06      	ldr	r3, [sp, #24]
 800033a:	9a05      	ldr	r2, [sp, #20]
 800033c:	9904      	ldr	r1, [sp, #16]
 800033e:	4628      	mov	r0, r5
 8000340:	f000 fa1c 	bl	800077c <encrypt>
 8000344:	2800      	cmp	r0, #0
 8000346:	d1e2      	bne.n	800030e <main+0x5a>
 8000348:	e7da      	b.n	8000300 <main+0x4c>
      blinkCode ^= BLINKENLIGHTS;
 800034a:	ea87 0708 	eor.w	r7, r7, r8
      blink(blinkCode);
 800034e:	4638      	mov	r0, r7
 8000350:	f000 fc14 	bl	8000b7c <blink>
      if(encrypt(&ciphertext.text, plaintext.text, plaintext.textLen, plaintext.nonce,
 8000354:	ae07      	add	r6, sp, #28
 8000356:	e7e6      	b.n	8000326 <main+0x72>
 8000358:	0800556c 	.word	0x0800556c
 800035c:	0800533c 	.word	0x0800533c
 8000360:	deadbeef 	.word	0xdeadbeef

08000364 <SystemCoreClockSetup>:
#include "VirtualSerial.h"
#include "MPUeasy.h"

/* This function is only weakly declared in system_XMC4500.c so one can simply reimplement it if
   necessary. The values to use are copied from Infineon's VirtualSerial example. */
void SystemCoreClockSetup(void) {
 8000364:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000366:	b089      	sub	sp, #36	; 0x24
  XMC_SCU_CLOCK_CONFIG_t clock_config = {
 8000368:	2500      	movs	r5, #0
 800036a:	9504      	str	r5, [sp, #16]
 800036c:	9505      	str	r5, [sp, #20]
 800036e:	2350      	movs	r3, #80	; 0x50
 8000370:	f88d 300c 	strb.w	r3, [sp, #12]
 8000374:	2702      	movs	r7, #2
 8000376:	f88d 700d 	strb.w	r7, [sp, #13]
 800037a:	2604      	movs	r6, #4
 800037c:	f88d 600e 	strb.w	r6, [sp, #14]
 8000380:	2401      	movs	r4, #1
 8000382:	f88d 400f 	strb.w	r4, [sp, #15]
 8000386:	f88d 4012 	strb.w	r4, [sp, #18]
 800038a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800038e:	9306      	str	r3, [sp, #24]
 8000390:	f88d 401c 	strb.w	r4, [sp, #28]
 8000394:	f88d 401d 	strb.w	r4, [sp, #29]
 8000398:	f88d 401e 	strb.w	r4, [sp, #30]
 800039c:	f88d 401f 	strb.w	r4, [sp, #31]
    .fccu_clkdiv = 1,
    .fperipheral_clkdiv = 1
    };

  /* General setup of clock tree with recommended default values, see above */
  XMC_SCU_CLOCK_Init(&clock_config);
 80003a0:	a803      	add	r0, sp, #12
 80003a2:	f003 faa7 	bl	80038f4 <XMC_SCU_CLOCK_Init>

  /* Enable clock to USB peripheral */
  XMC_SCU_CLOCK_EnableUsbPll();
 80003a6:	f002 ff9f 	bl	80032e8 <XMC_SCU_CLOCK_EnableUsbPll>
  XMC_SCU_CLOCK_StartUsbPll(2, 64);
 80003aa:	2140      	movs	r1, #64	; 0x40
 80003ac:	4638      	mov	r0, r7
 80003ae:	f002 ffaf 	bl	8003310 <XMC_SCU_CLOCK_StartUsbPll>
  XMC_SCU_CLOCK_SetUsbClockDivider(4);
 80003b2:	4630      	mov	r0, r6
 80003b4:	f002 ff30 	bl	8003218 <XMC_SCU_CLOCK_SetUsbClockDivider>
  XMC_SCU_CLOCK_SetUsbClockSource(XMC_SCU_CLOCK_USBCLKSRC_USBPLL);
 80003b8:	4628      	mov	r0, r5
 80003ba:	f002 feaf 	bl	800311c <XMC_SCU_CLOCK_SetUsbClockSource>
  XMC_SCU_CLOCK_EnableClock(XMC_SCU_CLOCK_USB);
 80003be:	4620      	mov	r0, r4
 80003c0:	f002 ff56 	bl	8003270 <XMC_SCU_CLOCK_EnableClock>

  /* Update clock status information */
  SystemCoreClockUpdate();
 80003c4:	f004 f800 	bl	80043c8 <SystemCoreClockUpdate>

  /* Secretly activate MPU without calling any function with telltale name */
  MPUconfig_t Stack = \
 80003c8:	4a08      	ldr	r2, [pc, #32]	; (80003ec <SystemCoreClockSetup+0x88>)
 80003ca:	466b      	mov	r3, sp
 80003cc:	ca07      	ldmia	r2, {r0, r1, r2}
 80003ce:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    {.baseAddress=(void *) 0x10000000, .size=16, .priority=1, \
     .permissions=MPUeasyENABLEREGION | MPUeasyXN | MPUeasy_RW_RW};
  configMPU(Stack);
 80003d2:	f000 fb4a 	bl	8000a6a <configMPU>
  enableMPU(1);
 80003d6:	4620      	mov	r0, r4
 80003d8:	f000 fb23 	bl	8000a22 <enableMPU>

  /* Pull P2.10 low to allow the ESS control board to recognize if a system reset was initiated. */
  *((uint32_t *) (0x48028200+0x18)) |= 0x18<<19; /* set P2.10 as open-drain output */
 80003dc:	4a04      	ldr	r2, [pc, #16]	; (80003f0 <SystemCoreClockSetup+0x8c>)
 80003de:	6813      	ldr	r3, [r2, #0]
 80003e0:	f443 0340 	orr.w	r3, r3, #12582912	; 0xc00000
 80003e4:	6013      	str	r3, [r2, #0]
}
 80003e6:	b009      	add	sp, #36	; 0x24
 80003e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80003ea:	bf00      	nop
 80003ec:	08005344 	.word	0x08005344
 80003f0:	48028218 	.word	0x48028218

080003f4 <HardFault_Handler>:

/* Add individual handlers so students can recognize in which exception they are trapped */
void HardFault_Handler(void) {
 80003f4:	e7fe      	b.n	80003f4 <HardFault_Handler>

080003f6 <BusFault_Handler>:
  while(1);
}

void BusFault_Handler(void) {
 80003f6:	e7fe      	b.n	80003f6 <BusFault_Handler>

080003f8 <UsageFault_Handler>:
  while(1);
}

void UsageFault_Handler(void) {
 80003f8:	e7fe      	b.n	80003f8 <UsageFault_Handler>
	...

080003fc <USB0_0_IRQHandler>:
/*******************************************************************************
**                     Public Function Definitions                            **
*******************************************************************************/

void USB0_0_IRQHandler(void)
{
 80003fc:	b508      	push	{r3, lr}
  XMC_USBD_IRQHandler(&USB_runtime);
 80003fe:	4802      	ldr	r0, [pc, #8]	; (8000408 <USB0_0_IRQHandler+0xc>)
 8000400:	f001 fd78 	bl	8001ef4 <XMC_USBD_IRQHandler>
}
 8000404:	bd08      	pop	{r3, pc}
 8000406:	bf00      	nop
 8000408:	20000000 	.word	0x20000000

0800040c <USB_Init>:

/*The function initializes the USB core layer and register call backs. */
void USB_Init(void)
{
 800040c:	b508      	push	{r3, lr}
  USBD_Initialize(&USB_runtime);
 800040e:	4817      	ldr	r0, [pc, #92]	; (800046c <USB_Init+0x60>)
 8000410:	f000 ff5e 	bl	80012d0 <USBD_Initialize>
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000414:	4b16      	ldr	r3, [pc, #88]	; (8000470 <USB_Init+0x64>)
 8000416:	68da      	ldr	r2, [r3, #12]
 8000418:	f3c2 2202 	ubfx	r2, r2, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800041c:	f1c2 0107 	rsb	r1, r2, #7
 8000420:	2906      	cmp	r1, #6
 8000422:	bf28      	it	cs
 8000424:	2106      	movcs	r1, #6
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000426:	1d93      	adds	r3, r2, #6
 8000428:	2b06      	cmp	r3, #6
 800042a:	bf8c      	ite	hi
 800042c:	f102 32ff 	addhi.w	r2, r2, #4294967295	; 0xffffffff
 8000430:	2200      	movls	r2, #0

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000432:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000436:	408b      	lsls	r3, r1
 8000438:	43db      	mvns	r3, r3
 800043a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800043e:	4093      	lsls	r3, r2
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000440:	009b      	lsls	r3, r3, #2
 8000442:	b2db      	uxtb	r3, r3
 8000444:	4a0b      	ldr	r2, [pc, #44]	; (8000474 <USB_Init+0x68>)
 8000446:	f882 336b 	strb.w	r3, [r2, #875]	; 0x36b
    NVIC->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 800044a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800044e:	f8c2 318c 	str.w	r3, [r2, #396]	; 0x18c
    NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8000452:	60d3      	str	r3, [r2, #12]
  NVIC_SetPriority(USB0_0_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(), 63, 0));
  NVIC_ClearPendingIRQ(USB0_0_IRQn);
  NVIC_EnableIRQ(USB0_0_IRQn);

  /* LUFA Class Line Encoding*/
  VirtualSerial_CDC_Interface.State.LineEncoding.BaudRateBPS = 9600;
 8000454:	4b05      	ldr	r3, [pc, #20]	; (800046c <USB_Init+0x60>)
 8000456:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 800045a:	629a      	str	r2, [r3, #40]	; 0x28
  VirtualSerial_CDC_Interface.State.LineEncoding.DataBits = 8;
 800045c:	2208      	movs	r2, #8
 800045e:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
			 *  register and despite the datasheet making no mention of its requirement in host mode.
			 */
			static inline void USB_Attach(void) ATTR_ALWAYS_INLINE;
			static inline void USB_Attach(void)
			{
				device.Driver->DeviceConnect();
 8000462:	4b05      	ldr	r3, [pc, #20]	; (8000478 <USB_Init+0x6c>)
 8000464:	681b      	ldr	r3, [r3, #0]
 8000466:	68db      	ldr	r3, [r3, #12]
 8000468:	4798      	blx	r3

  /* USB Connection*/
  USB_Attach();
	
}
 800046a:	bd08      	pop	{r3, pc}
 800046c:	20000000 	.word	0x20000000
 8000470:	e000ed00 	.word	0xe000ed00
 8000474:	e000e100 	.word	0xe000e100
 8000478:	20000bb4 	.word	0x20000bb4

0800047c <EVENT_USB_Device_Connect>:

/** Event handler for the library USB Connection event. */
void EVENT_USB_Device_Connect(void)
{
}
 800047c:	4770      	bx	lr

0800047e <EVENT_USB_Device_Disconnect>:

/** Event handler for the library USB Disconnection event. */
void EVENT_USB_Device_Disconnect(void)
{
}
 800047e:	4770      	bx	lr

08000480 <EVENT_USB_Device_Reset>:

/** Event handler for the library USB Disconnection event. */
void EVENT_USB_Device_Reset(void)
{
 8000480:	b508      	push	{r3, lr}
  if(device.IsConfigured)
 8000482:	4b08      	ldr	r3, [pc, #32]	; (80004a4 <EVENT_USB_Device_Reset+0x24>)
 8000484:	f893 313e 	ldrb.w	r3, [r3, #318]	; 0x13e
 8000488:	f013 0f01 	tst.w	r3, #1
 800048c:	d100      	bne.n	8000490 <EVENT_USB_Device_Reset+0x10>
  {
    USB_Init();
    device.IsConfigured=0;
  }
}
 800048e:	bd08      	pop	{r3, pc}
    USB_Init();
 8000490:	f7ff ffbc 	bl	800040c <USB_Init>
    device.IsConfigured=0;
 8000494:	4b03      	ldr	r3, [pc, #12]	; (80004a4 <EVENT_USB_Device_Reset+0x24>)
 8000496:	f893 213e 	ldrb.w	r2, [r3, #318]	; 0x13e
 800049a:	f36f 0200 	bfc	r2, #0, #1
 800049e:	f883 213e 	strb.w	r2, [r3, #318]	; 0x13e
}
 80004a2:	e7f4      	b.n	800048e <EVENT_USB_Device_Reset+0xe>
 80004a4:	20000bb4 	.word	0x20000bb4

080004a8 <EVENT_USB_Device_ConfigurationChanged>:

/* Event handler for the library USB Configuration Changed event. */
void EVENT_USB_Device_ConfigurationChanged(void)
{
 80004a8:	b508      	push	{r3, lr}
  USBD_SetEndpointBuffer(CDC_NOTIFICATION_EPADDR, ep2_buf, 64);
 80004aa:	2240      	movs	r2, #64	; 0x40
 80004ac:	490c      	ldr	r1, [pc, #48]	; (80004e0 <EVENT_USB_Device_ConfigurationChanged+0x38>)
 80004ae:	2081      	movs	r0, #129	; 0x81
 80004b0:	f000 ff54 	bl	800135c <USBD_SetEndpointBuffer>
  USBD_SetEndpointBuffer(CDC_TX_EPADDR, ep3_buf, 64);
 80004b4:	2240      	movs	r2, #64	; 0x40
 80004b6:	490b      	ldr	r1, [pc, #44]	; (80004e4 <EVENT_USB_Device_ConfigurationChanged+0x3c>)
 80004b8:	2082      	movs	r0, #130	; 0x82
 80004ba:	f000 ff4f 	bl	800135c <USBD_SetEndpointBuffer>
  USBD_SetEndpointBuffer(CDC_RX_EPADDR, ep4_buf, 64);
 80004be:	2240      	movs	r2, #64	; 0x40
 80004c0:	4909      	ldr	r1, [pc, #36]	; (80004e8 <EVENT_USB_Device_ConfigurationChanged+0x40>)
 80004c2:	2003      	movs	r0, #3
 80004c4:	f000 ff4a 	bl	800135c <USBD_SetEndpointBuffer>
  CDC_Device_ConfigureEndpoints(&VirtualSerial_CDC_Interface);
 80004c8:	4808      	ldr	r0, [pc, #32]	; (80004ec <EVENT_USB_Device_ConfigurationChanged+0x44>)
 80004ca:	f001 ffa3 	bl	8002414 <CDC_Device_ConfigureEndpoints>

  device.IsConfigured = 1;
 80004ce:	4a08      	ldr	r2, [pc, #32]	; (80004f0 <EVENT_USB_Device_ConfigurationChanged+0x48>)
 80004d0:	f892 313e 	ldrb.w	r3, [r2, #318]	; 0x13e
 80004d4:	f043 0301 	orr.w	r3, r3, #1
 80004d8:	f882 313e 	strb.w	r3, [r2, #318]	; 0x13e
}
 80004dc:	bd08      	pop	{r3, pc}
 80004de:	bf00      	nop
 80004e0:	20000934 	.word	0x20000934
 80004e4:	20000974 	.word	0x20000974
 80004e8:	200008f4 	.word	0x200008f4
 80004ec:	20000010 	.word	0x20000010
 80004f0:	20000bb4 	.word	0x20000bb4

080004f4 <EVENT_USB_Device_ControlRequest>:

/* Event handler for the library USB Control Request reception event. */
void EVENT_USB_Device_ControlRequest()
{
 80004f4:	b508      	push	{r3, lr}
  CDC_Device_ProcessControlRequest(&VirtualSerial_CDC_Interface);
 80004f6:	4802      	ldr	r0, [pc, #8]	; (8000500 <EVENT_USB_Device_ControlRequest+0xc>)
 80004f8:	f002 f956 	bl	80027a8 <CDC_Device_ProcessControlRequest>
}
 80004fc:	bd08      	pop	{r3, pc}
 80004fe:	bf00      	nop
 8000500:	20000010 	.word	0x20000010

08000504 <EVENT_USB_Device_StartOfFrame>:

void EVENT_USB_Device_StartOfFrame(void)
{
}
 8000504:	4770      	bx	lr

08000506 <EVENT_USB_Device_WakeUp>:

void EVENT_USB_Device_WakeUp(void)
{
}
 8000506:	4770      	bx	lr

08000508 <EVENT_USB_Device_Suspend>:

void EVENT_USB_Device_Suspend(void)
{
}
 8000508:	4770      	bx	lr
	...

0800050c <CALLBACK_USB_GetDescriptor>:
	const uint8_t  DescriptorNumber = (wValue & 0xFF);

	const void* Address = NULL;
	uint16_t    Size    = NO_DESCRIPTOR;

	switch (DescriptorType)
 800050c:	0a03      	lsrs	r3, r0, #8
 800050e:	2b02      	cmp	r3, #2
 8000510:	d00a      	beq.n	8000528 <CALLBACK_USB_GetDescriptor+0x1c>
 8000512:	2b03      	cmp	r3, #3
 8000514:	d00b      	beq.n	800052e <CALLBACK_USB_GetDescriptor+0x22>
 8000516:	2b01      	cmp	r3, #1
 8000518:	d002      	beq.n	8000520 <CALLBACK_USB_GetDescriptor+0x14>
	uint16_t    Size    = NO_DESCRIPTOR;
 800051a:	2000      	movs	r0, #0
	const void* Address = NULL;
 800051c:	4603      	mov	r3, r0
 800051e:	e001      	b.n	8000524 <CALLBACK_USB_GetDescriptor+0x18>
	{
		case DTYPE_Device:
			Address = &DeviceDescriptor;
			Size    = sizeof(USB_Descriptor_Device_t);
 8000520:	2012      	movs	r0, #18
			Address = &DeviceDescriptor;
 8000522:	4b0c      	ldr	r3, [pc, #48]	; (8000554 <CALLBACK_USB_GetDescriptor+0x48>)
					break;
			}
			break;
	}

	*DescriptorAddress = Address;
 8000524:	6013      	str	r3, [r2, #0]
	return Size;
}
 8000526:	4770      	bx	lr
			Size    = sizeof(USB_Descriptor_Configuration_t);
 8000528:	203e      	movs	r0, #62	; 0x3e
			Address = &ConfigurationDescriptor;
 800052a:	4b0b      	ldr	r3, [pc, #44]	; (8000558 <CALLBACK_USB_GetDescriptor+0x4c>)
			break;
 800052c:	e7fa      	b.n	8000524 <CALLBACK_USB_GetDescriptor+0x18>
			switch (DescriptorNumber)
 800052e:	b2c0      	uxtb	r0, r0
 8000530:	2801      	cmp	r0, #1
 8000532:	d008      	beq.n	8000546 <CALLBACK_USB_GetDescriptor+0x3a>
 8000534:	b120      	cbz	r0, 8000540 <CALLBACK_USB_GetDescriptor+0x34>
 8000536:	2802      	cmp	r0, #2
 8000538:	d008      	beq.n	800054c <CALLBACK_USB_GetDescriptor+0x40>
	uint16_t    Size    = NO_DESCRIPTOR;
 800053a:	2000      	movs	r0, #0
	const void* Address = NULL;
 800053c:	4603      	mov	r3, r0
 800053e:	e7f1      	b.n	8000524 <CALLBACK_USB_GetDescriptor+0x18>
					Size    = LanguageString.Header.Size;
 8000540:	2004      	movs	r0, #4
					Address = &LanguageString;
 8000542:	4b06      	ldr	r3, [pc, #24]	; (800055c <CALLBACK_USB_GetDescriptor+0x50>)
 8000544:	e7ee      	b.n	8000524 <CALLBACK_USB_GetDescriptor+0x18>
					Size    = ManufacturerString.Header.Size;
 8000546:	2058      	movs	r0, #88	; 0x58
					Address = &ManufacturerString;
 8000548:	4b05      	ldr	r3, [pc, #20]	; (8000560 <CALLBACK_USB_GetDescriptor+0x54>)
					break;
 800054a:	e7eb      	b.n	8000524 <CALLBACK_USB_GetDescriptor+0x18>
					Size    = ProductString.Header.Size;
 800054c:	2020      	movs	r0, #32
					Address = &ProductString;
 800054e:	4b05      	ldr	r3, [pc, #20]	; (8000564 <CALLBACK_USB_GetDescriptor+0x58>)
					break;
 8000550:	e7e8      	b.n	8000524 <CALLBACK_USB_GetDescriptor+0x18>
 8000552:	bf00      	nop
 8000554:	08005350 	.word	0x08005350
 8000558:	08005364 	.word	0x08005364
 800055c:	080053a4 	.word	0x080053a4
 8000560:	080053d0 	.word	0x080053d0
 8000564:	080053ac 	.word	0x080053ac

08000568 <packetizerReceiveByteBlocking>:

#include "VirtualSerial.h"
#include "base64url.h"
#include "packetizer.h"

int16_t packetizerReceiveByteBlocking(void) {
 8000568:	b510      	push	{r4, lr}
  /* Wait until at least one byte is received and if so return it */
  while(CDC_Device_BytesReceived(&VirtualSerial_CDC_Interface) <= 0) {
 800056a:	4c07      	ldr	r4, [pc, #28]	; (8000588 <packetizerReceiveByteBlocking+0x20>)
 800056c:	e002      	b.n	8000574 <packetizerReceiveByteBlocking+0xc>
    CDC_Device_USBTask(&VirtualSerial_CDC_Interface);
 800056e:	4620      	mov	r0, r4
 8000570:	f002 f824 	bl	80025bc <CDC_Device_USBTask>
  while(CDC_Device_BytesReceived(&VirtualSerial_CDC_Interface) <= 0) {
 8000574:	4620      	mov	r0, r4
 8000576:	f002 f84b 	bl	8002610 <CDC_Device_BytesReceived>
 800057a:	2800      	cmp	r0, #0
 800057c:	d0f7      	beq.n	800056e <packetizerReceiveByteBlocking+0x6>
  }
  return CDC_Device_ReceiveByte(&VirtualSerial_CDC_Interface);
 800057e:	4802      	ldr	r0, [pc, #8]	; (8000588 <packetizerReceiveByteBlocking+0x20>)
 8000580:	f002 f880 	bl	8002684 <CDC_Device_ReceiveByte>
}
 8000584:	bd10      	pop	{r4, pc}
 8000586:	bf00      	nop
 8000588:	20000010 	.word	0x20000010

0800058c <packetizerReadHeader>:

enum packetizerErrors packetizerReadHeader(pt_s *job) {
 800058c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800058e:	b093      	sub	sp, #76	; 0x4c
 8000590:	4607      	mov	r7, r0
 8000592:	4b35      	ldr	r3, [pc, #212]	; (8000668 <packetizerReadHeader+0xdc>)
 8000594:	681b      	ldr	r3, [r3, #0]
 8000596:	9311      	str	r3, [sp, #68]	; 0x44
  /* We received a start of header (SoH, 0x01) and now gather all the bytes that belong to the
     header up to and including the start of text (SoT, 0x02) to see if the header is too long */
  char headerB64[PACKETIZER_HEADER_B64_LEN] = { 0 };
 8000598:	2224      	movs	r2, #36	; 0x24
 800059a:	2100      	movs	r1, #0
 800059c:	a808      	add	r0, sp, #32
 800059e:	f004 fc0f 	bl	8004dc0 <memset>
  char header[PACKETIZER_HEADER_LEN] = { 0 };
 80005a2:	2500      	movs	r5, #0
 80005a4:	9501      	str	r5, [sp, #4]
 80005a6:	9502      	str	r5, [sp, #8]
 80005a8:	9503      	str	r5, [sp, #12]
 80005aa:	9504      	str	r5, [sp, #16]
 80005ac:	9505      	str	r5, [sp, #20]
 80005ae:	9506      	str	r5, [sp, #24]
 80005b0:	f8cd 501b 	str.w	r5, [sp, #27]
  size_t header_len = sizeof(header);
 80005b4:	231b      	movs	r3, #27
 80005b6:	9300      	str	r3, [sp, #0]
  int16_t rbuf = 0;
 
  for(size_t headerB64idx = 0; headerB64idx < PACKETIZER_HEADER_B64_LEN; ) {
    rbuf = packetizerReceiveByteBlocking();
 80005b8:	f7ff ffd6 	bl	8000568 <packetizerReceiveByteBlocking>
 80005bc:	4604      	mov	r4, r0

    if(rbuf > 0xFF) {
 80005be:	28ff      	cmp	r0, #255	; 0xff
 80005c0:	dd0d      	ble.n	80005de <packetizerReadHeader+0x52>
  for(size_t headerB64idx = 0; headerB64idx < PACKETIZER_HEADER_B64_LEN; ) {
 80005c2:	2d23      	cmp	r5, #35	; 0x23
 80005c4:	d9f8      	bls.n	80005b8 <packetizerReadHeader+0x2c>
         Because isbase64() considers padding to be not part of the alphabet, allow it also. */
      return packetizer_IllegalCharacter;
    }
  }
  /* Here we wait for the SoT to check that the header is not too long */
  if(packetizerReceiveByteBlocking() != 0x02) {
 80005c6:	f7ff ffcf 	bl	8000568 <packetizerReceiveByteBlocking>
 80005ca:	2802      	cmp	r0, #2
 80005cc:	d019      	beq.n	8000602 <packetizerReadHeader+0x76>
    return packetizer_HeaderIncorrectSize;
 80005ce:	2002      	movs	r0, #2
  } else {
    /* Decoding failed, e.g. because padding was incorrect */
    return packetizer_HeaderDecodingFailed;
  }
  return packetizer_Successful;
}
 80005d0:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80005d2:	4b25      	ldr	r3, [pc, #148]	; (8000668 <packetizerReadHeader+0xdc>)
 80005d4:	681b      	ldr	r3, [r3, #0]
 80005d6:	429a      	cmp	r2, r3
 80005d8:	d144      	bne.n	8000664 <packetizerReadHeader+0xd8>
 80005da:	b013      	add	sp, #76	; 0x4c
 80005dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
    } else if(rbuf == 0x02) {
 80005de:	2802      	cmp	r0, #2
 80005e0:	d038      	beq.n	8000654 <packetizerReadHeader+0xc8>
    } else if(isbase64(rbuf) || rbuf == '=') {
 80005e2:	b2c6      	uxtb	r6, r0
 80005e4:	4630      	mov	r0, r6
 80005e6:	f000 f97b 	bl	80008e0 <isbase64>
 80005ea:	b908      	cbnz	r0, 80005f0 <packetizerReadHeader+0x64>
 80005ec:	2c3d      	cmp	r4, #61	; 0x3d
 80005ee:	d133      	bne.n	8000658 <packetizerReadHeader+0xcc>
      headerB64[headerB64idx++] = rbuf;
 80005f0:	1c6b      	adds	r3, r5, #1
 80005f2:	aa12      	add	r2, sp, #72	; 0x48
 80005f4:	4415      	add	r5, r2
 80005f6:	f805 6c28 	strb.w	r6, [r5, #-40]
  for(size_t headerB64idx = 0; headerB64idx < PACKETIZER_HEADER_B64_LEN; ) {
 80005fa:	2b23      	cmp	r3, #35	; 0x23
 80005fc:	d8e3      	bhi.n	80005c6 <packetizerReadHeader+0x3a>
      headerB64[headerB64idx++] = rbuf;
 80005fe:	461d      	mov	r5, r3
 8000600:	e7da      	b.n	80005b8 <packetizerReadHeader+0x2c>
  if(base64_decode(headerB64, PACKETIZER_HEADER_B64_LEN, header, &header_len)) {
 8000602:	466b      	mov	r3, sp
 8000604:	aa01      	add	r2, sp, #4
 8000606:	2124      	movs	r1, #36	; 0x24
 8000608:	a808      	add	r0, sp, #32
 800060a:	f000 f973 	bl	80008f4 <base64_decode>
 800060e:	b328      	cbz	r0, 800065c <packetizerReadHeader+0xd0>
    if(header_len == sizeof(header)) {
 8000610:	9b00      	ldr	r3, [sp, #0]
 8000612:	2b1b      	cmp	r3, #27
 8000614:	d001      	beq.n	800061a <packetizerReadHeader+0x8e>
      return packetizer_HeaderIncorrectSize;
 8000616:	2002      	movs	r0, #2
 8000618:	e7da      	b.n	80005d0 <packetizerReadHeader+0x44>
      job->textLen = header[2] << 16 | header[1] << 8 | header[0];
 800061a:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800061e:	f89d 3005 	ldrb.w	r3, [sp, #5]
 8000622:	021b      	lsls	r3, r3, #8
 8000624:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000628:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800062c:	4313      	orrs	r3, r2
 800062e:	607b      	str	r3, [r7, #4]
      job->nonce = malloc(CRYPTO_NONCE_BYTES);
 8000630:	2018      	movs	r0, #24
 8000632:	f004 f877 	bl	8004724 <malloc>
 8000636:	60b8      	str	r0, [r7, #8]
      if(job->nonce != NULL) {
 8000638:	b190      	cbz	r0, 8000660 <packetizerReadHeader+0xd4>
        memcpy(job->nonce, header + 3, CRYPTO_NONCE_BYTES);
 800063a:	ad12      	add	r5, sp, #72	; 0x48
 800063c:	4604      	mov	r4, r0
 800063e:	f855 0d41 	ldr.w	r0, [r5, #-65]!
 8000642:	6869      	ldr	r1, [r5, #4]
 8000644:	68aa      	ldr	r2, [r5, #8]
 8000646:	68eb      	ldr	r3, [r5, #12]
 8000648:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800064a:	6928      	ldr	r0, [r5, #16]
 800064c:	6969      	ldr	r1, [r5, #20]
 800064e:	c403      	stmia	r4!, {r0, r1}
  return packetizer_Successful;
 8000650:	2000      	movs	r0, #0
 8000652:	e7bd      	b.n	80005d0 <packetizerReadHeader+0x44>
      return packetizer_HeaderIncorrectSize;
 8000654:	2002      	movs	r0, #2
 8000656:	e7bb      	b.n	80005d0 <packetizerReadHeader+0x44>
      return packetizer_IllegalCharacter;
 8000658:	2001      	movs	r0, #1
 800065a:	e7b9      	b.n	80005d0 <packetizerReadHeader+0x44>
    return packetizer_HeaderDecodingFailed;
 800065c:	2003      	movs	r0, #3
 800065e:	e7b7      	b.n	80005d0 <packetizerReadHeader+0x44>
        return packetizer_NonceAllocationFailed;
 8000660:	2004      	movs	r0, #4
 8000662:	e7b5      	b.n	80005d0 <packetizerReadHeader+0x44>
}
 8000664:	f000 fa56 	bl	8000b14 <__stack_chk_fail>
 8000668:	0800556c 	.word	0x0800556c

0800066c <packetizerReadText>:

enum packetizerErrors packetizerReadText(pt_s *job) {
 800066c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000670:	b082      	sub	sp, #8
 8000672:	4606      	mov	r6, r0
  /* We received a correct header, now allocate space for the text and receive it up to and
     including the end of text (EoT, 0x03) to see if the text is too long. Then remove base64url
     encoding */
  enum packetizerErrors ret = packetizer_Successful;
  int16_t rbuf = 0;
  size_t textB64_len = job->textLen * sizeof(char), text_len = 0;
 8000674:	f8d0 8004 	ldr.w	r8, [r0, #4]
 8000678:	2400      	movs	r4, #0
 800067a:	9400      	str	r4, [sp, #0]
  char *textB64 = calloc(job->textLen, sizeof(char)), *text = NULL;
 800067c:	2101      	movs	r1, #1
 800067e:	4640      	mov	r0, r8
 8000680:	f003 ffea 	bl	8004658 <calloc>
 8000684:	9401      	str	r4, [sp, #4]
  if(textB64 == NULL) {
 8000686:	b358      	cbz	r0, 80006e0 <packetizerReadText+0x74>
 8000688:	4607      	mov	r7, r0
 800068a:	f100 39ff 	add.w	r9, r0, #4294967295	; 0xffffffff
    return packetizer_TextAllocationFailed;
  }
 
  /* Allocate memory for text (in base64 yet) and receive it */
  for(size_t textB64idx = 0; textB64idx < job->textLen; ) {
 800068e:	4625      	mov	r5, r4
 8000690:	6873      	ldr	r3, [r6, #4]
 8000692:	42ab      	cmp	r3, r5
 8000694:	d926      	bls.n	80006e4 <packetizerReadText+0x78>
    rbuf = packetizerReceiveByteBlocking();
 8000696:	f7ff ff67 	bl	8000568 <packetizerReceiveByteBlocking>
 800069a:	4604      	mov	r4, r0

    if(rbuf > 0xFF) {
 800069c:	28ff      	cmp	r0, #255	; 0xff
 800069e:	dcf7      	bgt.n	8000690 <packetizerReadText+0x24>
      /* Error in CDC_Device_ReceiveByte(), ignore it */
    } else if(rbuf == 0x03) {
 80006a0:	2803      	cmp	r0, #3
 80006a2:	d02b      	beq.n	80006fc <packetizerReadText+0x90>
      /* A premature EoT means the text is too short */
      ret = packetizer_TextIncorrectSize;
      break;
    } else if(isbase64(rbuf) || rbuf == '=') {
 80006a4:	fa5f fa80 	uxtb.w	sl, r0
 80006a8:	4650      	mov	r0, sl
 80006aa:	f000 f919 	bl	80008e0 <isbase64>
 80006ae:	b908      	cbnz	r0, 80006b4 <packetizerReadText+0x48>
 80006b0:	2c3d      	cmp	r4, #61	; 0x3d
 80006b2:	d125      	bne.n	8000700 <packetizerReadText+0x94>
      textB64[textB64idx++] = rbuf;
 80006b4:	3501      	adds	r5, #1
 80006b6:	f809 af01 	strb.w	sl, [r9, #1]!
 80006ba:	e7e9      	b.n	8000690 <packetizerReadText+0x24>
      ret = packetizer_TextIncorrectSize;
    }
  }
  if(ret == packetizer_Successful) {
    /* We received a text of correct size, so remove base64url encoding and put link into job */
    if(base64_decode_alloc(textB64, textB64_len, &text, &text_len)) {
 80006bc:	466b      	mov	r3, sp
 80006be:	aa01      	add	r2, sp, #4
 80006c0:	4641      	mov	r1, r8
 80006c2:	4638      	mov	r0, r7
 80006c4:	f000 f988 	bl	80009d8 <base64_decode_alloc>
 80006c8:	b130      	cbz	r0, 80006d8 <packetizerReadText+0x6c>
      job->textLen = text_len;
 80006ca:	9b00      	ldr	r3, [sp, #0]
 80006cc:	6073      	str	r3, [r6, #4]
      if(text != NULL) {
 80006ce:	9b01      	ldr	r3, [sp, #4]
 80006d0:	b123      	cbz	r3, 80006dc <packetizerReadText+0x70>
        job->text = (uint8_t *) text;
 80006d2:	6033      	str	r3, [r6, #0]
 80006d4:	2400      	movs	r4, #0
 80006d6:	e00a      	b.n	80006ee <packetizerReadText+0x82>
        /* If text pointer is NULL, malloc failed */
        ret = packetizer_TextAllocationFailed;
      }
    } else {
      /* Decoding failed, e.g. because padding was incorrect */
      ret = packetizer_TextDecodingFailed;
 80006d8:	2407      	movs	r4, #7
 80006da:	e008      	b.n	80006ee <packetizerReadText+0x82>
        ret = packetizer_TextAllocationFailed;
 80006dc:	2405      	movs	r4, #5
 80006de:	e006      	b.n	80006ee <packetizerReadText+0x82>
    return packetizer_TextAllocationFailed;
 80006e0:	2405      	movs	r4, #5
 80006e2:	e007      	b.n	80006f4 <packetizerReadText+0x88>
    if(packetizerReceiveByteBlocking() != 0x03) {
 80006e4:	f7ff ff40 	bl	8000568 <packetizerReceiveByteBlocking>
 80006e8:	2803      	cmp	r0, #3
 80006ea:	d0e7      	beq.n	80006bc <packetizerReadText+0x50>
      ret = packetizer_TextIncorrectSize;
 80006ec:	2406      	movs	r4, #6
    }
  }

  /* Regardless of our outcome, we have to free the textB64, because we loose the pointer to it on
     return */
  free(textB64);
 80006ee:	4638      	mov	r0, r7
 80006f0:	f004 f820 	bl	8004734 <free>
  return ret;
}
 80006f4:	4620      	mov	r0, r4
 80006f6:	b002      	add	sp, #8
 80006f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      ret = packetizer_TextIncorrectSize;
 80006fc:	2406      	movs	r4, #6
 80006fe:	e7f6      	b.n	80006ee <packetizerReadText+0x82>
      ret = packetizer_IllegalCharacter;
 8000700:	2401      	movs	r4, #1
 8000702:	e7f4      	b.n	80006ee <packetizerReadText+0x82>

08000704 <packetizerReceive>:
  
enum packetizerErrors packetizerReceive(pt_s *job) {
 8000704:	b510      	push	{r4, lr}
 8000706:	4604      	mov	r4, r0
  enum packetizerErrors ret;

  /* Discard bytes until we find a start of header (SoH, 0x01) */
  while(packetizerReceiveByteBlocking() != 0x01);
 8000708:	f7ff ff2e 	bl	8000568 <packetizerReceiveByteBlocking>
 800070c:	2801      	cmp	r0, #1
 800070e:	d1fb      	bne.n	8000708 <packetizerReceive+0x4>
  /* Read header and fill in job or forward error */
  ret = packetizerReadHeader(job);
 8000710:	4620      	mov	r0, r4
 8000712:	f7ff ff3b 	bl	800058c <packetizerReadHeader>
  if(ret != packetizer_Successful) {
 8000716:	4603      	mov	r3, r0
 8000718:	b108      	cbz	r0, 800071e <packetizerReceive+0x1a>
  ret = packetizerReadText(job);
  if(ret != packetizer_Successful) {
    return ret;
  }
  return packetizer_Successful;
}
 800071a:	4618      	mov	r0, r3
 800071c:	bd10      	pop	{r4, pc}
  ret = packetizerReadText(job);
 800071e:	4620      	mov	r0, r4
 8000720:	f7ff ffa4 	bl	800066c <packetizerReadText>
 8000724:	4603      	mov	r3, r0
 8000726:	e7f8      	b.n	800071a <packetizerReceive+0x16>

08000728 <packetizerSend>:

enum packetizerErrors packetizerSend(ct_s *output) {
 8000728:	b530      	push	{r4, r5, lr}
 800072a:	b083      	sub	sp, #12
 800072c:	4604      	mov	r4, r0
  enum packetizerErrors ret = packetizer_Successful;
  char *textB64 = NULL;
 800072e:	aa02      	add	r2, sp, #8
 8000730:	2300      	movs	r3, #0
 8000732:	f842 3d04 	str.w	r3, [r2, #-4]!
  size_t textB64_len = 0;

  /* Encode ciphertext into base64url, return fail if not successful */
  textB64_len = base64_encode_alloc((char *) output->text, output->textLen, &textB64);
 8000736:	6841      	ldr	r1, [r0, #4]
 8000738:	6800      	ldr	r0, [r0, #0]
 800073a:	f000 f8ad 	bl	8000898 <base64_encode_alloc>
 800073e:	4605      	mov	r5, r0
  if(textB64 == NULL) {
 8000740:	9b01      	ldr	r3, [sp, #4]
 8000742:	b183      	cbz	r3, 8000766 <packetizerSend+0x3e>
      ret = packetizer_CiphertextTooLarge;
    } else {
      ret = packetizer_CiphertextAllocationFailed;
    }
  } else {
    CDC_Device_SendByte(&VirtualSerial_CDC_Interface, 0x02);
 8000744:	4c0c      	ldr	r4, [pc, #48]	; (8000778 <packetizerSend+0x50>)
 8000746:	2102      	movs	r1, #2
 8000748:	4620      	mov	r0, r4
 800074a:	f001 fecb 	bl	80024e4 <CDC_Device_SendByte>
    CDC_Device_SendData(&VirtualSerial_CDC_Interface, textB64, textB64_len);
 800074e:	b2aa      	uxth	r2, r5
 8000750:	9901      	ldr	r1, [sp, #4]
 8000752:	4620      	mov	r0, r4
 8000754:	f001 fea4 	bl	80024a0 <CDC_Device_SendData>
    CDC_Device_SendByte(&VirtualSerial_CDC_Interface, 0x03);
 8000758:	2103      	movs	r1, #3
 800075a:	4620      	mov	r0, r4
 800075c:	f001 fec2 	bl	80024e4 <CDC_Device_SendByte>
  enum packetizerErrors ret = packetizer_Successful;
 8000760:	2000      	movs	r0, #0
  }

  return ret;
}
 8000762:	b003      	add	sp, #12
 8000764:	bd30      	pop	{r4, r5, pc}
    if(output->textLen > 0 && textB64_len <= 0) {
 8000766:	6863      	ldr	r3, [r4, #4]
 8000768:	b123      	cbz	r3, 8000774 <packetizerSend+0x4c>
      ret = packetizer_CiphertextTooLarge;
 800076a:	2800      	cmp	r0, #0
 800076c:	bf14      	ite	ne
 800076e:	2008      	movne	r0, #8
 8000770:	2009      	moveq	r0, #9
 8000772:	e7f6      	b.n	8000762 <packetizerSend+0x3a>
      ret = packetizer_CiphertextAllocationFailed;
 8000774:	2008      	movs	r0, #8
 8000776:	e7f4      	b.n	8000762 <packetizerSend+0x3a>
 8000778:	20000010 	.word	0x20000010

0800077c <encrypt>:
#include <malloc.h>
#include "crypto.h"

uint8_t encrypt(uint8_t *ciphertext[],
                const uint8_t *plaintext, const size_t plaintext_len,
                const uint8_t *nonce, const uint8_t *key ) {
 800077c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800077e:	b0a3      	sub	sp, #140	; 0x8c
 8000780:	4605      	mov	r5, r0
 8000782:	4614      	mov	r4, r2
 8000784:	461f      	mov	r7, r3
 8000786:	9e28      	ldr	r6, [sp, #160]	; 0xa0
 8000788:	4b12      	ldr	r3, [pc, #72]	; (80007d4 <encrypt+0x58>)
 800078a:	681b      	ldr	r3, [r3, #0]
 800078c:	9321      	str	r3, [sp, #132]	; 0x84
  /* Encrypt like the most popular app with over 30 million users worldwide did
     cf. https://www.ssl.com/article/nq-vault-app-not-as-secure-as-advertised/  */
  uint8_t buf[128];
  memcpy(buf, plaintext, plaintext_len);
 800078e:	a801      	add	r0, sp, #4
 8000790:	f004 fa7c 	bl	8004c8c <memcpy>
  for(uint8_t i=0; i<128; i++) buf[i] ^= key[nonce[0] % 8];
 8000794:	783b      	ldrb	r3, [r7, #0]
 8000796:	f003 0307 	and.w	r3, r3, #7
 800079a:	5cf0      	ldrb	r0, [r6, r3]
 800079c:	f10d 0303 	add.w	r3, sp, #3
 80007a0:	f10d 0183 	add.w	r1, sp, #131	; 0x83
 80007a4:	f813 2f01 	ldrb.w	r2, [r3, #1]!
 80007a8:	4042      	eors	r2, r0
 80007aa:	701a      	strb	r2, [r3, #0]
 80007ac:	428b      	cmp	r3, r1
 80007ae:	d1f9      	bne.n	80007a4 <encrypt+0x28>
  *ciphertext = malloc(plaintext_len);
 80007b0:	4620      	mov	r0, r4
 80007b2:	f003 ffb7 	bl	8004724 <malloc>
 80007b6:	6028      	str	r0, [r5, #0]
  memcpy(*ciphertext, buf, plaintext_len);
 80007b8:	4622      	mov	r2, r4
 80007ba:	a901      	add	r1, sp, #4
 80007bc:	f004 fa66 	bl	8004c8c <memcpy>
  return 0;
}
 80007c0:	2000      	movs	r0, #0
 80007c2:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80007c4:	4b03      	ldr	r3, [pc, #12]	; (80007d4 <encrypt+0x58>)
 80007c6:	681b      	ldr	r3, [r3, #0]
 80007c8:	429a      	cmp	r2, r3
 80007ca:	d101      	bne.n	80007d0 <encrypt+0x54>
 80007cc:	b023      	add	sp, #140	; 0x8c
 80007ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80007d0:	f000 f9a0 	bl	8000b14 <__stack_chk_fail>
 80007d4:	0800556c 	.word	0x0800556c

080007d8 <getCiphertextLength>:

size_t getCiphertextLength(const size_t plaintext_len) {
  return plaintext_len;
}
 80007d8:	4770      	bx	lr
	...

080007dc <base64_encode>:
	       char *restrict out, size_t outlen)
{
  static const char b64str[64] =
    "ABCDEFGHIJKLMNOPQRSTUVWXYZabcdefghijklmnopqrstuvwxyz0123456789-_";

  while (inlen && outlen)
 80007dc:	2900      	cmp	r1, #0
 80007de:	d054      	beq.n	800088a <base64_encode+0xae>
{
 80007e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80007e2:	460f      	mov	r7, r1
  while (inlen && outlen)
 80007e4:	b1eb      	cbz	r3, 8000822 <base64_encode+0x46>
    {
      *out++ = b64str[(to_uchar (in[0]) >> 2) & 0x3f];
 80007e6:	7801      	ldrb	r1, [r0, #0]
 80007e8:	088c      	lsrs	r4, r1, #2
 80007ea:	4d2a      	ldr	r5, [pc, #168]	; (8000894 <base64_encode+0xb8>)
 80007ec:	5d2c      	ldrb	r4, [r5, r4]
 80007ee:	7014      	strb	r4, [r2, #0]
      if (!--outlen)
 80007f0:	2b01      	cmp	r3, #1
 80007f2:	d016      	beq.n	8000822 <base64_encode+0x46>
		   + (--inlen ? to_uchar (in[2]) >> 6 : 0))
		  & 0x3f]
	 : '=');
      if (!--outlen)
	break;
      *out++ = inlen ? b64str[to_uchar (in[2]) & 0x3f] : '=';
 80007f4:	253d      	movs	r5, #61	; 0x3d
      *out++ =
 80007f6:	4c27      	ldr	r4, [pc, #156]	; (8000894 <base64_encode+0xb8>)
		   + (--inlen ? to_uchar (in[2]) >> 6 : 0))
 80007f8:	f04f 0e00 	mov.w	lr, #0
 80007fc:	e01e      	b.n	800083c <base64_encode+0x60>
		      & 0x3f];
 80007fe:	f001 013f 	and.w	r1, r1, #63	; 0x3f
      *out++ = b64str[((to_uchar (in[0]) << 4)
 8000802:	5c61      	ldrb	r1, [r4, r1]
 8000804:	7051      	strb	r1, [r2, #1]
      if (!--outlen)
 8000806:	2b02      	cmp	r3, #2
 8000808:	d00b      	beq.n	8000822 <base64_encode+0x46>
      *out++ =
 800080a:	bb26      	cbnz	r6, 8000856 <base64_encode+0x7a>
 800080c:	7095      	strb	r5, [r2, #2]
      if (!--outlen)
 800080e:	2b03      	cmp	r3, #3
 8000810:	d007      	beq.n	8000822 <base64_encode+0x46>
 8000812:	3204      	adds	r2, #4
      *out++ = inlen ? b64str[to_uchar (in[2]) & 0x3f] : '=';
 8000814:	f802 5c01 	strb.w	r5, [r2, #-1]
      if (!--outlen)
 8000818:	3b04      	subs	r3, #4
 800081a:	d002      	beq.n	8000822 <base64_encode+0x46>
	break;
      if (inlen)
 800081c:	b916      	cbnz	r6, 8000824 <base64_encode+0x48>
      if (inlen)
	in += 3;
    }

  if (outlen)
    *out = '\0';
 800081e:	2300      	movs	r3, #0
 8000820:	7013      	strb	r3, [r2, #0]
}
 8000822:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if (inlen)
 8000824:	1e77      	subs	r7, r6, #1
 8000826:	d0fa      	beq.n	800081e <base64_encode+0x42>
      *out++ = b64str[(to_uchar (in[0]) >> 2) & 0x3f];
 8000828:	f810 1f03 	ldrb.w	r1, [r0, #3]!
 800082c:	ea4f 0c91 	mov.w	ip, r1, lsr #2
 8000830:	f814 c00c 	ldrb.w	ip, [r4, ip]
 8000834:	f882 c000 	strb.w	ip, [r2]
      if (!--outlen)
 8000838:	2b01      	cmp	r3, #1
 800083a:	d0f2      	beq.n	8000822 <base64_encode+0x46>
      *out++ = b64str[((to_uchar (in[0]) << 4)
 800083c:	0109      	lsls	r1, r1, #4
		       + (--inlen ? to_uchar (in[1]) >> 4 : 0))
 800083e:	1e7e      	subs	r6, r7, #1
 8000840:	d0dd      	beq.n	80007fe <base64_encode+0x22>
 8000842:	f890 c001 	ldrb.w	ip, [r0, #1]
 8000846:	eb01 111c 	add.w	r1, r1, ip, lsr #4
		      & 0x3f];
 800084a:	f001 013f 	and.w	r1, r1, #63	; 0x3f
      *out++ = b64str[((to_uchar (in[0]) << 4)
 800084e:	5c61      	ldrb	r1, [r4, r1]
 8000850:	7051      	strb	r1, [r2, #1]
      if (!--outlen)
 8000852:	2b02      	cmp	r3, #2
 8000854:	d0e5      	beq.n	8000822 <base64_encode+0x46>
	 ? b64str[((to_uchar (in[1]) << 2)
 8000856:	7841      	ldrb	r1, [r0, #1]
 8000858:	0089      	lsls	r1, r1, #2
		   + (--inlen ? to_uchar (in[2]) >> 6 : 0))
 800085a:	1ebe      	subs	r6, r7, #2
 800085c:	bf1a      	itte	ne
 800085e:	7887      	ldrbne	r7, [r0, #2]
 8000860:	09bf      	lsrne	r7, r7, #6
 8000862:	4677      	moveq	r7, lr
 8000864:	4439      	add	r1, r7
		  & 0x3f]
 8000866:	f001 013f 	and.w	r1, r1, #63	; 0x3f
      *out++ =
 800086a:	5c61      	ldrb	r1, [r4, r1]
 800086c:	7091      	strb	r1, [r2, #2]
      if (!--outlen)
 800086e:	2b03      	cmp	r3, #3
 8000870:	d0d7      	beq.n	8000822 <base64_encode+0x46>
      *out++ = inlen ? b64str[to_uchar (in[2]) & 0x3f] : '=';
 8000872:	2e00      	cmp	r6, #0
 8000874:	d0cd      	beq.n	8000812 <base64_encode+0x36>
 8000876:	3204      	adds	r2, #4
 8000878:	7881      	ldrb	r1, [r0, #2]
 800087a:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 800087e:	5c61      	ldrb	r1, [r4, r1]
 8000880:	f802 1c01 	strb.w	r1, [r2, #-1]
      if (!--outlen)
 8000884:	3b04      	subs	r3, #4
 8000886:	d1cd      	bne.n	8000824 <base64_encode+0x48>
 8000888:	e7cb      	b.n	8000822 <base64_encode+0x46>
  if (outlen)
 800088a:	b10b      	cbz	r3, 8000890 <base64_encode+0xb4>
    *out = '\0';
 800088c:	2300      	movs	r3, #0
 800088e:	7013      	strb	r3, [r2, #0]
 8000890:	4770      	bx	lr
 8000892:	bf00      	nop
 8000894:	0800542c 	.word	0x0800542c

08000898 <base64_encode_alloc>:
   memory allocation failed, OUT is set to NULL, and the return value
   indicates length of the requested memory block, i.e.,
   BASE64_LENGTH(inlen) + 1. */
size_t
base64_encode_alloc (const char *in, size_t inlen, char **out)
{
 8000898:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  size_t outlen = 1 + BASE64_LENGTH (inlen);
 800089c:	1c8c      	adds	r4, r1, #2
 800089e:	4b0f      	ldr	r3, [pc, #60]	; (80008dc <base64_encode_alloc+0x44>)
 80008a0:	fba3 3404 	umull	r3, r4, r3, r4
 80008a4:	0864      	lsrs	r4, r4, #1
 80008a6:	00a4      	lsls	r4, r4, #2
 80008a8:	1c65      	adds	r5, r4, #1
   * If the multiplication overflows, we lose at least half of the
   * correct value, so the result is < ((inlen + 2) / 3) * 2, which is
   * less than (inlen + 2) * 0.66667, which is less than inlen as soon as
   * (inlen > 4).
   */
  if (inlen > outlen)
 80008aa:	42a9      	cmp	r1, r5
 80008ac:	d904      	bls.n	80008b8 <base64_encode_alloc+0x20>
    {
      *out = NULL;
 80008ae:	2500      	movs	r5, #0
 80008b0:	6015      	str	r5, [r2, #0]
    return outlen;

  base64_encode (in, inlen, *out, outlen);

  return outlen - 1;
}
 80008b2:	4628      	mov	r0, r5
 80008b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80008b8:	4617      	mov	r7, r2
 80008ba:	460e      	mov	r6, r1
 80008bc:	4680      	mov	r8, r0
  *out = malloc (outlen);
 80008be:	4628      	mov	r0, r5
 80008c0:	f003 ff30 	bl	8004724 <malloc>
 80008c4:	6038      	str	r0, [r7, #0]
  if (!*out)
 80008c6:	2800      	cmp	r0, #0
 80008c8:	d0f3      	beq.n	80008b2 <base64_encode_alloc+0x1a>
  base64_encode (in, inlen, *out, outlen);
 80008ca:	462b      	mov	r3, r5
 80008cc:	4602      	mov	r2, r0
 80008ce:	4631      	mov	r1, r6
 80008d0:	4640      	mov	r0, r8
 80008d2:	f7ff ff83 	bl	80007dc <base64_encode>
  return outlen - 1;
 80008d6:	4625      	mov	r5, r4
 80008d8:	e7eb      	b.n	80008b2 <base64_encode_alloc+0x1a>
 80008da:	bf00      	nop
 80008dc:	aaaaaaab 	.word	0xaaaaaaab

080008e0 <isbase64>:
   false otherwise.  Note that '=' is padding and not considered to be
   part of the alphabet.  */
bool
isbase64 (char ch)
{
  return uchar_in_range (to_uchar (ch)) && 0 <= b64[to_uchar (ch)];
 80008e0:	4b03      	ldr	r3, [pc, #12]	; (80008f0 <isbase64+0x10>)
 80008e2:	4418      	add	r0, r3
 80008e4:	f890 0040 	ldrb.w	r0, [r0, #64]	; 0x40
 80008e8:	43c0      	mvns	r0, r0
}
 80008ea:	f3c0 10c0 	ubfx	r0, r0, #7, #1
 80008ee:	4770      	bx	lr
 80008f0:	0800542c 	.word	0x0800542c

080008f4 <base64_decode>:
   that, when applicable, you must remove any line terminators that is
   part of the data stream before calling this function.  */
bool
base64_decode (const char *restrict in, size_t inlen,
	       char *restrict out, size_t *outlen)
{
 80008f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  size_t outleft = *outlen;
 80008f8:	f8d3 c000 	ldr.w	ip, [r3]

  while (inlen >= 2)
 80008fc:	2901      	cmp	r1, #1
 80008fe:	d963      	bls.n	80009c8 <base64_decode+0xd4>
  return uchar_in_range (to_uchar (ch)) && 0 <= b64[to_uchar (ch)];
 8000900:	7805      	ldrb	r5, [r0, #0]
 8000902:	4c34      	ldr	r4, [pc, #208]	; (80009d4 <base64_decode+0xe0>)
 8000904:	442c      	add	r4, r5
 8000906:	f994 6040 	ldrsb.w	r6, [r4, #64]	; 0x40
    {
      if (!isbase64 (in[0]) || !isbase64 (in[1]))
 800090a:	2e00      	cmp	r6, #0
 800090c:	db5e      	blt.n	80009cc <base64_decode+0xd8>
  return uchar_in_range (to_uchar (ch)) && 0 <= b64[to_uchar (ch)];
 800090e:	7845      	ldrb	r5, [r0, #1]
 8000910:	4c30      	ldr	r4, [pc, #192]	; (80009d4 <base64_decode+0xe0>)
 8000912:	442c      	add	r4, r5
 8000914:	f994 e040 	ldrsb.w	lr, [r4, #64]	; 0x40
      if (!isbase64 (in[0]) || !isbase64 (in[1]))
 8000918:	f1be 0f00 	cmp.w	lr, #0
 800091c:	db58      	blt.n	80009d0 <base64_decode+0xdc>
  size_t outleft = *outlen;
 800091e:	4665      	mov	r5, ip
  return uchar_in_range (to_uchar (ch)) && 0 <= b64[to_uchar (ch)];
 8000920:	4f2c      	ldr	r7, [pc, #176]	; (80009d4 <base64_decode+0xe0>)
 8000922:	e021      	b.n	8000968 <base64_decode+0x74>
      if (inlen == 2)
	break;

      if (in[2] == '=')
	{
	  if (inlen != 4)
 8000924:	2904      	cmp	r1, #4
 8000926:	d103      	bne.n	8000930 <base64_decode+0x3c>
	    break;

	  if (in[3] != '=')
 8000928:	78e2      	ldrb	r2, [r4, #3]
 800092a:	2a3d      	cmp	r2, #61	; 0x3d
 800092c:	d100      	bne.n	8000930 <base64_decode+0x3c>
		}
	    }
	}

      in += 4;
      inlen -= 4;
 800092e:	3904      	subs	r1, #4
    }

  *outlen -= outleft;
 8000930:	ebac 0505 	sub.w	r5, ip, r5
 8000934:	601d      	str	r5, [r3, #0]
 8000936:	fab1 f081 	clz	r0, r1
 800093a:	0940      	lsrs	r0, r0, #5

  if (inlen != 0)
    return false;

  return true;
}
 800093c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	      if (inlen != 4)
 8000940:	2904      	cmp	r1, #4
 8000942:	d0f4      	beq.n	800092e <base64_decode+0x3a>
 8000944:	e7f4      	b.n	8000930 <base64_decode+0x3c>
      inlen -= 4;
 8000946:	3904      	subs	r1, #4
  while (inlen >= 2)
 8000948:	2901      	cmp	r1, #1
 800094a:	d9f1      	bls.n	8000930 <base64_decode+0x3c>
  return uchar_in_range (to_uchar (ch)) && 0 <= b64[to_uchar (ch)];
 800094c:	7926      	ldrb	r6, [r4, #4]
 800094e:	443e      	add	r6, r7
 8000950:	f996 6040 	ldrsb.w	r6, [r6, #64]	; 0x40
      if (!isbase64 (in[0]) || !isbase64 (in[1]))
 8000954:	2e00      	cmp	r6, #0
 8000956:	dbeb      	blt.n	8000930 <base64_decode+0x3c>
  return uchar_in_range (to_uchar (ch)) && 0 <= b64[to_uchar (ch)];
 8000958:	7964      	ldrb	r4, [r4, #5]
 800095a:	443c      	add	r4, r7
 800095c:	f994 e040 	ldrsb.w	lr, [r4, #64]	; 0x40
 8000960:	3004      	adds	r0, #4
      if (!isbase64 (in[0]) || !isbase64 (in[1]))
 8000962:	f1be 0f00 	cmp.w	lr, #0
 8000966:	dbe3      	blt.n	8000930 <base64_decode+0x3c>
 8000968:	4604      	mov	r4, r0
      if (outleft)
 800096a:	b135      	cbz	r5, 800097a <base64_decode+0x86>
		    | (b64[to_uchar (in[1])] >> 4));
 800096c:	ea4f 182e 	mov.w	r8, lr, asr #4
 8000970:	ea48 0686 	orr.w	r6, r8, r6, lsl #2
	  *out++ = ((b64[to_uchar (in[0])] << 2)
 8000974:	7016      	strb	r6, [r2, #0]
	  outleft--;
 8000976:	3d01      	subs	r5, #1
	  *out++ = ((b64[to_uchar (in[0])] << 2)
 8000978:	3201      	adds	r2, #1
      if (inlen == 2)
 800097a:	2902      	cmp	r1, #2
 800097c:	d0d8      	beq.n	8000930 <base64_decode+0x3c>
      if (in[2] == '=')
 800097e:	78a6      	ldrb	r6, [r4, #2]
 8000980:	2e3d      	cmp	r6, #61	; 0x3d
 8000982:	d0cf      	beq.n	8000924 <base64_decode+0x30>
  return uchar_in_range (to_uchar (ch)) && 0 <= b64[to_uchar (ch)];
 8000984:	443e      	add	r6, r7
 8000986:	f996 8040 	ldrsb.w	r8, [r6, #64]	; 0x40
	  if (!isbase64 (in[2]))
 800098a:	f1b8 0f00 	cmp.w	r8, #0
 800098e:	dbcf      	blt.n	8000930 <base64_decode+0x3c>
	  if (outleft)
 8000990:	b13d      	cbz	r5, 80009a2 <base64_decode+0xae>
			| (b64[to_uchar (in[2])] >> 2));
 8000992:	ea4f 06a8 	mov.w	r6, r8, asr #2
 8000996:	ea46 1e0e 	orr.w	lr, r6, lr, lsl #4
	      *out++ = (((b64[to_uchar (in[1])] << 4) & 0xf0)
 800099a:	f882 e000 	strb.w	lr, [r2]
	      outleft--;
 800099e:	3d01      	subs	r5, #1
	      *out++ = (((b64[to_uchar (in[1])] << 4) & 0xf0)
 80009a0:	3201      	adds	r2, #1
	  if (inlen == 3)
 80009a2:	2903      	cmp	r1, #3
 80009a4:	d0c4      	beq.n	8000930 <base64_decode+0x3c>
	  if (in[3] == '=')
 80009a6:	78e6      	ldrb	r6, [r4, #3]
 80009a8:	2e3d      	cmp	r6, #61	; 0x3d
 80009aa:	d0c9      	beq.n	8000940 <base64_decode+0x4c>
  return uchar_in_range (to_uchar (ch)) && 0 <= b64[to_uchar (ch)];
 80009ac:	443e      	add	r6, r7
 80009ae:	f996 6040 	ldrsb.w	r6, [r6, #64]	; 0x40
	      if (!isbase64 (in[3]))
 80009b2:	2e00      	cmp	r6, #0
 80009b4:	dbbc      	blt.n	8000930 <base64_decode+0x3c>
	      if (outleft)
 80009b6:	2d00      	cmp	r5, #0
 80009b8:	d0c5      	beq.n	8000946 <base64_decode+0x52>
			    | b64[to_uchar (in[3])]);
 80009ba:	ea46 1888 	orr.w	r8, r6, r8, lsl #6
		  *out++ = (((b64[to_uchar (in[2])] << 6) & 0xc0)
 80009be:	f882 8000 	strb.w	r8, [r2]
		  outleft--;
 80009c2:	3d01      	subs	r5, #1
		  *out++ = (((b64[to_uchar (in[2])] << 6) & 0xc0)
 80009c4:	3201      	adds	r2, #1
 80009c6:	e7be      	b.n	8000946 <base64_decode+0x52>
  size_t outleft = *outlen;
 80009c8:	4665      	mov	r5, ip
 80009ca:	e7b1      	b.n	8000930 <base64_decode+0x3c>
 80009cc:	4665      	mov	r5, ip
 80009ce:	e7af      	b.n	8000930 <base64_decode+0x3c>
 80009d0:	4665      	mov	r5, ip
 80009d2:	e7ad      	b.n	8000930 <base64_decode+0x3c>
 80009d4:	0800542c 	.word	0x0800542c

080009d8 <base64_decode_alloc>:
   input was invalid, in which case *OUT is NULL and *OUTLEN is
   undefined. */
bool
base64_decode_alloc (const char *in, size_t inlen, char **out,
		     size_t *outlen)
{
 80009d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80009da:	b083      	sub	sp, #12
 80009dc:	4607      	mov	r7, r0
 80009de:	460c      	mov	r4, r1
 80009e0:	4615      	mov	r5, r2
 80009e2:	461e      	mov	r6, r3
  /* This may allocate a few bytes too much, depending on input,
     but it's not worth the extra CPU time to compute the exact amount.
     The exact amount is 3 * inlen / 4, minus 1 if the input ends
     with "=" and minus another 1 if the input ends with "==".
     Dividing before multiplying avoids the possibility of overflow.  */
  size_t needlen = 3 * (inlen / 4) + 2;
 80009e4:	0888      	lsrs	r0, r1, #2
 80009e6:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 80009ea:	3002      	adds	r0, #2
 80009ec:	9001      	str	r0, [sp, #4]

  *out = malloc (needlen);
 80009ee:	f003 fe99 	bl	8004724 <malloc>
 80009f2:	6028      	str	r0, [r5, #0]
  if (!*out)
 80009f4:	b188      	cbz	r0, 8000a1a <base64_decode_alloc+0x42>
    return true;

  if (!base64_decode (in, inlen, *out, &needlen))
 80009f6:	ab01      	add	r3, sp, #4
 80009f8:	4602      	mov	r2, r0
 80009fa:	4621      	mov	r1, r4
 80009fc:	4638      	mov	r0, r7
 80009fe:	f7ff ff79 	bl	80008f4 <base64_decode>
 8000a02:	4604      	mov	r4, r0
 8000a04:	b118      	cbz	r0, 8000a0e <base64_decode_alloc+0x36>
      free (*out);
      *out = NULL;
      return false;
    }

  if (outlen)
 8000a06:	b14e      	cbz	r6, 8000a1c <base64_decode_alloc+0x44>
    *outlen = needlen;
 8000a08:	9b01      	ldr	r3, [sp, #4]
 8000a0a:	6033      	str	r3, [r6, #0]
 8000a0c:	e006      	b.n	8000a1c <base64_decode_alloc+0x44>
      free (*out);
 8000a0e:	6828      	ldr	r0, [r5, #0]
 8000a10:	f003 fe90 	bl	8004734 <free>
      *out = NULL;
 8000a14:	2300      	movs	r3, #0
 8000a16:	602b      	str	r3, [r5, #0]
      return false;
 8000a18:	e000      	b.n	8000a1c <base64_decode_alloc+0x44>
    return true;
 8000a1a:	2401      	movs	r4, #1

  return true;
}
 8000a1c:	4620      	mov	r0, r4
 8000a1e:	b003      	add	sp, #12
 8000a20:	bdf0      	pop	{r4, r5, r6, r7, pc}

08000a22 <enableMPU>:
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__((always_inline)) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000a22:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000a26:	f3bf 8f6f 	isb	sy
#include "MPUeasy.h"

void enableMPU(int enableBackgroundRegion) {
	__DSB();
	__ISB();
	PPB->MPU_CTRL |= (enableBackgroundRegion ? 0x4 : 0x0) | 0x1;
 8000a2a:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8000a2e:	f8d3 3d94 	ldr.w	r3, [r3, #3476]	; 0xd94
 8000a32:	2800      	cmp	r0, #0
 8000a34:	bf14      	ite	ne
 8000a36:	2205      	movne	r2, #5
 8000a38:	2201      	moveq	r2, #1
 8000a3a:	4313      	orrs	r3, r2
 8000a3c:	f04f 22e0 	mov.w	r2, #3758153728	; 0xe000e000
 8000a40:	f8c2 3d94 	str.w	r3, [r2, #3476]	; 0xd94
  __ASM volatile ("dsb 0xF":::"memory");
 8000a44:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000a48:	f3bf 8f6f 	isb	sy
	__DSB();
	__ISB();
}
 8000a4c:	4770      	bx	lr

08000a4e <disableMPU>:
  __ASM volatile ("dsb 0xF":::"memory");
 8000a4e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000a52:	f3bf 8f6f 	isb	sy

void disableMPU(void) {
	__DSB();
	__ISB();
	PPB->MPU_CTRL = 0;
 8000a56:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8000a5a:	2200      	movs	r2, #0
 8000a5c:	f8c3 2d94 	str.w	r2, [r3, #3476]	; 0xd94
  __ASM volatile ("dsb 0xF":::"memory");
 8000a60:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000a64:	f3bf 8f6f 	isb	sy
	__DSB();
	__ISB();
}
 8000a68:	4770      	bx	lr

08000a6a <configMPU>:

void configMPU(MPUconfig_t config) {
 8000a6a:	b470      	push	{r4, r5, r6}
 8000a6c:	b085      	sub	sp, #20
 8000a6e:	ab04      	add	r3, sp, #16
 8000a70:	e903 0007 	stmdb	r3, {r0, r1, r2}
 8000a74:	9a01      	ldr	r2, [sp, #4]
 8000a76:	9b02      	ldr	r3, [sp, #8]
 8000a78:	f89d 100c 	ldrb.w	r1, [sp, #12]
	/* to align baseAddress, we shift right and then left again,
	 * with at least the position of the ADDR bitfield
	 * so other bitfields don't get changed */
	uint8_t addrShift = config.size > PPB_MPU_RBAR_ADDR_Pos ? \
 8000a7c:	460e      	mov	r6, r1
 8000a7e:	2909      	cmp	r1, #9
 8000a80:	bf38      	it	cc
 8000a82:	2609      	movcc	r6, #9
	                    config.size : PPB_MPU_RBAR_ADDR_Pos;
	/* TEX, S, C, and B field will be set according to recommendation
	 * in table 2-17 of manual */
	uint8_t autoSet = config.baseAddress < (void *)0x10000000 ? 0x2 : \
 8000a84:	f1b2 5f80 	cmp.w	r2, #268435456	; 0x10000000
 8000a88:	d308      	bcc.n	8000a9c <configMPU+0x32>
 8000a8a:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 8000a8e:	d32a      	bcc.n	8000ae6 <configMPU+0x7c>
 8000a90:	f1b2 4fc0 	cmp.w	r2, #1610612736	; 0x60000000
 8000a94:	bf34      	ite	cc
 8000a96:	2405      	movcc	r4, #5
 8000a98:	2407      	movcs	r4, #7
 8000a9a:	e000      	b.n	8000a9e <configMPU+0x34>
 8000a9c:	2402      	movs	r4, #2
	                  config.baseAddress < (void *)0x40000000 ? 0x6 : \
	                  config.baseAddress < (void *)0x60000000 ? 0x5 : \
	                                                            0x7;
	/* switch to correct priority slot */
	PPB->MPU_RNR = config.priority & 0x7;
 8000a9e:	f89d 500d 	ldrb.w	r5, [sp, #13]
 8000aa2:	f005 0507 	and.w	r5, r5, #7
 8000aa6:	f04f 20e0 	mov.w	r0, #3758153728	; 0xe000e000
 8000aaa:	f8c0 5d98 	str.w	r5, [r0, #3480]	; 0xd98
	/* disable region before changing parameters to avoid glitches */
	PPB->MPU_RASR &= ~PPB_MPU_RASR_ENABLE_Msk;
 8000aae:	f8d0 5da0 	ldr.w	r5, [r0, #3488]	; 0xda0
 8000ab2:	f025 0501 	bic.w	r5, r5, #1
 8000ab6:	f8c0 5da0 	str.w	r5, [r0, #3488]	; 0xda0

	PPB->MPU_RBAR = ((uint32_t) config.baseAddress >> addrShift) \
 8000aba:	40f2      	lsrs	r2, r6
	                                               << addrShift;
 8000abc:	40b2      	lsls	r2, r6
	PPB->MPU_RBAR = ((uint32_t) config.baseAddress >> addrShift) \
 8000abe:	f8c0 2d9c 	str.w	r2, [r0, #3484]	; 0xd9c
	PPB->MPU_RASR = (config.permissions << PPB_MPU_RASR_AP_Pos \
 8000ac2:	0618      	lsls	r0, r3, #24
                & (PPB_MPU_RASR_XN_Msk | PPB_MPU_RASR_AP_Msk))  | \
 8000ac4:	f000 50b8 	and.w	r0, r0, #385875968	; 0x17000000
	                (autoSet            << PPB_MPU_RASR_B_Pos  )  | \
 8000ac8:	0422      	lsls	r2, r4, #16
            ((config.size > 0 ? config.size - 1 : config.size)\
	                                    << PPB_MPU_RASR_SIZE_Pos\
	                                     & PPB_MPU_RASR_SIZE_Msk) | \
 8000aca:	b971      	cbnz	r1, 8000aea <configMPU+0x80>
 8000acc:	2100      	movs	r1, #0
	                (config.permissions >> 7 \
	                                     & PPB_MPU_RASR_ENABLE_Msk);
 8000ace:	f3c3 13c0 	ubfx	r3, r3, #7, #1
	                                     & PPB_MPU_RASR_SIZE_Msk) | \
 8000ad2:	4303      	orrs	r3, r0
 8000ad4:	4313      	orrs	r3, r2
 8000ad6:	430b      	orrs	r3, r1
	PPB->MPU_RASR = (config.permissions << PPB_MPU_RASR_AP_Pos \
 8000ad8:	f04f 22e0 	mov.w	r2, #3758153728	; 0xe000e000
 8000adc:	f8c2 3da0 	str.w	r3, [r2, #3488]	; 0xda0
}
 8000ae0:	b005      	add	sp, #20
 8000ae2:	bc70      	pop	{r4, r5, r6}
 8000ae4:	4770      	bx	lr
	uint8_t autoSet = config.baseAddress < (void *)0x10000000 ? 0x2 : \
 8000ae6:	2406      	movs	r4, #6
 8000ae8:	e7d9      	b.n	8000a9e <configMPU+0x34>
            ((config.size > 0 ? config.size - 1 : config.size)\
 8000aea:	3901      	subs	r1, #1
	                                    << PPB_MPU_RASR_SIZE_Pos\
 8000aec:	0049      	lsls	r1, r1, #1
	                                     & PPB_MPU_RASR_SIZE_Msk) | \
 8000aee:	f001 013e 	and.w	r1, r1, #62	; 0x3e
 8000af2:	e7ec      	b.n	8000ace <configMPU+0x64>

08000af4 <MemManage_Handler>:

void MemManage_Handler(void) {
  uint8_t MMFSR = PPB->CFSR;
 8000af4:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8000af8:	f8d3 3d28 	ldr.w	r3, [r3, #3368]	; 0xd28
  void *MMFAR = (MMFSR & PPB_CFSR_MMARVALID_Msk) ? (void *) PPB->MMFAR : NULL;
 8000afc:	f013 0f80 	tst.w	r3, #128	; 0x80
 8000b00:	bf1c      	itt	ne
 8000b02:	f04f 23e0 	movne.w	r3, #3758153728	; 0xe000e000
 8000b06:	f8d3 3d34 	ldrne.w	r3, [r3, #3380]	; 0xd34
 8000b0a:	e7fe      	b.n	8000b0a <MemManage_Handler+0x16>

08000b0c <gadget2>:
.syntax unified
.text
.thumb_func
gadget2:
  .fnstart
  SUB sp, #32
 8000b0c:	b088      	sub	sp, #32
  POP {pc}
 8000b0e:	bd00      	pop	{pc}

08000b10 <gadget3>:
  .size gadget2,.-gadget2

.thumb_func
gadget3:
  .fnstart
  STR r4, [r3]
 8000b10:	601c      	str	r4, [r3, #0]
  POP {pc}
 8000b12:	bd00      	pop	{pc}

08000b14 <__stack_chk_fail>:
  __ASM volatile ("dsb 0xF":::"memory");
 8000b14:	f3bf 8f4f 	dsb	sy
__STATIC_INLINE void __NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8000b18:	4905      	ldr	r1, [pc, #20]	; (8000b30 <__stack_chk_fail+0x1c>)
 8000b1a:	68ca      	ldr	r2, [r1, #12]
 8000b1c:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8000b20:	4b04      	ldr	r3, [pc, #16]	; (8000b34 <__stack_chk_fail+0x20>)
 8000b22:	4313      	orrs	r3, r2
 8000b24:	60cb      	str	r3, [r1, #12]
 8000b26:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8000b2a:	bf00      	nop
 8000b2c:	e7fd      	b.n	8000b2a <__stack_chk_fail+0x16>
 8000b2e:	bf00      	nop
 8000b30:	e000ed00 	.word	0xe000ed00
 8000b34:	05fa0004 	.word	0x05fa0004

08000b38 <getButtonEvent>:
     .timer_concatenation = 0U
    };

enum Button getButtonEvent() {
  static enum Button currentButton = noButton;
  enum Button lastButton = currentButton;
 8000b38:	4b0e      	ldr	r3, [pc, #56]	; (8000b74 <getButtonEvent+0x3c>)
 8000b3a:	781b      	ldrb	r3, [r3, #0]

__STATIC_INLINE uint32_t XMC_GPIO_GetInput(XMC_GPIO_PORT_t *const port, const uint8_t pin)
{
  XMC_ASSERT("XMC_GPIO_GetInput: Invalid port", XMC_GPIO_CHECK_PORT(port));

  return (((port->IN) >> pin) & 0x1U);
 8000b3c:	4a0e      	ldr	r2, [pc, #56]	; (8000b78 <getButtonEvent+0x40>)
 8000b3e:	6a52      	ldr	r2, [r2, #36]	; 0x24

  /* check whether button 1 or button 2 is currently pressed down */
  if(XMC_GPIO_GetInput(BUTTON1) == 0) {
 8000b40:	f412 4f80 	tst.w	r2, #16384	; 0x4000
    currentButton |= Button1;
 8000b44:	bf0c      	ite	eq
 8000b46:	f043 0201 	orreq.w	r2, r3, #1
  } else {
    currentButton &= ~Button1;
 8000b4a:	f023 0201 	bicne.w	r2, r3, #1
 8000b4e:	4909      	ldr	r1, [pc, #36]	; (8000b74 <getButtonEvent+0x3c>)
 8000b50:	700a      	strb	r2, [r1, #0]
 8000b52:	4a09      	ldr	r2, [pc, #36]	; (8000b78 <getButtonEvent+0x40>)
 8000b54:	6a52      	ldr	r2, [r2, #36]	; 0x24
  }
  if(XMC_GPIO_GetInput(BUTTON2) == 0) {
 8000b56:	f412 4f00 	tst.w	r2, #32768	; 0x8000
    currentButton |= Button2;
 8000b5a:	4906      	ldr	r1, [pc, #24]	; (8000b74 <getButtonEvent+0x3c>)
 8000b5c:	780a      	ldrb	r2, [r1, #0]
 8000b5e:	bf0c      	ite	eq
 8000b60:	f042 0202 	orreq.w	r2, r2, #2
  } else {
    currentButton &= ~Button2;
 8000b64:	f022 0202 	bicne.w	r2, r2, #2
 8000b68:	700a      	strb	r2, [r1, #0]
  }

  /* Return those buttons that are pressed now but where not pressed before */
  return currentButton & ~lastButton;
 8000b6a:	4a02      	ldr	r2, [pc, #8]	; (8000b74 <getButtonEvent+0x3c>)
 8000b6c:	7810      	ldrb	r0, [r2, #0]
}
 8000b6e:	ea20 0003 	bic.w	r0, r0, r3
 8000b72:	4770      	bx	lr
 8000b74:	20000878 	.word	0x20000878
 8000b78:	48028100 	.word	0x48028100

08000b7c <blink>:

void blink(int code) {
  if(code == BLINKENLIGHTS) {
 8000b7c:	4b21      	ldr	r3, [pc, #132]	; (8000c04 <blink+0x88>)
 8000b7e:	4298      	cmp	r0, r3
 8000b80:	d006      	beq.n	8000b90 <blink+0x14>
 *  XMC_CCU4_SLICE_StartTimer().
 */
__STATIC_INLINE void XMC_CCU4_SLICE_StopClearTimer(XMC_CCU4_SLICE_t *const slice)
{
  XMC_ASSERT("XMC_CCU4_SLICE_StopClearTimer:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  slice->TCCLR = CCU4_CC4_TCCLR_TRBC_Msk | CCU4_CC4_TCCLR_TCC_Msk;
 8000b82:	2303      	movs	r3, #3
 8000b84:	4a20      	ldr	r2, [pc, #128]	; (8000c08 <blink+0x8c>)
 8000b86:	6113      	str	r3, [r2, #16]
 8000b88:	f502 7280 	add.w	r2, r2, #256	; 0x100
 8000b8c:	6113      	str	r3, [r2, #16]
 8000b8e:	4770      	bx	lr
void blink(int code) {
 8000b90:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    XMC_CCU4_Init(CCU40, XMC_CCU4_SLICE_MCMS_ACTION_TRANSFER_PR_CR);
 8000b94:	4c1d      	ldr	r4, [pc, #116]	; (8000c0c <blink+0x90>)
 8000b96:	2100      	movs	r1, #0
 8000b98:	4620      	mov	r0, r4
 8000b9a:	f003 fa21 	bl	8003fe0 <XMC_CCU4_Init>
    XMC_CCU4_SLICE_CompareInit(CCU40_CC42, &CCU_compare_config);
 8000b9e:	4f1c      	ldr	r7, [pc, #112]	; (8000c10 <blink+0x94>)
 8000ba0:	4e19      	ldr	r6, [pc, #100]	; (8000c08 <blink+0x8c>)
 8000ba2:	4639      	mov	r1, r7
 8000ba4:	4630      	mov	r0, r6
 8000ba6:	f003 fa39 	bl	800401c <XMC_CCU4_SLICE_CompareInit>
    XMC_CCU4_SLICE_CompareInit(CCU40_CC43, &CCU_compare_config);
 8000baa:	4d1a      	ldr	r5, [pc, #104]	; (8000c14 <blink+0x98>)
 8000bac:	4639      	mov	r1, r7
 8000bae:	4628      	mov	r0, r5
 8000bb0:	f003 fa34 	bl	800401c <XMC_CCU4_SLICE_CompareInit>
 *  XMC_CCU4_SLICE_GetTimerPeriodMatch().
 */
__STATIC_INLINE void XMC_CCU4_SLICE_SetTimerCompareMatch(XMC_CCU4_SLICE_t *const slice, const uint16_t compare_val)
{
  XMC_ASSERT("XMC_CCU4_SLICE_SetTimerCompareMatch:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  slice->CRS = (uint32_t) compare_val;
 8000bb4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000bb8:	63f3      	str	r3, [r6, #60]	; 0x3c
 8000bba:	63eb      	str	r3, [r5, #60]	; 0x3c
  slice->PRS = (uint32_t) period_val;
 8000bbc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000bc0:	6373      	str	r3, [r6, #52]	; 0x34
 8000bc2:	f44f 437a 	mov.w	r3, #64000	; 0xfa00
 8000bc6:	636b      	str	r3, [r5, #52]	; 0x34
 *  None.
 */
__STATIC_INLINE void XMC_CCU4_EnableShadowTransfer(XMC_CCU4_MODULE_t *const module, const uint32_t shadow_transfer_msk)
{
  XMC_ASSERT("XMC_CCU4_EnableShadowTransfer:Invalid Slice Pointer", XMC_CCU4_IsValidModule(module));
  module->GCSS = (uint32_t)shadow_transfer_msk;  
 8000bc8:	f44f 5388 	mov.w	r3, #4352	; 0x1100
 8000bcc:	6123      	str	r3, [r4, #16]
    XMC_CCU4_SLICE_SetTimerCompareMatch(CCU40_CC42, 0x8000);
    XMC_CCU4_SLICE_SetTimerCompareMatch(CCU40_CC43, 0x8000);
    XMC_CCU4_SLICE_SetTimerPeriodMatch(CCU40_CC42, 0xFFFF);
    XMC_CCU4_SLICE_SetTimerPeriodMatch(CCU40_CC43, 0xFA00);
    XMC_CCU4_EnableShadowTransfer(CCU40, XMC_CCU4_SHADOW_TRANSFER_SLICE_2 | XMC_CCU4_SHADOW_TRANSFER_SLICE_3);
    XMC_GPIO_Init(XMC_GPIO_PORT1,  0, &LED_config);
 8000bce:	f8df 804c 	ldr.w	r8, [pc, #76]	; 8000c1c <blink+0xa0>
 8000bd2:	4f11      	ldr	r7, [pc, #68]	; (8000c18 <blink+0x9c>)
 8000bd4:	4642      	mov	r2, r8
 8000bd6:	2100      	movs	r1, #0
 8000bd8:	4638      	mov	r0, r7
 8000bda:	f003 f955 	bl	8003e88 <XMC_GPIO_Init>
    XMC_GPIO_Init(XMC_GPIO_PORT1,  1, &LED_config);
 8000bde:	4642      	mov	r2, r8
 8000be0:	2101      	movs	r1, #1
 8000be2:	4638      	mov	r0, r7
 8000be4:	f003 f950 	bl	8003e88 <XMC_GPIO_Init>
  module->GIDLC |= ((uint32_t) 1) << slice_number;
 8000be8:	68e3      	ldr	r3, [r4, #12]
 8000bea:	f043 0304 	orr.w	r3, r3, #4
 8000bee:	60e3      	str	r3, [r4, #12]
 8000bf0:	68e3      	ldr	r3, [r4, #12]
 8000bf2:	f043 0308 	orr.w	r3, r3, #8
 8000bf6:	60e3      	str	r3, [r4, #12]
  slice->TCSET = CCU4_CC4_TCSET_TRBS_Msk;
 8000bf8:	2301      	movs	r3, #1
 8000bfa:	60f3      	str	r3, [r6, #12]
 8000bfc:	60eb      	str	r3, [r5, #12]
    XMC_CCU4_SLICE_StartTimer(CCU40_CC43);
  } else {
    XMC_CCU4_SLICE_StopClearTimer(CCU40_CC42);
    XMC_CCU4_SLICE_StopClearTimer(CCU40_CC43);
  }
}
 8000bfe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8000c02:	bf00      	nop
 8000c04:	deadbeef 	.word	0xdeadbeef
 8000c08:	4000c300 	.word	0x4000c300
 8000c0c:	4000c000 	.word	0x4000c000
 8000c10:	20000030 	.word	0x20000030
 8000c14:	4000c400 	.word	0x4000c400
 8000c18:	48028100 	.word	0x48028100
 8000c1c:	08005570 	.word	0x08005570

08000c20 <USBD_HandleEP0_Stall>:
/**
 * \brief Handle protocol stall on EP0
 *
 * Stalls EP0 and then restarts a new transfer including setting state to \ref IDLE.
 */
void USBD_HandleEP0_Stall() {
 8000c20:	b510      	push	{r4, lr}
	/* When we stall ep0 as protocol stall, we go back into idle state and start a new read */
	device.Driver->EndpointStall(ENDPOINT_DIR_IN | 0,1);
 8000c22:	4c07      	ldr	r4, [pc, #28]	; (8000c40 <USBD_HandleEP0_Stall+0x20>)
 8000c24:	6823      	ldr	r3, [r4, #0]
 8000c26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000c28:	2101      	movs	r1, #1
 8000c2a:	2080      	movs	r0, #128	; 0x80
 8000c2c:	4798      	blx	r3
	device.EP0_State = IDLE;
 8000c2e:	2301      	movs	r3, #1
 8000c30:	f884 313b 	strb.w	r3, [r4, #315]	; 0x13b
	device.Driver->EndpointReadStart(0,24);
 8000c34:	6823      	ldr	r3, [r4, #0]
 8000c36:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000c38:	2118      	movs	r1, #24
 8000c3a:	2000      	movs	r0, #0
 8000c3c:	4798      	blx	r3
}
 8000c3e:	bd10      	pop	{r4, pc}
 8000c40:	20000bb4 	.word	0x20000bb4

08000c44 <USB_Device_ProcessControlRequest>:
 * \ref EVENT_USB_Device_ControlRequest function. There the user has the chance to complete
 * some custom request or override the handling of this function. If the user has handled the
 * request, he has to call \ref Endpoint_ClearSETUP.
 *
 */
void USB_Device_ProcessControlRequest() {
 8000c44:	b530      	push	{r4, r5, lr}
 8000c46:	b083      	sub	sp, #12
	uint32_t length = 0,ret;
	uint16_t status = 0;
 8000c48:	2300      	movs	r3, #0
 8000c4a:	f8ad 3002 	strh.w	r3, [sp, #2]
	void *buffer;
	uint8_t Value;
	uint16_t Index;

	Value = USB_ControlRequest.wValue & 0x00FF;
 8000c4e:	4ba1      	ldr	r3, [pc, #644]	; (8000ed4 <USB_Device_ProcessControlRequest+0x290>)
 8000c50:	885c      	ldrh	r4, [r3, #2]

	/* Handling of descriptors */
	EVENT_USB_Device_ControlRequest();
 8000c52:	f7ff fc4f 	bl	80004f4 <EVENT_USB_Device_ControlRequest>
	if (!device.IsSetupRecieved)
 8000c56:	4ba0      	ldr	r3, [pc, #640]	; (8000ed8 <USB_Device_ProcessControlRequest+0x294>)
 8000c58:	f893 313e 	ldrb.w	r3, [r3, #318]	; 0x13e
 8000c5c:	f013 0f02 	tst.w	r3, #2
 8000c60:	d058      	beq.n	8000d14 <USB_Device_ProcessControlRequest+0xd0>
	Value = USB_ControlRequest.wValue & 0x00FF;
 8000c62:	b2e4      	uxtb	r4, r4
		return;

	/* default request handling */
	switch (USB_ControlRequest.bRequest) {
 8000c64:	4b9b      	ldr	r3, [pc, #620]	; (8000ed4 <USB_Device_ProcessControlRequest+0x290>)
 8000c66:	785b      	ldrb	r3, [r3, #1]
 8000c68:	2b0c      	cmp	r3, #12
 8000c6a:	f200 8174 	bhi.w	8000f56 <USB_Device_ProcessControlRequest+0x312>
 8000c6e:	e8df f013 	tbh	[pc, r3, lsl #1]
 8000c72:	0089      	.short	0x0089
 8000c74:	0172000d 	.word	0x0172000d
 8000c78:	01720117 	.word	0x01720117
 8000c7c:	005300d8 	.word	0x005300d8
 8000c80:	004200fe 	.word	0x004200fe
 8000c84:	007000e7 	.word	0x007000e7
 8000c88:	016f0101 	.word	0x016f0101
	case REQ_ClearFeature:
		if ((USB_ControlRequest.bmRequestType & 0x3) == REQREC_ENDPOINT) {
 8000c8c:	4b91      	ldr	r3, [pc, #580]	; (8000ed4 <USB_Device_ProcessControlRequest+0x290>)
 8000c8e:	781b      	ldrb	r3, [r3, #0]
 8000c90:	f003 0303 	and.w	r3, r3, #3
 8000c94:	2b02      	cmp	r3, #2
 8000c96:	d008      	beq.n	8000caa <USB_Device_ProcessControlRequest+0x66>
			} else {
				USBD_HandleEP0_Stall();
			}
			break;
		}
		if ((USB_ControlRequest.bmRequestType & 0x3) == REQREC_DEVICE) {
 8000c98:	bb53      	cbnz	r3, 8000cf0 <USB_Device_ProcessControlRequest+0xac>
			 device.RemoteWakeUp = 0;
 8000c9a:	4b8f      	ldr	r3, [pc, #572]	; (8000ed8 <USB_Device_ProcessControlRequest+0x294>)
 8000c9c:	f893 213e 	ldrb.w	r2, [r3, #318]	; 0x13e
 8000ca0:	f36f 0282 	bfc	r2, #2, #1
 8000ca4:	f883 213e 	strb.w	r2, [r3, #318]	; 0x13e
			 break;
 8000ca8:	e02d      	b.n	8000d06 <USB_Device_ProcessControlRequest+0xc2>
			Index = USB_ControlRequest.wIndex & ENDPOINT_EPNUM_MASK;
 8000caa:	4b8a      	ldr	r3, [pc, #552]	; (8000ed4 <USB_Device_ProcessControlRequest+0x290>)
 8000cac:	8898      	ldrh	r0, [r3, #4]
			if ((USB_DeviceState == DEVICE_STATE_Configured || USB_ControlRequest.wIndex==0)  &&
 8000cae:	4b8b      	ldr	r3, [pc, #556]	; (8000edc <USB_Device_ProcessControlRequest+0x298>)
 8000cb0:	781b      	ldrb	r3, [r3, #0]
 8000cb2:	b2db      	uxtb	r3, r3
 8000cb4:	2b04      	cmp	r3, #4
 8000cb6:	d000      	beq.n	8000cba <USB_Device_ProcessControlRequest+0x76>
 8000cb8:	b9b8      	cbnz	r0, 8000cea <USB_Device_ProcessControlRequest+0xa6>
					device.Endpoints[Index].IsConfigured==1) {
 8000cba:	f000 030f 	and.w	r3, r0, #15
 8000cbe:	4986      	ldr	r1, [pc, #536]	; (8000ed8 <USB_Device_ProcessControlRequest+0x294>)
 8000cc0:	222c      	movs	r2, #44	; 0x2c
 8000cc2:	fb02 1203 	mla	r2, r2, r3, r1
 8000cc6:	7a12      	ldrb	r2, [r2, #8]
			if ((USB_DeviceState == DEVICE_STATE_Configured || USB_ControlRequest.wIndex==0)  &&
 8000cc8:	f012 0f01 	tst.w	r2, #1
 8000ccc:	d00d      	beq.n	8000cea <USB_Device_ProcessControlRequest+0xa6>
				device.Endpoints[Index].IsHalted = 0;
 8000cce:	460a      	mov	r2, r1
 8000cd0:	212c      	movs	r1, #44	; 0x2c
 8000cd2:	fb01 2303 	mla	r3, r1, r3, r2
 8000cd6:	7a19      	ldrb	r1, [r3, #8]
 8000cd8:	f36f 0182 	bfc	r1, #2, #1
 8000cdc:	7219      	strb	r1, [r3, #8]
				device.Driver->EndpointStall(USB_ControlRequest.wIndex,0);
 8000cde:	6813      	ldr	r3, [r2, #0]
 8000ce0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ce2:	2100      	movs	r1, #0
 8000ce4:	b2c0      	uxtb	r0, r0
 8000ce6:	4798      	blx	r3
 8000ce8:	e00d      	b.n	8000d06 <USB_Device_ProcessControlRequest+0xc2>
				USBD_HandleEP0_Stall();
 8000cea:	f7ff ff99 	bl	8000c20 <USBD_HandleEP0_Stall>
 8000cee:	e00a      	b.n	8000d06 <USB_Device_ProcessControlRequest+0xc2>
		}
		USBD_HandleEP0_Stall();
 8000cf0:	f7ff ff96 	bl	8000c20 <USBD_HandleEP0_Stall>
		break;
 8000cf4:	e007      	b.n	8000d06 <USB_Device_ProcessControlRequest+0xc2>

	case REQ_GetConfiguration:
		device.Driver->EndpointWrite(0,&device.Configuration,1);
 8000cf6:	497a      	ldr	r1, [pc, #488]	; (8000ee0 <USB_Device_ProcessControlRequest+0x29c>)
 8000cf8:	f2a1 1339 	subw	r3, r1, #313	; 0x139
 8000cfc:	681b      	ldr	r3, [r3, #0]
 8000cfe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d00:	2201      	movs	r2, #1
 8000d02:	2000      	movs	r0, #0
 8000d04:	4798      	blx	r3
		break;

	default:
		USBD_HandleEP0_Stall();
	}
	device.IsSetupRecieved = 0;
 8000d06:	4a74      	ldr	r2, [pc, #464]	; (8000ed8 <USB_Device_ProcessControlRequest+0x294>)
 8000d08:	f892 313e 	ldrb.w	r3, [r2, #318]	; 0x13e
 8000d0c:	f36f 0341 	bfc	r3, #1, #1
 8000d10:	f882 313e 	strb.w	r3, [r2, #318]	; 0x13e
}
 8000d14:	b003      	add	sp, #12
 8000d16:	bd30      	pop	{r4, r5, pc}
		length = CALLBACK_USB_GetDescriptor(USB_ControlRequest.wValue,USB_ControlRequest.wIndex,(void*)&buffer);
 8000d18:	4b6e      	ldr	r3, [pc, #440]	; (8000ed4 <USB_Device_ProcessControlRequest+0x290>)
 8000d1a:	8899      	ldrh	r1, [r3, #4]
 8000d1c:	aa01      	add	r2, sp, #4
 8000d1e:	b2c9      	uxtb	r1, r1
 8000d20:	8858      	ldrh	r0, [r3, #2]
 8000d22:	f7ff fbf3 	bl	800050c <CALLBACK_USB_GetDescriptor>
		if (length==0)
 8000d26:	b188      	cbz	r0, 8000d4c <USB_Device_ProcessControlRequest+0x108>
			length = length < USB_ControlRequest.wLength ?
 8000d28:	4a6a      	ldr	r2, [pc, #424]	; (8000ed4 <USB_Device_ProcessControlRequest+0x290>)
 8000d2a:	88d4      	ldrh	r4, [r2, #6]
 8000d2c:	4284      	cmp	r4, r0
 8000d2e:	bf28      	it	cs
 8000d30:	4604      	movcs	r4, r0
			ret = device.Driver->EndpointWrite(0,buffer,length);
 8000d32:	4d69      	ldr	r5, [pc, #420]	; (8000ed8 <USB_Device_ProcessControlRequest+0x294>)
 8000d34:	682b      	ldr	r3, [r5, #0]
 8000d36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d38:	4622      	mov	r2, r4
 8000d3a:	9901      	ldr	r1, [sp, #4]
 8000d3c:	2000      	movs	r0, #0
 8000d3e:	4798      	blx	r3
			device.Endpoints[0].InDataLeft = length - ret;
 8000d40:	1a24      	subs	r4, r4, r0
 8000d42:	62ac      	str	r4, [r5, #40]	; 0x28
			device.Endpoints[0].InDataBuffer = (uint8_t *)((uint32_t)buffer + ret);
 8000d44:	9b01      	ldr	r3, [sp, #4]
 8000d46:	4403      	add	r3, r0
 8000d48:	62eb      	str	r3, [r5, #44]	; 0x2c
 8000d4a:	e7dc      	b.n	8000d06 <USB_Device_ProcessControlRequest+0xc2>
			USBD_HandleEP0_Stall();
 8000d4c:	f7ff ff68 	bl	8000c20 <USBD_HandleEP0_Stall>
 8000d50:	e7d9      	b.n	8000d06 <USB_Device_ProcessControlRequest+0xc2>
		if (USB_DeviceState == DEVICE_STATE_Configured) {
 8000d52:	4b62      	ldr	r3, [pc, #392]	; (8000edc <USB_Device_ProcessControlRequest+0x298>)
 8000d54:	781b      	ldrb	r3, [r3, #0]
 8000d56:	b2db      	uxtb	r3, r3
 8000d58:	2b04      	cmp	r3, #4
 8000d5a:	d10b      	bne.n	8000d74 <USB_Device_ProcessControlRequest+0x130>
			device.Driver->EndpointWrite(0,&device.InterfaceSettings[USB_ControlRequest.wIndex],1);
 8000d5c:	4b5d      	ldr	r3, [pc, #372]	; (8000ed4 <USB_Device_ProcessControlRequest+0x290>)
 8000d5e:	889b      	ldrh	r3, [r3, #4]
 8000d60:	f503 739c 	add.w	r3, r3, #312	; 0x138
 8000d64:	495c      	ldr	r1, [pc, #368]	; (8000ed8 <USB_Device_ProcessControlRequest+0x294>)
 8000d66:	680a      	ldr	r2, [r1, #0]
 8000d68:	6b14      	ldr	r4, [r2, #48]	; 0x30
 8000d6a:	2201      	movs	r2, #1
 8000d6c:	4419      	add	r1, r3
 8000d6e:	2000      	movs	r0, #0
 8000d70:	47a0      	blx	r4
			break;
 8000d72:	e7c8      	b.n	8000d06 <USB_Device_ProcessControlRequest+0xc2>
		if (USB_DeviceState == DEVICE_STATE_Addressed) {
 8000d74:	4b59      	ldr	r3, [pc, #356]	; (8000edc <USB_Device_ProcessControlRequest+0x298>)
 8000d76:	781b      	ldrb	r3, [r3, #0]
 8000d78:	b2db      	uxtb	r3, r3
 8000d7a:	2b03      	cmp	r3, #3
 8000d7c:	d1c3      	bne.n	8000d06 <USB_Device_ProcessControlRequest+0xc2>
			USBD_HandleEP0_Stall();
 8000d7e:	f7ff ff4f 	bl	8000c20 <USBD_HandleEP0_Stall>
			break;
 8000d82:	e7c0      	b.n	8000d06 <USB_Device_ProcessControlRequest+0xc2>
		if ((USB_ControlRequest.bmRequestType & 0x3) == REQREC_DEVICE) {
 8000d84:	4b53      	ldr	r3, [pc, #332]	; (8000ed4 <USB_Device_ProcessControlRequest+0x290>)
 8000d86:	781b      	ldrb	r3, [r3, #0]
 8000d88:	f013 0303 	ands.w	r3, r3, #3
 8000d8c:	d111      	bne.n	8000db2 <USB_Device_ProcessControlRequest+0x16e>
			status = device.RemoteWakeUp << 1 | device.SelfPowered;
 8000d8e:	4a52      	ldr	r2, [pc, #328]	; (8000ed8 <USB_Device_ProcessControlRequest+0x294>)
 8000d90:	f892 313e 	ldrb.w	r3, [r2, #318]	; 0x13e
 8000d94:	f3c3 0180 	ubfx	r1, r3, #2, #1
 8000d98:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8000d9c:	ea43 0341 	orr.w	r3, r3, r1, lsl #1
 8000da0:	a902      	add	r1, sp, #8
 8000da2:	f821 3d06 	strh.w	r3, [r1, #-6]!
			device.Driver->EndpointWrite(0,(uint8_t*)&status,2);
 8000da6:	6813      	ldr	r3, [r2, #0]
 8000da8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000daa:	2202      	movs	r2, #2
 8000dac:	2000      	movs	r0, #0
 8000dae:	4798      	blx	r3
			break;
 8000db0:	e7a9      	b.n	8000d06 <USB_Device_ProcessControlRequest+0xc2>
		if ((USB_ControlRequest.bmRequestType & 0x3) == REQREC_INTERFACE && USB_DeviceState == DEVICE_STATE_Configured) {
 8000db2:	2b01      	cmp	r3, #1
 8000db4:	d023      	beq.n	8000dfe <USB_Device_ProcessControlRequest+0x1ba>
		if ((USB_ControlRequest.bmRequestType & 0x3) == REQREC_ENDPOINT) {
 8000db6:	2b02      	cmp	r3, #2
 8000db8:	d130      	bne.n	8000e1c <USB_Device_ProcessControlRequest+0x1d8>
			Index = USB_ControlRequest.wIndex & 0xFF & ENDPOINT_EPNUM_MASK;
 8000dba:	4b46      	ldr	r3, [pc, #280]	; (8000ed4 <USB_Device_ProcessControlRequest+0x290>)
 8000dbc:	889b      	ldrh	r3, [r3, #4]
			if ((USB_DeviceState == DEVICE_STATE_Configured || USB_ControlRequest.wIndex==0) &&
 8000dbe:	4a47      	ldr	r2, [pc, #284]	; (8000edc <USB_Device_ProcessControlRequest+0x298>)
 8000dc0:	7812      	ldrb	r2, [r2, #0]
 8000dc2:	b2d2      	uxtb	r2, r2
 8000dc4:	2a04      	cmp	r2, #4
 8000dc6:	d000      	beq.n	8000dca <USB_Device_ProcessControlRequest+0x186>
 8000dc8:	bb43      	cbnz	r3, 8000e1c <USB_Device_ProcessControlRequest+0x1d8>
					device.Endpoints[Index].IsConfigured==1) {
 8000dca:	f003 030f 	and.w	r3, r3, #15
 8000dce:	4942      	ldr	r1, [pc, #264]	; (8000ed8 <USB_Device_ProcessControlRequest+0x294>)
 8000dd0:	222c      	movs	r2, #44	; 0x2c
 8000dd2:	fb02 1203 	mla	r2, r2, r3, r1
 8000dd6:	7a12      	ldrb	r2, [r2, #8]
			if ((USB_DeviceState == DEVICE_STATE_Configured || USB_ControlRequest.wIndex==0) &&
 8000dd8:	f012 0f01 	tst.w	r2, #1
 8000ddc:	d01e      	beq.n	8000e1c <USB_Device_ProcessControlRequest+0x1d8>
				status = device.Endpoints[Index].IsHalted;
 8000dde:	460a      	mov	r2, r1
 8000de0:	212c      	movs	r1, #44	; 0x2c
 8000de2:	fb01 2303 	mla	r3, r1, r3, r2
 8000de6:	7a1b      	ldrb	r3, [r3, #8]
 8000de8:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8000dec:	a902      	add	r1, sp, #8
 8000dee:	f821 3d06 	strh.w	r3, [r1, #-6]!
				device.Driver->EndpointWrite(0,(uint8_t*)&status,2);
 8000df2:	6813      	ldr	r3, [r2, #0]
 8000df4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000df6:	2202      	movs	r2, #2
 8000df8:	2000      	movs	r0, #0
 8000dfa:	4798      	blx	r3
				break;
 8000dfc:	e783      	b.n	8000d06 <USB_Device_ProcessControlRequest+0xc2>
		if ((USB_ControlRequest.bmRequestType & 0x3) == REQREC_INTERFACE && USB_DeviceState == DEVICE_STATE_Configured) {
 8000dfe:	4b37      	ldr	r3, [pc, #220]	; (8000edc <USB_Device_ProcessControlRequest+0x298>)
 8000e00:	781b      	ldrb	r3, [r3, #0]
 8000e02:	b2db      	uxtb	r3, r3
 8000e04:	2b04      	cmp	r3, #4
 8000e06:	d109      	bne.n	8000e1c <USB_Device_ProcessControlRequest+0x1d8>
			status = 0;
 8000e08:	2000      	movs	r0, #0
 8000e0a:	a902      	add	r1, sp, #8
 8000e0c:	f821 0d06 	strh.w	r0, [r1, #-6]!
			device.Driver->EndpointWrite(0,(uint8_t*)&status,2);
 8000e10:	4b31      	ldr	r3, [pc, #196]	; (8000ed8 <USB_Device_ProcessControlRequest+0x294>)
 8000e12:	681b      	ldr	r3, [r3, #0]
 8000e14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e16:	2202      	movs	r2, #2
 8000e18:	4798      	blx	r3
			break;
 8000e1a:	e774      	b.n	8000d06 <USB_Device_ProcessControlRequest+0xc2>
		USBD_HandleEP0_Stall();
 8000e1c:	f7ff ff00 	bl	8000c20 <USBD_HandleEP0_Stall>
		break;
 8000e20:	e771      	b.n	8000d06 <USB_Device_ProcessControlRequest+0xc2>
		if (Value == 0)
 8000e22:	b94c      	cbnz	r4, 8000e38 <USB_Device_ProcessControlRequest+0x1f4>
			USB_DeviceState = DEVICE_STATE_Default;
 8000e24:	4b2d      	ldr	r3, [pc, #180]	; (8000edc <USB_Device_ProcessControlRequest+0x298>)
 8000e26:	2202      	movs	r2, #2
 8000e28:	701a      	strb	r2, [r3, #0]
		device.Driver->DeviceSetAddress(Value,XMC_USBD_SET_ADDRESS_STAGE_SETUP);
 8000e2a:	4b2b      	ldr	r3, [pc, #172]	; (8000ed8 <USB_Device_ProcessControlRequest+0x294>)
 8000e2c:	681b      	ldr	r3, [r3, #0]
 8000e2e:	699b      	ldr	r3, [r3, #24]
 8000e30:	2100      	movs	r1, #0
 8000e32:	4620      	mov	r0, r4
 8000e34:	4798      	blx	r3
		break;
 8000e36:	e766      	b.n	8000d06 <USB_Device_ProcessControlRequest+0xc2>
			USB_DeviceState = DEVICE_STATE_Addressed;
 8000e38:	4b28      	ldr	r3, [pc, #160]	; (8000edc <USB_Device_ProcessControlRequest+0x298>)
 8000e3a:	2203      	movs	r2, #3
 8000e3c:	701a      	strb	r2, [r3, #0]
 8000e3e:	e7f4      	b.n	8000e2a <USB_Device_ProcessControlRequest+0x1e6>
		device.Configuration = Value;
 8000e40:	4b25      	ldr	r3, [pc, #148]	; (8000ed8 <USB_Device_ProcessControlRequest+0x294>)
 8000e42:	f883 4139 	strb.w	r4, [r3, #313]	; 0x139
		EVENT_USB_Device_ConfigurationChanged();
 8000e46:	f7ff fb2f 	bl	80004a8 <EVENT_USB_Device_ConfigurationChanged>
		if (Value == 0) {
 8000e4a:	b91c      	cbnz	r4, 8000e54 <USB_Device_ProcessControlRequest+0x210>
			USB_DeviceState = DEVICE_STATE_Addressed;
 8000e4c:	4b23      	ldr	r3, [pc, #140]	; (8000edc <USB_Device_ProcessControlRequest+0x298>)
 8000e4e:	2203      	movs	r2, #3
 8000e50:	701a      	strb	r2, [r3, #0]
			break;
 8000e52:	e758      	b.n	8000d06 <USB_Device_ProcessControlRequest+0xc2>
		if (device.IsConfigured == 1)
 8000e54:	4b20      	ldr	r3, [pc, #128]	; (8000ed8 <USB_Device_ProcessControlRequest+0x294>)
 8000e56:	f893 313e 	ldrb.w	r3, [r3, #318]	; 0x13e
 8000e5a:	f013 0f01 	tst.w	r3, #1
 8000e5e:	d003      	beq.n	8000e68 <USB_Device_ProcessControlRequest+0x224>
			USB_DeviceState = DEVICE_STATE_Configured;
 8000e60:	4b1e      	ldr	r3, [pc, #120]	; (8000edc <USB_Device_ProcessControlRequest+0x298>)
 8000e62:	2204      	movs	r2, #4
 8000e64:	701a      	strb	r2, [r3, #0]
 8000e66:	e74e      	b.n	8000d06 <USB_Device_ProcessControlRequest+0xc2>
			USBD_HandleEP0_Stall();
 8000e68:	f7ff feda 	bl	8000c20 <USBD_HandleEP0_Stall>
 8000e6c:	e74b      	b.n	8000d06 <USB_Device_ProcessControlRequest+0xc2>
		USBD_HandleEP0_Stall();
 8000e6e:	f7ff fed7 	bl	8000c20 <USBD_HandleEP0_Stall>
		break;
 8000e72:	e748      	b.n	8000d06 <USB_Device_ProcessControlRequest+0xc2>
		if (USB_DeviceState == DEVICE_STATE_Configured) {
 8000e74:	4b19      	ldr	r3, [pc, #100]	; (8000edc <USB_Device_ProcessControlRequest+0x298>)
 8000e76:	781b      	ldrb	r3, [r3, #0]
 8000e78:	b2db      	uxtb	r3, r3
 8000e7a:	2b04      	cmp	r3, #4
 8000e7c:	d008      	beq.n	8000e90 <USB_Device_ProcessControlRequest+0x24c>
		if (USB_DeviceState == DEVICE_STATE_Addressed) {
 8000e7e:	4b17      	ldr	r3, [pc, #92]	; (8000edc <USB_Device_ProcessControlRequest+0x298>)
 8000e80:	781b      	ldrb	r3, [r3, #0]
 8000e82:	b2db      	uxtb	r3, r3
 8000e84:	2b03      	cmp	r3, #3
 8000e86:	f47f af3e 	bne.w	8000d06 <USB_Device_ProcessControlRequest+0xc2>
			USBD_HandleEP0_Stall();
 8000e8a:	f7ff fec9 	bl	8000c20 <USBD_HandleEP0_Stall>
			break;
 8000e8e:	e73a      	b.n	8000d06 <USB_Device_ProcessControlRequest+0xc2>
			device.InterfaceSettings[USB_ControlRequest.wIndex] = USB_ControlRequest.wValue;
 8000e90:	4a10      	ldr	r2, [pc, #64]	; (8000ed4 <USB_Device_ProcessControlRequest+0x290>)
 8000e92:	8891      	ldrh	r1, [r2, #4]
 8000e94:	4b10      	ldr	r3, [pc, #64]	; (8000ed8 <USB_Device_ProcessControlRequest+0x294>)
 8000e96:	440b      	add	r3, r1
 8000e98:	8852      	ldrh	r2, [r2, #2]
 8000e9a:	f883 2138 	strb.w	r2, [r3, #312]	; 0x138
			break;
 8000e9e:	e732      	b.n	8000d06 <USB_Device_ProcessControlRequest+0xc2>
		if (Value == FEATURE_SEL_TestMode) {
 8000ea0:	2c02      	cmp	r4, #2
 8000ea2:	d013      	beq.n	8000ecc <USB_Device_ProcessControlRequest+0x288>
		if (USB_DeviceState == DEVICE_STATE_Configured) {
 8000ea4:	4b0d      	ldr	r3, [pc, #52]	; (8000edc <USB_Device_ProcessControlRequest+0x298>)
 8000ea6:	781b      	ldrb	r3, [r3, #0]
 8000ea8:	b2db      	uxtb	r3, r3
 8000eaa:	2b04      	cmp	r3, #4
 8000eac:	d01a      	beq.n	8000ee4 <USB_Device_ProcessControlRequest+0x2a0>
		if (USB_DeviceState == DEVICE_STATE_Addressed) {
 8000eae:	4b0b      	ldr	r3, [pc, #44]	; (8000edc <USB_Device_ProcessControlRequest+0x298>)
 8000eb0:	781b      	ldrb	r3, [r3, #0]
 8000eb2:	b2db      	uxtb	r3, r3
 8000eb4:	2b03      	cmp	r3, #3
 8000eb6:	d106      	bne.n	8000ec6 <USB_Device_ProcessControlRequest+0x282>
			if (Value == FEATURE_SEL_EndpointHalt &&
 8000eb8:	b92c      	cbnz	r4, 8000ec6 <USB_Device_ProcessControlRequest+0x282>
					(USB_ControlRequest.bmRequestType & 0x3) == REQREC_ENDPOINT &&
 8000eba:	4b06      	ldr	r3, [pc, #24]	; (8000ed4 <USB_Device_ProcessControlRequest+0x290>)
			if (Value == FEATURE_SEL_EndpointHalt &&
 8000ebc:	781b      	ldrb	r3, [r3, #0]
 8000ebe:	f003 0303 	and.w	r3, r3, #3
 8000ec2:	2b02      	cmp	r3, #2
 8000ec4:	d037      	beq.n	8000f36 <USB_Device_ProcessControlRequest+0x2f2>
		USBD_HandleEP0_Stall();
 8000ec6:	f7ff feab 	bl	8000c20 <USBD_HandleEP0_Stall>
		break;
 8000eca:	e71c      	b.n	8000d06 <USB_Device_ProcessControlRequest+0xc2>
			USBD_HandleEP0_Stall();
 8000ecc:	f7ff fea8 	bl	8000c20 <USBD_HandleEP0_Stall>
			break;
 8000ed0:	e719      	b.n	8000d06 <USB_Device_ProcessControlRequest+0xc2>
 8000ed2:	bf00      	nop
 8000ed4:	20000f04 	.word	0x20000f04
 8000ed8:	20000bb4 	.word	0x20000bb4
 8000edc:	20000f01 	.word	0x20000f01
 8000ee0:	20000ced 	.word	0x20000ced
			switch (Value) {
 8000ee4:	b154      	cbz	r4, 8000efc <USB_Device_ProcessControlRequest+0x2b8>
 8000ee6:	2c01      	cmp	r4, #1
 8000ee8:	f47f af0d 	bne.w	8000d06 <USB_Device_ProcessControlRequest+0xc2>
				device.RemoteWakeUp = 1;
 8000eec:	4a1b      	ldr	r2, [pc, #108]	; (8000f5c <USB_Device_ProcessControlRequest+0x318>)
 8000eee:	f892 313e 	ldrb.w	r3, [r2, #318]	; 0x13e
 8000ef2:	f043 0304 	orr.w	r3, r3, #4
 8000ef6:	f882 313e 	strb.w	r3, [r2, #318]	; 0x13e
				break;
 8000efa:	e704      	b.n	8000d06 <USB_Device_ProcessControlRequest+0xc2>
				Index = USB_ControlRequest.wIndex & 0xFF & (uint8_t)XMC_USBD_ENDPOINT_NUMBER_MASK;
 8000efc:	4b18      	ldr	r3, [pc, #96]	; (8000f60 <USB_Device_ProcessControlRequest+0x31c>)
 8000efe:	8898      	ldrh	r0, [r3, #4]
				if (device.Endpoints[Index].IsConfigured == 0)
 8000f00:	f000 030f 	and.w	r3, r0, #15
 8000f04:	4915      	ldr	r1, [pc, #84]	; (8000f5c <USB_Device_ProcessControlRequest+0x318>)
 8000f06:	222c      	movs	r2, #44	; 0x2c
 8000f08:	fb02 1203 	mla	r2, r2, r3, r1
 8000f0c:	7a12      	ldrb	r2, [r2, #8]
 8000f0e:	f012 0f01 	tst.w	r2, #1
 8000f12:	d00d      	beq.n	8000f30 <USB_Device_ProcessControlRequest+0x2ec>
					device.Endpoints[Index].IsHalted = 1;
 8000f14:	4911      	ldr	r1, [pc, #68]	; (8000f5c <USB_Device_ProcessControlRequest+0x318>)
 8000f16:	222c      	movs	r2, #44	; 0x2c
 8000f18:	fb02 1303 	mla	r3, r2, r3, r1
 8000f1c:	7a1a      	ldrb	r2, [r3, #8]
 8000f1e:	f042 0204 	orr.w	r2, r2, #4
 8000f22:	721a      	strb	r2, [r3, #8]
					device.Driver->EndpointStall(USB_ControlRequest.wIndex,1);
 8000f24:	680b      	ldr	r3, [r1, #0]
 8000f26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f28:	2101      	movs	r1, #1
 8000f2a:	b2c0      	uxtb	r0, r0
 8000f2c:	4798      	blx	r3
 8000f2e:	e6ea      	b.n	8000d06 <USB_Device_ProcessControlRequest+0xc2>
					USBD_HandleEP0_Stall();
 8000f30:	f7ff fe76 	bl	8000c20 <USBD_HandleEP0_Stall>
 8000f34:	e6e7      	b.n	8000d06 <USB_Device_ProcessControlRequest+0xc2>
					(USB_ControlRequest.wIndex & 0x00FF) == 0x0) {
 8000f36:	4b0a      	ldr	r3, [pc, #40]	; (8000f60 <USB_Device_ProcessControlRequest+0x31c>)
 8000f38:	889b      	ldrh	r3, [r3, #4]
					(USB_ControlRequest.bmRequestType & 0x3) == REQREC_ENDPOINT &&
 8000f3a:	b2db      	uxtb	r3, r3
 8000f3c:	2b00      	cmp	r3, #0
 8000f3e:	d1c2      	bne.n	8000ec6 <USB_Device_ProcessControlRequest+0x282>
				device.Endpoints[0].IsHalted = 1;
 8000f40:	4a06      	ldr	r2, [pc, #24]	; (8000f5c <USB_Device_ProcessControlRequest+0x318>)
 8000f42:	7a13      	ldrb	r3, [r2, #8]
 8000f44:	f043 0304 	orr.w	r3, r3, #4
 8000f48:	7213      	strb	r3, [r2, #8]
				USBD_HandleEP0_Stall();
 8000f4a:	f7ff fe69 	bl	8000c20 <USBD_HandleEP0_Stall>
				break;
 8000f4e:	e6da      	b.n	8000d06 <USB_Device_ProcessControlRequest+0xc2>
		USBD_HandleEP0_Stall();
 8000f50:	f7ff fe66 	bl	8000c20 <USBD_HandleEP0_Stall>
		break;
 8000f54:	e6d7      	b.n	8000d06 <USB_Device_ProcessControlRequest+0xc2>
		USBD_HandleEP0_Stall();
 8000f56:	f7ff fe63 	bl	8000c20 <USBD_HandleEP0_Stall>
 8000f5a:	e6d4      	b.n	8000d06 <USB_Device_ProcessControlRequest+0xc2>
 8000f5c:	20000bb4 	.word	0x20000bb4
 8000f60:	20000f04 	.word	0x20000f04

08000f64 <USBD_HandleEP0_IN>:
 * \brief Handle complete IN transfer on EP0
 *
 * In \ref IN_DATA state it starts a receive and switches to \ref OUT_STATUS state.
 * In \ref IN_STATUS state its starts a new read of setup packets and switches to \ref IDLE.
 */
void USBD_HandleEP0_IN() {
 8000f64:	b510      	push	{r4, lr}
	if (device.EP0_State == IN_DATA) {
 8000f66:	4b0d      	ldr	r3, [pc, #52]	; (8000f9c <USBD_HandleEP0_IN+0x38>)
 8000f68:	f893 313b 	ldrb.w	r3, [r3, #315]	; 0x13b
 8000f6c:	2b02      	cmp	r3, #2
 8000f6e:	d109      	bne.n	8000f84 <USBD_HandleEP0_IN+0x20>
		/* Read zero length out data packet */
		device.Driver->EndpointReadStart(0,0);
 8000f70:	4c0a      	ldr	r4, [pc, #40]	; (8000f9c <USBD_HandleEP0_IN+0x38>)
 8000f72:	6823      	ldr	r3, [r4, #0]
 8000f74:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000f76:	2100      	movs	r1, #0
 8000f78:	4608      	mov	r0, r1
 8000f7a:	4798      	blx	r3
		device.EP0_State = OUT_STATUS;
 8000f7c:	2305      	movs	r3, #5
 8000f7e:	f884 313b 	strb.w	r3, [r4, #315]	; 0x13b
 8000f82:	e00a      	b.n	8000f9a <USBD_HandleEP0_IN+0x36>
	}
	if (device.EP0_State == IN_STATUS) {
 8000f84:	2b03      	cmp	r3, #3
 8000f86:	d108      	bne.n	8000f9a <USBD_HandleEP0_IN+0x36>
		/* Request new setup packet */
		device.Driver->EndpointReadStart(device.Endpoints[0].Address,24);
 8000f88:	4c04      	ldr	r4, [pc, #16]	; (8000f9c <USBD_HandleEP0_IN+0x38>)
 8000f8a:	6823      	ldr	r3, [r4, #0]
 8000f8c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000f8e:	2118      	movs	r1, #24
 8000f90:	7920      	ldrb	r0, [r4, #4]
 8000f92:	4798      	blx	r3
		device.EP0_State = IDLE;
 8000f94:	2301      	movs	r3, #1
 8000f96:	f884 313b 	strb.w	r3, [r4, #315]	; 0x13b
	}
}
 8000f9a:	bd10      	pop	{r4, pc}
 8000f9c:	20000bb4 	.word	0x20000bb4

08000fa0 <USBD_HandleEP0_OUT>:
 * \brief Handle complete OUT transfer on EP0
 *
 * Handles the OUT packet based on the state of endpoint 0. Starts a new read for new SETUP packets, when in \ref OUT_STATUS.
 * When endpoint 0 is in \ref OUT_DATA state, it handles the received data and starts a write transaction for \ref IN_STATUS.
 */
void USBD_HandleEP0_OUT() {
 8000fa0:	b510      	push	{r4, lr}
	if (device.EP0_State == OUT_DATA) {
 8000fa2:	4b0f      	ldr	r3, [pc, #60]	; (8000fe0 <USBD_HandleEP0_OUT+0x40>)
 8000fa4:	f893 313b 	ldrb.w	r3, [r3, #315]	; 0x13b
 8000fa8:	2b04      	cmp	r3, #4
 8000faa:	d00b      	beq.n	8000fc4 <USBD_HandleEP0_OUT+0x24>
		USB_Device_ProcessControlRequest();
		/* Zero length packet for status stage */
		device.Driver->EndpointWrite(ENDPOINT_DIR_MASK & 0,0,0);
		device.EP0_State = IN_STATUS;
	}
	if (device.EP0_State == OUT_STATUS) {
 8000fac:	2b05      	cmp	r3, #5
 8000fae:	d108      	bne.n	8000fc2 <USBD_HandleEP0_OUT+0x22>
		/* Request new setup packet */
		device.Driver->EndpointReadStart(device.Endpoints[0].Address,24);
 8000fb0:	4c0b      	ldr	r4, [pc, #44]	; (8000fe0 <USBD_HandleEP0_OUT+0x40>)
 8000fb2:	6823      	ldr	r3, [r4, #0]
 8000fb4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000fb6:	2118      	movs	r1, #24
 8000fb8:	7920      	ldrb	r0, [r4, #4]
 8000fba:	4798      	blx	r3
		device.EP0_State = IDLE;
 8000fbc:	2301      	movs	r3, #1
 8000fbe:	f884 313b 	strb.w	r3, [r4, #315]	; 0x13b
	}
}
 8000fc2:	bd10      	pop	{r4, pc}
		USB_Device_ProcessControlRequest();
 8000fc4:	f7ff fe3e 	bl	8000c44 <USB_Device_ProcessControlRequest>
		device.Driver->EndpointWrite(ENDPOINT_DIR_MASK & 0,0,0);
 8000fc8:	4c05      	ldr	r4, [pc, #20]	; (8000fe0 <USBD_HandleEP0_OUT+0x40>)
 8000fca:	6823      	ldr	r3, [r4, #0]
 8000fcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fce:	2200      	movs	r2, #0
 8000fd0:	4611      	mov	r1, r2
 8000fd2:	4610      	mov	r0, r2
 8000fd4:	4798      	blx	r3
		device.EP0_State = IN_STATUS;
 8000fd6:	2303      	movs	r3, #3
 8000fd8:	f884 313b 	strb.w	r3, [r4, #315]	; 0x13b
 8000fdc:	e7f1      	b.n	8000fc2 <USBD_HandleEP0_OUT+0x22>
 8000fde:	bf00      	nop
 8000fe0:	20000bb4 	.word	0x20000bb4

08000fe4 <USBD_HandleEP0_SETUP>:
 * Handles the setup package an switches to correct state. If data is send from host to device it switches into \ref OUT_DATA state.
 * When the hosts sends all data within the setup package and \ref wLength equals zero, starts processing the request and sends a
 * in status reponse including the switch to \ref IN_STATUS.
 * When the host expects data from the device, the function processes the control request and switches to \ref IN_DATA state.
 */
void USBD_HandleEP0_SETUP() {
 8000fe4:	b510      	push	{r4, lr}
	/* read setup package from ep0 */
	int32_t ret_val = device.Driver->EndpointRead(0,(void*)&USB_ControlRequest,8);
 8000fe6:	4c1a      	ldr	r4, [pc, #104]	; (8001050 <USBD_HandleEP0_SETUP+0x6c>)
 8000fe8:	6823      	ldr	r3, [r4, #0]
 8000fea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000fec:	2208      	movs	r2, #8
 8000fee:	4919      	ldr	r1, [pc, #100]	; (8001054 <USBD_HandleEP0_SETUP+0x70>)
 8000ff0:	2000      	movs	r0, #0
 8000ff2:	4798      	blx	r3
#if NO_COPY_DRIVER
	MEMCPY(&USB_ControlRequest,device.Endpoints[0].OutBuffer,sizeof(USB_ControlRequest));
#endif
	device.IsSetupRecieved = true;
 8000ff4:	f894 313e 	ldrb.w	r3, [r4, #318]	; 0x13e
 8000ff8:	f043 0302 	orr.w	r3, r3, #2
 8000ffc:	f884 313e 	strb.w	r3, [r4, #318]	; 0x13e
	if (ret_val != 8 )
 8001000:	2808      	cmp	r0, #8
 8001002:	d000      	beq.n	8001006 <USBD_HandleEP0_SETUP+0x22>
			device.EP0_State = OUT_DATA;
			/* Do not process request here, first read data */
			device.Driver->EndpointReadStart(0,USB_ControlRequest.wLength);
		}
	}
}
 8001004:	bd10      	pop	{r4, pc}
	if (USB_ControlRequest.wLength==0) {
 8001006:	4b13      	ldr	r3, [pc, #76]	; (8001054 <USBD_HandleEP0_SETUP+0x70>)
 8001008:	88d9      	ldrh	r1, [r3, #6]
 800100a:	b169      	cbz	r1, 8001028 <USBD_HandleEP0_SETUP+0x44>
		if (USB_ControlRequest.bmRequestType & CONTROL_REQTYPE_DIRECTION) {
 800100c:	4b11      	ldr	r3, [pc, #68]	; (8001054 <USBD_HandleEP0_SETUP+0x70>)
 800100e:	f993 3000 	ldrsb.w	r3, [r3]
 8001012:	2b00      	cmp	r3, #0
 8001014:	db14      	blt.n	8001040 <USBD_HandleEP0_SETUP+0x5c>
			device.EP0_State = OUT_DATA;
 8001016:	4b0e      	ldr	r3, [pc, #56]	; (8001050 <USBD_HandleEP0_SETUP+0x6c>)
 8001018:	2204      	movs	r2, #4
 800101a:	f883 213b 	strb.w	r2, [r3, #315]	; 0x13b
			device.Driver->EndpointReadStart(0,USB_ControlRequest.wLength);
 800101e:	681b      	ldr	r3, [r3, #0]
 8001020:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001022:	2000      	movs	r0, #0
 8001024:	4798      	blx	r3
 8001026:	e7ed      	b.n	8001004 <USBD_HandleEP0_SETUP+0x20>
		device.EP0_State = IN_STATUS;
 8001028:	2303      	movs	r3, #3
 800102a:	f884 313b 	strb.w	r3, [r4, #315]	; 0x13b
		USB_Device_ProcessControlRequest();
 800102e:	f7ff fe09 	bl	8000c44 <USB_Device_ProcessControlRequest>
		device.Driver->EndpointWrite(0,0,0);
 8001032:	6823      	ldr	r3, [r4, #0]
 8001034:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001036:	2200      	movs	r2, #0
 8001038:	4611      	mov	r1, r2
 800103a:	4610      	mov	r0, r2
 800103c:	4798      	blx	r3
 800103e:	e7e1      	b.n	8001004 <USBD_HandleEP0_SETUP+0x20>
			device.EP0_State = IN_DATA;
 8001040:	4b03      	ldr	r3, [pc, #12]	; (8001050 <USBD_HandleEP0_SETUP+0x6c>)
 8001042:	2202      	movs	r2, #2
 8001044:	f883 213b 	strb.w	r2, [r3, #315]	; 0x13b
			USB_Device_ProcessControlRequest();
 8001048:	f7ff fdfc 	bl	8000c44 <USB_Device_ProcessControlRequest>
 800104c:	e7da      	b.n	8001004 <USBD_HandleEP0_SETUP+0x20>
 800104e:	bf00      	nop
 8001050:	20000bb4 	.word	0x20000bb4
 8001054:	20000f04 	.word	0x20000f04

08001058 <USBD_SignalDeviceEventHandler>:
 * The device can have several events, where it notifies the application about.
 *
 * \note Not all events are available on all chip series. (Power Events are only supported on XMC4500)
 * \see USB_USBD_EVENT
 */
void USBD_SignalDeviceEventHandler(XMC_USBD_EVENT_t event) {
 8001058:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	int i;
	switch (event) {
 800105c:	2809      	cmp	r0, #9
 800105e:	d847      	bhi.n	80010f0 <USBD_SignalDeviceEventHandler+0x98>
 8001060:	e8df f000 	tbb	[pc, r0]
 8001064:	4e4b545c 	.word	0x4e4b545c
 8001068:	7e864605 	.word	0x7e864605
 800106c:	4846      	.short	0x4846
	case XMC_USBD_EVENT_RESET:
		USB_DeviceState = DEVICE_STATE_Default;
 800106e:	4b45      	ldr	r3, [pc, #276]	; (8001184 <USBD_SignalDeviceEventHandler+0x12c>)
 8001070:	2202      	movs	r2, #2
 8001072:	701a      	strb	r2, [r3, #0]
		device.EP0_State = IDLE;
 8001074:	4b44      	ldr	r3, [pc, #272]	; (8001188 <USBD_SignalDeviceEventHandler+0x130>)
 8001076:	2701      	movs	r7, #1
 8001078:	f883 713b 	strb.w	r7, [r3, #315]	; 0x13b
		device.RemoteWakeUp = 0;
 800107c:	f893 213e 	ldrb.w	r2, [r3, #318]	; 0x13e
 8001080:	f36f 0282 	bfc	r2, #2, #1
 8001084:	f883 213e 	strb.w	r2, [r3, #318]	; 0x13e
 8001088:	2400      	movs	r4, #0
		/* Reset endpoints and configuration */
		for (i=0;i<(uint8_t)XMC_USBD_NUM_EPS; i++) {
			device.Endpoints[i].InInUse = 0;
 800108a:	461e      	mov	r6, r3
 800108c:	f04f 082c 	mov.w	r8, #44	; 0x2c
 8001090:	e001      	b.n	8001096 <USBD_SignalDeviceEventHandler+0x3e>
 8001092:	3401      	adds	r4, #1
 8001094:	3701      	adds	r7, #1
 8001096:	fb08 6304 	mla	r3, r8, r4, r6
 800109a:	891a      	ldrh	r2, [r3, #8]
 800109c:	f36f 1204 	bfc	r2, #4, #1
 80010a0:	811a      	strh	r2, [r3, #8]
			device.Endpoints[i].OutInUse = 0;
 80010a2:	891a      	ldrh	r2, [r3, #8]
 80010a4:	f36f 02c3 	bfc	r2, #3, #1
 80010a8:	811a      	strh	r2, [r3, #8]
			device.Endpoints[i].IsHalted = 0;
 80010aa:	7a1a      	ldrb	r2, [r3, #8]
 80010ac:	f36f 0282 	bfc	r2, #2, #1
 80010b0:	721a      	strb	r2, [r3, #8]
			if (i!=0 && device.Endpoints[i].IsConfigured) {
 80010b2:	2c00      	cmp	r4, #0
 80010b4:	d0ed      	beq.n	8001092 <USBD_SignalDeviceEventHandler+0x3a>
 80010b6:	b2d3      	uxtb	r3, r2
 80010b8:	f013 0f01 	tst.w	r3, #1
 80010bc:	d00b      	beq.n	80010d6 <USBD_SignalDeviceEventHandler+0x7e>
				device.Driver->EndpointUnconfigure(device.Endpoints[i].Address);
 80010be:	fb08 6504 	mla	r5, r8, r4, r6
 80010c2:	6833      	ldr	r3, [r6, #0]
 80010c4:	6a1b      	ldr	r3, [r3, #32]
 80010c6:	7928      	ldrb	r0, [r5, #4]
 80010c8:	4798      	blx	r3
				device.Endpoints[i].IsConfigured = 0;
 80010ca:	7a2b      	ldrb	r3, [r5, #8]
				device.Endpoints[i].IsEnabled = 0;
 80010cc:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 80010d0:	f36f 0341 	bfc	r3, #1, #1
 80010d4:	722b      	strb	r3, [r5, #8]
		for (i=0;i<(uint8_t)XMC_USBD_NUM_EPS; i++) {
 80010d6:	2f06      	cmp	r7, #6
 80010d8:	dddb      	ble.n	8001092 <USBD_SignalDeviceEventHandler+0x3a>
			}
		}
		device.Configuration = 0;
 80010da:	4b2b      	ldr	r3, [pc, #172]	; (8001188 <USBD_SignalDeviceEventHandler+0x130>)
 80010dc:	2200      	movs	r2, #0
 80010de:	f883 2139 	strb.w	r2, [r3, #313]	; 0x139
		for (i=0;i<NUM_INTERFACES;i++) {
			device.InterfaceSettings[i] = 0;
 80010e2:	f883 2138 	strb.w	r2, [r3, #312]	; 0x138
		}
		device.Driver->EndpointReadStart(device.Endpoints[0].Address,24);
 80010e6:	681a      	ldr	r2, [r3, #0]
 80010e8:	6a92      	ldr	r2, [r2, #40]	; 0x28
 80010ea:	2118      	movs	r1, #24
 80010ec:	7918      	ldrb	r0, [r3, #4]
 80010ee:	4790      	blx	r2
		EVENT_USB_Device_Suspend();
		break;
	default:
		return;
	}
}
 80010f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		EVENT_USB_Device_StartOfFrame();
 80010f4:	f7ff fa06 	bl	8000504 <EVENT_USB_Device_StartOfFrame>
		break;
 80010f8:	e7fa      	b.n	80010f0 <USBD_SignalDeviceEventHandler+0x98>
		EVENT_USB_Device_Connect();
 80010fa:	f7ff f9bf 	bl	800047c <EVENT_USB_Device_Connect>
		break;
 80010fe:	e7f7      	b.n	80010f0 <USBD_SignalDeviceEventHandler+0x98>
		USB_DeviceState = DEVICE_STATE_Powered;
 8001100:	4b20      	ldr	r3, [pc, #128]	; (8001184 <USBD_SignalDeviceEventHandler+0x12c>)
 8001102:	2201      	movs	r2, #1
 8001104:	701a      	strb	r2, [r3, #0]
		EVENT_USB_Device_Disconnect();
 8001106:	f7ff f9ba 	bl	800047e <EVENT_USB_Device_Disconnect>
		break;
 800110a:	e7f1      	b.n	80010f0 <USBD_SignalDeviceEventHandler+0x98>
		 USB_DeviceState = DEVICE_STATE_Unattached;
 800110c:	2000      	movs	r0, #0
 800110e:	4b1d      	ldr	r3, [pc, #116]	; (8001184 <USBD_SignalDeviceEventHandler+0x12c>)
 8001110:	7018      	strb	r0, [r3, #0]
		 device.Driver->EndpointUnconfigure(0);
 8001112:	4b1d      	ldr	r3, [pc, #116]	; (8001188 <USBD_SignalDeviceEventHandler+0x130>)
 8001114:	681b      	ldr	r3, [r3, #0]
 8001116:	6a1b      	ldr	r3, [r3, #32]
 8001118:	4798      	blx	r3
		 break;
 800111a:	e7e9      	b.n	80010f0 <USBD_SignalDeviceEventHandler+0x98>
		 USB_DeviceState = DEVICE_STATE_Powered;
 800111c:	2501      	movs	r5, #1
 800111e:	4b19      	ldr	r3, [pc, #100]	; (8001184 <USBD_SignalDeviceEventHandler+0x12c>)
 8001120:	701d      	strb	r5, [r3, #0]
		 memset(&device,0x0,sizeof(USB_Device_t));
 8001122:	4c19      	ldr	r4, [pc, #100]	; (8001188 <USBD_SignalDeviceEventHandler+0x130>)
 8001124:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8001128:	2100      	movs	r1, #0
 800112a:	4620      	mov	r0, r4
 800112c:	f003 fe48 	bl	8004dc0 <memset>
		 device.Driver = &Driver_USBD0;
 8001130:	4b16      	ldr	r3, [pc, #88]	; (800118c <USBD_SignalDeviceEventHandler+0x134>)
 8001132:	6023      	str	r3, [r4, #0]
		 device.EP0_State = IDLE;
 8001134:	f884 513b 	strb.w	r5, [r4, #315]	; 0x13b
		 device.Endpoints[0].InBuffer = endpoint0_in_buffer;
 8001138:	4a15      	ldr	r2, [pc, #84]	; (8001190 <USBD_SignalDeviceEventHandler+0x138>)
 800113a:	6222      	str	r2, [r4, #32]
		 device.Endpoints[0].InBufferLength = 256;
 800113c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001140:	6262      	str	r2, [r4, #36]	; 0x24
		 device.Endpoints[0].OutBuffer = endpoint0_out_buffer;
 8001142:	4914      	ldr	r1, [pc, #80]	; (8001194 <USBD_SignalDeviceEventHandler+0x13c>)
 8001144:	6161      	str	r1, [r4, #20]
		 device.Endpoints[0].OutBufferLength = 256;
 8001146:	61a2      	str	r2, [r4, #24]
		 device.Endpoints[0].IsEnabled = 1;
 8001148:	2203      	movs	r2, #3
 800114a:	7222      	strb	r2, [r4, #8]
		 device.Endpoints[0].MaxPacketSize = 64;
 800114c:	8921      	ldrh	r1, [r4, #8]
 800114e:	2240      	movs	r2, #64	; 0x40
 8001150:	f362 118c 	bfi	r1, r2, #6, #7
 8001154:	8121      	strh	r1, [r4, #8]
		 device.Driver->EndpointConfigure(0,XMC_USBD_ENDPOINT_TYPE_CONTROL,
 8001156:	69db      	ldr	r3, [r3, #28]
 8001158:	2100      	movs	r1, #0
 800115a:	4608      	mov	r0, r1
 800115c:	4798      	blx	r3
		break;
 800115e:	e7c7      	b.n	80010f0 <USBD_SignalDeviceEventHandler+0x98>
		USB_DeviceState = device.PreSuspendDeviceState;
 8001160:	4b09      	ldr	r3, [pc, #36]	; (8001188 <USBD_SignalDeviceEventHandler+0x130>)
 8001162:	f893 213a 	ldrb.w	r2, [r3, #314]	; 0x13a
 8001166:	4b07      	ldr	r3, [pc, #28]	; (8001184 <USBD_SignalDeviceEventHandler+0x12c>)
 8001168:	701a      	strb	r2, [r3, #0]
		EVENT_USB_Device_WakeUp();
 800116a:	f7ff f9cc 	bl	8000506 <EVENT_USB_Device_WakeUp>
		break;
 800116e:	e7bf      	b.n	80010f0 <USBD_SignalDeviceEventHandler+0x98>
		device.PreSuspendDeviceState = USB_DeviceState;
 8001170:	4b04      	ldr	r3, [pc, #16]	; (8001184 <USBD_SignalDeviceEventHandler+0x12c>)
 8001172:	7819      	ldrb	r1, [r3, #0]
 8001174:	4a04      	ldr	r2, [pc, #16]	; (8001188 <USBD_SignalDeviceEventHandler+0x130>)
 8001176:	f882 113a 	strb.w	r1, [r2, #314]	; 0x13a
		USB_DeviceState = DEVICE_STATE_Suspended;
 800117a:	2205      	movs	r2, #5
 800117c:	701a      	strb	r2, [r3, #0]
		EVENT_USB_Device_Suspend();
 800117e:	f7ff f9c3 	bl	8000508 <EVENT_USB_Device_Suspend>
		break;
 8001182:	e7b5      	b.n	80010f0 <USBD_SignalDeviceEventHandler+0x98>
 8001184:	20000f01 	.word	0x20000f01
 8001188:	20000bb4 	.word	0x20000bb4
 800118c:	0800557c 	.word	0x0800557c
 8001190:	200009b4 	.word	0x200009b4
 8001194:	20000ab4 	.word	0x20000ab4

08001198 <USBD_SignalEndpointEvent_Handler>:
 *
 * \param[in] ep_addr Endpoint address
 * \param[in] ep_event Endpoint event type
 *
 */
void USBD_SignalEndpointEvent_Handler (uint8_t ep_addr, XMC_USBD_EP_EVENT_t ep_event) {
 8001198:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800119a:	f000 040f 	and.w	r4, r0, #15
	USBD_Endpoint_t *ep =  &device.Endpoints[ep_addr & ENDPOINT_EPNUM_MASK];
	uint8_t temp_num,temp_dir;
	int32_t data_count;
	/* store CurrentEndpoint and direction for restore after handling */
	temp_num = device.CurrentEndpoint;
 800119e:	4b4a      	ldr	r3, [pc, #296]	; (80012c8 <USBD_SignalEndpointEvent_Handler+0x130>)
 80011a0:	f893 613c 	ldrb.w	r6, [r3, #316]	; 0x13c
	temp_dir = device.CurrentDirection;
 80011a4:	f893 513d 	ldrb.w	r5, [r3, #317]	; 0x13d
	/* select the given endpoint */
	device.CurrentEndpoint = ep_addr & ENDPOINT_EPNUM_MASK;
 80011a8:	f883 413c 	strb.w	r4, [r3, #316]	; 0x13c
	device.CurrentDirection = ep_addr & ENDPOINT_DIR_MASK;
 80011ac:	f020 007f 	bic.w	r0, r0, #127	; 0x7f
 80011b0:	f883 013d 	strb.w	r0, [r3, #317]	; 0x13d
	/* choose what to do based on the event */
	switch (ep_event) {
 80011b4:	2901      	cmp	r1, #1
 80011b6:	d015      	beq.n	80011e4 <USBD_SignalEndpointEvent_Handler+0x4c>
 80011b8:	b139      	cbz	r1, 80011ca <USBD_SignalEndpointEvent_Handler+0x32>
 80011ba:	2902      	cmp	r1, #2
 80011bc:	d038      	beq.n	8001230 <USBD_SignalEndpointEvent_Handler+0x98>
		default:
			break;
		}
		break;
	}
	device.CurrentEndpoint = temp_num;
 80011be:	4b42      	ldr	r3, [pc, #264]	; (80012c8 <USBD_SignalEndpointEvent_Handler+0x130>)
 80011c0:	f883 613c 	strb.w	r6, [r3, #316]	; 0x13c
	device.CurrentDirection = temp_dir;
 80011c4:	f883 513d 	strb.w	r5, [r3, #317]	; 0x13d
}
 80011c8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		ep->OutInUse = 0;
 80011ca:	4a3f      	ldr	r2, [pc, #252]	; (80012c8 <USBD_SignalEndpointEvent_Handler+0x130>)
 80011cc:	232c      	movs	r3, #44	; 0x2c
 80011ce:	fb03 2304 	mla	r3, r3, r4, r2
 80011d2:	891a      	ldrh	r2, [r3, #8]
 80011d4:	f36f 02c3 	bfc	r2, #3, #1
 80011d8:	811a      	strh	r2, [r3, #8]
		switch(device.CurrentEndpoint) {
 80011da:	2c00      	cmp	r4, #0
 80011dc:	d1ef      	bne.n	80011be <USBD_SignalEndpointEvent_Handler+0x26>
			USBD_HandleEP0_SETUP();
 80011de:	f7ff ff01 	bl	8000fe4 <USBD_HandleEP0_SETUP>
			break;
 80011e2:	e7ec      	b.n	80011be <USBD_SignalEndpointEvent_Handler+0x26>
		ep->IsOutRecieved = 1;
 80011e4:	4a38      	ldr	r2, [pc, #224]	; (80012c8 <USBD_SignalEndpointEvent_Handler+0x130>)
 80011e6:	232c      	movs	r3, #44	; 0x2c
 80011e8:	fb03 2304 	mla	r3, r3, r4, r2
 80011ec:	891a      	ldrh	r2, [r3, #8]
 80011ee:	f042 0220 	orr.w	r2, r2, #32
 80011f2:	811a      	strh	r2, [r3, #8]
		if (ep->OutBytesAvailable == 0) {
 80011f4:	68db      	ldr	r3, [r3, #12]
 80011f6:	b963      	cbnz	r3, 8001212 <USBD_SignalEndpointEvent_Handler+0x7a>
			ep->OutOffset = 0; /* clear offset, new data is there */
 80011f8:	4b33      	ldr	r3, [pc, #204]	; (80012c8 <USBD_SignalEndpointEvent_Handler+0x130>)
 80011fa:	272c      	movs	r7, #44	; 0x2c
 80011fc:	fb07 3704 	mla	r7, r7, r4, r3
 8001200:	2200      	movs	r2, #0
 8001202:	613a      	str	r2, [r7, #16]
			ep->OutBytesAvailable = device.Driver->EndpointRead(ep->Address,ep->OutBuffer,ep->OutBufferLength);
 8001204:	681b      	ldr	r3, [r3, #0]
 8001206:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001208:	69ba      	ldr	r2, [r7, #24]
 800120a:	6979      	ldr	r1, [r7, #20]
 800120c:	7938      	ldrb	r0, [r7, #4]
 800120e:	4798      	blx	r3
 8001210:	60f8      	str	r0, [r7, #12]
		ep->OutInUse = 0;
 8001212:	4a2d      	ldr	r2, [pc, #180]	; (80012c8 <USBD_SignalEndpointEvent_Handler+0x130>)
 8001214:	232c      	movs	r3, #44	; 0x2c
 8001216:	fb03 2404 	mla	r4, r3, r4, r2
 800121a:	8923      	ldrh	r3, [r4, #8]
 800121c:	f36f 03c3 	bfc	r3, #3, #1
 8001220:	8123      	strh	r3, [r4, #8]
		switch(device.CurrentEndpoint) {
 8001222:	f892 313c 	ldrb.w	r3, [r2, #316]	; 0x13c
 8001226:	2b00      	cmp	r3, #0
 8001228:	d1c9      	bne.n	80011be <USBD_SignalEndpointEvent_Handler+0x26>
			USBD_HandleEP0_OUT();
 800122a:	f7ff feb9 	bl	8000fa0 <USBD_HandleEP0_OUT>
			break;
 800122e:	e7c6      	b.n	80011be <USBD_SignalEndpointEvent_Handler+0x26>
		if (ep->InDataLeft> 0) {
 8001230:	4a25      	ldr	r2, [pc, #148]	; (80012c8 <USBD_SignalEndpointEvent_Handler+0x130>)
 8001232:	232c      	movs	r3, #44	; 0x2c
 8001234:	fb03 2304 	mla	r3, r3, r4, r2
 8001238:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800123a:	b17a      	cbz	r2, 800125c <USBD_SignalEndpointEvent_Handler+0xc4>
			data_count = device.Driver->EndpointWrite(ep->Address,ep->InDataBuffer,ep->InDataLeft);
 800123c:	4b22      	ldr	r3, [pc, #136]	; (80012c8 <USBD_SignalEndpointEvent_Handler+0x130>)
 800123e:	212c      	movs	r1, #44	; 0x2c
 8001240:	fb01 3404 	mla	r4, r1, r4, r3
 8001244:	681b      	ldr	r3, [r3, #0]
 8001246:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001248:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 800124a:	7920      	ldrb	r0, [r4, #4]
 800124c:	4798      	blx	r3
			ep->InDataLeft -= data_count;
 800124e:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8001250:	1a12      	subs	r2, r2, r0
 8001252:	62a2      	str	r2, [r4, #40]	; 0x28
			ep->InDataBuffer+= data_count;
 8001254:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001256:	4403      	add	r3, r0
 8001258:	62e3      	str	r3, [r4, #44]	; 0x2c
			return;
 800125a:	e7b5      	b.n	80011c8 <USBD_SignalEndpointEvent_Handler+0x30>
		} else if (ep->Number == 0 && ep->InBytesAvailable > 0 && ep->InBytesAvailable!=USB_ControlRequest.wLength && ep->InBytesAvailable % ep->MaxPacketSize == 0) {
 800125c:	4a1a      	ldr	r2, [pc, #104]	; (80012c8 <USBD_SignalEndpointEvent_Handler+0x130>)
 800125e:	232c      	movs	r3, #44	; 0x2c
 8001260:	fb03 2304 	mla	r3, r3, r4, r2
 8001264:	7918      	ldrb	r0, [r3, #4]
 8001266:	f010 0f0f 	tst.w	r0, #15
 800126a:	d11a      	bne.n	80012a2 <USBD_SignalEndpointEvent_Handler+0x10a>
 800126c:	232c      	movs	r3, #44	; 0x2c
 800126e:	fb03 2304 	mla	r3, r3, r4, r2
 8001272:	69db      	ldr	r3, [r3, #28]
 8001274:	b1ab      	cbz	r3, 80012a2 <USBD_SignalEndpointEvent_Handler+0x10a>
 8001276:	4a15      	ldr	r2, [pc, #84]	; (80012cc <USBD_SignalEndpointEvent_Handler+0x134>)
 8001278:	88d2      	ldrh	r2, [r2, #6]
 800127a:	4293      	cmp	r3, r2
 800127c:	d011      	beq.n	80012a2 <USBD_SignalEndpointEvent_Handler+0x10a>
 800127e:	4912      	ldr	r1, [pc, #72]	; (80012c8 <USBD_SignalEndpointEvent_Handler+0x130>)
 8001280:	222c      	movs	r2, #44	; 0x2c
 8001282:	fb02 1204 	mla	r2, r2, r4, r1
 8001286:	8912      	ldrh	r2, [r2, #8]
 8001288:	f3c2 1286 	ubfx	r2, r2, #6, #7
 800128c:	fbb3 f1f2 	udiv	r1, r3, r2
 8001290:	fb02 3311 	mls	r3, r2, r1, r3
 8001294:	b92b      	cbnz	r3, 80012a2 <USBD_SignalEndpointEvent_Handler+0x10a>
			device.Driver->EndpointWrite(ep->Address,0,0);
 8001296:	4b0c      	ldr	r3, [pc, #48]	; (80012c8 <USBD_SignalEndpointEvent_Handler+0x130>)
 8001298:	681b      	ldr	r3, [r3, #0]
 800129a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800129c:	2200      	movs	r2, #0
 800129e:	4611      	mov	r1, r2
 80012a0:	4798      	blx	r3
		ep->InBytesAvailable = 0;
 80012a2:	4b09      	ldr	r3, [pc, #36]	; (80012c8 <USBD_SignalEndpointEvent_Handler+0x130>)
 80012a4:	222c      	movs	r2, #44	; 0x2c
 80012a6:	fb02 3404 	mla	r4, r2, r4, r3
 80012aa:	2100      	movs	r1, #0
 80012ac:	61e1      	str	r1, [r4, #28]
		ep->InInUse = 0;
 80012ae:	8922      	ldrh	r2, [r4, #8]
 80012b0:	f361 1204 	bfi	r2, r1, #4, #1
 80012b4:	8122      	strh	r2, [r4, #8]
		switch(device.CurrentEndpoint) {
 80012b6:	f893 313c 	ldrb.w	r3, [r3, #316]	; 0x13c
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	f47f af7f 	bne.w	80011be <USBD_SignalEndpointEvent_Handler+0x26>
			USBD_HandleEP0_IN();
 80012c0:	f7ff fe50 	bl	8000f64 <USBD_HandleEP0_IN>
			break;
 80012c4:	e77b      	b.n	80011be <USBD_SignalEndpointEvent_Handler+0x26>
 80012c6:	bf00      	nop
 80012c8:	20000bb4 	.word	0x20000bb4
 80012cc:	20000f04 	.word	0x20000f04

080012d0 <USBD_Initialize>:
 * \brief Initialize driver core and driver
 *
 * Intializes the USB driver core data structures and sets it into default state. Afterwards
 * it initializes the USB device controller driver and prepare it for connection via \ref USBD_Connect.
 */
int USBD_Initialize(XMC_USBD_t *usb_init) {
 80012d0:	b538      	push	{r3, r4, r5, lr}
 80012d2:	4605      	mov	r5, r0
	int32_t status = 0;
	memset(&device,0x0,sizeof(USB_Device_t));
 80012d4:	4c16      	ldr	r4, [pc, #88]	; (8001330 <USBD_Initialize+0x60>)
 80012d6:	f44f 72a0 	mov.w	r2, #320	; 0x140
 80012da:	2100      	movs	r1, #0
 80012dc:	4620      	mov	r0, r4
 80012de:	f003 fd6f 	bl	8004dc0 <memset>
	USB_DeviceState = DEVICE_STATE_Unattached;
 80012e2:	4b14      	ldr	r3, [pc, #80]	; (8001334 <USBD_Initialize+0x64>)
 80012e4:	2200      	movs	r2, #0
 80012e6:	701a      	strb	r2, [r3, #0]
	device.Driver = &Driver_USBD0;
 80012e8:	4b13      	ldr	r3, [pc, #76]	; (8001338 <USBD_Initialize+0x68>)
 80012ea:	6023      	str	r3, [r4, #0]
	device.EP0_State = IDLE;
 80012ec:	2201      	movs	r2, #1
 80012ee:	f884 213b 	strb.w	r2, [r4, #315]	; 0x13b
	device.Endpoints[0].InBuffer = endpoint0_in_buffer;
 80012f2:	4a12      	ldr	r2, [pc, #72]	; (800133c <USBD_Initialize+0x6c>)
 80012f4:	6222      	str	r2, [r4, #32]
	device.Endpoints[0].InBufferLength = 256;
 80012f6:	f44f 7280 	mov.w	r2, #256	; 0x100
 80012fa:	6262      	str	r2, [r4, #36]	; 0x24
	device.Endpoints[0].OutBuffer = endpoint0_out_buffer;
 80012fc:	4910      	ldr	r1, [pc, #64]	; (8001340 <USBD_Initialize+0x70>)
 80012fe:	6161      	str	r1, [r4, #20]
	device.Endpoints[0].OutBufferLength = 256;
 8001300:	61a2      	str	r2, [r4, #24]
	device.Endpoints[0].Direction = 0;
	device.Endpoints[0].IsConfigured = 1;
	device.Endpoints[0].IsEnabled = 1;
 8001302:	2203      	movs	r2, #3
 8001304:	7222      	strb	r2, [r4, #8]
	device.Endpoints[0].MaxPacketSize = 64;
 8001306:	8922      	ldrh	r2, [r4, #8]
 8001308:	2140      	movs	r1, #64	; 0x40
 800130a:	f361 128c 	bfi	r2, r1, #6, #7
 800130e:	8122      	strh	r2, [r4, #8]

	/* First initalize the device */
	status = device.Driver->Initialize(usb_init);
 8001310:	685b      	ldr	r3, [r3, #4]
 8001312:	4628      	mov	r0, r5
 8001314:	4798      	blx	r3
	if (status != XMC_USBD_STATUS_OK)
 8001316:	b938      	cbnz	r0, 8001328 <USBD_Initialize+0x58>
		return -1;

	/* then configure endpoint 0 */
	device.Driver->EndpointConfigure(0,XMC_USBD_ENDPOINT_TYPE_CONTROL,
 8001318:	6823      	ldr	r3, [r4, #0]
 800131a:	69db      	ldr	r3, [r3, #28]
 800131c:	2240      	movs	r2, #64	; 0x40
 800131e:	2100      	movs	r1, #0
 8001320:	4608      	mov	r0, r1
 8001322:	4798      	blx	r3
	if (status != XMC_USBD_STATUS_OK) {
		device.Driver->Uninitialize();
		return -1;
	}

	return 0;
 8001324:	2000      	movs	r0, #0
}
 8001326:	bd38      	pop	{r3, r4, r5, pc}
		return -1;
 8001328:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800132c:	e7fb      	b.n	8001326 <USBD_Initialize+0x56>
 800132e:	bf00      	nop
 8001330:	20000bb4 	.word	0x20000bb4
 8001334:	20000f01 	.word	0x20000f01
 8001338:	0800557c 	.word	0x0800557c
 800133c:	200009b4 	.word	0x200009b4
 8001340:	20000ab4 	.word	0x20000ab4

08001344 <USB_IsEnumDone>:
/**
 * \brief Is the enumeration finished?
 *
 * Tell the USB device controller driver if the enumeration interrupt have been reached
 */
int USB_IsEnumDone(void){
 8001344:	b508      	push	{r3, lr}
	if (device.Driver->IsEnumDone())
 8001346:	4b04      	ldr	r3, [pc, #16]	; (8001358 <USB_IsEnumDone+0x14>)
 8001348:	681b      	ldr	r3, [r3, #0]
 800134a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800134c:	4798      	blx	r3
		return 1;
	else
		return 0;
 }
 800134e:	3000      	adds	r0, #0
 8001350:	bf18      	it	ne
 8001352:	2001      	movne	r0, #1
 8001354:	bd08      	pop	{r3, pc}
 8001356:	bf00      	nop
 8001358:	20000bb4 	.word	0x20000bb4

0800135c <USBD_SetEndpointBuffer>:
 *
 * \param[in] addr Endpoint address
 * \param[in] buf Buffer pointer
 * \param[in] len Buffer length
 */
void USBD_SetEndpointBuffer(uint8_t addr,uint8_t *buf,uint16_t len) {
 800135c:	b410      	push	{r4}
	uint8_t number  = addr & ENDPOINT_EPNUM_MASK;
 800135e:	f000 030f 	and.w	r3, r0, #15
	if (addr & ENDPOINT_DIR_MASK) {
 8001362:	f010 0f80 	tst.w	r0, #128	; 0x80
		device.Endpoints[number].InBuffer = buf;
 8001366:	4806      	ldr	r0, [pc, #24]	; (8001380 <USBD_SetEndpointBuffer+0x24>)
 8001368:	f04f 042c 	mov.w	r4, #44	; 0x2c
 800136c:	fb04 0303 	mla	r3, r4, r3, r0
 8001370:	bf19      	ittee	ne
 8001372:	6219      	strne	r1, [r3, #32]
		device.Endpoints[number].InBufferLength = len;
 8001374:	625a      	strne	r2, [r3, #36]	; 0x24
	} else {
		device.Endpoints[number].OutBuffer = buf;
 8001376:	6159      	streq	r1, [r3, #20]
		device.Endpoints[number].OutBufferLength = len;
 8001378:	619a      	streq	r2, [r3, #24]
	}
}
 800137a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800137e:	4770      	bx	lr
 8001380:	20000bb4 	.word	0x20000bb4

08001384 <XMC_USBD_lReadFifo>:
  uint32_t temp_data;
  uint32_t temp_word_count;
  volatile uint32_t *fifo = xmc_device.fifo[0U];
  uint32_t i;
  depctl_data_t data;
  data.d32 = xmc_device.endpoint_out_register[ep_num]->doepctl;
 8001384:	4b24      	ldr	r3, [pc, #144]	; (8001418 <XMC_USBD_lReadFifo+0x94>)
 8001386:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 800138a:	f8d3 31c4 	ldr.w	r3, [r3, #452]	; 0x1c4
 800138e:	681b      	ldr	r3, [r3, #0]
  word_count = (byte_count >> 2U );
  temp_word_count = (word_count << 2U);
  /* Check if ep is enabled and has buffer */
  if (!data.b.usbactep)
 8001390:	f413 4f00 	tst.w	r3, #32768	; 0x8000
 8001394:	d100      	bne.n	8001398 <XMC_USBD_lReadFifo+0x14>
 8001396:	4770      	bx	lr
  {
    /*Do Nothing*/
  }
  else if (ep->xferBuffer == NULL)
 8001398:	4a1f      	ldr	r2, [pc, #124]	; (8001418 <XMC_USBD_lReadFifo+0x94>)
 800139a:	2334      	movs	r3, #52	; 0x34
 800139c:	fb03 2300 	mla	r3, r3, r0, r2
 80013a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d0f7      	beq.n	8001396 <XMC_USBD_lReadFifo+0x12>
{
 80013a6:	b5f0      	push	{r4, r5, r6, r7, lr}
  volatile uint32_t *fifo = xmc_device.fifo[0U];
 80013a8:	f8d2 71e0 	ldr.w	r7, [r2, #480]	; 0x1e0
	/*Do Nothing*/
  }
  else
  {
    /* store the data */
    for (i = 0U;i < word_count; i++)
 80013ac:	ea5f 0c91 	movs.w	ip, r1, lsr #2
 80013b0:	d00a      	beq.n	80013c8 <XMC_USBD_lReadFifo+0x44>
 80013b2:	2300      	movs	r3, #0
    {
      *(((uint32_t*)ep->xferBuffer)+i) = *fifo;
 80013b4:	2534      	movs	r5, #52	; 0x34
 80013b6:	fb05 2500 	mla	r5, r5, r0, r2
 80013ba:	683c      	ldr	r4, [r7, #0]
 80013bc:	6a6a      	ldr	r2, [r5, #36]	; 0x24
 80013be:	f842 4023 	str.w	r4, [r2, r3, lsl #2]
    for (i = 0U;i < word_count; i++)
 80013c2:	3301      	adds	r3, #1
 80013c4:	459c      	cmp	ip, r3
 80013c6:	d1f8      	bne.n	80013ba <XMC_USBD_lReadFifo+0x36>
  temp_word_count = (word_count << 2U);
 80013c8:	f021 0603 	bic.w	r6, r1, #3
    }
    /* space is not devidable by 4 */
    if (byte_count!=temp_word_count)
 80013cc:	42b1      	cmp	r1, r6
 80013ce:	d017      	beq.n	8001400 <XMC_USBD_lReadFifo+0x7c>
    {
      temp_data = *fifo;
 80013d0:	683d      	ldr	r5, [r7, #0]
      for (i = 0U;(temp_word_count + i) < byte_count;i++)
 80013d2:	d915      	bls.n	8001400 <XMC_USBD_lReadFifo+0x7c>
      {
        ep->xferBuffer[(word_count << 2)+i] = (uint8_t)((temp_data & ((uint32_t)0xFFU << (i * 8U))) >> (i * 8U));
 80013d4:	ea4f 038c 	mov.w	r3, ip, lsl #2
 80013d8:	1b9e      	subs	r6, r3, r6
 80013da:	eb06 0e01 	add.w	lr, r6, r1
 80013de:	2400      	movs	r4, #0
 80013e0:	4a0d      	ldr	r2, [pc, #52]	; (8001418 <XMC_USBD_lReadFifo+0x94>)
 80013e2:	2734      	movs	r7, #52	; 0x34
 80013e4:	fb07 2700 	mla	r7, r7, r0, r2
 80013e8:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80013ec:	fa0c f204 	lsl.w	r2, ip, r4
 80013f0:	402a      	ands	r2, r5
 80013f2:	40e2      	lsrs	r2, r4
 80013f4:	6a7e      	ldr	r6, [r7, #36]	; 0x24
 80013f6:	54f2      	strb	r2, [r6, r3]
 80013f8:	3408      	adds	r4, #8
 80013fa:	3301      	adds	r3, #1
      for (i = 0U;(temp_word_count + i) < byte_count;i++)
 80013fc:	4573      	cmp	r3, lr
 80013fe:	d1f5      	bne.n	80013ec <XMC_USBD_lReadFifo+0x68>
      }
    }

    /* save the amount of data */
    ep->xferCount += byte_count;
 8001400:	4b05      	ldr	r3, [pc, #20]	; (8001418 <XMC_USBD_lReadFifo+0x94>)
 8001402:	2234      	movs	r2, #52	; 0x34
 8001404:	fb02 3000 	mla	r0, r2, r0, r3
 8001408:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 800140a:	440b      	add	r3, r1
 800140c:	62c3      	str	r3, [r0, #44]	; 0x2c
    ep->xferBuffer += byte_count;
 800140e:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8001410:	4419      	add	r1, r3
 8001412:	6241      	str	r1, [r0, #36]	; 0x24
  }
}
 8001414:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001416:	bf00      	nop
 8001418:	20000cf8 	.word	0x20000cf8

0800141c <XMC_USBD_lFlushTXFifo>:
 * @param[in] fifo_num Fifo number to flush
 *
 * @note Use 0x10 as parameter to flush all tx fifos.
 */
static void XMC_USBD_lFlushTXFifo(const uint8_t fifo_num) 
{
 800141c:	b082      	sub	sp, #8
  volatile grstctl_t data;  
  uint32_t count;
  data.d32 = 0U;
 800141e:	2300      	movs	r3, #0
 8001420:	9301      	str	r3, [sp, #4]
  /*flush fifo */
  data.b.txfflsh = 1U;
 8001422:	9b01      	ldr	r3, [sp, #4]
 8001424:	f043 0320 	orr.w	r3, r3, #32
 8001428:	9301      	str	r3, [sp, #4]
  data.b.txfnum = fifo_num;
 800142a:	9b01      	ldr	r3, [sp, #4]
 800142c:	f360 138a 	bfi	r3, r0, #6, #5
 8001430:	9301      	str	r3, [sp, #4]
  xmc_device.global_register->grstctl = data.d32;
 8001432:	4b0c      	ldr	r3, [pc, #48]	; (8001464 <XMC_USBD_lFlushTXFifo+0x48>)
 8001434:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 8001438:	9a01      	ldr	r2, [sp, #4]
 800143a:	611a      	str	r2, [r3, #16]
 800143c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
  for (count = 0U;count < 1000U; count++){}
 8001440:	3b01      	subs	r3, #1
 8001442:	d1fd      	bne.n	8001440 <XMC_USBD_lFlushTXFifo+0x24>
  do
  {
   data.d32 = xmc_device.global_register->grstctl;
 8001444:	4b07      	ldr	r3, [pc, #28]	; (8001464 <XMC_USBD_lFlushTXFifo+0x48>)
 8001446:	f8d3 21a0 	ldr.w	r2, [r3, #416]	; 0x1a0
 800144a:	6913      	ldr	r3, [r2, #16]
 800144c:	9301      	str	r3, [sp, #4]
  } while (data.b.txfflsh);
 800144e:	9b01      	ldr	r3, [sp, #4]
 8001450:	f013 0f20 	tst.w	r3, #32
 8001454:	d1f9      	bne.n	800144a <XMC_USBD_lFlushTXFifo+0x2e>
 8001456:	f240 33e9 	movw	r3, #1001	; 0x3e9
    count = 0U;
  while (count++ < 1000U)
 800145a:	3b01      	subs	r3, #1
 800145c:	d1fd      	bne.n	800145a <XMC_USBD_lFlushTXFifo+0x3e>
  {
    /* wait 3 phy clocks */
  }
}
 800145e:	b002      	add	sp, #8
 8001460:	4770      	bx	lr
 8001462:	bf00      	nop
 8001464:	20000cf8 	.word	0x20000cf8

08001468 <XMC_USBD_lFlushRXFifo>:

/**
 * @brief Flush the rx fifo
 */
static void XMC_USBD_lFlushRXFifo(void) 
{
 8001468:	b082      	sub	sp, #8
  volatile grstctl_t data;  
  uint32_t count;
	
	data.d32 = 0U;
 800146a:	2300      	movs	r3, #0
 800146c:	9301      	str	r3, [sp, #4]
  data.b.rxfflsh = 1U;
 800146e:	9b01      	ldr	r3, [sp, #4]
 8001470:	f043 0310 	orr.w	r3, r3, #16
 8001474:	9301      	str	r3, [sp, #4]
  /* flush FIFO */
  xmc_device.global_register->grstctl = data.d32;
 8001476:	4b0b      	ldr	r3, [pc, #44]	; (80014a4 <XMC_USBD_lFlushRXFifo+0x3c>)
 8001478:	f8d3 21a0 	ldr.w	r2, [r3, #416]	; 0x1a0
 800147c:	9901      	ldr	r1, [sp, #4]
 800147e:	6111      	str	r1, [r2, #16]
  do
  {
    for (count = 0U; count < 1000U; count++){}
    data.d32 = xmc_device.global_register->grstctl;
 8001480:	f8d3 21a0 	ldr.w	r2, [r3, #416]	; 0x1a0
{
 8001484:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
    for (count = 0U; count < 1000U; count++){}
 8001488:	3b01      	subs	r3, #1
 800148a:	d1fd      	bne.n	8001488 <XMC_USBD_lFlushRXFifo+0x20>
    data.d32 = xmc_device.global_register->grstctl;
 800148c:	6913      	ldr	r3, [r2, #16]
 800148e:	9301      	str	r3, [sp, #4]
  } while (data.b.rxfflsh);
 8001490:	9b01      	ldr	r3, [sp, #4]
 8001492:	f013 0f10 	tst.w	r3, #16
 8001496:	d1f5      	bne.n	8001484 <XMC_USBD_lFlushRXFifo+0x1c>
 8001498:	f240 33e9 	movw	r3, #1001	; 0x3e9
  count = 0U;
  while (count++ < 1000U)
 800149c:	3b01      	subs	r3, #1
 800149e:	d1fd      	bne.n	800149c <XMC_USBD_lFlushRXFifo+0x34>
  {
    /* wait 3 phy clocks */
  }
}
 80014a0:	b002      	add	sp, #8
 80014a2:	4770      	bx	lr
 80014a4:	20000cf8 	.word	0x20000cf8

080014a8 <XMC_USBD_lStartReadXfer>:
 * that the transfer values are reasonable (e.g. buffer size is not exceeded).
 *
 * @param[in] ep Endpoint to start the transfer
 */
static void XMC_USBD_lStartReadXfer(XMC_USBD_EP_t *const ep) 
{
 80014a8:	b430      	push	{r4, r5}
  deptsiz_data_t data;
  depctl_data_t epctl;
	
  data.d32 =  0U;
 80014aa:	2100      	movs	r1, #0
  if ((ep->xferTotal - ep->xferLength) > ep->maxTransferSize)
 80014ac:	6b04      	ldr	r4, [r0, #48]	; 0x30
 80014ae:	6a82      	ldr	r2, [r0, #40]	; 0x28
 80014b0:	6883      	ldr	r3, [r0, #8]
 80014b2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80014b6:	1aa5      	subs	r5, r4, r2
 80014b8:	429d      	cmp	r5, r3
  {
    ep->xferLength += ep->maxTransferSize;
 80014ba:	bf86      	itte	hi
 80014bc:	189b      	addhi	r3, r3, r2
 80014be:	6283      	strhi	r3, [r0, #40]	; 0x28
  }
  else
  {
    ep->xferLength = ep->xferTotal;
 80014c0:	6284      	strls	r4, [r0, #40]	; 0x28
  }
  if (ep->address_u.address_st.number == 0U)
 80014c2:	7803      	ldrb	r3, [r0, #0]
 80014c4:	f013 0f0f 	tst.w	r3, #15
 80014c8:	d12a      	bne.n	8001520 <XMC_USBD_lStartReadXfer+0x78>
  {
	/* Setup the endpoint to receive 3 setup packages and one normal package.*/
	/* Cast the data pointer to use only one variable */
    deptsiz0_data_t *ep0_data = (deptsiz0_data_t*)&data;
    ep0_data->b.pktcnt = 0x1U;
 80014ca:	2301      	movs	r3, #1
 80014cc:	f363 41d4 	bfi	r1, r3, #19, #2
    ep0_data->b.supcnt = 0x3U;
 80014d0:	f041 41c0 	orr.w	r1, r1, #1610612736	; 0x60000000
    ep0_data->b.xfersize = (uint8_t)ep->xferTotal;
 80014d4:	f364 0106 	bfi	r1, r4, #0, #7
      /* setup endpoint to recive a amount of packages by given size */
      data.b.pktcnt = (uint16_t)(((ep->xferLength - ep->xferCount) + (ep->maxPacketSize -(uint32_t)1U))/ep->maxPacketSize);
      data.b.xfersize =(uint32_t)(ep->xferLength - ep->xferCount);
    }
  }
  if(usbd_init->usbd_transfer_mode == XMC_USBD_USE_DMA)
 80014d8:	4b1c      	ldr	r3, [pc, #112]	; (800154c <XMC_USBD_lStartReadXfer+0xa4>)
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	7b5b      	ldrb	r3, [r3, #13]
 80014de:	b94b      	cbnz	r3, 80014f4 <XMC_USBD_lStartReadXfer+0x4c>
  {
    /* Programm dma address if needed */
    xmc_device.endpoint_out_register[ep->address_u.address_st.number]->doepdma = (uint32_t)(ep->xferBuffer);
 80014e0:	7803      	ldrb	r3, [r0, #0]
 80014e2:	f003 020f 	and.w	r2, r3, #15
 80014e6:	4b1a      	ldr	r3, [pc, #104]	; (8001550 <XMC_USBD_lStartReadXfer+0xa8>)
 80014e8:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 80014ec:	f8d3 31c4 	ldr.w	r3, [r3, #452]	; 0x1c4
 80014f0:	6a42      	ldr	r2, [r0, #36]	; 0x24
 80014f2:	615a      	str	r2, [r3, #20]
  }
  /* setup endpoint size and enable endpoint */
  xmc_device.endpoint_out_register[ep->address_u.address_st.number]->doeptsiz = data.d32;
 80014f4:	4a16      	ldr	r2, [pc, #88]	; (8001550 <XMC_USBD_lStartReadXfer+0xa8>)
 80014f6:	7803      	ldrb	r3, [r0, #0]
 80014f8:	f003 030f 	and.w	r3, r3, #15
 80014fc:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8001500:	f8d3 31c4 	ldr.w	r3, [r3, #452]	; 0x1c4
 8001504:	6119      	str	r1, [r3, #16]
 
  epctl.d32 = xmc_device.endpoint_out_register[ep->address_u.address_st.number]->doepctl;
 8001506:	7803      	ldrb	r3, [r0, #0]
 8001508:	f003 030f 	and.w	r3, r3, #15
 800150c:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8001510:	f8d2 21c4 	ldr.w	r2, [r2, #452]	; 0x1c4
 8001514:	6813      	ldr	r3, [r2, #0]
  epctl.b.cnak = 1U;
  epctl.b.epena = 1U;
 8001516:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
  xmc_device.endpoint_out_register[ep->address_u.address_st.number]->doepctl = epctl.d32;
 800151a:	6013      	str	r3, [r2, #0]
}
 800151c:	bc30      	pop	{r4, r5}
 800151e:	4770      	bx	lr
    if (ep->xferLength == 0U)
 8001520:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8001522:	b92b      	cbnz	r3, 8001530 <XMC_USBD_lStartReadXfer+0x88>
      data.b.xfersize = 0U;
 8001524:	f36f 0112 	bfc	r1, #0, #19
      data.b.pktcnt = 1U;
 8001528:	2301      	movs	r3, #1
 800152a:	f363 41dc 	bfi	r1, r3, #19, #10
 800152e:	e7d3      	b.n	80014d8 <XMC_USBD_lStartReadXfer+0x30>
      data.b.pktcnt = (uint16_t)(((ep->xferLength - ep->xferCount) + (ep->maxPacketSize -(uint32_t)1U))/ep->maxPacketSize);
 8001530:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
 8001532:	1a9b      	subs	r3, r3, r2
 8001534:	6842      	ldr	r2, [r0, #4]
 8001536:	f3c2 24c6 	ubfx	r4, r2, #11, #7
 800153a:	191a      	adds	r2, r3, r4
 800153c:	3a01      	subs	r2, #1
 800153e:	fbb2 f2f4 	udiv	r2, r2, r4
 8001542:	f362 41dc 	bfi	r1, r2, #19, #10
      data.b.xfersize =(uint32_t)(ep->xferLength - ep->xferCount);
 8001546:	f363 0112 	bfi	r1, r3, #0, #19
 800154a:	e7c5      	b.n	80014d8 <XMC_USBD_lStartReadXfer+0x30>
 800154c:	20000cf4 	.word	0x20000cf4
 8001550:	20000cf8 	.word	0x20000cf8

08001554 <XMC_USBD_lStartWriteXfer>:
 * to start a new in transfer
 *
 * @param[in] ep Endpoint to start the transfer
 */
static void XMC_USBD_lStartWriteXfer(XMC_USBD_EP_t *const ep) 
{
 8001554:	b470      	push	{r4, r5, r6}
  deptsiz_data_t size;
  depctl_data_t ctl;
	
  size.d32 = 0U;  
 8001556:	2100      	movs	r1, #0
  ctl.d32 = xmc_device.endpoint_in_register[ep->address_u.address_st.number]->diepctl;
 8001558:	7803      	ldrb	r3, [r0, #0]
 800155a:	f003 030f 	and.w	r3, r3, #15
 800155e:	336a      	adds	r3, #106	; 0x6a
 8001560:	4a30      	ldr	r2, [pc, #192]	; (8001624 <XMC_USBD_lStartWriteXfer+0xd0>)
 8001562:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001566:	681a      	ldr	r2, [r3, #0]

  if ((ep->xferTotal - ep->xferLength)  < ep->maxTransferSize)
 8001568:	6b05      	ldr	r5, [r0, #48]	; 0x30
 800156a:	6a84      	ldr	r4, [r0, #40]	; 0x28
 800156c:	6883      	ldr	r3, [r0, #8]
 800156e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001572:	1b2e      	subs	r6, r5, r4
 8001574:	429e      	cmp	r6, r3
  {
    ep->xferLength = ep->xferTotal;
 8001576:	bf32      	itee	cc
 8001578:	6285      	strcc	r5, [r0, #40]	; 0x28
  }
  else
  {
    ep->xferLength += ep->maxTransferSize;
 800157a:	191b      	addcs	r3, r3, r4
 800157c:	6283      	strcs	r3, [r0, #40]	; 0x28
  }
  if (ep->xferLength == 0U)
 800157e:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8001580:	b333      	cbz	r3, 80015d0 <XMC_USBD_lStartWriteXfer+0x7c>
    size.b.xfersize = 0U;
    size.b.pktcnt = 1U;
  }
  else
  {
    if (ep->address_u.address_st.number == 0U)
 8001582:	7804      	ldrb	r4, [r0, #0]
 8001584:	f014 0f0f 	tst.w	r4, #15
 8001588:	d13a      	bne.n	8001600 <XMC_USBD_lStartWriteXfer+0xac>
    {
      size.b.pktcnt = 1U;
 800158a:	2401      	movs	r4, #1
 800158c:	f364 41dc 	bfi	r1, r4, #19, #10
      /* ep->maxXferSize equals maxPacketSize */
      size.b.xfersize = (uint32_t)(ep->xferLength - ep->xferCount);
 8001590:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 8001592:	1b1b      	subs	r3, r3, r4
 8001594:	f363 0112 	bfi	r1, r3, #0, #19
    {
      size.b.xfersize =(uint32_t)(ep->xferLength - ep->xferCount);
      size.b.pktcnt = (uint16_t)(((uint16_t)(ep->xferLength - ep->xferCount) + (uint16_t)((uint16_t)ep->maxPacketSize - 1U))/
    		 ep->maxPacketSize);
    }
    if(usbd_init->usbd_transfer_mode == XMC_USBD_USE_DMA)
 8001598:	4b23      	ldr	r3, [pc, #140]	; (8001628 <XMC_USBD_lStartWriteXfer+0xd4>)
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	7b5c      	ldrb	r4, [r3, #13]
 800159e:	b944      	cbnz	r4, 80015b2 <XMC_USBD_lStartWriteXfer+0x5e>
    {
      /* Program dma*/
      xmc_device.endpoint_in_register[ep->address_u.address_st.number]->diepdma = (uint32_t)ep->xferBuffer;
 80015a0:	7804      	ldrb	r4, [r0, #0]
 80015a2:	f004 040f 	and.w	r4, r4, #15
 80015a6:	346a      	adds	r4, #106	; 0x6a
 80015a8:	4d1e      	ldr	r5, [pc, #120]	; (8001624 <XMC_USBD_lStartWriteXfer+0xd0>)
 80015aa:	f855 4024 	ldr.w	r4, [r5, r4, lsl #2]
 80015ae:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80015b0:	6165      	str	r5, [r4, #20]
    }
    if(usbd_init->usbd_transfer_mode == XMC_USBD_USE_FIFO)
 80015b2:	7b5b      	ldrb	r3, [r3, #13]
 80015b4:	2b01      	cmp	r3, #1
 80015b6:	d110      	bne.n	80015da <XMC_USBD_lStartWriteXfer+0x86>
    {
      /* enable fifo empty interrupt */
			xmc_device.device_register->dtknqr4_fifoemptymsk |= (uint32_t)((uint32_t)1U << (uint8_t)ep->address_u.address_st.number);
 80015b8:	4b1a      	ldr	r3, [pc, #104]	; (8001624 <XMC_USBD_lStartWriteXfer+0xd0>)
 80015ba:	f8d3 51a4 	ldr.w	r5, [r3, #420]	; 0x1a4
 80015be:	6b6e      	ldr	r6, [r5, #52]	; 0x34
 80015c0:	7803      	ldrb	r3, [r0, #0]
 80015c2:	f003 040f 	and.w	r4, r3, #15
 80015c6:	2301      	movs	r3, #1
 80015c8:	40a3      	lsls	r3, r4
 80015ca:	4333      	orrs	r3, r6
 80015cc:	636b      	str	r3, [r5, #52]	; 0x34
 80015ce:	e004      	b.n	80015da <XMC_USBD_lStartWriteXfer+0x86>
    size.b.xfersize = 0U;
 80015d0:	f36f 0112 	bfc	r1, #0, #19
    size.b.pktcnt = 1U;
 80015d4:	2301      	movs	r3, #1
 80015d6:	f363 41dc 	bfi	r1, r3, #19, #10
    }
  }

  /* Program size of transfer and enable endpoint */
  xmc_device.endpoint_in_register[ep->address_u.address_st.number]->dieptsiz = size.d32;
 80015da:	4c12      	ldr	r4, [pc, #72]	; (8001624 <XMC_USBD_lStartWriteXfer+0xd0>)
 80015dc:	7803      	ldrb	r3, [r0, #0]
 80015de:	f003 030f 	and.w	r3, r3, #15
 80015e2:	336a      	adds	r3, #106	; 0x6a
 80015e4:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
 80015e8:	6119      	str	r1, [r3, #16]
  ctl.b.epena = 1U;
  ctl.b.cnak = 1U;
 80015ea:	f042 4204 	orr.w	r2, r2, #2214592512	; 0x84000000
  xmc_device.endpoint_in_register[ep->address_u.address_st.number]->diepctl = ctl.d32;
 80015ee:	7803      	ldrb	r3, [r0, #0]
 80015f0:	f003 030f 	and.w	r3, r3, #15
 80015f4:	336a      	adds	r3, #106	; 0x6a
 80015f6:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
 80015fa:	601a      	str	r2, [r3, #0]
}
 80015fc:	bc70      	pop	{r4, r5, r6}
 80015fe:	4770      	bx	lr
      size.b.xfersize =(uint32_t)(ep->xferLength - ep->xferCount);
 8001600:	6ac5      	ldr	r5, [r0, #44]	; 0x2c
 8001602:	1b5c      	subs	r4, r3, r5
 8001604:	f364 0112 	bfi	r1, r4, #0, #19
      size.b.pktcnt = (uint16_t)(((uint16_t)(ep->xferLength - ep->xferCount) + (uint16_t)((uint16_t)ep->maxPacketSize - 1U))/
 8001608:	6844      	ldr	r4, [r0, #4]
 800160a:	f3c4 24c6 	ubfx	r4, r4, #11, #7
 800160e:	1b5b      	subs	r3, r3, r5
 8001610:	1e65      	subs	r5, r4, #1
 8001612:	b2ad      	uxth	r5, r5
 8001614:	fa15 f383 	uxtah	r3, r5, r3
 8001618:	fb93 f3f4 	sdiv	r3, r3, r4
 800161c:	f363 41dc 	bfi	r1, r3, #19, #10
 8001620:	e7ba      	b.n	8001598 <XMC_USBD_lStartWriteXfer+0x44>
 8001622:	bf00      	nop
 8001624:	20000cf8 	.word	0x20000cf8
 8001628:	20000cf4 	.word	0x20000cf4

0800162c <XMC_USBD_GetCapabilities>:
  cap.event_remote_wakeup = 1U;
  cap.event_reset = 1U;
  cap.event_resume = 1U;
  cap.event_suspend = 1U;
  cap.reserved = 0U;
  return cap;
 800162c:	201f      	movs	r0, #31
 800162e:	f36f 1045 	bfc	r0, #5, #1
 8001632:	f440 70e0 	orr.w	r0, r0, #448	; 0x1c0
}
 8001636:	f3c0 0008 	ubfx	r0, r0, #0, #9
 800163a:	4770      	bx	lr

0800163c <XMC_USBD_DeviceConnect>:
 **/
XMC_USBD_STATUS_t XMC_USBD_DeviceConnect() 
{
  /* Just disable softdisconnect */
  dctl_data_t dctl;
	dctl.d32 = xmc_device.device_register->dctl;
 800163c:	4b04      	ldr	r3, [pc, #16]	; (8001650 <XMC_USBD_DeviceConnect+0x14>)
 800163e:	f8d3 21a4 	ldr.w	r2, [r3, #420]	; 0x1a4
 8001642:	6853      	ldr	r3, [r2, #4]
  dctl.b.sftdiscon = 0U;
 8001644:	f36f 0341 	bfc	r3, #1, #1
  xmc_device.device_register->dctl = dctl.d32;
 8001648:	6053      	str	r3, [r2, #4]
  return XMC_USBD_STATUS_OK;
}
 800164a:	2000      	movs	r0, #0
 800164c:	4770      	bx	lr
 800164e:	bf00      	nop
 8001650:	20000cf8 	.word	0x20000cf8

08001654 <XMC_USBD_DeviceDisconnect>:
 * Disconnects the USB device from host
 **/
XMC_USBD_STATUS_t XMC_USBD_DeviceDisconnect() 
{
  dctl_data_t dctl;
	dctl.d32 = xmc_device.device_register->dctl;
 8001654:	4b04      	ldr	r3, [pc, #16]	; (8001668 <XMC_USBD_DeviceDisconnect+0x14>)
 8001656:	f8d3 21a4 	ldr.w	r2, [r3, #420]	; 0x1a4
 800165a:	6853      	ldr	r3, [r2, #4]
  dctl.b.sftdiscon = 1U;
 800165c:	f043 0302 	orr.w	r3, r3, #2
  xmc_device.device_register->dctl = dctl.d32;
 8001660:	6053      	str	r3, [r2, #4]
  return XMC_USBD_STATUS_OK;
}
 8001662:	2000      	movs	r0, #0
 8001664:	4770      	bx	lr
 8001666:	bf00      	nop
 8001668:	20000cf8 	.word	0x20000cf8

0800166c <XMC_USBD_EndpointReadStart>:

/**
 * Prepares the endpoint to read next OUT packet
 **/
XMC_USBD_STATUS_t XMC_USBD_EndpointReadStart(const uint8_t ep_addr, uint32_t size) 
{
 800166c:	f000 000f 	and.w	r0, r0, #15
  XMC_USBD_EP_t *ep = &xmc_device.ep[ep_addr & (uint8_t)XMC_USBD_EP_NUM_MASK];
  XMC_USBD_STATUS_t result;
	
  if (ep->outInUse || !ep->isConfigured)
 8001670:	4a13      	ldr	r2, [pc, #76]	; (80016c0 <XMC_USBD_EndpointReadStart+0x54>)
 8001672:	2334      	movs	r3, #52	; 0x34
 8001674:	fb03 2300 	mla	r3, r3, r0, r2
 8001678:	685b      	ldr	r3, [r3, #4]
 800167a:	f013 0f10 	tst.w	r3, #16
 800167e:	d11a      	bne.n	80016b6 <XMC_USBD_EndpointReadStart+0x4a>
 8001680:	2334      	movs	r3, #52	; 0x34
 8001682:	fb03 2300 	mla	r3, r3, r0, r2
 8001686:	791b      	ldrb	r3, [r3, #4]
 8001688:	f013 0f04 	tst.w	r3, #4
 800168c:	d015      	beq.n	80016ba <XMC_USBD_EndpointReadStart+0x4e>
{
 800168e:	b570      	push	{r4, r5, r6, lr}
    if (size > ep->outBufferSize)
    {
      size = ep->outBufferSize;
    }
    /* set ep values */
    ep->xferTotal = size;
 8001690:	2634      	movs	r6, #52	; 0x34
 8001692:	fb06 2300 	mla	r3, r6, r0, r2
 8001696:	695a      	ldr	r2, [r3, #20]
 8001698:	4291      	cmp	r1, r2
 800169a:	bf28      	it	cs
 800169c:	4611      	movcs	r1, r2
 800169e:	6319      	str	r1, [r3, #48]	; 0x30
    ep->xferCount = 0U;
 80016a0:	2400      	movs	r4, #0
 80016a2:	62dc      	str	r4, [r3, #44]	; 0x2c
    ep->xferLength = 0U;
 80016a4:	629c      	str	r4, [r3, #40]	; 0x28
    ep->xferBuffer = ep->outBuffer;
 80016a6:	68da      	ldr	r2, [r3, #12]
 80016a8:	625a      	str	r2, [r3, #36]	; 0x24
    ep->outBytesAvailable = 0U;
 80016aa:	611c      	str	r4, [r3, #16]
    XMC_USBD_lStartReadXfer(ep);
 80016ac:	4618      	mov	r0, r3
 80016ae:	f7ff fefb 	bl	80014a8 <XMC_USBD_lStartReadXfer>
    result= XMC_USBD_STATUS_OK;
 80016b2:	4620      	mov	r0, r4
  }
  return result;
}
 80016b4:	bd70      	pop	{r4, r5, r6, pc}
    result = XMC_USBD_STATUS_ERROR;
 80016b6:	2001      	movs	r0, #1
 80016b8:	4770      	bx	lr
 80016ba:	2001      	movs	r0, #1
}
 80016bc:	4770      	bx	lr
 80016be:	bf00      	nop
 80016c0:	20000cf8 	.word	0x20000cf8

080016c4 <XMC_USBD_DeviceSetAddress>:
 * Sets the USB device address.
 **/
XMC_USBD_STATUS_t XMC_USBD_DeviceSetAddress(const uint8_t address,const XMC_USBD_SET_ADDRESS_STAGE_t stage) 
{
  dcfg_data_t data;
  data.d32 = xmc_device.device_register->dcfg;
 80016c4:	4b04      	ldr	r3, [pc, #16]	; (80016d8 <XMC_USBD_DeviceSetAddress+0x14>)
 80016c6:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 80016ca:	681a      	ldr	r2, [r3, #0]
  if (stage == XMC_USBD_SET_ADDRESS_STAGE_SETUP)
 80016cc:	b911      	cbnz	r1, 80016d4 <XMC_USBD_DeviceSetAddress+0x10>
  {
    data.b.devaddr = address;
 80016ce:	f360 120a 	bfi	r2, r0, #4, #7
    xmc_device.device_register->dcfg = data.d32;
 80016d2:	601a      	str	r2, [r3, #0]
  }
	return XMC_USBD_STATUS_OK;
}
 80016d4:	2000      	movs	r0, #0
 80016d6:	4770      	bx	lr
 80016d8:	20000cf8 	.word	0x20000cf8

080016dc <XMC_USBD_EndpointStall>:
 * Set/clear stall on the selected endpoint.
 **/
XMC_USBD_STATUS_t XMC_USBD_EndpointStall(const uint8_t ep_addr, const bool stall) 
{
  depctl_data_t data;
  XMC_USBD_EP_t *ep = &xmc_device.ep[(ep_addr & (uint8_t)XMC_USBD_EP_NUM_MASK)];
 80016dc:	f000 020f 	and.w	r2, r0, #15
  if (stall)
 80016e0:	b351      	cbz	r1, 8001738 <XMC_USBD_EndpointStall+0x5c>
  {
    if (ep_addr & (uint8_t)XMC_USBD_ENDPOINT_DIRECTION_MASK)
 80016e2:	f010 0f80 	tst.w	r0, #128	; 0x80
 80016e6:	d118      	bne.n	800171a <XMC_USBD_EndpointStall+0x3e>
      xmc_device.endpoint_in_register[ep->address_u.address_st.number]->diepctl = data.d32;
    }
    else
    {
      /*set stall bit */
      data.d32 = xmc_device.endpoint_out_register[ep->address_u.address_st.number]->doepctl;
 80016e8:	4b2a      	ldr	r3, [pc, #168]	; (8001794 <XMC_USBD_EndpointStall+0xb8>)
 80016ea:	2134      	movs	r1, #52	; 0x34
 80016ec:	fb01 f102 	mul.w	r1, r1, r2
 80016f0:	5c59      	ldrb	r1, [r3, r1]
 80016f2:	f001 010f 	and.w	r1, r1, #15
 80016f6:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 80016fa:	f8d3 11c4 	ldr.w	r1, [r3, #452]	; 0x1c4
 80016fe:	680b      	ldr	r3, [r1, #0]
      data.b.stall = 1U;
 8001700:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
      xmc_device.endpoint_out_register[ep->address_u.address_st.number]->doepctl = data.d32;
 8001704:	600b      	str	r3, [r1, #0]
    }
    ep->isStalled = 1U;
 8001706:	4923      	ldr	r1, [pc, #140]	; (8001794 <XMC_USBD_EndpointStall+0xb8>)
 8001708:	2334      	movs	r3, #52	; 0x34
 800170a:	fb03 1202 	mla	r2, r3, r2, r1
 800170e:	7913      	ldrb	r3, [r2, #4]
 8001710:	f043 0320 	orr.w	r3, r3, #32
 8001714:	7113      	strb	r3, [r2, #4]
			xmc_device.endpoint_out_register[ep->address_u.address_st.number]->doepctl = data.d32;
		}
		ep->isStalled = 0U;
	}
	return XMC_USBD_STATUS_OK;
}
 8001716:	2000      	movs	r0, #0
 8001718:	4770      	bx	lr
      data.d32 = xmc_device.endpoint_in_register[ep->address_u.address_st.number]->diepctl;
 800171a:	491e      	ldr	r1, [pc, #120]	; (8001794 <XMC_USBD_EndpointStall+0xb8>)
 800171c:	2334      	movs	r3, #52	; 0x34
 800171e:	fb03 f302 	mul.w	r3, r3, r2
 8001722:	5ccb      	ldrb	r3, [r1, r3]
 8001724:	f003 030f 	and.w	r3, r3, #15
 8001728:	336a      	adds	r3, #106	; 0x6a
 800172a:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800172e:	680b      	ldr	r3, [r1, #0]
      data.b.stall = 1U;
 8001730:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
      xmc_device.endpoint_in_register[ep->address_u.address_st.number]->diepctl = data.d32;
 8001734:	600b      	str	r3, [r1, #0]
 8001736:	e7e6      	b.n	8001706 <XMC_USBD_EndpointStall+0x2a>
		if (ep_addr & (uint8_t)XMC_USBD_ENDPOINT_DIRECTION_MASK)
 8001738:	f010 0f80 	tst.w	r0, #128	; 0x80
 800173c:	d119      	bne.n	8001772 <XMC_USBD_EndpointStall+0x96>
			data.d32 = xmc_device.endpoint_out_register[ep->address_u.address_st.number]->doepctl;
 800173e:	4b15      	ldr	r3, [pc, #84]	; (8001794 <XMC_USBD_EndpointStall+0xb8>)
 8001740:	2134      	movs	r1, #52	; 0x34
 8001742:	fb01 f102 	mul.w	r1, r1, r2
 8001746:	5c59      	ldrb	r1, [r3, r1]
 8001748:	f001 010f 	and.w	r1, r1, #15
 800174c:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 8001750:	f8d3 11c4 	ldr.w	r1, [r3, #452]	; 0x1c4
 8001754:	680b      	ldr	r3, [r1, #0]
			data.b.stall = 0U;
 8001756:	f023 5381 	bic.w	r3, r3, #270532608	; 0x10200000
			data.b.setd0pid = 1U; /* reset pid to 0 */
 800175a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
			xmc_device.endpoint_out_register[ep->address_u.address_st.number]->doepctl = data.d32;
 800175e:	600b      	str	r3, [r1, #0]
		ep->isStalled = 0U;
 8001760:	4b0c      	ldr	r3, [pc, #48]	; (8001794 <XMC_USBD_EndpointStall+0xb8>)
 8001762:	2134      	movs	r1, #52	; 0x34
 8001764:	fb01 3202 	mla	r2, r1, r2, r3
 8001768:	7913      	ldrb	r3, [r2, #4]
 800176a:	f36f 1345 	bfc	r3, #5, #1
 800176e:	7113      	strb	r3, [r2, #4]
 8001770:	e7d1      	b.n	8001716 <XMC_USBD_EndpointStall+0x3a>
			data.d32 = xmc_device.endpoint_in_register[ep->address_u.address_st.number]->diepctl;
 8001772:	4908      	ldr	r1, [pc, #32]	; (8001794 <XMC_USBD_EndpointStall+0xb8>)
 8001774:	2334      	movs	r3, #52	; 0x34
 8001776:	fb03 f302 	mul.w	r3, r3, r2
 800177a:	5ccb      	ldrb	r3, [r1, r3]
 800177c:	f003 030f 	and.w	r3, r3, #15
 8001780:	336a      	adds	r3, #106	; 0x6a
 8001782:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8001786:	680b      	ldr	r3, [r1, #0]
			data.b.stall = 0U;
 8001788:	f023 5381 	bic.w	r3, r3, #270532608	; 0x10200000
			data.b.setd0pid = 1U; /* reset pid to 0 */
 800178c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
			xmc_device.endpoint_in_register[ep->address_u.address_st.number]->diepctl = data.d32;
 8001790:	600b      	str	r3, [r1, #0]
 8001792:	e7e5      	b.n	8001760 <XMC_USBD_EndpointStall+0x84>
 8001794:	20000cf8 	.word	0x20000cf8

08001798 <XMC_USBD_EndpointAbort>:

/**
 * Aborts the data transfer on the selected endpoint
 **/
XMC_USBD_STATUS_t XMC_USBD_EndpointAbort(const uint8_t ep_addr) {
  XMC_USBD_EP_t *ep = &xmc_device.ep[ep_addr & (uint8_t)XMC_USBD_ENDPOINT_NUMBER_MASK];
 8001798:	f000 000f 	and.w	r0, r0, #15
  if (ep->address_u.address_st.direction)
 800179c:	2334      	movs	r3, #52	; 0x34
 800179e:	fb03 f300 	mul.w	r3, r3, r0
 80017a2:	4a11      	ldr	r2, [pc, #68]	; (80017e8 <XMC_USBD_EndpointAbort+0x50>)
 80017a4:	56d3      	ldrsb	r3, [r2, r3]
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	db16      	blt.n	80017d8 <XMC_USBD_EndpointAbort+0x40>
  {
    ep->inInUse = 0U;
  }
  if (!ep->address_u.address_st.direction)
  {
    ep->outInUse = 0U;
 80017aa:	4a0f      	ldr	r2, [pc, #60]	; (80017e8 <XMC_USBD_EndpointAbort+0x50>)
 80017ac:	2334      	movs	r3, #52	; 0x34
 80017ae:	fb03 2300 	mla	r3, r3, r0, r2
 80017b2:	685a      	ldr	r2, [r3, #4]
 80017b4:	f36f 1204 	bfc	r2, #4, #1
 80017b8:	605a      	str	r2, [r3, #4]
  }
  ep->isStalled = 0U;
 80017ba:	4a0b      	ldr	r2, [pc, #44]	; (80017e8 <XMC_USBD_EndpointAbort+0x50>)
 80017bc:	2334      	movs	r3, #52	; 0x34
 80017be:	fb03 2300 	mla	r3, r3, r0, r2
 80017c2:	791a      	ldrb	r2, [r3, #4]
 80017c4:	f36f 1245 	bfc	r2, #5, #1
 80017c8:	711a      	strb	r2, [r3, #4]
  ep->outBytesAvailable = 0U;
 80017ca:	2000      	movs	r0, #0
 80017cc:	6118      	str	r0, [r3, #16]
  ep->outOffset = 0U;
 80017ce:	6198      	str	r0, [r3, #24]
  ep->xferLength = 0U;
 80017d0:	6298      	str	r0, [r3, #40]	; 0x28
  ep->xferCount = 0U;
 80017d2:	62d8      	str	r0, [r3, #44]	; 0x2c
  ep->xferTotal = 0U;
 80017d4:	6318      	str	r0, [r3, #48]	; 0x30

  return XMC_USBD_STATUS_OK;
}
 80017d6:	4770      	bx	lr
    ep->inInUse = 0U;
 80017d8:	2334      	movs	r3, #52	; 0x34
 80017da:	fb03 2300 	mla	r3, r3, r0, r2
 80017de:	685a      	ldr	r2, [r3, #4]
 80017e0:	f36f 02c3 	bfc	r2, #3, #1
 80017e4:	605a      	str	r2, [r3, #4]
 80017e6:	e7e8      	b.n	80017ba <XMC_USBD_EndpointAbort+0x22>
 80017e8:	20000cf8 	.word	0x20000cf8

080017ec <XMC_USBD_EndpointUnconfigure>:

/**
 * Unconfigure the selected endpoint.
 **/
XMC_USBD_STATUS_t XMC_USBD_EndpointUnconfigure(const uint8_t ep_addr) 
{
 80017ec:	b5f0      	push	{r4, r5, r6, r7, lr}
  XMC_USBD_EP_t *ep = &xmc_device.ep[ep_addr & (uint8_t)XMC_USBD_ENDPOINT_NUMBER_MASK];
 80017ee:	f000 000f 	and.w	r0, r0, #15
  depctl_data_t data;
	daint_data_t daintmsk;
	XMC_USBD_STATUS_t result;
	uint32_t number_temp;
  data.d32 = 0U;  
  daintmsk.d32 = xmc_device.device_register->daintmsk;  
 80017f2:	4c42      	ldr	r4, [pc, #264]	; (80018fc <XMC_USBD_EndpointUnconfigure+0x110>)
 80017f4:	f8d4 31a4 	ldr.w	r3, [r4, #420]	; 0x1a4
 80017f8:	69db      	ldr	r3, [r3, #28]
  number_temp = (uint32_t)((uint32_t)1U << (uint8_t)ep->address_u.address_st.number);
  /* if not configured return an error */
  if (!ep->isConfigured)
 80017fa:	2234      	movs	r2, #52	; 0x34
 80017fc:	fb02 4200 	mla	r2, r2, r0, r4
 8001800:	7912      	ldrb	r2, [r2, #4]
 8001802:	f012 0f04 	tst.w	r2, #4
 8001806:	d076      	beq.n	80018f6 <XMC_USBD_EndpointUnconfigure+0x10a>
 8001808:	2100      	movs	r1, #0
 800180a:	461f      	mov	r7, r3
  number_temp = (uint32_t)((uint32_t)1U << (uint8_t)ep->address_u.address_st.number);
 800180c:	46a6      	mov	lr, r4
 800180e:	2534      	movs	r5, #52	; 0x34
 8001810:	fb05 f500 	mul.w	r5, r5, r0
 8001814:	1962      	adds	r2, r4, r5
 8001816:	5d64      	ldrb	r4, [r4, r5]
 8001818:	f004 040f 	and.w	r4, r4, #15
 800181c:	f04f 0c01 	mov.w	ip, #1
 8001820:	fa0c fc04 	lsl.w	ip, ip, r4
     result = XMC_USBD_STATUS_ERROR;
  }
  else
  {
    /* disable the endpoint, deactivate it and only send naks */
    data.b.usbactep = 0U;
 8001824:	f36f 31cf 	bfc	r1, #15, #1
    data.b.epdis =  1U;
    data.b.snak =  1U;
 8001828:	f041 4190 	orr.w	r1, r1, #1207959552	; 0x48000000
    data.b.stall =  0U;
 800182c:	f36f 5155 	bfc	r1, #21, #1
    ep->isConfigured =  0U;
 8001830:	7916      	ldrb	r6, [r2, #4]
    ep->isStalled =  0U;
 8001832:	f006 06fb 	and.w	r6, r6, #251	; 0xfb
 8001836:	f36f 1645 	bfc	r6, #5, #1
 800183a:	7116      	strb	r6, [r2, #4]
    ep->outInUse =  0U;
 800183c:	6856      	ldr	r6, [r2, #4]
 800183e:	f36f 1604 	bfc	r6, #4, #1
 8001842:	6056      	str	r6, [r2, #4]
    ep->inInUse =  0U;
 8001844:	6856      	ldr	r6, [r2, #4]
 8001846:	f36f 06c3 	bfc	r6, #3, #1
 800184a:	6056      	str	r6, [r2, #4]
    /* chose register based on the direction. Control Endpoint need both */
    if ((ep->address_u.address_st.direction == 1U) || (ep->type == (uint8_t)XMC_USBD_ENDPOINT_TYPE_CONTROL))
 800184c:	f91e 2005 	ldrsb.w	r2, [lr, r5]
 8001850:	2a00      	cmp	r2, #0
 8001852:	db06      	blt.n	8001862 <XMC_USBD_EndpointUnconfigure+0x76>
 8001854:	2234      	movs	r2, #52	; 0x34
 8001856:	fb02 e200 	mla	r2, r2, r0, lr
 800185a:	7912      	ldrb	r2, [r2, #4]
 800185c:	f012 0f03 	tst.w	r2, #3
 8001860:	d115      	bne.n	800188e <XMC_USBD_EndpointUnconfigure+0xa2>
    {
      /* disable endpoint configuration */
      xmc_device.endpoint_in_register[ep->address_u.address_st.number]->diepctl = data.d32;
 8001862:	4d26      	ldr	r5, [pc, #152]	; (80018fc <XMC_USBD_EndpointUnconfigure+0x110>)
 8001864:	346a      	adds	r4, #106	; 0x6a
 8001866:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800186a:	6011      	str	r1, [r2, #0]
      /* disable interrupts */
      daintmsk.ep.in = (uint16_t)((uint32_t)daintmsk.ep.in & (~(uint32_t)number_temp));
 800186c:	ea23 020c 	bic.w	r2, r3, ip
 8001870:	f362 070f 	bfi	r7, r2, #0, #16
    }
    if ((ep->address_u.address_st.direction == 0U) || (ep->type == (uint8_t)XMC_USBD_ENDPOINT_TYPE_CONTROL))
 8001874:	2234      	movs	r2, #52	; 0x34
 8001876:	fb02 f200 	mul.w	r2, r2, r0
 800187a:	56aa      	ldrsb	r2, [r5, r2]
 800187c:	2a00      	cmp	r2, #0
 800187e:	da06      	bge.n	800188e <XMC_USBD_EndpointUnconfigure+0xa2>
 8001880:	2234      	movs	r2, #52	; 0x34
 8001882:	fb02 5200 	mla	r2, r2, r0, r5
 8001886:	7912      	ldrb	r2, [r2, #4]
 8001888:	f012 0f03 	tst.w	r2, #3
 800188c:	d116      	bne.n	80018bc <XMC_USBD_EndpointUnconfigure+0xd0>
    {
      xmc_device.endpoint_out_register[ep->address_u.address_st.number]->doepctl = data.d32;
 800188e:	4a1b      	ldr	r2, [pc, #108]	; (80018fc <XMC_USBD_EndpointUnconfigure+0x110>)
 8001890:	2434      	movs	r4, #52	; 0x34
 8001892:	fb04 f400 	mul.w	r4, r4, r0
 8001896:	5d14      	ldrb	r4, [r2, r4]
 8001898:	f004 040f 	and.w	r4, r4, #15
 800189c:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 80018a0:	f8d2 21c4 	ldr.w	r2, [r2, #452]	; 0x1c4
 80018a4:	6011      	str	r1, [r2, #0]
      daintmsk.ep.out = (uint16_t)((uint32_t)daintmsk.ep.out & (~(uint32_t)number_temp));
 80018a6:	f3c3 430f 	ubfx	r3, r3, #16, #16
 80018aa:	ea23 030c 	bic.w	r3, r3, ip
 80018ae:	f363 471f 	bfi	r7, r3, #16, #16
      if(usbd_init->usbd_transfer_mode == XMC_USBD_USE_FIFO)
 80018b2:	4b13      	ldr	r3, [pc, #76]	; (8001900 <XMC_USBD_EndpointUnconfigure+0x114>)
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	7b5b      	ldrb	r3, [r3, #13]
 80018b8:	2b01      	cmp	r3, #1
 80018ba:	d014      	beq.n	80018e6 <XMC_USBD_EndpointUnconfigure+0xfa>
      {
        xmc_device.device_register->dtknqr4_fifoemptymsk &= ~number_temp;
      }
    }
    xmc_device.device_register->daintmsk = daintmsk.d32;
 80018bc:	4b0f      	ldr	r3, [pc, #60]	; (80018fc <XMC_USBD_EndpointUnconfigure+0x110>)
 80018be:	f8d3 21a4 	ldr.w	r2, [r3, #420]	; 0x1a4
 80018c2:	61d7      	str	r7, [r2, #28]
    XMC_USBD_lUnassignFifo(ep->txFifoNum); /* free fifo */
 80018c4:	2234      	movs	r2, #52	; 0x34
 80018c6:	fb02 3000 	mla	r0, r2, r0, r3
 80018ca:	8881      	ldrh	r1, [r0, #4]
  xmc_device.txfifomsk = (uint16_t)((uint32_t)xmc_device.txfifomsk & (uint32_t)(~((uint32_t)((uint32_t)1U << fifo_nr))));
 80018cc:	f3c1 1183 	ubfx	r1, r1, #6, #4
 80018d0:	2201      	movs	r2, #1
 80018d2:	fa02 f101 	lsl.w	r1, r2, r1
 80018d6:	f8b3 21fc 	ldrh.w	r2, [r3, #508]	; 0x1fc
 80018da:	ea22 0201 	bic.w	r2, r2, r1
 80018de:	f8a3 21fc 	strh.w	r2, [r3, #508]	; 0x1fc
    result = XMC_USBD_STATUS_OK;
 80018e2:	2000      	movs	r0, #0
  }
  return result;
}
 80018e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
        xmc_device.device_register->dtknqr4_fifoemptymsk &= ~number_temp;
 80018e6:	4b05      	ldr	r3, [pc, #20]	; (80018fc <XMC_USBD_EndpointUnconfigure+0x110>)
 80018e8:	f8d3 21a4 	ldr.w	r2, [r3, #420]	; 0x1a4
 80018ec:	6b53      	ldr	r3, [r2, #52]	; 0x34
 80018ee:	ea23 030c 	bic.w	r3, r3, ip
 80018f2:	6353      	str	r3, [r2, #52]	; 0x34
 80018f4:	e7e2      	b.n	80018bc <XMC_USBD_EndpointUnconfigure+0xd0>
     result = XMC_USBD_STATUS_ERROR;
 80018f6:	2001      	movs	r0, #1
 80018f8:	e7f4      	b.n	80018e4 <XMC_USBD_EndpointUnconfigure+0xf8>
 80018fa:	bf00      	nop
 80018fc:	20000cf8 	.word	0x20000cf8
 8001900:	20000cf4 	.word	0x20000cf4

08001904 <XMC_USBD_GetFrameNumber>:
 **/
uint16_t XMC_USBD_GetFrameNumber(void) 
{
  uint16_t result;
  dsts_data_t dsts;
  dsts.d32 = xmc_device.device_register->dsts;
 8001904:	4b03      	ldr	r3, [pc, #12]	; (8001914 <XMC_USBD_GetFrameNumber+0x10>)
 8001906:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 800190a:	6898      	ldr	r0, [r3, #8]
  result = (uint16_t)dsts.b.soffn;
  return result;
}
 800190c:	f3c0 200d 	ubfx	r0, r0, #8, #14
 8001910:	4770      	bx	lr
 8001912:	bf00      	nop
 8001914:	20000cf8 	.word	0x20000cf8

08001918 <XMC_USBD_IsEnumDone>:
 * This should not be used for the actual USB enumeration completion status. For the actual USB enumeration status,
 * the application layer should check for the completion of USB standard request Set configuration.
 **/
uint32_t XMC_USBD_IsEnumDone(void)
{
  return (uint32_t)((uint8_t)xmc_device.IsConnected && (uint8_t)xmc_device.IsPowered);
 8001918:	4b04      	ldr	r3, [pc, #16]	; (800192c <XMC_USBD_IsEnumDone+0x14>)
 800191a:	f893 01fe 	ldrb.w	r0, [r3, #510]	; 0x1fe
 800191e:	f000 0005 	and.w	r0, r0, #5
}
 8001922:	2805      	cmp	r0, #5
 8001924:	bf14      	ite	ne
 8001926:	2000      	movne	r0, #0
 8001928:	2001      	moveq	r0, #1
 800192a:	4770      	bx	lr
 800192c:	20000cf8 	.word	0x20000cf8

08001930 <XMC_USBD_Uninitialize>:
{
 8001930:	b508      	push	{r3, lr}
	dctl.d32 = xmc_device.device_register->dctl;
 8001932:	4807      	ldr	r0, [pc, #28]	; (8001950 <XMC_USBD_Uninitialize+0x20>)
 8001934:	f8d0 21a4 	ldr.w	r2, [r0, #420]	; 0x1a4
 8001938:	6853      	ldr	r3, [r2, #4]
  dctl.b.sftdiscon = 1U;
 800193a:	f043 0302 	orr.w	r3, r3, #2
  xmc_device.device_register->dctl = dctl.d32;
 800193e:	6053      	str	r3, [r2, #4]
  memset((void*)&xmc_device,0U,sizeof(xmc_device));
 8001940:	f44f 7202 	mov.w	r2, #520	; 0x208
 8001944:	2100      	movs	r1, #0
 8001946:	f003 fa3b 	bl	8004dc0 <memset>
}
 800194a:	2000      	movs	r0, #0
 800194c:	bd08      	pop	{r3, pc}
 800194e:	bf00      	nop
 8001950:	20000cf8 	.word	0x20000cf8

08001954 <XMC_USBD_EndpointConfigure>:
{
 8001954:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001958:	b083      	sub	sp, #12
 800195a:	4607      	mov	r7, r0
 800195c:	4689      	mov	r9, r1
 800195e:	4616      	mov	r6, r2
  daintmsk.d32 = xmc_device.device_register->daintmsk;  
 8001960:	f8df 8270 	ldr.w	r8, [pc, #624]	; 8001bd4 <XMC_USBD_EndpointConfigure+0x280>
 8001964:	f8d8 31a4 	ldr.w	r3, [r8, #420]	; 0x1a4
 8001968:	69db      	ldr	r3, [r3, #28]
 800196a:	9301      	str	r3, [sp, #4]
 800196c:	469a      	mov	sl, r3
  ep =&xmc_device.ep[ep_addr & (uint32_t)XMC_USBD_ENDPOINT_NUMBER_MASK];
 800196e:	f000 050f 	and.w	r5, r0, #15
 8001972:	2234      	movs	r2, #52	; 0x34
 8001974:	fb02 fb05 	mul.w	fp, r2, r5
 8001978:	eb0b 0408 	add.w	r4, fp, r8
  memset((void*)ep,0x0U,sizeof(XMC_USBD_EP_t)); /* clear endpoint structure */
 800197c:	2100      	movs	r1, #0
 800197e:	4620      	mov	r0, r4
 8001980:	f003 fa1e 	bl	8004dc0 <memset>
  ep->address_u.address = ep_addr;
 8001984:	f80b 7008 	strb.w	r7, [fp, r8]
  ep->isConfigured = 1U;
 8001988:	7923      	ldrb	r3, [r4, #4]
 800198a:	f043 0304 	orr.w	r3, r3, #4
 800198e:	7123      	strb	r3, [r4, #4]
  ep->maxPacketSize = (uint8_t)ep_max_packet_size;
 8001990:	6863      	ldr	r3, [r4, #4]
 8001992:	f366 23d1 	bfi	r3, r6, #11, #7
 8001996:	6063      	str	r3, [r4, #4]
  if (ep->address_u.address != 0U)
 8001998:	2f00      	cmp	r7, #0
 800199a:	d044      	beq.n	8001a26 <XMC_USBD_EndpointConfigure+0xd2>
    ep->maxTransferSize = (uint32_t)XMC_USBD_MAX_TRANSFER_SIZE;
 800199c:	4621      	mov	r1, r4
 800199e:	68a4      	ldr	r4, [r4, #8]
 80019a0:	f64f 7cc0 	movw	ip, #65472	; 0xffc0
 80019a4:	f36c 0412 	bfi	r4, ip, #0, #19
 80019a8:	608c      	str	r4, [r1, #8]
  ep->inBuffer = XMC_USBD_EP_IN_BUFFER[ep->address_u.address_st.number];
 80019aa:	f818 300b 	ldrb.w	r3, [r8, fp]
 80019ae:	f003 030f 	and.w	r3, r3, #15
 80019b2:	0218      	lsls	r0, r3, #8
 80019b4:	4a85      	ldr	r2, [pc, #532]	; (8001bcc <XMC_USBD_EndpointConfigure+0x278>)
 80019b6:	1814      	adds	r4, r2, r0
 80019b8:	61cc      	str	r4, [r1, #28]
  ep->outBuffer = XMC_USBD_EP_OUT_BUFFER[ep->address_u.address_st.number];
 80019ba:	f502 62e0 	add.w	r2, r2, #1792	; 0x700
 80019be:	4402      	add	r2, r0
 80019c0:	60ca      	str	r2, [r1, #12]
  ep->inBufferSize = XMC_USBD_EP_IN_BUFFERSIZE[ep->address_u.address_st.number];
 80019c2:	4a83      	ldr	r2, [pc, #524]	; (8001bd0 <XMC_USBD_EndpointConfigure+0x27c>)
 80019c4:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80019c8:	6208      	str	r0, [r1, #32]
  ep->outBufferSize = XMC_USBD_EP_OUT_BUFFERSIZE[ep->address_u.address_st.number];
 80019ca:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 80019ce:	69d2      	ldr	r2, [r2, #28]
 80019d0:	614a      	str	r2, [r1, #20]
  if ((ep->address_u.address_st.direction == 1U) || (ep_type == XMC_USBD_ENDPOINT_TYPE_CONTROL))
 80019d2:	f017 0f80 	tst.w	r7, #128	; 0x80
 80019d6:	d043      	beq.n	8001a60 <XMC_USBD_EndpointConfigure+0x10c>
    data.d32 = xmc_device.endpoint_in_register[ep->address_u.address_st.number]->diepctl;
 80019d8:	336a      	adds	r3, #106	; 0x6a
 80019da:	4a7e      	ldr	r2, [pc, #504]	; (8001bd4 <XMC_USBD_EndpointConfigure+0x280>)
 80019dc:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80019e0:	6820      	ldr	r0, [r4, #0]
		data.b.usbactep = 1U;
 80019e2:	f440 4000 	orr.w	r0, r0, #32768	; 0x8000
		data.b.eptype = (uint8_t)ep_type;
 80019e6:	f369 4093 	bfi	r0, r9, #18, #2
    if (ep_type == XMC_USBD_ENDPOINT_TYPE_CONTROL)
 80019ea:	f1b9 0f00 	cmp.w	r9, #0
 80019ee:	f000 80e2 	beq.w	8001bb6 <XMC_USBD_EndpointConfigure+0x262>
			data.b.mps = ep_max_packet_size;
 80019f2:	f366 000a 	bfi	r0, r6, #0, #11
		data.b.setd0pid = 1U;
 80019f6:	f040 5080 	orr.w	r0, r0, #268435456	; 0x10000000
		data.b.stall = 0U;
 80019fa:	f36f 5055 	bfc	r0, #21, #1
  while( (i < (uint8_t)XMC_USBD_NUM_TX_FIFOS)&&((xmc_device.txfifomsk & mask) != 0U))
 80019fe:	4b75      	ldr	r3, [pc, #468]	; (8001bd4 <XMC_USBD_EndpointConfigure+0x280>)
 8001a00:	f8b3 11fc 	ldrh.w	r1, [r3, #508]	; 0x1fc
 8001a04:	f011 0f01 	tst.w	r1, #1
 8001a08:	d071      	beq.n	8001aee <XMC_USBD_EndpointConfigure+0x19a>
    i++;
 8001a0a:	2301      	movs	r3, #1
    mask = (uint16_t)(mask << 1U);
 8001a0c:	2202      	movs	r2, #2
  while( (i < (uint8_t)XMC_USBD_NUM_TX_FIFOS)&&((xmc_device.txfifomsk & mask) != 0U))
 8001a0e:	4211      	tst	r1, r2
 8001a10:	d06f      	beq.n	8001af2 <XMC_USBD_EndpointConfigure+0x19e>
    mask = (uint16_t)(mask << 1U);
 8001a12:	0052      	lsls	r2, r2, #1
 8001a14:	b292      	uxth	r2, r2
    i++;
 8001a16:	3301      	adds	r3, #1
 8001a18:	b2db      	uxtb	r3, r3
  while( (i < (uint8_t)XMC_USBD_NUM_TX_FIFOS)&&((xmc_device.txfifomsk & mask) != 0U))
 8001a1a:	2b07      	cmp	r3, #7
 8001a1c:	d1f7      	bne.n	8001a0e <XMC_USBD_EndpointConfigure+0xba>
  if ((xmc_device.txfifomsk & mask) == 0U)
 8001a1e:	4211      	tst	r1, r2
 8001a20:	d067      	beq.n	8001af2 <XMC_USBD_EndpointConfigure+0x19e>
  uint8_t result = 0U;
 8001a22:	2300      	movs	r3, #0
 8001a24:	e069      	b.n	8001afa <XMC_USBD_EndpointConfigure+0x1a6>
    ep->maxTransferSize = (uint32_t)XMC_USBD_MAX_TRANSFER_SIZE_EP0;
 8001a26:	4a6b      	ldr	r2, [pc, #428]	; (8001bd4 <XMC_USBD_EndpointConfigure+0x280>)
 8001a28:	2334      	movs	r3, #52	; 0x34
 8001a2a:	fb03 f305 	mul.w	r3, r3, r5
 8001a2e:	18d1      	adds	r1, r2, r3
 8001a30:	688c      	ldr	r4, [r1, #8]
 8001a32:	2740      	movs	r7, #64	; 0x40
 8001a34:	f367 0412 	bfi	r4, r7, #0, #19
 8001a38:	608c      	str	r4, [r1, #8]
  ep->inBuffer = XMC_USBD_EP_IN_BUFFER[ep->address_u.address_st.number];
 8001a3a:	5cd3      	ldrb	r3, [r2, r3]
 8001a3c:	f003 030f 	and.w	r3, r3, #15
 8001a40:	0218      	lsls	r0, r3, #8
 8001a42:	4a62      	ldr	r2, [pc, #392]	; (8001bcc <XMC_USBD_EndpointConfigure+0x278>)
 8001a44:	1814      	adds	r4, r2, r0
 8001a46:	61cc      	str	r4, [r1, #28]
  ep->outBuffer = XMC_USBD_EP_OUT_BUFFER[ep->address_u.address_st.number];
 8001a48:	f502 62e0 	add.w	r2, r2, #1792	; 0x700
 8001a4c:	4402      	add	r2, r0
 8001a4e:	60ca      	str	r2, [r1, #12]
  ep->inBufferSize = XMC_USBD_EP_IN_BUFFERSIZE[ep->address_u.address_st.number];
 8001a50:	4a5f      	ldr	r2, [pc, #380]	; (8001bd0 <XMC_USBD_EndpointConfigure+0x27c>)
 8001a52:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8001a56:	6208      	str	r0, [r1, #32]
  ep->outBufferSize = XMC_USBD_EP_OUT_BUFFERSIZE[ep->address_u.address_st.number];
 8001a58:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8001a5c:	69d2      	ldr	r2, [r2, #28]
 8001a5e:	614a      	str	r2, [r1, #20]
  if ((ep->address_u.address_st.direction == 1U) || (ep_type == XMC_USBD_ENDPOINT_TYPE_CONTROL))
 8001a60:	f1b9 0f00 	cmp.w	r9, #0
 8001a64:	f000 809e 	beq.w	8001ba4 <XMC_USBD_EndpointConfigure+0x250>
  if ((ep->address_u.address_st.direction == 0U) || (ep_type == XMC_USBD_ENDPOINT_TYPE_CONTROL))
 8001a68:	2334      	movs	r3, #52	; 0x34
 8001a6a:	fb03 f305 	mul.w	r3, r3, r5
 8001a6e:	4a59      	ldr	r2, [pc, #356]	; (8001bd4 <XMC_USBD_EndpointConfigure+0x280>)
 8001a70:	56d3      	ldrsb	r3, [r2, r3]
 8001a72:	2b00      	cmp	r3, #0
 8001a74:	db24      	blt.n	8001ac0 <XMC_USBD_EndpointConfigure+0x16c>
		data.d32 = xmc_device.endpoint_out_register[ep->address_u.address_st.number]->doepctl;
 8001a76:	4b57      	ldr	r3, [pc, #348]	; (8001bd4 <XMC_USBD_EndpointConfigure+0x280>)
 8001a78:	2234      	movs	r2, #52	; 0x34
 8001a7a:	fb02 f205 	mul.w	r2, r2, r5
 8001a7e:	5c9a      	ldrb	r2, [r3, r2]
 8001a80:	f002 020f 	and.w	r2, r2, #15
 8001a84:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 8001a88:	f8d3 21c4 	ldr.w	r2, [r3, #452]	; 0x1c4
 8001a8c:	6813      	ldr	r3, [r2, #0]
		data.b.usbactep = 1U;
 8001a8e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
		data.b.eptype = (uint8_t)ep_type;
 8001a92:	f369 4393 	bfi	r3, r9, #18, #2
			data.b.mps = ep_max_packet_size;
 8001a96:	f366 030a 	bfi	r3, r6, #0, #11
		data.b.setd0pid = 1U;
 8001a9a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
		data.b.stall =(uint8_t) 0U;
 8001a9e:	f36f 5355 	bfc	r3, #21, #1
		xmc_device.endpoint_out_register[ep->address_u.address_st.number]->doepctl = data.d32; /* configure endpoint */
 8001aa2:	6013      	str	r3, [r2, #0]
		daintmsk.ep.out |=(uint16_t) ((uint16_t)1U << (uint8_t)ep->address_u.address_st.number); /* enable interrupts */
 8001aa4:	2334      	movs	r3, #52	; 0x34
 8001aa6:	fb03 f505 	mul.w	r5, r3, r5
 8001aaa:	4b4a      	ldr	r3, [pc, #296]	; (8001bd4 <XMC_USBD_EndpointConfigure+0x280>)
 8001aac:	5d5b      	ldrb	r3, [r3, r5]
 8001aae:	f003 020f 	and.w	r2, r3, #15
 8001ab2:	2301      	movs	r3, #1
 8001ab4:	4093      	lsls	r3, r2
 8001ab6:	9a01      	ldr	r2, [sp, #4]
 8001ab8:	ea43 4312 	orr.w	r3, r3, r2, lsr #16
 8001abc:	f363 4a1f 	bfi	sl, r3, #16, #16
  xmc_device.device_register->daintmsk = daintmsk.d32;
 8001ac0:	4b44      	ldr	r3, [pc, #272]	; (8001bd4 <XMC_USBD_EndpointConfigure+0x280>)
 8001ac2:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 8001ac6:	f8c3 a01c 	str.w	sl, [r3, #28]
}
 8001aca:	2000      	movs	r0, #0
 8001acc:	b003      	add	sp, #12
 8001ace:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			switch(ep_max_packet_size)
 8001ad2:	2e08      	cmp	r6, #8
 8001ad4:	d18f      	bne.n	80019f6 <XMC_USBD_EndpointConfigure+0xa2>
				data.b.mps = 0x3U;
 8001ad6:	2303      	movs	r3, #3
 8001ad8:	f363 000a 	bfi	r0, r3, #0, #11
				break;
 8001adc:	e78b      	b.n	80019f6 <XMC_USBD_EndpointConfigure+0xa2>
				data.b.mps = 0x1U;
 8001ade:	2301      	movs	r3, #1
 8001ae0:	f363 000a 	bfi	r0, r3, #0, #11
				break;
 8001ae4:	e787      	b.n	80019f6 <XMC_USBD_EndpointConfigure+0xa2>
				data.b.mps = 0x2U;
 8001ae6:	2302      	movs	r3, #2
 8001ae8:	f363 000a 	bfi	r0, r3, #0, #11
				break;
 8001aec:	e783      	b.n	80019f6 <XMC_USBD_EndpointConfigure+0xa2>
  uint8_t i = 0U;
 8001aee:	2300      	movs	r3, #0
  uint16_t mask = 1U;
 8001af0:	2201      	movs	r2, #1
    xmc_device.txfifomsk |= mask;
 8001af2:	430a      	orrs	r2, r1
 8001af4:	4937      	ldr	r1, [pc, #220]	; (8001bd4 <XMC_USBD_EndpointConfigure+0x280>)
 8001af6:	f8a1 21fc 	strh.w	r2, [r1, #508]	; 0x1fc
		ep->txFifoNum = XMC_USBD_lAssignTXFifo(); /* get tx fifo */
 8001afa:	f003 030f 	and.w	r3, r3, #15
 8001afe:	4f35      	ldr	r7, [pc, #212]	; (8001bd4 <XMC_USBD_EndpointConfigure+0x280>)
 8001b00:	2234      	movs	r2, #52	; 0x34
 8001b02:	fb02 f205 	mul.w	r2, r2, r5
 8001b06:	18b9      	adds	r1, r7, r2
 8001b08:	f8b1 c004 	ldrh.w	ip, [r1, #4]
 8001b0c:	f363 1c89 	bfi	ip, r3, #6, #4
 8001b10:	f8a1 c004 	strh.w	ip, [r1, #4]
		data.b.txfnum = ep->txFifoNum;
 8001b14:	f363 5099 	bfi	r0, r3, #22, #4
		xmc_device.endpoint_in_register[ep->address_u.address_st.number]->diepctl = data.d32; /* configure endpoint */
 8001b18:	6020      	str	r0, [r4, #0]
		daintmsk.ep.in |= (uint16_t)((uint16_t)1U << (uint8_t)ep->address_u.address_st.number); /* enable interrupts for endpoint */
 8001b1a:	5cb9      	ldrb	r1, [r7, r2]
 8001b1c:	f001 010f 	and.w	r1, r1, #15
 8001b20:	2301      	movs	r3, #1
 8001b22:	408b      	lsls	r3, r1
 8001b24:	9801      	ldr	r0, [sp, #4]
 8001b26:	4303      	orrs	r3, r0
 8001b28:	f363 0a0f 	bfi	sl, r3, #0, #16
  if ((ep->address_u.address_st.direction == 0U) || (ep_type == XMC_USBD_ENDPOINT_TYPE_CONTROL))
 8001b2c:	56bb      	ldrsb	r3, [r7, r2]
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	db16      	blt.n	8001b60 <XMC_USBD_EndpointConfigure+0x20c>
		data.d32 = xmc_device.endpoint_out_register[ep->address_u.address_st.number]->doepctl;
 8001b32:	4b28      	ldr	r3, [pc, #160]	; (8001bd4 <XMC_USBD_EndpointConfigure+0x280>)
 8001b34:	eb03 0181 	add.w	r1, r3, r1, lsl #2
 8001b38:	f8d1 21c4 	ldr.w	r2, [r1, #452]	; 0x1c4
 8001b3c:	6813      	ldr	r3, [r2, #0]
		data.b.usbactep = 1U;
 8001b3e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
		data.b.eptype = (uint8_t)ep_type;
 8001b42:	f369 4393 	bfi	r3, r9, #18, #2
    if (ep_type == XMC_USBD_ENDPOINT_TYPE_CONTROL)
 8001b46:	f1b9 0f00 	cmp.w	r9, #0
 8001b4a:	d1a4      	bne.n	8001a96 <XMC_USBD_EndpointConfigure+0x142>
			switch(ep_max_packet_size)
 8001b4c:	2e10      	cmp	r6, #16
 8001b4e:	d025      	beq.n	8001b9c <XMC_USBD_EndpointConfigure+0x248>
 8001b50:	d91a      	bls.n	8001b88 <XMC_USBD_EndpointConfigure+0x234>
 8001b52:	2e20      	cmp	r6, #32
 8001b54:	d01e      	beq.n	8001b94 <XMC_USBD_EndpointConfigure+0x240>
 8001b56:	2e40      	cmp	r6, #64	; 0x40
 8001b58:	d19f      	bne.n	8001a9a <XMC_USBD_EndpointConfigure+0x146>
					data.b.mps = 0x0U;
 8001b5a:	f36f 030a 	bfc	r3, #0, #11
					break;
 8001b5e:	e79c      	b.n	8001a9a <XMC_USBD_EndpointConfigure+0x146>
  if ((ep->address_u.address_st.direction == 0U) || (ep_type == XMC_USBD_ENDPOINT_TYPE_CONTROL))
 8001b60:	f1b9 0f00 	cmp.w	r9, #0
 8001b64:	d1ac      	bne.n	8001ac0 <XMC_USBD_EndpointConfigure+0x16c>
		data.d32 = xmc_device.endpoint_out_register[ep->address_u.address_st.number]->doepctl;
 8001b66:	4b1b      	ldr	r3, [pc, #108]	; (8001bd4 <XMC_USBD_EndpointConfigure+0x280>)
 8001b68:	2234      	movs	r2, #52	; 0x34
 8001b6a:	fb02 f205 	mul.w	r2, r2, r5
 8001b6e:	5c9a      	ldrb	r2, [r3, r2]
 8001b70:	f002 020f 	and.w	r2, r2, #15
 8001b74:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 8001b78:	f8d3 21c4 	ldr.w	r2, [r3, #452]	; 0x1c4
 8001b7c:	6813      	ldr	r3, [r2, #0]
		data.b.usbactep = 1U;
 8001b7e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
		data.b.eptype = (uint8_t)ep_type;
 8001b82:	f36f 4393 	bfc	r3, #18, #2
 8001b86:	e7e1      	b.n	8001b4c <XMC_USBD_EndpointConfigure+0x1f8>
			switch(ep_max_packet_size)
 8001b88:	2e08      	cmp	r6, #8
 8001b8a:	d186      	bne.n	8001a9a <XMC_USBD_EndpointConfigure+0x146>
					data.b.mps = 0x3U;
 8001b8c:	2103      	movs	r1, #3
 8001b8e:	f361 030a 	bfi	r3, r1, #0, #11
					break;
 8001b92:	e782      	b.n	8001a9a <XMC_USBD_EndpointConfigure+0x146>
					data.b.mps = 0x1U;
 8001b94:	2101      	movs	r1, #1
 8001b96:	f361 030a 	bfi	r3, r1, #0, #11
					break;
 8001b9a:	e77e      	b.n	8001a9a <XMC_USBD_EndpointConfigure+0x146>
					data.b.mps = 0x2U;
 8001b9c:	2102      	movs	r1, #2
 8001b9e:	f361 030a 	bfi	r3, r1, #0, #11
					break;
 8001ba2:	e77a      	b.n	8001a9a <XMC_USBD_EndpointConfigure+0x146>
    data.d32 = xmc_device.endpoint_in_register[ep->address_u.address_st.number]->diepctl;
 8001ba4:	336a      	adds	r3, #106	; 0x6a
 8001ba6:	4a0b      	ldr	r2, [pc, #44]	; (8001bd4 <XMC_USBD_EndpointConfigure+0x280>)
 8001ba8:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8001bac:	6820      	ldr	r0, [r4, #0]
		data.b.usbactep = 1U;
 8001bae:	f440 4000 	orr.w	r0, r0, #32768	; 0x8000
		data.b.eptype = (uint8_t)ep_type;
 8001bb2:	f36f 4093 	bfc	r0, #18, #2
			switch(ep_max_packet_size)
 8001bb6:	2e10      	cmp	r6, #16
 8001bb8:	d095      	beq.n	8001ae6 <XMC_USBD_EndpointConfigure+0x192>
 8001bba:	d98a      	bls.n	8001ad2 <XMC_USBD_EndpointConfigure+0x17e>
 8001bbc:	2e20      	cmp	r6, #32
 8001bbe:	d08e      	beq.n	8001ade <XMC_USBD_EndpointConfigure+0x18a>
 8001bc0:	2e40      	cmp	r6, #64	; 0x40
 8001bc2:	f47f af18 	bne.w	80019f6 <XMC_USBD_EndpointConfigure+0xa2>
				data.b.mps = 0x0U;
 8001bc6:	f36f 000a 	bfc	r0, #0, #11
				break;
 8001bca:	e714      	b.n	80019f6 <XMC_USBD_EndpointConfigure+0xa2>
 8001bcc:	30000000 	.word	0x30000000
 8001bd0:	2000087c 	.word	0x2000087c
 8001bd4:	20000cf8 	.word	0x20000cf8

08001bd8 <XMC_USBD_EndpointRead>:
{
 8001bd8:	b570      	push	{r4, r5, r6, lr}
 8001bda:	4606      	mov	r6, r0
 8001bdc:	4608      	mov	r0, r1
  if (length > ep->outBytesAvailable)
 8001bde:	4b0f      	ldr	r3, [pc, #60]	; (8001c1c <XMC_USBD_EndpointRead+0x44>)
 8001be0:	2434      	movs	r4, #52	; 0x34
 8001be2:	fb04 3406 	mla	r4, r4, r6, r3
 8001be6:	6925      	ldr	r5, [r4, #16]
 8001be8:	4295      	cmp	r5, r2
 8001bea:	bf28      	it	cs
 8001bec:	4615      	movcs	r5, r2
  memcpy(buffer,&ep->outBuffer[ep->outOffset],length);
 8001bee:	68e1      	ldr	r1, [r4, #12]
 8001bf0:	69a3      	ldr	r3, [r4, #24]
 8001bf2:	462a      	mov	r2, r5
 8001bf4:	4419      	add	r1, r3
 8001bf6:	f003 f849 	bl	8004c8c <memcpy>
  ep->outBytesAvailable -= length;
 8001bfa:	6923      	ldr	r3, [r4, #16]
 8001bfc:	1b5b      	subs	r3, r3, r5
 8001bfe:	6123      	str	r3, [r4, #16]
  if (ep->outBytesAvailable)
 8001c00:	b93b      	cbnz	r3, 8001c12 <XMC_USBD_EndpointRead+0x3a>
    ep->outOffset = 0U;
 8001c02:	4b06      	ldr	r3, [pc, #24]	; (8001c1c <XMC_USBD_EndpointRead+0x44>)
 8001c04:	2234      	movs	r2, #52	; 0x34
 8001c06:	fb02 3606 	mla	r6, r2, r6, r3
 8001c0a:	2300      	movs	r3, #0
 8001c0c:	61b3      	str	r3, [r6, #24]
}
 8001c0e:	4628      	mov	r0, r5
 8001c10:	bd70      	pop	{r4, r5, r6, pc}
    ep->outOffset += length;
 8001c12:	69a3      	ldr	r3, [r4, #24]
 8001c14:	442b      	add	r3, r5
 8001c16:	61a3      	str	r3, [r4, #24]
 8001c18:	e7f9      	b.n	8001c0e <XMC_USBD_EndpointRead+0x36>
 8001c1a:	bf00      	nop
 8001c1c:	20000cf8 	.word	0x20000cf8

08001c20 <XMC_USBD_EndpointWrite>:
{
 8001c20:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001c24:	f000 050f 	and.w	r5, r0, #15
  if (!ep->isConfigured)
 8001c28:	4817      	ldr	r0, [pc, #92]	; (8001c88 <XMC_USBD_EndpointWrite+0x68>)
 8001c2a:	2334      	movs	r3, #52	; 0x34
 8001c2c:	fb03 0305 	mla	r3, r3, r5, r0
 8001c30:	791b      	ldrb	r3, [r3, #4]
 8001c32:	f013 0f04 	tst.w	r3, #4
 8001c36:	d021      	beq.n	8001c7c <XMC_USBD_EndpointWrite+0x5c>
  else if (ep->inInUse == 1U)
 8001c38:	2334      	movs	r3, #52	; 0x34
 8001c3a:	fb03 0305 	mla	r3, r3, r5, r0
 8001c3e:	685b      	ldr	r3, [r3, #4]
 8001c40:	f013 0f08 	tst.w	r3, #8
 8001c44:	d11d      	bne.n	8001c82 <XMC_USBD_EndpointWrite+0x62>
    if (length > ep->inBufferSize)
 8001c46:	f04f 0834 	mov.w	r8, #52	; 0x34
 8001c4a:	fb08 0405 	mla	r4, r8, r5, r0
 8001c4e:	6a26      	ldr	r6, [r4, #32]
 8001c50:	4296      	cmp	r6, r2
 8001c52:	bf28      	it	cs
 8001c54:	4616      	movcs	r6, r2
		memcpy(ep->inBuffer,(const void *)buffer,length);
 8001c56:	4632      	mov	r2, r6
 8001c58:	69e0      	ldr	r0, [r4, #28]
 8001c5a:	f003 f817 	bl	8004c8c <memcpy>
		ep->xferBuffer = ep->inBuffer;
 8001c5e:	69e3      	ldr	r3, [r4, #28]
 8001c60:	6263      	str	r3, [r4, #36]	; 0x24
    ep->xferTotal = length;
 8001c62:	6326      	str	r6, [r4, #48]	; 0x30
    ep->xferLength = 0U;
 8001c64:	2300      	movs	r3, #0
 8001c66:	62a3      	str	r3, [r4, #40]	; 0x28
    ep->xferCount = 0U;
 8001c68:	62e3      	str	r3, [r4, #44]	; 0x2c
    ep->inInUse = 1U;
 8001c6a:	6863      	ldr	r3, [r4, #4]
 8001c6c:	f043 0308 	orr.w	r3, r3, #8
 8001c70:	6063      	str	r3, [r4, #4]
    XMC_USBD_lStartWriteXfer(ep);
 8001c72:	4620      	mov	r0, r4
 8001c74:	f7ff fc6e 	bl	8001554 <XMC_USBD_lStartWriteXfer>
    result=(int32_t)ep->xferTotal;
 8001c78:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8001c7a:	e000      	b.n	8001c7e <XMC_USBD_EndpointWrite+0x5e>
    result = (int32_t)XMC_USBD_STATUS_ERROR;
 8001c7c:	2001      	movs	r0, #1
}
 8001c7e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    result=(int32_t)0;
 8001c82:	2000      	movs	r0, #0
  return result;
 8001c84:	e7fb      	b.n	8001c7e <XMC_USBD_EndpointWrite+0x5e>
 8001c86:	bf00      	nop
 8001c88:	20000cf8 	.word	0x20000cf8

08001c8c <XMC_USBD_lDeviceActive>:
{
 8001c8c:	b430      	push	{r4, r5}
  for (i = 0U; i < (uint8_t)obj->usbd_max_num_eps; i++)
 8001c8e:	7b05      	ldrb	r5, [r0, #12]
 8001c90:	b1c5      	cbz	r5, 8001cc4 <XMC_USBD_lDeviceActive+0x38>
 8001c92:	2300      	movs	r3, #0
  uint8_t result = 0U;
 8001c94:	4618      	mov	r0, r3
    if (xmc_device.ep[i].inInUse || xmc_device.ep[i].outInUse)
 8001c96:	4c0d      	ldr	r4, [pc, #52]	; (8001ccc <XMC_USBD_lDeviceActive+0x40>)
 8001c98:	2134      	movs	r1, #52	; 0x34
 8001c9a:	e004      	b.n	8001ca6 <XMC_USBD_lDeviceActive+0x1a>
      result = 1U;
 8001c9c:	2001      	movs	r0, #1
 8001c9e:	3301      	adds	r3, #1
  for (i = 0U; i < (uint8_t)obj->usbd_max_num_eps; i++)
 8001ca0:	b2da      	uxtb	r2, r3
 8001ca2:	42aa      	cmp	r2, r5
 8001ca4:	d20f      	bcs.n	8001cc6 <XMC_USBD_lDeviceActive+0x3a>
    if (xmc_device.ep[i].inInUse || xmc_device.ep[i].outInUse)
 8001ca6:	fb01 4203 	mla	r2, r1, r3, r4
 8001caa:	6852      	ldr	r2, [r2, #4]
 8001cac:	f012 0f08 	tst.w	r2, #8
 8001cb0:	d1f4      	bne.n	8001c9c <XMC_USBD_lDeviceActive+0x10>
 8001cb2:	fb01 4203 	mla	r2, r1, r3, r4
 8001cb6:	6852      	ldr	r2, [r2, #4]
 8001cb8:	f3c2 1200 	ubfx	r2, r2, #4, #1
      result = 1U;
 8001cbc:	2a00      	cmp	r2, #0
 8001cbe:	bf18      	it	ne
 8001cc0:	2001      	movne	r0, #1
 8001cc2:	e7ec      	b.n	8001c9e <XMC_USBD_lDeviceActive+0x12>
  uint8_t result = 0U;
 8001cc4:	4628      	mov	r0, r5
}
 8001cc6:	bc30      	pop	{r4, r5}
 8001cc8:	4770      	bx	lr
 8001cca:	bf00      	nop
 8001ccc:	20000cf8 	.word	0x20000cf8

08001cd0 <XMC_USBD_DeviceGetState>:
{
 8001cd0:	b570      	push	{r4, r5, r6, lr}
  XMC_USBD_STATE_t state={0U};
 8001cd2:	2400      	movs	r4, #0
  state.connected = xmc_device.IsConnected;
 8001cd4:	4e0a      	ldr	r6, [pc, #40]	; (8001d00 <XMC_USBD_DeviceGetState+0x30>)
 8001cd6:	f896 51fe 	ldrb.w	r5, [r6, #510]	; 0x1fe
 8001cda:	f005 0501 	and.w	r5, r5, #1
  state.active = XMC_USBD_lDeviceActive(obj);
 8001cde:	f7ff ffd5 	bl	8001c8c <XMC_USBD_lDeviceActive>
  state.powered = xmc_device.IsPowered;
 8001ce2:	f896 31fe 	ldrb.w	r3, [r6, #510]	; 0x1fe
 8001ce6:	f3c3 0380 	ubfx	r3, r3, #2, #1
  return state;
 8001cea:	f363 0400 	bfi	r4, r3, #0, #1
 8001cee:	f365 0441 	bfi	r4, r5, #1, #1
 8001cf2:	f360 0482 	bfi	r4, r0, #2, #1
 8001cf6:	2301      	movs	r3, #1
 8001cf8:	f363 04c4 	bfi	r4, r3, #3, #2
}
 8001cfc:	4620      	mov	r0, r4
 8001cfe:	bd70      	pop	{r4, r5, r6, pc}
 8001d00:	20000cf8 	.word	0x20000cf8

08001d04 <XMC_USBD_Enable>:
{
 8001d04:	b508      	push	{r3, lr}
  XMC_SCU_RESET_DeassertPeripheralReset(XMC_SCU_PERIPHERAL_RESET_USB0);
 8001d06:	4803      	ldr	r0, [pc, #12]	; (8001d14 <XMC_USBD_Enable+0x10>)
 8001d08:	f001 f90a 	bl	8002f20 <XMC_SCU_RESET_DeassertPeripheralReset>
  XMC_SCU_POWER_EnableUsb();
 8001d0c:	f001 fb48 	bl	80033a0 <XMC_SCU_POWER_EnableUsb>
}
 8001d10:	bd08      	pop	{r3, pc}
 8001d12:	bf00      	nop
 8001d14:	20000080 	.word	0x20000080

08001d18 <XMC_USBD_Init>:
{
 8001d18:	b538      	push	{r3, r4, r5, lr}
 8001d1a:	4604      	mov	r4, r0
  XMC_USBD_Enable();
 8001d1c:	f7ff fff2 	bl	8001d04 <XMC_USBD_Enable>
  usbd_init = obj;
 8001d20:	4b40      	ldr	r3, [pc, #256]	; (8001e24 <XMC_USBD_Init+0x10c>)
 8001d22:	601c      	str	r4, [r3, #0]
 8001d24:	4840      	ldr	r0, [pc, #256]	; (8001e28 <XMC_USBD_Init+0x110>)
 8001d26:	f100 0318 	add.w	r3, r0, #24
 8001d2a:	1f01      	subs	r1, r0, #4
 8001d2c:	3034      	adds	r0, #52	; 0x34
	  XMC_USBD_EP_OUT_BUFFERSIZE[i] = XMC_USBD_EP0_BUFFER_SIZE;
 8001d2e:	2240      	movs	r2, #64	; 0x40
 8001d30:	f843 2f04 	str.w	r2, [r3, #4]!
	  XMC_USBD_EP_IN_BUFFERSIZE[i] 	= XMC_USBD_EP0_BUFFER_SIZE;
 8001d34:	f841 2f04 	str.w	r2, [r1, #4]!
  for(i = 0U;i < (uint32_t)XMC_USBD_NUM_EPS;i++)
 8001d38:	4283      	cmp	r3, r0
 8001d3a:	d1f9      	bne.n	8001d30 <XMC_USBD_Init+0x18>
  memset((void*)&xmc_device,0x0U,sizeof(XMC_USBD_DEVICE_t));
 8001d3c:	4d3b      	ldr	r5, [pc, #236]	; (8001e2c <XMC_USBD_Init+0x114>)
 8001d3e:	f44f 7202 	mov.w	r2, #520	; 0x208
 8001d42:	2100      	movs	r1, #0
 8001d44:	4628      	mov	r0, r5
 8001d46:	f003 f83b 	bl	8004dc0 <memset>
  xmc_device.DeviceEvent_cb = obj->cb_xmc_device_event;
 8001d4a:	6863      	ldr	r3, [r4, #4]
 8001d4c:	f8c5 3200 	str.w	r3, [r5, #512]	; 0x200
  xmc_device.EndpointEvent_cb = obj->cb_endpoint_event;
 8001d50:	68a3      	ldr	r3, [r4, #8]
 8001d52:	f8c5 3204 	str.w	r3, [r5, #516]	; 0x204
  XMC_USBD_BASE_ADDRESS = (uint8_t *)(obj->usbd);
 8001d56:	6820      	ldr	r0, [r4, #0]
  xmc_device.global_register = (dwc_otg_core_global_regs_t*)(obj->usbd);
 8001d58:	f8c5 01a0 	str.w	r0, [r5, #416]	; 0x1a0
  xmc_device.device_register = ((dwc_otg_device_global_regs_t*)(XMC_USBD_BASE_ADDRESS + DWC_DEV_GLOBAL_REG_OFFSET));
 8001d5c:	f500 6300 	add.w	r3, r0, #2048	; 0x800
 8001d60:	f8c5 31a4 	str.w	r3, [r5, #420]	; 0x1a4
 8001d64:	f500 6210 	add.w	r2, r0, #2304	; 0x900
 8001d68:	f505 73d4 	add.w	r3, r5, #424	; 0x1a8
 8001d6c:	f505 71e2 	add.w	r1, r5, #452	; 0x1c4
    xmc_device.endpoint_in_register[i] = (dwc_otg_dev_in_ep_regs_t*)(XMC_USBD_BASE_ADDRESS + DWC_DEV_IN_EP_REG_OFFSET +
 8001d70:	f843 2b04 	str.w	r2, [r3], #4
 8001d74:	3220      	adds	r2, #32
  for (i = 0U;i < (uint32_t)XMC_USBD_NUM_EPS;i++)
 8001d76:	428b      	cmp	r3, r1
 8001d78:	d1fa      	bne.n	8001d70 <XMC_USBD_Init+0x58>
 8001d7a:	f500 6230 	add.w	r2, r0, #2816	; 0xb00
 8001d7e:	4b2c      	ldr	r3, [pc, #176]	; (8001e30 <XMC_USBD_Init+0x118>)
 8001d80:	f505 71f0 	add.w	r1, r5, #480	; 0x1e0
    xmc_device.endpoint_out_register[i] = (dwc_otg_dev_out_ep_regs_t*)(XMC_USBD_BASE_ADDRESS +
 8001d84:	f843 2b04 	str.w	r2, [r3], #4
 8001d88:	3220      	adds	r2, #32
  for (i = 0U;i < (uint32_t)XMC_USBD_NUM_EPS;i++)
 8001d8a:	428b      	cmp	r3, r1
 8001d8c:	d1fa      	bne.n	8001d84 <XMC_USBD_Init+0x6c>
 8001d8e:	f500 5280 	add.w	r2, r0, #4096	; 0x1000
 8001d92:	4b28      	ldr	r3, [pc, #160]	; (8001e34 <XMC_USBD_Init+0x11c>)
 8001d94:	f505 75fe 	add.w	r5, r5, #508	; 0x1fc
    xmc_device.fifo[i] = (uint32_t*)(XMC_USBD_BASE_ADDRESS +
 8001d98:	f843 2b04 	str.w	r2, [r3], #4
 8001d9c:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
  for (i = 0U;i < (uint32_t)XMC_USBD_NUM_TX_FIFOS;i++)
 8001da0:	42ab      	cmp	r3, r5
 8001da2:	d1f9      	bne.n	8001d98 <XMC_USBD_Init+0x80>
  gahbcfg.d32 = xmc_device.global_register->gahbcfg;
 8001da4:	6883      	ldr	r3, [r0, #8]
  gahbcfg.b.nptxfemplvl_txfemplvl = 1U;
 8001da6:	f043 0381 	orr.w	r3, r3, #129	; 0x81
  if(obj->usbd_transfer_mode == XMC_USBD_USE_DMA)
 8001daa:	7b62      	ldrb	r2, [r4, #13]
 8001dac:	2a00      	cmp	r2, #0
 8001dae:	d135      	bne.n	8001e1c <XMC_USBD_Init+0x104>
    gahbcfg.b.dmaenable = 1U; /* enable dma if needed */
 8001db0:	f043 0320 	orr.w	r3, r3, #32
  xmc_device.global_register->gahbcfg = gahbcfg.d32;
 8001db4:	6083      	str	r3, [r0, #8]
  gusbcfg.d32= xmc_device.global_register->gusbcfg;
 8001db6:	4d1d      	ldr	r5, [pc, #116]	; (8001e2c <XMC_USBD_Init+0x114>)
 8001db8:	f8d5 21a0 	ldr.w	r2, [r5, #416]	; 0x1a0
 8001dbc:	68d3      	ldr	r3, [r2, #12]
  gusbcfg.b.srpcap = 1U; /* enable session request protocoll */
 8001dbe:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8001dc2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
  xmc_device.global_register->gusbcfg = gusbcfg.d32;
 8001dc6:	60d3      	str	r3, [r2, #12]
  dcfg.d32 = xmc_device.device_register->dcfg;
 8001dc8:	f8d5 21a4 	ldr.w	r2, [r5, #420]	; 0x1a4
 8001dcc:	6813      	ldr	r3, [r2, #0]
  dcfg.b.devspd = XMC_USBD_DCFG_DEVSPD_FS;
 8001dce:	f043 0303 	orr.w	r3, r3, #3
  dcfg.b.descdma = 0U;
 8001dd2:	f36f 53d7 	bfc	r3, #23, #1
  xmc_device.device_register->dcfg = dcfg.d32;
 8001dd6:	6013      	str	r3, [r2, #0]
  dctl.d32 = xmc_device.device_register->dctl;
 8001dd8:	f8d5 21a4 	ldr.w	r2, [r5, #420]	; 0x1a4
 8001ddc:	6853      	ldr	r3, [r2, #4]
  dctl.b.sftdiscon = 1U; /* disconnect the device until its connected by the user */
 8001dde:	f043 0302 	orr.w	r3, r3, #2
  xmc_device.device_register->dctl = dctl.d32;
 8001de2:	6053      	str	r3, [r2, #4]
  XMC_USBD_lFlushTXFifo((uint8_t)0x10U); /* 0x10 == all fifos, see doc */
 8001de4:	2010      	movs	r0, #16
 8001de6:	f7ff fb19 	bl	800141c <XMC_USBD_lFlushTXFifo>
  XMC_USBD_lFlushRXFifo();
 8001dea:	f7ff fb3d 	bl	8001468 <XMC_USBD_lFlushRXFifo>
  xmc_device.global_register->gintmsk = 0U; /* disable all interrupts */
 8001dee:	f8d5 31a0 	ldr.w	r3, [r5, #416]	; 0x1a0
 8001df2:	2200      	movs	r2, #0
 8001df4:	619a      	str	r2, [r3, #24]
  xmc_device.global_register->gintsts = 0xFFFFFFFFU; /* clear all interrupts */
 8001df6:	f8d5 31a0 	ldr.w	r3, [r5, #416]	; 0x1a0
 8001dfa:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001dfe:	615a      	str	r2, [r3, #20]
  gintmsk.b.sofintr = 1U;
 8001e00:	4b0d      	ldr	r3, [pc, #52]	; (8001e38 <XMC_USBD_Init+0x120>)
  if(obj->usbd_transfer_mode == XMC_USBD_USE_FIFO)
 8001e02:	7b62      	ldrb	r2, [r4, #13]
 8001e04:	2a01      	cmp	r2, #1
    gintmsk.b.rxstsqlvl = 1U;
 8001e06:	bf08      	it	eq
 8001e08:	f043 0310 	orreq.w	r3, r3, #16
  gintmsk.b.inepintr = 1U;
 8001e0c:	f443 2340 	orr.w	r3, r3, #786432	; 0xc0000
  xmc_device.global_register->gintmsk = gintmsk.d32;
 8001e10:	4a06      	ldr	r2, [pc, #24]	; (8001e2c <XMC_USBD_Init+0x114>)
 8001e12:	f8d2 21a0 	ldr.w	r2, [r2, #416]	; 0x1a0
 8001e16:	6193      	str	r3, [r2, #24]
}
 8001e18:	2000      	movs	r0, #0
 8001e1a:	bd38      	pop	{r3, r4, r5, pc}
    gahbcfg.b.dmaenable = 0U;
 8001e1c:	f36f 1345 	bfc	r3, #5, #1
 8001e20:	e7c8      	b.n	8001db4 <XMC_USBD_Init+0x9c>
 8001e22:	bf00      	nop
 8001e24:	20000cf4 	.word	0x20000cf4
 8001e28:	2000087c 	.word	0x2000087c
 8001e2c:	20000cf8 	.word	0x20000cf8
 8001e30:	20000ebc 	.word	0x20000ebc
 8001e34:	20000ed8 	.word	0x20000ed8
 8001e38:	c0003c0e 	.word	0xc0003c0e

08001e3c <XMC_USBD_Disable>:
{
 8001e3c:	b508      	push	{r3, lr}
  XMC_SCU_RESET_AssertPeripheralReset(XMC_SCU_PERIPHERAL_RESET_USB0);
 8001e3e:	4803      	ldr	r0, [pc, #12]	; (8001e4c <XMC_USBD_Disable+0x10>)
 8001e40:	f001 f862 	bl	8002f08 <XMC_SCU_RESET_AssertPeripheralReset>
  XMC_SCU_POWER_DisableUsb();
 8001e44:	f001 fab4 	bl	80033b0 <XMC_SCU_POWER_DisableUsb>
}
 8001e48:	bd08      	pop	{r3, pc}
 8001e4a:	bf00      	nop
 8001e4c:	20000080 	.word	0x20000080

08001e50 <XMC_USBD_ClearEvent>:
  clear.d32 = 0U;
 8001e50:	2300      	movs	r3, #0
  switch(event)
 8001e52:	280d      	cmp	r0, #13
 8001e54:	d80a      	bhi.n	8001e6c <XMC_USBD_ClearEvent+0x1c>
 8001e56:	e8df f000 	tbb	[pc, r0]
 8001e5a:	0907      	.short	0x0907
 8001e5c:	090e0909 	.word	0x090e0909
 8001e60:	1a171411 	.word	0x1a171411
 8001e64:	22091f1c 	.word	0x22091f1c
	  clear.b.sessreqintr = 1U;
 8001e68:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
	xmc_device.global_register->gintsts = clear.d32;
 8001e6c:	4a0d      	ldr	r2, [pc, #52]	; (8001ea4 <XMC_USBD_ClearEvent+0x54>)
 8001e6e:	f8d2 21a0 	ldr.w	r2, [r2, #416]	; 0x1a0
 8001e72:	6153      	str	r3, [r2, #20]
}
 8001e74:	4770      	bx	lr
	  clear.b.usbreset = 1U;
 8001e76:	f44f 5380 	mov.w	r3, #4096	; 0x1000
	  break;
 8001e7a:	e7f7      	b.n	8001e6c <XMC_USBD_ClearEvent+0x1c>
	  clear.b.usbsuspend = 1U;
 8001e7c:	f44f 6300 	mov.w	r3, #2048	; 0x800
	  break;
 8001e80:	e7f4      	b.n	8001e6c <XMC_USBD_ClearEvent+0x1c>
	  clear.b.wkupintr = 1U;
 8001e82:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
	  break;
 8001e86:	e7f1      	b.n	8001e6c <XMC_USBD_ClearEvent+0x1c>
	  clear.b.wkupintr = 1U;
 8001e88:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
	  break;
 8001e8c:	e7ee      	b.n	8001e6c <XMC_USBD_ClearEvent+0x1c>
	  clear.b.sofintr = 1U;
 8001e8e:	2308      	movs	r3, #8
	  break;
 8001e90:	e7ec      	b.n	8001e6c <XMC_USBD_ClearEvent+0x1c>
	  clear.b.erlysuspend = 1U;
 8001e92:	f44f 6380 	mov.w	r3, #1024	; 0x400
	  break;
 8001e96:	e7e9      	b.n	8001e6c <XMC_USBD_ClearEvent+0x1c>
	  clear.b.enumdone = 1U;
 8001e98:	f44f 5300 	mov.w	r3, #8192	; 0x2000
	  break;
 8001e9c:	e7e6      	b.n	8001e6c <XMC_USBD_ClearEvent+0x1c>
	  clear.b.outepintr = 1U;
 8001e9e:	f44f 2300 	mov.w	r3, #524288	; 0x80000
	  break;
 8001ea2:	e7e3      	b.n	8001e6c <XMC_USBD_ClearEvent+0x1c>
 8001ea4:	20000cf8 	.word	0x20000cf8

08001ea8 <XMC_USBD_ClearEventINEP>:
  xmc_device.endpoint_in_register[ep_num]->diepint = clear.d32;
 8001ea8:	316a      	adds	r1, #106	; 0x6a
 8001eaa:	4b02      	ldr	r3, [pc, #8]	; (8001eb4 <XMC_USBD_ClearEventINEP+0xc>)
 8001eac:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8001eb0:	6098      	str	r0, [r3, #8]
}
 8001eb2:	4770      	bx	lr
 8001eb4:	20000cf8 	.word	0x20000cf8

08001eb8 <XMC_USBD_ClearEventOUTEP>:
  xmc_device.endpoint_out_register[ep_num]->doepint = clear.d32;
 8001eb8:	4b03      	ldr	r3, [pc, #12]	; (8001ec8 <XMC_USBD_ClearEventOUTEP+0x10>)
 8001eba:	eb03 0181 	add.w	r1, r3, r1, lsl #2
 8001ebe:	f8d1 31c4 	ldr.w	r3, [r1, #452]	; 0x1c4
 8001ec2:	6098      	str	r0, [r3, #8]
}
 8001ec4:	4770      	bx	lr
 8001ec6:	bf00      	nop
 8001ec8:	20000cf8 	.word	0x20000cf8

08001ecc <XMC_USBD_EnableEventOUTEP>:
	xmc_device.device_register->doepmsk |= doepint.d32;
 8001ecc:	4b03      	ldr	r3, [pc, #12]	; (8001edc <XMC_USBD_EnableEventOUTEP+0x10>)
 8001ece:	f8d3 21a4 	ldr.w	r2, [r3, #420]	; 0x1a4
 8001ed2:	6953      	ldr	r3, [r2, #20]
 8001ed4:	4318      	orrs	r0, r3
 8001ed6:	6150      	str	r0, [r2, #20]
}
 8001ed8:	4770      	bx	lr
 8001eda:	bf00      	nop
 8001edc:	20000cf8 	.word	0x20000cf8

08001ee0 <XMC_USBD_EnableEventINEP>:
	xmc_device.device_register->diepmsk |= diepint.d32;
 8001ee0:	4b03      	ldr	r3, [pc, #12]	; (8001ef0 <XMC_USBD_EnableEventINEP+0x10>)
 8001ee2:	f8d3 21a4 	ldr.w	r2, [r3, #420]	; 0x1a4
 8001ee6:	6913      	ldr	r3, [r2, #16]
 8001ee8:	4318      	orrs	r0, r3
 8001eea:	6110      	str	r0, [r2, #16]
}
 8001eec:	4770      	bx	lr
 8001eee:	bf00      	nop
 8001ef0:	20000cf8 	.word	0x20000cf8

08001ef4 <XMC_USBD_IRQHandler>:
{
 8001ef4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001ef8:	b085      	sub	sp, #20
 8001efa:	4683      	mov	fp, r0
  gintmsk.d32 = xmc_device.global_register->gintmsk;
 8001efc:	4bc3      	ldr	r3, [pc, #780]	; (800220c <XMC_USBD_IRQHandler+0x318>)
 8001efe:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 8001f02:	699c      	ldr	r4, [r3, #24]
  data.d32 = xmc_device.global_register->gintsts & gintmsk.d32;
 8001f04:	695e      	ldr	r6, [r3, #20]
 8001f06:	4026      	ands	r6, r4
 8001f08:	b2f3      	uxtb	r3, r6
 8001f0a:	9301      	str	r3, [sp, #4]
  if (data.b.sofintr)
 8001f0c:	f013 0f08 	tst.w	r3, #8
 8001f10:	d007      	beq.n	8001f22 <XMC_USBD_IRQHandler+0x2e>
    xmc_device.DeviceEvent_cb(XMC_USBD_EVENT_SOF);
 8001f12:	4bbe      	ldr	r3, [pc, #760]	; (800220c <XMC_USBD_IRQHandler+0x318>)
 8001f14:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8001f18:	2009      	movs	r0, #9
 8001f1a:	4798      	blx	r3
    XMC_USBD_ClearEvent(XMC_USBD_EVENT_SOF);
 8001f1c:	2009      	movs	r0, #9
 8001f1e:	f7ff ff97 	bl	8001e50 <XMC_USBD_ClearEvent>
  if(obj->usbd_transfer_mode == XMC_USBD_USE_FIFO)
 8001f22:	f89b 300d 	ldrb.w	r3, [fp, #13]
 8001f26:	2b01      	cmp	r3, #1
 8001f28:	d047      	beq.n	8001fba <XMC_USBD_IRQHandler+0xc6>
 8001f2a:	f3c6 2407 	ubfx	r4, r6, #8, #8
  if (data.b.erlysuspend)
 8001f2e:	f014 0f04 	tst.w	r4, #4
 8001f32:	d16a      	bne.n	800200a <XMC_USBD_IRQHandler+0x116>
  if (data.b.usbsuspend)
 8001f34:	f014 0f08 	tst.w	r4, #8
 8001f38:	d007      	beq.n	8001f4a <XMC_USBD_IRQHandler+0x56>
    xmc_device.DeviceEvent_cb(XMC_USBD_EVENT_SUSPEND);
 8001f3a:	4bb4      	ldr	r3, [pc, #720]	; (800220c <XMC_USBD_IRQHandler+0x318>)
 8001f3c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8001f40:	2006      	movs	r0, #6
 8001f42:	4798      	blx	r3
    XMC_USBD_ClearEvent(XMC_USBD_EVENT_SUSPEND);
 8001f44:	2006      	movs	r0, #6
 8001f46:	f7ff ff83 	bl	8001e50 <XMC_USBD_ClearEvent>
 8001f4a:	f3c6 6307 	ubfx	r3, r6, #24, #8
 8001f4e:	b2dd      	uxtb	r5, r3
  if (data.b.wkupintr)
 8001f50:	f013 0f80 	tst.w	r3, #128	; 0x80
 8001f54:	d007      	beq.n	8001f66 <XMC_USBD_IRQHandler+0x72>
    xmc_device.DeviceEvent_cb(XMC_USBD_EVENT_REMOTE_WAKEUP);
 8001f56:	4bad      	ldr	r3, [pc, #692]	; (800220c <XMC_USBD_IRQHandler+0x318>)
 8001f58:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8001f5c:	2008      	movs	r0, #8
 8001f5e:	4798      	blx	r3
    XMC_USBD_ClearEvent(XMC_USBD_EVENT_REMOTE_WAKEUP);
 8001f60:	2008      	movs	r0, #8
 8001f62:	f7ff ff75 	bl	8001e50 <XMC_USBD_ClearEvent>
  if (data.b.sessreqintr)
 8001f66:	f015 0f40 	tst.w	r5, #64	; 0x40
 8001f6a:	d00d      	beq.n	8001f88 <XMC_USBD_IRQHandler+0x94>
    xmc_device.IsPowered = 1U;
 8001f6c:	4ba7      	ldr	r3, [pc, #668]	; (800220c <XMC_USBD_IRQHandler+0x318>)
 8001f6e:	f893 21fe 	ldrb.w	r2, [r3, #510]	; 0x1fe
 8001f72:	f042 0204 	orr.w	r2, r2, #4
 8001f76:	f883 21fe 	strb.w	r2, [r3, #510]	; 0x1fe
    xmc_device.DeviceEvent_cb(XMC_USBD_EVENT_POWER_ON);
 8001f7a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8001f7e:	2000      	movs	r0, #0
 8001f80:	4798      	blx	r3
    XMC_USBD_ClearEvent(XMC_USBD_EVENT_POWER_ON);
 8001f82:	2000      	movs	r0, #0
 8001f84:	f7ff ff64 	bl	8001e50 <XMC_USBD_ClearEvent>
  if (data.b.usbreset)
 8001f88:	f014 0f10 	tst.w	r4, #16
 8001f8c:	d141      	bne.n	8002012 <XMC_USBD_IRQHandler+0x11e>
  if (data.b.enumdone)
 8001f8e:	f014 0f20 	tst.w	r4, #32
 8001f92:	f040 80b1 	bne.w	80020f8 <XMC_USBD_IRQHandler+0x204>
 8001f96:	f3c6 4607 	ubfx	r6, r6, #16, #8
  if (data.b.inepint)
 8001f9a:	f016 0f04 	tst.w	r6, #4
 8001f9e:	f040 80c7 	bne.w	8002130 <XMC_USBD_IRQHandler+0x23c>
  if (data.b.outepintr)
 8001fa2:	f016 0f08 	tst.w	r6, #8
 8001fa6:	f040 817f 	bne.w	80022a8 <XMC_USBD_IRQHandler+0x3b4>
	if (data.b.otgintr)
 8001faa:	9b01      	ldr	r3, [sp, #4]
 8001fac:	f013 0f04 	tst.w	r3, #4
 8001fb0:	f040 8211 	bne.w	80023d6 <XMC_USBD_IRQHandler+0x4e2>
}
 8001fb4:	b005      	add	sp, #20
 8001fb6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    if (data.b.rxstsqlvl)
 8001fba:	9b01      	ldr	r3, [sp, #4]
 8001fbc:	f013 0f10 	tst.w	r3, #16
 8001fc0:	d0b3      	beq.n	8001f2a <XMC_USBD_IRQHandler+0x36>
      gintmsk.b.rxstsqlvl = 0U;
 8001fc2:	f36f 1404 	bfc	r4, #4, #1
      xmc_device.global_register->gintmsk = gintmsk.d32;
 8001fc6:	4b91      	ldr	r3, [pc, #580]	; (800220c <XMC_USBD_IRQHandler+0x318>)
 8001fc8:	f8d3 21a0 	ldr.w	r2, [r3, #416]	; 0x1a0
 8001fcc:	6194      	str	r4, [r2, #24]
  data.d32 = xmc_device.global_register->grxstsp;
 8001fce:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 8001fd2:	6a18      	ldr	r0, [r3, #32]
  switch (data.b.pktsts)
 8001fd4:	f3c0 4343 	ubfx	r3, r0, #17, #4
 8001fd8:	2b02      	cmp	r3, #2
 8001fda:	d008      	beq.n	8001fee <XMC_USBD_IRQHandler+0xfa>
 8001fdc:	2b06      	cmp	r3, #6
 8001fde:	d00d      	beq.n	8001ffc <XMC_USBD_IRQHandler+0x108>
      gintmsk.b.rxstsqlvl = 1U;
 8001fe0:	f044 0410 	orr.w	r4, r4, #16
      xmc_device.global_register->gintmsk = gintmsk.d32;
 8001fe4:	4b89      	ldr	r3, [pc, #548]	; (800220c <XMC_USBD_IRQHandler+0x318>)
 8001fe6:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 8001fea:	619c      	str	r4, [r3, #24]
 8001fec:	e79d      	b.n	8001f2a <XMC_USBD_IRQHandler+0x36>
      XMC_USBD_lReadFifo((uint32_t)data.b.epnum,(uint32_t)data.b.bcnt);
 8001fee:	f3c0 110a 	ubfx	r1, r0, #4, #11
 8001ff2:	f000 000f 	and.w	r0, r0, #15
 8001ff6:	f7ff f9c5 	bl	8001384 <XMC_USBD_lReadFifo>
 8001ffa:	e7f1      	b.n	8001fe0 <XMC_USBD_IRQHandler+0xec>
      XMC_USBD_lReadFifo((uint32_t)data.b.epnum,(uint32_t)data.b.bcnt);
 8001ffc:	f3c0 110a 	ubfx	r1, r0, #4, #11
 8002000:	f000 000f 	and.w	r0, r0, #15
 8002004:	f7ff f9be 	bl	8001384 <XMC_USBD_lReadFifo>
 8002008:	e7ea      	b.n	8001fe0 <XMC_USBD_IRQHandler+0xec>
    XMC_USBD_ClearEvent(XMC_USBD_EVENT_EARLYSUSPEND);
 800200a:	200a      	movs	r0, #10
 800200c:	f7ff ff20 	bl	8001e50 <XMC_USBD_ClearEvent>
 8002010:	e790      	b.n	8001f34 <XMC_USBD_IRQHandler+0x40>
  dctl.d32 = xmc_device.device_register->dctl;
 8002012:	487e      	ldr	r0, [pc, #504]	; (800220c <XMC_USBD_IRQHandler+0x318>)
 8002014:	f8d0 21a4 	ldr.w	r2, [r0, #420]	; 0x1a4
 8002018:	6853      	ldr	r3, [r2, #4]
  dctl.b.rmtwkupsig = 1U;
 800201a:	f043 0301 	orr.w	r3, r3, #1
  xmc_device.device_register->dctl = dctl.d32;
 800201e:	6053      	str	r3, [r2, #4]
 8002020:	f500 72e2 	add.w	r2, r0, #452	; 0x1c4
 8002024:	f500 70f0 	add.w	r0, r0, #480	; 0x1e0
    epctl.d32 = xmc_device.endpoint_out_register[i]->doepctl;
 8002028:	f852 1b04 	ldr.w	r1, [r2], #4
 800202c:	680b      	ldr	r3, [r1, #0]
		epctl.b.snak = 1U;
 800202e:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
		epctl.b.stall = 0U;
 8002032:	f36f 5355 	bfc	r3, #21, #1
		xmc_device.endpoint_out_register[i]->doepctl = epctl.d32;
 8002036:	600b      	str	r3, [r1, #0]
  for (i = 0U;i < (uint8_t)XMC_USBD_NUM_EPS;i++)
 8002038:	4282      	cmp	r2, r0
 800203a:	d1f5      	bne.n	8002028 <XMC_USBD_IRQHandler+0x134>
  xmc_device.global_register->grxfsiz = 64U;
 800203c:	4d73      	ldr	r5, [pc, #460]	; (800220c <XMC_USBD_IRQHandler+0x318>)
 800203e:	f8d5 31a0 	ldr.w	r3, [r5, #416]	; 0x1a0
 8002042:	2240      	movs	r2, #64	; 0x40
 8002044:	625a      	str	r2, [r3, #36]	; 0x24
  gnptxfsiz.b.depth = 16U;
 8002046:	2010      	movs	r0, #16
 8002048:	2300      	movs	r3, #0
 800204a:	f360 431f 	bfi	r3, r0, #16, #16
  gnptxfsiz.b.startaddr = 64U;
 800204e:	f362 030f 	bfi	r3, r2, #0, #16
  xmc_device.global_register->gnptxfsiz = gnptxfsiz.d32;
 8002052:	f8d5 21a0 	ldr.w	r2, [r5, #416]	; 0x1a0
 8002056:	6293      	str	r3, [r2, #40]	; 0x28
    xmc_device.global_register->dtxfsiz[i- 1U] = (uint32_t)(((256U + (i*(64U)))/4U) | ((uint32_t)16U << 16U));
 8002058:	f8d5 31a0 	ldr.w	r3, [r5, #416]	; 0x1a0
 800205c:	4a6c      	ldr	r2, [pc, #432]	; (8002210 <XMC_USBD_IRQHandler+0x31c>)
 800205e:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
 8002062:	f8d5 31a0 	ldr.w	r3, [r5, #416]	; 0x1a0
 8002066:	3210      	adds	r2, #16
 8002068:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
 800206c:	f8d5 31a0 	ldr.w	r3, [r5, #416]	; 0x1a0
 8002070:	3210      	adds	r2, #16
 8002072:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
 8002076:	f8d5 31a0 	ldr.w	r3, [r5, #416]	; 0x1a0
 800207a:	3210      	adds	r2, #16
 800207c:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
 8002080:	f8d5 31a0 	ldr.w	r3, [r5, #416]	; 0x1a0
 8002084:	3210      	adds	r2, #16
 8002086:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
 800208a:	f8d5 31a0 	ldr.w	r3, [r5, #416]	; 0x1a0
 800208e:	3210      	adds	r2, #16
 8002090:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
  XMC_USBD_lFlushTXFifo(0x10U); /* 0x10 == all fifos, see doc */
 8002094:	f7ff f9c2 	bl	800141c <XMC_USBD_lFlushTXFifo>
  XMC_USBD_lFlushTXFifo(0x0U);
 8002098:	2000      	movs	r0, #0
 800209a:	f7ff f9bf 	bl	800141c <XMC_USBD_lFlushTXFifo>
  XMC_USBD_lFlushRXFifo();
 800209e:	f7ff f9e3 	bl	8001468 <XMC_USBD_lFlushRXFifo>
  xmc_device.device_register->daintmsk = daint.d32;
 80020a2:	f8d5 31a4 	ldr.w	r3, [r5, #420]	; 0x1a4
 80020a6:	f04f 1201 	mov.w	r2, #65537	; 0x10001
 80020aa:	61da      	str	r2, [r3, #28]
  XMC_USBD_EnableEventOUTEP(((uint32_t)XMC_USBD_EVENT_OUT_EP_TX_COMPLET | (uint32_t)XMC_USBD_EVENT_OUT_EP_DISABLED |
 80020ac:	200f      	movs	r0, #15
 80020ae:	f7ff ff0d 	bl	8001ecc <XMC_USBD_EnableEventOUTEP>
  XMC_USBD_EnableEventINEP(((uint32_t)XMC_USBD_EVENT_IN_EP_TX_COMPLET | (uint32_t)XMC_USBD_EVENT_IN_EP_DISABLED |
 80020b2:	200f      	movs	r0, #15
 80020b4:	f7ff ff14 	bl	8001ee0 <XMC_USBD_EnableEventINEP>
  dcfg.d32 = xmc_device.device_register->dcfg;
 80020b8:	f8d5 21a4 	ldr.w	r2, [r5, #420]	; 0x1a4
 80020bc:	6813      	ldr	r3, [r2, #0]
  dcfg.b.devaddr = 0U;
 80020be:	f36f 130a 	bfc	r3, #4, #7
  xmc_device.device_register->dcfg = dcfg.d32;
 80020c2:	6013      	str	r3, [r2, #0]
  if(obj->usbd_transfer_mode == XMC_USBD_USE_FIFO)
 80020c4:	f89b 300d 	ldrb.w	r3, [fp, #13]
 80020c8:	2b01      	cmp	r3, #1
 80020ca:	d010      	beq.n	80020ee <XMC_USBD_IRQHandler+0x1fa>
  xmc_device.ep[0U].outInUse = 0U;
 80020cc:	4b4f      	ldr	r3, [pc, #316]	; (800220c <XMC_USBD_IRQHandler+0x318>)
 80020ce:	685a      	ldr	r2, [r3, #4]
 80020d0:	f36f 1204 	bfc	r2, #4, #1
 80020d4:	605a      	str	r2, [r3, #4]
  xmc_device.ep[0U].inInUse = 0U;
 80020d6:	685a      	ldr	r2, [r3, #4]
 80020d8:	f36f 02c3 	bfc	r2, #3, #1
 80020dc:	605a      	str	r2, [r3, #4]
  xmc_device.DeviceEvent_cb(XMC_USBD_EVENT_RESET);
 80020de:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80020e2:	2004      	movs	r0, #4
 80020e4:	4798      	blx	r3
  XMC_USBD_ClearEvent(XMC_USBD_EVENT_RESET);
 80020e6:	2004      	movs	r0, #4
 80020e8:	f7ff feb2 	bl	8001e50 <XMC_USBD_ClearEvent>
 80020ec:	e74f      	b.n	8001f8e <XMC_USBD_IRQHandler+0x9a>
    xmc_device.device_register->dtknqr4_fifoemptymsk = 0U;
 80020ee:	f8d5 31a4 	ldr.w	r3, [r5, #420]	; 0x1a4
 80020f2:	2200      	movs	r2, #0
 80020f4:	635a      	str	r2, [r3, #52]	; 0x34
 80020f6:	e7e9      	b.n	80020cc <XMC_USBD_IRQHandler+0x1d8>
  epctl.d32=xmc_device.endpoint_in_register[0U]->diepctl;
 80020f8:	4c44      	ldr	r4, [pc, #272]	; (800220c <XMC_USBD_IRQHandler+0x318>)
 80020fa:	f8d4 21a8 	ldr.w	r2, [r4, #424]	; 0x1a8
 80020fe:	6813      	ldr	r3, [r2, #0]
  epctl.b.mps = 0x00U; /* 64 Byte, this is also automatically set for out ep */
 8002100:	f36f 030a 	bfc	r3, #0, #11
  xmc_device.endpoint_in_register[0U]->diepctl = epctl.d32;
 8002104:	6013      	str	r3, [r2, #0]
  xmc_device.IsConnected = 1U;
 8002106:	f894 31fe 	ldrb.w	r3, [r4, #510]	; 0x1fe
  xmc_device.IsPowered = 1U;
 800210a:	f043 0305 	orr.w	r3, r3, #5
 800210e:	f884 31fe 	strb.w	r3, [r4, #510]	; 0x1fe
  xmc_device.DeviceEvent_cb(XMC_USBD_EVENT_CONNECT);
 8002112:	f8d4 3200 	ldr.w	r3, [r4, #512]	; 0x200
 8002116:	2002      	movs	r0, #2
 8002118:	4798      	blx	r3
  gusbcfg.d32 = xmc_device.global_register->gusbcfg;
 800211a:	f8d4 21a0 	ldr.w	r2, [r4, #416]	; 0x1a0
 800211e:	68d3      	ldr	r3, [r2, #12]
  gusbcfg.b.usbtrdtim = 9U; /* default value for LS/FS */
 8002120:	2109      	movs	r1, #9
 8002122:	f361 238d 	bfi	r3, r1, #10, #4
  xmc_device.global_register->gusbcfg = gusbcfg.d32;
 8002126:	60d3      	str	r3, [r2, #12]
  XMC_USBD_ClearEvent(XMC_USBD_EVENT_ENUMDONE);
 8002128:	200b      	movs	r0, #11
 800212a:	f7ff fe91 	bl	8001e50 <XMC_USBD_ClearEvent>
 800212e:	e732      	b.n	8001f96 <XMC_USBD_IRQHandler+0xa2>
  daint.d32 = xmc_device.device_register->daint;
 8002130:	4b36      	ldr	r3, [pc, #216]	; (800220c <XMC_USBD_IRQHandler+0x318>)
 8002132:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 8002136:	699a      	ldr	r2, [r3, #24]
  diepmsk.d32 = xmc_device.device_register->diepmsk;
 8002138:	6919      	ldr	r1, [r3, #16]
  while ((uint16_t)mask >> ep_num)
 800213a:	fa1f f982 	uxth.w	r9, r2
 800213e:	f1b9 0f00 	cmp.w	r9, #0
 8002142:	f000 80ad 	beq.w	80022a0 <XMC_USBD_IRQHandler+0x3ac>
 8002146:	464b      	mov	r3, r9
  dieptsiz.d32 = 0U;
 8002148:	2200      	movs	r2, #0
 800214a:	9202      	str	r2, [sp, #8]
  ep_num = 0U;
 800214c:	4615      	mov	r5, r2
  while ((uint16_t)mask >> ep_num)
 800214e:	4617      	mov	r7, r2
			inepint = (uint32_t)xmc_device.endpoint_in_register[ep_num]->diepint;
 8002150:	f8df 80b8 	ldr.w	r8, [pc, #184]	; 800220c <XMC_USBD_IRQHandler+0x318>
      ((((uint32_t)((uint32_t)xmc_device.device_register->dtknqr4_fifoemptymsk >> ep->address_u.address_st.number) &
 8002154:	f04f 0a34 	mov.w	sl, #52	; 0x34
          xmc_device.EndpointEvent_cb(0x80U | ep_num,XMC_USBD_EP_EVENT_IN);
 8002158:	9603      	str	r6, [sp, #12]
 800215a:	460e      	mov	r6, r1
 800215c:	e029      	b.n	80021b2 <XMC_USBD_IRQHandler+0x2be>
      if(obj->usbd_transfer_mode == XMC_USBD_USE_FIFO)
 800215e:	2901      	cmp	r1, #1
 8002160:	f040 8150 	bne.w	8002404 <XMC_USBD_IRQHandler+0x510>
        if (diepint.b.emptyintr)
 8002164:	f014 0f80 	tst.w	r4, #128	; 0x80
 8002168:	d154      	bne.n	8002214 <XMC_USBD_IRQHandler+0x320>
      if (diepint.b.xfercompl)
 800216a:	f014 0f01 	tst.w	r4, #1
 800216e:	d016      	beq.n	800219e <XMC_USBD_IRQHandler+0x2aa>
        if (ep->xferTotal==ep->xferLength)
 8002170:	fb0a 8307 	mla	r3, sl, r7, r8
 8002174:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002176:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002178:	429a      	cmp	r2, r3
 800217a:	f040 808b 	bne.w	8002294 <XMC_USBD_IRQHandler+0x3a0>
          ep->inInUse = 0U;
 800217e:	fb0a 8307 	mla	r3, sl, r7, r8
 8002182:	685a      	ldr	r2, [r3, #4]
 8002184:	f36f 02c3 	bfc	r2, #3, #1
 8002188:	605a      	str	r2, [r3, #4]
          if(obj->usbd_transfer_mode == XMC_USBD_USE_FIFO)
 800218a:	f89b 300d 	ldrb.w	r3, [fp, #13]
 800218e:	2b01      	cmp	r3, #1
 8002190:	d077      	beq.n	8002282 <XMC_USBD_IRQHandler+0x38e>
          xmc_device.EndpointEvent_cb(0x80U | ep_num,XMC_USBD_EP_EVENT_IN);
 8002192:	f8d8 3204 	ldr.w	r3, [r8, #516]	; 0x204
 8002196:	2102      	movs	r1, #2
 8002198:	f045 0080 	orr.w	r0, r5, #128	; 0x80
 800219c:	4798      	blx	r3
  xmc_device.endpoint_in_register[ep_num]->diepint = clear.d32;
 800219e:	376a      	adds	r7, #106	; 0x6a
 80021a0:	f858 3027 	ldr.w	r3, [r8, r7, lsl #2]
 80021a4:	609c      	str	r4, [r3, #8]
    ep_num++;
 80021a6:	3501      	adds	r5, #1
 80021a8:	b2ed      	uxtb	r5, r5
  while ((uint16_t)mask >> ep_num)
 80021aa:	462f      	mov	r7, r5
 80021ac:	fa59 f305 	asrs.w	r3, r9, r5
 80021b0:	d075      	beq.n	800229e <XMC_USBD_IRQHandler+0x3aa>
    if ((uint16_t)temp)
 80021b2:	f013 0f01 	tst.w	r3, #1
 80021b6:	d0f6      	beq.n	80021a6 <XMC_USBD_IRQHandler+0x2b2>
			inepint = (uint32_t)xmc_device.endpoint_in_register[ep_num]->diepint;
 80021b8:	f107 036a 	add.w	r3, r7, #106	; 0x6a
 80021bc:	f858 2023 	ldr.w	r2, [r8, r3, lsl #2]
 80021c0:	6891      	ldr	r1, [r2, #8]
      ((((uint32_t)((uint32_t)xmc_device.device_register->dtknqr4_fifoemptymsk >> ep->address_u.address_st.number) &
 80021c2:	f8d8 31a4 	ldr.w	r3, [r8, #420]	; 0x1a4
 80021c6:	6b5c      	ldr	r4, [r3, #52]	; 0x34
 80021c8:	fb0a f307 	mul.w	r3, sl, r7
 80021cc:	f818 3003 	ldrb.w	r3, [r8, r3]
 80021d0:	f003 030f 	and.w	r3, r3, #15
 80021d4:	40dc      	lsrs	r4, r3
                     0x1U) << 7U) | (uint32_t)diepmsk.d32);
 80021d6:	01e4      	lsls	r4, r4, #7
 80021d8:	b2e4      	uxtb	r4, r4
 80021da:	4334      	orrs	r4, r6
      diepint.d32 = inepint &
 80021dc:	400c      	ands	r4, r1
      if(obj->usbd_transfer_mode == XMC_USBD_USE_DMA)
 80021de:	f89b 100d 	ldrb.w	r1, [fp, #13]
 80021e2:	2900      	cmp	r1, #0
 80021e4:	d1bb      	bne.n	800215e <XMC_USBD_IRQHandler+0x26a>
        dieptsiz.d32 = xmc_device.endpoint_in_register[ep_num]->dieptsiz;
 80021e6:	6913      	ldr	r3, [r2, #16]
 80021e8:	9302      	str	r3, [sp, #8]
      if (diepint.b.xfercompl)
 80021ea:	f014 0f01 	tst.w	r4, #1
 80021ee:	d0d6      	beq.n	800219e <XMC_USBD_IRQHandler+0x2aa>
          if ((dieptsiz.b.pktcnt == 0U) && (dieptsiz.b.xfersize == 0U))
 80021f0:	9b02      	ldr	r3, [sp, #8]
 80021f2:	f033 4360 	bics.w	r3, r3, #3758096384	; 0xe0000000
 80021f6:	d1bb      	bne.n	8002170 <XMC_USBD_IRQHandler+0x27c>
            uint32_t Bytes = ep->xferLength - ep->xferCount;
 80021f8:	fb0a 8307 	mla	r3, sl, r7, r8
 80021fc:	6a98      	ldr	r0, [r3, #40]	; 0x28
 80021fe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002200:	1a81      	subs	r1, r0, r2
            ep->xferCount += Bytes;
 8002202:	62d8      	str	r0, [r3, #44]	; 0x2c
            ep->xferBuffer += Bytes;
 8002204:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002206:	440a      	add	r2, r1
 8002208:	625a      	str	r2, [r3, #36]	; 0x24
 800220a:	e7b1      	b.n	8002170 <XMC_USBD_IRQHandler+0x27c>
 800220c:	20000cf8 	.word	0x20000cf8
 8002210:	00100050 	.word	0x00100050
  freeSpace.d32 = xmc_device.endpoint_in_register[ep->address_u.address_st.number]->dtxfsts;
 8002214:	f103 026a 	add.w	r2, r3, #106	; 0x6a
 8002218:	f858 2022 	ldr.w	r2, [r8, r2, lsl #2]
 800221c:	6992      	ldr	r2, [r2, #24]
  byte_count = ep->xferLength - ep->xferCount;
 800221e:	fb0a 8107 	mla	r1, sl, r7, r8
 8002222:	6a88      	ldr	r0, [r1, #40]	; 0x28
 8002224:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
  if (!byte_count)
 8002226:	ebb0 0e01 	subs.w	lr, r0, r1
 800222a:	d019      	beq.n	8002260 <XMC_USBD_IRQHandler+0x36c>
    word_count = ((uint32_t)byte_count + 3U) >> 2U;
 800222c:	f10e 0003 	add.w	r0, lr, #3
 8002230:	0880      	lsrs	r0, r0, #2
 8002232:	b292      	uxth	r2, r2
    if (word_count > (uint32_t)freeSpace.b.txfspcavail )
 8002234:	4282      	cmp	r2, r0
      byte_count = (uint32_t)word_count << (uint32_t)2U;
 8002236:	bf3c      	itt	cc
 8002238:	ea4f 0e82 	movcc.w	lr, r2, lsl #2
      word_count = (uint32_t)freeSpace.b.txfspcavail;
 800223c:	4610      	movcc	r0, r2
    for (i = 0U; i < word_count;ep->xferBuffer+= 4U)
 800223e:	b178      	cbz	r0, 8002260 <XMC_USBD_IRQHandler+0x36c>
  fifo = xmc_device.fifo[ep->address_u.address_st.number]; /* fifo */
 8002240:	3378      	adds	r3, #120	; 0x78
 8002242:	f858 c023 	ldr.w	ip, [r8, r3, lsl #2]
    for (i = 0U; i < word_count;ep->xferBuffer+= 4U)
 8002246:	2100      	movs	r1, #0
      *fifo = *(uint32_t*)ep->xferBuffer;
 8002248:	fb0a 8207 	mla	r2, sl, r7, r8
 800224c:	6a53      	ldr	r3, [r2, #36]	; 0x24
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	f8cc 3000 	str.w	r3, [ip]
      i++;
 8002254:	3101      	adds	r1, #1
    for (i = 0U; i < word_count;ep->xferBuffer+= 4U)
 8002256:	6a53      	ldr	r3, [r2, #36]	; 0x24
 8002258:	3304      	adds	r3, #4
 800225a:	6253      	str	r3, [r2, #36]	; 0x24
 800225c:	4281      	cmp	r1, r0
 800225e:	d1f5      	bne.n	800224c <XMC_USBD_IRQHandler+0x358>
          ep->xferCount += bytes;
 8002260:	fb0a 8307 	mla	r3, sl, r7, r8
 8002264:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002266:	4472      	add	r2, lr
 8002268:	62da      	str	r2, [r3, #44]	; 0x2c
          ep->xferBuffer += bytes;
 800226a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800226c:	4472      	add	r2, lr
 800226e:	625a      	str	r2, [r3, #36]	; 0x24
      if (diepint.b.xfercompl)
 8002270:	f014 0f01 	tst.w	r4, #1
 8002274:	d093      	beq.n	800219e <XMC_USBD_IRQHandler+0x2aa>
        if(obj->usbd_transfer_mode == XMC_USBD_USE_DMA)
 8002276:	f89b 300d 	ldrb.w	r3, [fp, #13]
 800227a:	2b00      	cmp	r3, #0
 800227c:	f47f af78 	bne.w	8002170 <XMC_USBD_IRQHandler+0x27c>
 8002280:	e7b6      	b.n	80021f0 <XMC_USBD_IRQHandler+0x2fc>
            (uint32_t)(xmc_device.device_register->dtknqr4_fifoemptymsk & ~(((uint32_t)1U << ep_num)));
 8002282:	f8d8 11a4 	ldr.w	r1, [r8, #420]	; 0x1a4
 8002286:	6b4b      	ldr	r3, [r1, #52]	; 0x34
 8002288:	2201      	movs	r2, #1
 800228a:	40ba      	lsls	r2, r7
 800228c:	ea23 0302 	bic.w	r3, r3, r2
            xmc_device.device_register->dtknqr4_fifoemptymsk =
 8002290:	634b      	str	r3, [r1, #52]	; 0x34
 8002292:	e77e      	b.n	8002192 <XMC_USBD_IRQHandler+0x29e>
          XMC_USBD_lStartWriteXfer(ep);
 8002294:	fb0a 8007 	mla	r0, sl, r7, r8
 8002298:	f7ff f95c 	bl	8001554 <XMC_USBD_lStartWriteXfer>
 800229c:	e77f      	b.n	800219e <XMC_USBD_IRQHandler+0x2aa>
 800229e:	9e03      	ldr	r6, [sp, #12]
  XMC_USBD_ClearEvent(XMC_USBD_EVENT_INEP);
 80022a0:	200e      	movs	r0, #14
 80022a2:	f7ff fdd5 	bl	8001e50 <XMC_USBD_ClearEvent>
 80022a6:	e67c      	b.n	8001fa2 <XMC_USBD_IRQHandler+0xae>
  daint.d32 = xmc_device.device_register->daint;
 80022a8:	4b59      	ldr	r3, [pc, #356]	; (8002410 <XMC_USBD_IRQHandler+0x51c>)
 80022aa:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 80022ae:	699a      	ldr	r2, [r3, #24]
  daintmsk.d32 = xmc_device.device_register->daintmsk;
 80022b0:	69de      	ldr	r6, [r3, #28]
  doepmsk.d32 = xmc_device.device_register->doepmsk;  
 80022b2:	695b      	ldr	r3, [r3, #20]
 80022b4:	9302      	str	r3, [sp, #8]
  doeptsiz.d32 = 0U;
 80022b6:	2300      	movs	r3, #0
 80022b8:	9303      	str	r3, [sp, #12]
  mask = daint.ep.out & daintmsk.ep.out;
 80022ba:	f3c6 460f 	ubfx	r6, r6, #16, #16
  while ((uint16_t)mask >> ep_num)
 80022be:	ea16 4612 	ands.w	r6, r6, r2, lsr #16
 80022c2:	f000 8084 	beq.w	80023ce <XMC_USBD_IRQHandler+0x4da>
 80022c6:	4633      	mov	r3, r6
  ep_num = 0U;
 80022c8:	2400      	movs	r4, #0
  while ((uint16_t)mask >> ep_num)
 80022ca:	4625      	mov	r5, r4
      doepint.d32 = xmc_device.endpoint_out_register[ep_num]->doepint & doepmsk.d32;
 80022cc:	4f50      	ldr	r7, [pc, #320]	; (8002410 <XMC_USBD_IRQHandler+0x51c>)
        if (ep->xferTotal == ep->xferLength)
 80022ce:	f04f 0a34 	mov.w	sl, #52	; 0x34
          xmc_device.EndpointEvent_cb(ep_num,XMC_USBD_EP_EVENT_OUT);
 80022d2:	46b0      	mov	r8, r6
 80022d4:	e024      	b.n	8002320 <XMC_USBD_IRQHandler+0x42c>
			ep->outBytesAvailable += ep->xferCount;
 80022d6:	fb0a 7305 	mla	r3, sl, r5, r7
 80022da:	691a      	ldr	r2, [r3, #16]
 80022dc:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80022de:	440a      	add	r2, r1
 80022e0:	611a      	str	r2, [r3, #16]
 80022e2:	e048      	b.n	8002376 <XMC_USBD_IRQHandler+0x482>
        if (ep->xferTotal == ep->xferLength)
 80022e4:	fb0a 7305 	mla	r3, sl, r5, r7
 80022e8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80022ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022ec:	429a      	cmp	r2, r3
 80022ee:	d169      	bne.n	80023c4 <XMC_USBD_IRQHandler+0x4d0>
          ep->outBytesAvailable = ep->xferCount;
 80022f0:	fb0a 7305 	mla	r3, sl, r5, r7
 80022f4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80022f6:	611a      	str	r2, [r3, #16]
          ep->outInUse = 0U;
 80022f8:	685a      	ldr	r2, [r3, #4]
 80022fa:	f36f 1204 	bfc	r2, #4, #1
 80022fe:	605a      	str	r2, [r3, #4]
          xmc_device.EndpointEvent_cb(ep_num,XMC_USBD_EP_EVENT_OUT);
 8002300:	f8d7 3204 	ldr.w	r3, [r7, #516]	; 0x204
 8002304:	2101      	movs	r1, #1
 8002306:	4620      	mov	r0, r4
 8002308:	4798      	blx	r3
  xmc_device.endpoint_out_register[ep_num]->doepint = clear.d32;
 800230a:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800230e:	f8d5 31c4 	ldr.w	r3, [r5, #452]	; 0x1c4
 8002312:	609e      	str	r6, [r3, #8]
    ep_num++;
 8002314:	3401      	adds	r4, #1
 8002316:	b2e4      	uxtb	r4, r4
  while ((uint16_t)mask >> ep_num)
 8002318:	4625      	mov	r5, r4
 800231a:	fa58 f304 	asrs.w	r3, r8, r4
 800231e:	d056      	beq.n	80023ce <XMC_USBD_IRQHandler+0x4da>
    if (temp)
 8002320:	f013 0f01 	tst.w	r3, #1
 8002324:	d0f6      	beq.n	8002314 <XMC_USBD_IRQHandler+0x420>
      doepint.d32 = xmc_device.endpoint_out_register[ep_num]->doepint & doepmsk.d32;
 8002326:	eb07 0385 	add.w	r3, r7, r5, lsl #2
 800232a:	f8d3 31c4 	ldr.w	r3, [r3, #452]	; 0x1c4
 800232e:	689e      	ldr	r6, [r3, #8]
 8002330:	9a02      	ldr	r2, [sp, #8]
 8002332:	4016      	ands	r6, r2
      if(obj->usbd_transfer_mode == XMC_USBD_USE_DMA)
 8002334:	f89b 200d 	ldrb.w	r2, [fp, #13]
 8002338:	b90a      	cbnz	r2, 800233e <XMC_USBD_IRQHandler+0x44a>
        doeptsiz.d32 = xmc_device.endpoint_out_register[ep_num]->doeptsiz;
 800233a:	691b      	ldr	r3, [r3, #16]
 800233c:	9303      	str	r3, [sp, #12]
 800233e:	fa5f f986 	uxtb.w	r9, r6
      if (doepint.b.setup)
 8002342:	f019 0f08 	tst.w	r9, #8
 8002346:	d027      	beq.n	8002398 <XMC_USBD_IRQHandler+0x4a4>
        ep->isStalled = 0U;
 8002348:	fb0a 7305 	mla	r3, sl, r5, r7
 800234c:	791a      	ldrb	r2, [r3, #4]
 800234e:	f36f 1245 	bfc	r2, #5, #1
 8002352:	711a      	strb	r2, [r3, #4]
        if(obj->usbd_transfer_mode == XMC_USBD_USE_DMA)
 8002354:	f89b 300d 	ldrb.w	r3, [fp, #13]
 8002358:	b94b      	cbnz	r3, 800236e <XMC_USBD_IRQHandler+0x47a>
		  ep->outBytesAvailable = (uint32_t)(((uint32_t)XMC_USBD_SETUP_COUNT -
 800235a:	fb0a 7205 	mla	r2, sl, r5, r7
		  (uint32_t)((deptsiz0_data_t*)&doeptsiz)->b.supcnt)*(uint32_t)XMC_USBD_SETUP_SIZE);
 800235e:	9b03      	ldr	r3, [sp, #12]
 8002360:	f3c3 7341 	ubfx	r3, r3, #29, #2
		  ep->outBytesAvailable = (uint32_t)(((uint32_t)XMC_USBD_SETUP_COUNT -
 8002364:	ebc3 7343 	rsb	r3, r3, r3, lsl #29
 8002368:	00db      	lsls	r3, r3, #3
 800236a:	3318      	adds	r3, #24
 800236c:	6113      	str	r3, [r2, #16]
		if(obj->usbd_transfer_mode == XMC_USBD_USE_FIFO)
 800236e:	f89b 300d 	ldrb.w	r3, [fp, #13]
 8002372:	2b01      	cmp	r3, #1
 8002374:	d0af      	beq.n	80022d6 <XMC_USBD_IRQHandler+0x3e2>
		ep->outInUse = 0U;
 8002376:	fb0a 7305 	mla	r3, sl, r5, r7
 800237a:	685a      	ldr	r2, [r3, #4]
 800237c:	f36f 1204 	bfc	r2, #4, #1
 8002380:	605a      	str	r2, [r3, #4]
		xmc_device.EndpointEvent_cb(0U,XMC_USBD_EP_EVENT_SETUP); /* signal endpoint event */
 8002382:	f8d7 3204 	ldr.w	r3, [r7, #516]	; 0x204
 8002386:	2100      	movs	r1, #0
 8002388:	4608      	mov	r0, r1
 800238a:	4798      	blx	r3
  xmc_device.endpoint_out_register[ep_num]->doepint = clear.d32;
 800238c:	eb07 0385 	add.w	r3, r7, r5, lsl #2
 8002390:	f8d3 31c4 	ldr.w	r3, [r3, #452]	; 0x1c4
 8002394:	2208      	movs	r2, #8
 8002396:	609a      	str	r2, [r3, #8]
      if (doepint.b.xfercompl)
 8002398:	f019 0f01 	tst.w	r9, #1
 800239c:	d0b5      	beq.n	800230a <XMC_USBD_IRQHandler+0x416>
        if(obj->usbd_transfer_mode == XMC_USBD_USE_DMA)
 800239e:	f89b 300d 	ldrb.w	r3, [fp, #13]
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d19e      	bne.n	80022e4 <XMC_USBD_IRQHandler+0x3f0>
          uint32_t bytes = (ep->xferLength - ep->xferCount) - doeptsiz.b.xfersize;
 80023a6:	fb0a 7205 	mla	r2, sl, r5, r7
 80023aa:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80023ac:	6a93      	ldr	r3, [r2, #40]	; 0x28
 80023ae:	1a5b      	subs	r3, r3, r1
 80023b0:	9803      	ldr	r0, [sp, #12]
 80023b2:	f3c0 0012 	ubfx	r0, r0, #0, #19
 80023b6:	1a1b      	subs	r3, r3, r0
          ep->xferCount += bytes;
 80023b8:	4419      	add	r1, r3
 80023ba:	62d1      	str	r1, [r2, #44]	; 0x2c
          ep->xferBuffer += bytes;
 80023bc:	6a51      	ldr	r1, [r2, #36]	; 0x24
 80023be:	440b      	add	r3, r1
 80023c0:	6253      	str	r3, [r2, #36]	; 0x24
 80023c2:	e78f      	b.n	80022e4 <XMC_USBD_IRQHandler+0x3f0>
          XMC_USBD_lStartReadXfer(ep);
 80023c4:	fb0a 7005 	mla	r0, sl, r5, r7
 80023c8:	f7ff f86e 	bl	80014a8 <XMC_USBD_lStartReadXfer>
 80023cc:	e79d      	b.n	800230a <XMC_USBD_IRQHandler+0x416>
  XMC_USBD_ClearEvent(XMC_USBD_EVENT_OUTEP);
 80023ce:	200d      	movs	r0, #13
 80023d0:	f7ff fd3e 	bl	8001e50 <XMC_USBD_ClearEvent>
 80023d4:	e5e9      	b.n	8001faa <XMC_USBD_IRQHandler+0xb6>
  data.d32 = xmc_device.global_register->gotgint;
 80023d6:	4b0e      	ldr	r3, [pc, #56]	; (8002410 <XMC_USBD_IRQHandler+0x51c>)
 80023d8:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 80023dc:	685c      	ldr	r4, [r3, #4]
  if (data.b.sesenddet)
 80023de:	f014 0f04 	tst.w	r4, #4
 80023e2:	d00a      	beq.n	80023fa <XMC_USBD_IRQHandler+0x506>
		xmc_device.IsPowered = 0U;
 80023e4:	4b0a      	ldr	r3, [pc, #40]	; (8002410 <XMC_USBD_IRQHandler+0x51c>)
 80023e6:	f893 21fe 	ldrb.w	r2, [r3, #510]	; 0x1fe
 80023ea:	f36f 0282 	bfc	r2, #2, #1
 80023ee:	f883 21fe 	strb.w	r2, [r3, #510]	; 0x1fe
		xmc_device.DeviceEvent_cb(XMC_USBD_EVENT_POWER_OFF);
 80023f2:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80023f6:	2001      	movs	r0, #1
 80023f8:	4798      	blx	r3
  xmc_device.global_register->gotgint = clear.d32;
 80023fa:	4b05      	ldr	r3, [pc, #20]	; (8002410 <XMC_USBD_IRQHandler+0x51c>)
 80023fc:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 8002400:	605c      	str	r4, [r3, #4]
}
 8002402:	e5d7      	b.n	8001fb4 <XMC_USBD_IRQHandler+0xc0>
      if (diepint.b.xfercompl)
 8002404:	f014 0f01 	tst.w	r4, #1
 8002408:	f47f aeb2 	bne.w	8002170 <XMC_USBD_IRQHandler+0x27c>
 800240c:	e6c7      	b.n	800219e <XMC_USBD_IRQHandler+0x2aa>
 800240e:	bf00      	nop
 8002410:	20000cf8 	.word	0x20000cf8

08002414 <CDC_Device_ConfigureEndpoints>:
			break;
	}
}

bool CDC_Device_ConfigureEndpoints(USB_ClassInfo_CDC_Device_t* const CDCInterfaceInfo)
{
 8002414:	b510      	push	{r4, lr}
 8002416:	4604      	mov	r4, r0
	memset(&CDCInterfaceInfo->State, 0x00, sizeof(CDCInterfaceInfo->State));
 8002418:	2300      	movs	r3, #0
 800241a:	6143      	str	r3, [r0, #20]
 800241c:	6183      	str	r3, [r0, #24]
 800241e:	61c3      	str	r3, [r0, #28]

	CDCInterfaceInfo->Config.DataINEndpoint.Type       = EP_TYPE_BULK;
 8002420:	2302      	movs	r3, #2
 8002422:	7183      	strb	r3, [r0, #6]
	CDCInterfaceInfo->Config.DataOUTEndpoint.Type      = EP_TYPE_BULK;
 8002424:	7303      	strb	r3, [r0, #12]
	CDCInterfaceInfo->Config.NotificationEndpoint.Type = EP_TYPE_INTERRUPT;
 8002426:	2303      	movs	r3, #3
 8002428:	7483      	strb	r3, [r0, #18]

	if (!(Endpoint_ConfigureEndpointTable(&CDCInterfaceInfo->Config.DataINEndpoint, 1)))
 800242a:	2101      	movs	r1, #1
 800242c:	3002      	adds	r0, #2
 800242e:	f000 fbd7 	bl	8002be0 <Endpoint_ConfigureEndpointTable>
 8002432:	4603      	mov	r3, r0
 8002434:	b908      	cbnz	r0, 800243a <CDC_Device_ConfigureEndpoints+0x26>

	if (!(Endpoint_ConfigureEndpointTable(&CDCInterfaceInfo->Config.NotificationEndpoint, 1)))
	  return false;

	return true;
}
 8002436:	4618      	mov	r0, r3
 8002438:	bd10      	pop	{r4, pc}
	if (!(Endpoint_ConfigureEndpointTable(&CDCInterfaceInfo->Config.DataOUTEndpoint, 1)))
 800243a:	2101      	movs	r1, #1
 800243c:	f104 0008 	add.w	r0, r4, #8
 8002440:	f000 fbce 	bl	8002be0 <Endpoint_ConfigureEndpointTable>
 8002444:	4603      	mov	r3, r0
 8002446:	2800      	cmp	r0, #0
 8002448:	d0f5      	beq.n	8002436 <CDC_Device_ConfigureEndpoints+0x22>
	if (!(Endpoint_ConfigureEndpointTable(&CDCInterfaceInfo->Config.NotificationEndpoint, 1)))
 800244a:	2101      	movs	r1, #1
 800244c:	f104 000e 	add.w	r0, r4, #14
 8002450:	f000 fbc6 	bl	8002be0 <Endpoint_ConfigureEndpointTable>
 8002454:	4603      	mov	r3, r0
 8002456:	e7ee      	b.n	8002436 <CDC_Device_ConfigureEndpoints+0x22>

08002458 <CDC_Device_SendString>:
}

uint8_t CDC_Device_SendString(USB_ClassInfo_CDC_Device_t* const CDCInterfaceInfo,
                              const char* const String)
{
	if ((USB_DeviceState != DEVICE_STATE_Configured) || !(CDCInterfaceInfo->State.LineEncoding.BaudRateBPS))
 8002458:	4b0f      	ldr	r3, [pc, #60]	; (8002498 <CDC_Device_SendString+0x40>)
 800245a:	781b      	ldrb	r3, [r3, #0]
 800245c:	b2db      	uxtb	r3, r3
 800245e:	2b04      	cmp	r3, #4
 8002460:	d116      	bne.n	8002490 <CDC_Device_SendString+0x38>
 8002462:	6983      	ldr	r3, [r0, #24]
 8002464:	b1b3      	cbz	r3, 8002494 <CDC_Device_SendString+0x3c>
{
 8002466:	b510      	push	{r4, lr}
 8002468:	460c      	mov	r4, r1
	  return ENDPOINT_RWSTREAM_DeviceDisconnected;

	Endpoint_SelectEndpoint(CDCInterfaceInfo->Config.DataINEndpoint.Address);
 800246a:	7883      	ldrb	r3, [r0, #2]
	 *  \param[in] Address Endpoint address to select.
	 */
	static inline void Endpoint_SelectEndpoint(const uint8_t Address) ATTR_ALWAYS_INLINE;
	static inline void Endpoint_SelectEndpoint(const uint8_t Address)
	{
		device.CurrentEndpoint = Address & ENDPOINT_EPNUM_MASK;
 800246c:	4a0b      	ldr	r2, [pc, #44]	; (800249c <CDC_Device_SendString+0x44>)
 800246e:	f003 010f 	and.w	r1, r3, #15
 8002472:	f882 113c 	strb.w	r1, [r2, #316]	; 0x13c
		device.CurrentDirection = (Address & ENDPOINT_DIR_MASK);
 8002476:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800247a:	f882 313d 	strb.w	r3, [r2, #317]	; 0x13d
	return Endpoint_Write_Stream_LE(String, strlen(String), NULL);
 800247e:	4620      	mov	r0, r4
 8002480:	f002 fd3e 	bl	8004f00 <strlen>
 8002484:	2200      	movs	r2, #0
 8002486:	b281      	uxth	r1, r0
 8002488:	4620      	mov	r0, r4
 800248a:	f001 fac7 	bl	8003a1c <Endpoint_Write_Stream_LE>
}
 800248e:	bd10      	pop	{r4, pc}
	  return ENDPOINT_RWSTREAM_DeviceDisconnected;
 8002490:	2002      	movs	r0, #2
 8002492:	4770      	bx	lr
 8002494:	2002      	movs	r0, #2
}
 8002496:	4770      	bx	lr
 8002498:	20000f01 	.word	0x20000f01
 800249c:	20000bb4 	.word	0x20000bb4

080024a0 <CDC_Device_SendData>:

uint8_t CDC_Device_SendData(USB_ClassInfo_CDC_Device_t* const CDCInterfaceInfo,
                            const void* const Buffer,
                            const uint16_t Length)
{
 80024a0:	b538      	push	{r3, r4, r5, lr}
	if ((USB_DeviceState != DEVICE_STATE_Configured) || !(CDCInterfaceInfo->State.LineEncoding.BaudRateBPS))
 80024a2:	4b0e      	ldr	r3, [pc, #56]	; (80024dc <CDC_Device_SendData+0x3c>)
 80024a4:	781b      	ldrb	r3, [r3, #0]
 80024a6:	b2db      	uxtb	r3, r3
 80024a8:	2b04      	cmp	r3, #4
 80024aa:	d113      	bne.n	80024d4 <CDC_Device_SendData+0x34>
 80024ac:	6983      	ldr	r3, [r0, #24]
 80024ae:	b19b      	cbz	r3, 80024d8 <CDC_Device_SendData+0x38>
 80024b0:	4615      	mov	r5, r2
 80024b2:	460c      	mov	r4, r1
	  return ENDPOINT_RWSTREAM_DeviceDisconnected;

	Endpoint_SelectEndpoint(CDCInterfaceInfo->Config.DataINEndpoint.Address);
 80024b4:	7883      	ldrb	r3, [r0, #2]
		device.CurrentEndpoint = Address & ENDPOINT_EPNUM_MASK;
 80024b6:	4a0a      	ldr	r2, [pc, #40]	; (80024e0 <CDC_Device_SendData+0x40>)
 80024b8:	f003 010f 	and.w	r1, r3, #15
 80024bc:	f882 113c 	strb.w	r1, [r2, #316]	; 0x13c
		device.CurrentDirection = (Address & ENDPOINT_DIR_MASK);
 80024c0:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80024c4:	f882 313d 	strb.w	r3, [r2, #317]	; 0x13d
	return Endpoint_Write_Stream_LE(Buffer, Length, NULL);
 80024c8:	2200      	movs	r2, #0
 80024ca:	4629      	mov	r1, r5
 80024cc:	4620      	mov	r0, r4
 80024ce:	f001 faa5 	bl	8003a1c <Endpoint_Write_Stream_LE>
 80024d2:	e000      	b.n	80024d6 <CDC_Device_SendData+0x36>
	  return ENDPOINT_RWSTREAM_DeviceDisconnected;
 80024d4:	2002      	movs	r0, #2
}
 80024d6:	bd38      	pop	{r3, r4, r5, pc}
	  return ENDPOINT_RWSTREAM_DeviceDisconnected;
 80024d8:	2002      	movs	r0, #2
 80024da:	e7fc      	b.n	80024d6 <CDC_Device_SendData+0x36>
 80024dc:	20000f01 	.word	0x20000f01
 80024e0:	20000bb4 	.word	0x20000bb4

080024e4 <CDC_Device_SendByte>:

uint8_t CDC_Device_SendByte(USB_ClassInfo_CDC_Device_t* const CDCInterfaceInfo,
                            const uint8_t Data)
{
	if ((USB_DeviceState != DEVICE_STATE_Configured) || !(CDCInterfaceInfo->State.LineEncoding.BaudRateBPS))
 80024e4:	4b13      	ldr	r3, [pc, #76]	; (8002534 <CDC_Device_SendByte+0x50>)
 80024e6:	781b      	ldrb	r3, [r3, #0]
 80024e8:	b2db      	uxtb	r3, r3
 80024ea:	2b04      	cmp	r3, #4
 80024ec:	d11c      	bne.n	8002528 <CDC_Device_SendByte+0x44>
 80024ee:	6983      	ldr	r3, [r0, #24]
 80024f0:	b1eb      	cbz	r3, 800252e <CDC_Device_SendByte+0x4a>
{
 80024f2:	b510      	push	{r4, lr}
 80024f4:	460c      	mov	r4, r1
	  return ENDPOINT_RWSTREAM_DeviceDisconnected;

	Endpoint_SelectEndpoint(CDCInterfaceInfo->Config.DataINEndpoint.Address);
 80024f6:	7883      	ldrb	r3, [r0, #2]
		device.CurrentEndpoint = Address & ENDPOINT_EPNUM_MASK;
 80024f8:	4a0f      	ldr	r2, [pc, #60]	; (8002538 <CDC_Device_SendByte+0x54>)
 80024fa:	f003 010f 	and.w	r1, r3, #15
 80024fe:	f882 113c 	strb.w	r1, [r2, #316]	; 0x13c
		device.CurrentDirection = (Address & ENDPOINT_DIR_MASK);
 8002502:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8002506:	f882 313d 	strb.w	r3, [r2, #317]	; 0x13d

	if (!(Endpoint_IsReadWriteAllowed()))
 800250a:	f000 fae5 	bl	8002ad8 <Endpoint_IsReadWriteAllowed>
 800250e:	b928      	cbnz	r0, 800251c <CDC_Device_SendByte+0x38>
	{
		Endpoint_ClearIN();
 8002510:	f000 fa86 	bl	8002a20 <Endpoint_ClearIN>

		uint8_t ErrorCode;

		if ((ErrorCode = Endpoint_WaitUntilReady()) != ENDPOINT_READYWAIT_NoError)
 8002514:	f000 fa06 	bl	8002924 <Endpoint_WaitUntilReady>
 8002518:	4603      	mov	r3, r0
 800251a:	b918      	cbnz	r0, 8002524 <CDC_Device_SendByte+0x40>
		  return ErrorCode;
	}

	Endpoint_Write_8(Data);
 800251c:	4620      	mov	r0, r4
 800251e:	f000 fafb 	bl	8002b18 <Endpoint_Write_8>
	return ENDPOINT_READYWAIT_NoError;
 8002522:	2300      	movs	r3, #0
}
 8002524:	4618      	mov	r0, r3
 8002526:	bd10      	pop	{r4, pc}
	  return ENDPOINT_RWSTREAM_DeviceDisconnected;
 8002528:	2302      	movs	r3, #2
}
 800252a:	4618      	mov	r0, r3
 800252c:	4770      	bx	lr
	  return ENDPOINT_RWSTREAM_DeviceDisconnected;
 800252e:	2302      	movs	r3, #2
 8002530:	e7fb      	b.n	800252a <CDC_Device_SendByte+0x46>
 8002532:	bf00      	nop
 8002534:	20000f01 	.word	0x20000f01
 8002538:	20000bb4 	.word	0x20000bb4

0800253c <CDC_Device_Flush>:

uint8_t CDC_Device_Flush(USB_ClassInfo_CDC_Device_t* const CDCInterfaceInfo)
{
 800253c:	b510      	push	{r4, lr}
	if ((USB_DeviceState != DEVICE_STATE_Configured) || !(CDCInterfaceInfo->State.LineEncoding.BaudRateBPS))
 800253e:	4b1d      	ldr	r3, [pc, #116]	; (80025b4 <CDC_Device_Flush+0x78>)
 8002540:	781b      	ldrb	r3, [r3, #0]
 8002542:	b2db      	uxtb	r3, r3
 8002544:	2b04      	cmp	r3, #4
 8002546:	d12f      	bne.n	80025a8 <CDC_Device_Flush+0x6c>
 8002548:	6983      	ldr	r3, [r0, #24]
 800254a:	b383      	cbz	r3, 80025ae <CDC_Device_Flush+0x72>
	  return ENDPOINT_RWSTREAM_DeviceDisconnected;

	uint8_t ErrorCode;

	Endpoint_SelectEndpoint(CDCInterfaceInfo->Config.DataINEndpoint.Address);
 800254c:	7882      	ldrb	r2, [r0, #2]
		device.CurrentEndpoint = Address & ENDPOINT_EPNUM_MASK;
 800254e:	f002 030f 	and.w	r3, r2, #15
 8002552:	4919      	ldr	r1, [pc, #100]	; (80025b8 <CDC_Device_Flush+0x7c>)
 8002554:	f881 313c 	strb.w	r3, [r1, #316]	; 0x13c
		device.CurrentDirection = (Address & ENDPOINT_DIR_MASK);
 8002558:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
 800255c:	f881 213d 	strb.w	r2, [r1, #317]	; 0x13d
	 */
	static inline uint16_t Endpoint_BytesInEndpoint(void) ATTR_WARN_UNUSED_RESULT ATTR_ALWAYS_INLINE;
	static inline uint16_t Endpoint_BytesInEndpoint(void)
	{
		USBD_Endpoint_t *ep = &device.Endpoints[device.CurrentEndpoint];
		if (ep->Direction)
 8002560:	222c      	movs	r2, #44	; 0x2c
 8002562:	fb02 1203 	mla	r2, r2, r3, r1
 8002566:	f992 2004 	ldrsb.w	r2, [r2, #4]
 800256a:	2a00      	cmp	r2, #0
 800256c:	db07      	blt.n	800257e <CDC_Device_Flush+0x42>
			return ep->InBytesAvailable;
		else
			return ep->OutBytesAvailable;
 800256e:	4a12      	ldr	r2, [pc, #72]	; (80025b8 <CDC_Device_Flush+0x7c>)
 8002570:	212c      	movs	r1, #44	; 0x2c
 8002572:	fb01 2303 	mla	r3, r1, r3, r2
 8002576:	899b      	ldrh	r3, [r3, #12]

	if (!(Endpoint_BytesInEndpoint()))
 8002578:	b93b      	cbnz	r3, 800258a <CDC_Device_Flush+0x4e>
	  return ENDPOINT_READYWAIT_NoError;
 800257a:	2400      	movs	r4, #0
 800257c:	e015      	b.n	80025aa <CDC_Device_Flush+0x6e>
			return ep->InBytesAvailable;
 800257e:	460a      	mov	r2, r1
 8002580:	212c      	movs	r1, #44	; 0x2c
 8002582:	fb01 2303 	mla	r3, r1, r3, r2
 8002586:	8b9b      	ldrh	r3, [r3, #28]
 8002588:	e7f6      	b.n	8002578 <CDC_Device_Flush+0x3c>

	bool BankFull = !(Endpoint_IsReadWriteAllowed());
 800258a:	f000 faa5 	bl	8002ad8 <Endpoint_IsReadWriteAllowed>
 800258e:	4604      	mov	r4, r0

	Endpoint_ClearIN();
 8002590:	f000 fa46 	bl	8002a20 <Endpoint_ClearIN>

	if (BankFull)
 8002594:	b10c      	cbz	r4, 800259a <CDC_Device_Flush+0x5e>
		  return ErrorCode;

		Endpoint_ClearIN();
	}

	return ENDPOINT_READYWAIT_NoError;
 8002596:	2400      	movs	r4, #0
 8002598:	e007      	b.n	80025aa <CDC_Device_Flush+0x6e>
		if ((ErrorCode = Endpoint_WaitUntilReady()) != ENDPOINT_READYWAIT_NoError)
 800259a:	f000 f9c3 	bl	8002924 <Endpoint_WaitUntilReady>
 800259e:	4604      	mov	r4, r0
 80025a0:	b918      	cbnz	r0, 80025aa <CDC_Device_Flush+0x6e>
		Endpoint_ClearIN();
 80025a2:	f000 fa3d 	bl	8002a20 <Endpoint_ClearIN>
 80025a6:	e000      	b.n	80025aa <CDC_Device_Flush+0x6e>
	  return ENDPOINT_RWSTREAM_DeviceDisconnected;
 80025a8:	2402      	movs	r4, #2
}
 80025aa:	4620      	mov	r0, r4
 80025ac:	bd10      	pop	{r4, pc}
	  return ENDPOINT_RWSTREAM_DeviceDisconnected;
 80025ae:	2402      	movs	r4, #2
 80025b0:	e7fb      	b.n	80025aa <CDC_Device_Flush+0x6e>
 80025b2:	bf00      	nop
 80025b4:	20000f01 	.word	0x20000f01
 80025b8:	20000bb4 	.word	0x20000bb4

080025bc <CDC_Device_USBTask>:
{
 80025bc:	b508      	push	{r3, lr}
	if ((USB_DeviceState != DEVICE_STATE_Configured) || !(CDCInterfaceInfo->State.LineEncoding.BaudRateBPS))
 80025be:	4b12      	ldr	r3, [pc, #72]	; (8002608 <CDC_Device_USBTask+0x4c>)
 80025c0:	781b      	ldrb	r3, [r3, #0]
 80025c2:	b2db      	uxtb	r3, r3
 80025c4:	2b04      	cmp	r3, #4
 80025c6:	d000      	beq.n	80025ca <CDC_Device_USBTask+0xe>
}
 80025c8:	bd08      	pop	{r3, pc}
	if ((USB_DeviceState != DEVICE_STATE_Configured) || !(CDCInterfaceInfo->State.LineEncoding.BaudRateBPS))
 80025ca:	6983      	ldr	r3, [r0, #24]
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	d0fb      	beq.n	80025c8 <CDC_Device_USBTask+0xc>
	Endpoint_SelectEndpoint(CDCInterfaceInfo->Config.DataINEndpoint.Address);
 80025d0:	7883      	ldrb	r3, [r0, #2]
		device.CurrentEndpoint = Address & ENDPOINT_EPNUM_MASK;
 80025d2:	f003 020f 	and.w	r2, r3, #15
 80025d6:	490d      	ldr	r1, [pc, #52]	; (800260c <CDC_Device_USBTask+0x50>)
 80025d8:	f881 213c 	strb.w	r2, [r1, #316]	; 0x13c
		device.CurrentDirection = (Address & ENDPOINT_DIR_MASK);
 80025dc:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80025e0:	f881 313d 	strb.w	r3, [r1, #317]	; 0x13d
		return ep->InInUse == 0 && ep->IsEnabled;
 80025e4:	232c      	movs	r3, #44	; 0x2c
 80025e6:	fb03 1302 	mla	r3, r3, r2, r1
 80025ea:	689b      	ldr	r3, [r3, #8]
 80025ec:	f013 0f10 	tst.w	r3, #16
 80025f0:	d1ea      	bne.n	80025c8 <CDC_Device_USBTask+0xc>
 80025f2:	460b      	mov	r3, r1
 80025f4:	212c      	movs	r1, #44	; 0x2c
 80025f6:	fb01 3202 	mla	r2, r1, r2, r3
 80025fa:	7a13      	ldrb	r3, [r2, #8]
 80025fc:	f013 0f02 	tst.w	r3, #2
 8002600:	d0e2      	beq.n	80025c8 <CDC_Device_USBTask+0xc>
	  CDC_Device_Flush(CDCInterfaceInfo);
 8002602:	f7ff ff9b 	bl	800253c <CDC_Device_Flush>
 8002606:	e7df      	b.n	80025c8 <CDC_Device_USBTask+0xc>
 8002608:	20000f01 	.word	0x20000f01
 800260c:	20000bb4 	.word	0x20000bb4

08002610 <CDC_Device_BytesReceived>:

uint16_t CDC_Device_BytesReceived(USB_ClassInfo_CDC_Device_t* const CDCInterfaceInfo)
{
 8002610:	b510      	push	{r4, lr}
	if ((USB_DeviceState != DEVICE_STATE_Configured) || !(CDCInterfaceInfo->State.LineEncoding.BaudRateBPS))
 8002612:	4b1a      	ldr	r3, [pc, #104]	; (800267c <CDC_Device_BytesReceived+0x6c>)
 8002614:	781b      	ldrb	r3, [r3, #0]
 8002616:	b2db      	uxtb	r3, r3
 8002618:	2b04      	cmp	r3, #4
 800261a:	d002      	beq.n	8002622 <CDC_Device_BytesReceived+0x12>
	  return 0;
 800261c:	2400      	movs	r4, #0
	}
	else
	{
		return 0;
	}
}
 800261e:	4620      	mov	r0, r4
 8002620:	bd10      	pop	{r4, pc}
	if ((USB_DeviceState != DEVICE_STATE_Configured) || !(CDCInterfaceInfo->State.LineEncoding.BaudRateBPS))
 8002622:	6983      	ldr	r3, [r0, #24]
 8002624:	b333      	cbz	r3, 8002674 <CDC_Device_BytesReceived+0x64>
	Endpoint_SelectEndpoint(CDCInterfaceInfo->Config.DataOUTEndpoint.Address);
 8002626:	7a03      	ldrb	r3, [r0, #8]
		device.CurrentEndpoint = Address & ENDPOINT_EPNUM_MASK;
 8002628:	f003 020f 	and.w	r2, r3, #15
 800262c:	4914      	ldr	r1, [pc, #80]	; (8002680 <CDC_Device_BytesReceived+0x70>)
 800262e:	f881 213c 	strb.w	r2, [r1, #316]	; 0x13c
		device.CurrentDirection = (Address & ENDPOINT_DIR_MASK);
 8002632:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8002636:	f881 313d 	strb.w	r3, [r1, #317]	; 0x13d
		return ep->IsOutRecieved;
 800263a:	232c      	movs	r3, #44	; 0x2c
 800263c:	fb03 1302 	mla	r3, r3, r2, r1
 8002640:	689b      	ldr	r3, [r3, #8]
	if (Endpoint_IsOUTReceived())
 8002642:	f013 0f20 	tst.w	r3, #32
 8002646:	d017      	beq.n	8002678 <CDC_Device_BytesReceived+0x68>
		if (ep->Direction)
 8002648:	232c      	movs	r3, #44	; 0x2c
 800264a:	fb03 1302 	mla	r3, r3, r2, r1
 800264e:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8002652:	2b00      	cmp	r3, #0
 8002654:	db09      	blt.n	800266a <CDC_Device_BytesReceived+0x5a>
			return ep->OutBytesAvailable;
 8002656:	4b0a      	ldr	r3, [pc, #40]	; (8002680 <CDC_Device_BytesReceived+0x70>)
 8002658:	212c      	movs	r1, #44	; 0x2c
 800265a:	fb01 3202 	mla	r2, r1, r2, r3
 800265e:	8994      	ldrh	r4, [r2, #12]
		if (!(Endpoint_BytesInEndpoint()))
 8002660:	2c00      	cmp	r4, #0
 8002662:	d1dc      	bne.n	800261e <CDC_Device_BytesReceived+0xe>
			Endpoint_ClearOUT();
 8002664:	f000 f9ae 	bl	80029c4 <Endpoint_ClearOUT>
			return 0;
 8002668:	e7d9      	b.n	800261e <CDC_Device_BytesReceived+0xe>
			return ep->InBytesAvailable;
 800266a:	232c      	movs	r3, #44	; 0x2c
 800266c:	fb03 1202 	mla	r2, r3, r2, r1
 8002670:	8b94      	ldrh	r4, [r2, #28]
 8002672:	e7f5      	b.n	8002660 <CDC_Device_BytesReceived+0x50>
	  return 0;
 8002674:	2400      	movs	r4, #0
 8002676:	e7d2      	b.n	800261e <CDC_Device_BytesReceived+0xe>
		return 0;
 8002678:	2400      	movs	r4, #0
 800267a:	e7d0      	b.n	800261e <CDC_Device_BytesReceived+0xe>
 800267c:	20000f01 	.word	0x20000f01
 8002680:	20000bb4 	.word	0x20000bb4

08002684 <CDC_Device_ReceiveByte>:

int16_t CDC_Device_ReceiveByte(USB_ClassInfo_CDC_Device_t* const CDCInterfaceInfo)
{
 8002684:	b510      	push	{r4, lr}
	if ((USB_DeviceState != DEVICE_STATE_Configured) || !(CDCInterfaceInfo->State.LineEncoding.BaudRateBPS))
 8002686:	4b2b      	ldr	r3, [pc, #172]	; (8002734 <CDC_Device_ReceiveByte+0xb0>)
 8002688:	781b      	ldrb	r3, [r3, #0]
 800268a:	b2db      	uxtb	r3, r3
 800268c:	2b04      	cmp	r3, #4
 800268e:	d148      	bne.n	8002722 <CDC_Device_ReceiveByte+0x9e>
 8002690:	6983      	ldr	r3, [r0, #24]
 8002692:	2b00      	cmp	r3, #0
 8002694:	d048      	beq.n	8002728 <CDC_Device_ReceiveByte+0xa4>
	  return -1;

	int16_t ReceivedByte = -1;

	Endpoint_SelectEndpoint(CDCInterfaceInfo->Config.DataOUTEndpoint.Address);
 8002696:	7a02      	ldrb	r2, [r0, #8]
		device.CurrentEndpoint = Address & ENDPOINT_EPNUM_MASK;
 8002698:	f002 030f 	and.w	r3, r2, #15
 800269c:	4926      	ldr	r1, [pc, #152]	; (8002738 <CDC_Device_ReceiveByte+0xb4>)
 800269e:	f881 313c 	strb.w	r3, [r1, #316]	; 0x13c
		device.CurrentDirection = (Address & ENDPOINT_DIR_MASK);
 80026a2:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
 80026a6:	f881 213d 	strb.w	r2, [r1, #317]	; 0x13d
		USBD_Endpoint_t *ep = &device.Endpoints[device.CurrentEndpoint];
 80026aa:	4618      	mov	r0, r3
		return ep->IsOutRecieved;
 80026ac:	222c      	movs	r2, #44	; 0x2c
 80026ae:	fb02 1203 	mla	r2, r2, r3, r1
 80026b2:	6892      	ldr	r2, [r2, #8]

	if (Endpoint_IsOUTReceived())
 80026b4:	f012 0f20 	tst.w	r2, #32
 80026b8:	d039      	beq.n	800272e <CDC_Device_ReceiveByte+0xaa>
		if (ep->Direction)
 80026ba:	222c      	movs	r2, #44	; 0x2c
 80026bc:	fb02 1203 	mla	r2, r2, r3, r1
 80026c0:	f992 2004 	ldrsb.w	r2, [r2, #4]
 80026c4:	2a00      	cmp	r2, #0
 80026c6:	db0f      	blt.n	80026e8 <CDC_Device_ReceiveByte+0x64>
			return ep->OutBytesAvailable;
 80026c8:	4a1b      	ldr	r2, [pc, #108]	; (8002738 <CDC_Device_ReceiveByte+0xb4>)
 80026ca:	212c      	movs	r1, #44	; 0x2c
 80026cc:	fb01 2303 	mla	r3, r1, r3, r2
	{
		if (Endpoint_BytesInEndpoint())
 80026d0:	899b      	ldrh	r3, [r3, #12]
	int16_t ReceivedByte = -1;
 80026d2:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
		if (Endpoint_BytesInEndpoint())
 80026d6:	b973      	cbnz	r3, 80026f6 <CDC_Device_ReceiveByte+0x72>
 80026d8:	4b17      	ldr	r3, [pc, #92]	; (8002738 <CDC_Device_ReceiveByte+0xb4>)
 80026da:	222c      	movs	r2, #44	; 0x2c
 80026dc:	fb02 3000 	mla	r0, r2, r0, r3
 80026e0:	8983      	ldrh	r3, [r0, #12]
		  ReceivedByte = Endpoint_Read_8();

		if (!(Endpoint_BytesInEndpoint()))
 80026e2:	b1db      	cbz	r3, 800271c <CDC_Device_ReceiveByte+0x98>
		  Endpoint_ClearOUT();
	}

	return ReceivedByte;
}
 80026e4:	4620      	mov	r0, r4
 80026e6:	bd10      	pop	{r4, pc}
			return ep->InBytesAvailable;
 80026e8:	222c      	movs	r2, #44	; 0x2c
 80026ea:	fb02 1303 	mla	r3, r2, r3, r1
		if (Endpoint_BytesInEndpoint())
 80026ee:	8b9b      	ldrh	r3, [r3, #28]
	int16_t ReceivedByte = -1;
 80026f0:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
		if (Endpoint_BytesInEndpoint())
 80026f4:	b163      	cbz	r3, 8002710 <CDC_Device_ReceiveByte+0x8c>
		  ReceivedByte = Endpoint_Read_8();
 80026f6:	f000 fa29 	bl	8002b4c <Endpoint_Read_8>
 80026fa:	b204      	sxth	r4, r0
		USBD_Endpoint_t *ep = &device.Endpoints[device.CurrentEndpoint];
 80026fc:	4a0e      	ldr	r2, [pc, #56]	; (8002738 <CDC_Device_ReceiveByte+0xb4>)
 80026fe:	f892 013c 	ldrb.w	r0, [r2, #316]	; 0x13c
		if (ep->Direction)
 8002702:	232c      	movs	r3, #44	; 0x2c
 8002704:	fb03 2300 	mla	r3, r3, r0, r2
 8002708:	f993 3004 	ldrsb.w	r3, [r3, #4]
 800270c:	2b00      	cmp	r3, #0
 800270e:	dae3      	bge.n	80026d8 <CDC_Device_ReceiveByte+0x54>
			return ep->InBytesAvailable;
 8002710:	4a09      	ldr	r2, [pc, #36]	; (8002738 <CDC_Device_ReceiveByte+0xb4>)
 8002712:	232c      	movs	r3, #44	; 0x2c
 8002714:	fb03 2000 	mla	r0, r3, r0, r2
 8002718:	8b83      	ldrh	r3, [r0, #28]
 800271a:	e7e2      	b.n	80026e2 <CDC_Device_ReceiveByte+0x5e>
		  Endpoint_ClearOUT();
 800271c:	f000 f952 	bl	80029c4 <Endpoint_ClearOUT>
 8002720:	e7e0      	b.n	80026e4 <CDC_Device_ReceiveByte+0x60>
	  return -1;
 8002722:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8002726:	e7dd      	b.n	80026e4 <CDC_Device_ReceiveByte+0x60>
 8002728:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 800272c:	e7da      	b.n	80026e4 <CDC_Device_ReceiveByte+0x60>
	int16_t ReceivedByte = -1;
 800272e:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8002732:	e7d7      	b.n	80026e4 <CDC_Device_ReceiveByte+0x60>
 8002734:	20000f01 	.word	0x20000f01
 8002738:	20000bb4 	.word	0x20000bb4

0800273c <CDC_Device_SendControlLineStateChange>:

void CDC_Device_SendControlLineStateChange(USB_ClassInfo_CDC_Device_t* const CDCInterfaceInfo)
{
	if ((USB_DeviceState != DEVICE_STATE_Configured) || !(CDCInterfaceInfo->State.LineEncoding.BaudRateBPS))
 800273c:	4b15      	ldr	r3, [pc, #84]	; (8002794 <CDC_Device_SendControlLineStateChange+0x58>)
 800273e:	781b      	ldrb	r3, [r3, #0]
 8002740:	b2db      	uxtb	r3, r3
 8002742:	2b04      	cmp	r3, #4
 8002744:	d000      	beq.n	8002748 <CDC_Device_SendControlLineStateChange+0xc>
 8002746:	4770      	bx	lr
 8002748:	6983      	ldr	r3, [r0, #24]
 800274a:	2b00      	cmp	r3, #0
 800274c:	d0fb      	beq.n	8002746 <CDC_Device_SendControlLineStateChange+0xa>
{
 800274e:	b510      	push	{r4, lr}
 8002750:	b082      	sub	sp, #8
 8002752:	4604      	mov	r4, r0
	  return;

	Endpoint_SelectEndpoint(CDCInterfaceInfo->Config.NotificationEndpoint.Address);
 8002754:	7b83      	ldrb	r3, [r0, #14]
		device.CurrentEndpoint = Address & ENDPOINT_EPNUM_MASK;
 8002756:	4a10      	ldr	r2, [pc, #64]	; (8002798 <CDC_Device_SendControlLineStateChange+0x5c>)
 8002758:	f003 010f 	and.w	r1, r3, #15
 800275c:	f882 113c 	strb.w	r1, [r2, #316]	; 0x13c
		device.CurrentDirection = (Address & ENDPOINT_DIR_MASK);
 8002760:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8002764:	f882 313d 	strb.w	r3, [r2, #317]	; 0x13d

	USB_Request_Header_t Notification = (USB_Request_Header_t)
 8002768:	4a0c      	ldr	r2, [pc, #48]	; (800279c <CDC_Device_SendControlLineStateChange+0x60>)
 800276a:	466b      	mov	r3, sp
 800276c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002770:	e883 0003 	stmia.w	r3, {r0, r1}
			.wValue        = CPU_TO_LE16(0),
			.wIndex        = CPU_TO_LE16(0),
			.wLength       = CPU_TO_LE16(sizeof(CDCInterfaceInfo->State.ControlLineStates.DeviceToHost)),
		};

	Endpoint_Write_Stream_LE(&Notification, sizeof(USB_Request_Header_t), NULL);
 8002774:	2200      	movs	r2, #0
 8002776:	2108      	movs	r1, #8
 8002778:	4618      	mov	r0, r3
 800277a:	f001 f94f 	bl	8003a1c <Endpoint_Write_Stream_LE>
	Endpoint_Write_Stream_LE(&CDCInterfaceInfo->State.ControlLineStates.DeviceToHost,
 800277e:	2200      	movs	r2, #0
 8002780:	2102      	movs	r1, #2
 8002782:	f104 0016 	add.w	r0, r4, #22
 8002786:	f001 f949 	bl	8003a1c <Endpoint_Write_Stream_LE>
	                         sizeof(CDCInterfaceInfo->State.ControlLineStates.DeviceToHost),
	                         NULL);
	Endpoint_ClearIN();
 800278a:	f000 f949 	bl	8002a20 <Endpoint_ClearIN>
}
 800278e:	b002      	add	sp, #8
 8002790:	bd10      	pop	{r4, pc}
 8002792:	bf00      	nop
 8002794:	20000f01 	.word	0x20000f01
 8002798:	20000bb4 	.word	0x20000bb4
 800279c:	080055bc 	.word	0x080055bc

080027a0 <EVENT_CDC_Device_LineEncodingChanged>:
}
#endif

__WEAK void EVENT_CDC_Device_LineEncodingChanged(USB_ClassInfo_CDC_Device_t* const CDCInterfaceInfo)
{
}
 80027a0:	4770      	bx	lr

080027a2 <EVENT_CDC_Device_ControLineStateChanged>:

__WEAK void EVENT_CDC_Device_ControLineStateChanged(USB_ClassInfo_CDC_Device_t* const CDCInterfaceInfo)
{
}
 80027a2:	4770      	bx	lr

080027a4 <EVENT_CDC_Device_BreakSent>:

__WEAK void EVENT_CDC_Device_BreakSent(USB_ClassInfo_CDC_Device_t* const CDCInterfaceInfo,
				                               const uint8_t Duration)
{
}
 80027a4:	4770      	bx	lr
	...

080027a8 <CDC_Device_ProcessControlRequest>:
		return device.IsSetupRecieved;
 80027a8:	4b48      	ldr	r3, [pc, #288]	; (80028cc <CDC_Device_ProcessControlRequest+0x124>)
 80027aa:	f893 313e 	ldrb.w	r3, [r3, #318]	; 0x13e
	if (!(Endpoint_IsSETUPReceived()))
 80027ae:	f013 0f02 	tst.w	r3, #2
 80027b2:	d004      	beq.n	80027be <CDC_Device_ProcessControlRequest+0x16>
	if (USB_ControlRequest.wIndex != CDCInterfaceInfo->Config.ControlInterfaceNumber)
 80027b4:	4b46      	ldr	r3, [pc, #280]	; (80028d0 <CDC_Device_ProcessControlRequest+0x128>)
 80027b6:	889a      	ldrh	r2, [r3, #4]
 80027b8:	7803      	ldrb	r3, [r0, #0]
 80027ba:	429a      	cmp	r2, r3
 80027bc:	d000      	beq.n	80027c0 <CDC_Device_ProcessControlRequest+0x18>
 80027be:	4770      	bx	lr
{
 80027c0:	b510      	push	{r4, lr}
 80027c2:	4604      	mov	r4, r0
	switch (USB_ControlRequest.bRequest)
 80027c4:	4b42      	ldr	r3, [pc, #264]	; (80028d0 <CDC_Device_ProcessControlRequest+0x128>)
 80027c6:	785b      	ldrb	r3, [r3, #1]
 80027c8:	3b20      	subs	r3, #32
 80027ca:	2b03      	cmp	r3, #3
 80027cc:	d85b      	bhi.n	8002886 <CDC_Device_ProcessControlRequest+0xde>
 80027ce:	e8df f003 	tbb	[pc, r3]
 80027d2:	022a      	.short	0x022a
 80027d4:	6b56      	.short	0x6b56
			if (USB_ControlRequest.bmRequestType == (REQDIR_DEVICETOHOST | REQTYPE_CLASS | REQREC_INTERFACE))
 80027d6:	4b3e      	ldr	r3, [pc, #248]	; (80028d0 <CDC_Device_ProcessControlRequest+0x128>)
 80027d8:	781b      	ldrb	r3, [r3, #0]
 80027da:	2ba1      	cmp	r3, #161	; 0xa1
 80027dc:	d153      	bne.n	8002886 <CDC_Device_ProcessControlRequest+0xde>
		device.IsSetupRecieved = 0;
 80027de:	4a3b      	ldr	r2, [pc, #236]	; (80028cc <CDC_Device_ProcessControlRequest+0x124>)
 80027e0:	f892 313e 	ldrb.w	r3, [r2, #318]	; 0x13e
 80027e4:	f36f 0341 	bfc	r3, #1, #1
 80027e8:	f882 313e 	strb.w	r3, [r2, #318]	; 0x13e
		USBD_Endpoint_t *ep = &device.Endpoints[device.CurrentEndpoint];
 80027ec:	f892 213c 	ldrb.w	r2, [r2, #316]	; 0x13c
		return ep->InInUse == 0 && ep->IsEnabled;
 80027f0:	4b36      	ldr	r3, [pc, #216]	; (80028cc <CDC_Device_ProcessControlRequest+0x124>)
 80027f2:	212c      	movs	r1, #44	; 0x2c
 80027f4:	fb01 3202 	mla	r2, r1, r2, r3
 80027f8:	6893      	ldr	r3, [r2, #8]
 80027fa:	f013 0f10 	tst.w	r3, #16
 80027fe:	d1fb      	bne.n	80027f8 <CDC_Device_ProcessControlRequest+0x50>
 8002800:	7a13      	ldrb	r3, [r2, #8]
 8002802:	f013 0f02 	tst.w	r3, #2
 8002806:	d0f7      	beq.n	80027f8 <CDC_Device_ProcessControlRequest+0x50>
				Endpoint_Write_32_LE(CDCInterfaceInfo->State.LineEncoding.BaudRateBPS);
 8002808:	69a0      	ldr	r0, [r4, #24]
 800280a:	f000 f9b7 	bl	8002b7c <Endpoint_Write_32_LE>
				Endpoint_Write_8(CDCInterfaceInfo->State.LineEncoding.CharFormat);
 800280e:	7f20      	ldrb	r0, [r4, #28]
 8002810:	f000 f982 	bl	8002b18 <Endpoint_Write_8>
				Endpoint_Write_8(CDCInterfaceInfo->State.LineEncoding.ParityType);
 8002814:	7f60      	ldrb	r0, [r4, #29]
 8002816:	f000 f97f 	bl	8002b18 <Endpoint_Write_8>
				Endpoint_Write_8(CDCInterfaceInfo->State.LineEncoding.DataBits);
 800281a:	7fa0      	ldrb	r0, [r4, #30]
 800281c:	f000 f97c 	bl	8002b18 <Endpoint_Write_8>
				Endpoint_ClearIN();
 8002820:	f000 f8fe 	bl	8002a20 <Endpoint_ClearIN>
 8002824:	e02f      	b.n	8002886 <CDC_Device_ProcessControlRequest+0xde>
			if (USB_ControlRequest.bmRequestType == (REQDIR_HOSTTODEVICE | REQTYPE_CLASS | REQREC_INTERFACE))
 8002826:	4b2a      	ldr	r3, [pc, #168]	; (80028d0 <CDC_Device_ProcessControlRequest+0x128>)
 8002828:	781b      	ldrb	r3, [r3, #0]
 800282a:	2b21      	cmp	r3, #33	; 0x21
 800282c:	d12b      	bne.n	8002886 <CDC_Device_ProcessControlRequest+0xde>
		device.IsSetupRecieved = 0;
 800282e:	4a27      	ldr	r2, [pc, #156]	; (80028cc <CDC_Device_ProcessControlRequest+0x124>)
 8002830:	f892 313e 	ldrb.w	r3, [r2, #318]	; 0x13e
 8002834:	f36f 0341 	bfc	r3, #1, #1
 8002838:	f882 313e 	strb.w	r3, [r2, #318]	; 0x13e
		USBD_Endpoint_t *ep = &device.Endpoints[device.CurrentEndpoint];
 800283c:	f892 213c 	ldrb.w	r2, [r2, #316]	; 0x13c
		return ep->IsOutRecieved;
 8002840:	4b22      	ldr	r3, [pc, #136]	; (80028cc <CDC_Device_ProcessControlRequest+0x124>)
 8002842:	212c      	movs	r1, #44	; 0x2c
 8002844:	fb01 3202 	mla	r2, r1, r2, r3
					if (USB_DeviceState == DEVICE_STATE_Unattached)
 8002848:	4922      	ldr	r1, [pc, #136]	; (80028d4 <CDC_Device_ProcessControlRequest+0x12c>)
 800284a:	6893      	ldr	r3, [r2, #8]
				while (!(Endpoint_IsOUTReceived()))
 800284c:	f013 0f20 	tst.w	r3, #32
 8002850:	d103      	bne.n	800285a <CDC_Device_ProcessControlRequest+0xb2>
					if (USB_DeviceState == DEVICE_STATE_Unattached)
 8002852:	780b      	ldrb	r3, [r1, #0]
 8002854:	2b00      	cmp	r3, #0
 8002856:	d1f8      	bne.n	800284a <CDC_Device_ProcessControlRequest+0xa2>
 8002858:	e015      	b.n	8002886 <CDC_Device_ProcessControlRequest+0xde>
				CDCInterfaceInfo->State.LineEncoding.BaudRateBPS = Endpoint_Read_32_LE();
 800285a:	f000 f9a9 	bl	8002bb0 <Endpoint_Read_32_LE>
 800285e:	61a0      	str	r0, [r4, #24]
				CDCInterfaceInfo->State.LineEncoding.CharFormat  = Endpoint_Read_8();
 8002860:	f000 f974 	bl	8002b4c <Endpoint_Read_8>
 8002864:	7720      	strb	r0, [r4, #28]
				CDCInterfaceInfo->State.LineEncoding.ParityType  = Endpoint_Read_8();
 8002866:	f000 f971 	bl	8002b4c <Endpoint_Read_8>
 800286a:	7760      	strb	r0, [r4, #29]
				CDCInterfaceInfo->State.LineEncoding.DataBits    = Endpoint_Read_8();
 800286c:	f000 f96e 	bl	8002b4c <Endpoint_Read_8>
 8002870:	77a0      	strb	r0, [r4, #30]
				Endpoint_ClearOUT();
 8002872:	f000 f8a7 	bl	80029c4 <Endpoint_ClearOUT>
				EVENT_CDC_Device_LineEncodingChanged(CDCInterfaceInfo);
 8002876:	4620      	mov	r0, r4
 8002878:	f7ff ff92 	bl	80027a0 <EVENT_CDC_Device_LineEncodingChanged>
 800287c:	e003      	b.n	8002886 <CDC_Device_ProcessControlRequest+0xde>
			if (USB_ControlRequest.bmRequestType == (REQDIR_HOSTTODEVICE | REQTYPE_CLASS | REQREC_INTERFACE))
 800287e:	4b14      	ldr	r3, [pc, #80]	; (80028d0 <CDC_Device_ProcessControlRequest+0x128>)
 8002880:	781b      	ldrb	r3, [r3, #0]
 8002882:	2b21      	cmp	r3, #33	; 0x21
 8002884:	d000      	beq.n	8002888 <CDC_Device_ProcessControlRequest+0xe0>
}
 8002886:	bd10      	pop	{r4, pc}
		device.IsSetupRecieved = 0;
 8002888:	4a10      	ldr	r2, [pc, #64]	; (80028cc <CDC_Device_ProcessControlRequest+0x124>)
 800288a:	f892 313e 	ldrb.w	r3, [r2, #318]	; 0x13e
 800288e:	f36f 0341 	bfc	r3, #1, #1
 8002892:	f882 313e 	strb.w	r3, [r2, #318]	; 0x13e
				CDCInterfaceInfo->State.ControlLineStates.HostToDevice = USB_ControlRequest.wValue;
 8002896:	4a0e      	ldr	r2, [pc, #56]	; (80028d0 <CDC_Device_ProcessControlRequest+0x128>)
 8002898:	7893      	ldrb	r3, [r2, #2]
 800289a:	78d2      	ldrb	r2, [r2, #3]
 800289c:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80028a0:	8283      	strh	r3, [r0, #20]
				EVENT_CDC_Device_ControLineStateChanged(CDCInterfaceInfo);
 80028a2:	f7ff ff7e 	bl	80027a2 <EVENT_CDC_Device_ControLineStateChanged>
 80028a6:	e7ee      	b.n	8002886 <CDC_Device_ProcessControlRequest+0xde>
			if (USB_ControlRequest.bmRequestType == (REQDIR_HOSTTODEVICE | REQTYPE_CLASS | REQREC_INTERFACE))
 80028a8:	4b09      	ldr	r3, [pc, #36]	; (80028d0 <CDC_Device_ProcessControlRequest+0x128>)
 80028aa:	781b      	ldrb	r3, [r3, #0]
 80028ac:	2b21      	cmp	r3, #33	; 0x21
 80028ae:	d1ea      	bne.n	8002886 <CDC_Device_ProcessControlRequest+0xde>
 80028b0:	4a06      	ldr	r2, [pc, #24]	; (80028cc <CDC_Device_ProcessControlRequest+0x124>)
 80028b2:	f892 313e 	ldrb.w	r3, [r2, #318]	; 0x13e
 80028b6:	f36f 0341 	bfc	r3, #1, #1
 80028ba:	f882 313e 	strb.w	r3, [r2, #318]	; 0x13e
				EVENT_CDC_Device_BreakSent(CDCInterfaceInfo, (uint8_t)USB_ControlRequest.wValue);
 80028be:	4b04      	ldr	r3, [pc, #16]	; (80028d0 <CDC_Device_ProcessControlRequest+0x128>)
 80028c0:	8859      	ldrh	r1, [r3, #2]
 80028c2:	b2c9      	uxtb	r1, r1
 80028c4:	f7ff ff6e 	bl	80027a4 <EVENT_CDC_Device_BreakSent>
 80028c8:	e7dd      	b.n	8002886 <CDC_Device_ProcessControlRequest+0xde>
 80028ca:	bf00      	nop
 80028cc:	20000bb4 	.word	0x20000bb4
 80028d0:	20000f04 	.word	0x20000f04
 80028d4:	20000f01 	.word	0x20000f01

080028d8 <USB_USBTask>:
}

#if defined(USB_CAN_BE_DEVICE)
static void USB_DeviceTask(void)
{
	if (USB_DeviceState == DEVICE_STATE_Unattached)
 80028d8:	4b10      	ldr	r3, [pc, #64]	; (800291c <USB_USBTask+0x44>)
 80028da:	781b      	ldrb	r3, [r3, #0]
 80028dc:	b1eb      	cbz	r3, 800291a <USB_USBTask+0x42>
{
 80028de:	b510      	push	{r4, lr}
	 *  \return Index of the currently selected endpoint.
	 */
	static inline uint8_t Endpoint_GetCurrentEndpoint(void) ATTR_WARN_UNUSED_RESULT ATTR_ALWAYS_INLINE;
	static inline uint8_t Endpoint_GetCurrentEndpoint(void)
	{
		return device.CurrentDirection | device.CurrentEndpoint;
 80028e0:	4b0f      	ldr	r3, [pc, #60]	; (8002920 <USB_USBTask+0x48>)
 80028e2:	f893 413d 	ldrb.w	r4, [r3, #317]	; 0x13d
 80028e6:	f893 213c 	ldrb.w	r2, [r3, #316]	; 0x13c
 80028ea:	4314      	orrs	r4, r2
	 *  \param[in] Address Endpoint address to select.
	 */
	static inline void Endpoint_SelectEndpoint(const uint8_t Address) ATTR_ALWAYS_INLINE;
	static inline void Endpoint_SelectEndpoint(const uint8_t Address)
	{
		device.CurrentEndpoint = Address & ENDPOINT_EPNUM_MASK;
 80028ec:	2200      	movs	r2, #0
 80028ee:	f883 213c 	strb.w	r2, [r3, #316]	; 0x13c
		device.CurrentDirection = (Address & ENDPOINT_DIR_MASK);
 80028f2:	f883 213d 	strb.w	r2, [r3, #317]	; 0x13d
	 *  \return Boolean \c true if the selected endpoint has received a SETUP packet, \c false otherwise.
	 */
	static inline bool Endpoint_IsSETUPReceived(void) ATTR_WARN_UNUSED_RESULT ATTR_ALWAYS_INLINE;
	static inline bool Endpoint_IsSETUPReceived(void)
	{
		return device.IsSetupRecieved;
 80028f6:	f893 313e 	ldrb.w	r3, [r3, #318]	; 0x13e

	uint8_t PrevEndpoint = Endpoint_GetCurrentEndpoint();

	Endpoint_SelectEndpoint(ENDPOINT_CONTROLEP);

	if (Endpoint_IsSETUPReceived())
 80028fa:	f013 0f02 	tst.w	r3, #2
 80028fe:	d109      	bne.n	8002914 <USB_USBTask+0x3c>
		device.CurrentEndpoint = Address & ENDPOINT_EPNUM_MASK;
 8002900:	4b07      	ldr	r3, [pc, #28]	; (8002920 <USB_USBTask+0x48>)
 8002902:	f004 020f 	and.w	r2, r4, #15
 8002906:	f883 213c 	strb.w	r2, [r3, #316]	; 0x13c
		device.CurrentDirection = (Address & ENDPOINT_DIR_MASK);
 800290a:	f024 047f 	bic.w	r4, r4, #127	; 0x7f
 800290e:	f883 413d 	strb.w	r4, [r3, #317]	; 0x13d
}
 8002912:	bd10      	pop	{r4, pc}
	  USB_Device_ProcessControlRequest();
 8002914:	f7fe f996 	bl	8000c44 <USB_Device_ProcessControlRequest>
 8002918:	e7f2      	b.n	8002900 <USB_USBTask+0x28>
 800291a:	4770      	bx	lr
 800291c:	20000f01 	.word	0x20000f01
 8002920:	20000bb4 	.word	0x20000bb4

08002924 <Endpoint_WaitUntilReady>:
#define USB_STREAM_TIMEOUT_MS 100

extern volatile uint8_t zlp_flag;

uint8_t Endpoint_WaitUntilReady(void)
{
 8002924:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
			 *  \return Current USB frame number from the USB controller.
			 */
    
            static inline uint16_t USB_Device_GetFrameNumber(void) ATTR_ALWAYS_INLINE;
            static inline uint16_t USB_Device_GetFrameNumber(void) {
                return device.Driver->GetFrameNumber();
 8002928:	4b24      	ldr	r3, [pc, #144]	; (80029bc <Endpoint_WaitUntilReady+0x98>)
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800292e:	4798      	blx	r3
 8002930:	4606      	mov	r6, r0
	#if (USB_STREAM_TIMEOUT_MS < 0xFF)
	uint8_t  TimeoutMSRem = USB_STREAM_TIMEOUT_MS;
 8002932:	2764      	movs	r7, #100	; 0x64
	 *  \return The currently selected endpoint's direction, as a \c ENDPOINT_DIR_* mask.
	 */
	static inline uint8_t Endpoint_GetEndpointDirection(void) ATTR_WARN_UNUSED_RESULT ATTR_ALWAYS_INLINE;
	static inline uint8_t Endpoint_GetEndpointDirection(void)
	{
		USBD_Endpoint_t *ep = &device.Endpoints[device.CurrentEndpoint];
 8002934:	4c21      	ldr	r4, [pc, #132]	; (80029bc <Endpoint_WaitUntilReady+0x98>)
		return ep->Address & ENDPOINT_DIR_MASK;
 8002936:	252c      	movs	r5, #44	; 0x2c
		{
			if (Endpoint_IsOUTReceived())
			  return ENDPOINT_READYWAIT_NoError;
		}

		uint8_t USB_DeviceState_LCL = USB_DeviceState;
 8002938:	f8df 8084 	ldr.w	r8, [pc, #132]	; 80029c0 <Endpoint_WaitUntilReady+0x9c>
 800293c:	e001      	b.n	8002942 <Endpoint_WaitUntilReady+0x1e>

		if (CurrentFrameNumber != PreviousFrameNumber)
		{
			PreviousFrameNumber = CurrentFrameNumber;

			if (!(TimeoutMSRem--))
 800293e:	461f      	mov	r7, r3
 8002940:	4606      	mov	r6, r0
		USBD_Endpoint_t *ep = &device.Endpoints[device.CurrentEndpoint];
 8002942:	f894 313c 	ldrb.w	r3, [r4, #316]	; 0x13c
		return ep->Address & ENDPOINT_DIR_MASK;
 8002946:	fb05 4203 	mla	r2, r5, r3, r4
		if (Endpoint_GetEndpointDirection() == ENDPOINT_DIR_IN)
 800294a:	f992 2004 	ldrsb.w	r2, [r2, #4]
 800294e:	2a00      	cmp	r2, #0
 8002950:	db1d      	blt.n	800298e <Endpoint_WaitUntilReady+0x6a>
		return ep->IsOutRecieved;
 8002952:	fb05 4203 	mla	r2, r5, r3, r4
 8002956:	6892      	ldr	r2, [r2, #8]
			if (Endpoint_IsOUTReceived())
 8002958:	f012 0f20 	tst.w	r2, #32
 800295c:	d126      	bne.n	80029ac <Endpoint_WaitUntilReady+0x88>
		uint8_t USB_DeviceState_LCL = USB_DeviceState;
 800295e:	f898 2000 	ldrb.w	r2, [r8]
		if (USB_DeviceState_LCL == DEVICE_STATE_Unattached)
 8002962:	f002 01ff 	and.w	r1, r2, #255	; 0xff
 8002966:	b31a      	cbz	r2, 80029b0 <Endpoint_WaitUntilReady+0x8c>
		else if (USB_DeviceState_LCL == DEVICE_STATE_Suspended)
 8002968:	2905      	cmp	r1, #5
 800296a:	d023      	beq.n	80029b4 <Endpoint_WaitUntilReady+0x90>
	 *  \return Boolean \c true if the currently selected endpoint is stalled, \c false otherwise.
	 */
	static inline bool Endpoint_IsStalled(void) ATTR_WARN_UNUSED_RESULT ATTR_ALWAYS_INLINE;
	static inline bool Endpoint_IsStalled(void)
	{
		return device.Endpoints[device.CurrentEndpoint].IsHalted == 1 ? true : false;
 800296c:	fb05 4303 	mla	r3, r5, r3, r4
 8002970:	7a1b      	ldrb	r3, [r3, #8]
		else if (Endpoint_IsStalled())
 8002972:	f013 0f04 	tst.w	r3, #4
 8002976:	d11f      	bne.n	80029b8 <Endpoint_WaitUntilReady+0x94>
 8002978:	6823      	ldr	r3, [r4, #0]
 800297a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800297c:	4798      	blx	r3
		if (CurrentFrameNumber != PreviousFrameNumber)
 800297e:	4286      	cmp	r6, r0
 8002980:	d0de      	beq.n	8002940 <Endpoint_WaitUntilReady+0x1c>
			if (!(TimeoutMSRem--))
 8002982:	1e7b      	subs	r3, r7, #1
 8002984:	b2db      	uxtb	r3, r3
 8002986:	2f00      	cmp	r7, #0
 8002988:	d1d9      	bne.n	800293e <Endpoint_WaitUntilReady+0x1a>
			  return ENDPOINT_READYWAIT_Timeout;
 800298a:	2004      	movs	r0, #4
 800298c:	e00c      	b.n	80029a8 <Endpoint_WaitUntilReady+0x84>
		return ep->InInUse == 0 && ep->IsEnabled;
 800298e:	fb05 4203 	mla	r2, r5, r3, r4
 8002992:	6892      	ldr	r2, [r2, #8]
 8002994:	f012 0f10 	tst.w	r2, #16
 8002998:	d1e1      	bne.n	800295e <Endpoint_WaitUntilReady+0x3a>
 800299a:	fb05 4203 	mla	r2, r5, r3, r4
 800299e:	7a12      	ldrb	r2, [r2, #8]
 80029a0:	f012 0f02 	tst.w	r2, #2
 80029a4:	d0db      	beq.n	800295e <Endpoint_WaitUntilReady+0x3a>
			  return ENDPOINT_READYWAIT_NoError;
 80029a6:	2000      	movs	r0, #0
		}
	}
}
 80029a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			  return ENDPOINT_READYWAIT_NoError;
 80029ac:	2000      	movs	r0, #0
 80029ae:	e7fb      	b.n	80029a8 <Endpoint_WaitUntilReady+0x84>
		  return ENDPOINT_READYWAIT_DeviceDisconnected;
 80029b0:	2002      	movs	r0, #2
 80029b2:	e7f9      	b.n	80029a8 <Endpoint_WaitUntilReady+0x84>
		  return ENDPOINT_READYWAIT_BusSuspended;
 80029b4:	2003      	movs	r0, #3
 80029b6:	e7f7      	b.n	80029a8 <Endpoint_WaitUntilReady+0x84>
		  return ENDPOINT_READYWAIT_EndpointStalled;
 80029b8:	2001      	movs	r0, #1
 80029ba:	e7f5      	b.n	80029a8 <Endpoint_WaitUntilReady+0x84>
 80029bc:	20000bb4 	.word	0x20000bb4
 80029c0:	20000f01 	.word	0x20000f01

080029c4 <Endpoint_ClearOUT>:

void Endpoint_ClearOUT(void) {
 80029c4:	b538      	push	{r3, r4, r5, lr}
	USBD_Endpoint_t *ep = &device.Endpoints[device.CurrentEndpoint];
 80029c6:	4a15      	ldr	r2, [pc, #84]	; (8002a1c <Endpoint_ClearOUT+0x58>)
 80029c8:	f892 513c 	ldrb.w	r5, [r2, #316]	; 0x13c
	/* if we have data left which isn't read yet, we leave this routine to not override it */
	if (ep->IsEnabled == 0)
 80029cc:	232c      	movs	r3, #44	; 0x2c
 80029ce:	fb03 2305 	mla	r3, r3, r5, r2
 80029d2:	7a1b      	ldrb	r3, [r3, #8]
 80029d4:	f013 0f02 	tst.w	r3, #2
 80029d8:	d01e      	beq.n	8002a18 <Endpoint_ClearOUT+0x54>
		return;
	/* First Check whether we have data in the driver */
	ep->OutBytesAvailable = device.Driver->EndpointRead(ep->Address,ep->OutBuffer,ep->OutBufferLength);
 80029da:	242c      	movs	r4, #44	; 0x2c
 80029dc:	fb04 2405 	mla	r4, r4, r5, r2
 80029e0:	6813      	ldr	r3, [r2, #0]
 80029e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029e4:	69a2      	ldr	r2, [r4, #24]
 80029e6:	6961      	ldr	r1, [r4, #20]
 80029e8:	7920      	ldrb	r0, [r4, #4]
 80029ea:	4798      	blx	r3
 80029ec:	60e0      	str	r0, [r4, #12]
	ep->OutOffset = 0;
 80029ee:	2300      	movs	r3, #0
 80029f0:	6123      	str	r3, [r4, #16]
	/* If we didn't request new data and all data has been read, request new */
	if (!ep->OutInUse && !ep->OutBytesAvailable) {
 80029f2:	68a3      	ldr	r3, [r4, #8]
 80029f4:	f013 0f08 	tst.w	r3, #8
 80029f8:	d10e      	bne.n	8002a18 <Endpoint_ClearOUT+0x54>
 80029fa:	b968      	cbnz	r0, 8002a18 <Endpoint_ClearOUT+0x54>
		ep->OutInUse = true;
 80029fc:	4a07      	ldr	r2, [pc, #28]	; (8002a1c <Endpoint_ClearOUT+0x58>)
 80029fe:	8923      	ldrh	r3, [r4, #8]
 8002a00:	f043 0308 	orr.w	r3, r3, #8
 8002a04:	8123      	strh	r3, [r4, #8]
		ep->IsOutRecieved = 0;
 8002a06:	8923      	ldrh	r3, [r4, #8]
 8002a08:	f36f 1345 	bfc	r3, #5, #1
 8002a0c:	8123      	strh	r3, [r4, #8]
		device.Driver->EndpointReadStart(ep->Address,
 8002a0e:	6813      	ldr	r3, [r2, #0]
 8002a10:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a12:	69a1      	ldr	r1, [r4, #24]
 8002a14:	7920      	ldrb	r0, [r4, #4]
 8002a16:	4798      	blx	r3
				ep->OutBufferLength);
	}
}
 8002a18:	bd38      	pop	{r3, r4, r5, pc}
 8002a1a:	bf00      	nop
 8002a1c:	20000bb4 	.word	0x20000bb4

08002a20 <Endpoint_ClearIN>:

void Endpoint_ClearIN(void)
{
 8002a20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	USBD_Endpoint_t *ep = &device.Endpoints[device.CurrentEndpoint];
 8002a22:	4a2a      	ldr	r2, [pc, #168]	; (8002acc <Endpoint_ClearIN+0xac>)
 8002a24:	f892 513c 	ldrb.w	r5, [r2, #316]	; 0x13c
	int32_t data_count;
	/* don't clear if in use or not enabled */
	if (ep->InInUse == 1 || ep->IsEnabled == 0)
 8002a28:	232c      	movs	r3, #44	; 0x2c
 8002a2a:	fb03 2305 	mla	r3, r3, r5, r2
 8002a2e:	689b      	ldr	r3, [r3, #8]
 8002a30:	f013 0f10 	tst.w	r3, #16
 8002a34:	d12e      	bne.n	8002a94 <Endpoint_ClearIN+0x74>
 8002a36:	232c      	movs	r3, #44	; 0x2c
 8002a38:	fb03 2305 	mla	r3, r3, r5, r2
 8002a3c:	7a1b      	ldrb	r3, [r3, #8]
 8002a3e:	f013 0f02 	tst.w	r3, #2
 8002a42:	d027      	beq.n	8002a94 <Endpoint_ClearIN+0x74>
		return;
	ep->InInUse = true;
 8002a44:	242c      	movs	r4, #44	; 0x2c
 8002a46:	fb04 2405 	mla	r4, r4, r5, r2
 8002a4a:	8923      	ldrh	r3, [r4, #8]
 8002a4c:	f043 0310 	orr.w	r3, r3, #16
 8002a50:	8123      	strh	r3, [r4, #8]
	/* store transfer information to loop over, if underlying is smaller */
	ep->InDataBuffer = ep->InBuffer;
 8002a52:	6a23      	ldr	r3, [r4, #32]
 8002a54:	62e3      	str	r3, [r4, #44]	; 0x2c
	ep->InDataLeft = ep->InBytesAvailable;
 8002a56:	69e3      	ldr	r3, [r4, #28]
 8002a58:	62a3      	str	r3, [r4, #40]	; 0x28
	ep->InBytesAvailable = 0;
 8002a5a:	2300      	movs	r3, #0
 8002a5c:	61e3      	str	r3, [r4, #28]
    NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8002a5e:	4e1c      	ldr	r6, [pc, #112]	; (8002ad0 <Endpoint_ClearIN+0xb0>)
 8002a60:	f44f 6700 	mov.w	r7, #2048	; 0x800
 8002a64:	f8c6 708c 	str.w	r7, [r6, #140]	; 0x8c
 8002a68:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8002a6c:	f3bf 8f6f 	isb	sy
	/* make next 3 operations atomic. Do not get interrupted.*/
	NVIC_DisableIRQ(USB0_0_IRQn);
	data_count = device.Driver->EndpointWrite(ep->Address,
 8002a70:	6813      	ldr	r3, [r2, #0]
 8002a72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a74:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8002a76:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8002a78:	7920      	ldrb	r0, [r4, #4]
 8002a7a:	4798      	blx	r3
			ep->InDataBuffer,ep->InDataLeft);
	ep->InDataBuffer += data_count;
 8002a7c:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8002a7e:	4402      	add	r2, r0
 8002a80:	62e2      	str	r2, [r4, #44]	; 0x2c
	ep->InDataLeft -= data_count;
 8002a82:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8002a84:	1a1b      	subs	r3, r3, r0
 8002a86:	62a3      	str	r3, [r4, #40]	; 0x28
    NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8002a88:	60f7      	str	r7, [r6, #12]
	NVIC_EnableIRQ(USB0_0_IRQn);
	if((zlp_flag == true) && (ep->Number != 0))
 8002a8a:	4b12      	ldr	r3, [pc, #72]	; (8002ad4 <Endpoint_ClearIN+0xb4>)
 8002a8c:	781b      	ldrb	r3, [r3, #0]
 8002a8e:	b2db      	uxtb	r3, r3
 8002a90:	2b01      	cmp	r3, #1
 8002a92:	d000      	beq.n	8002a96 <Endpoint_ClearIN+0x76>
	  ep->InInUse = true;
	  device.Driver->EndpointWrite(ep->Address,
	  			ep->InDataBuffer,0);
	  zlp_flag = false;
	}
}
 8002a94:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	if((zlp_flag == true) && (ep->Number != 0))
 8002a96:	7920      	ldrb	r0, [r4, #4]
 8002a98:	f010 0f0f 	tst.w	r0, #15
 8002a9c:	d0fa      	beq.n	8002a94 <Endpoint_ClearIN+0x74>
	  while(ep->InInUse)
 8002a9e:	4622      	mov	r2, r4
 8002aa0:	6893      	ldr	r3, [r2, #8]
 8002aa2:	f013 0f10 	tst.w	r3, #16
 8002aa6:	d1fb      	bne.n	8002aa0 <Endpoint_ClearIN+0x80>
	  ep->InInUse = true;
 8002aa8:	4a08      	ldr	r2, [pc, #32]	; (8002acc <Endpoint_ClearIN+0xac>)
 8002aaa:	232c      	movs	r3, #44	; 0x2c
 8002aac:	fb03 2505 	mla	r5, r3, r5, r2
 8002ab0:	892b      	ldrh	r3, [r5, #8]
 8002ab2:	f043 0310 	orr.w	r3, r3, #16
 8002ab6:	812b      	strh	r3, [r5, #8]
	  device.Driver->EndpointWrite(ep->Address,
 8002ab8:	6813      	ldr	r3, [r2, #0]
 8002aba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002abc:	2200      	movs	r2, #0
 8002abe:	6ae9      	ldr	r1, [r5, #44]	; 0x2c
 8002ac0:	4798      	blx	r3
	  zlp_flag = false;
 8002ac2:	4b04      	ldr	r3, [pc, #16]	; (8002ad4 <Endpoint_ClearIN+0xb4>)
 8002ac4:	2200      	movs	r2, #0
 8002ac6:	701a      	strb	r2, [r3, #0]
 8002ac8:	e7e4      	b.n	8002a94 <Endpoint_ClearIN+0x74>
 8002aca:	bf00      	nop
 8002acc:	20000bb4 	.word	0x20000bb4
 8002ad0:	e000e100 	.word	0xe000e100
 8002ad4:	200008b4 	.word	0x200008b4

08002ad8 <Endpoint_IsReadWriteAllowed>:

bool Endpoint_IsReadWriteAllowed(void) {
	USBD_Endpoint_t *EndPoint = &device.Endpoints[device.CurrentEndpoint];
 8002ad8:	490e      	ldr	r1, [pc, #56]	; (8002b14 <Endpoint_IsReadWriteAllowed+0x3c>)
 8002ada:	f891 313c 	ldrb.w	r3, [r1, #316]	; 0x13c
	bool Retval = false;

	if(EndPoint->Direction)
 8002ade:	222c      	movs	r2, #44	; 0x2c
 8002ae0:	fb02 1203 	mla	r2, r2, r3, r1
 8002ae4:	f992 2004 	ldrsb.w	r2, [r2, #4]
 8002ae8:	2a00      	cmp	r2, #0
 8002aea:	db08      	blt.n	8002afe <Endpoint_IsReadWriteAllowed+0x26>
	{
		Retval = (EndPoint->InBytesAvailable < EndPoint->InBufferLength) ? true : false;
	}
	else
	{
		Retval = (EndPoint->OutBytesAvailable > 0) ? true : false;
 8002aec:	4a09      	ldr	r2, [pc, #36]	; (8002b14 <Endpoint_IsReadWriteAllowed+0x3c>)
 8002aee:	212c      	movs	r1, #44	; 0x2c
 8002af0:	fb01 2303 	mla	r3, r1, r3, r2
 8002af4:	68d8      	ldr	r0, [r3, #12]
 8002af6:	3000      	adds	r0, #0
 8002af8:	bf18      	it	ne
 8002afa:	2001      	movne	r0, #1
	}
	return Retval;
}
 8002afc:	4770      	bx	lr
		Retval = (EndPoint->InBytesAvailable < EndPoint->InBufferLength) ? true : false;
 8002afe:	460a      	mov	r2, r1
 8002b00:	212c      	movs	r1, #44	; 0x2c
 8002b02:	fb01 2303 	mla	r3, r1, r3, r2
 8002b06:	69d8      	ldr	r0, [r3, #28]
 8002b08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b0a:	4298      	cmp	r0, r3
 8002b0c:	bf2c      	ite	cs
 8002b0e:	2000      	movcs	r0, #0
 8002b10:	2001      	movcc	r0, #1
 8002b12:	4770      	bx	lr
 8002b14:	20000bb4 	.word	0x20000bb4

08002b18 <Endpoint_Write_8>:

void Endpoint_Write_8(const uint8_t Data) {
 8002b18:	b410      	push	{r4}
	USBD_Endpoint_t *EndPoint = &device.Endpoints[device.CurrentEndpoint];
 8002b1a:	4b0b      	ldr	r3, [pc, #44]	; (8002b48 <Endpoint_Write_8+0x30>)
 8002b1c:	f893 113c 	ldrb.w	r1, [r3, #316]	; 0x13c
	bool Success = false;

	 do
	  {
	    if(EndPoint->InBytesAvailable < EndPoint->InBufferLength)
 8002b20:	222c      	movs	r2, #44	; 0x2c
 8002b22:	fb02 3201 	mla	r2, r2, r1, r3
 8002b26:	69d3      	ldr	r3, [r2, #28]
 8002b28:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002b2a:	4293      	cmp	r3, r2
 8002b2c:	d2fd      	bcs.n	8002b2a <Endpoint_Write_8+0x12>
	    {
	      EndPoint->InBuffer[EndPoint->InBytesAvailable] = Data;
 8002b2e:	4a06      	ldr	r2, [pc, #24]	; (8002b48 <Endpoint_Write_8+0x30>)
 8002b30:	242c      	movs	r4, #44	; 0x2c
 8002b32:	fb04 2201 	mla	r2, r4, r1, r2
 8002b36:	6a11      	ldr	r1, [r2, #32]
 8002b38:	54c8      	strb	r0, [r1, r3]
	      EndPoint->InBytesAvailable++;
 8002b3a:	69d3      	ldr	r3, [r2, #28]
 8002b3c:	3301      	adds	r3, #1
 8002b3e:	61d3      	str	r3, [r2, #28]

	      Success = true;
	    }
	  }while(!Success);
}
 8002b40:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002b44:	4770      	bx	lr
 8002b46:	bf00      	nop
 8002b48:	20000bb4 	.word	0x20000bb4

08002b4c <Endpoint_Read_8>:

uint8_t Endpoint_Read_8(void) {
	USBD_Endpoint_t *EndPoint = &device.Endpoints[device.CurrentEndpoint];
 8002b4c:	490a      	ldr	r1, [pc, #40]	; (8002b78 <Endpoint_Read_8+0x2c>)
 8002b4e:	f891 313c 	ldrb.w	r3, [r1, #316]	; 0x13c
	bool Success = false;
	uint8_t data = 0;
	 do
	  {
		if(EndPoint->OutBytesAvailable > 0)
 8002b52:	222c      	movs	r2, #44	; 0x2c
 8002b54:	fb02 1203 	mla	r2, r2, r3, r1
 8002b58:	68d2      	ldr	r2, [r2, #12]
 8002b5a:	2a00      	cmp	r2, #0
 8002b5c:	d0fd      	beq.n	8002b5a <Endpoint_Read_8+0xe>
		{
          data = EndPoint->OutBuffer[EndPoint->OutOffset];
 8002b5e:	4906      	ldr	r1, [pc, #24]	; (8002b78 <Endpoint_Read_8+0x2c>)
 8002b60:	202c      	movs	r0, #44	; 0x2c
 8002b62:	fb00 1303 	mla	r3, r0, r3, r1
 8002b66:	6919      	ldr	r1, [r3, #16]
 8002b68:	6958      	ldr	r0, [r3, #20]
 8002b6a:	5c40      	ldrb	r0, [r0, r1]
          EndPoint->OutOffset++;
 8002b6c:	3101      	adds	r1, #1
 8002b6e:	6119      	str	r1, [r3, #16]
          EndPoint->OutBytesAvailable--;
 8002b70:	3a01      	subs	r2, #1
 8002b72:	60da      	str	r2, [r3, #12]
		  Success = true;
		}
	  }while(!Success);
	 return data;
}
 8002b74:	4770      	bx	lr
 8002b76:	bf00      	nop
 8002b78:	20000bb4 	.word	0x20000bb4

08002b7c <Endpoint_Write_32_LE>:

void Endpoint_Write_32_LE(const uint32_t Data) {
 8002b7c:	b410      	push	{r4}
	USBD_Endpoint_t *EndPoint = &device.Endpoints[device.CurrentEndpoint];
 8002b7e:	4a0b      	ldr	r2, [pc, #44]	; (8002bac <Endpoint_Write_32_LE+0x30>)
 8002b80:	f892 113c 	ldrb.w	r1, [r2, #316]	; 0x13c
	bool Success = false;

	do {
		if(EndPoint->InBytesAvailable < (EndPoint->InBufferLength - 3)) {
 8002b84:	232c      	movs	r3, #44	; 0x2c
 8002b86:	fb03 2301 	mla	r3, r3, r1, r2
 8002b8a:	69da      	ldr	r2, [r3, #28]
 8002b8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b8e:	3b03      	subs	r3, #3
 8002b90:	429a      	cmp	r2, r3
 8002b92:	d2fd      	bcs.n	8002b90 <Endpoint_Write_32_LE+0x14>
			*(uint32_t*)(EndPoint->InBuffer + EndPoint->InBytesAvailable) = Data;
 8002b94:	4b05      	ldr	r3, [pc, #20]	; (8002bac <Endpoint_Write_32_LE+0x30>)
 8002b96:	242c      	movs	r4, #44	; 0x2c
 8002b98:	fb04 3301 	mla	r3, r4, r1, r3
 8002b9c:	6a19      	ldr	r1, [r3, #32]
 8002b9e:	5088      	str	r0, [r1, r2]
			EndPoint->InBytesAvailable+=4;
 8002ba0:	69da      	ldr	r2, [r3, #28]
 8002ba2:	3204      	adds	r2, #4
 8002ba4:	61da      	str	r2, [r3, #28]

			Success = true;
		}
	}while(!Success);
}
 8002ba6:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002baa:	4770      	bx	lr
 8002bac:	20000bb4 	.word	0x20000bb4

08002bb0 <Endpoint_Read_32_LE>:

uint32_t Endpoint_Read_32_LE(void) {
	USBD_Endpoint_t *EndPoint = &device.Endpoints[device.CurrentEndpoint];
 8002bb0:	490a      	ldr	r1, [pc, #40]	; (8002bdc <Endpoint_Read_32_LE+0x2c>)
 8002bb2:	f891 313c 	ldrb.w	r3, [r1, #316]	; 0x13c
	bool Success = false;
	uint32_t data = 0;

	do {
		if(EndPoint->OutBytesAvailable > 3) {
 8002bb6:	222c      	movs	r2, #44	; 0x2c
 8002bb8:	fb02 1203 	mla	r2, r2, r3, r1
 8002bbc:	68d2      	ldr	r2, [r2, #12]
 8002bbe:	2a03      	cmp	r2, #3
 8002bc0:	d9fd      	bls.n	8002bbe <Endpoint_Read_32_LE+0xe>
			data = *(uint32_t*)(EndPoint->OutBuffer + EndPoint->OutOffset);
 8002bc2:	4906      	ldr	r1, [pc, #24]	; (8002bdc <Endpoint_Read_32_LE+0x2c>)
 8002bc4:	202c      	movs	r0, #44	; 0x2c
 8002bc6:	fb00 1303 	mla	r3, r0, r3, r1
 8002bca:	6919      	ldr	r1, [r3, #16]
 8002bcc:	6958      	ldr	r0, [r3, #20]
 8002bce:	5840      	ldr	r0, [r0, r1]
			EndPoint->OutOffset+=4;
 8002bd0:	3104      	adds	r1, #4
 8002bd2:	6119      	str	r1, [r3, #16]
			EndPoint->OutBytesAvailable-=4;
 8002bd4:	3a04      	subs	r2, #4
 8002bd6:	60da      	str	r2, [r3, #12]

			Success = true;
		}
	} while(!Success);
	return data;
}
 8002bd8:	4770      	bx	lr
 8002bda:	bf00      	nop
 8002bdc:	20000bb4 	.word	0x20000bb4

08002be0 <Endpoint_ConfigureEndpointTable>:

bool Endpoint_ConfigureEndpointTable(const USB_Endpoint_Table_t* const Table,
			                                     const uint8_t Entries) {
	uint8_t i;
	uint8_t Number;
	for (i=0;i<Entries;i++) {
 8002be0:	2900      	cmp	r1, #0
 8002be2:	d030      	beq.n	8002c46 <Endpoint_ConfigureEndpointTable+0x66>
			                                     const uint8_t Entries) {
 8002be4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002be8:	4604      	mov	r4, r0
 8002bea:	1e4f      	subs	r7, r1, #1
 8002bec:	b2ff      	uxtb	r7, r7
 8002bee:	eb07 0747 	add.w	r7, r7, r7, lsl #1
 8002bf2:	3006      	adds	r0, #6
 8002bf4:	eb00 0747 	add.w	r7, r0, r7, lsl #1
		Number = Table[i].Address & ENDPOINT_EPNUM_MASK;
		/* Configure endpoint in device controller driver */
		if (device.Driver->EndpointConfigure(Table[i].Address, (XMC_USBD_ENDPOINT_TYPE_t)Table[i].Type, Table[i].Size) != XMC_USBD_STATUS_OK)
 8002bf8:	4e15      	ldr	r6, [pc, #84]	; (8002c50 <Endpoint_ConfigureEndpointTable+0x70>)
			return false;
		/* Set device core values */
		device.Endpoints[Number].Address = Table[i].Address;
 8002bfa:	f04f 082c 	mov.w	r8, #44	; 0x2c
 8002bfe:	e002      	b.n	8002c06 <Endpoint_ConfigureEndpointTable+0x26>
 8002c00:	3406      	adds	r4, #6
	for (i=0;i<Entries;i++) {
 8002c02:	42bc      	cmp	r4, r7
 8002c04:	d01d      	beq.n	8002c42 <Endpoint_ConfigureEndpointTable+0x62>
		Number = Table[i].Address & ENDPOINT_EPNUM_MASK;
 8002c06:	7820      	ldrb	r0, [r4, #0]
 8002c08:	f000 050f 	and.w	r5, r0, #15
		if (device.Driver->EndpointConfigure(Table[i].Address, (XMC_USBD_ENDPOINT_TYPE_t)Table[i].Type, Table[i].Size) != XMC_USBD_STATUS_OK)
 8002c0c:	6833      	ldr	r3, [r6, #0]
 8002c0e:	69db      	ldr	r3, [r3, #28]
 8002c10:	8862      	ldrh	r2, [r4, #2]
 8002c12:	7921      	ldrb	r1, [r4, #4]
 8002c14:	4798      	blx	r3
 8002c16:	b9c0      	cbnz	r0, 8002c4a <Endpoint_ConfigureEndpointTable+0x6a>
		device.Endpoints[Number].Address = Table[i].Address;
 8002c18:	7823      	ldrb	r3, [r4, #0]
 8002c1a:	fb08 6205 	mla	r2, r8, r5, r6
 8002c1e:	7113      	strb	r3, [r2, #4]
		device.Endpoints[Number].MaxPacketSize = Table[i].Size;
 8002c20:	8913      	ldrh	r3, [r2, #8]
 8002c22:	8861      	ldrh	r1, [r4, #2]
 8002c24:	f361 138c 	bfi	r3, r1, #6, #7
 8002c28:	8113      	strh	r3, [r2, #8]
		device.Endpoints[Number].IsConfigured = 1;
		device.Endpoints[Number].IsEnabled = 1;
 8002c2a:	f043 0303 	orr.w	r3, r3, #3
 8002c2e:	7213      	strb	r3, [r2, #8]
		/* Start read for out endpoints */
		if (!(Table[i].Address & ENDPOINT_DIR_MASK))
 8002c30:	7820      	ldrb	r0, [r4, #0]
 8002c32:	f010 0f80 	tst.w	r0, #128	; 0x80
 8002c36:	d1e3      	bne.n	8002c00 <Endpoint_ConfigureEndpointTable+0x20>
			device.Driver->EndpointReadStart(Table[i].Address,
 8002c38:	6833      	ldr	r3, [r6, #0]
 8002c3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c3c:	6991      	ldr	r1, [r2, #24]
 8002c3e:	4798      	blx	r3
 8002c40:	e7de      	b.n	8002c00 <Endpoint_ConfigureEndpointTable+0x20>
					device.Endpoints[Number].OutBufferLength);
	}
	return true;
 8002c42:	2001      	movs	r0, #1
 8002c44:	e002      	b.n	8002c4c <Endpoint_ConfigureEndpointTable+0x6c>
 8002c46:	2001      	movs	r0, #1
}
 8002c48:	4770      	bx	lr
			return false;
 8002c4a:	2000      	movs	r0, #0
}
 8002c4c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002c50:	20000bb4 	.word	0x20000bb4

08002c54 <XMC_SCU_lDelay>:
/*********************************************************************************************************************
 * API IMPLEMENTATION
 ********************************************************************************************************************/
/* This is a local function used to generate the delay until register get updated with new configured value.  */
void XMC_SCU_lDelay(uint32_t delay)
{
 8002c54:	b510      	push	{r4, lr}
 8002c56:	4604      	mov	r4, r0
  uint32_t i;

  SystemCoreClockUpdate();
 8002c58:	f001 fbb6 	bl	80043c8 <SystemCoreClockUpdate>
  delay =  delay * (uint32_t)(SystemCoreClock / FREQ_1MHZ);
 8002c5c:	4b07      	ldr	r3, [pc, #28]	; (8002c7c <XMC_SCU_lDelay+0x28>)
 8002c5e:	6818      	ldr	r0, [r3, #0]
 8002c60:	4b07      	ldr	r3, [pc, #28]	; (8002c80 <XMC_SCU_lDelay+0x2c>)
 8002c62:	fba3 3000 	umull	r3, r0, r3, r0
 8002c66:	0c80      	lsrs	r0, r0, #18
 8002c68:	fb04 f000 	mul.w	r0, r4, r0

  for (i = 0U; i < delay; ++i)
 8002c6c:	b120      	cbz	r0, 8002c78 <XMC_SCU_lDelay+0x24>
 8002c6e:	2300      	movs	r3, #0
  {
    __NOP();
 8002c70:	bf00      	nop
  for (i = 0U; i < delay; ++i)
 8002c72:	3301      	adds	r3, #1
 8002c74:	4298      	cmp	r0, r3
 8002c76:	d1fb      	bne.n	8002c70 <XMC_SCU_lDelay+0x1c>
  }
}
 8002c78:	bd10      	pop	{r4, pc}
 8002c7a:	bf00      	nop
 8002c7c:	2000ffc0 	.word	0x2000ffc0
 8002c80:	431bde83 	.word	0x431bde83

08002c84 <XMC_SCU_INTERRUPT_EnableEvent>:

/* API to enable the SCU event */
void XMC_SCU_INTERRUPT_EnableEvent(const XMC_SCU_INTERRUPT_EVENT_t event)
{
  SCU_INTERRUPT->SRMSK |= (uint32_t)event;
 8002c84:	4a02      	ldr	r2, [pc, #8]	; (8002c90 <XMC_SCU_INTERRUPT_EnableEvent+0xc>)
 8002c86:	6893      	ldr	r3, [r2, #8]
 8002c88:	4318      	orrs	r0, r3
 8002c8a:	6090      	str	r0, [r2, #8]
}
 8002c8c:	4770      	bx	lr
 8002c8e:	bf00      	nop
 8002c90:	50004074 	.word	0x50004074

08002c94 <XMC_SCU_INTERRUPT_DisableEvent>:

/* API to disable the SCU event */
void XMC_SCU_INTERRUPT_DisableEvent(const XMC_SCU_INTERRUPT_EVENT_t event)
{
  SCU_INTERRUPT->SRMSK &= (uint32_t)~event;
 8002c94:	4a02      	ldr	r2, [pc, #8]	; (8002ca0 <XMC_SCU_INTERRUPT_DisableEvent+0xc>)
 8002c96:	6893      	ldr	r3, [r2, #8]
 8002c98:	ea23 0000 	bic.w	r0, r3, r0
 8002c9c:	6090      	str	r0, [r2, #8]
}
 8002c9e:	4770      	bx	lr
 8002ca0:	50004074 	.word	0x50004074

08002ca4 <XMC_SCU_INTERRUPT_TriggerEvent>:

/* API to trigger the SCU event */
void XMC_SCU_INTERRUPT_TriggerEvent(const XMC_SCU_INTERRUPT_EVENT_t event)
{
  SCU_INTERRUPT->SRSET |= (uint32_t)event;
 8002ca4:	4a02      	ldr	r2, [pc, #8]	; (8002cb0 <XMC_SCU_INTERRUPT_TriggerEvent+0xc>)
 8002ca6:	6913      	ldr	r3, [r2, #16]
 8002ca8:	4318      	orrs	r0, r3
 8002caa:	6110      	str	r0, [r2, #16]
}
 8002cac:	4770      	bx	lr
 8002cae:	bf00      	nop
 8002cb0:	50004074 	.word	0x50004074

08002cb4 <XMC_SCU_INTERUPT_GetEventStatus>:

/* API to retrieve the SCU event status */
XMC_SCU_INTERRUPT_EVENT_t XMC_SCU_INTERUPT_GetEventStatus(void)
{
  return (SCU_INTERRUPT->SRRAW);
 8002cb4:	4b01      	ldr	r3, [pc, #4]	; (8002cbc <XMC_SCU_INTERUPT_GetEventStatus+0x8>)
 8002cb6:	6858      	ldr	r0, [r3, #4]
}
 8002cb8:	4770      	bx	lr
 8002cba:	bf00      	nop
 8002cbc:	50004074 	.word	0x50004074

08002cc0 <XMC_SCU_INTERRUPT_ClearEventStatus>:

/* API to clear the SCU event status */
void XMC_SCU_INTERRUPT_ClearEventStatus(const XMC_SCU_INTERRUPT_EVENT_t event)
{
  SCU_INTERRUPT->SRCLR = (uint32_t)event;
 8002cc0:	4b01      	ldr	r3, [pc, #4]	; (8002cc8 <XMC_SCU_INTERRUPT_ClearEventStatus+0x8>)
 8002cc2:	60d8      	str	r0, [r3, #12]
}
 8002cc4:	4770      	bx	lr
 8002cc6:	bf00      	nop
 8002cc8:	50004074 	.word	0x50004074

08002ccc <XMC_SCU_GetBootMode>:


/* API to retrieve the currently deployed device bootmode */
uint32_t XMC_SCU_GetBootMode(void)
{
  return (uint32_t)(SCU_GENERAL->STCON & SCU_GENERAL_STCON_SWCON_Msk);
 8002ccc:	4b02      	ldr	r3, [pc, #8]	; (8002cd8 <XMC_SCU_GetBootMode+0xc>)
 8002cce:	6918      	ldr	r0, [r3, #16]
}
 8002cd0:	f400 6070 	and.w	r0, r0, #3840	; 0xf00
 8002cd4:	4770      	bx	lr
 8002cd6:	bf00      	nop
 8002cd8:	50004000 	.word	0x50004000

08002cdc <XMC_SCU_SetBootMode>:

/* API to program a new device bootmode */
void XMC_SCU_SetBootMode(const XMC_SCU_BOOTMODE_t bootmode)
{
  SCU_GENERAL->STCON = (uint32_t)bootmode;
 8002cdc:	4b01      	ldr	r3, [pc, #4]	; (8002ce4 <XMC_SCU_SetBootMode+0x8>)
 8002cde:	6118      	str	r0, [r3, #16]
}
 8002ce0:	4770      	bx	lr
 8002ce2:	bf00      	nop
 8002ce4:	50004000 	.word	0x50004000

08002ce8 <XMC_SCU_ReadGPR>:

/* API to read from General purpose register */
uint32_t XMC_SCU_ReadGPR(const uint32_t index)
{
  return (SCU_GENERAL->GPR[index]);
 8002ce8:	0080      	lsls	r0, r0, #2
 8002cea:	4b01      	ldr	r3, [pc, #4]	; (8002cf0 <XMC_SCU_ReadGPR+0x8>)
 8002cec:	5818      	ldr	r0, [r3, r0]
}
 8002cee:	4770      	bx	lr
 8002cf0:	5000402c 	.word	0x5000402c

08002cf4 <XMC_SCU_WriteGPR>:

/* API to write to GPR */
void XMC_SCU_WriteGPR(const uint32_t index, const uint32_t data)
{
  SCU_GENERAL->GPR[index] = data;
 8002cf4:	0080      	lsls	r0, r0, #2
 8002cf6:	4b01      	ldr	r3, [pc, #4]	; (8002cfc <XMC_SCU_WriteGPR+0x8>)
 8002cf8:	5019      	str	r1, [r3, r0]
}
 8002cfa:	4770      	bx	lr
 8002cfc:	5000402c 	.word	0x5000402c

08002d00 <XMC_SCU_EnableOutOfRangeComparator>:

/* API to enable Out of Range Comparator(ORC) for a desired group and a desired channel input */
void XMC_SCU_EnableOutOfRangeComparator(const uint32_t group, const uint32_t channel)
{
 8002d00:	0080      	lsls	r0, r0, #2
 8002d02:	f100 40a0 	add.w	r0, r0, #1342177280	; 0x50000000
 8002d06:	f500 4080 	add.w	r0, r0, #16384	; 0x4000
  XMC_ASSERT("XMC_SCU_EnableOutOfangeComparator:Wrong Group Number",XMC_SCU_CHECK_GRPNUM(group));
  XMC_ASSERT("XMC_SCU_EnableOutOfangeComparator:Wrong Channel Number",XMC_SCU_CHECK_CHNUM(channel));
   
  SCU_GENERAL->GORCEN[group] |= (uint32_t)(1UL << channel);
 8002d0a:	f8d0 20a0 	ldr.w	r2, [r0, #160]	; 0xa0
 8002d0e:	2301      	movs	r3, #1
 8002d10:	fa03 f101 	lsl.w	r1, r3, r1
 8002d14:	4311      	orrs	r1, r2
 8002d16:	f8c0 10a0 	str.w	r1, [r0, #160]	; 0xa0
}
 8002d1a:	4770      	bx	lr

08002d1c <XMC_SCU_DisableOutOfRangeComparator>:

/* API to enable Out of Range Comparator(ORC) for a desired group and a desired channel input */
void XMC_SCU_DisableOutOfRangeComparator(const uint32_t group, const uint32_t channel)
{
 8002d1c:	0080      	lsls	r0, r0, #2
 8002d1e:	f100 40a0 	add.w	r0, r0, #1342177280	; 0x50000000
 8002d22:	f500 4080 	add.w	r0, r0, #16384	; 0x4000
  XMC_ASSERT("XMC_SCU_DisableOutOfRangeComparator:Wrong Group Number",XMC_SCU_CHECK_GRPNUM(group));
  XMC_ASSERT("XMC_SCU_DisableOutOfRangeComparator:Wrong Channel Number",XMC_SCU_CHECK_CHNUM(channel));
   
  SCU_GENERAL->GORCEN[group] &= (uint32_t)~(1UL << channel);
 8002d26:	f8d0 30a0 	ldr.w	r3, [r0, #160]	; 0xa0
 8002d2a:	2201      	movs	r2, #1
 8002d2c:	fa02 f101 	lsl.w	r1, r2, r1
 8002d30:	ea23 0301 	bic.w	r3, r3, r1
 8002d34:	f8c0 30a0 	str.w	r3, [r0, #160]	; 0xa0
}
 8002d38:	4770      	bx	lr
	...

08002d3c <XMC_SCU_CalibrateTemperatureSensor>:

/* API to calibrate temperature sensor */
void XMC_SCU_CalibrateTemperatureSensor(uint32_t offset, uint32_t gain)
{
  SCU_GENERAL->DTSCON = ((uint32_t)(offset << SCU_GENERAL_DTSCON_OFFSET_Pos) |
                        (uint32_t)(gain << SCU_GENERAL_DTSCON_GAIN_Pos) |
 8002d3c:	02c9      	lsls	r1, r1, #11
                        (uint32_t)(0x4UL << SCU_GENERAL_DTSCON_REFTRIM_Pos) |
 8002d3e:	f441 0108 	orr.w	r1, r1, #8912896	; 0x880000
 8002d42:	ea41 1100 	orr.w	r1, r1, r0, lsl #4
  SCU_GENERAL->DTSCON = ((uint32_t)(offset << SCU_GENERAL_DTSCON_OFFSET_Pos) |
 8002d46:	4b02      	ldr	r3, [pc, #8]	; (8002d50 <XMC_SCU_CalibrateTemperatureSensor+0x14>)
 8002d48:	f8c3 108c 	str.w	r1, [r3, #140]	; 0x8c
                        (uint32_t)(0x8UL << SCU_GENERAL_DTSCON_BGTRIM_Pos));
}
 8002d4c:	4770      	bx	lr
 8002d4e:	bf00      	nop
 8002d50:	50004000 	.word	0x50004000

08002d54 <XMC_SCU_EnableTemperatureSensor>:
/* API to enable die temperature measurement by powering the DTS module. */
void XMC_SCU_EnableTemperatureSensor(void)
{
  SCU_GENERAL->DTSCON &= (uint32_t)~(SCU_GENERAL_DTSCON_PWD_Msk);
 8002d54:	4a03      	ldr	r2, [pc, #12]	; (8002d64 <XMC_SCU_EnableTemperatureSensor+0x10>)
 8002d56:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c
 8002d5a:	f023 0301 	bic.w	r3, r3, #1
 8002d5e:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
}
 8002d62:	4770      	bx	lr
 8002d64:	50004000 	.word	0x50004000

08002d68 <XMC_SCU_DisableTemperatureSensor>:

/* API to disable die temperature measurement by powering the DTS module off. */
void XMC_SCU_DisableTemperatureSensor(void)
{
  SCU_GENERAL->DTSCON |= (uint32_t)SCU_GENERAL_DTSCON_PWD_Msk;
 8002d68:	4a03      	ldr	r2, [pc, #12]	; (8002d78 <XMC_SCU_DisableTemperatureSensor+0x10>)
 8002d6a:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c
 8002d6e:	f043 0301 	orr.w	r3, r3, #1
 8002d72:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
}
 8002d76:	4770      	bx	lr
 8002d78:	50004000 	.word	0x50004000

08002d7c <XMC_SCU_IsTemperatureSensorEnabled>:

/* API to provide the die temperature sensor power status. */
bool XMC_SCU_IsTemperatureSensorEnabled(void)
{
  return ((SCU_GENERAL->DTSCON & SCU_GENERAL_DTSCON_PWD_Msk) == 0U);
 8002d7c:	4b03      	ldr	r3, [pc, #12]	; (8002d8c <XMC_SCU_IsTemperatureSensorEnabled+0x10>)
 8002d7e:	f8d3 008c 	ldr.w	r0, [r3, #140]	; 0x8c
 8002d82:	f080 0001 	eor.w	r0, r0, #1
}
 8002d86:	f000 0001 	and.w	r0, r0, #1
 8002d8a:	4770      	bx	lr
 8002d8c:	50004000 	.word	0x50004000

08002d90 <XMC_SCU_IsTemperatureSensorReady>:

/* API to check if the die temperature sensor is ready to start a measurement. */
bool XMC_SCU_IsTemperatureSensorReady(void)
{
  return ((SCU_GENERAL->DTSSTAT & SCU_GENERAL_DTSSTAT_RDY_Msk) != 0U);
 8002d90:	4b02      	ldr	r3, [pc, #8]	; (8002d9c <XMC_SCU_IsTemperatureSensorReady+0xc>)
 8002d92:	f8d3 0090 	ldr.w	r0, [r3, #144]	; 0x90
}
 8002d96:	f3c0 3080 	ubfx	r0, r0, #14, #1
 8002d9a:	4770      	bx	lr
 8002d9c:	50004000 	.word	0x50004000

08002da0 <XMC_SCU_GetTemperatureMeasurement>:
  return (status);
}

/* API to retrieve the temperature measured */
uint32_t XMC_SCU_GetTemperatureMeasurement(void)
{
 8002da0:	b508      	push	{r3, lr}
  uint32_t temperature;

  if (XMC_SCU_IsTemperatureSensorEnabled() == false)
 8002da2:	f7ff ffeb 	bl	8002d7c <XMC_SCU_IsTemperatureSensorEnabled>
 8002da6:	b128      	cbz	r0, 8002db4 <XMC_SCU_GetTemperatureMeasurement+0x14>
  {
    temperature = 0x7FFFFFFFUL;
  }
  else
  {
    temperature = (uint32_t)((SCU_GENERAL->DTSSTAT & SCU_GENERAL_DTSSTAT_RESULT_Msk) >> SCU_GENERAL_DTSSTAT_RESULT_Pos);
 8002da8:	4b04      	ldr	r3, [pc, #16]	; (8002dbc <XMC_SCU_GetTemperatureMeasurement+0x1c>)
 8002daa:	f8d3 0090 	ldr.w	r0, [r3, #144]	; 0x90
 8002dae:	f3c0 0009 	ubfx	r0, r0, #0, #10
  }
  
  return ((uint32_t)temperature);
}
 8002db2:	bd08      	pop	{r3, pc}
    temperature = 0x7FFFFFFFUL;
 8002db4:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
  return ((uint32_t)temperature);
 8002db8:	e7fb      	b.n	8002db2 <XMC_SCU_GetTemperatureMeasurement+0x12>
 8002dba:	bf00      	nop
 8002dbc:	50004000 	.word	0x50004000

08002dc0 <XMC_SCU_IsTemperatureSensorBusy>:

/* API to know whether Die temperature sensor is busy */
bool XMC_SCU_IsTemperatureSensorBusy(void)
{
  return ((SCU_GENERAL->DTSSTAT & SCU_GENERAL_DTSSTAT_BUSY_Msk) != 0U);
 8002dc0:	4b02      	ldr	r3, [pc, #8]	; (8002dcc <XMC_SCU_IsTemperatureSensorBusy+0xc>)
 8002dc2:	f8d3 0090 	ldr.w	r0, [r3, #144]	; 0x90
}
 8002dc6:	f3c0 30c0 	ubfx	r0, r0, #15, #1
 8002dca:	4770      	bx	lr
 8002dcc:	50004000 	.word	0x50004000

08002dd0 <XMC_SCU_StartTemperatureMeasurement>:
{
 8002dd0:	b510      	push	{r4, lr}
  if (XMC_SCU_IsTemperatureSensorEnabled() == false)
 8002dd2:	f7ff ffd3 	bl	8002d7c <XMC_SCU_IsTemperatureSensorEnabled>
 8002dd6:	4604      	mov	r4, r0
  if (XMC_SCU_IsTemperatureSensorBusy() == true)
 8002dd8:	f7ff fff2 	bl	8002dc0 <XMC_SCU_IsTemperatureSensorBusy>
 8002ddc:	b950      	cbnz	r0, 8002df4 <XMC_SCU_StartTemperatureMeasurement+0x24>
  if (XMC_SCU_IsTemperatureSensorEnabled() == false)
 8002dde:	f084 0001 	eor.w	r0, r4, #1
  XMC_SCU_STATUS_t status = XMC_SCU_STATUS_OK;
 8002de2:	b2c0      	uxtb	r0, r0
  SCU_GENERAL->DTSCON |= (uint32_t)SCU_GENERAL_DTSCON_START_Msk;
 8002de4:	4a04      	ldr	r2, [pc, #16]	; (8002df8 <XMC_SCU_StartTemperatureMeasurement+0x28>)
 8002de6:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c
 8002dea:	f043 0302 	orr.w	r3, r3, #2
 8002dee:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
}
 8002df2:	bd10      	pop	{r4, pc}
    status = XMC_SCU_STATUS_BUSY;
 8002df4:	2002      	movs	r0, #2
 8002df6:	e7f5      	b.n	8002de4 <XMC_SCU_StartTemperatureMeasurement+0x14>
 8002df8:	50004000 	.word	0x50004000

08002dfc <XMC_SCU_WriteToRetentionMemory>:
void XMC_SCU_WriteToRetentionMemory(uint32_t address, uint32_t data)
{
  uint32_t rmacr;
  
  /* Get the address right */  
  rmacr = (uint32_t)((address << SCU_GENERAL_RMACR_ADDR_Pos) & (uint32_t)SCU_GENERAL_RMACR_ADDR_Msk);
 8002dfc:	0400      	lsls	r0, r0, #16
 8002dfe:	f400 2070 	and.w	r0, r0, #983040	; 0xf0000
  
  /* Transfer from RMDATA to Retention memory */
  rmacr |= (uint32_t)(SCU_GENERAL_RMACR_RDWR_Msk);
 8002e02:	f040 0001 	orr.w	r0, r0, #1
  
  /* Write desired data into RMDATA register */  
  SCU_GENERAL->RMDATA = data;
 8002e06:	4b06      	ldr	r3, [pc, #24]	; (8002e20 <XMC_SCU_WriteToRetentionMemory+0x24>)
 8002e08:	f8c3 10cc 	str.w	r1, [r3, #204]	; 0xcc
  
  /* Write address & direction of transfer into RMACR register */  
  SCU_GENERAL->RMACR = rmacr;
 8002e0c:	f8c3 00c8 	str.w	r0, [r3, #200]	; 0xc8
  
  /* Wait until the update of RMX register in hibernate domain is completed */
  while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_RMX_Msk)
 8002e10:	461a      	mov	r2, r3
 8002e12:	f8d2 30c4 	ldr.w	r3, [r2, #196]	; 0xc4
 8002e16:	f413 5f00 	tst.w	r3, #8192	; 0x2000
 8002e1a:	d1fa      	bne.n	8002e12 <XMC_SCU_WriteToRetentionMemory+0x16>
  {
  }
}
 8002e1c:	4770      	bx	lr
 8002e1e:	bf00      	nop
 8002e20:	50004000 	.word	0x50004000

08002e24 <XMC_SCU_ReadFromRetentionMemory>:
uint32_t XMC_SCU_ReadFromRetentionMemory(uint32_t address)
{
  uint32_t rmacr;

  /* Get the address right */  
  rmacr = ((uint32_t)(address << SCU_GENERAL_RMACR_ADDR_Pos) & (uint32_t)SCU_GENERAL_RMACR_ADDR_Msk);
 8002e24:	0400      	lsls	r0, r0, #16
 8002e26:	f400 2070 	and.w	r0, r0, #983040	; 0xf0000
  
  /* Transfer from RMDATA to Retention memory */
  rmacr &= ~((uint32_t)(SCU_GENERAL_RMACR_RDWR_Msk));
  
  /* Writing an adress & direction of transfer into RMACR register */  
  SCU_GENERAL->RMACR = rmacr;
 8002e2a:	4b06      	ldr	r3, [pc, #24]	; (8002e44 <XMC_SCU_ReadFromRetentionMemory+0x20>)
 8002e2c:	f8c3 00c8 	str.w	r0, [r3, #200]	; 0xc8
  
  /* Wait until the update of RMX register in hibernate domain is completed */
  while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_RMX_Msk)
 8002e30:	461a      	mov	r2, r3
 8002e32:	f8d2 30c4 	ldr.w	r3, [r2, #196]	; 0xc4
 8002e36:	f413 5f00 	tst.w	r3, #8192	; 0x2000
 8002e3a:	d1fa      	bne.n	8002e32 <XMC_SCU_ReadFromRetentionMemory+0xe>
  {
  }

  return (SCU_GENERAL->RMDATA);
 8002e3c:	4b01      	ldr	r3, [pc, #4]	; (8002e44 <XMC_SCU_ReadFromRetentionMemory+0x20>)
 8002e3e:	f8d3 00cc 	ldr.w	r0, [r3, #204]	; 0xcc
}
 8002e42:	4770      	bx	lr
 8002e44:	50004000 	.word	0x50004000

08002e48 <XMC_SCU_TRAP_Enable>:
}

/* API to enable a trap source */
void XMC_SCU_TRAP_Enable(const uint32_t trap)
{
  SCU_TRAP->TRAPDIS &= (uint32_t)~trap;
 8002e48:	4a02      	ldr	r2, [pc, #8]	; (8002e54 <XMC_SCU_TRAP_Enable+0xc>)
 8002e4a:	6893      	ldr	r3, [r2, #8]
 8002e4c:	ea23 0000 	bic.w	r0, r3, r0
 8002e50:	6090      	str	r0, [r2, #8]
}
 8002e52:	4770      	bx	lr
 8002e54:	50004160 	.word	0x50004160

08002e58 <XMC_SCU_TRAP_Disable>:

/* API to disable a trap source */
void XMC_SCU_TRAP_Disable(const uint32_t trap)
{
  SCU_TRAP->TRAPDIS |= (uint32_t)trap;
 8002e58:	4a02      	ldr	r2, [pc, #8]	; (8002e64 <XMC_SCU_TRAP_Disable+0xc>)
 8002e5a:	6893      	ldr	r3, [r2, #8]
 8002e5c:	4318      	orrs	r0, r3
 8002e5e:	6090      	str	r0, [r2, #8]
}
 8002e60:	4770      	bx	lr
 8002e62:	bf00      	nop
 8002e64:	50004160 	.word	0x50004160

08002e68 <XMC_SCU_TRAP_GetStatus>:

/* API to determine if a trap source has generated event */
uint32_t XMC_SCU_TRAP_GetStatus(void)
{
  return (SCU_TRAP->TRAPRAW);
 8002e68:	4b01      	ldr	r3, [pc, #4]	; (8002e70 <XMC_SCU_TRAP_GetStatus+0x8>)
 8002e6a:	6858      	ldr	r0, [r3, #4]
}
 8002e6c:	4770      	bx	lr
 8002e6e:	bf00      	nop
 8002e70:	50004160 	.word	0x50004160

08002e74 <XMC_SCU_TRAP_Trigger>:

/* API to manually trigger a trap event */
void XMC_SCU_TRAP_Trigger(const uint32_t trap)
{
  SCU_TRAP->TRAPSET = (uint32_t)trap;
 8002e74:	4b01      	ldr	r3, [pc, #4]	; (8002e7c <XMC_SCU_TRAP_Trigger+0x8>)
 8002e76:	6118      	str	r0, [r3, #16]
}
 8002e78:	4770      	bx	lr
 8002e7a:	bf00      	nop
 8002e7c:	50004160 	.word	0x50004160

08002e80 <XMC_SCU_TRAP_ClearStatus>:

/* API to clear a trap event */
void XMC_SCU_TRAP_ClearStatus(const uint32_t trap)
{
  SCU_TRAP->TRAPCLR = (uint32_t)trap;
 8002e80:	4b01      	ldr	r3, [pc, #4]	; (8002e88 <XMC_SCU_TRAP_ClearStatus+0x8>)
 8002e82:	60d8      	str	r0, [r3, #12]
}
 8002e84:	4770      	bx	lr
 8002e86:	bf00      	nop
 8002e88:	50004160 	.word	0x50004160

08002e8c <XMC_SCU_PARITY_ClearStatus>:

/* API to clear parity error event */
void XMC_SCU_PARITY_ClearStatus(const uint32_t memory)
{
  SCU_PARITY->PEFLAG |= (uint32_t)memory; 
 8002e8c:	4a02      	ldr	r2, [pc, #8]	; (8002e98 <XMC_SCU_PARITY_ClearStatus+0xc>)
 8002e8e:	6953      	ldr	r3, [r2, #20]
 8002e90:	4318      	orrs	r0, r3
 8002e92:	6150      	str	r0, [r2, #20]
}
 8002e94:	4770      	bx	lr
 8002e96:	bf00      	nop
 8002e98:	5000413c 	.word	0x5000413c

08002e9c <XMC_SCU_PARITY_GetStatus>:

/* API to determine if the specified parity error has occured or not */
uint32_t XMC_SCU_PARITY_GetStatus(void)
{
  return (SCU_PARITY->PEFLAG);
 8002e9c:	4b01      	ldr	r3, [pc, #4]	; (8002ea4 <XMC_SCU_PARITY_GetStatus+0x8>)
 8002e9e:	6958      	ldr	r0, [r3, #20]
} 
 8002ea0:	4770      	bx	lr
 8002ea2:	bf00      	nop
 8002ea4:	5000413c 	.word	0x5000413c

08002ea8 <XMC_SCU_PARITY_Enable>:

/* API to enable parity error checking for the selected on-chip RAM type */
void XMC_SCU_PARITY_Enable(const uint32_t memory)
{
  SCU_PARITY->PEEN |= (uint32_t)memory; 
 8002ea8:	4a02      	ldr	r2, [pc, #8]	; (8002eb4 <XMC_SCU_PARITY_Enable+0xc>)
 8002eaa:	6813      	ldr	r3, [r2, #0]
 8002eac:	4318      	orrs	r0, r3
 8002eae:	6010      	str	r0, [r2, #0]
}
 8002eb0:	4770      	bx	lr
 8002eb2:	bf00      	nop
 8002eb4:	5000413c 	.word	0x5000413c

08002eb8 <XMC_SCU_PARITY_Disable>:

/* API to disable parity error checking for the selected on-chip RAM type */
void XMC_SCU_PARITY_Disable(const uint32_t memory)
{
  SCU_PARITY->PEEN &= (uint32_t)~memory; 
 8002eb8:	4a02      	ldr	r2, [pc, #8]	; (8002ec4 <XMC_SCU_PARITY_Disable+0xc>)
 8002eba:	6813      	ldr	r3, [r2, #0]
 8002ebc:	ea23 0000 	bic.w	r0, r3, r0
 8002ec0:	6010      	str	r0, [r2, #0]
}
 8002ec2:	4770      	bx	lr
 8002ec4:	5000413c 	.word	0x5000413c

08002ec8 <XMC_SCU_PARITY_EnableTrapGeneration>:

/* API to enable trap assertion for the parity error source */
void XMC_SCU_PARITY_EnableTrapGeneration(const uint32_t memory)
{
  SCU_PARITY->PETE |= (uint32_t)memory; 
 8002ec8:	4a02      	ldr	r2, [pc, #8]	; (8002ed4 <XMC_SCU_PARITY_EnableTrapGeneration+0xc>)
 8002eca:	6893      	ldr	r3, [r2, #8]
 8002ecc:	4318      	orrs	r0, r3
 8002ece:	6090      	str	r0, [r2, #8]
}
 8002ed0:	4770      	bx	lr
 8002ed2:	bf00      	nop
 8002ed4:	5000413c 	.word	0x5000413c

08002ed8 <XMC_SCU_PARITY_DisableTrapGeneration>:

/* API to disable the assertion of trap for the parity error source */
void XMC_SCU_PARITY_DisableTrapGeneration(const uint32_t memory)
{
  SCU_PARITY->PETE &= (uint32_t)~memory; 
 8002ed8:	4a02      	ldr	r2, [pc, #8]	; (8002ee4 <XMC_SCU_PARITY_DisableTrapGeneration+0xc>)
 8002eda:	6893      	ldr	r3, [r2, #8]
 8002edc:	ea23 0000 	bic.w	r0, r3, r0
 8002ee0:	6090      	str	r0, [r2, #8]
}
 8002ee2:	4770      	bx	lr
 8002ee4:	5000413c 	.word	0x5000413c

08002ee8 <XMC_SCU_INTERRUPT_EnableNmiRequest>:

/* Enables a NMI source */
void XMC_SCU_INTERRUPT_EnableNmiRequest(const uint32_t request)
{
  SCU_INTERRUPT->NMIREQEN |= (uint32_t)request;
 8002ee8:	4a02      	ldr	r2, [pc, #8]	; (8002ef4 <XMC_SCU_INTERRUPT_EnableNmiRequest+0xc>)
 8002eea:	6953      	ldr	r3, [r2, #20]
 8002eec:	4318      	orrs	r0, r3
 8002eee:	6150      	str	r0, [r2, #20]
}
 8002ef0:	4770      	bx	lr
 8002ef2:	bf00      	nop
 8002ef4:	50004074 	.word	0x50004074

08002ef8 <XMC_SCU_INTERRUPT_DisableNmiRequest>:

/* Disables a NMI source */
void XMC_SCU_INTERRUPT_DisableNmiRequest(const uint32_t request)
{
  SCU_INTERRUPT->NMIREQEN &= (uint32_t)~request;
 8002ef8:	4a02      	ldr	r2, [pc, #8]	; (8002f04 <XMC_SCU_INTERRUPT_DisableNmiRequest+0xc>)
 8002efa:	6953      	ldr	r3, [r2, #20]
 8002efc:	ea23 0000 	bic.w	r0, r3, r0
 8002f00:	6150      	str	r0, [r2, #20]
}
 8002f02:	4770      	bx	lr
 8002f04:	50004074 	.word	0x50004074

08002f08 <XMC_SCU_RESET_AssertPeripheralReset>:

/* API to manually assert a reset request */
void XMC_SCU_RESET_AssertPeripheralReset(const XMC_SCU_PERIPHERAL_RESET_t peripheral)
{
  uint32_t index = (uint32_t)((((uint32_t)peripheral) & 0xf0000000UL) >> 28UL);
 8002f08:	0f03      	lsrs	r3, r0, #28
  uint32_t mask = (((uint32_t)peripheral) & ((uint32_t)~0xf0000000UL));

  *(uint32_t *)(&(SCU_RESET->PRSET0) + (index * 3U)) = (uint32_t)mask;
 8002f0a:	eb03 0343 	add.w	r3, r3, r3, lsl #1
  uint32_t mask = (((uint32_t)peripheral) & ((uint32_t)~0xf0000000UL));
 8002f0e:	f020 4070 	bic.w	r0, r0, #4026531840	; 0xf0000000
  *(uint32_t *)(&(SCU_RESET->PRSET0) + (index * 3U)) = (uint32_t)mask;
 8002f12:	4a02      	ldr	r2, [pc, #8]	; (8002f1c <XMC_SCU_RESET_AssertPeripheralReset+0x14>)
 8002f14:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
}
 8002f18:	4770      	bx	lr
 8002f1a:	bf00      	nop
 8002f1c:	50004410 	.word	0x50004410

08002f20 <XMC_SCU_RESET_DeassertPeripheralReset>:

/* API to manually de-assert a reset request */
void XMC_SCU_RESET_DeassertPeripheralReset(const XMC_SCU_PERIPHERAL_RESET_t peripheral)
{
  uint32_t index = (uint32_t)((((uint32_t)peripheral) & 0xf0000000UL) >> 28UL);
 8002f20:	0f03      	lsrs	r3, r0, #28
  uint32_t mask = (((uint32_t)peripheral) & ((uint32_t)~0xf0000000UL));

  *(uint32_t *)(&(SCU_RESET->PRCLR0) + (index * 3U)) = (uint32_t)mask;
 8002f22:	eb03 0343 	add.w	r3, r3, r3, lsl #1
  uint32_t mask = (((uint32_t)peripheral) & ((uint32_t)~0xf0000000UL));
 8002f26:	f020 4070 	bic.w	r0, r0, #4026531840	; 0xf0000000
  *(uint32_t *)(&(SCU_RESET->PRCLR0) + (index * 3U)) = (uint32_t)mask;
 8002f2a:	4a02      	ldr	r2, [pc, #8]	; (8002f34 <XMC_SCU_RESET_DeassertPeripheralReset+0x14>)
 8002f2c:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
}
 8002f30:	4770      	bx	lr
 8002f32:	bf00      	nop
 8002f34:	50004414 	.word	0x50004414

08002f38 <XMC_SCU_RESET_IsPeripheralResetAsserted>:

/* Find out if the peripheral reset is asserted */
bool XMC_SCU_RESET_IsPeripheralResetAsserted(const XMC_SCU_PERIPHERAL_RESET_t peripheral)
{
  uint32_t index = (uint32_t)((((uint32_t)peripheral) & 0xf0000000UL) >> 28UL);
 8002f38:	0f03      	lsrs	r3, r0, #28
  uint32_t mask = (((uint32_t)peripheral) & ((uint32_t)~0xf0000000UL));

  return ((*(uint32_t *)(&(SCU_RESET->PRSTAT0) + (index * 3U)) & mask) != 0U);
 8002f3a:	eb03 0343 	add.w	r3, r3, r3, lsl #1
  uint32_t mask = (((uint32_t)peripheral) & ((uint32_t)~0xf0000000UL));
 8002f3e:	f020 4070 	bic.w	r0, r0, #4026531840	; 0xf0000000
  return ((*(uint32_t *)(&(SCU_RESET->PRSTAT0) + (index * 3U)) & mask) != 0U);
 8002f42:	4a04      	ldr	r2, [pc, #16]	; (8002f54 <XMC_SCU_RESET_IsPeripheralResetAsserted+0x1c>)
 8002f44:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002f48:	4218      	tst	r0, r3
}
 8002f4a:	bf14      	ite	ne
 8002f4c:	2001      	movne	r0, #1
 8002f4e:	2000      	moveq	r0, #0
 8002f50:	4770      	bx	lr
 8002f52:	bf00      	nop
 8002f54:	5000440c 	.word	0x5000440c

08002f58 <XMC_SCU_CLOCK_GetSystemPllClockSourceFrequency>:

/**
 * API to retrieve frequency of System PLL VCO input clock
 */
uint32_t XMC_SCU_CLOCK_GetSystemPllClockSourceFrequency(void)
{
 8002f58:	b508      	push	{r3, lr}
  uint32_t clock_frequency;

  /* Prescalar mode - fOSC is the parent*/
  if((SCU_PLL->PLLCON2 & SCU_PLL_PLLCON2_PINSEL_Msk) == (uint32_t)XMC_SCU_CLOCK_SYSPLLCLKSRC_OSCHP)
 8002f5a:	4b05      	ldr	r3, [pc, #20]	; (8002f70 <XMC_SCU_CLOCK_GetSystemPllClockSourceFrequency+0x18>)
 8002f5c:	68db      	ldr	r3, [r3, #12]
 8002f5e:	f013 0f01 	tst.w	r3, #1
 8002f62:	d102      	bne.n	8002f6a <XMC_SCU_CLOCK_GetSystemPllClockSourceFrequency+0x12>
  {
    clock_frequency = OSCHP_GetFrequency();
 8002f64:	f001 fa2c 	bl	80043c0 <OSCHP_GetFrequency>
  {
    clock_frequency = OFI_FREQUENCY;
  }
  
  return (clock_frequency);
}
 8002f68:	bd08      	pop	{r3, pc}
    clock_frequency = OFI_FREQUENCY;
 8002f6a:	4802      	ldr	r0, [pc, #8]	; (8002f74 <XMC_SCU_CLOCK_GetSystemPllClockSourceFrequency+0x1c>)
  return (clock_frequency);
 8002f6c:	e7fc      	b.n	8002f68 <XMC_SCU_CLOCK_GetSystemPllClockSourceFrequency+0x10>
 8002f6e:	bf00      	nop
 8002f70:	50004710 	.word	0x50004710
 8002f74:	016e3600 	.word	0x016e3600

08002f78 <XMC_SCU_CLOCK_GetSystemPllClockFrequency>:
{
 8002f78:	b508      	push	{r3, lr}
  clock_frequency = XMC_SCU_CLOCK_GetSystemPllClockSourceFrequency();
 8002f7a:	f7ff ffed 	bl	8002f58 <XMC_SCU_CLOCK_GetSystemPllClockSourceFrequency>
  if(SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOBYST_Msk)
 8002f7e:	4b0f      	ldr	r3, [pc, #60]	; (8002fbc <XMC_SCU_CLOCK_GetSystemPllClockFrequency+0x44>)
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	f013 0f01 	tst.w	r3, #1
 8002f86:	d111      	bne.n	8002fac <XMC_SCU_CLOCK_GetSystemPllClockFrequency+0x34>
    p_div  = (uint32_t)((((SCU_PLL->PLLCON1) & SCU_PLL_PLLCON1_PDIV_Msk) >> SCU_PLL_PLLCON1_PDIV_Pos) + 1UL);
 8002f88:	4b0c      	ldr	r3, [pc, #48]	; (8002fbc <XMC_SCU_CLOCK_GetSystemPllClockFrequency+0x44>)
 8002f8a:	689a      	ldr	r2, [r3, #8]
    n_div  = (uint32_t)((((SCU_PLL->PLLCON1) & SCU_PLL_PLLCON1_NDIV_Msk) >> SCU_PLL_PLLCON1_NDIV_Pos) + 1UL);
 8002f8c:	6899      	ldr	r1, [r3, #8]
    k2_div = (uint32_t)((((SCU_PLL->PLLCON1) & SCU_PLL_PLLCON1_K2DIV_Msk) >> SCU_PLL_PLLCON1_K2DIV_Pos) + 1UL);
 8002f8e:	689b      	ldr	r3, [r3, #8]
    n_div  = (uint32_t)((((SCU_PLL->PLLCON1) & SCU_PLL_PLLCON1_NDIV_Msk) >> SCU_PLL_PLLCON1_NDIV_Pos) + 1UL);
 8002f90:	f3c1 2106 	ubfx	r1, r1, #8, #7
    clock_frequency = (clock_frequency * n_div) / (p_div * k2_div);
 8002f94:	fb01 0000 	mla	r0, r1, r0, r0
    p_div  = (uint32_t)((((SCU_PLL->PLLCON1) & SCU_PLL_PLLCON1_PDIV_Msk) >> SCU_PLL_PLLCON1_PDIV_Pos) + 1UL);
 8002f98:	f3c2 6203 	ubfx	r2, r2, #24, #4
    k2_div = (uint32_t)((((SCU_PLL->PLLCON1) & SCU_PLL_PLLCON1_K2DIV_Msk) >> SCU_PLL_PLLCON1_K2DIV_Pos) + 1UL);
 8002f9c:	f3c3 4306 	ubfx	r3, r3, #16, #7
 8002fa0:	3301      	adds	r3, #1
    clock_frequency = (clock_frequency * n_div) / (p_div * k2_div);
 8002fa2:	fb02 3303 	mla	r3, r2, r3, r3
 8002fa6:	fbb0 f0f3 	udiv	r0, r0, r3
}
 8002faa:	bd08      	pop	{r3, pc}
                      ((((SCU_PLL->PLLCON1) & SCU_PLL_PLLCON1_K1DIV_Msk) >> SCU_PLL_PLLCON1_K1DIV_Pos) + 1UL));
 8002fac:	4b03      	ldr	r3, [pc, #12]	; (8002fbc <XMC_SCU_CLOCK_GetSystemPllClockFrequency+0x44>)
 8002fae:	689b      	ldr	r3, [r3, #8]
 8002fb0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002fb4:	3301      	adds	r3, #1
    clock_frequency = (uint32_t)(clock_frequency / 
 8002fb6:	fbb0 f0f3 	udiv	r0, r0, r3
 8002fba:	e7f6      	b.n	8002faa <XMC_SCU_CLOCK_GetSystemPllClockFrequency+0x32>
 8002fbc:	50004710 	.word	0x50004710

08002fc0 <XMC_SCU_CLOCK_GetUsbPllClockFrequency>:

/*
 * API to retrieve frequency of USB PLL output clock
 */
uint32_t XMC_SCU_CLOCK_GetUsbPllClockFrequency(void)
{
 8002fc0:	b508      	push	{r3, lr}
  uint32_t clock_frequency;
  uint32_t n_div;
  uint32_t p_div;
  
  clock_frequency = OSCHP_GetFrequency();
 8002fc2:	f001 f9fd 	bl	80043c0 <OSCHP_GetFrequency>
  if((SCU_PLL->USBPLLSTAT & SCU_PLL_USBPLLSTAT_VCOBYST_Msk) == 0U)
 8002fc6:	4b09      	ldr	r3, [pc, #36]	; (8002fec <XMC_SCU_CLOCK_GetUsbPllClockFrequency+0x2c>)
 8002fc8:	691b      	ldr	r3, [r3, #16]
 8002fca:	f013 0f01 	tst.w	r3, #1
 8002fce:	d10c      	bne.n	8002fea <XMC_SCU_CLOCK_GetUsbPllClockFrequency+0x2a>
  {
    /* Normal mode - fVCO is the parent*/
    n_div = (uint32_t)((((SCU_PLL->USBPLLCON) & SCU_PLL_USBPLLCON_NDIV_Msk) >> SCU_PLL_USBPLLCON_NDIV_Pos) + 1UL);
 8002fd0:	4b06      	ldr	r3, [pc, #24]	; (8002fec <XMC_SCU_CLOCK_GetUsbPllClockFrequency+0x2c>)
 8002fd2:	695a      	ldr	r2, [r3, #20]
    p_div = (uint32_t)((((SCU_PLL->USBPLLCON) & SCU_PLL_USBPLLCON_PDIV_Msk) >> SCU_PLL_USBPLLCON_PDIV_Pos) + 1UL);
 8002fd4:	695b      	ldr	r3, [r3, #20]
    n_div = (uint32_t)((((SCU_PLL->USBPLLCON) & SCU_PLL_USBPLLCON_NDIV_Msk) >> SCU_PLL_USBPLLCON_NDIV_Pos) + 1UL);
 8002fd6:	f3c2 2206 	ubfx	r2, r2, #8, #7
    clock_frequency = (uint32_t)((clock_frequency * n_div)/ (uint32_t)(p_div * 2UL));
 8002fda:	fb02 0000 	mla	r0, r2, r0, r0
    p_div = (uint32_t)((((SCU_PLL->USBPLLCON) & SCU_PLL_USBPLLCON_PDIV_Msk) >> SCU_PLL_USBPLLCON_PDIV_Pos) + 1UL);
 8002fde:	f3c3 6303 	ubfx	r3, r3, #24, #4
 8002fe2:	3301      	adds	r3, #1
    clock_frequency = (uint32_t)((clock_frequency * n_div)/ (uint32_t)(p_div * 2UL));
 8002fe4:	005b      	lsls	r3, r3, #1
 8002fe6:	fbb0 f0f3 	udiv	r0, r0, r3
  }
  return (clock_frequency);
}
 8002fea:	bd08      	pop	{r3, pc}
 8002fec:	50004710 	.word	0x50004710

08002ff0 <XMC_SCU_CLOCK_GetCcuClockFrequency>:
 * \par<b>Related APIs:</b><BR>
 * XMC_SCU_CLOCK_GetUsbPllClockFrequency() \n\n\n
 */
__STATIC_INLINE uint32_t XMC_SCU_CLOCK_GetSystemClockFrequency(void)
{
  return SystemCoreClock << ((SCU_CLK->CPUCLKCR & SCU_CLK_CPUCLKCR_CPUDIV_Msk) >> SCU_CLK_CPUCLKCR_CPUDIV_Pos);
 8002ff0:	4b05      	ldr	r3, [pc, #20]	; (8003008 <XMC_SCU_CLOCK_GetCcuClockFrequency+0x18>)
 8002ff2:	691a      	ldr	r2, [r3, #16]
uint32_t XMC_SCU_CLOCK_GetCcuClockFrequency(void)
{
  uint32_t frequency = 0UL;
  frequency = XMC_SCU_CLOCK_GetSystemClockFrequency();
  
  return (uint32_t)(frequency >> ((uint32_t)((SCU_CLK->CCUCLKCR & SCU_CLK_CCUCLKCR_CCUDIV_Msk) >>
 8002ff4:	6a1b      	ldr	r3, [r3, #32]
 8002ff6:	f002 0201 	and.w	r2, r2, #1
 8002ffa:	4904      	ldr	r1, [pc, #16]	; (800300c <XMC_SCU_CLOCK_GetCcuClockFrequency+0x1c>)
 8002ffc:	6808      	ldr	r0, [r1, #0]
 8002ffe:	4090      	lsls	r0, r2
 8003000:	f003 0301 	and.w	r3, r3, #1
                                              SCU_CLK_CCUCLKCR_CCUDIV_Pos)));
}
 8003004:	40d8      	lsrs	r0, r3
 8003006:	4770      	bx	lr
 8003008:	50004600 	.word	0x50004600
 800300c:	2000ffc0 	.word	0x2000ffc0

08003010 <XMC_SCU_CLOCK_GetUsbClockFrequency>:

/*
 * API to retrieve USB and SDMMC clock frequency
 */
uint32_t XMC_SCU_CLOCK_GetUsbClockFrequency(void)
{
 8003010:	b508      	push	{r3, lr}
  return (XMC_SCU_CLOCK_USBCLKSRC_t)(SCU_CLK->USBCLKCR & SCU_CLK_USBCLKCR_USBSEL_Msk);
 8003012:	4b09      	ldr	r3, [pc, #36]	; (8003038 <XMC_SCU_CLOCK_GetUsbClockFrequency+0x28>)
 8003014:	699b      	ldr	r3, [r3, #24]
  uint32_t frequency = 0UL;
  XMC_SCU_CLOCK_USBCLKSRC_t clksrc;

  clksrc = XMC_SCU_CLOCK_GetUsbClockSource();

  if (clksrc == XMC_SCU_CLOCK_USBCLKSRC_SYSPLL)
 8003016:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 800301a:	d109      	bne.n	8003030 <XMC_SCU_CLOCK_GetUsbClockFrequency+0x20>
  {
    frequency = XMC_SCU_CLOCK_GetSystemPllClockFrequency();
  }
  else if (clksrc == XMC_SCU_CLOCK_USBCLKSRC_USBPLL)
  {
    frequency = XMC_SCU_CLOCK_GetUsbPllClockFrequency();
 800301c:	f7ff ffd0 	bl	8002fc0 <XMC_SCU_CLOCK_GetUsbPllClockFrequency>
  }
  else
  {
  }

  return (uint32_t)(frequency / (((SCU_CLK->USBCLKCR & SCU_CLK_USBCLKCR_USBDIV_Msk) >>
 8003020:	4b05      	ldr	r3, [pc, #20]	; (8003038 <XMC_SCU_CLOCK_GetUsbClockFrequency+0x28>)
 8003022:	699b      	ldr	r3, [r3, #24]
 8003024:	f003 0307 	and.w	r3, r3, #7
                                   SCU_CLK_USBCLKCR_USBDIV_Pos) + 1UL));
 8003028:	3301      	adds	r3, #1
}
 800302a:	fbb0 f0f3 	udiv	r0, r0, r3
 800302e:	bd08      	pop	{r3, pc}
    frequency = XMC_SCU_CLOCK_GetSystemPllClockFrequency();
 8003030:	f7ff ffa2 	bl	8002f78 <XMC_SCU_CLOCK_GetSystemPllClockFrequency>
 8003034:	e7f4      	b.n	8003020 <XMC_SCU_CLOCK_GetUsbClockFrequency+0x10>
 8003036:	bf00      	nop
 8003038:	50004600 	.word	0x50004600

0800303c <XMC_SCU_CLOCK_GetEbuClockFrequency>:
#if defined(EBU)
/*
 * API to retrieve EBU clock frequency
 */
uint32_t XMC_SCU_CLOCK_GetEbuClockFrequency(void)
{
 800303c:	b508      	push	{r3, lr}
  uint32_t frequency = XMC_SCU_CLOCK_GetSystemPllClockFrequency();
 800303e:	f7ff ff9b 	bl	8002f78 <XMC_SCU_CLOCK_GetSystemPllClockFrequency>
  
  return (uint32_t)((frequency /(((SCU_CLK->EBUCLKCR & SCU_CLK_EBUCLKCR_EBUDIV_Msk) >>
 8003042:	4b04      	ldr	r3, [pc, #16]	; (8003054 <XMC_SCU_CLOCK_GetEbuClockFrequency+0x18>)
 8003044:	69db      	ldr	r3, [r3, #28]
 8003046:	f003 033f 	and.w	r3, r3, #63	; 0x3f
                                   SCU_CLK_EBUCLKCR_EBUDIV_Pos) + 1UL)));
 800304a:	3301      	adds	r3, #1
}
 800304c:	fbb0 f0f3 	udiv	r0, r0, r3
 8003050:	bd08      	pop	{r3, pc}
 8003052:	bf00      	nop
 8003054:	50004600 	.word	0x50004600

08003058 <XMC_SCU_CLOCK_GetWdtClockFrequency>:

/*
 * API to retrieve WDT clock frequency
 */
uint32_t XMC_SCU_CLOCK_GetWdtClockFrequency(void)
{
 8003058:	b508      	push	{r3, lr}
  return (XMC_SCU_CLOCK_WDTCLKSRC_t)(SCU_CLK->WDTCLKCR & SCU_CLK_WDTCLKCR_WDTSEL_Msk);
 800305a:	4b0d      	ldr	r3, [pc, #52]	; (8003090 <XMC_SCU_CLOCK_GetWdtClockFrequency+0x38>)
 800305c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800305e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
  uint32_t frequency = 0UL;
  XMC_SCU_CLOCK_WDTCLKSRC_t clksrc;

  clksrc = XMC_SCU_CLOCK_GetWdtClockSource();

  if (clksrc == XMC_SCU_CLOCK_WDTCLKSRC_PLL)
 8003062:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003066:	d00d      	beq.n	8003084 <XMC_SCU_CLOCK_GetWdtClockFrequency+0x2c>
  {
    frequency = XMC_SCU_CLOCK_GetSystemPllClockFrequency();
  }
  else if (clksrc == XMC_SCU_CLOCK_WDTCLKSRC_OFI)
 8003068:	b17b      	cbz	r3, 800308a <XMC_SCU_CLOCK_GetWdtClockFrequency+0x32>
  {
    frequency = OFI_FREQUENCY;
  }
  else if (clksrc == XMC_SCU_CLOCK_WDTCLKSRC_STDBY)
  {
    frequency = OSI_FREQUENCY;
 800306a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800306e:	bf14      	ite	ne
 8003070:	2000      	movne	r0, #0
 8003072:	f44f 4000 	moveq.w	r0, #32768	; 0x8000
  else
  {

  }

  return (uint32_t)((frequency / (((SCU_CLK->WDTCLKCR & SCU_CLK_WDTCLKCR_WDTDIV_Msk) >>
 8003076:	4b06      	ldr	r3, [pc, #24]	; (8003090 <XMC_SCU_CLOCK_GetWdtClockFrequency+0x38>)
 8003078:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800307a:	b2db      	uxtb	r3, r3
                                    SCU_CLK_WDTCLKCR_WDTDIV_Pos) + 1UL)));
 800307c:	3301      	adds	r3, #1
}
 800307e:	fbb0 f0f3 	udiv	r0, r0, r3
 8003082:	bd08      	pop	{r3, pc}
    frequency = XMC_SCU_CLOCK_GetSystemPllClockFrequency();
 8003084:	f7ff ff78 	bl	8002f78 <XMC_SCU_CLOCK_GetSystemPllClockFrequency>
 8003088:	e7f5      	b.n	8003076 <XMC_SCU_CLOCK_GetWdtClockFrequency+0x1e>
    frequency = OFI_FREQUENCY;
 800308a:	4802      	ldr	r0, [pc, #8]	; (8003094 <XMC_SCU_CLOCK_GetWdtClockFrequency+0x3c>)
 800308c:	e7f3      	b.n	8003076 <XMC_SCU_CLOCK_GetWdtClockFrequency+0x1e>
 800308e:	bf00      	nop
 8003090:	50004600 	.word	0x50004600
 8003094:	016e3600 	.word	0x016e3600

08003098 <XMC_SCU_CLOCK_GetExternalOutputClockFrequency>:
/**
 * @brief API to retrieve EXTERNAL-OUT clock frequency
 * @retval Clock frequency
 */
uint32_t XMC_SCU_CLOCK_GetExternalOutputClockFrequency(void)
{
 8003098:	b508      	push	{r3, lr}
  return (XMC_SCU_CLOCK_EXTOUTCLKSRC_t)(SCU_CLK->EXTCLKCR & SCU_CLK_EXTCLKCR_ECKSEL_Msk);
 800309a:	4b13      	ldr	r3, [pc, #76]	; (80030e8 <XMC_SCU_CLOCK_GetExternalOutputClockFrequency+0x50>)
 800309c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800309e:	f003 0303 	and.w	r3, r3, #3
  uint32_t frequency = 0UL;
  XMC_SCU_CLOCK_EXTOUTCLKSRC_t clksrc;

  clksrc = XMC_SCU_CLOCK_GetExternalOutputClockSource();

  if (clksrc == XMC_SCU_CLOCK_EXTOUTCLKSRC_PLL)
 80030a2:	2b03      	cmp	r3, #3
 80030a4:	d004      	beq.n	80030b0 <XMC_SCU_CLOCK_GetExternalOutputClockFrequency+0x18>
    frequency = XMC_SCU_CLOCK_GetSystemPllClockFrequency();
    
    frequency = (uint32_t)((frequency / ((((SCU_CLK->EXTCLKCR) & SCU_CLK_EXTCLKCR_ECKDIV_Msk) >>
                 SCU_CLK_EXTCLKCR_ECKDIV_Pos)+ 1UL)));
  }
  else if (clksrc == XMC_SCU_CLOCK_EXTOUTCLKSRC_SYS)
 80030a6:	b16b      	cbz	r3, 80030c4 <XMC_SCU_CLOCK_GetExternalOutputClockFrequency+0x2c>
  {
    frequency = XMC_SCU_CLOCK_GetSystemClockFrequency();
  }
  else if (clksrc == XMC_SCU_CLOCK_EXTOUTCLKSRC_USB)
 80030a8:	2b02      	cmp	r3, #2
 80030aa:	d013      	beq.n	80030d4 <XMC_SCU_CLOCK_GetExternalOutputClockFrequency+0x3c>
  uint32_t frequency = 0UL;
 80030ac:	2000      	movs	r0, #0
  else
  {

  }

  return (frequency);
 80030ae:	e010      	b.n	80030d2 <XMC_SCU_CLOCK_GetExternalOutputClockFrequency+0x3a>
    frequency = XMC_SCU_CLOCK_GetSystemPllClockFrequency();
 80030b0:	f7ff ff62 	bl	8002f78 <XMC_SCU_CLOCK_GetSystemPllClockFrequency>
    frequency = (uint32_t)((frequency / ((((SCU_CLK->EXTCLKCR) & SCU_CLK_EXTCLKCR_ECKDIV_Msk) >>
 80030b4:	4b0c      	ldr	r3, [pc, #48]	; (80030e8 <XMC_SCU_CLOCK_GetExternalOutputClockFrequency+0x50>)
 80030b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030b8:	f3c3 4308 	ubfx	r3, r3, #16, #9
                 SCU_CLK_EXTCLKCR_ECKDIV_Pos)+ 1UL)));
 80030bc:	3301      	adds	r3, #1
    frequency = (uint32_t)((frequency / ((((SCU_CLK->EXTCLKCR) & SCU_CLK_EXTCLKCR_ECKDIV_Msk) >>
 80030be:	fbb0 f0f3 	udiv	r0, r0, r3
 80030c2:	e006      	b.n	80030d2 <XMC_SCU_CLOCK_GetExternalOutputClockFrequency+0x3a>
  return SystemCoreClock << ((SCU_CLK->CPUCLKCR & SCU_CLK_CPUCLKCR_CPUDIV_Msk) >> SCU_CLK_CPUCLKCR_CPUDIV_Pos);
 80030c4:	4b08      	ldr	r3, [pc, #32]	; (80030e8 <XMC_SCU_CLOCK_GetExternalOutputClockFrequency+0x50>)
 80030c6:	691b      	ldr	r3, [r3, #16]
 80030c8:	f003 0301 	and.w	r3, r3, #1
 80030cc:	4a07      	ldr	r2, [pc, #28]	; (80030ec <XMC_SCU_CLOCK_GetExternalOutputClockFrequency+0x54>)
 80030ce:	6810      	ldr	r0, [r2, #0]
 80030d0:	4098      	lsls	r0, r3
}
 80030d2:	bd08      	pop	{r3, pc}
    frequency = XMC_SCU_CLOCK_GetUsbPllClockFrequency();
 80030d4:	f7ff ff74 	bl	8002fc0 <XMC_SCU_CLOCK_GetUsbPllClockFrequency>
    frequency = (uint32_t)((frequency / ((((SCU_CLK->EXTCLKCR) & SCU_CLK_EXTCLKCR_ECKDIV_Msk) >>
 80030d8:	4b03      	ldr	r3, [pc, #12]	; (80030e8 <XMC_SCU_CLOCK_GetExternalOutputClockFrequency+0x50>)
 80030da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030dc:	f3c3 4308 	ubfx	r3, r3, #16, #9
                 SCU_CLK_EXTCLKCR_ECKDIV_Pos)+ 1UL)));
 80030e0:	3301      	adds	r3, #1
    frequency = (uint32_t)((frequency / ((((SCU_CLK->EXTCLKCR) & SCU_CLK_EXTCLKCR_ECKDIV_Msk) >>
 80030e2:	fbb0 f0f3 	udiv	r0, r0, r3
 80030e6:	e7f4      	b.n	80030d2 <XMC_SCU_CLOCK_GetExternalOutputClockFrequency+0x3a>
 80030e8:	50004600 	.word	0x50004600
 80030ec:	2000ffc0 	.word	0x2000ffc0

080030f0 <XMC_SCU_CLOCK_GetPeripheralClockFrequency>:
 * API to retrieve clock frequency of peripherals on the peripheral bus using a shared functional clock
 */
uint32_t XMC_SCU_CLOCK_GetPeripheralClockFrequency(void)
{
  return (uint32_t)(XMC_SCU_CLOCK_GetCpuClockFrequency() >>
         ((SCU_CLK->PBCLKCR & SCU_CLK_PBCLKCR_PBDIV_Msk) >> SCU_CLK_PBCLKCR_PBDIV_Pos));  
 80030f0:	4b03      	ldr	r3, [pc, #12]	; (8003100 <XMC_SCU_CLOCK_GetPeripheralClockFrequency+0x10>)
 80030f2:	695b      	ldr	r3, [r3, #20]
 80030f4:	f003 0301 	and.w	r3, r3, #1
  return (uint32_t)(XMC_SCU_CLOCK_GetCpuClockFrequency() >>
 80030f8:	4a02      	ldr	r2, [pc, #8]	; (8003104 <XMC_SCU_CLOCK_GetPeripheralClockFrequency+0x14>)
 80030fa:	6810      	ldr	r0, [r2, #0]
}
 80030fc:	40d8      	lsrs	r0, r3
 80030fe:	4770      	bx	lr
 8003100:	50004600 	.word	0x50004600
 8003104:	2000ffc0 	.word	0x2000ffc0

08003108 <XMC_SCU_CLOCK_SetSystemClockSource>:

/* API to select fSYS */
void XMC_SCU_CLOCK_SetSystemClockSource(const XMC_SCU_CLOCK_SYSCLKSRC_t source)
{
  SCU_CLK->SYSCLKCR = (SCU_CLK->SYSCLKCR & ((uint32_t)~SCU_CLK_SYSCLKCR_SYSSEL_Msk)) |
 8003108:	4a03      	ldr	r2, [pc, #12]	; (8003118 <XMC_SCU_CLOCK_SetSystemClockSource+0x10>)
 800310a:	68d3      	ldr	r3, [r2, #12]
 800310c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003110:	4318      	orrs	r0, r3
 8003112:	60d0      	str	r0, [r2, #12]
                      ((uint32_t)source);
}
 8003114:	4770      	bx	lr
 8003116:	bf00      	nop
 8003118:	50004600 	.word	0x50004600

0800311c <XMC_SCU_CLOCK_SetUsbClockSource>:

/* API to select fUSB */
void XMC_SCU_CLOCK_SetUsbClockSource(const XMC_SCU_CLOCK_USBCLKSRC_t source)
{
  SCU_CLK->USBCLKCR = (SCU_CLK->USBCLKCR & ((uint32_t)~SCU_CLK_USBCLKCR_USBSEL_Msk)) |
 800311c:	4a03      	ldr	r2, [pc, #12]	; (800312c <XMC_SCU_CLOCK_SetUsbClockSource+0x10>)
 800311e:	6993      	ldr	r3, [r2, #24]
 8003120:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003124:	4318      	orrs	r0, r3
 8003126:	6190      	str	r0, [r2, #24]
                      ((uint32_t)source);
}
 8003128:	4770      	bx	lr
 800312a:	bf00      	nop
 800312c:	50004600 	.word	0x50004600

08003130 <XMC_SCU_CLOCK_SetWdtClockSource>:

/* API to select fWDT */
void XMC_SCU_CLOCK_SetWdtClockSource(const XMC_SCU_CLOCK_WDTCLKSRC_t source)
{
  SCU_CLK->WDTCLKCR = (SCU_CLK->WDTCLKCR & ((uint32_t)~SCU_CLK_WDTCLKCR_WDTSEL_Msk)) |
 8003130:	4a03      	ldr	r2, [pc, #12]	; (8003140 <XMC_SCU_CLOCK_SetWdtClockSource+0x10>)
 8003132:	6a53      	ldr	r3, [r2, #36]	; 0x24
 8003134:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8003138:	4318      	orrs	r0, r3
 800313a:	6250      	str	r0, [r2, #36]	; 0x24
                      ((uint32_t)source);
}
 800313c:	4770      	bx	lr
 800313e:	bf00      	nop
 8003140:	50004600 	.word	0x50004600

08003144 <XMC_SCU_CLOCK_SetExternalOutputClockSource>:

/* API to select fEXT */
void XMC_SCU_CLOCK_SetExternalOutputClockSource(const XMC_SCU_CLOCK_EXTOUTCLKSRC_t source)
{
  SCU_CLK->EXTCLKCR = (SCU_CLK->EXTCLKCR & ((uint32_t)~SCU_CLK_EXTCLKCR_ECKSEL_Msk)) |
 8003144:	4a03      	ldr	r2, [pc, #12]	; (8003154 <XMC_SCU_CLOCK_SetExternalOutputClockSource+0x10>)
 8003146:	6a93      	ldr	r3, [r2, #40]	; 0x28
 8003148:	f023 0303 	bic.w	r3, r3, #3
 800314c:	4318      	orrs	r0, r3
 800314e:	6290      	str	r0, [r2, #40]	; 0x28
                      ((uint32_t)source);
}
 8003150:	4770      	bx	lr
 8003152:	bf00      	nop
 8003154:	50004600 	.word	0x50004600

08003158 <XMC_SCU_CLOCK_SetSystemPllClockSource>:

/* API to select fPLL */
void XMC_SCU_CLOCK_SetSystemPllClockSource(const XMC_SCU_CLOCK_SYSPLLCLKSRC_t source)
{
  /* Check input clock */
  if (source == XMC_SCU_CLOCK_SYSPLLCLKSRC_OSCHP) /* Select PLLClockSource */
 8003158:	b138      	cbz	r0, 800316a <XMC_SCU_CLOCK_SetSystemPllClockSource+0x12>
  {
    SCU_PLL->PLLCON2 &= (uint32_t)~(SCU_PLL_PLLCON2_PINSEL_Msk | SCU_PLL_PLLCON2_K1INSEL_Msk);
  }
  else
  {
    SCU_PLL->PLLCON2 |= (uint32_t)(SCU_PLL_PLLCON2_PINSEL_Msk | SCU_PLL_PLLCON2_K1INSEL_Msk);
 800315a:	4a08      	ldr	r2, [pc, #32]	; (800317c <XMC_SCU_CLOCK_SetSystemPllClockSource+0x24>)
 800315c:	68d3      	ldr	r3, [r2, #12]
 800315e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003162:	f043 0301 	orr.w	r3, r3, #1
 8003166:	60d3      	str	r3, [r2, #12]
  }
}
 8003168:	4770      	bx	lr
    SCU_PLL->PLLCON2 &= (uint32_t)~(SCU_PLL_PLLCON2_PINSEL_Msk | SCU_PLL_PLLCON2_K1INSEL_Msk);
 800316a:	4a04      	ldr	r2, [pc, #16]	; (800317c <XMC_SCU_CLOCK_SetSystemPllClockSource+0x24>)
 800316c:	68d3      	ldr	r3, [r2, #12]
 800316e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003172:	f023 0301 	bic.w	r3, r3, #1
 8003176:	60d3      	str	r3, [r2, #12]
 8003178:	4770      	bx	lr
 800317a:	bf00      	nop
 800317c:	50004710 	.word	0x50004710

08003180 <XMC_SCU_HIB_SetRtcClockSource>:

/* API to select fRTC */
void XMC_SCU_HIB_SetRtcClockSource(const XMC_SCU_HIB_RTCCLKSRC_t source)
{ 
  /* Wait until the update of HDCR register in hibernate domain is completed */
  while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 8003180:	4a06      	ldr	r2, [pc, #24]	; (800319c <XMC_SCU_HIB_SetRtcClockSource+0x1c>)
 8003182:	f8d2 30c4 	ldr.w	r3, [r2, #196]	; 0xc4
 8003186:	f013 0f08 	tst.w	r3, #8
 800318a:	d1fa      	bne.n	8003182 <XMC_SCU_HIB_SetRtcClockSource+0x2>
  {
  }

  SCU_HIBERNATE->HDCR = (SCU_HIBERNATE->HDCR & ((uint32_t)~SCU_HIBERNATE_HDCR_RCS_Msk)) |
 800318c:	4a04      	ldr	r2, [pc, #16]	; (80031a0 <XMC_SCU_HIB_SetRtcClockSource+0x20>)
 800318e:	68d3      	ldr	r3, [r2, #12]
 8003190:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003194:	4318      	orrs	r0, r3
 8003196:	60d0      	str	r0, [r2, #12]
                        ((uint32_t)source);
}
 8003198:	4770      	bx	lr
 800319a:	bf00      	nop
 800319c:	50004000 	.word	0x50004000
 80031a0:	50004300 	.word	0x50004300

080031a4 <XMC_SCU_HIB_SetStandbyClockSource>:

/* API to select fSTDBY */
void XMC_SCU_HIB_SetStandbyClockSource(const XMC_SCU_HIB_STDBYCLKSRC_t source)
{
  while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 80031a4:	4a06      	ldr	r2, [pc, #24]	; (80031c0 <XMC_SCU_HIB_SetStandbyClockSource+0x1c>)
 80031a6:	f8d2 30c4 	ldr.w	r3, [r2, #196]	; 0xc4
 80031aa:	f013 0f08 	tst.w	r3, #8
 80031ae:	d1fa      	bne.n	80031a6 <XMC_SCU_HIB_SetStandbyClockSource+0x2>
  {
    /* check SCU_MIRRSTS to ensure that no transfer over serial interface is pending */
  }
  SCU_HIBERNATE->HDCR = (SCU_HIBERNATE->HDCR & ((uint32_t)~SCU_HIBERNATE_HDCR_STDBYSEL_Msk)) |
 80031b0:	4a04      	ldr	r2, [pc, #16]	; (80031c4 <XMC_SCU_HIB_SetStandbyClockSource+0x20>)
 80031b2:	68d3      	ldr	r3, [r2, #12]
 80031b4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80031b8:	4318      	orrs	r0, r3
 80031ba:	60d0      	str	r0, [r2, #12]
                        ((uint32_t)source);
}
 80031bc:	4770      	bx	lr
 80031be:	bf00      	nop
 80031c0:	50004000 	.word	0x50004000
 80031c4:	50004300 	.word	0x50004300

080031c8 <XMC_SCU_CLOCK_SetSystemClockDivider>:
void XMC_SCU_CLOCK_SetSystemClockDivider(const uint32_t divider)
{
  XMC_ASSERT("XMC_SCU_CLOCK_SetSystemClockDivider:Wrong clock divider value",
              (divider <= (SCU_CLK_SYSCLKCR_SYSDIV_Msk + 1UL)) );

  SCU_CLK->SYSCLKCR = (SCU_CLK->SYSCLKCR & ((uint32_t)~SCU_CLK_SYSCLKCR_SYSDIV_Msk)) |
 80031c8:	4a03      	ldr	r2, [pc, #12]	; (80031d8 <XMC_SCU_CLOCK_SetSystemClockDivider+0x10>)
 80031ca:	68d3      	ldr	r3, [r2, #12]
 80031cc:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
                      ((uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_SYSCLKCR_SYSDIV_Pos));
 80031d0:	3801      	subs	r0, #1
  SCU_CLK->SYSCLKCR = (SCU_CLK->SYSCLKCR & ((uint32_t)~SCU_CLK_SYSCLKCR_SYSDIV_Msk)) |
 80031d2:	4303      	orrs	r3, r0
 80031d4:	60d3      	str	r3, [r2, #12]
}
 80031d6:	4770      	bx	lr
 80031d8:	50004600 	.word	0x50004600

080031dc <XMC_SCU_CLOCK_SetCcuClockDivider>:
/* API to program the divider placed between fccu and its parent */
void XMC_SCU_CLOCK_SetCcuClockDivider(const uint32_t divider)
{
  XMC_ASSERT("XMC_SCU_CLOCK_SetCapcomClockDivider:Wrong clock divider value", (divider <= 2UL) );

  SCU_CLK->CCUCLKCR = (SCU_CLK->CCUCLKCR & ((uint32_t)~SCU_CLK_CCUCLKCR_CCUDIV_Msk)) |
 80031dc:	4a03      	ldr	r2, [pc, #12]	; (80031ec <XMC_SCU_CLOCK_SetCcuClockDivider+0x10>)
 80031de:	6a13      	ldr	r3, [r2, #32]
 80031e0:	f023 0301 	bic.w	r3, r3, #1
                      (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_CCUCLKCR_CCUDIV_Pos);
 80031e4:	3801      	subs	r0, #1
  SCU_CLK->CCUCLKCR = (SCU_CLK->CCUCLKCR & ((uint32_t)~SCU_CLK_CCUCLKCR_CCUDIV_Msk)) |
 80031e6:	4303      	orrs	r3, r0
 80031e8:	6213      	str	r3, [r2, #32]
}
 80031ea:	4770      	bx	lr
 80031ec:	50004600 	.word	0x50004600

080031f0 <XMC_SCU_CLOCK_SetCpuClockDivider>:
/* API to program the divider placed between fcpu and its parent */
void XMC_SCU_CLOCK_SetCpuClockDivider(const uint32_t divider)
{
  XMC_ASSERT("XMC_SCU_CLOCK_SetCpuClockDivider:Wrong clock divider value", (divider <= 2UL) );

  SCU_CLK->CPUCLKCR = (SCU_CLK->CPUCLKCR & ((uint32_t)~SCU_CLK_CPUCLKCR_CPUDIV_Msk)) |
 80031f0:	4a03      	ldr	r2, [pc, #12]	; (8003200 <XMC_SCU_CLOCK_SetCpuClockDivider+0x10>)
 80031f2:	6913      	ldr	r3, [r2, #16]
 80031f4:	f023 0301 	bic.w	r3, r3, #1
                      (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_CPUCLKCR_CPUDIV_Pos);
 80031f8:	3801      	subs	r0, #1
  SCU_CLK->CPUCLKCR = (SCU_CLK->CPUCLKCR & ((uint32_t)~SCU_CLK_CPUCLKCR_CPUDIV_Msk)) |
 80031fa:	4303      	orrs	r3, r0
 80031fc:	6113      	str	r3, [r2, #16]
}
 80031fe:	4770      	bx	lr
 8003200:	50004600 	.word	0x50004600

08003204 <XMC_SCU_CLOCK_SetPeripheralClockDivider>:
/* API to program the divider placed between fperiph and its parent */
void XMC_SCU_CLOCK_SetPeripheralClockDivider(const uint32_t divider)
{
  XMC_ASSERT("XMC_SCU_CLOCK_SetPeripheralClockDivider:Wrong clock divider value", (divider <= 2UL) );

  SCU_CLK->PBCLKCR = (SCU_CLK->PBCLKCR & ((uint32_t)~SCU_CLK_PBCLKCR_PBDIV_Msk)) |
 8003204:	4a03      	ldr	r2, [pc, #12]	; (8003214 <XMC_SCU_CLOCK_SetPeripheralClockDivider+0x10>)
 8003206:	6953      	ldr	r3, [r2, #20]
 8003208:	f023 0301 	bic.w	r3, r3, #1
                     ((uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_PBCLKCR_PBDIV_Pos));
 800320c:	3801      	subs	r0, #1
  SCU_CLK->PBCLKCR = (SCU_CLK->PBCLKCR & ((uint32_t)~SCU_CLK_PBCLKCR_PBDIV_Msk)) |
 800320e:	4303      	orrs	r3, r0
 8003210:	6153      	str	r3, [r2, #20]
}
 8003212:	4770      	bx	lr
 8003214:	50004600 	.word	0x50004600

08003218 <XMC_SCU_CLOCK_SetUsbClockDivider>:
void XMC_SCU_CLOCK_SetUsbClockDivider(const uint32_t divider)
{
  XMC_ASSERT("XMC_SCU_CLOCK_SetSdmmcClockDivider:Wrong clock divider value",
              (divider <= (SCU_CLK_USBCLKCR_USBDIV_Msk + 1UL)) );

  SCU_CLK->USBCLKCR = (SCU_CLK->USBCLKCR & ((uint32_t)~SCU_CLK_USBCLKCR_USBDIV_Msk)) |
 8003218:	4a03      	ldr	r2, [pc, #12]	; (8003228 <XMC_SCU_CLOCK_SetUsbClockDivider+0x10>)
 800321a:	6993      	ldr	r3, [r2, #24]
 800321c:	f023 0307 	bic.w	r3, r3, #7
                      (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_USBCLKCR_USBDIV_Pos); 
 8003220:	3801      	subs	r0, #1
  SCU_CLK->USBCLKCR = (SCU_CLK->USBCLKCR & ((uint32_t)~SCU_CLK_USBCLKCR_USBDIV_Msk)) |
 8003222:	4303      	orrs	r3, r0
 8003224:	6193      	str	r3, [r2, #24]
}
 8003226:	4770      	bx	lr
 8003228:	50004600 	.word	0x50004600

0800322c <XMC_SCU_CLOCK_SetEbuClockDivider>:
void XMC_SCU_CLOCK_SetEbuClockDivider(const uint32_t divider)
{
  XMC_ASSERT("XMC_SCU_CLOCK_SetEbuClockDivider:Wrong clock divider value",
              (divider <= (SCU_CLK_EBUCLKCR_EBUDIV_Msk + 1UL) ) );

  SCU_CLK->EBUCLKCR = (SCU_CLK->EBUCLKCR & ((uint32_t)~SCU_CLK_EBUCLKCR_EBUDIV_Msk)) |
 800322c:	4a03      	ldr	r2, [pc, #12]	; (800323c <XMC_SCU_CLOCK_SetEbuClockDivider+0x10>)
 800322e:	69d3      	ldr	r3, [r2, #28]
 8003230:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
                      (uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_EBUCLKCR_EBUDIV_Pos);
 8003234:	3801      	subs	r0, #1
  SCU_CLK->EBUCLKCR = (SCU_CLK->EBUCLKCR & ((uint32_t)~SCU_CLK_EBUCLKCR_EBUDIV_Msk)) |
 8003236:	4303      	orrs	r3, r0
 8003238:	61d3      	str	r3, [r2, #28]
}
 800323a:	4770      	bx	lr
 800323c:	50004600 	.word	0x50004600

08003240 <XMC_SCU_CLOCK_SetWdtClockDivider>:
void XMC_SCU_CLOCK_SetWdtClockDivider(const uint32_t divider)
{
  XMC_ASSERT("XMC_SCU_CLOCK_SetWdtClockDivider:Wrong clock divider value",
              (divider <= (SCU_CLK_WDTCLKCR_WDTDIV_Msk + 1UL) ) );

  SCU_CLK->WDTCLKCR = (SCU_CLK->WDTCLKCR & ((uint32_t)~SCU_CLK_WDTCLKCR_WDTDIV_Msk)) |
 8003240:	4a03      	ldr	r2, [pc, #12]	; (8003250 <XMC_SCU_CLOCK_SetWdtClockDivider+0x10>)
 8003242:	6a53      	ldr	r3, [r2, #36]	; 0x24
 8003244:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
                      (uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_WDTCLKCR_WDTDIV_Pos);
 8003248:	3801      	subs	r0, #1
  SCU_CLK->WDTCLKCR = (SCU_CLK->WDTCLKCR & ((uint32_t)~SCU_CLK_WDTCLKCR_WDTDIV_Msk)) |
 800324a:	4303      	orrs	r3, r0
 800324c:	6253      	str	r3, [r2, #36]	; 0x24
}
 800324e:	4770      	bx	lr
 8003250:	50004600 	.word	0x50004600

08003254 <XMC_SCU_CLOCK_SetExternalOutputClockDivider>:
void XMC_SCU_CLOCK_SetExternalOutputClockDivider(const uint32_t divider)
{
  XMC_ASSERT("XMC_SCU_CLOCK_SetExternalOutputClockDivider:Wrong clock divider value",
              (divider <= (SCU_CLK_EXTCLKCR_ECKDIV_Msk + 1UL) ) );

  SCU_CLK->EXTCLKCR = (SCU_CLK->EXTCLKCR & ((uint32_t)~SCU_CLK_EXTCLKCR_ECKDIV_Msk)) |
 8003254:	4a05      	ldr	r2, [pc, #20]	; (800326c <XMC_SCU_CLOCK_SetExternalOutputClockDivider+0x18>)
 8003256:	6a93      	ldr	r3, [r2, #40]	; 0x28
                      (uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_EXTCLKCR_ECKDIV_Pos);
 8003258:	3801      	subs	r0, #1
  SCU_CLK->EXTCLKCR = (SCU_CLK->EXTCLKCR & ((uint32_t)~SCU_CLK_EXTCLKCR_ECKDIV_Msk)) |
 800325a:	f023 73ff 	bic.w	r3, r3, #33423360	; 0x1fe0000
 800325e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003262:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8003266:	6293      	str	r3, [r2, #40]	; 0x28
}
 8003268:	4770      	bx	lr
 800326a:	bf00      	nop
 800326c:	50004600 	.word	0x50004600

08003270 <XMC_SCU_CLOCK_EnableClock>:
#endif

/* API to enable a given module clock */
void XMC_SCU_CLOCK_EnableClock(const XMC_SCU_CLOCK_t clock)
{
  SCU_CLK->CLKSET = ((uint32_t)clock);
 8003270:	4b01      	ldr	r3, [pc, #4]	; (8003278 <XMC_SCU_CLOCK_EnableClock+0x8>)
 8003272:	6058      	str	r0, [r3, #4]
}
 8003274:	4770      	bx	lr
 8003276:	bf00      	nop
 8003278:	50004600 	.word	0x50004600

0800327c <XMC_SCU_CLOCK_DisableClock>:

/* API to disable a given module clock */
void XMC_SCU_CLOCK_DisableClock(const XMC_SCU_CLOCK_t clock)
{
  SCU_CLK->CLKCLR = ((uint32_t)clock);
 800327c:	4b01      	ldr	r3, [pc, #4]	; (8003284 <XMC_SCU_CLOCK_DisableClock+0x8>)
 800327e:	6098      	str	r0, [r3, #8]
}
 8003280:	4770      	bx	lr
 8003282:	bf00      	nop
 8003284:	50004600 	.word	0x50004600

08003288 <XMC_SCU_CLOCK_IsClockEnabled>:

/* API to determine if module clock of the given peripheral is enabled */
bool XMC_SCU_CLOCK_IsClockEnabled(const XMC_SCU_CLOCK_t clock)
{
  return (bool)(SCU_CLK->CLKSTAT & ((uint32_t)clock));
 8003288:	4b03      	ldr	r3, [pc, #12]	; (8003298 <XMC_SCU_CLOCK_IsClockEnabled+0x10>)
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	4218      	tst	r0, r3
}
 800328e:	bf14      	ite	ne
 8003290:	2001      	movne	r0, #1
 8003292:	2000      	moveq	r0, #0
 8003294:	4770      	bx	lr
 8003296:	bf00      	nop
 8003298:	50004600 	.word	0x50004600

0800329c <XMC_SCU_POWER_GetEVR13Voltage>:
}
#endif

float XMC_SCU_POWER_GetEVR13Voltage(void)
{
  return (SCU_POWER->EVRVADCSTAT & SCU_POWER_EVRVADCSTAT_VADC13V_Msk) * XMC_SCU_POWER_LSB13V;
 800329c:	4b06      	ldr	r3, [pc, #24]	; (80032b8 <XMC_SCU_POWER_GetEVR13Voltage+0x1c>)
 800329e:	695b      	ldr	r3, [r3, #20]
 80032a0:	b2db      	uxtb	r3, r3
 80032a2:	ee07 3a90 	vmov	s15, r3
 80032a6:	eef8 7a67 	vcvt.f32.u32	s15, s15
}
 80032aa:	ed9f 7a04 	vldr	s14, [pc, #16]	; 80032bc <XMC_SCU_POWER_GetEVR13Voltage+0x20>
 80032ae:	ee67 7a87 	vmul.f32	s15, s15, s14
 80032b2:	ee17 0a90 	vmov	r0, s15
 80032b6:	4770      	bx	lr
 80032b8:	50004200 	.word	0x50004200
 80032bc:	3bbe0ded 	.word	0x3bbe0ded

080032c0 <XMC_SCU_POWER_GetEVR33Voltage>:

float XMC_SCU_POWER_GetEVR33Voltage(void)
{
  return ((SCU_POWER->EVRVADCSTAT & SCU_POWER_EVRVADCSTAT_VADC33V_Msk) >> SCU_POWER_EVRVADCSTAT_VADC33V_Pos) * XMC_SCU_POWER_LSB33V;
 80032c0:	4b07      	ldr	r3, [pc, #28]	; (80032e0 <XMC_SCU_POWER_GetEVR33Voltage+0x20>)
 80032c2:	695b      	ldr	r3, [r3, #20]
 80032c4:	f3c3 2307 	ubfx	r3, r3, #8, #8
 80032c8:	ee07 3a90 	vmov	s15, r3
 80032cc:	eef8 7a67 	vcvt.f32.u32	s15, s15
}
 80032d0:	ed9f 7a04 	vldr	s14, [pc, #16]	; 80032e4 <XMC_SCU_POWER_GetEVR33Voltage+0x24>
 80032d4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80032d8:	ee17 0a90 	vmov	r0, s15
 80032dc:	4770      	bx	lr
 80032de:	bf00      	nop
 80032e0:	50004200 	.word	0x50004200
 80032e4:	3cb851ec 	.word	0x3cb851ec

080032e8 <XMC_SCU_CLOCK_EnableUsbPll>:

/* API to enable USB PLL for USB clock */
void XMC_SCU_CLOCK_EnableUsbPll(void)
{
  SCU_PLL->USBPLLCON &= (uint32_t)~(SCU_PLL_USBPLLCON_VCOPWD_Msk | SCU_PLL_USBPLLCON_PLLPWD_Msk);
 80032e8:	4a03      	ldr	r2, [pc, #12]	; (80032f8 <XMC_SCU_CLOCK_EnableUsbPll+0x10>)
 80032ea:	6953      	ldr	r3, [r2, #20]
 80032ec:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80032f0:	f023 0302 	bic.w	r3, r3, #2
 80032f4:	6153      	str	r3, [r2, #20]
}
 80032f6:	4770      	bx	lr
 80032f8:	50004710 	.word	0x50004710

080032fc <XMC_SCU_CLOCK_DisableUsbPll>:

/* API to disable USB PLL for USB clock */
void XMC_SCU_CLOCK_DisableUsbPll(void)
{
  SCU_PLL->USBPLLCON |= (uint32_t)(SCU_PLL_USBPLLCON_VCOPWD_Msk | SCU_PLL_USBPLLCON_PLLPWD_Msk);
 80032fc:	4a03      	ldr	r2, [pc, #12]	; (800330c <XMC_SCU_CLOCK_DisableUsbPll+0x10>)
 80032fe:	6953      	ldr	r3, [r2, #20]
 8003300:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003304:	f043 0302 	orr.w	r3, r3, #2
 8003308:	6153      	str	r3, [r2, #20]
}
 800330a:	4770      	bx	lr
 800330c:	50004710 	.word	0x50004710

08003310 <XMC_SCU_CLOCK_StartUsbPll>:

/* API to configure USB PLL */
void XMC_SCU_CLOCK_StartUsbPll(uint32_t pdiv, uint32_t ndiv)
{
  /* Go to bypass the USB PLL */
  SCU_PLL->USBPLLCON |= (uint32_t)SCU_PLL_USBPLLCON_VCOBYP_Msk;
 8003310:	4b10      	ldr	r3, [pc, #64]	; (8003354 <XMC_SCU_CLOCK_StartUsbPll+0x44>)
 8003312:	695a      	ldr	r2, [r3, #20]
 8003314:	f042 0201 	orr.w	r2, r2, #1
 8003318:	615a      	str	r2, [r3, #20]

  /* disconnect Oscillator from USB PLL */
  SCU_PLL->USBPLLCON |= (uint32_t)SCU_PLL_USBPLLCON_FINDIS_Msk;
 800331a:	695a      	ldr	r2, [r3, #20]
 800331c:	f042 0210 	orr.w	r2, r2, #16
 8003320:	615a      	str	r2, [r3, #20]

  /* Setup Divider settings for USB PLL */
  SCU_PLL->USBPLLCON = (uint32_t)((uint32_t)((ndiv -1U) << SCU_PLL_USBPLLCON_NDIV_Pos) |
 8003322:	3901      	subs	r1, #1
                       (uint32_t)((pdiv - 1U) << SCU_PLL_USBPLLCON_PDIV_Pos));
 8003324:	3801      	subs	r0, #1
 8003326:	0600      	lsls	r0, r0, #24
  SCU_PLL->USBPLLCON = (uint32_t)((uint32_t)((ndiv -1U) << SCU_PLL_USBPLLCON_NDIV_Pos) |
 8003328:	ea40 2101 	orr.w	r1, r0, r1, lsl #8
 800332c:	6159      	str	r1, [r3, #20]

  /* Set OSCDISCDIS */
  SCU_PLL->USBPLLCON |= (uint32_t)SCU_PLL_USBPLLCON_OSCDISCDIS_Msk;
 800332e:	695a      	ldr	r2, [r3, #20]
 8003330:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003334:	615a      	str	r2, [r3, #20]

  /* connect Oscillator to USB PLL */
  SCU_PLL->USBPLLCON &= (uint32_t)~SCU_PLL_USBPLLCON_FINDIS_Msk;
 8003336:	695a      	ldr	r2, [r3, #20]
 8003338:	f022 0210 	bic.w	r2, r2, #16
 800333c:	615a      	str	r2, [r3, #20]

  /* restart PLL Lock detection */
  SCU_PLL->USBPLLCON |= (uint32_t)SCU_PLL_USBPLLCON_RESLD_Msk;
 800333e:	695a      	ldr	r2, [r3, #20]
 8003340:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8003344:	615a      	str	r2, [r3, #20]

  while ((SCU_PLL->USBPLLSTAT & SCU_PLL_USBPLLSTAT_VCOLOCK_Msk) == 0U)
 8003346:	461a      	mov	r2, r3
 8003348:	6913      	ldr	r3, [r2, #16]
 800334a:	f013 0f04 	tst.w	r3, #4
 800334e:	d0fb      	beq.n	8003348 <XMC_SCU_CLOCK_StartUsbPll+0x38>
  {
    /* wait for PLL Lock */
  }

}
 8003350:	4770      	bx	lr
 8003352:	bf00      	nop
 8003354:	50004710 	.word	0x50004710

08003358 <XMC_SCU_CLOCK_StopUsbPll>:

/* API to disable USB PLL operation */
void XMC_SCU_CLOCK_StopUsbPll(void)
{
  SCU_PLL->USBPLLCON = (uint32_t)(SCU_PLL_USBPLLCON_VCOPWD_Msk | SCU_PLL_USBPLLCON_PLLPWD_Msk |
 8003358:	4b01      	ldr	r3, [pc, #4]	; (8003360 <XMC_SCU_CLOCK_StopUsbPll+0x8>)
 800335a:	4a02      	ldr	r2, [pc, #8]	; (8003364 <XMC_SCU_CLOCK_StopUsbPll+0xc>)
 800335c:	615a      	str	r2, [r3, #20]
                                  SCU_PLL_USBPLLCON_VCOBYP_Msk);
}
 800335e:	4770      	bx	lr
 8003360:	50004710 	.word	0x50004710
 8003364:	00010003 	.word	0x00010003

08003368 <XMC_SCU_CLOCK_SetBackupClockCalibrationMode>:

/* API to onfigure the calibration mode for internal oscillator */
void XMC_SCU_CLOCK_SetBackupClockCalibrationMode(XMC_SCU_CLOCK_FOFI_CALIBRATION_MODE_t mode)
{
 8003368:	b510      	push	{r4, lr}
  /* Enable factory calibration based trimming */
  SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_FOTR_Msk;
 800336a:	4a0c      	ldr	r2, [pc, #48]	; (800339c <XMC_SCU_CLOCK_SetBackupClockCalibrationMode+0x34>)
 800336c:	6853      	ldr	r3, [r2, #4]
 800336e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003372:	6053      	str	r3, [r2, #4]

  if (mode == XMC_SCU_CLOCK_FOFI_CALIBRATION_MODE_AUTOMATIC)
 8003374:	2801      	cmp	r0, #1
 8003376:	d003      	beq.n	8003380 <XMC_SCU_CLOCK_SetBackupClockCalibrationMode+0x18>

    /* Enable automatic calibration */
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_AOTREN_Msk;
  }

  XMC_SCU_lDelay(100UL);
 8003378:	2064      	movs	r0, #100	; 0x64
 800337a:	f7ff fc6b 	bl	8002c54 <XMC_SCU_lDelay>
}
 800337e:	bd10      	pop	{r4, pc}
    SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_FOTR_Msk;
 8003380:	4614      	mov	r4, r2
 8003382:	6853      	ldr	r3, [r2, #4]
 8003384:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8003388:	6053      	str	r3, [r2, #4]
    XMC_SCU_lDelay(100UL);
 800338a:	2064      	movs	r0, #100	; 0x64
 800338c:	f7ff fc62 	bl	8002c54 <XMC_SCU_lDelay>
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_AOTREN_Msk;
 8003390:	6863      	ldr	r3, [r4, #4]
 8003392:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8003396:	6063      	str	r3, [r4, #4]
 8003398:	e7ee      	b.n	8003378 <XMC_SCU_CLOCK_SetBackupClockCalibrationMode+0x10>
 800339a:	bf00      	nop
 800339c:	50004710 	.word	0x50004710

080033a0 <XMC_SCU_POWER_EnableUsb>:

/* API to enable USB Phy and comparator */
void XMC_SCU_POWER_EnableUsb(void)
{
#if defined(USB_OTG_SUPPORTED)
  SCU_POWER->PWRSET = (uint32_t)(SCU_POWER_PWRSET_USBOTGEN_Msk | SCU_POWER_PWRSET_USBPHYPDQ_Msk);
 80033a0:	4b02      	ldr	r3, [pc, #8]	; (80033ac <XMC_SCU_POWER_EnableUsb+0xc>)
 80033a2:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 80033a6:	605a      	str	r2, [r3, #4]
#else
  SCU_POWER->PWRSET = (uint32_t)SCU_POWER_PWRSET_USBPHYPDQ_Msk;
#endif
}
 80033a8:	4770      	bx	lr
 80033aa:	bf00      	nop
 80033ac:	50004200 	.word	0x50004200

080033b0 <XMC_SCU_POWER_DisableUsb>:

/* API to power down USB Phy and comparator */
void XMC_SCU_POWER_DisableUsb(void)
{
#if defined(USB_OTG_SUPPORTED)
  SCU_POWER->PWRCLR = (uint32_t)(SCU_POWER_PWRCLR_USBOTGEN_Msk | SCU_POWER_PWRSET_USBPHYPDQ_Msk);
 80033b0:	4b02      	ldr	r3, [pc, #8]	; (80033bc <XMC_SCU_POWER_DisableUsb+0xc>)
 80033b2:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 80033b6:	609a      	str	r2, [r3, #8]
#else
  SCU_POWER->PWRCLR = (uint32_t)SCU_POWER_PWRCLR_USBPHYPDQ_Msk;
#endif    
}
 80033b8:	4770      	bx	lr
 80033ba:	bf00      	nop
 80033bc:	50004200 	.word	0x50004200

080033c0 <XMC_SCU_CLOCK_IsUsbPllLocked>:

/* API to check USB PLL is locked or not */
bool XMC_SCU_CLOCK_IsUsbPllLocked(void)
{
  return (bool)((SCU_PLL->USBPLLSTAT & SCU_PLL_USBPLLSTAT_VCOLOCK_Msk) != 0UL);
 80033c0:	4b02      	ldr	r3, [pc, #8]	; (80033cc <XMC_SCU_CLOCK_IsUsbPllLocked+0xc>)
 80033c2:	6918      	ldr	r0, [r3, #16]
}
 80033c4:	f3c0 0080 	ubfx	r0, r0, #2, #1
 80033c8:	4770      	bx	lr
 80033ca:	bf00      	nop
 80033cc:	50004710 	.word	0x50004710

080033d0 <XMC_SCU_HIB_EnableHibernateDomain>:

/* API to power up the hibernation domain */
void XMC_SCU_HIB_EnableHibernateDomain(void)
{
  /* Power up HIB domain if and only if it is currently powered down */
  if((SCU_POWER->PWRSTAT & SCU_POWER_PWRSTAT_HIBEN_Msk) == 0UL)
 80033d0:	4b0d      	ldr	r3, [pc, #52]	; (8003408 <XMC_SCU_HIB_EnableHibernateDomain+0x38>)
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	f013 0f01 	tst.w	r3, #1
 80033d8:	d107      	bne.n	80033ea <XMC_SCU_HIB_EnableHibernateDomain+0x1a>
  {
    SCU_POWER->PWRSET = (uint32_t)SCU_POWER_PWRSET_HIB_Msk;
 80033da:	4b0b      	ldr	r3, [pc, #44]	; (8003408 <XMC_SCU_HIB_EnableHibernateDomain+0x38>)
 80033dc:	2201      	movs	r2, #1
 80033de:	605a      	str	r2, [r3, #4]
    
    while((SCU_POWER->PWRSTAT & SCU_POWER_PWRSTAT_HIBEN_Msk) == 0UL)
 80033e0:	461a      	mov	r2, r3
 80033e2:	6813      	ldr	r3, [r2, #0]
 80033e4:	f013 0f01 	tst.w	r3, #1
 80033e8:	d0fb      	beq.n	80033e2 <XMC_SCU_HIB_EnableHibernateDomain+0x12>
      /* wait until HIB domain is enabled */
    }    
  }
  
  /* Remove the reset only if HIB domain were in a state of reset */
  if((SCU_RESET->RSTSTAT) & SCU_RESET_RSTSTAT_HIBRS_Msk)
 80033ea:	4b08      	ldr	r3, [pc, #32]	; (800340c <XMC_SCU_HIB_EnableHibernateDomain+0x3c>)
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	f413 7f00 	tst.w	r3, #512	; 0x200
 80033f2:	d008      	beq.n	8003406 <XMC_SCU_HIB_EnableHibernateDomain+0x36>
  {
    SCU_RESET->RSTCLR = (uint32_t)SCU_RESET_RSTCLR_HIBRS_Msk;
 80033f4:	4b05      	ldr	r3, [pc, #20]	; (800340c <XMC_SCU_HIB_EnableHibernateDomain+0x3c>)
 80033f6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80033fa:	609a      	str	r2, [r3, #8]
    while((SCU_RESET->RSTSTAT & SCU_RESET_RSTSTAT_HIBRS_Msk) != 0UL)
 80033fc:	461a      	mov	r2, r3
 80033fe:	6813      	ldr	r3, [r2, #0]
 8003400:	f413 7f00 	tst.w	r3, #512	; 0x200
 8003404:	d1fb      	bne.n	80033fe <XMC_SCU_HIB_EnableHibernateDomain+0x2e>
    {
      /* wait until HIB domain is enabled */
    }
  }
}
 8003406:	4770      	bx	lr
 8003408:	50004200 	.word	0x50004200
 800340c:	50004400 	.word	0x50004400

08003410 <XMC_SCU_HIB_DisableHibernateDomain>:

/* API to power down the hibernation domain */
void XMC_SCU_HIB_DisableHibernateDomain(void)
{
  /* Disable hibernate domain */   
  SCU_POWER->PWRCLR = (uint32_t)SCU_POWER_PWRCLR_HIB_Msk;
 8003410:	4b04      	ldr	r3, [pc, #16]	; (8003424 <XMC_SCU_HIB_DisableHibernateDomain+0x14>)
 8003412:	2201      	movs	r2, #1
 8003414:	609a      	str	r2, [r3, #8]
  /* Reset of hibernate domain reset */  
  SCU_RESET->RSTSET = (uint32_t)SCU_RESET_RSTSET_HIBRS_Msk;
 8003416:	f503 7300 	add.w	r3, r3, #512	; 0x200
 800341a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800341e:	605a      	str	r2, [r3, #4]
}
 8003420:	4770      	bx	lr
 8003422:	bf00      	nop
 8003424:	50004200 	.word	0x50004200

08003428 <XMC_SCU_HIB_IsHibernateDomainEnabled>:

/* API to check the hibernation domain is enabled or not */
bool XMC_SCU_HIB_IsHibernateDomainEnabled(void)
{
  return ((bool)(SCU_POWER->PWRSTAT & SCU_POWER_PWRSTAT_HIBEN_Msk) && 
 8003428:	4b06      	ldr	r3, [pc, #24]	; (8003444 <XMC_SCU_HIB_IsHibernateDomainEnabled+0x1c>)
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	f013 0f01 	tst.w	r3, #1
 8003430:	d006      	beq.n	8003440 <XMC_SCU_HIB_IsHibernateDomainEnabled+0x18>
          !(bool)(SCU_RESET->RSTSTAT & SCU_RESET_RSTSTAT_HIBRS_Msk));
 8003432:	4b05      	ldr	r3, [pc, #20]	; (8003448 <XMC_SCU_HIB_IsHibernateDomainEnabled+0x20>)
 8003434:	6818      	ldr	r0, [r3, #0]
  return ((bool)(SCU_POWER->PWRSTAT & SCU_POWER_PWRSTAT_HIBEN_Msk) && 
 8003436:	f480 7000 	eor.w	r0, r0, #512	; 0x200
 800343a:	f3c0 2040 	ubfx	r0, r0, #9, #1
 800343e:	4770      	bx	lr
 8003440:	2000      	movs	r0, #0
}
 8003442:	4770      	bx	lr
 8003444:	50004200 	.word	0x50004200
 8003448:	50004400 	.word	0x50004400

0800344c <XMC_SCU_HIB_EnableInternalSlowClock>:

/* API to enable internal slow clock - fOSI (32.768kHz) in hibernate domain */
void XMC_SCU_HIB_EnableInternalSlowClock(void)
{
  while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_OSCSICTRL_Msk)
 800344c:	4a05      	ldr	r2, [pc, #20]	; (8003464 <XMC_SCU_HIB_EnableInternalSlowClock+0x18>)
 800344e:	f8d2 30c4 	ldr.w	r3, [r2, #196]	; 0xc4
 8003452:	f013 0f20 	tst.w	r3, #32
 8003456:	d1fa      	bne.n	800344e <XMC_SCU_HIB_EnableInternalSlowClock+0x2>
  {
    /* Wait until OSCSICTRL register in hibernate domain is ready to accept a write */  
  }
  SCU_HIBERNATE->OSCSICTRL &= (uint32_t)~(SCU_HIBERNATE_OSCSICTRL_PWD_Msk);
 8003458:	4a03      	ldr	r2, [pc, #12]	; (8003468 <XMC_SCU_HIB_EnableInternalSlowClock+0x1c>)
 800345a:	6953      	ldr	r3, [r2, #20]
 800345c:	f023 0301 	bic.w	r3, r3, #1
 8003460:	6153      	str	r3, [r2, #20]
}
 8003462:	4770      	bx	lr
 8003464:	50004000 	.word	0x50004000
 8003468:	50004300 	.word	0x50004300

0800346c <XMC_SCU_HIB_DisableInternalSlowClock>:

/* API to disable internal slow clock - fOSI (32.768kHz) in hibernate domain */
void XMC_SCU_HIB_DisableInternalSlowClock(void)
{
  while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_OSCSICTRL_Msk)
 800346c:	4a05      	ldr	r2, [pc, #20]	; (8003484 <XMC_SCU_HIB_DisableInternalSlowClock+0x18>)
 800346e:	f8d2 30c4 	ldr.w	r3, [r2, #196]	; 0xc4
 8003472:	f013 0f20 	tst.w	r3, #32
 8003476:	d1fa      	bne.n	800346e <XMC_SCU_HIB_DisableInternalSlowClock+0x2>
  {
    /* Wait until OSCSICTRL register in hibernate domain is ready to accept a write */  
  }
  SCU_HIBERNATE->OSCSICTRL |= (uint32_t)SCU_HIBERNATE_OSCSICTRL_PWD_Msk;
 8003478:	4a03      	ldr	r2, [pc, #12]	; (8003488 <XMC_SCU_HIB_DisableInternalSlowClock+0x1c>)
 800347a:	6953      	ldr	r3, [r2, #20]
 800347c:	f043 0301 	orr.w	r3, r3, #1
 8003480:	6153      	str	r3, [r2, #20]
}
 8003482:	4770      	bx	lr
 8003484:	50004000 	.word	0x50004000
 8003488:	50004300 	.word	0x50004300

0800348c <XMC_SCU_HIB_ClearEventStatus>:

void XMC_SCU_HIB_ClearEventStatus(int32_t event)
{
  while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCLR_Msk)
 800348c:	4a04      	ldr	r2, [pc, #16]	; (80034a0 <XMC_SCU_HIB_ClearEventStatus+0x14>)
 800348e:	f8d2 30c4 	ldr.w	r3, [r2, #196]	; 0xc4
 8003492:	f013 0f02 	tst.w	r3, #2
 8003496:	d1fa      	bne.n	800348e <XMC_SCU_HIB_ClearEventStatus+0x2>
  {
    /* Wait until HDCLR register in hibernate domain is ready to accept a write */  
  }
  SCU_HIBERNATE->HDCLR = event;
 8003498:	4b02      	ldr	r3, [pc, #8]	; (80034a4 <XMC_SCU_HIB_ClearEventStatus+0x18>)
 800349a:	6058      	str	r0, [r3, #4]
}
 800349c:	4770      	bx	lr
 800349e:	bf00      	nop
 80034a0:	50004000 	.word	0x50004000
 80034a4:	50004300 	.word	0x50004300

080034a8 <XMC_SCU_HIB_TriggerEvent>:

void XMC_SCU_HIB_TriggerEvent(int32_t event)
{
  while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDSET_Msk)
 80034a8:	4a04      	ldr	r2, [pc, #16]	; (80034bc <XMC_SCU_HIB_TriggerEvent+0x14>)
 80034aa:	f8d2 30c4 	ldr.w	r3, [r2, #196]	; 0xc4
 80034ae:	f013 0f04 	tst.w	r3, #4
 80034b2:	d1fa      	bne.n	80034aa <XMC_SCU_HIB_TriggerEvent+0x2>
  {
    /* Wait until HDSET register in hibernate domain is ready to accept a write */    
  }
  SCU_HIBERNATE->HDSET = event;
 80034b4:	4b02      	ldr	r3, [pc, #8]	; (80034c0 <XMC_SCU_HIB_TriggerEvent+0x18>)
 80034b6:	6098      	str	r0, [r3, #8]
}
 80034b8:	4770      	bx	lr
 80034ba:	bf00      	nop
 80034bc:	50004000 	.word	0x50004000
 80034c0:	50004300 	.word	0x50004300

080034c4 <XMC_SCU_HIB_EnableEvent>:
  event = ((event & XMC_SCU_HIB_EVENT_LPAC_HIB_IO_1_POSEDGE) << (SCU_HIBERNATE_HDCR_AHIBIO1HI_Pos - SCU_HIBERNATE_HDSTAT_AHIBIO1PEV_Pos)) | (event & (uint32_t)~XMC_SCU_HIB_EVENT_LPAC_HIB_IO_1_POSEDGE);
  event = ((event & XMC_SCU_HIB_EVENT_LPAC_HIB_IO_1_NEGEDGE) << (SCU_HIBERNATE_HDCR_AHIBIO1LO_Pos - SCU_HIBERNATE_HDSTAT_AHIBIO1NEV_Pos)) | (event & (uint32_t)~XMC_SCU_HIB_EVENT_LPAC_HIB_IO_1_NEGEDGE);
#endif
#endif

  while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 80034c4:	4a05      	ldr	r2, [pc, #20]	; (80034dc <XMC_SCU_HIB_EnableEvent+0x18>)
 80034c6:	f8d2 30c4 	ldr.w	r3, [r2, #196]	; 0xc4
 80034ca:	f013 0f08 	tst.w	r3, #8
 80034ce:	d1fa      	bne.n	80034c6 <XMC_SCU_HIB_EnableEvent+0x2>
  {
    /* Wait until HDCR register in hibernate domain is ready to accept a write */    
  }
  SCU_HIBERNATE->HDCR |= event;
 80034d0:	4b03      	ldr	r3, [pc, #12]	; (80034e0 <XMC_SCU_HIB_EnableEvent+0x1c>)
 80034d2:	68da      	ldr	r2, [r3, #12]
 80034d4:	4310      	orrs	r0, r2
 80034d6:	60d8      	str	r0, [r3, #12]
}
 80034d8:	4770      	bx	lr
 80034da:	bf00      	nop
 80034dc:	50004000 	.word	0x50004000
 80034e0:	50004300 	.word	0x50004300

080034e4 <XMC_SCU_HIB_DisableEvent>:
  event = ((event & XMC_SCU_HIB_EVENT_LPAC_HIB_IO_1_POSEDGE) << (SCU_HIBERNATE_HDCR_AHIBIO1HI_Pos - SCU_HIBERNATE_HDSTAT_AHIBIO1PEV_Pos)) | (event & (uint32_t)~XMC_SCU_HIB_EVENT_LPAC_HIB_IO_1_POSEDGE);
  event = ((event & XMC_SCU_HIB_EVENT_LPAC_HIB_IO_1_NEGEDGE) << (SCU_HIBERNATE_HDCR_AHIBIO1LO_Pos - SCU_HIBERNATE_HDSTAT_AHIBIO1NEV_Pos)) | (event & (uint32_t)~XMC_SCU_HIB_EVENT_LPAC_HIB_IO_1_NEGEDGE);
#endif
#endif

  while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 80034e4:	4a05      	ldr	r2, [pc, #20]	; (80034fc <XMC_SCU_HIB_DisableEvent+0x18>)
 80034e6:	f8d2 30c4 	ldr.w	r3, [r2, #196]	; 0xc4
 80034ea:	f013 0f08 	tst.w	r3, #8
 80034ee:	d1fa      	bne.n	80034e6 <XMC_SCU_HIB_DisableEvent+0x2>
  {
    /* Wait until HDCR register in hibernate domain is ready to accept a write */    
  }
  SCU_HIBERNATE->HDCR &= ~event;
 80034f0:	4a03      	ldr	r2, [pc, #12]	; (8003500 <XMC_SCU_HIB_DisableEvent+0x1c>)
 80034f2:	68d3      	ldr	r3, [r2, #12]
 80034f4:	ea23 0000 	bic.w	r0, r3, r0
 80034f8:	60d0      	str	r0, [r2, #12]
}
 80034fa:	4770      	bx	lr
 80034fc:	50004000 	.word	0x50004000
 8003500:	50004300 	.word	0x50004300

08003504 <XMC_SCU_HIB_EnterHibernateState>:

void XMC_SCU_HIB_EnterHibernateState(void) 
{
  while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 8003504:	4a05      	ldr	r2, [pc, #20]	; (800351c <XMC_SCU_HIB_EnterHibernateState+0x18>)
 8003506:	f8d2 30c4 	ldr.w	r3, [r2, #196]	; 0xc4
 800350a:	f013 0f08 	tst.w	r3, #8
 800350e:	d1fa      	bne.n	8003506 <XMC_SCU_HIB_EnterHibernateState+0x2>
  {
    /* Wait until HDCR register in hibernate domain is ready to accept a write */    
  }
  SCU_HIBERNATE->HDCR |= SCU_HIBERNATE_HDCR_HIB_Msk;
 8003510:	4a03      	ldr	r2, [pc, #12]	; (8003520 <XMC_SCU_HIB_EnterHibernateState+0x1c>)
 8003512:	68d3      	ldr	r3, [r2, #12]
 8003514:	f043 0310 	orr.w	r3, r3, #16
 8003518:	60d3      	str	r3, [r2, #12]
}
 800351a:	4770      	bx	lr
 800351c:	50004000 	.word	0x50004000
 8003520:	50004300 	.word	0x50004300

08003524 <XMC_SCU_HIB_EnterHibernateStateEx>:

void XMC_SCU_HIB_EnterHibernateStateEx(XMC_SCU_HIB_HIBERNATE_MODE_t mode)
{
  if (mode == XMC_SCU_HIB_HIBERNATE_MODE_EXTERNAL)
 8003524:	b100      	cbz	r0, 8003528 <XMC_SCU_HIB_EnterHibernateStateEx+0x4>
 8003526:	4770      	bx	lr
{
 8003528:	b508      	push	{r3, lr}
  {
    XMC_SCU_HIB_EnterHibernateState();
 800352a:	f7ff ffeb 	bl	8003504 <XMC_SCU_HIB_EnterHibernateState>
      /* Wait until HDCR register in hibernate domain is ready to accept a write */
    }
    SCU_HIBERNATE->HINTSET = SCU_HIBERNATE_HINTSET_HIBNINT_Msk;
  }
#endif
}
 800352e:	bd08      	pop	{r3, pc}

08003530 <XMC_SCU_HIB_SetWakeupTriggerInput>:

void XMC_SCU_HIB_SetWakeupTriggerInput(XMC_SCU_HIB_IO_t pin)
{
  while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 8003530:	4a09      	ldr	r2, [pc, #36]	; (8003558 <XMC_SCU_HIB_SetWakeupTriggerInput+0x28>)
 8003532:	f8d2 30c4 	ldr.w	r3, [r2, #196]	; 0xc4
 8003536:	f013 0f08 	tst.w	r3, #8
 800353a:	d1fa      	bne.n	8003532 <XMC_SCU_HIB_SetWakeupTriggerInput+0x2>
  {
    /* Wait until HDCR register in hibernate domain is ready to accept a write */    
  }

  if (pin == XMC_SCU_HIB_IO_0)
 800353c:	b128      	cbz	r0, 800354a <XMC_SCU_HIB_SetWakeupTriggerInput+0x1a>
  {
    SCU_HIBERNATE->HDCR |= SCU_HIBERNATE_HDCR_WKUPSEL_Msk;
  }
  else
  {
    SCU_HIBERNATE->HDCR &= ~SCU_HIBERNATE_HDCR_WKUPSEL_Msk; 
 800353e:	4a07      	ldr	r2, [pc, #28]	; (800355c <XMC_SCU_HIB_SetWakeupTriggerInput+0x2c>)
 8003540:	68d3      	ldr	r3, [r2, #12]
 8003542:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003546:	60d3      	str	r3, [r2, #12]
  }
}
 8003548:	4770      	bx	lr
    SCU_HIBERNATE->HDCR |= SCU_HIBERNATE_HDCR_WKUPSEL_Msk;
 800354a:	4a04      	ldr	r2, [pc, #16]	; (800355c <XMC_SCU_HIB_SetWakeupTriggerInput+0x2c>)
 800354c:	68d3      	ldr	r3, [r2, #12]
 800354e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003552:	60d3      	str	r3, [r2, #12]
 8003554:	4770      	bx	lr
 8003556:	bf00      	nop
 8003558:	50004000 	.word	0x50004000
 800355c:	50004300 	.word	0x50004300

08003560 <XMC_SCU_HIB_SetPinMode>:

void XMC_SCU_HIB_SetPinMode(XMC_SCU_HIB_IO_t pin, XMC_SCU_HIB_PIN_MODE_t mode)
{
 8003560:	b410      	push	{r4}
  while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 8003562:	4a0a      	ldr	r2, [pc, #40]	; (800358c <XMC_SCU_HIB_SetPinMode+0x2c>)
 8003564:	f8d2 30c4 	ldr.w	r3, [r2, #196]	; 0xc4
 8003568:	f013 0f08 	tst.w	r3, #8
 800356c:	d1fa      	bne.n	8003564 <XMC_SCU_HIB_SetPinMode+0x4>
  {
    /* Wait until HDCR register in hibernate domain is ready to accept a write */    
  }
  SCU_HIBERNATE->HDCR = (SCU_HIBERNATE->HDCR & ~(SCU_HIBERNATE_HDCR_HIBIO0SEL_Msk << (SCU_HIBERNATE_HDCR_HIBIOSEL_Size * pin))) |
 800356e:	4c08      	ldr	r4, [pc, #32]	; (8003590 <XMC_SCU_HIB_SetPinMode+0x30>)
 8003570:	68e3      	ldr	r3, [r4, #12]
 8003572:	0080      	lsls	r0, r0, #2
 8003574:	f44f 2270 	mov.w	r2, #983040	; 0xf0000
 8003578:	4082      	lsls	r2, r0
 800357a:	ea23 0302 	bic.w	r3, r3, r2
                        (mode << (SCU_HIBERNATE_HDCR_HIBIOSEL_Size * pin));
 800357e:	4081      	lsls	r1, r0
  SCU_HIBERNATE->HDCR = (SCU_HIBERNATE->HDCR & ~(SCU_HIBERNATE_HDCR_HIBIO0SEL_Msk << (SCU_HIBERNATE_HDCR_HIBIOSEL_Size * pin))) |
 8003580:	4319      	orrs	r1, r3
 8003582:	60e1      	str	r1, [r4, #12]
}
 8003584:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003588:	4770      	bx	lr
 800358a:	bf00      	nop
 800358c:	50004000 	.word	0x50004000
 8003590:	50004300 	.word	0x50004300

08003594 <XMC_SCU_HIB_SetPinOutputLevel>:

void XMC_SCU_HIB_SetPinOutputLevel(XMC_SCU_HIB_IO_t pin, XMC_SCU_HIB_IO_OUTPUT_LEVEL_t level)
{
 8003594:	b410      	push	{r4}
  while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 8003596:	4a09      	ldr	r2, [pc, #36]	; (80035bc <XMC_SCU_HIB_SetPinOutputLevel+0x28>)
 8003598:	f8d2 30c4 	ldr.w	r3, [r2, #196]	; 0xc4
 800359c:	f013 0f08 	tst.w	r3, #8
 80035a0:	d1fa      	bne.n	8003598 <XMC_SCU_HIB_SetPinOutputLevel+0x4>
  {
    /* Wait until HDCR register in hibernate domain is ready to accept a write */    
  }
  SCU_HIBERNATE->HDCR = (SCU_HIBERNATE->HDCR & ~(SCU_HIBERNATE_HDCR_HIBIO0POL_Msk << pin)) |
 80035a2:	4c07      	ldr	r4, [pc, #28]	; (80035c0 <XMC_SCU_HIB_SetPinOutputLevel+0x2c>)
 80035a4:	68e3      	ldr	r3, [r4, #12]
 80035a6:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80035aa:	4082      	lsls	r2, r0
 80035ac:	ea23 0302 	bic.w	r3, r3, r2
                        (level << pin);
 80035b0:	4081      	lsls	r1, r0
  SCU_HIBERNATE->HDCR = (SCU_HIBERNATE->HDCR & ~(SCU_HIBERNATE_HDCR_HIBIO0POL_Msk << pin)) |
 80035b2:	4319      	orrs	r1, r3
 80035b4:	60e1      	str	r1, [r4, #12]
}
 80035b6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80035ba:	4770      	bx	lr
 80035bc:	50004000 	.word	0x50004000
 80035c0:	50004300 	.word	0x50004300

080035c4 <XMC_SCU_HIB_SetInput0>:

void XMC_SCU_HIB_SetInput0(XMC_SCU_HIB_IO_t pin)
{
  while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 80035c4:	4a09      	ldr	r2, [pc, #36]	; (80035ec <XMC_SCU_HIB_SetInput0+0x28>)
 80035c6:	f8d2 30c4 	ldr.w	r3, [r2, #196]	; 0xc4
 80035ca:	f013 0f08 	tst.w	r3, #8
 80035ce:	d1fa      	bne.n	80035c6 <XMC_SCU_HIB_SetInput0+0x2>
  {
    /* Wait until HDCR register in hibernate domain is ready to accept a write */    
  }

  if (pin == XMC_SCU_HIB_IO_0)
 80035d0:	b128      	cbz	r0, 80035de <XMC_SCU_HIB_SetInput0+0x1a>
  {
    SCU_HIBERNATE->HDCR |= SCU_HIBERNATE_HDCR_GPI0SEL_Msk;
  }
  else
  {
    SCU_HIBERNATE->HDCR &= ~SCU_HIBERNATE_HDCR_GPI0SEL_Msk; 
 80035d2:	4a07      	ldr	r2, [pc, #28]	; (80035f0 <XMC_SCU_HIB_SetInput0+0x2c>)
 80035d4:	68d3      	ldr	r3, [r2, #12]
 80035d6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80035da:	60d3      	str	r3, [r2, #12]
  }
}
 80035dc:	4770      	bx	lr
    SCU_HIBERNATE->HDCR |= SCU_HIBERNATE_HDCR_GPI0SEL_Msk;
 80035de:	4a04      	ldr	r2, [pc, #16]	; (80035f0 <XMC_SCU_HIB_SetInput0+0x2c>)
 80035e0:	68d3      	ldr	r3, [r2, #12]
 80035e2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80035e6:	60d3      	str	r3, [r2, #12]
 80035e8:	4770      	bx	lr
 80035ea:	bf00      	nop
 80035ec:	50004000 	.word	0x50004000
 80035f0:	50004300 	.word	0x50004300

080035f4 <XMC_SCU_HIB_SetSR0Input>:

void XMC_SCU_HIB_SetSR0Input(XMC_SCU_HIB_SR0_INPUT_t input)
{
  while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 80035f4:	4a06      	ldr	r2, [pc, #24]	; (8003610 <XMC_SCU_HIB_SetSR0Input+0x1c>)
 80035f6:	f8d2 30c4 	ldr.w	r3, [r2, #196]	; 0xc4
 80035fa:	f013 0f08 	tst.w	r3, #8
 80035fe:	d1fa      	bne.n	80035f6 <XMC_SCU_HIB_SetSR0Input+0x2>
    /* Wait until HDCR register in hibernate domain is ready to accept a write */
  }
#if ((UC_SERIES == XMC44) || (UC_SERIES == XMC42) || (UC_SERIES == XMC41))
  SCU_HIBERNATE->HDCR = (SCU_HIBERNATE->HDCR & (uint32_t)~(SCU_HIBERNATE_HDCR_GPI0SEL_Msk | SCU_HIBERNATE_HDCR_ADIG0SEL_Msk)) | 
#else
  SCU_HIBERNATE->HDCR = (SCU_HIBERNATE->HDCR & (uint32_t)~(SCU_HIBERNATE_HDCR_GPI0SEL_Msk)) | 
 8003600:	4a04      	ldr	r2, [pc, #16]	; (8003614 <XMC_SCU_HIB_SetSR0Input+0x20>)
 8003602:	68d3      	ldr	r3, [r2, #12]
 8003604:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003608:	4318      	orrs	r0, r3
 800360a:	60d0      	str	r0, [r2, #12]
#endif  
                        input;
}
 800360c:	4770      	bx	lr
 800360e:	bf00      	nop
 8003610:	50004000 	.word	0x50004000
 8003614:	50004300 	.word	0x50004300

08003618 <XMC_SCU_CLOCK_IsLowPowerOscillatorStable>:

#endif

bool XMC_SCU_CLOCK_IsLowPowerOscillatorStable(void)
{
  return ((SCU_HIBERNATE->HDSTAT & SCU_HIBERNATE_HDSTAT_ULPWDG_Msk) == 0UL);
 8003618:	4b03      	ldr	r3, [pc, #12]	; (8003628 <XMC_SCU_CLOCK_IsLowPowerOscillatorStable+0x10>)
 800361a:	6818      	ldr	r0, [r3, #0]
 800361c:	f080 0008 	eor.w	r0, r0, #8
}
 8003620:	f3c0 00c0 	ubfx	r0, r0, #3, #1
 8003624:	4770      	bx	lr
 8003626:	bf00      	nop
 8003628:	50004300 	.word	0x50004300

0800362c <XMC_SCU_CLOCK_EnableLowPowerOscillator>:

/* API to configure the 32khz Ultra Low Power oscillator */
void XMC_SCU_CLOCK_EnableLowPowerOscillator(void)
{
  /* Enable OSC_ULP */
  while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_OSCULCTRL_Msk)
 800362c:	4a13      	ldr	r2, [pc, #76]	; (800367c <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x50>)
 800362e:	f8d2 30c4 	ldr.w	r3, [r2, #196]	; 0xc4
 8003632:	f013 0f80 	tst.w	r3, #128	; 0x80
 8003636:	d1fa      	bne.n	800362e <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x2>
  {
    /* Wait until no pending update to OSCULCTRL register in hibernate domain */
  }
  SCU_HIBERNATE->OSCULCTRL &= ~SCU_HIBERNATE_OSCULCTRL_MODE_Msk;
 8003638:	4a11      	ldr	r2, [pc, #68]	; (8003680 <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x54>)
 800363a:	69d3      	ldr	r3, [r2, #28]
 800363c:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8003640:	61d3      	str	r3, [r2, #28]

  /* Enable OSC_ULP Oscillator Watchdog*/
  while (SCU_GENERAL->MIRRSTS & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 8003642:	f5a2 7240 	sub.w	r2, r2, #768	; 0x300
 8003646:	f8d2 30c4 	ldr.w	r3, [r2, #196]	; 0xc4
 800364a:	f013 0f08 	tst.w	r3, #8
 800364e:	d1fa      	bne.n	8003646 <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x1a>
  {
    /* check SCU_MIRRSTS to ensure that no transfer over serial interface is pending */
  }
  SCU_HIBERNATE->HDCR |= (uint32_t)SCU_HIBERNATE_HDCR_ULPWDGEN_Msk;
 8003650:	4a0b      	ldr	r2, [pc, #44]	; (8003680 <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x54>)
 8003652:	68d3      	ldr	r3, [r2, #12]
 8003654:	f043 0308 	orr.w	r3, r3, #8
 8003658:	60d3      	str	r3, [r2, #12]

  /* Enable OSC_ULP Oscillator Watchdog*/
  while (SCU_GENERAL->MIRRSTS & SCU_GENERAL_MIRRSTS_HDSET_Msk)
 800365a:	f5a2 7240 	sub.w	r2, r2, #768	; 0x300
 800365e:	f8d2 30c4 	ldr.w	r3, [r2, #196]	; 0xc4
 8003662:	f013 0f04 	tst.w	r3, #4
 8003666:	d1fa      	bne.n	800365e <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x32>
  {
    /* check SCU_MIRRSTS to ensure that no transfer over serial interface is pending */
  }
  SCU_HIBERNATE->HDSET = (uint32_t)SCU_HIBERNATE_HDSET_ULPWDG_Msk;
 8003668:	4b05      	ldr	r3, [pc, #20]	; (8003680 <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x54>)
 800366a:	2208      	movs	r2, #8
 800366c:	609a      	str	r2, [r3, #8]
 * is busy with executing the previous operation.\n
 * Note: There is no hibernate domain in XMC1x devices. This register is retained for legacy purpose.
 */
__STATIC_INLINE uint32_t XMC_SCU_GetMirrorStatus(void)
{
  return(SCU_GENERAL->MIRRSTS);
 800366e:	4a03      	ldr	r2, [pc, #12]	; (800367c <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x50>)
 8003670:	f8d2 30c4 	ldr.w	r3, [r2, #196]	; 0xc4

  while (XMC_SCU_GetMirrorStatus() != 0)
 8003674:	2b00      	cmp	r3, #0
 8003676:	d1fb      	bne.n	8003670 <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x44>
  {
    /* Wait until update of the stanby clock source is done in the HIB domain */    
  }
}
 8003678:	4770      	bx	lr
 800367a:	bf00      	nop
 800367c:	50004000 	.word	0x50004000
 8003680:	50004300 	.word	0x50004300

08003684 <XMC_SCU_CLOCK_DisableLowPowerOscillator>:

/* API to configure the 32khz Ultra Low Power oscillator */
void XMC_SCU_CLOCK_DisableLowPowerOscillator(void)
{
  while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_OSCULCTRL_Msk)
 8003684:	4a05      	ldr	r2, [pc, #20]	; (800369c <XMC_SCU_CLOCK_DisableLowPowerOscillator+0x18>)
 8003686:	f8d2 30c4 	ldr.w	r3, [r2, #196]	; 0xc4
 800368a:	f013 0f80 	tst.w	r3, #128	; 0x80
 800368e:	d1fa      	bne.n	8003686 <XMC_SCU_CLOCK_DisableLowPowerOscillator+0x2>
  {
    /* Wait until OSCULCTRL register in hibernate domain is ready to accept a write */    
  }
  SCU_HIBERNATE->OSCULCTRL |= (uint32_t)SCU_HIBERNATE_OSCULCTRL_MODE_Msk;
 8003690:	4a03      	ldr	r2, [pc, #12]	; (80036a0 <XMC_SCU_CLOCK_DisableLowPowerOscillator+0x1c>)
 8003692:	69d3      	ldr	r3, [r2, #28]
 8003694:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 8003698:	61d3      	str	r3, [r2, #28]
}
 800369a:	4770      	bx	lr
 800369c:	50004000 	.word	0x50004000
 80036a0:	50004300 	.word	0x50004300

080036a4 <XMC_SCU_CLOCK_EnableLowPowerOscillatorGeneralPurposeInput>:

void XMC_SCU_CLOCK_EnableLowPowerOscillatorGeneralPurposeInput(void)
{
  while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_OSCULCTRL_Msk)
 80036a4:	4a05      	ldr	r2, [pc, #20]	; (80036bc <XMC_SCU_CLOCK_EnableLowPowerOscillatorGeneralPurposeInput+0x18>)
 80036a6:	f8d2 30c4 	ldr.w	r3, [r2, #196]	; 0xc4
 80036aa:	f013 0f80 	tst.w	r3, #128	; 0x80
 80036ae:	d1fa      	bne.n	80036a6 <XMC_SCU_CLOCK_EnableLowPowerOscillatorGeneralPurposeInput+0x2>
  {
    /* Wait until OSCULCTRL register in hibernate domain is ready to accept a write */    
  }
  SCU_HIBERNATE->OSCULCTRL |= SCU_HIBERNATE_OSCULCTRL_X1DEN_Msk | SCU_HIBERNATE_OSCULCTRL_MODE_Msk;
 80036b0:	4a03      	ldr	r2, [pc, #12]	; (80036c0 <XMC_SCU_CLOCK_EnableLowPowerOscillatorGeneralPurposeInput+0x1c>)
 80036b2:	69d3      	ldr	r3, [r2, #28]
 80036b4:	f043 0331 	orr.w	r3, r3, #49	; 0x31
 80036b8:	61d3      	str	r3, [r2, #28]
}
 80036ba:	4770      	bx	lr
 80036bc:	50004000 	.word	0x50004000
 80036c0:	50004300 	.word	0x50004300

080036c4 <XMC_SCU_CLOCK_DisableLowPowerOscillatorGeneralPurposeInput>:

void XMC_SCU_CLOCK_DisableLowPowerOscillatorGeneralPurposeInput(void)
{
  while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_OSCULCTRL_Msk)
 80036c4:	4a06      	ldr	r2, [pc, #24]	; (80036e0 <XMC_SCU_CLOCK_DisableLowPowerOscillatorGeneralPurposeInput+0x1c>)
 80036c6:	f8d2 30c4 	ldr.w	r3, [r2, #196]	; 0xc4
 80036ca:	f013 0f80 	tst.w	r3, #128	; 0x80
 80036ce:	d1fa      	bne.n	80036c6 <XMC_SCU_CLOCK_DisableLowPowerOscillatorGeneralPurposeInput+0x2>
  {
    /* Wait until OSCULCTRL register in hibernate domain is ready to accept a write */    
  }
  SCU_HIBERNATE->OSCULCTRL = (SCU_HIBERNATE->OSCULCTRL & ~(uint32_t)(SCU_HIBERNATE_OSCULCTRL_X1DEN_Msk | SCU_HIBERNATE_OSCULCTRL_MODE_Msk)) |
 80036d0:	4a04      	ldr	r2, [pc, #16]	; (80036e4 <XMC_SCU_CLOCK_DisableLowPowerOscillatorGeneralPurposeInput+0x20>)
 80036d2:	69d3      	ldr	r3, [r2, #28]
 80036d4:	f023 0331 	bic.w	r3, r3, #49	; 0x31
 80036d8:	f043 0320 	orr.w	r3, r3, #32
 80036dc:	61d3      	str	r3, [r2, #28]
                             (SCU_HIBERNATE_OSCULCTRL_MODE_OSC_POWER_DOWN << SCU_HIBERNATE_OSCULCTRL_MODE_Pos);                       
}
 80036de:	4770      	bx	lr
 80036e0:	50004000 	.word	0x50004000
 80036e4:	50004300 	.word	0x50004300

080036e8 <XMC_SCU_CLOCK_GetLowPowerOscillatorGeneralPurposeInputStatus>:

uint32_t XMC_SCU_CLOCK_GetLowPowerOscillatorGeneralPurposeInputStatus(void)
{
  return (SCU_HIBERNATE->OSCULSTAT & SCU_HIBERNATE_OSCULSTAT_X1D_Msk);
 80036e8:	4b02      	ldr	r3, [pc, #8]	; (80036f4 <XMC_SCU_CLOCK_GetLowPowerOscillatorGeneralPurposeInputStatus+0xc>)
 80036ea:	6998      	ldr	r0, [r3, #24]
}
 80036ec:	f000 0001 	and.w	r0, r0, #1
 80036f0:	4770      	bx	lr
 80036f2:	bf00      	nop
 80036f4:	50004300 	.word	0x50004300

080036f8 <XMC_SCU_CLOCK_EnableHighPerformanceOscillator>:

/* API to enable High Precision High Speed oscillator */
void XMC_SCU_CLOCK_EnableHighPerformanceOscillator(void)
{
 80036f8:	b570      	push	{r4, r5, r6, lr}
  SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_PLLPWD_Msk;
 80036fa:	4d0d      	ldr	r5, [pc, #52]	; (8003730 <XMC_SCU_CLOCK_EnableHighPerformanceOscillator+0x38>)
 80036fc:	686b      	ldr	r3, [r5, #4]
 80036fe:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003702:	606b      	str	r3, [r5, #4]

  SCU_OSC->OSCHPCTRL = (uint32_t)((SCU_OSC->OSCHPCTRL & ~(SCU_OSC_OSCHPCTRL_MODE_Msk | SCU_OSC_OSCHPCTRL_OSCVAL_Msk)) |
 8003704:	4e0b      	ldr	r6, [pc, #44]	; (8003734 <XMC_SCU_CLOCK_EnableHighPerformanceOscillator+0x3c>)
 8003706:	6874      	ldr	r4, [r6, #4]
                                  (((OSCHP_GetFrequency() / FOSCREF) - 1UL) << SCU_OSC_OSCHPCTRL_OSCVAL_Pos));
 8003708:	f000 fe5a 	bl	80043c0 <OSCHP_GetFrequency>
 800370c:	4b0a      	ldr	r3, [pc, #40]	; (8003738 <XMC_SCU_CLOCK_EnableHighPerformanceOscillator+0x40>)
 800370e:	fba3 3000 	umull	r3, r0, r3, r0
 8003712:	0d03      	lsrs	r3, r0, #20
 8003714:	1e58      	subs	r0, r3, #1
  SCU_OSC->OSCHPCTRL = (uint32_t)((SCU_OSC->OSCHPCTRL & ~(SCU_OSC_OSCHPCTRL_MODE_Msk | SCU_OSC_OSCHPCTRL_OSCVAL_Msk)) |
 8003716:	f424 2370 	bic.w	r3, r4, #983040	; 0xf0000
 800371a:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 800371e:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8003722:	6073      	str	r3, [r6, #4]

  /* restart OSC Watchdog */
  SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_OSCRES_Msk;
 8003724:	686b      	ldr	r3, [r5, #4]
 8003726:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800372a:	606b      	str	r3, [r5, #4]
}
 800372c:	bd70      	pop	{r4, r5, r6, pc}
 800372e:	bf00      	nop
 8003730:	50004710 	.word	0x50004710
 8003734:	50004700 	.word	0x50004700
 8003738:	6b5fca6b 	.word	0x6b5fca6b

0800373c <XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable>:

bool XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable(void)
{
  return ((SCU_PLL->PLLSTAT & XMC_SCU_PLL_PLLSTAT_OSC_USABLE) == XMC_SCU_PLL_PLLSTAT_OSC_USABLE);
 800373c:	4b04      	ldr	r3, [pc, #16]	; (8003750 <XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable+0x14>)
 800373e:	6818      	ldr	r0, [r3, #0]
 8003740:	f400 7060 	and.w	r0, r0, #896	; 0x380
}
 8003744:	f5b0 7f60 	cmp.w	r0, #896	; 0x380
 8003748:	bf14      	ite	ne
 800374a:	2000      	movne	r0, #0
 800374c:	2001      	moveq	r0, #1
 800374e:	4770      	bx	lr
 8003750:	50004710 	.word	0x50004710

08003754 <XMC_SCU_CLOCK_DisableHighPerformanceOscillator>:

/* API to disable High Precision High Speed oscillator */
void XMC_SCU_CLOCK_DisableHighPerformanceOscillator(void)
{
  SCU_OSC->OSCHPCTRL |= (uint32_t)SCU_OSC_OSCHPCTRL_MODE_Msk;
 8003754:	4a02      	ldr	r2, [pc, #8]	; (8003760 <XMC_SCU_CLOCK_DisableHighPerformanceOscillator+0xc>)
 8003756:	6853      	ldr	r3, [r2, #4]
 8003758:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 800375c:	6053      	str	r3, [r2, #4]
}
 800375e:	4770      	bx	lr
 8003760:	50004700 	.word	0x50004700

08003764 <XMC_SCU_CLOCK_EnableHighPerformanceOscillatorGeneralPurposeInput>:

void XMC_SCU_CLOCK_EnableHighPerformanceOscillatorGeneralPurposeInput(void)
{
  SCU_OSC->OSCHPCTRL |= SCU_OSC_OSCHPCTRL_X1DEN_Msk;
 8003764:	4a02      	ldr	r2, [pc, #8]	; (8003770 <XMC_SCU_CLOCK_EnableHighPerformanceOscillatorGeneralPurposeInput+0xc>)
 8003766:	6853      	ldr	r3, [r2, #4]
 8003768:	f043 0301 	orr.w	r3, r3, #1
 800376c:	6053      	str	r3, [r2, #4]
}
 800376e:	4770      	bx	lr
 8003770:	50004700 	.word	0x50004700

08003774 <XMC_SCU_CLOCK_DisableHighPerformanceOscillatorGeneralPurposeInput>:

void XMC_SCU_CLOCK_DisableHighPerformanceOscillatorGeneralPurposeInput(void)
{
  SCU_OSC->OSCHPCTRL &= ~SCU_OSC_OSCHPCTRL_X1DEN_Msk;
 8003774:	4a02      	ldr	r2, [pc, #8]	; (8003780 <XMC_SCU_CLOCK_DisableHighPerformanceOscillatorGeneralPurposeInput+0xc>)
 8003776:	6853      	ldr	r3, [r2, #4]
 8003778:	f023 0301 	bic.w	r3, r3, #1
 800377c:	6053      	str	r3, [r2, #4]
}
 800377e:	4770      	bx	lr
 8003780:	50004700 	.word	0x50004700

08003784 <XMC_SCU_CLOCK_GetHighPerformanceOscillatorGeneralPurposeInputStatus>:

uint32_t XMC_SCU_CLOCK_GetHighPerformanceOscillatorGeneralPurposeInputStatus(void)
{
  return (SCU_OSC->OSCHPSTAT & SCU_OSC_OSCHPSTAT_X1D_Msk);
 8003784:	4b02      	ldr	r3, [pc, #8]	; (8003790 <XMC_SCU_CLOCK_GetHighPerformanceOscillatorGeneralPurposeInputStatus+0xc>)
 8003786:	6818      	ldr	r0, [r3, #0]
}
 8003788:	f000 0001 	and.w	r0, r0, #1
 800378c:	4770      	bx	lr
 800378e:	bf00      	nop
 8003790:	50004700 	.word	0x50004700

08003794 <XMC_SCU_CLOCK_EnableSystemPll>:

/* API to enable main PLL */
void XMC_SCU_CLOCK_EnableSystemPll(void)
{
  SCU_PLL->PLLCON0 &= (uint32_t)~(SCU_PLL_PLLCON0_VCOPWD_Msk | SCU_PLL_PLLCON0_PLLPWD_Msk);
 8003794:	4a03      	ldr	r2, [pc, #12]	; (80037a4 <XMC_SCU_CLOCK_EnableSystemPll+0x10>)
 8003796:	6853      	ldr	r3, [r2, #4]
 8003798:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800379c:	f023 0302 	bic.w	r3, r3, #2
 80037a0:	6053      	str	r3, [r2, #4]
}
 80037a2:	4770      	bx	lr
 80037a4:	50004710 	.word	0x50004710

080037a8 <XMC_SCU_CLOCK_DisableSystemPll>:

/* API to disable main PLL */
void XMC_SCU_CLOCK_DisableSystemPll(void)
{
  SCU_PLL->PLLCON0 |= (uint32_t)(SCU_PLL_PLLCON0_VCOPWD_Msk | SCU_PLL_PLLCON0_PLLPWD_Msk);
 80037a8:	4a03      	ldr	r2, [pc, #12]	; (80037b8 <XMC_SCU_CLOCK_DisableSystemPll+0x10>)
 80037aa:	6853      	ldr	r3, [r2, #4]
 80037ac:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80037b0:	f043 0302 	orr.w	r3, r3, #2
 80037b4:	6053      	str	r3, [r2, #4]
}
 80037b6:	4770      	bx	lr
 80037b8:	50004710 	.word	0x50004710

080037bc <XMC_SCU_CLOCK_StopSystemPll>:
}

/* API to stop main PLL operation */
void XMC_SCU_CLOCK_StopSystemPll(void)
{
  SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_PLLPWD_Msk;
 80037bc:	4a02      	ldr	r2, [pc, #8]	; (80037c8 <XMC_SCU_CLOCK_StopSystemPll+0xc>)
 80037be:	6853      	ldr	r3, [r2, #4]
 80037c0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80037c4:	6053      	str	r3, [r2, #4]
}
 80037c6:	4770      	bx	lr
 80037c8:	50004710 	.word	0x50004710

080037cc <XMC_SCU_CLOCK_StepSystemPllFrequency>:

/* API to step up/down the main PLL frequency */
void XMC_SCU_CLOCK_StepSystemPllFrequency(uint32_t kdiv)
{
 80037cc:	b508      	push	{r3, lr}
  SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~SCU_PLL_PLLCON1_K2DIV_Msk) |
 80037ce:	4a06      	ldr	r2, [pc, #24]	; (80037e8 <XMC_SCU_CLOCK_StepSystemPllFrequency+0x1c>)
 80037d0:	6893      	ldr	r3, [r2, #8]
                     ((kdiv - 1UL) << SCU_PLL_PLLCON1_K2DIV_Pos));
 80037d2:	3801      	subs	r0, #1
  SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~SCU_PLL_PLLCON1_K2DIV_Msk) |
 80037d4:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 80037d8:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80037dc:	6093      	str	r3, [r2, #8]

  XMC_SCU_lDelay(50U);
 80037de:	2032      	movs	r0, #50	; 0x32
 80037e0:	f7ff fa38 	bl	8002c54 <XMC_SCU_lDelay>
}
 80037e4:	bd08      	pop	{r3, pc}
 80037e6:	bf00      	nop
 80037e8:	50004710 	.word	0x50004710

080037ec <XMC_SCU_CLOCK_StartSystemPll>:
{
 80037ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80037f0:	4680      	mov	r8, r0
 80037f2:	460c      	mov	r4, r1
 80037f4:	4617      	mov	r7, r2
 80037f6:	461e      	mov	r6, r3
 80037f8:	9d06      	ldr	r5, [sp, #24]
  XMC_SCU_CLOCK_SetSystemPllClockSource(source);
 80037fa:	f7ff fcad 	bl	8003158 <XMC_SCU_CLOCK_SetSystemPllClockSource>
  if (mode == XMC_SCU_CLOCK_SYSPLL_MODE_NORMAL)
 80037fe:	2c01      	cmp	r4, #1
 8003800:	d010      	beq.n	8003824 <XMC_SCU_CLOCK_StartSystemPll+0x38>
    SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~SCU_PLL_PLLCON1_K1DIV_Msk) |
 8003802:	4a36      	ldr	r2, [pc, #216]	; (80038dc <XMC_SCU_CLOCK_StartSystemPll+0xf0>)
 8003804:	6893      	ldr	r3, [r2, #8]
 8003806:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
                       ((kdiv -1UL) << SCU_PLL_PLLCON1_K1DIV_Pos));
 800380a:	1e68      	subs	r0, r5, #1
    SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~SCU_PLL_PLLCON1_K1DIV_Msk) |
 800380c:	4318      	orrs	r0, r3
 800380e:	6090      	str	r0, [r2, #8]
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_VCOBYP_Msk;
 8003810:	6853      	ldr	r3, [r2, #4]
 8003812:	f043 0301 	orr.w	r3, r3, #1
 8003816:	6053      	str	r3, [r2, #4]
    while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOBYST_Msk) == 0U)
 8003818:	6813      	ldr	r3, [r2, #0]
 800381a:	f013 0f01 	tst.w	r3, #1
 800381e:	d0fb      	beq.n	8003818 <XMC_SCU_CLOCK_StartSystemPll+0x2c>
}
 8003820:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (source == XMC_SCU_CLOCK_SYSPLLCLKSRC_OSCHP)
 8003824:	f1b8 0f00 	cmp.w	r8, #0
 8003828:	d04a      	beq.n	80038c0 <XMC_SCU_CLOCK_StartSystemPll+0xd4>
      vco_frequency = (OFI_FREQUENCY / 1000000U) << 22;
 800382a:	f04f 64c0 	mov.w	r4, #100663296	; 0x6000000
    vco_frequency = ((vco_frequency * ndiv) / pdiv);
 800382e:	fb06 f404 	mul.w	r4, r6, r4
 8003832:	fbb4 f4f7 	udiv	r4, r4, r7
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_VCOBYP_Msk;
 8003836:	4929      	ldr	r1, [pc, #164]	; (80038dc <XMC_SCU_CLOCK_StartSystemPll+0xf0>)
 8003838:	684b      	ldr	r3, [r1, #4]
 800383a:	f043 0301 	orr.w	r3, r3, #1
 800383e:	604b      	str	r3, [r1, #4]
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_FINDIS_Msk;
 8003840:	684b      	ldr	r3, [r1, #4]
 8003842:	f043 0310 	orr.w	r3, r3, #16
 8003846:	604b      	str	r3, [r1, #4]
    SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~(SCU_PLL_PLLCON1_NDIV_Msk | SCU_PLL_PLLCON1_K2DIV_Msk |
 8003848:	688a      	ldr	r2, [r1, #8]
                                   ((pdiv - 1UL)<< SCU_PLL_PLLCON1_PDIV_Pos));
 800384a:	3f01      	subs	r7, #1
    SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~(SCU_PLL_PLLCON1_NDIV_Msk | SCU_PLL_PLLCON1_K2DIV_Msk |
 800384c:	4b24      	ldr	r3, [pc, #144]	; (80038e0 <XMC_SCU_CLOCK_StartSystemPll+0xf4>)
 800384e:	4013      	ands	r3, r2
 8003850:	ea43 6307 	orr.w	r3, r3, r7, lsl #24
                                   SCU_PLL_PLLCON1_PDIV_Msk)) | ((ndiv - 1UL) << SCU_PLL_PLLCON1_NDIV_Pos) |
 8003854:	3e01      	subs	r6, #1
    SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~(SCU_PLL_PLLCON1_NDIV_Msk | SCU_PLL_PLLCON1_K2DIV_Msk |
 8003856:	ea43 2306 	orr.w	r3, r3, r6, lsl #8
    kdiv_temp = (vco_frequency / (OFI_FREQUENCY / 1000000U)) >> 22;
 800385a:	4a22      	ldr	r2, [pc, #136]	; (80038e4 <XMC_SCU_CLOCK_StartSystemPll+0xf8>)
 800385c:	fba2 0204 	umull	r0, r2, r2, r4
 8003860:	0e92      	lsrs	r2, r2, #26
                                   ((kdiv_temp - 1UL) << SCU_PLL_PLLCON1_K2DIV_Pos) |
 8003862:	3a01      	subs	r2, #1
    SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~(SCU_PLL_PLLCON1_NDIV_Msk | SCU_PLL_PLLCON1_K2DIV_Msk |
 8003864:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8003868:	608b      	str	r3, [r1, #8]
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 800386a:	684b      	ldr	r3, [r1, #4]
 800386c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003870:	604b      	str	r3, [r1, #4]
    SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_FINDIS_Msk;
 8003872:	684b      	ldr	r3, [r1, #4]
 8003874:	f023 0310 	bic.w	r3, r3, #16
 8003878:	604b      	str	r3, [r1, #4]
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_RESLD_Msk;
 800387a:	684b      	ldr	r3, [r1, #4]
 800387c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003880:	604b      	str	r3, [r1, #4]
    while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk) == 0U)
 8003882:	460a      	mov	r2, r1
 8003884:	6813      	ldr	r3, [r2, #0]
 8003886:	f013 0f04 	tst.w	r3, #4
 800388a:	d0fb      	beq.n	8003884 <XMC_SCU_CLOCK_StartSystemPll+0x98>
    SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_VCOBYP_Msk;
 800388c:	4a13      	ldr	r2, [pc, #76]	; (80038dc <XMC_SCU_CLOCK_StartSystemPll+0xf0>)
 800388e:	6853      	ldr	r3, [r2, #4]
 8003890:	f023 0301 	bic.w	r3, r3, #1
 8003894:	6053      	str	r3, [r2, #4]
    while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOBYST_Msk) != 0U)
 8003896:	6813      	ldr	r3, [r2, #0]
 8003898:	f013 0f01 	tst.w	r3, #1
 800389c:	d1fb      	bne.n	8003896 <XMC_SCU_CLOCK_StartSystemPll+0xaa>
    kdiv_temp = (vco_frequency / 60UL) >> 22;
 800389e:	4812      	ldr	r0, [pc, #72]	; (80038e8 <XMC_SCU_CLOCK_StartSystemPll+0xfc>)
 80038a0:	fba0 3004 	umull	r3, r0, r0, r4
 80038a4:	0ec0      	lsrs	r0, r0, #27
    if (kdiv < kdiv_temp)
 80038a6:	4285      	cmp	r5, r0
 80038a8:	d312      	bcc.n	80038d0 <XMC_SCU_CLOCK_StartSystemPll+0xe4>
    kdiv_temp = (vco_frequency / 90UL) >> 22;
 80038aa:	0860      	lsrs	r0, r4, #1
 80038ac:	4c0f      	ldr	r4, [pc, #60]	; (80038ec <XMC_SCU_CLOCK_StartSystemPll+0x100>)
 80038ae:	fba4 3000 	umull	r3, r0, r4, r0
 80038b2:	0ec0      	lsrs	r0, r0, #27
    if (kdiv < kdiv_temp)
 80038b4:	4285      	cmp	r5, r0
 80038b6:	d30e      	bcc.n	80038d6 <XMC_SCU_CLOCK_StartSystemPll+0xea>
    XMC_SCU_CLOCK_StepSystemPllFrequency(kdiv);
 80038b8:	4628      	mov	r0, r5
 80038ba:	f7ff ff87 	bl	80037cc <XMC_SCU_CLOCK_StepSystemPllFrequency>
 80038be:	e7af      	b.n	8003820 <XMC_SCU_CLOCK_StartSystemPll+0x34>
      vco_frequency = (OSCHP_GetFrequency() / 1000000U) << 22;
 80038c0:	f000 fd7e 	bl	80043c0 <OSCHP_GetFrequency>
 80038c4:	4c0a      	ldr	r4, [pc, #40]	; (80038f0 <XMC_SCU_CLOCK_StartSystemPll+0x104>)
 80038c6:	fba4 3400 	umull	r3, r4, r4, r0
 80038ca:	0ca4      	lsrs	r4, r4, #18
 80038cc:	05a4      	lsls	r4, r4, #22
 80038ce:	e7ae      	b.n	800382e <XMC_SCU_CLOCK_StartSystemPll+0x42>
      XMC_SCU_CLOCK_StepSystemPllFrequency(kdiv_temp);
 80038d0:	f7ff ff7c 	bl	80037cc <XMC_SCU_CLOCK_StepSystemPllFrequency>
 80038d4:	e7e9      	b.n	80038aa <XMC_SCU_CLOCK_StartSystemPll+0xbe>
      XMC_SCU_CLOCK_StepSystemPllFrequency(kdiv_temp);
 80038d6:	f7ff ff79 	bl	80037cc <XMC_SCU_CLOCK_StepSystemPllFrequency>
 80038da:	e7ed      	b.n	80038b8 <XMC_SCU_CLOCK_StartSystemPll+0xcc>
 80038dc:	50004710 	.word	0x50004710
 80038e0:	f08080ff 	.word	0xf08080ff
 80038e4:	aaaaaaab 	.word	0xaaaaaaab
 80038e8:	88888889 	.word	0x88888889
 80038ec:	b60b60b7 	.word	0xb60b60b7
 80038f0:	431bde83 	.word	0x431bde83

080038f4 <XMC_SCU_CLOCK_Init>:
{
 80038f4:	b530      	push	{r4, r5, lr}
 80038f6:	b083      	sub	sp, #12
 80038f8:	4604      	mov	r4, r0
  XMC_SCU_CLOCK_SetSystemClockSource(XMC_SCU_CLOCK_SYSCLKSRC_OFI);
 80038fa:	2000      	movs	r0, #0
 80038fc:	f7ff fc04 	bl	8003108 <XMC_SCU_CLOCK_SetSystemClockSource>
  XMC_SCU_HIB_EnableHibernateDomain();
 8003900:	f7ff fd66 	bl	80033d0 <XMC_SCU_HIB_EnableHibernateDomain>
  if (config->enable_osculp == true)
 8003904:	79e3      	ldrb	r3, [r4, #7]
 8003906:	bb23      	cbnz	r3, 8003952 <XMC_SCU_CLOCK_Init+0x5e>
  XMC_SCU_HIB_SetStandbyClockSource(config->fstdby_clksrc);  
 8003908:	7a60      	ldrb	r0, [r4, #9]
 800390a:	f7ff fc4b 	bl	80031a4 <XMC_SCU_HIB_SetStandbyClockSource>
 800390e:	4a20      	ldr	r2, [pc, #128]	; (8003990 <XMC_SCU_CLOCK_Init+0x9c>)
 8003910:	f8d2 30c4 	ldr.w	r3, [r2, #196]	; 0xc4
  while (XMC_SCU_GetMirrorStatus() != 0)
 8003914:	2b00      	cmp	r3, #0
 8003916:	d1fb      	bne.n	8003910 <XMC_SCU_CLOCK_Init+0x1c>
  XMC_SCU_CLOCK_SetBackupClockCalibrationMode(config->calibration_mode);
 8003918:	7a20      	ldrb	r0, [r4, #8]
 800391a:	f7ff fd25 	bl	8003368 <XMC_SCU_CLOCK_SetBackupClockCalibrationMode>
  XMC_SCU_CLOCK_SetSystemClockDivider((uint32_t)config->fsys_clkdiv);
 800391e:	7c20      	ldrb	r0, [r4, #16]
 8003920:	f7ff fc52 	bl	80031c8 <XMC_SCU_CLOCK_SetSystemClockDivider>
  XMC_SCU_CLOCK_SetCpuClockDivider((uint32_t)config->fcpu_clkdiv);
 8003924:	7c60      	ldrb	r0, [r4, #17]
 8003926:	f7ff fc63 	bl	80031f0 <XMC_SCU_CLOCK_SetCpuClockDivider>
  XMC_SCU_CLOCK_SetCcuClockDivider((uint32_t)config->fccu_clkdiv);
 800392a:	7ca0      	ldrb	r0, [r4, #18]
 800392c:	f7ff fc56 	bl	80031dc <XMC_SCU_CLOCK_SetCcuClockDivider>
  XMC_SCU_CLOCK_SetPeripheralClockDivider((uint32_t)config->fperipheral_clkdiv);
 8003930:	7ce0      	ldrb	r0, [r4, #19]
 8003932:	f7ff fc67 	bl	8003204 <XMC_SCU_CLOCK_SetPeripheralClockDivider>
  if (config->enable_oschp == true)
 8003936:	79a3      	ldrb	r3, [r4, #6]
 8003938:	b993      	cbnz	r3, 8003960 <XMC_SCU_CLOCK_Init+0x6c>
  if (config->syspll_config.mode == XMC_SCU_CLOCK_SYSPLL_MODE_DISABLED)
 800393a:	78e3      	ldrb	r3, [r4, #3]
 800393c:	b9bb      	cbnz	r3, 800396e <XMC_SCU_CLOCK_Init+0x7a>
    XMC_SCU_CLOCK_DisableSystemPll();
 800393e:	f7ff ff33 	bl	80037a8 <XMC_SCU_CLOCK_DisableSystemPll>
  if (config->fsys_clksrc == XMC_SCU_CLOCK_SYSCLKSRC_PLL)
 8003942:	68e3      	ldr	r3, [r4, #12]
 8003944:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003948:	d01c      	beq.n	8003984 <XMC_SCU_CLOCK_Init+0x90>
  SystemCoreClockUpdate();
 800394a:	f000 fd3d 	bl	80043c8 <SystemCoreClockUpdate>
}
 800394e:	b003      	add	sp, #12
 8003950:	bd30      	pop	{r4, r5, pc}
    XMC_SCU_CLOCK_EnableLowPowerOscillator();
 8003952:	f7ff fe6b 	bl	800362c <XMC_SCU_CLOCK_EnableLowPowerOscillator>
    while (XMC_SCU_CLOCK_IsLowPowerOscillatorStable() == false);
 8003956:	f7ff fe5f 	bl	8003618 <XMC_SCU_CLOCK_IsLowPowerOscillatorStable>
 800395a:	2800      	cmp	r0, #0
 800395c:	d0fb      	beq.n	8003956 <XMC_SCU_CLOCK_Init+0x62>
 800395e:	e7d3      	b.n	8003908 <XMC_SCU_CLOCK_Init+0x14>
    XMC_SCU_CLOCK_EnableHighPerformanceOscillator();
 8003960:	f7ff feca 	bl	80036f8 <XMC_SCU_CLOCK_EnableHighPerformanceOscillator>
    while(XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable() == false);
 8003964:	f7ff feea 	bl	800373c <XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable>
 8003968:	2800      	cmp	r0, #0
 800396a:	d0fb      	beq.n	8003964 <XMC_SCU_CLOCK_Init+0x70>
 800396c:	e7e5      	b.n	800393a <XMC_SCU_CLOCK_Init+0x46>
    XMC_SCU_CLOCK_EnableSystemPll();
 800396e:	f7ff ff11 	bl	8003794 <XMC_SCU_CLOCK_EnableSystemPll>
    XMC_SCU_CLOCK_StartSystemPll(config->syspll_config.clksrc,
 8003972:	7823      	ldrb	r3, [r4, #0]
 8003974:	7862      	ldrb	r2, [r4, #1]
 8003976:	78e1      	ldrb	r1, [r4, #3]
 8003978:	88a0      	ldrh	r0, [r4, #4]
 800397a:	78a5      	ldrb	r5, [r4, #2]
 800397c:	9500      	str	r5, [sp, #0]
 800397e:	f7ff ff35 	bl	80037ec <XMC_SCU_CLOCK_StartSystemPll>
 8003982:	e7de      	b.n	8003942 <XMC_SCU_CLOCK_Init+0x4e>
    XMC_SCU_CLOCK_SetSystemClockSource(XMC_SCU_CLOCK_SYSCLKSRC_PLL);    
 8003984:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8003988:	f7ff fbbe 	bl	8003108 <XMC_SCU_CLOCK_SetSystemClockSource>
 800398c:	e7dd      	b.n	800394a <XMC_SCU_CLOCK_Init+0x56>
 800398e:	bf00      	nop
 8003990:	50004000 	.word	0x50004000

08003994 <XMC_SCU_CLOCK_IsSystemPllLocked>:

/* API to check main PLL is locked or not */
bool XMC_SCU_CLOCK_IsSystemPllLocked(void)
{
  return (bool)((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk) != 0UL);
 8003994:	4b02      	ldr	r3, [pc, #8]	; (80039a0 <XMC_SCU_CLOCK_IsSystemPllLocked+0xc>)
 8003996:	6818      	ldr	r0, [r3, #0]
}
 8003998:	f3c0 0080 	ubfx	r0, r0, #2, #1
 800399c:	4770      	bx	lr
 800399e:	bf00      	nop
 80039a0:	50004710 	.word	0x50004710

080039a4 <XMC_SCU_INTERRUPT_SetEventHandler>:
{
  uint32_t index;
  XMC_SCU_STATUS_t status;
  
  index = 0U;
  while (((event & ((XMC_SCU_INTERRUPT_EVENT_t)1 << index)) == 0U) && (index < XMC_SCU_INTERRUPT_EVENT_MAX))
 80039a4:	f010 0f01 	tst.w	r0, #1
 80039a8:	d111      	bne.n	80039ce <XMC_SCU_INTERRUPT_SetEventHandler+0x2a>
  index = 0U;
 80039aa:	2300      	movs	r3, #0
  {
    index++;
 80039ac:	3301      	adds	r3, #1
  while (((event & ((XMC_SCU_INTERRUPT_EVENT_t)1 << index)) == 0U) && (index < XMC_SCU_INTERRUPT_EVENT_MAX))
 80039ae:	fa20 f203 	lsr.w	r2, r0, r3
 80039b2:	f012 0f01 	tst.w	r2, #1
 80039b6:	d103      	bne.n	80039c0 <XMC_SCU_INTERRUPT_SetEventHandler+0x1c>
 80039b8:	2b20      	cmp	r3, #32
 80039ba:	d1f7      	bne.n	80039ac <XMC_SCU_INTERRUPT_SetEventHandler+0x8>
  }
  
  if (index == XMC_SCU_INTERRUPT_EVENT_MAX)
  {
    status = XMC_SCU_STATUS_ERROR;
 80039bc:	2001      	movs	r0, #1
 80039be:	4770      	bx	lr
  if (index == XMC_SCU_INTERRUPT_EVENT_MAX)
 80039c0:	2b20      	cmp	r3, #32
 80039c2:	d006      	beq.n	80039d2 <XMC_SCU_INTERRUPT_SetEventHandler+0x2e>
  }
  else
  {
    event_handler_list[index] = handler;
 80039c4:	4a04      	ldr	r2, [pc, #16]	; (80039d8 <XMC_SCU_INTERRUPT_SetEventHandler+0x34>)
 80039c6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    status = XMC_SCU_STATUS_OK;      
 80039ca:	2000      	movs	r0, #0
 80039cc:	4770      	bx	lr
  index = 0U;
 80039ce:	2300      	movs	r3, #0
 80039d0:	e7f8      	b.n	80039c4 <XMC_SCU_INTERRUPT_SetEventHandler+0x20>
    status = XMC_SCU_STATUS_ERROR;
 80039d2:	2001      	movs	r0, #1
  }
  
  return (status);
}
 80039d4:	4770      	bx	lr
 80039d6:	bf00      	nop
 80039d8:	20000f0c 	.word	0x20000f0c

080039dc <XMC_SCU_IRQHandler>:

/*
 * API to execute callback functions for multiple events.
 */
void XMC_SCU_IRQHandler(uint32_t sr_num)
{
 80039dc:	b510      	push	{r4, lr}
  return (SCU_INTERRUPT->SRRAW);
 80039de:	4b0d      	ldr	r3, [pc, #52]	; (8003a14 <XMC_SCU_IRQHandler+0x38>)
 80039e0:	685a      	ldr	r2, [r3, #4]
  
  index = 0U;
  event = XMC_SCU_INTERUPT_GetEventStatus();
  while (index < XMC_SCU_INTERRUPT_EVENT_MAX)
  {    
    if ((event & ((XMC_SCU_INTERRUPT_EVENT_t)1 << index)) != 0U)
 80039e2:	f012 0f01 	tst.w	r2, #1
 80039e6:	d109      	bne.n	80039fc <XMC_SCU_IRQHandler+0x20>
      
      XMC_SCU_INTERRUPT_ClearEventStatus((uint32_t)(1UL << index));
      
      break;
    }   
    index++;    
 80039e8:	2401      	movs	r4, #1
    if ((event & ((XMC_SCU_INTERRUPT_EVENT_t)1 << index)) != 0U)
 80039ea:	fa22 f304 	lsr.w	r3, r2, r4
 80039ee:	f013 0f01 	tst.w	r3, #1
 80039f2:	d104      	bne.n	80039fe <XMC_SCU_IRQHandler+0x22>
    index++;    
 80039f4:	3401      	adds	r4, #1
  while (index < XMC_SCU_INTERRUPT_EVENT_MAX)
 80039f6:	2c20      	cmp	r4, #32
 80039f8:	d1f7      	bne.n	80039ea <XMC_SCU_IRQHandler+0xe>
 80039fa:	e00a      	b.n	8003a12 <XMC_SCU_IRQHandler+0x36>
  index = 0U;
 80039fc:	2400      	movs	r4, #0
      event_handler = event_handler_list[index];
 80039fe:	4b06      	ldr	r3, [pc, #24]	; (8003a18 <XMC_SCU_IRQHandler+0x3c>)
 8003a00:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
      if (event_handler != NULL)
 8003a04:	b103      	cbz	r3, 8003a08 <XMC_SCU_IRQHandler+0x2c>
          (event_handler)();
 8003a06:	4798      	blx	r3
      XMC_SCU_INTERRUPT_ClearEventStatus((uint32_t)(1UL << index));
 8003a08:	2301      	movs	r3, #1
 8003a0a:	fa03 f404 	lsl.w	r4, r3, r4
  SCU_INTERRUPT->SRCLR = (uint32_t)event;
 8003a0e:	4b01      	ldr	r3, [pc, #4]	; (8003a14 <XMC_SCU_IRQHandler+0x38>)
 8003a10:	60dc      	str	r4, [r3, #12]
  }
}
 8003a12:	bd10      	pop	{r4, pc}
 8003a14:	50004074 	.word	0x50004074
 8003a18:	20000f0c 	.word	0x20000f0c

08003a1c <Endpoint_Write_Stream_LE>:

#if defined(USB_CAN_BE_DEVICE)

#include "EndpointStream_XMC4000.h"

uint8_t Endpoint_Write_Stream_LE (const void *const Buffer, uint16_t Length, uint16_t *const BytesProcessed)  {
 8003a1c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003a20:	4681      	mov	r9, r0
 8003a22:	460e      	mov	r6, r1
	USBD_Endpoint_t* ep = &device.Endpoints[device.CurrentEndpoint];
 8003a24:	4b2a      	ldr	r3, [pc, #168]	; (8003ad0 <Endpoint_Write_Stream_LE+0xb4>)
 8003a26:	f893 a13c 	ldrb.w	sl, [r3, #316]	; 0x13c
	uint16_t Bytes = 0;
	uint16_t BytesTransfered = 0;
	uint8_t ErrorCode;
	uint16_t prev_length = 0;
	if (BytesProcessed!=NULL) {
 8003a2a:	4690      	mov	r8, r2
 8003a2c:	b14a      	cbz	r2, 8003a42 <Endpoint_Write_Stream_LE+0x26>
		Length -= *BytesProcessed;
 8003a2e:	8817      	ldrh	r7, [r2, #0]
 8003a30:	1bce      	subs	r6, r1, r7
 8003a32:	b2b6      	uxth	r6, r6
			Bytes = ep->InBufferLength - ep->InBytesAvailable  > Length ? Length : ep->InBufferLength - ep->InBytesAvailable;
			MEMCPY((void *)((uint32_t)ep->InBuffer + (uint32_t)ep->InBytesAvailable), (void *)((uint32_t)Buffer + (uint32_t)BytesTransfered), Bytes);
			ep->InBytesAvailable += Bytes;
			BytesTransfered += Bytes;
			prev_length = Length;
			Length -= Bytes;
 8003a34:	f04f 0b00 	mov.w	fp, #0
		if (ep->InInUse)
 8003a38:	4b25      	ldr	r3, [pc, #148]	; (8003ad0 <Endpoint_Write_Stream_LE+0xb4>)
 8003a3a:	252c      	movs	r5, #44	; 0x2c
 8003a3c:	fb05 350a 	mla	r5, r5, sl, r3
 8003a40:	e01a      	b.n	8003a78 <Endpoint_Write_Stream_LE+0x5c>
	uint16_t BytesTransfered = 0;
 8003a42:	2700      	movs	r7, #0
 8003a44:	e7f6      	b.n	8003a34 <Endpoint_Write_Stream_LE+0x18>
		if (Endpoint_IsReadWriteAllowed()) {
 8003a46:	f7ff f847 	bl	8002ad8 <Endpoint_IsReadWriteAllowed>
 8003a4a:	b1f8      	cbz	r0, 8003a8c <Endpoint_Write_Stream_LE+0x70>
			Bytes = ep->InBufferLength - ep->InBytesAvailable  > Length ? Length : ep->InBufferLength - ep->InBytesAvailable;
 8003a4c:	69eb      	ldr	r3, [r5, #28]
 8003a4e:	6a6c      	ldr	r4, [r5, #36]	; 0x24
 8003a50:	1ae4      	subs	r4, r4, r3
 8003a52:	42b4      	cmp	r4, r6
 8003a54:	bf28      	it	cs
 8003a56:	4634      	movcs	r4, r6
 8003a58:	b2a4      	uxth	r4, r4
			MEMCPY((void *)((uint32_t)ep->InBuffer + (uint32_t)ep->InBytesAvailable), (void *)((uint32_t)Buffer + (uint32_t)BytesTransfered), Bytes);
 8003a5a:	6a28      	ldr	r0, [r5, #32]
 8003a5c:	4622      	mov	r2, r4
 8003a5e:	eb09 0107 	add.w	r1, r9, r7
 8003a62:	4418      	add	r0, r3
 8003a64:	f000 f9ce 	bl	8003e04 <thumb2_memcpy>
			ep->InBytesAvailable += Bytes;
 8003a68:	69eb      	ldr	r3, [r5, #28]
 8003a6a:	4423      	add	r3, r4
 8003a6c:	61eb      	str	r3, [r5, #28]
			BytesTransfered += Bytes;
 8003a6e:	4427      	add	r7, r4
 8003a70:	b2bf      	uxth	r7, r7
			Length -= Bytes;
 8003a72:	1b34      	subs	r4, r6, r4
 8003a74:	46b3      	mov	fp, r6
 8003a76:	b2a6      	uxth	r6, r4
	while (Length) {
 8003a78:	b1be      	cbz	r6, 8003aaa <Endpoint_Write_Stream_LE+0x8e>
		if (ep->InInUse)
 8003a7a:	68ab      	ldr	r3, [r5, #8]
 8003a7c:	f013 0f10 	tst.w	r3, #16
 8003a80:	d0e1      	beq.n	8003a46 <Endpoint_Write_Stream_LE+0x2a>
 8003a82:	68ab      	ldr	r3, [r5, #8]
 8003a84:	f013 0f10 	tst.w	r3, #16
 8003a88:	d1fb      	bne.n	8003a82 <Endpoint_Write_Stream_LE+0x66>
 8003a8a:	e7dc      	b.n	8003a46 <Endpoint_Write_Stream_LE+0x2a>
		}
		else {
			Endpoint_ClearIN();
 8003a8c:	f7fe ffc8 	bl	8002a20 <Endpoint_ClearIN>
			if (BytesProcessed!=NULL) {
 8003a90:	f1b8 0f00 	cmp.w	r8, #0
 8003a94:	d105      	bne.n	8003aa2 <Endpoint_Write_Stream_LE+0x86>
				*BytesProcessed = BytesTransfered;
				return ENDPOINT_RWSTREAM_IncompleteTransfer;
			}

			if ((ErrorCode = Endpoint_WaitUntilReady()) != 0) {
 8003a96:	f7fe ff45 	bl	8002924 <Endpoint_WaitUntilReady>
 8003a9a:	4603      	mov	r3, r0
 8003a9c:	2800      	cmp	r0, #0
 8003a9e:	d0eb      	beq.n	8003a78 <Endpoint_Write_Stream_LE+0x5c>
 8003aa0:	e00e      	b.n	8003ac0 <Endpoint_Write_Stream_LE+0xa4>
				*BytesProcessed = BytesTransfered;
 8003aa2:	f8a8 7000 	strh.w	r7, [r8]
				return ENDPOINT_RWSTREAM_IncompleteTransfer;
 8003aa6:	2305      	movs	r3, #5
 8003aa8:	e00a      	b.n	8003ac0 <Endpoint_Write_Stream_LE+0xa4>


		}
	}
	
	if((Length == 0) && (prev_length == ep->MaxPacketSize))
 8003aaa:	4b09      	ldr	r3, [pc, #36]	; (8003ad0 <Endpoint_Write_Stream_LE+0xb4>)
 8003aac:	222c      	movs	r2, #44	; 0x2c
 8003aae:	fb02 3a0a 	mla	sl, r2, sl, r3
 8003ab2:	f8ba 3008 	ldrh.w	r3, [sl, #8]
 8003ab6:	f3c3 1386 	ubfx	r3, r3, #6, #7
 8003aba:	455b      	cmp	r3, fp
 8003abc:	d003      	beq.n	8003ac6 <Endpoint_Write_Stream_LE+0xaa>
	{
	   zlp_flag = true;
	}
	return ENDPOINT_RWSTREAM_NoError;
 8003abe:	2300      	movs	r3, #0
}
 8003ac0:	4618      	mov	r0, r3
 8003ac2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	   zlp_flag = true;
 8003ac6:	4b03      	ldr	r3, [pc, #12]	; (8003ad4 <Endpoint_Write_Stream_LE+0xb8>)
 8003ac8:	2201      	movs	r2, #1
 8003aca:	701a      	strb	r2, [r3, #0]
	return ENDPOINT_RWSTREAM_NoError;
 8003acc:	2300      	movs	r3, #0
 8003ace:	e7f7      	b.n	8003ac0 <Endpoint_Write_Stream_LE+0xa4>
 8003ad0:	20000bb4 	.word	0x20000bb4
 8003ad4:	200008b4 	.word	0x200008b4

08003ad8 <SwapCopy>:

void SwapCopy(void *const Dest, const void *const Src,uint32_t Length) {
	uint32_t i = 0;
	while(i<Length) {
 8003ad8:	b172      	cbz	r2, 8003af8 <SwapCopy+0x20>
void SwapCopy(void *const Dest, const void *const Src,uint32_t Length) {
 8003ada:	b410      	push	{r4}
 8003adc:	1e4b      	subs	r3, r1, #1
 8003ade:	3801      	subs	r0, #1
 8003ae0:	4410      	add	r0, r2
 8003ae2:	4411      	add	r1, r2
 8003ae4:	3901      	subs	r1, #1
		*(uint8_t*)((uint32_t)Dest + (Length - 1 - i)) = *(uint8_t*)((uint32_t)Src + i);
 8003ae6:	f813 2f01 	ldrb.w	r2, [r3, #1]!
 8003aea:	f800 2901 	strb.w	r2, [r0], #-1
	while(i<Length) {
 8003aee:	428b      	cmp	r3, r1
 8003af0:	d1f9      	bne.n	8003ae6 <SwapCopy+0xe>
		i++;
	}
}
 8003af2:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003af6:	4770      	bx	lr
 8003af8:	4770      	bx	lr
	...

08003afc <Endpoint_Write_Stream_BE>:
uint8_t	Endpoint_Write_Stream_BE (const void *const Buffer, uint16_t Length, uint16_t *const BytesProcessed) {
 8003afc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003b00:	4680      	mov	r8, r0
 8003b02:	4689      	mov	r9, r1
	USBD_Endpoint_t* ep = &device.Endpoints[device.CurrentEndpoint];
 8003b04:	4b22      	ldr	r3, [pc, #136]	; (8003b90 <Endpoint_Write_Stream_BE+0x94>)
 8003b06:	f893 513c 	ldrb.w	r5, [r3, #316]	; 0x13c
	uint16_t Bytes = 0;
	uint16_t BytesTransfered = 0;
	uint8_t ErrorCode;

	if (BytesProcessed!=NULL) {
 8003b0a:	4617      	mov	r7, r2
 8003b0c:	b142      	cbz	r2, 8003b20 <Endpoint_Write_Stream_BE+0x24>
		Length -= *BytesProcessed;
 8003b0e:	8816      	ldrh	r6, [r2, #0]
 8003b10:	1b8c      	subs	r4, r1, r6
 8003b12:	fa1f f984 	uxth.w	r9, r4
		BytesTransfered = *BytesProcessed;
	}

	while (Length) {
		if (ep->InInUse)
 8003b16:	4b1e      	ldr	r3, [pc, #120]	; (8003b90 <Endpoint_Write_Stream_BE+0x94>)
 8003b18:	222c      	movs	r2, #44	; 0x2c
 8003b1a:	fb02 3505 	mla	r5, r2, r5, r3
 8003b1e:	e01b      	b.n	8003b58 <Endpoint_Write_Stream_BE+0x5c>
	uint16_t BytesTransfered = 0;
 8003b20:	2600      	movs	r6, #0
 8003b22:	e7f8      	b.n	8003b16 <Endpoint_Write_Stream_BE+0x1a>
			continue;
		if (Endpoint_IsReadWriteAllowed()) {
 8003b24:	f7fe ffd8 	bl	8002ad8 <Endpoint_IsReadWriteAllowed>
 8003b28:	b310      	cbz	r0, 8003b70 <Endpoint_Write_Stream_BE+0x74>
			Bytes = ep->InBufferLength - ep->InBytesAvailable  > Length ? Length : ep->InBufferLength - ep->InBytesAvailable;
 8003b2a:	69e8      	ldr	r0, [r5, #28]
 8003b2c:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8003b2e:	1a1b      	subs	r3, r3, r0
 8003b30:	454b      	cmp	r3, r9
 8003b32:	bf28      	it	cs
 8003b34:	464b      	movcs	r3, r9
 8003b36:	b29c      	uxth	r4, r3
			SwapCopy((void *)((uint32_t)ep->InBuffer + (uint32_t)ep->InBytesAvailable),(void *)((uint32_t)Buffer + (uint32_t)BytesTransfered), Bytes);
 8003b38:	6a2b      	ldr	r3, [r5, #32]
 8003b3a:	4622      	mov	r2, r4
 8003b3c:	eb08 0106 	add.w	r1, r8, r6
 8003b40:	4418      	add	r0, r3
 8003b42:	f7ff ffc9 	bl	8003ad8 <SwapCopy>
			ep->InBytesAvailable += Bytes;
 8003b46:	69eb      	ldr	r3, [r5, #28]
 8003b48:	4423      	add	r3, r4
 8003b4a:	61eb      	str	r3, [r5, #28]
			BytesTransfered += Bytes;
 8003b4c:	4426      	add	r6, r4
 8003b4e:	b2b6      	uxth	r6, r6
			Length -= Bytes;
 8003b50:	eba9 0404 	sub.w	r4, r9, r4
 8003b54:	fa1f f984 	uxth.w	r9, r4
	while (Length) {
 8003b58:	f1b9 0f00 	cmp.w	r9, #0
 8003b5c:	d014      	beq.n	8003b88 <Endpoint_Write_Stream_BE+0x8c>
		if (ep->InInUse)
 8003b5e:	68ab      	ldr	r3, [r5, #8]
 8003b60:	f013 0f10 	tst.w	r3, #16
 8003b64:	d0de      	beq.n	8003b24 <Endpoint_Write_Stream_BE+0x28>
 8003b66:	68ab      	ldr	r3, [r5, #8]
 8003b68:	f013 0f10 	tst.w	r3, #16
 8003b6c:	d1fb      	bne.n	8003b66 <Endpoint_Write_Stream_BE+0x6a>
 8003b6e:	e7d9      	b.n	8003b24 <Endpoint_Write_Stream_BE+0x28>
		}
		else {
			Endpoint_ClearIN();
 8003b70:	f7fe ff56 	bl	8002a20 <Endpoint_ClearIN>
			if (BytesProcessed!=NULL) {
 8003b74:	b92f      	cbnz	r7, 8003b82 <Endpoint_Write_Stream_BE+0x86>
				*BytesProcessed = BytesTransfered;
				return ENDPOINT_RWSTREAM_IncompleteTransfer;
			}

			if ((ErrorCode = Endpoint_WaitUntilReady()) != 0) {
 8003b76:	f7fe fed5 	bl	8002924 <Endpoint_WaitUntilReady>
 8003b7a:	4603      	mov	r3, r0
 8003b7c:	2800      	cmp	r0, #0
 8003b7e:	d0eb      	beq.n	8003b58 <Endpoint_Write_Stream_BE+0x5c>
 8003b80:	e003      	b.n	8003b8a <Endpoint_Write_Stream_BE+0x8e>
				*BytesProcessed = BytesTransfered;
 8003b82:	803e      	strh	r6, [r7, #0]
				return ENDPOINT_RWSTREAM_IncompleteTransfer;
 8003b84:	2305      	movs	r3, #5
 8003b86:	e000      	b.n	8003b8a <Endpoint_Write_Stream_BE+0x8e>
			}


		}
	}
	return ENDPOINT_RWSTREAM_NoError;
 8003b88:	2300      	movs	r3, #0
}
 8003b8a:	4618      	mov	r0, r3
 8003b8c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003b90:	20000bb4 	.word	0x20000bb4

08003b94 <Endpoint_Read_Stream_LE>:

uint8_t	Endpoint_Read_Stream_LE (void *const Buffer, uint16_t Length, uint16_t *const BytesProcessed) {
 8003b94:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003b98:	4681      	mov	r9, r0
 8003b9a:	460e      	mov	r6, r1
	USBD_Endpoint_t* ep = &device.Endpoints[device.CurrentEndpoint];
 8003b9c:	4b22      	ldr	r3, [pc, #136]	; (8003c28 <Endpoint_Read_Stream_LE+0x94>)
 8003b9e:	f893 513c 	ldrb.w	r5, [r3, #316]	; 0x13c
	uint16_t Bytes = 0;
	uint16_t BytesTransfered = 0;
	uint8_t ErrorCode;

	if (BytesProcessed!=NULL) {
 8003ba2:	4690      	mov	r8, r2
 8003ba4:	b13a      	cbz	r2, 8003bb6 <Endpoint_Read_Stream_LE+0x22>
		Length -= *BytesProcessed;
 8003ba6:	8817      	ldrh	r7, [r2, #0]
 8003ba8:	1bcc      	subs	r4, r1, r7
 8003baa:	b2a6      	uxth	r6, r4
		BytesTransfered = *BytesProcessed;
	}

	while (Length) {
		if (ep->OutInUse)
 8003bac:	4b1e      	ldr	r3, [pc, #120]	; (8003c28 <Endpoint_Read_Stream_LE+0x94>)
 8003bae:	222c      	movs	r2, #44	; 0x2c
 8003bb0:	fb02 3505 	mla	r5, r2, r5, r3
 8003bb4:	e01b      	b.n	8003bee <Endpoint_Read_Stream_LE+0x5a>
	uint16_t BytesTransfered = 0;
 8003bb6:	2700      	movs	r7, #0
 8003bb8:	e7f8      	b.n	8003bac <Endpoint_Read_Stream_LE+0x18>
			continue;
		if (Endpoint_IsReadWriteAllowed()) {
 8003bba:	f7fe ff8d 	bl	8002ad8 <Endpoint_IsReadWriteAllowed>
 8003bbe:	b300      	cbz	r0, 8003c02 <Endpoint_Read_Stream_LE+0x6e>
			Bytes = ep->OutBytesAvailable  > Length ? Length : ep->OutBytesAvailable;
 8003bc0:	68ec      	ldr	r4, [r5, #12]
 8003bc2:	42b4      	cmp	r4, r6
 8003bc4:	bf28      	it	cs
 8003bc6:	4634      	movcs	r4, r6
 8003bc8:	b2a4      	uxth	r4, r4
			MEMCPY((void *)((uint32_t)Buffer + (uint32_t)BytesTransfered), (void *)((uint32_t)ep->OutBuffer + (uint32_t)ep->OutOffset), Bytes);
 8003bca:	6969      	ldr	r1, [r5, #20]
 8003bcc:	692b      	ldr	r3, [r5, #16]
 8003bce:	4622      	mov	r2, r4
 8003bd0:	4419      	add	r1, r3
 8003bd2:	eb09 0007 	add.w	r0, r9, r7
 8003bd6:	f000 f915 	bl	8003e04 <thumb2_memcpy>
			ep->OutBytesAvailable -= Bytes;
 8003bda:	68eb      	ldr	r3, [r5, #12]
 8003bdc:	1b1b      	subs	r3, r3, r4
 8003bde:	60eb      	str	r3, [r5, #12]
			ep->OutOffset += Bytes;
 8003be0:	692b      	ldr	r3, [r5, #16]
 8003be2:	4423      	add	r3, r4
 8003be4:	612b      	str	r3, [r5, #16]
			BytesTransfered += Bytes;
 8003be6:	4427      	add	r7, r4
 8003be8:	b2bf      	uxth	r7, r7
			Length -= Bytes;
 8003bea:	1b34      	subs	r4, r6, r4
 8003bec:	b2a6      	uxth	r6, r4
	while (Length) {
 8003bee:	b1be      	cbz	r6, 8003c20 <Endpoint_Read_Stream_LE+0x8c>
		if (ep->OutInUse)
 8003bf0:	68ab      	ldr	r3, [r5, #8]
 8003bf2:	f013 0f08 	tst.w	r3, #8
 8003bf6:	d0e0      	beq.n	8003bba <Endpoint_Read_Stream_LE+0x26>
 8003bf8:	68ab      	ldr	r3, [r5, #8]
 8003bfa:	f013 0f08 	tst.w	r3, #8
 8003bfe:	d1fb      	bne.n	8003bf8 <Endpoint_Read_Stream_LE+0x64>
 8003c00:	e7db      	b.n	8003bba <Endpoint_Read_Stream_LE+0x26>
		}
		else {
			Endpoint_ClearOUT();
 8003c02:	f7fe fedf 	bl	80029c4 <Endpoint_ClearOUT>
			if (BytesProcessed!=NULL) {
 8003c06:	f1b8 0f00 	cmp.w	r8, #0
 8003c0a:	d105      	bne.n	8003c18 <Endpoint_Read_Stream_LE+0x84>
				*BytesProcessed = BytesTransfered;
				return ENDPOINT_RWSTREAM_IncompleteTransfer;
			}

			if ((ErrorCode = Endpoint_WaitUntilReady()) != 0) {
 8003c0c:	f7fe fe8a 	bl	8002924 <Endpoint_WaitUntilReady>
 8003c10:	4603      	mov	r3, r0
 8003c12:	2800      	cmp	r0, #0
 8003c14:	d0eb      	beq.n	8003bee <Endpoint_Read_Stream_LE+0x5a>
 8003c16:	e004      	b.n	8003c22 <Endpoint_Read_Stream_LE+0x8e>
				*BytesProcessed = BytesTransfered;
 8003c18:	f8a8 7000 	strh.w	r7, [r8]
				return ENDPOINT_RWSTREAM_IncompleteTransfer;
 8003c1c:	2305      	movs	r3, #5
 8003c1e:	e000      	b.n	8003c22 <Endpoint_Read_Stream_LE+0x8e>
				return ErrorCode;
			}

		}
	}
	return ENDPOINT_RWSTREAM_NoError;
 8003c20:	2300      	movs	r3, #0
}
 8003c22:	4618      	mov	r0, r3
 8003c24:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003c28:	20000bb4 	.word	0x20000bb4

08003c2c <Endpoint_Read_Stream_BE>:

uint8_t	Endpoint_Read_Stream_BE (void *const Buffer, uint16_t Length, uint16_t *const BytesProcessed) {
 8003c2c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003c30:	4681      	mov	r9, r0
 8003c32:	460e      	mov	r6, r1
	USBD_Endpoint_t* ep = &device.Endpoints[device.CurrentEndpoint];
 8003c34:	4b22      	ldr	r3, [pc, #136]	; (8003cc0 <Endpoint_Read_Stream_BE+0x94>)
 8003c36:	f893 513c 	ldrb.w	r5, [r3, #316]	; 0x13c
	uint16_t Bytes = 0;
	uint16_t BytesTransfered = 0;
	uint8_t ErrorCode;

	if (BytesProcessed!=NULL) {
 8003c3a:	4690      	mov	r8, r2
 8003c3c:	b13a      	cbz	r2, 8003c4e <Endpoint_Read_Stream_BE+0x22>
		Length -= *BytesProcessed;
 8003c3e:	8817      	ldrh	r7, [r2, #0]
 8003c40:	1bcc      	subs	r4, r1, r7
 8003c42:	b2a6      	uxth	r6, r4
		BytesTransfered = *BytesProcessed;
	}

	while (Length) {
		if (ep->InInUse)
 8003c44:	4b1e      	ldr	r3, [pc, #120]	; (8003cc0 <Endpoint_Read_Stream_BE+0x94>)
 8003c46:	222c      	movs	r2, #44	; 0x2c
 8003c48:	fb02 3505 	mla	r5, r2, r5, r3
 8003c4c:	e01b      	b.n	8003c86 <Endpoint_Read_Stream_BE+0x5a>
	uint16_t BytesTransfered = 0;
 8003c4e:	2700      	movs	r7, #0
 8003c50:	e7f8      	b.n	8003c44 <Endpoint_Read_Stream_BE+0x18>
			continue;
		if (Endpoint_IsReadWriteAllowed()) {
 8003c52:	f7fe ff41 	bl	8002ad8 <Endpoint_IsReadWriteAllowed>
 8003c56:	b300      	cbz	r0, 8003c9a <Endpoint_Read_Stream_BE+0x6e>
			Bytes = ep->OutBytesAvailable  > Length ? Length : ep->OutBytesAvailable;
 8003c58:	68ec      	ldr	r4, [r5, #12]
 8003c5a:	42b4      	cmp	r4, r6
 8003c5c:	bf28      	it	cs
 8003c5e:	4634      	movcs	r4, r6
 8003c60:	b2a4      	uxth	r4, r4
			SwapCopy((void *)((uint32_t)Buffer + (uint32_t)BytesTransfered), (void *)((uint32_t)ep->OutBuffer + (uint32_t)ep->OutOffset), Bytes);
 8003c62:	6969      	ldr	r1, [r5, #20]
 8003c64:	692b      	ldr	r3, [r5, #16]
 8003c66:	4622      	mov	r2, r4
 8003c68:	4419      	add	r1, r3
 8003c6a:	eb09 0007 	add.w	r0, r9, r7
 8003c6e:	f7ff ff33 	bl	8003ad8 <SwapCopy>
			ep->OutBytesAvailable -= Bytes;
 8003c72:	68eb      	ldr	r3, [r5, #12]
 8003c74:	1b1b      	subs	r3, r3, r4
 8003c76:	60eb      	str	r3, [r5, #12]
			ep->OutOffset += Bytes;
 8003c78:	692b      	ldr	r3, [r5, #16]
 8003c7a:	4423      	add	r3, r4
 8003c7c:	612b      	str	r3, [r5, #16]
			BytesTransfered += Bytes;
 8003c7e:	4427      	add	r7, r4
 8003c80:	b2bf      	uxth	r7, r7
			Length -= Bytes;
 8003c82:	1b34      	subs	r4, r6, r4
 8003c84:	b2a6      	uxth	r6, r4
	while (Length) {
 8003c86:	b1be      	cbz	r6, 8003cb8 <Endpoint_Read_Stream_BE+0x8c>
		if (ep->InInUse)
 8003c88:	68ab      	ldr	r3, [r5, #8]
 8003c8a:	f013 0f10 	tst.w	r3, #16
 8003c8e:	d0e0      	beq.n	8003c52 <Endpoint_Read_Stream_BE+0x26>
 8003c90:	68ab      	ldr	r3, [r5, #8]
 8003c92:	f013 0f10 	tst.w	r3, #16
 8003c96:	d1fb      	bne.n	8003c90 <Endpoint_Read_Stream_BE+0x64>
 8003c98:	e7db      	b.n	8003c52 <Endpoint_Read_Stream_BE+0x26>
		}
		else {
			Endpoint_ClearOUT();
 8003c9a:	f7fe fe93 	bl	80029c4 <Endpoint_ClearOUT>
			if (BytesProcessed!=NULL) {
 8003c9e:	f1b8 0f00 	cmp.w	r8, #0
 8003ca2:	d105      	bne.n	8003cb0 <Endpoint_Read_Stream_BE+0x84>
				*BytesProcessed = BytesTransfered;
				return ENDPOINT_RWSTREAM_IncompleteTransfer;
			}

			if ((ErrorCode = Endpoint_WaitUntilReady()) != 0) {
 8003ca4:	f7fe fe3e 	bl	8002924 <Endpoint_WaitUntilReady>
 8003ca8:	4603      	mov	r3, r0
 8003caa:	2800      	cmp	r0, #0
 8003cac:	d0eb      	beq.n	8003c86 <Endpoint_Read_Stream_BE+0x5a>
 8003cae:	e004      	b.n	8003cba <Endpoint_Read_Stream_BE+0x8e>
				*BytesProcessed = BytesTransfered;
 8003cb0:	f8a8 7000 	strh.w	r7, [r8]
				return ENDPOINT_RWSTREAM_IncompleteTransfer;
 8003cb4:	2305      	movs	r3, #5
 8003cb6:	e000      	b.n	8003cba <Endpoint_Read_Stream_BE+0x8e>
			}


		}
	}
	return ENDPOINT_RWSTREAM_NoError;
 8003cb8:	2300      	movs	r3, #0
}
 8003cba:	4618      	mov	r0, r3
 8003cbc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003cc0:	20000bb4 	.word	0x20000bb4

08003cc4 <Endpoint_Write_Control_Stream_LE>:

uint8_t	Endpoint_Write_Control_Stream_LE (const void *const Buffer, uint16_t Length) {
 8003cc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003cc6:	4607      	mov	r7, r0
 8003cc8:	460e      	mov	r6, r1
	USBD_Endpoint_t *EndPoint = &device.Endpoints[0];
	uint16_t Bytes;

	while (Length) {
		if (!EndPoint->InInUse) {
 8003cca:	4c0f      	ldr	r4, [pc, #60]	; (8003d08 <Endpoint_Write_Control_Stream_LE+0x44>)
	while (Length) {
 8003ccc:	b1ce      	cbz	r6, 8003d02 <Endpoint_Write_Control_Stream_LE+0x3e>
		if (!EndPoint->InInUse) {
 8003cce:	68a3      	ldr	r3, [r4, #8]
 8003cd0:	f013 0f10 	tst.w	r3, #16
 8003cd4:	d003      	beq.n	8003cde <Endpoint_Write_Control_Stream_LE+0x1a>
 8003cd6:	68a3      	ldr	r3, [r4, #8]
 8003cd8:	f013 0f10 	tst.w	r3, #16
 8003cdc:	d1fb      	bne.n	8003cd6 <Endpoint_Write_Control_Stream_LE+0x12>
			if (EndPoint->InBufferLength > Length) {
 8003cde:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8003ce0:	42b5      	cmp	r5, r6
				Bytes = Length;
			} else {
				Bytes = EndPoint->InBufferLength;
 8003ce2:	bf94      	ite	ls
 8003ce4:	b2ad      	uxthls	r5, r5
 8003ce6:	4635      	movhi	r5, r6
			}
			MEMCPY(EndPoint->InBuffer,Buffer,Bytes);
 8003ce8:	462a      	mov	r2, r5
 8003cea:	4639      	mov	r1, r7
 8003cec:	6a20      	ldr	r0, [r4, #32]
 8003cee:	f000 f889 	bl	8003e04 <thumb2_memcpy>
			EndPoint->InBytesAvailable += Bytes;
 8003cf2:	69e3      	ldr	r3, [r4, #28]
 8003cf4:	442b      	add	r3, r5
 8003cf6:	61e3      	str	r3, [r4, #28]
			Length -= Bytes;
 8003cf8:	1b75      	subs	r5, r6, r5
 8003cfa:	b2ae      	uxth	r6, r5

			Endpoint_ClearIN();
 8003cfc:	f7fe fe90 	bl	8002a20 <Endpoint_ClearIN>
 8003d00:	e7e4      	b.n	8003ccc <Endpoint_Write_Control_Stream_LE+0x8>
		}
	}
	return ENDPOINT_RWCSTREAM_NoError;
}
 8003d02:	2000      	movs	r0, #0
 8003d04:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003d06:	bf00      	nop
 8003d08:	20000bb4 	.word	0x20000bb4

08003d0c <Endpoint_Write_Control_Stream_BE>:

uint8_t	Endpoint_Write_Control_Stream_BE (const void *const Buffer, uint16_t Length) {
 8003d0c:	b508      	push	{r3, lr}
	return Endpoint_Write_Control_Stream_LE(Buffer,Length);
 8003d0e:	f7ff ffd9 	bl	8003cc4 <Endpoint_Write_Control_Stream_LE>
}
 8003d12:	bd08      	pop	{r3, pc}

08003d14 <Endpoint_Read_Control_Stream_LE>:

uint8_t	Endpoint_Read_Control_Stream_LE (void *const Buffer, uint16_t Length) {
 8003d14:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003d18:	4607      	mov	r7, r0
 8003d1a:	460e      	mov	r6, r1
	USBD_Endpoint_t *EndPoint = &device.Endpoints[0];
	uint16_t Bytes;

	while (Length) {
		if (EndPoint->IsOutRecieved) {
 8003d1c:	4c10      	ldr	r4, [pc, #64]	; (8003d60 <Endpoint_Read_Control_Stream_LE+0x4c>)
	while (Length) {
 8003d1e:	b1de      	cbz	r6, 8003d58 <Endpoint_Read_Control_Stream_LE+0x44>
		if (EndPoint->IsOutRecieved) {
 8003d20:	68a3      	ldr	r3, [r4, #8]
 8003d22:	f013 0f20 	tst.w	r3, #32
 8003d26:	d103      	bne.n	8003d30 <Endpoint_Read_Control_Stream_LE+0x1c>
 8003d28:	68a3      	ldr	r3, [r4, #8]
 8003d2a:	f013 0f20 	tst.w	r3, #32
 8003d2e:	d0fb      	beq.n	8003d28 <Endpoint_Read_Control_Stream_LE+0x14>
			Bytes = EndPoint->OutBytesAvailable > Length
					? Length : EndPoint->OutBytesAvailable;
 8003d30:	68e5      	ldr	r5, [r4, #12]
 8003d32:	42b5      	cmp	r5, r6
 8003d34:	bf28      	it	cs
 8003d36:	4635      	movcs	r5, r6
 8003d38:	fa1f f885 	uxth.w	r8, r5
			MEMCPY(Buffer,EndPoint->OutBuffer,Bytes);
 8003d3c:	4642      	mov	r2, r8
 8003d3e:	6961      	ldr	r1, [r4, #20]
 8003d40:	4638      	mov	r0, r7
 8003d42:	f000 f85f 	bl	8003e04 <thumb2_memcpy>
			EndPoint->OutBytesAvailable -= Bytes;
 8003d46:	68e3      	ldr	r3, [r4, #12]
 8003d48:	eba3 0308 	sub.w	r3, r3, r8
 8003d4c:	60e3      	str	r3, [r4, #12]
			Length -= Bytes;
 8003d4e:	1b75      	subs	r5, r6, r5
 8003d50:	b2ae      	uxth	r6, r5

			Endpoint_ClearOUT();
 8003d52:	f7fe fe37 	bl	80029c4 <Endpoint_ClearOUT>
 8003d56:	e7e2      	b.n	8003d1e <Endpoint_Read_Control_Stream_LE+0xa>
		}
	}
	return ENDPOINT_RWCSTREAM_NoError;
}
 8003d58:	2000      	movs	r0, #0
 8003d5a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003d5e:	bf00      	nop
 8003d60:	20000bb4 	.word	0x20000bb4

08003d64 <Endpoint_Read_Control_Stream_BE>:

uint8_t	Endpoint_Read_Control_Stream_BE (void *const Buffer, uint16_t Length) {
 8003d64:	b508      	push	{r3, lr}
	return Endpoint_Read_Control_Stream_LE(Buffer,Length);
 8003d66:	f7ff ffd5 	bl	8003d14 <Endpoint_Read_Control_Stream_LE>
}
 8003d6a:	bd08      	pop	{r3, pc}

08003d6c <Endpoint_Null_Stream>:

uint8_t Endpoint_Null_Stream(uint16_t Length,
								 uint16_t* const BytesProcessed) {
 8003d6c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003d70:	4681      	mov	r9, r0
	USBD_Endpoint_t* ep = &device.Endpoints[device.CurrentEndpoint];
 8003d72:	4b23      	ldr	r3, [pc, #140]	; (8003e00 <Endpoint_Null_Stream+0x94>)
 8003d74:	f893 513c 	ldrb.w	r5, [r3, #316]	; 0x13c
		uint16_t Bytes = 0;
		uint16_t BytesTransfered = 0;
		uint8_t ErrorCode;

		if (BytesProcessed!=NULL) {
 8003d78:	460f      	mov	r7, r1
 8003d7a:	b151      	cbz	r1, 8003d92 <Endpoint_Null_Stream+0x26>
			Length -= *BytesProcessed;
 8003d7c:	880e      	ldrh	r6, [r1, #0]
 8003d7e:	1b84      	subs	r4, r0, r6
 8003d80:	fa1f f984 	uxth.w	r9, r4
			BytesTransfered = *BytesProcessed;
		}

		while (Length) {
			if (ep->InInUse)
 8003d84:	4b1e      	ldr	r3, [pc, #120]	; (8003e00 <Endpoint_Null_Stream+0x94>)
 8003d86:	222c      	movs	r2, #44	; 0x2c
 8003d88:	fb02 3505 	mla	r5, r2, r5, r3
				continue;
			if (Endpoint_IsReadWriteAllowed()) {
				Bytes = ep->InBufferLength - ep->InBytesAvailable  > Length ? Length : ep->InBufferLength - ep->InBytesAvailable;
				memset(ep->InBuffer + ep->InBytesAvailable,0x0,Bytes);
 8003d8c:	f04f 0800 	mov.w	r8, #0
 8003d90:	e01a      	b.n	8003dc8 <Endpoint_Null_Stream+0x5c>
		uint16_t BytesTransfered = 0;
 8003d92:	2600      	movs	r6, #0
 8003d94:	e7f6      	b.n	8003d84 <Endpoint_Null_Stream+0x18>
			if (Endpoint_IsReadWriteAllowed()) {
 8003d96:	f7fe fe9f 	bl	8002ad8 <Endpoint_IsReadWriteAllowed>
 8003d9a:	b308      	cbz	r0, 8003de0 <Endpoint_Null_Stream+0x74>
				Bytes = ep->InBufferLength - ep->InBytesAvailable  > Length ? Length : ep->InBufferLength - ep->InBytesAvailable;
 8003d9c:	69e8      	ldr	r0, [r5, #28]
 8003d9e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8003da0:	1a1b      	subs	r3, r3, r0
 8003da2:	454b      	cmp	r3, r9
 8003da4:	bf28      	it	cs
 8003da6:	464b      	movcs	r3, r9
 8003da8:	b29c      	uxth	r4, r3
				memset(ep->InBuffer + ep->InBytesAvailable,0x0,Bytes);
 8003daa:	6a2b      	ldr	r3, [r5, #32]
 8003dac:	4622      	mov	r2, r4
 8003dae:	4641      	mov	r1, r8
 8003db0:	4418      	add	r0, r3
 8003db2:	f001 f805 	bl	8004dc0 <memset>
				ep->InBytesAvailable += Bytes;
 8003db6:	69eb      	ldr	r3, [r5, #28]
 8003db8:	4423      	add	r3, r4
 8003dba:	61eb      	str	r3, [r5, #28]
				BytesTransfered += Bytes;
 8003dbc:	4426      	add	r6, r4
 8003dbe:	b2b6      	uxth	r6, r6
				Length -= Bytes;
 8003dc0:	eba9 0404 	sub.w	r4, r9, r4
 8003dc4:	fa1f f984 	uxth.w	r9, r4
		while (Length) {
 8003dc8:	f1b9 0f00 	cmp.w	r9, #0
 8003dcc:	d014      	beq.n	8003df8 <Endpoint_Null_Stream+0x8c>
			if (ep->InInUse)
 8003dce:	68ab      	ldr	r3, [r5, #8]
 8003dd0:	f013 0f10 	tst.w	r3, #16
 8003dd4:	d0df      	beq.n	8003d96 <Endpoint_Null_Stream+0x2a>
 8003dd6:	68ab      	ldr	r3, [r5, #8]
 8003dd8:	f013 0f10 	tst.w	r3, #16
 8003ddc:	d1fb      	bne.n	8003dd6 <Endpoint_Null_Stream+0x6a>
 8003dde:	e7da      	b.n	8003d96 <Endpoint_Null_Stream+0x2a>
			}
			else {
				Endpoint_ClearIN();
 8003de0:	f7fe fe1e 	bl	8002a20 <Endpoint_ClearIN>
				if (BytesProcessed!=NULL) {
 8003de4:	b92f      	cbnz	r7, 8003df2 <Endpoint_Null_Stream+0x86>
					*BytesProcessed = BytesTransfered;
					return ENDPOINT_RWSTREAM_IncompleteTransfer;
				}

				if ((ErrorCode = Endpoint_WaitUntilReady()) != 0) {
 8003de6:	f7fe fd9d 	bl	8002924 <Endpoint_WaitUntilReady>
 8003dea:	4603      	mov	r3, r0
 8003dec:	2800      	cmp	r0, #0
 8003dee:	d0eb      	beq.n	8003dc8 <Endpoint_Null_Stream+0x5c>
 8003df0:	e003      	b.n	8003dfa <Endpoint_Null_Stream+0x8e>
					*BytesProcessed = BytesTransfered;
 8003df2:	803e      	strh	r6, [r7, #0]
					return ENDPOINT_RWSTREAM_IncompleteTransfer;
 8003df4:	2305      	movs	r3, #5
 8003df6:	e000      	b.n	8003dfa <Endpoint_Null_Stream+0x8e>
				}


			}
		}
		return ENDPOINT_RWSTREAM_NoError;
 8003df8:	2300      	movs	r3, #0
}
 8003dfa:	4618      	mov	r0, r3
 8003dfc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003e00:	20000bb4 	.word	0x20000bb4

08003e04 <thumb2_memcpy>:
   stack to improve its performance.  It copies 4 bytes at a time and
   unrolls the loop to perform 4 of these copies per loop iteration.
*/
__attribute__((naked)) void thumb2_memcpy(void* pDest, const void* pSource, size_t length)
{
    __asm (
 8003e04:	0913      	lsrs	r3, r2, #4
 8003e06:	d011      	beq.n	8003e2c <thumb2_memcpy+0x28>
 8003e08:	f851 cb04 	ldr.w	ip, [r1], #4
 8003e0c:	f840 cb04 	str.w	ip, [r0], #4
 8003e10:	f851 cb04 	ldr.w	ip, [r1], #4
 8003e14:	f840 cb04 	str.w	ip, [r0], #4
 8003e18:	f851 cb04 	ldr.w	ip, [r1], #4
 8003e1c:	f840 cb04 	str.w	ip, [r0], #4
 8003e20:	f851 cb04 	ldr.w	ip, [r1], #4
 8003e24:	f840 cb04 	str.w	ip, [r0], #4
 8003e28:	3b01      	subs	r3, #1
 8003e2a:	d1ed      	bne.n	8003e08 <thumb2_memcpy+0x4>
 8003e2c:	f012 030f 	ands.w	r3, r2, #15
 8003e30:	d005      	beq.n	8003e3e <thumb2_memcpy+0x3a>
 8003e32:	f811 cb01 	ldrb.w	ip, [r1], #1
 8003e36:	f800 cb01 	strb.w	ip, [r0], #1
 8003e3a:	3b01      	subs	r3, #1
 8003e3c:	d1f9      	bne.n	8003e32 <thumb2_memcpy+0x2e>
 8003e3e:	4770      	bx	lr

08003e40 <XMC_GPIO_SetMode>:
/*******************************************************************************
 * API IMPLEMENTATION
 *******************************************************************************/

void XMC_GPIO_SetMode(XMC_GPIO_PORT_t *const port, const uint8_t pin, const XMC_GPIO_MODE_t mode)
{
 8003e40:	b410      	push	{r4}
 8003e42:	f001 03fc 	and.w	r3, r1, #252	; 0xfc
 8003e46:	4418      	add	r0, r3
  XMC_ASSERT("XMC_GPIO_SetMode: Invalid port", XMC_GPIO_CHECK_PORT(port));
  XMC_ASSERT("XMC_GPIO_SetMode: Invalid mode", XMC_GPIO_IsModeValid(mode));

  port->IOCR[(uint32_t)pin >> 2U] &= ~(uint32_t)((uint32_t)PORT_IOCR_PC_Msk << ((uint32_t)PORT_IOCR_PC_Size * ((uint32_t)pin & 0x3U)));
 8003e48:	6903      	ldr	r3, [r0, #16]
 8003e4a:	f001 0103 	and.w	r1, r1, #3
 8003e4e:	00c9      	lsls	r1, r1, #3
 8003e50:	24f8      	movs	r4, #248	; 0xf8
 8003e52:	408c      	lsls	r4, r1
 8003e54:	ea23 0304 	bic.w	r3, r3, r4
 8003e58:	6103      	str	r3, [r0, #16]
  port->IOCR[(uint32_t)pin >> 2U] |= (uint32_t)mode << ((uint32_t)PORT_IOCR_PC_Size * ((uint32_t)pin & 0x3U));
 8003e5a:	6903      	ldr	r3, [r0, #16]
 8003e5c:	fa02 f101 	lsl.w	r1, r2, r1
 8003e60:	4319      	orrs	r1, r3
 8003e62:	6101      	str	r1, [r0, #16]
}
 8003e64:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003e68:	4770      	bx	lr

08003e6a <XMC_GPIO_SetHardwareControl>:

void XMC_GPIO_SetHardwareControl(XMC_GPIO_PORT_t *const port, const uint8_t pin, const XMC_GPIO_HWCTRL_t hwctrl)
{
 8003e6a:	b410      	push	{r4}
  XMC_ASSERT("XMC_GPIO_SetHardwareControl: Invalid port", XMC_GPIO_CHECK_PORT(port));
  XMC_ASSERT("XMC_GPIO_SetHardwareControl: Invalid hwctrl", XMC_GPIO_CHECK_HWCTRL(hwctrl));

  port->HWSEL &= ~(uint32_t)((uint32_t)PORT_HWSEL_Msk << ((uint32_t)pin << 1U));
 8003e6c:	6f43      	ldr	r3, [r0, #116]	; 0x74
 8003e6e:	0049      	lsls	r1, r1, #1
 8003e70:	2403      	movs	r4, #3
 8003e72:	408c      	lsls	r4, r1
 8003e74:	ea23 0304 	bic.w	r3, r3, r4
 8003e78:	6743      	str	r3, [r0, #116]	; 0x74
  port->HWSEL |= (uint32_t)hwctrl << ((uint32_t)pin << 1U);
 8003e7a:	6f43      	ldr	r3, [r0, #116]	; 0x74
 8003e7c:	408a      	lsls	r2, r1
 8003e7e:	431a      	orrs	r2, r3
 8003e80:	6742      	str	r2, [r0, #116]	; 0x74
}
 8003e82:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003e86:	4770      	bx	lr

08003e88 <XMC_GPIO_Init>:
/*******************************************************************************
 * API IMPLEMENTATION
 *******************************************************************************/

void XMC_GPIO_Init(XMC_GPIO_PORT_t *const port, const uint8_t pin, const XMC_GPIO_CONFIG_t *const config)
{
 8003e88:	b4f0      	push	{r4, r5, r6, r7}
 8003e8a:	f001 03fc 	and.w	r3, r1, #252	; 0xfc
 8003e8e:	4403      	add	r3, r0
  XMC_ASSERT("XMC_GPIO_Init: Invalid port", XMC_GPIO_CHECK_PORT(port));
  XMC_ASSERT("XMC_GPIO_Init: Invalid mode", XMC_GPIO_IsModeValid(config->mode));
 
  /* Switch to input */
  port->IOCR[pin >> 2U] &= (uint32_t)~(PORT_IOCR_PC_Msk << (PORT_IOCR_PC_Size * (pin & 0x3U)));
 8003e90:	691d      	ldr	r5, [r3, #16]
 8003e92:	f001 0403 	and.w	r4, r1, #3
 8003e96:	00e4      	lsls	r4, r4, #3
 8003e98:	26f8      	movs	r6, #248	; 0xf8
 8003e9a:	40a6      	lsls	r6, r4
 8003e9c:	ea25 0506 	bic.w	r5, r5, r6
 8003ea0:	611d      	str	r5, [r3, #16]

  /* HW port control is disabled */
  port->HWSEL &= ~(uint32_t)((uint32_t)PORT_HWSEL_Msk << ((uint32_t)pin << 1U));
 8003ea2:	6f45      	ldr	r5, [r0, #116]	; 0x74
 8003ea4:	004f      	lsls	r7, r1, #1
 8003ea6:	2603      	movs	r6, #3
 8003ea8:	40be      	lsls	r6, r7
 8003eaa:	ea25 0506 	bic.w	r5, r5, r6
 8003eae:	6745      	str	r5, [r0, #116]	; 0x74


  /* Enable digital input */
  if (XMC_GPIO_CHECK_ANALOG_PORT(port))
 8003eb0:	4d15      	ldr	r5, [pc, #84]	; (8003f08 <XMC_GPIO_Init+0x80>)
 8003eb2:	42a8      	cmp	r0, r5
 8003eb4:	d01f      	beq.n	8003ef6 <XMC_GPIO_Init+0x6e>
 8003eb6:	f505 7580 	add.w	r5, r5, #256	; 0x100
 8003eba:	42a8      	cmp	r0, r5
 8003ebc:	d01b      	beq.n	8003ef6 <XMC_GPIO_Init+0x6e>
    port->PDISC &= ~(uint32_t)((uint32_t)0x1U << pin);
  }
  else
  {
    /* Set output level */
    port->OMR = (uint32_t)config->output_level << pin;
 8003ebe:	6855      	ldr	r5, [r2, #4]
 8003ec0:	408d      	lsls	r5, r1
 8003ec2:	6045      	str	r5, [r0, #4]
 8003ec4:	08cd      	lsrs	r5, r1, #3
 8003ec6:	eb00 0085 	add.w	r0, r0, r5, lsl #2

    /* Set output driver strength */
    port->PDR[pin >> 3U] &= (uint32_t)~(PORT_PDR_Msk << ((uint32_t)PORT_PDR_Size * ((uint32_t)pin & 0x7U)));
 8003eca:	6c05      	ldr	r5, [r0, #64]	; 0x40
 8003ecc:	f001 0107 	and.w	r1, r1, #7
 8003ed0:	0089      	lsls	r1, r1, #2
 8003ed2:	2607      	movs	r6, #7
 8003ed4:	408e      	lsls	r6, r1
 8003ed6:	ea25 0506 	bic.w	r5, r5, r6
 8003eda:	6405      	str	r5, [r0, #64]	; 0x40
    port->PDR[pin >> 3U] |= (uint32_t)config->output_strength << ((uint32_t)PORT_PDR_Size * ((uint32_t)pin & 0x7U));
 8003edc:	6c06      	ldr	r6, [r0, #64]	; 0x40
 8003ede:	7a15      	ldrb	r5, [r2, #8]
 8003ee0:	fa05 f101 	lsl.w	r1, r5, r1
 8003ee4:	4331      	orrs	r1, r6
 8003ee6:	6401      	str	r1, [r0, #64]	; 0x40
  }

  /* Set mode */
  port->IOCR[pin >> 2U] |= (uint32_t)config->mode << ((uint32_t)PORT_IOCR_PC_Size * ((uint32_t)pin & 0x3U));
 8003ee8:	6919      	ldr	r1, [r3, #16]
 8003eea:	7812      	ldrb	r2, [r2, #0]
 8003eec:	40a2      	lsls	r2, r4
 8003eee:	430a      	orrs	r2, r1
 8003ef0:	611a      	str	r2, [r3, #16]
}
 8003ef2:	bcf0      	pop	{r4, r5, r6, r7}
 8003ef4:	4770      	bx	lr
    port->PDISC &= ~(uint32_t)((uint32_t)0x1U << pin);
 8003ef6:	6e05      	ldr	r5, [r0, #96]	; 0x60
 8003ef8:	2601      	movs	r6, #1
 8003efa:	fa06 f101 	lsl.w	r1, r6, r1
 8003efe:	ea25 0101 	bic.w	r1, r5, r1
 8003f02:	6601      	str	r1, [r0, #96]	; 0x60
 8003f04:	e7f0      	b.n	8003ee8 <XMC_GPIO_Init+0x60>
 8003f06:	bf00      	nop
 8003f08:	48028e00 	.word	0x48028e00

08003f0c <XMC_GPIO_SetOutputStrength>:

void XMC_GPIO_SetOutputStrength(XMC_GPIO_PORT_t *const port, const uint8_t pin, XMC_GPIO_OUTPUT_STRENGTH_t strength)
{
 8003f0c:	b410      	push	{r4}
 8003f0e:	08cb      	lsrs	r3, r1, #3
 8003f10:	eb00 0083 	add.w	r0, r0, r3, lsl #2
  XMC_ASSERT("XMC_GPIO_Init: Invalid port", XMC_GPIO_CHECK_OUTPUT_PORT(port));
  XMC_ASSERT("XMC_GPIO_Init: Invalid output strength", XMC_GPIO_CHECK_OUTPUT_STRENGTH(strength));

  port->PDR[pin >> 3U] &= (uint32_t)~((uint32_t)PORT_PDR_Msk << ((uint32_t)PORT_PDR_Size * ((uint32_t)pin & 0x7U)));
 8003f14:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8003f16:	f001 0107 	and.w	r1, r1, #7
 8003f1a:	0089      	lsls	r1, r1, #2
 8003f1c:	2407      	movs	r4, #7
 8003f1e:	408c      	lsls	r4, r1
 8003f20:	ea23 0304 	bic.w	r3, r3, r4
 8003f24:	6403      	str	r3, [r0, #64]	; 0x40
  port->PDR[pin >> 3U] |= (uint32_t)strength << ((uint32_t)PORT_PDR_Size * ((uint32_t)pin & 0x7U));
 8003f26:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8003f28:	fa02 f101 	lsl.w	r1, r2, r1
 8003f2c:	4319      	orrs	r1, r3
 8003f2e:	6401      	str	r1, [r0, #64]	; 0x40
}
 8003f30:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003f34:	4770      	bx	lr
	...

08003f38 <XMC_CCU4_EnableModule>:
/*********************************************************************************************************************
 * API IMPLEMENTATION
 ********************************************************************************************************************/

void XMC_CCU4_EnableModule(XMC_CCU4_MODULE_t *const module)
{
 8003f38:	b510      	push	{r4, lr}
 8003f3a:	4604      	mov	r4, r0
  XMC_ASSERT("XMC_CCU4_EnableModule:Invalid Module Pointer", XMC_CCU4_IsValidModule(module));

#if UC_FAMILY == XMC4
  /* Enable CCU4 module clock */
  XMC_SCU_CLOCK_EnableClock(XMC_SCU_CLOCK_CCU);
 8003f3c:	2010      	movs	r0, #16
 8003f3e:	f7ff f997 	bl	8003270 <XMC_SCU_CLOCK_EnableClock>
  if (module == CCU40)
 8003f42:	4b0e      	ldr	r3, [pc, #56]	; (8003f7c <XMC_CCU4_EnableModule+0x44>)
 8003f44:	429c      	cmp	r4, r3
 8003f46:	d009      	beq.n	8003f5c <XMC_CCU4_EnableModule+0x24>
  else if (module == CCU41)
 8003f48:	4b0d      	ldr	r3, [pc, #52]	; (8003f80 <XMC_CCU4_EnableModule+0x48>)
 8003f4a:	429c      	cmp	r4, r3
 8003f4c:	d00a      	beq.n	8003f64 <XMC_CCU4_EnableModule+0x2c>
  else if (module == CCU42)
 8003f4e:	4b0d      	ldr	r3, [pc, #52]	; (8003f84 <XMC_CCU4_EnableModule+0x4c>)
 8003f50:	429c      	cmp	r4, r3
 8003f52:	d00b      	beq.n	8003f6c <XMC_CCU4_EnableModule+0x34>
  else if (module == CCU43)
 8003f54:	4b0c      	ldr	r3, [pc, #48]	; (8003f88 <XMC_CCU4_EnableModule+0x50>)
 8003f56:	429c      	cmp	r4, r3
 8003f58:	d00c      	beq.n	8003f74 <XMC_CCU4_EnableModule+0x3c>
#endif

#if defined(PERIPHERAL_RESET_SUPPORTED)
  XMC_CCU4_lDeassertReset(module);
#endif
}
 8003f5a:	bd10      	pop	{r4, pc}
    XMC_SCU_RESET_DeassertPeripheralReset(XMC_SCU_PERIPHERAL_RESET_CCU40);
 8003f5c:	2004      	movs	r0, #4
 8003f5e:	f7fe ffdf 	bl	8002f20 <XMC_SCU_RESET_DeassertPeripheralReset>
 8003f62:	e7fa      	b.n	8003f5a <XMC_CCU4_EnableModule+0x22>
    XMC_SCU_RESET_DeassertPeripheralReset(XMC_SCU_PERIPHERAL_RESET_CCU41);
 8003f64:	2008      	movs	r0, #8
 8003f66:	f7fe ffdb 	bl	8002f20 <XMC_SCU_RESET_DeassertPeripheralReset>
 8003f6a:	e7f6      	b.n	8003f5a <XMC_CCU4_EnableModule+0x22>
    XMC_SCU_RESET_DeassertPeripheralReset(XMC_SCU_PERIPHERAL_RESET_CCU42);
 8003f6c:	2010      	movs	r0, #16
 8003f6e:	f7fe ffd7 	bl	8002f20 <XMC_SCU_RESET_DeassertPeripheralReset>
 8003f72:	e7f2      	b.n	8003f5a <XMC_CCU4_EnableModule+0x22>
    XMC_SCU_RESET_DeassertPeripheralReset(XMC_SCU_PERIPHERAL_RESET_CCU43);
 8003f74:	4805      	ldr	r0, [pc, #20]	; (8003f8c <XMC_CCU4_EnableModule+0x54>)
 8003f76:	f7fe ffd3 	bl	8002f20 <XMC_SCU_RESET_DeassertPeripheralReset>
}
 8003f7a:	e7ee      	b.n	8003f5a <XMC_CCU4_EnableModule+0x22>
 8003f7c:	4000c000 	.word	0x4000c000
 8003f80:	40010000 	.word	0x40010000
 8003f84:	40014000 	.word	0x40014000
 8003f88:	48004000 	.word	0x48004000
 8003f8c:	10000001 	.word	0x10000001

08003f90 <XMC_CCU4_DisableModule>:

void XMC_CCU4_DisableModule(XMC_CCU4_MODULE_t *const module)
{
 8003f90:	b508      	push	{r3, lr}
  if (module == CCU40)
 8003f92:	4b0e      	ldr	r3, [pc, #56]	; (8003fcc <XMC_CCU4_DisableModule+0x3c>)
 8003f94:	4298      	cmp	r0, r3
 8003f96:	d009      	beq.n	8003fac <XMC_CCU4_DisableModule+0x1c>
  else if (module == CCU41)
 8003f98:	4b0d      	ldr	r3, [pc, #52]	; (8003fd0 <XMC_CCU4_DisableModule+0x40>)
 8003f9a:	4298      	cmp	r0, r3
 8003f9c:	d00a      	beq.n	8003fb4 <XMC_CCU4_DisableModule+0x24>
  else if (module == CCU42)
 8003f9e:	4b0d      	ldr	r3, [pc, #52]	; (8003fd4 <XMC_CCU4_DisableModule+0x44>)
 8003fa0:	4298      	cmp	r0, r3
 8003fa2:	d00b      	beq.n	8003fbc <XMC_CCU4_DisableModule+0x2c>
  else if (module == CCU43)
 8003fa4:	4b0c      	ldr	r3, [pc, #48]	; (8003fd8 <XMC_CCU4_DisableModule+0x48>)
 8003fa6:	4298      	cmp	r0, r3
 8003fa8:	d00c      	beq.n	8003fc4 <XMC_CCU4_DisableModule+0x34>
#endif
  
#if defined(CLOCK_GATING_SUPPORTED)
  XMC_CCU4_lGateClock(module);
#endif
}
 8003faa:	bd08      	pop	{r3, pc}
    XMC_SCU_RESET_AssertPeripheralReset(XMC_SCU_PERIPHERAL_RESET_CCU40);
 8003fac:	2004      	movs	r0, #4
 8003fae:	f7fe ffab 	bl	8002f08 <XMC_SCU_RESET_AssertPeripheralReset>
 8003fb2:	e7fa      	b.n	8003faa <XMC_CCU4_DisableModule+0x1a>
    XMC_SCU_RESET_AssertPeripheralReset(XMC_SCU_PERIPHERAL_RESET_CCU41);
 8003fb4:	2008      	movs	r0, #8
 8003fb6:	f7fe ffa7 	bl	8002f08 <XMC_SCU_RESET_AssertPeripheralReset>
 8003fba:	e7f6      	b.n	8003faa <XMC_CCU4_DisableModule+0x1a>
    XMC_SCU_RESET_AssertPeripheralReset(XMC_SCU_PERIPHERAL_RESET_CCU42);
 8003fbc:	2010      	movs	r0, #16
 8003fbe:	f7fe ffa3 	bl	8002f08 <XMC_SCU_RESET_AssertPeripheralReset>
 8003fc2:	e7f2      	b.n	8003faa <XMC_CCU4_DisableModule+0x1a>
    XMC_SCU_RESET_AssertPeripheralReset(XMC_SCU_PERIPHERAL_RESET_CCU43);
 8003fc4:	4805      	ldr	r0, [pc, #20]	; (8003fdc <XMC_CCU4_DisableModule+0x4c>)
 8003fc6:	f7fe ff9f 	bl	8002f08 <XMC_SCU_RESET_AssertPeripheralReset>
}
 8003fca:	e7ee      	b.n	8003faa <XMC_CCU4_DisableModule+0x1a>
 8003fcc:	4000c000 	.word	0x4000c000
 8003fd0:	40010000 	.word	0x40010000
 8003fd4:	40014000 	.word	0x40014000
 8003fd8:	48004000 	.word	0x48004000
 8003fdc:	10000001 	.word	0x10000001

08003fe0 <XMC_CCU4_Init>:

/* API to initialize CCU4 global resources  */
void XMC_CCU4_Init(XMC_CCU4_MODULE_t *const module, const XMC_CCU4_SLICE_MCMS_ACTION_t mcs_action)
{
 8003fe0:	b538      	push	{r3, r4, r5, lr}
 8003fe2:	4604      	mov	r4, r0
 8003fe4:	460d      	mov	r5, r1
  
  XMC_ASSERT("XMC_CCU4_Init:Invalid module pointer", XMC_CCU4_IsValidModule(module));
  XMC_ASSERT("XMC_CCU4_Init:Invalid mcs action", XMC_CCU4_SLICE_CHECK_MCS_ACTION(mcs_action));

  /* Enable CCU4 module */
  XMC_CCU4_EnableModule(module);
 8003fe6:	f7ff ffa7 	bl	8003f38 <XMC_CCU4_EnableModule>
  module->GIDLC |= (uint32_t) CCU4_GIDLC_SPRB_Msk;
 8003fea:	68e3      	ldr	r3, [r4, #12]
 8003fec:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003ff0:	60e3      	str	r3, [r4, #12]
  /* Start the prescaler */
  XMC_CCU4_StartPrescaler(module);
  
  gctrl = module->GCTRL;
 8003ff2:	6821      	ldr	r1, [r4, #0]
  gctrl &= ~((uint32_t) CCU4_GCTRL_MSDE_Msk);
 8003ff4:	f421 4140 	bic.w	r1, r1, #49152	; 0xc000
  gctrl |= ((uint32_t) mcs_action) << CCU4_GCTRL_MSDE_Pos;
 8003ff8:	ea41 3185 	orr.w	r1, r1, r5, lsl #14
  
  module->GCTRL = gctrl;
 8003ffc:	6021      	str	r1, [r4, #0]
}
 8003ffe:	bd38      	pop	{r3, r4, r5, pc}

08004000 <XMC_CCU4_SetModuleClock>:
  uint32_t gctrl;

  XMC_ASSERT("XMC_CCU4_SetModuleClock:Invalid Module Pointer", XMC_CCU4_IsValidModule(module));
  XMC_ASSERT("XMC_CCU4_SetModuleClock:Invalid Module Clock", XMC_CCU4_SLICE_CHECK_CLOCK(clock));

  gctrl = module->GCTRL;
 8004000:	6803      	ldr	r3, [r0, #0]
  gctrl &= ~((uint32_t) CCU4_GCTRL_PCIS_Msk);
 8004002:	f023 0330 	bic.w	r3, r3, #48	; 0x30
  gctrl |= ((uint32_t) clock) << CCU4_GCTRL_PCIS_Pos;
 8004006:	ea43 1101 	orr.w	r1, r3, r1, lsl #4
  
  module->GCTRL = gctrl;
 800400a:	6001      	str	r1, [r0, #0]
}
 800400c:	4770      	bx	lr

0800400e <XMC_CCU4_SetMultiChannelShadowTransferMode>:
{
  uint32_t gctrl;

  XMC_ASSERT("XMC_CCU4_SetMultiChannelShadowTransferMode:Invalid module Pointer", XMC_CCU4_IsValidModule(module));
  
  gctrl = module->GCTRL;
 800400e:	6803      	ldr	r3, [r0, #0]
  gctrl &= ~((uint32_t)slice_mode_msk >> 16U);
 8004010:	ea23 4311 	bic.w	r3, r3, r1, lsr #16
  gctrl |= ((uint32_t)slice_mode_msk & 0xFFFFU);
 8004014:	b289      	uxth	r1, r1
 8004016:	4319      	orrs	r1, r3
  module->GCTRL = gctrl;
 8004018:	6001      	str	r1, [r0, #0]
}
 800401a:	4770      	bx	lr

0800401c <XMC_CCU4_SLICE_CompareInit>:
  XMC_ASSERT("XMC_CCU4_SLICE_CompareInit:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  XMC_ASSERT("XMC_CCU4_SLICE_CompareInit:Compare Init Pointer is NULL",
             (XMC_CCU4_SLICE_COMPARE_CONFIG_t *) NULL != compare_init);

  /* Program the timer mode */
  slice->TC = compare_init->tc;
 800401c:	680b      	ldr	r3, [r1, #0]
 800401e:	6143      	str	r3, [r0, #20]
  /* Enable the timer concatenation */
  slice->CMC = ((uint32_t) compare_init->timer_concatenation << CCU4_CC4_CMC_TCE_Pos);
 8004020:	794b      	ldrb	r3, [r1, #5]
 8004022:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8004026:	051b      	lsls	r3, r3, #20
 8004028:	6043      	str	r3, [r0, #4]
  /* Program initial prescaler divider value */
  slice->PSC = (uint32_t) compare_init->prescaler_initval;
 800402a:	790b      	ldrb	r3, [r1, #4]
 800402c:	f003 030f 	and.w	r3, r3, #15
 8004030:	6243      	str	r3, [r0, #36]	; 0x24
  /* Program the dither compare value */
  slice->DITS = (uint32_t) compare_init->dither_limit;
 8004032:	794b      	ldrb	r3, [r1, #5]
 8004034:	f003 030f 	and.w	r3, r3, #15
 8004038:	6203      	str	r3, [r0, #32]
  /* Program timer output passive level */
  slice->PSL = (uint32_t) compare_init->passive_level;
 800403a:	794b      	ldrb	r3, [r1, #5]
 800403c:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8004040:	6183      	str	r3, [r0, #24]
  /* Program floating prescaler compare value */
  slice->FPCS = (uint32_t) compare_init->float_limit;
 8004042:	790b      	ldrb	r3, [r1, #4]
 8004044:	091b      	lsrs	r3, r3, #4
 8004046:	62c3      	str	r3, [r0, #44]	; 0x2c
}
 8004048:	4770      	bx	lr

0800404a <XMC_CCU4_SLICE_CaptureInit>:
  XMC_ASSERT("XMC_CCU4_SLICE_CaptureInit:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  XMC_ASSERT("XMC_CCU4_SLICE_CaptureInit:Capture Init Pointer is NULL",
             (XMC_CCU4_SLICE_CAPTURE_CONFIG_t *) NULL != capture_init);

  /* Program the capture mode */
  slice->TC = capture_init->tc;
 800404a:	680b      	ldr	r3, [r1, #0]
 800404c:	6143      	str	r3, [r0, #20]
  /* Enable the timer concatenation */
  slice->CMC = ((uint32_t)capture_init->timer_concatenation << CCU4_CC4_CMC_TCE_Pos);
 800404e:	794b      	ldrb	r3, [r1, #5]
 8004050:	f003 0301 	and.w	r3, r3, #1
 8004054:	051b      	lsls	r3, r3, #20
 8004056:	6043      	str	r3, [r0, #4]
  /* Program initial prescaler divider value */
  slice->PSC = (uint32_t) capture_init->prescaler_initval;
 8004058:	790b      	ldrb	r3, [r1, #4]
 800405a:	f003 030f 	and.w	r3, r3, #15
 800405e:	6243      	str	r3, [r0, #36]	; 0x24
  /* Program initial floating prescaler compare value */
  slice->FPCS = (uint32_t) capture_init->float_limit;
 8004060:	790b      	ldrb	r3, [r1, #4]
 8004062:	091b      	lsrs	r3, r3, #4
 8004064:	62c3      	str	r3, [r0, #44]	; 0x2c
}
 8004066:	4770      	bx	lr

08004068 <XMC_CCU4_SLICE_StartConfig>:
  XMC_ASSERT("XMC_CCU4_SLICE_StartConfig:Invalid Event ID", XMC_CCU4_SLICE_CHECK_EVENT_ID(event));
  XMC_ASSERT("XMC_CCU4_SLICE_StartConfig:Invalid Start Mode", 
             ((start_mode == XMC_CCU4_SLICE_START_MODE_TIMER_START_CLEAR) ||\
              (start_mode == XMC_CCU4_SLICE_START_MODE_TIMER_START)));
  /* First, Bind the event with the stop function */
  cmc = slice->CMC;
 8004068:	6843      	ldr	r3, [r0, #4]
  cmc &= ~((uint32_t) CCU4_CC4_CMC_STRTS_Msk);
 800406a:	f023 0303 	bic.w	r3, r3, #3
  cmc |= ((uint32_t) event) << CCU4_CC4_CMC_STRTS_Pos;
 800406e:	4319      	orrs	r1, r3

  slice->CMC = cmc;
 8004070:	6041      	str	r1, [r0, #4]
  
  tc  = slice->TC;
 8004072:	6943      	ldr	r3, [r0, #20]
  /* Next, Configure the start mode */
  if (start_mode == XMC_CCU4_SLICE_START_MODE_TIMER_START_CLEAR)
 8004074:	2a01      	cmp	r2, #1
  {
    tc |= (uint32_t)CCU4_CC4_TC_STRM_Msk;
 8004076:	bf0c      	ite	eq
 8004078:	f443 6380 	orreq.w	r3, r3, #1024	; 0x400
  }
  else
  {
    tc &= ~((uint32_t)CCU4_CC4_TC_STRM_Msk);
 800407c:	f423 6380 	bicne.w	r3, r3, #1024	; 0x400
  }
  
  slice->TC = tc;
 8004080:	6143      	str	r3, [r0, #20]
}
 8004082:	4770      	bx	lr

08004084 <XMC_CCU4_SLICE_StopConfig>:
  XMC_ASSERT("XMC_CCU4_SLICE_StopConfig:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  XMC_ASSERT("XMC_CCU4_SLICE_StopConfig:Invalid Event ID", XMC_CCU4_SLICE_CHECK_EVENT_ID(event));
  XMC_ASSERT("XMC_CCU4_SLICE_StopConfig:Invalid Start Mode", XMC_CCU4_CHECK_END_MODE(end_mode));
  
  /* First, Bind the event with the stop function */
  cmc = slice->CMC;
 8004084:	6843      	ldr	r3, [r0, #4]
  cmc &= ~((uint32_t) CCU4_CC4_CMC_ENDS_Msk);
 8004086:	f023 030c 	bic.w	r3, r3, #12
  cmc |= ((uint32_t) event) << CCU4_CC4_CMC_ENDS_Pos;
 800408a:	ea43 0181 	orr.w	r1, r3, r1, lsl #2

  slice->CMC = cmc;
 800408e:	6041      	str	r1, [r0, #4]
  
  /* Next, Configure the stop mode */
  tc = slice->TC;
 8004090:	6943      	ldr	r3, [r0, #20]
  tc &= ~((uint32_t) CCU4_CC4_TC_ENDM_Msk);
 8004092:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  tc |= ((uint32_t) end_mode) << CCU4_CC4_TC_ENDM_Pos;
 8004096:	ea43 2202 	orr.w	r2, r3, r2, lsl #8

  slice->TC = tc;
 800409a:	6142      	str	r2, [r0, #20]
}
 800409c:	4770      	bx	lr

0800409e <XMC_CCU4_SLICE_LoadConfig>:
  
  XMC_ASSERT("XMC_CCU4_SLICE_LoadConfig:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  XMC_ASSERT("XMC_CCU4_SLICE_LoadConfig:Invalid Event ID", XMC_CCU4_SLICE_CHECK_EVENT_ID(event));
  
  /* Bind the event with the load function */
  cmc = slice->CMC;
 800409e:	6843      	ldr	r3, [r0, #4]
  cmc &= ~((uint32_t) CCU4_CC4_CMC_LDS_Msk);
 80040a0:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
  cmc |= ((uint32_t) event) << CCU4_CC4_CMC_LDS_Pos;
 80040a4:	ea43 3101 	orr.w	r1, r3, r1, lsl #12

  slice->CMC = cmc;
 80040a8:	6041      	str	r1, [r0, #4]
}
 80040aa:	4770      	bx	lr

080040ac <XMC_CCU4_SLICE_ModulationConfig>:
/* API to configure the slice modulation function */
void XMC_CCU4_SLICE_ModulationConfig(XMC_CCU4_SLICE_t *const slice,
                                     const XMC_CCU4_SLICE_EVENT_t event,
                                     const XMC_CCU4_SLICE_MODULATION_MODE_t mod_mode,
                                     const bool synch_with_pwm)
{
 80040ac:	b430      	push	{r4, r5}
  XMC_ASSERT("XMC_CCU4_SLICE_ModulationConfig:Invalid Event ID", XMC_CCU4_SLICE_CHECK_EVENT_ID(event));
  XMC_ASSERT("XMC_CCU4_SLICE_ModulationConfig:Invalid Modulation Mode",
             ((mod_mode == XMC_CCU4_SLICE_MODULATION_MODE_CLEAR_OUT) ||\
              (mod_mode == XMC_CCU4_SLICE_MODULATION_MODE_CLEAR_ST_OUT)));
  
  tc  = slice->TC;
 80040ae:	6944      	ldr	r4, [r0, #20]
  cmc = slice->CMC;
 80040b0:	6845      	ldr	r5, [r0, #4]
  
  /* First, Bind the event with the modulation function */
  cmc &= ~((uint32_t) CCU4_CC4_CMC_MOS_Msk);
 80040b2:	f425 2540 	bic.w	r5, r5, #786432	; 0xc0000
  cmc |= ((uint32_t) event) << CCU4_CC4_CMC_MOS_Pos;
 80040b6:	ea45 4181 	orr.w	r1, r5, r1, lsl #18
  slice->CMC = cmc;
 80040ba:	6041      	str	r1, [r0, #4]
  
  /* Next, Modulation mode */
  if (mod_mode == XMC_CCU4_SLICE_MODULATION_MODE_CLEAR_OUT)
 80040bc:	2a01      	cmp	r2, #1
  {
    tc |= (uint32_t) CCU4_CC4_TC_EMT_Msk;
 80040be:	bf0c      	ite	eq
 80040c0:	f044 7480 	orreq.w	r4, r4, #16777216	; 0x1000000
  }
  else
  {
    tc &= ~((uint32_t) CCU4_CC4_TC_EMT_Msk);
 80040c4:	f024 7480 	bicne.w	r4, r4, #16777216	; 0x1000000
  }

  /* Synchronization of modulation effect with PWM cycle */
  if (synch_with_pwm == (bool) true)
 80040c8:	b923      	cbnz	r3, 80040d4 <XMC_CCU4_SLICE_ModulationConfig+0x28>
  {
    tc |= (uint32_t) CCU4_CC4_TC_EMS_Msk;
  }
  else
  {
    tc &= ~((uint32_t) CCU4_CC4_TC_EMS_Msk);
 80040ca:	f424 0400 	bic.w	r4, r4, #8388608	; 0x800000
  }
  
  slice->TC = tc;
 80040ce:	6144      	str	r4, [r0, #20]
}
 80040d0:	bc30      	pop	{r4, r5}
 80040d2:	4770      	bx	lr
    tc |= (uint32_t) CCU4_CC4_TC_EMS_Msk;
 80040d4:	f444 0400 	orr.w	r4, r4, #8388608	; 0x800000
 80040d8:	e7f9      	b.n	80040ce <XMC_CCU4_SLICE_ModulationConfig+0x22>

080040da <XMC_CCU4_SLICE_CountConfig>:
  
  XMC_ASSERT("XMC_CCU4_SLICE_CountConfig:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  XMC_ASSERT("XMC_CCU4_SLICE_CountConfig:Invalid Event ID", XMC_CCU4_SLICE_CHECK_EVENT_ID(event));

  /* Bind the event with the count function */
  cmc = slice->CMC;
 80040da:	6843      	ldr	r3, [r0, #4]
  cmc &= ~((uint32_t) CCU4_CC4_CMC_CNTS_Msk);
 80040dc:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
  cmc |= ((uint32_t) event) << CCU4_CC4_CMC_CNTS_Pos;
 80040e0:	ea43 3181 	orr.w	r1, r3, r1, lsl #14

  slice->CMC = cmc;
 80040e4:	6041      	str	r1, [r0, #4]
}
 80040e6:	4770      	bx	lr

080040e8 <XMC_CCU4_SLICE_GateConfig>:
  
  XMC_ASSERT("XMC_CCU4_SLICE_GateConfig:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  XMC_ASSERT("XMC_CCU4_SLICE_GateConfig:Invalid Event ID", XMC_CCU4_SLICE_CHECK_EVENT_ID(event));
  
  /* Bind the event with the gate function */
  cmc = slice->CMC;
 80040e8:	6843      	ldr	r3, [r0, #4]
  cmc &= ~((uint32_t) CCU4_CC4_CMC_GATES_Msk);
 80040ea:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  cmc |= ((uint32_t) event) << CCU4_CC4_CMC_GATES_Pos;
 80040ee:	ea43 2101 	orr.w	r1, r3, r1, lsl #8

  slice->CMC = cmc;
 80040f2:	6041      	str	r1, [r0, #4]
}
 80040f4:	4770      	bx	lr

080040f6 <XMC_CCU4_SLICE_Capture0Config>:
  
  XMC_ASSERT("XMC_CCU4_SLICE_Capture0Config:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  XMC_ASSERT("XMC_CCU4_SLICE_Capture0Config:Invalid Event ID", XMC_CCU4_SLICE_CHECK_EVENT_ID(event));
  
  /* Bind the event with the gate function */
  cmc = slice->CMC;
 80040f6:	6843      	ldr	r3, [r0, #4]
  cmc &= ~((uint32_t) CCU4_CC4_CMC_CAP0S_Msk);
 80040f8:	f023 0330 	bic.w	r3, r3, #48	; 0x30
  cmc |= ((uint32_t) event) << CCU4_CC4_CMC_CAP0S_Pos;
 80040fc:	ea43 1101 	orr.w	r1, r3, r1, lsl #4

  slice->CMC = cmc;
 8004100:	6041      	str	r1, [r0, #4]
}
 8004102:	4770      	bx	lr

08004104 <XMC_CCU4_SLICE_Capture1Config>:
  
  XMC_ASSERT("XMC_CCU4_SLICE_Capture1Config:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  XMC_ASSERT("XMC_CCU4_SLICE_Capture1Config:Invalid Event ID", XMC_CCU4_SLICE_CHECK_EVENT_ID(event));
  
  /* Bind the event with the gate function */
  cmc = slice->CMC;
 8004104:	6843      	ldr	r3, [r0, #4]
  cmc &= ~((uint32_t) CCU4_CC4_CMC_CAP1S_Msk);
 8004106:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
  cmc |= ((uint32_t) event) << CCU4_CC4_CMC_CAP1S_Pos;
 800410a:	ea43 1181 	orr.w	r1, r3, r1, lsl #6

  slice->CMC = cmc;
 800410e:	6041      	str	r1, [r0, #4]
}
 8004110:	4770      	bx	lr

08004112 <XMC_CCU4_SLICE_DirectionConfig>:
  
  XMC_ASSERT("XMC_CCU4_SLICE_DirectionConfig:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  XMC_ASSERT("XMC_CCU4_SLICE_DirectionConfig:Invalid Event ID", XMC_CCU4_SLICE_CHECK_EVENT_ID(event));
  
  /* Bind the event with the direction function */
  cmc = slice->CMC;
 8004112:	6843      	ldr	r3, [r0, #4]
  cmc &= ~((uint32_t) CCU4_CC4_CMC_UDS_Msk);
 8004114:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
  cmc |= ((uint32_t) event) << CCU4_CC4_CMC_UDS_Pos;
 8004118:	ea43 2181 	orr.w	r1, r3, r1, lsl #10
  
  slice->CMC = cmc;
 800411c:	6041      	str	r1, [r0, #4]
}
 800411e:	4770      	bx	lr

08004120 <XMC_CCU4_SLICE_StatusBitOverrideConfig>:
  uint32_t cmc;
  
  XMC_ASSERT("XMC_CCU4_SLICE_StatusBitOverrideConfig:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  
  /* Bind the event with the override function */
  cmc = slice->CMC;
 8004120:	6843      	ldr	r3, [r0, #4]
  /* Map status bit trigger override to Event 1 & 
         status bit value override to Event 2 */
  cmc &= ~((uint32_t) CCU4_CC4_CMC_OFS_Msk);
  cmc |= ((uint32_t) 1) << CCU4_CC4_CMC_OFS_Pos;
 8004122:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000

  slice->CMC = cmc;
 8004126:	6043      	str	r3, [r0, #4]
}
 8004128:	4770      	bx	lr

0800412a <XMC_CCU4_SLICE_TrapConfig>:
  XMC_ASSERT("XMC_CCU4_SLICE_TrapConfig:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  XMC_ASSERT("XMC_CCU4_SLICE_TrapConfig:Invalid Exit Mode", ((exit_mode == XMC_CCU4_SLICE_TRAP_EXIT_MODE_AUTOMATIC) ||\
                                                             (exit_mode == XMC_CCU4_SLICE_TRAP_EXIT_MODE_SW)));
    
  /* First, Map trap function to Event 2 */
  cmc = slice->CMC;
 800412a:	6843      	ldr	r3, [r0, #4]
  cmc &= ~((uint32_t) CCU4_CC4_CMC_TS_Msk);
  cmc |= ((uint32_t) 1) << CCU4_CC4_CMC_TS_Pos;
 800412c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  slice->CMC = cmc;
 8004130:	6043      	str	r3, [r0, #4]
  
  /* Next, Configure synchronization option */
  tc = slice->TC;
 8004132:	6943      	ldr	r3, [r0, #20]

  if (synch_with_pwm == (bool) true)
 8004134:	b14a      	cbz	r2, 800414a <XMC_CCU4_SLICE_TrapConfig+0x20>
  {
    tc |= (uint32_t) CCU4_CC4_TC_TRPSE_Msk;
 8004136:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
  {
    tc &= ~((uint32_t) CCU4_CC4_TC_TRPSE_Msk);
  }
  
  /* Configure exit mode */
  if (exit_mode == XMC_CCU4_SLICE_TRAP_EXIT_MODE_SW)
 800413a:	2901      	cmp	r1, #1
  {
    tc |= (uint32_t) CCU4_CC4_TC_TRPSW_Msk;
 800413c:	bf0c      	ite	eq
 800413e:	f443 0380 	orreq.w	r3, r3, #4194304	; 0x400000
  }
  else
  {
    tc &= ~((uint32_t) CCU4_CC4_TC_TRPSW_Msk);
 8004142:	f423 0380 	bicne.w	r3, r3, #4194304	; 0x400000
  }
  
  slice->TC = tc;
 8004146:	6143      	str	r3, [r0, #20]
}
 8004148:	4770      	bx	lr
    tc &= ~((uint32_t) CCU4_CC4_TC_TRPSE_Msk);
 800414a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800414e:	e7f4      	b.n	800413a <XMC_CCU4_SLICE_TrapConfig+0x10>

08004150 <XMC_CCU4_SLICE_ConfigureStatusBitOverrideEvent>:

/* API to configure a slice Status Bit Override event */
void XMC_CCU4_SLICE_ConfigureStatusBitOverrideEvent(XMC_CCU4_SLICE_t *const slice,
                                                    const XMC_CCU4_SLICE_EVENT_CONFIG_t *const ev1_config,
                                                    const XMC_CCU4_SLICE_EVENT_CONFIG_t *const ev2_config)
{
 8004150:	b410      	push	{r4}
  ins &= ~(((uint32_t) XMC_CCU4_SLICE_EVENT_INPUT_CONFIG_MASK) << CCU4_CC4_INS1_EV2IS_Pos);
  ins |= ((uint32_t) ev2_config->mapped_input) << CCU4_CC4_INS1_EV2IS_Pos;
  
  slice->INS1 = ins;
#else
  ins = slice->INS;
 8004152:	6803      	ldr	r3, [r0, #0]

  /* Configure the edge sensitivity for event 1 */
  ins &= ~(((uint32_t) XMC_CCU4_SLICE_EVENT_EDGE_CONFIG_MASK) << CCU4_CC4_INS_EV1EM_Pos);
 8004154:	f423 2340 	bic.w	r3, r3, #786432	; 0xc0000
  ins |= ((uint32_t) ev1_config->edge) << CCU4_CC4_INS_EV1EM_Pos;
 8004158:	784c      	ldrb	r4, [r1, #1]
 800415a:	ea43 4384 	orr.w	r3, r3, r4, lsl #18
  
  /* Configure the edge sensitivity for event 2 */
  ins &= ~(((uint32_t) XMC_CCU4_SLICE_EVENT_EDGE_CONFIG_MASK) << CCU4_CC4_INS_EV2EM_Pos);
 800415e:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
  ins |= ((uint32_t) ev2_config->edge) << CCU4_CC4_INS_EV2EM_Pos;
 8004162:	7854      	ldrb	r4, [r2, #1]
 8004164:	ea43 5304 	orr.w	r3, r3, r4, lsl #20
  
  /* Configure the level sensitivity for event 1 */
  ins &= ~(((uint32_t) XMC_CCU4_SLICE_EVENT_LEVEL_CONFIG_MASK) << CCU4_CC4_INS_EV1LM_Pos);
 8004168:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
  ins |= ((uint32_t) ev1_config->level) << CCU4_CC4_INS_EV1LM_Pos;
 800416c:	788c      	ldrb	r4, [r1, #2]
 800416e:	ea43 53c4 	orr.w	r3, r3, r4, lsl #23
  
  /* Configure the level sensitivity for event 2 */
  ins &= ~(((uint32_t) XMC_CCU4_SLICE_EVENT_LEVEL_CONFIG_MASK) << CCU4_CC4_INS_EV2LM_Pos);
 8004172:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
  ins |= ((uint32_t) ev2_config->level) << CCU4_CC4_INS_EV2LM_Pos;
 8004176:	7894      	ldrb	r4, [r2, #2]
 8004178:	ea43 6304 	orr.w	r3, r3, r4, lsl #24
  
  /* Configure the debounce filter for event 1 */
  ins &= ~(((uint32_t) XMC_CCU4_SLICE_EVENT_FILTER_CONFIG_MASK) << CCU4_CC4_INS_LPF1M_Pos);
 800417c:	f023 53c0 	bic.w	r3, r3, #402653184	; 0x18000000
  ins |= ((uint32_t) ev1_config->duration) << CCU4_CC4_INS_LPF1M_Pos;
 8004180:	78cc      	ldrb	r4, [r1, #3]
 8004182:	ea43 63c4 	orr.w	r3, r3, r4, lsl #27

  /* Configure the debounce filter for event 2 */
  ins &= ~(((uint32_t) XMC_CCU4_SLICE_EVENT_FILTER_CONFIG_MASK) << CCU4_CC4_INS_LPF2M_Pos);
 8004186:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
  ins |= ((uint32_t) ev2_config->duration) << CCU4_CC4_INS_LPF2M_Pos;
 800418a:	78d4      	ldrb	r4, [r2, #3]
 800418c:	ea43 7344 	orr.w	r3, r3, r4, lsl #29
  
  /* Next, the input for Event1 */
  ins &= ~(((uint32_t) XMC_CCU4_SLICE_EVENT_INPUT_CONFIG_MASK) << CCU4_CC4_INS_EV1IS_Pos);
 8004190:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  ins |= ((uint32_t) ev1_config->mapped_input) << CCU4_CC4_INS_EV1IS_Pos;
 8004194:	7809      	ldrb	r1, [r1, #0]
 8004196:	ea43 1301 	orr.w	r3, r3, r1, lsl #4

  /* Finally, the input for Event2 */
  ins &= ~(((uint32_t) XMC_CCU4_SLICE_EVENT_INPUT_CONFIG_MASK) << CCU4_CC4_INS_EV2IS_Pos);
 800419a:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
  ins |= ((uint32_t) ev2_config->mapped_input) << CCU4_CC4_INS_EV2IS_Pos;
 800419e:	7812      	ldrb	r2, [r2, #0]
 80041a0:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  
  slice->INS = ins;
 80041a4:	6003      	str	r3, [r0, #0]
#endif
}
 80041a6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80041aa:	4770      	bx	lr

080041ac <XMC_CCU4_SLICE_ConfigureEvent>:

/* API to configure a slice trigger event */
void XMC_CCU4_SLICE_ConfigureEvent(XMC_CCU4_SLICE_t *const slice,
                                   const XMC_CCU4_SLICE_EVENT_t event,
                                   const XMC_CCU4_SLICE_EVENT_CONFIG_t *const config)
{
 80041ac:	b4f0      	push	{r4, r5, r6, r7}
             ((config->level == XMC_CCU4_SLICE_EVENT_LEVEL_SENSITIVITY_ACTIVE_HIGH) ||\
              (config->level == XMC_CCU4_SLICE_EVENT_LEVEL_SENSITIVITY_ACTIVE_LOW)));
  XMC_ASSERT("XMC_CCU4_SLICE_ConfigureEvent:Invalid Debounce Period", 
             XMC_CCU4_SLICE_CHECK_EVENT_FILTER(config->duration));
  /* Calculate offset with reference to event */
  offset = ((uint8_t) event) - 1U;
 80041ae:	1e4c      	subs	r4, r1, #1
 80041b0:	b2e4      	uxtb	r4, r4
  ins |= ((uint32_t) config->mapped_input) << pos;

  slice->INS1 = ins;

#else
  ins = slice->INS;
 80041b2:	f8d0 c000 	ldr.w	ip, [r0]
  
  /* First, configure the edge sensitivity */
  pos = ((uint8_t) CCU4_CC4_INS_EV0EM_Pos) + (uint8_t)(offset << 1U);
 80041b6:	0065      	lsls	r5, r4, #1
 80041b8:	b2ed      	uxtb	r5, r5
 80041ba:	f105 0310 	add.w	r3, r5, #16
  ins &= ~(((uint32_t) XMC_CCU4_SLICE_EVENT_EDGE_CONFIG_MASK) << pos);
 80041be:	b2df      	uxtb	r7, r3
 80041c0:	2603      	movs	r6, #3
 80041c2:	fa06 f307 	lsl.w	r3, r6, r7
 80041c6:	ea2c 0c03 	bic.w	ip, ip, r3
  ins |= ((uint32_t) config->edge) << pos;
 80041ca:	7853      	ldrb	r3, [r2, #1]
 80041cc:	40bb      	lsls	r3, r7
 80041ce:	ea43 030c 	orr.w	r3, r3, ip
  
  /* Next, the level */
  pos = ((uint8_t) CCU4_CC4_INS_EV0LM_Pos) + offset;
 80041d2:	3115      	adds	r1, #21
  ins &= ~(((uint32_t) XMC_CCU4_SLICE_EVENT_LEVEL_CONFIG_MASK) << pos);
 80041d4:	b2cf      	uxtb	r7, r1
 80041d6:	2101      	movs	r1, #1
 80041d8:	40b9      	lsls	r1, r7
 80041da:	ea23 0301 	bic.w	r3, r3, r1
  ins |= ((uint32_t) config->level) << pos;
 80041de:	7891      	ldrb	r1, [r2, #2]
 80041e0:	40b9      	lsls	r1, r7
 80041e2:	4319      	orrs	r1, r3
  
  /* Next, the debounce filter */
  pos = ((uint8_t) CCU4_CC4_INS_LPF0M_Pos) + (uint8_t)(offset << 1U);
 80041e4:	3519      	adds	r5, #25
  ins &= ~(((uint32_t) XMC_CCU4_SLICE_EVENT_FILTER_CONFIG_MASK) << pos);
 80041e6:	b2ed      	uxtb	r5, r5
 80041e8:	fa06 f305 	lsl.w	r3, r6, r5
 80041ec:	ea21 0103 	bic.w	r1, r1, r3
  ins |= ((uint32_t) config->duration) << pos;
 80041f0:	78d3      	ldrb	r3, [r2, #3]
 80041f2:	40ab      	lsls	r3, r5
 80041f4:	430b      	orrs	r3, r1

  /* Finally the input */
  pos = ((uint8_t) CCU4_CC4_INS_EV0IS_Pos) + (uint8_t)(offset << 2U);
 80041f6:	00a1      	lsls	r1, r4, #2
  ins &= ~(((uint32_t) XMC_CCU4_SLICE_EVENT_INPUT_CONFIG_MASK) << pos);
 80041f8:	b2c9      	uxtb	r1, r1
 80041fa:	240f      	movs	r4, #15
 80041fc:	408c      	lsls	r4, r1
 80041fe:	ea23 0304 	bic.w	r3, r3, r4
  ins |= ((uint32_t) config->mapped_input) << pos;
 8004202:	7812      	ldrb	r2, [r2, #0]
 8004204:	fa02 f101 	lsl.w	r1, r2, r1
 8004208:	430b      	orrs	r3, r1

  slice->INS = ins;
 800420a:	6003      	str	r3, [r0, #0]
#endif
}
 800420c:	bcf0      	pop	{r4, r5, r6, r7}
 800420e:	4770      	bx	lr

08004210 <XMC_CCU4_SLICE_SetInput>:

/* API to bind an input to a slice trigger event */
void XMC_CCU4_SLICE_SetInput(XMC_CCU4_SLICE_t *const slice,
                         const XMC_CCU4_SLICE_EVENT_t event,
                             const XMC_CCU4_SLICE_INPUT_t input)
{
 8004210:	b410      	push	{r4}

  slice->INS1 = ins;
#else
  pos = ((uint8_t) CCU4_CC4_INS_EV0IS_Pos) + (uint8_t) (offset << 2U);

  ins = slice->INS;
 8004212:	6803      	ldr	r3, [r0, #0]
  offset = ((uint8_t) event) - 1U;
 8004214:	3901      	subs	r1, #1
  pos = ((uint8_t) CCU4_CC4_INS_EV0IS_Pos) + (uint8_t) (offset << 2U);
 8004216:	0089      	lsls	r1, r1, #2
  ins &= ~(((uint32_t) XMC_CCU4_SLICE_EVENT_INPUT_CONFIG_MASK) << pos);
 8004218:	b2c9      	uxtb	r1, r1
 800421a:	240f      	movs	r4, #15
 800421c:	408c      	lsls	r4, r1
 800421e:	ea23 0304 	bic.w	r3, r3, r4
  ins |= ((uint32_t) input) << pos;
 8004222:	fa02 f101 	lsl.w	r1, r2, r1
 8004226:	4319      	orrs	r1, r3

  slice->INS = ins;
 8004228:	6001      	str	r1, [r0, #0]
#endif
}
 800422a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800422e:	4770      	bx	lr

08004230 <XMC_CCU4_SLICE_SetTimerRepeatMode>:
  XMC_ASSERT("XMC_CCU4_SLICE_SetTimerRepeatMode:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  XMC_ASSERT("XMC_CCU4_SLICE_SetTimerRepeatMode:Invalid Timer Repeat Mode",
             ((mode == XMC_CCU4_SLICE_TIMER_REPEAT_MODE_REPEAT) ||\
          (mode == XMC_CCU4_SLICE_TIMER_REPEAT_MODE_SINGLE)));
  
  if (XMC_CCU4_SLICE_TIMER_REPEAT_MODE_REPEAT == mode)
 8004230:	b121      	cbz	r1, 800423c <XMC_CCU4_SLICE_SetTimerRepeatMode+0xc>
  {
    slice->TC &= ~((uint32_t) CCU4_CC4_TC_TSSM_Msk);
  }
  else
  {
    slice->TC |= (uint32_t) CCU4_CC4_TC_TSSM_Msk;
 8004232:	6943      	ldr	r3, [r0, #20]
 8004234:	f043 0302 	orr.w	r3, r3, #2
 8004238:	6143      	str	r3, [r0, #20]
  }
}
 800423a:	4770      	bx	lr
    slice->TC &= ~((uint32_t) CCU4_CC4_TC_TSSM_Msk);
 800423c:	6943      	ldr	r3, [r0, #20]
 800423e:	f023 0302 	bic.w	r3, r3, #2
 8004242:	6143      	str	r3, [r0, #20]
 8004244:	4770      	bx	lr

08004246 <XMC_CCU4_SLICE_SetTimerCountingMode>:
{
  XMC_ASSERT("XMC_CCU4_SLICE_SetTimerCountingMode:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  XMC_ASSERT("XMC_CCU4_SLICE_SetTimerCountingMode:Invalid Timer Count Mode", ((mode == XMC_CCU4_SLICE_TIMER_COUNT_MODE_EA) ||\
                                                                              (mode == XMC_CCU4_SLICE_TIMER_COUNT_MODE_CA)));
  
  if (XMC_CCU4_SLICE_TIMER_COUNT_MODE_EA == mode)
 8004246:	b121      	cbz	r1, 8004252 <XMC_CCU4_SLICE_SetTimerCountingMode+0xc>
  {
    slice->TC &= ~((uint32_t) CCU4_CC4_TC_TCM_Msk);
  }
  else
  {
    slice->TC |= (uint32_t) CCU4_CC4_TC_TCM_Msk;
 8004248:	6943      	ldr	r3, [r0, #20]
 800424a:	f043 0301 	orr.w	r3, r3, #1
 800424e:	6143      	str	r3, [r0, #20]
  }
}
 8004250:	4770      	bx	lr
    slice->TC &= ~((uint32_t) CCU4_CC4_TC_TCM_Msk);
 8004252:	6943      	ldr	r3, [r0, #20]
 8004254:	f023 0301 	bic.w	r3, r3, #1
 8004258:	6143      	str	r3, [r0, #20]
 800425a:	4770      	bx	lr

0800425c <XMC_CCU4_SLICE_GetCaptureRegisterValue>:
/* Retrieves desired capture register value */
uint32_t XMC_CCU4_SLICE_GetCaptureRegisterValue(const XMC_CCU4_SLICE_t *const slice, const uint8_t reg_num)
{
  XMC_ASSERT("XMC_CCU4_SLICE_GetCaptureRegisterValue:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  XMC_ASSERT("XMC_CCU4_SLICE_GetCaptureRegisterValue:Invalid register number", (reg_num < 4U));
  return(slice->CV[reg_num]);
 800425c:	311c      	adds	r1, #28
 800425e:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8004262:	6848      	ldr	r0, [r1, #4]
}
 8004264:	4770      	bx	lr

08004266 <XMC_CCU4_SLICE_GetLastCapturedTimerValue>:

/* @brief Retrieves the latest captured timer value */
XMC_CCU4_STATUS_t XMC_CCU4_SLICE_GetLastCapturedTimerValue(const XMC_CCU4_SLICE_t *const slice,
                                                           const XMC_CCU4_SLICE_CAP_REG_SET_t set,
                                                           uint32_t *val_ptr)
{
 8004266:	b430      	push	{r4, r5}
                                                                               (set == XMC_CCU4_SLICE_CAP_REG_SET_HIGH)));
  
  retval = XMC_CCU4_STATUS_ERROR;

  /* First check if extended capture mode is enabled */
  if ((slice->TC) & CCU4_CC4_TC_ECM_Msk)
 8004268:	6943      	ldr	r3, [r0, #20]
 800426a:	f013 0f10 	tst.w	r3, #16
 800426e:	d127      	bne.n	80042c0 <XMC_CCU4_SLICE_GetLastCapturedTimerValue+0x5a>
      end   = (uint8_t) XMC_CCU4_NUM_SLICES_PER_MODULE;
    }
    else
    {
      start = 0U;
      end = ((uint8_t) XMC_CCU4_NUM_SLICES_PER_MODULE) >> 1U;
 8004270:	2901      	cmp	r1, #1
 8004272:	bf0b      	itete	eq
 8004274:	2504      	moveq	r5, #4
 8004276:	2502      	movne	r5, #2
 8004278:	2302      	moveq	r3, #2
 800427a:	2300      	movne	r3, #0
    }
  }

  for(i=start; i < end; i++)
  {
    if ( (slice->CV[i]) & CCU4_CC4_CV_FFL_Msk )
 800427c:	461c      	mov	r4, r3
 800427e:	f103 011c 	add.w	r1, r3, #28
 8004282:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8004286:	6849      	ldr	r1, [r1, #4]
 8004288:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800428c:	bf08      	it	eq
 800428e:	3301      	addeq	r3, #1
 8004290:	d10c      	bne.n	80042ac <XMC_CCU4_SLICE_GetLastCapturedTimerValue+0x46>
  for(i=start; i < end; i++)
 8004292:	b2d9      	uxtb	r1, r3
 8004294:	428d      	cmp	r5, r1
 8004296:	d911      	bls.n	80042bc <XMC_CCU4_SLICE_GetLastCapturedTimerValue+0x56>
    if ( (slice->CV[i]) & CCU4_CC4_CV_FFL_Msk )
 8004298:	461c      	mov	r4, r3
 800429a:	f103 011c 	add.w	r1, r3, #28
 800429e:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80042a2:	6849      	ldr	r1, [r1, #4]
 80042a4:	3301      	adds	r3, #1
 80042a6:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80042aa:	d0f2      	beq.n	8004292 <XMC_CCU4_SLICE_GetLastCapturedTimerValue+0x2c>
    {
      *val_ptr = slice->CV[i];
 80042ac:	341c      	adds	r4, #28
 80042ae:	eb00 0084 	add.w	r0, r0, r4, lsl #2
 80042b2:	6843      	ldr	r3, [r0, #4]
 80042b4:	6013      	str	r3, [r2, #0]
      retval = XMC_CCU4_STATUS_OK;
 80042b6:	2000      	movs	r0, #0
      break;
    }
  }

  return retval;
}
 80042b8:	bc30      	pop	{r4, r5}
 80042ba:	4770      	bx	lr
  retval = XMC_CCU4_STATUS_ERROR;
 80042bc:	2001      	movs	r0, #1
  return retval;
 80042be:	e7fb      	b.n	80042b8 <XMC_CCU4_SLICE_GetLastCapturedTimerValue+0x52>
    end = XMC_CCU4_NUM_SLICES_PER_MODULE;
 80042c0:	2504      	movs	r5, #4
    start = 0U;
 80042c2:	2300      	movs	r3, #0
 80042c4:	e7da      	b.n	800427c <XMC_CCU4_SLICE_GetLastCapturedTimerValue+0x16>

080042c6 <XMC_CCU4_GetCapturedValueFromFifo>:
  uint32_t  extracted_slice;
  
  XMC_ASSERT("XMC_CCU4_GetCapturedValueFromFifo:Invalid Slice Pointer", XMC_CCU4_IsValidModule(module));

  /* First read the global fifo register */
  cap = (int32_t) module->ECRD;
 80042c6:	6d00      	ldr	r0, [r0, #80]	; 0x50

  extracted_slice = (((uint32_t) cap) & ((uint32_t) CCU4_ECRD_SPTR_Msk)) >> CCU4_ECRD_SPTR_Pos;
 80042c8:	f3c0 5201 	ubfx	r2, r0, #20, #2
  {
    cap = -1;
  }

  return (cap);
}
 80042cc:	4291      	cmp	r1, r2
 80042ce:	bf18      	it	ne
 80042d0:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80042d4:	4770      	bx	lr

080042d6 <XMC_CCU4_SLICE_EnableDithering>:
/* Enables PWM dithering feature */
void XMC_CCU4_SLICE_EnableDithering(XMC_CCU4_SLICE_t *const slice,
                                    const bool period_dither,
                                    const bool duty_dither,
                                    const uint8_t spread)
{
 80042d6:	b410      	push	{r4}
  uint32_t tc;

  XMC_ASSERT("XMC_CCU4_SLICE_EnableDithering:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));

  tc = slice->TC;
 80042d8:	6944      	ldr	r4, [r0, #20]
  tc &= ~((uint32_t) CCU4_CC4_TC_DITHE_Msk);
 80042da:	f424 44c0 	bic.w	r4, r4, #24576	; 0x6000

  if ((bool) true == period_dither)
 80042de:	b109      	cbz	r1, 80042e4 <XMC_CCU4_SLICE_EnableDithering+0xe>
  {
    tc |= (((uint32_t) XMC_CCU4_SLICE_DITHER_PERIOD_MASK) << CCU4_CC4_TC_DITHE_Pos);
 80042e0:	f444 5400 	orr.w	r4, r4, #8192	; 0x2000
  }
  if ((bool) true == duty_dither)
 80042e4:	b10a      	cbz	r2, 80042ea <XMC_CCU4_SLICE_EnableDithering+0x14>
  {
    tc |= (((uint32_t) XMC_CCU4_SLICE_DITHER_DUTYCYCLE_MASK) << CCU4_CC4_TC_DITHE_Pos);
 80042e6:	f444 4480 	orr.w	r4, r4, #16384	; 0x4000
  }

  slice->TC = tc;
 80042ea:	6144      	str	r4, [r0, #20]
 *  XMC_CCU4_SLICE_EnableDithering().
 */
__STATIC_INLINE void XMC_CCU4_SLICE_SetDitherCompareValue(XMC_CCU4_SLICE_t *const slice, const uint8_t comp_val)
{
  XMC_ASSERT("XMC_CCU4_SLICE_SetDitherCompareValue:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  slice->DITS = comp_val;
 80042ec:	6203      	str	r3, [r0, #32]
  
  XMC_CCU4_SLICE_SetDitherCompareValue((XMC_CCU4_SLICE_t *)slice, (uint8_t)spread);
}
 80042ee:	f85d 4b04 	ldr.w	r4, [sp], #4
 80042f2:	4770      	bx	lr

080042f4 <XMC_CCU4_SLICE_SetPrescaler>:
{
  uint32_t fpc;
  
  XMC_ASSERT("XMC_CCU4_SLICE_SetPrescaler:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));

  fpc = slice->FPC;
 80042f4:	6a83      	ldr	r3, [r0, #40]	; 0x28
  fpc &= ~((uint32_t) CCU4_CC4_FPC_PVAL_Msk);
 80042f6:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
  fpc |= ((uint32_t) div_val) << CCU4_CC4_FPC_PVAL_Pos;
 80042fa:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
  slice->FPC = fpc;
 80042fe:	6283      	str	r3, [r0, #40]	; 0x28
  /* 
   * In any case, update the initial value of the divider which is to be loaded once the prescaler increments to the 
   * compare value.
   */
  slice->PSC = (uint32_t) div_val;
 8004300:	6241      	str	r1, [r0, #36]	; 0x24
}
 8004302:	4770      	bx	lr

08004304 <XMC_CCU4_SLICE_SetInterruptNode>:

/* Binds a capcom event to an NVIC node  */
void XMC_CCU4_SLICE_SetInterruptNode(XMC_CCU4_SLICE_t *const slice,
                                     const XMC_CCU4_SLICE_IRQ_ID_t event,
                                     const XMC_CCU4_SLICE_SR_ID_t sr)
{
 8004304:	b410      	push	{r4}

  XMC_ASSERT("XMC_CCU4_SLICE_SetInterruptNode:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  XMC_ASSERT("XMC_CCU4_SLICE_SetInterruptNode:Invalid SR ID ", XMC_CCU4_SLICE_CHECK_SR_ID(sr));
  XMC_ASSERT("XMC_CCU4_SLICE_SetInterruptNode:Invalid event", XMC_CCU4_SLICE_CHECK_INTERRUPT(event));
  
  srs = slice->SRS;
 8004306:	f8d0 30a8 	ldr.w	r3, [r0, #168]	; 0xa8
  
  switch(event)
 800430a:	2909      	cmp	r1, #9
 800430c:	d811      	bhi.n	8004332 <XMC_CCU4_SLICE_SetInterruptNode+0x2e>
 800430e:	e8df f001 	tbb	[pc, r1]
 8004312:	1414      	.short	0x1414
 8004314:	10100505 	.word	0x10100505
 8004318:	0c081010 	.word	0x0c081010
      pos  = CCU4_CC4_SRS_POSR_Pos;
      break;

    case XMC_CCU4_SLICE_IRQ_ID_COMPARE_MATCH_UP:
    case XMC_CCU4_SLICE_IRQ_ID_COMPARE_MATCH_DOWN:
      mask = ((uint32_t) CCU4_CC4_SRS_CMSR_Msk);
 800431c:	240c      	movs	r4, #12
      pos  = CCU4_CC4_SRS_CMSR_Pos;
 800431e:	2102      	movs	r1, #2
 8004320:	e00d      	b.n	800433e <XMC_CCU4_SLICE_SetInterruptNode+0x3a>
      break;

    case XMC_CCU4_SLICE_IRQ_ID_EVENT0:
      mask = ((uint32_t) CCU4_CC4_SRS_E0SR_Msk);
 8004322:	f44f 7440 	mov.w	r4, #768	; 0x300
      pos  = CCU4_CC4_SRS_E0SR_Pos;
 8004326:	2108      	movs	r1, #8
      break;
 8004328:	e009      	b.n	800433e <XMC_CCU4_SLICE_SetInterruptNode+0x3a>

    case XMC_CCU4_SLICE_IRQ_ID_EVENT1:
      mask = ((uint32_t) CCU4_CC4_SRS_E1SR_Msk);
 800432a:	f44f 6440 	mov.w	r4, #3072	; 0xc00
      pos  = CCU4_CC4_SRS_E1SR_Pos;
 800432e:	210a      	movs	r1, #10
      break;
 8004330:	e005      	b.n	800433e <XMC_CCU4_SLICE_SetInterruptNode+0x3a>

    default:
      mask = ((uint32_t) CCU4_CC4_SRS_E2SR_Msk);
 8004332:	f44f 5440 	mov.w	r4, #12288	; 0x3000
      pos  = CCU4_CC4_SRS_E2SR_Pos;
 8004336:	210c      	movs	r1, #12
      break;
 8004338:	e001      	b.n	800433e <XMC_CCU4_SLICE_SetInterruptNode+0x3a>
      mask = ((uint32_t) CCU4_CC4_SRS_POSR_Msk);
 800433a:	2403      	movs	r4, #3
      pos  = CCU4_CC4_SRS_POSR_Pos;
 800433c:	2100      	movs	r1, #0
  }
  
  srs &= ~mask; 
 800433e:	ea23 0304 	bic.w	r3, r3, r4
  srs |= (uint32_t)sr << pos;
 8004342:	408a      	lsls	r2, r1
 8004344:	431a      	orrs	r2, r3
  slice->SRS = srs;
 8004346:	f8c0 20a8 	str.w	r2, [r0, #168]	; 0xa8
}
 800434a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800434e:	4770      	bx	lr

08004350 <XMC_CCU4_SLICE_SetPassiveLevel>:
  
  XMC_ASSERT("XMC_CCU4_SLICE_SetPassiveLevel:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  XMC_ASSERT("XMC_CCU4_SLICE_SetPassiveLevel:Invalid Passive level", ((level == XMC_CCU4_SLICE_OUTPUT_PASSIVE_LEVEL_LOW) ||\
                                                                      (level == XMC_CCU4_SLICE_OUTPUT_PASSIVE_LEVEL_HIGH)));
  
  psl = slice->PSL;
 8004350:	6983      	ldr	r3, [r0, #24]
  psl &= ~((uint32_t) CCU4_CC4_PSL_PSL_Msk);
 8004352:	f023 0301 	bic.w	r3, r3, #1
  psl |= (uint32_t) level;
 8004356:	4319      	orrs	r1, r3
  
  /* Program CC4 slice output passive level */
  slice->PSL = psl;
 8004358:	6181      	str	r1, [r0, #24]
}
 800435a:	4770      	bx	lr

0800435c <delay>:

/*******************************************************************************
 * LOCAL FUNCTIONS
 *******************************************************************************/
static void delay(uint32_t cycles)
{
 800435c:	b082      	sub	sp, #8
  volatile uint32_t i;

  for(i = 0UL; i < cycles ;++i)
 800435e:	2300      	movs	r3, #0
 8004360:	9301      	str	r3, [sp, #4]
 8004362:	9b01      	ldr	r3, [sp, #4]
 8004364:	4298      	cmp	r0, r3
 8004366:	d906      	bls.n	8004376 <delay+0x1a>
  {
    __NOP();
 8004368:	bf00      	nop
  for(i = 0UL; i < cycles ;++i)
 800436a:	9b01      	ldr	r3, [sp, #4]
 800436c:	3301      	adds	r3, #1
 800436e:	9301      	str	r3, [sp, #4]
 8004370:	9b01      	ldr	r3, [sp, #4]
 8004372:	4283      	cmp	r3, r0
 8004374:	d3f8      	bcc.n	8004368 <delay+0xc>
  }
}
 8004376:	b002      	add	sp, #8
 8004378:	4770      	bx	lr
	...

0800437c <SystemCoreSetup>:
  __ASM volatile ("cpsid i" : : : "memory");
 800437c:	b672      	cpsid	i
{
  uint32_t temp;
	
  /* relocate vector table */
  __disable_irq();
  SCB->VTOR = (uint32_t)(&__Vectors);
 800437e:	4b0d      	ldr	r3, [pc, #52]	; (80043b4 <SystemCoreSetup+0x38>)
 8004380:	4a0d      	ldr	r2, [pc, #52]	; (80043b8 <SystemCoreSetup+0x3c>)
 8004382:	609a      	str	r2, [r3, #8]
  __ASM volatile ("dsb 0xF":::"memory");
 8004384:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("cpsie i" : : : "memory");
 8004388:	b662      	cpsie	i
  __DSB();
  __enable_irq();
    
#if ((__FPU_PRESENT == 1) && (__FPU_USED == 1))
  SCB->CPACR |= ((3UL << 10*2) |                 /* set CP10 Full Access */
 800438a:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800438e:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 8004392:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
                 (3UL << 11*2)  );               /* set CP11 Full Access */
#endif

  /* Enable unaligned memory access - SCB_CCR.UNALIGN_TRP = 0 */
  SCB->CCR &= ~(SCB_CCR_UNALIGN_TRP_Msk);
 8004396:	695a      	ldr	r2, [r3, #20]
 8004398:	f022 0208 	bic.w	r2, r2, #8
 800439c:	615a      	str	r2, [r3, #20]

  temp = FLASH0->FCON;
 800439e:	4907      	ldr	r1, [pc, #28]	; (80043bc <SystemCoreSetup+0x40>)
 80043a0:	f241 0214 	movw	r2, #4116	; 0x1014
 80043a4:	588b      	ldr	r3, [r1, r2]
  temp &= ~FLASH_FCON_WSPFLASH_Msk;
 80043a6:	f023 030f 	bic.w	r3, r3, #15
  temp |= PMU_FLASH_WS;
 80043aa:	f043 0303 	orr.w	r3, r3, #3
  FLASH0->FCON = temp;
 80043ae:	508b      	str	r3, [r1, r2]
}
 80043b0:	4770      	bx	lr
 80043b2:	bf00      	nop
 80043b4:	e000ed00 	.word	0xe000ed00
 80043b8:	08000000 	.word	0x08000000
 80043bc:	58001000 	.word	0x58001000

080043c0 <OSCHP_GetFrequency>:
}

__WEAK uint32_t OSCHP_GetFrequency(void)
{
  return OSCHP_FREQUENCY;
}
 80043c0:	4800      	ldr	r0, [pc, #0]	; (80043c4 <OSCHP_GetFrequency+0x4>)
 80043c2:	4770      	bx	lr
 80043c4:	00b71b00 	.word	0x00b71b00

080043c8 <SystemCoreClockUpdate>:
{
 80043c8:	b508      	push	{r3, lr}
  if (SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSSEL_Msk)
 80043ca:	4b1e      	ldr	r3, [pc, #120]	; (8004444 <SystemCoreClockUpdate+0x7c>)
 80043cc:	68db      	ldr	r3, [r3, #12]
 80043ce:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 80043d2:	d027      	beq.n	8004424 <SystemCoreClockUpdate+0x5c>
    if(SCU_PLL->PLLCON2 & SCU_PLL_PLLCON2_PINSEL_Msk)
 80043d4:	4b1c      	ldr	r3, [pc, #112]	; (8004448 <SystemCoreClockUpdate+0x80>)
 80043d6:	68db      	ldr	r3, [r3, #12]
 80043d8:	f013 0f01 	tst.w	r3, #1
 80043dc:	d00d      	beq.n	80043fa <SystemCoreClockUpdate+0x32>
      temp = OFI_FREQUENCY;
 80043de:	481b      	ldr	r0, [pc, #108]	; (800444c <SystemCoreClockUpdate+0x84>)
    if (SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)
 80043e0:	4b19      	ldr	r3, [pc, #100]	; (8004448 <SystemCoreClockUpdate+0x80>)
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	f013 0f04 	tst.w	r3, #4
 80043e8:	d10a      	bne.n	8004400 <SystemCoreClockUpdate+0x38>
      kdiv  = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K1DIV_Msk) >> SCU_PLL_PLLCON1_K1DIV_Pos) + 1;
 80043ea:	4b17      	ldr	r3, [pc, #92]	; (8004448 <SystemCoreClockUpdate+0x80>)
 80043ec:	689b      	ldr	r3, [r3, #8]
 80043ee:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80043f2:	3301      	adds	r3, #1
      temp = (temp / kdiv);
 80043f4:	fbb0 f0f3 	udiv	r0, r0, r3
 80043f8:	e015      	b.n	8004426 <SystemCoreClockUpdate+0x5e>
      temp = OSCHP_GetFrequency();
 80043fa:	f7ff ffe1 	bl	80043c0 <OSCHP_GetFrequency>
 80043fe:	e7ef      	b.n	80043e0 <SystemCoreClockUpdate+0x18>
      pdiv = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_PDIV_Msk) >> SCU_PLL_PLLCON1_PDIV_Pos) + 1;
 8004400:	4b11      	ldr	r3, [pc, #68]	; (8004448 <SystemCoreClockUpdate+0x80>)
 8004402:	6899      	ldr	r1, [r3, #8]
      ndiv = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_NDIV_Msk) >> SCU_PLL_PLLCON1_NDIV_Pos) + 1;
 8004404:	689a      	ldr	r2, [r3, #8]
      kdiv = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K2DIV_Msk) >> SCU_PLL_PLLCON1_K2DIV_Pos) + 1;
 8004406:	689b      	ldr	r3, [r3, #8]
      pdiv = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_PDIV_Msk) >> SCU_PLL_PLLCON1_PDIV_Pos) + 1;
 8004408:	f3c1 6103 	ubfx	r1, r1, #24, #4
      kdiv = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K2DIV_Msk) >> SCU_PLL_PLLCON1_K2DIV_Pos) + 1;
 800440c:	f3c3 4306 	ubfx	r3, r3, #16, #7
 8004410:	3301      	adds	r3, #1
      temp = (temp / (pdiv * kdiv)) * ndiv;
 8004412:	fb01 3303 	mla	r3, r1, r3, r3
 8004416:	fbb0 f0f3 	udiv	r0, r0, r3
      ndiv = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_NDIV_Msk) >> SCU_PLL_PLLCON1_NDIV_Pos) + 1;
 800441a:	f3c2 2306 	ubfx	r3, r2, #8, #7
      temp = (temp / (pdiv * kdiv)) * ndiv;
 800441e:	fb03 0000 	mla	r0, r3, r0, r0
 8004422:	e000      	b.n	8004426 <SystemCoreClockUpdate+0x5e>
    temp = OFI_FREQUENCY;
 8004424:	4809      	ldr	r0, [pc, #36]	; (800444c <SystemCoreClockUpdate+0x84>)
  temp = temp / ((SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSDIV_Msk) + 1);
 8004426:	4a07      	ldr	r2, [pc, #28]	; (8004444 <SystemCoreClockUpdate+0x7c>)
 8004428:	68d3      	ldr	r3, [r2, #12]
 800442a:	b2db      	uxtb	r3, r3
 800442c:	3301      	adds	r3, #1
 800442e:	fbb0 f0f3 	udiv	r0, r0, r3
  temp = temp / ((SCU_CLK->CPUCLKCR & SCU_CLK_CPUCLKCR_CPUDIV_Msk) + 1);
 8004432:	6913      	ldr	r3, [r2, #16]
 8004434:	f003 0301 	and.w	r3, r3, #1
 8004438:	3301      	adds	r3, #1
 800443a:	fbb0 f0f3 	udiv	r0, r0, r3
  SystemCoreClock = temp;
 800443e:	4b04      	ldr	r3, [pc, #16]	; (8004450 <SystemCoreClockUpdate+0x88>)
 8004440:	6018      	str	r0, [r3, #0]
}
 8004442:	bd08      	pop	{r3, pc}
 8004444:	50004600 	.word	0x50004600
 8004448:	50004710 	.word	0x50004710
 800444c:	016e3600 	.word	0x016e3600
 8004450:	2000ffc0 	.word	0x2000ffc0
{
 8004454:	b510      	push	{r4, lr}
  if((SCU_POWER->PWRSTAT & SCU_POWER_PWRSTAT_HIBEN_Msk) == 0)
 8004456:	4b5c      	ldr	r3, [pc, #368]	; (80045c8 <SystemCoreClockUpdate+0x200>)
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	f013 0f01 	tst.w	r3, #1
 800445e:	d108      	bne.n	8004472 <SystemCoreClockUpdate+0xaa>
    SCU_POWER->PWRSET |= SCU_POWER_PWRSET_HIB_Msk;
 8004460:	4a59      	ldr	r2, [pc, #356]	; (80045c8 <SystemCoreClockUpdate+0x200>)
 8004462:	6853      	ldr	r3, [r2, #4]
 8004464:	f043 0301 	orr.w	r3, r3, #1
 8004468:	6053      	str	r3, [r2, #4]
    while((SCU_POWER->PWRSTAT & SCU_POWER_PWRSTAT_HIBEN_Msk) == 0)
 800446a:	6813      	ldr	r3, [r2, #0]
 800446c:	f013 0f01 	tst.w	r3, #1
 8004470:	d0fb      	beq.n	800446a <SystemCoreClockUpdate+0xa2>
  if((SCU_RESET->RSTSTAT) & SCU_RESET_RSTSTAT_HIBRS_Msk)
 8004472:	4b56      	ldr	r3, [pc, #344]	; (80045cc <SystemCoreClockUpdate+0x204>)
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	f413 7f00 	tst.w	r3, #512	; 0x200
 800447a:	d178      	bne.n	800456e <SystemCoreClockUpdate+0x1a6>
  SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_AOTREN_Msk;
 800447c:	4c54      	ldr	r4, [pc, #336]	; (80045d0 <SystemCoreClockUpdate+0x208>)
 800447e:	6863      	ldr	r3, [r4, #4]
 8004480:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8004484:	6063      	str	r3, [r4, #4]
  delay(DELAY_CNT_50US_50MHZ);
 8004486:	f640 10c4 	movw	r0, #2500	; 0x9c4
 800448a:	f7ff ff67 	bl	800435c <delay>
  SCU_PLL->PLLCON0 &= ~(SCU_PLL_PLLCON0_VCOPWD_Msk | SCU_PLL_PLLCON0_PLLPWD_Msk);
 800448e:	6863      	ldr	r3, [r4, #4]
 8004490:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004494:	f023 0302 	bic.w	r3, r3, #2
 8004498:	6063      	str	r3, [r4, #4]
  if ((SCU_OSC->OSCHPCTRL & SCU_OSC_OSCHPCTRL_MODE_Msk) != 0U)
 800449a:	4b4e      	ldr	r3, [pc, #312]	; (80045d4 <SystemCoreClockUpdate+0x20c>)
 800449c:	685b      	ldr	r3, [r3, #4]
 800449e:	f013 0f30 	tst.w	r3, #48	; 0x30
 80044a2:	d16e      	bne.n	8004582 <SystemCoreClockUpdate+0x1ba>
  SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_VCOBYP_Msk;
 80044a4:	4b4a      	ldr	r3, [pc, #296]	; (80045d0 <SystemCoreClockUpdate+0x208>)
 80044a6:	685a      	ldr	r2, [r3, #4]
 80044a8:	f042 0201 	orr.w	r2, r2, #1
 80044ac:	605a      	str	r2, [r3, #4]
  SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_FINDIS_Msk;
 80044ae:	685a      	ldr	r2, [r3, #4]
 80044b0:	f042 0210 	orr.w	r2, r2, #16
 80044b4:	605a      	str	r2, [r3, #4]
  SCU_PLL->PLLCON1 = ((PLL_NDIV << SCU_PLL_PLLCON1_NDIV_Pos) |
 80044b6:	4a48      	ldr	r2, [pc, #288]	; (80045d8 <SystemCoreClockUpdate+0x210>)
 80044b8:	609a      	str	r2, [r3, #8]
  SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 80044ba:	685a      	ldr	r2, [r3, #4]
 80044bc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80044c0:	605a      	str	r2, [r3, #4]
  SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_FINDIS_Msk;
 80044c2:	685a      	ldr	r2, [r3, #4]
 80044c4:	f022 0210 	bic.w	r2, r2, #16
 80044c8:	605a      	str	r2, [r3, #4]
  SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_RESLD_Msk;
 80044ca:	685a      	ldr	r2, [r3, #4]
 80044cc:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 80044d0:	605a      	str	r2, [r3, #4]
  while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk) == 0U)
 80044d2:	461a      	mov	r2, r3
 80044d4:	6813      	ldr	r3, [r2, #0]
 80044d6:	f013 0f04 	tst.w	r3, #4
 80044da:	d0fb      	beq.n	80044d4 <SystemCoreClockUpdate+0x10c>
  SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_VCOBYP_Msk;
 80044dc:	4a3c      	ldr	r2, [pc, #240]	; (80045d0 <SystemCoreClockUpdate+0x208>)
 80044de:	6853      	ldr	r3, [r2, #4]
 80044e0:	f023 0301 	bic.w	r3, r3, #1
 80044e4:	6053      	str	r3, [r2, #4]
  while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOBYST_Msk) != 0U)
 80044e6:	6813      	ldr	r3, [r2, #0]
 80044e8:	f013 0f01 	tst.w	r3, #1
 80044ec:	d1fb      	bne.n	80044e6 <SystemCoreClockUpdate+0x11e>
  SCU_CLK->SYSCLKCR |= SCU_CLK_SYSCLKCR_SYSSEL_Msk;
 80044ee:	4b3b      	ldr	r3, [pc, #236]	; (80045dc <SystemCoreClockUpdate+0x214>)
 80044f0:	68da      	ldr	r2, [r3, #12]
 80044f2:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80044f6:	60da      	str	r2, [r3, #12]
  SCU_CLK->PBCLKCR = PBCLKDIV;
 80044f8:	2200      	movs	r2, #0
 80044fa:	615a      	str	r2, [r3, #20]
  SCU_CLK->CPUCLKCR = CPUCLKDIV;
 80044fc:	611a      	str	r2, [r3, #16]
  SCU_CLK->CCUCLKCR = CCUCLKDIV;
 80044fe:	621a      	str	r2, [r3, #32]
  SCU_CLK->WDTCLKCR = WDTCLKDIV;
 8004500:	625a      	str	r2, [r3, #36]	; 0x24
  SCU_CLK->EBUCLKCR = EBUCLKDIV;
 8004502:	61da      	str	r2, [r3, #28]
  SCU_CLK->USBCLKCR = USBCLKDIV;
 8004504:	2203      	movs	r2, #3
 8004506:	619a      	str	r2, [r3, #24]
  SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 8004508:	f503 7388 	add.w	r3, r3, #272	; 0x110
 800450c:	685a      	ldr	r2, [r3, #4]
 800450e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004512:	605a      	str	r2, [r3, #4]
  SCU_PLL->PLLCON1 = ((PLL_NDIV << SCU_PLL_PLLCON1_NDIV_Pos) |
 8004514:	4a32      	ldr	r2, [pc, #200]	; (80045e0 <SystemCoreClockUpdate+0x218>)
 8004516:	609a      	str	r2, [r3, #8]
  delay(DELAY_CNT_50US_60MHZ);
 8004518:	f640 30b8 	movw	r0, #3000	; 0xbb8
 800451c:	f7ff ff1e 	bl	800435c <delay>
  while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk) == 0U)
 8004520:	4a2b      	ldr	r2, [pc, #172]	; (80045d0 <SystemCoreClockUpdate+0x208>)
 8004522:	6813      	ldr	r3, [r2, #0]
 8004524:	f013 0f04 	tst.w	r3, #4
 8004528:	d0fb      	beq.n	8004522 <SystemCoreClockUpdate+0x15a>
  SCU_PLL->PLLCON1 = ((PLL_NDIV << SCU_PLL_PLLCON1_NDIV_Pos) |
 800452a:	4b29      	ldr	r3, [pc, #164]	; (80045d0 <SystemCoreClockUpdate+0x208>)
 800452c:	4a2d      	ldr	r2, [pc, #180]	; (80045e4 <SystemCoreClockUpdate+0x21c>)
 800452e:	609a      	str	r2, [r3, #8]
  delay(DELAY_CNT_50US_90MHZ);
 8004530:	f241 1094 	movw	r0, #4500	; 0x1194
 8004534:	f7ff ff12 	bl	800435c <delay>
  while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk) == 0U)
 8004538:	4a25      	ldr	r2, [pc, #148]	; (80045d0 <SystemCoreClockUpdate+0x208>)
 800453a:	6813      	ldr	r3, [r2, #0]
 800453c:	f013 0f04 	tst.w	r3, #4
 8004540:	d0fb      	beq.n	800453a <SystemCoreClockUpdate+0x172>
  SCU_PLL->PLLCON1 = ((PLL_NDIV << SCU_PLL_PLLCON1_NDIV_Pos) |
 8004542:	4b23      	ldr	r3, [pc, #140]	; (80045d0 <SystemCoreClockUpdate+0x208>)
 8004544:	4a28      	ldr	r2, [pc, #160]	; (80045e8 <SystemCoreClockUpdate+0x220>)
 8004546:	609a      	str	r2, [r3, #8]
  delay(DELAY_CNT_50US_120MHZ);
 8004548:	f241 7070 	movw	r0, #6000	; 0x1770
 800454c:	f7ff ff06 	bl	800435c <delay>
  while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk) == 0U)
 8004550:	4a1f      	ldr	r2, [pc, #124]	; (80045d0 <SystemCoreClockUpdate+0x208>)
 8004552:	6813      	ldr	r3, [r2, #0]
 8004554:	f013 0f04 	tst.w	r3, #4
 8004558:	d0fb      	beq.n	8004552 <SystemCoreClockUpdate+0x18a>
  SCU_TRAP->TRAPCLR = SCU_TRAP_TRAPCLR_SOSCWDGT_Msk | SCU_TRAP_TRAPCLR_SVCOLCKT_Msk;
 800455a:	4b24      	ldr	r3, [pc, #144]	; (80045ec <SystemCoreClockUpdate+0x224>)
 800455c:	2205      	movs	r2, #5
 800455e:	60da      	str	r2, [r3, #12]
  SCU_CLK->CLKSET = ENABLE_SCUCLK;
 8004560:	f503 6394 	add.w	r3, r3, #1184	; 0x4a0
 8004564:	2200      	movs	r2, #0
 8004566:	605a      	str	r2, [r3, #4]
  SystemCoreClockUpdate();
 8004568:	f7ff ff2e 	bl	80043c8 <SystemCoreClockUpdate>
}
 800456c:	bd10      	pop	{r4, pc}
    SCU_RESET->RSTCLR |= SCU_RESET_RSTCLR_HIBRS_Msk;
 800456e:	4a17      	ldr	r2, [pc, #92]	; (80045cc <SystemCoreClockUpdate+0x204>)
 8004570:	6893      	ldr	r3, [r2, #8]
 8004572:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004576:	6093      	str	r3, [r2, #8]
    delay(DELAY_CNT_150US_50MHZ);
 8004578:	f641 504c 	movw	r0, #7500	; 0x1d4c
 800457c:	f7ff feee 	bl	800435c <delay>
 8004580:	e77c      	b.n	800447c <SystemCoreClockUpdate+0xb4>
    SCU_OSC->OSCHPCTRL &= ~(SCU_OSC_OSCHPCTRL_MODE_Msk | SCU_OSC_OSCHPCTRL_OSCVAL_Msk);
 8004582:	3c10      	subs	r4, #16
 8004584:	6863      	ldr	r3, [r4, #4]
 8004586:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
 800458a:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 800458e:	6063      	str	r3, [r4, #4]
    SCU_OSC->OSCHPCTRL |= ((OSCHP_GetFrequency() / FOSCREF) - 1UL) << SCU_OSC_OSCHPCTRL_OSCVAL_Pos;
 8004590:	f7ff ff16 	bl	80043c0 <OSCHP_GetFrequency>
 8004594:	6862      	ldr	r2, [r4, #4]
 8004596:	4b16      	ldr	r3, [pc, #88]	; (80045f0 <SystemCoreClockUpdate+0x228>)
 8004598:	fba3 1300 	umull	r1, r3, r3, r0
 800459c:	0d1b      	lsrs	r3, r3, #20
 800459e:	3b01      	subs	r3, #1
 80045a0:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
 80045a4:	6063      	str	r3, [r4, #4]
    SCU_PLL->PLLCON2 &= ~SCU_PLL_PLLCON2_PINSEL_Msk;
 80045a6:	4b0a      	ldr	r3, [pc, #40]	; (80045d0 <SystemCoreClockUpdate+0x208>)
 80045a8:	68da      	ldr	r2, [r3, #12]
 80045aa:	f022 0201 	bic.w	r2, r2, #1
 80045ae:	60da      	str	r2, [r3, #12]
    SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_OSCRES_Msk;
 80045b0:	685a      	ldr	r2, [r3, #4]
 80045b2:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 80045b6:	605a      	str	r2, [r3, #4]
    while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_OSC_USABLE) != SCU_PLL_PLLSTAT_OSC_USABLE)
 80045b8:	461a      	mov	r2, r3
 80045ba:	6813      	ldr	r3, [r2, #0]
 80045bc:	f403 7360 	and.w	r3, r3, #896	; 0x380
 80045c0:	f5b3 7f60 	cmp.w	r3, #896	; 0x380
 80045c4:	d1f9      	bne.n	80045ba <SystemCoreClockUpdate+0x1f2>
 80045c6:	e76d      	b.n	80044a4 <SystemCoreClockUpdate+0xdc>
 80045c8:	50004200 	.word	0x50004200
 80045cc:	50004400 	.word	0x50004400
 80045d0:	50004710 	.word	0x50004710
 80045d4:	50004700 	.word	0x50004700
 80045d8:	01134f00 	.word	0x01134f00
 80045dc:	50004600 	.word	0x50004600
 80045e0:	01074f00 	.word	0x01074f00
 80045e4:	01044f00 	.word	0x01044f00
 80045e8:	01034f00 	.word	0x01034f00
 80045ec:	50004160 	.word	0x50004160
 80045f0:	6b5fca6b 	.word	0x6b5fca6b

080045f4 <SystemInit>:
{
 80045f4:	b510      	push	{r4, lr}
  memcpy(g_chipid, CHIPID_LOC, 16);
 80045f6:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 80045fa:	4c04      	ldr	r4, [pc, #16]	; (800460c <SystemInit+0x18>)
 80045fc:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80045fe:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  SystemCoreSetup();
 8004602:	f7ff febb 	bl	800437c <SystemCoreSetup>
  SystemCoreClockSetup(); 
 8004606:	f7fb fead 	bl	8000364 <SystemCoreClockSetup>
}
 800460a:	bd10      	pop	{r4, pc}
 800460c:	2000ffc4 	.word	0x2000ffc4

08004610 <_sbrk>:

// defined in linker script
extern caddr_t Heap_Bank1_Start;
extern caddr_t Heap_Bank1_End;
caddr_t _sbrk(int nbytes)
{
 8004610:	b508      	push	{r3, lr}
 8004612:	4603      	mov	r3, r0
  static caddr_t heap_ptr = NULL;
  caddr_t base;

  if (heap_ptr == NULL) {
 8004614:	4a0c      	ldr	r2, [pc, #48]	; (8004648 <_sbrk+0x38>)
 8004616:	6812      	ldr	r2, [r2, #0]
 8004618:	b15a      	cbz	r2, 8004632 <_sbrk+0x22>
    heap_ptr = (caddr_t)&Heap_Bank1_Start;
  }

  base = heap_ptr;
 800461a:	4a0b      	ldr	r2, [pc, #44]	; (8004648 <_sbrk+0x38>)
 800461c:	6810      	ldr	r0, [r2, #0]

  /* heap word alignment */
  nbytes = (nbytes + 3) & ~0x3U;
 800461e:	3303      	adds	r3, #3
 8004620:	f023 0303 	bic.w	r3, r3, #3
  if ((caddr_t)&Heap_Bank1_End > (heap_ptr + nbytes))
 8004624:	4403      	add	r3, r0
 8004626:	4a09      	ldr	r2, [pc, #36]	; (800464c <_sbrk+0x3c>)
 8004628:	4293      	cmp	r3, r2
 800462a:	d206      	bcs.n	800463a <_sbrk+0x2a>
  {
    heap_ptr += nbytes;
 800462c:	4a06      	ldr	r2, [pc, #24]	; (8004648 <_sbrk+0x38>)
 800462e:	6013      	str	r3, [r2, #0]
  {
    /* Heap overflow */
    errno = ENOMEM;
    return ((caddr_t)-1);
  }
}
 8004630:	bd08      	pop	{r3, pc}
    heap_ptr = (caddr_t)&Heap_Bank1_Start;
 8004632:	4a05      	ldr	r2, [pc, #20]	; (8004648 <_sbrk+0x38>)
 8004634:	4906      	ldr	r1, [pc, #24]	; (8004650 <_sbrk+0x40>)
 8004636:	6011      	str	r1, [r2, #0]
 8004638:	e7ef      	b.n	800461a <_sbrk+0xa>
    errno = ENOMEM;
 800463a:	f000 f849 	bl	80046d0 <__errno>
 800463e:	230c      	movs	r3, #12
 8004640:	6003      	str	r3, [r0, #0]
    return ((caddr_t)-1);
 8004642:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004646:	e7f3      	b.n	8004630 <_sbrk+0x20>
 8004648:	200008b8 	.word	0x200008b8
 800464c:	2000ffc0 	.word	0x2000ffc0
 8004650:	20000fb8 	.word	0x20000fb8

08004654 <_init>:

/* Init */
void _init(void)
{}
 8004654:	4770      	bx	lr
	...

08004658 <calloc>:
 8004658:	4b02      	ldr	r3, [pc, #8]	; (8004664 <calloc+0xc>)
 800465a:	460a      	mov	r2, r1
 800465c:	4601      	mov	r1, r0
 800465e:	6818      	ldr	r0, [r3, #0]
 8004660:	f000 b802 	b.w	8004668 <_calloc_r>
 8004664:	20000038 	.word	0x20000038

08004668 <_calloc_r>:
 8004668:	b510      	push	{r4, lr}
 800466a:	fb02 f101 	mul.w	r1, r2, r1
 800466e:	f000 f869 	bl	8004744 <_malloc_r>
 8004672:	4604      	mov	r4, r0
 8004674:	b1d8      	cbz	r0, 80046ae <_calloc_r+0x46>
 8004676:	f850 2c04 	ldr.w	r2, [r0, #-4]
 800467a:	f022 0203 	bic.w	r2, r2, #3
 800467e:	3a04      	subs	r2, #4
 8004680:	2a24      	cmp	r2, #36	; 0x24
 8004682:	d81d      	bhi.n	80046c0 <_calloc_r+0x58>
 8004684:	2a13      	cmp	r2, #19
 8004686:	d914      	bls.n	80046b2 <_calloc_r+0x4a>
 8004688:	2300      	movs	r3, #0
 800468a:	2a1b      	cmp	r2, #27
 800468c:	e9c0 3300 	strd	r3, r3, [r0]
 8004690:	d91b      	bls.n	80046ca <_calloc_r+0x62>
 8004692:	2a24      	cmp	r2, #36	; 0x24
 8004694:	e9c0 3302 	strd	r3, r3, [r0, #8]
 8004698:	bf0a      	itet	eq
 800469a:	e9c0 3304 	strdeq	r3, r3, [r0, #16]
 800469e:	f100 0210 	addne.w	r2, r0, #16
 80046a2:	f100 0218 	addeq.w	r2, r0, #24
 80046a6:	2300      	movs	r3, #0
 80046a8:	e9c2 3300 	strd	r3, r3, [r2]
 80046ac:	6093      	str	r3, [r2, #8]
 80046ae:	4620      	mov	r0, r4
 80046b0:	bd10      	pop	{r4, pc}
 80046b2:	4602      	mov	r2, r0
 80046b4:	2300      	movs	r3, #0
 80046b6:	e9c2 3300 	strd	r3, r3, [r2]
 80046ba:	6093      	str	r3, [r2, #8]
 80046bc:	4620      	mov	r0, r4
 80046be:	bd10      	pop	{r4, pc}
 80046c0:	2100      	movs	r1, #0
 80046c2:	f000 fb7d 	bl	8004dc0 <memset>
 80046c6:	4620      	mov	r0, r4
 80046c8:	bd10      	pop	{r4, pc}
 80046ca:	f100 0208 	add.w	r2, r0, #8
 80046ce:	e7f1      	b.n	80046b4 <_calloc_r+0x4c>

080046d0 <__errno>:
 80046d0:	4b01      	ldr	r3, [pc, #4]	; (80046d8 <__errno+0x8>)
 80046d2:	6818      	ldr	r0, [r3, #0]
 80046d4:	4770      	bx	lr
 80046d6:	bf00      	nop
 80046d8:	20000038 	.word	0x20000038

080046dc <__libc_init_array>:
 80046dc:	b570      	push	{r4, r5, r6, lr}
 80046de:	4e0d      	ldr	r6, [pc, #52]	; (8004714 <__libc_init_array+0x38>)
 80046e0:	4d0d      	ldr	r5, [pc, #52]	; (8004718 <__libc_init_array+0x3c>)
 80046e2:	1b76      	subs	r6, r6, r5
 80046e4:	10b6      	asrs	r6, r6, #2
 80046e6:	d006      	beq.n	80046f6 <__libc_init_array+0x1a>
 80046e8:	2400      	movs	r4, #0
 80046ea:	3401      	adds	r4, #1
 80046ec:	f855 3b04 	ldr.w	r3, [r5], #4
 80046f0:	4798      	blx	r3
 80046f2:	42a6      	cmp	r6, r4
 80046f4:	d1f9      	bne.n	80046ea <__libc_init_array+0xe>
 80046f6:	4e09      	ldr	r6, [pc, #36]	; (800471c <__libc_init_array+0x40>)
 80046f8:	4d09      	ldr	r5, [pc, #36]	; (8004720 <__libc_init_array+0x44>)
 80046fa:	1b76      	subs	r6, r6, r5
 80046fc:	f7ff ffaa 	bl	8004654 <_init>
 8004700:	10b6      	asrs	r6, r6, #2
 8004702:	d006      	beq.n	8004712 <__libc_init_array+0x36>
 8004704:	2400      	movs	r4, #0
 8004706:	3401      	adds	r4, #1
 8004708:	f855 3b04 	ldr.w	r3, [r5], #4
 800470c:	4798      	blx	r3
 800470e:	42a6      	cmp	r6, r4
 8004710:	d1f9      	bne.n	8004706 <__libc_init_array+0x2a>
 8004712:	bd70      	pop	{r4, r5, r6, pc}
 8004714:	20000878 	.word	0x20000878
 8004718:	20000878 	.word	0x20000878
 800471c:	20000878 	.word	0x20000878
 8004720:	20000878 	.word	0x20000878

08004724 <malloc>:
 8004724:	4b02      	ldr	r3, [pc, #8]	; (8004730 <malloc+0xc>)
 8004726:	4601      	mov	r1, r0
 8004728:	6818      	ldr	r0, [r3, #0]
 800472a:	f000 b80b 	b.w	8004744 <_malloc_r>
 800472e:	bf00      	nop
 8004730:	20000038 	.word	0x20000038

08004734 <free>:
 8004734:	4b02      	ldr	r3, [pc, #8]	; (8004740 <free+0xc>)
 8004736:	4601      	mov	r1, r0
 8004738:	6818      	ldr	r0, [r3, #0]
 800473a:	f000 bc9f 	b.w	800507c <_free_r>
 800473e:	bf00      	nop
 8004740:	20000038 	.word	0x20000038

08004744 <_malloc_r>:
 8004744:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004748:	f101 050b 	add.w	r5, r1, #11
 800474c:	2d16      	cmp	r5, #22
 800474e:	b083      	sub	sp, #12
 8004750:	4606      	mov	r6, r0
 8004752:	d823      	bhi.n	800479c <_malloc_r+0x58>
 8004754:	2910      	cmp	r1, #16
 8004756:	f200 80b9 	bhi.w	80048cc <_malloc_r+0x188>
 800475a:	f000 fb7b 	bl	8004e54 <__malloc_lock>
 800475e:	2510      	movs	r5, #16
 8004760:	2318      	movs	r3, #24
 8004762:	2002      	movs	r0, #2
 8004764:	4fc5      	ldr	r7, [pc, #788]	; (8004a7c <_malloc_r+0x338>)
 8004766:	443b      	add	r3, r7
 8004768:	f1a3 0208 	sub.w	r2, r3, #8
 800476c:	685c      	ldr	r4, [r3, #4]
 800476e:	4294      	cmp	r4, r2
 8004770:	f000 8166 	beq.w	8004a40 <_malloc_r+0x2fc>
 8004774:	6863      	ldr	r3, [r4, #4]
 8004776:	f023 0303 	bic.w	r3, r3, #3
 800477a:	4423      	add	r3, r4
 800477c:	e9d4 5102 	ldrd	r5, r1, [r4, #8]
 8004780:	685a      	ldr	r2, [r3, #4]
 8004782:	60e9      	str	r1, [r5, #12]
 8004784:	f042 0201 	orr.w	r2, r2, #1
 8004788:	608d      	str	r5, [r1, #8]
 800478a:	4630      	mov	r0, r6
 800478c:	605a      	str	r2, [r3, #4]
 800478e:	f000 fb67 	bl	8004e60 <__malloc_unlock>
 8004792:	3408      	adds	r4, #8
 8004794:	4620      	mov	r0, r4
 8004796:	b003      	add	sp, #12
 8004798:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800479c:	f035 0507 	bics.w	r5, r5, #7
 80047a0:	f100 8094 	bmi.w	80048cc <_malloc_r+0x188>
 80047a4:	42a9      	cmp	r1, r5
 80047a6:	f200 8091 	bhi.w	80048cc <_malloc_r+0x188>
 80047aa:	f000 fb53 	bl	8004e54 <__malloc_lock>
 80047ae:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
 80047b2:	f0c0 8183 	bcc.w	8004abc <_malloc_r+0x378>
 80047b6:	0a6b      	lsrs	r3, r5, #9
 80047b8:	f000 808f 	beq.w	80048da <_malloc_r+0x196>
 80047bc:	2b04      	cmp	r3, #4
 80047be:	f200 8146 	bhi.w	8004a4e <_malloc_r+0x30a>
 80047c2:	09ab      	lsrs	r3, r5, #6
 80047c4:	f103 0039 	add.w	r0, r3, #57	; 0x39
 80047c8:	f103 0c38 	add.w	ip, r3, #56	; 0x38
 80047cc:	00c3      	lsls	r3, r0, #3
 80047ce:	4fab      	ldr	r7, [pc, #684]	; (8004a7c <_malloc_r+0x338>)
 80047d0:	443b      	add	r3, r7
 80047d2:	f1a3 0108 	sub.w	r1, r3, #8
 80047d6:	685c      	ldr	r4, [r3, #4]
 80047d8:	42a1      	cmp	r1, r4
 80047da:	d106      	bne.n	80047ea <_malloc_r+0xa6>
 80047dc:	e00c      	b.n	80047f8 <_malloc_r+0xb4>
 80047de:	2a00      	cmp	r2, #0
 80047e0:	f280 811d 	bge.w	8004a1e <_malloc_r+0x2da>
 80047e4:	68e4      	ldr	r4, [r4, #12]
 80047e6:	42a1      	cmp	r1, r4
 80047e8:	d006      	beq.n	80047f8 <_malloc_r+0xb4>
 80047ea:	6863      	ldr	r3, [r4, #4]
 80047ec:	f023 0303 	bic.w	r3, r3, #3
 80047f0:	1b5a      	subs	r2, r3, r5
 80047f2:	2a0f      	cmp	r2, #15
 80047f4:	ddf3      	ble.n	80047de <_malloc_r+0x9a>
 80047f6:	4660      	mov	r0, ip
 80047f8:	693c      	ldr	r4, [r7, #16]
 80047fa:	f8df c294 	ldr.w	ip, [pc, #660]	; 8004a90 <_malloc_r+0x34c>
 80047fe:	4564      	cmp	r4, ip
 8004800:	d071      	beq.n	80048e6 <_malloc_r+0x1a2>
 8004802:	6863      	ldr	r3, [r4, #4]
 8004804:	f023 0303 	bic.w	r3, r3, #3
 8004808:	1b5a      	subs	r2, r3, r5
 800480a:	2a0f      	cmp	r2, #15
 800480c:	f300 8144 	bgt.w	8004a98 <_malloc_r+0x354>
 8004810:	2a00      	cmp	r2, #0
 8004812:	e9c7 cc04 	strd	ip, ip, [r7, #16]
 8004816:	f280 8126 	bge.w	8004a66 <_malloc_r+0x322>
 800481a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800481e:	f080 8169 	bcs.w	8004af4 <_malloc_r+0x3b0>
 8004822:	08db      	lsrs	r3, r3, #3
 8004824:	1c59      	adds	r1, r3, #1
 8004826:	687a      	ldr	r2, [r7, #4]
 8004828:	f857 8031 	ldr.w	r8, [r7, r1, lsl #3]
 800482c:	f8c4 8008 	str.w	r8, [r4, #8]
 8004830:	f04f 0e01 	mov.w	lr, #1
 8004834:	109b      	asrs	r3, r3, #2
 8004836:	fa0e f303 	lsl.w	r3, lr, r3
 800483a:	eb07 0ec1 	add.w	lr, r7, r1, lsl #3
 800483e:	4313      	orrs	r3, r2
 8004840:	f1ae 0208 	sub.w	r2, lr, #8
 8004844:	60e2      	str	r2, [r4, #12]
 8004846:	607b      	str	r3, [r7, #4]
 8004848:	f847 4031 	str.w	r4, [r7, r1, lsl #3]
 800484c:	f8c8 400c 	str.w	r4, [r8, #12]
 8004850:	1082      	asrs	r2, r0, #2
 8004852:	2401      	movs	r4, #1
 8004854:	4094      	lsls	r4, r2
 8004856:	429c      	cmp	r4, r3
 8004858:	d84b      	bhi.n	80048f2 <_malloc_r+0x1ae>
 800485a:	421c      	tst	r4, r3
 800485c:	d106      	bne.n	800486c <_malloc_r+0x128>
 800485e:	f020 0003 	bic.w	r0, r0, #3
 8004862:	0064      	lsls	r4, r4, #1
 8004864:	421c      	tst	r4, r3
 8004866:	f100 0004 	add.w	r0, r0, #4
 800486a:	d0fa      	beq.n	8004862 <_malloc_r+0x11e>
 800486c:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
 8004870:	46ce      	mov	lr, r9
 8004872:	4680      	mov	r8, r0
 8004874:	f8de 300c 	ldr.w	r3, [lr, #12]
 8004878:	459e      	cmp	lr, r3
 800487a:	d107      	bne.n	800488c <_malloc_r+0x148>
 800487c:	e122      	b.n	8004ac4 <_malloc_r+0x380>
 800487e:	2a00      	cmp	r2, #0
 8004880:	f280 8129 	bge.w	8004ad6 <_malloc_r+0x392>
 8004884:	68db      	ldr	r3, [r3, #12]
 8004886:	459e      	cmp	lr, r3
 8004888:	f000 811c 	beq.w	8004ac4 <_malloc_r+0x380>
 800488c:	6859      	ldr	r1, [r3, #4]
 800488e:	f021 0103 	bic.w	r1, r1, #3
 8004892:	1b4a      	subs	r2, r1, r5
 8004894:	2a0f      	cmp	r2, #15
 8004896:	ddf2      	ble.n	800487e <_malloc_r+0x13a>
 8004898:	e9d3 8e02 	ldrd	r8, lr, [r3, #8]
 800489c:	195c      	adds	r4, r3, r5
 800489e:	f045 0501 	orr.w	r5, r5, #1
 80048a2:	605d      	str	r5, [r3, #4]
 80048a4:	f042 0501 	orr.w	r5, r2, #1
 80048a8:	f8c8 e00c 	str.w	lr, [r8, #12]
 80048ac:	4630      	mov	r0, r6
 80048ae:	f8ce 8008 	str.w	r8, [lr, #8]
 80048b2:	e9c7 4404 	strd	r4, r4, [r7, #16]
 80048b6:	e9c4 cc02 	strd	ip, ip, [r4, #8]
 80048ba:	6065      	str	r5, [r4, #4]
 80048bc:	505a      	str	r2, [r3, r1]
 80048be:	9301      	str	r3, [sp, #4]
 80048c0:	f000 face 	bl	8004e60 <__malloc_unlock>
 80048c4:	9b01      	ldr	r3, [sp, #4]
 80048c6:	f103 0408 	add.w	r4, r3, #8
 80048ca:	e763      	b.n	8004794 <_malloc_r+0x50>
 80048cc:	2400      	movs	r4, #0
 80048ce:	230c      	movs	r3, #12
 80048d0:	4620      	mov	r0, r4
 80048d2:	6033      	str	r3, [r6, #0]
 80048d4:	b003      	add	sp, #12
 80048d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80048da:	f44f 7300 	mov.w	r3, #512	; 0x200
 80048de:	2040      	movs	r0, #64	; 0x40
 80048e0:	f04f 0c3f 	mov.w	ip, #63	; 0x3f
 80048e4:	e773      	b.n	80047ce <_malloc_r+0x8a>
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	1082      	asrs	r2, r0, #2
 80048ea:	2401      	movs	r4, #1
 80048ec:	4094      	lsls	r4, r2
 80048ee:	429c      	cmp	r4, r3
 80048f0:	d9b3      	bls.n	800485a <_malloc_r+0x116>
 80048f2:	68bc      	ldr	r4, [r7, #8]
 80048f4:	6863      	ldr	r3, [r4, #4]
 80048f6:	f023 0903 	bic.w	r9, r3, #3
 80048fa:	45a9      	cmp	r9, r5
 80048fc:	d303      	bcc.n	8004906 <_malloc_r+0x1c2>
 80048fe:	eba9 0305 	sub.w	r3, r9, r5
 8004902:	2b0f      	cmp	r3, #15
 8004904:	dc7b      	bgt.n	80049fe <_malloc_r+0x2ba>
 8004906:	4b5e      	ldr	r3, [pc, #376]	; (8004a80 <_malloc_r+0x33c>)
 8004908:	f8df a188 	ldr.w	sl, [pc, #392]	; 8004a94 <_malloc_r+0x350>
 800490c:	681a      	ldr	r2, [r3, #0]
 800490e:	f8da 3000 	ldr.w	r3, [sl]
 8004912:	3301      	adds	r3, #1
 8004914:	eb05 0802 	add.w	r8, r5, r2
 8004918:	f000 8148 	beq.w	8004bac <_malloc_r+0x468>
 800491c:	f508 5880 	add.w	r8, r8, #4096	; 0x1000
 8004920:	f108 080f 	add.w	r8, r8, #15
 8004924:	f428 687f 	bic.w	r8, r8, #4080	; 0xff0
 8004928:	f028 080f 	bic.w	r8, r8, #15
 800492c:	4641      	mov	r1, r8
 800492e:	4630      	mov	r0, r6
 8004930:	f000 fac2 	bl	8004eb8 <_sbrk_r>
 8004934:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 8004938:	4683      	mov	fp, r0
 800493a:	f000 8104 	beq.w	8004b46 <_malloc_r+0x402>
 800493e:	eb04 0009 	add.w	r0, r4, r9
 8004942:	4558      	cmp	r0, fp
 8004944:	f200 80fd 	bhi.w	8004b42 <_malloc_r+0x3fe>
 8004948:	4a4e      	ldr	r2, [pc, #312]	; (8004a84 <_malloc_r+0x340>)
 800494a:	6813      	ldr	r3, [r2, #0]
 800494c:	4443      	add	r3, r8
 800494e:	6013      	str	r3, [r2, #0]
 8004950:	f000 814d 	beq.w	8004bee <_malloc_r+0x4aa>
 8004954:	f8da 1000 	ldr.w	r1, [sl]
 8004958:	3101      	adds	r1, #1
 800495a:	bf1b      	ittet	ne
 800495c:	ebab 0000 	subne.w	r0, fp, r0
 8004960:	181b      	addne	r3, r3, r0
 8004962:	f8ca b000 	streq.w	fp, [sl]
 8004966:	6013      	strne	r3, [r2, #0]
 8004968:	f01b 0307 	ands.w	r3, fp, #7
 800496c:	f000 8134 	beq.w	8004bd8 <_malloc_r+0x494>
 8004970:	f1c3 0108 	rsb	r1, r3, #8
 8004974:	f5c3 5380 	rsb	r3, r3, #4096	; 0x1000
 8004978:	448b      	add	fp, r1
 800497a:	3308      	adds	r3, #8
 800497c:	44d8      	add	r8, fp
 800497e:	f3c8 080b 	ubfx	r8, r8, #0, #12
 8004982:	eba3 0808 	sub.w	r8, r3, r8
 8004986:	4641      	mov	r1, r8
 8004988:	4630      	mov	r0, r6
 800498a:	9201      	str	r2, [sp, #4]
 800498c:	f000 fa94 	bl	8004eb8 <_sbrk_r>
 8004990:	1c43      	adds	r3, r0, #1
 8004992:	9a01      	ldr	r2, [sp, #4]
 8004994:	f000 8146 	beq.w	8004c24 <_malloc_r+0x4e0>
 8004998:	eba0 010b 	sub.w	r1, r0, fp
 800499c:	4441      	add	r1, r8
 800499e:	f041 0101 	orr.w	r1, r1, #1
 80049a2:	6813      	ldr	r3, [r2, #0]
 80049a4:	f8c7 b008 	str.w	fp, [r7, #8]
 80049a8:	4443      	add	r3, r8
 80049aa:	42bc      	cmp	r4, r7
 80049ac:	f8cb 1004 	str.w	r1, [fp, #4]
 80049b0:	6013      	str	r3, [r2, #0]
 80049b2:	d015      	beq.n	80049e0 <_malloc_r+0x29c>
 80049b4:	f1b9 0f0f 	cmp.w	r9, #15
 80049b8:	f240 8130 	bls.w	8004c1c <_malloc_r+0x4d8>
 80049bc:	6860      	ldr	r0, [r4, #4]
 80049be:	f1a9 010c 	sub.w	r1, r9, #12
 80049c2:	f021 0107 	bic.w	r1, r1, #7
 80049c6:	f000 0001 	and.w	r0, r0, #1
 80049ca:	eb04 0c01 	add.w	ip, r4, r1
 80049ce:	4308      	orrs	r0, r1
 80049d0:	f04f 0e05 	mov.w	lr, #5
 80049d4:	290f      	cmp	r1, #15
 80049d6:	6060      	str	r0, [r4, #4]
 80049d8:	e9cc ee01 	strd	lr, lr, [ip, #4]
 80049dc:	f200 813a 	bhi.w	8004c54 <_malloc_r+0x510>
 80049e0:	4a29      	ldr	r2, [pc, #164]	; (8004a88 <_malloc_r+0x344>)
 80049e2:	482a      	ldr	r0, [pc, #168]	; (8004a8c <_malloc_r+0x348>)
 80049e4:	6811      	ldr	r1, [r2, #0]
 80049e6:	68bc      	ldr	r4, [r7, #8]
 80049e8:	428b      	cmp	r3, r1
 80049ea:	6801      	ldr	r1, [r0, #0]
 80049ec:	bf88      	it	hi
 80049ee:	6013      	strhi	r3, [r2, #0]
 80049f0:	6862      	ldr	r2, [r4, #4]
 80049f2:	428b      	cmp	r3, r1
 80049f4:	f022 0203 	bic.w	r2, r2, #3
 80049f8:	bf88      	it	hi
 80049fa:	6003      	strhi	r3, [r0, #0]
 80049fc:	e0a7      	b.n	8004b4e <_malloc_r+0x40a>
 80049fe:	1962      	adds	r2, r4, r5
 8004a00:	f043 0301 	orr.w	r3, r3, #1
 8004a04:	f045 0501 	orr.w	r5, r5, #1
 8004a08:	6065      	str	r5, [r4, #4]
 8004a0a:	4630      	mov	r0, r6
 8004a0c:	60ba      	str	r2, [r7, #8]
 8004a0e:	6053      	str	r3, [r2, #4]
 8004a10:	f000 fa26 	bl	8004e60 <__malloc_unlock>
 8004a14:	3408      	adds	r4, #8
 8004a16:	4620      	mov	r0, r4
 8004a18:	b003      	add	sp, #12
 8004a1a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004a1e:	4423      	add	r3, r4
 8004a20:	68e1      	ldr	r1, [r4, #12]
 8004a22:	685a      	ldr	r2, [r3, #4]
 8004a24:	68a5      	ldr	r5, [r4, #8]
 8004a26:	f042 0201 	orr.w	r2, r2, #1
 8004a2a:	60e9      	str	r1, [r5, #12]
 8004a2c:	4630      	mov	r0, r6
 8004a2e:	608d      	str	r5, [r1, #8]
 8004a30:	605a      	str	r2, [r3, #4]
 8004a32:	f000 fa15 	bl	8004e60 <__malloc_unlock>
 8004a36:	3408      	adds	r4, #8
 8004a38:	4620      	mov	r0, r4
 8004a3a:	b003      	add	sp, #12
 8004a3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004a40:	68dc      	ldr	r4, [r3, #12]
 8004a42:	42a3      	cmp	r3, r4
 8004a44:	bf08      	it	eq
 8004a46:	3002      	addeq	r0, #2
 8004a48:	f43f aed6 	beq.w	80047f8 <_malloc_r+0xb4>
 8004a4c:	e692      	b.n	8004774 <_malloc_r+0x30>
 8004a4e:	2b14      	cmp	r3, #20
 8004a50:	d971      	bls.n	8004b36 <_malloc_r+0x3f2>
 8004a52:	2b54      	cmp	r3, #84	; 0x54
 8004a54:	f200 80ad 	bhi.w	8004bb2 <_malloc_r+0x46e>
 8004a58:	0b2b      	lsrs	r3, r5, #12
 8004a5a:	f103 006f 	add.w	r0, r3, #111	; 0x6f
 8004a5e:	f103 0c6e 	add.w	ip, r3, #110	; 0x6e
 8004a62:	00c3      	lsls	r3, r0, #3
 8004a64:	e6b3      	b.n	80047ce <_malloc_r+0x8a>
 8004a66:	4423      	add	r3, r4
 8004a68:	4630      	mov	r0, r6
 8004a6a:	685a      	ldr	r2, [r3, #4]
 8004a6c:	f042 0201 	orr.w	r2, r2, #1
 8004a70:	605a      	str	r2, [r3, #4]
 8004a72:	3408      	adds	r4, #8
 8004a74:	f000 f9f4 	bl	8004e60 <__malloc_unlock>
 8004a78:	e68c      	b.n	8004794 <_malloc_r+0x50>
 8004a7a:	bf00      	nop
 8004a7c:	20000468 	.word	0x20000468
 8004a80:	200008f0 	.word	0x200008f0
 8004a84:	200008c0 	.word	0x200008c0
 8004a88:	200008e8 	.word	0x200008e8
 8004a8c:	200008ec 	.word	0x200008ec
 8004a90:	20000470 	.word	0x20000470
 8004a94:	20000870 	.word	0x20000870
 8004a98:	1961      	adds	r1, r4, r5
 8004a9a:	f045 0e01 	orr.w	lr, r5, #1
 8004a9e:	f042 0501 	orr.w	r5, r2, #1
 8004aa2:	f8c4 e004 	str.w	lr, [r4, #4]
 8004aa6:	4630      	mov	r0, r6
 8004aa8:	e9c7 1104 	strd	r1, r1, [r7, #16]
 8004aac:	e9c1 cc02 	strd	ip, ip, [r1, #8]
 8004ab0:	604d      	str	r5, [r1, #4]
 8004ab2:	50e2      	str	r2, [r4, r3]
 8004ab4:	f000 f9d4 	bl	8004e60 <__malloc_unlock>
 8004ab8:	3408      	adds	r4, #8
 8004aba:	e66b      	b.n	8004794 <_malloc_r+0x50>
 8004abc:	08e8      	lsrs	r0, r5, #3
 8004abe:	f105 0308 	add.w	r3, r5, #8
 8004ac2:	e64f      	b.n	8004764 <_malloc_r+0x20>
 8004ac4:	f108 0801 	add.w	r8, r8, #1
 8004ac8:	f018 0f03 	tst.w	r8, #3
 8004acc:	f10e 0e08 	add.w	lr, lr, #8
 8004ad0:	f47f aed0 	bne.w	8004874 <_malloc_r+0x130>
 8004ad4:	e052      	b.n	8004b7c <_malloc_r+0x438>
 8004ad6:	4419      	add	r1, r3
 8004ad8:	461c      	mov	r4, r3
 8004ada:	684a      	ldr	r2, [r1, #4]
 8004adc:	68db      	ldr	r3, [r3, #12]
 8004ade:	f854 5f08 	ldr.w	r5, [r4, #8]!
 8004ae2:	f042 0201 	orr.w	r2, r2, #1
 8004ae6:	604a      	str	r2, [r1, #4]
 8004ae8:	4630      	mov	r0, r6
 8004aea:	60eb      	str	r3, [r5, #12]
 8004aec:	609d      	str	r5, [r3, #8]
 8004aee:	f000 f9b7 	bl	8004e60 <__malloc_unlock>
 8004af2:	e64f      	b.n	8004794 <_malloc_r+0x50>
 8004af4:	0a5a      	lsrs	r2, r3, #9
 8004af6:	2a04      	cmp	r2, #4
 8004af8:	d935      	bls.n	8004b66 <_malloc_r+0x422>
 8004afa:	2a14      	cmp	r2, #20
 8004afc:	d86f      	bhi.n	8004bde <_malloc_r+0x49a>
 8004afe:	f102 015c 	add.w	r1, r2, #92	; 0x5c
 8004b02:	00c9      	lsls	r1, r1, #3
 8004b04:	325b      	adds	r2, #91	; 0x5b
 8004b06:	eb07 0e01 	add.w	lr, r7, r1
 8004b0a:	5879      	ldr	r1, [r7, r1]
 8004b0c:	f1ae 0e08 	sub.w	lr, lr, #8
 8004b10:	458e      	cmp	lr, r1
 8004b12:	d058      	beq.n	8004bc6 <_malloc_r+0x482>
 8004b14:	684a      	ldr	r2, [r1, #4]
 8004b16:	f022 0203 	bic.w	r2, r2, #3
 8004b1a:	429a      	cmp	r2, r3
 8004b1c:	d902      	bls.n	8004b24 <_malloc_r+0x3e0>
 8004b1e:	6889      	ldr	r1, [r1, #8]
 8004b20:	458e      	cmp	lr, r1
 8004b22:	d1f7      	bne.n	8004b14 <_malloc_r+0x3d0>
 8004b24:	f8d1 e00c 	ldr.w	lr, [r1, #12]
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	e9c4 1e02 	strd	r1, lr, [r4, #8]
 8004b2e:	f8ce 4008 	str.w	r4, [lr, #8]
 8004b32:	60cc      	str	r4, [r1, #12]
 8004b34:	e68c      	b.n	8004850 <_malloc_r+0x10c>
 8004b36:	f103 005c 	add.w	r0, r3, #92	; 0x5c
 8004b3a:	f103 0c5b 	add.w	ip, r3, #91	; 0x5b
 8004b3e:	00c3      	lsls	r3, r0, #3
 8004b40:	e645      	b.n	80047ce <_malloc_r+0x8a>
 8004b42:	42bc      	cmp	r4, r7
 8004b44:	d072      	beq.n	8004c2c <_malloc_r+0x4e8>
 8004b46:	68bc      	ldr	r4, [r7, #8]
 8004b48:	6862      	ldr	r2, [r4, #4]
 8004b4a:	f022 0203 	bic.w	r2, r2, #3
 8004b4e:	4295      	cmp	r5, r2
 8004b50:	eba2 0305 	sub.w	r3, r2, r5
 8004b54:	d802      	bhi.n	8004b5c <_malloc_r+0x418>
 8004b56:	2b0f      	cmp	r3, #15
 8004b58:	f73f af51 	bgt.w	80049fe <_malloc_r+0x2ba>
 8004b5c:	4630      	mov	r0, r6
 8004b5e:	f000 f97f 	bl	8004e60 <__malloc_unlock>
 8004b62:	2400      	movs	r4, #0
 8004b64:	e616      	b.n	8004794 <_malloc_r+0x50>
 8004b66:	099a      	lsrs	r2, r3, #6
 8004b68:	f102 0139 	add.w	r1, r2, #57	; 0x39
 8004b6c:	00c9      	lsls	r1, r1, #3
 8004b6e:	3238      	adds	r2, #56	; 0x38
 8004b70:	e7c9      	b.n	8004b06 <_malloc_r+0x3c2>
 8004b72:	f8d9 9000 	ldr.w	r9, [r9]
 8004b76:	4599      	cmp	r9, r3
 8004b78:	f040 8083 	bne.w	8004c82 <_malloc_r+0x53e>
 8004b7c:	f010 0f03 	tst.w	r0, #3
 8004b80:	f1a9 0308 	sub.w	r3, r9, #8
 8004b84:	f100 30ff 	add.w	r0, r0, #4294967295	; 0xffffffff
 8004b88:	d1f3      	bne.n	8004b72 <_malloc_r+0x42e>
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	ea23 0304 	bic.w	r3, r3, r4
 8004b90:	607b      	str	r3, [r7, #4]
 8004b92:	0064      	lsls	r4, r4, #1
 8004b94:	429c      	cmp	r4, r3
 8004b96:	f63f aeac 	bhi.w	80048f2 <_malloc_r+0x1ae>
 8004b9a:	b91c      	cbnz	r4, 8004ba4 <_malloc_r+0x460>
 8004b9c:	e6a9      	b.n	80048f2 <_malloc_r+0x1ae>
 8004b9e:	0064      	lsls	r4, r4, #1
 8004ba0:	f108 0804 	add.w	r8, r8, #4
 8004ba4:	421c      	tst	r4, r3
 8004ba6:	d0fa      	beq.n	8004b9e <_malloc_r+0x45a>
 8004ba8:	4640      	mov	r0, r8
 8004baa:	e65f      	b.n	800486c <_malloc_r+0x128>
 8004bac:	f108 0810 	add.w	r8, r8, #16
 8004bb0:	e6bc      	b.n	800492c <_malloc_r+0x1e8>
 8004bb2:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 8004bb6:	d826      	bhi.n	8004c06 <_malloc_r+0x4c2>
 8004bb8:	0beb      	lsrs	r3, r5, #15
 8004bba:	f103 0078 	add.w	r0, r3, #120	; 0x78
 8004bbe:	f103 0c77 	add.w	ip, r3, #119	; 0x77
 8004bc2:	00c3      	lsls	r3, r0, #3
 8004bc4:	e603      	b.n	80047ce <_malloc_r+0x8a>
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	1092      	asrs	r2, r2, #2
 8004bca:	f04f 0801 	mov.w	r8, #1
 8004bce:	fa08 f202 	lsl.w	r2, r8, r2
 8004bd2:	4313      	orrs	r3, r2
 8004bd4:	607b      	str	r3, [r7, #4]
 8004bd6:	e7a8      	b.n	8004b2a <_malloc_r+0x3e6>
 8004bd8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004bdc:	e6ce      	b.n	800497c <_malloc_r+0x238>
 8004bde:	2a54      	cmp	r2, #84	; 0x54
 8004be0:	d829      	bhi.n	8004c36 <_malloc_r+0x4f2>
 8004be2:	0b1a      	lsrs	r2, r3, #12
 8004be4:	f102 016f 	add.w	r1, r2, #111	; 0x6f
 8004be8:	00c9      	lsls	r1, r1, #3
 8004bea:	326e      	adds	r2, #110	; 0x6e
 8004bec:	e78b      	b.n	8004b06 <_malloc_r+0x3c2>
 8004bee:	f3c0 010b 	ubfx	r1, r0, #0, #12
 8004bf2:	2900      	cmp	r1, #0
 8004bf4:	f47f aeae 	bne.w	8004954 <_malloc_r+0x210>
 8004bf8:	eb09 0208 	add.w	r2, r9, r8
 8004bfc:	68b9      	ldr	r1, [r7, #8]
 8004bfe:	f042 0201 	orr.w	r2, r2, #1
 8004c02:	604a      	str	r2, [r1, #4]
 8004c04:	e6ec      	b.n	80049e0 <_malloc_r+0x29c>
 8004c06:	f240 5254 	movw	r2, #1364	; 0x554
 8004c0a:	4293      	cmp	r3, r2
 8004c0c:	d81c      	bhi.n	8004c48 <_malloc_r+0x504>
 8004c0e:	0cab      	lsrs	r3, r5, #18
 8004c10:	f103 007d 	add.w	r0, r3, #125	; 0x7d
 8004c14:	f103 0c7c 	add.w	ip, r3, #124	; 0x7c
 8004c18:	00c3      	lsls	r3, r0, #3
 8004c1a:	e5d8      	b.n	80047ce <_malloc_r+0x8a>
 8004c1c:	2301      	movs	r3, #1
 8004c1e:	f8cb 3004 	str.w	r3, [fp, #4]
 8004c22:	e79b      	b.n	8004b5c <_malloc_r+0x418>
 8004c24:	2101      	movs	r1, #1
 8004c26:	f04f 0800 	mov.w	r8, #0
 8004c2a:	e6ba      	b.n	80049a2 <_malloc_r+0x25e>
 8004c2c:	4a16      	ldr	r2, [pc, #88]	; (8004c88 <_malloc_r+0x544>)
 8004c2e:	6813      	ldr	r3, [r2, #0]
 8004c30:	4443      	add	r3, r8
 8004c32:	6013      	str	r3, [r2, #0]
 8004c34:	e68e      	b.n	8004954 <_malloc_r+0x210>
 8004c36:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8004c3a:	d814      	bhi.n	8004c66 <_malloc_r+0x522>
 8004c3c:	0bda      	lsrs	r2, r3, #15
 8004c3e:	f102 0178 	add.w	r1, r2, #120	; 0x78
 8004c42:	00c9      	lsls	r1, r1, #3
 8004c44:	3277      	adds	r2, #119	; 0x77
 8004c46:	e75e      	b.n	8004b06 <_malloc_r+0x3c2>
 8004c48:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
 8004c4c:	207f      	movs	r0, #127	; 0x7f
 8004c4e:	f04f 0c7e 	mov.w	ip, #126	; 0x7e
 8004c52:	e5bc      	b.n	80047ce <_malloc_r+0x8a>
 8004c54:	f104 0108 	add.w	r1, r4, #8
 8004c58:	4630      	mov	r0, r6
 8004c5a:	9201      	str	r2, [sp, #4]
 8004c5c:	f000 fa0e 	bl	800507c <_free_r>
 8004c60:	9a01      	ldr	r2, [sp, #4]
 8004c62:	6813      	ldr	r3, [r2, #0]
 8004c64:	e6bc      	b.n	80049e0 <_malloc_r+0x29c>
 8004c66:	f240 5154 	movw	r1, #1364	; 0x554
 8004c6a:	428a      	cmp	r2, r1
 8004c6c:	d805      	bhi.n	8004c7a <_malloc_r+0x536>
 8004c6e:	0c9a      	lsrs	r2, r3, #18
 8004c70:	f102 017d 	add.w	r1, r2, #125	; 0x7d
 8004c74:	00c9      	lsls	r1, r1, #3
 8004c76:	327c      	adds	r2, #124	; 0x7c
 8004c78:	e745      	b.n	8004b06 <_malloc_r+0x3c2>
 8004c7a:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
 8004c7e:	227e      	movs	r2, #126	; 0x7e
 8004c80:	e741      	b.n	8004b06 <_malloc_r+0x3c2>
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	e785      	b.n	8004b92 <_malloc_r+0x44e>
 8004c86:	bf00      	nop
 8004c88:	200008c0 	.word	0x200008c0

08004c8c <memcpy>:
 8004c8c:	4684      	mov	ip, r0
 8004c8e:	ea41 0300 	orr.w	r3, r1, r0
 8004c92:	f013 0303 	ands.w	r3, r3, #3
 8004c96:	d16d      	bne.n	8004d74 <memcpy+0xe8>
 8004c98:	3a40      	subs	r2, #64	; 0x40
 8004c9a:	d341      	bcc.n	8004d20 <memcpy+0x94>
 8004c9c:	f851 3b04 	ldr.w	r3, [r1], #4
 8004ca0:	f840 3b04 	str.w	r3, [r0], #4
 8004ca4:	f851 3b04 	ldr.w	r3, [r1], #4
 8004ca8:	f840 3b04 	str.w	r3, [r0], #4
 8004cac:	f851 3b04 	ldr.w	r3, [r1], #4
 8004cb0:	f840 3b04 	str.w	r3, [r0], #4
 8004cb4:	f851 3b04 	ldr.w	r3, [r1], #4
 8004cb8:	f840 3b04 	str.w	r3, [r0], #4
 8004cbc:	f851 3b04 	ldr.w	r3, [r1], #4
 8004cc0:	f840 3b04 	str.w	r3, [r0], #4
 8004cc4:	f851 3b04 	ldr.w	r3, [r1], #4
 8004cc8:	f840 3b04 	str.w	r3, [r0], #4
 8004ccc:	f851 3b04 	ldr.w	r3, [r1], #4
 8004cd0:	f840 3b04 	str.w	r3, [r0], #4
 8004cd4:	f851 3b04 	ldr.w	r3, [r1], #4
 8004cd8:	f840 3b04 	str.w	r3, [r0], #4
 8004cdc:	f851 3b04 	ldr.w	r3, [r1], #4
 8004ce0:	f840 3b04 	str.w	r3, [r0], #4
 8004ce4:	f851 3b04 	ldr.w	r3, [r1], #4
 8004ce8:	f840 3b04 	str.w	r3, [r0], #4
 8004cec:	f851 3b04 	ldr.w	r3, [r1], #4
 8004cf0:	f840 3b04 	str.w	r3, [r0], #4
 8004cf4:	f851 3b04 	ldr.w	r3, [r1], #4
 8004cf8:	f840 3b04 	str.w	r3, [r0], #4
 8004cfc:	f851 3b04 	ldr.w	r3, [r1], #4
 8004d00:	f840 3b04 	str.w	r3, [r0], #4
 8004d04:	f851 3b04 	ldr.w	r3, [r1], #4
 8004d08:	f840 3b04 	str.w	r3, [r0], #4
 8004d0c:	f851 3b04 	ldr.w	r3, [r1], #4
 8004d10:	f840 3b04 	str.w	r3, [r0], #4
 8004d14:	f851 3b04 	ldr.w	r3, [r1], #4
 8004d18:	f840 3b04 	str.w	r3, [r0], #4
 8004d1c:	3a40      	subs	r2, #64	; 0x40
 8004d1e:	d2bd      	bcs.n	8004c9c <memcpy+0x10>
 8004d20:	3230      	adds	r2, #48	; 0x30
 8004d22:	d311      	bcc.n	8004d48 <memcpy+0xbc>
 8004d24:	f851 3b04 	ldr.w	r3, [r1], #4
 8004d28:	f840 3b04 	str.w	r3, [r0], #4
 8004d2c:	f851 3b04 	ldr.w	r3, [r1], #4
 8004d30:	f840 3b04 	str.w	r3, [r0], #4
 8004d34:	f851 3b04 	ldr.w	r3, [r1], #4
 8004d38:	f840 3b04 	str.w	r3, [r0], #4
 8004d3c:	f851 3b04 	ldr.w	r3, [r1], #4
 8004d40:	f840 3b04 	str.w	r3, [r0], #4
 8004d44:	3a10      	subs	r2, #16
 8004d46:	d2ed      	bcs.n	8004d24 <memcpy+0x98>
 8004d48:	320c      	adds	r2, #12
 8004d4a:	d305      	bcc.n	8004d58 <memcpy+0xcc>
 8004d4c:	f851 3b04 	ldr.w	r3, [r1], #4
 8004d50:	f840 3b04 	str.w	r3, [r0], #4
 8004d54:	3a04      	subs	r2, #4
 8004d56:	d2f9      	bcs.n	8004d4c <memcpy+0xc0>
 8004d58:	3204      	adds	r2, #4
 8004d5a:	d008      	beq.n	8004d6e <memcpy+0xe2>
 8004d5c:	07d2      	lsls	r2, r2, #31
 8004d5e:	bf1c      	itt	ne
 8004d60:	f811 3b01 	ldrbne.w	r3, [r1], #1
 8004d64:	f800 3b01 	strbne.w	r3, [r0], #1
 8004d68:	d301      	bcc.n	8004d6e <memcpy+0xe2>
 8004d6a:	880b      	ldrh	r3, [r1, #0]
 8004d6c:	8003      	strh	r3, [r0, #0]
 8004d6e:	4660      	mov	r0, ip
 8004d70:	4770      	bx	lr
 8004d72:	bf00      	nop
 8004d74:	2a08      	cmp	r2, #8
 8004d76:	d313      	bcc.n	8004da0 <memcpy+0x114>
 8004d78:	078b      	lsls	r3, r1, #30
 8004d7a:	d08d      	beq.n	8004c98 <memcpy+0xc>
 8004d7c:	f010 0303 	ands.w	r3, r0, #3
 8004d80:	d08a      	beq.n	8004c98 <memcpy+0xc>
 8004d82:	f1c3 0304 	rsb	r3, r3, #4
 8004d86:	1ad2      	subs	r2, r2, r3
 8004d88:	07db      	lsls	r3, r3, #31
 8004d8a:	bf1c      	itt	ne
 8004d8c:	f811 3b01 	ldrbne.w	r3, [r1], #1
 8004d90:	f800 3b01 	strbne.w	r3, [r0], #1
 8004d94:	d380      	bcc.n	8004c98 <memcpy+0xc>
 8004d96:	f831 3b02 	ldrh.w	r3, [r1], #2
 8004d9a:	f820 3b02 	strh.w	r3, [r0], #2
 8004d9e:	e77b      	b.n	8004c98 <memcpy+0xc>
 8004da0:	3a04      	subs	r2, #4
 8004da2:	d3d9      	bcc.n	8004d58 <memcpy+0xcc>
 8004da4:	3a01      	subs	r2, #1
 8004da6:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004daa:	f800 3b01 	strb.w	r3, [r0], #1
 8004dae:	d2f9      	bcs.n	8004da4 <memcpy+0x118>
 8004db0:	780b      	ldrb	r3, [r1, #0]
 8004db2:	7003      	strb	r3, [r0, #0]
 8004db4:	784b      	ldrb	r3, [r1, #1]
 8004db6:	7043      	strb	r3, [r0, #1]
 8004db8:	788b      	ldrb	r3, [r1, #2]
 8004dba:	7083      	strb	r3, [r0, #2]
 8004dbc:	4660      	mov	r0, ip
 8004dbe:	4770      	bx	lr

08004dc0 <memset>:
 8004dc0:	b4f0      	push	{r4, r5, r6, r7}
 8004dc2:	0786      	lsls	r6, r0, #30
 8004dc4:	d043      	beq.n	8004e4e <memset+0x8e>
 8004dc6:	1e54      	subs	r4, r2, #1
 8004dc8:	2a00      	cmp	r2, #0
 8004dca:	d03e      	beq.n	8004e4a <memset+0x8a>
 8004dcc:	b2ca      	uxtb	r2, r1
 8004dce:	4603      	mov	r3, r0
 8004dd0:	e002      	b.n	8004dd8 <memset+0x18>
 8004dd2:	f114 34ff 	adds.w	r4, r4, #4294967295	; 0xffffffff
 8004dd6:	d338      	bcc.n	8004e4a <memset+0x8a>
 8004dd8:	f803 2b01 	strb.w	r2, [r3], #1
 8004ddc:	079d      	lsls	r5, r3, #30
 8004dde:	d1f8      	bne.n	8004dd2 <memset+0x12>
 8004de0:	2c03      	cmp	r4, #3
 8004de2:	d92b      	bls.n	8004e3c <memset+0x7c>
 8004de4:	b2cd      	uxtb	r5, r1
 8004de6:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
 8004dea:	2c0f      	cmp	r4, #15
 8004dec:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
 8004df0:	d916      	bls.n	8004e20 <memset+0x60>
 8004df2:	f1a4 0710 	sub.w	r7, r4, #16
 8004df6:	093f      	lsrs	r7, r7, #4
 8004df8:	f103 0620 	add.w	r6, r3, #32
 8004dfc:	eb06 1607 	add.w	r6, r6, r7, lsl #4
 8004e00:	f103 0210 	add.w	r2, r3, #16
 8004e04:	e942 5504 	strd	r5, r5, [r2, #-16]
 8004e08:	e942 5502 	strd	r5, r5, [r2, #-8]
 8004e0c:	3210      	adds	r2, #16
 8004e0e:	42b2      	cmp	r2, r6
 8004e10:	d1f8      	bne.n	8004e04 <memset+0x44>
 8004e12:	f004 040f 	and.w	r4, r4, #15
 8004e16:	3701      	adds	r7, #1
 8004e18:	2c03      	cmp	r4, #3
 8004e1a:	eb03 1307 	add.w	r3, r3, r7, lsl #4
 8004e1e:	d90d      	bls.n	8004e3c <memset+0x7c>
 8004e20:	461e      	mov	r6, r3
 8004e22:	4622      	mov	r2, r4
 8004e24:	3a04      	subs	r2, #4
 8004e26:	2a03      	cmp	r2, #3
 8004e28:	f846 5b04 	str.w	r5, [r6], #4
 8004e2c:	d8fa      	bhi.n	8004e24 <memset+0x64>
 8004e2e:	1f22      	subs	r2, r4, #4
 8004e30:	f022 0203 	bic.w	r2, r2, #3
 8004e34:	3204      	adds	r2, #4
 8004e36:	4413      	add	r3, r2
 8004e38:	f004 0403 	and.w	r4, r4, #3
 8004e3c:	b12c      	cbz	r4, 8004e4a <memset+0x8a>
 8004e3e:	b2c9      	uxtb	r1, r1
 8004e40:	441c      	add	r4, r3
 8004e42:	f803 1b01 	strb.w	r1, [r3], #1
 8004e46:	429c      	cmp	r4, r3
 8004e48:	d1fb      	bne.n	8004e42 <memset+0x82>
 8004e4a:	bcf0      	pop	{r4, r5, r6, r7}
 8004e4c:	4770      	bx	lr
 8004e4e:	4614      	mov	r4, r2
 8004e50:	4603      	mov	r3, r0
 8004e52:	e7c5      	b.n	8004de0 <memset+0x20>

08004e54 <__malloc_lock>:
 8004e54:	4801      	ldr	r0, [pc, #4]	; (8004e5c <__malloc_lock+0x8>)
 8004e56:	f000 ba0f 	b.w	8005278 <__retarget_lock_acquire_recursive>
 8004e5a:	bf00      	nop
 8004e5c:	20000f9c 	.word	0x20000f9c

08004e60 <__malloc_unlock>:
 8004e60:	4801      	ldr	r0, [pc, #4]	; (8004e68 <__malloc_unlock+0x8>)
 8004e62:	f000 ba11 	b.w	8005288 <__retarget_lock_release_recursive>
 8004e66:	bf00      	nop
 8004e68:	20000f9c 	.word	0x20000f9c

08004e6c <srand>:
 8004e6c:	4b02      	ldr	r3, [pc, #8]	; (8004e78 <srand+0xc>)
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	2200      	movs	r2, #0
 8004e72:	e9c3 022a 	strd	r0, r2, [r3, #168]	; 0xa8
 8004e76:	4770      	bx	lr
 8004e78:	20000038 	.word	0x20000038

08004e7c <rand>:
 8004e7c:	4b0b      	ldr	r3, [pc, #44]	; (8004eac <rand+0x30>)
 8004e7e:	480c      	ldr	r0, [pc, #48]	; (8004eb0 <rand+0x34>)
 8004e80:	6819      	ldr	r1, [r3, #0]
 8004e82:	e9d1 232a 	ldrd	r2, r3, [r1, #168]	; 0xa8
 8004e86:	b430      	push	{r4, r5}
 8004e88:	4c0a      	ldr	r4, [pc, #40]	; (8004eb4 <rand+0x38>)
 8004e8a:	fb00 f002 	mul.w	r0, r0, r2
 8004e8e:	fb04 0003 	mla	r0, r4, r3, r0
 8004e92:	fba2 2304 	umull	r2, r3, r2, r4
 8004e96:	1c54      	adds	r4, r2, #1
 8004e98:	4403      	add	r3, r0
 8004e9a:	f143 0500 	adc.w	r5, r3, #0
 8004e9e:	f025 4000 	bic.w	r0, r5, #2147483648	; 0x80000000
 8004ea2:	e9c1 452a 	strd	r4, r5, [r1, #168]	; 0xa8
 8004ea6:	bc30      	pop	{r4, r5}
 8004ea8:	4770      	bx	lr
 8004eaa:	bf00      	nop
 8004eac:	20000038 	.word	0x20000038
 8004eb0:	5851f42d 	.word	0x5851f42d
 8004eb4:	4c957f2d 	.word	0x4c957f2d

08004eb8 <_sbrk_r>:
 8004eb8:	b538      	push	{r3, r4, r5, lr}
 8004eba:	4c07      	ldr	r4, [pc, #28]	; (8004ed8 <_sbrk_r+0x20>)
 8004ebc:	2300      	movs	r3, #0
 8004ebe:	4605      	mov	r5, r0
 8004ec0:	4608      	mov	r0, r1
 8004ec2:	6023      	str	r3, [r4, #0]
 8004ec4:	f7ff fba4 	bl	8004610 <_sbrk>
 8004ec8:	1c43      	adds	r3, r0, #1
 8004eca:	d000      	beq.n	8004ece <_sbrk_r+0x16>
 8004ecc:	bd38      	pop	{r3, r4, r5, pc}
 8004ece:	6823      	ldr	r3, [r4, #0]
 8004ed0:	2b00      	cmp	r3, #0
 8004ed2:	d0fb      	beq.n	8004ecc <_sbrk_r+0x14>
 8004ed4:	602b      	str	r3, [r5, #0]
 8004ed6:	bd38      	pop	{r3, r4, r5, pc}
 8004ed8:	20000fb0 	.word	0x20000fb0
	...

08004f00 <strlen>:
 8004f00:	f890 f000 	pld	[r0]
 8004f04:	e96d 4502 	strd	r4, r5, [sp, #-8]!
 8004f08:	f020 0107 	bic.w	r1, r0, #7
 8004f0c:	f06f 0c00 	mvn.w	ip, #0
 8004f10:	f010 0407 	ands.w	r4, r0, #7
 8004f14:	f891 f020 	pld	[r1, #32]
 8004f18:	f040 8049 	bne.w	8004fae <strlen+0xae>
 8004f1c:	f04f 0400 	mov.w	r4, #0
 8004f20:	f06f 0007 	mvn.w	r0, #7
 8004f24:	e9d1 2300 	ldrd	r2, r3, [r1]
 8004f28:	f891 f040 	pld	[r1, #64]	; 0x40
 8004f2c:	f100 0008 	add.w	r0, r0, #8
 8004f30:	fa82 f24c 	uadd8	r2, r2, ip
 8004f34:	faa4 f28c 	sel	r2, r4, ip
 8004f38:	fa83 f34c 	uadd8	r3, r3, ip
 8004f3c:	faa2 f38c 	sel	r3, r2, ip
 8004f40:	bb4b      	cbnz	r3, 8004f96 <strlen+0x96>
 8004f42:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
 8004f46:	fa82 f24c 	uadd8	r2, r2, ip
 8004f4a:	f100 0008 	add.w	r0, r0, #8
 8004f4e:	faa4 f28c 	sel	r2, r4, ip
 8004f52:	fa83 f34c 	uadd8	r3, r3, ip
 8004f56:	faa2 f38c 	sel	r3, r2, ip
 8004f5a:	b9e3      	cbnz	r3, 8004f96 <strlen+0x96>
 8004f5c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
 8004f60:	fa82 f24c 	uadd8	r2, r2, ip
 8004f64:	f100 0008 	add.w	r0, r0, #8
 8004f68:	faa4 f28c 	sel	r2, r4, ip
 8004f6c:	fa83 f34c 	uadd8	r3, r3, ip
 8004f70:	faa2 f38c 	sel	r3, r2, ip
 8004f74:	b97b      	cbnz	r3, 8004f96 <strlen+0x96>
 8004f76:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
 8004f7a:	f101 0120 	add.w	r1, r1, #32
 8004f7e:	fa82 f24c 	uadd8	r2, r2, ip
 8004f82:	f100 0008 	add.w	r0, r0, #8
 8004f86:	faa4 f28c 	sel	r2, r4, ip
 8004f8a:	fa83 f34c 	uadd8	r3, r3, ip
 8004f8e:	faa2 f38c 	sel	r3, r2, ip
 8004f92:	2b00      	cmp	r3, #0
 8004f94:	d0c6      	beq.n	8004f24 <strlen+0x24>
 8004f96:	2a00      	cmp	r2, #0
 8004f98:	bf04      	itt	eq
 8004f9a:	3004      	addeq	r0, #4
 8004f9c:	461a      	moveq	r2, r3
 8004f9e:	ba12      	rev	r2, r2
 8004fa0:	fab2 f282 	clz	r2, r2
 8004fa4:	e8fd 4502 	ldrd	r4, r5, [sp], #8
 8004fa8:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
 8004fac:	4770      	bx	lr
 8004fae:	e9d1 2300 	ldrd	r2, r3, [r1]
 8004fb2:	f004 0503 	and.w	r5, r4, #3
 8004fb6:	f1c4 0000 	rsb	r0, r4, #0
 8004fba:	ea4f 05c5 	mov.w	r5, r5, lsl #3
 8004fbe:	f014 0f04 	tst.w	r4, #4
 8004fc2:	f891 f040 	pld	[r1, #64]	; 0x40
 8004fc6:	fa0c f505 	lsl.w	r5, ip, r5
 8004fca:	ea62 0205 	orn	r2, r2, r5
 8004fce:	bf1c      	itt	ne
 8004fd0:	ea63 0305 	ornne	r3, r3, r5
 8004fd4:	4662      	movne	r2, ip
 8004fd6:	f04f 0400 	mov.w	r4, #0
 8004fda:	e7a9      	b.n	8004f30 <strlen+0x30>

08004fdc <_malloc_trim_r>:
 8004fdc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004fde:	4f24      	ldr	r7, [pc, #144]	; (8005070 <_malloc_trim_r+0x94>)
 8004fe0:	460c      	mov	r4, r1
 8004fe2:	4606      	mov	r6, r0
 8004fe4:	f7ff ff36 	bl	8004e54 <__malloc_lock>
 8004fe8:	68bb      	ldr	r3, [r7, #8]
 8004fea:	685d      	ldr	r5, [r3, #4]
 8004fec:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
 8004ff0:	310f      	adds	r1, #15
 8004ff2:	f025 0503 	bic.w	r5, r5, #3
 8004ff6:	4429      	add	r1, r5
 8004ff8:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
 8004ffc:	f021 010f 	bic.w	r1, r1, #15
 8005000:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
 8005004:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
 8005008:	db07      	blt.n	800501a <_malloc_trim_r+0x3e>
 800500a:	2100      	movs	r1, #0
 800500c:	4630      	mov	r0, r6
 800500e:	f7ff ff53 	bl	8004eb8 <_sbrk_r>
 8005012:	68bb      	ldr	r3, [r7, #8]
 8005014:	442b      	add	r3, r5
 8005016:	4298      	cmp	r0, r3
 8005018:	d004      	beq.n	8005024 <_malloc_trim_r+0x48>
 800501a:	4630      	mov	r0, r6
 800501c:	f7ff ff20 	bl	8004e60 <__malloc_unlock>
 8005020:	2000      	movs	r0, #0
 8005022:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005024:	4261      	negs	r1, r4
 8005026:	4630      	mov	r0, r6
 8005028:	f7ff ff46 	bl	8004eb8 <_sbrk_r>
 800502c:	3001      	adds	r0, #1
 800502e:	d00d      	beq.n	800504c <_malloc_trim_r+0x70>
 8005030:	4b10      	ldr	r3, [pc, #64]	; (8005074 <_malloc_trim_r+0x98>)
 8005032:	68ba      	ldr	r2, [r7, #8]
 8005034:	6819      	ldr	r1, [r3, #0]
 8005036:	1b2d      	subs	r5, r5, r4
 8005038:	f045 0501 	orr.w	r5, r5, #1
 800503c:	4630      	mov	r0, r6
 800503e:	1b09      	subs	r1, r1, r4
 8005040:	6055      	str	r5, [r2, #4]
 8005042:	6019      	str	r1, [r3, #0]
 8005044:	f7ff ff0c 	bl	8004e60 <__malloc_unlock>
 8005048:	2001      	movs	r0, #1
 800504a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800504c:	2100      	movs	r1, #0
 800504e:	4630      	mov	r0, r6
 8005050:	f7ff ff32 	bl	8004eb8 <_sbrk_r>
 8005054:	68ba      	ldr	r2, [r7, #8]
 8005056:	1a83      	subs	r3, r0, r2
 8005058:	2b0f      	cmp	r3, #15
 800505a:	ddde      	ble.n	800501a <_malloc_trim_r+0x3e>
 800505c:	4c06      	ldr	r4, [pc, #24]	; (8005078 <_malloc_trim_r+0x9c>)
 800505e:	4905      	ldr	r1, [pc, #20]	; (8005074 <_malloc_trim_r+0x98>)
 8005060:	6824      	ldr	r4, [r4, #0]
 8005062:	f043 0301 	orr.w	r3, r3, #1
 8005066:	1b00      	subs	r0, r0, r4
 8005068:	6053      	str	r3, [r2, #4]
 800506a:	6008      	str	r0, [r1, #0]
 800506c:	e7d5      	b.n	800501a <_malloc_trim_r+0x3e>
 800506e:	bf00      	nop
 8005070:	20000468 	.word	0x20000468
 8005074:	200008c0 	.word	0x200008c0
 8005078:	20000870 	.word	0x20000870

0800507c <_free_r>:
 800507c:	2900      	cmp	r1, #0
 800507e:	d053      	beq.n	8005128 <_free_r+0xac>
 8005080:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005082:	460c      	mov	r4, r1
 8005084:	4606      	mov	r6, r0
 8005086:	f7ff fee5 	bl	8004e54 <__malloc_lock>
 800508a:	f854 cc04 	ldr.w	ip, [r4, #-4]
 800508e:	4f71      	ldr	r7, [pc, #452]	; (8005254 <_free_r+0x1d8>)
 8005090:	f02c 0101 	bic.w	r1, ip, #1
 8005094:	f1a4 0508 	sub.w	r5, r4, #8
 8005098:	186b      	adds	r3, r5, r1
 800509a:	68b8      	ldr	r0, [r7, #8]
 800509c:	685a      	ldr	r2, [r3, #4]
 800509e:	4298      	cmp	r0, r3
 80050a0:	f022 0203 	bic.w	r2, r2, #3
 80050a4:	d053      	beq.n	800514e <_free_r+0xd2>
 80050a6:	f01c 0f01 	tst.w	ip, #1
 80050aa:	605a      	str	r2, [r3, #4]
 80050ac:	eb03 0002 	add.w	r0, r3, r2
 80050b0:	d13b      	bne.n	800512a <_free_r+0xae>
 80050b2:	f854 cc08 	ldr.w	ip, [r4, #-8]
 80050b6:	6840      	ldr	r0, [r0, #4]
 80050b8:	eba5 050c 	sub.w	r5, r5, ip
 80050bc:	f107 0e08 	add.w	lr, r7, #8
 80050c0:	68ac      	ldr	r4, [r5, #8]
 80050c2:	4574      	cmp	r4, lr
 80050c4:	4461      	add	r1, ip
 80050c6:	f000 0001 	and.w	r0, r0, #1
 80050ca:	d075      	beq.n	80051b8 <_free_r+0x13c>
 80050cc:	f8d5 c00c 	ldr.w	ip, [r5, #12]
 80050d0:	f8c4 c00c 	str.w	ip, [r4, #12]
 80050d4:	f8cc 4008 	str.w	r4, [ip, #8]
 80050d8:	b360      	cbz	r0, 8005134 <_free_r+0xb8>
 80050da:	f041 0301 	orr.w	r3, r1, #1
 80050de:	606b      	str	r3, [r5, #4]
 80050e0:	5069      	str	r1, [r5, r1]
 80050e2:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 80050e6:	d350      	bcc.n	800518a <_free_r+0x10e>
 80050e8:	0a4b      	lsrs	r3, r1, #9
 80050ea:	2b04      	cmp	r3, #4
 80050ec:	d870      	bhi.n	80051d0 <_free_r+0x154>
 80050ee:	098b      	lsrs	r3, r1, #6
 80050f0:	f103 0439 	add.w	r4, r3, #57	; 0x39
 80050f4:	00e4      	lsls	r4, r4, #3
 80050f6:	f103 0238 	add.w	r2, r3, #56	; 0x38
 80050fa:	1938      	adds	r0, r7, r4
 80050fc:	593b      	ldr	r3, [r7, r4]
 80050fe:	3808      	subs	r0, #8
 8005100:	4298      	cmp	r0, r3
 8005102:	d078      	beq.n	80051f6 <_free_r+0x17a>
 8005104:	685a      	ldr	r2, [r3, #4]
 8005106:	f022 0203 	bic.w	r2, r2, #3
 800510a:	428a      	cmp	r2, r1
 800510c:	d971      	bls.n	80051f2 <_free_r+0x176>
 800510e:	689b      	ldr	r3, [r3, #8]
 8005110:	4298      	cmp	r0, r3
 8005112:	d1f7      	bne.n	8005104 <_free_r+0x88>
 8005114:	68c3      	ldr	r3, [r0, #12]
 8005116:	e9c5 0302 	strd	r0, r3, [r5, #8]
 800511a:	609d      	str	r5, [r3, #8]
 800511c:	60c5      	str	r5, [r0, #12]
 800511e:	4630      	mov	r0, r6
 8005120:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8005124:	f7ff be9c 	b.w	8004e60 <__malloc_unlock>
 8005128:	4770      	bx	lr
 800512a:	6840      	ldr	r0, [r0, #4]
 800512c:	f000 0001 	and.w	r0, r0, #1
 8005130:	2800      	cmp	r0, #0
 8005132:	d1d2      	bne.n	80050da <_free_r+0x5e>
 8005134:	6898      	ldr	r0, [r3, #8]
 8005136:	4c48      	ldr	r4, [pc, #288]	; (8005258 <_free_r+0x1dc>)
 8005138:	4411      	add	r1, r2
 800513a:	42a0      	cmp	r0, r4
 800513c:	f041 0201 	orr.w	r2, r1, #1
 8005140:	d062      	beq.n	8005208 <_free_r+0x18c>
 8005142:	68db      	ldr	r3, [r3, #12]
 8005144:	60c3      	str	r3, [r0, #12]
 8005146:	6098      	str	r0, [r3, #8]
 8005148:	606a      	str	r2, [r5, #4]
 800514a:	5069      	str	r1, [r5, r1]
 800514c:	e7c9      	b.n	80050e2 <_free_r+0x66>
 800514e:	f01c 0f01 	tst.w	ip, #1
 8005152:	440a      	add	r2, r1
 8005154:	d107      	bne.n	8005166 <_free_r+0xea>
 8005156:	f854 3c08 	ldr.w	r3, [r4, #-8]
 800515a:	1aed      	subs	r5, r5, r3
 800515c:	441a      	add	r2, r3
 800515e:	e9d5 1302 	ldrd	r1, r3, [r5, #8]
 8005162:	60cb      	str	r3, [r1, #12]
 8005164:	6099      	str	r1, [r3, #8]
 8005166:	4b3d      	ldr	r3, [pc, #244]	; (800525c <_free_r+0x1e0>)
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	f042 0101 	orr.w	r1, r2, #1
 800516e:	4293      	cmp	r3, r2
 8005170:	6069      	str	r1, [r5, #4]
 8005172:	60bd      	str	r5, [r7, #8]
 8005174:	d804      	bhi.n	8005180 <_free_r+0x104>
 8005176:	4b3a      	ldr	r3, [pc, #232]	; (8005260 <_free_r+0x1e4>)
 8005178:	4630      	mov	r0, r6
 800517a:	6819      	ldr	r1, [r3, #0]
 800517c:	f7ff ff2e 	bl	8004fdc <_malloc_trim_r>
 8005180:	4630      	mov	r0, r6
 8005182:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8005186:	f7ff be6b 	b.w	8004e60 <__malloc_unlock>
 800518a:	08c9      	lsrs	r1, r1, #3
 800518c:	6878      	ldr	r0, [r7, #4]
 800518e:	1c4a      	adds	r2, r1, #1
 8005190:	2301      	movs	r3, #1
 8005192:	1089      	asrs	r1, r1, #2
 8005194:	408b      	lsls	r3, r1
 8005196:	4303      	orrs	r3, r0
 8005198:	eb07 01c2 	add.w	r1, r7, r2, lsl #3
 800519c:	f857 0032 	ldr.w	r0, [r7, r2, lsl #3]
 80051a0:	607b      	str	r3, [r7, #4]
 80051a2:	3908      	subs	r1, #8
 80051a4:	e9c5 0102 	strd	r0, r1, [r5, #8]
 80051a8:	f847 5032 	str.w	r5, [r7, r2, lsl #3]
 80051ac:	60c5      	str	r5, [r0, #12]
 80051ae:	4630      	mov	r0, r6
 80051b0:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80051b4:	f7ff be54 	b.w	8004e60 <__malloc_unlock>
 80051b8:	2800      	cmp	r0, #0
 80051ba:	d145      	bne.n	8005248 <_free_r+0x1cc>
 80051bc:	440a      	add	r2, r1
 80051be:	e9d3 1302 	ldrd	r1, r3, [r3, #8]
 80051c2:	f042 0001 	orr.w	r0, r2, #1
 80051c6:	60cb      	str	r3, [r1, #12]
 80051c8:	6099      	str	r1, [r3, #8]
 80051ca:	6068      	str	r0, [r5, #4]
 80051cc:	50aa      	str	r2, [r5, r2]
 80051ce:	e7d7      	b.n	8005180 <_free_r+0x104>
 80051d0:	2b14      	cmp	r3, #20
 80051d2:	d908      	bls.n	80051e6 <_free_r+0x16a>
 80051d4:	2b54      	cmp	r3, #84	; 0x54
 80051d6:	d81e      	bhi.n	8005216 <_free_r+0x19a>
 80051d8:	0b0b      	lsrs	r3, r1, #12
 80051da:	f103 046f 	add.w	r4, r3, #111	; 0x6f
 80051de:	00e4      	lsls	r4, r4, #3
 80051e0:	f103 026e 	add.w	r2, r3, #110	; 0x6e
 80051e4:	e789      	b.n	80050fa <_free_r+0x7e>
 80051e6:	f103 045c 	add.w	r4, r3, #92	; 0x5c
 80051ea:	00e4      	lsls	r4, r4, #3
 80051ec:	f103 025b 	add.w	r2, r3, #91	; 0x5b
 80051f0:	e783      	b.n	80050fa <_free_r+0x7e>
 80051f2:	4618      	mov	r0, r3
 80051f4:	e78e      	b.n	8005114 <_free_r+0x98>
 80051f6:	1093      	asrs	r3, r2, #2
 80051f8:	6879      	ldr	r1, [r7, #4]
 80051fa:	2201      	movs	r2, #1
 80051fc:	fa02 f303 	lsl.w	r3, r2, r3
 8005200:	430b      	orrs	r3, r1
 8005202:	607b      	str	r3, [r7, #4]
 8005204:	4603      	mov	r3, r0
 8005206:	e786      	b.n	8005116 <_free_r+0x9a>
 8005208:	e9c7 5504 	strd	r5, r5, [r7, #16]
 800520c:	e9c5 0002 	strd	r0, r0, [r5, #8]
 8005210:	606a      	str	r2, [r5, #4]
 8005212:	5069      	str	r1, [r5, r1]
 8005214:	e7b4      	b.n	8005180 <_free_r+0x104>
 8005216:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 800521a:	d806      	bhi.n	800522a <_free_r+0x1ae>
 800521c:	0bcb      	lsrs	r3, r1, #15
 800521e:	f103 0478 	add.w	r4, r3, #120	; 0x78
 8005222:	00e4      	lsls	r4, r4, #3
 8005224:	f103 0277 	add.w	r2, r3, #119	; 0x77
 8005228:	e767      	b.n	80050fa <_free_r+0x7e>
 800522a:	f240 5254 	movw	r2, #1364	; 0x554
 800522e:	4293      	cmp	r3, r2
 8005230:	d806      	bhi.n	8005240 <_free_r+0x1c4>
 8005232:	0c8b      	lsrs	r3, r1, #18
 8005234:	f103 047d 	add.w	r4, r3, #125	; 0x7d
 8005238:	00e4      	lsls	r4, r4, #3
 800523a:	f103 027c 	add.w	r2, r3, #124	; 0x7c
 800523e:	e75c      	b.n	80050fa <_free_r+0x7e>
 8005240:	f44f 747e 	mov.w	r4, #1016	; 0x3f8
 8005244:	227e      	movs	r2, #126	; 0x7e
 8005246:	e758      	b.n	80050fa <_free_r+0x7e>
 8005248:	f041 0201 	orr.w	r2, r1, #1
 800524c:	606a      	str	r2, [r5, #4]
 800524e:	6019      	str	r1, [r3, #0]
 8005250:	e796      	b.n	8005180 <_free_r+0x104>
 8005252:	bf00      	nop
 8005254:	20000468 	.word	0x20000468
 8005258:	20000470 	.word	0x20000470
 800525c:	20000874 	.word	0x20000874
 8005260:	200008f0 	.word	0x200008f0

08005264 <__retarget_lock_init>:
 8005264:	4770      	bx	lr
 8005266:	bf00      	nop

08005268 <__retarget_lock_init_recursive>:
 8005268:	4770      	bx	lr
 800526a:	bf00      	nop

0800526c <__retarget_lock_close>:
 800526c:	4770      	bx	lr
 800526e:	bf00      	nop

08005270 <__retarget_lock_close_recursive>:
 8005270:	4770      	bx	lr
 8005272:	bf00      	nop

08005274 <__retarget_lock_acquire>:
 8005274:	4770      	bx	lr
 8005276:	bf00      	nop

08005278 <__retarget_lock_acquire_recursive>:
 8005278:	4770      	bx	lr
 800527a:	bf00      	nop

0800527c <__retarget_lock_try_acquire>:
 800527c:	2001      	movs	r0, #1
 800527e:	4770      	bx	lr

08005280 <__retarget_lock_try_acquire_recursive>:
 8005280:	2001      	movs	r0, #1
 8005282:	4770      	bx	lr

08005284 <__retarget_lock_release>:
 8005284:	4770      	bx	lr
 8005286:	bf00      	nop

08005288 <__retarget_lock_release_recursive>:
 8005288:	4770      	bx	lr
 800528a:	bf00      	nop

0800528c <cleanup_glue>:
 800528c:	b538      	push	{r3, r4, r5, lr}
 800528e:	460c      	mov	r4, r1
 8005290:	6809      	ldr	r1, [r1, #0]
 8005292:	4605      	mov	r5, r0
 8005294:	b929      	cbnz	r1, 80052a2 <cleanup_glue+0x16>
 8005296:	4621      	mov	r1, r4
 8005298:	4628      	mov	r0, r5
 800529a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800529e:	f7ff beed 	b.w	800507c <_free_r>
 80052a2:	f7ff fff3 	bl	800528c <cleanup_glue>
 80052a6:	4621      	mov	r1, r4
 80052a8:	4628      	mov	r0, r5
 80052aa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80052ae:	f7ff bee5 	b.w	800507c <_free_r>
 80052b2:	bf00      	nop

080052b4 <_reclaim_reent>:
 80052b4:	4b20      	ldr	r3, [pc, #128]	; (8005338 <_reclaim_reent+0x84>)
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	4283      	cmp	r3, r0
 80052ba:	d03b      	beq.n	8005334 <_reclaim_reent+0x80>
 80052bc:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 80052be:	b570      	push	{r4, r5, r6, lr}
 80052c0:	4605      	mov	r5, r0
 80052c2:	b18b      	cbz	r3, 80052e8 <_reclaim_reent+0x34>
 80052c4:	2600      	movs	r6, #0
 80052c6:	5999      	ldr	r1, [r3, r6]
 80052c8:	b139      	cbz	r1, 80052da <_reclaim_reent+0x26>
 80052ca:	680c      	ldr	r4, [r1, #0]
 80052cc:	4628      	mov	r0, r5
 80052ce:	f7ff fed5 	bl	800507c <_free_r>
 80052d2:	4621      	mov	r1, r4
 80052d4:	2c00      	cmp	r4, #0
 80052d6:	d1f8      	bne.n	80052ca <_reclaim_reent+0x16>
 80052d8:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 80052da:	3604      	adds	r6, #4
 80052dc:	2e80      	cmp	r6, #128	; 0x80
 80052de:	d1f2      	bne.n	80052c6 <_reclaim_reent+0x12>
 80052e0:	4619      	mov	r1, r3
 80052e2:	4628      	mov	r0, r5
 80052e4:	f7ff feca 	bl	800507c <_free_r>
 80052e8:	6c29      	ldr	r1, [r5, #64]	; 0x40
 80052ea:	b111      	cbz	r1, 80052f2 <_reclaim_reent+0x3e>
 80052ec:	4628      	mov	r0, r5
 80052ee:	f7ff fec5 	bl	800507c <_free_r>
 80052f2:	f8d5 1148 	ldr.w	r1, [r5, #328]	; 0x148
 80052f6:	b151      	cbz	r1, 800530e <_reclaim_reent+0x5a>
 80052f8:	f505 76a6 	add.w	r6, r5, #332	; 0x14c
 80052fc:	42b1      	cmp	r1, r6
 80052fe:	d006      	beq.n	800530e <_reclaim_reent+0x5a>
 8005300:	680c      	ldr	r4, [r1, #0]
 8005302:	4628      	mov	r0, r5
 8005304:	f7ff feba 	bl	800507c <_free_r>
 8005308:	42a6      	cmp	r6, r4
 800530a:	4621      	mov	r1, r4
 800530c:	d1f8      	bne.n	8005300 <_reclaim_reent+0x4c>
 800530e:	6d69      	ldr	r1, [r5, #84]	; 0x54
 8005310:	b111      	cbz	r1, 8005318 <_reclaim_reent+0x64>
 8005312:	4628      	mov	r0, r5
 8005314:	f7ff feb2 	bl	800507c <_free_r>
 8005318:	6bab      	ldr	r3, [r5, #56]	; 0x38
 800531a:	b153      	cbz	r3, 8005332 <_reclaim_reent+0x7e>
 800531c:	6beb      	ldr	r3, [r5, #60]	; 0x3c
 800531e:	4628      	mov	r0, r5
 8005320:	4798      	blx	r3
 8005322:	f8d5 12e0 	ldr.w	r1, [r5, #736]	; 0x2e0
 8005326:	b121      	cbz	r1, 8005332 <_reclaim_reent+0x7e>
 8005328:	4628      	mov	r0, r5
 800532a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800532e:	f7ff bfad 	b.w	800528c <cleanup_glue>
 8005332:	bd70      	pop	{r4, r5, r6, pc}
 8005334:	4770      	bx	lr
 8005336:	bf00      	nop
 8005338:	20000038 	.word	0x20000038
 800533c:	42424242 	.word	0x42424242
 8005340:	42424242 	.word	0x42424242
 8005344:	10000000 	.word	0x10000000
 8005348:	00000093 	.word	0x00000093
 800534c:	00000110 	.word	0x00000110

08005350 <DeviceDescriptor>:
 8005350:	01100112 40000002 0058058b 02010010     .......@..X.....
 8005360:	00000100                                ....

08005364 <ConfigurationDescriptor>:
 8005364:	003e0209 80000102 00040932 02020100     ..>.....2.......
 8005374:	24050001 04011000 05060224 01000624     ...$....$...$...
 8005384:	03810507 09ff0008 02000104 0000000a     ................
 8005394:	02030507 07050040 40028205 00000500     ....@......@....

080053a4 <LanguageString>:
 80053a4:	04090304 00000000                       ........

080053ac <ProductString>:
 80053ac:	00490320 00460000 00580000 00200000      .I...F...X... .
 80053bc:	00430000 00440000 00430000 00000000     ..C...D...C.....
 80053cc:	00000000                                ....

080053d0 <ManufacturerString>:
 80053d0:	00490358 006e0000 00660000 00690000     X.I...n...f...i.
 80053e0:	006e0000 00650000 006f0000 006e0000     ..n...e...o...n.
 80053f0:	00200000 00540000 00650000 00630000     .. ...T...e...c.
 8005400:	00680000 006e0000 006f0000 006c0000     ..h...n...o...l.
 8005410:	006f0000 00670000 00690000 00650000     ..o...g...i...e.
 8005420:	00730000 00000000 00000000              ..s.........

0800542c <b64str.6030>:
 800542c:	44434241 48474645 4c4b4a49 504f4e4d     ABCDEFGHIJKLMNOP
 800543c:	54535251 58575655 62615a59 66656463     QRSTUVWXYZabcdef
 800544c:	6a696867 6e6d6c6b 7271706f 76757473     ghijklmnopqrstuv
 800545c:	7a797877 33323130 37363534 5f2d3938     wxyz0123456789-_

0800546c <b64>:
 800546c:	ffffffff ffffffff ffffffff ffffffff     ................
 800547c:	ffffffff ffffffff ffffffff ffffffff     ................
 800548c:	ffffffff ffffffff ffffffff ffff3eff     .............>..
 800549c:	37363534 3b3a3938 ffff3d3c ffffffff     456789:;<=......
 80054ac:	020100ff 06050403 0a090807 0e0d0c0b     ................
 80054bc:	1211100f 16151413 ff191817 3fffffff     ...............?
 80054cc:	1c1b1aff 201f1e1d 24232221 28272625     ....... !"#$%&'(
 80054dc:	2c2b2a29 302f2e2d ff333231 ffffffff     )*+,-./0123.....
 80054ec:	ffffffff ffffffff ffffffff ffffffff     ................
 80054fc:	ffffffff ffffffff ffffffff ffffffff     ................
 800550c:	ffffffff ffffffff ffffffff ffffffff     ................
 800551c:	ffffffff ffffffff ffffffff ffffffff     ................
 800552c:	ffffffff ffffffff ffffffff ffffffff     ................
 800553c:	ffffffff ffffffff ffffffff ffffffff     ................
 800554c:	ffffffff ffffffff ffffffff ffffffff     ................
 800555c:	ffffffff ffffffff ffffffff ffffffff     ................

0800556c <__stack_chk_guard>:
 800556c:	23d58132                                2..#

08005570 <LED_config>:
 8005570:	00000098 00010000 00000000              ............

0800557c <Driver_USBD0>:
 800557c:	0800162d 08001d19 08001931 0800163d     -.......1...=...
 800558c:	08001655 08001cd1 080016c5 08001955     U...........U...
 800559c:	080017ed 080016dd 0800166d 08001bd9     ........m.......
 80055ac:	08001c21 08001799 08001905 08001919     !...............
 80055bc:	000020a1 00020000                       . ......

080055c4 <_global_impure_ptr>:
 80055c4:	20000040                                @.. 
