--
--	Conversion of RowelFut.v to vh2:
--
--	Cypress Semiconductor - WARP Version 6.3 IR 41
--	Tue Apr 10 15:45:52 2018
--

USE cypress.cypress.all;
USE cypress.rtlpkg.all;
ENTITY top_RTL IS
ATTRIBUTE part_name of top_RTL:TYPE IS "cpsoc3";
END top_RTL;
--------------------------------------------------------
ARCHITECTURE R_T_L OF top_RTL IS
SIGNAL tmpOE__LED_net_0 : bit;
SIGNAL zero : bit;
SIGNAL tmpFB_0__LED_net_0 : bit;
SIGNAL tmpIO_0__LED_net_0 : bit;
TERMINAL tmpSIOVREF__LED_net_0 : bit;
SIGNAL one : bit;
SIGNAL tmpINTERRUPT_0__LED_net_0 : bit;
SIGNAL Net_66 : bit;
SIGNAL MICABLE_3 : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_1_3\ : bit;
SIGNAL MICABLE_2 : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_1_2\ : bit;
SIGNAL MICABLE_1 : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_1_1\ : bit;
SIGNAL MICABLE_0 : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_1_0\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:b_31\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:b_30\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:b_29\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:b_28\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:b_27\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:b_26\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:b_25\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:b_24\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:b_23\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:b_22\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:b_21\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:b_20\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:b_19\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:b_18\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:b_17\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:b_16\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:b_15\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:b_14\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:b_13\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:b_12\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:b_11\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:b_10\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:b_9\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:b_8\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:b_7\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:b_6\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:b_5\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:b_4\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:b_3\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:b_2\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:b_1\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:b_0\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:a_31\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:a_30\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:a_29\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:a_28\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:a_27\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:a_26\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:a_25\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:a_24\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:a_23\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:a_22\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:a_21\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:a_20\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:a_19\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:a_18\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:a_17\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:a_16\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:a_15\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:a_14\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:a_13\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:a_12\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:a_11\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:a_10\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:a_9\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:a_8\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:a_7\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:a_6\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:a_5\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:a_4\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:a_3\ : bit;
SIGNAL \BasicCounter_1:MODIN1_3\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:a_2\ : bit;
SIGNAL \BasicCounter_1:MODIN1_2\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:a_1\ : bit;
SIGNAL \BasicCounter_1:MODIN1_1\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:a_0\ : bit;
SIGNAL \BasicCounter_1:MODIN1_0\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:b_31\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:b_30\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:b_29\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:b_28\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:b_27\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:b_26\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:b_25\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:b_24\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:b_23\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:b_22\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:b_21\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:b_20\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:b_19\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:b_18\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:b_17\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:b_16\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:b_15\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:b_14\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:b_13\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:b_12\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:b_11\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:b_10\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:b_9\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:b_8\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:b_7\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:b_6\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:b_5\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:b_4\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:b_3\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:b_2\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:b_1\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:b_0\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_1_31\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:s_31\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_1_30\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:s_30\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_1_29\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:s_29\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_1_28\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:s_28\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_1_27\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:s_27\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_1_26\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:s_26\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_1_25\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:s_25\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_1_24\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:s_24\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_1_23\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:s_23\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_1_22\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:s_22\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_1_21\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:s_21\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_1_20\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:s_20\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_1_19\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:s_19\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_1_18\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:s_18\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_1_17\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:s_17\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_1_16\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:s_16\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_1_15\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:s_15\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_1_14\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:s_14\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_1_13\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:s_13\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_1_12\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:s_12\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_1_11\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:s_11\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_1_10\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:s_10\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_1_9\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:s_9\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_1_8\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:s_8\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_1_7\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:s_7\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_1_6\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:s_6\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_1_5\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:s_5\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_1_4\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:s_4\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:s_3\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:s_2\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:s_1\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:s_0\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL tmpOE__TECLADO_OUT_net_3 : bit;
SIGNAL tmpOE__TECLADO_OUT_net_2 : bit;
SIGNAL tmpOE__TECLADO_OUT_net_1 : bit;
SIGNAL tmpOE__TECLADO_OUT_net_0 : bit;
SIGNAL Net_19 : bit;
SIGNAL Net_648 : bit;
SIGNAL Net_647 : bit;
SIGNAL Net_646 : bit;
SIGNAL tmpFB_3__TECLADO_OUT_net_3 : bit;
SIGNAL tmpFB_3__TECLADO_OUT_net_2 : bit;
SIGNAL tmpFB_3__TECLADO_OUT_net_1 : bit;
SIGNAL tmpFB_3__TECLADO_OUT_net_0 : bit;
SIGNAL tmpIO_3__TECLADO_OUT_net_3 : bit;
SIGNAL tmpIO_3__TECLADO_OUT_net_2 : bit;
SIGNAL tmpIO_3__TECLADO_OUT_net_1 : bit;
SIGNAL tmpIO_3__TECLADO_OUT_net_0 : bit;
TERMINAL tmpSIOVREF__TECLADO_OUT_net_0 : bit;
SIGNAL tmpINTERRUPT_0__TECLADO_OUT_net_0 : bit;
SIGNAL \Filas_1:tmp__Filas_1_ins_1\ : bit;
SIGNAL \Filas_1:tmp__Filas_1_ins_0\ : bit;
SIGNAL \Filas_1:tmp__Filas_1_reg_3\ : bit;
SIGNAL \Filas_1:tmp__Filas_1_reg_2\ : bit;
SIGNAL \Filas_1:tmp__Filas_1_reg_1\ : bit;
SIGNAL \Filas_1:tmp__Filas_1_reg_0\ : bit;
SIGNAL \LEDs:tmp__LEDs_ins_4\ : bit;
SIGNAL Net_173 : bit;
ATTRIBUTE soft of Net_173:SIGNAL IS '1';
SIGNAL \LEDs:tmp__LEDs_ins_3\ : bit;
SIGNAL Net_176 : bit;
SIGNAL \LEDs:tmp__LEDs_ins_2\ : bit;
SIGNAL Net_505 : bit;
SIGNAL \LEDs:tmp__LEDs_ins_1\ : bit;
SIGNAL Net_153 : bit;
ATTRIBUTE soft of Net_153:SIGNAL IS '1';
SIGNAL \LEDs:tmp__LEDs_ins_0\ : bit;
SIGNAL Net_154 : bit;
ATTRIBUTE soft of Net_154:SIGNAL IS '1';
SIGNAL \LEDs:tmp__LEDs_reg_3\ : bit;
SIGNAL \LEDs:tmp__LEDs_reg_2\ : bit;
SIGNAL \LEDs:tmp__LEDs_reg_1\ : bit;
SIGNAL \LEDs:tmp__LEDs_reg_0\ : bit;
SIGNAL Net_158 : bit;
SIGNAL Net_157 : bit;
SIGNAL Net_156 : bit;
SIGNAL Net_155 : bit;
SIGNAL Net_540 : bit;
SIGNAL tmpOE__Led_1_net_3 : bit;
SIGNAL tmpOE__Led_1_net_2 : bit;
SIGNAL tmpOE__Led_1_net_1 : bit;
SIGNAL tmpOE__Led_1_net_0 : bit;
SIGNAL tmpFB_3__Led_1_net_3 : bit;
SIGNAL tmpFB_3__Led_1_net_2 : bit;
SIGNAL tmpFB_3__Led_1_net_1 : bit;
SIGNAL tmpFB_3__Led_1_net_0 : bit;
SIGNAL tmpIO_3__Led_1_net_3 : bit;
SIGNAL tmpIO_3__Led_1_net_2 : bit;
SIGNAL tmpIO_3__Led_1_net_1 : bit;
SIGNAL tmpIO_3__Led_1_net_0 : bit;
TERMINAL tmpSIOVREF__Led_1_net_0 : bit;
TERMINAL Net_531 : bit;
TERMINAL Net_530 : bit;
TERMINAL Net_529 : bit;
TERMINAL Net_528 : bit;
SIGNAL tmpINTERRUPT_0__Led_1_net_0 : bit;
SIGNAL \teclado:status_0\ : bit;
SIGNAL \teclado:status_1\ : bit;
SIGNAL \teclado:status_2\ : bit;
SIGNAL \teclado:status_3\ : bit;
SIGNAL \teclado:status_4\ : bit;
SIGNAL \teclado:status_5\ : bit;
SIGNAL \teclado:status_6\ : bit;
SIGNAL \teclado:status_7\ : bit;
SIGNAL Net_218 : bit;
SIGNAL Net_652 : bit;
SIGNAL Net_651 : bit;
SIGNAL Net_653 : bit;
SIGNAL Net_650 : bit;
SIGNAL \Filas:tmp__Filas_ins_3\ : bit;
SIGNAL \Filas:tmp__Filas_ins_2\ : bit;
SIGNAL \Filas:tmp__Filas_ins_1\ : bit;
SIGNAL \Filas:tmp__Filas_ins_0\ : bit;
SIGNAL \Filas:tmp__Filas_reg_1\ : bit;
SIGNAL \Filas:tmp__Filas_reg_0\ : bit;
SIGNAL \Columnas:tmp__Columnas_ins_3\ : bit;
SIGNAL \Columnas:tmp__Columnas_ins_2\ : bit;
SIGNAL \Columnas:tmp__Columnas_ins_1\ : bit;
SIGNAL \Columnas:tmp__Columnas_ins_0\ : bit;
SIGNAL \Columnas:tmp__Columnas_reg_1\ : bit;
SIGNAL \Columnas:tmp__Columnas_reg_0\ : bit;
SIGNAL tmpOE__TECLADO_IN_net_3 : bit;
SIGNAL tmpOE__TECLADO_IN_net_2 : bit;
SIGNAL tmpOE__TECLADO_IN_net_1 : bit;
SIGNAL tmpOE__TECLADO_IN_net_0 : bit;
SIGNAL tmpIO_3__TECLADO_IN_net_3 : bit;
SIGNAL tmpIO_3__TECLADO_IN_net_2 : bit;
SIGNAL tmpIO_3__TECLADO_IN_net_1 : bit;
SIGNAL tmpIO_3__TECLADO_IN_net_0 : bit;
TERMINAL tmpSIOVREF__TECLADO_IN_net_0 : bit;
SIGNAL tmpOE__detectorFaseM1_net_2 : bit;
SIGNAL tmpOE__detectorFaseM1_net_1 : bit;
SIGNAL tmpOE__detectorFaseM1_net_0 : bit;
SIGNAL tmpFB_2__detectorFaseM1_net_2 : bit;
SIGNAL tmpFB_2__detectorFaseM1_net_1 : bit;
SIGNAL tmpFB_2__detectorFaseM1_net_0 : bit;
SIGNAL tmpIO_2__detectorFaseM1_net_2 : bit;
SIGNAL tmpIO_2__detectorFaseM1_net_1 : bit;
SIGNAL tmpIO_2__detectorFaseM1_net_0 : bit;
TERMINAL tmpSIOVREF__detectorFaseM1_net_0 : bit;
SIGNAL Net_216 : bit;
SIGNAL tmpOE__sentidodegiroM1_net_1 : bit;
SIGNAL tmpOE__sentidodegiroM1_net_0 : bit;
SIGNAL tmpFB_1__sentidodegiroM1_net_1 : bit;
SIGNAL tmpFB_1__sentidodegiroM1_net_0 : bit;
SIGNAL tmpIO_1__sentidodegiroM1_net_1 : bit;
SIGNAL tmpIO_1__sentidodegiroM1_net_0 : bit;
TERMINAL tmpSIOVREF__sentidodegiroM1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__sentidodegiroM1_net_0 : bit;
SIGNAL tmpOE__Motor2_net_1 : bit;
SIGNAL tmpOE__Motor2_net_0 : bit;
SIGNAL tmpFB_1__Motor2_net_1 : bit;
SIGNAL tmpFB_1__Motor2_net_0 : bit;
SIGNAL tmpIO_1__Motor2_net_1 : bit;
SIGNAL tmpIO_1__Motor2_net_0 : bit;
TERMINAL tmpSIOVREF__Motor2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Motor2_net_0 : bit;
SIGNAL tmpOE__Motor1_net_1 : bit;
SIGNAL tmpOE__Motor1_net_0 : bit;
SIGNAL tmpFB_1__Motor1_net_1 : bit;
SIGNAL tmpFB_1__Motor1_net_0 : bit;
SIGNAL tmpIO_1__Motor1_net_1 : bit;
SIGNAL tmpIO_1__Motor1_net_0 : bit;
TERMINAL tmpSIOVREF__Motor1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Motor1_net_0 : bit;
TERMINAL Net_685 : bit;
TERMINAL Net_147 : bit;
TERMINAL Net_938 : bit;
SIGNAL tmpOE__M1_net_1 : bit;
SIGNAL tmpOE__M1_net_0 : bit;
SIGNAL Net_122 : bit;
SIGNAL tmpFB_1__M1_net_1 : bit;
SIGNAL tmpFB_1__M1_net_0 : bit;
SIGNAL tmpIO_1__M1_net_1 : bit;
SIGNAL tmpIO_1__M1_net_0 : bit;
TERMINAL tmpSIOVREF__M1_net_0 : bit;
TERMINAL tmpEXTERNAL_1__M1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__M1_net_0 : bit;
SIGNAL Net_215 : bit;
SIGNAL Net_274 : bit;
SIGNAL \PWM1:PWMUDB:km_run\ : bit;
SIGNAL \PWM1:PWMUDB:min_kill_reg\ : bit;
SIGNAL \PWM1:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \PWM1:PWMUDB:control_7\ : bit;
SIGNAL \PWM1:PWMUDB:control_6\ : bit;
SIGNAL \PWM1:PWMUDB:control_5\ : bit;
SIGNAL \PWM1:PWMUDB:control_4\ : bit;
SIGNAL \PWM1:PWMUDB:control_3\ : bit;
SIGNAL \PWM1:PWMUDB:control_2\ : bit;
SIGNAL \PWM1:PWMUDB:control_1\ : bit;
SIGNAL \PWM1:PWMUDB:control_0\ : bit;
SIGNAL \PWM1:PWMUDB:ctrl_enable\ : bit;
SIGNAL \PWM1:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \PWM1:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \PWM1:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \PWM1:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \PWM1:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \PWM1:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \PWM1:PWMUDB:prevCapture\ : bit;
SIGNAL \PWM1:PWMUDB:capt_rising\ : bit;
SIGNAL \PWM1:PWMUDB:capt_falling\ : bit;
SIGNAL \PWM1:PWMUDB:hwCapture\ : bit;
SIGNAL \PWM1:PWMUDB:hwEnable\ : bit;
SIGNAL \PWM1:PWMUDB:trig_last\ : bit;
SIGNAL \PWM1:PWMUDB:trig_rise\ : bit;
SIGNAL \PWM1:PWMUDB:trig_fall\ : bit;
SIGNAL \PWM1:PWMUDB:trig_out\ : bit;
SIGNAL \PWM1:PWMUDB:runmode_enable\ : bit;
SIGNAL \PWM1:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL \PWM1:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \PWM1:PWMUDB:final_enable\ : bit;
SIGNAL \PWM1:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \PWM1:PWMUDB:tc_i\ : bit;
SIGNAL \PWM1:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \PWM1:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \PWM1:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \PWM1:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \PWM1:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \PWM1:PWMUDB:sc_kill\ : bit;
SIGNAL \PWM1:PWMUDB:min_kill\ : bit;
SIGNAL \PWM1:PWMUDB:final_kill\ : bit;
SIGNAL \PWM1:PWMUDB:km_tc\ : bit;
SIGNAL \PWM1:PWMUDB:db_tc\ : bit;
SIGNAL \PWM1:PWMUDB:dith_count_1\ : bit;
SIGNAL \PWM1:PWMUDB:add_vi_vv_MODGEN_2_1\ : bit;
SIGNAL \PWM1:PWMUDB:dith_count_0\ : bit;
SIGNAL \PWM1:PWMUDB:add_vi_vv_MODGEN_2_0\ : bit;
SIGNAL \PWM1:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \PWM1:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \PWM1:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \PWM1:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \PWM1:PWMUDB:dith_sel\ : bit;
SIGNAL \PWM1:PWMUDB:cs_addr_2\ : bit;
SIGNAL \PWM1:PWMUDB:cs_addr_1\ : bit;
SIGNAL \PWM1:PWMUDB:cs_addr_0\ : bit;
SIGNAL \PWM1:PWMUDB:final_capture\ : bit;
SIGNAL \PWM1:PWMUDB:nc2\ : bit;
SIGNAL \PWM1:PWMUDB:nc3\ : bit;
SIGNAL \PWM1:PWMUDB:nc1\ : bit;
SIGNAL \PWM1:PWMUDB:sP16:pwmdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \PWM1:PWMUDB:sP16:pwmdp:ff0_0\:SIGNAL IS 2;
SIGNAL \PWM1:PWMUDB:nc4\ : bit;
SIGNAL \PWM1:PWMUDB:nc5\ : bit;
SIGNAL \PWM1:PWMUDB:sP16:pwmdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \PWM1:PWMUDB:sP16:pwmdp:z1_0\:SIGNAL IS 2;
SIGNAL \PWM1:PWMUDB:sP16:pwmdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \PWM1:PWMUDB:sP16:pwmdp:ff1_0\:SIGNAL IS 2;
SIGNAL \PWM1:PWMUDB:sP16:pwmdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \PWM1:PWMUDB:sP16:pwmdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \PWM1:PWMUDB:sP16:pwmdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \PWM1:PWMUDB:sP16:pwmdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \PWM1:PWMUDB:sP16:pwmdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \PWM1:PWMUDB:sP16:pwmdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \PWM1:PWMUDB:sP16:pwmdp:so_0\ : bit;
ATTRIBUTE port_state_att of \PWM1:PWMUDB:sP16:pwmdp:so_0\:SIGNAL IS 2;
SIGNAL \PWM1:PWMUDB:sP16:pwmdp:f0_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \PWM1:PWMUDB:sP16:pwmdp:f0_bus_stat_0\:SIGNAL IS 2;
SIGNAL \PWM1:PWMUDB:sP16:pwmdp:f0_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \PWM1:PWMUDB:sP16:pwmdp:f0_blk_stat_0\:SIGNAL IS 2;
SIGNAL \PWM1:PWMUDB:nc6\ : bit;
SIGNAL \PWM1:PWMUDB:nc7\ : bit;
SIGNAL \PWM1:PWMUDB:sP16:pwmdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM1:PWMUDB:sP16:pwmdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM1:PWMUDB:sP16:pwmdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM1:PWMUDB:sP16:pwmdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM1:PWMUDB:sP16:pwmdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM1:PWMUDB:sP16:pwmdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM1:PWMUDB:sP16:pwmdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM1:PWMUDB:sP16:pwmdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM1:PWMUDB:sP16:pwmdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM1:PWMUDB:sP16:pwmdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM1:PWMUDB:sP16:pwmdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM1:PWMUDB:sP16:pwmdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM1:PWMUDB:sP16:pwmdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM1:PWMUDB:sP16:pwmdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM1:PWMUDB:sP16:pwmdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM1:PWMUDB:sP16:pwmdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM1:PWMUDB:sP16:pwmdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM1:PWMUDB:sP16:pwmdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM1:PWMUDB:sP16:pwmdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM1:PWMUDB:sP16:pwmdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM1:PWMUDB:sP16:pwmdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM1:PWMUDB:sP16:pwmdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM1:PWMUDB:sP16:pwmdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM1:PWMUDB:sP16:pwmdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \PWM1:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM1:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM1:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM1:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM1:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM1:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM1:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM1:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM1:PWMUDB:sP16:pwmdp:carry\ : bit;
SIGNAL \PWM1:PWMUDB:sP16:pwmdp:sh_right\ : bit;
SIGNAL \PWM1:PWMUDB:sP16:pwmdp:sh_left\ : bit;
SIGNAL \PWM1:PWMUDB:sP16:pwmdp:msb\ : bit;
SIGNAL \PWM1:PWMUDB:sP16:pwmdp:cmp_eq_1\ : bit;
SIGNAL \PWM1:PWMUDB:sP16:pwmdp:cmp_eq_0\ : bit;
SIGNAL \PWM1:PWMUDB:sP16:pwmdp:cmp_lt_1\ : bit;
SIGNAL \PWM1:PWMUDB:sP16:pwmdp:cmp_lt_0\ : bit;
SIGNAL \PWM1:PWMUDB:sP16:pwmdp:cmp_zero_1\ : bit;
SIGNAL \PWM1:PWMUDB:sP16:pwmdp:cmp_zero_0\ : bit;
SIGNAL \PWM1:PWMUDB:sP16:pwmdp:cmp_ff_1\ : bit;
SIGNAL \PWM1:PWMUDB:sP16:pwmdp:cmp_ff_0\ : bit;
SIGNAL \PWM1:PWMUDB:sP16:pwmdp:cap_1\ : bit;
SIGNAL \PWM1:PWMUDB:sP16:pwmdp:cap_0\ : bit;
SIGNAL \PWM1:PWMUDB:sP16:pwmdp:cfb\ : bit;
SIGNAL \PWM1:PWMUDB:cmp1_eq\ : bit;
SIGNAL \PWM1:PWMUDB:cmp1_less\ : bit;
SIGNAL \PWM1:PWMUDB:sP16:pwmdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \PWM1:PWMUDB:sP16:pwmdp:ff0_1\:SIGNAL IS 2;
SIGNAL \PWM1:PWMUDB:cmp2_eq\ : bit;
SIGNAL \PWM1:PWMUDB:cmp2_less\ : bit;
SIGNAL \PWM1:PWMUDB:sP16:pwmdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \PWM1:PWMUDB:sP16:pwmdp:z1_1\:SIGNAL IS 2;
SIGNAL \PWM1:PWMUDB:sP16:pwmdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \PWM1:PWMUDB:sP16:pwmdp:ff1_1\:SIGNAL IS 2;
SIGNAL \PWM1:PWMUDB:sP16:pwmdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \PWM1:PWMUDB:sP16:pwmdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \PWM1:PWMUDB:sP16:pwmdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \PWM1:PWMUDB:sP16:pwmdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \PWM1:PWMUDB:sP16:pwmdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \PWM1:PWMUDB:sP16:pwmdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \PWM1:PWMUDB:sP16:pwmdp:so_1\ : bit;
ATTRIBUTE port_state_att of \PWM1:PWMUDB:sP16:pwmdp:so_1\:SIGNAL IS 2;
SIGNAL \PWM1:PWMUDB:sP16:pwmdp:f0_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \PWM1:PWMUDB:sP16:pwmdp:f0_bus_stat_1\:SIGNAL IS 2;
SIGNAL \PWM1:PWMUDB:sP16:pwmdp:f0_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \PWM1:PWMUDB:sP16:pwmdp:f0_blk_stat_1\:SIGNAL IS 2;
SIGNAL \PWM1:PWMUDB:fifo_nempty\ : bit;
SIGNAL \PWM1:PWMUDB:fifo_full\ : bit;
SIGNAL \PWM1:PWMUDB:sP16:pwmdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM1:PWMUDB:sP16:pwmdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM1:PWMUDB:sP16:pwmdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM1:PWMUDB:sP16:pwmdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM1:PWMUDB:sP16:pwmdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM1:PWMUDB:sP16:pwmdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM1:PWMUDB:sP16:pwmdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM1:PWMUDB:sP16:pwmdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM1:PWMUDB:sP16:pwmdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM1:PWMUDB:sP16:pwmdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM1:PWMUDB:sP16:pwmdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM1:PWMUDB:sP16:pwmdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM1:PWMUDB:sP16:pwmdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM1:PWMUDB:sP16:pwmdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM1:PWMUDB:sP16:pwmdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM1:PWMUDB:sP16:pwmdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM1:PWMUDB:sP16:pwmdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM1:PWMUDB:sP16:pwmdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM1:PWMUDB:sP16:pwmdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM1:PWMUDB:sP16:pwmdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM1:PWMUDB:sP16:pwmdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM1:PWMUDB:sP16:pwmdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM1:PWMUDB:sP16:pwmdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM1:PWMUDB:sP16:pwmdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \PWM1:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM1:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM1:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM1:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM1:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM1:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM1:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM1:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM1:PWMUDB:compare1\ : bit;
SIGNAL \PWM1:PWMUDB:compare2\ : bit;
SIGNAL \PWM1:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \PWM1:PWMUDB:pwm_i\ : bit;
SIGNAL \PWM1:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \PWM1:PWMUDB:pwm1_i\ : bit;
SIGNAL \PWM1:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \PWM1:PWMUDB:pwm2_i\ : bit;
SIGNAL \PWM1:PWMUDB:tc_i_reg\ : bit;
SIGNAL \PWM1:Net_101\ : bit;
SIGNAL \PWM1:Net_96\ : bit;
SIGNAL Net_1018 : bit;
SIGNAL Net_1019 : bit;
SIGNAL \PWM1:PWMUDB:pwm_temp\ : bit;
SIGNAL \PWM1:PWMUDB:cmp1\ : bit;
SIGNAL \PWM1:PWMUDB:cmp2\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_2:b_31\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_2:b_30\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_2:b_29\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_2:b_28\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_2:b_27\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_2:b_26\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_2:b_25\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_2:b_24\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_2:b_23\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_2:b_22\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_2:b_21\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_2:b_20\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_2:b_19\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_2:b_18\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_2:b_17\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_2:b_16\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_2:b_15\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_2:b_14\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_2:b_13\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_2:b_12\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_2:b_11\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_2:b_10\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_2:b_9\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_2:b_8\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_2:b_7\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_2:b_6\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_2:b_5\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_2:b_4\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_2:b_3\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_2:b_2\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_2:b_1\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_2:b_0\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_2:g2:a0:a_31\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_2:g2:a0:a_30\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_2:g2:a0:a_29\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_2:g2:a0:a_28\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_2:g2:a0:a_27\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_2:g2:a0:a_26\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_2:g2:a0:a_25\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_2:g2:a0:a_24\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_2:g2:a0:a_23\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_2:g2:a0:a_22\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_2:g2:a0:a_21\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_2:g2:a0:a_20\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_2:g2:a0:a_19\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_2:g2:a0:a_18\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_2:g2:a0:a_17\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_2:g2:a0:a_16\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_2:g2:a0:a_15\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_2:g2:a0:a_14\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_2:g2:a0:a_13\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_2:g2:a0:a_12\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_2:g2:a0:a_11\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_2:g2:a0:a_10\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_2:g2:a0:a_9\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_2:g2:a0:a_8\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_2:g2:a0:a_7\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_2:g2:a0:a_6\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_2:g2:a0:a_5\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_2:g2:a0:a_4\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_2:g2:a0:a_3\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_2:g2:a0:a_2\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_2:g2:a0:a_1\ : bit;
SIGNAL \PWM1:PWMUDB:MODIN2_1\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_2:g2:a0:a_0\ : bit;
SIGNAL \PWM1:PWMUDB:MODIN2_0\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_2:g2:a0:b_31\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_2:g2:a0:b_30\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_2:g2:a0:b_29\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_2:g2:a0:b_28\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_2:g2:a0:b_27\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_2:g2:a0:b_26\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_2:g2:a0:b_25\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_2:g2:a0:b_24\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_2:g2:a0:b_23\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_2:g2:a0:b_22\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_2:g2:a0:b_21\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_2:g2:a0:b_20\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_2:g2:a0:b_19\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_2:g2:a0:b_18\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_2:g2:a0:b_17\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_2:g2:a0:b_16\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_2:g2:a0:b_15\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_2:g2:a0:b_14\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_2:g2:a0:b_13\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_2:g2:a0:b_12\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_2:g2:a0:b_11\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_2:g2:a0:b_10\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_2:g2:a0:b_9\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_2:g2:a0:b_8\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_2:g2:a0:b_7\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_2:g2:a0:b_6\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_2:g2:a0:b_5\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_2:g2:a0:b_4\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_2:g2:a0:b_3\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_2:g2:a0:b_2\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_2:g2:a0:b_1\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_2:g2:a0:b_0\ : bit;
SIGNAL \PWM1:PWMUDB:add_vi_vv_MODGEN_2_31\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_2:g2:a0:s_31\ : bit;
SIGNAL \PWM1:PWMUDB:add_vi_vv_MODGEN_2_30\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_2:g2:a0:s_30\ : bit;
SIGNAL \PWM1:PWMUDB:add_vi_vv_MODGEN_2_29\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_2:g2:a0:s_29\ : bit;
SIGNAL \PWM1:PWMUDB:add_vi_vv_MODGEN_2_28\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_2:g2:a0:s_28\ : bit;
SIGNAL \PWM1:PWMUDB:add_vi_vv_MODGEN_2_27\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_2:g2:a0:s_27\ : bit;
SIGNAL \PWM1:PWMUDB:add_vi_vv_MODGEN_2_26\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_2:g2:a0:s_26\ : bit;
SIGNAL \PWM1:PWMUDB:add_vi_vv_MODGEN_2_25\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_2:g2:a0:s_25\ : bit;
SIGNAL \PWM1:PWMUDB:add_vi_vv_MODGEN_2_24\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_2:g2:a0:s_24\ : bit;
SIGNAL \PWM1:PWMUDB:add_vi_vv_MODGEN_2_23\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_2:g2:a0:s_23\ : bit;
SIGNAL \PWM1:PWMUDB:add_vi_vv_MODGEN_2_22\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_2:g2:a0:s_22\ : bit;
SIGNAL \PWM1:PWMUDB:add_vi_vv_MODGEN_2_21\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_2:g2:a0:s_21\ : bit;
SIGNAL \PWM1:PWMUDB:add_vi_vv_MODGEN_2_20\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_2:g2:a0:s_20\ : bit;
SIGNAL \PWM1:PWMUDB:add_vi_vv_MODGEN_2_19\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_2:g2:a0:s_19\ : bit;
SIGNAL \PWM1:PWMUDB:add_vi_vv_MODGEN_2_18\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_2:g2:a0:s_18\ : bit;
SIGNAL \PWM1:PWMUDB:add_vi_vv_MODGEN_2_17\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_2:g2:a0:s_17\ : bit;
SIGNAL \PWM1:PWMUDB:add_vi_vv_MODGEN_2_16\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_2:g2:a0:s_16\ : bit;
SIGNAL \PWM1:PWMUDB:add_vi_vv_MODGEN_2_15\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_2:g2:a0:s_15\ : bit;
SIGNAL \PWM1:PWMUDB:add_vi_vv_MODGEN_2_14\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_2:g2:a0:s_14\ : bit;
SIGNAL \PWM1:PWMUDB:add_vi_vv_MODGEN_2_13\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_2:g2:a0:s_13\ : bit;
SIGNAL \PWM1:PWMUDB:add_vi_vv_MODGEN_2_12\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_2:g2:a0:s_12\ : bit;
SIGNAL \PWM1:PWMUDB:add_vi_vv_MODGEN_2_11\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_2:g2:a0:s_11\ : bit;
SIGNAL \PWM1:PWMUDB:add_vi_vv_MODGEN_2_10\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_2:g2:a0:s_10\ : bit;
SIGNAL \PWM1:PWMUDB:add_vi_vv_MODGEN_2_9\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_2:g2:a0:s_9\ : bit;
SIGNAL \PWM1:PWMUDB:add_vi_vv_MODGEN_2_8\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_2:g2:a0:s_8\ : bit;
SIGNAL \PWM1:PWMUDB:add_vi_vv_MODGEN_2_7\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_2:g2:a0:s_7\ : bit;
SIGNAL \PWM1:PWMUDB:add_vi_vv_MODGEN_2_6\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_2:g2:a0:s_6\ : bit;
SIGNAL \PWM1:PWMUDB:add_vi_vv_MODGEN_2_5\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_2:g2:a0:s_5\ : bit;
SIGNAL \PWM1:PWMUDB:add_vi_vv_MODGEN_2_4\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_2:g2:a0:s_4\ : bit;
SIGNAL \PWM1:PWMUDB:add_vi_vv_MODGEN_2_3\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_2:g2:a0:s_3\ : bit;
SIGNAL \PWM1:PWMUDB:add_vi_vv_MODGEN_2_2\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_2:g2:a0:s_2\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_2:g2:a0:s_1\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_2:g2:a0:s_0\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_1020 : bit;
SIGNAL \PWM1:Net_55\ : bit;
SIGNAL Net_1017 : bit;
SIGNAL \PWM1:Net_113\ : bit;
SIGNAL \PWM1:Net_107\ : bit;
SIGNAL \PWM1:Net_114\ : bit;
SIGNAL Net_419 : bit;
SIGNAL Net_420 : bit;
SIGNAL \PWM2:PWMUDB:km_run\ : bit;
SIGNAL \PWM2:PWMUDB:min_kill_reg\ : bit;
SIGNAL \PWM2:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \PWM2:PWMUDB:control_7\ : bit;
SIGNAL \PWM2:PWMUDB:control_6\ : bit;
SIGNAL \PWM2:PWMUDB:control_5\ : bit;
SIGNAL \PWM2:PWMUDB:control_4\ : bit;
SIGNAL \PWM2:PWMUDB:control_3\ : bit;
SIGNAL \PWM2:PWMUDB:control_2\ : bit;
SIGNAL \PWM2:PWMUDB:control_1\ : bit;
SIGNAL \PWM2:PWMUDB:control_0\ : bit;
SIGNAL \PWM2:PWMUDB:ctrl_enable\ : bit;
SIGNAL \PWM2:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \PWM2:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \PWM2:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \PWM2:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \PWM2:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \PWM2:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \PWM2:PWMUDB:prevCapture\ : bit;
SIGNAL \PWM2:PWMUDB:capt_rising\ : bit;
SIGNAL \PWM2:PWMUDB:capt_falling\ : bit;
SIGNAL \PWM2:PWMUDB:hwCapture\ : bit;
SIGNAL \PWM2:PWMUDB:hwEnable\ : bit;
SIGNAL \PWM2:PWMUDB:trig_last\ : bit;
SIGNAL \PWM2:PWMUDB:trig_rise\ : bit;
SIGNAL \PWM2:PWMUDB:trig_fall\ : bit;
SIGNAL \PWM2:PWMUDB:trig_out\ : bit;
SIGNAL \PWM2:PWMUDB:runmode_enable\ : bit;
SIGNAL \PWM2:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL \PWM2:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \PWM2:PWMUDB:final_enable\ : bit;
SIGNAL \PWM2:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \PWM2:PWMUDB:tc_i\ : bit;
SIGNAL \PWM2:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \PWM2:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \PWM2:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \PWM2:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \PWM2:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \PWM2:PWMUDB:sc_kill\ : bit;
SIGNAL \PWM2:PWMUDB:min_kill\ : bit;
SIGNAL \PWM2:PWMUDB:final_kill\ : bit;
SIGNAL \PWM2:PWMUDB:km_tc\ : bit;
SIGNAL \PWM2:PWMUDB:db_tc\ : bit;
SIGNAL \PWM2:PWMUDB:dith_count_1\ : bit;
SIGNAL \PWM2:PWMUDB:add_vi_vv_MODGEN_3_1\ : bit;
SIGNAL \PWM2:PWMUDB:dith_count_0\ : bit;
SIGNAL \PWM2:PWMUDB:add_vi_vv_MODGEN_3_0\ : bit;
SIGNAL \PWM2:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \PWM2:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \PWM2:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \PWM2:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \PWM2:PWMUDB:dith_sel\ : bit;
SIGNAL \PWM2:PWMUDB:cs_addr_2\ : bit;
SIGNAL \PWM2:PWMUDB:cs_addr_1\ : bit;
SIGNAL \PWM2:PWMUDB:cs_addr_0\ : bit;
SIGNAL \PWM2:PWMUDB:final_capture\ : bit;
SIGNAL \PWM2:PWMUDB:nc2\ : bit;
SIGNAL \PWM2:PWMUDB:nc3\ : bit;
SIGNAL \PWM2:PWMUDB:nc1\ : bit;
SIGNAL \PWM2:PWMUDB:sP16:pwmdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \PWM2:PWMUDB:sP16:pwmdp:ff0_0\:SIGNAL IS 2;
SIGNAL \PWM2:PWMUDB:nc4\ : bit;
SIGNAL \PWM2:PWMUDB:nc5\ : bit;
SIGNAL \PWM2:PWMUDB:sP16:pwmdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \PWM2:PWMUDB:sP16:pwmdp:z1_0\:SIGNAL IS 2;
SIGNAL \PWM2:PWMUDB:sP16:pwmdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \PWM2:PWMUDB:sP16:pwmdp:ff1_0\:SIGNAL IS 2;
SIGNAL \PWM2:PWMUDB:sP16:pwmdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \PWM2:PWMUDB:sP16:pwmdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \PWM2:PWMUDB:sP16:pwmdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \PWM2:PWMUDB:sP16:pwmdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \PWM2:PWMUDB:sP16:pwmdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \PWM2:PWMUDB:sP16:pwmdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \PWM2:PWMUDB:sP16:pwmdp:so_0\ : bit;
ATTRIBUTE port_state_att of \PWM2:PWMUDB:sP16:pwmdp:so_0\:SIGNAL IS 2;
SIGNAL \PWM2:PWMUDB:sP16:pwmdp:f0_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \PWM2:PWMUDB:sP16:pwmdp:f0_bus_stat_0\:SIGNAL IS 2;
SIGNAL \PWM2:PWMUDB:sP16:pwmdp:f0_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \PWM2:PWMUDB:sP16:pwmdp:f0_blk_stat_0\:SIGNAL IS 2;
SIGNAL \PWM2:PWMUDB:nc6\ : bit;
SIGNAL \PWM2:PWMUDB:nc7\ : bit;
SIGNAL \PWM2:PWMUDB:sP16:pwmdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM2:PWMUDB:sP16:pwmdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM2:PWMUDB:sP16:pwmdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM2:PWMUDB:sP16:pwmdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM2:PWMUDB:sP16:pwmdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM2:PWMUDB:sP16:pwmdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM2:PWMUDB:sP16:pwmdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM2:PWMUDB:sP16:pwmdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM2:PWMUDB:sP16:pwmdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM2:PWMUDB:sP16:pwmdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM2:PWMUDB:sP16:pwmdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM2:PWMUDB:sP16:pwmdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM2:PWMUDB:sP16:pwmdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM2:PWMUDB:sP16:pwmdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM2:PWMUDB:sP16:pwmdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM2:PWMUDB:sP16:pwmdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM2:PWMUDB:sP16:pwmdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM2:PWMUDB:sP16:pwmdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM2:PWMUDB:sP16:pwmdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM2:PWMUDB:sP16:pwmdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM2:PWMUDB:sP16:pwmdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM2:PWMUDB:sP16:pwmdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM2:PWMUDB:sP16:pwmdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM2:PWMUDB:sP16:pwmdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \PWM2:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM2:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM2:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM2:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM2:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM2:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM2:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM2:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM2:PWMUDB:sP16:pwmdp:carry\ : bit;
SIGNAL \PWM2:PWMUDB:sP16:pwmdp:sh_right\ : bit;
SIGNAL \PWM2:PWMUDB:sP16:pwmdp:sh_left\ : bit;
SIGNAL \PWM2:PWMUDB:sP16:pwmdp:msb\ : bit;
SIGNAL \PWM2:PWMUDB:sP16:pwmdp:cmp_eq_1\ : bit;
SIGNAL \PWM2:PWMUDB:sP16:pwmdp:cmp_eq_0\ : bit;
SIGNAL \PWM2:PWMUDB:sP16:pwmdp:cmp_lt_1\ : bit;
SIGNAL \PWM2:PWMUDB:sP16:pwmdp:cmp_lt_0\ : bit;
SIGNAL \PWM2:PWMUDB:sP16:pwmdp:cmp_zero_1\ : bit;
SIGNAL \PWM2:PWMUDB:sP16:pwmdp:cmp_zero_0\ : bit;
SIGNAL \PWM2:PWMUDB:sP16:pwmdp:cmp_ff_1\ : bit;
SIGNAL \PWM2:PWMUDB:sP16:pwmdp:cmp_ff_0\ : bit;
SIGNAL \PWM2:PWMUDB:sP16:pwmdp:cap_1\ : bit;
SIGNAL \PWM2:PWMUDB:sP16:pwmdp:cap_0\ : bit;
SIGNAL \PWM2:PWMUDB:sP16:pwmdp:cfb\ : bit;
SIGNAL \PWM2:PWMUDB:cmp1_eq\ : bit;
SIGNAL \PWM2:PWMUDB:cmp1_less\ : bit;
SIGNAL \PWM2:PWMUDB:sP16:pwmdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \PWM2:PWMUDB:sP16:pwmdp:ff0_1\:SIGNAL IS 2;
SIGNAL \PWM2:PWMUDB:cmp2_eq\ : bit;
SIGNAL \PWM2:PWMUDB:cmp2_less\ : bit;
SIGNAL \PWM2:PWMUDB:sP16:pwmdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \PWM2:PWMUDB:sP16:pwmdp:z1_1\:SIGNAL IS 2;
SIGNAL \PWM2:PWMUDB:sP16:pwmdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \PWM2:PWMUDB:sP16:pwmdp:ff1_1\:SIGNAL IS 2;
SIGNAL \PWM2:PWMUDB:sP16:pwmdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \PWM2:PWMUDB:sP16:pwmdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \PWM2:PWMUDB:sP16:pwmdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \PWM2:PWMUDB:sP16:pwmdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \PWM2:PWMUDB:sP16:pwmdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \PWM2:PWMUDB:sP16:pwmdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \PWM2:PWMUDB:sP16:pwmdp:so_1\ : bit;
ATTRIBUTE port_state_att of \PWM2:PWMUDB:sP16:pwmdp:so_1\:SIGNAL IS 2;
SIGNAL \PWM2:PWMUDB:sP16:pwmdp:f0_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \PWM2:PWMUDB:sP16:pwmdp:f0_bus_stat_1\:SIGNAL IS 2;
SIGNAL \PWM2:PWMUDB:sP16:pwmdp:f0_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \PWM2:PWMUDB:sP16:pwmdp:f0_blk_stat_1\:SIGNAL IS 2;
SIGNAL \PWM2:PWMUDB:fifo_nempty\ : bit;
SIGNAL \PWM2:PWMUDB:fifo_full\ : bit;
SIGNAL \PWM2:PWMUDB:sP16:pwmdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM2:PWMUDB:sP16:pwmdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM2:PWMUDB:sP16:pwmdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM2:PWMUDB:sP16:pwmdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM2:PWMUDB:sP16:pwmdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM2:PWMUDB:sP16:pwmdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM2:PWMUDB:sP16:pwmdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM2:PWMUDB:sP16:pwmdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM2:PWMUDB:sP16:pwmdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM2:PWMUDB:sP16:pwmdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM2:PWMUDB:sP16:pwmdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM2:PWMUDB:sP16:pwmdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM2:PWMUDB:sP16:pwmdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM2:PWMUDB:sP16:pwmdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM2:PWMUDB:sP16:pwmdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM2:PWMUDB:sP16:pwmdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM2:PWMUDB:sP16:pwmdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM2:PWMUDB:sP16:pwmdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM2:PWMUDB:sP16:pwmdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM2:PWMUDB:sP16:pwmdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM2:PWMUDB:sP16:pwmdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM2:PWMUDB:sP16:pwmdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM2:PWMUDB:sP16:pwmdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM2:PWMUDB:sP16:pwmdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \PWM2:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM2:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM2:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM2:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM2:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM2:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM2:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM2:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM2:PWMUDB:compare1\ : bit;
SIGNAL \PWM2:PWMUDB:compare2\ : bit;
SIGNAL \PWM2:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \PWM2:PWMUDB:pwm_i\ : bit;
SIGNAL \PWM2:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \PWM2:PWMUDB:pwm1_i\ : bit;
SIGNAL \PWM2:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \PWM2:PWMUDB:pwm2_i\ : bit;
SIGNAL \PWM2:PWMUDB:tc_i_reg\ : bit;
SIGNAL \PWM2:Net_101\ : bit;
SIGNAL \PWM2:Net_96\ : bit;
SIGNAL Net_497 : bit;
SIGNAL Net_498 : bit;
SIGNAL \PWM2:PWMUDB:pwm_temp\ : bit;
SIGNAL \PWM2:PWMUDB:cmp1\ : bit;
SIGNAL \PWM2:PWMUDB:cmp2\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_3:b_31\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_3:b_30\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_3:b_29\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_3:b_28\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_3:b_27\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_3:b_26\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_3:b_25\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_3:b_24\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_3:b_23\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_3:b_22\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_3:b_21\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_3:b_20\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_3:b_19\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_3:b_18\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_3:b_17\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_3:b_16\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_3:b_15\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_3:b_14\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_3:b_13\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_3:b_12\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_3:b_11\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_3:b_10\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_3:b_9\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_3:b_8\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_3:b_7\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_3:b_6\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_3:b_5\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_3:b_4\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_3:b_3\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_3:b_2\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_3:b_1\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_3:b_0\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_3:g2:a0:a_31\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_3:g2:a0:a_30\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_3:g2:a0:a_29\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_3:g2:a0:a_28\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_3:g2:a0:a_27\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_3:g2:a0:a_26\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_3:g2:a0:a_25\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_3:g2:a0:a_24\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_3:g2:a0:a_23\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_3:g2:a0:a_22\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_3:g2:a0:a_21\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_3:g2:a0:a_20\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_3:g2:a0:a_19\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_3:g2:a0:a_18\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_3:g2:a0:a_17\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_3:g2:a0:a_16\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_3:g2:a0:a_15\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_3:g2:a0:a_14\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_3:g2:a0:a_13\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_3:g2:a0:a_12\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_3:g2:a0:a_11\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_3:g2:a0:a_10\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_3:g2:a0:a_9\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_3:g2:a0:a_8\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_3:g2:a0:a_7\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_3:g2:a0:a_6\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_3:g2:a0:a_5\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_3:g2:a0:a_4\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_3:g2:a0:a_3\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_3:g2:a0:a_2\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_3:g2:a0:a_1\ : bit;
SIGNAL \PWM2:PWMUDB:MODIN3_1\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_3:g2:a0:a_0\ : bit;
SIGNAL \PWM2:PWMUDB:MODIN3_0\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_3:g2:a0:b_31\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_3:g2:a0:b_30\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_3:g2:a0:b_29\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_3:g2:a0:b_28\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_3:g2:a0:b_27\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_3:g2:a0:b_26\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_3:g2:a0:b_25\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_3:g2:a0:b_24\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_3:g2:a0:b_23\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_3:g2:a0:b_22\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_3:g2:a0:b_21\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_3:g2:a0:b_20\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_3:g2:a0:b_19\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_3:g2:a0:b_18\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_3:g2:a0:b_17\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_3:g2:a0:b_16\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_3:g2:a0:b_15\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_3:g2:a0:b_14\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_3:g2:a0:b_13\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_3:g2:a0:b_12\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_3:g2:a0:b_11\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_3:g2:a0:b_10\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_3:g2:a0:b_9\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_3:g2:a0:b_8\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_3:g2:a0:b_7\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_3:g2:a0:b_6\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_3:g2:a0:b_5\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_3:g2:a0:b_4\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_3:g2:a0:b_3\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_3:g2:a0:b_2\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_3:g2:a0:b_1\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_3:g2:a0:b_0\ : bit;
SIGNAL \PWM2:PWMUDB:add_vi_vv_MODGEN_3_31\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_3:g2:a0:s_31\ : bit;
SIGNAL \PWM2:PWMUDB:add_vi_vv_MODGEN_3_30\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_3:g2:a0:s_30\ : bit;
SIGNAL \PWM2:PWMUDB:add_vi_vv_MODGEN_3_29\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_3:g2:a0:s_29\ : bit;
SIGNAL \PWM2:PWMUDB:add_vi_vv_MODGEN_3_28\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_3:g2:a0:s_28\ : bit;
SIGNAL \PWM2:PWMUDB:add_vi_vv_MODGEN_3_27\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_3:g2:a0:s_27\ : bit;
SIGNAL \PWM2:PWMUDB:add_vi_vv_MODGEN_3_26\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_3:g2:a0:s_26\ : bit;
SIGNAL \PWM2:PWMUDB:add_vi_vv_MODGEN_3_25\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_3:g2:a0:s_25\ : bit;
SIGNAL \PWM2:PWMUDB:add_vi_vv_MODGEN_3_24\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_3:g2:a0:s_24\ : bit;
SIGNAL \PWM2:PWMUDB:add_vi_vv_MODGEN_3_23\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_3:g2:a0:s_23\ : bit;
SIGNAL \PWM2:PWMUDB:add_vi_vv_MODGEN_3_22\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_3:g2:a0:s_22\ : bit;
SIGNAL \PWM2:PWMUDB:add_vi_vv_MODGEN_3_21\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_3:g2:a0:s_21\ : bit;
SIGNAL \PWM2:PWMUDB:add_vi_vv_MODGEN_3_20\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_3:g2:a0:s_20\ : bit;
SIGNAL \PWM2:PWMUDB:add_vi_vv_MODGEN_3_19\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_3:g2:a0:s_19\ : bit;
SIGNAL \PWM2:PWMUDB:add_vi_vv_MODGEN_3_18\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_3:g2:a0:s_18\ : bit;
SIGNAL \PWM2:PWMUDB:add_vi_vv_MODGEN_3_17\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_3:g2:a0:s_17\ : bit;
SIGNAL \PWM2:PWMUDB:add_vi_vv_MODGEN_3_16\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_3:g2:a0:s_16\ : bit;
SIGNAL \PWM2:PWMUDB:add_vi_vv_MODGEN_3_15\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_3:g2:a0:s_15\ : bit;
SIGNAL \PWM2:PWMUDB:add_vi_vv_MODGEN_3_14\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_3:g2:a0:s_14\ : bit;
SIGNAL \PWM2:PWMUDB:add_vi_vv_MODGEN_3_13\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_3:g2:a0:s_13\ : bit;
SIGNAL \PWM2:PWMUDB:add_vi_vv_MODGEN_3_12\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_3:g2:a0:s_12\ : bit;
SIGNAL \PWM2:PWMUDB:add_vi_vv_MODGEN_3_11\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_3:g2:a0:s_11\ : bit;
SIGNAL \PWM2:PWMUDB:add_vi_vv_MODGEN_3_10\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_3:g2:a0:s_10\ : bit;
SIGNAL \PWM2:PWMUDB:add_vi_vv_MODGEN_3_9\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_3:g2:a0:s_9\ : bit;
SIGNAL \PWM2:PWMUDB:add_vi_vv_MODGEN_3_8\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_3:g2:a0:s_8\ : bit;
SIGNAL \PWM2:PWMUDB:add_vi_vv_MODGEN_3_7\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_3:g2:a0:s_7\ : bit;
SIGNAL \PWM2:PWMUDB:add_vi_vv_MODGEN_3_6\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_3:g2:a0:s_6\ : bit;
SIGNAL \PWM2:PWMUDB:add_vi_vv_MODGEN_3_5\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_3:g2:a0:s_5\ : bit;
SIGNAL \PWM2:PWMUDB:add_vi_vv_MODGEN_3_4\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_3:g2:a0:s_4\ : bit;
SIGNAL \PWM2:PWMUDB:add_vi_vv_MODGEN_3_3\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_3:g2:a0:s_3\ : bit;
SIGNAL \PWM2:PWMUDB:add_vi_vv_MODGEN_3_2\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_3:g2:a0:s_2\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_3:g2:a0:s_1\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_3:g2:a0:s_0\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_430 : bit;
SIGNAL Net_499 : bit;
SIGNAL \PWM2:Net_55\ : bit;
SIGNAL Net_496 : bit;
SIGNAL \PWM2:Net_113\ : bit;
SIGNAL \PWM2:Net_107\ : bit;
SIGNAL \PWM2:Net_114\ : bit;
SIGNAL tmpOE__M2_net_1 : bit;
SIGNAL tmpOE__M2_net_0 : bit;
SIGNAL tmpFB_1__M2_net_1 : bit;
SIGNAL tmpFB_1__M2_net_0 : bit;
SIGNAL tmpIO_1__M2_net_1 : bit;
SIGNAL tmpIO_1__M2_net_0 : bit;
TERMINAL tmpSIOVREF__M2_net_0 : bit;
TERMINAL tmpEXTERNAL_1__M2_net_0 : bit;
TERMINAL Net_434 : bit;
SIGNAL tmpINTERRUPT_0__M2_net_0 : bit;
TERMINAL Net_435 : bit;
TERMINAL Net_511 : bit;
SIGNAL tmpOE__detectorFaseM2_net_2 : bit;
SIGNAL tmpOE__detectorFaseM2_net_1 : bit;
SIGNAL tmpOE__detectorFaseM2_net_0 : bit;
SIGNAL tmpFB_2__detectorFaseM2_net_2 : bit;
SIGNAL tmpFB_2__detectorFaseM2_net_1 : bit;
SIGNAL tmpFB_2__detectorFaseM2_net_0 : bit;
SIGNAL tmpIO_2__detectorFaseM2_net_2 : bit;
SIGNAL tmpIO_2__detectorFaseM2_net_1 : bit;
SIGNAL tmpIO_2__detectorFaseM2_net_0 : bit;
TERMINAL tmpSIOVREF__detectorFaseM2_net_0 : bit;
SIGNAL Net_509 : bit;
SIGNAL tmpOE__sentidodegiroM2_net_1 : bit;
SIGNAL tmpOE__sentidodegiroM2_net_0 : bit;
SIGNAL tmpFB_1__sentidodegiroM2_net_1 : bit;
SIGNAL tmpFB_1__sentidodegiroM2_net_0 : bit;
SIGNAL tmpIO_1__sentidodegiroM2_net_1 : bit;
SIGNAL tmpIO_1__sentidodegiroM2_net_0 : bit;
TERMINAL tmpSIOVREF__sentidodegiroM2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__sentidodegiroM2_net_0 : bit;
SIGNAL MICABLE_3D : bit;
SIGNAL MICABLE_2D : bit;
SIGNAL MICABLE_1D : bit;
SIGNAL MICABLE_0D : bit;
SIGNAL \LEDs:tmp__LEDs_reg_3\\D\ : bit;
SIGNAL \LEDs:tmp__LEDs_reg_2\\D\ : bit;
SIGNAL \LEDs:tmp__LEDs_reg_1\\D\ : bit;
SIGNAL \LEDs:tmp__LEDs_reg_0\\D\ : bit;
SIGNAL \PWM1:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \PWM1:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \PWM1:PWMUDB:trig_last\\D\ : bit;
SIGNAL \PWM1:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \PWM1:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \PWM1:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \PWM1:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \PWM1:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \PWM1:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \PWM1:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \PWM1:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \PWM1:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL \PWM2:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \PWM2:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \PWM2:PWMUDB:trig_last\\D\ : bit;
SIGNAL \PWM2:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \PWM2:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \PWM2:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \PWM2:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \PWM2:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \PWM2:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \PWM2:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \PWM2:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \PWM2:PWMUDB:tc_i_reg\\D\ : bit;
BEGIN

zero <=  ('0') ;

tmpOE__LED_net_0 <=  ('1') ;

\BasicCounter_1:MODULE_1:g2:a0:s_3\ <= ((not MICABLE_3 and MICABLE_2 and MICABLE_1 and MICABLE_0)
	OR (not MICABLE_0 and MICABLE_3)
	OR (not MICABLE_1 and MICABLE_3)
	OR (not MICABLE_2 and MICABLE_3));

\BasicCounter_1:MODULE_1:g2:a0:s_2\ <= ((not MICABLE_2 and MICABLE_1 and MICABLE_0)
	OR (not MICABLE_0 and MICABLE_2)
	OR (not MICABLE_1 and MICABLE_2));

\BasicCounter_1:MODULE_1:g2:a0:s_1\ <= ((not MICABLE_0 and MICABLE_1)
	OR (not MICABLE_1 and MICABLE_0));

\BasicCounter_1:MODULE_1:g2:a0:s_0\ <= (not MICABLE_0);

Net_19 <= ((not MICABLE_3 and not MICABLE_2));

Net_648 <= ((not MICABLE_3 and MICABLE_2));

Net_647 <= ((not MICABLE_2 and MICABLE_3));

Net_646 <= ((MICABLE_3 and MICABLE_2));

\LEDs:tmp__LEDs_reg_3\\D\ <= ((not Net_154 and MICABLE_3 and MICABLE_2 and Net_173)
	OR (not MICABLE_2 and MICABLE_3 and Net_173 and Net_154)
	OR (Net_173 and Net_153 and Net_154)
	OR (MICABLE_3 and Net_173 and Net_153));

\LEDs:tmp__LEDs_reg_2\\D\ <= ((MICABLE_3 and Net_173 and Net_153 and Net_154)
	OR (not MICABLE_3 and not Net_153 and MICABLE_2 and Net_173)
	OR (not Net_153 and not Net_154 and MICABLE_3 and Net_173)
	OR (not Net_154 and MICABLE_2 and Net_173));

\LEDs:tmp__LEDs_reg_1\\D\ <= ((not Net_154 and MICABLE_2 and Net_173 and Net_153)
	OR (not MICABLE_3 and not MICABLE_2 and Net_173 and Net_154)
	OR (not Net_153 and not Net_154 and MICABLE_3 and Net_173)
	OR (not MICABLE_3 and Net_173 and Net_153));

\LEDs:tmp__LEDs_reg_0\\D\ <= ((MICABLE_3 and MICABLE_2 and Net_173 and Net_153)
	OR (not MICABLE_3 and MICABLE_2 and Net_173 and Net_154)
	OR (not MICABLE_2 and not Net_154 and Net_173));

Net_173 <= (Net_650
	OR Net_653
	OR Net_651
	OR Net_652);

Net_153 <= ((not Net_652 and not Net_651 and not Net_650 and Net_653)
	OR (not Net_652 and not Net_651 and not Net_653 and Net_650));

Net_154 <= ((not Net_652 and not Net_653 and not Net_650 and Net_651)
	OR (not Net_652 and not Net_651 and not Net_653 and Net_650));

\PWM1:PWMUDB:sc_kill_tmp\\D\ <= (not \PWM1:PWMUDB:tc_i\);

\PWM1:PWMUDB:dith_count_1\\D\ <= ((not \PWM1:PWMUDB:dith_count_1\ and \PWM1:PWMUDB:tc_i\ and \PWM1:PWMUDB:dith_count_0\)
	OR (not \PWM1:PWMUDB:dith_count_0\ and \PWM1:PWMUDB:dith_count_1\)
	OR (not \PWM1:PWMUDB:tc_i\ and \PWM1:PWMUDB:dith_count_1\));

\PWM1:PWMUDB:dith_count_0\\D\ <= ((not \PWM1:PWMUDB:dith_count_0\ and \PWM1:PWMUDB:tc_i\)
	OR (not \PWM1:PWMUDB:tc_i\ and \PWM1:PWMUDB:dith_count_0\));

\PWM1:PWMUDB:tc_i_reg\\D\ <= ((\PWM1:PWMUDB:runmode_enable\ and \PWM1:PWMUDB:tc_i\));

\PWM1:PWMUDB:pwm_i\ <= ((\PWM1:PWMUDB:runmode_enable\ and \PWM1:PWMUDB:cmp1_less\));

\PWM2:PWMUDB:sc_kill_tmp\\D\ <= (not \PWM2:PWMUDB:tc_i\);

\PWM2:PWMUDB:dith_count_1\\D\ <= ((not \PWM2:PWMUDB:dith_count_1\ and \PWM2:PWMUDB:tc_i\ and \PWM2:PWMUDB:dith_count_0\)
	OR (not \PWM2:PWMUDB:dith_count_0\ and \PWM2:PWMUDB:dith_count_1\)
	OR (not \PWM2:PWMUDB:tc_i\ and \PWM2:PWMUDB:dith_count_1\));

\PWM2:PWMUDB:dith_count_0\\D\ <= ((not \PWM2:PWMUDB:dith_count_0\ and \PWM2:PWMUDB:tc_i\)
	OR (not \PWM2:PWMUDB:tc_i\ and \PWM2:PWMUDB:dith_count_0\));

\PWM2:PWMUDB:tc_i_reg\\D\ <= ((\PWM2:PWMUDB:runmode_enable\ and \PWM2:PWMUDB:tc_i\));

\PWM2:PWMUDB:pwm_i\ <= ((\PWM2:PWMUDB:runmode_enable\ and \PWM2:PWMUDB:cmp1_less\)
	OR (\PWM2:PWMUDB:runmode_enable\ and \PWM2:PWMUDB:cmp1_eq\));

LED:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e851a3b9-efb8-48be-bbb8-b303b216c393",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LED_net_0),
		y=>(zero),
		fb=>(tmpFB_0__LED_net_0),
		analog=>(open),
		io=>(tmpIO_0__LED_net_0),
		siovref=>(tmpSIOVREF__LED_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LED_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LED_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LED_net_0);
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\);
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\);
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\);
TECLADO_OUT:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"269a98bf-40cd-48d1-8904-9e1450815ba0",
		drive_mode=>"110110110110",
		ibuf_enabled=>"1111",
		init_dr_st=>"0000",
		input_sync=>"1111",
		input_clk_en=>'0',
		input_sync_mode=>"0000",
		intr_mode=>"00000000",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>",,,",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1111",
		output_sync=>"0000",
		output_clk_en=>'0',
		output_mode=>"0000",
		output_reset=>'0',
		output_clock_mode=>"0000",
		oe_sync=>"0000",
		oe_conn=>"0000",
		oe_reset=>'0',
		pin_aliases=>",,,",
		pin_mode=>"OOOO",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1111",
		sio_ibuf=>"00000000",
		sio_info=>"00000000",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0000",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10101010",
		width=>4,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0000",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0000",
		ovt_slew_control=>"00000000",
		ovt_hyst_trim=>"0000",
		input_buffer_sel=>"00000000")
	PORT MAP(oe=>(tmpOE__LED_net_0, tmpOE__LED_net_0, tmpOE__LED_net_0, tmpOE__LED_net_0),
		y=>(Net_19, Net_648, Net_647, Net_646),
		fb=>(tmpFB_3__TECLADO_OUT_net_3, tmpFB_3__TECLADO_OUT_net_2, tmpFB_3__TECLADO_OUT_net_1, tmpFB_3__TECLADO_OUT_net_0),
		analog=>(open, open, open, open),
		io=>(tmpIO_3__TECLADO_OUT_net_3, tmpIO_3__TECLADO_OUT_net_2, tmpIO_3__TECLADO_OUT_net_1, tmpIO_3__TECLADO_OUT_net_0),
		siovref=>(tmpSIOVREF__TECLADO_OUT_net_0),
		annotation=>(open, open, open, open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LED_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LED_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__TECLADO_OUT_net_0);
up:cy_isr_v1_0
	GENERIC MAP(int_type=>"00",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_540);
Led_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"bcb7569a-b1c5-447b-a365-c1ca1fb59033",
		drive_mode=>"010010010010",
		ibuf_enabled=>"1111",
		init_dr_st=>"0000",
		input_sync=>"1111",
		input_clk_en=>'0',
		input_sync_mode=>"0000",
		intr_mode=>"00000000",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>",,,",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1111",
		output_sync=>"0000",
		output_clk_en=>'0',
		output_mode=>"0000",
		output_reset=>'0',
		output_clock_mode=>"0000",
		oe_sync=>"0000",
		oe_conn=>"0000",
		oe_reset=>'0',
		pin_aliases=>",,,",
		pin_mode=>"OOOO",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1111",
		sio_ibuf=>"00000000",
		sio_info=>"00000000",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0000",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10101010",
		width=>4,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1111",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0000",
		ovt_slew_control=>"00000000",
		ovt_hyst_trim=>"0000",
		input_buffer_sel=>"00000000")
	PORT MAP(oe=>(tmpOE__LED_net_0, tmpOE__LED_net_0, tmpOE__LED_net_0, tmpOE__LED_net_0),
		y=>(Net_158, Net_157, Net_156, Net_155),
		fb=>(tmpFB_3__Led_1_net_3, tmpFB_3__Led_1_net_2, tmpFB_3__Led_1_net_1, tmpFB_3__Led_1_net_0),
		analog=>(open, open, open, open),
		io=>(tmpIO_3__Led_1_net_3, tmpIO_3__Led_1_net_2, tmpIO_3__Led_1_net_1, tmpIO_3__Led_1_net_0),
		siovref=>(tmpSIOVREF__Led_1_net_0),
		annotation=>(Net_531, Net_530, Net_529, Net_528),
		in_clock=>zero,
		in_clock_en=>tmpOE__LED_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LED_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Led_1_net_0);
Clock_1:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"833bc8a9-1401-41e1-a9ee-7c3d4e1093b3",
		source_clock_id=>"",
		divisor=>0,
		period=>"1000000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_66,
		dig_domain_out=>open);
\teclado:sts:sts_reg\:cy_psoc3_status
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"00001111")
	PORT MAP(reset=>zero,
		clock=>Net_218,
		status=>(zero, zero, zero, zero,
			Net_158, Net_157, Net_156, Net_155));
TECLADO_IN:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"66d7808b-9a72-4549-9409-e0e0ade6916d",
		drive_mode=>"011011011011",
		ibuf_enabled=>"1111",
		init_dr_st=>"0000",
		input_sync=>"0000",
		input_clk_en=>'0',
		input_sync_mode=>"0000",
		intr_mode=>"10101010",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>",,,",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0000",
		output_sync=>"0000",
		output_clk_en=>'0',
		output_mode=>"0000",
		output_reset=>'0',
		output_clock_mode=>"0000",
		oe_sync=>"0000",
		oe_conn=>"0000",
		oe_reset=>'0',
		pin_aliases=>",,,",
		pin_mode=>"IIII",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1111",
		sio_ibuf=>"00000000",
		sio_info=>"00000000",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0000",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00000000",
		width=>4,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0000",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0000",
		ovt_slew_control=>"00000000",
		ovt_hyst_trim=>"0000",
		input_buffer_sel=>"00000000")
	PORT MAP(oe=>(tmpOE__LED_net_0, tmpOE__LED_net_0, tmpOE__LED_net_0, tmpOE__LED_net_0),
		y=>(zero, zero, zero, zero),
		fb=>(Net_652, Net_651, Net_653, Net_650),
		analog=>(open, open, open, open),
		io=>(tmpIO_3__TECLADO_IN_net_3, tmpIO_3__TECLADO_IN_net_2, tmpIO_3__TECLADO_IN_net_1, tmpIO_3__TECLADO_IN_net_0),
		siovref=>(tmpSIOVREF__TECLADO_IN_net_0),
		annotation=>(open, open, open, open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LED_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LED_net_0,
		out_reset=>zero,
		interrupt=>Net_540);
detectorFaseM1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"096d1ec8-c5ee-43f3-b880-620609ed21f9",
		drive_mode=>"011011011",
		ibuf_enabled=>"111",
		init_dr_st=>"000",
		input_sync=>"000",
		input_clk_en=>'0',
		input_sync_mode=>"000",
		intr_mode=>"010101",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>",,",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"000",
		output_sync=>"000",
		output_clk_en=>'0',
		output_mode=>"000",
		output_reset=>'0',
		output_clock_mode=>"000",
		oe_sync=>"000",
		oe_conn=>"000",
		oe_reset=>'0',
		pin_aliases=>",,",
		pin_mode=>"III",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"111",
		sio_ibuf=>"00000000",
		sio_info=>"000000",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"000",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"000000",
		width=>3,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"000",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"000",
		ovt_slew_control=>"000000",
		ovt_hyst_trim=>"000",
		input_buffer_sel=>"000000")
	PORT MAP(oe=>(tmpOE__LED_net_0, tmpOE__LED_net_0, tmpOE__LED_net_0),
		y=>(zero, zero, zero),
		fb=>(tmpFB_2__detectorFaseM1_net_2, tmpFB_2__detectorFaseM1_net_1, tmpFB_2__detectorFaseM1_net_0),
		analog=>(open, open, open),
		io=>(tmpIO_2__detectorFaseM1_net_2, tmpIO_2__detectorFaseM1_net_1, tmpIO_2__detectorFaseM1_net_0),
		siovref=>(tmpSIOVREF__detectorFaseM1_net_0),
		annotation=>(open, open, open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LED_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LED_net_0,
		out_reset=>zero,
		interrupt=>Net_216);
faseM1:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_216);
sentidodegiroM1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"bba0d902-b6d8-425d-af49-b339be9c81d9",
		drive_mode=>"010010",
		ibuf_enabled=>"11",
		init_dr_st=>"00",
		input_sync=>"11",
		input_clk_en=>'0',
		input_sync_mode=>"00",
		intr_mode=>"0000",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>",",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"00",
		output_sync=>"00",
		output_clk_en=>'0',
		output_mode=>"00",
		output_reset=>'0',
		output_clock_mode=>"00",
		oe_sync=>"00",
		oe_conn=>"00",
		oe_reset=>'0',
		pin_aliases=>",",
		pin_mode=>"OO",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"11",
		sio_ibuf=>"00000000",
		sio_info=>"0000",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"00",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"1010",
		width=>2,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"00",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"00",
		ovt_slew_control=>"0000",
		ovt_hyst_trim=>"00",
		input_buffer_sel=>"0000")
	PORT MAP(oe=>(tmpOE__LED_net_0, tmpOE__LED_net_0),
		y=>(zero, zero),
		fb=>(tmpFB_1__sentidodegiroM1_net_1, tmpFB_1__sentidodegiroM1_net_0),
		analog=>(open, open),
		io=>(tmpIO_1__sentidodegiroM1_net_1, tmpIO_1__sentidodegiroM1_net_0),
		siovref=>(tmpSIOVREF__sentidodegiroM1_net_0),
		annotation=>(open, open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LED_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LED_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__sentidodegiroM1_net_0);
Clock_2:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"2870028d-608f-4611-a835-f5b11b3551d7",
		source_clock_id=>"",
		divisor=>0,
		period=>"2000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_218,
		dig_domain_out=>open);
Motor2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"06254725-a80c-4ae7-8988-446556d73f45",
		drive_mode=>"111111",
		ibuf_enabled=>"11",
		init_dr_st=>"00",
		input_sync=>"11",
		input_clk_en=>'0',
		input_sync_mode=>"00",
		intr_mode=>"0000",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>",",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"00",
		output_sync=>"00",
		output_clk_en=>'0',
		output_mode=>"00",
		output_reset=>'0',
		output_clock_mode=>"00",
		oe_sync=>"00",
		oe_conn=>"00",
		oe_reset=>'0',
		pin_aliases=>",",
		pin_mode=>"OO",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"11",
		sio_ibuf=>"00000000",
		sio_info=>"0000",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"00",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"1010",
		width=>2,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"00",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"00",
		ovt_slew_control=>"0000",
		ovt_hyst_trim=>"00",
		input_buffer_sel=>"0000")
	PORT MAP(oe=>(tmpOE__LED_net_0, tmpOE__LED_net_0),
		y=>(zero, zero),
		fb=>(tmpFB_1__Motor2_net_1, tmpFB_1__Motor2_net_0),
		analog=>(open, open),
		io=>(tmpIO_1__Motor2_net_1, tmpIO_1__Motor2_net_0),
		siovref=>(tmpSIOVREF__Motor2_net_0),
		annotation=>(open, open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LED_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LED_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Motor2_net_0);
Motor1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"9bae00a4-9858-4558-a111-5bc3dc198ee5",
		drive_mode=>"111111",
		ibuf_enabled=>"11",
		init_dr_st=>"00",
		input_sync=>"11",
		input_clk_en=>'0',
		input_sync_mode=>"00",
		intr_mode=>"0000",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>",",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"00",
		output_sync=>"00",
		output_clk_en=>'0',
		output_mode=>"00",
		output_reset=>'0',
		output_clock_mode=>"00",
		oe_sync=>"00",
		oe_conn=>"00",
		oe_reset=>'0',
		pin_aliases=>",",
		pin_mode=>"OO",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"11",
		sio_ibuf=>"00000000",
		sio_info=>"0000",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"00",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"1010",
		width=>2,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"00",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"00",
		ovt_slew_control=>"0000",
		ovt_hyst_trim=>"00",
		input_buffer_sel=>"0000")
	PORT MAP(oe=>(tmpOE__LED_net_0, tmpOE__LED_net_0),
		y=>(zero, zero),
		fb=>(tmpFB_1__Motor1_net_1, tmpFB_1__Motor1_net_0),
		analog=>(open, open),
		io=>(tmpIO_1__Motor1_net_1, tmpIO_1__Motor1_net_0),
		siovref=>(tmpSIOVREF__Motor1_net_0),
		annotation=>(open, open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LED_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LED_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Motor1_net_0);
GND_2:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Gnd_v1_0",
		port_names=>"T1",
		width=>1)
	PORT MAP(connect=>Net_685);
D_1:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"LED_v1_0",
		port_names=>"A, K",
		width=>2)
	PORT MAP(connect=>(Net_147, Net_685));
R_2:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Resistor_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_938, Net_147));
M1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"77715107-f8d5-47e5-a629-0fb83101ac6b",
		drive_mode=>"111111",
		ibuf_enabled=>"11",
		init_dr_st=>"00",
		input_sync=>"11",
		input_clk_en=>'0',
		input_sync_mode=>"00",
		intr_mode=>"0000",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>",",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"10",
		output_sync=>"00",
		output_clk_en=>'0',
		output_mode=>"00",
		output_reset=>'0',
		output_clock_mode=>"00",
		oe_sync=>"00",
		oe_conn=>"00",
		oe_reset=>'0',
		pin_aliases=>",",
		pin_mode=>"OO",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"11",
		sio_ibuf=>"00000000",
		sio_info=>"0000",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"00",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"1010",
		width=>2,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"10",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"00",
		ovt_slew_control=>"0000",
		ovt_hyst_trim=>"00",
		input_buffer_sel=>"0000")
	PORT MAP(oe=>(tmpOE__LED_net_0, tmpOE__LED_net_0),
		y=>(zero, Net_122),
		fb=>(tmpFB_1__M1_net_1, tmpFB_1__M1_net_0),
		analog=>(open, open),
		io=>(tmpIO_1__M1_net_1, tmpIO_1__M1_net_0),
		siovref=>(tmpSIOVREF__M1_net_0),
		annotation=>(tmpEXTERNAL_1__M1_net_0, Net_938),
		in_clock=>zero,
		in_clock_en=>tmpOE__LED_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LED_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__M1_net_0);
Clock_3:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"fdb22d0e-4234-4bf3-b79c-dfe7a87e62ac",
		source_clock_id=>"",
		divisor=>0,
		period=>"83333333.3333333",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_274,
		dig_domain_out=>open);
\PWM1:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_274,
		enable=>tmpOE__LED_net_0,
		clock_out=>\PWM1:PWMUDB:ClockOutFromEnBlock\);
\PWM1:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\PWM1:PWMUDB:ClockOutFromEnBlock\,
		control=>(\PWM1:PWMUDB:control_7\, \PWM1:PWMUDB:control_6\, \PWM1:PWMUDB:control_5\, \PWM1:PWMUDB:control_4\,
			\PWM1:PWMUDB:control_3\, \PWM1:PWMUDB:control_2\, \PWM1:PWMUDB:control_1\, \PWM1:PWMUDB:control_0\));
\PWM1:PWMUDB:sP16:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWM1:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM1:PWMUDB:tc_i\, \PWM1:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWM1:PWMUDB:nc2\,
		cl0=>\PWM1:PWMUDB:nc3\,
		z0=>\PWM1:PWMUDB:nc1\,
		ff0=>open,
		ce1=>\PWM1:PWMUDB:nc4\,
		cl1=>\PWM1:PWMUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM1:PWMUDB:nc6\,
		f1_blk_stat=>\PWM1:PWMUDB:nc7\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\PWM1:PWMUDB:sP16:pwmdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\PWM1:PWMUDB:sP16:pwmdp:sh_right\,
		sol=>\PWM1:PWMUDB:sP16:pwmdp:sh_left\,
		msbi=>\PWM1:PWMUDB:sP16:pwmdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\PWM1:PWMUDB:sP16:pwmdp:cmp_eq_1\, \PWM1:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\PWM1:PWMUDB:sP16:pwmdp:cmp_lt_1\, \PWM1:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\PWM1:PWMUDB:sP16:pwmdp:cmp_zero_1\, \PWM1:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\PWM1:PWMUDB:sP16:pwmdp:cmp_ff_1\, \PWM1:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\PWM1:PWMUDB:sP16:pwmdp:cap_1\, \PWM1:PWMUDB:sP16:pwmdp:cap_0\),
		cfbi=>zero,
		cfbo=>\PWM1:PWMUDB:sP16:pwmdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWM1:PWMUDB:sP16:pwmdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWM1:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM1:PWMUDB:tc_i\, \PWM1:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWM1:PWMUDB:cmp1_eq\,
		cl0=>\PWM1:PWMUDB:cmp1_less\,
		z0=>\PWM1:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\PWM1:PWMUDB:cmp2_eq\,
		cl1=>\PWM1:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM1:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\PWM1:PWMUDB:fifo_full\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\PWM1:PWMUDB:sP16:pwmdp:carry\,
		co=>open,
		sir=>\PWM1:PWMUDB:sP16:pwmdp:sh_left\,
		sor=>\PWM1:PWMUDB:sP16:pwmdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\PWM1:PWMUDB:sP16:pwmdp:msb\,
		cei=>(\PWM1:PWMUDB:sP16:pwmdp:cmp_eq_1\, \PWM1:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\PWM1:PWMUDB:sP16:pwmdp:cmp_lt_1\, \PWM1:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		clo=>open,
		zi=>(\PWM1:PWMUDB:sP16:pwmdp:cmp_zero_1\, \PWM1:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		zo=>open,
		fi=>(\PWM1:PWMUDB:sP16:pwmdp:cmp_ff_1\, \PWM1:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		fo=>open,
		capi=>(\PWM1:PWMUDB:sP16:pwmdp:cap_1\, \PWM1:PWMUDB:sP16:pwmdp:cap_0\),
		capo=>open,
		cfbi=>\PWM1:PWMUDB:sP16:pwmdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\);
\PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\);
\PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\);
Clock_4:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"6fd3ce7a-930b-4e25-8b37-256a7f75060c",
		source_clock_id=>"",
		divisor=>0,
		period=>"83333333.3333333",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_420,
		dig_domain_out=>open);
\PWM2:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_420,
		enable=>tmpOE__LED_net_0,
		clock_out=>\PWM2:PWMUDB:ClockOutFromEnBlock\);
\PWM2:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\PWM2:PWMUDB:ClockOutFromEnBlock\,
		control=>(\PWM2:PWMUDB:control_7\, \PWM2:PWMUDB:control_6\, \PWM2:PWMUDB:control_5\, \PWM2:PWMUDB:control_4\,
			\PWM2:PWMUDB:control_3\, \PWM2:PWMUDB:control_2\, \PWM2:PWMUDB:control_1\, \PWM2:PWMUDB:control_0\));
\PWM2:PWMUDB:sP16:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWM2:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM2:PWMUDB:tc_i\, \PWM2:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWM2:PWMUDB:nc2\,
		cl0=>\PWM2:PWMUDB:nc3\,
		z0=>\PWM2:PWMUDB:nc1\,
		ff0=>open,
		ce1=>\PWM2:PWMUDB:nc4\,
		cl1=>\PWM2:PWMUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM2:PWMUDB:nc6\,
		f1_blk_stat=>\PWM2:PWMUDB:nc7\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\PWM2:PWMUDB:sP16:pwmdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\PWM2:PWMUDB:sP16:pwmdp:sh_right\,
		sol=>\PWM2:PWMUDB:sP16:pwmdp:sh_left\,
		msbi=>\PWM2:PWMUDB:sP16:pwmdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\PWM2:PWMUDB:sP16:pwmdp:cmp_eq_1\, \PWM2:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\PWM2:PWMUDB:sP16:pwmdp:cmp_lt_1\, \PWM2:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\PWM2:PWMUDB:sP16:pwmdp:cmp_zero_1\, \PWM2:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\PWM2:PWMUDB:sP16:pwmdp:cmp_ff_1\, \PWM2:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\PWM2:PWMUDB:sP16:pwmdp:cap_1\, \PWM2:PWMUDB:sP16:pwmdp:cap_0\),
		cfbi=>zero,
		cfbo=>\PWM2:PWMUDB:sP16:pwmdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWM2:PWMUDB:sP16:pwmdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWM2:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM2:PWMUDB:tc_i\, \PWM2:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWM2:PWMUDB:cmp1_eq\,
		cl0=>\PWM2:PWMUDB:cmp1_less\,
		z0=>\PWM2:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\PWM2:PWMUDB:cmp2_eq\,
		cl1=>\PWM2:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM2:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\PWM2:PWMUDB:fifo_full\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\PWM2:PWMUDB:sP16:pwmdp:carry\,
		co=>open,
		sir=>\PWM2:PWMUDB:sP16:pwmdp:sh_left\,
		sor=>\PWM2:PWMUDB:sP16:pwmdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\PWM2:PWMUDB:sP16:pwmdp:msb\,
		cei=>(\PWM2:PWMUDB:sP16:pwmdp:cmp_eq_1\, \PWM2:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\PWM2:PWMUDB:sP16:pwmdp:cmp_lt_1\, \PWM2:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		clo=>open,
		zi=>(\PWM2:PWMUDB:sP16:pwmdp:cmp_zero_1\, \PWM2:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		zo=>open,
		fi=>(\PWM2:PWMUDB:sP16:pwmdp:cmp_ff_1\, \PWM2:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		fo=>open,
		capi=>(\PWM2:PWMUDB:sP16:pwmdp:cap_1\, \PWM2:PWMUDB:sP16:pwmdp:cap_0\),
		capo=>open,
		cfbi=>\PWM2:PWMUDB:sP16:pwmdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWM2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_24\);
\PWM2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_16\);
\PWM2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\);
M2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"7c79fef2-613d-4611-a516-1f0e0c4c4fdc",
		drive_mode=>"111111",
		ibuf_enabled=>"11",
		init_dr_st=>"00",
		input_sync=>"11",
		input_clk_en=>'0',
		input_sync_mode=>"00",
		intr_mode=>"0000",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>",",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"10",
		output_sync=>"00",
		output_clk_en=>'0',
		output_mode=>"00",
		output_reset=>'0',
		output_clock_mode=>"00",
		oe_sync=>"00",
		oe_conn=>"00",
		oe_reset=>'0',
		pin_aliases=>",",
		pin_mode=>"OO",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"11",
		sio_ibuf=>"00000000",
		sio_info=>"0000",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"00",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"1010",
		width=>2,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"10",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"00",
		ovt_slew_control=>"0000",
		ovt_hyst_trim=>"00",
		input_buffer_sel=>"0000")
	PORT MAP(oe=>(tmpOE__LED_net_0, tmpOE__LED_net_0),
		y=>(zero, Net_430),
		fb=>(tmpFB_1__M2_net_1, tmpFB_1__M2_net_0),
		analog=>(open, open),
		io=>(tmpIO_1__M2_net_1, tmpIO_1__M2_net_0),
		siovref=>(tmpSIOVREF__M2_net_0),
		annotation=>(tmpEXTERNAL_1__M2_net_0, Net_434),
		in_clock=>zero,
		in_clock_en=>tmpOE__LED_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LED_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__M2_net_0);
R_1:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Resistor_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_434, Net_435));
D_2:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"LED_v1_0",
		port_names=>"A, K",
		width=>2)
	PORT MAP(connect=>(Net_435, Net_511));
GND_1:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Gnd_v1_0",
		port_names=>"T1",
		width=>1)
	PORT MAP(connect=>Net_511);
detectorFaseM2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"156ccbd8-4ef4-4cdf-80fd-f4420d63f572",
		drive_mode=>"011011011",
		ibuf_enabled=>"111",
		init_dr_st=>"000",
		input_sync=>"000",
		input_clk_en=>'0',
		input_sync_mode=>"000",
		intr_mode=>"010101",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>",,",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"000",
		output_sync=>"000",
		output_clk_en=>'0',
		output_mode=>"000",
		output_reset=>'0',
		output_clock_mode=>"000",
		oe_sync=>"000",
		oe_conn=>"000",
		oe_reset=>'0',
		pin_aliases=>",,",
		pin_mode=>"III",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"111",
		sio_ibuf=>"00000000",
		sio_info=>"000000",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"000",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"000000",
		width=>3,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"000",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"000",
		ovt_slew_control=>"000000",
		ovt_hyst_trim=>"000",
		input_buffer_sel=>"000000")
	PORT MAP(oe=>(tmpOE__LED_net_0, tmpOE__LED_net_0, tmpOE__LED_net_0),
		y=>(zero, zero, zero),
		fb=>(tmpFB_2__detectorFaseM2_net_2, tmpFB_2__detectorFaseM2_net_1, tmpFB_2__detectorFaseM2_net_0),
		analog=>(open, open, open),
		io=>(tmpIO_2__detectorFaseM2_net_2, tmpIO_2__detectorFaseM2_net_1, tmpIO_2__detectorFaseM2_net_0),
		siovref=>(tmpSIOVREF__detectorFaseM2_net_0),
		annotation=>(open, open, open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LED_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LED_net_0,
		out_reset=>zero,
		interrupt=>Net_509);
faseM2:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_509);
sentidodegiroM2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ecb31de9-3e19-48fb-88a7-1afd89ce4e6f",
		drive_mode=>"010010",
		ibuf_enabled=>"11",
		init_dr_st=>"00",
		input_sync=>"11",
		input_clk_en=>'0',
		input_sync_mode=>"00",
		intr_mode=>"0000",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>",",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"00",
		output_sync=>"00",
		output_clk_en=>'0',
		output_mode=>"00",
		output_reset=>'0',
		output_clock_mode=>"00",
		oe_sync=>"00",
		oe_conn=>"00",
		oe_reset=>'0',
		pin_aliases=>",",
		pin_mode=>"OO",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"11",
		sio_ibuf=>"00000000",
		sio_info=>"0000",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"00",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"1010",
		width=>2,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"00",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"00",
		ovt_slew_control=>"0000",
		ovt_hyst_trim=>"00",
		input_buffer_sel=>"0000")
	PORT MAP(oe=>(tmpOE__LED_net_0, tmpOE__LED_net_0),
		y=>(zero, zero),
		fb=>(tmpFB_1__sentidodegiroM2_net_1, tmpFB_1__sentidodegiroM2_net_0),
		analog=>(open, open),
		io=>(tmpIO_1__sentidodegiroM2_net_1, tmpIO_1__sentidodegiroM2_net_0),
		siovref=>(tmpSIOVREF__sentidodegiroM2_net_0),
		annotation=>(open, open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LED_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LED_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__sentidodegiroM2_net_0);
MICABLE_3:cy_dff
	PORT MAP(d=>\BasicCounter_1:MODULE_1:g2:a0:s_3\,
		clk=>Net_66,
		q=>MICABLE_3);
MICABLE_2:cy_dff
	PORT MAP(d=>\BasicCounter_1:MODULE_1:g2:a0:s_2\,
		clk=>Net_66,
		q=>MICABLE_2);
MICABLE_1:cy_dff
	PORT MAP(d=>\BasicCounter_1:MODULE_1:g2:a0:s_1\,
		clk=>Net_66,
		q=>MICABLE_1);
MICABLE_0:cy_dff
	PORT MAP(d=>\BasicCounter_1:MODULE_1:g2:a0:s_0\,
		clk=>Net_66,
		q=>MICABLE_0);
\LEDs:tmp__LEDs_reg_3\:cy_dff
	PORT MAP(d=>\LEDs:tmp__LEDs_reg_3\\D\,
		clk=>Net_66,
		q=>Net_158);
\LEDs:tmp__LEDs_reg_2\:cy_dff
	PORT MAP(d=>\LEDs:tmp__LEDs_reg_2\\D\,
		clk=>Net_66,
		q=>Net_157);
\LEDs:tmp__LEDs_reg_1\:cy_dff
	PORT MAP(d=>\LEDs:tmp__LEDs_reg_1\\D\,
		clk=>Net_66,
		q=>Net_156);
\LEDs:tmp__LEDs_reg_0\:cy_dff
	PORT MAP(d=>\LEDs:tmp__LEDs_reg_0\\D\,
		clk=>Net_66,
		q=>Net_155);
\PWM1:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__LED_net_0,
		s=>zero,
		r=>zero,
		clk=>\PWM1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM1:PWMUDB:min_kill_reg\);
\PWM1:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM1:PWMUDB:prevCapture\);
\PWM1:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM1:PWMUDB:trig_last\);
\PWM1:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\PWM1:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\PWM1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM1:PWMUDB:runmode_enable\);
\PWM1:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\PWM1:PWMUDB:sc_kill_tmp\\D\,
		clk=>\PWM1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM1:PWMUDB:sc_kill_tmp\);
\PWM1:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__LED_net_0,
		s=>zero,
		r=>zero,
		clk=>\PWM1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM1:PWMUDB:ltch_kill_reg\);
\PWM1:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\PWM1:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM1:PWMUDB:dith_count_1\);
\PWM1:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\PWM1:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM1:PWMUDB:dith_count_0\);
\PWM1:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>\PWM1:PWMUDB:pwm_i\,
		clk=>\PWM1:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_122);
\PWM1:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM1:PWMUDB:pwm1_i_reg\);
\PWM1:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM1:PWMUDB:pwm2_i_reg\);
\PWM1:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\PWM1:PWMUDB:tc_i_reg\\D\,
		clk=>\PWM1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM1:PWMUDB:tc_i_reg\);
\PWM2:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__LED_net_0,
		s=>zero,
		r=>zero,
		clk=>\PWM2:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM2:PWMUDB:min_kill_reg\);
\PWM2:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM2:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM2:PWMUDB:prevCapture\);
\PWM2:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM2:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM2:PWMUDB:trig_last\);
\PWM2:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\PWM2:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\PWM2:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM2:PWMUDB:runmode_enable\);
\PWM2:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\PWM2:PWMUDB:sc_kill_tmp\\D\,
		clk=>\PWM2:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM2:PWMUDB:sc_kill_tmp\);
\PWM2:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__LED_net_0,
		s=>zero,
		r=>zero,
		clk=>\PWM2:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM2:PWMUDB:ltch_kill_reg\);
\PWM2:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\PWM2:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM2:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM2:PWMUDB:dith_count_1\);
\PWM2:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\PWM2:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM2:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM2:PWMUDB:dith_count_0\);
\PWM2:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>\PWM2:PWMUDB:pwm_i\,
		clk=>\PWM2:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_430);
\PWM2:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM2:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM2:PWMUDB:pwm1_i_reg\);
\PWM2:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM2:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM2:PWMUDB:pwm2_i_reg\);
\PWM2:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\PWM2:PWMUDB:tc_i_reg\\D\,
		clk=>\PWM2:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM2:PWMUDB:tc_i_reg\);

END R_T_L;
