
*** Running vivado
    with args -log block_design_top_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source block_design_top_wrapper.tcl -notrace



****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Wed Jul 16 16:03:52 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source block_design_top_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
Command: link_design -top block_design_top_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jenny2/Documents/02Semester/FPGA_lab/task3/task3.gen/sources_1/bd/block_design_top/ip/block_design_top_processing_system7_0_0_3/block_design_top_processing_system7_0_0.dcp' for cell 'block_design_top_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jenny2/Documents/02Semester/FPGA_lab/task3/task3.gen/sources_1/bd/block_design_top/ip/block_design_top_rst_ps7_0_100M_0/block_design_top_rst_ps7_0_100M_0.dcp' for cell 'block_design_top_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jenny2/Documents/02Semester/FPGA_lab/task3/task3.gen/sources_1/bd/block_design_top/ip/block_design_top_task3_0_0/block_design_top_task3_0_0.dcp' for cell 'block_design_top_i/task3_0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 637.992 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 52 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/Jenny2/Documents/02Semester/FPGA_lab/task3/task3.gen/sources_1/bd/block_design_top/ip/block_design_top_processing_system7_0_0_3/block_design_top_processing_system7_0_0.xdc] for cell 'block_design_top_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/Jenny2/Documents/02Semester/FPGA_lab/task3/task3.gen/sources_1/bd/block_design_top/ip/block_design_top_processing_system7_0_0_3/block_design_top_processing_system7_0_0.xdc] for cell 'block_design_top_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/Jenny2/Documents/02Semester/FPGA_lab/task3/task3.gen/sources_1/bd/block_design_top/ip/block_design_top_rst_ps7_0_100M_0/block_design_top_rst_ps7_0_100M_0_board.xdc] for cell 'block_design_top_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/Jenny2/Documents/02Semester/FPGA_lab/task3/task3.gen/sources_1/bd/block_design_top/ip/block_design_top_rst_ps7_0_100M_0/block_design_top_rst_ps7_0_100M_0_board.xdc] for cell 'block_design_top_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/Jenny2/Documents/02Semester/FPGA_lab/task3/task3.gen/sources_1/bd/block_design_top/ip/block_design_top_rst_ps7_0_100M_0/block_design_top_rst_ps7_0_100M_0.xdc] for cell 'block_design_top_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/Jenny2/Documents/02Semester/FPGA_lab/task3/task3.gen/sources_1/bd/block_design_top/ip/block_design_top_rst_ps7_0_100M_0/block_design_top_rst_ps7_0_100M_0.xdc] for cell 'block_design_top_i/rst_ps7_0_100M/U0'
Parsing XDC File [C:/Users/Jenny2/Documents/02Semester/FPGA_lab/task3/task3.srcs/constrs_1/imports/sources/PYNQ-Z2 v1.0.xdc]
WARNING: [Vivado 12-584] No ports matched 'sysclk'. [C:/Users/Jenny2/Documents/02Semester/FPGA_lab/task3/task3.srcs/constrs_1/imports/sources/PYNQ-Z2 v1.0.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jenny2/Documents/02Semester/FPGA_lab/task3/task3.srcs/constrs_1/imports/sources/PYNQ-Z2 v1.0.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sysclk'. [C:/Users/Jenny2/Documents/02Semester/FPGA_lab/task3/task3.srcs/constrs_1/imports/sources/PYNQ-Z2 v1.0.xdc:9]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports sysclk]'. [C:/Users/Jenny2/Documents/02Semester/FPGA_lab/task3/task3.srcs/constrs_1/imports/sources/PYNQ-Z2 v1.0.xdc:9]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'ja[0]'. [C:/Users/Jenny2/Documents/02Semester/FPGA_lab/task3/task3.srcs/constrs_1/imports/sources/PYNQ-Z2 v1.0.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jenny2/Documents/02Semester/FPGA_lab/task3/task3.srcs/constrs_1/imports/sources/PYNQ-Z2 v1.0.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ja[1]'. [C:/Users/Jenny2/Documents/02Semester/FPGA_lab/task3/task3.srcs/constrs_1/imports/sources/PYNQ-Z2 v1.0.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jenny2/Documents/02Semester/FPGA_lab/task3/task3.srcs/constrs_1/imports/sources/PYNQ-Z2 v1.0.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ja[2]'. [C:/Users/Jenny2/Documents/02Semester/FPGA_lab/task3/task3.srcs/constrs_1/imports/sources/PYNQ-Z2 v1.0.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jenny2/Documents/02Semester/FPGA_lab/task3/task3.srcs/constrs_1/imports/sources/PYNQ-Z2 v1.0.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ja[3]'. [C:/Users/Jenny2/Documents/02Semester/FPGA_lab/task3/task3.srcs/constrs_1/imports/sources/PYNQ-Z2 v1.0.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jenny2/Documents/02Semester/FPGA_lab/task3/task3.srcs/constrs_1/imports/sources/PYNQ-Z2 v1.0.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/Jenny2/Documents/02Semester/FPGA_lab/task3/task3.srcs/constrs_1/imports/sources/PYNQ-Z2 v1.0.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 785.676 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

13 Infos, 6 Warnings, 6 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 785.676 ; gain = 397.086
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 830.320 ; gain = 44.645

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1717ca738

Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1299.625 ; gain = 469.305

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1717ca738

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1705.762 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1717ca738

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1705.762 ; gain = 0.000
Phase 1 Initialization | Checksum: 1717ca738

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1705.762 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1717ca738

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 1705.762 ; gain = 0.000

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1717ca738

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.084 . Memory (MB): peak = 1705.762 ; gain = 0.000
Phase 2 Timer Update And Timing Data Collection | Checksum: 1717ca738

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.088 . Memory (MB): peak = 1705.762 ; gain = 0.000

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1e7c1607e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.248 . Memory (MB): peak = 1705.762 ; gain = 0.000
Retarget | Checksum: 1e7c1607e
INFO: [Opt 31-389] Phase Retarget created 3 cells and removed 31 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 149f79c38

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.272 . Memory (MB): peak = 1705.762 ; gain = 0.000
Constant propagation | Checksum: 149f79c38
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1705.762 ; gain = 0.000
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1705.762 ; gain = 0.000
Phase 5 Sweep | Checksum: 13b40d2b6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.417 . Memory (MB): peak = 1705.762 ; gain = 0.000
Sweep | Checksum: 13b40d2b6
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 63 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 13b40d2b6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.525 . Memory (MB): peak = 1705.762 ; gain = 0.000
BUFG optimization | Checksum: 13b40d2b6
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 13b40d2b6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.542 . Memory (MB): peak = 1705.762 ; gain = 0.000
Shift Register Optimization | Checksum: 13b40d2b6
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 13b40d2b6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.561 . Memory (MB): peak = 1705.762 ; gain = 0.000
Post Processing Netlist | Checksum: 13b40d2b6
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 94dfdc8c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.667 . Memory (MB): peak = 1705.762 ; gain = 0.000

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 1705.762 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 94dfdc8c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.705 . Memory (MB): peak = 1705.762 ; gain = 0.000
Phase 9 Finalization | Checksum: 94dfdc8c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.711 . Memory (MB): peak = 1705.762 ; gain = 0.000
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               3  |              31  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |              63  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 94dfdc8c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.719 . Memory (MB): peak = 1705.762 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 94dfdc8c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1705.762 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 94dfdc8c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1705.762 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1705.762 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 94dfdc8c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1705.762 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
34 Infos, 6 Warnings, 6 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:24 . Memory (MB): peak = 1705.762 ; gain = 920.086
INFO: [Vivado 12-24828] Executing command : report_drc -file block_design_top_wrapper_drc_opted.rpt -pb block_design_top_wrapper_drc_opted.pb -rpx block_design_top_wrapper_drc_opted.rpx
Command: report_drc -file block_design_top_wrapper_drc_opted.rpt -pb block_design_top_wrapper_drc_opted.pb -rpx block_design_top_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/Jenny2/Documents/02Semester/FPGA_lab/task3/task3.runs/impl_1/block_design_top_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1705.762 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 1705.762 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1705.762 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.065 . Memory (MB): peak = 1705.762 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1705.762 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 1705.762 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.167 . Memory (MB): peak = 1705.762 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Jenny2/Documents/02Semester/FPGA_lab/task3/task3.runs/impl_1/block_design_top_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1709.004 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 8f8acf72

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1709.004 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1709.004 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: cf05f8b1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.911 . Memory (MB): peak = 1709.004 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 10f2b5cd4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1709.004 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 10f2b5cd4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1709.004 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 10f2b5cd4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1709.004 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1f1a2da6b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1709.004 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 177bb45c2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1709.004 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 177bb45c2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1709.004 ; gain = 0.000

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 2c1a9d1ed

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1709.004 ; gain = 0.000

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 2c1a9d1ed

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1709.004 ; gain = 0.000

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 12 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 4 nets or LUTs. Breaked 0 LUT, combined 4 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1715.574 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              4  |                     4  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              4  |                     4  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 2a7895c7b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1715.574 ; gain = 6.570
Phase 2.5 Global Place Phase2 | Checksum: 2a54d2002

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1715.574 ; gain = 6.570
Phase 2 Global Placement | Checksum: 2a54d2002

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1715.574 ; gain = 6.570

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1d56b4b8c

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1715.574 ; gain = 6.570

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 19521bff2

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1715.574 ; gain = 6.570

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1e01aa119

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1715.574 ; gain = 6.570

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1b9c6c7bd

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1715.574 ; gain = 6.570

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 24dfd04df

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1715.574 ; gain = 6.570

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 210048482

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1715.574 ; gain = 6.570

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 14478665e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1715.574 ; gain = 6.570
Phase 3 Detail Placement | Checksum: 14478665e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1715.574 ; gain = 6.570

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 117047d26

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=3.483 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: ab3d9039

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 1729.707 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: a3a0ab29

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 1729.707 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 117047d26

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1729.707 ; gain = 20.703

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.483. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: b315cff9

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1729.707 ; gain = 20.703

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1729.707 ; gain = 20.703
Phase 4.1 Post Commit Optimization | Checksum: b315cff9

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1729.707 ; gain = 20.703

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: b315cff9

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1729.707 ; gain = 20.703

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: b315cff9

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1729.707 ; gain = 20.703
Phase 4.3 Placer Reporting | Checksum: b315cff9

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1729.707 ; gain = 20.703

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1729.707 ; gain = 0.000

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1729.707 ; gain = 20.703
Phase 4 Post Placement Optimization and Clean-Up | Checksum: b22bf175

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1729.707 ; gain = 20.703
Ending Placer Task | Checksum: 9d61bf8b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1729.707 ; gain = 20.703
69 Infos, 6 Warnings, 6 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1729.707 ; gain = 23.945
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_utilization -file block_design_top_wrapper_utilization_placed.rpt -pb block_design_top_wrapper_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_io -file block_design_top_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.172 . Memory (MB): peak = 1729.707 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file block_design_top_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1729.707 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1730.926 ; gain = 0.016
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.139 . Memory (MB): peak = 1730.926 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1730.926 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.061 . Memory (MB): peak = 1730.926 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1730.926 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1730.926 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.242 . Memory (MB): peak = 1730.926 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Jenny2/Documents/02Semester/FPGA_lab/task3/task3.runs/impl_1/block_design_top_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.095 . Memory (MB): peak = 1730.926 ; gain = 0.000
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 3.483 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
80 Infos, 6 Warnings, 6 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1737.074 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.124 . Memory (MB): peak = 1737.074 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1737.074 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 1737.074 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1737.074 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1737.074 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.224 . Memory (MB): peak = 1737.074 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Jenny2/Documents/02Semester/FPGA_lab/task3/task3.runs/impl_1/block_design_top_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 5b228717 ConstDB: 0 ShapeSum: 2c45c584 RouteDB: 15f972f0
Post Restoration Checksum: NetGraph: 386a11d8 | NumContArr: d7db0170 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 295970882

Time (s): cpu = 00:00:59 ; elapsed = 00:00:55 . Memory (MB): peak = 1834.109 ; gain = 97.035

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 295970882

Time (s): cpu = 00:00:59 ; elapsed = 00:00:55 . Memory (MB): peak = 1834.109 ; gain = 97.035

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 295970882

Time (s): cpu = 00:00:59 ; elapsed = 00:00:55 . Memory (MB): peak = 1834.109 ; gain = 97.035
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 387b916d5

Time (s): cpu = 00:01:00 ; elapsed = 00:00:56 . Memory (MB): peak = 1872.219 ; gain = 135.145
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.479  | TNS=0.000  | WHS=-0.145 | THS=-2.273 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 597
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 597
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 37c83330d

Time (s): cpu = 00:01:01 ; elapsed = 00:00:56 . Memory (MB): peak = 1872.219 ; gain = 135.145

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 37c83330d

Time (s): cpu = 00:01:01 ; elapsed = 00:00:56 . Memory (MB): peak = 1872.219 ; gain = 135.145

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 23e7b1fc4

Time (s): cpu = 00:01:02 ; elapsed = 00:00:56 . Memory (MB): peak = 1872.219 ; gain = 135.145
Phase 4 Initial Routing | Checksum: 23e7b1fc4

Time (s): cpu = 00:01:02 ; elapsed = 00:00:56 . Memory (MB): peak = 1872.219 ; gain = 135.145

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 31
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.592  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 25fefd82e

Time (s): cpu = 00:01:02 ; elapsed = 00:00:57 . Memory (MB): peak = 1872.219 ; gain = 135.145
Phase 5 Rip-up And Reroute | Checksum: 25fefd82e

Time (s): cpu = 00:01:02 ; elapsed = 00:00:57 . Memory (MB): peak = 1872.219 ; gain = 135.145

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 27b3a2b96

Time (s): cpu = 00:01:02 ; elapsed = 00:00:57 . Memory (MB): peak = 1872.219 ; gain = 135.145
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.707  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 6.1 Delay CleanUp | Checksum: 27b3a2b96

Time (s): cpu = 00:01:02 ; elapsed = 00:00:57 . Memory (MB): peak = 1872.219 ; gain = 135.145

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 27b3a2b96

Time (s): cpu = 00:01:02 ; elapsed = 00:00:57 . Memory (MB): peak = 1872.219 ; gain = 135.145
Phase 6 Delay and Skew Optimization | Checksum: 27b3a2b96

Time (s): cpu = 00:01:02 ; elapsed = 00:00:57 . Memory (MB): peak = 1872.219 ; gain = 135.145

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.707  | TNS=0.000  | WHS=0.106  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 2f1a78b82

Time (s): cpu = 00:01:02 ; elapsed = 00:00:57 . Memory (MB): peak = 1872.219 ; gain = 135.145
Phase 7 Post Hold Fix | Checksum: 2f1a78b82

Time (s): cpu = 00:01:02 ; elapsed = 00:00:57 . Memory (MB): peak = 1872.219 ; gain = 135.145

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.10407 %
  Global Horizontal Routing Utilization  = 0.0878972 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 2f1a78b82

Time (s): cpu = 00:01:02 ; elapsed = 00:00:57 . Memory (MB): peak = 1872.219 ; gain = 135.145

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2f1a78b82

Time (s): cpu = 00:01:02 ; elapsed = 00:00:57 . Memory (MB): peak = 1872.219 ; gain = 135.145

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 338b6e293

Time (s): cpu = 00:01:02 ; elapsed = 00:00:57 . Memory (MB): peak = 1872.219 ; gain = 135.145

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 338b6e293

Time (s): cpu = 00:01:02 ; elapsed = 00:00:57 . Memory (MB): peak = 1872.219 ; gain = 135.145

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.707  | TNS=0.000  | WHS=0.106  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 338b6e293

Time (s): cpu = 00:01:02 ; elapsed = 00:00:57 . Memory (MB): peak = 1872.219 ; gain = 135.145
Total Elapsed time in route_design: 56.876 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 16d775114

Time (s): cpu = 00:01:02 ; elapsed = 00:00:57 . Memory (MB): peak = 1872.219 ; gain = 135.145
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 16d775114

Time (s): cpu = 00:01:02 ; elapsed = 00:00:57 . Memory (MB): peak = 1872.219 ; gain = 135.145

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
92 Infos, 6 Warnings, 6 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:02 ; elapsed = 00:00:57 . Memory (MB): peak = 1872.219 ; gain = 135.145
INFO: [Vivado 12-24828] Executing command : report_drc -file block_design_top_wrapper_drc_routed.rpt -pb block_design_top_wrapper_drc_routed.pb -rpx block_design_top_wrapper_drc_routed.rpx
Command: report_drc -file block_design_top_wrapper_drc_routed.rpt -pb block_design_top_wrapper_drc_routed.pb -rpx block_design_top_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/Jenny2/Documents/02Semester/FPGA_lab/task3/task3.runs/impl_1/block_design_top_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 1911.477 ; gain = 39.258
INFO: [Vivado 12-24828] Executing command : report_methodology -file block_design_top_wrapper_methodology_drc_routed.rpt -pb block_design_top_wrapper_methodology_drc_routed.pb -rpx block_design_top_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file block_design_top_wrapper_methodology_drc_routed.rpt -pb block_design_top_wrapper_methodology_drc_routed.pb -rpx block_design_top_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/Jenny2/Documents/02Semester/FPGA_lab/task3/task3.runs/impl_1/block_design_top_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 1937.453 ; gain = 25.977
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file block_design_top_wrapper_timing_summary_routed.rpt -pb block_design_top_wrapper_timing_summary_routed.pb -rpx block_design_top_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Vivado 12-24838] Running report commands "report_incremental_reuse, report_route_status" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_route_status -file block_design_top_wrapper_route_status.rpt -pb block_design_top_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file block_design_top_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_power -file block_design_top_wrapper_power_routed.rpt -pb block_design_top_wrapper_power_summary_routed.pb -rpx block_design_top_wrapper_power_routed.rpx
Command: report_power -file block_design_top_wrapper_power_routed.rpt -pb block_design_top_wrapper_power_summary_routed.pb -rpx block_design_top_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
109 Infos, 6 Warnings, 6 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file block_design_top_wrapper_clock_utilization_routed.rpt
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file block_design_top_wrapper_bus_skew_routed.rpt -pb block_design_top_wrapper_bus_skew_routed.pb -rpx block_design_top_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
generate_parallel_reports: Time (s): cpu = 00:00:28 ; elapsed = 00:00:15 . Memory (MB): peak = 1944.332 ; gain = 72.113
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1944.332 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.118 . Memory (MB): peak = 1944.332 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1944.332 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.058 . Memory (MB): peak = 1944.332 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1944.332 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1944.332 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.214 . Memory (MB): peak = 1944.332 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Jenny2/Documents/02Semester/FPGA_lab/task3/task3.runs/impl_1/block_design_top_wrapper_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Wed Jul 16 16:06:23 2025...

*** Running vivado
    with args -log block_design_top_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source block_design_top_wrapper.tcl -notrace



****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Wed Jul 16 16:08:08 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source block_design_top_wrapper.tcl -notrace
Command: open_checkpoint block_design_top_wrapper_routed.dcp
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 614.559 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 52 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 711.578 ; gain = 0.871
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1247.691 ; gain = 0.000
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 1247.691 ; gain = 0.000
Read PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.287 . Memory (MB): peak = 1247.691 ; gain = 0.000
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1247.691 ; gain = 0.000
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.061 . Memory (MB): peak = 1247.691 ; gain = 0.000
Read Physdb Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.423 . Memory (MB): peak = 1247.691 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.552 . Memory (MB): peak = 1247.691 ; gain = 8.578
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1247.691 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2024.2 (64-bit) build 5239630
open_checkpoint: Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 1247.691 ; gain = 944.617
Command: write_bitstream -force block_design_top_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./block_design_top_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:38 ; elapsed = 00:00:29 . Memory (MB): peak = 1836.559 ; gain = 588.867
INFO: [Common 17-206] Exiting Vivado at Wed Jul 16 16:09:10 2025...
