@inproceedings{smith1992,
 author = {Smith, Michael D. and Horowitz, Mark and Lam, Monica S.},
 title = {Efficient Superscalar Performance Through Boosting},
 booktitle = {Proceedings of the Fifth International Conference on Architectural Support for Programming Languages and Operating Systems},
 series = {ASPLOS V},
 year = {1992},
 isbn = {0-89791-534-8},
 location = {Boston, Massachusetts, USA},
 pages = {248--259},
 numpages = {12},
 url = {http://doi.acm.org/10.1145/143365.143534},
 doi = {10.1145/143365.143534},
 acmid = {143534},
 publisher = {ACM},
 address = {New York, NY, USA},
} 

@inproceedings{Gonzalez1998,
 author = {Gonz\'{a}lez, Jos{\'e} and Gonz\'{a}lez, Antonio},
 title = {The Potential of Data Value Speculation to Boost ILP},
 booktitle = {Proceedings of the 12th International Conference on Supercomputing},
 series = {ICS '98},
 year = {1998},
 isbn = {0-89791-998-X},
 location = {Melbourne, Australia},
 pages = {21--28},
 numpages = {8},
 url = {http://doi.acm.org.udel.idm.oclc.org/10.1145/277830.277840},
 doi = {10.1145/277830.277840},
 acmid = {277840},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {data value speculation, limits of ILP, value prediction},
} 

@ARTICLE{Wang1999, 
author={L. Wang and T. C. Yang}, 
journal={IEE Proceedings - Computers and Digital Techniques}, 
title={Compiler/hardware co-design for instruction boosting in ILP processors}, 
year={1999}, 
volume={146}, 
number={6}, 
pages={269-274}, 
keywords={hardware-software codesign;parallel algorithms;program compilers;program control structures;LESS;compiler scheduling technique;compiler/hardware co-design;conditional branches;instruction boosting;instruction-level parallelism processors;renaming function;scheduling skeleton;speculative execution;superscalar execution model}, 
doi={10.1049/ip-cdt:19990790}, 
ISSN={1350-2387}, 
month={Nov},}

@INPROCEEDINGS{Tullsen1995, 
author={D. M. Tullsen and S. J. Eggers and H. M. Levy}, 
booktitle={Proceedings 22nd Annual International Symposium on Computer Architecture}, 
title={Simultaneous multithreading: Maximizing on-chip parallelism}, 
year={1995}, 
volume={}, 
number={}, 
pages={392-403}, 
keywords={computational complexity;computer architecture;multiprocessing systems;processor scheduling;cache configurations;fine-grain multithreaded processor;multiprocessing architectures;on-chip parallelism maximisation;processor utilization;simultaneous multithreading;superscalar's multiple functional units;Computer science;Delay;Modems;Multithreading;Parallel processing;Permission;Samarium;Switches;Throughput;Yarn}, 
doi={}, 
ISSN={1063-6897}, 
month={June},}

@inproceedings{Blumofe95,
 author = {Blumofe, Robert D. and Joerg, Christopher F. and Kuszmaul, Bradley C. and Leiserson, Charles E. and Randall, Keith H. and Zhou, Yuli},
 title = {Cilk: An Efficient Multithreaded Runtime System},
 booktitle = {Proceedings of the Fifth ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming},
 series = {PPOPP '95},
 year = {1995},
 isbn = {0-89791-700-6},
 location = {Santa Barbara, California, USA},
 pages = {207--216},
 numpages = {10},
 url = {http://doi.acm.org/10.1145/209936.209958},
 doi = {10.1145/209936.209958},
 acmid = {209958},
 publisher = {ACM},
 address = {New York, NY, USA},
} 

@INPROCEEDINGS{GovindAltman94, 
author={R. Govindarajan and E. R. Altman and G. R. Gao}, 
booktitle={Proceedings of MICRO-27. The 27th Annual IEEE/ACM International Symposium on Microarchitecture}, 
title={Minimizing register requirements under resource-constrained rate-optimal software pipelining}, 
year={1994}, 
volume={}, 
number={}, 
pages={85-94}, 
keywords={parallel programming;scheduling;function units;machine architecture;mathematical formulation;periodic linear scheduling framework;processor resources;register requirements minimisation;resource-constrained rate-optimal software pipelining;software-pipelined schedule;Computer architecture;Computer science;Distributed computing;Machinery;Permission;Pipeline processing;Processor scheduling;Registers;Space technology;Visualization}, 
doi={10.1145/192724.192733}, 
ISSN={1072-4451}, 
month={Nov},}

@inproceedings{RuttenbergGao96,
 author = {Ruttenberg, John and Gao, G. R. and Stoutchinin, A. and Lichtenstein, W.},
 title = {Software Pipelining Showdown: Optimal vs. Heuristic Methods in a Production Compiler},
 booktitle = {Proceedings of the ACM SIGPLAN 1996 Conference on Programming Language Design and Implementation},
 series = {PLDI '96},
 year = {1996},
 isbn = {0-89791-795-2},
 location = {Philadelphia, Pennsylvania, USA},
 pages = {1--11},
 numpages = {11},
 url = {http://doi.acm.org/10.1145/231379.231385},
 doi = {10.1145/231379.231385},
 acmid = {231385},
 publisher = {ACM},
 address = {New York, NY, USA},
} 

@inproceedings{SreedharVugranam96,
 author = {Sreedhar, Vugranam C. and Gao, Guang R. and Lee, Yong-Fong},
 title = {A New Framework for Exhaustive and Incremental Data Flow Analysis Using DJ Graphs},
 booktitle = {Proceedings of the ACM SIGPLAN 1996 Conference on Programming Language Design and Implementation},
 series = {PLDI '96},
 year = {1996},
 isbn = {0-89791-795-2},
 location = {Philadelphia, Pennsylvania, USA},
 pages = {278--290},
 numpages = {13},
 url = {http://doi.acm.org/10.1145/231379.231434},
 doi = {10.1145/231379.231434},
 acmid = {231434},
 publisher = {ACM},
 address = {New York, NY, USA},
} 

@TECHREPORT{Cai99,
    author = {Haiying Cai and Olivier Maquelin and Prasad Kakulavarapu and Guang R. Gao},
    title = {Design and Evaluation of Dynamic Load Balancing Schemes under a Fine-grain Multithreaded Execution Model},
    institution = {In Proc. of the Multithreaded Execution Architecture and Compilation Workshop},
    year = {1999}
}

@MISC{Marquez97,
    author = {Andres Marquez and Kevin B. Theobald and Xinan Tang and Guang R. Gao},
    title = {A Superstrand Architecture},
    year = {1997}
}

@inproceedings{StoutchininGao2001,
 author = {Stoutchinin, Artour and Amaral, Jos{\'e} N. and Gao, Guang R. and Dehnert, James C. and Jain, Suneel and Douillet, Alban},
 title = {Speculative Prefetching of Induction Pointers},
 booktitle = {Proceedings of the 10th International Conference on Compiler Construction},
 series = {CC '01},
 year = {2001},
 isbn = {3-540-41861-X},
 pages = {289--303},
 numpages = {15},
 url = {http://dl.acm.org/citation.cfm?id=647477.727781},
 acmid = {727781},
 publisher = {Springer-Verlag},
 address = {London, UK, UK},
} 

@inproceedings{Yang2002,
 author = {Yang, Hongbo and Gao, Guang R. and Leung, Clement},
 title = {On Achieving Balanced Power Consumption in Software Pipelined Loops},
 booktitle = {Proceedings of the 2002 International Conference on Compilers, Architecture, and Synthesis for Embedded Systems},
 series = {CASES '02},
 year = {2002},
 isbn = {1-58113-575-0},
 location = {Grenoble, France},
 pages = {210--217},
 numpages = {8},
 url = {http://doi.acm.org/10.1145/581630.581663},
 doi = {10.1145/581630.581663},
 acmid = {581663},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {instruction level parallelism, power-aware compilation, software pipelining},
} 

@Inbook{Yang2004,
author="Yang, Hongbo
and Govindarajan, R.
and Gao, Guang R.
and Hu, Ziang",
editor="Rauchwerger, Lawrence",
title="Compiler-Assisted Cache Replacement: Problem Formulation and Performance Evaluation",
bookTitle="Languages and Compilers for Parallel Computing: 16th International Workshop, LCPC 2003, College Station, TX, USA, October 2-4, 2003. Revised Papers",
year="2004",
publisher="Springer Berlin Heidelberg",
address="Berlin, Heidelberg",
pages="77--92",
isbn="978-3-540-24644-2",
doi="10.1007/978-3-540-24644-2_6",
url="https://doi.org/10.1007/978-3-540-24644-2_6"
}

@article{top500,
  title = {Top500 Novermber 2017 List},
  year = 2017,
  url = {https://www.top500.org/lists/2017/11/},
  urldate = {2018-01-01}
}


@article{phi7290f,
  title = {Intel Xeon Phi 7290F},
  year = 2016,
  url = {https://ark.intel.com/products/95831/Intel-Xeon-Phi-Processor-7290F-16GB-1_50-GHz-72-core},
  urldate = {2018-01-01}
}

@article{tesla,
  title = {NVIDIA Tesla},
  year = 2017,
  url = {https://www.nvidia.com/en-us/data-center/},
  urldate = {2018-01-01}
}

@article{amdgpgpu,
  title = {AMD GPU Compute},
  year = 2017,
  url = {http://www.amd.com/en-us/products/graphics/server/gpu-compute},
  urldate = {2018-01-01}
}


@article{intelTurboboost,
  title = {Intel Turbo Boost},
  year = 2017,
  url = {https://www.intel.com/content/www/us/en/architecture-and-technology/turbo-boost/turbo-boost-technology.html},
  urldate = {2018-01-01}
}

@article{inteltbb,
  title = {Intel Thread Building Blocks},
  year = 2017,
  url = {https://software.intel.com/en-us/intel-tbb},
  urldate = {2018-01-01}
}

@article{intelclock,
  title = {Intel Clock Speeds},
  year = 2014,
  url = {https://software.intel.com/en-us/blogs/2014/02/19/why-has-cpu-frequency-ceased-to-grow},
  urldate = {2018-01-01}
}

@article{scaling,
  title = {The Future of Microprocessors},
  year = 2011,
  url = {https://cacm.acm.org/magazines/2011/5/107702-the-future-of-microprocessors/fulltext},
  urldate = {2018-01-01}
}

@article{tiktok,
  title = {Intel’s ‘Tick-Tock’ Seemingly Dead, Becomes ‘Process-Architecture-Optimization’},
  year = 2016,
  url = {https://www.anandtech.com/show/10183/intels-tick-tock-seemingly-dead-becomes-process-architecture-optimization},
  urldate = {2018-01-01}
}


@article{inteltiktok,
  title = {Intel Tick-Tock Model},
  year = 2016,
  url = {https://www.intel.com/content/www/us/en/silicon-innovations/intel-tick-tock-model-general.html},
  urldate = {2018-01-01}
}

@article{catapult,
  title = {Project Catapult},
  year = 2017,
  url = {https://www.microsoft.com/en-us/research/project/project-catapult/},
  urldate = {2018-01-01}
}

@inproceedings{Jouppi2017,
 author = {Jouppi, Norman P. and Young, Cliff and Patil, Nishant and Patterson, David and Agrawal, Gaurav and Bajwa, Raminder and Bates, Sarah and Bhatia, Suresh and Boden, Nan and Borchers, Al and Boyle, Rick and Cantin, Pierre-luc and Chao, Clifford and Clark, Chris and Coriell, Jeremy and Daley, Mike and Dau, Matt and Dean, Jeffrey and Gelb, Ben and Ghaemmaghami, Tara Vazir and Gottipati, Rajendra and Gulland, William and Hagmann, Robert and Ho, C. Richard and Hogberg, Doug and Hu, John and Hundt, Robert and Hurt, Dan and Ibarz, Julian and Jaffey, Aaron and Jaworski, Alek and Kaplan, Alexander and Khaitan, Harshit and Killebrew, Daniel and Koch, Andy and Kumar, Naveen and Lacy, Steve and Laudon, James and Law, James and Le, Diemthu and Leary, Chris and Liu, Zhuyuan and Lucke, Kyle and Lundin, Alan and MacKean, Gordon and Maggiore, Adriana and Mahony, Maire and Miller, Kieran and Nagarajan, Rahul and Narayanaswami, Ravi and Ni, Ray and Nix, Kathy and Norrie, Thomas and Omernick, Mark and Penukonda, Narayana and Phelps, Andy and Ross, Jonathan and Ross, Matt and Salek, Amir and Samadiani, Emad and Severn, Chris and Sizikov, Gregory and Snelham, Matthew and Souter, Jed and Steinberg, Dan and Swing, Andy and Tan, Mercedes and Thorson, Gregory and Tian, Bo and Toma, Horia and Tuttle, Erick and Vasudevan, Vijay and Walter, Richard and Wang, Walter and Wilcox, Eric and Yoon, Doe Hyun},
 title = {In-Datacenter Performance Analysis of a Tensor Processing Unit},
 booktitle = {Proceedings of the 44th Annual International Symposium on Computer Architecture},
 series = {ISCA '17},
 year = {2017},
 isbn = {978-1-4503-4892-8},
 location = {Toronto, ON, Canada},
 pages = {1--12},
 numpages = {12},
 url = {http://doi.acm.org/10.1145/3079856.3080246},
 doi = {10.1145/3079856.3080246},
 acmid = {3080246},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {CNN, DNN, GPU, LSTM, MLP, RNN, TPU, TensorFlow, accelerator, deep learning, domain-specific architecture, neural network},
} 

@phdthesis{Joerg1996phd,
 author = {Joerg Christopher},
 advisor = {Charles Leiserson},
 title = {{The Cilk System for Parallel Multithreaded Computing}},
 year = {1996},
 publisher = {Stanford University},
 address = {Stanford, CA, USA},
}

@INPROCEEDINGS{cyclops2006, 
author={Juan del Cuvillo and Weirong Zhu and Ziang Hu and Guang R. Gao}, 
booktitle={20th International Symposium on High-Performance Computing in an Advanced Collaborative Environment (HPCS'06)}, 
title={Toward a Software Infrastructure for the Cyclops-64 Cellular Architecture}, 
year={2006}, 
volume={}, 
number={}, 
pages={9-9}, 
keywords={Application software;Computational modeling;Computer architecture;Hardware;Program processors;Runtime library;Software libraries;Software tools;System software;Yarn}, 
doi={10.1109/HPCS.2006.48}, 
ISSN={1550-5243}, 
month={May},}

@INPROCEEDINGS{GaoSterling96, 
author={Guang Gao and K. K. Likharev and P. C. Messina and T. L. Sterling}, 
booktitle={Frontiers of Massively Parallel Computing, 1996. Proceedings Frontiers '96., Sixth Symposium on the}, 
title={Hybrid technology multithreaded architecture}, 
year={1996}, 
volume={}, 
number={}, 
pages={98-105}, 
keywords={holographic storage;parallel architectures;semiconductor storage;superconducting logic circuits;100 GHz;advanced semiconductor high-density memory;clock rates;computational performance;hybrid technology multithreaded architecture;interconnection bandwidth;memory capacity;memory hierarchy;multithreaded program execution models;optical 3D holographic storage;optical networks;optical technology;parallel architecture;semiconductor technology;superconducting rapid single-flux quantum logic technology;superconductor memory;superconductor technology;Bandwidth;Clocks;Computer architecture;Holographic optical components;Holography;Integrated optics;Logic devices;Merging;Parallel architectures;Superconducting logic circuits}, 
doi={10.1109/FMPC.1996.558066}, 
ISSN={1088-4955}, 
month={Oct},}

@article{avx512,
  title = {Project Catapult},
  year = 2013,
  url = {https://software.intel.com/en-us/blogs/2013/avx-512-instructions},
  urldate = {2017-20-06}
}

@INPROCEEDINGS{Jacquet2003, 
author={A. Jacquet and V. Janot and C. Leung and G. R. Gao and R. Govindarajan and T. L. Sterling}, 
booktitle={Proceedings International Parallel and Distributed Processing Symposium}, 
title={An executable analytical performance evaluation approach for early performance prediction}, 
year={2003}, 
volume={}, 
number={}, 
pages={8 pp.-}, 
keywords={multi-threading;performance evaluation;queueing theory;storage management;synchronisation;design space exploration;early performance prediction;executable analytical performance evaluation approach;high performance multithreaded architecture;latency tolerance;program execution model;queuing simulation tool;synchronization;Analytical models;Computer architecture;Delay;Hardware;Multithreading;Performance analysis;Performance gain;Queueing analysis;Space exploration;Supercomputers}, 
doi={10.1109/IPDPS.2003.1213484}, 
ISSN={1530-2075}, 
month={April},}