<!DOCTYPE html>
<html lang="en"><head><meta charset="UTF-8" /><title>DBLP: 38. MICRO 2005</title><link href="http://dblp.dagstuhl.de/css/dblp-classic-2012-01-04.css" rel="stylesheet" type="text/css" /></head><body><!-- banner -->
<div id="banner">
<!--[if lt IE 9]><div class="message fancy" data-version="2014-01-01">Sorry, but you need <a href="http://windows.microsoft.com/en-us/internet-explorer/download-ie">Internet Explorer 9 or newer</a> to view our pages without any error. Please upgrade your web browser.</div><![endif]-->
<div class="message fancy" data-version="2014-02-13">These are the <strong>new dblp web pages</strong>. We hope that you will find the new and improved functions of this site useful.<br/>If you experience any trouble or if you do have any comments <a href="mailto:dblp-website@dagstuhl.de">please let us know!</a></div>
</div>
<div class="llogo"><a href="http://dblp.dagstuhl.de/db/"><img alt="dblp computer science bibliography" src="http://dblp.dagstuhl.de/img/classic/Logo.gif" height="60" width="170" style="border:0px" /></a></div>
<div class="rlogo"><a href="http://www.uni-trier.de"><img alt="University of Trier" src="http://dblp.dagstuhl.de/img/classic/logo_universitaet-trier.gif" height="48" width="215" style="border:0px" /></a></div>
<div class="clogo"><a href="http://www.dagstuhl.de/"><img alt="Schloss Dagstuhl LZI" src="http://dblp.dagstuhl.de/img/classic/lzi_logo.gif" height="56" width="251" style="border:0px" /></a></div>
<h1 id="db/conf/micro/micro2005">38. MICRO 2005:
Barcelona, Spain</h1>
<p>Listing of the <a href="http://dblp.dagstuhl.de/db/">DBLP Bibliography Server</a> - <a href="http://dblp.dagstuhl.de/faq/">FAQ</a><br />Other views: <a href="http://dblp.dagstuhl.de/db/ht/conf/micro/micro2005">modern</a><br />Other mirrors: <a href="http://dblp1.uni-trier.de/db/conf/micro/micro2005">Trier I</a> - <a href="http://dblp.uni-trier.de/db/hc/conf/micro/micro2005">Trier II</a> - <a href="http://dblp.dagstuhl.de/db/hc/conf/micro/micro2005">Dagstuhl</a><br /></p><hr />
<p><a href="http://dblp.dagstuhl.de//db/conf/micro/index.html">back to MICRO</a></p> 
<ul>
</ul>

 

<h2>Introduction</h2>
 

<ul>
</ul>



<h2>Keynote I</h2>
 

<ul>
</ul>



<h2>Session I:
Register File and Memory System</h2>
 

<ul>
<li id="OehmkeBMR05"><a href="http://dblp.dagstuhl.de/pers/hc/o/Oehmke:David_W=">David W. Oehmke</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Binkert:Nathan_L=">Nathan L. Binkert</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mudge:Trevor_N=">Trevor N. Mudge</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Reinhardt:Steven_K=">Steven K. Reinhardt</a>:<br /><b>How to Fake 1000 Registers.</b> 7-18<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2005.21"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/OehmkeBMR05.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/OehmkeBMR05.xml">XML</a></small></small></li>
<li id="HinesTW05"><a href="http://dblp.dagstuhl.de/pers/hc/h/Hines:Stephen">Stephen Hines</a>, <a href="http://dblp.dagstuhl.de/pers/hc/t/Tyson:Gary_S=">Gary S. Tyson</a>, <a href="http://dblp.dagstuhl.de/pers/hc/w/Whalley:David_B=">David B. Whalley</a>:<br /><b>Reducing Instruction Fetch Cost by Packing Instructions into RegisterWindows.</b> 19-29<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2005.27"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/HinesTW05.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/HinesTW05.xml">XML</a></small></small></li>
<li id="KrishnaswamyG05"><a href="http://dblp.dagstuhl.de/pers/hc/k/Krishnaswamy:Arvind">Arvind Krishnaswamy</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Gupta:Rajiv">Rajiv Gupta</a>:<br /><b>Efficient Use of Invisible Registers in Thumb Code.</b> 30-42<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2005.19"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/KrishnaswamyG05.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/KrishnaswamyG05.xml">XML</a></small></small></li>
</ul>



<h2>Session II:
Processor Design and Optimization</h2>
 

<ul>
<li id="KimMSP05"><a href="http://dblp.dagstuhl.de/pers/hc/k/Kim:Hyesoon">Hyesoon Kim</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mutlu:Onur">Onur Mutlu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Stark:Jared">Jared Stark</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Patt:Yale_N=">Yale N. Patt</a>:<br /><b>Wish Branches: Combining Conditional Branching and Predication for Adaptive Predicated Execution.</b> 43-54<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2005.38"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/KimMSP05.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/KimMSP05.xml">XML</a></small></small></li>
<li id="SalverdaZ05"><a href="http://dblp.dagstuhl.de/pers/hc/s/Salverda:Pierre">Pierre Salverda</a>, <a href="http://dblp.dagstuhl.de/pers/hc/z/Zilles:Craig_B=">Craig B. Zilles</a>:<br /><b>A Criticality Analysis of Clustering in Superscalar Processors.</b> 55-66<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2005.6"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/SalverdaZ05.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/SalverdaZ05.xml">XML</a></small></small></li>
<li id="YourstG05"><a href="http://dblp.dagstuhl.de/pers/hc/y/Yourst:Matt_T=">Matt T. Yourst</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Ghose:Kanad">Kanad Ghose</a>:<br /><b>Incremental Commit Groups for Non-Atomic Trace Processing.</b> 67-80<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2005.23"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/YourstG05.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/YourstG05.xml">XML</a></small></small></li>
</ul>



<h2>Session III:
Multithreading / CMP</h2>
 

<ul>
<li id="OhsawaTKM05"><a href="http://dblp.dagstuhl.de/pers/hc/o/Ohsawa:Taku">Taku Ohsawa</a>, <a href="http://dblp.dagstuhl.de/pers/hc/t/Takagi:Masamichi">Masamichi Takagi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kawahara:Shoji">Shoji Kawahara</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Matsushita:Satoshi">Satoshi Matsushita</a>:<br /><b>Pinot: Speculative Multi-threading Processor Architecture Exploiting Parallelism over a Wide Range of Granularities.</b> 81-92<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2005.26"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/OhsawaTKM05.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/OhsawaTKM05.xml">XML</a></small></small></li>
<li id="LuDHNA05"><a href="http://dblp.dagstuhl.de/pers/hc/l/Lu:Jiwei">Jiwei Lu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Das:Abhinav">Abhinav Das</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Hsu:Wei=Chung">Wei-Chung Hsu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/n/Nguyen:Khoa">Khoa Nguyen</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Abraham:Santosh_G=">Santosh G. Abraham</a>:<br /><b>Dynamic Helper Threaded Prefetching on the Sun UltraSPARC CMP Processor.</b> 93-104<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2005.18"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/LuDHNA05.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/LuDHNA05.xml">XML</a></small></small></li>
<li id="OttoniRSA05"><a href="http://dblp.dagstuhl.de/pers/hc/o/Ottoni:Guilherme">Guilherme Ottoni</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Rangan:Ram">Ram Rangan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Stoler:Adam">Adam Stoler</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/August:David_I=">David I. August</a>:<br /><b>Automatic Thread Extraction with Decoupled Software Pipelining.</b> 105-118<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2005.13"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/OttoniRSA05.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/OttoniRSA05.xml">XML</a></small></small></li>
</ul>



<h2>Session IV:
Compilers and Dynamic Optimization</h2>
 

<ul>
<li id="LarsenRA05"><a href="http://dblp.dagstuhl.de/pers/hc/l/Larsen:Samuel">Samuel Larsen</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Rabbah:Rodric_M=">Rodric M. Rabbah</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Amarasinghe:Saman_P=">Saman P. Amarasinghe</a>:<br /><b>Exploiting Vector Parallelism in Software Pipelined Loops.</b> 119-129<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2005.20"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/LarsenRA05.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/LarsenRA05.xml">XML</a></small></small></li>
<li id="BondM05"><a href="http://dblp.dagstuhl.de/pers/hc/b/Bond:Michael_D=">Michael D. Bond</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/McKinley:Kathryn_S=">Kathryn S. McKinley</a>:<br /><b>Continuous Path and Edge Profiling.</b> 130-140<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2005.16"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/BondM05.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/BondM05.xml">XML</a></small></small></li>
<li id="HinikerHS05"><a href="http://dblp.dagstuhl.de/pers/hc/h/Hiniker:David">David Hiniker</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Hazelwood:Kim_M=">Kim M. Hazelwood</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Smith:Michael_D=">Michael D. Smith</a>:<br /><b>Improving Region Selection in Dynamic Optimization Systems.</b> 141-154<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2005.22"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/HinikerHS05.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/HinikerHS05.xml">XML</a></small></small></li>
</ul>



<h2>Keynote II</h2>
 

<ul>
</ul>



<h2>Session V:
Memory Disambiguation and Optimization</h2>
 

<ul>
<li id="ShaMR05"><a href="http://dblp.dagstuhl.de/pers/hc/s/Sha:Tingting">Tingting Sha</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Martin:Milo_M=_K=">Milo M. K. Martin</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Roth:Amir">Amir Roth</a>:<br /><b>Scalable Store-Load Forwarding via Store Queue Index Prediction.</b> 159-170<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2005.29"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/ShaMR05.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/ShaMR05.xml">XML</a></small></small></li>
<li id="StoneWF05"><a href="http://dblp.dagstuhl.de/pers/hc/s/Stone:Sam_S=">Sam S. Stone</a>, <a href="http://dblp.dagstuhl.de/pers/hc/w/Woley:Kevin_M=">Kevin M. Woley</a>, <a href="http://dblp.dagstuhl.de/pers/hc/f/Frank:Matthew_I=">Matthew I. Frank</a>:<br /><b>Address-Indexed Memory Disambiguation and Store-to-Load Forwarding.</b> 171-182<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2005.10"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/StoneWF05.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/StoneWF05.xml">XML</a></small></small></li>
<li id="ChouSA05"><a href="http://dblp.dagstuhl.de/pers/hc/c/Chou:Yuan">Yuan Chou</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Spracklen:Lawrence">Lawrence Spracklen</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Abraham:Santosh_G=">Santosh G. Abraham</a>:<br /><b>Store Memory-Level Parallelism Optimizations for Commercial Applications.</b> 183-196<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2005.31"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/ChouSA05.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/ChouSA05.xml">XML</a></small></small></li>
</ul>



<h2>Session VI:
Processor Design</h2>
 

<ul>
<li id="BowerSO05"><a href="http://dblp.dagstuhl.de/pers/hc/b/Bower:Fred_A=">Fred A. Bower</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Sorin:Daniel_J=">Daniel J. Sorin</a>, <a href="http://dblp.dagstuhl.de/pers/hc/o/Ozev:Sule">Sule Ozev</a>:<br /><b>A Mechanism for Online Diagnosis of Hard Faults in Microprocessors.</b> 197-208<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2005.8"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/BowerSO05.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/BowerSO05.xml">XML</a></small></small></li>
<li id="BazeghiMR05"><a href="http://dblp.dagstuhl.de/pers/hc/b/Bazeghi:Cyrus">Cyrus Bazeghi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mesa=Martinez:Francisco_J=">Francisco J. Mesa-Martinez</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Renau:Jose">Jose Renau</a>:<br /><b>uComplexity: Estimating Processor Design Effort.</b> 209-218<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2005.37"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/BazeghiMR05.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/BazeghiMR05.xml">XML</a></small></small></li>
<li id="FanKPM05"><a href="http://dblp.dagstuhl.de/pers/hc/f/Fan:Kevin">Kevin Fan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kudlur:Manjunath">Manjunath Kudlur</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Park:Hyunchul">Hyunchul Park</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mahlke:Scott_A=">Scott A. Mahlke</a>:<br /><b>Cost Sensitive Modulo Scheduling in a Loop Accelerator Synthesis System.</b> 219-232<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2005.17"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/FanKPM05.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/FanKPM05.xml">XML</a></small></small></li>
</ul>



<h2>Session VII:
Speculation</h2>
 

<ul>
<li id="MutluKP05"><a href="http://dblp.dagstuhl.de/pers/hc/m/Mutlu:Onur">Onur Mutlu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kim:Hyesoon">Hyesoon Kim</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Patt:Yale_N=">Yale N. Patt</a>:<br /><b>Address-Value Delta (AVD) Prediction: Increasing the Effectiveness of Runahead Execution by Exploiting Regular Memory Allocation Patterns.</b> 233-244<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2005.11"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/MutluKP05.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/MutluKP05.xml">XML</a></small></small></li>
<li id="KirmanKM05"><a href="http://dblp.dagstuhl.de/pers/hc/k/Kirman:Meyrem">Meyrem Kirman</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kirman:Nevin">Nevin Kirman</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mart=iacute=nez:Jos=eacute=_F=">Jos&#233; F. Mart&#237;nez</a>:<br /><b>Cherry-MP: Correctly Integrating Checkpointed Early Resource Recycling in Chip Multiprocessors.</b> 245-256<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2005.15"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/KirmanKM05.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/KirmanKM05.xml">XML</a></small></small></li>
<li id="SarangiLZ05"><a href="http://dblp.dagstuhl.de/pers/hc/s/Sarangi:Smruti_R=">Smruti R. Sarangi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Liu:Wei">Wei Liu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/z/Zhou:Yuanyuan">Yuanyuan Zhou</a>:<br /><b>ReSlice: Selective Re-Execution of Long-Retired Misspeculated Instructions Using Forward Slicing.</b> 257-270<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2005.28"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/SarangiLZ05.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/SarangiLZ05.xml">XML</a></small></small></li>
</ul>



<h2>Session VIII:
Power, Temperature and Fault Management</h2>
 

<ul>
<li id="WuMCRCWLB05"><a href="http://dblp.dagstuhl.de/pers/hc/w/Wu:Qiang">Qiang Wu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Martonosi:Margaret">Margaret Martonosi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Clark:Douglas_W=">Douglas W. Clark</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Reddi:Vijay_Janapa">Vijay Janapa Reddi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Connors:Dan">Dan Connors</a>, <a href="http://dblp.dagstuhl.de/pers/hc/w/Wu:Youfeng">Youfeng Wu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Lee:Jin">Jin Lee</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Brooks:David_M=">David M. Brooks</a>:<br /><b>A Dynamic Compilation Framework for Controlling Microprocessor Energy and Performance.</b> 271-282<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2005.7"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/WuMCRCWLB05.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/WuMCRCWLB05.xml">XML</a></small></small></li>
<li id="KuOMI05"><a href="http://dblp.dagstuhl.de/pers/hc/k/Ku:Ja_Chun">Ja Chun Ku</a>, <a href="http://dblp.dagstuhl.de/pers/hc/o/Ozdemir:Serkan">Serkan Ozdemir</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Memik:Gokhan">Gokhan Memik</a>, <a href="http://dblp.dagstuhl.de/pers/hc/i/Ismail:Yehea_I=">Yehea I. Ismail</a>:<br /><b>Thermal Management of On-Chip Caches Through Power Density Minimization.</b> 283-293<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2005.36"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/KuOMI05.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/KuOMI05.xml">XML</a></small></small></li>
<li id="PowellSV05"><a href="http://dblp.dagstuhl.de/pers/hc/p/Powell:Michael_D=">Michael D. Powell</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Schuchman:Ethan">Ethan Schuchman</a>, <a href="http://dblp.dagstuhl.de/pers/hc/v/Vijaykumar:T=_N=">T. N. Vijaykumar</a>:<br /><b>Balancing Resource Utilization to Mitigate Power Density in Processor Pipelines.</b> 294-304<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2005.14"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/PowellSV05.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/PowellSV05.xml">XML</a></small></small></li>
<li id="MetodiTC05"><a href="http://dblp.dagstuhl.de/pers/hc/m/Metodi:Tzvetan_S=">Tzvetan S. Metodi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/t/Thaker:Darshan_D=">Darshan D. Thaker</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Cross:Andrew_W=">Andrew W. Cross</a>:<br /><b>A Quantum Logic Array Microarchitecture: Scalable Quantum Data Movement and Computation.</b> 305-318<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2005.9"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/MetodiTC05.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/MetodiTC05.xml">XML</a></small></small></li>
</ul>



<h2>Session IX:
Processor Architecture and Programming</h2>
 

<ul>
<li id="BarnesRH05"><a href="http://dblp.dagstuhl.de/pers/hc/b/Barnes:Ronald_D=">Ronald D. Barnes</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Ryoo:Shane">Shane Ryoo</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Hwu:Wen=mei_W=">Wen-mei W. Hwu</a>:<br /><b>&#34;Flea-flicker&#34; Multipass Pipelining: An Alternative to the High-Power Out-of-Order Offense.</b> 319-330<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2005.1"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/BarnesRH05.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/BarnesRH05.xml">XML</a></small></small></li>
<li id="WaerdtVDMYZBIAKRA05"><a href="http://dblp.dagstuhl.de/pers/hc/w/Waerdt:Jan=Willem_van_de">Jan-Willem van de Waerdt</a>, <a href="http://dblp.dagstuhl.de/pers/hc/v/Vassiliadis:Stamatis">Stamatis Vassiliadis</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Das:Sanjeev">Sanjeev Das</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mirolo:Sebastian">Sebastian Mirolo</a>, <a href="http://dblp.dagstuhl.de/pers/hc/y/Yen:Chris">Chris Yen</a>, <a href="http://dblp.dagstuhl.de/pers/hc/z/Zhong:Bill">Bill Zhong</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Basto:Carlos">Carlos Basto</a>, <a href="http://dblp.dagstuhl.de/pers/hc/i/Itegem:Jean=Paul_van">Jean-Paul van Itegem</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Amirtharaj:Dinesh">Dinesh Amirtharaj</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kalra:Kulbhushan">Kulbhushan Kalra</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Rodriguez:Pedro">Pedro Rodriguez</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Antwerpen:Hans_Van">Hans Van Antwerpen</a>:<br /><b>The TM3270 Media-Processor.</b> 331-342<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2005.35"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/WaerdtVDMYZBIAKRA05.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/WaerdtVDMYZBIAKRA05.xml">XML</a></small></small></li>
<li id="GummarajuR05"><a href="http://dblp.dagstuhl.de/pers/hc/g/Gummaraju:Jayanth">Jayanth Gummaraju</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Rosenblum:Mendel">Mendel Rosenblum</a>:<br /><b>Stream Programming on General-Purpose Processors.</b> 343-354<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2005.32"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/GummarajuR05.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/GummarajuR05.xml">XML</a></small></small></li>
<li id="MoyaGRFE05"><a href="http://dblp.dagstuhl.de/pers/hc/b/Barrio:Victor_Moya_Del">Victor Moya Del Barrio</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Gonz=aacute=lez:Carlos">Carlos Gonz&#225;lez</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Roca:Jordi">Jordi Roca</a>, <a href="http://dblp.dagstuhl.de/pers/hc/f/Fern=aacute=ndez:Agustin">Agustin Fern&#225;ndez</a>, <a href="http://dblp.dagstuhl.de/pers/hc/e/Espasa:Roger">Roger Espasa</a>:<br /><b>Shader Performance Analysis on a Modern GPU Architecture.</b> 355-364<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2005.30"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/MoyaGRFE05.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/MoyaGRFE05.xml">XML</a></small></small></li>
</ul>


<div class="footer"><a href="http://dblp.dagstuhl.de/db/">Home</a> | <a href="http://dblp.dagstuhl.de/db/conf/">Conferences</a> | <a href="http://dblp.dagstuhl.de/db/journals/">Journals</a> | <a href="http://dblp.dagstuhl.de/db/series/">Series</a> | <a href="http://dblp.dagstuhl.de/faq">FAQ</a> &#8212; Search: <a href="http://dblp.l3s.de">Faceted</a> | <a href="http://dblp.isearch-it-solutions.net/">Free</a> | <a href="http://www.dblp.org/search/">Complete</a> | <a href="http://dblp.dagstuhl.de/search">DBLP</a></div>

<small>Last update 2015-02-13 01:01 CET by the <a href="http://dblp.dagstuhl.de/db/about/team">DBLP Team</a> &#8212; <a href="http://opendefinition.org/"><img alt="This material is Open Data" src="http://dblp.dagstuhl.de/img/opendata.80x15.blue.png" style="position:relative; top:3px; border:0px;" /></a> Data released under the <a href="http://opendatacommons.org/licenses/by/summary/">ODC-BY&#160;1.0 license</a> &#8212; See also our <a href="http://dblp.dagstuhl.de/db/copyright">legal information page</a></small></body></html>
