$date
	Fri Jul 04 11:11:17 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module request_handler_tb $end
$var wire 10 ! floor_requests [9:0] $end
$var reg 1 " clear_current_request $end
$var reg 1 # clk $end
$var reg 4 $ current_floor [3:0] $end
$var reg 10 % new_requests [9:0] $end
$var reg 1 & reset $end
$scope module dut $end
$var wire 1 " clear_current_request $end
$var wire 1 # clk $end
$var wire 4 ' current_floor [3:0] $end
$var wire 10 ( new_requests [9:0] $end
$var wire 1 & reset $end
$var reg 10 ) floor_requests [9:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 )
b0 (
b0 '
1&
b0 %
b0 $
0#
0"
b0 !
$end
#5000
1#
#10000
0#
#15000
1#
#20000
0#
b1001100100 %
b1001100100 (
b1 $
b1 '
0&
#25000
b1001100100 !
b1001100100 )
1#
#30000
0#
b0 %
b0 (
#35000
1#
#40000
0#
#45000
1#
#50000
0#
b10 $
b10 '
#55000
1#
#60000
0#
#65000
1#
#70000
0#
#75000
1#
#80000
0#
#85000
1#
#90000
0#
#95000
1#
#100000
0#
b100 $
b100 '
#105000
1#
#110000
0#
#115000
1#
#120000
0#
#125000
1#
#130000
0#
#135000
1#
#140000
0#
#145000
1#
#150000
0#
b101 $
b101 '
#155000
1#
#160000
0#
#165000
1#
#170000
0#
#175000
1#
#180000
0#
#185000
1#
#190000
0#
#195000
1#
#200000
0#
1"
b1001 $
b1001 '
#205000
b1100100 !
b1100100 )
1#
#210000
0#
0"
#215000
1#
#220000
0#
#225000
1#
#230000
0#
#235000
1#
#240000
0#
#245000
1#
#250000
0#
#255000
1#
#260000
0#
