Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Fri May 16 10:45:55 2025
| Host         : 5CD322B2FW running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   325 |
|    Minimum number of control sets                        |   325 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   985 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   325 |
| >= 0 to < 4        |    21 |
| >= 4 to < 6        |    59 |
| >= 6 to < 8        |    30 |
| >= 8 to < 10       |    72 |
| >= 10 to < 12      |    18 |
| >= 12 to < 14      |    12 |
| >= 14 to < 16      |     3 |
| >= 16              |   110 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             220 |           88 |
| No           | No                    | Yes                    |              98 |           28 |
| No           | Yes                   | No                     |             325 |          154 |
| Yes          | No                    | No                     |            2881 |          847 |
| Yes          | No                    | Yes                    |             140 |           32 |
| Yes          | Yes                   | No                     |            3719 |         1039 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                   Clock Signal                  |                                                                                                                                                          Enable Signal                                                                                                                                                         |                                                                                                                                                                 Set/Reset Signal                                                                                                                                                                | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                                                                                          | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/gmem1_m_axi_U/store_unit/fifo_wrsp/fifo_srl_gen.U_ffo_srl/re_0                                                                                                                                                                                                                                         | design_1_i/Pooling_0/U0/gmem1_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/gmem1_m_axi_U/store_unit/fifo_wrsp/fifo_srl_gen.U_ffo_srl/E[0]                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/gmem2_m_axi_U/bus_write/fifo_resp/fifo_srl_gen.U_ffo_srl/re                                                                                                                                                                                                                                            | design_1_i/Pooling_0/U0/gmem1_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/gmem1_m_axi_U/bus_write/fifo_resp/fifo_srl_gen.U_ffo_srl/re                                                                                                                                                                                                                                            | design_1_i/Pooling_0/U0/gmem1_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/gmem2_m_axi_U/store_unit/fifo_wrsp/fifo_srl_gen.U_ffo_srl/re_0                                                                                                                                                                                                                                         | design_1_i/Pooling_0/U0/gmem1_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/we                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/gmem_m_axi_U/bus_read/fifo_burst/fifo_srl_gen.U_ffo_srl/re                                                                                                                                                                                                                                             | design_1_i/Pooling_0/U0/gmem1_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/gmem_m_axi_U/bus_read/rreq_burst_conv/we                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/p_1_in                                                                                                                                                                         | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_payload_i[127]_i_1_n_0                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/gen_master_slots[1].reg_slice_mi/reset                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                  |                                                                                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv_0                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.accept_cnt[2]_i_1_n_0                                                                                                                                                                            | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/reset                                                                                                                                                                                                                                                              |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100/ap_enable_reg_pp0_iter10                                                                                                                                                                                                                   | design_1_i/Pooling_0/U0/grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100/ap_NS_fsm110_out                                                                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110/ap_enable_reg_pp0_iter10                                                                                                                                                                                                                   | design_1_i/Pooling_0/U0/grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110/ap_NS_fsm110_out                                                                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/CTRL_s_axi_U/waddr                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/gmem1_m_axi_U/bus_write/fifo_burst/fifo_srl_gen.U_ffo_srl/dout_vld_reg[0]                                                                                                                                                                                                                              | design_1_i/Pooling_0/U0/gmem1_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/E[0]                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/reset                                                                                                                                                                                                                                                              |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.raddr[3]_i_1__2_n_0                                                                                                                                                                                                                     | design_1_i/Pooling_0/U0/gmem1_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                                                                                        | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_master_slots[0].r_issuing_cnt_reg[3][0]                                                                                                                                                                                                       | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/reset                                                                                                                                                                                                                                                              |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                                                                                                 |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                                                                                             |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                                                                      | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                                                                      | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                                                                          | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                                                                                               |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.raddr[3]_i_1__11_n_0                                                                                                                                                                                                         | design_1_i/Pooling_0/U0/gmem1_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.raddr[3]_i_1__6_n_0                                                                                                                                                                                                         | design_1_i/Pooling_0/U0/gmem1_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.raddr[3]_i_1__12_n_0                                                                                                                                                                                                        | design_1_i/Pooling_0/U0/gmem1_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.raddr[3]_i_1__5_n_0                                                                                                                                                                                                          | design_1_i/Pooling_0/U0/gmem1_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/gmem_m_axi_U/bus_read/fifo_burst/fifo_srl_gen.raddr[3]_i_1__0_n_0                                                                                                                                                                                                                                      | design_1_i/Pooling_0/U0/gmem1_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.raddr[3]_i_1__9_n_0                                                                                                                                                                                                                     | design_1_i/Pooling_0/U0/gmem1_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/E[0]                                                                                                                                                                           | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/reset                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[1].active_cnt[11]_i_1_n_0                                                                                                                                                        | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/reset                                                                                                                                                                                                                                                              |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[0].active_cnt[3]_i_1_n_0                                                                                                                                                         | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/reset                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.accept_cnt[3]_i_1__0_n_0                                                                                                                                                                        | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/reset                                                                                                                                                                                                                                                              |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[0].active_cnt[3]_i_1__0_n_0                                                                                                                                                     | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/reset                                                                                                                                                                                                                                                              |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[1].active_cnt[11]_i_1__0_n_0                                                                                                                                                    | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/reset                                                                                                                                                                                                                                                              |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                                                                          | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/gmem2_m_axi_U/store_unit/fifo_wrsp/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.empty_n_reg[0]                                                                                                                                                                                                            | design_1_i/Pooling_0/U0/gmem1_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/gmem1_m_axi_U/bus_write/fifo_resp/fifo_srl_gen.U_ffo_srl/E[0]                                                                                                                                                                                                                                          | design_1_i/Pooling_0/U0/gmem1_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/gmem2_m_axi_U/bus_write/fifo_burst/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.empty_n_reg[0]                                                                                                                                                                                                            | design_1_i/Pooling_0/U0/gmem1_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                             | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                       |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/gmem2_m_axi_U/bus_write/fifo_resp/fifo_srl_gen.U_ffo_srl/E[0]                                                                                                                                                                                                                                          | design_1_i/Pooling_0/U0/gmem1_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/gmem_m_axi_U/load_unit/bus_wide_gen.rs_tmp_rdata/p_18_in                                                                                                                                                                                                                                               | design_1_i/Pooling_0/U0/gmem_m_axi_U/load_unit/bus_wide_gen.rreq_offset/fifo_srl_gen.U_ffo_srl/SR[0]                                                                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/gmem1_m_axi_U/store_unit/fifo_wrsp/fifo_srl_gen.U_ffo_srl/fifo_srl_gen.raddr_reg[2][0]                                                                                                                                                                                                                 | design_1_i/Pooling_0/U0/gmem1_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/gmem2_m_axi_U/bus_write/fifo_burst/fifo_srl_gen.U_ffo_srl/dout_vld_reg[0]                                                                                                                                                                                                                              | design_1_i/Pooling_0/U0/gmem1_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                         |                                                                                                                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/gmem_m_axi_U/load_unit/bus_wide_gen.rreq_offset/fifo_srl_gen.U_ffo_srl/E[0]                                                                                                                                                                                                                            | design_1_i/Pooling_0/U0/gmem1_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                           |                                                                                                                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/gmem1_m_axi_U/bus_write/fifo_burst/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.empty_n_reg[0]                                                                                                                                                                                                            | design_1_i/Pooling_0/U0/gmem1_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                     | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                                          |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                       |                                                                                                                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                            |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                       |                                                                                                                                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                                                                      | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                                                              |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/gmem2_m_axi_U/store_unit/fifo_wrsp/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.dout_reg[0]_1[0]                                                                                                                                                                                                          | design_1_i/Pooling_0/U0/gmem1_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                    |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/m_axi_bready                                                                                                                                                               | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                                  |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                                                               | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                            |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                                                                                         | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/reset                                                                                                                                                                                                                                                              |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/gmem1_m_axi_U/store_unit/fifo_wreq/empty_n_0                                                                                                                                                                                                                                                           | design_1_i/Pooling_0/U0/gmem1_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                    |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/gmem1_m_axi_U/bus_write/wreq_burst_conv/sel                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/gmem1_m_axi_U/store_unit/user_resp/empty_n                                                                                                                                                                                                                                                             | design_1_i/Pooling_0/U0/gmem1_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                    |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/gmem2_m_axi_U/store_unit/fifo_wreq/empty_n_0                                                                                                                                                                                                                                                           | design_1_i/Pooling_0/U0/gmem1_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                    |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                           |                                                                                                                                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/WLAST_Dummy_reg[0]                                                                                                                                                                                                | design_1_i/Pooling_0/U0/gmem1_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                    |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/gen_id_queue.id_queue/USE_RTL_ADDR.addr_q                                                                                                                                                        | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                                                              |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/CTRL_s_axi_U/ar_hs                                                                                                                                                                                                                                                                                     | design_1_i/Pooling_0/U0/CTRL_s_axi_U/rdata_data[9]_i_1_n_0                                                                                                                                                                                                                                                                                      |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/gmem2_m_axi_U/bus_write/wreq_burst_conv/sel                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/E[0]                                                                                                                                                                                                              | design_1_i/Pooling_0/U0/gmem1_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                    |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100/indvar13_fu_820                                                                                                                                                                                                                            | design_1_i/Pooling_0/U0/grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100/flow_control_loop_pipe_sequential_init_U/indvar13_fu_82[0]                                                                                                                                                                                                  |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100/indvar13_fu_820                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/gmem1_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.last_loop                                                                                                                                                                                                                                   | design_1_i/Pooling_0/U0/gmem1_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                    |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100/indvar13_fu_820                                                                                                                                                                                                                            | design_1_i/Pooling_0/U0/grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                                                                                                              |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/gmem_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.last_loop                                                                                                                                                                                                                                     | design_1_i/Pooling_0/U0/gmem1_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                    |                3 |              6 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110/indvar20_fu_820                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110/we_0                                                                                                                                                                                                                                       | design_1_i/Pooling_0/U0/gmem1_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                    |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                                                    | design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                                                                              |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/gmem_m_axi_U/load_unit/fifo_rreq/empty_n_0                                                                                                                                                                                                                                                             | design_1_i/Pooling_0/U0/gmem1_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                    |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/E[0]                                                                                                                                                                  | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                                  |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/s_axi_rready_0[0]                                                                                                                                                                      | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                                  |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110/indvar20_fu_820                                                                                                                                                                                                                            | design_1_i/Pooling_0/U0/grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110/flow_control_loop_pipe_sequential_init_U/indvar20_fu_82[0]                                                                                                                                                                                                  |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110/indvar20_fu_820                                                                                                                                                                                                                            | design_1_i/Pooling_0/U0/grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                                                                                                              |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/gmem1_m_axi_U/bus_write/fifo_burst/fifo_srl_gen.U_ffo_srl/E[0]                                                                                                                                                                                                                                         | design_1_i/Pooling_0/U0/gmem1_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                    |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/empty_n                                                                                                                                                                                                                                   | design_1_i/Pooling_0/U0/gmem1_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                    |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/gmem2_m_axi_U/bus_write/fifo_burst/fifo_srl_gen.U_ffo_srl/E[0]                                                                                                                                                                                                                                         | design_1_i/Pooling_0/U0/gmem1_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                    |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/gmem1_m_axi_U/bus_write/fifo_resp/empty_n                                                                                                                                                                                                                                                              | design_1_i/Pooling_0/U0/gmem1_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                    |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/empty_n                                                                                                                                                                                                                                   | design_1_i/Pooling_0/U0/gmem1_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                    |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/empty_n                                                                                                                                                                                                                                              | design_1_i/Pooling_0/U0/gmem1_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                    |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/empty_n                                                                                                                                                                                                                                  | design_1_i/Pooling_0/U0/gmem1_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                    |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/gmem2_m_axi_U/bus_write/fifo_resp/empty_n                                                                                                                                                                                                                                                              | design_1_i/Pooling_0/U0/gmem1_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                    |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/gmem_m_axi_U/bus_read/fifo_burst/fifo_depth_gt1_gen.empty_n_i_1__2_n_0                                                                                                                                                                                                                                 | design_1_i/Pooling_0/U0/gmem1_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                    |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/gmem_m_axi_U/bus_read/fifo_rctl/fifo_depth_gt1_gen.empty_n_i_1__21_n_0                                                                                                                                                                                                                                 | design_1_i/Pooling_0/U0/gmem1_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                    |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110/col2_fu_7805_out                                                                                                                                                                                                                           | design_1_i/Pooling_0/U0/grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                                                                                                              |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100/col_fu_7805_out                                                                                                                                                                                                                            | design_1_i/Pooling_0/U0/grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                                                                                                              |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/gmem_m_axi_U/load_unit/bus_wide_gen.rreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.empty_n_reg[0]                                                                                                                                                                                               | design_1_i/Pooling_0/U0/gmem1_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                    |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/empty_n                                                                                                                                                                                                                                              | design_1_i/Pooling_0/U0/gmem1_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                    |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/empty_n                                                                                                                                                                                                                                  | design_1_i/Pooling_0/U0/gmem1_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                    |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/gmem2_m_axi_U/store_unit/fifo_wrsp/fifo_srl_gen.U_ffo_srl/E[0]                                                                                                                                                                                                                                         | design_1_i/Pooling_0/U0/gmem1_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                    |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/gmem1_m_axi_U/store_unit/fifo_wrsp/fifo_srl_gen.U_ffo_srl/s_ready_t_reg[0]                                                                                                                                                                                                                             | design_1_i/Pooling_0/U0/gmem1_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                    |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1_n_0                                                                           | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                                                              |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/gmem1_m_axi_U/bus_write/fifo_burst/fifo_srl_gen.U_ffo_srl/bus_wide_gen.data_valid_reg[0]                                                                                                                                                                                                               | design_1_i/Pooling_0/U0/gmem1_m_axi_U/bus_write/fifo_burst/fifo_srl_gen.U_ffo_srl/ap_rst_n_0[0]                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1_n_0                                                                           | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                                                              |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/gmem1_m_axi_U/bus_write/wreq_burst_conv/rs_req/p_16_in                                                                                                                                                                                                                                                 | design_1_i/Pooling_0/U0/gmem1_m_axi_U/bus_write/wreq_burst_conv/sect_addr_buf[11]_i_1__0_n_0                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_1[0]                                                                                                                         | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110/gmem_addr_read_1_reg_4550                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110/ap_enable_reg_pp0_iter10                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100/p_0_in                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100/we                                                                                                                                                                                                                                         | design_1_i/Pooling_0/U0/gmem1_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100/max_val_reg_4490                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100/indvar_flatten_fu_9411_out                                                                                                                                                                                                                 | design_1_i/Pooling_0/U0/grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter3_reg_0                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110/p_0_in                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                                                                                    | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/reset                                                                                                                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100/gmem_addr_read_1_reg_4550                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100/ap_enable_reg_pp0_iter10                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110/min_val_reg_4490                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/gmem2_m_axi_U/bus_write/fifo_burst/E[0]                                                                                                                                                                                                                                                                | design_1_i/Pooling_0/U0/gmem2_m_axi_U/bus_write/fifo_burst/fifo_srl_gen.U_ffo_srl/SR[0]                                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/gmem_m_axi_U/load_unit/bus_wide_gen.rs_tmp_rdata/E[0]                                                                                                                                                                                                                                                  | design_1_i/Pooling_0/U0/gmem1_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/gmem_m_axi_U/load_unit/bus_wide_gen.rreq_offset/fifo_srl_gen.U_ffo_srl/we                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110/indvar_flatten8_fu_9411_out                                                                                                                                                                                                                | design_1_i/Pooling_0/U0/grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter3_reg_0                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/gmem2_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.last_loop                                                                                                                                                                                                                                   | design_1_i/Pooling_0/U0/gmem1_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                    |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/gmem_m_axi_U/load_unit/bus_wide_gen.rs_tmp_rdata/bus_wide_gen.data_valid_reg                                                                                                                                                                                                                           | design_1_i/Pooling_0/U0/gmem_m_axi_U/load_unit/bus_wide_gen.rs_tmp_rdata/bus_wide_gen.data_valid_reg_0                                                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[127]_i_1_n_0                                                                          | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[103]_i_1_n_0                                                                          | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[95]_i_1_n_0                                                                           | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                                                              |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[79]_i_1_n_0                                                                           | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1_n_0                                                                           | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                 |                                                                                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_1_n_0                                                                           | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[87]_i_1_n_0                                                                           | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                                                              |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                                                         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[71]_i_1_n_0                                                                           | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                                                                    | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[119]_i_1_n_0                                                                          | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[111]_i_1_n_0                                                                          | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1_n_0                                                                           | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                                                              |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_0                                                                            | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                                                              |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/p_16_in                                                                                                                                                                                                                                                   | design_1_i/Pooling_0/U0/gmem_m_axi_U/bus_read/rreq_burst_conv/sect_addr_buf[11]_i_1_n_0                                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               |                                                                                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1_n_0                                                                           | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                               |                                                                                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1_n_0                                                                           | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/gmem_m_axi_U/bus_read/rs_rdata/WEBWE[0]                                                                                                                                                                                                                                                                | design_1_i/Pooling_0/U0/gmem1_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/gmem1_m_axi_U/store_unit/buff_wdata/bus_wide_gen.offset_pack_reg_reg[33]_4[0]                                                                                                                                                                                                                          | design_1_i/Pooling_0/U0/gmem1_m_axi_U/store_unit/bus_wide_gen.data_gen[7].data_buf[63]_i_1_n_0                                                                                                                                                                                                                                                  |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/gmem1_m_axi_U/store_unit/buff_wdata/bus_wide_gen.offset_pack_reg_reg[32][0]                                                                                                                                                                                                                            | design_1_i/Pooling_0/U0/gmem1_m_axi_U/store_unit/bus_wide_gen.data_gen[13].data_buf[111]_i_1_n_0                                                                                                                                                                                                                                                |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/gmem2_m_axi_U/bus_write/fifo_burst/bus_wide_gen.data_valid_reg[0]                                                                                                                                                                                                                                      | design_1_i/Pooling_0/U0/gmem2_m_axi_U/store_unit/bus_wide_gen.data_gen[3].data_buf[31]_i_1__0_n_0                                                                                                                                                                                                                                               |                4 |              9 |         2.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/gmem2_m_axi_U/bus_write/fifo_burst/bus_wide_gen.data_valid_reg_0[0]                                                                                                                                                                                                                                    | design_1_i/Pooling_0/U0/gmem2_m_axi_U/store_unit/bus_wide_gen.data_gen[2].data_buf[23]_i_1__0_n_0                                                                                                                                                                                                                                               |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/gmem1_m_axi_U/bus_write/fifo_burst/bus_wide_gen.data_valid_reg_1[0]                                                                                                                                                                                                                                    | design_1_i/Pooling_0/U0/gmem1_m_axi_U/store_unit/bus_wide_gen.data_gen[0].data_buf[7]_i_1_n_0                                                                                                                                                                                                                                                   |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/gmem1_m_axi_U/store_unit/buff_wdata/bus_wide_gen.offset_pack_reg_reg[32]_0[0]                                                                                                                                                                                                                          | design_1_i/Pooling_0/U0/gmem1_m_axi_U/store_unit/bus_wide_gen.data_gen[9].data_buf[79]_i_1_n_0                                                                                                                                                                                                                                                  |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/gmem1_m_axi_U/store_unit/buff_wdata/bus_wide_gen.offset_pack_reg_reg[33]_2[0]                                                                                                                                                                                                                          | design_1_i/Pooling_0/U0/gmem1_m_axi_U/store_unit/bus_wide_gen.data_gen[10].data_buf[87]_i_1_n_0                                                                                                                                                                                                                                                 |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/gmem1_m_axi_U/bus_write/fifo_burst/bus_wide_gen.data_valid_reg_0[0]                                                                                                                                                                                                                                    | design_1_i/Pooling_0/U0/gmem1_m_axi_U/store_unit/bus_wide_gen.data_gen[1].data_buf[15]_i_1_n_0                                                                                                                                                                                                                                                  |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/gmem2_m_axi_U/bus_write/fifo_burst/bus_wide_gen.data_valid_reg_1[0]                                                                                                                                                                                                                                    | design_1_i/Pooling_0/U0/gmem2_m_axi_U/store_unit/bus_wide_gen.data_gen[1].data_buf[15]_i_1__0_n_0                                                                                                                                                                                                                                               |                4 |              9 |         2.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/gmem1_m_axi_U/store_unit/buff_wdata/bus_wide_gen.offset_pack_reg_reg[33]_3[0]                                                                                                                                                                                                                          | design_1_i/Pooling_0/U0/gmem1_m_axi_U/store_unit/bus_wide_gen.data_gen[8].data_buf[71]_i_1_n_0                                                                                                                                                                                                                                                  |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/gmem1_m_axi_U/store_unit/buff_wdata/bus_wide_gen.offset_pack_reg_reg[33]_5[0]                                                                                                                                                                                                                          | design_1_i/Pooling_0/U0/gmem1_m_axi_U/store_unit/bus_wide_gen.data_gen[6].data_buf[55]_i_1_n_0                                                                                                                                                                                                                                                  |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_171_in                                                                                                                                                                  | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                                                              |                5 |              9 |         1.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/gmem1_m_axi_U/store_unit/buff_wdata/E[0]                                                                                                                                                                                                                                                               | design_1_i/Pooling_0/U0/gmem1_m_axi_U/store_unit/bus_wide_gen.data_gen[15].data_buf[127]_i_1_n_0                                                                                                                                                                                                                                                |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wvalid_0[0]                                                                                                                                                        | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                                                              |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/gmem2_m_axi_U/store_unit/buff_wdata/E[0]                                                                                                                                                                                                                                                               | design_1_i/Pooling_0/U0/gmem2_m_axi_U/store_unit/bus_wide_gen.data_gen[0].data_buf[7]_i_1__0_n_0                                                                                                                                                                                                                                                |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                                                     | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                                  |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/gmem1_m_axi_U/bus_write/fifo_burst/E[0]                                                                                                                                                                                                                                                                | design_1_i/Pooling_0/U0/gmem1_m_axi_U/store_unit/bus_wide_gen.data_gen[3].data_buf[31]_i_1_n_0                                                                                                                                                                                                                                                  |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/gmem1_m_axi_U/bus_write/fifo_burst/bus_wide_gen.data_valid_reg[0]                                                                                                                                                                                                                                      | design_1_i/Pooling_0/U0/gmem1_m_axi_U/store_unit/bus_wide_gen.data_gen[2].data_buf[23]_i_1_n_0                                                                                                                                                                                                                                                  |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/gmem2_m_axi_U/store_unit/buff_wdata/empty_n                                                                                                                                                                                                                                                            | design_1_i/Pooling_0/U0/gmem1_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                    |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/gmem1_m_axi_U/store_unit/buff_wdata/bus_wide_gen.offset_pack_reg_reg[33]_0[0]                                                                                                                                                                                                                          | design_1_i/Pooling_0/U0/gmem1_m_axi_U/store_unit/bus_wide_gen.data_gen[12].data_buf[103]_i_1_n_0                                                                                                                                                                                                                                                |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/gmem1_m_axi_U/store_unit/buff_wdata/bus_wide_gen.offset_pack_reg_reg[32]_1[0]                                                                                                                                                                                                                          | design_1_i/Pooling_0/U0/gmem1_m_axi_U/store_unit/bus_wide_gen.data_gen[5].data_buf[47]_i_1_n_0                                                                                                                                                                                                                                                  |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/gmem1_m_axi_U/store_unit/buff_wdata/bus_wide_gen.offset_pack_reg_reg[33][0]                                                                                                                                                                                                                            | design_1_i/Pooling_0/U0/gmem1_m_axi_U/store_unit/bus_wide_gen.data_gen[14].data_buf[119]_i_1_n_0                                                                                                                                                                                                                                                |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/gmem1_m_axi_U/store_unit/buff_wdata/bus_wide_gen.offset_pack_reg_reg[33]_1[0]                                                                                                                                                                                                                          | design_1_i/Pooling_0/U0/gmem1_m_axi_U/store_unit/bus_wide_gen.data_gen[11].data_buf[95]_i_1_n_0                                                                                                                                                                                                                                                 |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/gmem1_m_axi_U/store_unit/buff_wdata/bus_wide_gen.offset_pack_reg_reg[33]_6[0]                                                                                                                                                                                                                          | design_1_i/Pooling_0/U0/gmem1_m_axi_U/store_unit/bus_wide_gen.data_gen[4].data_buf[39]_i_1_n_0                                                                                                                                                                                                                                                  |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                        | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                             |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                             |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]      | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                            |                5 |             10 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/gmem2_m_axi_U/bus_write/wreq_burst_conv/rs_req/p_16_in                                                                                                                                                                                                                                                 | design_1_i/Pooling_0/U0/gmem2_m_axi_U/bus_write/wreq_burst_conv/sect_addr_buf[11]_i_1__1_n_0                                                                                                                                                                                                                                                    |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                      | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                           |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                             |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                  | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                               | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                           |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                      | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                           |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                               | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                           |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]          | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                        | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                             |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/gmem_m_axi_U/load_unit/buff_rdata/empty_n                                                                                                                                                                                                                                                              | design_1_i/Pooling_0/U0/gmem1_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                    |                3 |             11 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/gmem1_m_axi_U/store_unit/buff_wdata/empty_n                                                                                                                                                                                                                                                            | design_1_i/Pooling_0/U0/gmem1_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                    |                4 |             11 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                           |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                             |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                           |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                             |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100/flow_control_loop_pipe_sequential_init_U/indvar_flatten_fu_94                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                 |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_4[0]                                                                                                                                                       | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                                  |                6 |             13 |         2.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                 |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                                    |                6 |             13 |         2.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110/flow_control_loop_pipe_sequential_init_U/indvar_flatten8_fu_94                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                 |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                 |                2 |             14 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                 |                2 |             14 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready_0[0]                                                                                                                                                     | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                                  |                7 |             15 |         2.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/gmem1_m_axi_U/store_unit/buff_wdata/bus_wide_gen.offset_valid_reg_1[0]                                                                                                                                                                                                                                 | design_1_i/Pooling_0/U0/gmem1_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                    |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                 |                6 |             17 |         2.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                 |                9 |             20 |         2.22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                 |                6 |             22 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                                                                                | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                                                              |                7 |             23 |         3.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                                                                   | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                                  |               10 |             25 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                                                              |               17 |             26 |         1.53 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/CTRL_s_axi_U/ar_hs                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                 |               13 |             27 |         2.08 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                 |                8 |             28 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                 |                8 |             28 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/gmem1_m_axi_U/store_unit/buff_wdata/bus_wide_gen.offset_valid_reg_2                                                                                                                                                                                                                                    | design_1_i/Pooling_0/U0/gmem1_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                    |                7 |             28 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                       |                                                                                                                                                                                                                                                                                                                                                 |                5 |             28 |         5.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                 |                8 |             28 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                 |                7 |             28 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                                           |                                                                                                                                                                                                                                                                                                                                                 |                8 |             28 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                                             |                                                                                                                                                                                                                                                                                                                                                 |                6 |             29 |         4.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                         |                                                                                                                                                                                                                                                                                                                                                 |                5 |             29 |         5.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/gmem2_m_axi_U/store_unit/buff_wdata/bus_wide_gen.offset_valid_reg_1                                                                                                                                                                                                                                    | design_1_i/Pooling_0/U0/gmem1_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                    |                8 |             30 |         3.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                                                                    | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                                  |               11 |             31 |         2.82 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_1[0]                                                                                                                         | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                                  |               10 |             31 |         3.10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/CTRL_s_axi_U/int_max_pool_image                                                                                                                                                                                                                                                                        | design_1_i/Pooling_0/U0/gmem1_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                    |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/CTRL_s_axi_U/int_min_pool_image                                                                                                                                                                                                                                                                        | design_1_i/Pooling_0/U0/gmem1_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                    |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/CTRL_s_axi_U/int_in_image15_out                                                                                                                                                                                                                                                                        | design_1_i/Pooling_0/U0/gmem1_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                    |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/CTRL_s_axi_U/int_max_pool_image19_out                                                                                                                                                                                                                                                                  | design_1_i/Pooling_0/U0/gmem1_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                    |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                 |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_3[0]                                                                                                                                                       | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_5[0]                                                                                                                                                                        |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_1[0]                                                                                                                                                       | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_5[0]                                                                                                                                                                        |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_2[0]                                                                                                                                                       | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_5[0]                                                                                                                                                                        |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_0[0]                                                                                                                                                       | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_5[0]                                                                                                                                                                        |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/CTRL_s_axi_U/int_min_pool_image23_out                                                                                                                                                                                                                                                                  | design_1_i/Pooling_0/U0/gmem1_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                    |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/CTRL_s_axi_U/int_in_image                                                                                                                                                                                                                                                                              | design_1_i/Pooling_0/U0/gmem1_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                    |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                     | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                                  |                9 |             33 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                             | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                                  |                9 |             33 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/we_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                 |                5 |             34 |         6.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/re                                                                                                                                                                                                                            | design_1_i/Pooling_0/U0/gmem1_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                    |                5 |             34 |         6.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/gmem2_m_axi_U/store_unit/buff_wdata/bus_wide_gen.offset_valid_reg_0[0]                                                                                                                                                                                                                                 | design_1_i/Pooling_0/U0/gmem1_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                    |               12 |             35 |         2.92 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/re                                                                                                                                                                                                                            | design_1_i/Pooling_0/U0/gmem1_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                    |                5 |             36 |         7.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/gmem2_m_axi_U/bus_write/fifo_burst/E[0]                                                                                                                                                                                                                                                                | design_1_i/Pooling_0/U0/gmem1_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                    |               12 |             36 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                                                                            | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/reset                                                                                                                                                                                                                                                              |                9 |             36 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/we                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                 |                5 |             36 |         7.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                 |               10 |             36 |         3.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/gmem1_m_axi_U/store_unit/buff_wdata/dout_vld_reg_0[0]                                                                                                                                                                                                                                                  | design_1_i/Pooling_0/U0/gmem1_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                    |               10 |             37 |         3.70 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/re                                                                                                                                                                                                                | design_1_i/Pooling_0/U0/gmem1_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                    |                5 |             37 |         7.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/we                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                 |                5 |             37 |         7.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                                                                 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                                  |               13 |             38 |         2.92 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                               |                                                                                                                                                                                                                                                                                                                                                 |                5 |             40 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                 |                                                                                                                                                                                                                                                                                                                                                 |                5 |             40 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                                    |               12 |             40 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                                                                            | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/reset                                                                                                                                                                                                                                                              |               17 |             42 |         2.47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                 |               11 |             42 |         3.82 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                                  |               17 |             45 |         2.65 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                 |               11 |             45 |         4.09 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                 |               10 |             45 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/E[0]                                                                                                                                                                                                                                                      | design_1_i/Pooling_0/U0/gmem1_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                    |               19 |             53 |         2.79 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/gmem1_m_axi_U/bus_write/wreq_burst_conv/rs_req/E[0]                                                                                                                                                                                                                                                    | design_1_i/Pooling_0/U0/gmem1_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                    |               17 |             53 |         3.12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/gmem2_m_axi_U/bus_write/wreq_burst_conv/rs_req/state_reg[0]_1[0]                                                                                                                                                                                                                                       | design_1_i/Pooling_0/U0/gmem1_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                    |               16 |             53 |         3.31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/reset                                                                                                                                                                                                                                                              |               22 |             60 |         2.73 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                                  | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                                  |               23 |             63 |         2.74 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/we                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                 |                8 |             64 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/re                                                                                                                                                                                                                 | design_1_i/Pooling_0/U0/gmem1_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                    |                8 |             64 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/E[0]                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                 |                9 |             64 |         7.11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.rs_req/load_p1                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                 |               18 |             64 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/we                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                 |                9 |             65 |         7.22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/re                                                                                                                                                                                                                                           | design_1_i/Pooling_0/U0/gmem1_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                    |                9 |             65 |         7.22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110/we                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                 |                9 |             65 |         7.22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/re                                                                                                                                                                                                                                           | design_1_i/Pooling_0/U0/gmem1_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                    |                9 |             65 |         7.22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/re                                                                                                                                                                                                                                             | design_1_i/Pooling_0/U0/gmem1_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                    |                9 |             65 |         7.22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/we                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                 |                9 |             65 |         7.22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/dout_vld_reg[0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                 |               10 |             66 |         6.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/gmem1_m_axi_U/store_unit/fifo_wrsp/fifo_srl_gen.U_ffo_srl/E[0]                                                                                                                                                                                                                                         | design_1_i/Pooling_0/U0/gmem1_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                    |               22 |             66 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/tmp_valid_reg[0]                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                 |               22 |             66 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/gmem2_m_axi_U/bus_write/wreq_burst_conv/rs_req/load_p1                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                 |               20 |             66 |         3.30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/gmem_m_axi_U/load_unit/bus_wide_gen.rreq_offset/tmp_valid_reg_0[0]                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                 |               19 |             66 |         3.47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/gmem1_m_axi_U/bus_write/wreq_burst_conv/rs_req/load_p1                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                 |               21 |             66 |         3.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/gmem2_m_axi_U/store_unit/fifo_wrsp/E[0]                                                                                                                                                                                                                                                                | design_1_i/Pooling_0/U0/gmem1_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                    |               21 |             66 |         3.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/tmp_valid_reg[0]                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                 |               20 |             66 |         3.30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                                  |               25 |             66 |         2.64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/load_p1                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                 |               22 |             66 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.rs_req/load_p1                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                 |               17 |             66 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/re                                                                                                                                                                                                                 | design_1_i/Pooling_0/U0/gmem1_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                    |                9 |             66 |         7.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/gmem_m_axi_U/load_unit/bus_wide_gen.rreq_offset/tmp_valid_reg[0]                                                                                                                                                                                                                                       | design_1_i/Pooling_0/U0/gmem1_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                    |               18 |             66 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/we                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                 |                9 |             66 |         7.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/gmem1_m_axi_U/bus_write/wreq_burst_conv/rs_req/could_multi_bursts.sect_handling_reg[0]                                                                                                                                                                                                                 | design_1_i/Pooling_0/U0/gmem1_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                    |               17 |             69 |         4.06 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/gmem_m_axi_U/bus_read/rreq_burst_conv/ost_ctrl_valid                                                                                                                                                                                                                                                   | design_1_i/Pooling_0/U0/gmem1_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                    |               17 |             69 |         4.06 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/E[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                 |               18 |             70 |         3.89 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/gmem2_m_axi_U/bus_write/wreq_burst_conv/rs_req/could_multi_bursts.sect_handling_reg[0]                                                                                                                                                                                                                 | design_1_i/Pooling_0/U0/gmem1_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                    |               19 |             71 |         3.74 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100/add_ln26_2_reg_4310                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                 |               17 |             72 |         4.24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110/add_ln41_2_reg_4310                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                 |               17 |             72 |         4.24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/gmem2_m_axi_U/bus_write/wreq_burst_conv/rs_req/p_16_in                                                                                                                                                                                                                                                 | design_1_i/Pooling_0/U0/gmem1_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                    |               14 |             77 |         5.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/gmem1_m_axi_U/bus_write/wreq_burst_conv/rs_req/p_16_in                                                                                                                                                                                                                                                 | design_1_i/Pooling_0/U0/gmem1_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                    |               16 |             77 |         4.81 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/p_16_in                                                                                                                                                                                                                                                   | design_1_i/Pooling_0/U0/gmem1_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                    |               16 |             77 |         4.81 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/gmem1_m_axi_U/bus_write/wreq_burst_conv/rs_req/state_reg[0]_2[0]                                                                                                                                                                                                                                       | design_1_i/Pooling_0/U0/gmem1_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                    |               30 |            104 |         3.47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/state_reg[0]_2[0]                                                                                                                                                                                                                                         | design_1_i/Pooling_0/U0/gmem1_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                    |               29 |            104 |         3.59 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/gmem2_m_axi_U/bus_write/wreq_burst_conv/rs_req/E[0]                                                                                                                                                                                                                                                    | design_1_i/Pooling_0/U0/gmem1_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                    |               31 |            112 |         3.61 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/gmem_m_axi_U/load_unit/bus_wide_gen.rs_tmp_rdata/bus_wide_gen.data_valid_reg                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                 |               92 |            120 |         1.30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/gmem_m_axi_U/load_unit/bus_wide_gen.rs_tmp_rdata/load_p1                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                 |               47 |            129 |         2.74 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/gmem_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                 |               30 |            129 |         4.30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/gmem_m_axi_U/load_unit/buff_rdata/E[0]                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                 |               32 |            129 |         4.03 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/gmem_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                 |               45 |            129 |         2.87 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[0]_1[0]                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                 |               41 |            130 |         3.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                 |               37 |            130 |         3.51 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100/gmem_addr_1_reg_4430                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                 |               34 |            130 |         3.82 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110/gmem_addr_1_reg_4430                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                 |               35 |            130 |         3.71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/gmem1_m_axi_U/bus_write/fifo_burst/fifo_srl_gen.U_ffo_srl/bus_wide_gen.data_valid_reg[0]                                                                                                                                                                                                               | design_1_i/Pooling_0/U0/gmem1_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                    |               31 |            144 |         4.65 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/re                                                                                                                                                                                                                | design_1_i/Pooling_0/U0/gmem1_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                    |               19 |            145 |         7.63 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/we                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                 |               19 |            145 |         7.63 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/Pooling_0/U0/gmem1_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                    |               84 |            171 |         2.04 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Pooling_0/U0/ap_CS_fsm_state1                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                 |               51 |            192 |         3.76 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                 |               89 |            221 |         2.48 |
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


