

================================================================
== Vitis HLS Report for 'conv2D0_Pipeline_writeImg'
================================================================
* Date:           Thu Apr 11 18:43:51 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        Project1
* Solution:       partition_cyclic_2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010i-clg225-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.406 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        6|  60.000 ns|  60.000 ns|    6|    6|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- writeImg  |        4|        4|         1|          1|          1|     4|       yes|
        +------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|     48|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|      -|      -|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|     27|    -|
|Register         |        -|   -|      5|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|      5|     75|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|     ~0|     ~0|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln40_fu_114_p2       |         +|   0|  0|  11|           3|           1|
    |icmp_ln40_fu_108_p2      |      icmp|   0|  0|  13|           3|           4|
    |select_ln41_1_fu_138_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln41_2_fu_146_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln41_fu_154_p3    |    select|   0|  0|   8|           1|           8|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0|  48|           9|          29|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_done_int           |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1  |   9|          2|    3|          6|
    |i_fu_46               |   9|          2|    3|          6|
    +----------------------+----+-----------+-----+-----------+
    |Total                 |  27|          6|    7|         14|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  1|   0|    1|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    |i_fu_46      |  3|   0|    3|          0|
    +-------------+---+----+-----+-----------+
    |Total        |  5|   0|    5|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+----------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |        Source Object       |    C Type    |
+----------------------------+-----+-----+------------+----------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|   conv2D0_Pipeline_writeImg|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|   conv2D0_Pipeline_writeImg|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|   conv2D0_Pipeline_writeImg|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|   conv2D0_Pipeline_writeImg|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|   conv2D0_Pipeline_writeImg|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|   conv2D0_Pipeline_writeImg|  return value|
|img_out_0_address0          |  out|    1|   ap_memory|                   img_out_0|         array|
|img_out_0_ce0               |  out|    1|   ap_memory|                   img_out_0|         array|
|img_out_0_we0               |  out|    1|   ap_memory|                   img_out_0|         array|
|img_out_0_d0                |  out|    8|   ap_memory|                   img_out_0|         array|
|img_out_1_address0          |  out|    1|   ap_memory|                   img_out_1|         array|
|img_out_1_ce0               |  out|    1|   ap_memory|                   img_out_1|         array|
|img_out_1_we0               |  out|    1|   ap_memory|                   img_out_1|         array|
|img_out_1_d0                |  out|    8|   ap_memory|                   img_out_1|         array|
|img_outT_1_load7_reload     |   in|    8|     ap_none|     img_outT_1_load7_reload|        scalar|
|img_outT_0_load3_reload     |   in|    8|     ap_none|     img_outT_0_load3_reload|        scalar|
|img_outT_1_1_load15_reload  |   in|    8|     ap_none|  img_outT_1_1_load15_reload|        scalar|
|img_outT_0_1_load11_reload  |   in|    8|     ap_none|  img_outT_0_1_load11_reload|        scalar|
+----------------------------+-----+-----+------------+----------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.40>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [conv2D0.cpp:40]   --->   Operation 4 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_out_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_out_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%img_outT_0_1_load11_reload_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %img_outT_0_1_load11_reload"   --->   Operation 7 'read' 'img_outT_0_1_load11_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%img_outT_1_1_load15_reload_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %img_outT_1_1_load15_reload"   --->   Operation 8 'read' 'img_outT_1_1_load15_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%img_outT_0_load3_reload_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %img_outT_0_load3_reload"   --->   Operation 9 'read' 'img_outT_0_load3_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%img_outT_1_load7_reload_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %img_outT_1_load7_reload"   --->   Operation 10 'read' 'img_outT_1_load7_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.58ns)   --->   "%store_ln40 = store i3 0, i3 %i" [conv2D0.cpp:40]   --->   Operation 11 'store' 'store_ln40' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc69"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i_1 = load i3 %i" [conv2D0.cpp:40]   --->   Operation 13 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.65ns)   --->   "%icmp_ln40 = icmp_eq  i3 %i_1, i3 4" [conv2D0.cpp:40]   --->   Operation 14 'icmp' 'icmp_ln40' <Predicate = true> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (1.65ns)   --->   "%add_ln40 = add i3 %i_1, i3 1" [conv2D0.cpp:40]   --->   Operation 15 'add' 'add_ln40' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln40 = br i1 %icmp_ln40, void %for.inc69.split, void %for.end71.exitStub" [conv2D0.cpp:40]   --->   Operation 16 'br' 'br_ln40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln40 = trunc i3 %i_1" [conv2D0.cpp:40]   --->   Operation 17 'trunc' 'trunc_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specpipeline_ln40 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [conv2D0.cpp:40]   --->   Operation 18 'specpipeline' 'specpipeline_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%speclooptripcount_ln40 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4" [conv2D0.cpp:40]   --->   Operation 19 'speclooptripcount' 'speclooptripcount_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specloopname_ln40 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [conv2D0.cpp:40]   --->   Operation 20 'specloopname' 'specloopname_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %i_1, i32 1" [conv2D0.cpp:40]   --->   Operation 21 'bitselect' 'tmp' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln40 = zext i1 %tmp" [conv2D0.cpp:40]   --->   Operation 22 'zext' 'zext_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_1 = select i1 %tmp, i8 %img_outT_1_load7_reload_read, i8 %img_outT_0_load3_reload_read" [conv2D0.cpp:41]   --->   Operation 23 'select' 'select_ln41_1' <Predicate = (!icmp_ln40)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node select_ln41)   --->   "%select_ln41_2 = select i1 %tmp, i8 %img_outT_1_1_load15_reload_read, i8 %img_outT_0_1_load11_reload_read" [conv2D0.cpp:41]   --->   Operation 24 'select' 'select_ln41_2' <Predicate = (!icmp_ln40)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41 = select i1 %trunc_ln40, i8 %select_ln41_2, i8 %select_ln41_1" [conv2D0.cpp:41]   --->   Operation 25 'select' 'select_ln41' <Predicate = (!icmp_ln40)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln41 = br i1 %trunc_ln40, void %arrayidx683.case.0, void %arrayidx683.case.1" [conv2D0.cpp:41]   --->   Operation 26 'br' 'br_ln41' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%img_out_0_addr = getelementptr i8 %img_out_0, i64 0, i64 %zext_ln40" [conv2D0.cpp:41]   --->   Operation 27 'getelementptr' 'img_out_0_addr' <Predicate = (!icmp_ln40 & !trunc_ln40)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (2.32ns)   --->   "%store_ln41 = store i8 %select_ln41, i1 %img_out_0_addr" [conv2D0.cpp:41]   --->   Operation 28 'store' 'store_ln41' <Predicate = (!icmp_ln40 & !trunc_ln40)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2> <RAM>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln41 = br void %arrayidx683.exit" [conv2D0.cpp:41]   --->   Operation 29 'br' 'br_ln41' <Predicate = (!icmp_ln40 & !trunc_ln40)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%img_out_1_addr = getelementptr i8 %img_out_1, i64 0, i64 %zext_ln40" [conv2D0.cpp:41]   --->   Operation 30 'getelementptr' 'img_out_1_addr' <Predicate = (!icmp_ln40 & trunc_ln40)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (2.32ns)   --->   "%store_ln41 = store i8 %select_ln41, i1 %img_out_1_addr" [conv2D0.cpp:41]   --->   Operation 31 'store' 'store_ln41' <Predicate = (!icmp_ln40 & trunc_ln40)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2> <RAM>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln41 = br void %arrayidx683.exit" [conv2D0.cpp:41]   --->   Operation 32 'br' 'br_ln41' <Predicate = (!icmp_ln40 & trunc_ln40)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.58ns)   --->   "%store_ln40 = store i3 %add_ln40, i3 %i" [conv2D0.cpp:40]   --->   Operation 33 'store' 'store_ln40' <Predicate = (!icmp_ln40)> <Delay = 1.58>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln40 = br void %for.inc69" [conv2D0.cpp:40]   --->   Operation 34 'br' 'br_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 35 'ret' 'ret_ln0' <Predicate = (icmp_ln40)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ img_out_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ img_out_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ img_outT_1_load7_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ img_outT_0_load3_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ img_outT_1_1_load15_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ img_outT_0_1_load11_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                               (alloca           ) [ 01]
specinterface_ln0               (specinterface    ) [ 00]
specinterface_ln0               (specinterface    ) [ 00]
img_outT_0_1_load11_reload_read (read             ) [ 00]
img_outT_1_1_load15_reload_read (read             ) [ 00]
img_outT_0_load3_reload_read    (read             ) [ 00]
img_outT_1_load7_reload_read    (read             ) [ 00]
store_ln40                      (store            ) [ 00]
br_ln0                          (br               ) [ 00]
i_1                             (load             ) [ 00]
icmp_ln40                       (icmp             ) [ 01]
add_ln40                        (add              ) [ 00]
br_ln40                         (br               ) [ 00]
trunc_ln40                      (trunc            ) [ 01]
specpipeline_ln40               (specpipeline     ) [ 00]
speclooptripcount_ln40          (speclooptripcount) [ 00]
specloopname_ln40               (specloopname     ) [ 00]
tmp                             (bitselect        ) [ 00]
zext_ln40                       (zext             ) [ 00]
select_ln41_1                   (select           ) [ 00]
select_ln41_2                   (select           ) [ 00]
select_ln41                     (select           ) [ 00]
br_ln41                         (br               ) [ 00]
img_out_0_addr                  (getelementptr    ) [ 00]
store_ln41                      (store            ) [ 00]
br_ln41                         (br               ) [ 00]
img_out_1_addr                  (getelementptr    ) [ 00]
store_ln41                      (store            ) [ 00]
br_ln41                         (br               ) [ 00]
store_ln40                      (store            ) [ 00]
br_ln40                         (br               ) [ 00]
ret_ln0                         (ret              ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="img_out_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_out_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="img_out_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_out_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="img_outT_1_load7_reload">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_outT_1_load7_reload"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="img_outT_0_load3_reload">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_outT_0_load3_reload"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="img_outT_1_1_load15_reload">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_outT_1_1_load15_reload"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="img_outT_0_1_load11_reload">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_outT_0_1_load11_reload"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i3.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="i_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="img_outT_0_1_load11_reload_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="8" slack="0"/>
<pin id="52" dir="0" index="1" bw="8" slack="0"/>
<pin id="53" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="img_outT_0_1_load11_reload_read/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="img_outT_1_1_load15_reload_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="8" slack="0"/>
<pin id="58" dir="0" index="1" bw="8" slack="0"/>
<pin id="59" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="img_outT_1_1_load15_reload_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="img_outT_0_load3_reload_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="8" slack="0"/>
<pin id="64" dir="0" index="1" bw="8" slack="0"/>
<pin id="65" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="img_outT_0_load3_reload_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="img_outT_1_load7_reload_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="8" slack="0"/>
<pin id="70" dir="0" index="1" bw="8" slack="0"/>
<pin id="71" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="img_outT_1_load7_reload_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="img_out_0_addr_gep_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="8" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="0" index="2" bw="1" slack="0"/>
<pin id="78" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="img_out_0_addr/1 "/>
</bind>
</comp>

<comp id="81" class="1004" name="store_ln41_access_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="1" slack="0"/>
<pin id="83" dir="0" index="1" bw="8" slack="0"/>
<pin id="84" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="85" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln41/1 "/>
</bind>
</comp>

<comp id="87" class="1004" name="img_out_1_addr_gep_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="8" slack="0"/>
<pin id="89" dir="0" index="1" bw="1" slack="0"/>
<pin id="90" dir="0" index="2" bw="1" slack="0"/>
<pin id="91" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="img_out_1_addr/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="store_ln41_access_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="0" index="1" bw="8" slack="0"/>
<pin id="97" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="98" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln41/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="store_ln40_store_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="0" index="1" bw="3" slack="0"/>
<pin id="103" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="i_1_load_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="3" slack="0"/>
<pin id="107" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="icmp_ln40_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="3" slack="0"/>
<pin id="110" dir="0" index="1" bw="3" slack="0"/>
<pin id="111" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln40/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="add_ln40_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="3" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="trunc_ln40_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="3" slack="0"/>
<pin id="122" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln40/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="tmp_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="0" index="1" bw="3" slack="0"/>
<pin id="127" dir="0" index="2" bw="1" slack="0"/>
<pin id="128" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="zext_ln40_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="select_ln41_1_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="0" index="1" bw="8" slack="0"/>
<pin id="141" dir="0" index="2" bw="8" slack="0"/>
<pin id="142" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln41_1/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="select_ln41_2_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="0" index="1" bw="8" slack="0"/>
<pin id="149" dir="0" index="2" bw="8" slack="0"/>
<pin id="150" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln41_2/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="select_ln41_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="0" index="1" bw="8" slack="0"/>
<pin id="157" dir="0" index="2" bw="8" slack="0"/>
<pin id="158" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln41/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="store_ln40_store_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="3" slack="0"/>
<pin id="166" dir="0" index="1" bw="3" slack="0"/>
<pin id="167" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/1 "/>
</bind>
</comp>

<comp id="169" class="1005" name="i_reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="3" slack="0"/>
<pin id="171" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="49"><net_src comp="12" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="54"><net_src comp="24" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="10" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="60"><net_src comp="24" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="8" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="24" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="6" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="24" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="4" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="79"><net_src comp="0" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="44" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="86"><net_src comp="74" pin="3"/><net_sink comp="81" pin=0"/></net>

<net id="92"><net_src comp="2" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="93"><net_src comp="44" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="99"><net_src comp="87" pin="3"/><net_sink comp="94" pin=0"/></net>

<net id="104"><net_src comp="26" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="112"><net_src comp="105" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="28" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="105" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="30" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="123"><net_src comp="105" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="129"><net_src comp="42" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="105" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="131"><net_src comp="12" pin="0"/><net_sink comp="124" pin=2"/></net>

<net id="135"><net_src comp="124" pin="3"/><net_sink comp="132" pin=0"/></net>

<net id="136"><net_src comp="132" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="137"><net_src comp="132" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="143"><net_src comp="124" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="68" pin="2"/><net_sink comp="138" pin=1"/></net>

<net id="145"><net_src comp="62" pin="2"/><net_sink comp="138" pin=2"/></net>

<net id="151"><net_src comp="124" pin="3"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="56" pin="2"/><net_sink comp="146" pin=1"/></net>

<net id="153"><net_src comp="50" pin="2"/><net_sink comp="146" pin=2"/></net>

<net id="159"><net_src comp="120" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="146" pin="3"/><net_sink comp="154" pin=1"/></net>

<net id="161"><net_src comp="138" pin="3"/><net_sink comp="154" pin=2"/></net>

<net id="162"><net_src comp="154" pin="3"/><net_sink comp="81" pin=1"/></net>

<net id="163"><net_src comp="154" pin="3"/><net_sink comp="94" pin=1"/></net>

<net id="168"><net_src comp="114" pin="2"/><net_sink comp="164" pin=0"/></net>

<net id="172"><net_src comp="46" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="173"><net_src comp="169" pin="1"/><net_sink comp="100" pin=1"/></net>

<net id="174"><net_src comp="169" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="175"><net_src comp="169" pin="1"/><net_sink comp="164" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: img_out_0 | {1 }
	Port: img_out_1 | {1 }
 - Input state : 
	Port: conv2D0_Pipeline_writeImg : img_out_0 | {}
	Port: conv2D0_Pipeline_writeImg : img_out_1 | {}
	Port: conv2D0_Pipeline_writeImg : img_outT_1_load7_reload | {1 }
	Port: conv2D0_Pipeline_writeImg : img_outT_0_load3_reload | {1 }
	Port: conv2D0_Pipeline_writeImg : img_outT_1_1_load15_reload | {1 }
	Port: conv2D0_Pipeline_writeImg : img_outT_0_1_load11_reload | {1 }
  - Chain level:
	State 1
		store_ln40 : 1
		i_1 : 1
		icmp_ln40 : 2
		add_ln40 : 2
		br_ln40 : 3
		trunc_ln40 : 2
		tmp : 2
		zext_ln40 : 3
		select_ln41_1 : 3
		select_ln41_2 : 3
		select_ln41 : 4
		br_ln41 : 3
		img_out_0_addr : 4
		store_ln41 : 5
		img_out_1_addr : 4
		store_ln41 : 5
		store_ln40 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------|---------|---------|
| Operation|               Functional Unit              |    FF   |   LUT   |
|----------|--------------------------------------------|---------|---------|
|          |            select_ln41_1_fu_138            |    0    |    8    |
|  select  |            select_ln41_2_fu_146            |    0    |    8    |
|          |             select_ln41_fu_154             |    0    |    8    |
|----------|--------------------------------------------|---------|---------|
|   icmp   |              icmp_ln40_fu_108              |    0    |    11   |
|----------|--------------------------------------------|---------|---------|
|    add   |               add_ln40_fu_114              |    0    |    11   |
|----------|--------------------------------------------|---------|---------|
|          | img_outT_0_1_load11_reload_read_read_fu_50 |    0    |    0    |
|   read   | img_outT_1_1_load15_reload_read_read_fu_56 |    0    |    0    |
|          |   img_outT_0_load3_reload_read_read_fu_62  |    0    |    0    |
|          |   img_outT_1_load7_reload_read_read_fu_68  |    0    |    0    |
|----------|--------------------------------------------|---------|---------|
|   trunc  |              trunc_ln40_fu_120             |    0    |    0    |
|----------|--------------------------------------------|---------|---------|
| bitselect|                 tmp_fu_124                 |    0    |    0    |
|----------|--------------------------------------------|---------|---------|
|   zext   |              zext_ln40_fu_132              |    0    |    0    |
|----------|--------------------------------------------|---------|---------|
|   Total  |                                            |    0    |    46   |
|----------|--------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------+--------+
|         |   FF   |
+---------+--------+
|i_reg_169|    3   |
+---------+--------+
|  Total  |    3   |
+---------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   46   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    3   |    -   |
+-----------+--------+--------+
|   Total   |    3   |   46   |
+-----------+--------+--------+
