Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed May  7 02:34:46 2025
| Host         : Everglow running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file MCU_timing_summary_routed.rpt -pb MCU_timing_summary_routed.pb -rpx MCU_timing_summary_routed.rpx -warn_on_violation
| Design       : MCU
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    50          
DPIR-1     Warning           Asynchronous driver check      20          
TIMING-18  Warning           Missing input or output delay  48          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (50)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (144)
5. checking no_input_delay (36)
6. checking no_output_delay (47)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (50)
-------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: U_FND/U_FND_IP/u_clk_divider/r_clk_reg/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: U_US/u_us/u_div/o_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (144)
--------------------------------------------------
 There are 144 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (36)
-------------------------------
 There are 36 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (47)
--------------------------------
 There are 47 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.090        0.000                      0                 3321        0.017        0.000                      0                 3321        3.750        0.000                       0                  1594  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.090        0.000                      0                 3321        0.017        0.000                      0                 3321        3.750        0.000                       0                  1594  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.090ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.017ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.090ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.524ns  (logic 3.222ns (33.829%)  route 6.302ns (66.171%))
  Logic Levels:           14  (CARRY4=5 LUT4=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1593, routed)        1.627     5.148    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X7Y33          FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y33          FDCE (Prop_fdce_C_Q)         0.456     5.604 f  U_Core/U_DataPath/U_PC/q_reg[2]/Q
                         net (fo=248, routed)         1.212     6.817    U_ROM/Q[0]
    SLICE_X7Y34          LUT6 (Prop_lut6_I1_O)        0.124     6.941 r  U_ROM/RegFile_reg_r1_0_31_0_5_i_154/O
                         net (fo=3, routed)           0.729     7.669    U_ROM/RegFile_reg_r1_0_31_0_5_i_154_n_0
    SLICE_X6Y33          LUT6 (Prop_lut6_I0_O)        0.124     7.793 r  U_ROM/RegFile_reg_r1_0_31_0_5_i_92/O
                         net (fo=1, routed)           0.528     8.322    U_ROM/RegFile_reg_r1_0_31_0_5_i_92_n_0
    SLICE_X9Y34          LUT6 (Prop_lut6_I5_O)        0.124     8.446 r  U_ROM/RegFile_reg_r1_0_31_0_5_i_40/O
                         net (fo=1, routed)           0.000     8.446    U_ROM/RegFile_reg_r1_0_31_0_5_i_40_n_0
    SLICE_X9Y34          MUXF7 (Prop_muxf7_I0_O)      0.212     8.658 r  U_ROM/RegFile_reg_r1_0_31_0_5_i_12/O
                         net (fo=34, routed)          0.798     9.455    U_Core/U_DataPath/U_PC/instrCode[13]
    SLICE_X7Y34          LUT5 (Prop_lut5_I1_O)        0.299     9.754 r  U_Core/U_DataPath/U_PC/q[31]_i_2__1/O
                         net (fo=33, routed)          0.357    10.112    U_Core/U_ControlUnit/RData11__3
    SLICE_X6Y36          LUT4 (Prop_lut4_I3_O)        0.124    10.236 r  U_Core/U_ControlUnit/y_carry_i_5/O
                         net (fo=32, routed)          0.710    10.946    U_Core/U_DataPath/U_DecReg_ImmExtend/y_carry
    SLICE_X9Y35          LUT5 (Prop_lut5_I1_O)        0.124    11.070 r  U_Core/U_DataPath/U_DecReg_ImmExtend/y_carry_i_4/O
                         net (fo=1, routed)           0.000    11.070    U_Core/U_DataPath/U_PC_Imm_Adder/q_reg[3][0]
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.602 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry/CO[3]
                         net (fo=1, routed)           0.000    11.602    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.716 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.716    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__0_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.830 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.830    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__1_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.944 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.944    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__2_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.278 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__3/O[1]
                         net (fo=2, routed)           0.675    12.953    U_Core/U_ControlUnit/PC_Imm_AdderResult[17]
    SLICE_X6Y38          LUT6 (Prop_lut6_I1_O)        0.303    13.256 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_12_17_i_11/O
                         net (fo=1, routed)           0.577    13.833    U_Core/U_ControlUnit/RegFile_reg_r1_0_31_12_17_i_11_n_0
    SLICE_X6Y37          LUT6 (Prop_lut6_I3_O)        0.124    13.957 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_12_17_i_5/O
                         net (fo=2, routed)           0.715    14.673    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/DIC1
    SLICE_X10Y35         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1593, routed)        1.446    14.787    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/WCLK
    SLICE_X10Y35         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMC_D1/CLK
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X10Y35         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    14.763    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.763    
                         arrival time                         -14.673    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.091ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r2_0_31_12_17/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.524ns  (logic 3.222ns (33.830%)  route 6.302ns (66.170%))
  Logic Levels:           14  (CARRY4=5 LUT4=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1593, routed)        1.627     5.148    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X7Y33          FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y33          FDCE (Prop_fdce_C_Q)         0.456     5.604 f  U_Core/U_DataPath/U_PC/q_reg[2]/Q
                         net (fo=248, routed)         1.212     6.817    U_ROM/Q[0]
    SLICE_X7Y34          LUT6 (Prop_lut6_I1_O)        0.124     6.941 r  U_ROM/RegFile_reg_r1_0_31_0_5_i_154/O
                         net (fo=3, routed)           0.729     7.669    U_ROM/RegFile_reg_r1_0_31_0_5_i_154_n_0
    SLICE_X6Y33          LUT6 (Prop_lut6_I0_O)        0.124     7.793 r  U_ROM/RegFile_reg_r1_0_31_0_5_i_92/O
                         net (fo=1, routed)           0.528     8.322    U_ROM/RegFile_reg_r1_0_31_0_5_i_92_n_0
    SLICE_X9Y34          LUT6 (Prop_lut6_I5_O)        0.124     8.446 r  U_ROM/RegFile_reg_r1_0_31_0_5_i_40/O
                         net (fo=1, routed)           0.000     8.446    U_ROM/RegFile_reg_r1_0_31_0_5_i_40_n_0
    SLICE_X9Y34          MUXF7 (Prop_muxf7_I0_O)      0.212     8.658 r  U_ROM/RegFile_reg_r1_0_31_0_5_i_12/O
                         net (fo=34, routed)          0.798     9.455    U_Core/U_DataPath/U_PC/instrCode[13]
    SLICE_X7Y34          LUT5 (Prop_lut5_I1_O)        0.299     9.754 r  U_Core/U_DataPath/U_PC/q[31]_i_2__1/O
                         net (fo=33, routed)          0.357    10.112    U_Core/U_ControlUnit/RData11__3
    SLICE_X6Y36          LUT4 (Prop_lut4_I3_O)        0.124    10.236 r  U_Core/U_ControlUnit/y_carry_i_5/O
                         net (fo=32, routed)          0.710    10.946    U_Core/U_DataPath/U_DecReg_ImmExtend/y_carry
    SLICE_X9Y35          LUT5 (Prop_lut5_I1_O)        0.124    11.070 r  U_Core/U_DataPath/U_DecReg_ImmExtend/y_carry_i_4/O
                         net (fo=1, routed)           0.000    11.070    U_Core/U_DataPath/U_PC_Imm_Adder/q_reg[3][0]
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.602 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry/CO[3]
                         net (fo=1, routed)           0.000    11.602    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.716 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.716    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__0_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.830 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.830    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__1_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.944 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.944    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__2_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.278 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__3/O[1]
                         net (fo=2, routed)           0.675    12.953    U_Core/U_ControlUnit/PC_Imm_AdderResult[17]
    SLICE_X6Y38          LUT6 (Prop_lut6_I1_O)        0.303    13.256 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_12_17_i_11/O
                         net (fo=1, routed)           0.577    13.833    U_Core/U_ControlUnit/RegFile_reg_r1_0_31_12_17_i_11_n_0
    SLICE_X6Y37          LUT6 (Prop_lut6_I3_O)        0.124    13.957 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_12_17_i_5/O
                         net (fo=2, routed)           0.715    14.672    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_12_17/DIC1
    SLICE_X10Y36         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r2_0_31_12_17/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1593, routed)        1.446    14.787    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_12_17/WCLK
    SLICE_X10Y36         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r2_0_31_12_17/RAMC_D1/CLK
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X10Y36         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    14.763    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_12_17/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.763    
                         arrival time                         -14.672    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.363ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r2_0_31_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.271ns  (logic 1.914ns (20.646%)  route 7.357ns (79.354%))
  Logic Levels:           8  (LUT2=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1593, routed)        1.627     5.148    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X7Y33          FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y33          FDCE (Prop_fdce_C_Q)         0.456     5.604 r  U_Core/U_DataPath/U_PC/q_reg[2]/Q
                         net (fo=248, routed)         1.583     7.188    U_ROM/Q[0]
    SLICE_X9Y30          LUT4 (Prop_lut4_I0_O)        0.124     7.312 f  U_ROM/q[12]_i_6/O
                         net (fo=2, routed)           0.598     7.910    U_ROM/q[12]_i_6_n_0
    SLICE_X10Y32         LUT6 (Prop_lut6_I1_O)        0.124     8.034 f  U_ROM/q[12]_i_3/O
                         net (fo=1, routed)           0.636     8.670    U_ROM/q[12]_i_3_n_0
    SLICE_X11Y33         LUT6 (Prop_lut6_I0_O)        0.124     8.794 f  U_ROM/q[12]_i_2/O
                         net (fo=11, routed)          0.555     9.349    U_Core/U_ControlUnit/instrCode[0]
    SLICE_X10Y33         LUT5 (Prop_lut5_I4_O)        0.153     9.502 f  U_Core/U_ControlUnit/q[31]_i_9/O
                         net (fo=93, routed)          1.456    10.958    U_Core/U_DataPath/U_ALU/aluControl[0]
    SLICE_X29Y32         LUT2 (Prop_lut2_I1_O)        0.359    11.317 r  U_Core/U_DataPath/U_ALU/q[9]_i_10/O
                         net (fo=1, routed)           0.582    11.898    U_Core/U_ControlUnit/q_reg[9]_2
    SLICE_X29Y36         LUT6 (Prop_lut6_I3_O)        0.326    12.224 r  U_Core/U_ControlUnit/q[9]_i_4/O
                         net (fo=1, routed)           0.836    13.060    U_Core/U_ControlUnit/q[9]_i_4_n_0
    SLICE_X14Y33         LUT5 (Prop_lut5_I3_O)        0.124    13.184 r  U_Core/U_ControlUnit/q[9]_i_1/O
                         net (fo=2, routed)           0.619    13.803    U_Core/U_ControlUnit/q_reg[31][7]
    SLICE_X11Y33         LUT6 (Prop_lut6_I4_O)        0.124    13.927 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_6_11_i_3/O
                         net (fo=2, routed)           0.492    14.419    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_6_11/DIB1
    SLICE_X8Y34          RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r2_0_31_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1593, routed)        1.444    14.785    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_6_11/WCLK
    SLICE_X8Y34          RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r2_0_31_6_11/RAMB_D1/CLK
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X8Y34          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    14.782    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         14.782    
                         arrival time                         -14.419    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.364ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.271ns  (logic 1.914ns (20.645%)  route 7.357ns (79.355%))
  Logic Levels:           8  (LUT2=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1593, routed)        1.627     5.148    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X7Y33          FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y33          FDCE (Prop_fdce_C_Q)         0.456     5.604 r  U_Core/U_DataPath/U_PC/q_reg[2]/Q
                         net (fo=248, routed)         1.583     7.188    U_ROM/Q[0]
    SLICE_X9Y30          LUT4 (Prop_lut4_I0_O)        0.124     7.312 f  U_ROM/q[12]_i_6/O
                         net (fo=2, routed)           0.598     7.910    U_ROM/q[12]_i_6_n_0
    SLICE_X10Y32         LUT6 (Prop_lut6_I1_O)        0.124     8.034 f  U_ROM/q[12]_i_3/O
                         net (fo=1, routed)           0.636     8.670    U_ROM/q[12]_i_3_n_0
    SLICE_X11Y33         LUT6 (Prop_lut6_I0_O)        0.124     8.794 f  U_ROM/q[12]_i_2/O
                         net (fo=11, routed)          0.555     9.349    U_Core/U_ControlUnit/instrCode[0]
    SLICE_X10Y33         LUT5 (Prop_lut5_I4_O)        0.153     9.502 f  U_Core/U_ControlUnit/q[31]_i_9/O
                         net (fo=93, routed)          1.456    10.958    U_Core/U_DataPath/U_ALU/aluControl[0]
    SLICE_X29Y32         LUT2 (Prop_lut2_I1_O)        0.359    11.317 r  U_Core/U_DataPath/U_ALU/q[9]_i_10/O
                         net (fo=1, routed)           0.582    11.898    U_Core/U_ControlUnit/q_reg[9]_2
    SLICE_X29Y36         LUT6 (Prop_lut6_I3_O)        0.326    12.224 r  U_Core/U_ControlUnit/q[9]_i_4/O
                         net (fo=1, routed)           0.836    13.060    U_Core/U_ControlUnit/q[9]_i_4_n_0
    SLICE_X14Y33         LUT5 (Prop_lut5_I3_O)        0.124    13.184 r  U_Core/U_ControlUnit/q[9]_i_1/O
                         net (fo=2, routed)           0.619    13.803    U_Core/U_ControlUnit/q_reg[31][7]
    SLICE_X11Y33         LUT6 (Prop_lut6_I4_O)        0.124    13.927 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_6_11_i_3/O
                         net (fo=2, routed)           0.492    14.419    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/DIB1
    SLICE_X8Y35          RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1593, routed)        1.445    14.786    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/WCLK
    SLICE_X8Y35          RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMB_D1/CLK
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X8Y35          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    14.783    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         14.783    
                         arrival time                         -14.419    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.364ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.339ns  (logic 1.448ns (15.505%)  route 7.891ns (84.495%))
  Logic Levels:           8  (LUT5=2 LUT6=6)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1593, routed)        1.627     5.148    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X7Y33          FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y33          FDCE (Prop_fdce_C_Q)         0.456     5.604 r  U_Core/U_DataPath/U_PC/q_reg[2]/Q
                         net (fo=248, routed)         1.213     6.818    U_ROM/Q[0]
    SLICE_X7Y34          LUT5 (Prop_lut5_I0_O)        0.124     6.942 f  U_ROM/q[13]_i_10/O
                         net (fo=1, routed)           0.815     7.756    U_ROM/q[13]_i_10_n_0
    SLICE_X7Y32          LUT6 (Prop_lut6_I2_O)        0.124     7.880 f  U_ROM/q[13]_i_4/O
                         net (fo=1, routed)           0.841     8.721    U_ROM/q[13]_i_4_n_0
    SLICE_X8Y31          LUT6 (Prop_lut6_I1_O)        0.124     8.845 f  U_ROM/q[13]_i_2/O
                         net (fo=6, routed)           0.996     9.841    U_Core/U_DataPath/U_PC/instrCode[11]
    SLICE_X12Y32         LUT6 (Prop_lut6_I2_O)        0.124     9.965 r  U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_132/O
                         net (fo=4, routed)           0.619    10.585    U_Core/U_ControlUnit/q[31]_i_5
    SLICE_X14Y32         LUT6 (Prop_lut6_I4_O)        0.124    10.709 r  U_Core/U_ControlUnit/q[31]_i_11/O
                         net (fo=31, routed)          1.378    12.086    U_Core/U_ControlUnit/q[31]_i_11_n_0
    SLICE_X29Y37         LUT6 (Prop_lut6_I0_O)        0.124    12.210 r  U_Core/U_ControlUnit/q[12]_i_4/O
                         net (fo=1, routed)           0.818    13.028    U_Core/U_ControlUnit/q[12]_i_4_n_0
    SLICE_X13Y35         LUT5 (Prop_lut5_I3_O)        0.124    13.152 r  U_Core/U_ControlUnit/q[12]_i_1/O
                         net (fo=2, routed)           0.588    13.740    U_Core/U_ControlUnit/q_reg[31][10]
    SLICE_X11Y35         LUT6 (Prop_lut6_I4_O)        0.124    13.864 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_12_17_i_2/O
                         net (fo=2, routed)           0.623    14.487    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/DIA0
    SLICE_X10Y35         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1593, routed)        1.446    14.787    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/WCLK
    SLICE_X10Y35         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMA/CLK
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X10Y35         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    14.851    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         14.851    
                         arrival time                         -14.487    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.415ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.283ns  (logic 3.564ns (38.393%)  route 5.719ns (61.607%))
  Logic Levels:           17  (CARRY4=8 LUT4=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1593, routed)        1.627     5.148    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X7Y33          FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y33          FDCE (Prop_fdce_C_Q)         0.456     5.604 f  U_Core/U_DataPath/U_PC/q_reg[2]/Q
                         net (fo=248, routed)         1.212     6.817    U_ROM/Q[0]
    SLICE_X7Y34          LUT6 (Prop_lut6_I1_O)        0.124     6.941 r  U_ROM/RegFile_reg_r1_0_31_0_5_i_154/O
                         net (fo=3, routed)           0.729     7.669    U_ROM/RegFile_reg_r1_0_31_0_5_i_154_n_0
    SLICE_X6Y33          LUT6 (Prop_lut6_I0_O)        0.124     7.793 r  U_ROM/RegFile_reg_r1_0_31_0_5_i_92/O
                         net (fo=1, routed)           0.528     8.322    U_ROM/RegFile_reg_r1_0_31_0_5_i_92_n_0
    SLICE_X9Y34          LUT6 (Prop_lut6_I5_O)        0.124     8.446 r  U_ROM/RegFile_reg_r1_0_31_0_5_i_40/O
                         net (fo=1, routed)           0.000     8.446    U_ROM/RegFile_reg_r1_0_31_0_5_i_40_n_0
    SLICE_X9Y34          MUXF7 (Prop_muxf7_I0_O)      0.212     8.658 r  U_ROM/RegFile_reg_r1_0_31_0_5_i_12/O
                         net (fo=34, routed)          0.798     9.455    U_Core/U_DataPath/U_PC/instrCode[13]
    SLICE_X7Y34          LUT5 (Prop_lut5_I1_O)        0.299     9.754 r  U_Core/U_DataPath/U_PC/q[31]_i_2__1/O
                         net (fo=33, routed)          0.357    10.112    U_Core/U_ControlUnit/RData11__3
    SLICE_X6Y36          LUT4 (Prop_lut4_I3_O)        0.124    10.236 r  U_Core/U_ControlUnit/y_carry_i_5/O
                         net (fo=32, routed)          0.710    10.946    U_Core/U_DataPath/U_DecReg_ImmExtend/y_carry
    SLICE_X9Y35          LUT5 (Prop_lut5_I1_O)        0.124    11.070 r  U_Core/U_DataPath/U_DecReg_ImmExtend/y_carry_i_4/O
                         net (fo=1, routed)           0.000    11.070    U_Core/U_DataPath/U_PC_Imm_Adder/q_reg[3][0]
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.602 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry/CO[3]
                         net (fo=1, routed)           0.000    11.602    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.716 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.716    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__0_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.830 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.830    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__1_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.944 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.944    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__2_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.058 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.058    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__3_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.172 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.172    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__4_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.286 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.286    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__5_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.620 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__6/O[1]
                         net (fo=2, routed)           0.457    13.077    U_Core/U_ControlUnit/PC_Imm_AdderResult[29]
    SLICE_X9Y43          LUT6 (Prop_lut6_I1_O)        0.303    13.380 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_11/O
                         net (fo=1, routed)           0.350    13.729    U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_11_n_0
    SLICE_X8Y43          LUT6 (Prop_lut6_I3_O)        0.124    13.853 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_5/O
                         net (fo=2, routed)           0.578    14.431    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/DIC1
    SLICE_X6Y41          RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1593, routed)        1.516    14.857    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/WCLK
    SLICE_X6Y41          RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMC_D1/CLK
                         clock pessimism              0.273    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X6Y41          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    14.846    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.846    
                         arrival time                         -14.431    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.418ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.193ns  (logic 2.880ns (31.327%)  route 6.313ns (68.673%))
  Logic Levels:           11  (CARRY4=2 LUT4=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1593, routed)        1.627     5.148    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X7Y33          FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y33          FDCE (Prop_fdce_C_Q)         0.456     5.604 f  U_Core/U_DataPath/U_PC/q_reg[2]/Q
                         net (fo=248, routed)         1.212     6.817    U_ROM/Q[0]
    SLICE_X7Y34          LUT6 (Prop_lut6_I1_O)        0.124     6.941 r  U_ROM/RegFile_reg_r1_0_31_0_5_i_154/O
                         net (fo=3, routed)           0.729     7.669    U_ROM/RegFile_reg_r1_0_31_0_5_i_154_n_0
    SLICE_X6Y33          LUT6 (Prop_lut6_I0_O)        0.124     7.793 r  U_ROM/RegFile_reg_r1_0_31_0_5_i_92/O
                         net (fo=1, routed)           0.528     8.322    U_ROM/RegFile_reg_r1_0_31_0_5_i_92_n_0
    SLICE_X9Y34          LUT6 (Prop_lut6_I5_O)        0.124     8.446 r  U_ROM/RegFile_reg_r1_0_31_0_5_i_40/O
                         net (fo=1, routed)           0.000     8.446    U_ROM/RegFile_reg_r1_0_31_0_5_i_40_n_0
    SLICE_X9Y34          MUXF7 (Prop_muxf7_I0_O)      0.212     8.658 r  U_ROM/RegFile_reg_r1_0_31_0_5_i_12/O
                         net (fo=34, routed)          0.798     9.455    U_Core/U_DataPath/U_PC/instrCode[13]
    SLICE_X7Y34          LUT5 (Prop_lut5_I1_O)        0.299     9.754 r  U_Core/U_DataPath/U_PC/q[31]_i_2__1/O
                         net (fo=33, routed)          0.357    10.112    U_Core/U_ControlUnit/RData11__3
    SLICE_X6Y36          LUT4 (Prop_lut4_I3_O)        0.124    10.236 r  U_Core/U_ControlUnit/y_carry_i_5/O
                         net (fo=32, routed)          0.710    10.946    U_Core/U_DataPath/U_DecReg_ImmExtend/y_carry
    SLICE_X9Y35          LUT5 (Prop_lut5_I1_O)        0.124    11.070 r  U_Core/U_DataPath/U_DecReg_ImmExtend/y_carry_i_4/O
                         net (fo=1, routed)           0.000    11.070    U_Core/U_DataPath/U_PC_Imm_Adder/q_reg[3][0]
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.602 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry/CO[3]
                         net (fo=1, routed)           0.000    11.602    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.936 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__0/O[1]
                         net (fo=2, routed)           0.838    12.774    U_Core/U_ControlUnit/PC_Imm_AdderResult[5]
    SLICE_X10Y32         LUT6 (Prop_lut6_I1_O)        0.303    13.077 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_29/O
                         net (fo=1, routed)           0.492    13.569    U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_29_n_0
    SLICE_X10Y31         LUT6 (Prop_lut6_I3_O)        0.124    13.693 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_6/O
                         net (fo=2, routed)           0.649    14.342    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/DIC1
    SLICE_X8Y33          RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1593, routed)        1.443    14.784    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/WCLK
    SLICE_X8Y33          RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMC_D1/CLK
                         clock pessimism              0.260    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X8Y33          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    14.760    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.760    
                         arrival time                         -14.342    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.418ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.279ns  (logic 3.564ns (38.408%)  route 5.715ns (61.592%))
  Logic Levels:           17  (CARRY4=8 LUT4=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1593, routed)        1.627     5.148    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X7Y33          FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y33          FDCE (Prop_fdce_C_Q)         0.456     5.604 f  U_Core/U_DataPath/U_PC/q_reg[2]/Q
                         net (fo=248, routed)         1.212     6.817    U_ROM/Q[0]
    SLICE_X7Y34          LUT6 (Prop_lut6_I1_O)        0.124     6.941 r  U_ROM/RegFile_reg_r1_0_31_0_5_i_154/O
                         net (fo=3, routed)           0.729     7.669    U_ROM/RegFile_reg_r1_0_31_0_5_i_154_n_0
    SLICE_X6Y33          LUT6 (Prop_lut6_I0_O)        0.124     7.793 r  U_ROM/RegFile_reg_r1_0_31_0_5_i_92/O
                         net (fo=1, routed)           0.528     8.322    U_ROM/RegFile_reg_r1_0_31_0_5_i_92_n_0
    SLICE_X9Y34          LUT6 (Prop_lut6_I5_O)        0.124     8.446 r  U_ROM/RegFile_reg_r1_0_31_0_5_i_40/O
                         net (fo=1, routed)           0.000     8.446    U_ROM/RegFile_reg_r1_0_31_0_5_i_40_n_0
    SLICE_X9Y34          MUXF7 (Prop_muxf7_I0_O)      0.212     8.658 r  U_ROM/RegFile_reg_r1_0_31_0_5_i_12/O
                         net (fo=34, routed)          0.798     9.455    U_Core/U_DataPath/U_PC/instrCode[13]
    SLICE_X7Y34          LUT5 (Prop_lut5_I1_O)        0.299     9.754 r  U_Core/U_DataPath/U_PC/q[31]_i_2__1/O
                         net (fo=33, routed)          0.357    10.112    U_Core/U_ControlUnit/RData11__3
    SLICE_X6Y36          LUT4 (Prop_lut4_I3_O)        0.124    10.236 r  U_Core/U_ControlUnit/y_carry_i_5/O
                         net (fo=32, routed)          0.710    10.946    U_Core/U_DataPath/U_DecReg_ImmExtend/y_carry
    SLICE_X9Y35          LUT5 (Prop_lut5_I1_O)        0.124    11.070 r  U_Core/U_DataPath/U_DecReg_ImmExtend/y_carry_i_4/O
                         net (fo=1, routed)           0.000    11.070    U_Core/U_DataPath/U_PC_Imm_Adder/q_reg[3][0]
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.602 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry/CO[3]
                         net (fo=1, routed)           0.000    11.602    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.716 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.716    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__0_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.830 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.830    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__1_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.944 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.944    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__2_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.058 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.058    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__3_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.172 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.172    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__4_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.286 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.286    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__5_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.620 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__6/O[1]
                         net (fo=2, routed)           0.457    13.077    U_Core/U_ControlUnit/PC_Imm_AdderResult[29]
    SLICE_X9Y43          LUT6 (Prop_lut6_I1_O)        0.303    13.380 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_11/O
                         net (fo=1, routed)           0.350    13.729    U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_11_n_0
    SLICE_X8Y43          LUT6 (Prop_lut6_I3_O)        0.124    13.853 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_5/O
                         net (fo=2, routed)           0.574    14.428    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/DIC1
    SLICE_X6Y42          RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1593, routed)        1.516    14.857    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/WCLK
    SLICE_X6Y42          RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMC_D1/CLK
                         clock pessimism              0.273    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X6Y42          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    14.846    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.846    
                         arrival time                         -14.428    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.425ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.210ns  (logic 3.336ns (36.220%)  route 5.874ns (63.780%))
  Logic Levels:           15  (CARRY4=6 LUT4=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1593, routed)        1.627     5.148    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X7Y33          FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y33          FDCE (Prop_fdce_C_Q)         0.456     5.604 f  U_Core/U_DataPath/U_PC/q_reg[2]/Q
                         net (fo=248, routed)         1.212     6.817    U_ROM/Q[0]
    SLICE_X7Y34          LUT6 (Prop_lut6_I1_O)        0.124     6.941 r  U_ROM/RegFile_reg_r1_0_31_0_5_i_154/O
                         net (fo=3, routed)           0.729     7.669    U_ROM/RegFile_reg_r1_0_31_0_5_i_154_n_0
    SLICE_X6Y33          LUT6 (Prop_lut6_I0_O)        0.124     7.793 r  U_ROM/RegFile_reg_r1_0_31_0_5_i_92/O
                         net (fo=1, routed)           0.528     8.322    U_ROM/RegFile_reg_r1_0_31_0_5_i_92_n_0
    SLICE_X9Y34          LUT6 (Prop_lut6_I5_O)        0.124     8.446 r  U_ROM/RegFile_reg_r1_0_31_0_5_i_40/O
                         net (fo=1, routed)           0.000     8.446    U_ROM/RegFile_reg_r1_0_31_0_5_i_40_n_0
    SLICE_X9Y34          MUXF7 (Prop_muxf7_I0_O)      0.212     8.658 r  U_ROM/RegFile_reg_r1_0_31_0_5_i_12/O
                         net (fo=34, routed)          0.798     9.455    U_Core/U_DataPath/U_PC/instrCode[13]
    SLICE_X7Y34          LUT5 (Prop_lut5_I1_O)        0.299     9.754 r  U_Core/U_DataPath/U_PC/q[31]_i_2__1/O
                         net (fo=33, routed)          0.357    10.112    U_Core/U_ControlUnit/RData11__3
    SLICE_X6Y36          LUT4 (Prop_lut4_I3_O)        0.124    10.236 r  U_Core/U_ControlUnit/y_carry_i_5/O
                         net (fo=32, routed)          0.710    10.946    U_Core/U_DataPath/U_DecReg_ImmExtend/y_carry
    SLICE_X9Y35          LUT5 (Prop_lut5_I1_O)        0.124    11.070 r  U_Core/U_DataPath/U_DecReg_ImmExtend/y_carry_i_4/O
                         net (fo=1, routed)           0.000    11.070    U_Core/U_DataPath/U_PC_Imm_Adder/q_reg[3][0]
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.602 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry/CO[3]
                         net (fo=1, routed)           0.000    11.602    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.716 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.716    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__0_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.830 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.830    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__1_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.944 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.944    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__2_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.058 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.058    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__3_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.392 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__4/O[1]
                         net (fo=2, routed)           0.515    12.907    U_Core/U_ControlUnit/PC_Imm_AdderResult[21]
    SLICE_X8Y40          LUT6 (Prop_lut6_I1_O)        0.303    13.210 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_18_23_i_9/O
                         net (fo=1, routed)           0.541    13.751    U_Core/U_ControlUnit/RegFile_reg_r1_0_31_18_23_i_9_n_0
    SLICE_X8Y40          LUT6 (Prop_lut6_I3_O)        0.124    13.875 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_18_23_i_3/O
                         net (fo=2, routed)           0.484    14.359    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/DIB1
    SLICE_X8Y37          RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1593, routed)        1.446    14.787    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/WCLK
    SLICE_X8Y37          RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMB_D1/CLK
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X8Y37          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    14.784    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                         14.784    
                         arrival time                         -14.359    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.433ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.329ns  (logic 2.255ns (24.172%)  route 7.074ns (75.828%))
  Logic Levels:           9  (LUT3=1 LUT5=3 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1593, routed)        1.627     5.148    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X7Y33          FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y33          FDCE (Prop_fdce_C_Q)         0.456     5.604 f  U_Core/U_DataPath/U_PC/q_reg[2]/Q
                         net (fo=248, routed)         1.699     7.303    U_ROM/Q[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I0_O)        0.153     7.456 r  U_ROM/q[14]_i_13/O
                         net (fo=1, routed)           0.767     8.223    U_ROM/q[14]_i_13_n_0
    SLICE_X11Y32         LUT6 (Prop_lut6_I1_O)        0.327     8.550 r  U_ROM/q[14]_i_8/O
                         net (fo=1, routed)           0.000     8.550    U_ROM/q[14]_i_8_n_0
    SLICE_X11Y32         MUXF7 (Prop_muxf7_I1_O)      0.217     8.767 r  U_ROM/q_reg[14]_i_4/O
                         net (fo=1, routed)           0.000     8.767    U_ROM/q_reg[14]_i_4_n_0
    SLICE_X11Y32         MUXF8 (Prop_muxf8_I1_O)      0.094     8.861 r  U_ROM/q_reg[14]_i_2/O
                         net (fo=5, routed)           0.619     9.480    U_Core/U_ControlUnit/instrCode[2]
    SLICE_X12Y34         LUT5 (Prop_lut5_I4_O)        0.308     9.788 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_131/O
                         net (fo=9, routed)           0.647    10.435    U_Core/U_ControlUnit/aluControl[2]
    SLICE_X13Y32         LUT6 (Prop_lut6_I0_O)        0.328    10.763 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_62/O
                         net (fo=34, routed)          1.223    11.985    U_Core/U_ControlUnit/FSM_sequential_state_reg[1]_0
    SLICE_X14Y47         LUT5 (Prop_lut5_I3_O)        0.124    12.109 r  U_Core/U_ControlUnit/q[26]_i_2/O
                         net (fo=1, routed)           0.706    12.815    U_Core/U_ControlUnit/q[26]_i_2_n_0
    SLICE_X13Y49         LUT5 (Prop_lut5_I0_O)        0.124    12.939 r  U_Core/U_ControlUnit/q[26]_i_1/O
                         net (fo=2, routed)           0.929    13.868    U_Core/U_ControlUnit/q_reg[31][24]
    SLICE_X6Y43          LUT6 (Prop_lut6_I4_O)        0.124    13.992 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_4/O
                         net (fo=2, routed)           0.485    14.477    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/DIB0
    SLICE_X6Y41          RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1593, routed)        1.516    14.857    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/WCLK
    SLICE_X6Y41          RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMB/CLK
                         clock pessimism              0.273    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X6Y41          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    14.910    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMB
  -------------------------------------------------------------------
                         required time                         14.910    
                         arrival time                         -14.477    
  -------------------------------------------------------------------
                         slack                                  0.433    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 U_GPIOD/U_APB_Intf_GPIO/slv_reg2_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_GPIOD/U_APB_Intf_GPIO/PRDATA_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.227ns (55.186%)  route 0.184ns (44.814%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1593, routed)        0.592     1.475    U_GPIOD/U_APB_Intf_GPIO/clk_IBUF_BUFG
    SLICE_X7Y50          FDCE                                         r  U_GPIOD/U_APB_Intf_GPIO/slv_reg2_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y50          FDCE (Prop_fdce_C_Q)         0.128     1.603 r  U_GPIOD/U_APB_Intf_GPIO/slv_reg2_reg[28]/Q
                         net (fo=1, routed)           0.184     1.788    U_GPIOD/U_APB_Intf_GPIO/slv_reg2_reg_n_0_[28]
    SLICE_X6Y49          LUT3 (Prop_lut3_I0_O)        0.099     1.887 r  U_GPIOD/U_APB_Intf_GPIO/PRDATA[28]_i_1__2/O
                         net (fo=1, routed)           0.000     1.887    U_GPIOD/U_APB_Intf_GPIO/PRDATA[28]_i_1__2_n_0
    SLICE_X6Y49          FDRE                                         r  U_GPIOD/U_APB_Intf_GPIO/PRDATA_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1593, routed)        0.865     1.992    U_GPIOD/U_APB_Intf_GPIO/clk_IBUF_BUFG
    SLICE_X6Y49          FDRE                                         r  U_GPIOD/U_APB_Intf_GPIO/PRDATA_reg[28]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X6Y49          FDRE (Hold_fdre_C_D)         0.121     1.869    U_GPIOD/U_APB_Intf_GPIO/PRDATA_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.869    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 U_APB_Master/temp_wdata_reg_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DHT/u_APB_SlaveIntf_DHT/slv_reg0_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.164ns (43.181%)  route 0.216ns (56.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1593, routed)        0.567     1.450    U_APB_Master/clk_IBUF_BUFG
    SLICE_X10Y47         FDCE                                         r  U_APB_Master/temp_wdata_reg_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y47         FDCE (Prop_fdce_C_Q)         0.164     1.614 r  U_APB_Master/temp_wdata_reg_reg[20]/Q
                         net (fo=17, routed)          0.216     1.830    U_DHT/u_APB_SlaveIntf_DHT/D[20]
    SLICE_X10Y50         FDCE                                         r  U_DHT/u_APB_SlaveIntf_DHT/slv_reg0_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1593, routed)        0.834     1.962    U_DHT/u_APB_SlaveIntf_DHT/clk_IBUF_BUFG
    SLICE_X10Y50         FDCE                                         r  U_DHT/u_APB_SlaveIntf_DHT/slv_reg0_reg[20]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X10Y50         FDCE (Hold_fdce_C_D)         0.076     1.794    U_DHT/u_APB_SlaveIntf_DHT/slv_reg0_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 U_UART/U_FIFO_for_uart/tx_wdata_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_FIFO_for_uart/TX_FIFO/U_RAM_uart/mem_reg_0_3_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1593, routed)        0.580     1.463    U_UART/U_FIFO_for_uart/clk_IBUF_BUFG
    SLICE_X7Y25          FDCE                                         r  U_UART/U_FIFO_for_uart/tx_wdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDCE (Prop_fdce_C_Q)         0.141     1.604 r  U_UART/U_FIFO_for_uart/tx_wdata_reg[0]/Q
                         net (fo=1, routed)           0.056     1.660    U_UART/U_FIFO_for_uart/TX_FIFO/U_RAM_uart/mem_reg_0_3_0_5/DIA0
    SLICE_X6Y25          RAMD32                                       r  U_UART/U_FIFO_for_uart/TX_FIFO/U_RAM_uart/mem_reg_0_3_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1593, routed)        0.848     1.975    U_UART/U_FIFO_for_uart/TX_FIFO/U_RAM_uart/mem_reg_0_3_0_5/WCLK
    SLICE_X6Y25          RAMD32                                       r  U_UART/U_FIFO_for_uart/TX_FIFO/U_RAM_uart/mem_reg_0_3_0_5/RAMA/CLK
                         clock pessimism             -0.499     1.476    
    SLICE_X6Y25          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.623    U_UART/U_FIFO_for_uart/TX_FIFO/U_RAM_uart/mem_reg_0_3_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.660    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 U_US/u_apb/slv_reg0_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_US/u_apb/PRDATA_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.128ns (38.223%)  route 0.207ns (61.777%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1593, routed)        0.565     1.448    U_US/u_apb/clk_IBUF_BUFG
    SLICE_X9Y50          FDCE                                         r  U_US/u_apb/slv_reg0_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y50          FDCE (Prop_fdce_C_Q)         0.128     1.576 r  U_US/u_apb/slv_reg0_reg[26]/Q
                         net (fo=1, routed)           0.207     1.783    U_US/u_apb/slv_reg0[26]
    SLICE_X9Y49          FDRE                                         r  U_US/u_apb/PRDATA_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1593, routed)        0.837     1.964    U_US/u_apb/clk_IBUF_BUFG
    SLICE_X9Y49          FDRE                                         r  U_US/u_apb/PRDATA_reg[26]/C
                         clock pessimism             -0.244     1.720    
    SLICE_X9Y49          FDRE (Hold_fdre_C_D)         0.021     1.741    U_US/u_apb/PRDATA_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.741    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 U_US/u_apb/slv_reg0_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_US/u_apb/PRDATA_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.128ns (38.185%)  route 0.207ns (61.815%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1593, routed)        0.565     1.448    U_US/u_apb/clk_IBUF_BUFG
    SLICE_X9Y50          FDCE                                         r  U_US/u_apb/slv_reg0_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y50          FDCE (Prop_fdce_C_Q)         0.128     1.576 r  U_US/u_apb/slv_reg0_reg[28]/Q
                         net (fo=1, routed)           0.207     1.783    U_US/u_apb/slv_reg0[28]
    SLICE_X9Y49          FDRE                                         r  U_US/u_apb/PRDATA_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1593, routed)        0.837     1.964    U_US/u_apb/clk_IBUF_BUFG
    SLICE_X9Y49          FDRE                                         r  U_US/u_apb/PRDATA_reg[28]/C
                         clock pessimism             -0.244     1.720    
    SLICE_X9Y49          FDRE (Hold_fdre_C_D)         0.018     1.738    U_US/u_apb/PRDATA_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.738    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 U_GPIOD/U_APB_Intf_GPIO/slv_reg0_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_GPIOD/U_APB_Intf_GPIO/PRDATA_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.186ns (45.784%)  route 0.220ns (54.216%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1593, routed)        0.596     1.479    U_GPIOD/U_APB_Intf_GPIO/clk_IBUF_BUFG
    SLICE_X3Y49          FDCE                                         r  U_GPIOD/U_APB_Intf_GPIO/slv_reg0_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDCE (Prop_fdce_C_Q)         0.141     1.620 r  U_GPIOD/U_APB_Intf_GPIO/slv_reg0_reg[30]/Q
                         net (fo=1, routed)           0.220     1.840    U_GPIOD/U_APB_Intf_GPIO/slv_reg0_reg_n_0_[30]
    SLICE_X5Y50          LUT3 (Prop_lut3_I1_O)        0.045     1.885 r  U_GPIOD/U_APB_Intf_GPIO/PRDATA[30]_i_1__2/O
                         net (fo=1, routed)           0.000     1.885    U_GPIOD/U_APB_Intf_GPIO/PRDATA[30]_i_1__2_n_0
    SLICE_X5Y50          FDRE                                         r  U_GPIOD/U_APB_Intf_GPIO/PRDATA_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1593, routed)        0.863     1.990    U_GPIOD/U_APB_Intf_GPIO/clk_IBUF_BUFG
    SLICE_X5Y50          FDRE                                         r  U_GPIOD/U_APB_Intf_GPIO/PRDATA_reg[30]/C
                         clock pessimism             -0.244     1.746    
    SLICE_X5Y50          FDRE (Hold_fdre_C_D)         0.092     1.838    U_GPIOD/U_APB_Intf_GPIO/PRDATA_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 U_DHT/u_APB_SlaveIntf_DHT/slv_reg0_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DHT/u_APB_SlaveIntf_DHT/PRDATA_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.148ns (44.840%)  route 0.182ns (55.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1593, routed)        0.565     1.448    U_DHT/u_APB_SlaveIntf_DHT/clk_IBUF_BUFG
    SLICE_X10Y50         FDCE                                         r  U_DHT/u_APB_SlaveIntf_DHT/slv_reg0_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y50         FDCE (Prop_fdce_C_Q)         0.148     1.596 r  U_DHT/u_APB_SlaveIntf_DHT/slv_reg0_reg[28]/Q
                         net (fo=1, routed)           0.182     1.778    U_DHT/u_APB_SlaveIntf_DHT/slv_reg0[28]
    SLICE_X10Y49         FDRE                                         r  U_DHT/u_APB_SlaveIntf_DHT/PRDATA_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1593, routed)        0.837     1.964    U_DHT/u_APB_SlaveIntf_DHT/clk_IBUF_BUFG
    SLICE_X10Y49         FDRE                                         r  U_DHT/u_APB_SlaveIntf_DHT/PRDATA_reg[28]/C
                         clock pessimism             -0.244     1.720    
    SLICE_X10Y49         FDRE (Hold_fdre_C_D)         0.010     1.730    U_DHT/u_APB_SlaveIntf_DHT/PRDATA_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.730    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 U_GPIOB/U_APB_Intf_GPIO/slv_reg2_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_GPIOB/U_APB_Intf_GPIO/PRDATA_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.230ns (53.767%)  route 0.198ns (46.233%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1593, routed)        0.594     1.477    U_GPIOB/U_APB_Intf_GPIO/clk_IBUF_BUFG
    SLICE_X4Y48          FDCE                                         r  U_GPIOB/U_APB_Intf_GPIO/slv_reg2_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDCE (Prop_fdce_C_Q)         0.128     1.605 r  U_GPIOB/U_APB_Intf_GPIO/slv_reg2_reg[27]/Q
                         net (fo=1, routed)           0.198     1.803    U_GPIOB/U_APB_Intf_GPIO/slv_reg2_reg_n_0_[27]
    SLICE_X4Y50          LUT3 (Prop_lut3_I0_O)        0.102     1.905 r  U_GPIOB/U_APB_Intf_GPIO/PRDATA[27]_i_1__0/O
                         net (fo=1, routed)           0.000     1.905    U_GPIOB/U_APB_Intf_GPIO/PRDATA[27]_i_1__0_n_0
    SLICE_X4Y50          FDRE                                         r  U_GPIOB/U_APB_Intf_GPIO/PRDATA_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1593, routed)        0.863     1.990    U_GPIOB/U_APB_Intf_GPIO/clk_IBUF_BUFG
    SLICE_X4Y50          FDRE                                         r  U_GPIOB/U_APB_Intf_GPIO/PRDATA_reg[27]/C
                         clock pessimism             -0.244     1.746    
    SLICE_X4Y50          FDRE (Hold_fdre_C_D)         0.107     1.853    U_GPIOB/U_APB_Intf_GPIO/PRDATA_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 U_APB_Master/temp_wdata_reg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FND/U_APB_Intf/slv_reg0_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.164ns (39.645%)  route 0.250ns (60.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1593, routed)        0.565     1.448    U_APB_Master/clk_IBUF_BUFG
    SLICE_X10Y52         FDCE                                         r  U_APB_Master/temp_wdata_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y52         FDCE (Prop_fdce_C_Q)         0.164     1.612 r  U_APB_Master/temp_wdata_reg_reg[15]/Q
                         net (fo=17, routed)          0.250     1.862    U_FND/U_APB_Intf/D[15]
    SLICE_X10Y48         FDCE                                         r  U_FND/U_APB_Intf/slv_reg0_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1593, routed)        0.837     1.964    U_FND/U_APB_Intf/clk_IBUF_BUFG
    SLICE_X10Y48         FDCE                                         r  U_FND/U_APB_Intf/slv_reg0_reg[15]/C
                         clock pessimism             -0.244     1.720    
    SLICE_X10Y48         FDCE (Hold_fdce_C_D)         0.075     1.795    U_FND/U_APB_Intf/slv_reg0_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 U_GPIOB/U_APB_Intf_GPIO/slv_reg2_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_GPIOB/U_APB_Intf_GPIO/PRDATA_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.227ns (52.900%)  route 0.202ns (47.100%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1593, routed)        0.594     1.477    U_GPIOB/U_APB_Intf_GPIO/clk_IBUF_BUFG
    SLICE_X4Y48          FDCE                                         r  U_GPIOB/U_APB_Intf_GPIO/slv_reg2_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDCE (Prop_fdce_C_Q)         0.128     1.605 r  U_GPIOB/U_APB_Intf_GPIO/slv_reg2_reg[26]/Q
                         net (fo=1, routed)           0.202     1.807    U_GPIOB/U_APB_Intf_GPIO/slv_reg2_reg_n_0_[26]
    SLICE_X4Y50          LUT3 (Prop_lut3_I0_O)        0.099     1.906 r  U_GPIOB/U_APB_Intf_GPIO/PRDATA[26]_i_1__0/O
                         net (fo=1, routed)           0.000     1.906    U_GPIOB/U_APB_Intf_GPIO/PRDATA[26]_i_1__0_n_0
    SLICE_X4Y50          FDRE                                         r  U_GPIOB/U_APB_Intf_GPIO/PRDATA_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1593, routed)        0.863     1.990    U_GPIOB/U_APB_Intf_GPIO/clk_IBUF_BUFG
    SLICE_X4Y50          FDRE                                         r  U_GPIOB/U_APB_Intf_GPIO/PRDATA_reg[26]/C
                         clock pessimism             -0.244     1.746    
    SLICE_X4Y50          FDRE (Hold_fdre_C_D)         0.092     1.838    U_GPIOB/U_APB_Intf_GPIO/PRDATA_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.068    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y6    U_RAM/mem_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C              n/a            1.000         10.000      9.000      SLICE_X7Y28    U_APB_Master/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X7Y28    U_APB_Master/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X7Y28    U_APB_Master/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X12Y30   U_APB_Master/temp_addr_reg_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X9Y32    U_APB_Master/temp_addr_reg_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X14Y34   U_APB_Master/temp_addr_reg_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X15Y35   U_APB_Master/temp_addr_reg_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X15Y35   U_APB_Master/temp_addr_reg_reg[14]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y33    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y33    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y33    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y33    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y33    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y33    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y33    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y33    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y33    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y33    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y33    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y33    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y33    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y33    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y33    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y33    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y33    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y33    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y33    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y33    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMC/CLK



