# WEEKS-OF-RTL

This Git repository contains my training materials from Semirise, a program led by professionals working in IC design and verification. In this training, we learned:

- **Digital Logic Design**
- **Verilog and SystemVerilog** for IC design and verification
- **C Programming**
- **Computer Architecture and Organization (RISC V)** for processor design and verification

I have implemented various modules in Verilog as part of this training, which is also part of my coursework on the online platforms Mindluster and Udemy in the "Verilog Comprehensive Masterclass." Additionally, this work is related to my university courses: **Digital Logic Design (DLD)** and **Advanced Digital Electronics and Interfacing Techniques (ADIT)**.

Here are some visuals from my training:

![Semirise Training](semirisen.jfif)  

## Weekly/Daily RTL Code Updates

This repository also contains various RTL (Register-Transfer Level) code implementations as part of my university courses: Digital Logic Design (DLD), Advanced Digital Electronics and Interfacing Techniques (ADIT), and Digital System Design by System Verilog (DSDV).

## List of Implementations
# RTL Code Implementations

### Logic Gates and Half Adder
- [Logic Gates](https://medium.com/@raoumer160903/logic-gates-module-implementation-in-verilog-2e8036fbcf08)
- [Half Adder](https://medium.com/@raoumer160903/half-adder-module-implementation-in-verilog-9d4f1a69265f)

### Full Adder and Full Subtractor
- [4-Bit Adder/Subtractor](https://medium.com/@raoumer160903/4-bit-adder-subtractor-implementation-in-verilog-8bfcd988a6b3)

### Multiplexers
- [8x1 Mux (Three Modeling Styles)](https://medium.com/@raoumer160903/8x1-multiplexer-behavioral-implementation-in-verilog-7e6cc560dfd1)
- 8x1 Mux using 4x1 Mux and 2x1 Mux
- [Gates using 2x1 Mux](https://medium.com/@raoumer160903/logic-gates-by-2x1-mux-implementation-in-verilog-6b5bf8fc006c)

### Demultiplexers
- [8x1 Demux](https://medium.com/@raoumer160903/8x1-demultiplexer-behavioral-implementation-in-verilog-06311fcf09e3)
- 1x8 Demux using 1x2 Demux and 1x4 Demux

### Encoders and Decoders
- [8:3 Encoder](https://medium.com/@raoumer160903/3x8-encoder-implementation-in-verilog-4ced18420bd2)
- [3:8 Decoder](https://medium.com/@raoumer160903/3x8-decoder-implementation-in-verilog-9a8b659650c0)
- [8:3 Priority Encoder (Behavioral Model)](https://medium.com/@raoumer160903/8x3-priority-encoder-implementation-in-verilog-f86564ea23b6)

### Converters
- [BCD to 7-Segment Converter](https://medium.com/@raoumer160903/bcd-to-7-segment-decoder-implementation-in-verilog-a957a4591540)

### Comparators
- [4-bit Comparator (Behavioral Model)](https://medium.com/@raoumer160903/4-bit-comparator-behavioral-implementation-in-verilog-14287618950b)

### Flip-Flops
- [SR Flip-Flop (Behavioral Model)](https://medium.com/@raoumer160903/sr-flip-flop-behavioral-implementation-in-verilog-91aeece0a7d7)
- [JK Flip-Flop (Behavioral Model)](https://medium.com/@raoumer160903/jk-flip-flop-behavioral-implementation-in-verilog-8610beb62dfe)
- [D Latch (Behavioral Model)](https://medium.com/@raoumer160903/d-latch-behavioral-implementation-in-verilog-0dc7a3414c85)
- [D Flip-Flop (Behavioral Model)](https://medium.com/@raoumer160903/d-flip-flop-behavioral-implementation-in-verilog-98743f876528)
- [T Flip-Flop (Behavioral Model)](https://medium.com/@raoumer160903/t-flip-flop-behavioral-implementation-in-verilog-3ce9a632abaf)

### Registers
- [64-bit Register](https://medium.com/@raoumer160903/register-implementation-in-verilog-d677e558c913)

### Multipliers
- [4-bit Multiplier](https://medium.com/@raoumer160903/4-bit-multiplierimplementation-in-verilog-8a6c1a33ff4b)

### Shifters
- [Barrel Shifter](https://medium.com/@raoumer160903/barrel-shifter-implementation-in-verilog-c2a80d6a1d78)

### Counters
- [Counter](https://medium.com/@raoumer160903/counter-implementation-in-verilog-73f6a4ae0f79)
- [Mod Up-Down Counter](https://medium.com/@raoumer160903/mod-up-down-counter-implementation-in-verilog-674c800c4076)
- [Decade Counter](https://medium.com/@raoumer160903/decade-counter-implementation-in-verilog-a607fe114c76)

### Arithmetic Logic Units (ALU)
- [8-bit ALU](https://medium.com/@raoumer160903/8-bit-arithmetic-logic-unit-alu-implementation-in-verilog-38b545869a37)

### Shift Registers
- Serial-in Serial-out Shift Register (SISO)
- Serial-in Parallel-out Shift Register (SIPO)
- Parallel-in Parallel-out Shift Register (PIPO)
- Parallel-in Serial-out Shift Register (PISO)
- Universal Shift Register

### Miscellaneous
- Swapping of Two Numbers
- N-bit Square Number
- Clock Divider
- Digital Clock
- RAM
- FSM (Finite State Machine)
- Synchronous FIFO

# Tags
`#DigitalDesign` `#SystemVerilog` `#RTLDesign` `#Verilog` `#FPGADesign` `#Electronics` `#HardwareDesign` `#Engineering` `#VLSI` `#LogicDesign` `#DigitalLogic` `#FPGA` `#RTL` `#HardwareVerification`
