# Loading project m1vhdl.2019
# Compile of cpu_package.0.vhd was successful.
# Compile of memory.0.vhd was successful.
# Compile of registres.0.vhd was successful.
# Compile of registres.1.vhd was successful.
# Compile of test_memory.0.vhd was successful.
# Compile of test_registres.0.vhd was successful.
# Compile of cpu_package.1.vhd was successful.
# Compile of test_adder_cla.vhd was successful.
# 8 compiles, 0 failed with no errors.
# Compile of cpu_package.1.vhd was successful.
# Compile of cpu_package.1.vhd was successful.
# Compile of test_adder_cla.vhd was successful.
# 2 compiles, 0 failed with no errors.
vsim work.test_adder_cla(behavior)
# vsim work.test_adder_cla(behavior) 
# Start time: 10:44:23 on Nov 29,2018
# //  ModelSim - Intel FPGA Edition 10.5b Oct  5 2016Linux 4.17.3-100.fc27.x86_64
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim - Intel FPGA Edition and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.cpu_package(body)
# Loading work.test_adder_cla(behavior)
add wave -position insertpoint sim:/test_adder_cla/*
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
run
run
run -all
# ** Error: Erreur addition, doit etre E_S=12 & E_COUT=0
#    Time: 25 ns  Iteration: 0  Instance: /test_adder_cla
# ** Error: Erreur addition, doit etre E_S=2 & E_COUT=1
#    Time: 35 ns  Iteration: 0  Instance: /test_adder_cla
# ** Error: Erreur drapeau overflow, doit etre E_V=1
#    Time: 45 ns  Iteration: 0  Instance: /test_adder_cla
# ** Error: Erreur drapeau overflow, doit etre E_V=0
#    Time: 55 ns  Iteration: 0  Instance: /test_adder_cla
# ** Error: Erreur soustraction, doit etre E_S=-6 & E_V=1
#    Time: 65 ns  Iteration: 0  Instance: /test_adder_cla
# ** Error: Erreur soustraction, doit etre E_S=-10 & E_V=1
#    Time: 75 ns  Iteration: 0  Instance: /test_adder_cla
# ** Failure: FIN DE SIMULATION
#    Time: 80 ns  Iteration: 1  Process: /test_adder_cla/P_TEST File: /home/brt1540a/m1vhdl/test_adder_cla.vhd
# Break in Process P_TEST at /home/brt1540a/m1vhdl/test_adder_cla.vhd line 189
quit -sim
# End time: 10:50:59 on Nov 29,2018, Elapsed time: 0:06:36
# Errors: 6, Warnings: 1
# Compile of cpu_package.1.vhd was successful.
# Compile of test_adder_cla.vhd was successful.
# 2 compiles, 0 failed with no errors.
vsim work.test_adder_cla(behavior)
# vsim work.test_adder_cla(behavior) 
# Start time: 11:09:50 on Nov 29,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.cpu_package(body)
# Loading work.test_adder_cla(behavior)
add wave -position insertpoint sim:/test_adder_cla/*
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
run -all
# ** Failure: FIN DE SIMULATION
#    Time: 80 ns  Iteration: 1  Process: /test_adder_cla/P_TEST File: /home/brt1540a/m1vhdl/test_adder_cla.vhd
# Break in Process P_TEST at /home/brt1540a/m1vhdl/test_adder_cla.vhd line 189
quit -sim
# End time: 11:28:23 on Nov 29,2018, Elapsed time: 0:18:33
# Errors: 0, Warnings: 1
# Compile of cpu_package.0.vhd was successful.
# Compile of memory.0.vhd was successful.
# Compile of registres.0.vhd was successful.
# Compile of registres.1.vhd was successful.
# Compile of test_memory.0.vhd was successful.
# Compile of test_registres.0.vhd was successful.
# Compile of cpu_package.1.vhd failed with 2 errors.
# Compile of test_adder_cla.vhd was successful.
# Compile of test_alu.vhd was successful.
# 9 compiles, 1 failed with 2 errors.
# Compile of cpu_package.1.vhd failed with 12 errors.
# Compile of cpu_package.1.vhd failed with 12 errors.
# Compile of cpu_package.1.vhd failed with 9 errors.
