Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 84adb493ee514b56a4c945473bfe1b76 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot SIM_func_impl xil_defaultlib.SIM xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module xil_defaultlib.debounce_one_shot
Compiling module xil_defaultlib.Mult2to1
Compiling module xil_defaultlib.Mult4to1
Compiling module xil_defaultlib.ProgCount
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.CARRY4
Compiling module xil_defaultlib.Mult4to1_0
Compiling module unisims_ver.RAM32M
Compiling module xil_defaultlib.OTTER_registerFile
Compiling module unisims_ver.SRL16E_default
Compiling module unisims_ver.MUXF8
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(READ_WIDTH_A=36,READ_WI...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100101110...
Compiling module xil_defaultlib.OTTER_mem_byte
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.uart_rx
Compiling module xil_defaultlib.uart_rx_word
Compiling module unisims_ver.FDSE_default
Compiling module xil_defaultlib.uart_tx
Compiling module xil_defaultlib.uart_tx_word
Compiling module xil_defaultlib.programmer
Compiling module xil_defaultlib.Mult4to1_1
Compiling module xil_defaultlib.OTTER_MCU
Compiling module xil_defaultlib.CathodeDriver
Compiling module xil_defaultlib.SevSegDisp
Compiling module xil_defaultlib.OTTER_Wrapper_Programmable
Compiling module xil_defaultlib.SIM
Compiling module xil_defaultlib.glbl
Built simulation snapshot SIM_func_impl
