Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_TOP_TOP_behav xil_defaultlib.tb_TOP_TOP xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.CONV_controller_DABIN [conv_controller_dabin_default]
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_1
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_2
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_3
Compiling architecture ram_ip_top_arch of entity xil_defaultlib.RAM_IP_TOP [ram_ip_top_default]
Compiling architecture behavioral of entity xil_defaultlib.PE_DABIN [pe_dabin_default]
Compiling architecture behavioral of entity xil_defaultlib.PE_TOP_DABIN [pe_top_dabin_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10001000100010101000...]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0010")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00101000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000010000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000001000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01010100")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110011001100000")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01011100")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11101010")(0,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111110")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10000000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101111101000001100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101110101010...]
Compiling architecture structure of entity xil_defaultlib.PE [pe_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001000000000000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000010000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01110100")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111110010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010111010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101011101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111010101010101010...]
Compiling architecture structure of entity xil_defaultlib.PE_0 [pe_0_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000001000000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000010000000100...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010111010101010...]
Compiling architecture structure of entity xil_defaultlib.PE_1 [pe_1_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100000000000000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000100000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101010101010101010...]
Compiling architecture structure of entity xil_defaultlib.PE_2 [pe_2_default]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9)(1,7)(1,4)\]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010101010000000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00101010101010101000...]
Compiling architecture structure of entity xil_defaultlib.PE_TOP [pe_top_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00001110")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10101110")(0,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0111")(0,3)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0001")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01101111")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01101010")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10011010")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111000")(0,7)\]
Compiling architecture structure of entity xil_defaultlib.Acc [acc_default]
Compiling architecture behavioral of entity xil_defaultlib.Accumulator_DABIN [accumulator_dabin_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00101010")(0,7)\]
Compiling architecture structure of entity xil_defaultlib.RELU_v1 [relu_v1_default]
Compiling architecture behavioral of entity xil_defaultlib.RELU_DABIN [\RELU_DABIN(length=4)\]
Compiling architecture conv_top_arch of entity xil_defaultlib.CONV_TOP [conv_top_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101010101010101010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10000100")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011000001000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111101111111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110010000000001011...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100010000000100")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture structure of entity xil_defaultlib.PC [pc_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101100000000000000...]
Compiling architecture structure of entity xil_defaultlib.PC_0 [pc_0_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture structure of entity xil_defaultlib.PC_1 [pc_1_default]
Compiling architecture structure of entity xil_defaultlib.PC_2 [pc_2_default]
Compiling architecture structure of entity xil_defaultlib.PC_TOP [pc_top_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01100110100011000110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111000101100000111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111111101111111000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111111111101111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001111111100001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101111111111110111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000010000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111110111111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000100010001000100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101010000000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000110011010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111111011111110000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111111111111")(0...]
Compiling architecture structure of entity xil_defaultlib.Pooling_Controller [pooling_controller_default]
Compiling architecture structure of entity xil_defaultlib.Pooling_TOP [pooling_top_default]
Compiling architecture behavioral of entity xil_defaultlib.Pooling_DABIN [pooling_dabin_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01100000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111100000000000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01111111100000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1011")(0,3)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11011111110111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101010101010100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000010000000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000100000000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000001000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111110111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000100000000")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00001000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01001011010001000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00110000001111110011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111000101110111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010000010100000101...]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10110000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000101111101010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111100111100111100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111110101001101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00101011110101001101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000100101101000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110010111111110010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010110011010100110...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010001011010010")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0011111000000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011010001001011")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10100110")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110100110010110")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111011111111110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000011...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111110111111111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000001")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00001000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000100")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111101111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000001000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111111")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111011111111111")(0...]
Compiling architecture structure of entity xil_defaultlib.FC1_Controller [fc1_controller_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011111010101010")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111110111011101010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001000000010001")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101011101110101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001010101010101")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010101010101010101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10001111000000000111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11010101111111110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111111111111111000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11011111111111111101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100100000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111011000011110100...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010001101011100")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11010010")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11000110110001101100...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001111100010000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111101110000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110000011110001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10001000000011110111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111000000000000")(0...]
Compiling architecture structure of entity xil_defaultlib.FC1_MU [fc1_mu_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01001000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111000010000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111111101100001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01111111011111110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00101010100000001000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00110000101110110011...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010100010000010")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001010000010101010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111100010001000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101011110101001101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00011111010111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000111111111111")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000111")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00011101110000000110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00101000100010001000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000110100001101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111000100000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000011101110111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100010001011101110...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010100000000000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10001000100000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010000000000000")(0...]
Compiling architecture structure of entity xil_defaultlib.FC2_Controller [fc2_controller_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110001011101110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010101110101000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010100010101011")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101011101010001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101000101010001010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101000101010111010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111100100000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00100000")(0,7)\]
Compiling architecture structure of entity xil_defaultlib.FC2_MU [fc2_mu_default]
Compiling architecture structure of entity xil_defaultlib.FC_TOP [fc_top_default]
Compiling architecture behavioral of entity xil_defaultlib.fc_mul_add [fc_mul_add_default]
Compiling architecture behavioral of entity xil_defaultlib.RELU_DABIN [\RELU_DABIN(length=8)\]
Compiling architecture behavioral of entity xil_defaultlib.FC_DABIN [fc_dabin_default]
Compiling architecture top_arch of entity xil_defaultlib.TOP [top_default]
Compiling architecture behavioral of entity xil_defaultlib.TOP_Initialize [top_initialize_default]
Compiling architecture top_top_arch of entity xil_defaultlib.Top_Top [top_top_default]
Compiling architecture testbench of entity xil_defaultlib.tb_top_top
Built simulation snapshot tb_TOP_TOP_behav
