$date
	Tue Oct  7 20:11:43 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_shifter4 $end
$var wire 4 ! Y [3:0] $end
$var reg 4 " A [3:0] $end
$var reg 2 # B [1:0] $end
$scope module dut $end
$var wire 4 $ A [3:0] $end
$var wire 2 % B [1:0] $end
$var wire 4 & Y [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1011 &
b0 %
b1011 $
b0 #
b1011 "
b1011 !
$end
#5000
b110 !
b110 &
b1 #
b1 %
#10000
b1100 !
b1100 &
b10 #
b10 %
#15000
b1000 !
b1000 &
b11 #
b11 %
#20000
b1010 !
b1010 &
b1 #
b1 %
b101 "
b101 $
#25000
b11 #
b11 %
b1000 !
b1000 &
b1111 "
b1111 $
#30000
b100 !
b100 &
b10 #
b10 %
b1 "
b1 $
#35000
