library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity Multiplexer is

port(
	mult,add,disp,comp,opNand : in std_logic;
	sel:in std_logic_vector(3 downto 0);
	output: out std_logic);
end Multiplexer;

architecture structural of Multiplexer is

begin
	output<= add when sel(3 downto 1)="000" else
				mult when sel(3 downto 1)="001" else 
				opNand when sel(3 downto 0)="0100" else
				disp when sel(3 downto 2)="01" else
				comp when sel(3)='1';
				
end structural;
