Binary up-counter using cascade multiple 74163 (std logic device)

Test environment
Verilog RTL -> Verilated and tested with SystemC Testbench
