{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1577319850510 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1577319850524 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 26 08:24:10 2019 " "Processing started: Thu Dec 26 08:24:10 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1577319850524 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577319850524 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off prj_q5 -c prj_q5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off prj_q5 -c prj_q5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577319850524 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1577319851918 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1577319851918 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DATA data usb_master.v(7) " "Verilog HDL Declaration information at usb_master.v(7): object \"DATA\" differs only in case from object \"data\" in the same scope" {  } { { "src/USB/usb_master.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/USB/usb_master.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1577319860883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/usb/usb_master.v 1 1 " "Found 1 design units, including 1 entities, in source file src/usb/usb_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 usb_master " "Found entity 1: usb_master" {  } { { "src/USB/usb_master.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/USB/usb_master.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577319860920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577319860920 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "mark_debug src/MDIO/mdio_opr.v(39) " "Unrecognized synthesis attribute \"mark_debug\" at src/MDIO/mdio_opr.v(39)" {  } { { "src/MDIO/mdio_opr.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/MDIO/mdio_opr.v" 39 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1577319860954 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "mark_debug src/MDIO/mdio_opr.v(40) " "Unrecognized synthesis attribute \"mark_debug\" at src/MDIO/mdio_opr.v(40)" {  } { { "src/MDIO/mdio_opr.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/MDIO/mdio_opr.v" 40 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1577319860955 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "mark_debug src/MDIO/mdio_opr.v(41) " "Unrecognized synthesis attribute \"mark_debug\" at src/MDIO/mdio_opr.v(41)" {  } { { "src/MDIO/mdio_opr.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/MDIO/mdio_opr.v" 41 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1577319860955 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "mark_debug src/MDIO/mdio_opr.v(42) " "Unrecognized synthesis attribute \"mark_debug\" at src/MDIO/mdio_opr.v(42)" {  } { { "src/MDIO/mdio_opr.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/MDIO/mdio_opr.v" 42 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1577319860956 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "mark_debug src/MDIO/mdio_opr.v(43) " "Unrecognized synthesis attribute \"mark_debug\" at src/MDIO/mdio_opr.v(43)" {  } { { "src/MDIO/mdio_opr.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/MDIO/mdio_opr.v" 43 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1577319860956 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "mark_debug src/MDIO/mdio_opr.v(44) " "Unrecognized synthesis attribute \"mark_debug\" at src/MDIO/mdio_opr.v(44)" {  } { { "src/MDIO/mdio_opr.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/MDIO/mdio_opr.v" 44 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1577319860956 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "mark_debug src/MDIO/mdio_opr.v(45) " "Unrecognized synthesis attribute \"mark_debug\" at src/MDIO/mdio_opr.v(45)" {  } { { "src/MDIO/mdio_opr.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/MDIO/mdio_opr.v" 45 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1577319860956 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "mark_debug src/MDIO/mdio_opr.v(46) " "Unrecognized synthesis attribute \"mark_debug\" at src/MDIO/mdio_opr.v(46)" {  } { { "src/MDIO/mdio_opr.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/MDIO/mdio_opr.v" 46 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1577319860956 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "mark_debug src/MDIO/mdio_opr.v(47) " "Unrecognized synthesis attribute \"mark_debug\" at src/MDIO/mdio_opr.v(47)" {  } { { "src/MDIO/mdio_opr.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/MDIO/mdio_opr.v" 47 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1577319860956 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "mark_debug src/MDIO/mdio_opr.v(48) " "Unrecognized synthesis attribute \"mark_debug\" at src/MDIO/mdio_opr.v(48)" {  } { { "src/MDIO/mdio_opr.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/MDIO/mdio_opr.v" 48 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1577319860956 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "mark_debug src/MDIO/mdio_opr.v(52) " "Unrecognized synthesis attribute \"mark_debug\" at src/MDIO/mdio_opr.v(52)" {  } { { "src/MDIO/mdio_opr.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/MDIO/mdio_opr.v" 52 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1577319860956 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "mark_debug src/MDIO/mdio_opr.v(53) " "Unrecognized synthesis attribute \"mark_debug\" at src/MDIO/mdio_opr.v(53)" {  } { { "src/MDIO/mdio_opr.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/MDIO/mdio_opr.v" 53 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1577319860957 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "mark_debug src/MDIO/mdio_opr.v(54) " "Unrecognized synthesis attribute \"mark_debug\" at src/MDIO/mdio_opr.v(54)" {  } { { "src/MDIO/mdio_opr.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/MDIO/mdio_opr.v" 54 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1577319860957 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "mark_debug src/MDIO/mdio_opr.v(55) " "Unrecognized synthesis attribute \"mark_debug\" at src/MDIO/mdio_opr.v(55)" {  } { { "src/MDIO/mdio_opr.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/MDIO/mdio_opr.v" 55 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1577319860957 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "mark_debug src/MDIO/mdio_opr.v(56) " "Unrecognized synthesis attribute \"mark_debug\" at src/MDIO/mdio_opr.v(56)" {  } { { "src/MDIO/mdio_opr.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/MDIO/mdio_opr.v" 56 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1577319860957 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "mark_debug src/MDIO/mdio_opr.v(57) " "Unrecognized synthesis attribute \"mark_debug\" at src/MDIO/mdio_opr.v(57)" {  } { { "src/MDIO/mdio_opr.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/MDIO/mdio_opr.v" 57 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1577319860957 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "mark_debug src/MDIO/mdio_opr.v(58) " "Unrecognized synthesis attribute \"mark_debug\" at src/MDIO/mdio_opr.v(58)" {  } { { "src/MDIO/mdio_opr.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/MDIO/mdio_opr.v" 58 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1577319860957 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "mark_debug src/MDIO/mdio_opr.v(59) " "Unrecognized synthesis attribute \"mark_debug\" at src/MDIO/mdio_opr.v(59)" {  } { { "src/MDIO/mdio_opr.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/MDIO/mdio_opr.v" 59 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1577319860957 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "mark_debug src/MDIO/mdio_opr.v(60) " "Unrecognized synthesis attribute \"mark_debug\" at src/MDIO/mdio_opr.v(60)" {  } { { "src/MDIO/mdio_opr.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/MDIO/mdio_opr.v" 60 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1577319860958 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "mark_debug src/MDIO/mdio_opr.v(62) " "Unrecognized synthesis attribute \"mark_debug\" at src/MDIO/mdio_opr.v(62)" {  } { { "src/MDIO/mdio_opr.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/MDIO/mdio_opr.v" 62 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1577319860958 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "mark_debug src/MDIO/mdio_opr.v(63) " "Unrecognized synthesis attribute \"mark_debug\" at src/MDIO/mdio_opr.v(63)" {  } { { "src/MDIO/mdio_opr.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/MDIO/mdio_opr.v" 63 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1577319860958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mdio/mdio_opr.v 1 1 " "Found 1 design units, including 1 entities, in source file src/mdio/mdio_opr.v" { { "Info" "ISGN_ENTITY_NAME" "1 mdio_opr " "Found entity 1: mdio_opr" {  } { { "src/MDIO/mdio_opr.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/MDIO/mdio_opr.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577319860963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577319860963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mdio/mdio_cfg.v 1 1 " "Found 1 design units, including 1 entities, in source file src/mdio/mdio_cfg.v" { { "Info" "ISGN_ENTITY_NAME" "1 mdio_cfg " "Found entity 1: mdio_cfg" {  } { { "src/MDIO/mdio_cfg.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/MDIO/mdio_cfg.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577319860976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577319860976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ft600q/mst_pre_fet.v 1 1 " "Found 1 design units, including 1 entities, in source file src/ft600q/mst_pre_fet.v" { { "Info" "ISGN_ENTITY_NAME" "1 mst_pre_fet " "Found entity 1: mst_pre_fet" {  } { { "src/FT600Q/mst_pre_fet.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/FT600Q/mst_pre_fet.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577319860996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577319860996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ft600q/mst_fifo_top.v 1 1 " "Found 1 design units, including 1 entities, in source file src/ft600q/mst_fifo_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 mst_fifo_top " "Found entity 1: mst_fifo_top" {  } { { "src/FT600Q/mst_fifo_top.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/FT600Q/mst_fifo_top.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577319861015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577319861015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ft600q/mst_fifo_io.v 1 1 " "Found 1 design units, including 1 entities, in source file src/ft600q/mst_fifo_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 mst_fifo_io " "Found entity 1: mst_fifo_io" {  } { { "src/FT600Q/mst_fifo_io.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/FT600Q/mst_fifo_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577319861026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577319861026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ft600q/mst_fifo_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file src/ft600q/mst_fifo_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 mst_fifo_fsm " "Found entity 1: mst_fifo_fsm" {  } { { "src/FT600Q/mst_fifo_fsm.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/FT600Q/mst_fifo_fsm.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577319861038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577319861038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ft600q/mst_fifo_ctl.v 1 1 " "Found 1 design units, including 1 entities, in source file src/ft600q/mst_fifo_ctl.v" { { "Info" "ISGN_ENTITY_NAME" "1 mst_fifo_ctl " "Found entity 1: mst_fifo_ctl" {  } { { "src/FT600Q/mst_fifo_ctl.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/FT600Q/mst_fifo_ctl.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577319861055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577319861055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ft600q/mst_data_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file src/ft600q/mst_data_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 mst_data_gen " "Found entity 1: mst_data_gen" {  } { { "src/FT600Q/mst_data_gen.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/FT600Q/mst_data_gen.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577319861062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577319861062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ft600q/mst_data_chk.v 1 1 " "Found 1 design units, including 1 entities, in source file src/ft600q/mst_data_chk.v" { { "Info" "ISGN_ENTITY_NAME" "1 mst_data_chk " "Found entity 1: mst_data_chk" {  } { { "src/FT600Q/mst_data_chk.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/FT600Q/mst_data_chk.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577319861070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577319861070 ""}
{ "Warning" "WVRFX_L2_VERI_DUPLICATE_ATTRIBUTE" "syn_keep TM1640_driver.v(6) " "Verilog HDL Attribute warning at TM1640_driver.v(6): overriding existing value for attribute \"syn_keep\"" {  } { { "src/TM1640/TM1640_driver.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/TM1640/TM1640_driver.v" 6 0 0 } }  } 0 10890 "Verilog HDL Attribute warning at %2!s!: overriding existing value for attribute \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577319861075 ""}
{ "Warning" "WVRFX_L2_VERI_DUPLICATE_ATTRIBUTE" "syn_keep TM1640_driver.v(7) " "Verilog HDL Attribute warning at TM1640_driver.v(7): overriding existing value for attribute \"syn_keep\"" {  } { { "src/TM1640/TM1640_driver.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/TM1640/TM1640_driver.v" 7 0 0 } }  } 0 10890 "Verilog HDL Attribute warning at %2!s!: overriding existing value for attribute \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577319861076 ""}
{ "Warning" "WVRFX_L2_VERI_DUPLICATE_ATTRIBUTE" "syn_keep TM1640_driver.v(8) " "Verilog HDL Attribute warning at TM1640_driver.v(8): overriding existing value for attribute \"syn_keep\"" {  } { { "src/TM1640/TM1640_driver.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/TM1640/TM1640_driver.v" 8 0 0 } }  } 0 10890 "Verilog HDL Attribute warning at %2!s!: overriding existing value for attribute \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577319861076 ""}
{ "Warning" "WVRFX_L2_VERI_DUPLICATE_ATTRIBUTE" "syn_keep TM1640_driver.v(9) " "Verilog HDL Attribute warning at TM1640_driver.v(9): overriding existing value for attribute \"syn_keep\"" {  } { { "src/TM1640/TM1640_driver.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/TM1640/TM1640_driver.v" 9 0 0 } }  } 0 10890 "Verilog HDL Attribute warning at %2!s!: overriding existing value for attribute \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577319861076 ""}
{ "Warning" "WVRFX_L2_VERI_DUPLICATE_ATTRIBUTE" "syn_keep TM1640_driver.v(10) " "Verilog HDL Attribute warning at TM1640_driver.v(10): overriding existing value for attribute \"syn_keep\"" {  } { { "src/TM1640/TM1640_driver.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/TM1640/TM1640_driver.v" 10 0 0 } }  } 0 10890 "Verilog HDL Attribute warning at %2!s!: overriding existing value for attribute \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577319861076 ""}
{ "Warning" "WVRFX_L2_VERI_DUPLICATE_ATTRIBUTE" "syn_keep TM1640_driver.v(11) " "Verilog HDL Attribute warning at TM1640_driver.v(11): overriding existing value for attribute \"syn_keep\"" {  } { { "src/TM1640/TM1640_driver.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/TM1640/TM1640_driver.v" 11 0 0 } }  } 0 10890 "Verilog HDL Attribute warning at %2!s!: overriding existing value for attribute \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577319861076 ""}
{ "Warning" "WVRFX_L2_VERI_DUPLICATE_ATTRIBUTE" "preserve TM1640_driver.v(13) " "Verilog HDL Attribute warning at TM1640_driver.v(13): overriding existing value for attribute \"preserve\"" {  } { { "src/TM1640/TM1640_driver.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/TM1640/TM1640_driver.v" 13 0 0 } }  } 0 10890 "Verilog HDL Attribute warning at %2!s!: overriding existing value for attribute \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577319861076 ""}
{ "Warning" "WVRFX_L2_VERI_DUPLICATE_ATTRIBUTE" "preserve TM1640_driver.v(14) " "Verilog HDL Attribute warning at TM1640_driver.v(14): overriding existing value for attribute \"preserve\"" {  } { { "src/TM1640/TM1640_driver.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/TM1640/TM1640_driver.v" 14 0 0 } }  } 0 10890 "Verilog HDL Attribute warning at %2!s!: overriding existing value for attribute \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577319861076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tm1640/tm1640_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file src/tm1640/tm1640_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 TM1640_driver " "Found entity 1: TM1640_driver" {  } { { "src/TM1640/TM1640_driver.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/TM1640/TM1640_driver.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577319861079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577319861079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tm1640/tm1640_cfg.v 1 1 " "Found 1 design units, including 1 entities, in source file src/tm1640/tm1640_cfg.v" { { "Info" "ISGN_ENTITY_NAME" "1 TM1640_cfg " "Found entity 1: TM1640_cfg" {  } { { "src/TM1640/TM1640_cfg.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/TM1640/TM1640_cfg.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577319861085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577319861085 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "iic_opr.v(53) " "Verilog HDL information at iic_opr.v(53): always construct contains both blocking and non-blocking assignments" {  } { { "src/IIC/iic_opr.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/IIC/iic_opr.v" 53 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1577319861095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/iic/iic_opr.v 1 1 " "Found 1 design units, including 1 entities, in source file src/iic/iic_opr.v" { { "Info" "ISGN_ENTITY_NAME" "1 iic_opr " "Found entity 1: iic_opr" {  } { { "src/IIC/iic_opr.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/IIC/iic_opr.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577319861097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577319861097 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LOOP_DATA loop_data prj_q5.v(201) " "Verilog HDL Declaration information at prj_q5.v(201): object \"LOOP_DATA\" differs only in case from object \"loop_data\" in the same scope" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 201 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1577319861102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/prj_q5.v 1 1 " "Found 1 design units, including 1 entities, in source file src/prj_q5.v" { { "Info" "ISGN_ENTITY_NAME" "1 prj_q5 " "Found entity 1: prj_q5" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577319861104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577319861104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/qip/sysclk_source.v 1 1 " "Found 1 design units, including 1 entities, in source file src/qip/sysclk_source.v" { { "Info" "ISGN_ENTITY_NAME" "1 sysclk_source " "Found entity 1: sysclk_source" {  } { { "src/QIP/sysclk_source.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/QIP/sysclk_source.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577319861111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577319861111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sp_sram_16k36.v 1 1 " "Found 1 design units, including 1 entities, in source file sp_sram_16k36.v" { { "Info" "ISGN_ENTITY_NAME" "1 sp_sram_16k36 " "Found entity 1: sp_sram_16k36" {  } { { "sp_sram_16k36.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/sp_sram_16k36.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577319861118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577319861118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file usb_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 USB_RAM " "Found entity 1: USB_RAM" {  } { { "USB_RAM.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/USB_RAM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577319861126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577319861126 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "prj_q5 " "Elaborating entity \"prj_q5\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1577319861292 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sedBytes prj_q5.v(214) " "Verilog HDL or VHDL warning at prj_q5.v(214): object \"sedBytes\" assigned a value but never read" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 214 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1577319861303 "|prj_q5"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "mdio_revData prj_q5.v(229) " "Verilog HDL warning at prj_q5.v(229): object mdio_revData used but never assigned" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 229 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1577319861303 "|prj_q5"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x0_enable prj_q5.v(233) " "Verilog HDL or VHDL warning at prj_q5.v(233): object \"x0_enable\" assigned a value but never read" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 233 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1577319861303 "|prj_q5"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "usb_count prj_q5.v(705) " "Verilog HDL or VHDL warning at prj_q5.v(705): object \"usb_count\" assigned a value but never read" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 705 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1577319861305 "|prj_q5"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "prj_q5.v(569) " "Verilog HDL Case Statement warning at prj_q5.v(569): can't check case statement for completeness because the case expression has too many possible states" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 569 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1577319861323 "|prj_q5"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mdio_revData.0000000000000000 0 prj_q5.v(229) " "Net \"mdio_revData.0000000000000000\" at prj_q5.v(229) has no driver or initial value, using a default initial value '0'" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 229 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1577319861334 "|prj_q5"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "RESIN prj_q5.v(60) " "Output port \"RESIN\" at prj_q5.v(60) has no driver" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 60 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1577319861334 "|prj_q5"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "POWER_STBY prj_q5.v(61) " "Output port \"POWER_STBY\" at prj_q5.v(61) has no driver" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 61 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1577319861334 "|prj_q5"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TQ_POWER_EN prj_q5.v(62) " "Output port \"TQ_POWER_EN\" at prj_q5.v(62) has no driver" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 62 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1577319861335 "|prj_q5"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO2_15 prj_q5.v(73) " "Output port \"GPIO2_15\" at prj_q5.v(73) has no driver" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 73 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1577319861335 "|prj_q5"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FPGA_IQR4 prj_q5.v(75) " "Output port \"FPGA_IQR4\" at prj_q5.v(75) has no driver" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 75 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1577319861335 "|prj_q5"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VCC1V8_EN prj_q5.v(78) " "Output port \"VCC1V8_EN\" at prj_q5.v(78) has no driver" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 78 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1577319861335 "|prj_q5"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VCC3V3_FPGA_EN prj_q5.v(81) " "Output port \"VCC3V3_FPGA_EN\" at prj_q5.v(81) has no driver" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 81 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1577319861335 "|prj_q5"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "CPU_3V3_TRST prj_q5.v(82) " "Output port \"CPU_3V3_TRST\" at prj_q5.v(82) has no driver" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 82 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1577319861335 "|prj_q5"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EC3_PHY_RST prj_q5.v(86) " "Output port \"EC3_PHY_RST\" at prj_q5.v(86) has no driver" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 86 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1577319861335 "|prj_q5"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EC2_PHY_RST prj_q5.v(87) " "Output port \"EC2_PHY_RST\" at prj_q5.v(87) has no driver" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 87 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1577319861335 "|prj_q5"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EC1_PHY_RST prj_q5.v(88) " "Output port \"EC1_PHY_RST\" at prj_q5.v(88) has no driver" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 88 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1577319861335 "|prj_q5"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "STKT_RST prj_q5.v(89) " "Output port \"STKT_RST\" at prj_q5.v(89) has no driver" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 89 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1577319861335 "|prj_q5"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FPGA_RST_USBHUB prj_q5.v(90) " "Output port \"FPGA_RST_USBHUB\" at prj_q5.v(90) has no driver" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 90 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1577319861335 "|prj_q5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sysclk_source sysclk_source:sysclk_source_inst " "Elaborating entity \"sysclk_source\" for hierarchy \"sysclk_source:sysclk_source_inst\"" {  } { { "src/prj_q5.v" "sysclk_source_inst" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577319861596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll sysclk_source:sysclk_source_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"sysclk_source:sysclk_source_inst\|altpll:altpll_component\"" {  } { { "src/QIP/sysclk_source.v" "altpll_component" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/QIP/sysclk_source.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577319862226 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sysclk_source:sysclk_source_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"sysclk_source:sysclk_source_inst\|altpll:altpll_component\"" {  } { { "src/QIP/sysclk_source.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/QIP/sysclk_source.v" 106 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577319862263 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sysclk_source:sysclk_source_inst\|altpll:altpll_component " "Instantiated megafunction \"sysclk_source:sysclk_source_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577319862273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 10 " "Parameter \"clk0_divide_by\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577319862273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577319862273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577319862273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577319862273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 2 " "Parameter \"clk1_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577319862273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577319862273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577319862273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577319862273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577319862273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577319862273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 2 " "Parameter \"clk2_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577319862273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577319862273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 1 " "Parameter \"clk3_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577319862273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577319862273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 4 " "Parameter \"clk3_multiply_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577319862273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 0 " "Parameter \"clk3_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577319862273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577319862273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577319862273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone 10 LP " "Parameter \"intended_device_family\" = \"Cyclone 10 LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577319862273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=sysclk_source " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=sysclk_source\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577319862273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577319862273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577319862273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577319862273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577319862273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577319862273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577319862273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577319862273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577319862273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577319862273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577319862273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577319862273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577319862273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577319862273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577319862273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577319862273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577319862273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577319862273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577319862273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577319862273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577319862273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577319862273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577319862273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577319862273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577319862273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577319862273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577319862273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577319862273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577319862273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577319862273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577319862273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577319862273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577319862273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577319862273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577319862273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577319862273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577319862273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577319862273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577319862273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577319862273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577319862273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577319862273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577319862273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577319862273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577319862273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577319862273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577319862273 ""}  } { { "src/QIP/sysclk_source.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/QIP/sysclk_source.v" 106 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1577319862273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sysclk_source_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/sysclk_source_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 sysclk_source_altpll " "Found entity 1: sysclk_source_altpll" {  } { { "db/sysclk_source_altpll.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/db/sysclk_source_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577319862559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577319862559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sysclk_source_altpll sysclk_source:sysclk_source_inst\|altpll:altpll_component\|sysclk_source_altpll:auto_generated " "Elaborating entity \"sysclk_source_altpll\" for hierarchy \"sysclk_source:sysclk_source_inst\|altpll:altpll_component\|sysclk_source_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577319862562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TM1640_driver TM1640_driver:TM1640_PART1_i " "Elaborating entity \"TM1640_driver\" for hierarchy \"TM1640_driver:TM1640_PART1_i\"" {  } { { "src/prj_q5.v" "TM1640_PART1_i" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 682 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577319862824 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mem_rdAddr TM1640_driver.v(36) " "Verilog HDL or VHDL warning at TM1640_driver.v(36): object \"mem_rdAddr\" assigned a value but never read" {  } { { "src/TM1640/TM1640_driver.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/TM1640/TM1640_driver.v" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1577319862825 "|prj_q5|TM1640_driver:TM1640_PART1_i"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iic_opr TM1640_driver:TM1640_PART1_i\|iic_opr:iic_opr_I " "Elaborating entity \"iic_opr\" for hierarchy \"TM1640_driver:TM1640_PART1_i\|iic_opr:iic_opr_I\"" {  } { { "src/TM1640/TM1640_driver.v" "iic_opr_I" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/TM1640/TM1640_driver.v" 281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577319862851 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 iic_opr.v(81) " "Verilog HDL assignment warning at iic_opr.v(81): truncated value with size 32 to match size of target (16)" {  } { { "src/IIC/iic_opr.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/IIC/iic_opr.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577319862852 "|prj_q5|TM1640_driver:TM1640_PART1_i|iic_opr:iic_opr_I"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "iic_opr.v(177) " "Verilog HDL Case Statement information at iic_opr.v(177): all case item expressions in this case statement are onehot" {  } { { "src/IIC/iic_opr.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/IIC/iic_opr.v" 177 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1577319862870 "|prj_q5|TM1640_driver:TM1640_PART1_i|iic_opr:iic_opr_I"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TM1640_cfg TM1640_cfg:TM1640_1_cfg " "Elaborating entity \"TM1640_cfg\" for hierarchy \"TM1640_cfg:TM1640_1_cfg\"" {  } { { "src/prj_q5.v" "TM1640_1_cfg" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 697 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577319862888 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "112 8 TM1640_cfg.v(82) " "Verilog HDL assignment warning at TM1640_cfg.v(82): truncated value with size 112 to match size of target (8)" {  } { { "src/TM1640/TM1640_cfg.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/TM1640/TM1640_cfg.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577319862890 "|prj_q5|TM1640_cfg:TM1640_1_cfg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "112 8 TM1640_cfg.v(86) " "Verilog HDL assignment warning at TM1640_cfg.v(86): truncated value with size 112 to match size of target (8)" {  } { { "src/TM1640/TM1640_cfg.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/TM1640/TM1640_cfg.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577319862890 "|prj_q5|TM1640_cfg:TM1640_1_cfg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "112 8 TM1640_cfg.v(90) " "Verilog HDL assignment warning at TM1640_cfg.v(90): truncated value with size 112 to match size of target (8)" {  } { { "src/TM1640/TM1640_cfg.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/TM1640/TM1640_cfg.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577319862890 "|prj_q5|TM1640_cfg:TM1640_1_cfg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "112 8 TM1640_cfg.v(94) " "Verilog HDL assignment warning at TM1640_cfg.v(94): truncated value with size 112 to match size of target (8)" {  } { { "src/TM1640/TM1640_cfg.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/TM1640/TM1640_cfg.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577319862890 "|prj_q5|TM1640_cfg:TM1640_1_cfg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "112 8 TM1640_cfg.v(98) " "Verilog HDL assignment warning at TM1640_cfg.v(98): truncated value with size 112 to match size of target (8)" {  } { { "src/TM1640/TM1640_cfg.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/TM1640/TM1640_cfg.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577319862890 "|prj_q5|TM1640_cfg:TM1640_1_cfg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "112 8 TM1640_cfg.v(102) " "Verilog HDL assignment warning at TM1640_cfg.v(102): truncated value with size 112 to match size of target (8)" {  } { { "src/TM1640/TM1640_cfg.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/TM1640/TM1640_cfg.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577319862890 "|prj_q5|TM1640_cfg:TM1640_1_cfg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "112 8 TM1640_cfg.v(106) " "Verilog HDL assignment warning at TM1640_cfg.v(106): truncated value with size 112 to match size of target (8)" {  } { { "src/TM1640/TM1640_cfg.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/TM1640/TM1640_cfg.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577319862890 "|prj_q5|TM1640_cfg:TM1640_1_cfg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "112 8 TM1640_cfg.v(110) " "Verilog HDL assignment warning at TM1640_cfg.v(110): truncated value with size 112 to match size of target (8)" {  } { { "src/TM1640/TM1640_cfg.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/TM1640/TM1640_cfg.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577319862890 "|prj_q5|TM1640_cfg:TM1640_1_cfg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "112 8 TM1640_cfg.v(114) " "Verilog HDL assignment warning at TM1640_cfg.v(114): truncated value with size 112 to match size of target (8)" {  } { { "src/TM1640/TM1640_cfg.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/TM1640/TM1640_cfg.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577319862890 "|prj_q5|TM1640_cfg:TM1640_1_cfg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "112 8 TM1640_cfg.v(118) " "Verilog HDL assignment warning at TM1640_cfg.v(118): truncated value with size 112 to match size of target (8)" {  } { { "src/TM1640/TM1640_cfg.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/TM1640/TM1640_cfg.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577319862890 "|prj_q5|TM1640_cfg:TM1640_1_cfg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "112 8 TM1640_cfg.v(123) " "Verilog HDL assignment warning at TM1640_cfg.v(123): truncated value with size 112 to match size of target (8)" {  } { { "src/TM1640/TM1640_cfg.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/TM1640/TM1640_cfg.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577319862891 "|prj_q5|TM1640_cfg:TM1640_1_cfg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "usb_master usb_master:usb_master_i " "Elaborating entity \"usb_master\" for hierarchy \"usb_master:usb_master_i\"" {  } { { "src/prj_q5.v" "usb_master_i" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 751 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577319862909 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "WR_N_dly usb_master.v(39) " "Verilog HDL or VHDL warning at usb_master.v(39): object \"WR_N_dly\" assigned a value but never read" {  } { { "src/USB/usb_master.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/USB/usb_master.v" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1577319862909 "|prj_q5|usb_master:usb_master_i"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "13 11 usb_master.v(119) " "Verilog HDL assignment warning at usb_master.v(119): truncated value with size 13 to match size of target (11)" {  } { { "src/USB/usb_master.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/USB/usb_master.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577319862909 "|prj_q5|usb_master:usb_master_i"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "13 11 usb_master.v(168) " "Verilog HDL assignment warning at usb_master.v(168): truncated value with size 13 to match size of target (11)" {  } { { "src/USB/usb_master.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/USB/usb_master.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577319862910 "|prj_q5|usb_master:usb_master_i"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "data 0 usb_master.v(24) " "Net \"data\" at usb_master.v(24) has no driver or initial value, using a default initial value '0'" {  } { { "src/USB/usb_master.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/USB/usb_master.v" 24 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1577319862910 "|prj_q5|usb_master:usb_master_i"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "USB_RAM usb_master:usb_master_i\|USB_RAM:USB_RAM_i " "Elaborating entity \"USB_RAM\" for hierarchy \"usb_master:usb_master_i\|USB_RAM:USB_RAM_i\"" {  } { { "src/USB/usb_master.v" "USB_RAM_i" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/USB/usb_master.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577319862925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram usb_master:usb_master_i\|USB_RAM:USB_RAM_i\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"usb_master:usb_master_i\|USB_RAM:USB_RAM_i\|altsyncram:altsyncram_component\"" {  } { { "USB_RAM.v" "altsyncram_component" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/USB_RAM.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577319863144 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "usb_master:usb_master_i\|USB_RAM:USB_RAM_i\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"usb_master:usb_master_i\|USB_RAM:USB_RAM_i\|altsyncram:altsyncram_component\"" {  } { { "USB_RAM.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/USB_RAM.v" 93 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577319863168 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "usb_master:usb_master_i\|USB_RAM:USB_RAM_i\|altsyncram:altsyncram_component " "Instantiated megafunction \"usb_master:usb_master_i\|USB_RAM:USB_RAM_i\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577319863169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577319863169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577319863169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577319863169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577319863169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone 10 LP " "Parameter \"intended_device_family\" = \"Cyclone 10 LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577319863169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577319863169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577319863169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 2048 " "Parameter \"numwords_b\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577319863169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577319863169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577319863169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577319863169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577319863169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577319863169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577319863169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 11 " "Parameter \"widthad_b\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577319863169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577319863169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577319863169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577319863169 ""}  } { { "USB_RAM.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/USB_RAM.v" 93 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1577319863169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cbn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cbn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cbn1 " "Found entity 1: altsyncram_cbn1" {  } { { "db/altsyncram_cbn1.tdf" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/db/altsyncram_cbn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577319863269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577319863269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cbn1 usb_master:usb_master_i\|USB_RAM:USB_RAM_i\|altsyncram:altsyncram_component\|altsyncram_cbn1:auto_generated " "Elaborating entity \"altsyncram_cbn1\" for hierarchy \"usb_master:usb_master_i\|USB_RAM:USB_RAM_i\|altsyncram:altsyncram_component\|altsyncram_cbn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577319863271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mdio_cfg mdio_cfg:mdio_cfg_I " "Elaborating entity \"mdio_cfg\" for hierarchy \"mdio_cfg:mdio_cfg_I\"" {  } { { "src/prj_q5.v" "mdio_cfg_I" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 831 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577319863327 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 mdio_cfg.v(39) " "Verilog HDL assignment warning at mdio_cfg.v(39): truncated value with size 8 to match size of target (5)" {  } { { "src/MDIO/mdio_cfg.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/MDIO/mdio_cfg.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577319863328 "|prj_q5|mdio_cfg:mdio_cfg_I"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 mdio_cfg.v(197) " "Verilog HDL assignment warning at mdio_cfg.v(197): truncated value with size 8 to match size of target (5)" {  } { { "src/MDIO/mdio_cfg.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/MDIO/mdio_cfg.v" 197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577319863330 "|prj_q5|mdio_cfg:mdio_cfg_I"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 mdio_cfg.v(203) " "Verilog HDL assignment warning at mdio_cfg.v(203): truncated value with size 8 to match size of target (5)" {  } { { "src/MDIO/mdio_cfg.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/MDIO/mdio_cfg.v" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577319863330 "|prj_q5|mdio_cfg:mdio_cfg_I"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 mdio_cfg.v(209) " "Verilog HDL assignment warning at mdio_cfg.v(209): truncated value with size 8 to match size of target (5)" {  } { { "src/MDIO/mdio_cfg.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/MDIO/mdio_cfg.v" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577319863330 "|prj_q5|mdio_cfg:mdio_cfg_I"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 mdio_cfg.v(215) " "Verilog HDL assignment warning at mdio_cfg.v(215): truncated value with size 8 to match size of target (5)" {  } { { "src/MDIO/mdio_cfg.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/MDIO/mdio_cfg.v" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577319863330 "|prj_q5|mdio_cfg:mdio_cfg_I"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 mdio_cfg.v(222) " "Verilog HDL assignment warning at mdio_cfg.v(222): truncated value with size 8 to match size of target (5)" {  } { { "src/MDIO/mdio_cfg.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/MDIO/mdio_cfg.v" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577319863330 "|prj_q5|mdio_cfg:mdio_cfg_I"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mdio_opr mdio_cfg:mdio_cfg_I\|mdio_opr:mdio_opr_I " "Elaborating entity \"mdio_opr\" for hierarchy \"mdio_cfg:mdio_cfg_I\|mdio_opr:mdio_opr_I\"" {  } { { "src/MDIO/mdio_cfg.v" "mdio_opr_I" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/MDIO/mdio_cfg.v" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577319863351 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mdc_counts mdio_opr.v(63) " "Verilog HDL or VHDL warning at mdio_opr.v(63): object \"mdc_counts\" assigned a value but never read" {  } { { "src/MDIO/mdio_opr.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/MDIO/mdio_opr.v" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1577319863352 "|prj_q5|mdio_cfg:mdio_cfg_I|mdio_opr:mdio_opr_I"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6e24.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6e24.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6e24 " "Found entity 1: altsyncram_6e24" {  } { { "db/altsyncram_6e24.tdf" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/db/altsyncram_6e24.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577319867602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577319867602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_msc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_msc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_msc " "Found entity 1: mux_msc" {  } { { "db/mux_msc.tdf" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/db/mux_msc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577319868120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577319868120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_6vf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_6vf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_6vf " "Found entity 1: decode_6vf" {  } { { "db/decode_6vf.tdf" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/db/decode_6vf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577319868354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577319868354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qhi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qhi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qhi " "Found entity 1: cntr_qhi" {  } { { "db/cntr_qhi.tdf" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/db/cntr_qhi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577319868665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577319868665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_mgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_mgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_mgc " "Found entity 1: cmpr_mgc" {  } { { "db/cmpr_mgc.tdf" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/db/cmpr_mgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577319868898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577319868898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_f9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_f9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_f9j " "Found entity 1: cntr_f9j" {  } { { "db/cntr_f9j.tdf" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/db/cntr_f9j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577319869098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577319869098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_9gi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_9gi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_9gi " "Found entity 1: cntr_9gi" {  } { { "db/cntr_9gi.tdf" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/db/cntr_9gi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577319869334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577319869334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_kgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_kgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_kgc " "Found entity 1: cmpr_kgc" {  } { { "db/cmpr_kgc.tdf" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/db/cmpr_kgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577319869421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577319869421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_r2j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_r2j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_r2j " "Found entity 1: cntr_r2j" {  } { { "db/cntr_r2j.tdf" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/db/cntr_r2j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577319869555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577319869555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ggc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ggc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ggc " "Found entity 1: cmpr_ggc" {  } { { "db/cmpr_ggc.tdf" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/db/cmpr_ggc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577319869637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577319869637 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577319870300 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1577319870485 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2019.12.26.08:24:34 Progress: Loading sldc5cb7817/alt_sld_fab_wrapper_hw.tcl " "2019.12.26.08:24:34 Progress: Loading sldc5cb7817/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577319874945 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577319877735 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577319877871 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577319879303 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577319879423 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577319879544 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577319879683 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577319879692 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577319879692 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1577319880436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc5cb7817/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc5cb7817/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldc5cb7817/alt_sld_fab.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/db/ip/sldc5cb7817/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577319880689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577319880689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc5cb7817/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc5cb7817/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldc5cb7817/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/db/ip/sldc5cb7817/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577319880764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577319880764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc5cb7817/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc5cb7817/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldc5cb7817/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/db/ip/sldc5cb7817/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577319880776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577319880776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc5cb7817/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc5cb7817/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldc5cb7817/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/db/ip/sldc5cb7817/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577319880839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577319880839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc5cb7817/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldc5cb7817/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldc5cb7817/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/db/ip/sldc5cb7817/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577319880919 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldc5cb7817/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/db/ip/sldc5cb7817/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577319880919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577319880919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc5cb7817/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc5cb7817/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldc5cb7817/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/db/ip/sldc5cb7817/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577319880987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577319880987 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "12 " "Ignored 12 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "12 " "Ignored 12 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1577319882768 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1577319882768 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "TM1640_cfg:TM1640_1_cfg\|TM1640_driver:TM1640_drive_i\|mem " "RAM logic \"TM1640_cfg:TM1640_1_cfg\|TM1640_driver:TM1640_drive_i\|mem\" is uninferred due to asynchronous read logic" {  } { { "src/TM1640/TM1640_driver.v" "mem" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/TM1640/TM1640_driver.v" 37 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1577319883328 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "TM1640_driver:TM1640_PART1_i\|mem " "RAM logic \"TM1640_driver:TM1640_PART1_i\|mem\" is uninferred due to asynchronous read logic" {  } { { "src/TM1640/TM1640_driver.v" "mem" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/TM1640/TM1640_driver.v" 37 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1577319883328 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1577319883328 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FPGA_I2C1_SDA " "bidirectional pin \"FPGA_I2C1_SDA\" has no driver" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 139 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1577319884241 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1577319884241 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "RESIN GND " "Pin \"RESIN\" is stuck at GND" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1577319884591 "|prj_q5|RESIN"} { "Warning" "WMLS_MLS_STUCK_PIN" "POWER_STBY GND " "Pin \"POWER_STBY\" is stuck at GND" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1577319884591 "|prj_q5|POWER_STBY"} { "Warning" "WMLS_MLS_STUCK_PIN" "TQ_POWER_EN GND " "Pin \"TQ_POWER_EN\" is stuck at GND" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1577319884591 "|prj_q5|TQ_POWER_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO2_15 GND " "Pin \"GPIO2_15\" is stuck at GND" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1577319884591 "|prj_q5|GPIO2_15"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_IQR4 GND " "Pin \"FPGA_IQR4\" is stuck at GND" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1577319884591 "|prj_q5|FPGA_IQR4"} { "Warning" "WMLS_MLS_STUCK_PIN" "VCC1V8_EN GND " "Pin \"VCC1V8_EN\" is stuck at GND" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1577319884591 "|prj_q5|VCC1V8_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "VCC3V3_OTHER_EN VCC " "Pin \"VCC3V3_OTHER_EN\" is stuck at VCC" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1577319884591 "|prj_q5|VCC3V3_OTHER_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "VCC3V3_FPGA_EN GND " "Pin \"VCC3V3_FPGA_EN\" is stuck at GND" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1577319884591 "|prj_q5|VCC3V3_FPGA_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "CPU_3V3_TRST GND " "Pin \"CPU_3V3_TRST\" is stuck at GND" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1577319884591 "|prj_q5|CPU_3V3_TRST"} { "Warning" "WMLS_MLS_STUCK_PIN" "EC3_PHY_RST GND " "Pin \"EC3_PHY_RST\" is stuck at GND" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1577319884591 "|prj_q5|EC3_PHY_RST"} { "Warning" "WMLS_MLS_STUCK_PIN" "EC2_PHY_RST GND " "Pin \"EC2_PHY_RST\" is stuck at GND" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1577319884591 "|prj_q5|EC2_PHY_RST"} { "Warning" "WMLS_MLS_STUCK_PIN" "EC1_PHY_RST GND " "Pin \"EC1_PHY_RST\" is stuck at GND" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1577319884591 "|prj_q5|EC1_PHY_RST"} { "Warning" "WMLS_MLS_STUCK_PIN" "STKT_RST GND " "Pin \"STKT_RST\" is stuck at GND" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1577319884591 "|prj_q5|STKT_RST"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_RST_USBHUB GND " "Pin \"FPGA_RST_USBHUB\" is stuck at GND" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 90 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1577319884591 "|prj_q5|FPGA_RST_USBHUB"} { "Warning" "WMLS_MLS_STUCK_PIN" "ECAT_TXEN_MII VCC " "Pin \"ECAT_TXEN_MII\" is stuck at VCC" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1577319884591 "|prj_q5|ECAT_TXEN_MII"} { "Warning" "WMLS_MLS_STUCK_PIN" "ECAT_TXD3_MII GND " "Pin \"ECAT_TXD3_MII\" is stuck at GND" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1577319884591 "|prj_q5|ECAT_TXD3_MII"} { "Warning" "WMLS_MLS_STUCK_PIN" "ECAT_TXD1_MII GND " "Pin \"ECAT_TXD1_MII\" is stuck at GND" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1577319884591 "|prj_q5|ECAT_TXD1_MII"} { "Warning" "WMLS_MLS_STUCK_PIN" "ECAT_COL_MII GND " "Pin \"ECAT_COL_MII\" is stuck at GND" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1577319884591 "|prj_q5|ECAT_COL_MII"} { "Warning" "WMLS_MLS_STUCK_PIN" "ECAT_CRS_MII GND " "Pin \"ECAT_CRS_MII\" is stuck at GND" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 115 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1577319884591 "|prj_q5|ECAT_CRS_MII"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_OUTPUT_EN GND " "Pin \"FPGA_OUTPUT_EN\" is stuck at GND" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 151 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1577319884591 "|prj_q5|FPGA_OUTPUT_EN"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1577319884591 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577319884754 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.usb_master_i_DATA_0_ IFC_DATA\[0\] " "Output pin \"pre_syn.bp.usb_master_i_DATA_0_\" driven by bidirectional pin \"IFC_DATA\[0\]\" cannot be tri-stated" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 39 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1577319884938 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.usb_master_i_DATA_1_ IFC_DATA\[1\] " "Output pin \"pre_syn.bp.usb_master_i_DATA_1_\" driven by bidirectional pin \"IFC_DATA\[1\]\" cannot be tri-stated" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 39 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1577319884938 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.usb_master_i_DATA_2_ IFC_DATA\[2\] " "Output pin \"pre_syn.bp.usb_master_i_DATA_2_\" driven by bidirectional pin \"IFC_DATA\[2\]\" cannot be tri-stated" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 39 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1577319884939 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.usb_master_i_DATA_3_ IFC_DATA\[3\] " "Output pin \"pre_syn.bp.usb_master_i_DATA_3_\" driven by bidirectional pin \"IFC_DATA\[3\]\" cannot be tri-stated" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 39 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1577319884939 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.usb_master_i_DATA_4_ IFC_DATA\[4\] " "Output pin \"pre_syn.bp.usb_master_i_DATA_4_\" driven by bidirectional pin \"IFC_DATA\[4\]\" cannot be tri-stated" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 39 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1577319884939 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.usb_master_i_DATA_5_ IFC_DATA\[5\] " "Output pin \"pre_syn.bp.usb_master_i_DATA_5_\" driven by bidirectional pin \"IFC_DATA\[5\]\" cannot be tri-stated" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 39 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1577319884939 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.usb_master_i_DATA_6_ IFC_DATA\[6\] " "Output pin \"pre_syn.bp.usb_master_i_DATA_6_\" driven by bidirectional pin \"IFC_DATA\[6\]\" cannot be tri-stated" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 39 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1577319884939 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.usb_master_i_DATA_7_ IFC_DATA\[7\] " "Output pin \"pre_syn.bp.usb_master_i_DATA_7_\" driven by bidirectional pin \"IFC_DATA\[7\]\" cannot be tri-stated" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 39 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1577319884940 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.usb_master_i_DATA_8_ IFC_DATA\[8\] " "Output pin \"pre_syn.bp.usb_master_i_DATA_8_\" driven by bidirectional pin \"IFC_DATA\[8\]\" cannot be tri-stated" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 39 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1577319884940 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.usb_master_i_DATA_9_ IFC_DATA\[9\] " "Output pin \"pre_syn.bp.usb_master_i_DATA_9_\" driven by bidirectional pin \"IFC_DATA\[9\]\" cannot be tri-stated" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 39 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1577319884940 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.usb_master_i_DATA_10_ IFC_DATA\[10\] " "Output pin \"pre_syn.bp.usb_master_i_DATA_10_\" driven by bidirectional pin \"IFC_DATA\[10\]\" cannot be tri-stated" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 39 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1577319884940 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.usb_master_i_DATA_11_ IFC_DATA\[11\] " "Output pin \"pre_syn.bp.usb_master_i_DATA_11_\" driven by bidirectional pin \"IFC_DATA\[11\]\" cannot be tri-stated" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 39 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1577319884940 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.usb_master_i_DATA_12_ IFC_DATA\[12\] " "Output pin \"pre_syn.bp.usb_master_i_DATA_12_\" driven by bidirectional pin \"IFC_DATA\[12\]\" cannot be tri-stated" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 39 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1577319884940 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.usb_master_i_DATA_13_ IFC_DATA\[13\] " "Output pin \"pre_syn.bp.usb_master_i_DATA_13_\" driven by bidirectional pin \"IFC_DATA\[13\]\" cannot be tri-stated" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 39 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1577319884941 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.usb_master_i_DATA_14_ IFC_DATA\[14\] " "Output pin \"pre_syn.bp.usb_master_i_DATA_14_\" driven by bidirectional pin \"IFC_DATA\[14\]\" cannot be tri-stated" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 39 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1577319884941 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.usb_master_i_DATA_15_ IFC_DATA\[15\] " "Output pin \"pre_syn.bp.usb_master_i_DATA_15_\" driven by bidirectional pin \"IFC_DATA\[15\]\" cannot be tri-stated" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 39 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1577319884941 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.usb_master_i_BE_0_ IFC_BE\[0\] " "Output pin \"pre_syn.bp.usb_master_i_BE_0_\" driven by bidirectional pin \"IFC_BE\[0\]\" cannot be tri-stated" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 40 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1577319884941 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.usb_master_i_BE_1_ IFC_BE\[1\] " "Output pin \"pre_syn.bp.usb_master_i_BE_1_\" driven by bidirectional pin \"IFC_BE\[1\]\" cannot be tri-stated" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 40 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1577319884941 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1577319886324 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "mdio_revData.0000000000000000 " "Logic cell \"mdio_revData.0000000000000000\"" {  } { { "src/prj_q5.v" "mdio_revData.0000000000000000" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 229 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1577319886556 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1577319886556 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/output_files/prj_q5.map.smsg " "Generated suppressed messages file E:/WorkSpace/project/FPGA/prj_q5/prj_q5/output_files/prj_q5.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577319886960 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 207 243 0 0 36 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 207 of its 243 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 36 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Analysis & Synthesis" 0 -1 1577319889001 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1577319889087 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577319889087 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "sysclk_source:sysclk_source_inst\|altpll:altpll_component\|sysclk_source_altpll:auto_generated\|pll1 CLK\[1\] clk1_multiply_by clk1_divide_by " "PLL \"sysclk_source:sysclk_source_inst\|altpll:altpll_component\|sysclk_source_altpll:auto_generated\|pll1\" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK\[1\] is not connected" {  } { { "db/sysclk_source_altpll.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/db/sysclk_source_altpll.v" 45 -1 0 } } { "altpll.tdf" "" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "src/QIP/sysclk_source.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/QIP/sysclk_source.v" 106 0 0 } } { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 282 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1577319889897 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "12 " "Design contains 12 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RESET_OUT " "No output dependent on input pin \"RESET_OUT\"" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1577319890325 "|prj_q5|RESET_OUT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HRESET " "No output dependent on input pin \"HRESET\"" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 57 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1577319890325 "|prj_q5|HRESET"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RESET_REQ_OUT " "No output dependent on input pin \"RESET_REQ_OUT\"" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1577319890325 "|prj_q5|RESET_REQ_OUT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PMC_PWR_STATUS " "No output dependent on input pin \"PMC_PWR_STATUS\"" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 59 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1577319890325 "|prj_q5|PMC_PWR_STATUS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "V5_DEC_INT " "No output dependent on input pin \"V5_DEC_INT\"" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 67 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1577319890325 "|prj_q5|V5_DEC_INT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "V24_DEC_INT " "No output dependent on input pin \"V24_DEC_INT\"" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 68 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1577319890325 "|prj_q5|V24_DEC_INT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO2_14 " "No output dependent on input pin \"GPIO2_14\"" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 74 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1577319890325 "|prj_q5|GPIO2_14"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FPGA_CLK25M_OUT " "No output dependent on input pin \"FPGA_CLK25M_OUT\"" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 110 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1577319890325 "|prj_q5|FPGA_CLK25M_OUT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ECAT_RXER_MII " "No output dependent on input pin \"ECAT_RXER_MII\"" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 111 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1577319890325 "|prj_q5|ECAT_RXER_MII"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TEMP_ALERT " "No output dependent on input pin \"TEMP_ALERT\"" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 135 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1577319890325 "|prj_q5|TEMP_ALERT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TEMP_CRIT_OUT " "No output dependent on input pin \"TEMP_CRIT_OUT\"" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 136 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1577319890325 "|prj_q5|TEMP_CRIT_OUT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FPGA_I2C1_LED_INT " "No output dependent on input pin \"FPGA_I2C1_LED_INT\"" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 138 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1577319890325 "|prj_q5|FPGA_I2C1_LED_INT"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1577319890325 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4126 " "Implemented 4126 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "48 " "Implemented 48 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1577319890326 ""} { "Info" "ICUT_CUT_TM_OPINS" "51 " "Implemented 51 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1577319890326 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "20 " "Implemented 20 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1577319890326 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3884 " "Implemented 3884 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1577319890326 ""} { "Info" "ICUT_CUT_TM_RAMS" "121 " "Implemented 121 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1577319890326 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1577319890326 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1577319890326 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 129 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 129 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "759 " "Peak virtual memory: 759 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1577319890360 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 26 08:24:50 2019 " "Processing ended: Thu Dec 26 08:24:50 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1577319890360 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:40 " "Elapsed time: 00:00:40" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1577319890360 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:54 " "Total CPU time (on all processors): 00:00:54" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1577319890360 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1577319890360 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1577319894542 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1577319894551 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 26 08:24:52 2019 " "Processing started: Thu Dec 26 08:24:52 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1577319894551 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1577319894551 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off prj_q5 -c prj_q5 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off prj_q5 -c prj_q5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1577319894551 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1577319895314 ""}
{ "Info" "0" "" "Project  = prj_q5" {  } {  } 0 0 "Project  = prj_q5" 0 0 "Fitter" 0 0 1577319895319 ""}
{ "Info" "0" "" "Revision = prj_q5" {  } {  } 0 0 "Revision = prj_q5" 0 0 "Fitter" 0 0 1577319895336 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1577319895522 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1577319895522 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "prj_q5 10CL025YU256C6G " "Selected device 10CL025YU256C6G for design \"prj_q5\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1577319895664 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1577319895762 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1577319895762 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "sysclk_source:sysclk_source_inst\|altpll:altpll_component\|sysclk_source_altpll:auto_generated\|pll1 Cyclone 10 LP PLL " "Implemented PLL \"sysclk_source:sysclk_source_inst\|altpll:altpll_component\|sysclk_source_altpll:auto_generated\|pll1\" as Cyclone 10 LP PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "sysclk_source:sysclk_source_inst\|altpll:altpll_component\|sysclk_source_altpll:auto_generated\|wire_pll1_clk\[0\] 1 10 0 0 " "Implementing clock multiplication of 1, clock division of 10, and phase shift of 0 degrees (0 ps) for sysclk_source:sysclk_source_inst\|altpll:altpll_component\|sysclk_source_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/sysclk_source_altpll.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/db/sysclk_source_altpll.v" 45 -1 0 } } { "" "" { Generic "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/" { { 0 { 0 ""} 0 781 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1577319896004 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "sysclk_source:sysclk_source_inst\|altpll:altpll_component\|sysclk_source_altpll:auto_generated\|wire_pll1_clk\[3\] 4 1 0 0 " "Implementing clock multiplication of 4, clock division of 1, and phase shift of 0 degrees (0 ps) for sysclk_source:sysclk_source_inst\|altpll:altpll_component\|sysclk_source_altpll:auto_generated\|wire_pll1_clk\[3\] port" {  } { { "db/sysclk_source_altpll.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/db/sysclk_source_altpll.v" 45 -1 0 } } { "" "" { Generic "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/" { { 0 { 0 ""} 0 784 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1577319896004 ""}  } { { "db/sysclk_source_altpll.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/db/sysclk_source_altpll.v" 45 -1 0 } } { "" "" { Generic "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/" { { 0 { 0 ""} 0 781 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1577319896004 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1577319896567 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL006YU256C6G " "Device 10CL006YU256C6G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1577319897606 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL010YU256C6G " "Device 10CL010YU256C6G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1577319897606 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL016YU256C6G " "Device 10CL016YU256C6G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1577319897606 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1577319897606 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/" { { 0 { 0 ""} 0 11228 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1577319897655 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/" { { 0 { 0 ""} 0 11230 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1577319897655 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/" { { 0 { 0 ""} 0 11232 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1577319897655 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/" { { 0 { 0 ""} 0 11234 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1577319897655 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/" { { 0 { 0 ""} 0 11236 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1577319897655 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1577319897655 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1577319897696 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1577319897834 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1577319899241 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1577319899241 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1577319899241 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1577319899241 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "prj_q5.sdc " "Synopsys Design Constraints File file not found: 'prj_q5.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1577319899262 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "IFC_CLK " "Node: IFC_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register usb_master:usb_master_i\|USB_RAM:USB_RAM_i\|altsyncram:altsyncram_component\|altsyncram_cbn1:auto_generated\|ram_block1a0~porta_we_reg IFC_CLK " "Register usb_master:usb_master_i\|USB_RAM:USB_RAM_i\|altsyncram:altsyncram_component\|altsyncram_cbn1:auto_generated\|ram_block1a0~porta_we_reg is being clocked by IFC_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1577319899272 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1577319899272 "|prj_q5|IFC_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "C10_CLK50M " "Node: C10_CLK50M was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register sys_resetn C10_CLK50M " "Register sys_resetn is being clocked by C10_CLK50M" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1577319899272 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1577319899272 "|prj_q5|C10_CLK50M"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk5m_div\[2\] " "Node: clk5m_div\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register mdio_cfg:mdio_cfg_I\|mdio_opr:mdio_opr_I\|counts\[0\] clk5m_div\[2\] " "Register mdio_cfg:mdio_cfg_I\|mdio_opr:mdio_opr_I\|counts\[0\] is being clocked by clk5m_div\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1577319899272 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1577319899272 "|prj_q5|clk5m_div[2]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ECAT_RXC_MII " "Node: ECAT_RXC_MII was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ecat_rxd\[1\] ECAT_RXC_MII " "Register ecat_rxd\[1\] is being clocked by ECAT_RXC_MII" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1577319899272 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1577319899272 "|prj_q5|ECAT_RXC_MII"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: sysclk_source_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: sysclk_source_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1577319899306 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: sysclk_source_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: sysclk_source_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1577319899306 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1577319899306 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1577319899317 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1577319899317 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1577319899317 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1577319899325 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1577319899325 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1577319899325 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1577319899325 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1577319899325 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "C10_CLK50M~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node C10_CLK50M~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1577319899645 ""}  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/" { { 0 { 0 ""} 0 11188 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1577319899645 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sysclk_source:sysclk_source_inst\|altpll:altpll_component\|sysclk_source_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node sysclk_source:sysclk_source_inst\|altpll:altpll_component\|sysclk_source_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1577319899645 ""}  } { { "db/sysclk_source_altpll.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/db/sysclk_source_altpll.v" 80 -1 0 } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/" { { 0 { 0 ""} 0 781 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1577319899645 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sysclk_source:sysclk_source_inst\|altpll:altpll_component\|sysclk_source_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C1 of PLL_1) " "Automatically promoted node sysclk_source:sysclk_source_inst\|altpll:altpll_component\|sysclk_source_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1577319899645 ""}  } { { "db/sysclk_source_altpll.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/db/sysclk_source_altpll.v" 80 -1 0 } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/" { { 0 { 0 ""} 0 781 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1577319899645 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1577319899645 ""}  } { { "temporary_test_loc" "" { Generic "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/" { { 0 { 0 ""} 0 4302 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1577319899645 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk5m_div\[2\]  " "Automatically promoted node clk5m_div\[2\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1577319899645 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk5m_div\[2\]~0 " "Destination node clk5m_div\[2\]~0" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 817 -1 0 } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/" { { 0 { 0 ""} 0 2293 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1577319899645 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1577319899645 ""}  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 817 -1 0 } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/" { { 0 { 0 ""} 0 1006 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1577319899645 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1577319899646 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 356 -1 0 } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/" { { 0 { 0 ""} 0 7697 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1577319899646 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/" { { 0 { 0 ""} 0 7722 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1577319899646 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/" { { 0 { 0 ""} 0 4972 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1577319899646 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1577319899646 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 882 -1 0 } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/" { { 0 { 0 ""} 0 6246 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1577319899646 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1577319900364 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1577319900378 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1577319900378 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1577319900390 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1577319900403 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1577319900415 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1577319900415 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1577319900420 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1577319900515 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1577319900521 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1577319900521 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1577319900775 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1577319900847 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1577319901743 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1577319902361 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1577319902490 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1577319903236 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1577319903237 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1577319903811 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "9 X21_Y11 X31_Y22 " "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22" {  } { { "loc" "" { Generic "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/" { { 1 { 0 "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} { { 12 { 0 ""} 21 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1577319905334 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1577319905334 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1577319905569 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1577319905569 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1577319905569 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1577319905571 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.55 " "Total time spent on timing analysis during the Fitter is 0.55 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1577319905781 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1577319905857 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1577319906360 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1577319906362 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1577319906890 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1577319907703 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1577319908128 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "65 Cyclone 10 LP " "65 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone 10 LP Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RESET_OUT 3.3-V LVCMOS N3 " "Pin RESET_OUT uses I/O standard 3.3-V LVCMOS at N3" {  } { { "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { RESET_OUT } } } { "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RESET_OUT" } } } } { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/" { { 0 { 0 ""} 0 172 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1577319908191 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HRESET 3.3-V LVCMOS P3 " "Pin HRESET uses I/O standard 3.3-V LVCMOS at P3" {  } { { "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HRESET } } } { "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HRESET" } } } } { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/" { { 0 { 0 ""} 0 173 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1577319908191 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RESET_REQ_OUT 3.3-V LVCMOS R3 " "Pin RESET_REQ_OUT uses I/O standard 3.3-V LVCMOS at R3" {  } { { "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { RESET_REQ_OUT } } } { "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RESET_REQ_OUT" } } } } { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/" { { 0 { 0 ""} 0 174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1577319908191 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PMC_PWR_STATUS 3.3-V LVCMOS N6 " "Pin PMC_PWR_STATUS uses I/O standard 3.3-V LVCMOS at N6" {  } { { "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { PMC_PWR_STATUS } } } { "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PMC_PWR_STATUS" } } } } { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/" { { 0 { 0 ""} 0 175 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1577319908191 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "V5_DEC_INT 3.3-V LVCMOS T6 " "Pin V5_DEC_INT uses I/O standard 3.3-V LVCMOS at T6" {  } { { "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { V5_DEC_INT } } } { "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "V5_DEC_INT" } } } } { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 67 0 0 } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/" { { 0 { 0 ""} 0 179 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1577319908191 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "V24_DEC_INT 3.3-V LVCMOS L7 " "Pin V24_DEC_INT uses I/O standard 3.3-V LVCMOS at L7" {  } { { "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { V24_DEC_INT } } } { "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "V24_DEC_INT" } } } } { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/" { { 0 { 0 ""} 0 180 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1577319908191 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO2_14 3.3-V LVCMOS R6 " "Pin GPIO2_14 uses I/O standard 3.3-V LVCMOS at R6" {  } { { "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO2_14 } } } { "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO2_14" } } } } { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 74 0 0 } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/" { { 0 { 0 ""} 0 182 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1577319908191 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_CLK25M_OUT 3.3-V LVCMOS B11 " "Pin FPGA_CLK25M_OUT uses I/O standard 3.3-V LVCMOS at B11" {  } { { "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FPGA_CLK25M_OUT } } } { "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_CLK25M_OUT" } } } } { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 110 0 0 } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/" { { 0 { 0 ""} 0 205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1577319908191 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ECAT_RXER_MII 3.3-V LVCMOS B6 " "Pin ECAT_RXER_MII uses I/O standard 3.3-V LVCMOS at B6" {  } { { "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { ECAT_RXER_MII } } } { "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ECAT_RXER_MII" } } } } { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 111 0 0 } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/" { { 0 { 0 ""} 0 206 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1577319908191 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TEMP_ALERT 3.3-V LVCMOS M6 " "Pin TEMP_ALERT uses I/O standard 3.3-V LVCMOS at M6" {  } { { "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { TEMP_ALERT } } } { "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TEMP_ALERT" } } } } { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 135 0 0 } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/" { { 0 { 0 ""} 0 214 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1577319908191 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TEMP_CRIT_OUT 3.3-V LVCMOS P6 " "Pin TEMP_CRIT_OUT uses I/O standard 3.3-V LVCMOS at P6" {  } { { "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { TEMP_CRIT_OUT } } } { "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TEMP_CRIT_OUT" } } } } { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 136 0 0 } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/" { { 0 { 0 ""} 0 215 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1577319908191 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_I2C1_LED_INT 3.3-V LVCMOS D1 " "Pin FPGA_I2C1_LED_INT uses I/O standard 3.3-V LVCMOS at D1" {  } { { "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FPGA_I2C1_LED_INT } } } { "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C1_LED_INT" } } } } { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 138 0 0 } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/" { { 0 { 0 ""} 0 216 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1577319908191 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_I2C1_SDA 3.3-V LVCMOS M10 " "Pin FPGA_I2C1_SDA uses I/O standard 3.3-V LVCMOS at M10" {  } { { "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FPGA_I2C1_SDA } } } { "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C1_SDA" } } } } { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 139 0 0 } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/" { { 0 { 0 ""} 0 217 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1577319908191 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IFC_DATA\[0\] 3.3-V LVCMOS J2 " "Pin IFC_DATA\[0\] uses I/O standard 3.3-V LVCMOS at J2" {  } { { "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { IFC_DATA[0] } } } { "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IFC_DATA\[0\]" } } } } { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/" { { 0 { 0 ""} 0 112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1577319908191 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IFC_DATA\[1\] 3.3-V LVCMOS J1 " "Pin IFC_DATA\[1\] uses I/O standard 3.3-V LVCMOS at J1" {  } { { "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { IFC_DATA[1] } } } { "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IFC_DATA\[1\]" } } } } { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/" { { 0 { 0 ""} 0 113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1577319908191 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IFC_DATA\[2\] 3.3-V LVCMOS K2 " "Pin IFC_DATA\[2\] uses I/O standard 3.3-V LVCMOS at K2" {  } { { "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { IFC_DATA[2] } } } { "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IFC_DATA\[2\]" } } } } { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/" { { 0 { 0 ""} 0 114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1577319908191 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IFC_DATA\[3\] 3.3-V LVCMOS K1 " "Pin IFC_DATA\[3\] uses I/O standard 3.3-V LVCMOS at K1" {  } { { "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { IFC_DATA[3] } } } { "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IFC_DATA\[3\]" } } } } { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/" { { 0 { 0 ""} 0 115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1577319908191 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IFC_DATA\[4\] 3.3-V LVCMOS L2 " "Pin IFC_DATA\[4\] uses I/O standard 3.3-V LVCMOS at L2" {  } { { "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { IFC_DATA[4] } } } { "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IFC_DATA\[4\]" } } } } { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/" { { 0 { 0 ""} 0 116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1577319908191 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IFC_DATA\[5\] 3.3-V LVCMOS L1 " "Pin IFC_DATA\[5\] uses I/O standard 3.3-V LVCMOS at L1" {  } { { "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { IFC_DATA[5] } } } { "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IFC_DATA\[5\]" } } } } { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/" { { 0 { 0 ""} 0 117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1577319908191 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IFC_DATA\[6\] 3.3-V LVCMOS N9 " "Pin IFC_DATA\[6\] uses I/O standard 3.3-V LVCMOS at N9" {  } { { "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { IFC_DATA[6] } } } { "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IFC_DATA\[6\]" } } } } { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1577319908191 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IFC_DATA\[7\] 3.3-V LVCMOS R10 " "Pin IFC_DATA\[7\] uses I/O standard 3.3-V LVCMOS at R10" {  } { { "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { IFC_DATA[7] } } } { "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IFC_DATA\[7\]" } } } } { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/" { { 0 { 0 ""} 0 119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1577319908191 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IFC_DATA\[8\] 3.3-V LVCMOS T10 " "Pin IFC_DATA\[8\] uses I/O standard 3.3-V LVCMOS at T10" {  } { { "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { IFC_DATA[8] } } } { "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IFC_DATA\[8\]" } } } } { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/" { { 0 { 0 ""} 0 120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1577319908191 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IFC_DATA\[9\] 3.3-V LVCMOS R11 " "Pin IFC_DATA\[9\] uses I/O standard 3.3-V LVCMOS at R11" {  } { { "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { IFC_DATA[9] } } } { "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IFC_DATA\[9\]" } } } } { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/" { { 0 { 0 ""} 0 121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1577319908191 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IFC_DATA\[10\] 3.3-V LVCMOS T11 " "Pin IFC_DATA\[10\] uses I/O standard 3.3-V LVCMOS at T11" {  } { { "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { IFC_DATA[10] } } } { "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IFC_DATA\[10\]" } } } } { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/" { { 0 { 0 ""} 0 122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1577319908191 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IFC_DATA\[11\] 3.3-V LVCMOS R12 " "Pin IFC_DATA\[11\] uses I/O standard 3.3-V LVCMOS at R12" {  } { { "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { IFC_DATA[11] } } } { "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IFC_DATA\[11\]" } } } } { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/" { { 0 { 0 ""} 0 123 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1577319908191 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IFC_DATA\[12\] 3.3-V LVCMOS T12 " "Pin IFC_DATA\[12\] uses I/O standard 3.3-V LVCMOS at T12" {  } { { "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { IFC_DATA[12] } } } { "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IFC_DATA\[12\]" } } } } { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/" { { 0 { 0 ""} 0 124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1577319908191 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IFC_DATA\[13\] 3.3-V LVCMOS P9 " "Pin IFC_DATA\[13\] uses I/O standard 3.3-V LVCMOS at P9" {  } { { "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { IFC_DATA[13] } } } { "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IFC_DATA\[13\]" } } } } { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/" { { 0 { 0 ""} 0 125 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1577319908191 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IFC_DATA\[14\] 3.3-V LVCMOS P1 " "Pin IFC_DATA\[14\] uses I/O standard 3.3-V LVCMOS at P1" {  } { { "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { IFC_DATA[14] } } } { "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IFC_DATA\[14\]" } } } } { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/" { { 0 { 0 ""} 0 126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1577319908191 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IFC_DATA\[15\] 3.3-V LVCMOS P2 " "Pin IFC_DATA\[15\] uses I/O standard 3.3-V LVCMOS at P2" {  } { { "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { IFC_DATA[15] } } } { "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IFC_DATA\[15\]" } } } } { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/" { { 0 { 0 ""} 0 127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1577319908191 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IFC_BE\[0\] 3.3-V LVCMOS R1 " "Pin IFC_BE\[0\] uses I/O standard 3.3-V LVCMOS at R1" {  } { { "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { IFC_BE[0] } } } { "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IFC_BE\[0\]" } } } } { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/" { { 0 { 0 ""} 0 128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1577319908191 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IFC_BE\[1\] 3.3-V LVCMOS L4 " "Pin IFC_BE\[1\] uses I/O standard 3.3-V LVCMOS at L4" {  } { { "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { IFC_BE[1] } } } { "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IFC_BE\[1\]" } } } } { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/" { { 0 { 0 ""} 0 129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1577319908191 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_MDIO 3.3-V LVCMOS J14 " "Pin FPGA_MDIO uses I/O standard 3.3-V LVCMOS at J14" {  } { { "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FPGA_MDIO } } } { "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_MDIO" } } } } { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 164 0 0 } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/" { { 0 { 0 ""} 0 223 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1577319908191 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ECAT_TXC_MII 3.3-V LVCMOS N14 " "Pin ECAT_TXC_MII uses I/O standard 3.3-V LVCMOS at N14" {  } { { "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { ECAT_TXC_MII } } } { "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ECAT_TXC_MII" } } } } { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/" { { 0 { 0 ""} 0 193 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1577319908191 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IFC_CLK 3.3-V LVCMOS L3 " "Pin IFC_CLK uses I/O standard 3.3-V LVCMOS at L3" {  } { { "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { IFC_CLK } } } { "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IFC_CLK" } } } } { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/" { { 0 { 0 ""} 0 166 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1577319908191 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IFC_RXF_N 3.3-V LVCMOS N1 " "Pin IFC_RXF_N uses I/O standard 3.3-V LVCMOS at N1" {  } { { "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { IFC_RXF_N } } } { "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IFC_RXF_N" } } } } { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/" { { 0 { 0 ""} 0 167 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1577319908191 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IFC_TXE_N 3.3-V LVCMOS N2 " "Pin IFC_TXE_N uses I/O standard 3.3-V LVCMOS at N2" {  } { { "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { IFC_TXE_N } } } { "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IFC_TXE_N" } } } } { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/" { { 0 { 0 ""} 0 168 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1577319908191 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "C10_CLK50M 3.3-V LVCMOS E1 " "Pin C10_CLK50M uses I/O standard 3.3-V LVCMOS at E1" {  } { { "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { C10_CLK50M } } } { "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "C10_CLK50M" } } } } { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/" { { 0 { 0 ""} 0 165 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1577319908191 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ECAT_RXD1_MII 3.3-V LVCMOS K16 " "Pin ECAT_RXD1_MII uses I/O standard 3.3-V LVCMOS at K16" {  } { { "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { ECAT_RXD1_MII } } } { "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ECAT_RXD1_MII" } } } } { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 106 0 0 } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/" { { 0 { 0 ""} 0 203 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1577319908191 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ECAT_RXC_MII 3.3-V LVCMOS L14 " "Pin ECAT_RXC_MII uses I/O standard 3.3-V LVCMOS at L14" {  } { { "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { ECAT_RXC_MII } } } { "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ECAT_RXC_MII" } } } } { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 102 0 0 } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/" { { 0 { 0 ""} 0 199 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1577319908191 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ECAT_RXDV_MII 3.3-V LVCMOS L13 " "Pin ECAT_RXDV_MII uses I/O standard 3.3-V LVCMOS at L13" {  } { { "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { ECAT_RXDV_MII } } } { "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ECAT_RXDV_MII" } } } } { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 103 0 0 } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/" { { 0 { 0 ""} 0 200 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1577319908191 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ECAT_RXD3_MII 3.3-V LVCMOS L16 " "Pin ECAT_RXD3_MII uses I/O standard 3.3-V LVCMOS at L16" {  } { { "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { ECAT_RXD3_MII } } } { "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ECAT_RXD3_MII" } } } } { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/" { { 0 { 0 ""} 0 201 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1577319908191 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ECAT_RXD0_MII 3.3-V LVCMOS K15 " "Pin ECAT_RXD0_MII uses I/O standard 3.3-V LVCMOS at K15" {  } { { "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { ECAT_RXD0_MII } } } { "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ECAT_RXD0_MII" } } } } { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 107 0 0 } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/" { { 0 { 0 ""} 0 204 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1577319908191 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ECAT_RXD2_MII 3.3-V LVCMOS L15 " "Pin ECAT_RXD2_MII uses I/O standard 3.3-V LVCMOS at L15" {  } { { "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { ECAT_RXD2_MII } } } { "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ECAT_RXD2_MII" } } } } { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 105 0 0 } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/" { { 0 { 0 ""} 0 202 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1577319908191 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_BCD_2 3.3-V LVCMOS A15 " "Pin FPGA_BCD_2 uses I/O standard 3.3-V LVCMOS at A15" {  } { { "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FPGA_BCD_2 } } } { "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_BCD_2" } } } } { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/" { { 0 { 0 ""} 0 211 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1577319908191 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_BCD_1 3.3-V LVCMOS C11 " "Pin FPGA_BCD_1 uses I/O standard 3.3-V LVCMOS at C11" {  } { { "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FPGA_BCD_1 } } } { "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_BCD_1" } } } } { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 125 0 0 } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/" { { 0 { 0 ""} 0 210 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1577319908191 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_BCD_4 3.3-V LVCMOS F9 " "Pin FPGA_BCD_4 uses I/O standard 3.3-V LVCMOS at F9" {  } { { "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FPGA_BCD_4 } } } { "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_BCD_4" } } } } { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/" { { 0 { 0 ""} 0 212 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1577319908191 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_BCD_8 3.3-V LVCMOS A10 " "Pin FPGA_BCD_8 uses I/O standard 3.3-V LVCMOS at A10" {  } { { "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FPGA_BCD_8 } } } { "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_BCD_8" } } } } { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 128 0 0 } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/" { { 0 { 0 ""} 0 213 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1577319908191 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_XIN\[0\] 3.3-V LVCMOS C8 " "Pin FPGA_XIN\[0\] uses I/O standard 3.3-V LVCMOS at C8" {  } { { "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FPGA_XIN[0] } } } { "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_XIN\[0\]" } } } } { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 157 0 0 } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/" { { 0 { 0 ""} 0 146 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1577319908191 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_XIN\[1\] 3.3-V LVCMOS D8 " "Pin FPGA_XIN\[1\] uses I/O standard 3.3-V LVCMOS at D8" {  } { { "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FPGA_XIN[1] } } } { "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_XIN\[1\]" } } } } { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 157 0 0 } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/" { { 0 { 0 ""} 0 147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1577319908191 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_XIN\[2\] 3.3-V LVCMOS E8 " "Pin FPGA_XIN\[2\] uses I/O standard 3.3-V LVCMOS at E8" {  } { { "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FPGA_XIN[2] } } } { "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_XIN\[2\]" } } } } { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 157 0 0 } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/" { { 0 { 0 ""} 0 148 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1577319908191 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_XIN\[3\] 3.3-V LVCMOS F8 " "Pin FPGA_XIN\[3\] uses I/O standard 3.3-V LVCMOS at F8" {  } { { "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FPGA_XIN[3] } } } { "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_XIN\[3\]" } } } } { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 157 0 0 } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/" { { 0 { 0 ""} 0 149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1577319908191 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_XIN\[4\] 3.3-V LVCMOS A7 " "Pin FPGA_XIN\[4\] uses I/O standard 3.3-V LVCMOS at A7" {  } { { "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FPGA_XIN[4] } } } { "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_XIN\[4\]" } } } } { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 157 0 0 } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1577319908191 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_XIN\[5\] 3.3-V LVCMOS B7 " "Pin FPGA_XIN\[5\] uses I/O standard 3.3-V LVCMOS at B7" {  } { { "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FPGA_XIN[5] } } } { "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_XIN\[5\]" } } } } { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 157 0 0 } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/" { { 0 { 0 ""} 0 151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1577319908191 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_XIN\[6\] 3.3-V LVCMOS C6 " "Pin FPGA_XIN\[6\] uses I/O standard 3.3-V LVCMOS at C6" {  } { { "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FPGA_XIN[6] } } } { "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_XIN\[6\]" } } } } { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 157 0 0 } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/" { { 0 { 0 ""} 0 152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1577319908191 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_XIN\[7\] 3.3-V LVCMOS A6 " "Pin FPGA_XIN\[7\] uses I/O standard 3.3-V LVCMOS at A6" {  } { { "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FPGA_XIN[7] } } } { "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_XIN\[7\]" } } } } { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 157 0 0 } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/" { { 0 { 0 ""} 0 153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1577319908191 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_XIN\[8\] 3.3-V LVCMOS D3 " "Pin FPGA_XIN\[8\] uses I/O standard 3.3-V LVCMOS at D3" {  } { { "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FPGA_XIN[8] } } } { "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_XIN\[8\]" } } } } { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 157 0 0 } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/" { { 0 { 0 ""} 0 154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1577319908191 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_XIN\[9\] 3.3-V LVCMOS C3 " "Pin FPGA_XIN\[9\] uses I/O standard 3.3-V LVCMOS at C3" {  } { { "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FPGA_XIN[9] } } } { "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_XIN\[9\]" } } } } { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 157 0 0 } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/" { { 0 { 0 ""} 0 155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1577319908191 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_XIN\[10\] 3.3-V LVCMOS B3 " "Pin FPGA_XIN\[10\] uses I/O standard 3.3-V LVCMOS at B3" {  } { { "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FPGA_XIN[10] } } } { "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_XIN\[10\]" } } } } { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 157 0 0 } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/" { { 0 { 0 ""} 0 156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1577319908191 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_XIN\[11\] 3.3-V LVCMOS A3 " "Pin FPGA_XIN\[11\] uses I/O standard 3.3-V LVCMOS at A3" {  } { { "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FPGA_XIN[11] } } } { "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_XIN\[11\]" } } } } { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 157 0 0 } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/" { { 0 { 0 ""} 0 157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1577319908191 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_XIN\[12\] 3.3-V LVCMOS A2 " "Pin FPGA_XIN\[12\] uses I/O standard 3.3-V LVCMOS at A2" {  } { { "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FPGA_XIN[12] } } } { "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_XIN\[12\]" } } } } { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 157 0 0 } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/" { { 0 { 0 ""} 0 158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1577319908191 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_XIN\[13\] 3.3-V LVCMOS B4 " "Pin FPGA_XIN\[13\] uses I/O standard 3.3-V LVCMOS at B4" {  } { { "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FPGA_XIN[13] } } } { "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_XIN\[13\]" } } } } { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 157 0 0 } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/" { { 0 { 0 ""} 0 159 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1577319908191 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_XIN\[14\] 3.3-V LVCMOS A4 " "Pin FPGA_XIN\[14\] uses I/O standard 3.3-V LVCMOS at A4" {  } { { "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FPGA_XIN[14] } } } { "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_XIN\[14\]" } } } } { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 157 0 0 } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/" { { 0 { 0 ""} 0 160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1577319908191 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_XIN\[15\] 3.3-V LVCMOS D6 " "Pin FPGA_XIN\[15\] uses I/O standard 3.3-V LVCMOS at D6" {  } { { "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FPGA_XIN[15] } } } { "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_XIN\[15\]" } } } } { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 157 0 0 } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/" { { 0 { 0 ""} 0 161 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1577319908191 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FAN_Feedback 3.3-V LVCMOS G1 " "Pin FAN_Feedback uses I/O standard 3.3-V LVCMOS at G1" {  } { { "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FAN_Feedback } } } { "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FAN_Feedback" } } } } { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 193 0 0 } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/" { { 0 { 0 ""} 0 226 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1577319908191 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_nRST 3.3-V LVCMOS J15 " "Pin FPGA_nRST uses I/O standard 3.3-V LVCMOS at J15" {  } { { "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FPGA_nRST } } } { "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_nRST" } } } } { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/" { { 0 { 0 ""} 0 164 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1577319908191 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1577319908191 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "1 " "Following 1 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FPGA_I2C1_SDA a permanently disabled " "Pin FPGA_I2C1_SDA has a permanently disabled output enable" {  } { { "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FPGA_I2C1_SDA } } } { "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C1_SDA" } } } } { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 139 0 0 } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/" { { 0 { 0 ""} 0 217 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1577319908197 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1577319908197 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/output_files/prj_q5.fit.smsg " "Generated suppressed messages file E:/WorkSpace/project/FPGA/prj_q5/prj_q5/output_files/prj_q5.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1577319908483 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 16 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1315 " "Peak virtual memory: 1315 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1577319909571 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 26 08:25:09 2019 " "Processing ended: Thu Dec 26 08:25:09 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1577319909571 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1577319909571 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1577319909571 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1577319909571 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1577319913141 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1577319913151 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 26 08:25:12 2019 " "Processing started: Thu Dec 26 08:25:12 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1577319913151 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1577319913151 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off prj_q5 -c prj_q5 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off prj_q5 -c prj_q5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1577319913151 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1577319913707 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1577319915015 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1577319915094 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "572 " "Peak virtual memory: 572 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1577319915592 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 26 08:25:15 2019 " "Processing ended: Thu Dec 26 08:25:15 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1577319915592 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1577319915592 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1577319915592 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1577319915592 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1577319916366 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1577319917407 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1577319917414 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 26 08:25:16 2019 " "Processing started: Thu Dec 26 08:25:16 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1577319917414 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1577319917414 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta prj_q5 -c prj_q5 " "Command: quartus_sta prj_q5 -c prj_q5" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1577319917414 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1577319917673 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1577319918310 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1577319918310 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1577319918356 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1577319918356 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1577319918717 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1577319918717 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1577319918717 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1577319918717 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "prj_q5.sdc " "Synopsys Design Constraints File file not found: 'prj_q5.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1577319918735 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "IFC_CLK " "Node: IFC_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register usb_master:usb_master_i\|USB_RAM:USB_RAM_i\|altsyncram:altsyncram_component\|altsyncram_cbn1:auto_generated\|ram_block1a0~porta_we_reg IFC_CLK " "Register usb_master:usb_master_i\|USB_RAM:USB_RAM_i\|altsyncram:altsyncram_component\|altsyncram_cbn1:auto_generated\|ram_block1a0~porta_we_reg is being clocked by IFC_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1577319918745 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1577319918745 "|prj_q5|IFC_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "C10_CLK50M " "Node: C10_CLK50M was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register sys_resetn C10_CLK50M " "Register sys_resetn is being clocked by C10_CLK50M" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1577319918746 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1577319918746 "|prj_q5|C10_CLK50M"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk5m_div\[2\] " "Node: clk5m_div\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register mdio_cfg:mdio_cfg_I\|mdio_opr:mdio_opr_I\|counts\[0\] clk5m_div\[2\] " "Register mdio_cfg:mdio_cfg_I\|mdio_opr:mdio_opr_I\|counts\[0\] is being clocked by clk5m_div\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1577319918746 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1577319918746 "|prj_q5|clk5m_div[2]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ECAT_RXC_MII " "Node: ECAT_RXC_MII was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ecat_rxd\[1\] ECAT_RXC_MII " "Register ecat_rxd\[1\] is being clocked by ECAT_RXC_MII" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1577319918746 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1577319918746 "|prj_q5|ECAT_RXC_MII"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: sysclk_source_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: sysclk_source_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1577319918770 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: sysclk_source_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: sysclk_source_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1577319918770 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1577319918770 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1577319918770 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1577319918770 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1577319918770 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1577319918780 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1577319918803 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 44.875 " "Worst-case setup slack is 44.875" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577319918870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577319918870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.875               0.000 altera_reserved_tck  " "   44.875               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577319918870 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1577319918870 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.358 " "Worst-case hold slack is 0.358" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577319918874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577319918874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 altera_reserved_tck  " "    0.358               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577319918874 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1577319918874 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 96.198 " "Worst-case recovery slack is 96.198" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577319918879 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577319918879 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.198               0.000 altera_reserved_tck  " "   96.198               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577319918879 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1577319918879 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.885 " "Worst-case removal slack is 0.885" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577319918883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577319918883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.885               0.000 altera_reserved_tck  " "    0.885               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577319918883 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1577319918883 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.454 " "Worst-case minimum pulse width slack is 49.454" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577319918889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577319918889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.454               0.000 altera_reserved_tck  " "   49.454               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577319918889 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1577319918889 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1577319918965 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1577319918965 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1577319918965 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1577319918965 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 343.743 ns " "Worst Case Available Settling Time: 343.743 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1577319918965 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1577319918965 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1577319918965 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1577319918971 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1577319919045 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1577319919732 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "IFC_CLK " "Node: IFC_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register usb_master:usb_master_i\|USB_RAM:USB_RAM_i\|altsyncram:altsyncram_component\|altsyncram_cbn1:auto_generated\|ram_block1a0~porta_we_reg IFC_CLK " "Register usb_master:usb_master_i\|USB_RAM:USB_RAM_i\|altsyncram:altsyncram_component\|altsyncram_cbn1:auto_generated\|ram_block1a0~porta_we_reg is being clocked by IFC_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1577319919894 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1577319919894 "|prj_q5|IFC_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "C10_CLK50M " "Node: C10_CLK50M was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register sys_resetn C10_CLK50M " "Register sys_resetn is being clocked by C10_CLK50M" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1577319919894 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1577319919894 "|prj_q5|C10_CLK50M"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk5m_div\[2\] " "Node: clk5m_div\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register mdio_cfg:mdio_cfg_I\|mdio_opr:mdio_opr_I\|counts\[0\] clk5m_div\[2\] " "Register mdio_cfg:mdio_cfg_I\|mdio_opr:mdio_opr_I\|counts\[0\] is being clocked by clk5m_div\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1577319919894 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1577319919894 "|prj_q5|clk5m_div[2]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ECAT_RXC_MII " "Node: ECAT_RXC_MII was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ecat_rxd\[1\] ECAT_RXC_MII " "Register ecat_rxd\[1\] is being clocked by ECAT_RXC_MII" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1577319919894 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1577319919894 "|prj_q5|ECAT_RXC_MII"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: sysclk_source_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: sysclk_source_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1577319919913 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: sysclk_source_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: sysclk_source_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1577319919913 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1577319919913 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1577319919913 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1577319919913 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1577319919913 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 45.481 " "Worst-case setup slack is 45.481" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577319919937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577319919937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.481               0.000 altera_reserved_tck  " "   45.481               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577319919937 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1577319919937 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.311 " "Worst-case hold slack is 0.311" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577319919943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577319919943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 altera_reserved_tck  " "    0.311               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577319919943 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1577319919943 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 96.620 " "Worst-case recovery slack is 96.620" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577319919948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577319919948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.620               0.000 altera_reserved_tck  " "   96.620               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577319919948 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1577319919948 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.790 " "Worst-case removal slack is 0.790" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577319919954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577319919954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.790               0.000 altera_reserved_tck  " "    0.790               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577319919954 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1577319919954 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.405 " "Worst-case minimum pulse width slack is 49.405" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577319919959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577319919959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.405               0.000 altera_reserved_tck  " "   49.405               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577319919959 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1577319919959 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1577319919999 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1577319919999 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1577319919999 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1577319919999 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 344.504 ns " "Worst Case Available Settling Time: 344.504 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1577319919999 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1577319919999 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1577319919999 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1577319920004 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "IFC_CLK " "Node: IFC_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register usb_master:usb_master_i\|USB_RAM:USB_RAM_i\|altsyncram:altsyncram_component\|altsyncram_cbn1:auto_generated\|ram_block1a0~porta_we_reg IFC_CLK " "Register usb_master:usb_master_i\|USB_RAM:USB_RAM_i\|altsyncram:altsyncram_component\|altsyncram_cbn1:auto_generated\|ram_block1a0~porta_we_reg is being clocked by IFC_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1577319920134 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1577319920134 "|prj_q5|IFC_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "C10_CLK50M " "Node: C10_CLK50M was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register sys_resetn C10_CLK50M " "Register sys_resetn is being clocked by C10_CLK50M" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1577319920134 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1577319920134 "|prj_q5|C10_CLK50M"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk5m_div\[2\] " "Node: clk5m_div\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register mdio_cfg:mdio_cfg_I\|mdio_opr:mdio_opr_I\|counts\[0\] clk5m_div\[2\] " "Register mdio_cfg:mdio_cfg_I\|mdio_opr:mdio_opr_I\|counts\[0\] is being clocked by clk5m_div\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1577319920134 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1577319920134 "|prj_q5|clk5m_div[2]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ECAT_RXC_MII " "Node: ECAT_RXC_MII was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ecat_rxd\[1\] ECAT_RXC_MII " "Register ecat_rxd\[1\] is being clocked by ECAT_RXC_MII" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1577319920134 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1577319920134 "|prj_q5|ECAT_RXC_MII"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: sysclk_source_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: sysclk_source_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1577319920152 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: sysclk_source_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: sysclk_source_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1577319920152 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1577319920152 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1577319920152 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1577319920152 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1577319920152 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 47.439 " "Worst-case setup slack is 47.439" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577319920171 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577319920171 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.439               0.000 altera_reserved_tck  " "   47.439               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577319920171 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1577319920171 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.187 " "Worst-case hold slack is 0.187" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577319920178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577319920178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 altera_reserved_tck  " "    0.187               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577319920178 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1577319920178 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 97.739 " "Worst-case recovery slack is 97.739" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577319920184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577319920184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.739               0.000 altera_reserved_tck  " "   97.739               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577319920184 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1577319920184 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.493 " "Worst-case removal slack is 0.493" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577319920190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577319920190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.493               0.000 altera_reserved_tck  " "    0.493               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577319920190 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1577319920190 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.270 " "Worst-case minimum pulse width slack is 49.270" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577319920196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577319920196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.270               0.000 altera_reserved_tck  " "   49.270               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577319920196 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1577319920196 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1577319920239 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1577319920239 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1577319920239 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1577319920239 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 346.858 ns " "Worst Case Available Settling Time: 346.858 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1577319920239 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1577319920239 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1577319920239 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1577319920585 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1577319920586 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 32 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "695 " "Peak virtual memory: 695 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1577319920672 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 26 08:25:20 2019 " "Processing ended: Thu Dec 26 08:25:20 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1577319920672 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1577319920672 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1577319920672 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1577319920672 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1577319922411 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1577319922419 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 26 08:25:22 2019 " "Processing started: Thu Dec 26 08:25:22 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1577319922419 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1577319922419 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off prj_q5 -c prj_q5 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off prj_q5 -c prj_q5" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1577319922419 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1577319923363 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "prj_q5_6_1200mv_85c_slow.vo E:/WorkSpace/project/FPGA/prj_q5/prj_q5/simulation/modelsim/ simulation " "Generated file prj_q5_6_1200mv_85c_slow.vo in folder \"E:/WorkSpace/project/FPGA/prj_q5/prj_q5/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1577319924686 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "prj_q5_6_1200mv_0c_slow.vo E:/WorkSpace/project/FPGA/prj_q5/prj_q5/simulation/modelsim/ simulation " "Generated file prj_q5_6_1200mv_0c_slow.vo in folder \"E:/WorkSpace/project/FPGA/prj_q5/prj_q5/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1577319925047 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "prj_q5_min_1200mv_0c_fast.vo E:/WorkSpace/project/FPGA/prj_q5/prj_q5/simulation/modelsim/ simulation " "Generated file prj_q5_min_1200mv_0c_fast.vo in folder \"E:/WorkSpace/project/FPGA/prj_q5/prj_q5/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1577319925442 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "prj_q5.vo E:/WorkSpace/project/FPGA/prj_q5/prj_q5/simulation/modelsim/ simulation " "Generated file prj_q5.vo in folder \"E:/WorkSpace/project/FPGA/prj_q5/prj_q5/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1577319925803 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "prj_q5_6_1200mv_85c_v_slow.sdo E:/WorkSpace/project/FPGA/prj_q5/prj_q5/simulation/modelsim/ simulation " "Generated file prj_q5_6_1200mv_85c_v_slow.sdo in folder \"E:/WorkSpace/project/FPGA/prj_q5/prj_q5/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1577319926144 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "prj_q5_6_1200mv_0c_v_slow.sdo E:/WorkSpace/project/FPGA/prj_q5/prj_q5/simulation/modelsim/ simulation " "Generated file prj_q5_6_1200mv_0c_v_slow.sdo in folder \"E:/WorkSpace/project/FPGA/prj_q5/prj_q5/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1577319926483 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "prj_q5_min_1200mv_0c_v_fast.sdo E:/WorkSpace/project/FPGA/prj_q5/prj_q5/simulation/modelsim/ simulation " "Generated file prj_q5_min_1200mv_0c_v_fast.sdo in folder \"E:/WorkSpace/project/FPGA/prj_q5/prj_q5/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1577319926805 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "prj_q5_v.sdo E:/WorkSpace/project/FPGA/prj_q5/prj_q5/simulation/modelsim/ simulation " "Generated file prj_q5_v.sdo in folder \"E:/WorkSpace/project/FPGA/prj_q5/prj_q5/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1577319927122 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "577 " "Peak virtual memory: 577 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1577319928177 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 26 08:25:28 2019 " "Processing ended: Thu Dec 26 08:25:28 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1577319928177 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1577319928177 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1577319928177 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1577319928177 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 179 s " "Quartus Prime Full Compilation was successful. 0 errors, 179 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1577319928869 ""}
