# SETTINGS ../simusched tareas.tsk 4 1 2 SchedRR 4 1 2 3 5
LOAD 0 0
LOAD 0 1
LOAD 0 2
LOAD 0 3
LOAD 0 4
LOAD 0 5
LOAD 0 6
LOAD 0 7
LOAD 0 8
LOAD 0 9
LOAD 0 10
LOAD 0 11
LOAD 0 12
LOAD 0 13
LOAD 0 14
# CONTEXT CPU 0 0
# CONTEXT CPU 1 0
# CONTEXT CPU 2 0
# CONTEXT CPU 3 0
CPU 1 0 0
CPU 1 1 1
CPU 1 2 2
CPU 1 3 3
CPU 2 0 0
CPU 2 1 1
CPU 2 2 2
CPU 2 3 3
CPU 3 0 0
# CONTEXT CPU 1 3
CPU 3 2 2
CPU 3 3 3
BLOCK 4 0
# CONTEXT CPU 0 4
CPU 4 4 1
# CONTEXT CPU 2 4
CPU 4 3 3
UNBLOCK 5 0
CPU 5 5 0
CPU 5 4 1
CPU 5 6 2
# CONTEXT CPU 3 5
CPU 6 5 0
# CONTEXT CPU 1 6
CPU 6 6 2
CPU 6 7 3
BLOCK 7 5
# CONTEXT CPU 0 7
CPU 7 8 1
CPU 7 6 2
CPU 7 7 3
UNBLOCK 8 5
CPU 8 9 0
CPU 8 8 1
# CONTEXT CPU 2 8
CPU 8 7 3
BLOCK 9 9
BLOCK 9 8
# CONTEXT CPU 0 9
# CONTEXT CPU 1 9
CPU 9 10 2
CPU 9 7 3
BLOCK 10 10
UNBLOCK 10 8
UNBLOCK 10 9
CPU 10 11 0
CPU 10 12 1
# CONTEXT CPU 2 10
# CONTEXT CPU 3 10
UNBLOCK 11 10
CPU 11 11 0
# CONTEXT CPU 1 11
CPU 11 13 2
CPU 11 14 3
BLOCK 12 14
# CONTEXT CPU 0 12
CPU 12 1 1
CPU 12 13 2
# CONTEXT CPU 3 12
UNBLOCK 13 14
# CONTEXT CPU 0 13
CPU 13 1 1
CPU 13 13 2
# CONTEXT CPU 3 13
# CONTEXT CPU 0 14
# CONTEXT CPU 1 14
# CONTEXT CPU 2 14
# CONTEXT CPU 3 14
CPU 15 2 0
# CONTEXT CPU 1 15
# CONTEXT CPU 2 15
CPU 15 0 3
CPU 16 2 0
# CONTEXT CPU 1 16
# CONTEXT CPU 2 16
CPU 16 0 3
CPU 17 2 0
CPU 17 3 1
CPU 17 4 2
CPU 17 0 3
BLOCK 18 3
CPU 18 2 0
# CONTEXT CPU 1 18
CPU 18 4 2
CPU 18 0 3
BLOCK 19 2
UNBLOCK 19 3
# CONTEXT CPU 0 19
# CONTEXT CPU 1 19
CPU 19 4 2
# CONTEXT CPU 3 19
UNBLOCK 20 2
# CONTEXT CPU 0 20
# CONTEXT CPU 1 20
# CONTEXT CPU 2 20
# CONTEXT CPU 3 20
# CONTEXT CPU 0 21
CPU 21 5 1
# CONTEXT CPU 2 21
# CONTEXT CPU 3 21
CPU 22 6 0
CPU 22 5 1
# CONTEXT CPU 2 22
CPU 22 8 3
BLOCK 23 6
# CONTEXT CPU 0 23
# CONTEXT CPU 1 23
CPU 23 9 2
CPU 23 8 3
BLOCK 24 8
UNBLOCK 24 6
# CONTEXT CPU 0 24
# CONTEXT CPU 1 24
CPU 24 9 2
# CONTEXT CPU 3 24
UNBLOCK 25 8
# CONTEXT CPU 0 25
# CONTEXT CPU 1 25
CPU 25 9 2
# CONTEXT CPU 3 25
BLOCK 26 9
CPU 26 7 0
CPU 26 10 1
# CONTEXT CPU 2 26
# CONTEXT CPU 3 26
UNBLOCK 27 9
CPU 27 7 0
CPU 27 10 1
# CONTEXT CPU 2 27
CPU 27 12 3
BLOCK 28 10
BLOCK 28 12
# CONTEXT CPU 0 28
# CONTEXT CPU 1 28
# CONTEXT CPU 2 28
# CONTEXT CPU 3 28
UNBLOCK 29 10
UNBLOCK 29 12
# CONTEXT CPU 0 29
CPU 29 1 1
CPU 29 11 2
# CONTEXT CPU 3 29
BLOCK 30 11
# CONTEXT CPU 0 30
# CONTEXT CPU 1 30
# CONTEXT CPU 2 30
# CONTEXT CPU 3 30
UNBLOCK 31 11
CPU 31 14 0
CPU 31 3 1
# CONTEXT CPU 2 31
CPU 31 13 3
BLOCK 32 14
BLOCK 32 13
# CONTEXT CPU 0 32
CPU 32 3 1
# CONTEXT CPU 2 32
# CONTEXT CPU 3 32
UNBLOCK 33 13
UNBLOCK 33 14
CPU 33 2 0
# CONTEXT CPU 1 33
CPU 33 0 2
# CONTEXT CPU 3 33
CPU 34 2 0
CPU 34 5 1
# CONTEXT CPU 2 34
# CONTEXT CPU 3 34
EXIT 35 2 0
# CONTEXT CPU 0 35
CPU 35 5 1
# CONTEXT CPU 2 35
CPU 35 4 3
# CONTEXT CPU 0 36
# CONTEXT CPU 1 36
# CONTEXT CPU 2 36
CPU 36 4 3
BLOCK 37 4
# CONTEXT CPU 0 37
# CONTEXT CPU 1 37
CPU 37 6 2
# CONTEXT CPU 3 37
UNBLOCK 38 4
CPU 38 8 0
# CONTEXT CPU 1 38
CPU 38 6 2
# CONTEXT CPU 3 38
CPU 39 8 0
CPU 39 9 1
CPU 39 6 2
# CONTEXT CPU 3 39
CPU 40 8 0
CPU 40 9 1
# CONTEXT CPU 2 40
CPU 40 7 3
CPU 41 8 0
# CONTEXT CPU 1 41
# CONTEXT CPU 2 41
CPU 41 7 3
BLOCK 42 7
CPU 42 8 0
# CONTEXT CPU 1 42
# CONTEXT CPU 2 42
# CONTEXT CPU 3 42
EXIT 43 8 0
UNBLOCK 43 7
# CONTEXT CPU 0 43
# CONTEXT CPU 1 43
CPU 43 10 2
# CONTEXT CPU 3 43
# CONTEXT CPU 0 44
CPU 44 12 1
CPU 44 10 2
# CONTEXT CPU 3 44
# CONTEXT CPU 0 45
CPU 45 12 1
CPU 45 10 2
CPU 45 1 3
BLOCK 46 12
CPU 46 11 0
# CONTEXT CPU 1 46
# CONTEXT CPU 2 46
# CONTEXT CPU 3 46
BLOCK 47 11
UNBLOCK 47 12
# CONTEXT CPU 0 47
# CONTEXT CPU 1 47
# CONTEXT CPU 2 47
# CONTEXT CPU 3 47
UNBLOCK 48 11
# CONTEXT CPU 0 48
# CONTEXT CPU 1 48
# CONTEXT CPU 2 48
# CONTEXT CPU 3 48
# CONTEXT CPU 0 49
CPU 49 13 1
CPU 49 14 2
CPU 49 3 3
BLOCK 50 13
BLOCK 50 14
CPU 50 0 0
# CONTEXT CPU 1 50
# CONTEXT CPU 2 50
CPU 50 3 3
EXIT 51 0 0
EXIT 51 3 3
UNBLOCK 51 13
UNBLOCK 51 14
# CONTEXT CPU 0 51
CPU 51 5 1
# CONTEXT CPU 2 51
# CONTEXT CPU 3 51
# CONTEXT CPU 0 52
# CONTEXT CPU 1 52
# CONTEXT CPU 2 52
# CONTEXT CPU 3 52
# CONTEXT CPU 0 53
# CONTEXT CPU 1 53
CPU 53 4 2
# CONTEXT CPU 3 53
CPU 54 6 0
# CONTEXT CPU 1 54
CPU 54 4 2
CPU 54 9 3
EXIT 55 4 2
CPU 55 6 0
CPU 55 7 1
# CONTEXT CPU 2 55
CPU 55 9 3
EXIT 56 6 0
EXIT 56 7 1
# CONTEXT CPU 0 56
# CONTEXT CPU 1 56
CPU 56 10 2
CPU 56 9 3
EXIT 57 9 3
# CONTEXT CPU 0 57
CPU 57 12 1
CPU 57 10 2
# CONTEXT CPU 3 57
# CONTEXT CPU 0 58
CPU 58 12 1
CPU 58 10 2
# CONTEXT CPU 3 58
EXIT 59 10 2
CPU 59 1 0
# CONTEXT CPU 1 59
# CONTEXT CPU 2 59
# CONTEXT CPU 3 59
CPU 60 1 0
CPU 60 13 1
CPU 60 14 2
CPU 60 11 3
BLOCK 61 1
BLOCK 61 13
BLOCK 61 14
# CONTEXT CPU 0 61
# CONTEXT CPU 1 61
CPU 61 -1 2
CPU 61 11 3
UNBLOCK 62 1
UNBLOCK 62 13
UNBLOCK 62 14
# CONTEXT CPU 0 62
CPU 62 12 1
# CONTEXT CPU 2 62
CPU 62 11 3
BLOCK 63 12
# CONTEXT CPU 0 63
# CONTEXT CPU 1 63
# CONTEXT CPU 2 63
CPU 63 11 3
UNBLOCK 64 12
CPU 64 5 0
CPU 64 13 1
# CONTEXT CPU 2 64
# CONTEXT CPU 3 64
BLOCK 65 13
CPU 65 5 0
# CONTEXT CPU 1 65
CPU 65 1 2
# CONTEXT CPU 3 65
EXIT 66 5 0
EXIT 66 1 2
UNBLOCK 66 13
# CONTEXT CPU 0 66
CPU 66 12 1
# CONTEXT CPU 2 66
# CONTEXT CPU 3 66
BLOCK 67 12
# CONTEXT CPU 0 67
CPU 67 -1 1
# CONTEXT CPU 2 67
CPU 67 14 3
BLOCK 68 14
UNBLOCK 68 12
# CONTEXT CPU 0 68
# CONTEXT CPU 1 68
# CONTEXT CPU 2 68
CPU 68 -1 3
UNBLOCK 69 14
CPU 69 11 0
CPU 69 12 1
CPU 69 13 2
# CONTEXT CPU 3 69
EXIT 70 11 0
EXIT 70 12 1
CPU 70 -1 0
CPU 70 -1 1
CPU 70 13 2
CPU 70 14 3
EXIT 71 13 2
BLOCK 71 14
CPU 71 -1 0
CPU 71 -1 1
CPU 71 -1 2
CPU 71 -1 3
UNBLOCK 72 14
# CONTEXT CPU 0 72
CPU 72 -1 1
CPU 72 -1 2
CPU 72 -1 3
# CONTEXT CPU 0 73
CPU 73 -1 1
CPU 73 -1 2
CPU 73 -1 3
# CONTEXT CPU 0 74
CPU 74 -1 1
CPU 74 -1 2
CPU 74 -1 3
CPU 75 14 0
CPU 75 -1 1
CPU 75 -1 2
CPU 75 -1 3
BLOCK 76 14
CPU 76 -1 0
CPU 76 -1 1
CPU 76 -1 2
CPU 76 -1 3
UNBLOCK 77 14
# CONTEXT CPU 0 77
CPU 77 -1 1
CPU 77 -1 2
CPU 77 -1 3
CPU 78 14 0
CPU 78 -1 1
CPU 78 -1 2
CPU 78 -1 3
BLOCK 79 14
CPU 79 -1 0
CPU 79 -1 1
CPU 79 -1 2
CPU 79 -1 3
UNBLOCK 80 14
# CONTEXT CPU 0 80
CPU 80 -1 1
CPU 80 -1 2
CPU 80 -1 3
CPU 81 14 0
CPU 81 -1 1
CPU 81 -1 2
CPU 81 -1 3
EXIT 82 14 0
CPU 82 -1 0
CPU 82 -1 1
CPU 82 -1 2
CPU 82 -1 3
