Analysis & Elaboration report for NP_Processor
Thu Oct 12 01:16:07 2023
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Parameter Settings for User Entity Instance: Datapath:dut|adder_32:adder1
  5. Parameter Settings for User Entity Instance: Datapath:dut|adder_32:adder2
  6. Parameter Settings for User Entity Instance: Datapath:dut|adder_32:adder3
  7. Parameter Settings for User Entity Instance: Datapath:dut|InstructionMemory:Imem
  8. Parameter Settings for User Entity Instance: Datapath:dut|RegFiles:regF
  9. Parameter Settings for User Entity Instance: Datapath:dut|ControlUnit:CU
 10. Parameter Settings for User Entity Instance: Datapath:dut|ALUnitHW:alu
 11. Parameter Settings for User Entity Instance: Datapath:dut|Datamemory:Dm
 12. Parameter Settings for User Entity Instance: Datapath:dut|Decoder3by3:dc|LoadStoredecode:ld
 13. Analysis & Elaboration Settings
 14. Port Connectivity Checks: "Datapath:dut|Datamemory:Dm"
 15. Port Connectivity Checks: "Datapath:dut|adder_32:adder1"
 16. Port Connectivity Checks: "Datapath:dut"
 17. Analysis & Elaboration Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                                   ;
+------------------------------------+---------------------------------------------+
; Analysis & Elaboration Status      ; Successful - Thu Oct 12 01:16:07 2023       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; NP_Processor                                ;
; Top-level Entity Name              ; Datapath_tb                                 ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath:dut|adder_32:adder1 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath:dut|adder_32:adder2 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath:dut|adder_32:adder3 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath:dut|InstructionMemory:Imem ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; INS_ADDRESS    ; 32    ; Signed Integer                                          ;
; INS_W          ; 32    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath:dut|RegFiles:regF ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                 ;
; ADDRESS_WIDTH  ; 5     ; Signed Integer                                 ;
; NUM_REGS       ; 32    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath:dut|ControlUnit:CU ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; OPCODE_LENGTH  ; 7     ; Signed Integer                                  ;
; FUNCT3_LENGTH  ; 3     ; Signed Integer                                  ;
; FUNCT7_LENGTH  ; 7     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath:dut|ALUnitHW:alu ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath:dut|Datamemory:Dm ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; DM_ADDRESS     ; 9     ; Signed Integer                                 ;
; DATA_W         ; 32    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath:dut|Decoder3by3:dc|LoadStoredecode:ld ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; OPCODE_LENGTH  ; 7     ; Signed Integer                                                     ;
; FUNCT3_LENGTH  ; 3     ; Signed Integer                                                     ;
; FUNCT7_LENGTH  ; 7     ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                            ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; Datapath_tb        ; NP_Processor       ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Datapath:dut|Datamemory:Dm"                                                                                                                                                       ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a    ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (9 bits) it drives.  The 23 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "Datapath:dut|adder_32:adder1" ;
+----------+-------+----------+----------------------------+
; Port     ; Type  ; Severity ; Details                    ;
+----------+-------+----------+----------------------------+
; b[31..3] ; Input ; Info     ; Stuck at GND               ;
; b[1..0]  ; Input ; Info     ; Stuck at GND               ;
; b[2]     ; Input ; Info     ; Stuck at VCC               ;
+----------+-------+----------+----------------------------+


+------------------------------------------+
; Port Connectivity Checks: "Datapath:dut" ;
+-------+-------+----------+---------------+
; Port  ; Type  ; Severity ; Details       ;
+-------+-------+----------+---------------+
; reset ; Input ; Info     ; Stuck at GND  ;
+-------+-------+----------+---------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Thu Oct 12 01:16:00 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off NP_Processor -c NP_Processor --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file datamemory.sv
    Info (12023): Found entity 1: Datamemory File: C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - Copy/Datamemory.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alunithw.sv
    Info (12023): Found entity 1: ALUnitHW File: C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - Copy/ALUnitHW.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux2input.sv
    Info (12023): Found entity 1: Mux2input File: C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - Copy/Mux2input.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file regfiles.sv
    Info (12023): Found entity 1: RegFiles File: C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - Copy/RegFiles.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file instructionmemory.sv
    Info (12023): Found entity 1: InstructionMemory File: C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - Copy/InstructionMemory.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pc.sv
    Info (12023): Found entity 1: pc File: C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - Copy/pc.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file datapath.sv
    Info (12023): Found entity 1: Datapath File: C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - Copy/Datapath.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file datapath_tb.sv
    Info (12023): Found entity 1: Datapath_tb File: C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - Copy/Datapath_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file controlunit.sv
    Info (12023): Found entity 1: ControlUnit File: C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - Copy/ControlUnit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file imm_gen.sv
    Info (12023): Found entity 1: imm_Gen File: C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - Copy/imm_Gen.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file decoder3by3.sv
    Info (12023): Found entity 1: Decoder3by3 File: C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - Copy/Decoder3by3.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file loadstoredecode.sv
    Info (12023): Found entity 1: LoadStoredecode File: C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - Copy/LoadStoredecode.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file adder_32.sv
    Info (12023): Found entity 1: adder_32 File: C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - Copy/adder_32.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file branchsel.sv
    Info (12023): Found entity 1: BranchSel File: C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - Copy/BranchSel.sv Line: 1
Info (12127): Elaborating entity "Datapath_tb" for the top level hierarchy
Warning (10755): Verilog HDL warning at Datapath_tb.sv(7): assignments to clk create a combinational loop File: C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - Copy/Datapath_tb.sv Line: 7
Info (12128): Elaborating entity "Datapath" for hierarchy "Datapath:dut" File: C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - Copy/Datapath_tb.sv Line: 14
Info (12128): Elaborating entity "adder_32" for hierarchy "Datapath:dut|adder_32:adder1" File: C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - Copy/Datapath.sv Line: 24
Info (12128): Elaborating entity "Mux2input" for hierarchy "Datapath:dut|Mux2input:muxrdsel" File: C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - Copy/Datapath.sv Line: 43
Info (12128): Elaborating entity "BranchSel" for hierarchy "Datapath:dut|BranchSel:bs" File: C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - Copy/Datapath.sv Line: 69
Info (12128): Elaborating entity "pc" for hierarchy "Datapath:dut|pc:pcreg" File: C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - Copy/Datapath.sv Line: 77
Info (12128): Elaborating entity "InstructionMemory" for hierarchy "Datapath:dut|InstructionMemory:Imem" File: C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - Copy/Datapath.sv Line: 84
Warning (10030): Net "Inst_memory[31..25]" at InstructionMemory.sv(6) has no driver or initial value, using a default initial value '0' File: C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - Copy/InstructionMemory.sv Line: 6
Warning (10030): Net "Inst_memory[23..9]" at InstructionMemory.sv(6) has no driver or initial value, using a default initial value '0' File: C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - Copy/InstructionMemory.sv Line: 6
Warning (10030): Net "Inst_memory[7..5]" at InstructionMemory.sv(6) has no driver or initial value, using a default initial value '0' File: C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - Copy/InstructionMemory.sv Line: 6
Warning (10030): Net "Inst_memory[3..1]" at InstructionMemory.sv(6) has no driver or initial value, using a default initial value '0' File: C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - Copy/InstructionMemory.sv Line: 6
Info (12128): Elaborating entity "RegFiles" for hierarchy "Datapath:dut|RegFiles:regF" File: C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - Copy/Datapath.sv Line: 99
Info (12128): Elaborating entity "imm_Gen" for hierarchy "Datapath:dut|imm_Gen:immGen" File: C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - Copy/Datapath.sv Line: 104
Info (12128): Elaborating entity "ControlUnit" for hierarchy "Datapath:dut|ControlUnit:CU" File: C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - Copy/Datapath.sv Line: 132
Warning (10272): Verilog HDL Case Statement warning at ControlUnit.sv(69): case item expression covers a value already covered by a previous case item File: C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - Copy/ControlUnit.sv Line: 69
Info (10264): Verilog HDL Case Statement information at ControlUnit.sv(67): all case item expressions in this case statement are onehot File: C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - Copy/ControlUnit.sv Line: 67
Warning (10270): Verilog HDL Case Statement warning at ControlUnit.sv(110): incomplete case statement has no default case item File: C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - Copy/ControlUnit.sv Line: 110
Warning (10270): Verilog HDL Case Statement warning at ControlUnit.sv(23): incomplete case statement has no default case item File: C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - Copy/ControlUnit.sv Line: 23
Warning (10270): Verilog HDL Case Statement warning at ControlUnit.sv(120): incomplete case statement has no default case item File: C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - Copy/ControlUnit.sv Line: 120
Warning (10240): Verilog HDL Always Construct warning at ControlUnit.sv(120): inferring latch(es) for variable "immSelMux", which holds its previous value in one or more paths through the always construct File: C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - Copy/ControlUnit.sv Line: 120
Warning (10240): Verilog HDL Always Construct warning at ControlUnit.sv(120): inferring latch(es) for variable "regWrite", which holds its previous value in one or more paths through the always construct File: C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - Copy/ControlUnit.sv Line: 120
Warning (10240): Verilog HDL Always Construct warning at ControlUnit.sv(120): inferring latch(es) for variable "LoadMux", which holds its previous value in one or more paths through the always construct File: C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - Copy/ControlUnit.sv Line: 120
Warning (10240): Verilog HDL Always Construct warning at ControlUnit.sv(120): inferring latch(es) for variable "MemRead", which holds its previous value in one or more paths through the always construct File: C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - Copy/ControlUnit.sv Line: 120
Warning (10240): Verilog HDL Always Construct warning at ControlUnit.sv(120): inferring latch(es) for variable "MemWrite", which holds its previous value in one or more paths through the always construct File: C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - Copy/ControlUnit.sv Line: 120
Warning (10240): Verilog HDL Always Construct warning at ControlUnit.sv(120): inferring latch(es) for variable "Con_Jalr", which holds its previous value in one or more paths through the always construct File: C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - Copy/ControlUnit.sv Line: 120
Warning (10240): Verilog HDL Always Construct warning at ControlUnit.sv(120): inferring latch(es) for variable "BranchSig", which holds its previous value in one or more paths through the always construct File: C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - Copy/ControlUnit.sv Line: 120
Info (10041): Inferred latch for "BranchSig" at ControlUnit.sv(120) File: C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - Copy/ControlUnit.sv Line: 120
Info (10041): Inferred latch for "Con_Jalr" at ControlUnit.sv(120) File: C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - Copy/ControlUnit.sv Line: 120
Info (10041): Inferred latch for "MemWrite" at ControlUnit.sv(120) File: C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - Copy/ControlUnit.sv Line: 120
Info (10041): Inferred latch for "MemRead" at ControlUnit.sv(120) File: C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - Copy/ControlUnit.sv Line: 120
Info (10041): Inferred latch for "LoadMux" at ControlUnit.sv(120) File: C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - Copy/ControlUnit.sv Line: 120
Info (10041): Inferred latch for "regWrite" at ControlUnit.sv(120) File: C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - Copy/ControlUnit.sv Line: 120
Info (10041): Inferred latch for "immSelMux" at ControlUnit.sv(120) File: C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - Copy/ControlUnit.sv Line: 120
Info (12128): Elaborating entity "ALUnitHW" for hierarchy "Datapath:dut|ALUnitHW:alu" File: C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - Copy/Datapath.sv Line: 141
Info (12128): Elaborating entity "Datamemory" for hierarchy "Datapath:dut|Datamemory:Dm" File: C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - Copy/Datapath.sv Line: 161
Info (12128): Elaborating entity "Decoder3by3" for hierarchy "Datapath:dut|Decoder3by3:dc" File: C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - Copy/Datapath.sv Line: 169
Info (12128): Elaborating entity "LoadStoredecode" for hierarchy "Datapath:dut|Decoder3by3:dc|LoadStoredecode:ld" File: C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - Copy/Decoder3by3.sv Line: 15
Warning (10270): Verilog HDL Case Statement warning at LoadStoredecode.sv(24): incomplete case statement has no default case item File: C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - Copy/LoadStoredecode.sv Line: 24
Warning (10270): Verilog HDL Case Statement warning at LoadStoredecode.sv(35): incomplete case statement has no default case item File: C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - Copy/LoadStoredecode.sv Line: 35
Warning (10270): Verilog HDL Case Statement warning at LoadStoredecode.sv(22): incomplete case statement has no default case item File: C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - Copy/LoadStoredecode.sv Line: 22
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 21 warnings
    Info: Peak virtual memory: 4712 megabytes
    Info: Processing ended: Thu Oct 12 01:16:07 2023
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:20


