Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date         : Sat Aug 19 16:31:37 2017
| Host         : DESKTOP-A8FCU3E running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file soc_lite_top_timing_summary_routed.rpt -rpx soc_lite_top_timing_summary_routed.rpx
| Design       : soc_lite_top
| Device       : 7a200t-fbg676
| Speed File   : -2  PRODUCTION 1.16 2016-11-09
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 96 register/latch pins with no clock driven by root clock pin: ahblite_to_axi/U0/AHB_IF/S_AHB_HREADY_OUT_i_reg/Q (HIGH)

 There are 197 register/latch pins with no clock driven by root clock pin: hresetn_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: hresetn_reg_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: hresetn_reg_rep__1/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: hresetn_reg_rep__2/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: hresetn_reg_rep__3/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: hresetn_reg_rep__4/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: mips_top0/LLbit0/LLbit_o_reg/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/cp0_reg0/status_o_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/cp0_reg0/status_o_reg[10]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/cp0_reg0/status_o_reg[11]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/cp0_reg0/status_o_reg[12]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/cp0_reg0/status_o_reg[13]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/cp0_reg0/status_o_reg[14]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/cp0_reg0/status_o_reg[15]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/cp0_reg0/status_o_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/cp0_reg0/status_o_reg[8]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/cp0_reg0/status_o_reg[9]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/data_ahb_bus_if/addr_reg[16]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/data_ahb_bus_if/addr_reg[17]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/data_ahb_bus_if/addr_reg[18]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/data_ahb_bus_if/addr_reg[19]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/data_ahb_bus_if/addr_reg[20]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/data_ahb_bus_if/addr_reg[21]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/data_ahb_bus_if/addr_reg[22]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/data_ahb_bus_if/addr_reg[23]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/data_ahb_bus_if/addr_reg[24]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/data_ahb_bus_if/addr_reg[25]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/data_ahb_bus_if/addr_reg[26]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/data_ahb_bus_if/addr_reg[27]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/data_ahb_bus_if/addr_reg[28]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/data_ahb_bus_if/addr_reg[29]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/data_ahb_bus_if/addr_reg[30]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/data_ahb_bus_if/addr_reg[31]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/data_ahb_bus_if/ben_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/data_ahb_bus_if/ben_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/data_ahb_bus_if/ben_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/data_ahb_bus_if/ben_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: mips_top0/data_ahb_bus_if/state_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: mips_top0/data_ahb_bus_if/state_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mips_top0/div0/ready_o_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mips_top0/ex0/stallreq_for_madd_msub_reg/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: mips_top0/ex_mem0/cnt_o_reg[1]/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: mips_top0/ex_mem0/mem_aluop_reg[0]/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: mips_top0/ex_mem0/mem_aluop_reg[1]/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: mips_top0/ex_mem0/mem_aluop_reg[2]/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: mips_top0/ex_mem0/mem_aluop_reg[3]/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: mips_top0/ex_mem0/mem_aluop_reg[4]/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: mips_top0/ex_mem0/mem_aluop_reg[5]/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: mips_top0/ex_mem0/mem_aluop_reg[6]/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: mips_top0/ex_mem0/mem_aluop_reg[7]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/ex_mem0/mem_current_inst_address_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/ex_mem0/mem_current_inst_address_reg[10]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/ex_mem0/mem_current_inst_address_reg[11]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/ex_mem0/mem_current_inst_address_reg[12]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/ex_mem0/mem_current_inst_address_reg[13]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/ex_mem0/mem_current_inst_address_reg[14]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/ex_mem0/mem_current_inst_address_reg[15]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/ex_mem0/mem_current_inst_address_reg[16]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/ex_mem0/mem_current_inst_address_reg[17]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/ex_mem0/mem_current_inst_address_reg[18]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/ex_mem0/mem_current_inst_address_reg[19]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/ex_mem0/mem_current_inst_address_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/ex_mem0/mem_current_inst_address_reg[20]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/ex_mem0/mem_current_inst_address_reg[21]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/ex_mem0/mem_current_inst_address_reg[22]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/ex_mem0/mem_current_inst_address_reg[23]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/ex_mem0/mem_current_inst_address_reg[24]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/ex_mem0/mem_current_inst_address_reg[25]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/ex_mem0/mem_current_inst_address_reg[26]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/ex_mem0/mem_current_inst_address_reg[27]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/ex_mem0/mem_current_inst_address_reg[28]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/ex_mem0/mem_current_inst_address_reg[29]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/ex_mem0/mem_current_inst_address_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/ex_mem0/mem_current_inst_address_reg[30]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/ex_mem0/mem_current_inst_address_reg[31]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/ex_mem0/mem_current_inst_address_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/ex_mem0/mem_current_inst_address_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/ex_mem0/mem_current_inst_address_reg[5]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/ex_mem0/mem_current_inst_address_reg[6]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/ex_mem0/mem_current_inst_address_reg[7]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/ex_mem0/mem_current_inst_address_reg[8]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/ex_mem0/mem_current_inst_address_reg[9]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/ex_mem0/mem_excepttype_reg[10]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/ex_mem0/mem_excepttype_reg[11]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/ex_mem0/mem_excepttype_reg[12]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/ex_mem0/mem_excepttype_reg[13]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/ex_mem0/mem_excepttype_reg[8]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/ex_mem0/mem_excepttype_reg[9]/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: mips_top0/ex_mem0/mem_mem_addr_reg[0]/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: mips_top0/ex_mem0/mem_mem_addr_reg[1]/Q (HIGH)

 There are 295 register/latch pins with no clock driven by root clock pin: mips_top0/id_ex0/ex_aluop_reg[0]/Q (HIGH)

 There are 295 register/latch pins with no clock driven by root clock pin: mips_top0/id_ex0/ex_aluop_reg[1]/Q (HIGH)

 There are 295 register/latch pins with no clock driven by root clock pin: mips_top0/id_ex0/ex_aluop_reg[2]/Q (HIGH)

 There are 295 register/latch pins with no clock driven by root clock pin: mips_top0/id_ex0/ex_aluop_reg[3]/Q (HIGH)

 There are 295 register/latch pins with no clock driven by root clock pin: mips_top0/id_ex0/ex_aluop_reg[4]/Q (HIGH)

 There are 295 register/latch pins with no clock driven by root clock pin: mips_top0/id_ex0/ex_aluop_reg[5]/Q (HIGH)

 There are 295 register/latch pins with no clock driven by root clock pin: mips_top0/id_ex0/ex_aluop_reg[6]/Q (HIGH)

 There are 295 register/latch pins with no clock driven by root clock pin: mips_top0/id_ex0/ex_aluop_reg[7]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/id_ex0/ex_wd_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/id_ex0/ex_wd_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/id_ex0/ex_wd_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/id_ex0/ex_wd_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/id_ex0/ex_wd_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/if_id0/id_inst_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/if_id0/id_inst_reg[10]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/if_id0/id_inst_reg[16]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/if_id0/id_inst_reg[17]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/if_id0/id_inst_reg[18]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/if_id0/id_inst_reg[19]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/if_id0/id_inst_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/if_id0/id_inst_reg[20]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/if_id0/id_inst_reg[21]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/if_id0/id_inst_reg[22]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/if_id0/id_inst_reg[23]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/if_id0/id_inst_reg[24]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/if_id0/id_inst_reg[25]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/if_id0/id_inst_reg[26]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/if_id0/id_inst_reg[27]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/if_id0/id_inst_reg[28]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/if_id0/id_inst_reg[29]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/if_id0/id_inst_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/if_id0/id_inst_reg[30]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/if_id0/id_inst_reg[31]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/if_id0/id_inst_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/if_id0/id_inst_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/if_id0/id_inst_reg[5]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/if_id0/id_inst_reg[6]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/if_id0/id_inst_reg[7]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/if_id0/id_inst_reg[8]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/if_id0/id_inst_reg[9]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: mips_top0/inst_ahb_bus_if/addr_reg[16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: mips_top0/inst_ahb_bus_if/addr_reg[17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: mips_top0/inst_ahb_bus_if/addr_reg[18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: mips_top0/inst_ahb_bus_if/addr_reg[19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: mips_top0/inst_ahb_bus_if/addr_reg[20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: mips_top0/inst_ahb_bus_if/addr_reg[21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: mips_top0/inst_ahb_bus_if/addr_reg[22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: mips_top0/inst_ahb_bus_if/addr_reg[23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: mips_top0/inst_ahb_bus_if/addr_reg[24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: mips_top0/inst_ahb_bus_if/addr_reg[25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: mips_top0/inst_ahb_bus_if/addr_reg[26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: mips_top0/inst_ahb_bus_if/addr_reg[27]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: mips_top0/inst_ahb_bus_if/addr_reg[28]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: mips_top0/inst_ahb_bus_if/addr_reg[29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: mips_top0/inst_ahb_bus_if/addr_reg[30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: mips_top0/inst_ahb_bus_if/addr_reg[31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: mips_top0/inst_ahb_bus_if/ben_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: mips_top0/inst_ahb_bus_if/state_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: mips_top0/inst_ahb_bus_if/state_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/mem0/cp0_cause_reg[10]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/mem0/cp0_cause_reg[8]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/mem0/cp0_cause_reg[9]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: mips_top0/mem_wb0/wb_LLbit_value_reg/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: mips_top0/mem_wb0/wb_LLbit_we_reg/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/mem_wb0/wb_cp0_reg_data_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/mem_wb0/wb_cp0_reg_data_reg[10]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/mem_wb0/wb_cp0_reg_data_reg[11]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/mem_wb0/wb_cp0_reg_data_reg[12]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/mem_wb0/wb_cp0_reg_data_reg[13]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/mem_wb0/wb_cp0_reg_data_reg[14]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/mem_wb0/wb_cp0_reg_data_reg[15]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/mem_wb0/wb_cp0_reg_data_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/mem_wb0/wb_cp0_reg_data_reg[8]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/mem_wb0/wb_cp0_reg_data_reg[9]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: mips_top0/mem_wb0/wb_cp0_reg_we_reg/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: mips_top0/mem_wb0/wb_cp0_reg_write_addr_reg[0]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: mips_top0/mem_wb0/wb_cp0_reg_write_addr_reg[1]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: mips_top0/mem_wb0/wb_cp0_reg_write_addr_reg[2]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: mips_top0/mem_wb0/wb_cp0_reg_write_addr_reg[3]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: mips_top0/mem_wb0/wb_cp0_reg_write_addr_reg[4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: mips_top0/pc_reg0/ce_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: sramlike_to_ahb/if_wait_ahb_data_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sramlike_to_ahb/if_wait_d_sram_data_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sramlike_to_ahb/if_wait_i_sram_data_reg/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: sramlike_to_ahb/mem_3bytes_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: sramlike_to_ahb/mem_wait_ahb_data_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sramlike_to_ahb/mem_wait_d_sram_data_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sramlike_to_ahb/mem_wait_i_sram_data_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 779 pins that are not constrained for maximum delay. (HIGH)

 There are 4 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 39 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.998        0.000                      0                 7339        0.060        0.000                      0                 7339        3.000        0.000                       0                  2369  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)       Period(ns)      Frequency(MHz)
-----               ------------       ----------      --------------
clk                 {0.000 5.000}      10.000          100.000         
  clk_out1_clk_pll  {0.000 10.000}     20.000          50.000          
  clkfbout_clk_pll  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                   3.000        0.000                       0                     1  
  clk_out1_clk_pll        3.998        0.000                      0                 7339        0.060        0.000                      0                 7339        8.870        0.000                       0                  2365  
  clkfbout_clk_pll                                                                                                                                                   18.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y2  clk_pll/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y2  clk_pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y2  clk_pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y2  clk_pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y2  clk_pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y2  clk_pll/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_pll
  To Clock:  clk_out1_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack        3.998ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.998ns  (required time - arrival time)
  Source:                 mips_top0/id_ex0/ex_aluop_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mips_top0/ex_mem0/mem_hi_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        15.682ns  (logic 8.549ns (54.515%)  route 7.133ns (45.485%))
  Logic Levels:           23  (CARRY4=12 DSP48E1=2 LUT1=1 LUT2=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 18.625 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.648ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout1_buf/O
                         net (fo=2363, routed)        1.540    -1.648    mips_top0/id_ex0/clk_out1
    SLICE_X56Y71         FDRE                                         r  mips_top0/id_ex0/ex_aluop_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y71         FDRE (Prop_fdre_C_Q)         0.433    -1.215 r  mips_top0/id_ex0/ex_aluop_reg[7]/Q
                         net (fo=25, routed)          1.742     0.527    mips_top0/id_ex0/Q[7]
    SLICE_X62Y88         LUT6 (Prop_lut6_I0_O)        0.105     0.632 f  mips_top0/id_ex0/hilo_temp_i_42/O
                         net (fo=5, routed)           0.487     1.119    mips_top0/id_ex0/hilo_temp_i_42_n_11
    SLICE_X63Y89         LUT6 (Prop_lut6_I3_O)        0.105     1.224 r  mips_top0/id_ex0/hilo_temp_i_43/O
                         net (fo=3, routed)           0.284     1.508    mips_top0/id_ex0/hilo_temp_i_43_n_11
    SLICE_X62Y89         LUT5 (Prop_lut5_I4_O)        0.105     1.613 r  mips_top0/id_ex0/hilo_temp_i_32/O
                         net (fo=108, routed)         1.216     2.829    mips_top0/id_ex0/ex0/mulres1
    SLICE_X44Y95         LUT4 (Prop_lut4_I1_O)        0.105     2.934 r  mips_top0/id_ex0/hilo_temp__1_i_4/O
                         net (fo=2, routed)           0.588     3.522    mips_top0/ex0/opdata1_mult[12]
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      3.397     6.919 r  mips_top0/ex0/hilo_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.921    mips_top0/ex0/hilo_temp__1_n_117
    DSP48_X2Y39          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.271     8.192 r  mips_top0/ex0/hilo_temp__2/P[0]
                         net (fo=2, routed)           0.793     8.985    mips_top0/ex0/p_1_in[17]
    SLICE_X45Y90         LUT2 (Prop_lut2_I0_O)        0.105     9.090 r  mips_top0/ex0/hilo_temp_o_reg[19]_i_6/O
                         net (fo=1, routed)           0.000     9.090    mips_top0/ex0/hilo_temp_o_reg[19]_i_6_n_11
    SLICE_X45Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.547 r  mips_top0/ex0/hilo_temp_o_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.547    mips_top0/ex0/hilo_temp_o_reg[19]_i_3_n_11
    SLICE_X45Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.645 r  mips_top0/ex0/hilo_temp_o_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.645    mips_top0/ex0/hilo_temp_o_reg[23]_i_3_n_11
    SLICE_X45Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.743 r  mips_top0/ex0/hilo_temp_o_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.743    mips_top0/ex0/hilo_temp_o_reg[27]_i_3_n_11
    SLICE_X45Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    10.008 f  mips_top0/ex0/hilo_temp_o_reg[31]_i_3/O[1]
                         net (fo=4, routed)           0.758    10.766    mips_top0/ex0/hilo_temp__3[13]
    SLICE_X58Y93         LUT1 (Prop_lut1_I0_O)        0.250    11.016 r  mips_top0/ex0/hilo_temp_o_reg[32]_i_12/O
                         net (fo=1, routed)           0.000    11.016    mips_top0/ex0/hilo_temp_o_reg[32]_i_12_n_11
    SLICE_X58Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    11.456 r  mips_top0/ex0/hilo_temp_o_reg[32]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.456    mips_top0/ex0/hilo_temp_o_reg[32]_i_4_n_11
    SLICE_X58Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.554 r  mips_top0/ex0/hilo_temp_o_reg[36]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.554    mips_top0/ex0/hilo_temp_o_reg[36]_i_4_n_11
    SLICE_X58Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.652 r  mips_top0/ex0/hilo_temp_o_reg[40]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.652    mips_top0/ex0/hilo_temp_o_reg[40]_i_4_n_11
    SLICE_X58Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.750 r  mips_top0/ex0/hilo_temp_o_reg[44]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.750    mips_top0/ex0/hilo_temp_o_reg[44]_i_4_n_11
    SLICE_X58Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.848 r  mips_top0/ex0/hilo_temp_o_reg[48]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.848    mips_top0/ex0/hilo_temp_o_reg[48]_i_4_n_11
    SLICE_X58Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.946 r  mips_top0/ex0/hilo_temp_o_reg[52]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.946    mips_top0/ex0/hilo_temp_o_reg[52]_i_4_n_11
    SLICE_X58Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.044 r  mips_top0/ex0/hilo_temp_o_reg[56]_i_4/CO[3]
                         net (fo=1, routed)           0.001    12.045    mips_top0/ex0/hilo_temp_o_reg[56]_i_4_n_11
    SLICE_X58Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    12.305 r  mips_top0/ex0/hilo_temp_o_reg[60]_i_4/O[3]
                         net (fo=2, routed)           0.354    12.658    mips_top0/id_ex0/mulres0[59]
    SLICE_X61Y100        LUT6 (Prop_lut6_I4_O)        0.257    12.915 r  mips_top0/id_ex0/hilo_temp_o_reg[60]_i_2/O
                         net (fo=2, routed)           0.566    13.482    mips_top0/id_ex0/ex0/mulres[60]
    SLICE_X67Y100        LUT6 (Prop_lut6_I5_O)        0.105    13.587 r  mips_top0/id_ex0/mem_hi[28]_i_2/O
                         net (fo=1, routed)           0.343    13.929    mips_top0/id_ex0/mem_hi[28]_i_2_n_11
    SLICE_X67Y100        LUT6 (Prop_lut6_I4_O)        0.105    14.034 r  mips_top0/id_ex0/mem_hi[28]_i_1/O
                         net (fo=1, routed)           0.000    14.034    mips_top0/ex_mem0/result_o_reg[63][28]
    SLICE_X67Y100        FDRE                                         r  mips_top0/ex_mem0/mem_hi_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  clk_pll/inst/clkout1_buf/O
                         net (fo=2363, routed)        1.292    18.625    mips_top0/ex_mem0/clk_out1
    SLICE_X67Y100        FDRE                                         r  mips_top0/ex_mem0/mem_hi_reg[28]/C
                         clock pessimism             -0.515    18.110    
                         clock uncertainty           -0.108    18.002    
    SLICE_X67Y100        FDRE (Setup_fdre_C_D)        0.030    18.032    mips_top0/ex_mem0/mem_hi_reg[28]
  -------------------------------------------------------------------
                         required time                         18.032    
                         arrival time                         -14.034    
  -------------------------------------------------------------------
                         slack                                  3.998    

Slack (MET) :             4.105ns  (required time - arrival time)
  Source:                 mips_top0/id_ex0/ex_aluop_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mips_top0/ex_mem0/mem_hi_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        15.579ns  (logic 8.559ns (54.939%)  route 7.020ns (45.061%))
  Logic Levels:           24  (CARRY4=13 DSP48E1=2 LUT1=1 LUT2=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.371ns = ( 18.629 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.648ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout1_buf/O
                         net (fo=2363, routed)        1.540    -1.648    mips_top0/id_ex0/clk_out1
    SLICE_X56Y71         FDRE                                         r  mips_top0/id_ex0/ex_aluop_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y71         FDRE (Prop_fdre_C_Q)         0.433    -1.215 r  mips_top0/id_ex0/ex_aluop_reg[7]/Q
                         net (fo=25, routed)          1.742     0.527    mips_top0/id_ex0/Q[7]
    SLICE_X62Y88         LUT6 (Prop_lut6_I0_O)        0.105     0.632 f  mips_top0/id_ex0/hilo_temp_i_42/O
                         net (fo=5, routed)           0.487     1.119    mips_top0/id_ex0/hilo_temp_i_42_n_11
    SLICE_X63Y89         LUT6 (Prop_lut6_I3_O)        0.105     1.224 r  mips_top0/id_ex0/hilo_temp_i_43/O
                         net (fo=3, routed)           0.284     1.508    mips_top0/id_ex0/hilo_temp_i_43_n_11
    SLICE_X62Y89         LUT5 (Prop_lut5_I4_O)        0.105     1.613 r  mips_top0/id_ex0/hilo_temp_i_32/O
                         net (fo=108, routed)         1.216     2.829    mips_top0/id_ex0/ex0/mulres1
    SLICE_X44Y95         LUT4 (Prop_lut4_I1_O)        0.105     2.934 r  mips_top0/id_ex0/hilo_temp__1_i_4/O
                         net (fo=2, routed)           0.588     3.522    mips_top0/ex0/opdata1_mult[12]
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      3.397     6.919 r  mips_top0/ex0/hilo_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.921    mips_top0/ex0/hilo_temp__1_n_117
    DSP48_X2Y39          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.271     8.192 r  mips_top0/ex0/hilo_temp__2/P[0]
                         net (fo=2, routed)           0.793     8.985    mips_top0/ex0/p_1_in[17]
    SLICE_X45Y90         LUT2 (Prop_lut2_I0_O)        0.105     9.090 r  mips_top0/ex0/hilo_temp_o_reg[19]_i_6/O
                         net (fo=1, routed)           0.000     9.090    mips_top0/ex0/hilo_temp_o_reg[19]_i_6_n_11
    SLICE_X45Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.547 r  mips_top0/ex0/hilo_temp_o_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.547    mips_top0/ex0/hilo_temp_o_reg[19]_i_3_n_11
    SLICE_X45Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.645 r  mips_top0/ex0/hilo_temp_o_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.645    mips_top0/ex0/hilo_temp_o_reg[23]_i_3_n_11
    SLICE_X45Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.743 r  mips_top0/ex0/hilo_temp_o_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.743    mips_top0/ex0/hilo_temp_o_reg[27]_i_3_n_11
    SLICE_X45Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    10.008 f  mips_top0/ex0/hilo_temp_o_reg[31]_i_3/O[1]
                         net (fo=4, routed)           0.758    10.766    mips_top0/ex0/hilo_temp__3[13]
    SLICE_X58Y93         LUT1 (Prop_lut1_I0_O)        0.250    11.016 r  mips_top0/ex0/hilo_temp_o_reg[32]_i_12/O
                         net (fo=1, routed)           0.000    11.016    mips_top0/ex0/hilo_temp_o_reg[32]_i_12_n_11
    SLICE_X58Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    11.456 r  mips_top0/ex0/hilo_temp_o_reg[32]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.456    mips_top0/ex0/hilo_temp_o_reg[32]_i_4_n_11
    SLICE_X58Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.554 r  mips_top0/ex0/hilo_temp_o_reg[36]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.554    mips_top0/ex0/hilo_temp_o_reg[36]_i_4_n_11
    SLICE_X58Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.652 r  mips_top0/ex0/hilo_temp_o_reg[40]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.652    mips_top0/ex0/hilo_temp_o_reg[40]_i_4_n_11
    SLICE_X58Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.750 r  mips_top0/ex0/hilo_temp_o_reg[44]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.750    mips_top0/ex0/hilo_temp_o_reg[44]_i_4_n_11
    SLICE_X58Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.848 r  mips_top0/ex0/hilo_temp_o_reg[48]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.848    mips_top0/ex0/hilo_temp_o_reg[48]_i_4_n_11
    SLICE_X58Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.946 r  mips_top0/ex0/hilo_temp_o_reg[52]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.946    mips_top0/ex0/hilo_temp_o_reg[52]_i_4_n_11
    SLICE_X58Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.044 r  mips_top0/ex0/hilo_temp_o_reg[56]_i_4/CO[3]
                         net (fo=1, routed)           0.001    12.045    mips_top0/ex0/hilo_temp_o_reg[56]_i_4_n_11
    SLICE_X58Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.143 r  mips_top0/ex0/hilo_temp_o_reg[60]_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.143    mips_top0/ex0/hilo_temp_o_reg[60]_i_4_n_11
    SLICE_X58Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    12.323 r  mips_top0/ex0/hilo_temp_o_reg[63]_i_8/O[0]
                         net (fo=2, routed)           0.372    12.695    mips_top0/id_ex0/mulres0[60]
    SLICE_X60Y101        LUT6 (Prop_lut6_I4_O)        0.249    12.944 r  mips_top0/id_ex0/hilo_temp_o_reg[61]_i_2/O
                         net (fo=2, routed)           0.435    13.379    mips_top0/id_ex0/ex0/mulres[61]
    SLICE_X63Y100        LUT6 (Prop_lut6_I5_O)        0.105    13.484 r  mips_top0/id_ex0/mem_hi[29]_i_2/O
                         net (fo=1, routed)           0.343    13.826    mips_top0/id_ex0/mem_hi[29]_i_2_n_11
    SLICE_X63Y100        LUT6 (Prop_lut6_I4_O)        0.105    13.931 r  mips_top0/id_ex0/mem_hi[29]_i_1/O
                         net (fo=1, routed)           0.000    13.931    mips_top0/ex_mem0/result_o_reg[63][29]
    SLICE_X63Y100        FDRE                                         r  mips_top0/ex_mem0/mem_hi_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  clk_pll/inst/clkout1_buf/O
                         net (fo=2363, routed)        1.296    18.629    mips_top0/ex_mem0/clk_out1
    SLICE_X63Y100        FDRE                                         r  mips_top0/ex_mem0/mem_hi_reg[29]/C
                         clock pessimism             -0.515    18.114    
                         clock uncertainty           -0.108    18.006    
    SLICE_X63Y100        FDRE (Setup_fdre_C_D)        0.030    18.036    mips_top0/ex_mem0/mem_hi_reg[29]
  -------------------------------------------------------------------
                         required time                         18.036    
                         arrival time                         -13.931    
  -------------------------------------------------------------------
                         slack                                  4.105    

Slack (MET) :             4.139ns  (required time - arrival time)
  Source:                 mips_top0/id_ex0/ex_aluop_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mips_top0/ex_mem0/mem_hi_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        15.587ns  (logic 8.547ns (54.834%)  route 7.040ns (45.166%))
  Logic Levels:           23  (CARRY4=12 DSP48E1=2 LUT1=1 LUT2=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.371ns = ( 18.629 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.648ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout1_buf/O
                         net (fo=2363, routed)        1.540    -1.648    mips_top0/id_ex0/clk_out1
    SLICE_X56Y71         FDRE                                         r  mips_top0/id_ex0/ex_aluop_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y71         FDRE (Prop_fdre_C_Q)         0.433    -1.215 r  mips_top0/id_ex0/ex_aluop_reg[7]/Q
                         net (fo=25, routed)          1.742     0.527    mips_top0/id_ex0/Q[7]
    SLICE_X62Y88         LUT6 (Prop_lut6_I0_O)        0.105     0.632 f  mips_top0/id_ex0/hilo_temp_i_42/O
                         net (fo=5, routed)           0.487     1.119    mips_top0/id_ex0/hilo_temp_i_42_n_11
    SLICE_X63Y89         LUT6 (Prop_lut6_I3_O)        0.105     1.224 r  mips_top0/id_ex0/hilo_temp_i_43/O
                         net (fo=3, routed)           0.284     1.508    mips_top0/id_ex0/hilo_temp_i_43_n_11
    SLICE_X62Y89         LUT5 (Prop_lut5_I4_O)        0.105     1.613 r  mips_top0/id_ex0/hilo_temp_i_32/O
                         net (fo=108, routed)         1.216     2.829    mips_top0/id_ex0/ex0/mulres1
    SLICE_X44Y95         LUT4 (Prop_lut4_I1_O)        0.105     2.934 r  mips_top0/id_ex0/hilo_temp__1_i_4/O
                         net (fo=2, routed)           0.588     3.522    mips_top0/ex0/opdata1_mult[12]
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      3.397     6.919 r  mips_top0/ex0/hilo_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.921    mips_top0/ex0/hilo_temp__1_n_117
    DSP48_X2Y39          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.271     8.192 r  mips_top0/ex0/hilo_temp__2/P[0]
                         net (fo=2, routed)           0.793     8.985    mips_top0/ex0/p_1_in[17]
    SLICE_X45Y90         LUT2 (Prop_lut2_I0_O)        0.105     9.090 r  mips_top0/ex0/hilo_temp_o_reg[19]_i_6/O
                         net (fo=1, routed)           0.000     9.090    mips_top0/ex0/hilo_temp_o_reg[19]_i_6_n_11
    SLICE_X45Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.547 r  mips_top0/ex0/hilo_temp_o_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.547    mips_top0/ex0/hilo_temp_o_reg[19]_i_3_n_11
    SLICE_X45Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.645 r  mips_top0/ex0/hilo_temp_o_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.645    mips_top0/ex0/hilo_temp_o_reg[23]_i_3_n_11
    SLICE_X45Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.743 r  mips_top0/ex0/hilo_temp_o_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.743    mips_top0/ex0/hilo_temp_o_reg[27]_i_3_n_11
    SLICE_X45Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    10.008 f  mips_top0/ex0/hilo_temp_o_reg[31]_i_3/O[1]
                         net (fo=4, routed)           0.758    10.766    mips_top0/ex0/hilo_temp__3[13]
    SLICE_X58Y93         LUT1 (Prop_lut1_I0_O)        0.250    11.016 r  mips_top0/ex0/hilo_temp_o_reg[32]_i_12/O
                         net (fo=1, routed)           0.000    11.016    mips_top0/ex0/hilo_temp_o_reg[32]_i_12_n_11
    SLICE_X58Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    11.456 r  mips_top0/ex0/hilo_temp_o_reg[32]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.456    mips_top0/ex0/hilo_temp_o_reg[32]_i_4_n_11
    SLICE_X58Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.554 r  mips_top0/ex0/hilo_temp_o_reg[36]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.554    mips_top0/ex0/hilo_temp_o_reg[36]_i_4_n_11
    SLICE_X58Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.652 r  mips_top0/ex0/hilo_temp_o_reg[40]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.652    mips_top0/ex0/hilo_temp_o_reg[40]_i_4_n_11
    SLICE_X58Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.750 r  mips_top0/ex0/hilo_temp_o_reg[44]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.750    mips_top0/ex0/hilo_temp_o_reg[44]_i_4_n_11
    SLICE_X58Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.848 r  mips_top0/ex0/hilo_temp_o_reg[48]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.848    mips_top0/ex0/hilo_temp_o_reg[48]_i_4_n_11
    SLICE_X58Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.946 r  mips_top0/ex0/hilo_temp_o_reg[52]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.946    mips_top0/ex0/hilo_temp_o_reg[52]_i_4_n_11
    SLICE_X58Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.044 r  mips_top0/ex0/hilo_temp_o_reg[56]_i_4/CO[3]
                         net (fo=1, routed)           0.001    12.045    mips_top0/ex0/hilo_temp_o_reg[56]_i_4_n_11
    SLICE_X58Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    12.310 r  mips_top0/ex0/hilo_temp_o_reg[60]_i_4/O[1]
                         net (fo=2, routed)           0.264    12.573    mips_top0/id_ex0/mulres0[57]
    SLICE_X57Y100        LUT6 (Prop_lut6_I4_O)        0.250    12.823 r  mips_top0/id_ex0/hilo_temp_o_reg[58]_i_2/O
                         net (fo=2, routed)           0.546    13.369    mips_top0/id_ex0/ex0/mulres[58]
    SLICE_X62Y100        LUT6 (Prop_lut6_I5_O)        0.105    13.474 r  mips_top0/id_ex0/mem_hi[26]_i_2/O
                         net (fo=1, routed)           0.361    13.834    mips_top0/id_ex0/mem_hi[26]_i_2_n_11
    SLICE_X62Y100        LUT6 (Prop_lut6_I4_O)        0.105    13.939 r  mips_top0/id_ex0/mem_hi[26]_i_1/O
                         net (fo=1, routed)           0.000    13.939    mips_top0/ex_mem0/result_o_reg[63][26]
    SLICE_X62Y100        FDRE                                         r  mips_top0/ex_mem0/mem_hi_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  clk_pll/inst/clkout1_buf/O
                         net (fo=2363, routed)        1.296    18.629    mips_top0/ex_mem0/clk_out1
    SLICE_X62Y100        FDRE                                         r  mips_top0/ex_mem0/mem_hi_reg[26]/C
                         clock pessimism             -0.515    18.114    
                         clock uncertainty           -0.108    18.006    
    SLICE_X62Y100        FDRE (Setup_fdre_C_D)        0.072    18.078    mips_top0/ex_mem0/mem_hi_reg[26]
  -------------------------------------------------------------------
                         required time                         18.078    
                         arrival time                         -13.939    
  -------------------------------------------------------------------
                         slack                                  4.139    

Slack (MET) :             4.196ns  (required time - arrival time)
  Source:                 mips_top0/id_ex0/ex_aluop_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mips_top0/ex_mem0/mem_hi_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        15.732ns  (logic 8.461ns (53.782%)  route 7.271ns (46.218%))
  Logic Levels:           23  (CARRY4=12 DSP48E1=2 LUT1=1 LUT2=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.238ns = ( 18.762 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.648ns
    Clock Pessimism Removal (CPR):    -0.448ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout1_buf/O
                         net (fo=2363, routed)        1.540    -1.648    mips_top0/id_ex0/clk_out1
    SLICE_X56Y71         FDRE                                         r  mips_top0/id_ex0/ex_aluop_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y71         FDRE (Prop_fdre_C_Q)         0.433    -1.215 r  mips_top0/id_ex0/ex_aluop_reg[7]/Q
                         net (fo=25, routed)          1.742     0.527    mips_top0/id_ex0/Q[7]
    SLICE_X62Y88         LUT6 (Prop_lut6_I0_O)        0.105     0.632 f  mips_top0/id_ex0/hilo_temp_i_42/O
                         net (fo=5, routed)           0.487     1.119    mips_top0/id_ex0/hilo_temp_i_42_n_11
    SLICE_X63Y89         LUT6 (Prop_lut6_I3_O)        0.105     1.224 r  mips_top0/id_ex0/hilo_temp_i_43/O
                         net (fo=3, routed)           0.284     1.508    mips_top0/id_ex0/hilo_temp_i_43_n_11
    SLICE_X62Y89         LUT5 (Prop_lut5_I4_O)        0.105     1.613 r  mips_top0/id_ex0/hilo_temp_i_32/O
                         net (fo=108, routed)         1.216     2.829    mips_top0/id_ex0/ex0/mulres1
    SLICE_X44Y95         LUT4 (Prop_lut4_I1_O)        0.105     2.934 r  mips_top0/id_ex0/hilo_temp__1_i_4/O
                         net (fo=2, routed)           0.588     3.522    mips_top0/ex0/opdata1_mult[12]
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      3.397     6.919 r  mips_top0/ex0/hilo_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.921    mips_top0/ex0/hilo_temp__1_n_117
    DSP48_X2Y39          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.271     8.192 r  mips_top0/ex0/hilo_temp__2/P[0]
                         net (fo=2, routed)           0.793     8.985    mips_top0/ex0/p_1_in[17]
    SLICE_X45Y90         LUT2 (Prop_lut2_I0_O)        0.105     9.090 r  mips_top0/ex0/hilo_temp_o_reg[19]_i_6/O
                         net (fo=1, routed)           0.000     9.090    mips_top0/ex0/hilo_temp_o_reg[19]_i_6_n_11
    SLICE_X45Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.547 r  mips_top0/ex0/hilo_temp_o_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.547    mips_top0/ex0/hilo_temp_o_reg[19]_i_3_n_11
    SLICE_X45Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.645 r  mips_top0/ex0/hilo_temp_o_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.645    mips_top0/ex0/hilo_temp_o_reg[23]_i_3_n_11
    SLICE_X45Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.743 r  mips_top0/ex0/hilo_temp_o_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.743    mips_top0/ex0/hilo_temp_o_reg[27]_i_3_n_11
    SLICE_X45Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    10.008 f  mips_top0/ex0/hilo_temp_o_reg[31]_i_3/O[1]
                         net (fo=4, routed)           0.758    10.766    mips_top0/ex0/hilo_temp__3[13]
    SLICE_X58Y93         LUT1 (Prop_lut1_I0_O)        0.250    11.016 r  mips_top0/ex0/hilo_temp_o_reg[32]_i_12/O
                         net (fo=1, routed)           0.000    11.016    mips_top0/ex0/hilo_temp_o_reg[32]_i_12_n_11
    SLICE_X58Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    11.456 r  mips_top0/ex0/hilo_temp_o_reg[32]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.456    mips_top0/ex0/hilo_temp_o_reg[32]_i_4_n_11
    SLICE_X58Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.554 r  mips_top0/ex0/hilo_temp_o_reg[36]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.554    mips_top0/ex0/hilo_temp_o_reg[36]_i_4_n_11
    SLICE_X58Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.652 r  mips_top0/ex0/hilo_temp_o_reg[40]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.652    mips_top0/ex0/hilo_temp_o_reg[40]_i_4_n_11
    SLICE_X58Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.750 r  mips_top0/ex0/hilo_temp_o_reg[44]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.750    mips_top0/ex0/hilo_temp_o_reg[44]_i_4_n_11
    SLICE_X58Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.848 r  mips_top0/ex0/hilo_temp_o_reg[48]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.848    mips_top0/ex0/hilo_temp_o_reg[48]_i_4_n_11
    SLICE_X58Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.946 r  mips_top0/ex0/hilo_temp_o_reg[52]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.946    mips_top0/ex0/hilo_temp_o_reg[52]_i_4_n_11
    SLICE_X58Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.044 r  mips_top0/ex0/hilo_temp_o_reg[56]_i_4/CO[3]
                         net (fo=1, routed)           0.001    12.045    mips_top0/ex0/hilo_temp_o_reg[56]_i_4_n_11
    SLICE_X58Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    12.225 r  mips_top0/ex0/hilo_temp_o_reg[60]_i_4/O[0]
                         net (fo=2, routed)           0.488    12.713    mips_top0/id_ex0/mulres0[56]
    SLICE_X60Y100        LUT6 (Prop_lut6_I4_O)        0.249    12.962 r  mips_top0/id_ex0/hilo_temp_o_reg[57]_i_2/O
                         net (fo=2, routed)           0.693    13.655    mips_top0/id_ex0/ex0/mulres[57]
    SLICE_X68Y98         LUT6 (Prop_lut6_I5_O)        0.105    13.760 r  mips_top0/id_ex0/mem_hi[25]_i_2/O
                         net (fo=1, routed)           0.220    13.979    mips_top0/id_ex0/mem_hi[25]_i_2_n_11
    SLICE_X68Y98         LUT6 (Prop_lut6_I4_O)        0.105    14.084 r  mips_top0/id_ex0/mem_hi[25]_i_1/O
                         net (fo=1, routed)           0.000    14.084    mips_top0/ex_mem0/result_o_reg[63][25]
    SLICE_X68Y98         FDRE                                         r  mips_top0/ex_mem0/mem_hi_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  clk_pll/inst/clkout1_buf/O
                         net (fo=2363, routed)        1.429    18.762    mips_top0/ex_mem0/clk_out1
    SLICE_X68Y98         FDRE                                         r  mips_top0/ex_mem0/mem_hi_reg[25]/C
                         clock pessimism             -0.448    18.314    
                         clock uncertainty           -0.108    18.207    
    SLICE_X68Y98         FDRE (Setup_fdre_C_D)        0.074    18.281    mips_top0/ex_mem0/mem_hi_reg[25]
  -------------------------------------------------------------------
                         required time                         18.281    
                         arrival time                         -14.084    
  -------------------------------------------------------------------
                         slack                                  4.196    

Slack (MET) :             4.220ns  (required time - arrival time)
  Source:                 mips_top0/id_ex0/ex_aluop_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mips_top0/ex_mem0/mem_hi_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        15.668ns  (logic 8.645ns (55.176%)  route 7.023ns (44.824%))
  Logic Levels:           24  (CARRY4=13 DSP48E1=2 LUT1=1 LUT2=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.234ns = ( 18.766 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.648ns
    Clock Pessimism Removal (CPR):    -0.448ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout1_buf/O
                         net (fo=2363, routed)        1.540    -1.648    mips_top0/id_ex0/clk_out1
    SLICE_X56Y71         FDRE                                         r  mips_top0/id_ex0/ex_aluop_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y71         FDRE (Prop_fdre_C_Q)         0.433    -1.215 r  mips_top0/id_ex0/ex_aluop_reg[7]/Q
                         net (fo=25, routed)          1.742     0.527    mips_top0/id_ex0/Q[7]
    SLICE_X62Y88         LUT6 (Prop_lut6_I0_O)        0.105     0.632 f  mips_top0/id_ex0/hilo_temp_i_42/O
                         net (fo=5, routed)           0.487     1.119    mips_top0/id_ex0/hilo_temp_i_42_n_11
    SLICE_X63Y89         LUT6 (Prop_lut6_I3_O)        0.105     1.224 r  mips_top0/id_ex0/hilo_temp_i_43/O
                         net (fo=3, routed)           0.284     1.508    mips_top0/id_ex0/hilo_temp_i_43_n_11
    SLICE_X62Y89         LUT5 (Prop_lut5_I4_O)        0.105     1.613 r  mips_top0/id_ex0/hilo_temp_i_32/O
                         net (fo=108, routed)         1.216     2.829    mips_top0/id_ex0/ex0/mulres1
    SLICE_X44Y95         LUT4 (Prop_lut4_I1_O)        0.105     2.934 r  mips_top0/id_ex0/hilo_temp__1_i_4/O
                         net (fo=2, routed)           0.588     3.522    mips_top0/ex0/opdata1_mult[12]
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      3.397     6.919 r  mips_top0/ex0/hilo_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.921    mips_top0/ex0/hilo_temp__1_n_117
    DSP48_X2Y39          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.271     8.192 r  mips_top0/ex0/hilo_temp__2/P[0]
                         net (fo=2, routed)           0.793     8.985    mips_top0/ex0/p_1_in[17]
    SLICE_X45Y90         LUT2 (Prop_lut2_I0_O)        0.105     9.090 r  mips_top0/ex0/hilo_temp_o_reg[19]_i_6/O
                         net (fo=1, routed)           0.000     9.090    mips_top0/ex0/hilo_temp_o_reg[19]_i_6_n_11
    SLICE_X45Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.547 r  mips_top0/ex0/hilo_temp_o_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.547    mips_top0/ex0/hilo_temp_o_reg[19]_i_3_n_11
    SLICE_X45Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.645 r  mips_top0/ex0/hilo_temp_o_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.645    mips_top0/ex0/hilo_temp_o_reg[23]_i_3_n_11
    SLICE_X45Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.743 r  mips_top0/ex0/hilo_temp_o_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.743    mips_top0/ex0/hilo_temp_o_reg[27]_i_3_n_11
    SLICE_X45Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    10.008 f  mips_top0/ex0/hilo_temp_o_reg[31]_i_3/O[1]
                         net (fo=4, routed)           0.758    10.766    mips_top0/ex0/hilo_temp__3[13]
    SLICE_X58Y93         LUT1 (Prop_lut1_I0_O)        0.250    11.016 r  mips_top0/ex0/hilo_temp_o_reg[32]_i_12/O
                         net (fo=1, routed)           0.000    11.016    mips_top0/ex0/hilo_temp_o_reg[32]_i_12_n_11
    SLICE_X58Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    11.456 r  mips_top0/ex0/hilo_temp_o_reg[32]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.456    mips_top0/ex0/hilo_temp_o_reg[32]_i_4_n_11
    SLICE_X58Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.554 r  mips_top0/ex0/hilo_temp_o_reg[36]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.554    mips_top0/ex0/hilo_temp_o_reg[36]_i_4_n_11
    SLICE_X58Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.652 r  mips_top0/ex0/hilo_temp_o_reg[40]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.652    mips_top0/ex0/hilo_temp_o_reg[40]_i_4_n_11
    SLICE_X58Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.750 r  mips_top0/ex0/hilo_temp_o_reg[44]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.750    mips_top0/ex0/hilo_temp_o_reg[44]_i_4_n_11
    SLICE_X58Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.848 r  mips_top0/ex0/hilo_temp_o_reg[48]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.848    mips_top0/ex0/hilo_temp_o_reg[48]_i_4_n_11
    SLICE_X58Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.946 r  mips_top0/ex0/hilo_temp_o_reg[52]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.946    mips_top0/ex0/hilo_temp_o_reg[52]_i_4_n_11
    SLICE_X58Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.044 r  mips_top0/ex0/hilo_temp_o_reg[56]_i_4/CO[3]
                         net (fo=1, routed)           0.001    12.045    mips_top0/ex0/hilo_temp_o_reg[56]_i_4_n_11
    SLICE_X58Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.143 r  mips_top0/ex0/hilo_temp_o_reg[60]_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.143    mips_top0/ex0/hilo_temp_o_reg[60]_i_4_n_11
    SLICE_X58Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    12.408 r  mips_top0/ex0/hilo_temp_o_reg[63]_i_8/O[1]
                         net (fo=2, routed)           0.254    12.661    mips_top0/id_ex0/mulres0[61]
    SLICE_X60Y101        LUT6 (Prop_lut6_I4_O)        0.250    12.911 r  mips_top0/id_ex0/hilo_temp_o_reg[62]_i_2/O
                         net (fo=2, routed)           0.556    13.468    mips_top0/id_ex0/ex0/mulres[62]
    SLICE_X63Y99         LUT6 (Prop_lut6_I5_O)        0.105    13.573 r  mips_top0/id_ex0/mem_hi[30]_i_2/O
                         net (fo=1, routed)           0.343    13.915    mips_top0/id_ex0/mem_hi[30]_i_2_n_11
    SLICE_X63Y99         LUT6 (Prop_lut6_I4_O)        0.105    14.020 r  mips_top0/id_ex0/mem_hi[30]_i_1/O
                         net (fo=1, routed)           0.000    14.020    mips_top0/ex_mem0/result_o_reg[63][30]
    SLICE_X63Y99         FDRE                                         r  mips_top0/ex_mem0/mem_hi_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  clk_pll/inst/clkout1_buf/O
                         net (fo=2363, routed)        1.433    18.766    mips_top0/ex_mem0/clk_out1
    SLICE_X63Y99         FDRE                                         r  mips_top0/ex_mem0/mem_hi_reg[30]/C
                         clock pessimism             -0.448    18.318    
                         clock uncertainty           -0.108    18.211    
    SLICE_X63Y99         FDRE (Setup_fdre_C_D)        0.030    18.241    mips_top0/ex_mem0/mem_hi_reg[30]
  -------------------------------------------------------------------
                         required time                         18.241    
                         arrival time                         -14.020    
  -------------------------------------------------------------------
                         slack                                  4.220    

Slack (MET) :             4.249ns  (required time - arrival time)
  Source:                 mips_top0/id_ex0/ex_aluop_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mips_top0/ex_mem0/mem_hi_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        15.636ns  (logic 8.583ns (54.894%)  route 7.053ns (45.106%))
  Logic Levels:           24  (CARRY4=13 DSP48E1=2 LUT1=1 LUT2=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.238ns = ( 18.762 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.648ns
    Clock Pessimism Removal (CPR):    -0.448ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout1_buf/O
                         net (fo=2363, routed)        1.540    -1.648    mips_top0/id_ex0/clk_out1
    SLICE_X56Y71         FDRE                                         r  mips_top0/id_ex0/ex_aluop_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y71         FDRE (Prop_fdre_C_Q)         0.433    -1.215 r  mips_top0/id_ex0/ex_aluop_reg[7]/Q
                         net (fo=25, routed)          1.742     0.527    mips_top0/id_ex0/Q[7]
    SLICE_X62Y88         LUT6 (Prop_lut6_I0_O)        0.105     0.632 f  mips_top0/id_ex0/hilo_temp_i_42/O
                         net (fo=5, routed)           0.487     1.119    mips_top0/id_ex0/hilo_temp_i_42_n_11
    SLICE_X63Y89         LUT6 (Prop_lut6_I3_O)        0.105     1.224 r  mips_top0/id_ex0/hilo_temp_i_43/O
                         net (fo=3, routed)           0.284     1.508    mips_top0/id_ex0/hilo_temp_i_43_n_11
    SLICE_X62Y89         LUT5 (Prop_lut5_I4_O)        0.105     1.613 r  mips_top0/id_ex0/hilo_temp_i_32/O
                         net (fo=108, routed)         1.216     2.829    mips_top0/id_ex0/ex0/mulres1
    SLICE_X44Y95         LUT4 (Prop_lut4_I1_O)        0.105     2.934 r  mips_top0/id_ex0/hilo_temp__1_i_4/O
                         net (fo=2, routed)           0.588     3.522    mips_top0/ex0/opdata1_mult[12]
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      3.397     6.919 r  mips_top0/ex0/hilo_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.921    mips_top0/ex0/hilo_temp__1_n_117
    DSP48_X2Y39          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.271     8.192 r  mips_top0/ex0/hilo_temp__2/P[0]
                         net (fo=2, routed)           0.793     8.985    mips_top0/ex0/p_1_in[17]
    SLICE_X45Y90         LUT2 (Prop_lut2_I0_O)        0.105     9.090 r  mips_top0/ex0/hilo_temp_o_reg[19]_i_6/O
                         net (fo=1, routed)           0.000     9.090    mips_top0/ex0/hilo_temp_o_reg[19]_i_6_n_11
    SLICE_X45Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.547 r  mips_top0/ex0/hilo_temp_o_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.547    mips_top0/ex0/hilo_temp_o_reg[19]_i_3_n_11
    SLICE_X45Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.645 r  mips_top0/ex0/hilo_temp_o_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.645    mips_top0/ex0/hilo_temp_o_reg[23]_i_3_n_11
    SLICE_X45Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.743 r  mips_top0/ex0/hilo_temp_o_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.743    mips_top0/ex0/hilo_temp_o_reg[27]_i_3_n_11
    SLICE_X45Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    10.008 f  mips_top0/ex0/hilo_temp_o_reg[31]_i_3/O[1]
                         net (fo=4, routed)           0.758    10.766    mips_top0/ex0/hilo_temp__3[13]
    SLICE_X58Y93         LUT1 (Prop_lut1_I0_O)        0.250    11.016 r  mips_top0/ex0/hilo_temp_o_reg[32]_i_12/O
                         net (fo=1, routed)           0.000    11.016    mips_top0/ex0/hilo_temp_o_reg[32]_i_12_n_11
    SLICE_X58Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    11.456 r  mips_top0/ex0/hilo_temp_o_reg[32]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.456    mips_top0/ex0/hilo_temp_o_reg[32]_i_4_n_11
    SLICE_X58Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.554 r  mips_top0/ex0/hilo_temp_o_reg[36]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.554    mips_top0/ex0/hilo_temp_o_reg[36]_i_4_n_11
    SLICE_X58Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.652 r  mips_top0/ex0/hilo_temp_o_reg[40]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.652    mips_top0/ex0/hilo_temp_o_reg[40]_i_4_n_11
    SLICE_X58Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.750 r  mips_top0/ex0/hilo_temp_o_reg[44]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.750    mips_top0/ex0/hilo_temp_o_reg[44]_i_4_n_11
    SLICE_X58Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.848 r  mips_top0/ex0/hilo_temp_o_reg[48]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.848    mips_top0/ex0/hilo_temp_o_reg[48]_i_4_n_11
    SLICE_X58Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.946 r  mips_top0/ex0/hilo_temp_o_reg[52]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.946    mips_top0/ex0/hilo_temp_o_reg[52]_i_4_n_11
    SLICE_X58Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.044 r  mips_top0/ex0/hilo_temp_o_reg[56]_i_4/CO[3]
                         net (fo=1, routed)           0.001    12.045    mips_top0/ex0/hilo_temp_o_reg[56]_i_4_n_11
    SLICE_X58Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.143 r  mips_top0/ex0/hilo_temp_o_reg[60]_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.143    mips_top0/ex0/hilo_temp_o_reg[60]_i_4_n_11
    SLICE_X58Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200    12.343 r  mips_top0/ex0/hilo_temp_o_reg[63]_i_8/O[2]
                         net (fo=2, routed)           0.250    12.593    mips_top0/id_ex0/mulres0[62]
    SLICE_X60Y101        LUT6 (Prop_lut6_I4_O)        0.253    12.846 r  mips_top0/id_ex0/hilo_temp_o_reg[63]_i_2/O
                         net (fo=2, routed)           0.590    13.435    mips_top0/id_ex0/ex0/mulres[63]
    SLICE_X69Y99         LUT6 (Prop_lut6_I5_O)        0.105    13.540 r  mips_top0/id_ex0/mem_hi[31]_i_4/O
                         net (fo=1, routed)           0.343    13.883    mips_top0/id_ex0/mem_hi[31]_i_4_n_11
    SLICE_X69Y99         LUT6 (Prop_lut6_I4_O)        0.105    13.988 r  mips_top0/id_ex0/mem_hi[31]_i_1/O
                         net (fo=1, routed)           0.000    13.988    mips_top0/ex_mem0/result_o_reg[63][31]
    SLICE_X69Y99         FDRE                                         r  mips_top0/ex_mem0/mem_hi_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  clk_pll/inst/clkout1_buf/O
                         net (fo=2363, routed)        1.429    18.762    mips_top0/ex_mem0/clk_out1
    SLICE_X69Y99         FDRE                                         r  mips_top0/ex_mem0/mem_hi_reg[31]/C
                         clock pessimism             -0.448    18.314    
                         clock uncertainty           -0.108    18.207    
    SLICE_X69Y99         FDRE (Setup_fdre_C_D)        0.030    18.237    mips_top0/ex_mem0/mem_hi_reg[31]
  -------------------------------------------------------------------
                         required time                         18.237    
                         arrival time                         -13.988    
  -------------------------------------------------------------------
                         slack                                  4.249    

Slack (MET) :             4.271ns  (required time - arrival time)
  Source:                 mips_top0/id_ex0/ex_aluop_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mips_top0/ex_mem0/mem_wdata_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        15.569ns  (logic 7.861ns (50.492%)  route 7.708ns (49.508%))
  Logic Levels:           16  (CARRY4=5 DSP48E1=2 LUT1=1 LUT2=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.240ns = ( 18.760 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.648ns
    Clock Pessimism Removal (CPR):    -0.448ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout1_buf/O
                         net (fo=2363, routed)        1.540    -1.648    mips_top0/id_ex0/clk_out1
    SLICE_X56Y71         FDRE                                         r  mips_top0/id_ex0/ex_aluop_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y71         FDRE (Prop_fdre_C_Q)         0.433    -1.215 r  mips_top0/id_ex0/ex_aluop_reg[7]/Q
                         net (fo=25, routed)          1.742     0.527    mips_top0/id_ex0/Q[7]
    SLICE_X62Y88         LUT6 (Prop_lut6_I0_O)        0.105     0.632 f  mips_top0/id_ex0/hilo_temp_i_42/O
                         net (fo=5, routed)           0.487     1.119    mips_top0/id_ex0/hilo_temp_i_42_n_11
    SLICE_X63Y89         LUT6 (Prop_lut6_I3_O)        0.105     1.224 r  mips_top0/id_ex0/hilo_temp_i_43/O
                         net (fo=3, routed)           0.284     1.508    mips_top0/id_ex0/hilo_temp_i_43_n_11
    SLICE_X62Y89         LUT5 (Prop_lut5_I4_O)        0.105     1.613 r  mips_top0/id_ex0/hilo_temp_i_32/O
                         net (fo=108, routed)         1.216     2.829    mips_top0/id_ex0/ex0/mulres1
    SLICE_X44Y95         LUT4 (Prop_lut4_I1_O)        0.105     2.934 r  mips_top0/id_ex0/hilo_temp__1_i_4/O
                         net (fo=2, routed)           0.588     3.522    mips_top0/ex0/opdata1_mult[12]
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      3.397     6.919 r  mips_top0/ex0/hilo_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.921    mips_top0/ex0/hilo_temp__1_n_117
    DSP48_X2Y39          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.271     8.192 r  mips_top0/ex0/hilo_temp__2/P[0]
                         net (fo=2, routed)           0.793     8.985    mips_top0/ex0/p_1_in[17]
    SLICE_X45Y90         LUT2 (Prop_lut2_I0_O)        0.105     9.090 r  mips_top0/ex0/hilo_temp_o_reg[19]_i_6/O
                         net (fo=1, routed)           0.000     9.090    mips_top0/ex0/hilo_temp_o_reg[19]_i_6_n_11
    SLICE_X45Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.547 r  mips_top0/ex0/hilo_temp_o_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.547    mips_top0/ex0/hilo_temp_o_reg[19]_i_3_n_11
    SLICE_X45Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.812 f  mips_top0/ex0/hilo_temp_o_reg[23]_i_3/O[1]
                         net (fo=4, routed)           0.684    10.496    mips_top0/ex0/hilo_temp__3[5]
    SLICE_X58Y91         LUT1 (Prop_lut1_I0_O)        0.250    10.746 r  mips_top0/ex0/hilo_temp_o_reg[24]_i_12/O
                         net (fo=1, routed)           0.000    10.746    mips_top0/ex0/hilo_temp_o_reg[24]_i_12_n_11
    SLICE_X58Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    11.186 r  mips_top0/ex0/hilo_temp_o_reg[24]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.186    mips_top0/ex0/hilo_temp_o_reg[24]_i_4_n_11
    SLICE_X58Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.284 r  mips_top0/ex0/hilo_temp_o_reg[28]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.284    mips_top0/ex0/hilo_temp_o_reg[28]_i_4_n_11
    SLICE_X58Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    11.549 r  mips_top0/ex0/hilo_temp_o_reg[32]_i_4/O[1]
                         net (fo=3, routed)           0.523    12.072    mips_top0/id_ex0/mulres0[29]
    SLICE_X60Y91         LUT6 (Prop_lut6_I3_O)        0.250    12.322 r  mips_top0/id_ex0/hilo_temp_o_reg[30]_i_2/O
                         net (fo=2, routed)           0.417    12.739    mips_top0/id_ex0/hilo_temp_o_reg[30]_i_2_n_11
    SLICE_X54Y86         LUT6 (Prop_lut6_I2_O)        0.105    12.844 r  mips_top0/id_ex0/mem_wdata[30]_i_2/O
                         net (fo=1, routed)           0.352    13.196    mips_top0/id_ex0/mem_wdata[30]_i_2_n_11
    SLICE_X53Y86         LUT5 (Prop_lut5_I0_O)        0.105    13.301 r  mips_top0/id_ex0/mem_wdata[30]_i_1/O
                         net (fo=3, routed)           0.620    13.921    mips_top0/ex_mem0/ex_alusel_reg[1][30]
    SLICE_X46Y77         FDRE                                         r  mips_top0/ex_mem0/mem_wdata_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  clk_pll/inst/clkout1_buf/O
                         net (fo=2363, routed)        1.427    18.760    mips_top0/ex_mem0/clk_out1
    SLICE_X46Y77         FDRE                                         r  mips_top0/ex_mem0/mem_wdata_reg[30]/C
                         clock pessimism             -0.448    18.312    
                         clock uncertainty           -0.108    18.205    
    SLICE_X46Y77         FDRE (Setup_fdre_C_D)       -0.012    18.193    mips_top0/ex_mem0/mem_wdata_reg[30]
  -------------------------------------------------------------------
                         required time                         18.193    
                         arrival time                         -13.921    
  -------------------------------------------------------------------
                         slack                                  4.271    

Slack (MET) :             4.289ns  (required time - arrival time)
  Source:                 mips_top0/id_ex0/ex_aluop_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mips_top0/ex_mem0/mem_wdata_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        15.545ns  (logic 7.799ns (50.171%)  route 7.746ns (49.829%))
  Logic Levels:           16  (CARRY4=5 DSP48E1=2 LUT1=1 LUT2=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.243ns = ( 18.757 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.648ns
    Clock Pessimism Removal (CPR):    -0.448ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout1_buf/O
                         net (fo=2363, routed)        1.540    -1.648    mips_top0/id_ex0/clk_out1
    SLICE_X56Y71         FDRE                                         r  mips_top0/id_ex0/ex_aluop_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y71         FDRE (Prop_fdre_C_Q)         0.433    -1.215 r  mips_top0/id_ex0/ex_aluop_reg[7]/Q
                         net (fo=25, routed)          1.742     0.527    mips_top0/id_ex0/Q[7]
    SLICE_X62Y88         LUT6 (Prop_lut6_I0_O)        0.105     0.632 f  mips_top0/id_ex0/hilo_temp_i_42/O
                         net (fo=5, routed)           0.487     1.119    mips_top0/id_ex0/hilo_temp_i_42_n_11
    SLICE_X63Y89         LUT6 (Prop_lut6_I3_O)        0.105     1.224 r  mips_top0/id_ex0/hilo_temp_i_43/O
                         net (fo=3, routed)           0.284     1.508    mips_top0/id_ex0/hilo_temp_i_43_n_11
    SLICE_X62Y89         LUT5 (Prop_lut5_I4_O)        0.105     1.613 r  mips_top0/id_ex0/hilo_temp_i_32/O
                         net (fo=108, routed)         1.216     2.829    mips_top0/id_ex0/ex0/mulres1
    SLICE_X44Y95         LUT4 (Prop_lut4_I1_O)        0.105     2.934 r  mips_top0/id_ex0/hilo_temp__1_i_4/O
                         net (fo=2, routed)           0.588     3.522    mips_top0/ex0/opdata1_mult[12]
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      3.397     6.919 r  mips_top0/ex0/hilo_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.921    mips_top0/ex0/hilo_temp__1_n_117
    DSP48_X2Y39          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.271     8.192 r  mips_top0/ex0/hilo_temp__2/P[0]
                         net (fo=2, routed)           0.793     8.985    mips_top0/ex0/p_1_in[17]
    SLICE_X45Y90         LUT2 (Prop_lut2_I0_O)        0.105     9.090 r  mips_top0/ex0/hilo_temp_o_reg[19]_i_6/O
                         net (fo=1, routed)           0.000     9.090    mips_top0/ex0/hilo_temp_o_reg[19]_i_6_n_11
    SLICE_X45Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.547 r  mips_top0/ex0/hilo_temp_o_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.547    mips_top0/ex0/hilo_temp_o_reg[19]_i_3_n_11
    SLICE_X45Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.812 f  mips_top0/ex0/hilo_temp_o_reg[23]_i_3/O[1]
                         net (fo=4, routed)           0.684    10.496    mips_top0/ex0/hilo_temp__3[5]
    SLICE_X58Y91         LUT1 (Prop_lut1_I0_O)        0.250    10.746 r  mips_top0/ex0/hilo_temp_o_reg[24]_i_12/O
                         net (fo=1, routed)           0.000    10.746    mips_top0/ex0/hilo_temp_o_reg[24]_i_12_n_11
    SLICE_X58Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    11.186 r  mips_top0/ex0/hilo_temp_o_reg[24]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.186    mips_top0/ex0/hilo_temp_o_reg[24]_i_4_n_11
    SLICE_X58Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.284 r  mips_top0/ex0/hilo_temp_o_reg[28]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.284    mips_top0/ex0/hilo_temp_o_reg[28]_i_4_n_11
    SLICE_X58Y93         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200    11.484 r  mips_top0/ex0/hilo_temp_o_reg[32]_i_4/O[2]
                         net (fo=3, routed)           0.258    11.742    mips_top0/id_ex0/mulres0[30]
    SLICE_X60Y93         LUT6 (Prop_lut6_I3_O)        0.253    11.995 r  mips_top0/id_ex0/hilo_temp_o_reg[31]_i_2/O
                         net (fo=2, routed)           0.525    12.520    mips_top0/id_ex0/hilo_temp_o_reg[31]_i_2_n_11
    SLICE_X55Y87         LUT6 (Prop_lut6_I2_O)        0.105    12.625 r  mips_top0/id_ex0/mem_wdata[31]_i_2/O
                         net (fo=1, routed)           0.314    12.939    mips_top0/id_ex0/mem_wdata[31]_i_2_n_11
    SLICE_X55Y87         LUT5 (Prop_lut5_I0_O)        0.105    13.044 r  mips_top0/id_ex0/mem_wdata[31]_i_1/O
                         net (fo=3, routed)           0.853    13.897    mips_top0/ex_mem0/ex_alusel_reg[1][31]
    SLICE_X52Y75         FDRE                                         r  mips_top0/ex_mem0/mem_wdata_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  clk_pll/inst/clkout1_buf/O
                         net (fo=2363, routed)        1.424    18.757    mips_top0/ex_mem0/clk_out1
    SLICE_X52Y75         FDRE                                         r  mips_top0/ex_mem0/mem_wdata_reg[31]/C
                         clock pessimism             -0.448    18.309    
                         clock uncertainty           -0.108    18.202    
    SLICE_X52Y75         FDRE (Setup_fdre_C_D)       -0.015    18.187    mips_top0/ex_mem0/mem_wdata_reg[31]
  -------------------------------------------------------------------
                         required time                         18.187    
                         arrival time                         -13.897    
  -------------------------------------------------------------------
                         slack                                  4.289    

Slack (MET) :             4.299ns  (required time - arrival time)
  Source:                 mips_top0/id_ex0/ex_aluop_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mips_top0/ex_mem0/mem_wdata_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        15.511ns  (logic 7.763ns (50.049%)  route 7.748ns (49.951%))
  Logic Levels:           15  (CARRY4=4 DSP48E1=2 LUT1=1 LUT2=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.240ns = ( 18.760 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.648ns
    Clock Pessimism Removal (CPR):    -0.448ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout1_buf/O
                         net (fo=2363, routed)        1.540    -1.648    mips_top0/id_ex0/clk_out1
    SLICE_X56Y71         FDRE                                         r  mips_top0/id_ex0/ex_aluop_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y71         FDRE (Prop_fdre_C_Q)         0.433    -1.215 r  mips_top0/id_ex0/ex_aluop_reg[7]/Q
                         net (fo=25, routed)          1.742     0.527    mips_top0/id_ex0/Q[7]
    SLICE_X62Y88         LUT6 (Prop_lut6_I0_O)        0.105     0.632 f  mips_top0/id_ex0/hilo_temp_i_42/O
                         net (fo=5, routed)           0.487     1.119    mips_top0/id_ex0/hilo_temp_i_42_n_11
    SLICE_X63Y89         LUT6 (Prop_lut6_I3_O)        0.105     1.224 r  mips_top0/id_ex0/hilo_temp_i_43/O
                         net (fo=3, routed)           0.284     1.508    mips_top0/id_ex0/hilo_temp_i_43_n_11
    SLICE_X62Y89         LUT5 (Prop_lut5_I4_O)        0.105     1.613 r  mips_top0/id_ex0/hilo_temp_i_32/O
                         net (fo=108, routed)         1.216     2.829    mips_top0/id_ex0/ex0/mulres1
    SLICE_X44Y95         LUT4 (Prop_lut4_I1_O)        0.105     2.934 r  mips_top0/id_ex0/hilo_temp__1_i_4/O
                         net (fo=2, routed)           0.588     3.522    mips_top0/ex0/opdata1_mult[12]
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      3.397     6.919 r  mips_top0/ex0/hilo_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.921    mips_top0/ex0/hilo_temp__1_n_117
    DSP48_X2Y39          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.271     8.192 r  mips_top0/ex0/hilo_temp__2/P[0]
                         net (fo=2, routed)           0.793     8.985    mips_top0/ex0/p_1_in[17]
    SLICE_X45Y90         LUT2 (Prop_lut2_I0_O)        0.105     9.090 r  mips_top0/ex0/hilo_temp_o_reg[19]_i_6/O
                         net (fo=1, routed)           0.000     9.090    mips_top0/ex0/hilo_temp_o_reg[19]_i_6_n_11
    SLICE_X45Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.547 r  mips_top0/ex0/hilo_temp_o_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.547    mips_top0/ex0/hilo_temp_o_reg[19]_i_3_n_11
    SLICE_X45Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.812 f  mips_top0/ex0/hilo_temp_o_reg[23]_i_3/O[1]
                         net (fo=4, routed)           0.684    10.496    mips_top0/ex0/hilo_temp__3[5]
    SLICE_X58Y91         LUT1 (Prop_lut1_I0_O)        0.250    10.746 r  mips_top0/ex0/hilo_temp_o_reg[24]_i_12/O
                         net (fo=1, routed)           0.000    10.746    mips_top0/ex0/hilo_temp_o_reg[24]_i_12_n_11
    SLICE_X58Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    11.186 r  mips_top0/ex0/hilo_temp_o_reg[24]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.186    mips_top0/ex0/hilo_temp_o_reg[24]_i_4_n_11
    SLICE_X58Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    11.451 r  mips_top0/ex0/hilo_temp_o_reg[28]_i_4/O[1]
                         net (fo=3, routed)           0.255    11.706    mips_top0/id_ex0/mulres0[25]
    SLICE_X61Y92         LUT6 (Prop_lut6_I3_O)        0.250    11.956 r  mips_top0/id_ex0/hilo_temp_o_reg[26]_i_2/O
                         net (fo=2, routed)           0.622    12.578    mips_top0/id_ex0/hilo_temp_o_reg[26]_i_2_n_11
    SLICE_X54Y88         LUT6 (Prop_lut6_I2_O)        0.105    12.683 r  mips_top0/id_ex0/mem_wdata[26]_i_2/O
                         net (fo=1, routed)           0.510    13.193    mips_top0/id_ex0/mem_wdata[26]_i_2_n_11
    SLICE_X52Y86         LUT5 (Prop_lut5_I0_O)        0.105    13.298 r  mips_top0/id_ex0/mem_wdata[26]_i_1/O
                         net (fo=3, routed)           0.565    13.863    mips_top0/ex_mem0/ex_alusel_reg[1][26]
    SLICE_X50Y77         FDRE                                         r  mips_top0/ex_mem0/mem_wdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  clk_pll/inst/clkout1_buf/O
                         net (fo=2363, routed)        1.427    18.760    mips_top0/ex_mem0/clk_out1
    SLICE_X50Y77         FDRE                                         r  mips_top0/ex_mem0/mem_wdata_reg[26]/C
                         clock pessimism             -0.448    18.312    
                         clock uncertainty           -0.108    18.205    
    SLICE_X50Y77         FDRE (Setup_fdre_C_D)       -0.042    18.163    mips_top0/ex_mem0/mem_wdata_reg[26]
  -------------------------------------------------------------------
                         required time                         18.163    
                         arrival time                         -13.863    
  -------------------------------------------------------------------
                         slack                                  4.299    

Slack (MET) :             4.301ns  (required time - arrival time)
  Source:                 mips_top0/id_ex0/ex_aluop_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mips_top0/ex_mem0/mem_wdata_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        15.493ns  (logic 7.571ns (48.868%)  route 7.922ns (51.132%))
  Logic Levels:           15  (CARRY4=4 DSP48E1=2 LUT1=1 LUT2=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.240ns = ( 18.760 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.648ns
    Clock Pessimism Removal (CPR):    -0.448ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout1_buf/O
                         net (fo=2363, routed)        1.540    -1.648    mips_top0/id_ex0/clk_out1
    SLICE_X56Y71         FDRE                                         r  mips_top0/id_ex0/ex_aluop_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y71         FDRE (Prop_fdre_C_Q)         0.433    -1.215 r  mips_top0/id_ex0/ex_aluop_reg[7]/Q
                         net (fo=25, routed)          1.742     0.527    mips_top0/id_ex0/Q[7]
    SLICE_X62Y88         LUT6 (Prop_lut6_I0_O)        0.105     0.632 f  mips_top0/id_ex0/hilo_temp_i_42/O
                         net (fo=5, routed)           0.487     1.119    mips_top0/id_ex0/hilo_temp_i_42_n_11
    SLICE_X63Y89         LUT6 (Prop_lut6_I3_O)        0.105     1.224 r  mips_top0/id_ex0/hilo_temp_i_43/O
                         net (fo=3, routed)           0.284     1.508    mips_top0/id_ex0/hilo_temp_i_43_n_11
    SLICE_X62Y89         LUT5 (Prop_lut5_I4_O)        0.105     1.613 r  mips_top0/id_ex0/hilo_temp_i_32/O
                         net (fo=108, routed)         1.216     2.829    mips_top0/id_ex0/ex0/mulres1
    SLICE_X44Y95         LUT4 (Prop_lut4_I1_O)        0.105     2.934 r  mips_top0/id_ex0/hilo_temp__1_i_4/O
                         net (fo=2, routed)           0.588     3.522    mips_top0/ex0/opdata1_mult[12]
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      3.397     6.919 r  mips_top0/ex0/hilo_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.921    mips_top0/ex0/hilo_temp__1_n_117
    DSP48_X2Y39          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.271     8.192 r  mips_top0/ex0/hilo_temp__2/P[0]
                         net (fo=2, routed)           0.793     8.985    mips_top0/ex0/p_1_in[17]
    SLICE_X45Y90         LUT2 (Prop_lut2_I0_O)        0.105     9.090 r  mips_top0/ex0/hilo_temp_o_reg[19]_i_6/O
                         net (fo=1, routed)           0.000     9.090    mips_top0/ex0/hilo_temp_o_reg[19]_i_6_n_11
    SLICE_X45Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.547 r  mips_top0/ex0/hilo_temp_o_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.547    mips_top0/ex0/hilo_temp_o_reg[19]_i_3_n_11
    SLICE_X45Y91         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     9.727 f  mips_top0/ex0/hilo_temp_o_reg[23]_i_3/O[0]
                         net (fo=4, routed)           0.682    10.409    mips_top0/ex0/hilo_temp__3[4]
    SLICE_X58Y90         LUT1 (Prop_lut1_I0_O)        0.249    10.658 r  mips_top0/ex0/hilo_temp_o_reg[20]_i_9/O
                         net (fo=1, routed)           0.000    10.658    mips_top0/ex0/hilo_temp_o_reg[20]_i_9_n_11
    SLICE_X58Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    10.990 r  mips_top0/ex0/hilo_temp_o_reg[20]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.990    mips_top0/ex0/hilo_temp_o_reg[20]_i_4_n_11
    SLICE_X58Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    11.250 r  mips_top0/ex0/hilo_temp_o_reg[24]_i_4/O[3]
                         net (fo=3, routed)           0.363    11.613    mips_top0/id_ex0/mulres0[23]
    SLICE_X57Y91         LUT6 (Prop_lut6_I3_O)        0.257    11.870 r  mips_top0/id_ex0/hilo_temp_o_reg[24]_i_2/O
                         net (fo=2, routed)           0.627    12.497    mips_top0/id_ex0/hilo_temp_o_reg[24]_i_2_n_11
    SLICE_X57Y85         LUT6 (Prop_lut6_I2_O)        0.105    12.602 r  mips_top0/id_ex0/mem_wdata[24]_i_2/O
                         net (fo=1, routed)           0.435    13.037    mips_top0/id_ex0/mem_wdata[24]_i_2_n_11
    SLICE_X51Y85         LUT5 (Prop_lut5_I0_O)        0.105    13.142 r  mips_top0/id_ex0/mem_wdata[24]_i_1/O
                         net (fo=3, routed)           0.703    13.845    mips_top0/ex_mem0/ex_alusel_reg[1][24]
    SLICE_X50Y77         FDRE                                         r  mips_top0/ex_mem0/mem_wdata_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  clk_pll/inst/clkout1_buf/O
                         net (fo=2363, routed)        1.427    18.760    mips_top0/ex_mem0/clk_out1
    SLICE_X50Y77         FDRE                                         r  mips_top0/ex_mem0/mem_wdata_reg[24]/C
                         clock pessimism             -0.448    18.312    
                         clock uncertainty           -0.108    18.205    
    SLICE_X50Y77         FDRE (Setup_fdre_C_D)       -0.059    18.146    mips_top0/ex_mem0/mem_wdata_reg[24]
  -------------------------------------------------------------------
                         required time                         18.146    
                         arrival time                         -13.845    
  -------------------------------------------------------------------
                         slack                                  4.301    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 mips_top0/mem_wb0/wb_hi_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mips_top0/hilo_reg0/hi_o_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.164ns (51.529%)  route 0.154ns (48.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout1_buf/O
                         net (fo=2363, routed)        0.644    -0.475    mips_top0/mem_wb0/clk_out1
    SLICE_X70Y99         FDRE                                         r  mips_top0/mem_wb0/wb_hi_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.311 r  mips_top0/mem_wb0/wb_hi_reg[31]/Q
                         net (fo=2, routed)           0.154    -0.157    mips_top0/hilo_reg0/wb_hi_reg[31][31]
    SLICE_X70Y100        FDRE                                         r  mips_top0/hilo_reg0/hi_o_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout1_buf/O
                         net (fo=2363, routed)        0.849    -0.302    mips_top0/hilo_reg0/clk_out1
    SLICE_X70Y100        FDRE                                         r  mips_top0/hilo_reg0/hi_o_reg[31]/C
                         clock pessimism              0.026    -0.276    
    SLICE_X70Y100        FDRE (Hold_fdre_C_D)         0.059    -0.217    mips_top0/hilo_reg0/hi_o_reg[31]
  -------------------------------------------------------------------
                         required time                          0.217    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 mips_top0/mem_wb0/wb_wdata_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mips_top0/regfile1/regs_reg_r1_0_31_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.329%)  route 0.109ns (43.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.240ns
    Source Clock Delay      (SCD):    -0.481ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout1_buf/O
                         net (fo=2363, routed)        0.638    -0.481    mips_top0/mem_wb0/clk_out1
    SLICE_X55Y75         FDRE                                         r  mips_top0/mem_wb0/wb_wdata_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.340 r  mips_top0/mem_wb0/wb_wdata_reg[8]/Q
                         net (fo=4, routed)           0.109    -0.231    mips_top0/regfile1/regs_reg_r1_0_31_6_11/DIB0
    SLICE_X56Y76         RAMD32                                       r  mips_top0/regfile1/regs_reg_r1_0_31_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout1_buf/O
                         net (fo=2363, routed)        0.911    -0.240    mips_top0/regfile1/regs_reg_r1_0_31_6_11/WCLK
    SLICE_X56Y76         RAMD32                                       r  mips_top0/regfile1/regs_reg_r1_0_31_6_11/RAMB/CLK
                         clock pessimism             -0.227    -0.467    
    SLICE_X56Y76         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146    -0.321    mips_top0/regfile1/regs_reg_r1_0_31_6_11/RAMB
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 mips_top0/mem_wb0/wb_hi_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mips_top0/hilo_reg0/hi_o_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.164ns (46.139%)  route 0.191ns (53.861%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.301ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout1_buf/O
                         net (fo=2363, routed)        0.645    -0.474    mips_top0/mem_wb0/clk_out1
    SLICE_X68Y99         FDRE                                         r  mips_top0/mem_wb0/wb_hi_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.310 r  mips_top0/mem_wb0/wb_hi_reg[11]/Q
                         net (fo=2, routed)           0.191    -0.119    mips_top0/hilo_reg0/wb_hi_reg[31][11]
    SLICE_X68Y100        FDRE                                         r  mips_top0/hilo_reg0/hi_o_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout1_buf/O
                         net (fo=2363, routed)        0.850    -0.301    mips_top0/hilo_reg0/clk_out1
    SLICE_X68Y100        FDRE                                         r  mips_top0/hilo_reg0/hi_o_reg[11]/C
                         clock pessimism              0.026    -0.275    
    SLICE_X68Y100        FDRE (Hold_fdre_C_D)         0.059    -0.216    mips_top0/hilo_reg0/hi_o_reg[11]
  -------------------------------------------------------------------
                         required time                          0.216    
                         arrival time                          -0.119    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 mips_top0/mem_wb0/wb_wdata_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mips_top0/regfile1/regs_reg_r2_0_31_24_29/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.129%)  route 0.119ns (45.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.233ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout1_buf/O
                         net (fo=2363, routed)        0.645    -0.474    mips_top0/mem_wb0/clk_out1
    SLICE_X51Y81         FDRE                                         r  mips_top0/mem_wb0/wb_wdata_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  mips_top0/mem_wb0/wb_wdata_reg[28]/Q
                         net (fo=4, routed)           0.119    -0.214    mips_top0/regfile1/regs_reg_r2_0_31_24_29/DIC0
    SLICE_X52Y82         RAMD32                                       r  mips_top0/regfile1/regs_reg_r2_0_31_24_29/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout1_buf/O
                         net (fo=2363, routed)        0.918    -0.233    mips_top0/regfile1/regs_reg_r2_0_31_24_29/WCLK
    SLICE_X52Y82         RAMD32                                       r  mips_top0/regfile1/regs_reg_r2_0_31_24_29/RAMC/CLK
                         clock pessimism             -0.226    -0.459    
    SLICE_X52Y82         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144    -0.315    mips_top0/regfile1/regs_reg_r2_0_31_24_29/RAMC
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 sramlike_to_ahb/mem_3bytes_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ahblite_to_axi/U0/AHB_IF/AXI_AADDR_i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.679%)  route 0.053ns (22.321%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.248ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout1_buf/O
                         net (fo=2363, routed)        0.631    -0.488    sramlike_to_ahb/clk_out1
    SLICE_X73Y76         FDRE                                         r  sramlike_to_ahb/mem_3bytes_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.347 r  sramlike_to_ahb/mem_3bytes_addr_reg[11]/Q
                         net (fo=1, routed)           0.053    -0.294    mips_top0/data_ahb_bus_if/mem_3bytes_addr_reg[31]_0[10]
    SLICE_X72Y76         LUT5 (Prop_lut5_I0_O)        0.045    -0.249 r  mips_top0/data_ahb_bus_if/ahblite_to_axi_i_21/O
                         net (fo=1, routed)           0.000    -0.249    ahblite_to_axi/U0/AHB_IF/s_ahb_haddr[11]
    SLICE_X72Y76         FDRE                                         r  ahblite_to_axi/U0/AHB_IF/AXI_AADDR_i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout1_buf/O
                         net (fo=2363, routed)        0.903    -0.248    ahblite_to_axi/U0/AHB_IF/s_ahb_hclk
    SLICE_X72Y76         FDRE                                         r  ahblite_to_axi/U0/AHB_IF/AXI_AADDR_i_reg[11]/C
                         clock pessimism             -0.227    -0.475    
    SLICE_X72Y76         FDRE (Hold_fdre_C_D)         0.121    -0.354    ahblite_to_axi/U0/AHB_IF/AXI_AADDR_i_reg[11]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 mips_top0/ex_mem0/mem_hi_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mips_top0/mem_wb0/wb_hi_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.209ns (37.142%)  route 0.354ns (62.858%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.229ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout1_buf/O
                         net (fo=2363, routed)        0.582    -0.538    mips_top0/ex_mem0/clk_out1
    SLICE_X62Y100        FDRE                                         r  mips_top0/ex_mem0/mem_hi_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y100        FDRE (Prop_fdre_C_Q)         0.164    -0.374 r  mips_top0/ex_mem0/mem_hi_reg[26]/Q
                         net (fo=2, routed)           0.354    -0.020    mips_top0/ex_mem0/wb_hi_reg[31]_0[26]
    SLICE_X64Y97         LUT2 (Prop_lut2_I0_O)        0.045     0.025 r  mips_top0/ex_mem0/wb_hi[26]_i_1/O
                         net (fo=1, routed)           0.000     0.025    mips_top0/mem_wb0/mem_hi_reg[31]_1[26]
    SLICE_X64Y97         FDRE                                         r  mips_top0/mem_wb0/wb_hi_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout1_buf/O
                         net (fo=2363, routed)        0.922    -0.229    mips_top0/mem_wb0/clk_out1
    SLICE_X64Y97         FDRE                                         r  mips_top0/mem_wb0/wb_hi_reg[26]/C
                         clock pessimism              0.026    -0.203    
    SLICE_X64Y97         FDRE (Hold_fdre_C_D)         0.120    -0.083    mips_top0/mem_wb0/wb_hi_reg[26]
  -------------------------------------------------------------------
                         required time                          0.083    
                         arrival time                           0.025    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 ahblite_to_axi/U0/AXI_WCHANNEL/local_wdata_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ahblite_to_axi/U0/AXI_WCHANNEL/M_AXI_WDATA_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.186ns (77.036%)  route 0.055ns (22.964%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.245ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout1_buf/O
                         net (fo=2363, routed)        0.633    -0.486    ahblite_to_axi/U0/AXI_WCHANNEL/s_ahb_hclk
    SLICE_X71Y71         FDRE                                         r  ahblite_to_axi/U0/AXI_WCHANNEL/local_wdata_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.345 r  ahblite_to_axi/U0/AXI_WCHANNEL/local_wdata_reg[3]/Q
                         net (fo=1, routed)           0.055    -0.290    ahblite_to_axi/U0/AXI_WCHANNEL/local_wdata[3]
    SLICE_X70Y71         LUT5 (Prop_lut5_I0_O)        0.045    -0.245 r  ahblite_to_axi/U0/AXI_WCHANNEL/M_AXI_WDATA_i[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.245    ahblite_to_axi/U0/AXI_WCHANNEL/p_1_in[3]
    SLICE_X70Y71         FDRE                                         r  ahblite_to_axi/U0/AXI_WCHANNEL/M_AXI_WDATA_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout1_buf/O
                         net (fo=2363, routed)        0.906    -0.245    ahblite_to_axi/U0/AXI_WCHANNEL/s_ahb_hclk
    SLICE_X70Y71         FDRE                                         r  ahblite_to_axi/U0/AXI_WCHANNEL/M_AXI_WDATA_i_reg[3]/C
                         clock pessimism             -0.228    -0.473    
    SLICE_X70Y71         FDRE (Hold_fdre_C_D)         0.120    -0.353    ahblite_to_axi/U0/AXI_WCHANNEL/M_AXI_WDATA_i_reg[3]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 mips_top0/mem_wb0/wb_wdata_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mips_top0/regfile1/regs_reg_r2_0_31_24_29/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.015%)  route 0.130ns (47.985%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.233ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout1_buf/O
                         net (fo=2363, routed)        0.645    -0.474    mips_top0/mem_wb0/clk_out1
    SLICE_X51Y81         FDRE                                         r  mips_top0/mem_wb0/wb_wdata_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  mips_top0/mem_wb0/wb_wdata_reg[26]/Q
                         net (fo=4, routed)           0.130    -0.203    mips_top0/regfile1/regs_reg_r2_0_31_24_29/DIB0
    SLICE_X52Y82         RAMD32                                       r  mips_top0/regfile1/regs_reg_r2_0_31_24_29/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout1_buf/O
                         net (fo=2363, routed)        0.918    -0.233    mips_top0/regfile1/regs_reg_r2_0_31_24_29/WCLK
    SLICE_X52Y82         RAMD32                                       r  mips_top0/regfile1/regs_reg_r2_0_31_24_29/RAMB/CLK
                         clock pessimism             -0.226    -0.459    
    SLICE_X52Y82         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146    -0.313    mips_top0/regfile1/regs_reg_r2_0_31_24_29/RAMB
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 mips_top0/mem_wb0/wb_wdata_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mips_top0/regfile1/regs_reg_r1_0_31_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.593%)  route 0.132ns (48.407%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.237ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout1_buf/O
                         net (fo=2363, routed)        0.641    -0.478    mips_top0/mem_wb0/clk_out1
    SLICE_X54Y77         FDRE                                         r  mips_top0/mem_wb0/wb_wdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.337 r  mips_top0/mem_wb0/wb_wdata_reg[0]/Q
                         net (fo=4, routed)           0.132    -0.205    mips_top0/regfile1/regs_reg_r1_0_31_0_5/DIA0
    SLICE_X56Y78         RAMD32                                       r  mips_top0/regfile1/regs_reg_r1_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout1_buf/O
                         net (fo=2363, routed)        0.914    -0.237    mips_top0/regfile1/regs_reg_r1_0_31_0_5/WCLK
    SLICE_X56Y78         RAMD32                                       r  mips_top0/regfile1/regs_reg_r1_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.227    -0.464    
    SLICE_X56Y78         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147    -0.317    mips_top0/regfile1/regs_reg_r1_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 mips_top0/mem_wb0/wb_wdata_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mips_top0/regfile1/regs_reg_r1_0_31_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.765%)  route 0.131ns (48.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.237ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout1_buf/O
                         net (fo=2363, routed)        0.641    -0.478    mips_top0/mem_wb0/clk_out1
    SLICE_X55Y78         FDRE                                         r  mips_top0/mem_wb0/wb_wdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.337 r  mips_top0/mem_wb0/wb_wdata_reg[4]/Q
                         net (fo=4, routed)           0.131    -0.206    mips_top0/regfile1/regs_reg_r1_0_31_0_5/DIC0
    SLICE_X56Y78         RAMD32                                       r  mips_top0/regfile1/regs_reg_r1_0_31_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout1_buf/O
                         net (fo=2363, routed)        0.914    -0.237    mips_top0/regfile1/regs_reg_r1_0_31_0_5/WCLK
    SLICE_X56Y78         RAMD32                                       r  mips_top0/regfile1/regs_reg_r1_0_31_0_5/RAMC/CLK
                         clock pessimism             -0.227    -0.464    
    SLICE_X56Y78         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144    -0.320    mips_top0/regfile1/regs_reg_r1_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.114    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_pll
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_pll/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X1Y13    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.000      17.830     RAMB36_X1Y13    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X4Y14    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.000      17.830     RAMB36_X4Y14    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X4Y10    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.000      17.830     RAMB36_X4Y10    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X0Y12    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.000      17.830     RAMB36_X0Y12    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X4Y15    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.000      17.830     RAMB36_X4Y15    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y2  clk_pll/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X56Y81    mips_top0/regfile1/regs_reg_r1_0_31_30_31/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X56Y81    mips_top0/regfile1/regs_reg_r1_0_31_30_31/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X56Y81    mips_top0/regfile1/regs_reg_r1_0_31_30_31/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X56Y81    mips_top0/regfile1/regs_reg_r1_0_31_30_31/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X56Y81    mips_top0/regfile1/regs_reg_r1_0_31_30_31/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X56Y81    mips_top0/regfile1/regs_reg_r1_0_31_30_31/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.130         10.000      8.870      SLICE_X56Y81    mips_top0/regfile1/regs_reg_r1_0_31_30_31/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.130         10.000      8.870      SLICE_X56Y81    mips_top0/regfile1/regs_reg_r1_0_31_30_31/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X52Y82    mips_top0/regfile1/regs_reg_r2_0_31_24_29/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X52Y82    mips_top0/regfile1/regs_reg_r2_0_31_24_29/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X56Y78    mips_top0/regfile1/regs_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X56Y78    mips_top0/regfile1/regs_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X56Y78    mips_top0/regfile1/regs_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X56Y78    mips_top0/regfile1/regs_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X56Y78    mips_top0/regfile1/regs_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X56Y78    mips_top0/regfile1/regs_reg_r1_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.130         10.000      8.870      SLICE_X56Y78    mips_top0/regfile1/regs_reg_r1_0_31_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.130         10.000      8.870      SLICE_X56Y78    mips_top0/regfile1/regs_reg_r1_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X52Y77    mips_top0/regfile1/regs_reg_r1_0_31_12_17/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X52Y77    mips_top0/regfile1/regs_reg_r1_0_31_12_17/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_pll
  To Clock:  clkfbout_clk_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_pll
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_pll/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.592         20.000      18.408     BUFGCTRL_X0Y12  clk_pll/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y2  clk_pll/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y2  clk_pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X0Y2  clk_pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y2  clk_pll/inst/plle2_adv_inst/CLKFBOUT



