Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri May 26 16:55:25 2023
| Host         : DESKTOP-91CQCSQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Uart8_timing_summary_routed.rpt -pb Uart8_timing_summary_routed.pb -rpx Uart8_timing_summary_routed.rpx -warn_on_violation
| Design       : Uart8
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (197)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (319)
5. checking no_input_delay (5)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (197)
--------------------------
 There are 109 register/latch pins with no clock driven by root clock pin: generatorInst/rxClk_reg/Q (HIGH)

 There are 88 register/latch pins with no clock driven by root clock pin: generatorInst/txClk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (319)
--------------------------------------------------
 There are 319 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.545        0.000                      0                   42        0.134        0.000                      0                   20        1.100        0.000                       0                    26  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk_p                 {0.000 2.500}        5.000           200.000         
  clk_out1_clk_wiz_0  {0.000 5.000}        10.000          100.000         
  clkfbout_clk_wiz_0  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_p                                                                                                                                                                   1.100        0.000                       0                     1  
  clk_out1_clk_wiz_0        7.545        0.000                      0                   20        0.134        0.000                      0                   20        4.600        0.000                       0                    22  
  clkfbout_clk_wiz_0                                                                                                                                                    3.592        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**default**                                   999.296        0.000                      0                   22                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_p
  To Clock:  clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y1  clkgen_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y1  clkgen_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  clkgen_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  clkgen_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  clkgen_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  clkgen_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        7.545ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.134ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.545ns  (required time - arrival time)
  Source:                 generatorInst/txClk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generatorInst/txClk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.446ns  (logic 0.429ns (17.536%)  route 2.017ns (82.464%))
  Logic Levels:           2  (BUFG=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.784ns = ( 8.216 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.347ns
    Clock Pessimism Removal (CPR):    -0.564ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clkgen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    clkgen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  clkgen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    clkgen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  clkgen_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.229    -2.347    generatorInst/rxCounter_reg[0]_0
    SLICE_X80Y196        FDRE                                         r  generatorInst/txClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y196        FDRE (Prop_fdre_C_Q)         0.204    -2.143 r  generatorInst/txClk_reg/Q
                         net (fo=1, routed)           0.430    -1.714    generatorInst/txClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.176    -1.538 r  generatorInst/txClk_BUFG_inst/O
                         net (fo=89, routed)          1.588     0.050    generatorInst/txClk_BUFG
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.049     0.099 r  generatorInst/txClk_i_1/O
                         net (fo=1, routed)           0.000     0.099    generatorInst/txClk_i_1_n_0
    SLICE_X80Y196        FDRE                                         r  generatorInst/txClk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clkgen_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  clkgen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    clkgen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  clkgen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    clkgen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.118 r  clkgen_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.098     8.216    generatorInst/rxCounter_reg[0]_0
    SLICE_X80Y196        FDRE                                         r  generatorInst/txClk_reg/C
                         clock pessimism             -0.564     7.653    
                         clock uncertainty           -0.066     7.586    
    SLICE_X80Y196        FDRE (Setup_fdre_C_D)        0.058     7.644    generatorInst/txClk_reg
  -------------------------------------------------------------------
                         required time                          7.644    
                         arrival time                          -0.099    
  -------------------------------------------------------------------
                         slack                                  7.545    

Slack (MET) :             7.707ns  (required time - arrival time)
  Source:                 generatorInst/rxClk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generatorInst/rxClk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.261ns  (logic 0.359ns (15.879%)  route 1.902ns (84.121%))
  Logic Levels:           2  (BUFG=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.784ns = ( 8.216 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.347ns
    Clock Pessimism Removal (CPR):    -0.564ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clkgen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    clkgen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  clkgen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    clkgen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  clkgen_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.229    -2.347    generatorInst/rxCounter_reg[0]_0
    SLICE_X80Y196        FDRE                                         r  generatorInst/rxClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y196        FDRE (Prop_fdre_C_Q)         0.223    -2.124 r  generatorInst/rxClk_reg/Q
                         net (fo=1, routed)           0.519    -1.605    generatorInst/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.512 r  generatorInst/CLK_BUFG_inst/O
                         net (fo=110, routed)         1.383    -0.130    generatorInst/CLK_BUFG
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.043    -0.087 r  generatorInst/rxClk_i_1/O
                         net (fo=1, routed)           0.000    -0.087    generatorInst/rxClk_i_1_n_0
    SLICE_X80Y196        FDRE                                         r  generatorInst/rxClk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clkgen_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  clkgen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    clkgen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  clkgen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    clkgen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.118 r  clkgen_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.098     8.216    generatorInst/rxCounter_reg[0]_0
    SLICE_X80Y196        FDRE                                         r  generatorInst/rxClk_reg/C
                         clock pessimism             -0.564     7.653    
                         clock uncertainty           -0.066     7.586    
    SLICE_X80Y196        FDRE (Setup_fdre_C_D)        0.034     7.620    generatorInst/rxClk_reg
  -------------------------------------------------------------------
                         required time                          7.620    
                         arrival time                           0.087    
  -------------------------------------------------------------------
                         slack                                  7.707    

Slack (MET) :             8.225ns  (required time - arrival time)
  Source:                 generatorInst/rxCounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generatorInst/rxCounter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.717ns  (logic 0.445ns (25.919%)  route 1.272ns (74.081%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.784ns = ( 8.216 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.347ns
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clkgen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    clkgen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  clkgen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    clkgen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  clkgen_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.229    -2.347    generatorInst/rxCounter_reg[0]_0
    SLICE_X82Y196        FDRE                                         r  generatorInst/rxCounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y196        FDRE (Prop_fdre_C_Q)         0.236    -2.111 f  generatorInst/rxCounter_reg[8]/Q
                         net (fo=2, routed)           0.470    -1.641    generatorInst/rxCounter[8]
    SLICE_X82Y196        LUT5 (Prop_lut5_I0_O)        0.123    -1.518 r  generatorInst/rxCounter[8]_i_4/O
                         net (fo=1, routed)           0.358    -1.160    generatorInst/rxCounter[8]_i_4_n_0
    SLICE_X83Y196        LUT5 (Prop_lut5_I0_O)        0.043    -1.117 r  generatorInst/rxCounter[8]_i_3/O
                         net (fo=9, routed)           0.444    -0.674    generatorInst/rxCounter[8]_i_3_n_0
    SLICE_X83Y197        LUT6 (Prop_lut6_I0_O)        0.043    -0.631 r  generatorInst/rxCounter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.631    generatorInst/rxCounter_0[4]
    SLICE_X83Y197        FDRE                                         r  generatorInst/rxCounter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clkgen_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  clkgen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    clkgen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  clkgen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    clkgen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.118 r  clkgen_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.098     8.216    generatorInst/rxCounter_reg[0]_0
    SLICE_X83Y197        FDRE                                         r  generatorInst/rxCounter_reg[4]/C
                         clock pessimism             -0.589     7.628    
                         clock uncertainty           -0.066     7.561    
    SLICE_X83Y197        FDRE (Setup_fdre_C_D)        0.033     7.594    generatorInst/rxCounter_reg[4]
  -------------------------------------------------------------------
                         required time                          7.594    
                         arrival time                           0.631    
  -------------------------------------------------------------------
                         slack                                  8.225    

Slack (MET) :             8.226ns  (required time - arrival time)
  Source:                 generatorInst/rxCounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generatorInst/rxCounter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.717ns  (logic 0.445ns (25.919%)  route 1.272ns (74.081%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.784ns = ( 8.216 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.347ns
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clkgen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    clkgen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  clkgen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    clkgen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  clkgen_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.229    -2.347    generatorInst/rxCounter_reg[0]_0
    SLICE_X82Y196        FDRE                                         r  generatorInst/rxCounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y196        FDRE (Prop_fdre_C_Q)         0.236    -2.111 f  generatorInst/rxCounter_reg[8]/Q
                         net (fo=2, routed)           0.470    -1.641    generatorInst/rxCounter[8]
    SLICE_X82Y196        LUT5 (Prop_lut5_I0_O)        0.123    -1.518 r  generatorInst/rxCounter[8]_i_4/O
                         net (fo=1, routed)           0.358    -1.160    generatorInst/rxCounter[8]_i_4_n_0
    SLICE_X83Y196        LUT5 (Prop_lut5_I0_O)        0.043    -1.117 r  generatorInst/rxCounter[8]_i_3/O
                         net (fo=9, routed)           0.444    -0.674    generatorInst/rxCounter[8]_i_3_n_0
    SLICE_X83Y197        LUT4 (Prop_lut4_I0_O)        0.043    -0.631 r  generatorInst/rxCounter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.631    generatorInst/rxCounter_0[2]
    SLICE_X83Y197        FDRE                                         r  generatorInst/rxCounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clkgen_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  clkgen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    clkgen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  clkgen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    clkgen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.118 r  clkgen_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.098     8.216    generatorInst/rxCounter_reg[0]_0
    SLICE_X83Y197        FDRE                                         r  generatorInst/rxCounter_reg[2]/C
                         clock pessimism             -0.589     7.628    
                         clock uncertainty           -0.066     7.561    
    SLICE_X83Y197        FDRE (Setup_fdre_C_D)        0.034     7.595    generatorInst/rxCounter_reg[2]
  -------------------------------------------------------------------
                         required time                          7.595    
                         arrival time                           0.631    
  -------------------------------------------------------------------
                         slack                                  8.226    

Slack (MET) :             8.241ns  (required time - arrival time)
  Source:                 generatorInst/rxCounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generatorInst/rxCounter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.726ns  (logic 0.454ns (26.306%)  route 1.272ns (73.694%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.784ns = ( 8.216 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.347ns
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clkgen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    clkgen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  clkgen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    clkgen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  clkgen_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.229    -2.347    generatorInst/rxCounter_reg[0]_0
    SLICE_X82Y196        FDRE                                         r  generatorInst/rxCounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y196        FDRE (Prop_fdre_C_Q)         0.236    -2.111 f  generatorInst/rxCounter_reg[8]/Q
                         net (fo=2, routed)           0.470    -1.641    generatorInst/rxCounter[8]
    SLICE_X82Y196        LUT5 (Prop_lut5_I0_O)        0.123    -1.518 r  generatorInst/rxCounter[8]_i_4/O
                         net (fo=1, routed)           0.358    -1.160    generatorInst/rxCounter[8]_i_4_n_0
    SLICE_X83Y196        LUT5 (Prop_lut5_I0_O)        0.043    -1.117 r  generatorInst/rxCounter[8]_i_3/O
                         net (fo=9, routed)           0.444    -0.674    generatorInst/rxCounter[8]_i_3_n_0
    SLICE_X83Y197        LUT5 (Prop_lut5_I0_O)        0.052    -0.622 r  generatorInst/rxCounter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.622    generatorInst/rxCounter_0[3]
    SLICE_X83Y197        FDRE                                         r  generatorInst/rxCounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clkgen_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  clkgen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    clkgen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  clkgen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    clkgen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.118 r  clkgen_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.098     8.216    generatorInst/rxCounter_reg[0]_0
    SLICE_X83Y197        FDRE                                         r  generatorInst/rxCounter_reg[3]/C
                         clock pessimism             -0.589     7.628    
                         clock uncertainty           -0.066     7.561    
    SLICE_X83Y197        FDRE (Setup_fdre_C_D)        0.058     7.619    generatorInst/rxCounter_reg[3]
  -------------------------------------------------------------------
                         required time                          7.619    
                         arrival time                           0.622    
  -------------------------------------------------------------------
                         slack                                  8.241    

Slack (MET) :             8.249ns  (required time - arrival time)
  Source:                 generatorInst/rxCounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generatorInst/rxCounter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.749ns  (logic 0.445ns (25.448%)  route 1.304ns (74.552%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.784ns = ( 8.216 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.347ns
    Clock Pessimism Removal (CPR):    -0.564ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clkgen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    clkgen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  clkgen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    clkgen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  clkgen_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.229    -2.347    generatorInst/rxCounter_reg[0]_0
    SLICE_X82Y196        FDRE                                         r  generatorInst/rxCounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y196        FDRE (Prop_fdre_C_Q)         0.236    -2.111 f  generatorInst/rxCounter_reg[8]/Q
                         net (fo=2, routed)           0.470    -1.641    generatorInst/rxCounter[8]
    SLICE_X82Y196        LUT5 (Prop_lut5_I0_O)        0.123    -1.518 r  generatorInst/rxCounter[8]_i_4/O
                         net (fo=1, routed)           0.358    -1.160    generatorInst/rxCounter[8]_i_4_n_0
    SLICE_X83Y196        LUT5 (Prop_lut5_I0_O)        0.043    -1.117 r  generatorInst/rxCounter[8]_i_3/O
                         net (fo=9, routed)           0.475    -0.642    generatorInst/rxCounter[8]_i_3_n_0
    SLICE_X82Y196        LUT4 (Prop_lut4_I2_O)        0.043    -0.599 r  generatorInst/rxCounter[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.599    generatorInst/rxCounter_0[7]
    SLICE_X82Y196        FDRE                                         r  generatorInst/rxCounter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clkgen_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  clkgen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    clkgen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  clkgen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    clkgen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.118 r  clkgen_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.098     8.216    generatorInst/rxCounter_reg[0]_0
    SLICE_X82Y196        FDRE                                         r  generatorInst/rxCounter_reg[7]/C
                         clock pessimism             -0.564     7.653    
                         clock uncertainty           -0.066     7.586    
    SLICE_X82Y196        FDRE (Setup_fdre_C_D)        0.064     7.650    generatorInst/rxCounter_reg[7]
  -------------------------------------------------------------------
                         required time                          7.650    
                         arrival time                           0.599    
  -------------------------------------------------------------------
                         slack                                  8.249    

Slack (MET) :             8.267ns  (required time - arrival time)
  Source:                 generatorInst/rxCounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generatorInst/rxCounter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.753ns  (logic 0.449ns (25.618%)  route 1.304ns (74.382%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.784ns = ( 8.216 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.347ns
    Clock Pessimism Removal (CPR):    -0.564ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clkgen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    clkgen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  clkgen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    clkgen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  clkgen_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.229    -2.347    generatorInst/rxCounter_reg[0]_0
    SLICE_X82Y196        FDRE                                         r  generatorInst/rxCounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y196        FDRE (Prop_fdre_C_Q)         0.236    -2.111 f  generatorInst/rxCounter_reg[8]/Q
                         net (fo=2, routed)           0.470    -1.641    generatorInst/rxCounter[8]
    SLICE_X82Y196        LUT5 (Prop_lut5_I0_O)        0.123    -1.518 r  generatorInst/rxCounter[8]_i_4/O
                         net (fo=1, routed)           0.358    -1.160    generatorInst/rxCounter[8]_i_4_n_0
    SLICE_X83Y196        LUT5 (Prop_lut5_I0_O)        0.043    -1.117 r  generatorInst/rxCounter[8]_i_3/O
                         net (fo=9, routed)           0.475    -0.642    generatorInst/rxCounter[8]_i_3_n_0
    SLICE_X82Y196        LUT5 (Prop_lut5_I3_O)        0.047    -0.595 r  generatorInst/rxCounter[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.595    generatorInst/rxCounter_0[8]
    SLICE_X82Y196        FDRE                                         r  generatorInst/rxCounter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clkgen_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  clkgen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    clkgen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  clkgen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    clkgen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.118 r  clkgen_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.098     8.216    generatorInst/rxCounter_reg[0]_0
    SLICE_X82Y196        FDRE                                         r  generatorInst/rxCounter_reg[8]/C
                         clock pessimism             -0.564     7.653    
                         clock uncertainty           -0.066     7.586    
    SLICE_X82Y196        FDRE (Setup_fdre_C_D)        0.086     7.672    generatorInst/rxCounter_reg[8]
  -------------------------------------------------------------------
                         required time                          7.672    
                         arrival time                           0.595    
  -------------------------------------------------------------------
                         slack                                  8.267    

Slack (MET) :             8.294ns  (required time - arrival time)
  Source:                 generatorInst/txCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generatorInst/txCounter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.652ns  (logic 0.487ns (29.475%)  route 1.165ns (70.525%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.784ns = ( 8.216 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.347ns
    Clock Pessimism Removal (CPR):    -0.585ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clkgen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    clkgen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  clkgen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    clkgen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  clkgen_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.229    -2.347    generatorInst/rxCounter_reg[0]_0
    SLICE_X82Y195        FDRE                                         r  generatorInst/txCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y195        FDRE (Prop_fdre_C_Q)         0.259    -2.088 r  generatorInst/txCounter_reg[1]/Q
                         net (fo=7, routed)           0.472    -1.616    generatorInst/txCounter[1]
    SLICE_X83Y195        LUT5 (Prop_lut5_I4_O)        0.049    -1.567 r  generatorInst/txCounter[8]_i_4/O
                         net (fo=1, routed)           0.220    -1.347    generatorInst/txCounter[8]_i_4_n_0
    SLICE_X82Y195        LUT5 (Prop_lut5_I0_O)        0.136    -1.211 r  generatorInst/txCounter[8]_i_3/O
                         net (fo=9, routed)           0.473    -0.738    generatorInst/txCounter[8]_i_3_n_0
    SLICE_X83Y195        LUT4 (Prop_lut4_I2_O)        0.043    -0.695 r  generatorInst/txCounter[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.695    generatorInst/txCounter_1[7]
    SLICE_X83Y195        FDRE                                         r  generatorInst/txCounter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clkgen_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  clkgen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    clkgen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  clkgen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    clkgen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.118 r  clkgen_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.098     8.216    generatorInst/rxCounter_reg[0]_0
    SLICE_X83Y195        FDRE                                         r  generatorInst/txCounter_reg[7]/C
                         clock pessimism             -0.585     7.632    
                         clock uncertainty           -0.066     7.565    
    SLICE_X83Y195        FDRE (Setup_fdre_C_D)        0.034     7.599    generatorInst/txCounter_reg[7]
  -------------------------------------------------------------------
                         required time                          7.599    
                         arrival time                           0.695    
  -------------------------------------------------------------------
                         slack                                  8.294    

Slack (MET) :             8.310ns  (required time - arrival time)
  Source:                 generatorInst/txCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generatorInst/txCounter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.660ns  (logic 0.495ns (29.814%)  route 1.165ns (70.186%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.784ns = ( 8.216 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.347ns
    Clock Pessimism Removal (CPR):    -0.585ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clkgen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    clkgen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  clkgen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    clkgen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  clkgen_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.229    -2.347    generatorInst/rxCounter_reg[0]_0
    SLICE_X82Y195        FDRE                                         r  generatorInst/txCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y195        FDRE (Prop_fdre_C_Q)         0.259    -2.088 r  generatorInst/txCounter_reg[1]/Q
                         net (fo=7, routed)           0.472    -1.616    generatorInst/txCounter[1]
    SLICE_X83Y195        LUT5 (Prop_lut5_I4_O)        0.049    -1.567 r  generatorInst/txCounter[8]_i_4/O
                         net (fo=1, routed)           0.220    -1.347    generatorInst/txCounter[8]_i_4_n_0
    SLICE_X82Y195        LUT5 (Prop_lut5_I0_O)        0.136    -1.211 r  generatorInst/txCounter[8]_i_3/O
                         net (fo=9, routed)           0.473    -0.738    generatorInst/txCounter[8]_i_3_n_0
    SLICE_X83Y195        LUT5 (Prop_lut5_I3_O)        0.051    -0.687 r  generatorInst/txCounter[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.687    generatorInst/txCounter_1[8]
    SLICE_X83Y195        FDRE                                         r  generatorInst/txCounter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clkgen_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  clkgen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    clkgen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  clkgen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    clkgen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.118 r  clkgen_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.098     8.216    generatorInst/rxCounter_reg[0]_0
    SLICE_X83Y195        FDRE                                         r  generatorInst/txCounter_reg[8]/C
                         clock pessimism             -0.585     7.632    
                         clock uncertainty           -0.066     7.565    
    SLICE_X83Y195        FDRE (Setup_fdre_C_D)        0.058     7.623    generatorInst/txCounter_reg[8]
  -------------------------------------------------------------------
                         required time                          7.623    
                         arrival time                           0.687    
  -------------------------------------------------------------------
                         slack                                  8.310    

Slack (MET) :             8.311ns  (required time - arrival time)
  Source:                 generatorInst/rxCounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generatorInst/rxCounter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.636ns  (logic 0.445ns (27.202%)  route 1.191ns (72.798%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.784ns = ( 8.216 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.347ns
    Clock Pessimism Removal (CPR):    -0.585ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clkgen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    clkgen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  clkgen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    clkgen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  clkgen_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.229    -2.347    generatorInst/rxCounter_reg[0]_0
    SLICE_X82Y196        FDRE                                         r  generatorInst/rxCounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y196        FDRE (Prop_fdre_C_Q)         0.236    -2.111 f  generatorInst/rxCounter_reg[8]/Q
                         net (fo=2, routed)           0.470    -1.641    generatorInst/rxCounter[8]
    SLICE_X82Y196        LUT5 (Prop_lut5_I0_O)        0.123    -1.518 r  generatorInst/rxCounter[8]_i_4/O
                         net (fo=1, routed)           0.358    -1.160    generatorInst/rxCounter[8]_i_4_n_0
    SLICE_X83Y196        LUT5 (Prop_lut5_I0_O)        0.043    -1.117 r  generatorInst/rxCounter[8]_i_3/O
                         net (fo=9, routed)           0.363    -0.754    generatorInst/rxCounter[8]_i_3_n_0
    SLICE_X83Y196        LUT3 (Prop_lut3_I0_O)        0.043    -0.711 r  generatorInst/rxCounter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.711    generatorInst/rxCounter_0[1]
    SLICE_X83Y196        FDRE                                         r  generatorInst/rxCounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clkgen_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  clkgen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    clkgen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  clkgen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    clkgen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.118 r  clkgen_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.098     8.216    generatorInst/rxCounter_reg[0]_0
    SLICE_X83Y196        FDRE                                         r  generatorInst/rxCounter_reg[1]/C
                         clock pessimism             -0.585     7.632    
                         clock uncertainty           -0.066     7.565    
    SLICE_X83Y196        FDRE (Setup_fdre_C_D)        0.034     7.599    generatorInst/rxCounter_reg[1]
  -------------------------------------------------------------------
                         required time                          7.599    
                         arrival time                           0.711    
  -------------------------------------------------------------------
                         slack                                  8.311    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 generatorInst/txCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generatorInst/txCounter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.146ns (70.733%)  route 0.060ns (29.267%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.691ns
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    -0.063ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clkgen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    clkgen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  clkgen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    clkgen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  clkgen_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.543    -0.640    generatorInst/rxCounter_reg[0]_0
    SLICE_X82Y195        FDRE                                         r  generatorInst/txCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y195        FDRE (Prop_fdre_C_Q)         0.118    -0.522 r  generatorInst/txCounter_reg[0]/Q
                         net (fo=8, routed)           0.060    -0.461    generatorInst/txCounter[0]
    SLICE_X83Y195        LUT6 (Prop_lut6_I3_O)        0.028    -0.433 r  generatorInst/txCounter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.433    generatorInst/txCounter_1[4]
    SLICE_X83Y195        FDRE                                         r  generatorInst/txCounter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clkgen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    clkgen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  clkgen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    clkgen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  clkgen_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.742    -0.691    generatorInst/rxCounter_reg[0]_0
    SLICE_X83Y195        FDRE                                         r  generatorInst/txCounter_reg[4]/C
                         clock pessimism              0.063    -0.629    
    SLICE_X83Y195        FDRE (Hold_fdre_C_D)         0.061    -0.568    generatorInst/txCounter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.568    
                         arrival time                          -0.433    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 generatorInst/rxCounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generatorInst/rxCounter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.157ns (70.221%)  route 0.067ns (29.779%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.690ns
    Source Clock Delay      (SCD):    -0.639ns
    Clock Pessimism Removal (CPR):    -0.052ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clkgen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    clkgen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  clkgen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    clkgen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  clkgen_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.544    -0.639    generatorInst/rxCounter_reg[0]_0
    SLICE_X83Y197        FDRE                                         r  generatorInst/rxCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y197        FDRE (Prop_fdre_C_Q)         0.091    -0.548 r  generatorInst/rxCounter_reg[3]/Q
                         net (fo=5, routed)           0.067    -0.481    generatorInst/rxCounter[3]
    SLICE_X83Y197        LUT6 (Prop_lut6_I1_O)        0.066    -0.415 r  generatorInst/rxCounter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.415    generatorInst/rxCounter_0[4]
    SLICE_X83Y197        FDRE                                         r  generatorInst/rxCounter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clkgen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    clkgen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  clkgen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    clkgen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  clkgen_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.743    -0.690    generatorInst/rxCounter_reg[0]_0
    SLICE_X83Y197        FDRE                                         r  generatorInst/rxCounter_reg[4]/C
                         clock pessimism              0.052    -0.639    
    SLICE_X83Y197        FDRE (Hold_fdre_C_D)         0.060    -0.579    generatorInst/rxCounter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.579    
                         arrival time                          -0.415    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 generatorInst/rxCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generatorInst/rxCounter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.130ns (48.166%)  route 0.140ns (51.834%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.690ns
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    -0.066ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clkgen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    clkgen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  clkgen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    clkgen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  clkgen_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.543    -0.640    generatorInst/rxCounter_reg[0]_0
    SLICE_X83Y196        FDRE                                         r  generatorInst/rxCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y196        FDRE (Prop_fdre_C_Q)         0.100    -0.540 r  generatorInst/rxCounter_reg[1]/Q
                         net (fo=7, routed)           0.140    -0.400    generatorInst/rxCounter[1]
    SLICE_X83Y197        LUT5 (Prop_lut5_I1_O)        0.030    -0.370 r  generatorInst/rxCounter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.370    generatorInst/rxCounter_0[3]
    SLICE_X83Y197        FDRE                                         r  generatorInst/rxCounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clkgen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    clkgen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  clkgen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    clkgen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  clkgen_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.743    -0.690    generatorInst/rxCounter_reg[0]_0
    SLICE_X83Y197        FDRE                                         r  generatorInst/rxCounter_reg[3]/C
                         clock pessimism              0.066    -0.625    
    SLICE_X83Y197        FDRE (Hold_fdre_C_D)         0.075    -0.550    generatorInst/rxCounter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                          -0.370    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 generatorInst/rxCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generatorInst/rxCounter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.128ns (47.779%)  route 0.140ns (52.221%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.690ns
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    -0.066ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clkgen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    clkgen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  clkgen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    clkgen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  clkgen_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.543    -0.640    generatorInst/rxCounter_reg[0]_0
    SLICE_X83Y196        FDRE                                         r  generatorInst/rxCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y196        FDRE (Prop_fdre_C_Q)         0.100    -0.540 r  generatorInst/rxCounter_reg[1]/Q
                         net (fo=7, routed)           0.140    -0.400    generatorInst/rxCounter[1]
    SLICE_X83Y197        LUT4 (Prop_lut4_I2_O)        0.028    -0.372 r  generatorInst/rxCounter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.372    generatorInst/rxCounter_0[2]
    SLICE_X83Y197        FDRE                                         r  generatorInst/rxCounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clkgen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    clkgen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  clkgen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    clkgen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  clkgen_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.743    -0.690    generatorInst/rxCounter_reg[0]_0
    SLICE_X83Y197        FDRE                                         r  generatorInst/rxCounter_reg[2]/C
                         clock pessimism              0.066    -0.625    
    SLICE_X83Y197        FDRE (Hold_fdre_C_D)         0.060    -0.565    generatorInst/rxCounter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.565    
                         arrival time                          -0.372    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 generatorInst/rxCounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generatorInst/rxCounter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.145ns (49.478%)  route 0.148ns (50.522%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.691ns
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    -0.052ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clkgen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    clkgen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  clkgen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    clkgen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  clkgen_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.543    -0.640    generatorInst/rxCounter_reg[0]_0
    SLICE_X82Y196        FDRE                                         r  generatorInst/rxCounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y196        FDRE (Prop_fdre_C_Q)         0.118    -0.522 r  generatorInst/rxCounter_reg[7]/Q
                         net (fo=3, routed)           0.148    -0.374    generatorInst/rxCounter[7]
    SLICE_X82Y196        LUT5 (Prop_lut5_I2_O)        0.027    -0.347 r  generatorInst/rxCounter[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.347    generatorInst/rxCounter_0[8]
    SLICE_X82Y196        FDRE                                         r  generatorInst/rxCounter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clkgen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    clkgen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  clkgen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    clkgen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  clkgen_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.742    -0.691    generatorInst/rxCounter_reg[0]_0
    SLICE_X82Y196        FDRE                                         r  generatorInst/rxCounter_reg[8]/C
                         clock pessimism              0.052    -0.640    
    SLICE_X82Y196        FDRE (Hold_fdre_C_D)         0.096    -0.544    generatorInst/rxCounter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.544    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 generatorInst/txCounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generatorInst/txCounter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.128ns (48.461%)  route 0.136ns (51.539%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.691ns
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    -0.052ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clkgen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    clkgen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  clkgen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    clkgen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  clkgen_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.543    -0.640    generatorInst/rxCounter_reg[0]_0
    SLICE_X81Y195        FDRE                                         r  generatorInst/txCounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y195        FDRE (Prop_fdre_C_Q)         0.100    -0.540 r  generatorInst/txCounter_reg[6]/Q
                         net (fo=4, routed)           0.136    -0.403    generatorInst/txCounter[6]
    SLICE_X81Y195        LUT3 (Prop_lut3_I2_O)        0.028    -0.375 r  generatorInst/txCounter[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.375    generatorInst/txCounter_1[6]
    SLICE_X81Y195        FDRE                                         r  generatorInst/txCounter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clkgen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    clkgen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  clkgen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    clkgen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  clkgen_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.742    -0.691    generatorInst/rxCounter_reg[0]_0
    SLICE_X81Y195        FDRE                                         r  generatorInst/txCounter_reg[6]/C
                         clock pessimism              0.052    -0.640    
    SLICE_X81Y195        FDRE (Hold_fdre_C_D)         0.060    -0.580    generatorInst/txCounter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.580    
                         arrival time                          -0.375    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 generatorInst/rxCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generatorInst/rxCounter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.146ns (52.582%)  route 0.132ns (47.418%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.691ns
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    -0.063ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clkgen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    clkgen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  clkgen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    clkgen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  clkgen_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.543    -0.640    generatorInst/rxCounter_reg[0]_0
    SLICE_X82Y196        FDRE                                         r  generatorInst/rxCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y196        FDRE (Prop_fdre_C_Q)         0.118    -0.522 r  generatorInst/rxCounter_reg[0]/Q
                         net (fo=8, routed)           0.132    -0.390    generatorInst/rxCounter[0]
    SLICE_X83Y196        LUT3 (Prop_lut3_I1_O)        0.028    -0.362 r  generatorInst/rxCounter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.362    generatorInst/rxCounter_0[1]
    SLICE_X83Y196        FDRE                                         r  generatorInst/rxCounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clkgen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    clkgen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  clkgen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    clkgen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  clkgen_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.742    -0.691    generatorInst/rxCounter_reg[0]_0
    SLICE_X83Y196        FDRE                                         r  generatorInst/rxCounter_reg[1]/C
                         clock pessimism              0.063    -0.629    
    SLICE_X83Y196        FDRE (Hold_fdre_C_D)         0.060    -0.569    generatorInst/rxCounter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.569    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 generatorInst/rxCounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generatorInst/rxCounter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.146ns (49.650%)  route 0.148ns (50.350%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.691ns
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    -0.052ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clkgen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    clkgen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  clkgen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    clkgen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  clkgen_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.543    -0.640    generatorInst/rxCounter_reg[0]_0
    SLICE_X82Y196        FDRE                                         r  generatorInst/rxCounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y196        FDRE (Prop_fdre_C_Q)         0.118    -0.522 r  generatorInst/rxCounter_reg[7]/Q
                         net (fo=3, routed)           0.148    -0.374    generatorInst/rxCounter[7]
    SLICE_X82Y196        LUT4 (Prop_lut4_I3_O)        0.028    -0.346 r  generatorInst/rxCounter[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.346    generatorInst/rxCounter_0[7]
    SLICE_X82Y196        FDRE                                         r  generatorInst/rxCounter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clkgen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    clkgen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  clkgen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    clkgen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  clkgen_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.742    -0.691    generatorInst/rxCounter_reg[0]_0
    SLICE_X82Y196        FDRE                                         r  generatorInst/rxCounter_reg[7]/C
                         clock pessimism              0.052    -0.640    
    SLICE_X82Y196        FDRE (Hold_fdre_C_D)         0.087    -0.553    generatorInst/rxCounter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.553    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 generatorInst/txCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generatorInst/txCounter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.146ns (48.399%)  route 0.156ns (51.601%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.691ns
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    -0.052ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clkgen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    clkgen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  clkgen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    clkgen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  clkgen_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.543    -0.640    generatorInst/rxCounter_reg[0]_0
    SLICE_X82Y195        FDRE                                         r  generatorInst/txCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y195        FDRE (Prop_fdre_C_Q)         0.118    -0.522 r  generatorInst/txCounter_reg[1]/Q
                         net (fo=7, routed)           0.156    -0.366    generatorInst/txCounter[1]
    SLICE_X82Y195        LUT3 (Prop_lut3_I2_O)        0.028    -0.338 r  generatorInst/txCounter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.338    generatorInst/txCounter_1[1]
    SLICE_X82Y195        FDRE                                         r  generatorInst/txCounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clkgen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    clkgen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  clkgen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    clkgen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  clkgen_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.742    -0.691    generatorInst/rxCounter_reg[0]_0
    SLICE_X82Y195        FDRE                                         r  generatorInst/txCounter_reg[1]/C
                         clock pessimism              0.052    -0.640    
    SLICE_X82Y195        FDRE (Hold_fdre_C_D)         0.087    -0.553    generatorInst/txCounter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.553    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 generatorInst/rxCounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generatorInst/rxCounter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.146ns (42.515%)  route 0.197ns (57.485%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.691ns
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    -0.052ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clkgen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    clkgen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  clkgen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    clkgen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  clkgen_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.543    -0.640    generatorInst/rxCounter_reg[0]_0
    SLICE_X82Y196        FDRE                                         r  generatorInst/rxCounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y196        FDRE (Prop_fdre_C_Q)         0.118    -0.522 r  generatorInst/rxCounter_reg[6]/Q
                         net (fo=4, routed)           0.197    -0.324    generatorInst/rxCounter[6]
    SLICE_X82Y196        LUT3 (Prop_lut3_I2_O)        0.028    -0.296 r  generatorInst/rxCounter[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.296    generatorInst/rxCounter_0[6]
    SLICE_X82Y196        FDRE                                         r  generatorInst/rxCounter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clkgen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    clkgen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  clkgen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    clkgen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  clkgen_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.742    -0.691    generatorInst/rxCounter_reg[0]_0
    SLICE_X82Y196        FDRE                                         r  generatorInst/rxCounter_reg[6]/C
                         clock pessimism              0.052    -0.640    
    SLICE_X82Y196        FDRE (Hold_fdre_C_D)         0.087    -0.553    generatorInst/rxCounter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.553    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkgen_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.408         10.000      8.591      BUFGCTRL_X0Y2    clkgen_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         10.000      8.929      MMCME2_ADV_X1Y1  clkgen_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X83Y197    generatorInst/rxCounter_reg[3]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X83Y196    generatorInst/rxCounter_reg[5]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X82Y196    generatorInst/rxCounter_reg[8]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X80Y196    generatorInst/txClk_reg/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X83Y195    generatorInst/txCounter_reg[3]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X82Y195    generatorInst/txCounter_reg[5]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X83Y195    generatorInst/txCounter_reg[8]/C
Min Period        n/a     FDRE/C              n/a            0.700         10.000      9.300      SLICE_X80Y196    generatorInst/rxClk_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  clkgen_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X83Y197    generatorInst/rxCounter_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X83Y197    generatorInst/rxCounter_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X83Y196    generatorInst/rxCounter_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X83Y196    generatorInst/rxCounter_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X82Y196    generatorInst/rxCounter_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X82Y196    generatorInst/rxCounter_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X80Y196    generatorInst/txClk_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X80Y196    generatorInst/txClk_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X83Y195    generatorInst/txCounter_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X83Y195    generatorInst/txCounter_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X80Y196    generatorInst/rxClk_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X80Y196    generatorInst/rxClk_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X82Y196    generatorInst/rxCounter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X82Y196    generatorInst/rxCounter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X83Y196    generatorInst/rxCounter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X83Y196    generatorInst/rxCounter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X83Y197    generatorInst/rxCounter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X83Y197    generatorInst/rxCounter_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X83Y197    generatorInst/rxCounter_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X83Y196    generatorInst/rxCounter_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clkgen_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.408         5.000       3.591      BUFGCTRL_X0Y3    clkgen_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y1  clkgen_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y1  clkgen_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y1  clkgen_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y1  clkgen_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack      999.296ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             999.296ns  (required time - arrival time)
  Source:                 rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.640ns  (logic 0.236ns (36.897%)  route 0.404ns (63.103%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y155        FDRE                         0.000     0.000 r  rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X10Y155        FDRE (Prop_fdre_C_Q)         0.236     0.236 r  rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.404     0.640    rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[9]
    SLICE_X10Y158        FDRE                                         r  rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X10Y158        FDRE (Setup_fdre_C_D)       -0.064   999.936    rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                        999.936    
                         arrival time                          -0.640    
  -------------------------------------------------------------------
                         slack                                999.296    

Slack (MET) :             999.313ns  (required time - arrival time)
  Source:                 rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.597ns  (logic 0.236ns (39.525%)  route 0.361ns (60.475%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y155        FDRE                         0.000     0.000 r  rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X10Y155        FDRE (Prop_fdre_C_Q)         0.236     0.236 r  rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.361     0.597    rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X11Y155        FDRE                                         r  rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X11Y155        FDRE (Setup_fdre_C_D)       -0.090   999.910    rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        999.910    
                         arrival time                          -0.597    
  -------------------------------------------------------------------
                         slack                                999.313    

Slack (MET) :             999.340ns  (required time - arrival time)
  Source:                 rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.682ns  (logic 0.259ns (37.987%)  route 0.423ns (62.013%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y153        FDRE                         0.000     0.000 r  rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X10Y153        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.423     0.682    rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X6Y153         FDRE                                         r  rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X6Y153         FDRE (Setup_fdre_C_D)        0.022  1000.022    rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                       1000.022    
                         arrival time                          -0.682    
  -------------------------------------------------------------------
                         slack                                999.340    

Slack (MET) :             999.345ns  (required time - arrival time)
  Source:                 rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.561ns  (logic 0.236ns (42.057%)  route 0.325ns (57.943%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y153         FDRE                         0.000     0.000 r  rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X8Y153         FDRE (Prop_fdre_C_Q)         0.236     0.236 r  rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.325     0.561    rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[9]
    SLICE_X7Y154         FDRE                                         r  rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X7Y154         FDRE (Setup_fdre_C_D)       -0.094   999.906    rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                        999.906    
                         arrival time                          -0.561    
  -------------------------------------------------------------------
                         slack                                999.345    

Slack (MET) :             999.351ns  (required time - arrival time)
  Source:                 rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.590ns  (logic 0.236ns (39.972%)  route 0.354ns (60.028%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y155        FDRE                         0.000     0.000 r  rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X10Y155        FDRE (Prop_fdre_C_Q)         0.236     0.236 r  rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.354     0.590    rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X10Y156        FDRE                                         r  rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X10Y156        FDRE (Setup_fdre_C_D)       -0.059   999.941    rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                        999.941    
                         arrival time                          -0.590    
  -------------------------------------------------------------------
                         slack                                999.351    

Slack (MET) :             999.354ns  (required time - arrival time)
  Source:                 rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.553ns  (logic 0.236ns (42.650%)  route 0.317ns (57.350%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y153         FDRE                         0.000     0.000 r  rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X8Y153         FDRE (Prop_fdre_C_Q)         0.236     0.236 r  rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.317     0.553    rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X7Y153         FDRE                                         r  rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X7Y153         FDRE (Setup_fdre_C_D)       -0.093   999.907    rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        999.907    
                         arrival time                          -0.553    
  -------------------------------------------------------------------
                         slack                                999.354    

Slack (MET) :             999.354ns  (required time - arrival time)
  Source:                 rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.556ns  (logic 0.236ns (42.409%)  route 0.320ns (57.591%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y153         FDRE                         0.000     0.000 r  rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X8Y153         FDRE (Prop_fdre_C_Q)         0.236     0.236 r  rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.320     0.556    rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X5Y153         FDRE                                         r  rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X5Y153         FDRE (Setup_fdre_C_D)       -0.089   999.911    rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        999.911    
                         arrival time                          -0.556    
  -------------------------------------------------------------------
                         slack                                999.354    

Slack (MET) :             999.375ns  (required time - arrival time)
  Source:                 rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.533ns  (logic 0.236ns (44.318%)  route 0.297ns (55.682%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y155        FDRE                         0.000     0.000 r  rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X10Y155        FDRE (Prop_fdre_C_Q)         0.236     0.236 r  rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.297     0.533    rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X11Y156        FDRE                                         r  rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X11Y156        FDRE (Setup_fdre_C_D)       -0.092   999.908    rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                        999.908    
                         arrival time                          -0.533    
  -------------------------------------------------------------------
                         slack                                999.375    

Slack (MET) :             999.379ns  (required time - arrival time)
  Source:                 rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.564ns  (logic 0.236ns (41.840%)  route 0.328ns (58.160%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y153        FDRE                         0.000     0.000 r  rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X10Y153        FDRE (Prop_fdre_C_Q)         0.236     0.236 r  rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.328     0.564    rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X6Y153         FDRE                                         r  rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X6Y153         FDRE (Setup_fdre_C_D)       -0.057   999.943    rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                        999.943    
                         arrival time                          -0.564    
  -------------------------------------------------------------------
                         slack                                999.379    

Slack (MET) :             999.403ns  (required time - arrival time)
  Source:                 rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.588ns  (logic 0.259ns (44.025%)  route 0.329ns (55.975%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y153         FDRE                         0.000     0.000 r  rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X8Y153         FDRE (Prop_fdre_C_Q)         0.259     0.259 r  rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.329     0.588    rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X7Y153         FDRE                                         r  rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X7Y153         FDRE (Setup_fdre_C_D)       -0.009   999.991    rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                        999.991    
                         arrival time                          -0.588    
  -------------------------------------------------------------------
                         slack                                999.403    





