library verilog;
use verilog.vl_types.all;
entity Inv_Exp is
    generic(
        m               : integer := 16
    );
    port(
        d               : in     vl_logic_vector;
        q               : out    vl_logic_vector;
        ctrl            : in     vl_logic_vector(1 downto 0)
    );
end Inv_Exp;
