{"top":"global.harris",
"namespaces":{
  "global":{
    "modules":{
      "aff__U1":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U10":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U11":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U9":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2_U6":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "mul_d0__U3":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U5":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U7":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["add_all__U9.out","add_all__U10.in0"],
          ["mul_d2__U7.out","add_all__U10.in1"],
          ["add_all__U11.in0","add_all__U10.out"],
          ["const_term_U8.out","add_all__U11.in1"],
          ["self.out","add_all__U11.out"],
          ["mul_d0__U3.out","add_all__U9.in0"],
          ["mul_d1__U5.out","add_all__U9.in1"],
          ["mul_d0__U3.in0","coeff_0_U2.out"],
          ["mul_d1__U5.in0","coeff_1_U4.out"],
          ["mul_d2__U7.in0","coeff_2_U6.out"],
          ["self.d.0","mul_d0__U3.in1"],
          ["self.d.1","mul_d1__U5.in1"],
          ["self.d.2","mul_d2__U7.in1"]
        ]
      },
      "aff__U1002":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1006":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1003":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U1005":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1004":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1004.out","add_all__U1006.in0"],
          ["const_term_U1005.out","add_all__U1006.in1"],
          ["self.out","add_all__U1006.out"],
          ["mul_d0__U1004.in0","coeff_0_U1003.out"],
          ["self.d.0","mul_d0__U1004.in1"]
        ]
      },
      "aff__U101":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U109":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U110":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U111":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U102":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U104":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2_U106":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U108":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0113"]}
          },
          "mul_d0__U103":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U105":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U107":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U103.out","add_all__U109.in0"],
          ["mul_d1__U105.out","add_all__U109.in1"],
          ["add_all__U110.in0","add_all__U109.out"],
          ["mul_d2__U107.out","add_all__U110.in1"],
          ["add_all__U111.in0","add_all__U110.out"],
          ["const_term_U108.out","add_all__U111.in1"],
          ["self.out","add_all__U111.out"],
          ["mul_d0__U103.in0","coeff_0_U102.out"],
          ["mul_d1__U105.in0","coeff_1_U104.out"],
          ["mul_d2__U107.in0","coeff_2_U106.out"],
          ["self.d.0","mul_d0__U103.in1"],
          ["self.d.1","mul_d1__U105.in1"],
          ["self.d.2","mul_d2__U107.in1"]
        ]
      },
      "aff__U1010":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1014":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1011":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U1013":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003d"]}
          },
          "mul_d0__U1012":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1012.out","add_all__U1014.in0"],
          ["const_term_U1013.out","add_all__U1014.in1"],
          ["self.out","add_all__U1014.out"],
          ["mul_d0__U1012.in0","coeff_0_U1011.out"],
          ["self.d.0","mul_d0__U1012.in1"]
        ]
      },
      "aff__U1017":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1021":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1018":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U1020":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1019":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1019.out","add_all__U1021.in0"],
          ["const_term_U1020.out","add_all__U1021.in1"],
          ["self.out","add_all__U1021.out"],
          ["mul_d0__U1019.in0","coeff_0_U1018.out"],
          ["self.d.0","mul_d0__U1019.in1"]
        ]
      },
      "aff__U1025":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1029":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1026":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U1028":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1027":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1027.out","add_all__U1029.in0"],
          ["const_term_U1028.out","add_all__U1029.in1"],
          ["self.out","add_all__U1029.out"],
          ["mul_d0__U1027.in0","coeff_0_U1026.out"],
          ["self.d.0","mul_d0__U1027.in1"]
        ]
      },
      "aff__U1039":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1043":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1040":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U1042":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1041":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1041.out","add_all__U1043.in0"],
          ["const_term_U1042.out","add_all__U1043.in1"],
          ["self.out","add_all__U1043.out"],
          ["mul_d0__U1041.in0","coeff_0_U1040.out"],
          ["self.d.0","mul_d0__U1041.in1"]
        ]
      },
      "aff__U1047":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1051":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1048":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U1050":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h000c"]}
          },
          "mul_d0__U1049":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1049.out","add_all__U1051.in0"],
          ["const_term_U1050.out","add_all__U1051.in1"],
          ["self.out","add_all__U1051.out"],
          ["mul_d0__U1049.in0","coeff_0_U1048.out"],
          ["self.d.0","mul_d0__U1049.in1"]
        ]
      },
      "aff__U1054":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1058":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1055":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U1057":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1056":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1056.out","add_all__U1058.in0"],
          ["const_term_U1057.out","add_all__U1058.in1"],
          ["self.out","add_all__U1058.out"],
          ["mul_d0__U1056.in0","coeff_0_U1055.out"],
          ["self.d.0","mul_d0__U1056.in1"]
        ]
      },
      "aff__U1062":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1066":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1063":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U1065":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1064":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1064.out","add_all__U1066.in0"],
          ["const_term_U1065.out","add_all__U1066.in1"],
          ["self.out","add_all__U1066.out"],
          ["mul_d0__U1064.in0","coeff_0_U1063.out"],
          ["self.d.0","mul_d0__U1064.in1"]
        ]
      },
      "aff__U126":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U134":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U135":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U136":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U127":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U129":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2_U131":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U133":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0095"]}
          },
          "mul_d0__U128":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U130":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U132":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U128.out","add_all__U134.in0"],
          ["mul_d1__U130.out","add_all__U134.in1"],
          ["add_all__U135.in0","add_all__U134.out"],
          ["mul_d2__U132.out","add_all__U135.in1"],
          ["add_all__U136.in0","add_all__U135.out"],
          ["const_term_U133.out","add_all__U136.in1"],
          ["self.out","add_all__U136.out"],
          ["mul_d0__U128.in0","coeff_0_U127.out"],
          ["mul_d1__U130.in0","coeff_1_U129.out"],
          ["mul_d2__U132.in0","coeff_2_U131.out"],
          ["self.d.0","mul_d0__U128.in1"],
          ["self.d.1","mul_d1__U130.in1"],
          ["self.d.2","mul_d2__U132.in1"]
        ]
      },
      "aff__U151":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U159":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U160":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U161":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U152":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U154":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2_U156":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U158":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0099"]}
          },
          "mul_d0__U153":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U155":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U157":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U153.out","add_all__U159.in0"],
          ["mul_d1__U155.out","add_all__U159.in1"],
          ["add_all__U160.in0","add_all__U159.out"],
          ["mul_d2__U157.out","add_all__U160.in1"],
          ["add_all__U161.in0","add_all__U160.out"],
          ["const_term_U158.out","add_all__U161.in1"],
          ["self.out","add_all__U161.out"],
          ["mul_d0__U153.in0","coeff_0_U152.out"],
          ["mul_d1__U155.in0","coeff_1_U154.out"],
          ["mul_d2__U157.in0","coeff_2_U156.out"],
          ["self.d.0","mul_d0__U153.in1"],
          ["self.d.1","mul_d1__U155.in1"],
          ["self.d.2","mul_d2__U157.in1"]
        ]
      },
      "aff__U176":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U184":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U185":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U186":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U177":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U179":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2_U181":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U183":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h011f"]}
          },
          "mul_d0__U178":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U180":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U182":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U178.out","add_all__U184.in0"],
          ["mul_d1__U180.out","add_all__U184.in1"],
          ["add_all__U185.in0","add_all__U184.out"],
          ["mul_d2__U182.out","add_all__U185.in1"],
          ["add_all__U186.in0","add_all__U185.out"],
          ["const_term_U183.out","add_all__U186.in1"],
          ["self.out","add_all__U186.out"],
          ["mul_d0__U178.in0","coeff_0_U177.out"],
          ["mul_d1__U180.in0","coeff_1_U179.out"],
          ["mul_d2__U182.in0","coeff_2_U181.out"],
          ["self.d.0","mul_d0__U178.in1"],
          ["self.d.1","mul_d1__U180.in1"],
          ["self.d.2","mul_d2__U182.in1"]
        ]
      },
      "aff__U201":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U209":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U210":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U211":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U202":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U204":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2_U206":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U208":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0122"]}
          },
          "mul_d0__U203":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U205":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U207":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U203.out","add_all__U209.in0"],
          ["mul_d1__U205.out","add_all__U209.in1"],
          ["add_all__U210.in0","add_all__U209.out"],
          ["mul_d2__U207.out","add_all__U210.in1"],
          ["add_all__U211.in0","add_all__U210.out"],
          ["const_term_U208.out","add_all__U211.in1"],
          ["self.out","add_all__U211.out"],
          ["mul_d0__U203.in0","coeff_0_U202.out"],
          ["mul_d1__U205.in0","coeff_1_U204.out"],
          ["mul_d2__U207.in0","coeff_2_U206.out"],
          ["self.d.0","mul_d0__U203.in1"],
          ["self.d.1","mul_d1__U205.in1"],
          ["self.d.2","mul_d2__U207.in1"]
        ]
      },
      "aff__U226":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U234":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U235":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U236":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U227":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U229":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2_U231":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U233":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h00a4"]}
          },
          "mul_d0__U228":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U230":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U232":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U228.out","add_all__U234.in0"],
          ["mul_d1__U230.out","add_all__U234.in1"],
          ["add_all__U235.in0","add_all__U234.out"],
          ["mul_d2__U232.out","add_all__U235.in1"],
          ["add_all__U236.in0","add_all__U235.out"],
          ["const_term_U233.out","add_all__U236.in1"],
          ["self.out","add_all__U236.out"],
          ["mul_d0__U228.in0","coeff_0_U227.out"],
          ["mul_d1__U230.in0","coeff_1_U229.out"],
          ["mul_d2__U232.in0","coeff_2_U231.out"],
          ["self.d.0","mul_d0__U228.in1"],
          ["self.d.1","mul_d1__U230.in1"],
          ["self.d.2","mul_d2__U232.in1"]
        ]
      },
      "aff__U251":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U259":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U260":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U261":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U252":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U254":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2_U256":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U258":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h012a"]}
          },
          "mul_d0__U253":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U255":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U257":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U253.out","add_all__U259.in0"],
          ["mul_d1__U255.out","add_all__U259.in1"],
          ["add_all__U260.in0","add_all__U259.out"],
          ["mul_d2__U257.out","add_all__U260.in1"],
          ["add_all__U261.in0","add_all__U260.out"],
          ["const_term_U258.out","add_all__U261.in1"],
          ["self.out","add_all__U261.out"],
          ["mul_d0__U253.in0","coeff_0_U252.out"],
          ["mul_d1__U255.in0","coeff_1_U254.out"],
          ["mul_d2__U257.in0","coeff_2_U256.out"],
          ["self.d.0","mul_d0__U253.in1"],
          ["self.d.1","mul_d1__U255.in1"],
          ["self.d.2","mul_d2__U257.in1"]
        ]
      },
      "aff__U26":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U34":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U35":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U36":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U27":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U29":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2_U31":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U33":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0086"]}
          },
          "mul_d0__U28":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U30":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U32":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U28.out","add_all__U34.in0"],
          ["mul_d1__U30.out","add_all__U34.in1"],
          ["add_all__U35.in0","add_all__U34.out"],
          ["mul_d2__U32.out","add_all__U35.in1"],
          ["add_all__U36.in0","add_all__U35.out"],
          ["const_term_U33.out","add_all__U36.in1"],
          ["self.out","add_all__U36.out"],
          ["mul_d0__U28.in0","coeff_0_U27.out"],
          ["mul_d1__U30.in0","coeff_1_U29.out"],
          ["mul_d2__U32.in0","coeff_2_U31.out"],
          ["self.d.0","mul_d0__U28.in1"],
          ["self.d.1","mul_d1__U30.in1"],
          ["self.d.2","mul_d2__U32.in1"]
        ]
      },
      "aff__U276":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U284":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U285":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U286":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U277":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U279":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2_U281":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U283":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h012d"]}
          },
          "mul_d0__U278":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U280":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U282":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U278.out","add_all__U284.in0"],
          ["mul_d1__U280.out","add_all__U284.in1"],
          ["add_all__U285.in0","add_all__U284.out"],
          ["mul_d2__U282.out","add_all__U285.in1"],
          ["add_all__U286.in0","add_all__U285.out"],
          ["const_term_U283.out","add_all__U286.in1"],
          ["self.out","add_all__U286.out"],
          ["mul_d0__U278.in0","coeff_0_U277.out"],
          ["mul_d1__U280.in0","coeff_1_U279.out"],
          ["mul_d2__U282.in0","coeff_2_U281.out"],
          ["self.d.0","mul_d0__U278.in1"],
          ["self.d.1","mul_d1__U280.in1"],
          ["self.d.2","mul_d2__U282.in1"]
        ]
      },
      "aff__U301":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U309":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U310":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U311":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U302":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U304":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2_U306":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U308":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0131"]}
          },
          "mul_d0__U303":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U305":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U307":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U303.out","add_all__U309.in0"],
          ["mul_d1__U305.out","add_all__U309.in1"],
          ["add_all__U310.in0","add_all__U309.out"],
          ["mul_d2__U307.out","add_all__U310.in1"],
          ["add_all__U311.in0","add_all__U310.out"],
          ["const_term_U308.out","add_all__U311.in1"],
          ["self.out","add_all__U311.out"],
          ["mul_d0__U303.in0","coeff_0_U302.out"],
          ["mul_d1__U305.in0","coeff_1_U304.out"],
          ["mul_d2__U307.in0","coeff_2_U306.out"],
          ["self.d.0","mul_d0__U303.in1"],
          ["self.d.1","mul_d1__U305.in1"],
          ["self.d.2","mul_d2__U307.in1"]
        ]
      },
      "aff__U326":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U334":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U335":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U336":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U327":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U329":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2_U331":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U333":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h01b7"]}
          },
          "mul_d0__U328":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U330":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U332":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U328.out","add_all__U334.in0"],
          ["mul_d1__U330.out","add_all__U334.in1"],
          ["add_all__U335.in0","add_all__U334.out"],
          ["mul_d2__U332.out","add_all__U335.in1"],
          ["add_all__U336.in0","add_all__U335.out"],
          ["const_term_U333.out","add_all__U336.in1"],
          ["self.out","add_all__U336.out"],
          ["mul_d0__U328.in0","coeff_0_U327.out"],
          ["mul_d1__U330.in0","coeff_1_U329.out"],
          ["mul_d2__U332.in0","coeff_2_U331.out"],
          ["self.d.0","mul_d0__U328.in1"],
          ["self.d.1","mul_d1__U330.in1"],
          ["self.d.2","mul_d2__U332.in1"]
        ]
      },
      "aff__U351":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U359":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U360":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U361":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U352":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U354":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2_U356":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U358":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h01bb"]}
          },
          "mul_d0__U353":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U355":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U357":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U353.out","add_all__U359.in0"],
          ["mul_d1__U355.out","add_all__U359.in1"],
          ["add_all__U360.in0","add_all__U359.out"],
          ["mul_d2__U357.out","add_all__U360.in1"],
          ["add_all__U361.in0","add_all__U360.out"],
          ["const_term_U358.out","add_all__U361.in1"],
          ["self.out","add_all__U361.out"],
          ["mul_d0__U353.in0","coeff_0_U352.out"],
          ["mul_d1__U355.in0","coeff_1_U354.out"],
          ["mul_d2__U357.in0","coeff_2_U356.out"],
          ["self.d.0","mul_d0__U353.in1"],
          ["self.d.1","mul_d1__U355.in1"],
          ["self.d.2","mul_d2__U357.in1"]
        ]
      },
      "aff__U395":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U399":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U396":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U398":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U397":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U397.out","add_all__U399.in0"],
          ["const_term_U398.out","add_all__U399.in1"],
          ["self.out","add_all__U399.out"],
          ["mul_d0__U397.in0","coeff_0_U396.out"],
          ["self.d.0","mul_d0__U397.in1"]
        ]
      },
      "aff__U403":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U407":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U404":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U406":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003d"]}
          },
          "mul_d0__U405":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U405.out","add_all__U407.in0"],
          ["const_term_U406.out","add_all__U407.in1"],
          ["self.out","add_all__U407.out"],
          ["mul_d0__U405.in0","coeff_0_U404.out"],
          ["self.d.0","mul_d0__U405.in1"]
        ]
      },
      "aff__U410":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U414":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U411":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U413":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U412":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U412.out","add_all__U414.in0"],
          ["const_term_U413.out","add_all__U414.in1"],
          ["self.out","add_all__U414.out"],
          ["mul_d0__U412.in0","coeff_0_U411.out"],
          ["self.d.0","mul_d0__U412.in1"]
        ]
      },
      "aff__U418":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U422":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U419":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U421":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U420":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U420.out","add_all__U422.in0"],
          ["const_term_U421.out","add_all__U422.in1"],
          ["self.out","add_all__U422.out"],
          ["mul_d0__U420.in0","coeff_0_U419.out"],
          ["self.d.0","mul_d0__U420.in1"]
        ]
      },
      "aff__U434":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U438":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U435":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U437":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U436":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U436.out","add_all__U438.in0"],
          ["const_term_U437.out","add_all__U438.in1"],
          ["self.out","add_all__U438.out"],
          ["mul_d0__U436.in0","coeff_0_U435.out"],
          ["self.d.0","mul_d0__U436.in1"]
        ]
      },
      "aff__U442":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U446":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U443":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U445":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003d"]}
          },
          "mul_d0__U444":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U444.out","add_all__U446.in0"],
          ["const_term_U445.out","add_all__U446.in1"],
          ["self.out","add_all__U446.out"],
          ["mul_d0__U444.in0","coeff_0_U443.out"],
          ["self.d.0","mul_d0__U444.in1"]
        ]
      },
      "aff__U449":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U453":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U450":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U452":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U451":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U451.out","add_all__U453.in0"],
          ["const_term_U452.out","add_all__U453.in1"],
          ["self.out","add_all__U453.out"],
          ["mul_d0__U451.in0","coeff_0_U450.out"],
          ["self.d.0","mul_d0__U451.in1"]
        ]
      },
      "aff__U457":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U461":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U458":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U460":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U459":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U459.out","add_all__U461.in0"],
          ["const_term_U460.out","add_all__U461.in1"],
          ["self.out","add_all__U461.out"],
          ["mul_d0__U459.in0","coeff_0_U458.out"],
          ["self.d.0","mul_d0__U459.in1"]
        ]
      },
      "aff__U479":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U483":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U480":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U482":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U481":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U481.out","add_all__U483.in0"],
          ["const_term_U482.out","add_all__U483.in1"],
          ["self.out","add_all__U483.out"],
          ["mul_d0__U481.in0","coeff_0_U480.out"],
          ["self.d.0","mul_d0__U481.in1"]
        ]
      },
      "aff__U487":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U491":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U488":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U490":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h000e"]}
          },
          "mul_d0__U489":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U489.out","add_all__U491.in0"],
          ["const_term_U490.out","add_all__U491.in1"],
          ["self.out","add_all__U491.out"],
          ["mul_d0__U489.in0","coeff_0_U488.out"],
          ["self.d.0","mul_d0__U489.in1"]
        ]
      },
      "aff__U494":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U498":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U495":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U497":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U496":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U496.out","add_all__U498.in0"],
          ["const_term_U497.out","add_all__U498.in1"],
          ["self.out","add_all__U498.out"],
          ["mul_d0__U496.in0","coeff_0_U495.out"],
          ["self.d.0","mul_d0__U496.in1"]
        ]
      },
      "aff__U502":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U506":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U503":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U505":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U504":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U504.out","add_all__U506.in0"],
          ["const_term_U505.out","add_all__U506.in1"],
          ["self.out","add_all__U506.out"],
          ["mul_d0__U504.in0","coeff_0_U503.out"],
          ["self.d.0","mul_d0__U504.in1"]
        ]
      },
      "aff__U51":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U59":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U60":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U61":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U52":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U54":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2_U56":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U58":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h008a"]}
          },
          "mul_d0__U53":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U55":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U57":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U53.out","add_all__U59.in0"],
          ["mul_d1__U55.out","add_all__U59.in1"],
          ["add_all__U60.in0","add_all__U59.out"],
          ["mul_d2__U57.out","add_all__U60.in1"],
          ["add_all__U61.in0","add_all__U60.out"],
          ["const_term_U58.out","add_all__U61.in1"],
          ["self.out","add_all__U61.out"],
          ["mul_d0__U53.in0","coeff_0_U52.out"],
          ["mul_d1__U55.in0","coeff_1_U54.out"],
          ["mul_d2__U57.in0","coeff_2_U56.out"],
          ["self.d.0","mul_d0__U53.in1"],
          ["self.d.1","mul_d1__U55.in1"],
          ["self.d.2","mul_d2__U57.in1"]
        ]
      },
      "aff__U518":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U522":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U519":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U521":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U520":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U520.out","add_all__U522.in0"],
          ["const_term_U521.out","add_all__U522.in1"],
          ["self.out","add_all__U522.out"],
          ["mul_d0__U520.in0","coeff_0_U519.out"],
          ["self.d.0","mul_d0__U520.in1"]
        ]
      },
      "aff__U526":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U530":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U527":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U529":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h000a"]}
          },
          "mul_d0__U528":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U528.out","add_all__U530.in0"],
          ["const_term_U529.out","add_all__U530.in1"],
          ["self.out","add_all__U530.out"],
          ["mul_d0__U528.in0","coeff_0_U527.out"],
          ["self.d.0","mul_d0__U528.in1"]
        ]
      },
      "aff__U533":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U537":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U534":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U536":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U535":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U535.out","add_all__U537.in0"],
          ["const_term_U536.out","add_all__U537.in1"],
          ["self.out","add_all__U537.out"],
          ["mul_d0__U535.in0","coeff_0_U534.out"],
          ["self.d.0","mul_d0__U535.in1"]
        ]
      },
      "aff__U541":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U545":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U542":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U544":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U543":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U543.out","add_all__U545.in0"],
          ["const_term_U544.out","add_all__U545.in1"],
          ["self.out","add_all__U545.out"],
          ["mul_d0__U543.in0","coeff_0_U542.out"],
          ["self.d.0","mul_d0__U543.in1"]
        ]
      },
      "aff__U551":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U555":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U552":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U554":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U553":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U553.out","add_all__U555.in0"],
          ["const_term_U554.out","add_all__U555.in1"],
          ["self.out","add_all__U555.out"],
          ["mul_d0__U553.in0","coeff_0_U552.out"],
          ["self.d.0","mul_d0__U553.in1"]
        ]
      },
      "aff__U559":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U563":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U560":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U562":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001d"]}
          },
          "mul_d0__U561":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U561.out","add_all__U563.in0"],
          ["const_term_U562.out","add_all__U563.in1"],
          ["self.out","add_all__U563.out"],
          ["mul_d0__U561.in0","coeff_0_U560.out"],
          ["self.d.0","mul_d0__U561.in1"]
        ]
      },
      "aff__U566":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U570":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U567":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U569":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U568":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U568.out","add_all__U570.in0"],
          ["const_term_U569.out","add_all__U570.in1"],
          ["self.out","add_all__U570.out"],
          ["mul_d0__U568.in0","coeff_0_U567.out"],
          ["self.d.0","mul_d0__U568.in1"]
        ]
      },
      "aff__U574":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U578":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U575":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U577":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U576":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U576.out","add_all__U578.in0"],
          ["const_term_U577.out","add_all__U578.in1"],
          ["self.out","add_all__U578.out"],
          ["mul_d0__U576.in0","coeff_0_U575.out"],
          ["self.d.0","mul_d0__U576.in1"]
        ]
      },
      "aff__U589":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U593":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U590":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U592":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U591":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U591.out","add_all__U593.in0"],
          ["const_term_U592.out","add_all__U593.in1"],
          ["self.out","add_all__U593.out"],
          ["mul_d0__U591.in0","coeff_0_U590.out"],
          ["self.d.0","mul_d0__U591.in1"]
        ]
      },
      "aff__U597":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U601":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U598":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U600":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h000e"]}
          },
          "mul_d0__U599":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U599.out","add_all__U601.in0"],
          ["const_term_U600.out","add_all__U601.in1"],
          ["self.out","add_all__U601.out"],
          ["mul_d0__U599.in0","coeff_0_U598.out"],
          ["self.d.0","mul_d0__U599.in1"]
        ]
      },
      "aff__U604":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U608":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U605":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U607":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U606":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U606.out","add_all__U608.in0"],
          ["const_term_U607.out","add_all__U608.in1"],
          ["self.out","add_all__U608.out"],
          ["mul_d0__U606.in0","coeff_0_U605.out"],
          ["self.d.0","mul_d0__U606.in1"]
        ]
      },
      "aff__U612":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U616":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U613":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U615":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U614":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U614.out","add_all__U616.in0"],
          ["const_term_U615.out","add_all__U616.in1"],
          ["self.out","add_all__U616.out"],
          ["mul_d0__U614.in0","coeff_0_U613.out"],
          ["self.d.0","mul_d0__U614.in1"]
        ]
      },
      "aff__U653":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U657":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U654":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U656":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U655":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U655.out","add_all__U657.in0"],
          ["const_term_U656.out","add_all__U657.in1"],
          ["self.out","add_all__U657.out"],
          ["mul_d0__U655.in0","coeff_0_U654.out"],
          ["self.d.0","mul_d0__U655.in1"]
        ]
      },
      "aff__U661":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U665":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U662":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U664":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003d"]}
          },
          "mul_d0__U663":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U663.out","add_all__U665.in0"],
          ["const_term_U664.out","add_all__U665.in1"],
          ["self.out","add_all__U665.out"],
          ["mul_d0__U663.in0","coeff_0_U662.out"],
          ["self.d.0","mul_d0__U663.in1"]
        ]
      },
      "aff__U668":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U672":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U669":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U671":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U670":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U670.out","add_all__U672.in0"],
          ["const_term_U671.out","add_all__U672.in1"],
          ["self.out","add_all__U672.out"],
          ["mul_d0__U670.in0","coeff_0_U669.out"],
          ["self.d.0","mul_d0__U670.in1"]
        ]
      },
      "aff__U676":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U680":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U677":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U679":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U678":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U678.out","add_all__U680.in0"],
          ["const_term_U679.out","add_all__U680.in1"],
          ["self.out","add_all__U680.out"],
          ["mul_d0__U678.in0","coeff_0_U677.out"],
          ["self.d.0","mul_d0__U678.in1"]
        ]
      },
      "aff__U692":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U696":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U693":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U695":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U694":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U694.out","add_all__U696.in0"],
          ["const_term_U695.out","add_all__U696.in1"],
          ["self.out","add_all__U696.out"],
          ["mul_d0__U694.in0","coeff_0_U693.out"],
          ["self.d.0","mul_d0__U694.in1"]
        ]
      },
      "aff__U700":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U704":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U701":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U703":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003d"]}
          },
          "mul_d0__U702":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U702.out","add_all__U704.in0"],
          ["const_term_U703.out","add_all__U704.in1"],
          ["self.out","add_all__U704.out"],
          ["mul_d0__U702.in0","coeff_0_U701.out"],
          ["self.d.0","mul_d0__U702.in1"]
        ]
      },
      "aff__U707":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U711":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U708":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U710":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U709":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U709.out","add_all__U711.in0"],
          ["const_term_U710.out","add_all__U711.in1"],
          ["self.out","add_all__U711.out"],
          ["mul_d0__U709.in0","coeff_0_U708.out"],
          ["self.d.0","mul_d0__U709.in1"]
        ]
      },
      "aff__U715":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U719":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U716":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U718":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U717":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U717.out","add_all__U719.in0"],
          ["const_term_U718.out","add_all__U719.in1"],
          ["self.out","add_all__U719.out"],
          ["mul_d0__U717.in0","coeff_0_U716.out"],
          ["self.d.0","mul_d0__U717.in1"]
        ]
      },
      "aff__U746":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U750":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U747":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U749":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U748":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U748.out","add_all__U750.in0"],
          ["const_term_U749.out","add_all__U750.in1"],
          ["self.out","add_all__U750.out"],
          ["mul_d0__U748.in0","coeff_0_U747.out"],
          ["self.d.0","mul_d0__U748.in1"]
        ]
      },
      "aff__U754":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U758":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U755":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U757":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003d"]}
          },
          "mul_d0__U756":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U756.out","add_all__U758.in0"],
          ["const_term_U757.out","add_all__U758.in1"],
          ["self.out","add_all__U758.out"],
          ["mul_d0__U756.in0","coeff_0_U755.out"],
          ["self.d.0","mul_d0__U756.in1"]
        ]
      },
      "aff__U76":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U84":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U85":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U86":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U77":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U79":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2_U81":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U83":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0110"]}
          },
          "mul_d0__U78":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U80":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U82":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U78.out","add_all__U84.in0"],
          ["mul_d1__U80.out","add_all__U84.in1"],
          ["add_all__U85.in0","add_all__U84.out"],
          ["mul_d2__U82.out","add_all__U85.in1"],
          ["add_all__U86.in0","add_all__U85.out"],
          ["const_term_U83.out","add_all__U86.in1"],
          ["self.out","add_all__U86.out"],
          ["mul_d0__U78.in0","coeff_0_U77.out"],
          ["mul_d1__U80.in0","coeff_1_U79.out"],
          ["mul_d2__U82.in0","coeff_2_U81.out"],
          ["self.d.0","mul_d0__U78.in1"],
          ["self.d.1","mul_d1__U80.in1"],
          ["self.d.2","mul_d2__U82.in1"]
        ]
      },
      "aff__U761":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U765":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U762":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U764":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U763":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U763.out","add_all__U765.in0"],
          ["const_term_U764.out","add_all__U765.in1"],
          ["self.out","add_all__U765.out"],
          ["mul_d0__U763.in0","coeff_0_U762.out"],
          ["self.d.0","mul_d0__U763.in1"]
        ]
      },
      "aff__U769":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U773":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U770":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U772":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U771":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U771.out","add_all__U773.in0"],
          ["const_term_U772.out","add_all__U773.in1"],
          ["self.out","add_all__U773.out"],
          ["mul_d0__U771.in0","coeff_0_U770.out"],
          ["self.d.0","mul_d0__U771.in1"]
        ]
      },
      "aff__U785":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U789":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U786":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U788":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U787":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U787.out","add_all__U789.in0"],
          ["const_term_U788.out","add_all__U789.in1"],
          ["self.out","add_all__U789.out"],
          ["mul_d0__U787.in0","coeff_0_U786.out"],
          ["self.d.0","mul_d0__U787.in1"]
        ]
      },
      "aff__U793":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U797":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U794":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U796":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003d"]}
          },
          "mul_d0__U795":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U795.out","add_all__U797.in0"],
          ["const_term_U796.out","add_all__U797.in1"],
          ["self.out","add_all__U797.out"],
          ["mul_d0__U795.in0","coeff_0_U794.out"],
          ["self.d.0","mul_d0__U795.in1"]
        ]
      },
      "aff__U800":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U804":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U801":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U803":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U802":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U802.out","add_all__U804.in0"],
          ["const_term_U803.out","add_all__U804.in1"],
          ["self.out","add_all__U804.out"],
          ["mul_d0__U802.in0","coeff_0_U801.out"],
          ["self.d.0","mul_d0__U802.in1"]
        ]
      },
      "aff__U808":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U812":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U809":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U811":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U810":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U810.out","add_all__U812.in0"],
          ["const_term_U811.out","add_all__U812.in1"],
          ["self.out","add_all__U812.out"],
          ["mul_d0__U810.in0","coeff_0_U809.out"],
          ["self.d.0","mul_d0__U810.in1"]
        ]
      },
      "aff__U839":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U843":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U840":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U842":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U841":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U841.out","add_all__U843.in0"],
          ["const_term_U842.out","add_all__U843.in1"],
          ["self.out","add_all__U843.out"],
          ["mul_d0__U841.in0","coeff_0_U840.out"],
          ["self.d.0","mul_d0__U841.in1"]
        ]
      },
      "aff__U847":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U851":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U848":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U850":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003d"]}
          },
          "mul_d0__U849":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U849.out","add_all__U851.in0"],
          ["const_term_U850.out","add_all__U851.in1"],
          ["self.out","add_all__U851.out"],
          ["mul_d0__U849.in0","coeff_0_U848.out"],
          ["self.d.0","mul_d0__U849.in1"]
        ]
      },
      "aff__U854":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U858":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U855":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U857":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U856":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U856.out","add_all__U858.in0"],
          ["const_term_U857.out","add_all__U858.in1"],
          ["self.out","add_all__U858.out"],
          ["mul_d0__U856.in0","coeff_0_U855.out"],
          ["self.d.0","mul_d0__U856.in1"]
        ]
      },
      "aff__U862":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U866":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U863":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U865":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U864":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U864.out","add_all__U866.in0"],
          ["const_term_U865.out","add_all__U866.in1"],
          ["self.out","add_all__U866.out"],
          ["mul_d0__U864.in0","coeff_0_U863.out"],
          ["self.d.0","mul_d0__U864.in1"]
        ]
      },
      "aff__U878":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U882":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U879":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U881":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U880":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U880.out","add_all__U882.in0"],
          ["const_term_U881.out","add_all__U882.in1"],
          ["self.out","add_all__U882.out"],
          ["mul_d0__U880.in0","coeff_0_U879.out"],
          ["self.d.0","mul_d0__U880.in1"]
        ]
      },
      "aff__U886":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U890":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U887":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U889":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003d"]}
          },
          "mul_d0__U888":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U888.out","add_all__U890.in0"],
          ["const_term_U889.out","add_all__U890.in1"],
          ["self.out","add_all__U890.out"],
          ["mul_d0__U888.in0","coeff_0_U887.out"],
          ["self.d.0","mul_d0__U888.in1"]
        ]
      },
      "aff__U893":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U897":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U894":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U896":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U895":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U895.out","add_all__U897.in0"],
          ["const_term_U896.out","add_all__U897.in1"],
          ["self.out","add_all__U897.out"],
          ["mul_d0__U895.in0","coeff_0_U894.out"],
          ["self.d.0","mul_d0__U895.in1"]
        ]
      },
      "aff__U901":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U905":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U902":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U904":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U903":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U903.out","add_all__U905.in0"],
          ["const_term_U904.out","add_all__U905.in1"],
          ["self.out","add_all__U905.out"],
          ["mul_d0__U903.in0","coeff_0_U902.out"],
          ["self.d.0","mul_d0__U903.in1"]
        ]
      },
      "aff__U926":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U930":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U927":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U929":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U928":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U928.out","add_all__U930.in0"],
          ["const_term_U929.out","add_all__U930.in1"],
          ["self.out","add_all__U930.out"],
          ["mul_d0__U928.in0","coeff_0_U927.out"],
          ["self.d.0","mul_d0__U928.in1"]
        ]
      },
      "aff__U934":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U938":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U935":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U937":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h000c"]}
          },
          "mul_d0__U936":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U936.out","add_all__U938.in0"],
          ["const_term_U937.out","add_all__U938.in1"],
          ["self.out","add_all__U938.out"],
          ["mul_d0__U936.in0","coeff_0_U935.out"],
          ["self.d.0","mul_d0__U936.in1"]
        ]
      },
      "aff__U941":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U945":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U942":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U944":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U943":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U943.out","add_all__U945.in0"],
          ["const_term_U944.out","add_all__U945.in1"],
          ["self.out","add_all__U945.out"],
          ["mul_d0__U943.in0","coeff_0_U942.out"],
          ["self.d.0","mul_d0__U943.in1"]
        ]
      },
      "aff__U949":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U953":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U950":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U952":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U951":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U951.out","add_all__U953.in0"],
          ["const_term_U952.out","add_all__U953.in1"],
          ["self.out","add_all__U953.out"],
          ["mul_d0__U951.in0","coeff_0_U950.out"],
          ["self.d.0","mul_d0__U951.in1"]
        ]
      },
      "aff__U965":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U969":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U966":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U968":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U967":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U967.out","add_all__U969.in0"],
          ["const_term_U968.out","add_all__U969.in1"],
          ["self.out","add_all__U969.out"],
          ["mul_d0__U967.in0","coeff_0_U966.out"],
          ["self.d.0","mul_d0__U967.in1"]
        ]
      },
      "aff__U973":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U977":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U974":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U976":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h002e"]}
          },
          "mul_d0__U975":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U975.out","add_all__U977.in0"],
          ["const_term_U976.out","add_all__U977.in1"],
          ["self.out","add_all__U977.out"],
          ["mul_d0__U975.in0","coeff_0_U974.out"],
          ["self.d.0","mul_d0__U975.in1"]
        ]
      },
      "aff__U980":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U984":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U981":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U983":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U982":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U982.out","add_all__U984.in0"],
          ["const_term_U983.out","add_all__U984.in1"],
          ["self.out","add_all__U984.out"],
          ["mul_d0__U982.in0","coeff_0_U981.out"],
          ["self.d.0","mul_d0__U982.in1"]
        ]
      },
      "aff__U988":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U992":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U989":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U991":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U990":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U990.out","add_all__U992.in0"],
          ["const_term_U991.out","add_all__U992.in1"],
          ["self.out","add_all__U992.out"],
          ["mul_d0__U990.in0","coeff_0_U989.out"],
          ["self.d.0","mul_d0__U990.in1"]
        ]
      },
      "affine_controller__U0":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U12":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U13":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U1"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U14":{
            "modref":"corebit.and"
          },
          "d_0_am__U15":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U16":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003f"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003f"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U12.out"],
          ["d_1_inc.in1","_U12.out"],
          ["d_2_inc.in1","_U12.out"],
          ["inc_time.in1","_U12.out"],
          ["cmp_time.in1","_U13.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U14.in0"],
          ["d_1_at_max.out","d_0_am__U14.in1"],
          ["d_0_am__U15.in0","d_0_am__U14.out"],
          ["d_2_at_max.out","d_0_am__U15.in1"],
          ["d_0_next_value.sel","d_0_am__U15.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U16.in0"],
          ["d_2_at_max.out","d_1_am__U16.in1"],
          ["d_1_next_value.sel","d_1_am__U16.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.clk","d_2_reg.clk"],
          ["self.d.2","d_2_reg.out"]
        ]
      },
      "affine_controller__U100":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U112":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U113":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U101"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U114":{
            "modref":"corebit.and"
          },
          "d_0_am__U115":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U116":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003b"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003b"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U112.out"],
          ["d_1_inc.in1","_U112.out"],
          ["d_2_inc.in1","_U112.out"],
          ["inc_time.in1","_U112.out"],
          ["cmp_time.in1","_U113.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U114.in0"],
          ["d_1_at_max.out","d_0_am__U114.in1"],
          ["d_0_am__U115.in0","d_0_am__U114.out"],
          ["d_2_at_max.out","d_0_am__U115.in1"],
          ["d_0_next_value.sel","d_0_am__U115.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U116.in0"],
          ["d_2_at_max.out","d_1_am__U116.in1"],
          ["d_1_next_value.sel","d_1_am__U116.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.clk","d_2_reg.clk"],
          ["self.d.2","d_2_reg.out"]
        ]
      },
      "affine_controller__U1001":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U1007":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U1008":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U1002"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hffff"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U1007.out"],
          ["inc_time.in1","_U1007.out"],
          ["cmp_time.in1","_U1008.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["true.out","d_0_next_value.sel"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"]
        ]
      },
      "affine_controller__U1016":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U1022":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U1023":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U1017"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hffff"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U1022.out"],
          ["inc_time.in1","_U1022.out"],
          ["cmp_time.in1","_U1023.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["true.out","d_0_next_value.sel"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"]
        ]
      },
      "affine_controller__U1038":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U1044":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U1045":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U1039"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hffff"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U1044.out"],
          ["inc_time.in1","_U1044.out"],
          ["cmp_time.in1","_U1045.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["true.out","d_0_next_value.sel"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"]
        ]
      },
      "affine_controller__U1053":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U1059":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U1060":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U1054"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hffff"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U1059.out"],
          ["inc_time.in1","_U1059.out"],
          ["cmp_time.in1","_U1060.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["true.out","d_0_next_value.sel"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"]
        ]
      },
      "affine_controller__U125":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U137":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U138":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U126"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U139":{
            "modref":"corebit.and"
          },
          "d_0_am__U140":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U141":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003d"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003d"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U137.out"],
          ["d_1_inc.in1","_U137.out"],
          ["d_2_inc.in1","_U137.out"],
          ["inc_time.in1","_U137.out"],
          ["cmp_time.in1","_U138.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U139.in0"],
          ["d_1_at_max.out","d_0_am__U139.in1"],
          ["d_0_am__U140.in0","d_0_am__U139.out"],
          ["d_2_at_max.out","d_0_am__U140.in1"],
          ["d_0_next_value.sel","d_0_am__U140.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U141.in0"],
          ["d_2_at_max.out","d_1_am__U141.in1"],
          ["d_1_next_value.sel","d_1_am__U141.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.clk","d_2_reg.clk"],
          ["self.d.2","d_2_reg.out"]
        ]
      },
      "affine_controller__U150":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U162":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U163":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U151"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U164":{
            "modref":"corebit.and"
          },
          "d_0_am__U165":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U166":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003d"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003d"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U162.out"],
          ["d_1_inc.in1","_U162.out"],
          ["d_2_inc.in1","_U162.out"],
          ["inc_time.in1","_U162.out"],
          ["cmp_time.in1","_U163.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U164.in0"],
          ["d_1_at_max.out","d_0_am__U164.in1"],
          ["d_0_am__U165.in0","d_0_am__U164.out"],
          ["d_2_at_max.out","d_0_am__U165.in1"],
          ["d_0_next_value.sel","d_0_am__U165.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U166.in0"],
          ["d_2_at_max.out","d_1_am__U166.in1"],
          ["d_1_next_value.sel","d_1_am__U166.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.clk","d_2_reg.clk"],
          ["self.d.2","d_2_reg.out"]
        ]
      },
      "affine_controller__U175":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U187":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U188":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U176"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U189":{
            "modref":"corebit.and"
          },
          "d_0_am__U190":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U191":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003b"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003b"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U187.out"],
          ["d_1_inc.in1","_U187.out"],
          ["d_2_inc.in1","_U187.out"],
          ["inc_time.in1","_U187.out"],
          ["cmp_time.in1","_U188.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U189.in0"],
          ["d_1_at_max.out","d_0_am__U189.in1"],
          ["d_0_am__U190.in0","d_0_am__U189.out"],
          ["d_2_at_max.out","d_0_am__U190.in1"],
          ["d_0_next_value.sel","d_0_am__U190.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U191.in0"],
          ["d_2_at_max.out","d_1_am__U191.in1"],
          ["d_1_next_value.sel","d_1_am__U191.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.clk","d_2_reg.clk"],
          ["self.d.2","d_2_reg.out"]
        ]
      },
      "affine_controller__U200":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U212":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U213":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U201"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U214":{
            "modref":"corebit.and"
          },
          "d_0_am__U215":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U216":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003b"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003b"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U212.out"],
          ["d_1_inc.in1","_U212.out"],
          ["d_2_inc.in1","_U212.out"],
          ["inc_time.in1","_U212.out"],
          ["cmp_time.in1","_U213.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U214.in0"],
          ["d_1_at_max.out","d_0_am__U214.in1"],
          ["d_0_am__U215.in0","d_0_am__U214.out"],
          ["d_2_at_max.out","d_0_am__U215.in1"],
          ["d_0_next_value.sel","d_0_am__U215.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U216.in0"],
          ["d_2_at_max.out","d_1_am__U216.in1"],
          ["d_1_next_value.sel","d_1_am__U216.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.clk","d_2_reg.clk"],
          ["self.d.2","d_2_reg.out"]
        ]
      },
      "affine_controller__U225":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U237":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U238":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U226"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U239":{
            "modref":"corebit.and"
          },
          "d_0_am__U240":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U241":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003d"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003d"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U237.out"],
          ["d_1_inc.in1","_U237.out"],
          ["d_2_inc.in1","_U237.out"],
          ["inc_time.in1","_U237.out"],
          ["cmp_time.in1","_U238.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U239.in0"],
          ["d_1_at_max.out","d_0_am__U239.in1"],
          ["d_0_am__U240.in0","d_0_am__U239.out"],
          ["d_2_at_max.out","d_0_am__U240.in1"],
          ["d_0_next_value.sel","d_0_am__U240.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U241.in0"],
          ["d_2_at_max.out","d_1_am__U241.in1"],
          ["d_1_next_value.sel","d_1_am__U241.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.clk","d_2_reg.clk"],
          ["self.d.2","d_2_reg.out"]
        ]
      },
      "affine_controller__U25":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U37":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U38":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U26"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U39":{
            "modref":"corebit.and"
          },
          "d_0_am__U40":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U41":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003d"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003d"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U37.out"],
          ["d_1_inc.in1","_U37.out"],
          ["d_2_inc.in1","_U37.out"],
          ["inc_time.in1","_U37.out"],
          ["cmp_time.in1","_U38.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U39.in0"],
          ["d_1_at_max.out","d_0_am__U39.in1"],
          ["d_0_am__U40.in0","d_0_am__U39.out"],
          ["d_2_at_max.out","d_0_am__U40.in1"],
          ["d_0_next_value.sel","d_0_am__U40.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U41.in0"],
          ["d_2_at_max.out","d_1_am__U41.in1"],
          ["d_1_next_value.sel","d_1_am__U41.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.clk","d_2_reg.clk"],
          ["self.d.2","d_2_reg.out"]
        ]
      },
      "affine_controller__U250":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U262":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U263":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U251"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U264":{
            "modref":"corebit.and"
          },
          "d_0_am__U265":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U266":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003b"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003b"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U262.out"],
          ["d_1_inc.in1","_U262.out"],
          ["d_2_inc.in1","_U262.out"],
          ["inc_time.in1","_U262.out"],
          ["cmp_time.in1","_U263.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U264.in0"],
          ["d_1_at_max.out","d_0_am__U264.in1"],
          ["d_0_am__U265.in0","d_0_am__U264.out"],
          ["d_2_at_max.out","d_0_am__U265.in1"],
          ["d_0_next_value.sel","d_0_am__U265.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U266.in0"],
          ["d_2_at_max.out","d_1_am__U266.in1"],
          ["d_1_next_value.sel","d_1_am__U266.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.clk","d_2_reg.clk"],
          ["self.d.2","d_2_reg.out"]
        ]
      },
      "affine_controller__U275":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U287":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U288":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U276"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U289":{
            "modref":"corebit.and"
          },
          "d_0_am__U290":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U291":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003b"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003b"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U287.out"],
          ["d_1_inc.in1","_U287.out"],
          ["d_2_inc.in1","_U287.out"],
          ["inc_time.in1","_U287.out"],
          ["cmp_time.in1","_U288.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U289.in0"],
          ["d_1_at_max.out","d_0_am__U289.in1"],
          ["d_0_am__U290.in0","d_0_am__U289.out"],
          ["d_2_at_max.out","d_0_am__U290.in1"],
          ["d_0_next_value.sel","d_0_am__U290.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U291.in0"],
          ["d_2_at_max.out","d_1_am__U291.in1"],
          ["d_1_next_value.sel","d_1_am__U291.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.clk","d_2_reg.clk"],
          ["self.d.2","d_2_reg.out"]
        ]
      },
      "affine_controller__U300":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U312":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U313":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U301"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U314":{
            "modref":"corebit.and"
          },
          "d_0_am__U315":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U316":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003b"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003b"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U312.out"],
          ["d_1_inc.in1","_U312.out"],
          ["d_2_inc.in1","_U312.out"],
          ["inc_time.in1","_U312.out"],
          ["cmp_time.in1","_U313.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U314.in0"],
          ["d_1_at_max.out","d_0_am__U314.in1"],
          ["d_0_am__U315.in0","d_0_am__U314.out"],
          ["d_2_at_max.out","d_0_am__U315.in1"],
          ["d_0_next_value.sel","d_0_am__U315.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U316.in0"],
          ["d_2_at_max.out","d_1_am__U316.in1"],
          ["d_1_next_value.sel","d_1_am__U316.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.clk","d_2_reg.clk"],
          ["self.d.2","d_2_reg.out"]
        ]
      },
      "affine_controller__U325":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U337":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U338":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U326"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U339":{
            "modref":"corebit.and"
          },
          "d_0_am__U340":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U341":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0039"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0039"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U337.out"],
          ["d_1_inc.in1","_U337.out"],
          ["d_2_inc.in1","_U337.out"],
          ["inc_time.in1","_U337.out"],
          ["cmp_time.in1","_U338.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U339.in0"],
          ["d_1_at_max.out","d_0_am__U339.in1"],
          ["d_0_am__U340.in0","d_0_am__U339.out"],
          ["d_2_at_max.out","d_0_am__U340.in1"],
          ["d_0_next_value.sel","d_0_am__U340.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U341.in0"],
          ["d_2_at_max.out","d_1_am__U341.in1"],
          ["d_1_next_value.sel","d_1_am__U341.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.clk","d_2_reg.clk"],
          ["self.d.2","d_2_reg.out"]
        ]
      },
      "affine_controller__U350":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U362":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U363":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U351"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U364":{
            "modref":"corebit.and"
          },
          "d_0_am__U365":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U366":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0039"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0039"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U362.out"],
          ["d_1_inc.in1","_U362.out"],
          ["d_2_inc.in1","_U362.out"],
          ["inc_time.in1","_U362.out"],
          ["cmp_time.in1","_U363.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U364.in0"],
          ["d_1_at_max.out","d_0_am__U364.in1"],
          ["d_0_am__U365.in0","d_0_am__U364.out"],
          ["d_2_at_max.out","d_0_am__U365.in1"],
          ["d_0_next_value.sel","d_0_am__U365.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U366.in0"],
          ["d_2_at_max.out","d_1_am__U366.in1"],
          ["d_1_next_value.sel","d_1_am__U366.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.clk","d_2_reg.clk"],
          ["self.d.2","d_2_reg.out"]
        ]
      },
      "affine_controller__U394":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U400":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U401":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U395"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hffff"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U400.out"],
          ["inc_time.in1","_U400.out"],
          ["cmp_time.in1","_U401.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["true.out","d_0_next_value.sel"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"]
        ]
      },
      "affine_controller__U409":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U415":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U416":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U410"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hffff"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U415.out"],
          ["inc_time.in1","_U415.out"],
          ["cmp_time.in1","_U416.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["true.out","d_0_next_value.sel"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"]
        ]
      },
      "affine_controller__U433":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U439":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U440":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U434"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hffff"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U439.out"],
          ["inc_time.in1","_U439.out"],
          ["cmp_time.in1","_U440.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["true.out","d_0_next_value.sel"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"]
        ]
      },
      "affine_controller__U448":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U454":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U455":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U449"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hffff"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U454.out"],
          ["inc_time.in1","_U454.out"],
          ["cmp_time.in1","_U455.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["true.out","d_0_next_value.sel"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"]
        ]
      },
      "affine_controller__U478":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U484":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U485":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U479"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hffff"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U484.out"],
          ["inc_time.in1","_U484.out"],
          ["cmp_time.in1","_U485.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["true.out","d_0_next_value.sel"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"]
        ]
      },
      "affine_controller__U493":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U499":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U500":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U494"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hffff"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U499.out"],
          ["inc_time.in1","_U499.out"],
          ["cmp_time.in1","_U500.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["true.out","d_0_next_value.sel"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"]
        ]
      },
      "affine_controller__U50":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U62":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U63":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U51"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U64":{
            "modref":"corebit.and"
          },
          "d_0_am__U65":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U66":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003d"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003d"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U62.out"],
          ["d_1_inc.in1","_U62.out"],
          ["d_2_inc.in1","_U62.out"],
          ["inc_time.in1","_U62.out"],
          ["cmp_time.in1","_U63.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U64.in0"],
          ["d_1_at_max.out","d_0_am__U64.in1"],
          ["d_0_am__U65.in0","d_0_am__U64.out"],
          ["d_2_at_max.out","d_0_am__U65.in1"],
          ["d_0_next_value.sel","d_0_am__U65.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U66.in0"],
          ["d_2_at_max.out","d_1_am__U66.in1"],
          ["d_1_next_value.sel","d_1_am__U66.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.clk","d_2_reg.clk"],
          ["self.d.2","d_2_reg.out"]
        ]
      },
      "affine_controller__U517":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U523":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U524":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U518"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hffff"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U523.out"],
          ["inc_time.in1","_U523.out"],
          ["cmp_time.in1","_U524.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["true.out","d_0_next_value.sel"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"]
        ]
      },
      "affine_controller__U532":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U538":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U539":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U533"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hffff"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U538.out"],
          ["inc_time.in1","_U538.out"],
          ["cmp_time.in1","_U539.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["true.out","d_0_next_value.sel"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"]
        ]
      },
      "affine_controller__U550":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U556":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U557":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U551"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hffff"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U556.out"],
          ["inc_time.in1","_U556.out"],
          ["cmp_time.in1","_U557.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["true.out","d_0_next_value.sel"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"]
        ]
      },
      "affine_controller__U565":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U571":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U572":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U566"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hffff"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U571.out"],
          ["inc_time.in1","_U571.out"],
          ["cmp_time.in1","_U572.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["true.out","d_0_next_value.sel"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"]
        ]
      },
      "affine_controller__U588":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U594":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U595":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U589"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hffff"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U594.out"],
          ["inc_time.in1","_U594.out"],
          ["cmp_time.in1","_U595.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["true.out","d_0_next_value.sel"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"]
        ]
      },
      "affine_controller__U603":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U609":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U610":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U604"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hffff"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U609.out"],
          ["inc_time.in1","_U609.out"],
          ["cmp_time.in1","_U610.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["true.out","d_0_next_value.sel"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"]
        ]
      },
      "affine_controller__U652":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U658":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U659":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U653"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hffff"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U658.out"],
          ["inc_time.in1","_U658.out"],
          ["cmp_time.in1","_U659.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["true.out","d_0_next_value.sel"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"]
        ]
      },
      "affine_controller__U667":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U673":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U674":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U668"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hffff"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U673.out"],
          ["inc_time.in1","_U673.out"],
          ["cmp_time.in1","_U674.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["true.out","d_0_next_value.sel"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"]
        ]
      },
      "affine_controller__U691":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U697":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U698":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U692"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hffff"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U697.out"],
          ["inc_time.in1","_U697.out"],
          ["cmp_time.in1","_U698.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["true.out","d_0_next_value.sel"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"]
        ]
      },
      "affine_controller__U706":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U712":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U713":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U707"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hffff"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U712.out"],
          ["inc_time.in1","_U712.out"],
          ["cmp_time.in1","_U713.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["true.out","d_0_next_value.sel"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"]
        ]
      },
      "affine_controller__U745":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U751":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U752":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U746"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hffff"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U751.out"],
          ["inc_time.in1","_U751.out"],
          ["cmp_time.in1","_U752.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["true.out","d_0_next_value.sel"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"]
        ]
      },
      "affine_controller__U75":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U87":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U88":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U76"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U89":{
            "modref":"corebit.and"
          },
          "d_0_am__U90":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U91":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003b"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003b"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U87.out"],
          ["d_1_inc.in1","_U87.out"],
          ["d_2_inc.in1","_U87.out"],
          ["inc_time.in1","_U87.out"],
          ["cmp_time.in1","_U88.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U89.in0"],
          ["d_1_at_max.out","d_0_am__U89.in1"],
          ["d_0_am__U90.in0","d_0_am__U89.out"],
          ["d_2_at_max.out","d_0_am__U90.in1"],
          ["d_0_next_value.sel","d_0_am__U90.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U91.in0"],
          ["d_2_at_max.out","d_1_am__U91.in1"],
          ["d_1_next_value.sel","d_1_am__U91.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.clk","d_2_reg.clk"],
          ["self.d.2","d_2_reg.out"]
        ]
      },
      "affine_controller__U760":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U766":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U767":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U761"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hffff"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U766.out"],
          ["inc_time.in1","_U766.out"],
          ["cmp_time.in1","_U767.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["true.out","d_0_next_value.sel"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"]
        ]
      },
      "affine_controller__U784":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U790":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U791":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U785"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hffff"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U790.out"],
          ["inc_time.in1","_U790.out"],
          ["cmp_time.in1","_U791.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["true.out","d_0_next_value.sel"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"]
        ]
      },
      "affine_controller__U799":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U805":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U806":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U800"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hffff"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U805.out"],
          ["inc_time.in1","_U805.out"],
          ["cmp_time.in1","_U806.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["true.out","d_0_next_value.sel"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"]
        ]
      },
      "affine_controller__U838":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U844":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U845":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U839"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hffff"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U844.out"],
          ["inc_time.in1","_U844.out"],
          ["cmp_time.in1","_U845.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["true.out","d_0_next_value.sel"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"]
        ]
      },
      "affine_controller__U853":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U859":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U860":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U854"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hffff"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U859.out"],
          ["inc_time.in1","_U859.out"],
          ["cmp_time.in1","_U860.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["true.out","d_0_next_value.sel"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"]
        ]
      },
      "affine_controller__U877":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U883":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U884":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U878"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hffff"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U883.out"],
          ["inc_time.in1","_U883.out"],
          ["cmp_time.in1","_U884.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["true.out","d_0_next_value.sel"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"]
        ]
      },
      "affine_controller__U892":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U898":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U899":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U893"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hffff"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U898.out"],
          ["inc_time.in1","_U898.out"],
          ["cmp_time.in1","_U899.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["true.out","d_0_next_value.sel"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"]
        ]
      },
      "affine_controller__U925":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U931":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U932":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U926"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hffff"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U931.out"],
          ["inc_time.in1","_U931.out"],
          ["cmp_time.in1","_U932.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["true.out","d_0_next_value.sel"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"]
        ]
      },
      "affine_controller__U940":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U946":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U947":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U941"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hffff"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U946.out"],
          ["inc_time.in1","_U946.out"],
          ["cmp_time.in1","_U947.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["true.out","d_0_next_value.sel"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"]
        ]
      },
      "affine_controller__U964":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U970":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U971":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U965"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hffff"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U970.out"],
          ["inc_time.in1","_U970.out"],
          ["cmp_time.in1","_U971.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["true.out","d_0_next_value.sel"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"]
        ]
      },
      "affine_controller__U979":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U985":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U986":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U980"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hffff"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U985.out"],
          ["inc_time.in1","_U985.out"],
          ["cmp_time.in1","_U986.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["true.out","d_0_next_value.sel"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"]
        ]
      },
      "array_delay_U117":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U118":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U119":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U120":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U118.clk"],
          ["self.in.0","_U118.in"],
          ["self.out.0","_U118.out"],
          ["self.clk","_U119.clk"],
          ["self.in.1","_U119.in"],
          ["self.out.1","_U119.out"],
          ["self.clk","_U120.clk"],
          ["self.in.2","_U120.in"],
          ["self.out.2","_U120.out"]
        ]
      },
      "array_delay_U121":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U122":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U123":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U124":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U122.clk"],
          ["self.in.0","_U122.in"],
          ["self.out.0","_U122.out"],
          ["self.clk","_U123.clk"],
          ["self.in.1","_U123.in"],
          ["self.out.1","_U123.out"],
          ["self.clk","_U124.clk"],
          ["self.in.2","_U124.in"],
          ["self.out.2","_U124.out"]
        ]
      },
      "array_delay_U142":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U143":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U144":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U145":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U143.clk"],
          ["self.in.0","_U143.in"],
          ["self.out.0","_U143.out"],
          ["self.clk","_U144.clk"],
          ["self.in.1","_U144.in"],
          ["self.out.1","_U144.out"],
          ["self.clk","_U145.clk"],
          ["self.in.2","_U145.in"],
          ["self.out.2","_U145.out"]
        ]
      },
      "array_delay_U146":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U147":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U148":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U149":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U147.clk"],
          ["self.in.0","_U147.in"],
          ["self.out.0","_U147.out"],
          ["self.clk","_U148.clk"],
          ["self.in.1","_U148.in"],
          ["self.out.1","_U148.out"],
          ["self.clk","_U149.clk"],
          ["self.in.2","_U149.in"],
          ["self.out.2","_U149.out"]
        ]
      },
      "array_delay_U167":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U168":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U169":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U170":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U168.clk"],
          ["self.in.0","_U168.in"],
          ["self.out.0","_U168.out"],
          ["self.clk","_U169.clk"],
          ["self.in.1","_U169.in"],
          ["self.out.1","_U169.out"],
          ["self.clk","_U170.clk"],
          ["self.in.2","_U170.in"],
          ["self.out.2","_U170.out"]
        ]
      },
      "array_delay_U17":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U18":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U19":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U20":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U18.clk"],
          ["self.in.0","_U18.in"],
          ["self.out.0","_U18.out"],
          ["self.clk","_U19.clk"],
          ["self.in.1","_U19.in"],
          ["self.out.1","_U19.out"],
          ["self.clk","_U20.clk"],
          ["self.in.2","_U20.in"],
          ["self.out.2","_U20.out"]
        ]
      },
      "array_delay_U171":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U172":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U173":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U174":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U172.clk"],
          ["self.in.0","_U172.in"],
          ["self.out.0","_U172.out"],
          ["self.clk","_U173.clk"],
          ["self.in.1","_U173.in"],
          ["self.out.1","_U173.out"],
          ["self.clk","_U174.clk"],
          ["self.in.2","_U174.in"],
          ["self.out.2","_U174.out"]
        ]
      },
      "array_delay_U192":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U193":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U194":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U195":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U193.clk"],
          ["self.in.0","_U193.in"],
          ["self.out.0","_U193.out"],
          ["self.clk","_U194.clk"],
          ["self.in.1","_U194.in"],
          ["self.out.1","_U194.out"],
          ["self.clk","_U195.clk"],
          ["self.in.2","_U195.in"],
          ["self.out.2","_U195.out"]
        ]
      },
      "array_delay_U196":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U197":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U198":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U199":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U197.clk"],
          ["self.in.0","_U197.in"],
          ["self.out.0","_U197.out"],
          ["self.clk","_U198.clk"],
          ["self.in.1","_U198.in"],
          ["self.out.1","_U198.out"],
          ["self.clk","_U199.clk"],
          ["self.in.2","_U199.in"],
          ["self.out.2","_U199.out"]
        ]
      },
      "array_delay_U21":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U22":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U23":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U24":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U22.clk"],
          ["self.in.0","_U22.in"],
          ["self.out.0","_U22.out"],
          ["self.clk","_U23.clk"],
          ["self.in.1","_U23.in"],
          ["self.out.1","_U23.out"],
          ["self.clk","_U24.clk"],
          ["self.in.2","_U24.in"],
          ["self.out.2","_U24.out"]
        ]
      },
      "array_delay_U217":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U218":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U219":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U220":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U218.clk"],
          ["self.in.0","_U218.in"],
          ["self.out.0","_U218.out"],
          ["self.clk","_U219.clk"],
          ["self.in.1","_U219.in"],
          ["self.out.1","_U219.out"],
          ["self.clk","_U220.clk"],
          ["self.in.2","_U220.in"],
          ["self.out.2","_U220.out"]
        ]
      },
      "array_delay_U221":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U222":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U223":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U224":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U222.clk"],
          ["self.in.0","_U222.in"],
          ["self.out.0","_U222.out"],
          ["self.clk","_U223.clk"],
          ["self.in.1","_U223.in"],
          ["self.out.1","_U223.out"],
          ["self.clk","_U224.clk"],
          ["self.in.2","_U224.in"],
          ["self.out.2","_U224.out"]
        ]
      },
      "array_delay_U242":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U243":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U244":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U245":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U243.clk"],
          ["self.in.0","_U243.in"],
          ["self.out.0","_U243.out"],
          ["self.clk","_U244.clk"],
          ["self.in.1","_U244.in"],
          ["self.out.1","_U244.out"],
          ["self.clk","_U245.clk"],
          ["self.in.2","_U245.in"],
          ["self.out.2","_U245.out"]
        ]
      },
      "array_delay_U246":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U247":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U248":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U249":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U247.clk"],
          ["self.in.0","_U247.in"],
          ["self.out.0","_U247.out"],
          ["self.clk","_U248.clk"],
          ["self.in.1","_U248.in"],
          ["self.out.1","_U248.out"],
          ["self.clk","_U249.clk"],
          ["self.in.2","_U249.in"],
          ["self.out.2","_U249.out"]
        ]
      },
      "array_delay_U267":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U268":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U269":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U270":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U268.clk"],
          ["self.in.0","_U268.in"],
          ["self.out.0","_U268.out"],
          ["self.clk","_U269.clk"],
          ["self.in.1","_U269.in"],
          ["self.out.1","_U269.out"],
          ["self.clk","_U270.clk"],
          ["self.in.2","_U270.in"],
          ["self.out.2","_U270.out"]
        ]
      },
      "array_delay_U271":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U272":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U273":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U274":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U272.clk"],
          ["self.in.0","_U272.in"],
          ["self.out.0","_U272.out"],
          ["self.clk","_U273.clk"],
          ["self.in.1","_U273.in"],
          ["self.out.1","_U273.out"],
          ["self.clk","_U274.clk"],
          ["self.in.2","_U274.in"],
          ["self.out.2","_U274.out"]
        ]
      },
      "array_delay_U292":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U293":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U294":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U295":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U293.clk"],
          ["self.in.0","_U293.in"],
          ["self.out.0","_U293.out"],
          ["self.clk","_U294.clk"],
          ["self.in.1","_U294.in"],
          ["self.out.1","_U294.out"],
          ["self.clk","_U295.clk"],
          ["self.in.2","_U295.in"],
          ["self.out.2","_U295.out"]
        ]
      },
      "array_delay_U296":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U297":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U298":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U299":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U297.clk"],
          ["self.in.0","_U297.in"],
          ["self.out.0","_U297.out"],
          ["self.clk","_U298.clk"],
          ["self.in.1","_U298.in"],
          ["self.out.1","_U298.out"],
          ["self.clk","_U299.clk"],
          ["self.in.2","_U299.in"],
          ["self.out.2","_U299.out"]
        ]
      },
      "array_delay_U317":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U318":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U319":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U320":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U318.clk"],
          ["self.in.0","_U318.in"],
          ["self.out.0","_U318.out"],
          ["self.clk","_U319.clk"],
          ["self.in.1","_U319.in"],
          ["self.out.1","_U319.out"],
          ["self.clk","_U320.clk"],
          ["self.in.2","_U320.in"],
          ["self.out.2","_U320.out"]
        ]
      },
      "array_delay_U321":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U322":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U323":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U324":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U322.clk"],
          ["self.in.0","_U322.in"],
          ["self.out.0","_U322.out"],
          ["self.clk","_U323.clk"],
          ["self.in.1","_U323.in"],
          ["self.out.1","_U323.out"],
          ["self.clk","_U324.clk"],
          ["self.in.2","_U324.in"],
          ["self.out.2","_U324.out"]
        ]
      },
      "array_delay_U342":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U343":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U344":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U345":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U343.clk"],
          ["self.in.0","_U343.in"],
          ["self.out.0","_U343.out"],
          ["self.clk","_U344.clk"],
          ["self.in.1","_U344.in"],
          ["self.out.1","_U344.out"],
          ["self.clk","_U345.clk"],
          ["self.in.2","_U345.in"],
          ["self.out.2","_U345.out"]
        ]
      },
      "array_delay_U346":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U347":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U348":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U349":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U347.clk"],
          ["self.in.0","_U347.in"],
          ["self.out.0","_U347.out"],
          ["self.clk","_U348.clk"],
          ["self.in.1","_U348.in"],
          ["self.out.1","_U348.out"],
          ["self.clk","_U349.clk"],
          ["self.in.2","_U349.in"],
          ["self.out.2","_U349.out"]
        ]
      },
      "array_delay_U367":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U368":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U369":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U370":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U368.clk"],
          ["self.in.0","_U368.in"],
          ["self.out.0","_U368.out"],
          ["self.clk","_U369.clk"],
          ["self.in.1","_U369.in"],
          ["self.out.1","_U369.out"],
          ["self.clk","_U370.clk"],
          ["self.in.2","_U370.in"],
          ["self.out.2","_U370.out"]
        ]
      },
      "array_delay_U371":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U372":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U373":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U374":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U372.clk"],
          ["self.in.0","_U372.in"],
          ["self.out.0","_U372.out"],
          ["self.clk","_U373.clk"],
          ["self.in.1","_U373.in"],
          ["self.out.1","_U373.out"],
          ["self.clk","_U374.clk"],
          ["self.in.2","_U374.in"],
          ["self.out.2","_U374.out"]
        ]
      },
      "array_delay_U42":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U43":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U44":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U45":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U43.clk"],
          ["self.in.0","_U43.in"],
          ["self.out.0","_U43.out"],
          ["self.clk","_U44.clk"],
          ["self.in.1","_U44.in"],
          ["self.out.1","_U44.out"],
          ["self.clk","_U45.clk"],
          ["self.in.2","_U45.in"],
          ["self.out.2","_U45.out"]
        ]
      },
      "array_delay_U46":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U47":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U48":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U49":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U47.clk"],
          ["self.in.0","_U47.in"],
          ["self.out.0","_U47.out"],
          ["self.clk","_U48.clk"],
          ["self.in.1","_U48.in"],
          ["self.out.1","_U48.out"],
          ["self.clk","_U49.clk"],
          ["self.in.2","_U49.in"],
          ["self.out.2","_U49.out"]
        ]
      },
      "array_delay_U67":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U68":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U69":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U70":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U68.clk"],
          ["self.in.0","_U68.in"],
          ["self.out.0","_U68.out"],
          ["self.clk","_U69.clk"],
          ["self.in.1","_U69.in"],
          ["self.out.1","_U69.out"],
          ["self.clk","_U70.clk"],
          ["self.in.2","_U70.in"],
          ["self.out.2","_U70.out"]
        ]
      },
      "array_delay_U71":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U72":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U73":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U74":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U72.clk"],
          ["self.in.0","_U72.in"],
          ["self.out.0","_U72.out"],
          ["self.clk","_U73.clk"],
          ["self.in.1","_U73.in"],
          ["self.out.1","_U73.out"],
          ["self.clk","_U74.clk"],
          ["self.in.2","_U74.in"],
          ["self.out.2","_U74.out"]
        ]
      },
      "array_delay_U92":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U93":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U94":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U95":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U93.clk"],
          ["self.in.0","_U93.in"],
          ["self.out.0","_U93.out"],
          ["self.clk","_U94.clk"],
          ["self.in.1","_U94.in"],
          ["self.out.1","_U94.out"],
          ["self.clk","_U95.clk"],
          ["self.in.2","_U95.in"],
          ["self.out.2","_U95.out"]
        ]
      },
      "array_delay_U96":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U97":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U98":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U99":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U97.clk"],
          ["self.in.0","_U97.in"],
          ["self.out.0","_U97.out"],
          ["self.clk","_U98.clk"],
          ["self.in.1","_U98.in"],
          ["self.out.1","_U98.out"],
          ["self.clk","_U99.clk"],
          ["self.in.2","_U99.in"],
          ["self.out.2","_U99.out"]
        ]
      },
      "cim_output_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["op_hcompute_cim_output_stencil_write_wen","BitIn"],
          ["op_hcompute_cim_output_stencil_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_cim_output_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_output_stencil_read_ren","BitIn"],
          ["op_hcompute_hw_output_stencil_read_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "delay_sr_U380":{
            "modref":"global.delay__U375"
          }
        },
        "connections":[
          ["self.clk","delay_sr_U380.clk"],
          ["self.flush","delay_sr_U380.flush"],
          ["self.op_hcompute_hw_output_stencil_read.0","delay_sr_U380.rdata"],
          ["self.rst_n","delay_sr_U380.rst_n"],
          ["self.op_hcompute_cim_output_stencil_write.0","delay_sr_U380.wdata"]
        ]
      },
      "cim_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["op_hcompute_cim_output_stencil_read_ren","BitIn"],
          ["op_hcompute_cim_output_stencil_read_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_cim_output_stencil_read",["Array",9,["Array",16,"Bit"]]],
          ["op_hcompute_cim_stencil_write_wen","BitIn"],
          ["op_hcompute_cim_stencil_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_cim_stencil_write",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "delay_sr_U386":{
            "modref":"global.delay__U381"
          },
          "delay_sr_U389":{
            "modref":"global.delay__U387"
          },
          "delay_sr_U392":{
            "modref":"global.delay__U390"
          },
          "delay_sr_U425":{
            "modref":"global.memtile_long_delay__U393"
          },
          "delay_sr_U428":{
            "modref":"global.delay__U426"
          },
          "delay_sr_U431":{
            "modref":"global.delay__U429"
          },
          "delay_sr_U464":{
            "modref":"global.memtile_long_delay__U432"
          },
          "delay_sr_U467":{
            "modref":"global.delay__U465"
          },
          "delay_sr_U470":{
            "modref":"global.delay__U468"
          }
        },
        "connections":[
          ["self.clk","delay_sr_U386.clk"],
          ["self.flush","delay_sr_U386.flush"],
          ["delay_sr_U389.wdata","delay_sr_U386.rdata"],
          ["self.op_hcompute_cim_output_stencil_read.8","delay_sr_U386.rdata"],
          ["self.rst_n","delay_sr_U386.rst_n"],
          ["self.op_hcompute_cim_stencil_write.0","delay_sr_U386.wdata"],
          ["self.clk","delay_sr_U389.clk"],
          ["self.flush","delay_sr_U389.flush"],
          ["delay_sr_U392.wdata","delay_sr_U389.rdata"],
          ["self.op_hcompute_cim_output_stencil_read.7","delay_sr_U389.rdata"],
          ["self.rst_n","delay_sr_U389.rst_n"],
          ["self.clk","delay_sr_U392.clk"],
          ["self.flush","delay_sr_U392.flush"],
          ["delay_sr_U425.wdata","delay_sr_U392.rdata"],
          ["self.op_hcompute_cim_output_stencil_read.6","delay_sr_U392.rdata"],
          ["self.rst_n","delay_sr_U392.rst_n"],
          ["self.clk","delay_sr_U425.clk"],
          ["self.flush","delay_sr_U425.flush"],
          ["delay_sr_U428.wdata","delay_sr_U425.rdata"],
          ["self.op_hcompute_cim_output_stencil_read.5","delay_sr_U425.rdata"],
          ["self.rst_n","delay_sr_U425.rst_n"],
          ["self.clk","delay_sr_U428.clk"],
          ["self.flush","delay_sr_U428.flush"],
          ["delay_sr_U431.wdata","delay_sr_U428.rdata"],
          ["self.op_hcompute_cim_output_stencil_read.1","delay_sr_U428.rdata"],
          ["self.rst_n","delay_sr_U428.rst_n"],
          ["self.clk","delay_sr_U431.clk"],
          ["self.flush","delay_sr_U431.flush"],
          ["delay_sr_U464.wdata","delay_sr_U431.rdata"],
          ["self.op_hcompute_cim_output_stencil_read.4","delay_sr_U431.rdata"],
          ["self.rst_n","delay_sr_U431.rst_n"],
          ["self.clk","delay_sr_U464.clk"],
          ["self.flush","delay_sr_U464.flush"],
          ["delay_sr_U467.wdata","delay_sr_U464.rdata"],
          ["self.op_hcompute_cim_output_stencil_read.3","delay_sr_U464.rdata"],
          ["self.rst_n","delay_sr_U464.rst_n"],
          ["self.clk","delay_sr_U467.clk"],
          ["self.flush","delay_sr_U467.flush"],
          ["delay_sr_U470.wdata","delay_sr_U467.rdata"],
          ["self.op_hcompute_cim_output_stencil_read.2","delay_sr_U467.rdata"],
          ["self.rst_n","delay_sr_U467.rst_n"],
          ["self.clk","delay_sr_U470.clk"],
          ["self.flush","delay_sr_U470.flush"],
          ["self.op_hcompute_cim_output_stencil_read.0","delay_sr_U470.rdata"],
          ["self.rst_n","delay_sr_U470.rst_n"]
        ]
      },
      "cu_op_hcompute_cim_output_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["cim_stencil_op_hcompute_cim_output_stencil_read",["Array",9,["Array",16,"BitIn"]]],
          ["cim_output_stencil_op_hcompute_cim_output_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_cim_output_stencil"
          }
        },
        "connections":[
          ["self.cim_stencil_op_hcompute_cim_output_stencil_read.0","inner_compute.in0_cim_stencil.0"],
          ["self.cim_stencil_op_hcompute_cim_output_stencil_read.1","inner_compute.in0_cim_stencil.1"],
          ["self.cim_stencil_op_hcompute_cim_output_stencil_read.2","inner_compute.in0_cim_stencil.2"],
          ["self.cim_stencil_op_hcompute_cim_output_stencil_read.3","inner_compute.in0_cim_stencil.3"],
          ["self.cim_stencil_op_hcompute_cim_output_stencil_read.4","inner_compute.in0_cim_stencil.4"],
          ["self.cim_stencil_op_hcompute_cim_output_stencil_read.5","inner_compute.in0_cim_stencil.5"],
          ["self.cim_stencil_op_hcompute_cim_output_stencil_read.6","inner_compute.in0_cim_stencil.6"],
          ["self.cim_stencil_op_hcompute_cim_output_stencil_read.7","inner_compute.in0_cim_stencil.7"],
          ["self.cim_stencil_op_hcompute_cim_output_stencil_read.8","inner_compute.in0_cim_stencil.8"],
          ["self.cim_output_stencil_op_hcompute_cim_output_stencil_write.0","inner_compute.out_cim_output_stencil"]
        ]
      },
      "cu_op_hcompute_cim_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["lgxx_stencil_op_hcompute_cim_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["lgxy_stencil_op_hcompute_cim_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["lgyy_stencil_op_hcompute_cim_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["cim_stencil_op_hcompute_cim_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_cim_stencil"
          }
        },
        "connections":[
          ["self.lgxx_stencil_op_hcompute_cim_stencil_read.0","inner_compute.in0_lgxx_stencil.0"],
          ["self.lgxy_stencil_op_hcompute_cim_stencil_read.0","inner_compute.in1_lgxy_stencil.0"],
          ["self.lgyy_stencil_op_hcompute_cim_stencil_read.0","inner_compute.in2_lgyy_stencil.0"],
          ["self.cim_stencil_op_hcompute_cim_stencil_write.0","inner_compute.out_cim_stencil"]
        ]
      },
      "cu_op_hcompute_grad_x_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_read",["Array",6,["Array",16,"BitIn"]]],
          ["grad_x_stencil_op_hcompute_grad_x_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_grad_x_stencil"
          }
        },
        "connections":[
          ["self.padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_read.0","inner_compute.in0_padded16_global_wrapper_stencil.0"],
          ["self.padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_read.1","inner_compute.in0_padded16_global_wrapper_stencil.1"],
          ["self.padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_read.2","inner_compute.in0_padded16_global_wrapper_stencil.2"],
          ["self.padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_read.3","inner_compute.in0_padded16_global_wrapper_stencil.3"],
          ["self.padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_read.4","inner_compute.in0_padded16_global_wrapper_stencil.4"],
          ["self.padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_read.5","inner_compute.in0_padded16_global_wrapper_stencil.5"],
          ["self.grad_x_stencil_op_hcompute_grad_x_stencil_write.0","inner_compute.out_grad_x_stencil"]
        ]
      },
      "cu_op_hcompute_grad_y_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["padded16_global_wrapper_stencil_op_hcompute_grad_y_stencil_read",["Array",6,["Array",16,"BitIn"]]],
          ["grad_y_stencil_op_hcompute_grad_y_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_grad_y_stencil"
          }
        },
        "connections":[
          ["self.padded16_global_wrapper_stencil_op_hcompute_grad_y_stencil_read.0","inner_compute.in0_padded16_global_wrapper_stencil.0"],
          ["self.padded16_global_wrapper_stencil_op_hcompute_grad_y_stencil_read.1","inner_compute.in0_padded16_global_wrapper_stencil.1"],
          ["self.padded16_global_wrapper_stencil_op_hcompute_grad_y_stencil_read.2","inner_compute.in0_padded16_global_wrapper_stencil.2"],
          ["self.padded16_global_wrapper_stencil_op_hcompute_grad_y_stencil_read.3","inner_compute.in0_padded16_global_wrapper_stencil.3"],
          ["self.padded16_global_wrapper_stencil_op_hcompute_grad_y_stencil_read.4","inner_compute.in0_padded16_global_wrapper_stencil.4"],
          ["self.padded16_global_wrapper_stencil_op_hcompute_grad_y_stencil_read.5","inner_compute.in0_padded16_global_wrapper_stencil.5"],
          ["self.grad_y_stencil_op_hcompute_grad_y_stencil_write.0","inner_compute.out_grad_y_stencil"]
        ]
      },
      "cu_op_hcompute_hw_output_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["cim_output_stencil_op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_output_stencil"
          }
        },
        "connections":[
          ["self.cim_output_stencil_op_hcompute_hw_output_stencil_read.0","inner_compute.in0_cim_output_stencil.0"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write.0","inner_compute.out_hw_output_stencil"]
        ]
      },
      "cu_op_hcompute_lgxx_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["lgxx_stencil_clkwrk_dsa0_op_hcompute_lgxx_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_lgxx_stencil"
          }
        },
        "connections":[
          ["self.lgxx_stencil_clkwrk_dsa0_op_hcompute_lgxx_stencil_write.0","inner_compute.out_lgxx_stencil"]
        ]
      },
      "cu_op_hcompute_lgxx_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["lgxx_stencil_clkwrk_dsa0_op_hcompute_lgxx_stencil_1_read",["Array",1,["Array",16,"BitIn"]]],
          ["lxx_stencil_op_hcompute_lgxx_stencil_1_read",["Array",9,["Array",16,"BitIn"]]],
          ["lgxx_stencil_op_hcompute_lgxx_stencil_1_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_lgxx_stencil_1"
          }
        },
        "connections":[
          ["self.lgxx_stencil_clkwrk_dsa0_op_hcompute_lgxx_stencil_1_read.0","inner_compute.in0_lgxx_stencil.0"],
          ["self.lxx_stencil_op_hcompute_lgxx_stencil_1_read.0","inner_compute.in1_lxx_stencil.0"],
          ["self.lxx_stencil_op_hcompute_lgxx_stencil_1_read.1","inner_compute.in1_lxx_stencil.1"],
          ["self.lxx_stencil_op_hcompute_lgxx_stencil_1_read.2","inner_compute.in1_lxx_stencil.2"],
          ["self.lxx_stencil_op_hcompute_lgxx_stencil_1_read.3","inner_compute.in1_lxx_stencil.3"],
          ["self.lxx_stencil_op_hcompute_lgxx_stencil_1_read.4","inner_compute.in1_lxx_stencil.4"],
          ["self.lxx_stencil_op_hcompute_lgxx_stencil_1_read.5","inner_compute.in1_lxx_stencil.5"],
          ["self.lxx_stencil_op_hcompute_lgxx_stencil_1_read.6","inner_compute.in1_lxx_stencil.6"],
          ["self.lxx_stencil_op_hcompute_lgxx_stencil_1_read.7","inner_compute.in1_lxx_stencil.7"],
          ["self.lxx_stencil_op_hcompute_lgxx_stencil_1_read.8","inner_compute.in1_lxx_stencil.8"],
          ["self.lgxx_stencil_op_hcompute_lgxx_stencil_1_write.0","inner_compute.out_lgxx_stencil"]
        ]
      },
      "cu_op_hcompute_lgxy_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["lgxy_stencil_clkwrk_dsa1_op_hcompute_lgxy_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_lgxy_stencil"
          }
        },
        "connections":[
          ["self.lgxy_stencil_clkwrk_dsa1_op_hcompute_lgxy_stencil_write.0","inner_compute.out_lgxy_stencil"]
        ]
      },
      "cu_op_hcompute_lgxy_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["lgxy_stencil_clkwrk_dsa1_op_hcompute_lgxy_stencil_1_read",["Array",1,["Array",16,"BitIn"]]],
          ["lxy_stencil_op_hcompute_lgxy_stencil_1_read",["Array",9,["Array",16,"BitIn"]]],
          ["lgxy_stencil_op_hcompute_lgxy_stencil_1_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_lgxy_stencil_1"
          }
        },
        "connections":[
          ["self.lgxy_stencil_clkwrk_dsa1_op_hcompute_lgxy_stencil_1_read.0","inner_compute.in0_lgxy_stencil.0"],
          ["self.lxy_stencil_op_hcompute_lgxy_stencil_1_read.0","inner_compute.in1_lxy_stencil.0"],
          ["self.lxy_stencil_op_hcompute_lgxy_stencil_1_read.1","inner_compute.in1_lxy_stencil.1"],
          ["self.lxy_stencil_op_hcompute_lgxy_stencil_1_read.2","inner_compute.in1_lxy_stencil.2"],
          ["self.lxy_stencil_op_hcompute_lgxy_stencil_1_read.3","inner_compute.in1_lxy_stencil.3"],
          ["self.lxy_stencil_op_hcompute_lgxy_stencil_1_read.4","inner_compute.in1_lxy_stencil.4"],
          ["self.lxy_stencil_op_hcompute_lgxy_stencil_1_read.5","inner_compute.in1_lxy_stencil.5"],
          ["self.lxy_stencil_op_hcompute_lgxy_stencil_1_read.6","inner_compute.in1_lxy_stencil.6"],
          ["self.lxy_stencil_op_hcompute_lgxy_stencil_1_read.7","inner_compute.in1_lxy_stencil.7"],
          ["self.lxy_stencil_op_hcompute_lgxy_stencil_1_read.8","inner_compute.in1_lxy_stencil.8"],
          ["self.lgxy_stencil_op_hcompute_lgxy_stencil_1_write.0","inner_compute.out_lgxy_stencil"]
        ]
      },
      "cu_op_hcompute_lgyy_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["lgyy_stencil_clkwrk_dsa2_op_hcompute_lgyy_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_lgyy_stencil"
          }
        },
        "connections":[
          ["self.lgyy_stencil_clkwrk_dsa2_op_hcompute_lgyy_stencil_write.0","inner_compute.out_lgyy_stencil"]
        ]
      },
      "cu_op_hcompute_lgyy_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["lgyy_stencil_clkwrk_dsa2_op_hcompute_lgyy_stencil_1_read",["Array",1,["Array",16,"BitIn"]]],
          ["lyy_stencil_op_hcompute_lgyy_stencil_1_read",["Array",9,["Array",16,"BitIn"]]],
          ["lgyy_stencil_op_hcompute_lgyy_stencil_1_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_lgyy_stencil_1"
          }
        },
        "connections":[
          ["self.lgyy_stencil_clkwrk_dsa2_op_hcompute_lgyy_stencil_1_read.0","inner_compute.in0_lgyy_stencil.0"],
          ["self.lyy_stencil_op_hcompute_lgyy_stencil_1_read.0","inner_compute.in1_lyy_stencil.0"],
          ["self.lyy_stencil_op_hcompute_lgyy_stencil_1_read.1","inner_compute.in1_lyy_stencil.1"],
          ["self.lyy_stencil_op_hcompute_lgyy_stencil_1_read.2","inner_compute.in1_lyy_stencil.2"],
          ["self.lyy_stencil_op_hcompute_lgyy_stencil_1_read.3","inner_compute.in1_lyy_stencil.3"],
          ["self.lyy_stencil_op_hcompute_lgyy_stencil_1_read.4","inner_compute.in1_lyy_stencil.4"],
          ["self.lyy_stencil_op_hcompute_lgyy_stencil_1_read.5","inner_compute.in1_lyy_stencil.5"],
          ["self.lyy_stencil_op_hcompute_lgyy_stencil_1_read.6","inner_compute.in1_lyy_stencil.6"],
          ["self.lyy_stencil_op_hcompute_lgyy_stencil_1_read.7","inner_compute.in1_lyy_stencil.7"],
          ["self.lyy_stencil_op_hcompute_lgyy_stencil_1_read.8","inner_compute.in1_lyy_stencil.8"],
          ["self.lgyy_stencil_op_hcompute_lgyy_stencil_1_write.0","inner_compute.out_lgyy_stencil"]
        ]
      },
      "cu_op_hcompute_lxx_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["grad_x_stencil_op_hcompute_lxx_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["lxx_stencil_op_hcompute_lxx_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_lxx_stencil"
          }
        },
        "connections":[
          ["self.grad_x_stencil_op_hcompute_lxx_stencil_read.0","inner_compute.in0_grad_x_stencil.0"],
          ["self.lxx_stencil_op_hcompute_lxx_stencil_write.0","inner_compute.out_lxx_stencil"]
        ]
      },
      "cu_op_hcompute_lxy_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["grad_x_stencil_op_hcompute_lxy_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["grad_y_stencil_op_hcompute_lxy_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["lxy_stencil_op_hcompute_lxy_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_lxy_stencil"
          }
        },
        "connections":[
          ["self.grad_x_stencil_op_hcompute_lxy_stencil_read.0","inner_compute.in0_grad_x_stencil.0"],
          ["self.grad_y_stencil_op_hcompute_lxy_stencil_read.0","inner_compute.in1_grad_y_stencil.0"],
          ["self.lxy_stencil_op_hcompute_lxy_stencil_write.0","inner_compute.out_lxy_stencil"]
        ]
      },
      "cu_op_hcompute_lyy_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["grad_y_stencil_op_hcompute_lyy_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["lyy_stencil_op_hcompute_lyy_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_lyy_stencil"
          }
        },
        "connections":[
          ["self.grad_y_stencil_op_hcompute_lyy_stencil_read.0","inner_compute.in0_grad_y_stencil.0"],
          ["self.lyy_stencil_op_hcompute_lyy_stencil_write.0","inner_compute.out_lyy_stencil"]
        ]
      },
      "cu_op_hcompute_padded16_global_wrapper_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["padded16_stencil_op_hcompute_padded16_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_padded16_global_wrapper_stencil"
          }
        },
        "connections":[
          ["self.padded16_stencil_op_hcompute_padded16_global_wrapper_stencil_read.0","inner_compute.in0_padded16_stencil.0"],
          ["self.padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_write.0","inner_compute.out_padded16_global_wrapper_stencil"]
        ]
      },
      "delay__U1033":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "_U1034":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U1035":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U1034.clk"],
          ["self.wdata","_U1034.in"],
          ["_U1035.in","_U1034.out"],
          ["self.clk","_U1035.clk"],
          ["self.rdata","_U1035.out"]
        ]
      },
      "delay__U1070":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "_U1071":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U1071.clk"],
          ["self.wdata","_U1071.in"],
          ["self.rdata","_U1071.out"]
        ]
      },
      "delay__U1073":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "_U1074":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U1074.clk"],
          ["self.wdata","_U1074.in"],
          ["self.rdata","_U1074.out"]
        ]
      },
      "delay__U375":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "_U376":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U377":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U378":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U379":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U376.clk"],
          ["self.wdata","_U376.in"],
          ["_U377.in","_U376.out"],
          ["self.clk","_U377.clk"],
          ["_U378.in","_U377.out"],
          ["self.clk","_U378.clk"],
          ["_U379.in","_U378.out"],
          ["self.clk","_U379.clk"],
          ["self.rdata","_U379.out"]
        ]
      },
      "delay__U381":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "_U382":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U383":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U384":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U385":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U382.clk"],
          ["self.wdata","_U382.in"],
          ["_U383.in","_U382.out"],
          ["self.clk","_U383.clk"],
          ["_U384.in","_U383.out"],
          ["self.clk","_U384.clk"],
          ["_U385.in","_U384.out"],
          ["self.clk","_U385.clk"],
          ["self.rdata","_U385.out"]
        ]
      },
      "delay__U387":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "_U388":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U388.clk"],
          ["self.wdata","_U388.in"],
          ["self.rdata","_U388.out"]
        ]
      },
      "delay__U390":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "_U391":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U391.clk"],
          ["self.wdata","_U391.in"],
          ["self.rdata","_U391.out"]
        ]
      },
      "delay__U426":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "_U427":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U427.clk"],
          ["self.wdata","_U427.in"],
          ["self.rdata","_U427.out"]
        ]
      },
      "delay__U429":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "_U430":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U430.clk"],
          ["self.wdata","_U430.in"],
          ["self.rdata","_U430.out"]
        ]
      },
      "delay__U465":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "_U466":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U466.clk"],
          ["self.wdata","_U466.in"],
          ["self.rdata","_U466.out"]
        ]
      },
      "delay__U468":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "_U469":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U469.clk"],
          ["self.wdata","_U469.in"],
          ["self.rdata","_U469.out"]
        ]
      },
      "delay__U471":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "_U472":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U473":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U474":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U475":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U472.clk"],
          ["self.wdata","_U472.in"],
          ["_U473.in","_U472.out"],
          ["self.clk","_U473.clk"],
          ["_U474.in","_U473.out"],
          ["self.clk","_U474.clk"],
          ["_U475.in","_U474.out"],
          ["self.clk","_U475.clk"],
          ["self.rdata","_U475.out"]
        ]
      },
      "delay__U510":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "_U511":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U512":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U513":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U514":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U511.clk"],
          ["self.wdata","_U511.in"],
          ["_U512.in","_U511.out"],
          ["self.clk","_U512.clk"],
          ["_U513.in","_U512.out"],
          ["self.clk","_U513.clk"],
          ["_U514.in","_U513.out"],
          ["self.clk","_U514.clk"],
          ["self.rdata","_U514.out"]
        ]
      },
      "delay__U582":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "_U583":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U584":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U585":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U583.clk"],
          ["self.wdata","_U583.in"],
          ["_U584.in","_U583.out"],
          ["self.clk","_U584.clk"],
          ["_U585.in","_U584.out"],
          ["self.clk","_U585.clk"],
          ["self.rdata","_U585.out"]
        ]
      },
      "delay__U620":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "_U621":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U622":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U623":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U621.clk"],
          ["self.wdata","_U621.in"],
          ["_U622.in","_U621.out"],
          ["self.clk","_U622.clk"],
          ["_U623.in","_U622.out"],
          ["self.clk","_U623.clk"],
          ["self.rdata","_U623.out"]
        ]
      },
      "delay__U625":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "_U626":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U627":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U628":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U629":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U626.clk"],
          ["self.wdata","_U626.in"],
          ["_U627.in","_U626.out"],
          ["self.clk","_U627.clk"],
          ["_U628.in","_U627.out"],
          ["self.clk","_U628.clk"],
          ["_U629.in","_U628.out"],
          ["self.clk","_U629.clk"],
          ["self.rdata","_U629.out"]
        ]
      },
      "delay__U631":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "_U632":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U633":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U634":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U632.clk"],
          ["self.wdata","_U632.in"],
          ["_U633.in","_U632.out"],
          ["self.clk","_U633.clk"],
          ["_U634.in","_U633.out"],
          ["self.clk","_U634.clk"],
          ["self.rdata","_U634.out"]
        ]
      },
      "delay__U636":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "_U637":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U638":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U639":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U640":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U641":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U642":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U643":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U637.clk"],
          ["self.wdata","_U637.in"],
          ["_U638.in","_U637.out"],
          ["self.clk","_U638.clk"],
          ["_U639.in","_U638.out"],
          ["self.clk","_U639.clk"],
          ["_U640.in","_U639.out"],
          ["self.clk","_U640.clk"],
          ["_U641.in","_U640.out"],
          ["self.clk","_U641.clk"],
          ["_U642.in","_U641.out"],
          ["self.clk","_U642.clk"],
          ["_U643.in","_U642.out"],
          ["self.clk","_U643.clk"],
          ["self.rdata","_U643.out"]
        ]
      },
      "delay__U645":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "_U646":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U646.clk"],
          ["self.wdata","_U646.in"],
          ["self.rdata","_U646.out"]
        ]
      },
      "delay__U648":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "_U649":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U649.clk"],
          ["self.wdata","_U649.in"],
          ["self.rdata","_U649.out"]
        ]
      },
      "delay__U684":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "_U685":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U685.clk"],
          ["self.wdata","_U685.in"],
          ["self.rdata","_U685.out"]
        ]
      },
      "delay__U687":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "_U688":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U688.clk"],
          ["self.wdata","_U688.in"],
          ["self.rdata","_U688.out"]
        ]
      },
      "delay__U723":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "_U724":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U724.clk"],
          ["self.wdata","_U724.in"],
          ["self.rdata","_U724.out"]
        ]
      },
      "delay__U726":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "_U727":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U727.clk"],
          ["self.wdata","_U727.in"],
          ["self.rdata","_U727.out"]
        ]
      },
      "delay__U729":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "_U730":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U731":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U732":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U733":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U734":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U735":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U736":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U730.clk"],
          ["self.wdata","_U730.in"],
          ["_U731.in","_U730.out"],
          ["self.clk","_U731.clk"],
          ["_U732.in","_U731.out"],
          ["self.clk","_U732.clk"],
          ["_U733.in","_U732.out"],
          ["self.clk","_U733.clk"],
          ["_U734.in","_U733.out"],
          ["self.clk","_U734.clk"],
          ["_U735.in","_U734.out"],
          ["self.clk","_U735.clk"],
          ["_U736.in","_U735.out"],
          ["self.clk","_U736.clk"],
          ["self.rdata","_U736.out"]
        ]
      },
      "delay__U738":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "_U739":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U739.clk"],
          ["self.wdata","_U739.in"],
          ["self.rdata","_U739.out"]
        ]
      },
      "delay__U741":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "_U742":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U742.clk"],
          ["self.wdata","_U742.in"],
          ["self.rdata","_U742.out"]
        ]
      },
      "delay__U777":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "_U778":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U778.clk"],
          ["self.wdata","_U778.in"],
          ["self.rdata","_U778.out"]
        ]
      },
      "delay__U780":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "_U781":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U781.clk"],
          ["self.wdata","_U781.in"],
          ["self.rdata","_U781.out"]
        ]
      },
      "delay__U816":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "_U817":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U817.clk"],
          ["self.wdata","_U817.in"],
          ["self.rdata","_U817.out"]
        ]
      },
      "delay__U819":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "_U820":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U820.clk"],
          ["self.wdata","_U820.in"],
          ["self.rdata","_U820.out"]
        ]
      },
      "delay__U822":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "_U823":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U824":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U825":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U826":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U827":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U828":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U829":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U823.clk"],
          ["self.wdata","_U823.in"],
          ["_U824.in","_U823.out"],
          ["self.clk","_U824.clk"],
          ["_U825.in","_U824.out"],
          ["self.clk","_U825.clk"],
          ["_U826.in","_U825.out"],
          ["self.clk","_U826.clk"],
          ["_U827.in","_U826.out"],
          ["self.clk","_U827.clk"],
          ["_U828.in","_U827.out"],
          ["self.clk","_U828.clk"],
          ["_U829.in","_U828.out"],
          ["self.clk","_U829.clk"],
          ["self.rdata","_U829.out"]
        ]
      },
      "delay__U831":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "_U832":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U832.clk"],
          ["self.wdata","_U832.in"],
          ["self.rdata","_U832.out"]
        ]
      },
      "delay__U834":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "_U835":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U835.clk"],
          ["self.wdata","_U835.in"],
          ["self.rdata","_U835.out"]
        ]
      },
      "delay__U870":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "_U871":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U871.clk"],
          ["self.wdata","_U871.in"],
          ["self.rdata","_U871.out"]
        ]
      },
      "delay__U873":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "_U874":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U874.clk"],
          ["self.wdata","_U874.in"],
          ["self.rdata","_U874.out"]
        ]
      },
      "delay__U909":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "_U910":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U910.clk"],
          ["self.wdata","_U910.in"],
          ["self.rdata","_U910.out"]
        ]
      },
      "delay__U912":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "_U913":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U913.clk"],
          ["self.wdata","_U913.in"],
          ["self.rdata","_U913.out"]
        ]
      },
      "delay__U915":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "_U916":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U917":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U918":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U916.clk"],
          ["self.wdata","_U916.in"],
          ["_U917.in","_U916.out"],
          ["self.clk","_U917.clk"],
          ["_U918.in","_U917.out"],
          ["self.clk","_U918.clk"],
          ["self.rdata","_U918.out"]
        ]
      },
      "delay__U920":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "_U921":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U922":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U921.clk"],
          ["self.wdata","_U921.in"],
          ["_U922.in","_U921.out"],
          ["self.clk","_U922.clk"],
          ["self.rdata","_U922.out"]
        ]
      },
      "delay__U957":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "_U958":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U958.clk"],
          ["self.wdata","_U958.in"],
          ["self.rdata","_U958.out"]
        ]
      },
      "delay__U960":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "_U961":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U961.clk"],
          ["self.wdata","_U961.in"],
          ["self.rdata","_U961.out"]
        ]
      },
      "delay__U996":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "_U997":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U998":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U997.clk"],
          ["self.wdata","_U997.in"],
          ["_U998.in","_U997.out"],
          ["self.clk","_U998.clk"],
          ["self.rdata","_U998.out"]
        ]
      },
      "grad_x_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["op_hcompute_grad_x_stencil_write_wen","BitIn"],
          ["op_hcompute_grad_x_stencil_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_grad_x_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_lxx_stencil_read_ren","BitIn"],
          ["op_hcompute_lxx_stencil_read_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_lxx_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_lxy_stencil_read_ren","BitIn"],
          ["op_hcompute_lxy_stencil_read_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_lxy_stencil_read",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "delay_sr_U476":{
            "modref":"global.delay__U471"
          },
          "delay_sr_U509":{
            "modref":"global.memtile_long_delay__U477"
          }
        },
        "connections":[
          ["self.clk","delay_sr_U476.clk"],
          ["self.flush","delay_sr_U476.flush"],
          ["delay_sr_U509.wdata","delay_sr_U476.rdata"],
          ["self.op_hcompute_lxx_stencil_read.0","delay_sr_U476.rdata"],
          ["self.rst_n","delay_sr_U476.rst_n"],
          ["self.op_hcompute_grad_x_stencil_write.0","delay_sr_U476.wdata"],
          ["self.clk","delay_sr_U509.clk"],
          ["self.flush","delay_sr_U509.flush"],
          ["self.op_hcompute_lxy_stencil_read.0","delay_sr_U509.rdata"],
          ["self.rst_n","delay_sr_U509.rst_n"]
        ]
      },
      "grad_y_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["op_hcompute_grad_y_stencil_write_wen","BitIn"],
          ["op_hcompute_grad_y_stencil_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_grad_y_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_lxy_stencil_read_ren","BitIn"],
          ["op_hcompute_lxy_stencil_read_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_lxy_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_lyy_stencil_read_ren","BitIn"],
          ["op_hcompute_lyy_stencil_read_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_lyy_stencil_read",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "delay_sr_U515":{
            "modref":"global.delay__U510"
          },
          "delay_sr_U548":{
            "modref":"global.memtile_long_delay__U516"
          }
        },
        "connections":[
          ["self.clk","delay_sr_U515.clk"],
          ["self.flush","delay_sr_U515.flush"],
          ["delay_sr_U548.wdata","delay_sr_U515.rdata"],
          ["self.op_hcompute_lxy_stencil_read.0","delay_sr_U515.rdata"],
          ["self.rst_n","delay_sr_U515.rst_n"],
          ["self.op_hcompute_grad_y_stencil_write.0","delay_sr_U515.wdata"],
          ["self.clk","delay_sr_U548.clk"],
          ["self.flush","delay_sr_U548.flush"],
          ["self.op_hcompute_lyy_stencil_read.0","delay_sr_U548.rdata"],
          ["self.rst_n","delay_sr_U548.rst_n"]
        ]
      },
      "harris":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write_en","Bit"],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write",["Array",1,["Array",16,"Bit"]]],
          ["padded16_stencil_op_hcompute_padded16_global_wrapper_stencil_read_valid","Bit"],
          ["padded16_stencil_op_hcompute_padded16_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U1076":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "cim_output_stencil":{
            "modref":"global.cim_output_stencil_ub"
          },
          "cim_stencil":{
            "modref":"global.cim_stencil_ub"
          },
          "grad_x_stencil":{
            "modref":"global.grad_x_stencil_ub"
          },
          "grad_y_stencil":{
            "modref":"global.grad_y_stencil_ub"
          },
          "lgxx_stencil":{
            "modref":"global.lgxx_stencil_ub"
          },
          "lgxx_stencil_clkwrk_dsa0":{
            "modref":"global.lgxx_stencil_clkwrk_dsa0_ub"
          },
          "lgxy_stencil":{
            "modref":"global.lgxy_stencil_ub"
          },
          "lgxy_stencil_clkwrk_dsa1":{
            "modref":"global.lgxy_stencil_clkwrk_dsa1_ub"
          },
          "lgyy_stencil":{
            "modref":"global.lgyy_stencil_ub"
          },
          "lgyy_stencil_clkwrk_dsa2":{
            "modref":"global.lgyy_stencil_clkwrk_dsa2_ub"
          },
          "lxx_stencil":{
            "modref":"global.lxx_stencil_ub"
          },
          "lxy_stencil":{
            "modref":"global.lxy_stencil_ub"
          },
          "lyy_stencil":{
            "modref":"global.lyy_stencil_ub"
          },
          "op_hcompute_cim_output_stencil":{
            "modref":"global.cu_op_hcompute_cim_output_stencil"
          },
          "op_hcompute_cim_output_stencil_exe_start":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "op_hcompute_cim_output_stencil_exe_start_control_vars":{
            "modref":"global.array_delay_U346"
          },
          "op_hcompute_cim_output_stencil_port_controller":{
            "modref":"global.affine_controller__U325"
          },
          "op_hcompute_cim_output_stencil_read_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_cim_output_stencil_write_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_cim_output_stencil_write_start_control_vars":{
            "modref":"global.array_delay_U342"
          },
          "op_hcompute_cim_stencil":{
            "modref":"global.cu_op_hcompute_cim_stencil"
          },
          "op_hcompute_cim_stencil_exe_start":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "op_hcompute_cim_stencil_exe_start_control_vars":{
            "modref":"global.array_delay_U321"
          },
          "op_hcompute_cim_stencil_port_controller":{
            "modref":"global.affine_controller__U300"
          },
          "op_hcompute_cim_stencil_read_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_cim_stencil_write_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_cim_stencil_write_start_control_vars":{
            "modref":"global.array_delay_U317"
          },
          "op_hcompute_grad_x_stencil":{
            "modref":"global.cu_op_hcompute_grad_x_stencil"
          },
          "op_hcompute_grad_x_stencil_exe_start":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "op_hcompute_grad_x_stencil_exe_start_control_vars":{
            "modref":"global.array_delay_U46"
          },
          "op_hcompute_grad_x_stencil_port_controller":{
            "modref":"global.affine_controller__U25"
          },
          "op_hcompute_grad_x_stencil_read_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_grad_x_stencil_write_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_grad_x_stencil_write_start_control_vars":{
            "modref":"global.array_delay_U42"
          },
          "op_hcompute_grad_y_stencil":{
            "modref":"global.cu_op_hcompute_grad_y_stencil"
          },
          "op_hcompute_grad_y_stencil_exe_start":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "op_hcompute_grad_y_stencil_exe_start_control_vars":{
            "modref":"global.array_delay_U146"
          },
          "op_hcompute_grad_y_stencil_port_controller":{
            "modref":"global.affine_controller__U125"
          },
          "op_hcompute_grad_y_stencil_read_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_grad_y_stencil_write_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_grad_y_stencil_write_start_control_vars":{
            "modref":"global.array_delay_U142"
          },
          "op_hcompute_hw_output_stencil":{
            "modref":"global.cu_op_hcompute_hw_output_stencil"
          },
          "op_hcompute_hw_output_stencil_exe_start":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "op_hcompute_hw_output_stencil_exe_start_control_vars":{
            "modref":"global.array_delay_U371"
          },
          "op_hcompute_hw_output_stencil_port_controller":{
            "modref":"global.affine_controller__U350"
          },
          "op_hcompute_hw_output_stencil_read_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_hw_output_stencil_write_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_hw_output_stencil_write_start_control_vars":{
            "modref":"global.array_delay_U367"
          },
          "op_hcompute_lgxx_stencil":{
            "modref":"global.cu_op_hcompute_lgxx_stencil"
          },
          "op_hcompute_lgxx_stencil_1":{
            "modref":"global.cu_op_hcompute_lgxx_stencil_1"
          },
          "op_hcompute_lgxx_stencil_1_exe_start":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "op_hcompute_lgxx_stencil_1_exe_start_control_vars":{
            "modref":"global.array_delay_U121"
          },
          "op_hcompute_lgxx_stencil_1_port_controller":{
            "modref":"global.affine_controller__U100"
          },
          "op_hcompute_lgxx_stencil_1_read_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_lgxx_stencil_1_write_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_lgxx_stencil_1_write_start_control_vars":{
            "modref":"global.array_delay_U117"
          },
          "op_hcompute_lgxx_stencil_exe_start":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "op_hcompute_lgxx_stencil_exe_start_control_vars":{
            "modref":"global.array_delay_U96"
          },
          "op_hcompute_lgxx_stencil_port_controller":{
            "modref":"global.affine_controller__U75"
          },
          "op_hcompute_lgxx_stencil_read_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_lgxx_stencil_write_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_lgxx_stencil_write_start_control_vars":{
            "modref":"global.array_delay_U92"
          },
          "op_hcompute_lgxy_stencil":{
            "modref":"global.cu_op_hcompute_lgxy_stencil"
          },
          "op_hcompute_lgxy_stencil_1":{
            "modref":"global.cu_op_hcompute_lgxy_stencil_1"
          },
          "op_hcompute_lgxy_stencil_1_exe_start":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "op_hcompute_lgxy_stencil_1_exe_start_control_vars":{
            "modref":"global.array_delay_U221"
          },
          "op_hcompute_lgxy_stencil_1_port_controller":{
            "modref":"global.affine_controller__U200"
          },
          "op_hcompute_lgxy_stencil_1_read_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_lgxy_stencil_1_write_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_lgxy_stencil_1_write_start_control_vars":{
            "modref":"global.array_delay_U217"
          },
          "op_hcompute_lgxy_stencil_exe_start":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "op_hcompute_lgxy_stencil_exe_start_control_vars":{
            "modref":"global.array_delay_U196"
          },
          "op_hcompute_lgxy_stencil_port_controller":{
            "modref":"global.affine_controller__U175"
          },
          "op_hcompute_lgxy_stencil_read_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_lgxy_stencil_write_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_lgxy_stencil_write_start_control_vars":{
            "modref":"global.array_delay_U192"
          },
          "op_hcompute_lgyy_stencil":{
            "modref":"global.cu_op_hcompute_lgyy_stencil"
          },
          "op_hcompute_lgyy_stencil_1":{
            "modref":"global.cu_op_hcompute_lgyy_stencil_1"
          },
          "op_hcompute_lgyy_stencil_1_exe_start":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "op_hcompute_lgyy_stencil_1_exe_start_control_vars":{
            "modref":"global.array_delay_U296"
          },
          "op_hcompute_lgyy_stencil_1_port_controller":{
            "modref":"global.affine_controller__U275"
          },
          "op_hcompute_lgyy_stencil_1_read_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_lgyy_stencil_1_write_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_lgyy_stencil_1_write_start_control_vars":{
            "modref":"global.array_delay_U292"
          },
          "op_hcompute_lgyy_stencil_exe_start":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "op_hcompute_lgyy_stencil_exe_start_control_vars":{
            "modref":"global.array_delay_U271"
          },
          "op_hcompute_lgyy_stencil_port_controller":{
            "modref":"global.affine_controller__U250"
          },
          "op_hcompute_lgyy_stencil_read_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_lgyy_stencil_write_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_lgyy_stencil_write_start_control_vars":{
            "modref":"global.array_delay_U267"
          },
          "op_hcompute_lxx_stencil":{
            "modref":"global.cu_op_hcompute_lxx_stencil"
          },
          "op_hcompute_lxx_stencil_exe_start":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "op_hcompute_lxx_stencil_exe_start_control_vars":{
            "modref":"global.array_delay_U71"
          },
          "op_hcompute_lxx_stencil_port_controller":{
            "modref":"global.affine_controller__U50"
          },
          "op_hcompute_lxx_stencil_read_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_lxx_stencil_write_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_lxx_stencil_write_start_control_vars":{
            "modref":"global.array_delay_U67"
          },
          "op_hcompute_lxy_stencil":{
            "modref":"global.cu_op_hcompute_lxy_stencil"
          },
          "op_hcompute_lxy_stencil_exe_start":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "op_hcompute_lxy_stencil_exe_start_control_vars":{
            "modref":"global.array_delay_U171"
          },
          "op_hcompute_lxy_stencil_port_controller":{
            "modref":"global.affine_controller__U150"
          },
          "op_hcompute_lxy_stencil_read_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_lxy_stencil_write_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_lxy_stencil_write_start_control_vars":{
            "modref":"global.array_delay_U167"
          },
          "op_hcompute_lyy_stencil":{
            "modref":"global.cu_op_hcompute_lyy_stencil"
          },
          "op_hcompute_lyy_stencil_exe_start":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "op_hcompute_lyy_stencil_exe_start_control_vars":{
            "modref":"global.array_delay_U246"
          },
          "op_hcompute_lyy_stencil_port_controller":{
            "modref":"global.affine_controller__U225"
          },
          "op_hcompute_lyy_stencil_read_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_lyy_stencil_write_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_lyy_stencil_write_start_control_vars":{
            "modref":"global.array_delay_U242"
          },
          "op_hcompute_padded16_global_wrapper_stencil":{
            "modref":"global.cu_op_hcompute_padded16_global_wrapper_stencil"
          },
          "op_hcompute_padded16_global_wrapper_stencil_exe_start":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "op_hcompute_padded16_global_wrapper_stencil_exe_start_control_vars":{
            "modref":"global.array_delay_U21"
          },
          "op_hcompute_padded16_global_wrapper_stencil_port_controller":{
            "modref":"global.affine_controller__U0"
          },
          "op_hcompute_padded16_global_wrapper_stencil_read_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_padded16_global_wrapper_stencil_write_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_padded16_global_wrapper_stencil_write_start_control_vars":{
            "modref":"global.array_delay_U17"
          },
          "padded16_global_wrapper_stencil":{
            "modref":"global.padded16_global_wrapper_stencil_ub"
          }
        },
        "connections":[
          ["self.clk","_U1076.clk"],
          ["self.padded16_stencil_op_hcompute_padded16_global_wrapper_stencil_read.0","_U1076.in"],
          ["op_hcompute_padded16_global_wrapper_stencil.padded16_stencil_op_hcompute_padded16_global_wrapper_stencil_read.0","_U1076.out"],
          ["self.clk","cim_output_stencil.clk"],
          ["self.flush","cim_output_stencil.flush"],
          ["op_hcompute_cim_output_stencil.cim_output_stencil_op_hcompute_cim_output_stencil_write","cim_output_stencil.op_hcompute_cim_output_stencil_write"],
          ["op_hcompute_cim_output_stencil_write_start_control_vars.out","cim_output_stencil.op_hcompute_cim_output_stencil_write_ctrl_vars"],
          ["op_hcompute_cim_output_stencil_write_start.out","cim_output_stencil.op_hcompute_cim_output_stencil_write_wen"],
          ["op_hcompute_hw_output_stencil.cim_output_stencil_op_hcompute_hw_output_stencil_read","cim_output_stencil.op_hcompute_hw_output_stencil_read"],
          ["op_hcompute_hw_output_stencil_port_controller.d","cim_output_stencil.op_hcompute_hw_output_stencil_read_ctrl_vars"],
          ["op_hcompute_hw_output_stencil_read_start.out","cim_output_stencil.op_hcompute_hw_output_stencil_read_ren"],
          ["self.rst_n","cim_output_stencil.rst_n"],
          ["self.clk","cim_stencil.clk"],
          ["self.flush","cim_stencil.flush"],
          ["op_hcompute_cim_output_stencil.cim_stencil_op_hcompute_cim_output_stencil_read","cim_stencil.op_hcompute_cim_output_stencil_read"],
          ["op_hcompute_cim_output_stencil_port_controller.d","cim_stencil.op_hcompute_cim_output_stencil_read_ctrl_vars"],
          ["op_hcompute_cim_output_stencil_read_start.out","cim_stencil.op_hcompute_cim_output_stencil_read_ren"],
          ["op_hcompute_cim_stencil.cim_stencil_op_hcompute_cim_stencil_write","cim_stencil.op_hcompute_cim_stencil_write"],
          ["op_hcompute_cim_stencil_write_start_control_vars.out","cim_stencil.op_hcompute_cim_stencil_write_ctrl_vars"],
          ["op_hcompute_cim_stencil_write_start.out","cim_stencil.op_hcompute_cim_stencil_write_wen"],
          ["self.rst_n","cim_stencil.rst_n"],
          ["self.clk","grad_x_stencil.clk"],
          ["self.flush","grad_x_stencil.flush"],
          ["op_hcompute_grad_x_stencil.grad_x_stencil_op_hcompute_grad_x_stencil_write","grad_x_stencil.op_hcompute_grad_x_stencil_write"],
          ["op_hcompute_grad_x_stencil_write_start_control_vars.out","grad_x_stencil.op_hcompute_grad_x_stencil_write_ctrl_vars"],
          ["op_hcompute_grad_x_stencil_write_start.out","grad_x_stencil.op_hcompute_grad_x_stencil_write_wen"],
          ["op_hcompute_lxx_stencil.grad_x_stencil_op_hcompute_lxx_stencil_read","grad_x_stencil.op_hcompute_lxx_stencil_read"],
          ["op_hcompute_lxx_stencil_port_controller.d","grad_x_stencil.op_hcompute_lxx_stencil_read_ctrl_vars"],
          ["op_hcompute_lxx_stencil_read_start.out","grad_x_stencil.op_hcompute_lxx_stencil_read_ren"],
          ["op_hcompute_lxy_stencil.grad_x_stencil_op_hcompute_lxy_stencil_read","grad_x_stencil.op_hcompute_lxy_stencil_read"],
          ["op_hcompute_lxy_stencil_port_controller.d","grad_x_stencil.op_hcompute_lxy_stencil_read_ctrl_vars"],
          ["op_hcompute_lxy_stencil_read_start.out","grad_x_stencil.op_hcompute_lxy_stencil_read_ren"],
          ["self.rst_n","grad_x_stencil.rst_n"],
          ["self.clk","grad_y_stencil.clk"],
          ["self.flush","grad_y_stencil.flush"],
          ["op_hcompute_grad_y_stencil.grad_y_stencil_op_hcompute_grad_y_stencil_write","grad_y_stencil.op_hcompute_grad_y_stencil_write"],
          ["op_hcompute_grad_y_stencil_write_start_control_vars.out","grad_y_stencil.op_hcompute_grad_y_stencil_write_ctrl_vars"],
          ["op_hcompute_grad_y_stencil_write_start.out","grad_y_stencil.op_hcompute_grad_y_stencil_write_wen"],
          ["op_hcompute_lxy_stencil.grad_y_stencil_op_hcompute_lxy_stencil_read","grad_y_stencil.op_hcompute_lxy_stencil_read"],
          ["op_hcompute_lxy_stencil_port_controller.d","grad_y_stencil.op_hcompute_lxy_stencil_read_ctrl_vars"],
          ["op_hcompute_lxy_stencil_read_start.out","grad_y_stencil.op_hcompute_lxy_stencil_read_ren"],
          ["op_hcompute_lyy_stencil.grad_y_stencil_op_hcompute_lyy_stencil_read","grad_y_stencil.op_hcompute_lyy_stencil_read"],
          ["op_hcompute_lyy_stencil_port_controller.d","grad_y_stencil.op_hcompute_lyy_stencil_read_ctrl_vars"],
          ["op_hcompute_lyy_stencil_read_start.out","grad_y_stencil.op_hcompute_lyy_stencil_read_ren"],
          ["self.rst_n","grad_y_stencil.rst_n"],
          ["self.clk","lgxx_stencil.clk"],
          ["self.flush","lgxx_stencil.flush"],
          ["op_hcompute_cim_stencil.lgxx_stencil_op_hcompute_cim_stencil_read","lgxx_stencil.op_hcompute_cim_stencil_read"],
          ["op_hcompute_cim_stencil_port_controller.d","lgxx_stencil.op_hcompute_cim_stencil_read_ctrl_vars"],
          ["op_hcompute_cim_stencil_read_start.out","lgxx_stencil.op_hcompute_cim_stencil_read_ren"],
          ["op_hcompute_lgxx_stencil_1.lgxx_stencil_op_hcompute_lgxx_stencil_1_write","lgxx_stencil.op_hcompute_lgxx_stencil_1_write"],
          ["op_hcompute_lgxx_stencil_1_write_start_control_vars.out","lgxx_stencil.op_hcompute_lgxx_stencil_1_write_ctrl_vars"],
          ["op_hcompute_lgxx_stencil_1_write_start.out","lgxx_stencil.op_hcompute_lgxx_stencil_1_write_wen"],
          ["self.rst_n","lgxx_stencil.rst_n"],
          ["self.clk","lgxx_stencil_clkwrk_dsa0.clk"],
          ["self.flush","lgxx_stencil_clkwrk_dsa0.flush"],
          ["op_hcompute_lgxx_stencil_1.lgxx_stencil_clkwrk_dsa0_op_hcompute_lgxx_stencil_1_read","lgxx_stencil_clkwrk_dsa0.op_hcompute_lgxx_stencil_1_read"],
          ["op_hcompute_lgxx_stencil_1_port_controller.d","lgxx_stencil_clkwrk_dsa0.op_hcompute_lgxx_stencil_1_read_ctrl_vars"],
          ["op_hcompute_lgxx_stencil_1_read_start.out","lgxx_stencil_clkwrk_dsa0.op_hcompute_lgxx_stencil_1_read_ren"],
          ["op_hcompute_lgxx_stencil.lgxx_stencil_clkwrk_dsa0_op_hcompute_lgxx_stencil_write","lgxx_stencil_clkwrk_dsa0.op_hcompute_lgxx_stencil_write"],
          ["op_hcompute_lgxx_stencil_write_start_control_vars.out","lgxx_stencil_clkwrk_dsa0.op_hcompute_lgxx_stencil_write_ctrl_vars"],
          ["op_hcompute_lgxx_stencil_write_start.out","lgxx_stencil_clkwrk_dsa0.op_hcompute_lgxx_stencil_write_wen"],
          ["self.rst_n","lgxx_stencil_clkwrk_dsa0.rst_n"],
          ["self.clk","lgxy_stencil.clk"],
          ["self.flush","lgxy_stencil.flush"],
          ["op_hcompute_cim_stencil.lgxy_stencil_op_hcompute_cim_stencil_read","lgxy_stencil.op_hcompute_cim_stencil_read"],
          ["op_hcompute_cim_stencil_port_controller.d","lgxy_stencil.op_hcompute_cim_stencil_read_ctrl_vars"],
          ["op_hcompute_cim_stencil_read_start.out","lgxy_stencil.op_hcompute_cim_stencil_read_ren"],
          ["op_hcompute_lgxy_stencil_1.lgxy_stencil_op_hcompute_lgxy_stencil_1_write","lgxy_stencil.op_hcompute_lgxy_stencil_1_write"],
          ["op_hcompute_lgxy_stencil_1_write_start_control_vars.out","lgxy_stencil.op_hcompute_lgxy_stencil_1_write_ctrl_vars"],
          ["op_hcompute_lgxy_stencil_1_write_start.out","lgxy_stencil.op_hcompute_lgxy_stencil_1_write_wen"],
          ["self.rst_n","lgxy_stencil.rst_n"],
          ["self.clk","lgxy_stencil_clkwrk_dsa1.clk"],
          ["self.flush","lgxy_stencil_clkwrk_dsa1.flush"],
          ["op_hcompute_lgxy_stencil_1.lgxy_stencil_clkwrk_dsa1_op_hcompute_lgxy_stencil_1_read","lgxy_stencil_clkwrk_dsa1.op_hcompute_lgxy_stencil_1_read"],
          ["op_hcompute_lgxy_stencil_1_port_controller.d","lgxy_stencil_clkwrk_dsa1.op_hcompute_lgxy_stencil_1_read_ctrl_vars"],
          ["op_hcompute_lgxy_stencil_1_read_start.out","lgxy_stencil_clkwrk_dsa1.op_hcompute_lgxy_stencil_1_read_ren"],
          ["op_hcompute_lgxy_stencil.lgxy_stencil_clkwrk_dsa1_op_hcompute_lgxy_stencil_write","lgxy_stencil_clkwrk_dsa1.op_hcompute_lgxy_stencil_write"],
          ["op_hcompute_lgxy_stencil_write_start_control_vars.out","lgxy_stencil_clkwrk_dsa1.op_hcompute_lgxy_stencil_write_ctrl_vars"],
          ["op_hcompute_lgxy_stencil_write_start.out","lgxy_stencil_clkwrk_dsa1.op_hcompute_lgxy_stencil_write_wen"],
          ["self.rst_n","lgxy_stencil_clkwrk_dsa1.rst_n"],
          ["self.clk","lgyy_stencil.clk"],
          ["self.flush","lgyy_stencil.flush"],
          ["op_hcompute_cim_stencil.lgyy_stencil_op_hcompute_cim_stencil_read","lgyy_stencil.op_hcompute_cim_stencil_read"],
          ["op_hcompute_cim_stencil_port_controller.d","lgyy_stencil.op_hcompute_cim_stencil_read_ctrl_vars"],
          ["op_hcompute_cim_stencil_read_start.out","lgyy_stencil.op_hcompute_cim_stencil_read_ren"],
          ["op_hcompute_lgyy_stencil_1.lgyy_stencil_op_hcompute_lgyy_stencil_1_write","lgyy_stencil.op_hcompute_lgyy_stencil_1_write"],
          ["op_hcompute_lgyy_stencil_1_write_start_control_vars.out","lgyy_stencil.op_hcompute_lgyy_stencil_1_write_ctrl_vars"],
          ["op_hcompute_lgyy_stencil_1_write_start.out","lgyy_stencil.op_hcompute_lgyy_stencil_1_write_wen"],
          ["self.rst_n","lgyy_stencil.rst_n"],
          ["self.clk","lgyy_stencil_clkwrk_dsa2.clk"],
          ["self.flush","lgyy_stencil_clkwrk_dsa2.flush"],
          ["op_hcompute_lgyy_stencil_1.lgyy_stencil_clkwrk_dsa2_op_hcompute_lgyy_stencil_1_read","lgyy_stencil_clkwrk_dsa2.op_hcompute_lgyy_stencil_1_read"],
          ["op_hcompute_lgyy_stencil_1_port_controller.d","lgyy_stencil_clkwrk_dsa2.op_hcompute_lgyy_stencil_1_read_ctrl_vars"],
          ["op_hcompute_lgyy_stencil_1_read_start.out","lgyy_stencil_clkwrk_dsa2.op_hcompute_lgyy_stencil_1_read_ren"],
          ["op_hcompute_lgyy_stencil.lgyy_stencil_clkwrk_dsa2_op_hcompute_lgyy_stencil_write","lgyy_stencil_clkwrk_dsa2.op_hcompute_lgyy_stencil_write"],
          ["op_hcompute_lgyy_stencil_write_start_control_vars.out","lgyy_stencil_clkwrk_dsa2.op_hcompute_lgyy_stencil_write_ctrl_vars"],
          ["op_hcompute_lgyy_stencil_write_start.out","lgyy_stencil_clkwrk_dsa2.op_hcompute_lgyy_stencil_write_wen"],
          ["self.rst_n","lgyy_stencil_clkwrk_dsa2.rst_n"],
          ["self.clk","lxx_stencil.clk"],
          ["self.flush","lxx_stencil.flush"],
          ["op_hcompute_lgxx_stencil_1.lxx_stencil_op_hcompute_lgxx_stencil_1_read","lxx_stencil.op_hcompute_lgxx_stencil_1_read"],
          ["op_hcompute_lgxx_stencil_1_port_controller.d","lxx_stencil.op_hcompute_lgxx_stencil_1_read_ctrl_vars"],
          ["op_hcompute_lgxx_stencil_1_read_start.out","lxx_stencil.op_hcompute_lgxx_stencil_1_read_ren"],
          ["op_hcompute_lxx_stencil.lxx_stencil_op_hcompute_lxx_stencil_write","lxx_stencil.op_hcompute_lxx_stencil_write"],
          ["op_hcompute_lxx_stencil_write_start_control_vars.out","lxx_stencil.op_hcompute_lxx_stencil_write_ctrl_vars"],
          ["op_hcompute_lxx_stencil_write_start.out","lxx_stencil.op_hcompute_lxx_stencil_write_wen"],
          ["self.rst_n","lxx_stencil.rst_n"],
          ["self.clk","lxy_stencil.clk"],
          ["self.flush","lxy_stencil.flush"],
          ["op_hcompute_lgxy_stencil_1.lxy_stencil_op_hcompute_lgxy_stencil_1_read","lxy_stencil.op_hcompute_lgxy_stencil_1_read"],
          ["op_hcompute_lgxy_stencil_1_port_controller.d","lxy_stencil.op_hcompute_lgxy_stencil_1_read_ctrl_vars"],
          ["op_hcompute_lgxy_stencil_1_read_start.out","lxy_stencil.op_hcompute_lgxy_stencil_1_read_ren"],
          ["op_hcompute_lxy_stencil.lxy_stencil_op_hcompute_lxy_stencil_write","lxy_stencil.op_hcompute_lxy_stencil_write"],
          ["op_hcompute_lxy_stencil_write_start_control_vars.out","lxy_stencil.op_hcompute_lxy_stencil_write_ctrl_vars"],
          ["op_hcompute_lxy_stencil_write_start.out","lxy_stencil.op_hcompute_lxy_stencil_write_wen"],
          ["self.rst_n","lxy_stencil.rst_n"],
          ["self.clk","lyy_stencil.clk"],
          ["self.flush","lyy_stencil.flush"],
          ["op_hcompute_lgyy_stencil_1.lyy_stencil_op_hcompute_lgyy_stencil_1_read","lyy_stencil.op_hcompute_lgyy_stencil_1_read"],
          ["op_hcompute_lgyy_stencil_1_port_controller.d","lyy_stencil.op_hcompute_lgyy_stencil_1_read_ctrl_vars"],
          ["op_hcompute_lgyy_stencil_1_read_start.out","lyy_stencil.op_hcompute_lgyy_stencil_1_read_ren"],
          ["op_hcompute_lyy_stencil.lyy_stencil_op_hcompute_lyy_stencil_write","lyy_stencil.op_hcompute_lyy_stencil_write"],
          ["op_hcompute_lyy_stencil_write_start_control_vars.out","lyy_stencil.op_hcompute_lyy_stencil_write_ctrl_vars"],
          ["op_hcompute_lyy_stencil_write_start.out","lyy_stencil.op_hcompute_lyy_stencil_write_wen"],
          ["self.rst_n","lyy_stencil.rst_n"],
          ["self.clk","op_hcompute_cim_output_stencil.clk"],
          ["self.clk","op_hcompute_cim_output_stencil_exe_start.clk"],
          ["op_hcompute_cim_output_stencil_port_controller.valid","op_hcompute_cim_output_stencil_exe_start.in"],
          ["op_hcompute_cim_output_stencil_write_start.in","op_hcompute_cim_output_stencil_exe_start.out"],
          ["self.clk","op_hcompute_cim_output_stencil_exe_start_control_vars.clk"],
          ["op_hcompute_cim_output_stencil_port_controller.d","op_hcompute_cim_output_stencil_exe_start_control_vars.in"],
          ["self.clk","op_hcompute_cim_output_stencil_port_controller.clk"],
          ["op_hcompute_cim_output_stencil_write_start_control_vars.in","op_hcompute_cim_output_stencil_port_controller.d"],
          ["op_hcompute_cim_output_stencil_read_start.in","op_hcompute_cim_output_stencil_port_controller.valid"],
          ["self.clk","op_hcompute_cim_output_stencil_write_start_control_vars.clk"],
          ["self.clk","op_hcompute_cim_stencil.clk"],
          ["self.clk","op_hcompute_cim_stencil_exe_start.clk"],
          ["op_hcompute_cim_stencil_port_controller.valid","op_hcompute_cim_stencil_exe_start.in"],
          ["op_hcompute_cim_stencil_write_start.in","op_hcompute_cim_stencil_exe_start.out"],
          ["self.clk","op_hcompute_cim_stencil_exe_start_control_vars.clk"],
          ["op_hcompute_cim_stencil_port_controller.d","op_hcompute_cim_stencil_exe_start_control_vars.in"],
          ["self.clk","op_hcompute_cim_stencil_port_controller.clk"],
          ["op_hcompute_cim_stencil_write_start_control_vars.in","op_hcompute_cim_stencil_port_controller.d"],
          ["op_hcompute_cim_stencil_read_start.in","op_hcompute_cim_stencil_port_controller.valid"],
          ["self.clk","op_hcompute_cim_stencil_write_start_control_vars.clk"],
          ["self.clk","op_hcompute_grad_x_stencil.clk"],
          ["padded16_global_wrapper_stencil.op_hcompute_grad_x_stencil_read","op_hcompute_grad_x_stencil.padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_read"],
          ["self.clk","op_hcompute_grad_x_stencil_exe_start.clk"],
          ["op_hcompute_grad_x_stencil_port_controller.valid","op_hcompute_grad_x_stencil_exe_start.in"],
          ["op_hcompute_grad_x_stencil_write_start.in","op_hcompute_grad_x_stencil_exe_start.out"],
          ["self.clk","op_hcompute_grad_x_stencil_exe_start_control_vars.clk"],
          ["op_hcompute_grad_x_stencil_port_controller.d","op_hcompute_grad_x_stencil_exe_start_control_vars.in"],
          ["self.clk","op_hcompute_grad_x_stencil_port_controller.clk"],
          ["op_hcompute_grad_x_stencil_write_start_control_vars.in","op_hcompute_grad_x_stencil_port_controller.d"],
          ["padded16_global_wrapper_stencil.op_hcompute_grad_x_stencil_read_ctrl_vars","op_hcompute_grad_x_stencil_port_controller.d"],
          ["op_hcompute_grad_x_stencil_read_start.in","op_hcompute_grad_x_stencil_port_controller.valid"],
          ["padded16_global_wrapper_stencil.op_hcompute_grad_x_stencil_read_ren","op_hcompute_grad_x_stencil_read_start.out"],
          ["self.clk","op_hcompute_grad_x_stencil_write_start_control_vars.clk"],
          ["self.clk","op_hcompute_grad_y_stencil.clk"],
          ["padded16_global_wrapper_stencil.op_hcompute_grad_y_stencil_read","op_hcompute_grad_y_stencil.padded16_global_wrapper_stencil_op_hcompute_grad_y_stencil_read"],
          ["self.clk","op_hcompute_grad_y_stencil_exe_start.clk"],
          ["op_hcompute_grad_y_stencil_port_controller.valid","op_hcompute_grad_y_stencil_exe_start.in"],
          ["op_hcompute_grad_y_stencil_write_start.in","op_hcompute_grad_y_stencil_exe_start.out"],
          ["self.clk","op_hcompute_grad_y_stencil_exe_start_control_vars.clk"],
          ["op_hcompute_grad_y_stencil_port_controller.d","op_hcompute_grad_y_stencil_exe_start_control_vars.in"],
          ["self.clk","op_hcompute_grad_y_stencil_port_controller.clk"],
          ["op_hcompute_grad_y_stencil_write_start_control_vars.in","op_hcompute_grad_y_stencil_port_controller.d"],
          ["padded16_global_wrapper_stencil.op_hcompute_grad_y_stencil_read_ctrl_vars","op_hcompute_grad_y_stencil_port_controller.d"],
          ["op_hcompute_grad_y_stencil_read_start.in","op_hcompute_grad_y_stencil_port_controller.valid"],
          ["padded16_global_wrapper_stencil.op_hcompute_grad_y_stencil_read_ren","op_hcompute_grad_y_stencil_read_start.out"],
          ["self.clk","op_hcompute_grad_y_stencil_write_start_control_vars.clk"],
          ["self.clk","op_hcompute_hw_output_stencil.clk"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write","op_hcompute_hw_output_stencil.hw_output_stencil_op_hcompute_hw_output_stencil_write"],
          ["self.clk","op_hcompute_hw_output_stencil_exe_start.clk"],
          ["op_hcompute_hw_output_stencil_port_controller.valid","op_hcompute_hw_output_stencil_exe_start.in"],
          ["op_hcompute_hw_output_stencil_write_start.in","op_hcompute_hw_output_stencil_exe_start.out"],
          ["self.clk","op_hcompute_hw_output_stencil_exe_start_control_vars.clk"],
          ["op_hcompute_hw_output_stencil_port_controller.d","op_hcompute_hw_output_stencil_exe_start_control_vars.in"],
          ["self.clk","op_hcompute_hw_output_stencil_port_controller.clk"],
          ["op_hcompute_hw_output_stencil_write_start_control_vars.in","op_hcompute_hw_output_stencil_port_controller.d"],
          ["op_hcompute_hw_output_stencil_read_start.in","op_hcompute_hw_output_stencil_port_controller.valid"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write_en","op_hcompute_hw_output_stencil_write_start.out"],
          ["self.clk","op_hcompute_hw_output_stencil_write_start_control_vars.clk"],
          ["self.clk","op_hcompute_lgxx_stencil.clk"],
          ["self.clk","op_hcompute_lgxx_stencil_1.clk"],
          ["self.clk","op_hcompute_lgxx_stencil_1_exe_start.clk"],
          ["op_hcompute_lgxx_stencil_1_port_controller.valid","op_hcompute_lgxx_stencil_1_exe_start.in"],
          ["op_hcompute_lgxx_stencil_1_write_start.in","op_hcompute_lgxx_stencil_1_exe_start.out"],
          ["self.clk","op_hcompute_lgxx_stencil_1_exe_start_control_vars.clk"],
          ["op_hcompute_lgxx_stencil_1_port_controller.d","op_hcompute_lgxx_stencil_1_exe_start_control_vars.in"],
          ["self.clk","op_hcompute_lgxx_stencil_1_port_controller.clk"],
          ["op_hcompute_lgxx_stencil_1_write_start_control_vars.in","op_hcompute_lgxx_stencil_1_port_controller.d"],
          ["op_hcompute_lgxx_stencil_1_read_start.in","op_hcompute_lgxx_stencil_1_port_controller.valid"],
          ["self.clk","op_hcompute_lgxx_stencil_1_write_start_control_vars.clk"],
          ["self.clk","op_hcompute_lgxx_stencil_exe_start.clk"],
          ["op_hcompute_lgxx_stencil_port_controller.valid","op_hcompute_lgxx_stencil_exe_start.in"],
          ["op_hcompute_lgxx_stencil_write_start.in","op_hcompute_lgxx_stencil_exe_start.out"],
          ["self.clk","op_hcompute_lgxx_stencil_exe_start_control_vars.clk"],
          ["op_hcompute_lgxx_stencil_port_controller.d","op_hcompute_lgxx_stencil_exe_start_control_vars.in"],
          ["self.clk","op_hcompute_lgxx_stencil_port_controller.clk"],
          ["op_hcompute_lgxx_stencil_write_start_control_vars.in","op_hcompute_lgxx_stencil_port_controller.d"],
          ["op_hcompute_lgxx_stencil_read_start.in","op_hcompute_lgxx_stencil_port_controller.valid"],
          ["self.clk","op_hcompute_lgxx_stencil_write_start_control_vars.clk"],
          ["self.clk","op_hcompute_lgxy_stencil.clk"],
          ["self.clk","op_hcompute_lgxy_stencil_1.clk"],
          ["self.clk","op_hcompute_lgxy_stencil_1_exe_start.clk"],
          ["op_hcompute_lgxy_stencil_1_port_controller.valid","op_hcompute_lgxy_stencil_1_exe_start.in"],
          ["op_hcompute_lgxy_stencil_1_write_start.in","op_hcompute_lgxy_stencil_1_exe_start.out"],
          ["self.clk","op_hcompute_lgxy_stencil_1_exe_start_control_vars.clk"],
          ["op_hcompute_lgxy_stencil_1_port_controller.d","op_hcompute_lgxy_stencil_1_exe_start_control_vars.in"],
          ["self.clk","op_hcompute_lgxy_stencil_1_port_controller.clk"],
          ["op_hcompute_lgxy_stencil_1_write_start_control_vars.in","op_hcompute_lgxy_stencil_1_port_controller.d"],
          ["op_hcompute_lgxy_stencil_1_read_start.in","op_hcompute_lgxy_stencil_1_port_controller.valid"],
          ["self.clk","op_hcompute_lgxy_stencil_1_write_start_control_vars.clk"],
          ["self.clk","op_hcompute_lgxy_stencil_exe_start.clk"],
          ["op_hcompute_lgxy_stencil_port_controller.valid","op_hcompute_lgxy_stencil_exe_start.in"],
          ["op_hcompute_lgxy_stencil_write_start.in","op_hcompute_lgxy_stencil_exe_start.out"],
          ["self.clk","op_hcompute_lgxy_stencil_exe_start_control_vars.clk"],
          ["op_hcompute_lgxy_stencil_port_controller.d","op_hcompute_lgxy_stencil_exe_start_control_vars.in"],
          ["self.clk","op_hcompute_lgxy_stencil_port_controller.clk"],
          ["op_hcompute_lgxy_stencil_write_start_control_vars.in","op_hcompute_lgxy_stencil_port_controller.d"],
          ["op_hcompute_lgxy_stencil_read_start.in","op_hcompute_lgxy_stencil_port_controller.valid"],
          ["self.clk","op_hcompute_lgxy_stencil_write_start_control_vars.clk"],
          ["self.clk","op_hcompute_lgyy_stencil.clk"],
          ["self.clk","op_hcompute_lgyy_stencil_1.clk"],
          ["self.clk","op_hcompute_lgyy_stencil_1_exe_start.clk"],
          ["op_hcompute_lgyy_stencil_1_port_controller.valid","op_hcompute_lgyy_stencil_1_exe_start.in"],
          ["op_hcompute_lgyy_stencil_1_write_start.in","op_hcompute_lgyy_stencil_1_exe_start.out"],
          ["self.clk","op_hcompute_lgyy_stencil_1_exe_start_control_vars.clk"],
          ["op_hcompute_lgyy_stencil_1_port_controller.d","op_hcompute_lgyy_stencil_1_exe_start_control_vars.in"],
          ["self.clk","op_hcompute_lgyy_stencil_1_port_controller.clk"],
          ["op_hcompute_lgyy_stencil_1_write_start_control_vars.in","op_hcompute_lgyy_stencil_1_port_controller.d"],
          ["op_hcompute_lgyy_stencil_1_read_start.in","op_hcompute_lgyy_stencil_1_port_controller.valid"],
          ["self.clk","op_hcompute_lgyy_stencil_1_write_start_control_vars.clk"],
          ["self.clk","op_hcompute_lgyy_stencil_exe_start.clk"],
          ["op_hcompute_lgyy_stencil_port_controller.valid","op_hcompute_lgyy_stencil_exe_start.in"],
          ["op_hcompute_lgyy_stencil_write_start.in","op_hcompute_lgyy_stencil_exe_start.out"],
          ["self.clk","op_hcompute_lgyy_stencil_exe_start_control_vars.clk"],
          ["op_hcompute_lgyy_stencil_port_controller.d","op_hcompute_lgyy_stencil_exe_start_control_vars.in"],
          ["self.clk","op_hcompute_lgyy_stencil_port_controller.clk"],
          ["op_hcompute_lgyy_stencil_write_start_control_vars.in","op_hcompute_lgyy_stencil_port_controller.d"],
          ["op_hcompute_lgyy_stencil_read_start.in","op_hcompute_lgyy_stencil_port_controller.valid"],
          ["self.clk","op_hcompute_lgyy_stencil_write_start_control_vars.clk"],
          ["self.clk","op_hcompute_lxx_stencil.clk"],
          ["self.clk","op_hcompute_lxx_stencil_exe_start.clk"],
          ["op_hcompute_lxx_stencil_port_controller.valid","op_hcompute_lxx_stencil_exe_start.in"],
          ["op_hcompute_lxx_stencil_write_start.in","op_hcompute_lxx_stencil_exe_start.out"],
          ["self.clk","op_hcompute_lxx_stencil_exe_start_control_vars.clk"],
          ["op_hcompute_lxx_stencil_port_controller.d","op_hcompute_lxx_stencil_exe_start_control_vars.in"],
          ["self.clk","op_hcompute_lxx_stencil_port_controller.clk"],
          ["op_hcompute_lxx_stencil_write_start_control_vars.in","op_hcompute_lxx_stencil_port_controller.d"],
          ["op_hcompute_lxx_stencil_read_start.in","op_hcompute_lxx_stencil_port_controller.valid"],
          ["self.clk","op_hcompute_lxx_stencil_write_start_control_vars.clk"],
          ["self.clk","op_hcompute_lxy_stencil.clk"],
          ["self.clk","op_hcompute_lxy_stencil_exe_start.clk"],
          ["op_hcompute_lxy_stencil_port_controller.valid","op_hcompute_lxy_stencil_exe_start.in"],
          ["op_hcompute_lxy_stencil_write_start.in","op_hcompute_lxy_stencil_exe_start.out"],
          ["self.clk","op_hcompute_lxy_stencil_exe_start_control_vars.clk"],
          ["op_hcompute_lxy_stencil_port_controller.d","op_hcompute_lxy_stencil_exe_start_control_vars.in"],
          ["self.clk","op_hcompute_lxy_stencil_port_controller.clk"],
          ["op_hcompute_lxy_stencil_write_start_control_vars.in","op_hcompute_lxy_stencil_port_controller.d"],
          ["op_hcompute_lxy_stencil_read_start.in","op_hcompute_lxy_stencil_port_controller.valid"],
          ["self.clk","op_hcompute_lxy_stencil_write_start_control_vars.clk"],
          ["self.clk","op_hcompute_lyy_stencil.clk"],
          ["self.clk","op_hcompute_lyy_stencil_exe_start.clk"],
          ["op_hcompute_lyy_stencil_port_controller.valid","op_hcompute_lyy_stencil_exe_start.in"],
          ["op_hcompute_lyy_stencil_write_start.in","op_hcompute_lyy_stencil_exe_start.out"],
          ["self.clk","op_hcompute_lyy_stencil_exe_start_control_vars.clk"],
          ["op_hcompute_lyy_stencil_port_controller.d","op_hcompute_lyy_stencil_exe_start_control_vars.in"],
          ["self.clk","op_hcompute_lyy_stencil_port_controller.clk"],
          ["op_hcompute_lyy_stencil_write_start_control_vars.in","op_hcompute_lyy_stencil_port_controller.d"],
          ["op_hcompute_lyy_stencil_read_start.in","op_hcompute_lyy_stencil_port_controller.valid"],
          ["self.clk","op_hcompute_lyy_stencil_write_start_control_vars.clk"],
          ["self.clk","op_hcompute_padded16_global_wrapper_stencil.clk"],
          ["padded16_global_wrapper_stencil.op_hcompute_padded16_global_wrapper_stencil_write","op_hcompute_padded16_global_wrapper_stencil.padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_write"],
          ["self.clk","op_hcompute_padded16_global_wrapper_stencil_exe_start.clk"],
          ["op_hcompute_padded16_global_wrapper_stencil_port_controller.valid","op_hcompute_padded16_global_wrapper_stencil_exe_start.in"],
          ["op_hcompute_padded16_global_wrapper_stencil_write_start.in","op_hcompute_padded16_global_wrapper_stencil_exe_start.out"],
          ["self.clk","op_hcompute_padded16_global_wrapper_stencil_exe_start_control_vars.clk"],
          ["op_hcompute_padded16_global_wrapper_stencil_port_controller.d","op_hcompute_padded16_global_wrapper_stencil_exe_start_control_vars.in"],
          ["self.clk","op_hcompute_padded16_global_wrapper_stencil_port_controller.clk"],
          ["op_hcompute_padded16_global_wrapper_stencil_write_start_control_vars.in","op_hcompute_padded16_global_wrapper_stencil_port_controller.d"],
          ["op_hcompute_padded16_global_wrapper_stencil_read_start.in","op_hcompute_padded16_global_wrapper_stencil_port_controller.valid"],
          ["self.padded16_stencil_op_hcompute_padded16_global_wrapper_stencil_read_valid","op_hcompute_padded16_global_wrapper_stencil_read_start.out"],
          ["padded16_global_wrapper_stencil.op_hcompute_padded16_global_wrapper_stencil_write_wen","op_hcompute_padded16_global_wrapper_stencil_write_start.out"],
          ["self.clk","op_hcompute_padded16_global_wrapper_stencil_write_start_control_vars.clk"],
          ["padded16_global_wrapper_stencil.op_hcompute_padded16_global_wrapper_stencil_write_ctrl_vars","op_hcompute_padded16_global_wrapper_stencil_write_start_control_vars.out"],
          ["self.clk","padded16_global_wrapper_stencil.clk"],
          ["self.flush","padded16_global_wrapper_stencil.flush"],
          ["self.rst_n","padded16_global_wrapper_stencil.rst_n"]
        ]
      },
      "hcompute_cim_output_stencil":{
        "type":["Record",[
          ["out_cim_output_stencil",["Array",16,"Bit"]],
          ["in0_cim_stencil",["Array",9,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "bitand_575_576_577":{
            "modref":"corebit.and"
          },
          "bitand_577_578_579":{
            "modref":"corebit.and"
          },
          "bitand_579_580_581":{
            "modref":"corebit.and"
          },
          "bitand_581_582_583":{
            "modref":"corebit.and"
          },
          "bitand_583_584_585":{
            "modref":"corebit.and"
          },
          "bitand_585_586_587":{
            "modref":"corebit.and"
          },
          "bitand_587_588_589":{
            "modref":"corebit.and"
          },
          "bitand_589_591_592":{
            "modref":"corebit.and"
          },
          "const_p0_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_p1__590":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_p255_255":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h00ff"]}
          },
          "mux_5922550":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "sle_590_cim_stencil_2_591":{
            "genref":"coreir.sle",
            "genargs":{"width":["Int",16]}
          },
          "slt_cim_stencil_1_cim_stencil_2_575":{
            "genref":"coreir.slt",
            "genargs":{"width":["Int",16]}
          },
          "slt_cim_stencil_3_cim_stencil_2_576":{
            "genref":"coreir.slt",
            "genargs":{"width":["Int",16]}
          },
          "slt_cim_stencil_4_cim_stencil_2_578":{
            "genref":"coreir.slt",
            "genargs":{"width":["Int",16]}
          },
          "slt_cim_stencil_5_cim_stencil_2_580":{
            "genref":"coreir.slt",
            "genargs":{"width":["Int",16]}
          },
          "slt_cim_stencil_6_cim_stencil_2_582":{
            "genref":"coreir.slt",
            "genargs":{"width":["Int",16]}
          },
          "slt_cim_stencil_7_cim_stencil_2_584":{
            "genref":"coreir.slt",
            "genargs":{"width":["Int",16]}
          },
          "slt_cim_stencil_8_cim_stencil_2_586":{
            "genref":"coreir.slt",
            "genargs":{"width":["Int",16]}
          },
          "slt_cim_stencil_9_cim_stencil_2_588":{
            "genref":"coreir.slt",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["slt_cim_stencil_1_cim_stencil_2_575.out","bitand_575_576_577.in0"],
          ["slt_cim_stencil_3_cim_stencil_2_576.out","bitand_575_576_577.in1"],
          ["bitand_577_578_579.in0","bitand_575_576_577.out"],
          ["slt_cim_stencil_4_cim_stencil_2_578.out","bitand_577_578_579.in1"],
          ["bitand_579_580_581.in0","bitand_577_578_579.out"],
          ["slt_cim_stencil_5_cim_stencil_2_580.out","bitand_579_580_581.in1"],
          ["bitand_581_582_583.in0","bitand_579_580_581.out"],
          ["slt_cim_stencil_6_cim_stencil_2_582.out","bitand_581_582_583.in1"],
          ["bitand_583_584_585.in0","bitand_581_582_583.out"],
          ["slt_cim_stencil_7_cim_stencil_2_584.out","bitand_583_584_585.in1"],
          ["bitand_585_586_587.in0","bitand_583_584_585.out"],
          ["slt_cim_stencil_8_cim_stencil_2_586.out","bitand_585_586_587.in1"],
          ["bitand_587_588_589.in0","bitand_585_586_587.out"],
          ["slt_cim_stencil_9_cim_stencil_2_588.out","bitand_587_588_589.in1"],
          ["bitand_589_591_592.in0","bitand_587_588_589.out"],
          ["sle_590_cim_stencil_2_591.out","bitand_589_591_592.in1"],
          ["mux_5922550.sel","bitand_589_591_592.out"],
          ["mux_5922550.in0","const_p0_0.out"],
          ["sle_590_cim_stencil_2_591.in0","const_p1__590.out"],
          ["mux_5922550.in1","const_p255_255.out"],
          ["self.out_cim_output_stencil","mux_5922550.out"],
          ["slt_cim_stencil_1_cim_stencil_2_575.in0","self.in0_cim_stencil.0"],
          ["sle_590_cim_stencil_2_591.in1","self.in0_cim_stencil.1"],
          ["slt_cim_stencil_1_cim_stencil_2_575.in1","self.in0_cim_stencil.1"],
          ["slt_cim_stencil_3_cim_stencil_2_576.in1","self.in0_cim_stencil.1"],
          ["slt_cim_stencil_4_cim_stencil_2_578.in1","self.in0_cim_stencil.1"],
          ["slt_cim_stencil_5_cim_stencil_2_580.in1","self.in0_cim_stencil.1"],
          ["slt_cim_stencil_6_cim_stencil_2_582.in1","self.in0_cim_stencil.1"],
          ["slt_cim_stencil_7_cim_stencil_2_584.in1","self.in0_cim_stencil.1"],
          ["slt_cim_stencil_8_cim_stencil_2_586.in1","self.in0_cim_stencil.1"],
          ["slt_cim_stencil_9_cim_stencil_2_588.in1","self.in0_cim_stencil.1"],
          ["slt_cim_stencil_3_cim_stencil_2_576.in0","self.in0_cim_stencil.2"],
          ["slt_cim_stencil_4_cim_stencil_2_578.in0","self.in0_cim_stencil.3"],
          ["slt_cim_stencil_5_cim_stencil_2_580.in0","self.in0_cim_stencil.4"],
          ["slt_cim_stencil_6_cim_stencil_2_582.in0","self.in0_cim_stencil.5"],
          ["slt_cim_stencil_7_cim_stencil_2_584.in0","self.in0_cim_stencil.6"],
          ["slt_cim_stencil_8_cim_stencil_2_586.in0","self.in0_cim_stencil.7"],
          ["slt_cim_stencil_9_cim_stencil_2_588.in0","self.in0_cim_stencil.8"]
        ]
      },
      "hcompute_cim_stencil":{
        "type":["Record",[
          ["out_cim_stencil",["Array",16,"Bit"]],
          ["in0_lgxx_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_lgxy_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in2_lgyy_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_529_530_535":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "ashr_536_537_538":{
            "genref":"coreir.ashr",
            "genargs":{"width":["Int",16]}
          },
          "ashr_lgxx_stencil_2_528_529":{
            "genref":"coreir.ashr",
            "genargs":{"width":["Int",16]}
          },
          "ashr_lgxy_stencil_2_528_532":{
            "genref":"coreir.ashr",
            "genargs":{"width":["Int",16]}
          },
          "ashr_lgyy_stencil_2_528_530":{
            "genref":"coreir.ashr",
            "genargs":{"width":["Int",16]}
          },
          "const_p4__537":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0004"]}
          },
          "const_p6__528":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0006"]}
          },
          "const_p6__528$1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0006"]}
          },
          "const_p6__528$2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0006"]}
          },
          "mul_529_530_531":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_532_532_533":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_535_535_536":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "sub_531_533_534":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "sub_534_538_539":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["ashr_lgxx_stencil_2_528_529.out","add_529_530_535.in0"],
          ["ashr_lgyy_stencil_2_528_530.out","add_529_530_535.in1"],
          ["mul_535_535_536.in0","add_529_530_535.out"],
          ["mul_535_535_536.in1","add_529_530_535.out"],
          ["mul_535_535_536.out","ashr_536_537_538.in0"],
          ["const_p4__537.out","ashr_536_537_538.in1"],
          ["sub_534_538_539.in1","ashr_536_537_538.out"],
          ["self.in0_lgxx_stencil.0","ashr_lgxx_stencil_2_528_529.in0"],
          ["const_p6__528.out","ashr_lgxx_stencil_2_528_529.in1"],
          ["mul_529_530_531.in0","ashr_lgxx_stencil_2_528_529.out"],
          ["self.in1_lgxy_stencil.0","ashr_lgxy_stencil_2_528_532.in0"],
          ["const_p6__528$2.out","ashr_lgxy_stencil_2_528_532.in1"],
          ["mul_532_532_533.in0","ashr_lgxy_stencil_2_528_532.out"],
          ["mul_532_532_533.in1","ashr_lgxy_stencil_2_528_532.out"],
          ["self.in2_lgyy_stencil.0","ashr_lgyy_stencil_2_528_530.in0"],
          ["const_p6__528$1.out","ashr_lgyy_stencil_2_528_530.in1"],
          ["mul_529_530_531.in1","ashr_lgyy_stencil_2_528_530.out"],
          ["sub_531_533_534.in0","mul_529_530_531.out"],
          ["sub_531_533_534.in1","mul_532_532_533.out"],
          ["sub_534_538_539.out","self.out_cim_stencil"],
          ["sub_534_538_539.in0","sub_531_533_534.out"]
        ]
      },
      "hcompute_grad_x_stencil":{
        "type":["Record",[
          ["out_grad_x_stencil",["Array",16,"Bit"]],
          ["in0_padded16_global_wrapper_stencil",["Array",6,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_padded16_global_wrapper_stencil_1_275_276":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_padded16_global_wrapper_stencil_2_274_275":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "const_n255__283":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hff01"]}
          },
          "const_p255__281":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h00ff"]}
          },
          "const_p2__273":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "const_p2__273$1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "mul_padded16_global_wrapper_stencil_3_273_274":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_padded16_global_wrapper_stencil_5_273_278":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "smax_282_283_284":{
            "genref":"commonlib.smax",
            "genargs":{"width":["Int",16]}
          },
          "smin_280_281_282":{
            "genref":"commonlib.smin",
            "genargs":{"width":["Int",16]}
          },
          "sub_276_padded16_global_wrapper_stencil_4_277":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "sub_277_278_279":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "sub_279_padded16_global_wrapper_stencil_6_280":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["self.in0_padded16_global_wrapper_stencil.0","add_padded16_global_wrapper_stencil_1_275_276.in0"],
          ["add_padded16_global_wrapper_stencil_2_274_275.out","add_padded16_global_wrapper_stencil_1_275_276.in1"],
          ["sub_276_padded16_global_wrapper_stencil_4_277.in0","add_padded16_global_wrapper_stencil_1_275_276.out"],
          ["self.in0_padded16_global_wrapper_stencil.1","add_padded16_global_wrapper_stencil_2_274_275.in0"],
          ["mul_padded16_global_wrapper_stencil_3_273_274.out","add_padded16_global_wrapper_stencil_2_274_275.in1"],
          ["smax_282_283_284.in1","const_n255__283.out"],
          ["smin_280_281_282.in1","const_p255__281.out"],
          ["mul_padded16_global_wrapper_stencil_5_273_278.in1","const_p2__273$1.out"],
          ["mul_padded16_global_wrapper_stencil_3_273_274.in1","const_p2__273.out"],
          ["self.in0_padded16_global_wrapper_stencil.2","mul_padded16_global_wrapper_stencil_3_273_274.in0"],
          ["self.in0_padded16_global_wrapper_stencil.4","mul_padded16_global_wrapper_stencil_5_273_278.in0"],
          ["sub_277_278_279.in1","mul_padded16_global_wrapper_stencil_5_273_278.out"],
          ["sub_276_padded16_global_wrapper_stencil_4_277.in1","self.in0_padded16_global_wrapper_stencil.3"],
          ["sub_279_padded16_global_wrapper_stencil_6_280.in1","self.in0_padded16_global_wrapper_stencil.5"],
          ["smax_282_283_284.out","self.out_grad_x_stencil"],
          ["smin_280_281_282.out","smax_282_283_284.in0"],
          ["sub_279_padded16_global_wrapper_stencil_6_280.out","smin_280_281_282.in0"],
          ["sub_277_278_279.in0","sub_276_padded16_global_wrapper_stencil_4_277.out"],
          ["sub_279_padded16_global_wrapper_stencil_6_280.in0","sub_277_278_279.out"]
        ]
      },
      "hcompute_grad_y_stencil":{
        "type":["Record",[
          ["out_grad_y_stencil",["Array",16,"Bit"]],
          ["in0_padded16_global_wrapper_stencil",["Array",6,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_padded16_global_wrapper_stencil_7_375_376":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_padded16_global_wrapper_stencil_8_374_375":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "const_n255__383":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hff01"]}
          },
          "const_p255__381":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h00ff"]}
          },
          "const_p2__373":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "const_p2__373$1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "mul_padded16_global_wrapper_stencil_11_373_378":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_padded16_global_wrapper_stencil_9_373_374":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "smax_382_383_384":{
            "genref":"commonlib.smax",
            "genargs":{"width":["Int",16]}
          },
          "smin_380_381_382":{
            "genref":"commonlib.smin",
            "genargs":{"width":["Int",16]}
          },
          "sub_376_padded16_global_wrapper_stencil_10_377":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "sub_377_378_379":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "sub_379_padded16_global_wrapper_stencil_12_380":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["self.in0_padded16_global_wrapper_stencil.3","add_padded16_global_wrapper_stencil_7_375_376.in0"],
          ["add_padded16_global_wrapper_stencil_8_374_375.out","add_padded16_global_wrapper_stencil_7_375_376.in1"],
          ["sub_376_padded16_global_wrapper_stencil_10_377.in0","add_padded16_global_wrapper_stencil_7_375_376.out"],
          ["self.in0_padded16_global_wrapper_stencil.4","add_padded16_global_wrapper_stencil_8_374_375.in0"],
          ["mul_padded16_global_wrapper_stencil_9_373_374.out","add_padded16_global_wrapper_stencil_8_374_375.in1"],
          ["smax_382_383_384.in1","const_n255__383.out"],
          ["smin_380_381_382.in1","const_p255__381.out"],
          ["mul_padded16_global_wrapper_stencil_11_373_378.in1","const_p2__373$1.out"],
          ["mul_padded16_global_wrapper_stencil_9_373_374.in1","const_p2__373.out"],
          ["self.in0_padded16_global_wrapper_stencil.1","mul_padded16_global_wrapper_stencil_11_373_378.in0"],
          ["sub_377_378_379.in1","mul_padded16_global_wrapper_stencil_11_373_378.out"],
          ["self.in0_padded16_global_wrapper_stencil.5","mul_padded16_global_wrapper_stencil_9_373_374.in0"],
          ["sub_376_padded16_global_wrapper_stencil_10_377.in1","self.in0_padded16_global_wrapper_stencil.0"],
          ["sub_379_padded16_global_wrapper_stencil_12_380.in1","self.in0_padded16_global_wrapper_stencil.2"],
          ["smax_382_383_384.out","self.out_grad_y_stencil"],
          ["smin_380_381_382.out","smax_382_383_384.in0"],
          ["sub_379_padded16_global_wrapper_stencil_12_380.out","smin_380_381_382.in0"],
          ["sub_377_378_379.in0","sub_376_padded16_global_wrapper_stencil_10_377.out"],
          ["sub_379_padded16_global_wrapper_stencil_12_380.in0","sub_377_378_379.out"]
        ]
      },
      "hcompute_hw_output_stencil":{
        "type":["Record",[
          ["out_hw_output_stencil",["Array",16,"Bit"]],
          ["in0_cim_output_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_output_stencil","self.in0_cim_output_stencil.0"]
        ]
      },
      "hcompute_lgxx_stencil":{
        "type":["Record",[
          ["out_lgxx_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__318":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_lgxx_stencil","const_p0__318.out"]
        ]
      },
      "hcompute_lgxx_stencil_1":{
        "type":["Record",[
          ["out_lgxx_stencil",["Array",16,"Bit"]],
          ["in0_lgxx_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_lxx_stencil",["Array",9,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_lgxx_stencil_1_335_336":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_lxx_stencil_1_336_337":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_lxx_stencil_2_334_335":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_lxx_stencil_3_333_334":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_lxx_stencil_4_332_333":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_lxx_stencil_5_331_332":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_lxx_stencil_6_330_331":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_lxx_stencil_7_329_330":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_lxx_stencil_8_lxx_stencil_9_329":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["self.in0_lgxx_stencil.0","add_lgxx_stencil_1_335_336.in0"],
          ["add_lxx_stencil_2_334_335.out","add_lgxx_stencil_1_335_336.in1"],
          ["add_lxx_stencil_1_336_337.in1","add_lgxx_stencil_1_335_336.out"],
          ["self.in1_lxx_stencil.0","add_lxx_stencil_1_336_337.in0"],
          ["self.out_lgxx_stencil","add_lxx_stencil_1_336_337.out"],
          ["self.in1_lxx_stencil.1","add_lxx_stencil_2_334_335.in0"],
          ["add_lxx_stencil_3_333_334.out","add_lxx_stencil_2_334_335.in1"],
          ["self.in1_lxx_stencil.2","add_lxx_stencil_3_333_334.in0"],
          ["add_lxx_stencil_4_332_333.out","add_lxx_stencil_3_333_334.in1"],
          ["self.in1_lxx_stencil.3","add_lxx_stencil_4_332_333.in0"],
          ["add_lxx_stencil_5_331_332.out","add_lxx_stencil_4_332_333.in1"],
          ["self.in1_lxx_stencil.4","add_lxx_stencil_5_331_332.in0"],
          ["add_lxx_stencil_6_330_331.out","add_lxx_stencil_5_331_332.in1"],
          ["self.in1_lxx_stencil.5","add_lxx_stencil_6_330_331.in0"],
          ["add_lxx_stencil_7_329_330.out","add_lxx_stencil_6_330_331.in1"],
          ["self.in1_lxx_stencil.6","add_lxx_stencil_7_329_330.in0"],
          ["add_lxx_stencil_8_lxx_stencil_9_329.out","add_lxx_stencil_7_329_330.in1"],
          ["self.in1_lxx_stencil.7","add_lxx_stencil_8_lxx_stencil_9_329.in0"],
          ["self.in1_lxx_stencil.8","add_lxx_stencil_8_lxx_stencil_9_329.in1"]
        ]
      },
      "hcompute_lgxy_stencil":{
        "type":["Record",[
          ["out_lgxy_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__419":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_lgxy_stencil","const_p0__419.out"]
        ]
      },
      "hcompute_lgxy_stencil_1":{
        "type":["Record",[
          ["out_lgxy_stencil",["Array",16,"Bit"]],
          ["in0_lgxy_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_lxy_stencil",["Array",9,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_lgxy_stencil_1_436_437":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_lxy_stencil_1_437_438":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_lxy_stencil_2_435_436":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_lxy_stencil_3_434_435":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_lxy_stencil_4_433_434":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_lxy_stencil_5_432_433":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_lxy_stencil_6_431_432":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_lxy_stencil_7_430_431":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_lxy_stencil_8_lxy_stencil_9_430":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["self.in0_lgxy_stencil.0","add_lgxy_stencil_1_436_437.in0"],
          ["add_lxy_stencil_2_435_436.out","add_lgxy_stencil_1_436_437.in1"],
          ["add_lxy_stencil_1_437_438.in1","add_lgxy_stencil_1_436_437.out"],
          ["self.in1_lxy_stencil.0","add_lxy_stencil_1_437_438.in0"],
          ["self.out_lgxy_stencil","add_lxy_stencil_1_437_438.out"],
          ["self.in1_lxy_stencil.1","add_lxy_stencil_2_435_436.in0"],
          ["add_lxy_stencil_3_434_435.out","add_lxy_stencil_2_435_436.in1"],
          ["self.in1_lxy_stencil.2","add_lxy_stencil_3_434_435.in0"],
          ["add_lxy_stencil_4_433_434.out","add_lxy_stencil_3_434_435.in1"],
          ["self.in1_lxy_stencil.3","add_lxy_stencil_4_433_434.in0"],
          ["add_lxy_stencil_5_432_433.out","add_lxy_stencil_4_433_434.in1"],
          ["self.in1_lxy_stencil.4","add_lxy_stencil_5_432_433.in0"],
          ["add_lxy_stencil_6_431_432.out","add_lxy_stencil_5_432_433.in1"],
          ["self.in1_lxy_stencil.5","add_lxy_stencil_6_431_432.in0"],
          ["add_lxy_stencil_7_430_431.out","add_lxy_stencil_6_431_432.in1"],
          ["self.in1_lxy_stencil.6","add_lxy_stencil_7_430_431.in0"],
          ["add_lxy_stencil_8_lxy_stencil_9_430.out","add_lxy_stencil_7_430_431.in1"],
          ["self.in1_lxy_stencil.7","add_lxy_stencil_8_lxy_stencil_9_430.in0"],
          ["self.in1_lxy_stencil.8","add_lxy_stencil_8_lxy_stencil_9_430.in1"]
        ]
      },
      "hcompute_lgyy_stencil":{
        "type":["Record",[
          ["out_lgyy_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__473":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_lgyy_stencil","const_p0__473.out"]
        ]
      },
      "hcompute_lgyy_stencil_1":{
        "type":["Record",[
          ["out_lgyy_stencil",["Array",16,"Bit"]],
          ["in0_lgyy_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_lyy_stencil",["Array",9,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_lgyy_stencil_1_490_491":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_lyy_stencil_1_491_492":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_lyy_stencil_2_489_490":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_lyy_stencil_3_488_489":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_lyy_stencil_4_487_488":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_lyy_stencil_5_486_487":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_lyy_stencil_6_485_486":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_lyy_stencil_7_484_485":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_lyy_stencil_8_lyy_stencil_9_484":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["self.in0_lgyy_stencil.0","add_lgyy_stencil_1_490_491.in0"],
          ["add_lyy_stencil_2_489_490.out","add_lgyy_stencil_1_490_491.in1"],
          ["add_lyy_stencil_1_491_492.in1","add_lgyy_stencil_1_490_491.out"],
          ["self.in1_lyy_stencil.0","add_lyy_stencil_1_491_492.in0"],
          ["self.out_lgyy_stencil","add_lyy_stencil_1_491_492.out"],
          ["self.in1_lyy_stencil.1","add_lyy_stencil_2_489_490.in0"],
          ["add_lyy_stencil_3_488_489.out","add_lyy_stencil_2_489_490.in1"],
          ["self.in1_lyy_stencil.2","add_lyy_stencil_3_488_489.in0"],
          ["add_lyy_stencil_4_487_488.out","add_lyy_stencil_3_488_489.in1"],
          ["self.in1_lyy_stencil.3","add_lyy_stencil_4_487_488.in0"],
          ["add_lyy_stencil_5_486_487.out","add_lyy_stencil_4_487_488.in1"],
          ["self.in1_lyy_stencil.4","add_lyy_stencil_5_486_487.in0"],
          ["add_lyy_stencil_6_485_486.out","add_lyy_stencil_5_486_487.in1"],
          ["self.in1_lyy_stencil.5","add_lyy_stencil_6_485_486.in0"],
          ["add_lyy_stencil_7_484_485.out","add_lyy_stencil_6_485_486.in1"],
          ["self.in1_lyy_stencil.6","add_lyy_stencil_7_484_485.in0"],
          ["add_lyy_stencil_8_lyy_stencil_9_484.out","add_lyy_stencil_7_484_485.in1"],
          ["self.in1_lyy_stencil.7","add_lyy_stencil_8_lyy_stencil_9_484.in0"],
          ["self.in1_lyy_stencil.8","add_lyy_stencil_8_lyy_stencil_9_484.in1"]
        ]
      },
      "hcompute_lxx_stencil":{
        "type":["Record",[
          ["out_lxx_stencil",["Array",16,"Bit"]],
          ["in0_grad_x_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "ashr_310_311_312":{
            "genref":"coreir.ashr",
            "genargs":{"width":["Int",16]}
          },
          "const_p7__311":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0007"]}
          },
          "mul_grad_x_stencil_1_grad_x_stencil_1_310":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_grad_x_stencil_1_grad_x_stencil_1_310.out","ashr_310_311_312.in0"],
          ["const_p7__311.out","ashr_310_311_312.in1"],
          ["self.out_lxx_stencil","ashr_310_311_312.out"],
          ["self.in0_grad_x_stencil.0","mul_grad_x_stencil_1_grad_x_stencil_1_310.in0"],
          ["self.in0_grad_x_stencil.0","mul_grad_x_stencil_1_grad_x_stencil_1_310.in1"]
        ]
      },
      "hcompute_lxy_stencil":{
        "type":["Record",[
          ["out_lxy_stencil",["Array",16,"Bit"]],
          ["in0_grad_x_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_grad_y_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "ashr_410_411_412":{
            "genref":"coreir.ashr",
            "genargs":{"width":["Int",16]}
          },
          "const_p7__411":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0007"]}
          },
          "mul_grad_x_stencil_2_grad_y_stencil_1_410":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_grad_x_stencil_2_grad_y_stencil_1_410.out","ashr_410_411_412.in0"],
          ["const_p7__411.out","ashr_410_411_412.in1"],
          ["self.out_lxy_stencil","ashr_410_411_412.out"],
          ["self.in0_grad_x_stencil.0","mul_grad_x_stencil_2_grad_y_stencil_1_410.in0"],
          ["self.in1_grad_y_stencil.0","mul_grad_x_stencil_2_grad_y_stencil_1_410.in1"]
        ]
      },
      "hcompute_lyy_stencil":{
        "type":["Record",[
          ["out_lyy_stencil",["Array",16,"Bit"]],
          ["in0_grad_y_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "ashr_465_466_467":{
            "genref":"coreir.ashr",
            "genargs":{"width":["Int",16]}
          },
          "const_p7__466":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0007"]}
          },
          "mul_grad_y_stencil_2_grad_y_stencil_2_465":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_grad_y_stencil_2_grad_y_stencil_2_465.out","ashr_465_466_467.in0"],
          ["const_p7__466.out","ashr_465_466_467.in1"],
          ["self.out_lyy_stencil","ashr_465_466_467.out"],
          ["self.in0_grad_y_stencil.0","mul_grad_y_stencil_2_grad_y_stencil_2_465.in0"],
          ["self.in0_grad_y_stencil.0","mul_grad_y_stencil_2_grad_y_stencil_2_465.in1"]
        ]
      },
      "hcompute_padded16_global_wrapper_stencil":{
        "type":["Record",[
          ["out_padded16_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_padded16_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_padded16_global_wrapper_stencil","self.in0_padded16_stencil.0"]
        ]
      },
      "inner_sram__U1031":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["ren_in","BitIn"],
          ["wen_in","BitIn"],
          ["waddr",["Array",16,"BitIn"]],
          ["raddr",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["wdata",["Array",16,"BitIn"]]
        ]]
      },
      "inner_sram__U1068":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["ren_in","BitIn"],
          ["wen_in","BitIn"],
          ["waddr",["Array",16,"BitIn"]],
          ["raddr",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["wdata",["Array",16,"BitIn"]]
        ]]
      },
      "inner_sram__U424":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["ren_in","BitIn"],
          ["wen_in","BitIn"],
          ["waddr",["Array",16,"BitIn"]],
          ["raddr",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["wdata",["Array",16,"BitIn"]]
        ]]
      },
      "inner_sram__U463":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["ren_in","BitIn"],
          ["wen_in","BitIn"],
          ["waddr",["Array",16,"BitIn"]],
          ["raddr",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["wdata",["Array",16,"BitIn"]]
        ]]
      },
      "inner_sram__U508":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["ren_in","BitIn"],
          ["wen_in","BitIn"],
          ["waddr",["Array",16,"BitIn"]],
          ["raddr",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["wdata",["Array",16,"BitIn"]]
        ]]
      },
      "inner_sram__U547":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["ren_in","BitIn"],
          ["wen_in","BitIn"],
          ["waddr",["Array",16,"BitIn"]],
          ["raddr",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["wdata",["Array",16,"BitIn"]]
        ]]
      },
      "inner_sram__U580":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["ren_in","BitIn"],
          ["wen_in","BitIn"],
          ["waddr",["Array",16,"BitIn"]],
          ["raddr",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["wdata",["Array",16,"BitIn"]]
        ]]
      },
      "inner_sram__U618":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["ren_in","BitIn"],
          ["wen_in","BitIn"],
          ["waddr",["Array",16,"BitIn"]],
          ["raddr",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["wdata",["Array",16,"BitIn"]]
        ]]
      },
      "inner_sram__U682":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["ren_in","BitIn"],
          ["wen_in","BitIn"],
          ["waddr",["Array",16,"BitIn"]],
          ["raddr",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["wdata",["Array",16,"BitIn"]]
        ]]
      },
      "inner_sram__U721":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["ren_in","BitIn"],
          ["wen_in","BitIn"],
          ["waddr",["Array",16,"BitIn"]],
          ["raddr",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["wdata",["Array",16,"BitIn"]]
        ]]
      },
      "inner_sram__U775":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["ren_in","BitIn"],
          ["wen_in","BitIn"],
          ["waddr",["Array",16,"BitIn"]],
          ["raddr",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["wdata",["Array",16,"BitIn"]]
        ]]
      },
      "inner_sram__U814":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["ren_in","BitIn"],
          ["wen_in","BitIn"],
          ["waddr",["Array",16,"BitIn"]],
          ["raddr",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["wdata",["Array",16,"BitIn"]]
        ]]
      },
      "inner_sram__U868":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["ren_in","BitIn"],
          ["wen_in","BitIn"],
          ["waddr",["Array",16,"BitIn"]],
          ["raddr",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["wdata",["Array",16,"BitIn"]]
        ]]
      },
      "inner_sram__U907":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["ren_in","BitIn"],
          ["wen_in","BitIn"],
          ["waddr",["Array",16,"BitIn"]],
          ["raddr",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["wdata",["Array",16,"BitIn"]]
        ]]
      },
      "inner_sram__U955":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["ren_in","BitIn"],
          ["wen_in","BitIn"],
          ["waddr",["Array",16,"BitIn"]],
          ["raddr",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["wdata",["Array",16,"BitIn"]]
        ]]
      },
      "inner_sram__U994":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["ren_in","BitIn"],
          ["wen_in","BitIn"],
          ["waddr",["Array",16,"BitIn"]],
          ["raddr",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["wdata",["Array",16,"BitIn"]]
        ]]
      },
      "lgxx_stencil_clkwrk_dsa0_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["op_hcompute_lgxx_stencil_1_read_ren","BitIn"],
          ["op_hcompute_lgxx_stencil_1_read_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_lgxx_stencil_1_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_lgxx_stencil_write_wen","BitIn"],
          ["op_hcompute_lgxx_stencil_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_lgxx_stencil_write",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "delay_sr_U586":{
            "modref":"global.delay__U582"
          }
        },
        "connections":[
          ["self.clk","delay_sr_U586.clk"],
          ["self.flush","delay_sr_U586.flush"],
          ["self.op_hcompute_lgxx_stencil_1_read.0","delay_sr_U586.rdata"],
          ["self.rst_n","delay_sr_U586.rst_n"],
          ["self.op_hcompute_lgxx_stencil_write.0","delay_sr_U586.wdata"]
        ]
      },
      "lgxx_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["op_hcompute_cim_stencil_read_ren","BitIn"],
          ["op_hcompute_cim_stencil_read_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_cim_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_lgxx_stencil_1_write_wen","BitIn"],
          ["op_hcompute_lgxx_stencil_1_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_lgxx_stencil_1_write",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "delay_sr_U581":{
            "modref":"global.memtile_long_delay__U549"
          }
        },
        "connections":[
          ["self.clk","delay_sr_U581.clk"],
          ["self.flush","delay_sr_U581.flush"],
          ["self.op_hcompute_cim_stencil_read.0","delay_sr_U581.rdata"],
          ["self.rst_n","delay_sr_U581.rst_n"],
          ["self.op_hcompute_lgxx_stencil_1_write.0","delay_sr_U581.wdata"]
        ]
      },
      "lgxy_stencil_clkwrk_dsa1_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["op_hcompute_lgxy_stencil_1_read_ren","BitIn"],
          ["op_hcompute_lgxy_stencil_1_read_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_lgxy_stencil_1_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_lgxy_stencil_write_wen","BitIn"],
          ["op_hcompute_lgxy_stencil_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_lgxy_stencil_write",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "delay_sr_U624":{
            "modref":"global.delay__U620"
          }
        },
        "connections":[
          ["self.clk","delay_sr_U624.clk"],
          ["self.flush","delay_sr_U624.flush"],
          ["self.op_hcompute_lgxy_stencil_1_read.0","delay_sr_U624.rdata"],
          ["self.rst_n","delay_sr_U624.rst_n"],
          ["self.op_hcompute_lgxy_stencil_write.0","delay_sr_U624.wdata"]
        ]
      },
      "lgxy_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["op_hcompute_cim_stencil_read_ren","BitIn"],
          ["op_hcompute_cim_stencil_read_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_cim_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_lgxy_stencil_1_write_wen","BitIn"],
          ["op_hcompute_lgxy_stencil_1_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_lgxy_stencil_1_write",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "delay_sr_U619":{
            "modref":"global.memtile_long_delay__U587"
          }
        },
        "connections":[
          ["self.clk","delay_sr_U619.clk"],
          ["self.flush","delay_sr_U619.flush"],
          ["self.op_hcompute_cim_stencil_read.0","delay_sr_U619.rdata"],
          ["self.rst_n","delay_sr_U619.rst_n"],
          ["self.op_hcompute_lgxy_stencil_1_write.0","delay_sr_U619.wdata"]
        ]
      },
      "lgyy_stencil_clkwrk_dsa2_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["op_hcompute_lgyy_stencil_1_read_ren","BitIn"],
          ["op_hcompute_lgyy_stencil_1_read_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_lgyy_stencil_1_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_lgyy_stencil_write_wen","BitIn"],
          ["op_hcompute_lgyy_stencil_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_lgyy_stencil_write",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "delay_sr_U635":{
            "modref":"global.delay__U631"
          }
        },
        "connections":[
          ["self.clk","delay_sr_U635.clk"],
          ["self.flush","delay_sr_U635.flush"],
          ["self.op_hcompute_lgyy_stencil_1_read.0","delay_sr_U635.rdata"],
          ["self.rst_n","delay_sr_U635.rst_n"],
          ["self.op_hcompute_lgyy_stencil_write.0","delay_sr_U635.wdata"]
        ]
      },
      "lgyy_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["op_hcompute_cim_stencil_read_ren","BitIn"],
          ["op_hcompute_cim_stencil_read_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_cim_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_lgyy_stencil_1_write_wen","BitIn"],
          ["op_hcompute_lgyy_stencil_1_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_lgyy_stencil_1_write",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "delay_sr_U630":{
            "modref":"global.delay__U625"
          }
        },
        "connections":[
          ["self.clk","delay_sr_U630.clk"],
          ["self.flush","delay_sr_U630.flush"],
          ["self.op_hcompute_cim_stencil_read.0","delay_sr_U630.rdata"],
          ["self.rst_n","delay_sr_U630.rst_n"],
          ["self.op_hcompute_lgyy_stencil_1_write.0","delay_sr_U630.wdata"]
        ]
      },
      "lxx_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["op_hcompute_lgxx_stencil_1_read_ren","BitIn"],
          ["op_hcompute_lgxx_stencil_1_read_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_lgxx_stencil_1_read",["Array",9,["Array",16,"Bit"]]],
          ["op_hcompute_lxx_stencil_write_wen","BitIn"],
          ["op_hcompute_lxx_stencil_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_lxx_stencil_write",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "delay_sr_U644":{
            "modref":"global.delay__U636"
          },
          "delay_sr_U647":{
            "modref":"global.delay__U645"
          },
          "delay_sr_U650":{
            "modref":"global.delay__U648"
          },
          "delay_sr_U683":{
            "modref":"global.memtile_long_delay__U651"
          },
          "delay_sr_U686":{
            "modref":"global.delay__U684"
          },
          "delay_sr_U689":{
            "modref":"global.delay__U687"
          },
          "delay_sr_U722":{
            "modref":"global.memtile_long_delay__U690"
          },
          "delay_sr_U725":{
            "modref":"global.delay__U723"
          },
          "delay_sr_U728":{
            "modref":"global.delay__U726"
          }
        },
        "connections":[
          ["self.clk","delay_sr_U644.clk"],
          ["self.flush","delay_sr_U644.flush"],
          ["delay_sr_U647.wdata","delay_sr_U644.rdata"],
          ["self.op_hcompute_lgxx_stencil_1_read.7","delay_sr_U644.rdata"],
          ["self.rst_n","delay_sr_U644.rst_n"],
          ["self.op_hcompute_lxx_stencil_write.0","delay_sr_U644.wdata"],
          ["self.clk","delay_sr_U647.clk"],
          ["self.flush","delay_sr_U647.flush"],
          ["delay_sr_U650.wdata","delay_sr_U647.rdata"],
          ["self.op_hcompute_lgxx_stencil_1_read.8","delay_sr_U647.rdata"],
          ["self.rst_n","delay_sr_U647.rst_n"],
          ["self.clk","delay_sr_U650.clk"],
          ["self.flush","delay_sr_U650.flush"],
          ["delay_sr_U683.wdata","delay_sr_U650.rdata"],
          ["self.op_hcompute_lgxx_stencil_1_read.6","delay_sr_U650.rdata"],
          ["self.rst_n","delay_sr_U650.rst_n"],
          ["self.clk","delay_sr_U683.clk"],
          ["self.flush","delay_sr_U683.flush"],
          ["delay_sr_U686.wdata","delay_sr_U683.rdata"],
          ["self.op_hcompute_lgxx_stencil_1_read.5","delay_sr_U683.rdata"],
          ["self.rst_n","delay_sr_U683.rst_n"],
          ["self.clk","delay_sr_U686.clk"],
          ["self.flush","delay_sr_U686.flush"],
          ["delay_sr_U689.wdata","delay_sr_U686.rdata"],
          ["self.op_hcompute_lgxx_stencil_1_read.4","delay_sr_U686.rdata"],
          ["self.rst_n","delay_sr_U686.rst_n"],
          ["self.clk","delay_sr_U689.clk"],
          ["self.flush","delay_sr_U689.flush"],
          ["delay_sr_U722.wdata","delay_sr_U689.rdata"],
          ["self.op_hcompute_lgxx_stencil_1_read.3","delay_sr_U689.rdata"],
          ["self.rst_n","delay_sr_U689.rst_n"],
          ["self.clk","delay_sr_U722.clk"],
          ["self.flush","delay_sr_U722.flush"],
          ["delay_sr_U725.wdata","delay_sr_U722.rdata"],
          ["self.op_hcompute_lgxx_stencil_1_read.2","delay_sr_U722.rdata"],
          ["self.rst_n","delay_sr_U722.rst_n"],
          ["self.clk","delay_sr_U725.clk"],
          ["self.flush","delay_sr_U725.flush"],
          ["delay_sr_U728.wdata","delay_sr_U725.rdata"],
          ["self.op_hcompute_lgxx_stencil_1_read.1","delay_sr_U725.rdata"],
          ["self.rst_n","delay_sr_U725.rst_n"],
          ["self.clk","delay_sr_U728.clk"],
          ["self.flush","delay_sr_U728.flush"],
          ["self.op_hcompute_lgxx_stencil_1_read.0","delay_sr_U728.rdata"],
          ["self.rst_n","delay_sr_U728.rst_n"]
        ]
      },
      "lxy_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["op_hcompute_lgxy_stencil_1_read_ren","BitIn"],
          ["op_hcompute_lgxy_stencil_1_read_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_lgxy_stencil_1_read",["Array",9,["Array",16,"Bit"]]],
          ["op_hcompute_lxy_stencil_write_wen","BitIn"],
          ["op_hcompute_lxy_stencil_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_lxy_stencil_write",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "delay_sr_U737":{
            "modref":"global.delay__U729"
          },
          "delay_sr_U740":{
            "modref":"global.delay__U738"
          },
          "delay_sr_U743":{
            "modref":"global.delay__U741"
          },
          "delay_sr_U776":{
            "modref":"global.memtile_long_delay__U744"
          },
          "delay_sr_U779":{
            "modref":"global.delay__U777"
          },
          "delay_sr_U782":{
            "modref":"global.delay__U780"
          },
          "delay_sr_U815":{
            "modref":"global.memtile_long_delay__U783"
          },
          "delay_sr_U818":{
            "modref":"global.delay__U816"
          },
          "delay_sr_U821":{
            "modref":"global.delay__U819"
          }
        },
        "connections":[
          ["self.clk","delay_sr_U737.clk"],
          ["self.flush","delay_sr_U737.flush"],
          ["delay_sr_U740.wdata","delay_sr_U737.rdata"],
          ["self.op_hcompute_lgxy_stencil_1_read.7","delay_sr_U737.rdata"],
          ["self.rst_n","delay_sr_U737.rst_n"],
          ["self.op_hcompute_lxy_stencil_write.0","delay_sr_U737.wdata"],
          ["self.clk","delay_sr_U740.clk"],
          ["self.flush","delay_sr_U740.flush"],
          ["delay_sr_U743.wdata","delay_sr_U740.rdata"],
          ["self.op_hcompute_lgxy_stencil_1_read.8","delay_sr_U740.rdata"],
          ["self.rst_n","delay_sr_U740.rst_n"],
          ["self.clk","delay_sr_U743.clk"],
          ["self.flush","delay_sr_U743.flush"],
          ["delay_sr_U776.wdata","delay_sr_U743.rdata"],
          ["self.op_hcompute_lgxy_stencil_1_read.6","delay_sr_U743.rdata"],
          ["self.rst_n","delay_sr_U743.rst_n"],
          ["self.clk","delay_sr_U776.clk"],
          ["self.flush","delay_sr_U776.flush"],
          ["delay_sr_U779.wdata","delay_sr_U776.rdata"],
          ["self.op_hcompute_lgxy_stencil_1_read.5","delay_sr_U776.rdata"],
          ["self.rst_n","delay_sr_U776.rst_n"],
          ["self.clk","delay_sr_U779.clk"],
          ["self.flush","delay_sr_U779.flush"],
          ["delay_sr_U782.wdata","delay_sr_U779.rdata"],
          ["self.op_hcompute_lgxy_stencil_1_read.4","delay_sr_U779.rdata"],
          ["self.rst_n","delay_sr_U779.rst_n"],
          ["self.clk","delay_sr_U782.clk"],
          ["self.flush","delay_sr_U782.flush"],
          ["delay_sr_U815.wdata","delay_sr_U782.rdata"],
          ["self.op_hcompute_lgxy_stencil_1_read.3","delay_sr_U782.rdata"],
          ["self.rst_n","delay_sr_U782.rst_n"],
          ["self.clk","delay_sr_U815.clk"],
          ["self.flush","delay_sr_U815.flush"],
          ["delay_sr_U818.wdata","delay_sr_U815.rdata"],
          ["self.op_hcompute_lgxy_stencil_1_read.2","delay_sr_U815.rdata"],
          ["self.rst_n","delay_sr_U815.rst_n"],
          ["self.clk","delay_sr_U818.clk"],
          ["self.flush","delay_sr_U818.flush"],
          ["delay_sr_U821.wdata","delay_sr_U818.rdata"],
          ["self.op_hcompute_lgxy_stencil_1_read.1","delay_sr_U818.rdata"],
          ["self.rst_n","delay_sr_U818.rst_n"],
          ["self.clk","delay_sr_U821.clk"],
          ["self.flush","delay_sr_U821.flush"],
          ["self.op_hcompute_lgxy_stencil_1_read.0","delay_sr_U821.rdata"],
          ["self.rst_n","delay_sr_U821.rst_n"]
        ]
      },
      "lyy_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["op_hcompute_lgyy_stencil_1_read_ren","BitIn"],
          ["op_hcompute_lgyy_stencil_1_read_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_lgyy_stencil_1_read",["Array",9,["Array",16,"Bit"]]],
          ["op_hcompute_lyy_stencil_write_wen","BitIn"],
          ["op_hcompute_lyy_stencil_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_lyy_stencil_write",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "delay_sr_U830":{
            "modref":"global.delay__U822"
          },
          "delay_sr_U833":{
            "modref":"global.delay__U831"
          },
          "delay_sr_U836":{
            "modref":"global.delay__U834"
          },
          "delay_sr_U869":{
            "modref":"global.memtile_long_delay__U837"
          },
          "delay_sr_U872":{
            "modref":"global.delay__U870"
          },
          "delay_sr_U875":{
            "modref":"global.delay__U873"
          },
          "delay_sr_U908":{
            "modref":"global.memtile_long_delay__U876"
          },
          "delay_sr_U911":{
            "modref":"global.delay__U909"
          },
          "delay_sr_U914":{
            "modref":"global.delay__U912"
          }
        },
        "connections":[
          ["self.clk","delay_sr_U830.clk"],
          ["self.flush","delay_sr_U830.flush"],
          ["delay_sr_U833.wdata","delay_sr_U830.rdata"],
          ["self.op_hcompute_lgyy_stencil_1_read.7","delay_sr_U830.rdata"],
          ["self.rst_n","delay_sr_U830.rst_n"],
          ["self.op_hcompute_lyy_stencil_write.0","delay_sr_U830.wdata"],
          ["self.clk","delay_sr_U833.clk"],
          ["self.flush","delay_sr_U833.flush"],
          ["delay_sr_U836.wdata","delay_sr_U833.rdata"],
          ["self.op_hcompute_lgyy_stencil_1_read.8","delay_sr_U833.rdata"],
          ["self.rst_n","delay_sr_U833.rst_n"],
          ["self.clk","delay_sr_U836.clk"],
          ["self.flush","delay_sr_U836.flush"],
          ["delay_sr_U869.wdata","delay_sr_U836.rdata"],
          ["self.op_hcompute_lgyy_stencil_1_read.6","delay_sr_U836.rdata"],
          ["self.rst_n","delay_sr_U836.rst_n"],
          ["self.clk","delay_sr_U869.clk"],
          ["self.flush","delay_sr_U869.flush"],
          ["delay_sr_U872.wdata","delay_sr_U869.rdata"],
          ["self.op_hcompute_lgyy_stencil_1_read.5","delay_sr_U869.rdata"],
          ["self.rst_n","delay_sr_U869.rst_n"],
          ["self.clk","delay_sr_U872.clk"],
          ["self.flush","delay_sr_U872.flush"],
          ["delay_sr_U875.wdata","delay_sr_U872.rdata"],
          ["self.op_hcompute_lgyy_stencil_1_read.4","delay_sr_U872.rdata"],
          ["self.rst_n","delay_sr_U872.rst_n"],
          ["self.clk","delay_sr_U875.clk"],
          ["self.flush","delay_sr_U875.flush"],
          ["delay_sr_U908.wdata","delay_sr_U875.rdata"],
          ["self.op_hcompute_lgyy_stencil_1_read.3","delay_sr_U875.rdata"],
          ["self.rst_n","delay_sr_U875.rst_n"],
          ["self.clk","delay_sr_U908.clk"],
          ["self.flush","delay_sr_U908.flush"],
          ["delay_sr_U911.wdata","delay_sr_U908.rdata"],
          ["self.op_hcompute_lgyy_stencil_1_read.2","delay_sr_U908.rdata"],
          ["self.rst_n","delay_sr_U908.rst_n"],
          ["self.clk","delay_sr_U911.clk"],
          ["self.flush","delay_sr_U911.flush"],
          ["delay_sr_U914.wdata","delay_sr_U911.rdata"],
          ["self.op_hcompute_lgyy_stencil_1_read.1","delay_sr_U911.rdata"],
          ["self.rst_n","delay_sr_U911.rst_n"],
          ["self.clk","delay_sr_U914.clk"],
          ["self.flush","delay_sr_U914.flush"],
          ["self.op_hcompute_lgyy_stencil_1_read.0","delay_sr_U914.rdata"],
          ["self.rst_n","delay_sr_U914.rst_n"]
        ]
      },
      "memtile_long_delay__U1000":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "addrgen__U1015":{
            "modref":"global.aff__U1010"
          },
          "addrgen__U1030":{
            "modref":"global.aff__U1025"
          },
          "ctrl__U1009":{
            "modref":"global.affine_controller__U1001"
          },
          "ctrl__U1024":{
            "modref":"global.affine_controller__U1016"
          },
          "inner_sram__U1031_bank":{
            "modref":"global.inner_sram__U1031"
          }
        },
        "connections":[
          ["ctrl__U1009.d","addrgen__U1015.d"],
          ["inner_sram__U1031_bank.waddr","addrgen__U1015.out"],
          ["ctrl__U1024.d","addrgen__U1030.d"],
          ["inner_sram__U1031_bank.raddr","addrgen__U1030.out"],
          ["self.clk","ctrl__U1009.clk"],
          ["inner_sram__U1031_bank.wen_in","ctrl__U1009.valid"],
          ["self.clk","ctrl__U1024.clk"],
          ["inner_sram__U1031_bank.ren_in","ctrl__U1024.valid"],
          ["self.clk","inner_sram__U1031_bank.clk"],
          ["self.flush","inner_sram__U1031_bank.flush"],
          ["self.rdata","inner_sram__U1031_bank.rdata"],
          ["self.rst_n","inner_sram__U1031_bank.rst_n"],
          ["self.wdata","inner_sram__U1031_bank.wdata"]
        ]
      },
      "memtile_long_delay__U1037":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "addrgen__U1052":{
            "modref":"global.aff__U1047"
          },
          "addrgen__U1067":{
            "modref":"global.aff__U1062"
          },
          "ctrl__U1046":{
            "modref":"global.affine_controller__U1038"
          },
          "ctrl__U1061":{
            "modref":"global.affine_controller__U1053"
          },
          "inner_sram__U1068_bank":{
            "modref":"global.inner_sram__U1068"
          }
        },
        "connections":[
          ["ctrl__U1046.d","addrgen__U1052.d"],
          ["inner_sram__U1068_bank.waddr","addrgen__U1052.out"],
          ["ctrl__U1061.d","addrgen__U1067.d"],
          ["inner_sram__U1068_bank.raddr","addrgen__U1067.out"],
          ["self.clk","ctrl__U1046.clk"],
          ["inner_sram__U1068_bank.wen_in","ctrl__U1046.valid"],
          ["self.clk","ctrl__U1061.clk"],
          ["inner_sram__U1068_bank.ren_in","ctrl__U1061.valid"],
          ["self.clk","inner_sram__U1068_bank.clk"],
          ["self.flush","inner_sram__U1068_bank.flush"],
          ["self.rdata","inner_sram__U1068_bank.rdata"],
          ["self.rst_n","inner_sram__U1068_bank.rst_n"],
          ["self.wdata","inner_sram__U1068_bank.wdata"]
        ]
      },
      "memtile_long_delay__U393":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "addrgen__U408":{
            "modref":"global.aff__U403"
          },
          "addrgen__U423":{
            "modref":"global.aff__U418"
          },
          "ctrl__U402":{
            "modref":"global.affine_controller__U394"
          },
          "ctrl__U417":{
            "modref":"global.affine_controller__U409"
          },
          "inner_sram__U424_bank":{
            "modref":"global.inner_sram__U424"
          }
        },
        "connections":[
          ["ctrl__U402.d","addrgen__U408.d"],
          ["inner_sram__U424_bank.waddr","addrgen__U408.out"],
          ["ctrl__U417.d","addrgen__U423.d"],
          ["inner_sram__U424_bank.raddr","addrgen__U423.out"],
          ["self.clk","ctrl__U402.clk"],
          ["inner_sram__U424_bank.wen_in","ctrl__U402.valid"],
          ["self.clk","ctrl__U417.clk"],
          ["inner_sram__U424_bank.ren_in","ctrl__U417.valid"],
          ["self.clk","inner_sram__U424_bank.clk"],
          ["self.flush","inner_sram__U424_bank.flush"],
          ["self.rdata","inner_sram__U424_bank.rdata"],
          ["self.rst_n","inner_sram__U424_bank.rst_n"],
          ["self.wdata","inner_sram__U424_bank.wdata"]
        ]
      },
      "memtile_long_delay__U432":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "addrgen__U447":{
            "modref":"global.aff__U442"
          },
          "addrgen__U462":{
            "modref":"global.aff__U457"
          },
          "ctrl__U441":{
            "modref":"global.affine_controller__U433"
          },
          "ctrl__U456":{
            "modref":"global.affine_controller__U448"
          },
          "inner_sram__U463_bank":{
            "modref":"global.inner_sram__U463"
          }
        },
        "connections":[
          ["ctrl__U441.d","addrgen__U447.d"],
          ["inner_sram__U463_bank.waddr","addrgen__U447.out"],
          ["ctrl__U456.d","addrgen__U462.d"],
          ["inner_sram__U463_bank.raddr","addrgen__U462.out"],
          ["self.clk","ctrl__U441.clk"],
          ["inner_sram__U463_bank.wen_in","ctrl__U441.valid"],
          ["self.clk","ctrl__U456.clk"],
          ["inner_sram__U463_bank.ren_in","ctrl__U456.valid"],
          ["self.clk","inner_sram__U463_bank.clk"],
          ["self.flush","inner_sram__U463_bank.flush"],
          ["self.rdata","inner_sram__U463_bank.rdata"],
          ["self.rst_n","inner_sram__U463_bank.rst_n"],
          ["self.wdata","inner_sram__U463_bank.wdata"]
        ]
      },
      "memtile_long_delay__U477":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "addrgen__U492":{
            "modref":"global.aff__U487"
          },
          "addrgen__U507":{
            "modref":"global.aff__U502"
          },
          "ctrl__U486":{
            "modref":"global.affine_controller__U478"
          },
          "ctrl__U501":{
            "modref":"global.affine_controller__U493"
          },
          "inner_sram__U508_bank":{
            "modref":"global.inner_sram__U508"
          }
        },
        "connections":[
          ["ctrl__U486.d","addrgen__U492.d"],
          ["inner_sram__U508_bank.waddr","addrgen__U492.out"],
          ["ctrl__U501.d","addrgen__U507.d"],
          ["inner_sram__U508_bank.raddr","addrgen__U507.out"],
          ["self.clk","ctrl__U486.clk"],
          ["inner_sram__U508_bank.wen_in","ctrl__U486.valid"],
          ["self.clk","ctrl__U501.clk"],
          ["inner_sram__U508_bank.ren_in","ctrl__U501.valid"],
          ["self.clk","inner_sram__U508_bank.clk"],
          ["self.flush","inner_sram__U508_bank.flush"],
          ["self.rdata","inner_sram__U508_bank.rdata"],
          ["self.rst_n","inner_sram__U508_bank.rst_n"],
          ["self.wdata","inner_sram__U508_bank.wdata"]
        ]
      },
      "memtile_long_delay__U516":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "addrgen__U531":{
            "modref":"global.aff__U526"
          },
          "addrgen__U546":{
            "modref":"global.aff__U541"
          },
          "ctrl__U525":{
            "modref":"global.affine_controller__U517"
          },
          "ctrl__U540":{
            "modref":"global.affine_controller__U532"
          },
          "inner_sram__U547_bank":{
            "modref":"global.inner_sram__U547"
          }
        },
        "connections":[
          ["ctrl__U525.d","addrgen__U531.d"],
          ["inner_sram__U547_bank.waddr","addrgen__U531.out"],
          ["ctrl__U540.d","addrgen__U546.d"],
          ["inner_sram__U547_bank.raddr","addrgen__U546.out"],
          ["self.clk","ctrl__U525.clk"],
          ["inner_sram__U547_bank.wen_in","ctrl__U525.valid"],
          ["self.clk","ctrl__U540.clk"],
          ["inner_sram__U547_bank.ren_in","ctrl__U540.valid"],
          ["self.clk","inner_sram__U547_bank.clk"],
          ["self.flush","inner_sram__U547_bank.flush"],
          ["self.rdata","inner_sram__U547_bank.rdata"],
          ["self.rst_n","inner_sram__U547_bank.rst_n"],
          ["self.wdata","inner_sram__U547_bank.wdata"]
        ]
      },
      "memtile_long_delay__U549":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "addrgen__U564":{
            "modref":"global.aff__U559"
          },
          "addrgen__U579":{
            "modref":"global.aff__U574"
          },
          "ctrl__U558":{
            "modref":"global.affine_controller__U550"
          },
          "ctrl__U573":{
            "modref":"global.affine_controller__U565"
          },
          "inner_sram__U580_bank":{
            "modref":"global.inner_sram__U580"
          }
        },
        "connections":[
          ["ctrl__U558.d","addrgen__U564.d"],
          ["inner_sram__U580_bank.waddr","addrgen__U564.out"],
          ["ctrl__U573.d","addrgen__U579.d"],
          ["inner_sram__U580_bank.raddr","addrgen__U579.out"],
          ["self.clk","ctrl__U558.clk"],
          ["inner_sram__U580_bank.wen_in","ctrl__U558.valid"],
          ["self.clk","ctrl__U573.clk"],
          ["inner_sram__U580_bank.ren_in","ctrl__U573.valid"],
          ["self.clk","inner_sram__U580_bank.clk"],
          ["self.flush","inner_sram__U580_bank.flush"],
          ["self.rdata","inner_sram__U580_bank.rdata"],
          ["self.rst_n","inner_sram__U580_bank.rst_n"],
          ["self.wdata","inner_sram__U580_bank.wdata"]
        ]
      },
      "memtile_long_delay__U587":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "addrgen__U602":{
            "modref":"global.aff__U597"
          },
          "addrgen__U617":{
            "modref":"global.aff__U612"
          },
          "ctrl__U596":{
            "modref":"global.affine_controller__U588"
          },
          "ctrl__U611":{
            "modref":"global.affine_controller__U603"
          },
          "inner_sram__U618_bank":{
            "modref":"global.inner_sram__U618"
          }
        },
        "connections":[
          ["ctrl__U596.d","addrgen__U602.d"],
          ["inner_sram__U618_bank.waddr","addrgen__U602.out"],
          ["ctrl__U611.d","addrgen__U617.d"],
          ["inner_sram__U618_bank.raddr","addrgen__U617.out"],
          ["self.clk","ctrl__U596.clk"],
          ["inner_sram__U618_bank.wen_in","ctrl__U596.valid"],
          ["self.clk","ctrl__U611.clk"],
          ["inner_sram__U618_bank.ren_in","ctrl__U611.valid"],
          ["self.clk","inner_sram__U618_bank.clk"],
          ["self.flush","inner_sram__U618_bank.flush"],
          ["self.rdata","inner_sram__U618_bank.rdata"],
          ["self.rst_n","inner_sram__U618_bank.rst_n"],
          ["self.wdata","inner_sram__U618_bank.wdata"]
        ]
      },
      "memtile_long_delay__U651":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "addrgen__U666":{
            "modref":"global.aff__U661"
          },
          "addrgen__U681":{
            "modref":"global.aff__U676"
          },
          "ctrl__U660":{
            "modref":"global.affine_controller__U652"
          },
          "ctrl__U675":{
            "modref":"global.affine_controller__U667"
          },
          "inner_sram__U682_bank":{
            "modref":"global.inner_sram__U682"
          }
        },
        "connections":[
          ["ctrl__U660.d","addrgen__U666.d"],
          ["inner_sram__U682_bank.waddr","addrgen__U666.out"],
          ["ctrl__U675.d","addrgen__U681.d"],
          ["inner_sram__U682_bank.raddr","addrgen__U681.out"],
          ["self.clk","ctrl__U660.clk"],
          ["inner_sram__U682_bank.wen_in","ctrl__U660.valid"],
          ["self.clk","ctrl__U675.clk"],
          ["inner_sram__U682_bank.ren_in","ctrl__U675.valid"],
          ["self.clk","inner_sram__U682_bank.clk"],
          ["self.flush","inner_sram__U682_bank.flush"],
          ["self.rdata","inner_sram__U682_bank.rdata"],
          ["self.rst_n","inner_sram__U682_bank.rst_n"],
          ["self.wdata","inner_sram__U682_bank.wdata"]
        ]
      },
      "memtile_long_delay__U690":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "addrgen__U705":{
            "modref":"global.aff__U700"
          },
          "addrgen__U720":{
            "modref":"global.aff__U715"
          },
          "ctrl__U699":{
            "modref":"global.affine_controller__U691"
          },
          "ctrl__U714":{
            "modref":"global.affine_controller__U706"
          },
          "inner_sram__U721_bank":{
            "modref":"global.inner_sram__U721"
          }
        },
        "connections":[
          ["ctrl__U699.d","addrgen__U705.d"],
          ["inner_sram__U721_bank.waddr","addrgen__U705.out"],
          ["ctrl__U714.d","addrgen__U720.d"],
          ["inner_sram__U721_bank.raddr","addrgen__U720.out"],
          ["self.clk","ctrl__U699.clk"],
          ["inner_sram__U721_bank.wen_in","ctrl__U699.valid"],
          ["self.clk","ctrl__U714.clk"],
          ["inner_sram__U721_bank.ren_in","ctrl__U714.valid"],
          ["self.clk","inner_sram__U721_bank.clk"],
          ["self.flush","inner_sram__U721_bank.flush"],
          ["self.rdata","inner_sram__U721_bank.rdata"],
          ["self.rst_n","inner_sram__U721_bank.rst_n"],
          ["self.wdata","inner_sram__U721_bank.wdata"]
        ]
      },
      "memtile_long_delay__U744":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "addrgen__U759":{
            "modref":"global.aff__U754"
          },
          "addrgen__U774":{
            "modref":"global.aff__U769"
          },
          "ctrl__U753":{
            "modref":"global.affine_controller__U745"
          },
          "ctrl__U768":{
            "modref":"global.affine_controller__U760"
          },
          "inner_sram__U775_bank":{
            "modref":"global.inner_sram__U775"
          }
        },
        "connections":[
          ["ctrl__U753.d","addrgen__U759.d"],
          ["inner_sram__U775_bank.waddr","addrgen__U759.out"],
          ["ctrl__U768.d","addrgen__U774.d"],
          ["inner_sram__U775_bank.raddr","addrgen__U774.out"],
          ["self.clk","ctrl__U753.clk"],
          ["inner_sram__U775_bank.wen_in","ctrl__U753.valid"],
          ["self.clk","ctrl__U768.clk"],
          ["inner_sram__U775_bank.ren_in","ctrl__U768.valid"],
          ["self.clk","inner_sram__U775_bank.clk"],
          ["self.flush","inner_sram__U775_bank.flush"],
          ["self.rdata","inner_sram__U775_bank.rdata"],
          ["self.rst_n","inner_sram__U775_bank.rst_n"],
          ["self.wdata","inner_sram__U775_bank.wdata"]
        ]
      },
      "memtile_long_delay__U783":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "addrgen__U798":{
            "modref":"global.aff__U793"
          },
          "addrgen__U813":{
            "modref":"global.aff__U808"
          },
          "ctrl__U792":{
            "modref":"global.affine_controller__U784"
          },
          "ctrl__U807":{
            "modref":"global.affine_controller__U799"
          },
          "inner_sram__U814_bank":{
            "modref":"global.inner_sram__U814"
          }
        },
        "connections":[
          ["ctrl__U792.d","addrgen__U798.d"],
          ["inner_sram__U814_bank.waddr","addrgen__U798.out"],
          ["ctrl__U807.d","addrgen__U813.d"],
          ["inner_sram__U814_bank.raddr","addrgen__U813.out"],
          ["self.clk","ctrl__U792.clk"],
          ["inner_sram__U814_bank.wen_in","ctrl__U792.valid"],
          ["self.clk","ctrl__U807.clk"],
          ["inner_sram__U814_bank.ren_in","ctrl__U807.valid"],
          ["self.clk","inner_sram__U814_bank.clk"],
          ["self.flush","inner_sram__U814_bank.flush"],
          ["self.rdata","inner_sram__U814_bank.rdata"],
          ["self.rst_n","inner_sram__U814_bank.rst_n"],
          ["self.wdata","inner_sram__U814_bank.wdata"]
        ]
      },
      "memtile_long_delay__U837":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "addrgen__U852":{
            "modref":"global.aff__U847"
          },
          "addrgen__U867":{
            "modref":"global.aff__U862"
          },
          "ctrl__U846":{
            "modref":"global.affine_controller__U838"
          },
          "ctrl__U861":{
            "modref":"global.affine_controller__U853"
          },
          "inner_sram__U868_bank":{
            "modref":"global.inner_sram__U868"
          }
        },
        "connections":[
          ["ctrl__U846.d","addrgen__U852.d"],
          ["inner_sram__U868_bank.waddr","addrgen__U852.out"],
          ["ctrl__U861.d","addrgen__U867.d"],
          ["inner_sram__U868_bank.raddr","addrgen__U867.out"],
          ["self.clk","ctrl__U846.clk"],
          ["inner_sram__U868_bank.wen_in","ctrl__U846.valid"],
          ["self.clk","ctrl__U861.clk"],
          ["inner_sram__U868_bank.ren_in","ctrl__U861.valid"],
          ["self.clk","inner_sram__U868_bank.clk"],
          ["self.flush","inner_sram__U868_bank.flush"],
          ["self.rdata","inner_sram__U868_bank.rdata"],
          ["self.rst_n","inner_sram__U868_bank.rst_n"],
          ["self.wdata","inner_sram__U868_bank.wdata"]
        ]
      },
      "memtile_long_delay__U876":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "addrgen__U891":{
            "modref":"global.aff__U886"
          },
          "addrgen__U906":{
            "modref":"global.aff__U901"
          },
          "ctrl__U885":{
            "modref":"global.affine_controller__U877"
          },
          "ctrl__U900":{
            "modref":"global.affine_controller__U892"
          },
          "inner_sram__U907_bank":{
            "modref":"global.inner_sram__U907"
          }
        },
        "connections":[
          ["ctrl__U885.d","addrgen__U891.d"],
          ["inner_sram__U907_bank.waddr","addrgen__U891.out"],
          ["ctrl__U900.d","addrgen__U906.d"],
          ["inner_sram__U907_bank.raddr","addrgen__U906.out"],
          ["self.clk","ctrl__U885.clk"],
          ["inner_sram__U907_bank.wen_in","ctrl__U885.valid"],
          ["self.clk","ctrl__U900.clk"],
          ["inner_sram__U907_bank.ren_in","ctrl__U900.valid"],
          ["self.clk","inner_sram__U907_bank.clk"],
          ["self.flush","inner_sram__U907_bank.flush"],
          ["self.rdata","inner_sram__U907_bank.rdata"],
          ["self.rst_n","inner_sram__U907_bank.rst_n"],
          ["self.wdata","inner_sram__U907_bank.wdata"]
        ]
      },
      "memtile_long_delay__U924":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "addrgen__U939":{
            "modref":"global.aff__U934"
          },
          "addrgen__U954":{
            "modref":"global.aff__U949"
          },
          "ctrl__U933":{
            "modref":"global.affine_controller__U925"
          },
          "ctrl__U948":{
            "modref":"global.affine_controller__U940"
          },
          "inner_sram__U955_bank":{
            "modref":"global.inner_sram__U955"
          }
        },
        "connections":[
          ["ctrl__U933.d","addrgen__U939.d"],
          ["inner_sram__U955_bank.waddr","addrgen__U939.out"],
          ["ctrl__U948.d","addrgen__U954.d"],
          ["inner_sram__U955_bank.raddr","addrgen__U954.out"],
          ["self.clk","ctrl__U933.clk"],
          ["inner_sram__U955_bank.wen_in","ctrl__U933.valid"],
          ["self.clk","ctrl__U948.clk"],
          ["inner_sram__U955_bank.ren_in","ctrl__U948.valid"],
          ["self.clk","inner_sram__U955_bank.clk"],
          ["self.flush","inner_sram__U955_bank.flush"],
          ["self.rdata","inner_sram__U955_bank.rdata"],
          ["self.rst_n","inner_sram__U955_bank.rst_n"],
          ["self.wdata","inner_sram__U955_bank.wdata"]
        ]
      },
      "memtile_long_delay__U963":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "addrgen__U978":{
            "modref":"global.aff__U973"
          },
          "addrgen__U993":{
            "modref":"global.aff__U988"
          },
          "ctrl__U972":{
            "modref":"global.affine_controller__U964"
          },
          "ctrl__U987":{
            "modref":"global.affine_controller__U979"
          },
          "inner_sram__U994_bank":{
            "modref":"global.inner_sram__U994"
          }
        },
        "connections":[
          ["ctrl__U972.d","addrgen__U978.d"],
          ["inner_sram__U994_bank.waddr","addrgen__U978.out"],
          ["ctrl__U987.d","addrgen__U993.d"],
          ["inner_sram__U994_bank.raddr","addrgen__U993.out"],
          ["self.clk","ctrl__U972.clk"],
          ["inner_sram__U994_bank.wen_in","ctrl__U972.valid"],
          ["self.clk","ctrl__U987.clk"],
          ["inner_sram__U994_bank.ren_in","ctrl__U987.valid"],
          ["self.clk","inner_sram__U994_bank.clk"],
          ["self.flush","inner_sram__U994_bank.flush"],
          ["self.rdata","inner_sram__U994_bank.rdata"],
          ["self.rst_n","inner_sram__U994_bank.rst_n"],
          ["self.wdata","inner_sram__U994_bank.wdata"]
        ]
      },
      "padded16_global_wrapper_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["op_hcompute_grad_x_stencil_read_ren","BitIn"],
          ["op_hcompute_grad_x_stencil_read_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_grad_x_stencil_read",["Array",6,["Array",16,"Bit"]]],
          ["op_hcompute_grad_y_stencil_read_ren","BitIn"],
          ["op_hcompute_grad_y_stencil_read_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_grad_y_stencil_read",["Array",6,["Array",16,"Bit"]]],
          ["op_hcompute_padded16_global_wrapper_stencil_write_wen","BitIn"],
          ["op_hcompute_padded16_global_wrapper_stencil_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_padded16_global_wrapper_stencil_write",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "delay_sr_U1032":{
            "modref":"global.memtile_long_delay__U1000"
          },
          "delay_sr_U1036":{
            "modref":"global.delay__U1033"
          },
          "delay_sr_U1069":{
            "modref":"global.memtile_long_delay__U1037"
          },
          "delay_sr_U1072":{
            "modref":"global.delay__U1070"
          },
          "delay_sr_U1075":{
            "modref":"global.delay__U1073"
          },
          "delay_sr_U919":{
            "modref":"global.delay__U915"
          },
          "delay_sr_U923":{
            "modref":"global.delay__U920"
          },
          "delay_sr_U956":{
            "modref":"global.memtile_long_delay__U924"
          },
          "delay_sr_U959":{
            "modref":"global.delay__U957"
          },
          "delay_sr_U962":{
            "modref":"global.delay__U960"
          },
          "delay_sr_U995":{
            "modref":"global.memtile_long_delay__U963"
          },
          "delay_sr_U999":{
            "modref":"global.delay__U996"
          }
        },
        "connections":[
          ["self.clk","delay_sr_U1032.clk"],
          ["self.flush","delay_sr_U1032.flush"],
          ["delay_sr_U1036.wdata","delay_sr_U1032.rdata"],
          ["self.op_hcompute_grad_x_stencil_read.0","delay_sr_U1032.rdata"],
          ["self.rst_n","delay_sr_U1032.rst_n"],
          ["delay_sr_U999.rdata","delay_sr_U1032.wdata"],
          ["self.clk","delay_sr_U1036.clk"],
          ["self.flush","delay_sr_U1036.flush"],
          ["delay_sr_U1069.wdata","delay_sr_U1036.rdata"],
          ["self.op_hcompute_grad_x_stencil_read.3","delay_sr_U1036.rdata"],
          ["self.rst_n","delay_sr_U1036.rst_n"],
          ["self.clk","delay_sr_U1069.clk"],
          ["self.flush","delay_sr_U1069.flush"],
          ["delay_sr_U1072.wdata","delay_sr_U1069.rdata"],
          ["self.op_hcompute_grad_y_stencil_read.2","delay_sr_U1069.rdata"],
          ["self.rst_n","delay_sr_U1069.rst_n"],
          ["self.clk","delay_sr_U1072.clk"],
          ["self.flush","delay_sr_U1072.flush"],
          ["delay_sr_U1075.wdata","delay_sr_U1072.rdata"],
          ["self.op_hcompute_grad_y_stencil_read.1","delay_sr_U1072.rdata"],
          ["self.rst_n","delay_sr_U1072.rst_n"],
          ["self.clk","delay_sr_U1075.clk"],
          ["self.flush","delay_sr_U1075.flush"],
          ["self.op_hcompute_grad_y_stencil_read.0","delay_sr_U1075.rdata"],
          ["self.rst_n","delay_sr_U1075.rst_n"],
          ["self.clk","delay_sr_U919.clk"],
          ["self.flush","delay_sr_U919.flush"],
          ["delay_sr_U923.wdata","delay_sr_U919.rdata"],
          ["self.op_hcompute_grad_x_stencil_read.1","delay_sr_U919.rdata"],
          ["self.rst_n","delay_sr_U919.rst_n"],
          ["self.op_hcompute_padded16_global_wrapper_stencil_write.0","delay_sr_U919.wdata"],
          ["self.clk","delay_sr_U923.clk"],
          ["self.flush","delay_sr_U923.flush"],
          ["delay_sr_U956.wdata","delay_sr_U923.rdata"],
          ["self.op_hcompute_grad_x_stencil_read.5","delay_sr_U923.rdata"],
          ["self.rst_n","delay_sr_U923.rst_n"],
          ["self.clk","delay_sr_U956.clk"],
          ["self.flush","delay_sr_U956.flush"],
          ["delay_sr_U959.wdata","delay_sr_U956.rdata"],
          ["self.op_hcompute_grad_y_stencil_read.4","delay_sr_U956.rdata"],
          ["self.rst_n","delay_sr_U956.rst_n"],
          ["self.clk","delay_sr_U959.clk"],
          ["self.flush","delay_sr_U959.flush"],
          ["delay_sr_U962.wdata","delay_sr_U959.rdata"],
          ["self.op_hcompute_grad_y_stencil_read.5","delay_sr_U959.rdata"],
          ["self.rst_n","delay_sr_U959.rst_n"],
          ["self.clk","delay_sr_U962.clk"],
          ["self.flush","delay_sr_U962.flush"],
          ["delay_sr_U995.wdata","delay_sr_U962.rdata"],
          ["self.op_hcompute_grad_y_stencil_read.3","delay_sr_U962.rdata"],
          ["self.rst_n","delay_sr_U962.rst_n"],
          ["self.clk","delay_sr_U995.clk"],
          ["self.flush","delay_sr_U995.flush"],
          ["delay_sr_U999.wdata","delay_sr_U995.rdata"],
          ["self.op_hcompute_grad_x_stencil_read.2","delay_sr_U995.rdata"],
          ["self.rst_n","delay_sr_U995.rst_n"],
          ["self.clk","delay_sr_U999.clk"],
          ["self.flush","delay_sr_U999.flush"],
          ["self.op_hcompute_grad_x_stencil_read.4","delay_sr_U999.rdata"],
          ["self.rst_n","delay_sr_U999.rst_n"]
        ]
      }
    },
    "generators":{
      "delay_tile":{
        "typegen":"global.delay_tile_TG",
        "genparams":{"delay":"Int"}
      },
      "raw_dual_port_sram_tile":{
        "typegen":"global.raw_dual_port_sram_TG",
        "genparams":{"depth":"Int"}
      },
      "raw_quad_port_memtile":{
        "typegen":"global.raw_quad_port_memtile_TG",
        "genparams":{"depth":"Int"}
      },
      "tahoe":{
        "typegen":"global.tahoe_TG",
        "genparams":{"depth":"Int"}
      }
    },
    "typegens":{
      "delay_tile_TG":[{"delay":"Int"},"implicit"],
      "raw_dual_port_sram_TG":[{"depth":"Int"},"implicit"],
      "raw_quad_port_memtile_TG":[{"depth":"Int"},"implicit"],
      "tahoe_TG":[{"depth":"Int"},"implicit"]
    }
  }
}
}
