-- ==============================================================
-- Generated by Vitis HLS v2025.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity cnn_accelerator is
generic (
    C_M_AXI_GMEM_ADDR_WIDTH : INTEGER := 64;
    C_M_AXI_GMEM_ID_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_GMEM_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM_BUSER_WIDTH : INTEGER := 1;
    C_S_AXI_CONTROL_ADDR_WIDTH : INTEGER := 7;
    C_S_AXI_CONTROL_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_GMEM_USER_VALUE : INTEGER := 0;
    C_M_AXI_GMEM_PROT_VALUE : INTEGER := 0;
    C_M_AXI_GMEM_CACHE_VALUE : INTEGER := 3 );
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    m_axi_gmem_AWVALID : OUT STD_LOGIC;
    m_axi_gmem_AWREADY : IN STD_LOGIC;
    m_axi_gmem_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_ADDR_WIDTH-1 downto 0);
    m_axi_gmem_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_ID_WIDTH-1 downto 0);
    m_axi_gmem_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_AWUSER_WIDTH-1 downto 0);
    m_axi_gmem_WVALID : OUT STD_LOGIC;
    m_axi_gmem_WREADY : IN STD_LOGIC;
    m_axi_gmem_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_DATA_WIDTH-1 downto 0);
    m_axi_gmem_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_DATA_WIDTH/8-1 downto 0);
    m_axi_gmem_WLAST : OUT STD_LOGIC;
    m_axi_gmem_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_ID_WIDTH-1 downto 0);
    m_axi_gmem_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_WUSER_WIDTH-1 downto 0);
    m_axi_gmem_ARVALID : OUT STD_LOGIC;
    m_axi_gmem_ARREADY : IN STD_LOGIC;
    m_axi_gmem_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_ADDR_WIDTH-1 downto 0);
    m_axi_gmem_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_ID_WIDTH-1 downto 0);
    m_axi_gmem_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_ARUSER_WIDTH-1 downto 0);
    m_axi_gmem_RVALID : IN STD_LOGIC;
    m_axi_gmem_RREADY : OUT STD_LOGIC;
    m_axi_gmem_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM_DATA_WIDTH-1 downto 0);
    m_axi_gmem_RLAST : IN STD_LOGIC;
    m_axi_gmem_RID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM_ID_WIDTH-1 downto 0);
    m_axi_gmem_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM_RUSER_WIDTH-1 downto 0);
    m_axi_gmem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_BVALID : IN STD_LOGIC;
    m_axi_gmem_BREADY : OUT STD_LOGIC;
    m_axi_gmem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_BID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM_ID_WIDTH-1 downto 0);
    m_axi_gmem_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM_BUSER_WIDTH-1 downto 0);
    s_axi_control_AWVALID : IN STD_LOGIC;
    s_axi_control_AWREADY : OUT STD_LOGIC;
    s_axi_control_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_WVALID : IN STD_LOGIC;
    s_axi_control_WREADY : OUT STD_LOGIC;
    s_axi_control_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH/8-1 downto 0);
    s_axi_control_ARVALID : IN STD_LOGIC;
    s_axi_control_ARREADY : OUT STD_LOGIC;
    s_axi_control_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_RVALID : OUT STD_LOGIC;
    s_axi_control_RREADY : IN STD_LOGIC;
    s_axi_control_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_control_BVALID : OUT STD_LOGIC;
    s_axi_control_BREADY : IN STD_LOGIC;
    s_axi_control_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    interrupt : OUT STD_LOGIC );
end;


architecture behav of cnn_accelerator is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "cnn_accelerator_cnn_accelerator,hls_ip_2025_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.300000,HLS_SYN_LAT=17955,HLS_SYN_TPT=none,HLS_SYN_MEM=2,HLS_SYN_DSP=0,HLS_SYN_FF=14832,HLS_SYN_LUT=21016,HLS_VERSION=2025_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000000000000000000000000000000000000000000000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000000000000000000000000000000000000000000000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000000000000000000000000000000000000000000000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000000000000000000000000000000000000000000000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000000000000000000000000000000000000000000000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000000000000000000000000000000000000000000000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000000000000000000000000000000000000000000001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000000000000000000000000000000000000000000010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000000000000000000000000000000000000000000100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000000000000000000000000000000000000000001000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000000000000000000000000000000000000000010000000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000000000000000000000000000000000000000100000000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000000000000000000000000000000000000001000000000000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000000000000000000000000000000000000010000000000000000000000000";
    constant ap_ST_fsm_state27 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000000000000000000000000000000000000100000000000000000000000000";
    constant ap_ST_fsm_state28 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000000000000000000000000000000000001000000000000000000000000000";
    constant ap_ST_fsm_state29 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000000000000000000000000000000000010000000000000000000000000000";
    constant ap_ST_fsm_state30 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000000000000000000000000000000000100000000000000000000000000000";
    constant ap_ST_fsm_state31 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000000000000000000000000000000001000000000000000000000000000000";
    constant ap_ST_fsm_state32 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000000000000000000000000000000010000000000000000000000000000000";
    constant ap_ST_fsm_state33 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000000000000000000000000000000100000000000000000000000000000000";
    constant ap_ST_fsm_state34 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000000000000000000000000000001000000000000000000000000000000000";
    constant ap_ST_fsm_state35 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000000000000000000000000000010000000000000000000000000000000000";
    constant ap_ST_fsm_state36 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000000000000000000000000000100000000000000000000000000000000000";
    constant ap_ST_fsm_state37 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000000000000000000000000001000000000000000000000000000000000000";
    constant ap_ST_fsm_state38 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000000000000000000000000010000000000000000000000000000000000000";
    constant ap_ST_fsm_state39 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000000000000000000000000100000000000000000000000000000000000000";
    constant ap_ST_fsm_state40 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000000000000000000000001000000000000000000000000000000000000000";
    constant ap_ST_fsm_state41 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000000000000000000000010000000000000000000000000000000000000000";
    constant ap_ST_fsm_state42 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000000000000000000000100000000000000000000000000000000000000000";
    constant ap_ST_fsm_state43 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000000000000000000001000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state44 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000000000000000000010000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state45 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000000000000000000100000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state46 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000000000000000001000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state47 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000000000000000010000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state48 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000000000000000100000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state49 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000000000000001000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state50 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000000000000010000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state51 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000000000000100000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state52 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000000000001000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state53 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000000000010000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state54 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000000000100000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state55 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000000001000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state56 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000000010000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state57 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000000100000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state58 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000001000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state59 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000010000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state60 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000100000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state61 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000001000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state62 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000010000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state63 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000100000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state64 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000001000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state65 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000010000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state66 : STD_LOGIC_VECTOR (77 downto 0) := "000000000000100000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state67 : STD_LOGIC_VECTOR (77 downto 0) := "000000000001000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state68 : STD_LOGIC_VECTOR (77 downto 0) := "000000000010000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state69 : STD_LOGIC_VECTOR (77 downto 0) := "000000000100000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state70 : STD_LOGIC_VECTOR (77 downto 0) := "000000001000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state71 : STD_LOGIC_VECTOR (77 downto 0) := "000000010000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state72 : STD_LOGIC_VECTOR (77 downto 0) := "000000100000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state73 : STD_LOGIC_VECTOR (77 downto 0) := "000001000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state74 : STD_LOGIC_VECTOR (77 downto 0) := "000010000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state75 : STD_LOGIC_VECTOR (77 downto 0) := "000100000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state76 : STD_LOGIC_VECTOR (77 downto 0) := "001000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state77 : STD_LOGIC_VECTOR (77 downto 0) := "010000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state78 : STD_LOGIC_VECTOR (77 downto 0) := "100000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_21 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100001";
    constant ap_const_lv32_22 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100010";
    constant ap_const_lv32_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100011";
    constant ap_const_lv32_24 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100100";
    constant ap_const_lv32_25 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100101";
    constant ap_const_lv32_26 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100110";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv32_29 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101001";
    constant ap_const_lv32_2A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101010";
    constant ap_const_lv32_2B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101011";
    constant ap_const_lv32_2C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101100";
    constant ap_const_lv32_2D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101101";
    constant ap_const_lv32_2E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101110";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_31 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110001";
    constant ap_const_lv32_32 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110010";
    constant ap_const_lv32_33 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110011";
    constant ap_const_lv32_34 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110100";
    constant ap_const_lv32_35 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110101";
    constant ap_const_lv32_36 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110110";
    constant ap_const_lv32_37 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110111";
    constant ap_const_lv32_38 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111000";
    constant ap_const_lv32_39 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111001";
    constant ap_const_lv32_3A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111010";
    constant ap_const_lv32_3B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111011";
    constant ap_const_lv32_3C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111100";
    constant ap_const_lv32_3D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111101";
    constant ap_const_lv32_3E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111110";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_41 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000001";
    constant ap_const_lv32_42 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000010";
    constant ap_const_lv32_43 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000011";
    constant ap_const_lv32_44 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000100";
    constant ap_const_lv32_45 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000101";
    constant ap_const_lv32_46 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000110";
    constant ap_const_lv32_47 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000111";
    constant ap_const_lv32_48 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001000";
    constant ap_const_lv32_49 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001001";
    constant ap_const_lv32_4A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001010";
    constant ap_const_lv32_4B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001011";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001100";
    constant C_S_AXI_DATA_WIDTH : INTEGER := 32;
    constant C_M_AXI_DATA_WIDTH : INTEGER := 32;
    constant ap_const_lv32_4D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001101";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv64_1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv62_0 : STD_LOGIC_VECTOR (61 downto 0) := "00000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv36_0 : STD_LOGIC_VECTOR (35 downto 0) := "000000000000000000000000000000000000";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv5_10 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv64_2 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000010";
    constant ap_const_lv64_3 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000011";
    constant ap_const_lv64_4 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000100";
    constant ap_const_lv64_5 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000101";
    constant ap_const_lv64_6 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000110";
    constant ap_const_lv64_7 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000111";
    constant ap_const_lv64_8 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001000";
    constant ap_const_lv64_9 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001001";
    constant ap_const_lv64_A : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001010";
    constant ap_const_lv64_B : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001011";
    constant ap_const_lv64_C : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001100";
    constant ap_const_lv64_D : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001101";
    constant ap_const_lv64_E : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001110";
    constant ap_const_lv64_F : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001111";
    constant ap_const_lv36_1 : STD_LOGIC_VECTOR (35 downto 0) := "000000000000000000000000000000000001";
    constant ap_const_lv36_2 : STD_LOGIC_VECTOR (35 downto 0) := "000000000000000000000000000000000010";
    constant ap_const_lv36_3 : STD_LOGIC_VECTOR (35 downto 0) := "000000000000000000000000000000000011";
    constant ap_const_lv36_4 : STD_LOGIC_VECTOR (35 downto 0) := "000000000000000000000000000000000100";
    constant ap_const_lv36_5 : STD_LOGIC_VECTOR (35 downto 0) := "000000000000000000000000000000000101";
    constant ap_const_lv36_6 : STD_LOGIC_VECTOR (35 downto 0) := "000000000000000000000000000000000110";
    constant ap_const_lv36_7 : STD_LOGIC_VECTOR (35 downto 0) := "000000000000000000000000000000000111";
    constant ap_const_lv36_8 : STD_LOGIC_VECTOR (35 downto 0) := "000000000000000000000000000000001000";
    constant ap_const_lv36_9 : STD_LOGIC_VECTOR (35 downto 0) := "000000000000000000000000000000001001";
    constant ap_const_lv36_A : STD_LOGIC_VECTOR (35 downto 0) := "000000000000000000000000000000001010";
    constant ap_const_lv36_B : STD_LOGIC_VECTOR (35 downto 0) := "000000000000000000000000000000001011";
    constant ap_const_lv36_C : STD_LOGIC_VECTOR (35 downto 0) := "000000000000000000000000000000001100";
    constant ap_const_lv36_D : STD_LOGIC_VECTOR (35 downto 0) := "000000000000000000000000000000001101";
    constant ap_const_lv36_E : STD_LOGIC_VECTOR (35 downto 0) := "000000000000000000000000000000001110";
    constant ap_const_lv36_F : STD_LOGIC_VECTOR (35 downto 0) := "000000000000000000000000000000001111";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";

    signal ap_rst_n_inv : STD_LOGIC;
    signal ap_start : STD_LOGIC;
    signal ap_done : STD_LOGIC;
    signal ap_idle : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (77 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_ready : STD_LOGIC;
    signal input_r : STD_LOGIC_VECTOR (63 downto 0);
    signal weights8 : STD_LOGIC_VECTOR (63 downto 0);
    signal weights6 : STD_LOGIC_VECTOR (63 downto 0);
    signal weights4 : STD_LOGIC_VECTOR (63 downto 0);
    signal weights2 : STD_LOGIC_VECTOR (63 downto 0);
    signal output_r : STD_LOGIC_VECTOR (63 downto 0);
    signal Cin : STD_LOGIC_VECTOR (31 downto 0);
    signal Cout : STD_LOGIC_VECTOR (31 downto 0);
    signal H : STD_LOGIC_VECTOR (31 downto 0);
    signal W : STD_LOGIC_VECTOR (31 downto 0);
    signal precision : STD_LOGIC_VECTOR (31 downto 0);
    signal gmem_blk_n_AR : STD_LOGIC;
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal gmem_blk_n_R : STD_LOGIC;
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal ap_CS_fsm_state19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state19 : signal is "none";
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal ap_CS_fsm_state20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state20 : signal is "none";
    signal ap_CS_fsm_state21 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state21 : signal is "none";
    signal ap_CS_fsm_state22 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state22 : signal is "none";
    signal ap_CS_fsm_state23 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state23 : signal is "none";
    signal ap_CS_fsm_state24 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state24 : signal is "none";
    signal ap_CS_fsm_state25 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state25 : signal is "none";
    signal ap_CS_fsm_state26 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state26 : signal is "none";
    signal ap_CS_fsm_state27 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state27 : signal is "none";
    signal ap_CS_fsm_state28 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state28 : signal is "none";
    signal ap_CS_fsm_state29 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state29 : signal is "none";
    signal ap_CS_fsm_state30 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state30 : signal is "none";
    signal ap_CS_fsm_state31 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state31 : signal is "none";
    signal ap_CS_fsm_state32 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state32 : signal is "none";
    signal ap_CS_fsm_state33 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state33 : signal is "none";
    signal ap_CS_fsm_state34 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state34 : signal is "none";
    signal ap_CS_fsm_state35 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state35 : signal is "none";
    signal ap_CS_fsm_state36 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state36 : signal is "none";
    signal ap_CS_fsm_state37 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state37 : signal is "none";
    signal ap_CS_fsm_state38 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state38 : signal is "none";
    signal ap_CS_fsm_state39 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state39 : signal is "none";
    signal ap_CS_fsm_state40 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state40 : signal is "none";
    signal ap_CS_fsm_state41 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state41 : signal is "none";
    signal ap_CS_fsm_state42 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state42 : signal is "none";
    signal ap_CS_fsm_state43 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state43 : signal is "none";
    signal ap_CS_fsm_state44 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state44 : signal is "none";
    signal ap_CS_fsm_state45 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state45 : signal is "none";
    signal ap_CS_fsm_state46 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state46 : signal is "none";
    signal ap_CS_fsm_state47 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state47 : signal is "none";
    signal ap_CS_fsm_state48 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state48 : signal is "none";
    signal ap_CS_fsm_state49 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state49 : signal is "none";
    signal ap_CS_fsm_state50 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state50 : signal is "none";
    signal ap_CS_fsm_state51 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state51 : signal is "none";
    signal ap_CS_fsm_state52 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state52 : signal is "none";
    signal ap_CS_fsm_state53 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state53 : signal is "none";
    signal ap_CS_fsm_state54 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state54 : signal is "none";
    signal ap_CS_fsm_state55 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state55 : signal is "none";
    signal ap_CS_fsm_state56 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state56 : signal is "none";
    signal ap_CS_fsm_state57 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state57 : signal is "none";
    signal ap_CS_fsm_state58 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state58 : signal is "none";
    signal ap_CS_fsm_state59 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state59 : signal is "none";
    signal ap_CS_fsm_state60 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state60 : signal is "none";
    signal ap_CS_fsm_state61 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state61 : signal is "none";
    signal ap_CS_fsm_state62 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state62 : signal is "none";
    signal ap_CS_fsm_state63 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state63 : signal is "none";
    signal ap_CS_fsm_state64 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state64 : signal is "none";
    signal ap_CS_fsm_state65 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state65 : signal is "none";
    signal ap_CS_fsm_state66 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state66 : signal is "none";
    signal ap_CS_fsm_state67 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state67 : signal is "none";
    signal ap_CS_fsm_state68 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state68 : signal is "none";
    signal ap_CS_fsm_state69 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state69 : signal is "none";
    signal ap_CS_fsm_state70 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state70 : signal is "none";
    signal ap_CS_fsm_state71 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state71 : signal is "none";
    signal ap_CS_fsm_state72 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state72 : signal is "none";
    signal ap_CS_fsm_state73 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state73 : signal is "none";
    signal ap_CS_fsm_state74 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state74 : signal is "none";
    signal ap_CS_fsm_state75 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state75 : signal is "none";
    signal ap_CS_fsm_state76 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state76 : signal is "none";
    signal reg_412 : STD_LOGIC_VECTOR (31 downto 0);
    signal gmem_0_AWVALID : STD_LOGIC;
    signal gmem_0_AWREADY : STD_LOGIC;
    signal gmem_0_WVALID : STD_LOGIC;
    signal gmem_0_WREADY : STD_LOGIC;
    signal gmem_0_ARVALID : STD_LOGIC;
    signal gmem_0_ARREADY : STD_LOGIC;
    signal gmem_0_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal gmem_0_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal gmem_0_RVALID : STD_LOGIC;
    signal gmem_0_RREADY : STD_LOGIC;
    signal gmem_0_RDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal gmem_0_RFIFONUM : STD_LOGIC_VECTOR (8 downto 0);
    signal gmem_0_BVALID : STD_LOGIC;
    signal gmem_0_BREADY : STD_LOGIC;
    signal precision_read_reg_4194 : STD_LOGIC_VECTOR (31 downto 0);
    signal W_read_reg_4199 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_read_reg_4206 : STD_LOGIC_VECTOR (31 downto 0);
    signal Cin_read_reg_4223 : STD_LOGIC_VECTOR (31 downto 0);
    signal output_r_read_reg_4228 : STD_LOGIC_VECTOR (63 downto 0);
    signal weights2_read_reg_4233 : STD_LOGIC_VECTOR (63 downto 0);
    signal weights4_read_reg_4238 : STD_LOGIC_VECTOR (63 downto 0);
    signal weights6_read_reg_4243 : STD_LOGIC_VECTOR (63 downto 0);
    signal weights8_read_reg_4263 : STD_LOGIC_VECTOR (63 downto 0);
    signal input_r_read_reg_4268 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp1_fu_422_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp1_reg_4273 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp2_fu_428_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp2_reg_4278 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp3_fu_446_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp3_reg_4283 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp4_fu_452_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp4_reg_4288 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp5_fu_458_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp5_reg_4293 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp6_fu_464_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp6_reg_4298 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_sub437_fu_476_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_sub437_reg_4303 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp7_fu_482_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp7_reg_4308 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp9_fu_488_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp9_reg_4313 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp10_fu_494_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp10_reg_4318 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp11_fu_500_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp11_reg_4323 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_fu_360_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul17_114_reg_4338 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal empty_fu_529_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal empty_reg_4343 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_364_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul17_3_reg_4348 : STD_LOGIC_VECTOR (31 downto 0);
    signal empty_67_fu_535_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal empty_67_reg_4353 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_368_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul17_5_reg_4358 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_372_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul17_6_reg_4363 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_376_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul17_7_reg_4368 : STD_LOGIC_VECTOR (31 downto 0);
    signal empty_70_fu_541_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal empty_70_reg_4373 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_380_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul17_1_1_reg_4378 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_384_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul17_1_2_reg_4383 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_388_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul17_1_3_reg_4388 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_392_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul17_1_4_reg_4393 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_396_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul17_1_5_reg_4398 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_400_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul17_1_6_reg_4403 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_404_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul17_1_7_reg_4408 : STD_LOGIC_VECTOR (31 downto 0);
    signal Cin_cast_fu_547_p1 : STD_LOGIC_VECTOR (35 downto 0);
    signal Cin_cast_reg_4413 : STD_LOGIC_VECTOR (35 downto 0);
    signal grp_fu_408_p2 : STD_LOGIC_VECTOR (61 downto 0);
    signal tmp12_reg_4418 : STD_LOGIC_VECTOR (61 downto 0);
    signal phi_mul7_load_reg_4423 : STD_LOGIC_VECTOR (61 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal phi_mul_load_reg_4428 : STD_LOGIC_VECTOR (35 downto 0);
    signal p_cast379_fu_581_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast379_reg_4450 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_74_fu_585_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_74_reg_4457 : STD_LOGIC_VECTOR (63 downto 0);
    signal gmem_addr_reg_4476 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_75_fu_610_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_75_reg_4482 : STD_LOGIC_VECTOR (1 downto 0);
    signal gmem_addr_1_reg_4487 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_79_fu_654_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_79_reg_4493 : STD_LOGIC_VECTOR (1 downto 0);
    signal gmem_addr_2_reg_4498 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_83_fu_683_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_83_reg_4504 : STD_LOGIC_VECTOR (1 downto 0);
    signal gmem_addr_3_reg_4509 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_87_fu_712_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_87_reg_4515 : STD_LOGIC_VECTOR (1 downto 0);
    signal gmem_addr_4_reg_4520 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_91_fu_741_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_91_reg_4526 : STD_LOGIC_VECTOR (1 downto 0);
    signal gmem_addr_5_reg_4531 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_95_fu_770_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_95_reg_4537 : STD_LOGIC_VECTOR (1 downto 0);
    signal gmem_addr_6_reg_4542 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_99_fu_799_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_99_reg_4548 : STD_LOGIC_VECTOR (1 downto 0);
    signal gmem_addr_7_reg_4553 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_103_fu_828_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_103_reg_4559 : STD_LOGIC_VECTOR (1 downto 0);
    signal gmem_addr_8_reg_4564 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_107_fu_857_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_107_reg_4570 : STD_LOGIC_VECTOR (1 downto 0);
    signal gmem_addr_9_reg_4575 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_111_fu_886_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_111_reg_4581 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_77_fu_907_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_77_reg_4586 : STD_LOGIC_VECTOR (7 downto 0);
    signal gmem_addr_10_reg_4591 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_115_fu_936_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_115_reg_4597 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_81_fu_957_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_81_reg_4602 : STD_LOGIC_VECTOR (7 downto 0);
    signal gmem_addr_11_reg_4607 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_119_fu_986_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_119_reg_4613 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_85_fu_1007_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_85_reg_4618 : STD_LOGIC_VECTOR (7 downto 0);
    signal gmem_addr_12_reg_4623 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_123_fu_1036_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_123_reg_4629 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_89_fu_1057_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_89_reg_4634 : STD_LOGIC_VECTOR (7 downto 0);
    signal gmem_addr_13_reg_4639 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_127_fu_1086_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_127_reg_4645 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_93_fu_1107_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_93_reg_4650 : STD_LOGIC_VECTOR (7 downto 0);
    signal gmem_addr_14_reg_4655 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_131_fu_1136_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_131_reg_4661 : STD_LOGIC_VECTOR (1 downto 0);
    signal gmem_addr_15_reg_4666 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_135_fu_1165_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_135_reg_4672 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_97_fu_1186_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_97_reg_4677 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_101_fu_1207_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_101_reg_4682 : STD_LOGIC_VECTOR (7 downto 0);
    signal gmem_addr_16_reg_4687 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_140_fu_1235_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_140_reg_4693 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_72_fu_1239_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_72_reg_4698 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_73_fu_1243_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_73_reg_4717 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_105_fu_1264_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_105_reg_4736 : STD_LOGIC_VECTOR (7 downto 0);
    signal gmem_addr_17_reg_4741 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_143_fu_1288_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_143_reg_4747 : STD_LOGIC_VECTOR (1 downto 0);
    signal gmem_addr_33_reg_4752 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_222_fu_1312_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_222_reg_4758 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_109_fu_1333_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_109_reg_4763 : STD_LOGIC_VECTOR (7 downto 0);
    signal gmem_addr_18_reg_4768 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_147_fu_1362_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_147_reg_4774 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_113_fu_1383_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_113_reg_4779 : STD_LOGIC_VECTOR (7 downto 0);
    signal gmem_addr_19_reg_4784 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_151_fu_1412_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_151_reg_4790 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_117_fu_1433_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_117_reg_4795 : STD_LOGIC_VECTOR (7 downto 0);
    signal gmem_addr_20_reg_4800 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_155_fu_1462_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_155_reg_4806 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_121_fu_1483_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_121_reg_4811 : STD_LOGIC_VECTOR (7 downto 0);
    signal gmem_addr_21_reg_4816 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_159_fu_1512_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_159_reg_4822 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_125_fu_1533_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_125_reg_4827 : STD_LOGIC_VECTOR (7 downto 0);
    signal gmem_addr_22_reg_4832 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_163_fu_1562_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_163_reg_4838 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_129_fu_1583_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_129_reg_4843 : STD_LOGIC_VECTOR (7 downto 0);
    signal gmem_addr_23_reg_4848 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_167_fu_1612_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_167_reg_4854 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_133_fu_1633_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_133_reg_4859 : STD_LOGIC_VECTOR (7 downto 0);
    signal gmem_addr_24_reg_4864 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_171_fu_1662_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_171_reg_4870 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_137_fu_1683_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_137_reg_4875 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_139_fu_1687_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal empty_139_reg_4880 : STD_LOGIC_VECTOR (29 downto 0);
    signal gmem_addr_25_reg_4885 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_175_fu_1716_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_175_reg_4891 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_142_fu_1736_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal empty_142_reg_4896 : STD_LOGIC_VECTOR (27 downto 0);
    signal gmem_addr_26_reg_4901 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_179_fu_1765_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_179_reg_4907 : STD_LOGIC_VECTOR (1 downto 0);
    signal bh_reg_4912 : STD_LOGIC_VECTOR (3 downto 0);
    signal empty_146_fu_1795_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal empty_146_reg_4917 : STD_LOGIC_VECTOR (27 downto 0);
    signal gmem_addr_27_reg_4922 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_183_fu_1824_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_183_reg_4928 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_205_fu_1828_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal empty_205_reg_4933 : STD_LOGIC_VECTOR (3 downto 0);
    signal empty_150_fu_1848_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal empty_150_reg_4938 : STD_LOGIC_VECTOR (27 downto 0);
    signal gmem_addr_28_reg_4943 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_187_fu_1877_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_187_reg_4949 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_206_fu_1881_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal empty_206_reg_4954 : STD_LOGIC_VECTOR (3 downto 0);
    signal empty_154_fu_1901_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal empty_154_reg_4959 : STD_LOGIC_VECTOR (27 downto 0);
    signal gmem_addr_29_reg_4964 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_191_fu_1930_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_191_reg_4970 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_207_fu_1934_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal empty_207_reg_4975 : STD_LOGIC_VECTOR (3 downto 0);
    signal empty_158_fu_1954_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal empty_158_reg_4980 : STD_LOGIC_VECTOR (27 downto 0);
    signal gmem_addr_30_reg_4985 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_195_fu_1983_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_195_reg_4991 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_208_fu_1987_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal empty_208_reg_4996 : STD_LOGIC_VECTOR (3 downto 0);
    signal empty_162_fu_2007_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal empty_162_reg_5001 : STD_LOGIC_VECTOR (27 downto 0);
    signal gmem_addr_31_reg_5006 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_199_fu_2036_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_199_reg_5012 : STD_LOGIC_VECTOR (1 downto 0);
    signal gmem_addr_32_reg_5017 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_203_fu_2065_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_203_reg_5023 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_209_fu_2069_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal empty_209_reg_5028 : STD_LOGIC_VECTOR (3 downto 0);
    signal empty_166_fu_2089_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal empty_166_reg_5033 : STD_LOGIC_VECTOR (27 downto 0);
    signal empty_210_fu_2093_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal empty_210_reg_5038 : STD_LOGIC_VECTOR (3 downto 0);
    signal empty_170_fu_2113_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal empty_170_reg_5043 : STD_LOGIC_VECTOR (27 downto 0);
    signal empty_211_fu_2117_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal empty_211_reg_5048 : STD_LOGIC_VECTOR (3 downto 0);
    signal empty_174_fu_2137_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal empty_174_reg_5053 : STD_LOGIC_VECTOR (27 downto 0);
    signal empty_212_fu_2141_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal empty_212_reg_5058 : STD_LOGIC_VECTOR (3 downto 0);
    signal gmem_addr_34_reg_5063 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_226_fu_2170_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_226_reg_5069 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_178_fu_2190_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal empty_178_reg_5074 : STD_LOGIC_VECTOR (27 downto 0);
    signal empty_213_fu_2194_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal empty_213_reg_5079 : STD_LOGIC_VECTOR (3 downto 0);
    signal gmem_addr_35_reg_5084 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_230_fu_2223_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_230_reg_5090 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_182_fu_2243_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal empty_182_reg_5095 : STD_LOGIC_VECTOR (27 downto 0);
    signal empty_214_fu_2247_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal empty_214_reg_5100 : STD_LOGIC_VECTOR (3 downto 0);
    signal gmem_addr_36_reg_5105 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_234_fu_2276_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_234_reg_5111 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_186_fu_2296_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal empty_186_reg_5116 : STD_LOGIC_VECTOR (27 downto 0);
    signal empty_215_fu_2300_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal empty_215_reg_5121 : STD_LOGIC_VECTOR (3 downto 0);
    signal gmem_addr_37_reg_5126 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_238_fu_2329_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_238_reg_5132 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_190_fu_2349_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal empty_190_reg_5137 : STD_LOGIC_VECTOR (27 downto 0);
    signal empty_216_fu_2353_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal empty_216_reg_5142 : STD_LOGIC_VECTOR (3 downto 0);
    signal gmem_addr_38_reg_5147 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_242_fu_2382_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_242_reg_5153 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_194_fu_2402_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal empty_194_reg_5158 : STD_LOGIC_VECTOR (27 downto 0);
    signal empty_217_fu_2406_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal empty_217_reg_5163 : STD_LOGIC_VECTOR (3 downto 0);
    signal gmem_addr_39_reg_5168 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_246_fu_2435_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_246_reg_5174 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_198_fu_2455_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal empty_198_reg_5179 : STD_LOGIC_VECTOR (27 downto 0);
    signal empty_218_fu_2459_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal empty_218_reg_5184 : STD_LOGIC_VECTOR (3 downto 0);
    signal gmem_addr_40_reg_5189 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_250_fu_2488_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_250_reg_5195 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_202_fu_2508_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal empty_202_reg_5200 : STD_LOGIC_VECTOR (27 downto 0);
    signal empty_219_fu_2512_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal empty_219_reg_5205 : STD_LOGIC_VECTOR (3 downto 0);
    signal gmem_addr_41_reg_5210 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_254_fu_2541_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_254_reg_5216 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_220_fu_2561_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal empty_220_reg_5221 : STD_LOGIC_VECTOR (3 downto 0);
    signal empty_221_fu_2565_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal empty_221_reg_5226 : STD_LOGIC_VECTOR (25 downto 0);
    signal gmem_addr_42_reg_5231 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_258_fu_2594_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_258_reg_5237 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_225_fu_2614_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal empty_225_reg_5242 : STD_LOGIC_VECTOR (25 downto 0);
    signal gmem_addr_43_reg_5247 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_262_fu_2643_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_262_reg_5253 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_284_fu_2647_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_284_reg_5258 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_229_fu_2667_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal empty_229_reg_5263 : STD_LOGIC_VECTOR (25 downto 0);
    signal gmem_addr_44_reg_5268 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_266_fu_2696_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_266_reg_5274 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_285_fu_2700_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_285_reg_5279 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_233_fu_2720_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal empty_233_reg_5284 : STD_LOGIC_VECTOR (25 downto 0);
    signal gmem_addr_45_reg_5289 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_270_fu_2749_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_270_reg_5295 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_286_fu_2753_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_286_reg_5300 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_237_fu_2773_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal empty_237_reg_5305 : STD_LOGIC_VECTOR (25 downto 0);
    signal gmem_addr_46_reg_5310 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_274_fu_2802_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_274_reg_5316 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_287_fu_2806_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_287_reg_5321 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_241_fu_2826_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal empty_241_reg_5326 : STD_LOGIC_VECTOR (25 downto 0);
    signal gmem_addr_47_reg_5331 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_278_fu_2855_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_278_reg_5337 : STD_LOGIC_VECTOR (1 downto 0);
    signal gmem_addr_48_reg_5342 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_282_fu_2884_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_282_reg_5348 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_288_fu_2888_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_288_reg_5353 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_245_fu_2908_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal empty_245_reg_5358 : STD_LOGIC_VECTOR (25 downto 0);
    signal empty_289_fu_2912_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_289_reg_5363 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_249_fu_2932_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal empty_249_reg_5368 : STD_LOGIC_VECTOR (25 downto 0);
    signal empty_290_fu_2936_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_290_reg_5373 : STD_LOGIC_VECTOR (1 downto 0);
    signal gmem_addr_49_reg_5378 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_302_fu_2974_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_302_reg_5384 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_253_fu_2994_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal empty_253_reg_5389 : STD_LOGIC_VECTOR (25 downto 0);
    signal empty_291_fu_2998_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_291_reg_5394 : STD_LOGIC_VECTOR (1 downto 0);
    signal gmem_addr_50_reg_5399 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_306_fu_3036_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_306_reg_5405 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_257_fu_3056_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal empty_257_reg_5410 : STD_LOGIC_VECTOR (25 downto 0);
    signal empty_292_fu_3060_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_292_reg_5415 : STD_LOGIC_VECTOR (1 downto 0);
    signal gmem_addr_51_reg_5420 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_310_fu_3098_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_310_reg_5426 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_261_fu_3118_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal empty_261_reg_5431 : STD_LOGIC_VECTOR (25 downto 0);
    signal empty_293_fu_3122_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_293_reg_5436 : STD_LOGIC_VECTOR (1 downto 0);
    signal gmem_addr_52_reg_5441 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_314_fu_3160_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_314_reg_5447 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_265_fu_3180_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal empty_265_reg_5452 : STD_LOGIC_VECTOR (25 downto 0);
    signal empty_294_fu_3184_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_294_reg_5457 : STD_LOGIC_VECTOR (1 downto 0);
    signal gmem_addr_53_reg_5462 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_318_fu_3222_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_318_reg_5468 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_269_fu_3242_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal empty_269_reg_5473 : STD_LOGIC_VECTOR (25 downto 0);
    signal empty_295_fu_3246_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_295_reg_5478 : STD_LOGIC_VECTOR (1 downto 0);
    signal gmem_addr_54_reg_5483 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_322_fu_3284_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_322_reg_5489 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_273_fu_3304_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal empty_273_reg_5494 : STD_LOGIC_VECTOR (25 downto 0);
    signal empty_296_fu_3308_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_296_reg_5499 : STD_LOGIC_VECTOR (1 downto 0);
    signal gmem_addr_55_reg_5504 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_326_fu_3346_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_326_reg_5510 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_277_fu_3366_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal empty_277_reg_5515 : STD_LOGIC_VECTOR (25 downto 0);
    signal empty_297_fu_3370_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_297_reg_5520 : STD_LOGIC_VECTOR (1 downto 0);
    signal gmem_addr_56_reg_5525 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_330_fu_3408_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_330_reg_5531 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_281_fu_3428_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal empty_281_reg_5536 : STD_LOGIC_VECTOR (25 downto 0);
    signal empty_298_fu_3432_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_298_reg_5541 : STD_LOGIC_VECTOR (1 downto 0);
    signal gmem_addr_57_reg_5546 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_334_fu_3470_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_334_reg_5552 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_299_fu_3490_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_299_reg_5557 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_301_fu_3494_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal empty_301_reg_5562 : STD_LOGIC_VECTOR (29 downto 0);
    signal gmem_addr_58_reg_5567 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_338_fu_3532_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_338_reg_5573 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_305_fu_3552_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal empty_305_reg_5578 : STD_LOGIC_VECTOR (29 downto 0);
    signal gmem_addr_59_reg_5583 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_342_fu_3590_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_342_reg_5589 : STD_LOGIC_VECTOR (1 downto 0);
    signal bh_1_reg_5594 : STD_LOGIC_VECTOR (3 downto 0);
    signal empty_309_fu_3620_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal empty_309_reg_5599 : STD_LOGIC_VECTOR (29 downto 0);
    signal gmem_addr_60_reg_5604 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_346_fu_3658_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_346_reg_5610 : STD_LOGIC_VECTOR (1 downto 0);
    signal bh_2_reg_5615 : STD_LOGIC_VECTOR (3 downto 0);
    signal empty_313_fu_3688_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal empty_313_reg_5620 : STD_LOGIC_VECTOR (29 downto 0);
    signal gmem_addr_61_reg_5625 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_350_fu_3726_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_350_reg_5631 : STD_LOGIC_VECTOR (1 downto 0);
    signal gmem_addr_62_reg_5636 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_354_fu_3764_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_354_reg_5642 : STD_LOGIC_VECTOR (1 downto 0);
    signal gmem_addr_63_reg_5647 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_358_fu_3802_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_358_reg_5653 : STD_LOGIC_VECTOR (1 downto 0);
    signal bh_3_reg_5658 : STD_LOGIC_VECTOR (3 downto 0);
    signal empty_317_fu_3832_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal empty_317_reg_5663 : STD_LOGIC_VECTOR (29 downto 0);
    signal bh_4_reg_5668 : STD_LOGIC_VECTOR (3 downto 0);
    signal empty_321_fu_3862_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal empty_321_reg_5673 : STD_LOGIC_VECTOR (29 downto 0);
    signal bh_5_reg_5678 : STD_LOGIC_VECTOR (3 downto 0);
    signal empty_325_fu_3892_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal empty_325_reg_5683 : STD_LOGIC_VECTOR (29 downto 0);
    signal bh_6_reg_5688 : STD_LOGIC_VECTOR (3 downto 0);
    signal empty_329_fu_3922_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal empty_329_reg_5693 : STD_LOGIC_VECTOR (29 downto 0);
    signal bh_7_reg_5698 : STD_LOGIC_VECTOR (3 downto 0);
    signal empty_333_fu_3952_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal empty_333_reg_5703 : STD_LOGIC_VECTOR (29 downto 0);
    signal bh_8_reg_5708 : STD_LOGIC_VECTOR (3 downto 0);
    signal empty_337_fu_3982_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal empty_337_reg_5713 : STD_LOGIC_VECTOR (29 downto 0);
    signal bh_9_reg_5718 : STD_LOGIC_VECTOR (3 downto 0);
    signal empty_341_fu_4012_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal empty_341_reg_5723 : STD_LOGIC_VECTOR (29 downto 0);
    signal bh_s_reg_5728 : STD_LOGIC_VECTOR (3 downto 0);
    signal empty_345_fu_4042_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal empty_345_reg_5733 : STD_LOGIC_VECTOR (29 downto 0);
    signal bh_10_reg_5738 : STD_LOGIC_VECTOR (3 downto 0);
    signal empty_349_fu_4072_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal empty_349_reg_5743 : STD_LOGIC_VECTOR (29 downto 0);
    signal bh_11_reg_5748 : STD_LOGIC_VECTOR (3 downto 0);
    signal empty_353_fu_4102_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal empty_353_reg_5753 : STD_LOGIC_VECTOR (29 downto 0);
    signal bh_12_reg_5758 : STD_LOGIC_VECTOR (3 downto 0);
    signal empty_357_fu_4132_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal empty_357_reg_5763 : STD_LOGIC_VECTOR (29 downto 0);
    signal bh_13_reg_5768 : STD_LOGIC_VECTOR (3 downto 0);
    signal bh_14_reg_5773 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state77 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state77 : signal is "none";
    signal grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_ap_start : STD_LOGIC;
    signal grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_ap_done : STD_LOGIC;
    signal grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_ap_idle : STD_LOGIC;
    signal grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_ap_ready : STD_LOGIC;
    signal grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_m_axi_gmem_0_AWVALID : STD_LOGIC;
    signal grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_m_axi_gmem_0_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_m_axi_gmem_0_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_m_axi_gmem_0_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_m_axi_gmem_0_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_m_axi_gmem_0_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_m_axi_gmem_0_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_m_axi_gmem_0_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_m_axi_gmem_0_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_m_axi_gmem_0_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_m_axi_gmem_0_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_m_axi_gmem_0_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_m_axi_gmem_0_WVALID : STD_LOGIC;
    signal grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_m_axi_gmem_0_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_m_axi_gmem_0_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_m_axi_gmem_0_WLAST : STD_LOGIC;
    signal grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_m_axi_gmem_0_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_m_axi_gmem_0_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_m_axi_gmem_0_ARVALID : STD_LOGIC;
    signal grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_m_axi_gmem_0_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_m_axi_gmem_0_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_m_axi_gmem_0_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_m_axi_gmem_0_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_m_axi_gmem_0_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_m_axi_gmem_0_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_m_axi_gmem_0_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_m_axi_gmem_0_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_m_axi_gmem_0_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_m_axi_gmem_0_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_m_axi_gmem_0_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_m_axi_gmem_0_RREADY : STD_LOGIC;
    signal grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_m_axi_gmem_0_BREADY : STD_LOGIC;
    signal grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state78 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state78 : signal is "none";
    signal p_cast_cast_fu_600_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln39_fu_569_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_cast123_cast_fu_644_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast126_cast_fu_673_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast129_cast_fu_702_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast132_cast_fu_731_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast135_cast_fu_760_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast138_cast_fu_789_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast141_cast_fu_818_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast144_cast_fu_847_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast147_cast_fu_876_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast150_cast_fu_926_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast153_cast_fu_976_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast156_cast_fu_1026_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast159_cast_fu_1076_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast162_cast_fu_1126_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast165_cast_fu_1155_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast168_cast_fu_1225_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast172_cast_fu_1278_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast236_cast_fu_1302_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast175_cast_fu_1352_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast178_cast_fu_1402_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast181_cast_fu_1452_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast184_cast_fu_1502_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast187_cast_fu_1552_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast190_cast_fu_1602_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast193_cast_fu_1652_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast196_cast_fu_1706_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast199_cast_fu_1755_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast202_cast_fu_1814_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast205_cast_fu_1867_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast208_cast_fu_1920_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast211_cast_fu_1973_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast214_cast_fu_2026_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast217_cast_fu_2055_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast239_cast_fu_2160_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast242_cast_fu_2213_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast245_cast_fu_2266_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast248_cast_fu_2319_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast251_cast_fu_2372_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast254_cast_fu_2425_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast257_cast_fu_2478_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast260_cast_fu_2531_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast263_cast_fu_2584_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast266_cast_fu_2633_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast269_cast_fu_2686_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast272_cast_fu_2739_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast275_cast_fu_2792_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast278_cast_fu_2845_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast281_cast_fu_2874_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast301_cast_fu_2964_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast305_cast_fu_3026_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast309_cast_fu_3088_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast313_cast_fu_3150_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast317_cast_fu_3212_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast321_cast_fu_3274_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast325_cast_fu_3336_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast329_cast_fu_3398_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast333_cast_fu_3460_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast337_cast_fu_3522_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast341_cast_fu_3580_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast345_cast_fu_3648_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast349_cast_fu_3716_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast353_cast_fu_3754_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast357_cast_fu_3792_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal phi_mul7_fu_186 : STD_LOGIC_VECTOR (61 downto 0) := "00000000000000000000000000000000000000000000000000000000000000";
    signal add_ln39_1_fu_559_p2 : STD_LOGIC_VECTOR (61 downto 0);
    signal phi_mul_fu_190 : STD_LOGIC_VECTOR (35 downto 0) := "000000000000000000000000000000000000";
    signal add_ln39_2_fu_564_p2 : STD_LOGIC_VECTOR (35 downto 0);
    signal to_fu_194 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    signal add_ln39_fu_575_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal empty_66_fu_416_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal empty_66_fu_416_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp1_fu_422_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp2_fu_428_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal empty_68_fu_434_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal empty_69_fu_440_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal empty_68_fu_434_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal empty_69_fu_440_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp4_fu_452_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp5_fu_458_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal empty_71_fu_470_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal empty_71_fu_470_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp7_fu_482_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp9_fu_488_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp11_fu_500_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln39_2_fu_564_p0 : STD_LOGIC_VECTOR (35 downto 0);
    signal p_cast379_fu_581_p0 : STD_LOGIC_VECTOR (35 downto 0);
    signal p_cast_fu_590_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal empty_78_fu_629_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast2_fu_634_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal empty_82_fu_658_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast3_fu_663_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal empty_86_fu_687_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast4_fu_692_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal empty_90_fu_716_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast5_fu_721_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal empty_94_fu_745_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast6_fu_750_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal empty_98_fu_774_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast7_fu_779_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal empty_102_fu_803_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast8_fu_808_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal empty_106_fu_832_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast9_fu_837_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal empty_110_fu_861_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast1_fu_866_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal tmp_4_fu_890_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_cast380_fu_897_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal empty_76_fu_901_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal empty_114_fu_911_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast10_fu_916_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal tmp_6_fu_940_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_cast381_fu_947_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal empty_80_fu_951_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal empty_118_fu_961_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast11_fu_966_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal tmp_8_fu_990_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_cast382_fu_997_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal empty_84_fu_1001_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal empty_122_fu_1011_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast12_fu_1016_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal tmp_s_fu_1040_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_cast383_fu_1047_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal empty_88_fu_1051_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal empty_126_fu_1061_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast13_fu_1066_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal tmp_1_fu_1090_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_cast384_fu_1097_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal empty_92_fu_1101_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal empty_130_fu_1111_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast14_fu_1116_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal empty_134_fu_1140_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast15_fu_1145_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal tmp_2_fu_1169_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_cast385_fu_1176_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal empty_96_fu_1180_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_3_fu_1190_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_cast386_fu_1197_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal empty_100_fu_1201_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal empty_138_fu_1211_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast16_fu_1215_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal tmp_5_fu_1247_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_cast387_fu_1254_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal empty_104_fu_1258_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_cast17_fu_1268_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal p_cast33_fu_1292_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal tmp_7_fu_1316_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_cast388_fu_1323_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal empty_108_fu_1327_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal empty_145_fu_1337_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast18_fu_1342_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal tmp_9_fu_1366_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_cast389_fu_1373_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal empty_112_fu_1377_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal empty_149_fu_1387_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast19_fu_1392_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal tmp_10_fu_1416_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_cast390_fu_1423_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal empty_116_fu_1427_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal empty_153_fu_1437_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast20_fu_1442_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal tmp_11_fu_1466_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_cast391_fu_1473_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal empty_120_fu_1477_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal empty_157_fu_1487_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast21_fu_1492_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal tmp_12_fu_1516_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_cast392_fu_1523_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal empty_124_fu_1527_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal empty_161_fu_1537_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast22_fu_1542_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal tmp_13_fu_1566_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_cast393_fu_1573_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal empty_128_fu_1577_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal empty_165_fu_1587_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast23_fu_1592_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal tmp_14_fu_1616_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_cast394_fu_1623_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal empty_132_fu_1627_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal empty_169_fu_1637_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast24_fu_1642_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal tmp_15_fu_1666_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_cast395_fu_1673_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal empty_136_fu_1677_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal empty_173_fu_1691_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast25_fu_1696_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal tmp_16_fu_1720_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_cast170_fu_1727_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal empty_177_fu_1740_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast26_fu_1745_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal empty_141_fu_1731_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal tmp_17_fu_1779_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_cast174_fu_1786_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal empty_181_fu_1799_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast27_fu_1804_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal empty_144_fu_1790_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal tmp_18_fu_1832_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_cast177_fu_1839_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal empty_185_fu_1852_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast28_fu_1857_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal empty_148_fu_1843_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal tmp_19_fu_1885_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_cast180_fu_1892_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal empty_189_fu_1905_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast29_fu_1910_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal empty_152_fu_1896_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal tmp_20_fu_1938_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_cast183_fu_1945_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal empty_193_fu_1958_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast30_fu_1963_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal empty_156_fu_1949_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal tmp_21_fu_1991_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_cast186_fu_1998_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal empty_197_fu_2011_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast31_fu_2016_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal empty_201_fu_2040_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast32_fu_2045_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal empty_160_fu_2002_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal tmp_22_fu_2073_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_cast189_fu_2080_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal empty_164_fu_2084_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal tmp_23_fu_2097_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_cast192_fu_2104_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal empty_168_fu_2108_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal tmp_24_fu_2121_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_cast195_fu_2128_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal empty_172_fu_2132_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal empty_224_fu_2145_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast34_fu_2150_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal tmp_25_fu_2174_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_cast198_fu_2181_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal empty_176_fu_2185_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal empty_228_fu_2198_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast35_fu_2203_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal tmp_26_fu_2227_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_cast201_fu_2234_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal empty_180_fu_2238_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal empty_232_fu_2251_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast36_fu_2256_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal tmp_27_fu_2280_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_cast204_fu_2287_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal empty_184_fu_2291_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal empty_236_fu_2304_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast37_fu_2309_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal tmp_28_fu_2333_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_cast207_fu_2340_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal empty_188_fu_2344_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal empty_240_fu_2357_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast38_fu_2362_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal tmp_29_fu_2386_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_cast210_fu_2393_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal empty_192_fu_2397_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal empty_244_fu_2410_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast39_fu_2415_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal tmp_30_fu_2439_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_cast213_fu_2446_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal empty_196_fu_2450_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal empty_248_fu_2463_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast40_fu_2468_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal tmp_31_fu_2492_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_cast216_fu_2499_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal empty_200_fu_2503_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal empty_252_fu_2516_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast41_fu_2521_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal tmp_32_fu_2545_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_cast219_fu_2552_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal empty_204_fu_2556_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal empty_256_fu_2569_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast42_fu_2574_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal tmp_33_fu_2598_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_cast238_fu_2605_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal empty_260_fu_2618_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast43_fu_2623_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal empty_223_fu_2609_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp_34_fu_2651_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_cast241_fu_2658_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal empty_264_fu_2671_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast44_fu_2676_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal empty_227_fu_2662_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp_35_fu_2704_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_cast244_fu_2711_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal empty_268_fu_2724_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast45_fu_2729_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal empty_231_fu_2715_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp_36_fu_2757_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_cast247_fu_2764_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal empty_272_fu_2777_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast46_fu_2782_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal empty_235_fu_2768_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp_37_fu_2810_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_cast250_fu_2817_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal empty_276_fu_2830_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast47_fu_2835_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal empty_280_fu_2859_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast48_fu_2864_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal empty_239_fu_2821_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp_38_fu_2892_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_cast253_fu_2899_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal empty_243_fu_2903_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp_39_fu_2916_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_cast256_fu_2923_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal empty_247_fu_2927_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp13_fu_2940_p2 : STD_LOGIC_VECTOR (35 downto 0);
    signal tmp13_cast_fu_2945_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_300_fu_2949_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast49_fu_2954_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal tmp_40_fu_2978_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_cast259_fu_2985_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal empty_251_fu_2989_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp14_fu_3002_p2 : STD_LOGIC_VECTOR (35 downto 0);
    signal tmp14_cast_fu_3007_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_304_fu_3011_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast50_fu_3016_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal tmp_41_fu_3040_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_cast262_fu_3047_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal empty_255_fu_3051_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp15_fu_3064_p2 : STD_LOGIC_VECTOR (35 downto 0);
    signal tmp15_cast_fu_3069_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_308_fu_3073_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast51_fu_3078_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal tmp_42_fu_3102_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_cast265_fu_3109_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal empty_259_fu_3113_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp16_fu_3126_p2 : STD_LOGIC_VECTOR (35 downto 0);
    signal tmp16_cast_fu_3131_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_312_fu_3135_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast52_fu_3140_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal tmp_43_fu_3164_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_cast268_fu_3171_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal empty_263_fu_3175_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp17_fu_3188_p2 : STD_LOGIC_VECTOR (35 downto 0);
    signal tmp17_cast_fu_3193_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_316_fu_3197_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast53_fu_3202_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal tmp_44_fu_3226_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_cast271_fu_3233_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal empty_267_fu_3237_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp18_fu_3250_p2 : STD_LOGIC_VECTOR (35 downto 0);
    signal tmp18_cast_fu_3255_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_320_fu_3259_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast54_fu_3264_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal tmp_45_fu_3288_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_cast274_fu_3295_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal empty_271_fu_3299_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp19_fu_3312_p2 : STD_LOGIC_VECTOR (35 downto 0);
    signal tmp19_cast_fu_3317_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_324_fu_3321_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast55_fu_3326_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal tmp_46_fu_3350_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_cast277_fu_3357_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal empty_275_fu_3361_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp20_fu_3374_p2 : STD_LOGIC_VECTOR (35 downto 0);
    signal tmp20_cast_fu_3379_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_328_fu_3383_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast56_fu_3388_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal tmp_47_fu_3412_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_cast280_fu_3419_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal empty_279_fu_3423_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp21_fu_3436_p2 : STD_LOGIC_VECTOR (35 downto 0);
    signal tmp21_cast_fu_3441_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_332_fu_3445_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast57_fu_3450_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal tmp_48_fu_3474_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_cast283_fu_3481_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal empty_283_fu_3485_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp22_fu_3498_p2 : STD_LOGIC_VECTOR (35 downto 0);
    signal tmp22_cast_fu_3503_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_336_fu_3507_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast58_fu_3512_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal tmp_49_fu_3536_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_cast303_fu_3543_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal tmp23_fu_3556_p2 : STD_LOGIC_VECTOR (35 downto 0);
    signal tmp23_cast_fu_3561_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_340_fu_3565_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast59_fu_3570_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal empty_303_fu_3547_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal tmp_50_fu_3604_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_cast307_fu_3611_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal tmp24_fu_3624_p2 : STD_LOGIC_VECTOR (35 downto 0);
    signal tmp24_cast_fu_3629_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_344_fu_3633_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast60_fu_3638_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal empty_307_fu_3615_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal tmp_51_fu_3672_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_cast311_fu_3679_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal tmp25_fu_3692_p2 : STD_LOGIC_VECTOR (35 downto 0);
    signal tmp25_cast_fu_3697_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_348_fu_3701_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast61_fu_3706_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal tmp26_fu_3730_p2 : STD_LOGIC_VECTOR (35 downto 0);
    signal tmp26_cast_fu_3735_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_352_fu_3739_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast62_fu_3744_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal tmp27_fu_3768_p2 : STD_LOGIC_VECTOR (35 downto 0);
    signal tmp27_cast_fu_3773_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_356_fu_3777_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast63_fu_3782_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal empty_311_fu_3683_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal tmp_52_fu_3816_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_cast315_fu_3823_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal empty_315_fu_3827_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal tmp_53_fu_3846_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_cast319_fu_3853_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal empty_319_fu_3857_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal tmp_54_fu_3876_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_cast323_fu_3883_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal empty_323_fu_3887_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal tmp_55_fu_3906_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_cast327_fu_3913_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal empty_327_fu_3917_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal tmp_56_fu_3936_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_cast331_fu_3943_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal empty_331_fu_3947_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal tmp_57_fu_3966_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_cast335_fu_3973_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal empty_335_fu_3977_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal tmp_58_fu_3996_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_cast339_fu_4003_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal empty_339_fu_4007_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal tmp_59_fu_4026_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_cast343_fu_4033_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal empty_343_fu_4037_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal tmp_60_fu_4056_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_cast347_fu_4063_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal empty_347_fu_4067_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal tmp_61_fu_4086_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_cast351_fu_4093_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal empty_351_fu_4097_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal tmp_62_fu_4116_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_cast355_fu_4123_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal empty_355_fu_4127_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal tmp_63_fu_4146_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_cast359_fu_4153_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal empty_359_fu_4157_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (77 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ST_fsm_state19_blk : STD_LOGIC;
    signal ap_ST_fsm_state20_blk : STD_LOGIC;
    signal ap_ST_fsm_state21_blk : STD_LOGIC;
    signal ap_ST_fsm_state22_blk : STD_LOGIC;
    signal ap_ST_fsm_state23_blk : STD_LOGIC;
    signal ap_ST_fsm_state24_blk : STD_LOGIC;
    signal ap_ST_fsm_state25_blk : STD_LOGIC;
    signal ap_ST_fsm_state26_blk : STD_LOGIC;
    signal ap_ST_fsm_state27_blk : STD_LOGIC;
    signal ap_ST_fsm_state28_blk : STD_LOGIC;
    signal ap_ST_fsm_state29_blk : STD_LOGIC;
    signal ap_ST_fsm_state30_blk : STD_LOGIC;
    signal ap_ST_fsm_state31_blk : STD_LOGIC;
    signal ap_ST_fsm_state32_blk : STD_LOGIC;
    signal ap_ST_fsm_state33_blk : STD_LOGIC;
    signal ap_ST_fsm_state34_blk : STD_LOGIC;
    signal ap_ST_fsm_state35_blk : STD_LOGIC;
    signal ap_ST_fsm_state36_blk : STD_LOGIC;
    signal ap_ST_fsm_state37_blk : STD_LOGIC;
    signal ap_ST_fsm_state38_blk : STD_LOGIC;
    signal ap_ST_fsm_state39_blk : STD_LOGIC;
    signal ap_ST_fsm_state40_blk : STD_LOGIC;
    signal ap_ST_fsm_state41_blk : STD_LOGIC;
    signal ap_ST_fsm_state42_blk : STD_LOGIC;
    signal ap_ST_fsm_state43_blk : STD_LOGIC;
    signal ap_ST_fsm_state44_blk : STD_LOGIC;
    signal ap_ST_fsm_state45_blk : STD_LOGIC;
    signal ap_ST_fsm_state46_blk : STD_LOGIC;
    signal ap_ST_fsm_state47_blk : STD_LOGIC;
    signal ap_ST_fsm_state48_blk : STD_LOGIC;
    signal ap_ST_fsm_state49_blk : STD_LOGIC;
    signal ap_ST_fsm_state50_blk : STD_LOGIC;
    signal ap_ST_fsm_state51_blk : STD_LOGIC;
    signal ap_ST_fsm_state52_blk : STD_LOGIC;
    signal ap_ST_fsm_state53_blk : STD_LOGIC;
    signal ap_ST_fsm_state54_blk : STD_LOGIC;
    signal ap_ST_fsm_state55_blk : STD_LOGIC;
    signal ap_ST_fsm_state56_blk : STD_LOGIC;
    signal ap_ST_fsm_state57_blk : STD_LOGIC;
    signal ap_ST_fsm_state58_blk : STD_LOGIC;
    signal ap_ST_fsm_state59_blk : STD_LOGIC;
    signal ap_ST_fsm_state60_blk : STD_LOGIC;
    signal ap_ST_fsm_state61_blk : STD_LOGIC;
    signal ap_ST_fsm_state62_blk : STD_LOGIC;
    signal ap_ST_fsm_state63_blk : STD_LOGIC;
    signal ap_ST_fsm_state64_blk : STD_LOGIC;
    signal ap_ST_fsm_state65_blk : STD_LOGIC;
    signal ap_ST_fsm_state66_blk : STD_LOGIC;
    signal ap_ST_fsm_state67_blk : STD_LOGIC;
    signal ap_ST_fsm_state68_blk : STD_LOGIC;
    signal ap_ST_fsm_state69_blk : STD_LOGIC;
    signal ap_ST_fsm_state70_blk : STD_LOGIC;
    signal ap_ST_fsm_state71_blk : STD_LOGIC;
    signal ap_ST_fsm_state72_blk : STD_LOGIC;
    signal ap_ST_fsm_state73_blk : STD_LOGIC;
    signal ap_ST_fsm_state74_blk : STD_LOGIC;
    signal ap_ST_fsm_state75_blk : STD_LOGIC;
    signal ap_ST_fsm_state76_blk : STD_LOGIC;
    signal ap_ST_fsm_state77_blk : STD_LOGIC;
    signal ap_ST_fsm_state78_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component cnn_accelerator_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_gmem_0_AWVALID : OUT STD_LOGIC;
        m_axi_gmem_0_AWREADY : IN STD_LOGIC;
        m_axi_gmem_0_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_0_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_0_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_0_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_0_WVALID : OUT STD_LOGIC;
        m_axi_gmem_0_WREADY : IN STD_LOGIC;
        m_axi_gmem_0_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_0_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_0_WLAST : OUT STD_LOGIC;
        m_axi_gmem_0_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_0_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_0_ARVALID : OUT STD_LOGIC;
        m_axi_gmem_0_ARREADY : IN STD_LOGIC;
        m_axi_gmem_0_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_0_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_0_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_0_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_0_RVALID : IN STD_LOGIC;
        m_axi_gmem_0_RREADY : OUT STD_LOGIC;
        m_axi_gmem_0_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_0_RLAST : IN STD_LOGIC;
        m_axi_gmem_0_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_0_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_gmem_0_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_0_BVALID : IN STD_LOGIC;
        m_axi_gmem_0_BREADY : OUT STD_LOGIC;
        m_axi_gmem_0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_0_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_0_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        precision : IN STD_LOGIC_VECTOR (31 downto 0);
        input_r : IN STD_LOGIC_VECTOR (63 downto 0);
        sext_ln39_10 : IN STD_LOGIC_VECTOR (31 downto 0);
        sext_ln39_11 : IN STD_LOGIC_VECTOR (31 downto 0);
        sext_ln39_12 : IN STD_LOGIC_VECTOR (31 downto 0);
        sext_ln39_13 : IN STD_LOGIC_VECTOR (31 downto 0);
        sext_ln39_14 : IN STD_LOGIC_VECTOR (31 downto 0);
        sext_ln39_15 : IN STD_LOGIC_VECTOR (31 downto 0);
        sext_ln39_16 : IN STD_LOGIC_VECTOR (31 downto 0);
        sext_ln39_2 : IN STD_LOGIC_VECTOR (31 downto 0);
        sext_ln39_3 : IN STD_LOGIC_VECTOR (31 downto 0);
        sext_ln39_4 : IN STD_LOGIC_VECTOR (31 downto 0);
        sext_ln39_5 : IN STD_LOGIC_VECTOR (31 downto 0);
        sext_ln39_6 : IN STD_LOGIC_VECTOR (31 downto 0);
        sext_ln39_7 : IN STD_LOGIC_VECTOR (31 downto 0);
        sext_ln39_8 : IN STD_LOGIC_VECTOR (31 downto 0);
        sext_ln39_9 : IN STD_LOGIC_VECTOR (31 downto 0);
        sext_ln39 : IN STD_LOGIC_VECTOR (31 downto 0);
        phi_mul7 : IN STD_LOGIC_VECTOR (61 downto 0);
        output_r : IN STD_LOGIC_VECTOR (63 downto 0);
        w8_cast : IN STD_LOGIC_VECTOR (7 downto 0);
        bh : IN STD_LOGIC_VECTOR (3 downto 0);
        empty_30 : IN STD_LOGIC_VECTOR (3 downto 0);
        empty_31 : IN STD_LOGIC_VECTOR (1 downto 0);
        empty_32 : IN STD_LOGIC_VECTOR (1 downto 0);
        empty_33 : IN STD_LOGIC_VECTOR (3 downto 0);
        bh_1 : IN STD_LOGIC_VECTOR (3 downto 0);
        w8_15_cast : IN STD_LOGIC_VECTOR (7 downto 0);
        empty_34 : IN STD_LOGIC_VECTOR (1 downto 0);
        empty_35 : IN STD_LOGIC_VECTOR (3 downto 0);
        bh_2 : IN STD_LOGIC_VECTOR (3 downto 0);
        w8_16_cast : IN STD_LOGIC_VECTOR (7 downto 0);
        empty_36 : IN STD_LOGIC_VECTOR (1 downto 0);
        empty_37 : IN STD_LOGIC_VECTOR (3 downto 0);
        bh_3 : IN STD_LOGIC_VECTOR (3 downto 0);
        w8_17_cast : IN STD_LOGIC_VECTOR (7 downto 0);
        empty_38 : IN STD_LOGIC_VECTOR (1 downto 0);
        empty_39 : IN STD_LOGIC_VECTOR (3 downto 0);
        bh_4 : IN STD_LOGIC_VECTOR (3 downto 0);
        w8_18_cast : IN STD_LOGIC_VECTOR (7 downto 0);
        empty_40 : IN STD_LOGIC_VECTOR (1 downto 0);
        empty_41 : IN STD_LOGIC_VECTOR (3 downto 0);
        bh_5 : IN STD_LOGIC_VECTOR (3 downto 0);
        w8_19_cast : IN STD_LOGIC_VECTOR (7 downto 0);
        empty_42 : IN STD_LOGIC_VECTOR (1 downto 0);
        empty_43 : IN STD_LOGIC_VECTOR (3 downto 0);
        bh_6 : IN STD_LOGIC_VECTOR (3 downto 0);
        w8_20_cast : IN STD_LOGIC_VECTOR (7 downto 0);
        empty_44 : IN STD_LOGIC_VECTOR (1 downto 0);
        empty_45 : IN STD_LOGIC_VECTOR (3 downto 0);
        bh_7 : IN STD_LOGIC_VECTOR (3 downto 0);
        w8_21_cast : IN STD_LOGIC_VECTOR (7 downto 0);
        w8_22_cast : IN STD_LOGIC_VECTOR (7 downto 0);
        bh_8 : IN STD_LOGIC_VECTOR (3 downto 0);
        empty_46 : IN STD_LOGIC_VECTOR (3 downto 0);
        empty_47 : IN STD_LOGIC_VECTOR (1 downto 0);
        empty_48 : IN STD_LOGIC_VECTOR (1 downto 0);
        empty_49 : IN STD_LOGIC_VECTOR (3 downto 0);
        bh_9 : IN STD_LOGIC_VECTOR (3 downto 0);
        w8_23_cast : IN STD_LOGIC_VECTOR (7 downto 0);
        empty_50 : IN STD_LOGIC_VECTOR (1 downto 0);
        empty_51 : IN STD_LOGIC_VECTOR (3 downto 0);
        bh_15 : IN STD_LOGIC_VECTOR (3 downto 0);
        w8_24_cast : IN STD_LOGIC_VECTOR (7 downto 0);
        empty_52 : IN STD_LOGIC_VECTOR (1 downto 0);
        empty_53 : IN STD_LOGIC_VECTOR (3 downto 0);
        bh_10 : IN STD_LOGIC_VECTOR (3 downto 0);
        w8_25_cast : IN STD_LOGIC_VECTOR (7 downto 0);
        empty_54 : IN STD_LOGIC_VECTOR (1 downto 0);
        empty_55 : IN STD_LOGIC_VECTOR (3 downto 0);
        bh_11 : IN STD_LOGIC_VECTOR (3 downto 0);
        w8_26_cast : IN STD_LOGIC_VECTOR (7 downto 0);
        empty_56 : IN STD_LOGIC_VECTOR (1 downto 0);
        empty_57 : IN STD_LOGIC_VECTOR (3 downto 0);
        bh_12 : IN STD_LOGIC_VECTOR (3 downto 0);
        w8_27_cast : IN STD_LOGIC_VECTOR (7 downto 0);
        empty_58 : IN STD_LOGIC_VECTOR (1 downto 0);
        empty_59 : IN STD_LOGIC_VECTOR (3 downto 0);
        bh_13 : IN STD_LOGIC_VECTOR (3 downto 0);
        w8_28_cast : IN STD_LOGIC_VECTOR (7 downto 0);
        empty_60 : IN STD_LOGIC_VECTOR (1 downto 0);
        empty : IN STD_LOGIC_VECTOR (3 downto 0);
        bh_14 : IN STD_LOGIC_VECTOR (3 downto 0);
        w8_29_cast : IN STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component cnn_accelerator_mul_32s_32s_32_2_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component cnn_accelerator_mul_32s_32s_62_2_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (61 downto 0) );
    end component;


    component cnn_accelerator_control_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        input_r : OUT STD_LOGIC_VECTOR (63 downto 0);
        weights8 : OUT STD_LOGIC_VECTOR (63 downto 0);
        weights6 : OUT STD_LOGIC_VECTOR (63 downto 0);
        weights4 : OUT STD_LOGIC_VECTOR (63 downto 0);
        weights2 : OUT STD_LOGIC_VECTOR (63 downto 0);
        output_r : OUT STD_LOGIC_VECTOR (63 downto 0);
        Cin : OUT STD_LOGIC_VECTOR (31 downto 0);
        Cout : OUT STD_LOGIC_VECTOR (31 downto 0);
        H : OUT STD_LOGIC_VECTOR (31 downto 0);
        W : OUT STD_LOGIC_VECTOR (31 downto 0);
        precision : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_start : OUT STD_LOGIC;
        interrupt : OUT STD_LOGIC;
        ap_ready : IN STD_LOGIC;
        ap_done : IN STD_LOGIC;
        ap_idle : IN STD_LOGIC );
    end component;


    component cnn_accelerator_gmem_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_MAXREQS : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER;
        CH0_NUM_READ_OUTSTANDING : INTEGER;
        CH0_NUM_WRITE_OUTSTANDING : INTEGER;
        CH0_USER_RFIFONUM_WIDTH : INTEGER;
        CH0_USER_DW : INTEGER;
        CH0_USER_AW : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_CH0_ARVALID : IN STD_LOGIC;
        I_CH0_ARREADY : OUT STD_LOGIC;
        I_CH0_ARADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_CH0_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_CH0_RVALID : OUT STD_LOGIC;
        I_CH0_RREADY : IN STD_LOGIC;
        I_CH0_RDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        I_CH0_RFIFONUM : OUT STD_LOGIC_VECTOR (8 downto 0);
        I_CH0_AWVALID : IN STD_LOGIC;
        I_CH0_AWREADY : OUT STD_LOGIC;
        I_CH0_AWADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_CH0_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_CH0_WVALID : IN STD_LOGIC;
        I_CH0_WREADY : OUT STD_LOGIC;
        I_CH0_WDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        I_CH0_WSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
        I_CH0_BVALID : OUT STD_LOGIC;
        I_CH0_BREADY : IN STD_LOGIC );
    end component;



begin
    grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270 : component cnn_accelerator_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_ap_start,
        ap_done => grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_ap_done,
        ap_idle => grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_ap_idle,
        ap_ready => grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_ap_ready,
        m_axi_gmem_0_AWVALID => grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_m_axi_gmem_0_AWVALID,
        m_axi_gmem_0_AWREADY => gmem_0_AWREADY,
        m_axi_gmem_0_AWADDR => grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_m_axi_gmem_0_AWADDR,
        m_axi_gmem_0_AWID => grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_m_axi_gmem_0_AWID,
        m_axi_gmem_0_AWLEN => grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_m_axi_gmem_0_AWLEN,
        m_axi_gmem_0_AWSIZE => grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_m_axi_gmem_0_AWSIZE,
        m_axi_gmem_0_AWBURST => grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_m_axi_gmem_0_AWBURST,
        m_axi_gmem_0_AWLOCK => grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_m_axi_gmem_0_AWLOCK,
        m_axi_gmem_0_AWCACHE => grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_m_axi_gmem_0_AWCACHE,
        m_axi_gmem_0_AWPROT => grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_m_axi_gmem_0_AWPROT,
        m_axi_gmem_0_AWQOS => grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_m_axi_gmem_0_AWQOS,
        m_axi_gmem_0_AWREGION => grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_m_axi_gmem_0_AWREGION,
        m_axi_gmem_0_AWUSER => grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_m_axi_gmem_0_AWUSER,
        m_axi_gmem_0_WVALID => grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_m_axi_gmem_0_WVALID,
        m_axi_gmem_0_WREADY => gmem_0_WREADY,
        m_axi_gmem_0_WDATA => grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_m_axi_gmem_0_WDATA,
        m_axi_gmem_0_WSTRB => grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_m_axi_gmem_0_WSTRB,
        m_axi_gmem_0_WLAST => grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_m_axi_gmem_0_WLAST,
        m_axi_gmem_0_WID => grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_m_axi_gmem_0_WID,
        m_axi_gmem_0_WUSER => grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_m_axi_gmem_0_WUSER,
        m_axi_gmem_0_ARVALID => grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_m_axi_gmem_0_ARVALID,
        m_axi_gmem_0_ARREADY => gmem_0_ARREADY,
        m_axi_gmem_0_ARADDR => grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_m_axi_gmem_0_ARADDR,
        m_axi_gmem_0_ARID => grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_m_axi_gmem_0_ARID,
        m_axi_gmem_0_ARLEN => grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_m_axi_gmem_0_ARLEN,
        m_axi_gmem_0_ARSIZE => grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_m_axi_gmem_0_ARSIZE,
        m_axi_gmem_0_ARBURST => grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_m_axi_gmem_0_ARBURST,
        m_axi_gmem_0_ARLOCK => grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_m_axi_gmem_0_ARLOCK,
        m_axi_gmem_0_ARCACHE => grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_m_axi_gmem_0_ARCACHE,
        m_axi_gmem_0_ARPROT => grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_m_axi_gmem_0_ARPROT,
        m_axi_gmem_0_ARQOS => grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_m_axi_gmem_0_ARQOS,
        m_axi_gmem_0_ARREGION => grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_m_axi_gmem_0_ARREGION,
        m_axi_gmem_0_ARUSER => grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_m_axi_gmem_0_ARUSER,
        m_axi_gmem_0_RVALID => gmem_0_RVALID,
        m_axi_gmem_0_RREADY => grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_m_axi_gmem_0_RREADY,
        m_axi_gmem_0_RDATA => gmem_0_RDATA,
        m_axi_gmem_0_RLAST => ap_const_logic_0,
        m_axi_gmem_0_RID => ap_const_lv1_0,
        m_axi_gmem_0_RFIFONUM => gmem_0_RFIFONUM,
        m_axi_gmem_0_RUSER => ap_const_lv1_0,
        m_axi_gmem_0_RRESP => ap_const_lv2_0,
        m_axi_gmem_0_BVALID => gmem_0_BVALID,
        m_axi_gmem_0_BREADY => grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_m_axi_gmem_0_BREADY,
        m_axi_gmem_0_BRESP => ap_const_lv2_0,
        m_axi_gmem_0_BID => ap_const_lv1_0,
        m_axi_gmem_0_BUSER => ap_const_lv1_0,
        precision => precision_read_reg_4194,
        input_r => input_r_read_reg_4268,
        sext_ln39_10 => mul17_114_reg_4338,
        sext_ln39_11 => empty_reg_4343,
        sext_ln39_12 => mul17_3_reg_4348,
        sext_ln39_13 => empty_67_reg_4353,
        sext_ln39_14 => mul17_5_reg_4358,
        sext_ln39_15 => mul17_6_reg_4363,
        sext_ln39_16 => mul17_7_reg_4368,
        sext_ln39_2 => empty_70_reg_4373,
        sext_ln39_3 => mul17_1_1_reg_4378,
        sext_ln39_4 => mul17_1_2_reg_4383,
        sext_ln39_5 => mul17_1_3_reg_4388,
        sext_ln39_6 => mul17_1_4_reg_4393,
        sext_ln39_7 => mul17_1_5_reg_4398,
        sext_ln39_8 => mul17_1_6_reg_4403,
        sext_ln39_9 => mul17_1_7_reg_4408,
        sext_ln39 => W_read_reg_4199,
        phi_mul7 => phi_mul7_load_reg_4423,
        output_r => output_r_read_reg_4228,
        w8_cast => empty_77_reg_4586,
        bh => bh_reg_4912,
        empty_30 => empty_205_reg_4933,
        empty_31 => empty_284_reg_5258,
        empty_32 => empty_285_reg_5279,
        empty_33 => empty_206_reg_4954,
        bh_1 => bh_1_reg_5594,
        w8_15_cast => empty_81_reg_4602,
        empty_34 => empty_286_reg_5300,
        empty_35 => empty_207_reg_4975,
        bh_2 => bh_2_reg_5615,
        w8_16_cast => empty_85_reg_4618,
        empty_36 => empty_287_reg_5321,
        empty_37 => empty_208_reg_4996,
        bh_3 => bh_3_reg_5658,
        w8_17_cast => empty_89_reg_4634,
        empty_38 => empty_288_reg_5353,
        empty_39 => empty_209_reg_5028,
        bh_4 => bh_4_reg_5668,
        w8_18_cast => empty_93_reg_4650,
        empty_40 => empty_289_reg_5363,
        empty_41 => empty_210_reg_5038,
        bh_5 => bh_5_reg_5678,
        w8_19_cast => empty_97_reg_4677,
        empty_42 => empty_290_reg_5373,
        empty_43 => empty_211_reg_5048,
        bh_6 => bh_6_reg_5688,
        w8_20_cast => empty_101_reg_4682,
        empty_44 => empty_291_reg_5394,
        empty_45 => empty_212_reg_5058,
        bh_7 => bh_7_reg_5698,
        w8_21_cast => empty_105_reg_4736,
        w8_22_cast => empty_109_reg_4763,
        bh_8 => bh_8_reg_5708,
        empty_46 => empty_213_reg_5079,
        empty_47 => empty_292_reg_5415,
        empty_48 => empty_293_reg_5436,
        empty_49 => empty_214_reg_5100,
        bh_9 => bh_9_reg_5718,
        w8_23_cast => empty_113_reg_4779,
        empty_50 => empty_294_reg_5457,
        empty_51 => empty_215_reg_5121,
        bh_15 => bh_s_reg_5728,
        w8_24_cast => empty_117_reg_4795,
        empty_52 => empty_295_reg_5478,
        empty_53 => empty_216_reg_5142,
        bh_10 => bh_10_reg_5738,
        w8_25_cast => empty_121_reg_4811,
        empty_54 => empty_296_reg_5499,
        empty_55 => empty_217_reg_5163,
        bh_11 => bh_11_reg_5748,
        w8_26_cast => empty_125_reg_4827,
        empty_56 => empty_297_reg_5520,
        empty_57 => empty_218_reg_5184,
        bh_12 => bh_12_reg_5758,
        w8_27_cast => empty_129_reg_4843,
        empty_58 => empty_298_reg_5541,
        empty_59 => empty_219_reg_5205,
        bh_13 => bh_13_reg_5768,
        w8_28_cast => empty_133_reg_4859,
        empty_60 => empty_299_reg_5557,
        empty => empty_220_reg_5221,
        bh_14 => bh_14_reg_5773,
        w8_29_cast => empty_137_reg_4875);

    control_s_axi_U : component cnn_accelerator_control_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_CONTROL_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_CONTROL_DATA_WIDTH)
    port map (
        AWVALID => s_axi_control_AWVALID,
        AWREADY => s_axi_control_AWREADY,
        AWADDR => s_axi_control_AWADDR,
        WVALID => s_axi_control_WVALID,
        WREADY => s_axi_control_WREADY,
        WDATA => s_axi_control_WDATA,
        WSTRB => s_axi_control_WSTRB,
        ARVALID => s_axi_control_ARVALID,
        ARREADY => s_axi_control_ARREADY,
        ARADDR => s_axi_control_ARADDR,
        RVALID => s_axi_control_RVALID,
        RREADY => s_axi_control_RREADY,
        RDATA => s_axi_control_RDATA,
        RRESP => s_axi_control_RRESP,
        BVALID => s_axi_control_BVALID,
        BREADY => s_axi_control_BREADY,
        BRESP => s_axi_control_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        input_r => input_r,
        weights8 => weights8,
        weights6 => weights6,
        weights4 => weights4,
        weights2 => weights2,
        output_r => output_r,
        Cin => Cin,
        Cout => Cout,
        H => H,
        W => W,
        precision => precision,
        ap_start => ap_start,
        interrupt => interrupt,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_idle => ap_idle);

    gmem_m_axi_U : component cnn_accelerator_gmem_m_axi
    generic map (
        CONSERVATIVE => 1,
        USER_MAXREQS => 7,
        MAX_READ_BURST_LENGTH => 16,
        MAX_WRITE_BURST_LENGTH => 16,
        C_M_AXI_ID_WIDTH => C_M_AXI_GMEM_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_GMEM_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_GMEM_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_GMEM_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_GMEM_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_GMEM_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_GMEM_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_GMEM_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_GMEM_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_GMEM_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_GMEM_CACHE_VALUE,
        CH0_NUM_READ_OUTSTANDING => 16,
        CH0_NUM_WRITE_OUTSTANDING => 16,
        CH0_USER_RFIFONUM_WIDTH => 9,
        CH0_USER_DW => 32,
        CH0_USER_AW => 64,
        NUM_READ_OUTSTANDING => 16,
        NUM_WRITE_OUTSTANDING => 16)
    port map (
        AWVALID => m_axi_gmem_AWVALID,
        AWREADY => m_axi_gmem_AWREADY,
        AWADDR => m_axi_gmem_AWADDR,
        AWID => m_axi_gmem_AWID,
        AWLEN => m_axi_gmem_AWLEN,
        AWSIZE => m_axi_gmem_AWSIZE,
        AWBURST => m_axi_gmem_AWBURST,
        AWLOCK => m_axi_gmem_AWLOCK,
        AWCACHE => m_axi_gmem_AWCACHE,
        AWPROT => m_axi_gmem_AWPROT,
        AWQOS => m_axi_gmem_AWQOS,
        AWREGION => m_axi_gmem_AWREGION,
        AWUSER => m_axi_gmem_AWUSER,
        WVALID => m_axi_gmem_WVALID,
        WREADY => m_axi_gmem_WREADY,
        WDATA => m_axi_gmem_WDATA,
        WSTRB => m_axi_gmem_WSTRB,
        WLAST => m_axi_gmem_WLAST,
        WID => m_axi_gmem_WID,
        WUSER => m_axi_gmem_WUSER,
        ARVALID => m_axi_gmem_ARVALID,
        ARREADY => m_axi_gmem_ARREADY,
        ARADDR => m_axi_gmem_ARADDR,
        ARID => m_axi_gmem_ARID,
        ARLEN => m_axi_gmem_ARLEN,
        ARSIZE => m_axi_gmem_ARSIZE,
        ARBURST => m_axi_gmem_ARBURST,
        ARLOCK => m_axi_gmem_ARLOCK,
        ARCACHE => m_axi_gmem_ARCACHE,
        ARPROT => m_axi_gmem_ARPROT,
        ARQOS => m_axi_gmem_ARQOS,
        ARREGION => m_axi_gmem_ARREGION,
        ARUSER => m_axi_gmem_ARUSER,
        RVALID => m_axi_gmem_RVALID,
        RREADY => m_axi_gmem_RREADY,
        RDATA => m_axi_gmem_RDATA,
        RLAST => m_axi_gmem_RLAST,
        RID => m_axi_gmem_RID,
        RUSER => m_axi_gmem_RUSER,
        RRESP => m_axi_gmem_RRESP,
        BVALID => m_axi_gmem_BVALID,
        BREADY => m_axi_gmem_BREADY,
        BRESP => m_axi_gmem_BRESP,
        BID => m_axi_gmem_BID,
        BUSER => m_axi_gmem_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_CH0_ARVALID => gmem_0_ARVALID,
        I_CH0_ARREADY => gmem_0_ARREADY,
        I_CH0_ARADDR => gmem_0_ARADDR,
        I_CH0_ARLEN => gmem_0_ARLEN,
        I_CH0_RVALID => gmem_0_RVALID,
        I_CH0_RREADY => gmem_0_RREADY,
        I_CH0_RDATA => gmem_0_RDATA,
        I_CH0_RFIFONUM => gmem_0_RFIFONUM,
        I_CH0_AWVALID => gmem_0_AWVALID,
        I_CH0_AWREADY => gmem_0_AWREADY,
        I_CH0_AWADDR => grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_m_axi_gmem_0_AWADDR,
        I_CH0_AWLEN => grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_m_axi_gmem_0_AWLEN,
        I_CH0_WVALID => gmem_0_WVALID,
        I_CH0_WREADY => gmem_0_WREADY,
        I_CH0_WDATA => grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_m_axi_gmem_0_WDATA,
        I_CH0_WSTRB => grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_m_axi_gmem_0_WSTRB,
        I_CH0_BVALID => gmem_0_BVALID,
        I_CH0_BREADY => gmem_0_BREADY);

    mul_32s_32s_32_2_1_U155 : component cnn_accelerator_mul_32s_32s_32_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => W_read_reg_4199,
        din1 => H_read_reg_4206,
        ce => ap_const_logic_1,
        dout => grp_fu_360_p2);

    mul_32s_32s_32_2_1_U156 : component cnn_accelerator_mul_32s_32s_32_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => tmp1_reg_4273,
        din1 => H_read_reg_4206,
        ce => ap_const_logic_1,
        dout => grp_fu_364_p2);

    mul_32s_32s_32_2_1_U157 : component cnn_accelerator_mul_32s_32s_32_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => tmp2_reg_4278,
        din1 => H_read_reg_4206,
        ce => ap_const_logic_1,
        dout => grp_fu_368_p2);

    mul_32s_32s_32_2_1_U158 : component cnn_accelerator_mul_32s_32s_32_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => tmp3_reg_4283,
        din1 => H_read_reg_4206,
        ce => ap_const_logic_1,
        dout => grp_fu_372_p2);

    mul_32s_32s_32_2_1_U159 : component cnn_accelerator_mul_32s_32s_32_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => tmp4_reg_4288,
        din1 => H_read_reg_4206,
        ce => ap_const_logic_1,
        dout => grp_fu_376_p2);

    mul_32s_32s_32_2_1_U160 : component cnn_accelerator_mul_32s_32s_32_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => tmp5_reg_4293,
        din1 => H_read_reg_4206,
        ce => ap_const_logic_1,
        dout => grp_fu_380_p2);

    mul_32s_32s_32_2_1_U161 : component cnn_accelerator_mul_32s_32s_32_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => tmp6_reg_4298,
        din1 => H_read_reg_4206,
        ce => ap_const_logic_1,
        dout => grp_fu_384_p2);

    mul_32s_32s_32_2_1_U162 : component cnn_accelerator_mul_32s_32s_32_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => tmp7_reg_4308,
        din1 => H_read_reg_4206,
        ce => ap_const_logic_1,
        dout => grp_fu_388_p2);

    mul_32s_32s_32_2_1_U163 : component cnn_accelerator_mul_32s_32s_32_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => p_sub437_reg_4303,
        din1 => H_read_reg_4206,
        ce => ap_const_logic_1,
        dout => grp_fu_392_p2);

    mul_32s_32s_32_2_1_U164 : component cnn_accelerator_mul_32s_32s_32_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => tmp9_reg_4313,
        din1 => H_read_reg_4206,
        ce => ap_const_logic_1,
        dout => grp_fu_396_p2);

    mul_32s_32s_32_2_1_U165 : component cnn_accelerator_mul_32s_32s_32_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => tmp10_reg_4318,
        din1 => H_read_reg_4206,
        ce => ap_const_logic_1,
        dout => grp_fu_400_p2);

    mul_32s_32s_32_2_1_U166 : component cnn_accelerator_mul_32s_32s_32_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => tmp11_reg_4323,
        din1 => H_read_reg_4206,
        ce => ap_const_logic_1,
        dout => grp_fu_404_p2);

    mul_32s_32s_62_2_1_U167 : component cnn_accelerator_mul_32s_32s_62_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 62)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => W_read_reg_4199,
        din1 => H_read_reg_4206,
        ce => ap_const_logic_1,
        dout => grp_fu_408_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state77)) then 
                    grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_ap_ready = ap_const_logic_1)) then 
                    grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    phi_mul7_fu_186_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                phi_mul7_fu_186 <= ap_const_lv62_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln39_fu_569_p2 = ap_const_lv1_0))) then 
                phi_mul7_fu_186 <= add_ln39_1_fu_559_p2;
            end if; 
        end if;
    end process;

    phi_mul_fu_190_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                phi_mul_fu_190 <= ap_const_lv36_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln39_fu_569_p2 = ap_const_lv1_0))) then 
                phi_mul_fu_190 <= add_ln39_2_fu_564_p2;
            end if; 
        end if;
    end process;

    to_fu_194_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                to_fu_194 <= ap_const_lv5_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln39_fu_569_p2 = ap_const_lv1_0))) then 
                to_fu_194 <= add_ln39_fu_575_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                Cin_cast_reg_4413 <= Cin_cast_fu_547_p1;
                empty_67_reg_4353 <= empty_67_fu_535_p2;
                empty_70_reg_4373 <= empty_70_fu_541_p2;
                empty_reg_4343 <= empty_fu_529_p2;
                mul17_114_reg_4338 <= grp_fu_360_p2;
                mul17_1_1_reg_4378 <= grp_fu_380_p2;
                mul17_1_2_reg_4383 <= grp_fu_384_p2;
                mul17_1_3_reg_4388 <= grp_fu_388_p2;
                mul17_1_4_reg_4393 <= grp_fu_392_p2;
                mul17_1_5_reg_4398 <= grp_fu_396_p2;
                mul17_1_6_reg_4403 <= grp_fu_400_p2;
                mul17_1_7_reg_4408 <= grp_fu_404_p2;
                mul17_3_reg_4348 <= grp_fu_364_p2;
                mul17_5_reg_4358 <= grp_fu_368_p2;
                mul17_6_reg_4363 <= grp_fu_372_p2;
                mul17_7_reg_4368 <= grp_fu_376_p2;
                tmp12_reg_4418 <= grp_fu_408_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                Cin_read_reg_4223 <= Cin;
                H_read_reg_4206 <= H;
                W_read_reg_4199 <= W;
                input_r_read_reg_4268 <= input_r;
                output_r_read_reg_4228 <= output_r;
                p_sub437_reg_4303 <= p_sub437_fu_476_p2;
                precision_read_reg_4194 <= precision;
                tmp10_reg_4318 <= tmp10_fu_494_p2;
                tmp11_reg_4323 <= tmp11_fu_500_p2;
                tmp1_reg_4273 <= tmp1_fu_422_p2;
                tmp2_reg_4278 <= tmp2_fu_428_p2;
                tmp3_reg_4283 <= tmp3_fu_446_p2;
                tmp4_reg_4288 <= tmp4_fu_452_p2;
                tmp5_reg_4293 <= tmp5_fu_458_p2;
                tmp6_reg_4298 <= tmp6_fu_464_p2;
                tmp7_reg_4308 <= tmp7_fu_482_p2;
                tmp9_reg_4313 <= tmp9_fu_488_p2;
                weights2_read_reg_4233 <= weights2;
                weights4_read_reg_4238 <= weights4;
                weights6_read_reg_4243 <= weights6;
                weights8_read_reg_4263 <= weights8;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state73)) then
                bh_10_reg_5738 <= empty_343_fu_4037_p2(5 downto 2);
                empty_345_reg_5733 <= empty_345_fu_4042_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state74)) then
                bh_11_reg_5748 <= empty_347_fu_4067_p2(5 downto 2);
                empty_349_reg_5743 <= empty_349_fu_4072_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state75)) then
                bh_12_reg_5758 <= empty_351_fu_4097_p2(5 downto 2);
                empty_353_reg_5753 <= empty_353_fu_4102_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state76)) then
                bh_13_reg_5768 <= empty_355_fu_4127_p2(5 downto 2);
                empty_357_reg_5763 <= empty_357_fu_4132_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state77)) then
                bh_14_reg_5773 <= empty_359_fu_4157_p2(5 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state63)) then
                bh_1_reg_5594 <= empty_303_fu_3547_p2(5 downto 2);
                empty_305_reg_5578 <= empty_305_fu_3552_p1;
                empty_342_reg_5589 <= empty_342_fu_3590_p1;
                gmem_addr_59_reg_5583 <= p_cast341_cast_fu_3580_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state64)) then
                bh_2_reg_5615 <= empty_307_fu_3615_p2(5 downto 2);
                empty_309_reg_5599 <= empty_309_fu_3620_p1;
                empty_346_reg_5610 <= empty_346_fu_3658_p1;
                gmem_addr_60_reg_5604 <= p_cast345_cast_fu_3648_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state65)) then
                bh_3_reg_5658 <= empty_311_fu_3683_p2(5 downto 2);
                empty_313_reg_5620 <= empty_313_fu_3688_p1;
                empty_350_reg_5631 <= empty_350_fu_3726_p1;
                empty_354_reg_5642 <= empty_354_fu_3764_p1;
                empty_358_reg_5653 <= empty_358_fu_3802_p1;
                gmem_addr_61_reg_5625 <= p_cast349_cast_fu_3716_p1;
                gmem_addr_62_reg_5636 <= p_cast353_cast_fu_3754_p1;
                gmem_addr_63_reg_5647 <= p_cast357_cast_fu_3792_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state66)) then
                bh_4_reg_5668 <= empty_315_fu_3827_p2(5 downto 2);
                empty_317_reg_5663 <= empty_317_fu_3832_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state67)) then
                bh_5_reg_5678 <= empty_319_fu_3857_p2(5 downto 2);
                empty_321_reg_5673 <= empty_321_fu_3862_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state68)) then
                bh_6_reg_5688 <= empty_323_fu_3887_p2(5 downto 2);
                empty_325_reg_5683 <= empty_325_fu_3892_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state69)) then
                bh_7_reg_5698 <= empty_327_fu_3917_p2(5 downto 2);
                empty_329_reg_5693 <= empty_329_fu_3922_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state70)) then
                bh_8_reg_5708 <= empty_331_fu_3947_p2(5 downto 2);
                empty_333_reg_5703 <= empty_333_fu_3952_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state71)) then
                bh_9_reg_5718 <= empty_335_fu_3977_p2(5 downto 2);
                empty_337_reg_5713 <= empty_337_fu_3982_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state30)) then
                bh_reg_4912 <= empty_141_fu_1731_p2(5 downto 2);
                empty_142_reg_4896 <= empty_142_fu_1736_p1;
                empty_179_reg_4907 <= empty_179_fu_1765_p1;
                gmem_addr_26_reg_4901 <= p_cast199_cast_fu_1755_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state72)) then
                bh_s_reg_5728 <= empty_339_fu_4007_p2(5 downto 2);
                empty_341_reg_5723 <= empty_341_fu_4012_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state20)) then
                empty_101_reg_4682 <= empty_101_fu_1207_p1;
                empty_140_reg_4693 <= empty_140_fu_1235_p1;
                gmem_addr_16_reg_4687 <= p_cast168_cast_fu_1225_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state11)) then
                empty_103_reg_4559 <= empty_103_fu_828_p1;
                gmem_addr_7_reg_4553 <= p_cast141_cast_fu_818_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state21)) then
                empty_105_reg_4736 <= empty_105_fu_1264_p1;
                empty_143_reg_4747 <= empty_143_fu_1288_p1;
                empty_222_reg_4758 <= empty_222_fu_1312_p1;
                empty_72_reg_4698 <= empty_72_fu_1239_p2;
                empty_73_reg_4717 <= empty_73_fu_1243_p2;
                gmem_addr_17_reg_4741 <= p_cast172_cast_fu_1278_p1;
                gmem_addr_33_reg_4752 <= p_cast236_cast_fu_1302_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state12)) then
                empty_107_reg_4570 <= empty_107_fu_857_p1;
                gmem_addr_8_reg_4564 <= p_cast144_cast_fu_847_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state22)) then
                empty_109_reg_4763 <= empty_109_fu_1333_p1;
                empty_147_reg_4774 <= empty_147_fu_1362_p1;
                gmem_addr_18_reg_4768 <= p_cast175_cast_fu_1352_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then
                empty_111_reg_4581 <= empty_111_fu_886_p1;
                gmem_addr_9_reg_4575 <= p_cast147_cast_fu_876_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state23)) then
                empty_113_reg_4779 <= empty_113_fu_1383_p1;
                empty_151_reg_4790 <= empty_151_fu_1412_p1;
                gmem_addr_19_reg_4784 <= p_cast178_cast_fu_1402_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state14)) then
                empty_115_reg_4597 <= empty_115_fu_936_p1;
                empty_77_reg_4586 <= empty_77_fu_907_p1;
                gmem_addr_10_reg_4591 <= p_cast150_cast_fu_926_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state24)) then
                empty_117_reg_4795 <= empty_117_fu_1433_p1;
                empty_155_reg_4806 <= empty_155_fu_1462_p1;
                gmem_addr_20_reg_4800 <= p_cast181_cast_fu_1452_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state15)) then
                empty_119_reg_4613 <= empty_119_fu_986_p1;
                empty_81_reg_4602 <= empty_81_fu_957_p1;
                gmem_addr_11_reg_4607 <= p_cast153_cast_fu_976_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state25)) then
                empty_121_reg_4811 <= empty_121_fu_1483_p1;
                empty_159_reg_4822 <= empty_159_fu_1512_p1;
                gmem_addr_21_reg_4816 <= p_cast184_cast_fu_1502_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state16)) then
                empty_123_reg_4629 <= empty_123_fu_1036_p1;
                empty_85_reg_4618 <= empty_85_fu_1007_p1;
                gmem_addr_12_reg_4623 <= p_cast156_cast_fu_1026_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state26)) then
                empty_125_reg_4827 <= empty_125_fu_1533_p1;
                empty_163_reg_4838 <= empty_163_fu_1562_p1;
                gmem_addr_22_reg_4832 <= p_cast187_cast_fu_1552_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state17)) then
                empty_127_reg_4645 <= empty_127_fu_1086_p1;
                empty_89_reg_4634 <= empty_89_fu_1057_p1;
                gmem_addr_13_reg_4639 <= p_cast159_cast_fu_1076_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state27)) then
                empty_129_reg_4843 <= empty_129_fu_1583_p1;
                empty_167_reg_4854 <= empty_167_fu_1612_p1;
                gmem_addr_23_reg_4848 <= p_cast190_cast_fu_1602_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state18)) then
                empty_131_reg_4661 <= empty_131_fu_1136_p1;
                empty_135_reg_4672 <= empty_135_fu_1165_p1;
                empty_93_reg_4650 <= empty_93_fu_1107_p1;
                gmem_addr_14_reg_4655 <= p_cast162_cast_fu_1126_p1;
                gmem_addr_15_reg_4666 <= p_cast165_cast_fu_1155_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state28)) then
                empty_133_reg_4859 <= empty_133_fu_1633_p1;
                empty_171_reg_4870 <= empty_171_fu_1662_p1;
                gmem_addr_24_reg_4864 <= p_cast193_cast_fu_1652_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state29)) then
                empty_137_reg_4875 <= empty_137_fu_1683_p1;
                empty_139_reg_4880 <= empty_139_fu_1687_p1;
                empty_175_reg_4891 <= empty_175_fu_1716_p1;
                gmem_addr_25_reg_4885 <= p_cast196_cast_fu_1706_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state31)) then
                empty_146_reg_4917 <= empty_146_fu_1795_p1;
                empty_183_reg_4928 <= empty_183_fu_1824_p1;
                empty_205_reg_4933 <= empty_205_fu_1828_p1;
                gmem_addr_27_reg_4922 <= p_cast202_cast_fu_1814_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state32)) then
                empty_150_reg_4938 <= empty_150_fu_1848_p1;
                empty_187_reg_4949 <= empty_187_fu_1877_p1;
                empty_206_reg_4954 <= empty_206_fu_1881_p1;
                gmem_addr_28_reg_4943 <= p_cast205_cast_fu_1867_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state33)) then
                empty_154_reg_4959 <= empty_154_fu_1901_p1;
                empty_191_reg_4970 <= empty_191_fu_1930_p1;
                empty_207_reg_4975 <= empty_207_fu_1934_p1;
                gmem_addr_29_reg_4964 <= p_cast208_cast_fu_1920_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state34)) then
                empty_158_reg_4980 <= empty_158_fu_1954_p1;
                empty_195_reg_4991 <= empty_195_fu_1983_p1;
                empty_208_reg_4996 <= empty_208_fu_1987_p1;
                gmem_addr_30_reg_4985 <= p_cast211_cast_fu_1973_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state35)) then
                empty_162_reg_5001 <= empty_162_fu_2007_p1;
                empty_199_reg_5012 <= empty_199_fu_2036_p1;
                empty_203_reg_5023 <= empty_203_fu_2065_p1;
                empty_209_reg_5028 <= empty_209_fu_2069_p1;
                gmem_addr_31_reg_5006 <= p_cast214_cast_fu_2026_p1;
                gmem_addr_32_reg_5017 <= p_cast217_cast_fu_2055_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state36)) then
                empty_166_reg_5033 <= empty_166_fu_2089_p1;
                empty_210_reg_5038 <= empty_210_fu_2093_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state37)) then
                empty_170_reg_5043 <= empty_170_fu_2113_p1;
                empty_211_reg_5048 <= empty_211_fu_2117_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state38)) then
                empty_174_reg_5053 <= empty_174_fu_2137_p1;
                empty_212_reg_5058 <= empty_212_fu_2141_p1;
                empty_226_reg_5069 <= empty_226_fu_2170_p1;
                gmem_addr_34_reg_5063 <= p_cast239_cast_fu_2160_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state39)) then
                empty_178_reg_5074 <= empty_178_fu_2190_p1;
                empty_213_reg_5079 <= empty_213_fu_2194_p1;
                empty_230_reg_5090 <= empty_230_fu_2223_p1;
                gmem_addr_35_reg_5084 <= p_cast242_cast_fu_2213_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state40)) then
                empty_182_reg_5095 <= empty_182_fu_2243_p1;
                empty_214_reg_5100 <= empty_214_fu_2247_p1;
                empty_234_reg_5111 <= empty_234_fu_2276_p1;
                gmem_addr_36_reg_5105 <= p_cast245_cast_fu_2266_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state41)) then
                empty_186_reg_5116 <= empty_186_fu_2296_p1;
                empty_215_reg_5121 <= empty_215_fu_2300_p1;
                empty_238_reg_5132 <= empty_238_fu_2329_p1;
                gmem_addr_37_reg_5126 <= p_cast248_cast_fu_2319_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state42)) then
                empty_190_reg_5137 <= empty_190_fu_2349_p1;
                empty_216_reg_5142 <= empty_216_fu_2353_p1;
                empty_242_reg_5153 <= empty_242_fu_2382_p1;
                gmem_addr_38_reg_5147 <= p_cast251_cast_fu_2372_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state43)) then
                empty_194_reg_5158 <= empty_194_fu_2402_p1;
                empty_217_reg_5163 <= empty_217_fu_2406_p1;
                empty_246_reg_5174 <= empty_246_fu_2435_p1;
                gmem_addr_39_reg_5168 <= p_cast254_cast_fu_2425_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state44)) then
                empty_198_reg_5179 <= empty_198_fu_2455_p1;
                empty_218_reg_5184 <= empty_218_fu_2459_p1;
                empty_250_reg_5195 <= empty_250_fu_2488_p1;
                gmem_addr_40_reg_5189 <= p_cast257_cast_fu_2478_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state45)) then
                empty_202_reg_5200 <= empty_202_fu_2508_p1;
                empty_219_reg_5205 <= empty_219_fu_2512_p1;
                empty_254_reg_5216 <= empty_254_fu_2541_p1;
                gmem_addr_41_reg_5210 <= p_cast260_cast_fu_2531_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state46)) then
                empty_220_reg_5221 <= empty_220_fu_2561_p1;
                empty_221_reg_5226 <= empty_221_fu_2565_p1;
                empty_258_reg_5237 <= empty_258_fu_2594_p1;
                gmem_addr_42_reg_5231 <= p_cast263_cast_fu_2584_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state47)) then
                empty_225_reg_5242 <= empty_225_fu_2614_p1;
                empty_262_reg_5253 <= empty_262_fu_2643_p1;
                empty_284_reg_5258 <= empty_284_fu_2647_p1;
                gmem_addr_43_reg_5247 <= p_cast266_cast_fu_2633_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state48)) then
                empty_229_reg_5263 <= empty_229_fu_2667_p1;
                empty_266_reg_5274 <= empty_266_fu_2696_p1;
                empty_285_reg_5279 <= empty_285_fu_2700_p1;
                gmem_addr_44_reg_5268 <= p_cast269_cast_fu_2686_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state49)) then
                empty_233_reg_5284 <= empty_233_fu_2720_p1;
                empty_270_reg_5295 <= empty_270_fu_2749_p1;
                empty_286_reg_5300 <= empty_286_fu_2753_p1;
                gmem_addr_45_reg_5289 <= p_cast272_cast_fu_2739_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state50)) then
                empty_237_reg_5305 <= empty_237_fu_2773_p1;
                empty_274_reg_5316 <= empty_274_fu_2802_p1;
                empty_287_reg_5321 <= empty_287_fu_2806_p1;
                gmem_addr_46_reg_5310 <= p_cast275_cast_fu_2792_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state51)) then
                empty_241_reg_5326 <= empty_241_fu_2826_p1;
                empty_278_reg_5337 <= empty_278_fu_2855_p1;
                empty_282_reg_5348 <= empty_282_fu_2884_p1;
                empty_288_reg_5353 <= empty_288_fu_2888_p1;
                gmem_addr_47_reg_5331 <= p_cast278_cast_fu_2845_p1;
                gmem_addr_48_reg_5342 <= p_cast281_cast_fu_2874_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state52)) then
                empty_245_reg_5358 <= empty_245_fu_2908_p1;
                empty_289_reg_5363 <= empty_289_fu_2912_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state53)) then
                empty_249_reg_5368 <= empty_249_fu_2932_p1;
                empty_290_reg_5373 <= empty_290_fu_2936_p1;
                empty_302_reg_5384 <= empty_302_fu_2974_p1;
                gmem_addr_49_reg_5378 <= p_cast301_cast_fu_2964_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state54)) then
                empty_253_reg_5389 <= empty_253_fu_2994_p1;
                empty_291_reg_5394 <= empty_291_fu_2998_p1;
                empty_306_reg_5405 <= empty_306_fu_3036_p1;
                gmem_addr_50_reg_5399 <= p_cast305_cast_fu_3026_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state55)) then
                empty_257_reg_5410 <= empty_257_fu_3056_p1;
                empty_292_reg_5415 <= empty_292_fu_3060_p1;
                empty_310_reg_5426 <= empty_310_fu_3098_p1;
                gmem_addr_51_reg_5420 <= p_cast309_cast_fu_3088_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state56)) then
                empty_261_reg_5431 <= empty_261_fu_3118_p1;
                empty_293_reg_5436 <= empty_293_fu_3122_p1;
                empty_314_reg_5447 <= empty_314_fu_3160_p1;
                gmem_addr_52_reg_5441 <= p_cast313_cast_fu_3150_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state57)) then
                empty_265_reg_5452 <= empty_265_fu_3180_p1;
                empty_294_reg_5457 <= empty_294_fu_3184_p1;
                empty_318_reg_5468 <= empty_318_fu_3222_p1;
                gmem_addr_53_reg_5462 <= p_cast317_cast_fu_3212_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state58)) then
                empty_269_reg_5473 <= empty_269_fu_3242_p1;
                empty_295_reg_5478 <= empty_295_fu_3246_p1;
                empty_322_reg_5489 <= empty_322_fu_3284_p1;
                gmem_addr_54_reg_5483 <= p_cast321_cast_fu_3274_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state59)) then
                empty_273_reg_5494 <= empty_273_fu_3304_p1;
                empty_296_reg_5499 <= empty_296_fu_3308_p1;
                empty_326_reg_5510 <= empty_326_fu_3346_p1;
                gmem_addr_55_reg_5504 <= p_cast325_cast_fu_3336_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state60)) then
                empty_277_reg_5515 <= empty_277_fu_3366_p1;
                empty_297_reg_5520 <= empty_297_fu_3370_p1;
                empty_330_reg_5531 <= empty_330_fu_3408_p1;
                gmem_addr_56_reg_5525 <= p_cast329_cast_fu_3398_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state61)) then
                empty_281_reg_5536 <= empty_281_fu_3428_p1;
                empty_298_reg_5541 <= empty_298_fu_3432_p1;
                empty_334_reg_5552 <= empty_334_fu_3470_p1;
                gmem_addr_57_reg_5546 <= p_cast333_cast_fu_3460_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state62)) then
                empty_299_reg_5557 <= empty_299_fu_3490_p1;
                empty_301_reg_5562 <= empty_301_fu_3494_p1;
                empty_338_reg_5573 <= empty_338_fu_3532_p1;
                gmem_addr_58_reg_5567 <= p_cast337_cast_fu_3522_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                empty_74_reg_4457 <= empty_74_fu_585_p2;
                empty_75_reg_4482 <= empty_75_fu_610_p1;
                gmem_addr_reg_4476 <= p_cast_cast_fu_600_p1;
                p_cast379_reg_4450 <= p_cast379_fu_581_p1;
                phi_mul7_load_reg_4423 <= phi_mul7_fu_186;
                phi_mul_load_reg_4428 <= phi_mul_fu_190;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                empty_79_reg_4493 <= empty_79_fu_654_p1;
                gmem_addr_1_reg_4487 <= p_cast123_cast_fu_644_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                empty_83_reg_4504 <= empty_83_fu_683_p1;
                gmem_addr_2_reg_4498 <= p_cast126_cast_fu_673_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then
                empty_87_reg_4515 <= empty_87_fu_712_p1;
                gmem_addr_3_reg_4509 <= p_cast129_cast_fu_702_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state8)) then
                empty_91_reg_4526 <= empty_91_fu_741_p1;
                gmem_addr_4_reg_4520 <= p_cast132_cast_fu_731_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state9)) then
                empty_95_reg_4537 <= empty_95_fu_770_p1;
                gmem_addr_5_reg_4531 <= p_cast135_cast_fu_760_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state19)) then
                empty_97_reg_4677 <= empty_97_fu_1186_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state10)) then
                empty_99_reg_4548 <= empty_99_fu_799_p1;
                gmem_addr_6_reg_4542 <= p_cast138_cast_fu_789_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state28)) or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state27)) or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state26)) or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state25)) or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state24)) or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state23)) or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state22)) or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state21)) 
    or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state20)) or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state19)) or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state18)) or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state17)) or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state16)) or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state15)) or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state14)) or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state13)))) then
                reg_412 <= gmem_0_RDATA;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state5, ap_CS_fsm_state13, ap_CS_fsm_state6, ap_CS_fsm_state14, ap_CS_fsm_state7, ap_CS_fsm_state15, ap_CS_fsm_state8, ap_CS_fsm_state16, ap_CS_fsm_state9, ap_CS_fsm_state17, ap_CS_fsm_state10, ap_CS_fsm_state18, ap_CS_fsm_state11, ap_CS_fsm_state19, ap_CS_fsm_state12, ap_CS_fsm_state20, ap_CS_fsm_state21, ap_CS_fsm_state22, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state25, ap_CS_fsm_state26, ap_CS_fsm_state27, ap_CS_fsm_state28, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state31, ap_CS_fsm_state32, ap_CS_fsm_state33, ap_CS_fsm_state34, ap_CS_fsm_state35, ap_CS_fsm_state36, ap_CS_fsm_state37, ap_CS_fsm_state38, ap_CS_fsm_state39, ap_CS_fsm_state40, ap_CS_fsm_state41, ap_CS_fsm_state42, ap_CS_fsm_state43, ap_CS_fsm_state44, ap_CS_fsm_state45, ap_CS_fsm_state46, ap_CS_fsm_state47, ap_CS_fsm_state48, ap_CS_fsm_state49, ap_CS_fsm_state50, ap_CS_fsm_state51, ap_CS_fsm_state52, ap_CS_fsm_state53, ap_CS_fsm_state54, ap_CS_fsm_state55, ap_CS_fsm_state56, ap_CS_fsm_state57, ap_CS_fsm_state58, ap_CS_fsm_state59, ap_CS_fsm_state60, ap_CS_fsm_state61, ap_CS_fsm_state62, ap_CS_fsm_state63, ap_CS_fsm_state64, ap_CS_fsm_state65, ap_CS_fsm_state66, ap_CS_fsm_state67, ap_CS_fsm_state68, ap_CS_fsm_state69, ap_CS_fsm_state70, ap_CS_fsm_state71, ap_CS_fsm_state72, ap_CS_fsm_state73, ap_CS_fsm_state74, ap_CS_fsm_state75, ap_CS_fsm_state76, gmem_0_ARREADY, gmem_0_RVALID, ap_CS_fsm_state4, grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_ap_done, ap_CS_fsm_state78, icmp_ln39_fu_569_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln39_fu_569_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state5 => 
                if (((gmem_0_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state6 => 
                if (((gmem_0_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state7 => 
                if (((gmem_0_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state8 => 
                if (((gmem_0_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state9 => 
                if (((gmem_0_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                else
                    ap_NS_fsm <= ap_ST_fsm_state9;
                end if;
            when ap_ST_fsm_state10 => 
                if (((gmem_0_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                else
                    ap_NS_fsm <= ap_ST_fsm_state10;
                end if;
            when ap_ST_fsm_state11 => 
                if (((gmem_0_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then
                    ap_NS_fsm <= ap_ST_fsm_state12;
                else
                    ap_NS_fsm <= ap_ST_fsm_state11;
                end if;
            when ap_ST_fsm_state12 => 
                if (((gmem_0_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then
                    ap_NS_fsm <= ap_ST_fsm_state13;
                else
                    ap_NS_fsm <= ap_ST_fsm_state12;
                end if;
            when ap_ST_fsm_state13 => 
                if ((not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state13))) then
                    ap_NS_fsm <= ap_ST_fsm_state14;
                else
                    ap_NS_fsm <= ap_ST_fsm_state13;
                end if;
            when ap_ST_fsm_state14 => 
                if ((not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state14))) then
                    ap_NS_fsm <= ap_ST_fsm_state15;
                else
                    ap_NS_fsm <= ap_ST_fsm_state14;
                end if;
            when ap_ST_fsm_state15 => 
                if ((not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state15))) then
                    ap_NS_fsm <= ap_ST_fsm_state16;
                else
                    ap_NS_fsm <= ap_ST_fsm_state15;
                end if;
            when ap_ST_fsm_state16 => 
                if ((not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state16))) then
                    ap_NS_fsm <= ap_ST_fsm_state17;
                else
                    ap_NS_fsm <= ap_ST_fsm_state16;
                end if;
            when ap_ST_fsm_state17 => 
                if ((not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state17))) then
                    ap_NS_fsm <= ap_ST_fsm_state18;
                else
                    ap_NS_fsm <= ap_ST_fsm_state17;
                end if;
            when ap_ST_fsm_state18 => 
                if ((not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state18))) then
                    ap_NS_fsm <= ap_ST_fsm_state19;
                else
                    ap_NS_fsm <= ap_ST_fsm_state18;
                end if;
            when ap_ST_fsm_state19 => 
                if ((not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state19))) then
                    ap_NS_fsm <= ap_ST_fsm_state20;
                else
                    ap_NS_fsm <= ap_ST_fsm_state19;
                end if;
            when ap_ST_fsm_state20 => 
                if ((not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state20))) then
                    ap_NS_fsm <= ap_ST_fsm_state21;
                else
                    ap_NS_fsm <= ap_ST_fsm_state20;
                end if;
            when ap_ST_fsm_state21 => 
                if ((not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state21))) then
                    ap_NS_fsm <= ap_ST_fsm_state22;
                else
                    ap_NS_fsm <= ap_ST_fsm_state21;
                end if;
            when ap_ST_fsm_state22 => 
                if ((not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state22))) then
                    ap_NS_fsm <= ap_ST_fsm_state23;
                else
                    ap_NS_fsm <= ap_ST_fsm_state22;
                end if;
            when ap_ST_fsm_state23 => 
                if ((not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state23))) then
                    ap_NS_fsm <= ap_ST_fsm_state24;
                else
                    ap_NS_fsm <= ap_ST_fsm_state23;
                end if;
            when ap_ST_fsm_state24 => 
                if ((not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state24))) then
                    ap_NS_fsm <= ap_ST_fsm_state25;
                else
                    ap_NS_fsm <= ap_ST_fsm_state24;
                end if;
            when ap_ST_fsm_state25 => 
                if ((not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state25))) then
                    ap_NS_fsm <= ap_ST_fsm_state26;
                else
                    ap_NS_fsm <= ap_ST_fsm_state25;
                end if;
            when ap_ST_fsm_state26 => 
                if ((not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state26))) then
                    ap_NS_fsm <= ap_ST_fsm_state27;
                else
                    ap_NS_fsm <= ap_ST_fsm_state26;
                end if;
            when ap_ST_fsm_state27 => 
                if ((not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state27))) then
                    ap_NS_fsm <= ap_ST_fsm_state28;
                else
                    ap_NS_fsm <= ap_ST_fsm_state27;
                end if;
            when ap_ST_fsm_state28 => 
                if ((not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state28))) then
                    ap_NS_fsm <= ap_ST_fsm_state29;
                else
                    ap_NS_fsm <= ap_ST_fsm_state28;
                end if;
            when ap_ST_fsm_state29 => 
                if ((not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state29))) then
                    ap_NS_fsm <= ap_ST_fsm_state30;
                else
                    ap_NS_fsm <= ap_ST_fsm_state29;
                end if;
            when ap_ST_fsm_state30 => 
                if ((not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state30))) then
                    ap_NS_fsm <= ap_ST_fsm_state31;
                else
                    ap_NS_fsm <= ap_ST_fsm_state30;
                end if;
            when ap_ST_fsm_state31 => 
                if ((not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state31))) then
                    ap_NS_fsm <= ap_ST_fsm_state32;
                else
                    ap_NS_fsm <= ap_ST_fsm_state31;
                end if;
            when ap_ST_fsm_state32 => 
                if ((not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state32))) then
                    ap_NS_fsm <= ap_ST_fsm_state33;
                else
                    ap_NS_fsm <= ap_ST_fsm_state32;
                end if;
            when ap_ST_fsm_state33 => 
                if ((not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state33))) then
                    ap_NS_fsm <= ap_ST_fsm_state34;
                else
                    ap_NS_fsm <= ap_ST_fsm_state33;
                end if;
            when ap_ST_fsm_state34 => 
                if ((not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state34))) then
                    ap_NS_fsm <= ap_ST_fsm_state35;
                else
                    ap_NS_fsm <= ap_ST_fsm_state34;
                end if;
            when ap_ST_fsm_state35 => 
                if ((not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state35))) then
                    ap_NS_fsm <= ap_ST_fsm_state36;
                else
                    ap_NS_fsm <= ap_ST_fsm_state35;
                end if;
            when ap_ST_fsm_state36 => 
                if ((not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state36))) then
                    ap_NS_fsm <= ap_ST_fsm_state37;
                else
                    ap_NS_fsm <= ap_ST_fsm_state36;
                end if;
            when ap_ST_fsm_state37 => 
                if ((not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state37))) then
                    ap_NS_fsm <= ap_ST_fsm_state38;
                else
                    ap_NS_fsm <= ap_ST_fsm_state37;
                end if;
            when ap_ST_fsm_state38 => 
                if ((not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state38))) then
                    ap_NS_fsm <= ap_ST_fsm_state39;
                else
                    ap_NS_fsm <= ap_ST_fsm_state38;
                end if;
            when ap_ST_fsm_state39 => 
                if ((not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state39))) then
                    ap_NS_fsm <= ap_ST_fsm_state40;
                else
                    ap_NS_fsm <= ap_ST_fsm_state39;
                end if;
            when ap_ST_fsm_state40 => 
                if ((not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state40))) then
                    ap_NS_fsm <= ap_ST_fsm_state41;
                else
                    ap_NS_fsm <= ap_ST_fsm_state40;
                end if;
            when ap_ST_fsm_state41 => 
                if ((not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state41))) then
                    ap_NS_fsm <= ap_ST_fsm_state42;
                else
                    ap_NS_fsm <= ap_ST_fsm_state41;
                end if;
            when ap_ST_fsm_state42 => 
                if ((not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state42))) then
                    ap_NS_fsm <= ap_ST_fsm_state43;
                else
                    ap_NS_fsm <= ap_ST_fsm_state42;
                end if;
            when ap_ST_fsm_state43 => 
                if ((not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state43))) then
                    ap_NS_fsm <= ap_ST_fsm_state44;
                else
                    ap_NS_fsm <= ap_ST_fsm_state43;
                end if;
            when ap_ST_fsm_state44 => 
                if ((not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state44))) then
                    ap_NS_fsm <= ap_ST_fsm_state45;
                else
                    ap_NS_fsm <= ap_ST_fsm_state44;
                end if;
            when ap_ST_fsm_state45 => 
                if ((not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state45))) then
                    ap_NS_fsm <= ap_ST_fsm_state46;
                else
                    ap_NS_fsm <= ap_ST_fsm_state45;
                end if;
            when ap_ST_fsm_state46 => 
                if ((not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state46))) then
                    ap_NS_fsm <= ap_ST_fsm_state47;
                else
                    ap_NS_fsm <= ap_ST_fsm_state46;
                end if;
            when ap_ST_fsm_state47 => 
                if ((not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state47))) then
                    ap_NS_fsm <= ap_ST_fsm_state48;
                else
                    ap_NS_fsm <= ap_ST_fsm_state47;
                end if;
            when ap_ST_fsm_state48 => 
                if ((not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state48))) then
                    ap_NS_fsm <= ap_ST_fsm_state49;
                else
                    ap_NS_fsm <= ap_ST_fsm_state48;
                end if;
            when ap_ST_fsm_state49 => 
                if ((not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state49))) then
                    ap_NS_fsm <= ap_ST_fsm_state50;
                else
                    ap_NS_fsm <= ap_ST_fsm_state49;
                end if;
            when ap_ST_fsm_state50 => 
                if ((not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state50))) then
                    ap_NS_fsm <= ap_ST_fsm_state51;
                else
                    ap_NS_fsm <= ap_ST_fsm_state50;
                end if;
            when ap_ST_fsm_state51 => 
                if ((not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state51))) then
                    ap_NS_fsm <= ap_ST_fsm_state52;
                else
                    ap_NS_fsm <= ap_ST_fsm_state51;
                end if;
            when ap_ST_fsm_state52 => 
                if ((not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state52))) then
                    ap_NS_fsm <= ap_ST_fsm_state53;
                else
                    ap_NS_fsm <= ap_ST_fsm_state52;
                end if;
            when ap_ST_fsm_state53 => 
                if ((not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state53))) then
                    ap_NS_fsm <= ap_ST_fsm_state54;
                else
                    ap_NS_fsm <= ap_ST_fsm_state53;
                end if;
            when ap_ST_fsm_state54 => 
                if ((not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state54))) then
                    ap_NS_fsm <= ap_ST_fsm_state55;
                else
                    ap_NS_fsm <= ap_ST_fsm_state54;
                end if;
            when ap_ST_fsm_state55 => 
                if ((not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state55))) then
                    ap_NS_fsm <= ap_ST_fsm_state56;
                else
                    ap_NS_fsm <= ap_ST_fsm_state55;
                end if;
            when ap_ST_fsm_state56 => 
                if ((not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state56))) then
                    ap_NS_fsm <= ap_ST_fsm_state57;
                else
                    ap_NS_fsm <= ap_ST_fsm_state56;
                end if;
            when ap_ST_fsm_state57 => 
                if ((not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state57))) then
                    ap_NS_fsm <= ap_ST_fsm_state58;
                else
                    ap_NS_fsm <= ap_ST_fsm_state57;
                end if;
            when ap_ST_fsm_state58 => 
                if ((not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state58))) then
                    ap_NS_fsm <= ap_ST_fsm_state59;
                else
                    ap_NS_fsm <= ap_ST_fsm_state58;
                end if;
            when ap_ST_fsm_state59 => 
                if ((not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state59))) then
                    ap_NS_fsm <= ap_ST_fsm_state60;
                else
                    ap_NS_fsm <= ap_ST_fsm_state59;
                end if;
            when ap_ST_fsm_state60 => 
                if ((not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state60))) then
                    ap_NS_fsm <= ap_ST_fsm_state61;
                else
                    ap_NS_fsm <= ap_ST_fsm_state60;
                end if;
            when ap_ST_fsm_state61 => 
                if ((not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state61))) then
                    ap_NS_fsm <= ap_ST_fsm_state62;
                else
                    ap_NS_fsm <= ap_ST_fsm_state61;
                end if;
            when ap_ST_fsm_state62 => 
                if ((not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state62))) then
                    ap_NS_fsm <= ap_ST_fsm_state63;
                else
                    ap_NS_fsm <= ap_ST_fsm_state62;
                end if;
            when ap_ST_fsm_state63 => 
                if ((not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state63))) then
                    ap_NS_fsm <= ap_ST_fsm_state64;
                else
                    ap_NS_fsm <= ap_ST_fsm_state63;
                end if;
            when ap_ST_fsm_state64 => 
                if ((not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state64))) then
                    ap_NS_fsm <= ap_ST_fsm_state65;
                else
                    ap_NS_fsm <= ap_ST_fsm_state64;
                end if;
            when ap_ST_fsm_state65 => 
                if ((not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state65))) then
                    ap_NS_fsm <= ap_ST_fsm_state66;
                else
                    ap_NS_fsm <= ap_ST_fsm_state65;
                end if;
            when ap_ST_fsm_state66 => 
                if ((not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state66))) then
                    ap_NS_fsm <= ap_ST_fsm_state67;
                else
                    ap_NS_fsm <= ap_ST_fsm_state66;
                end if;
            when ap_ST_fsm_state67 => 
                if ((not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state67))) then
                    ap_NS_fsm <= ap_ST_fsm_state68;
                else
                    ap_NS_fsm <= ap_ST_fsm_state67;
                end if;
            when ap_ST_fsm_state68 => 
                if ((not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state68))) then
                    ap_NS_fsm <= ap_ST_fsm_state69;
                else
                    ap_NS_fsm <= ap_ST_fsm_state68;
                end if;
            when ap_ST_fsm_state69 => 
                if (((gmem_0_RVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state69))) then
                    ap_NS_fsm <= ap_ST_fsm_state70;
                else
                    ap_NS_fsm <= ap_ST_fsm_state69;
                end if;
            when ap_ST_fsm_state70 => 
                if (((gmem_0_RVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state70))) then
                    ap_NS_fsm <= ap_ST_fsm_state71;
                else
                    ap_NS_fsm <= ap_ST_fsm_state70;
                end if;
            when ap_ST_fsm_state71 => 
                if (((gmem_0_RVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state71))) then
                    ap_NS_fsm <= ap_ST_fsm_state72;
                else
                    ap_NS_fsm <= ap_ST_fsm_state71;
                end if;
            when ap_ST_fsm_state72 => 
                if (((gmem_0_RVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state72))) then
                    ap_NS_fsm <= ap_ST_fsm_state73;
                else
                    ap_NS_fsm <= ap_ST_fsm_state72;
                end if;
            when ap_ST_fsm_state73 => 
                if (((gmem_0_RVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state73))) then
                    ap_NS_fsm <= ap_ST_fsm_state74;
                else
                    ap_NS_fsm <= ap_ST_fsm_state73;
                end if;
            when ap_ST_fsm_state74 => 
                if (((gmem_0_RVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state74))) then
                    ap_NS_fsm <= ap_ST_fsm_state75;
                else
                    ap_NS_fsm <= ap_ST_fsm_state74;
                end if;
            when ap_ST_fsm_state75 => 
                if (((gmem_0_RVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state75))) then
                    ap_NS_fsm <= ap_ST_fsm_state76;
                else
                    ap_NS_fsm <= ap_ST_fsm_state75;
                end if;
            when ap_ST_fsm_state76 => 
                if (((gmem_0_RVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state76))) then
                    ap_NS_fsm <= ap_ST_fsm_state77;
                else
                    ap_NS_fsm <= ap_ST_fsm_state76;
                end if;
            when ap_ST_fsm_state77 => 
                ap_NS_fsm <= ap_ST_fsm_state78;
            when ap_ST_fsm_state78 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state78) and (grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state78;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
        Cin_cast_fu_547_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(Cin_read_reg_4223),36));

    add_ln39_1_fu_559_p2 <= std_logic_vector(unsigned(phi_mul7_fu_186) + unsigned(tmp12_reg_4418));
    add_ln39_2_fu_564_p0 <= phi_mul_fu_190;
    add_ln39_2_fu_564_p2 <= std_logic_vector(signed(add_ln39_2_fu_564_p0) + signed(Cin_cast_reg_4413));
    add_ln39_fu_575_p2 <= std_logic_vector(unsigned(to_fu_194) + unsigned(ap_const_lv5_1));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state17 <= ap_CS_fsm(16);
    ap_CS_fsm_state18 <= ap_CS_fsm(17);
    ap_CS_fsm_state19 <= ap_CS_fsm(18);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state20 <= ap_CS_fsm(19);
    ap_CS_fsm_state21 <= ap_CS_fsm(20);
    ap_CS_fsm_state22 <= ap_CS_fsm(21);
    ap_CS_fsm_state23 <= ap_CS_fsm(22);
    ap_CS_fsm_state24 <= ap_CS_fsm(23);
    ap_CS_fsm_state25 <= ap_CS_fsm(24);
    ap_CS_fsm_state26 <= ap_CS_fsm(25);
    ap_CS_fsm_state27 <= ap_CS_fsm(26);
    ap_CS_fsm_state28 <= ap_CS_fsm(27);
    ap_CS_fsm_state29 <= ap_CS_fsm(28);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state30 <= ap_CS_fsm(29);
    ap_CS_fsm_state31 <= ap_CS_fsm(30);
    ap_CS_fsm_state32 <= ap_CS_fsm(31);
    ap_CS_fsm_state33 <= ap_CS_fsm(32);
    ap_CS_fsm_state34 <= ap_CS_fsm(33);
    ap_CS_fsm_state35 <= ap_CS_fsm(34);
    ap_CS_fsm_state36 <= ap_CS_fsm(35);
    ap_CS_fsm_state37 <= ap_CS_fsm(36);
    ap_CS_fsm_state38 <= ap_CS_fsm(37);
    ap_CS_fsm_state39 <= ap_CS_fsm(38);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state40 <= ap_CS_fsm(39);
    ap_CS_fsm_state41 <= ap_CS_fsm(40);
    ap_CS_fsm_state42 <= ap_CS_fsm(41);
    ap_CS_fsm_state43 <= ap_CS_fsm(42);
    ap_CS_fsm_state44 <= ap_CS_fsm(43);
    ap_CS_fsm_state45 <= ap_CS_fsm(44);
    ap_CS_fsm_state46 <= ap_CS_fsm(45);
    ap_CS_fsm_state47 <= ap_CS_fsm(46);
    ap_CS_fsm_state48 <= ap_CS_fsm(47);
    ap_CS_fsm_state49 <= ap_CS_fsm(48);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state50 <= ap_CS_fsm(49);
    ap_CS_fsm_state51 <= ap_CS_fsm(50);
    ap_CS_fsm_state52 <= ap_CS_fsm(51);
    ap_CS_fsm_state53 <= ap_CS_fsm(52);
    ap_CS_fsm_state54 <= ap_CS_fsm(53);
    ap_CS_fsm_state55 <= ap_CS_fsm(54);
    ap_CS_fsm_state56 <= ap_CS_fsm(55);
    ap_CS_fsm_state57 <= ap_CS_fsm(56);
    ap_CS_fsm_state58 <= ap_CS_fsm(57);
    ap_CS_fsm_state59 <= ap_CS_fsm(58);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state60 <= ap_CS_fsm(59);
    ap_CS_fsm_state61 <= ap_CS_fsm(60);
    ap_CS_fsm_state62 <= ap_CS_fsm(61);
    ap_CS_fsm_state63 <= ap_CS_fsm(62);
    ap_CS_fsm_state64 <= ap_CS_fsm(63);
    ap_CS_fsm_state65 <= ap_CS_fsm(64);
    ap_CS_fsm_state66 <= ap_CS_fsm(65);
    ap_CS_fsm_state67 <= ap_CS_fsm(66);
    ap_CS_fsm_state68 <= ap_CS_fsm(67);
    ap_CS_fsm_state69 <= ap_CS_fsm(68);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state70 <= ap_CS_fsm(69);
    ap_CS_fsm_state71 <= ap_CS_fsm(70);
    ap_CS_fsm_state72 <= ap_CS_fsm(71);
    ap_CS_fsm_state73 <= ap_CS_fsm(72);
    ap_CS_fsm_state74 <= ap_CS_fsm(73);
    ap_CS_fsm_state75 <= ap_CS_fsm(74);
    ap_CS_fsm_state76 <= ap_CS_fsm(75);
    ap_CS_fsm_state77 <= ap_CS_fsm(76);
    ap_CS_fsm_state78 <= ap_CS_fsm(77);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_ST_fsm_state10_blk_assign_proc : process(gmem_0_ARREADY)
    begin
        if ((gmem_0_ARREADY = ap_const_logic_0)) then 
            ap_ST_fsm_state10_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state10_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state11_blk_assign_proc : process(gmem_0_ARREADY)
    begin
        if ((gmem_0_ARREADY = ap_const_logic_0)) then 
            ap_ST_fsm_state11_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state11_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state12_blk_assign_proc : process(gmem_0_ARREADY)
    begin
        if ((gmem_0_ARREADY = ap_const_logic_0)) then 
            ap_ST_fsm_state12_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state12_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state13_blk_assign_proc : process(gmem_0_ARREADY, gmem_0_RVALID)
    begin
        if (((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) then 
            ap_ST_fsm_state13_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state13_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state14_blk_assign_proc : process(gmem_0_ARREADY, gmem_0_RVALID)
    begin
        if (((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) then 
            ap_ST_fsm_state14_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state14_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state15_blk_assign_proc : process(gmem_0_ARREADY, gmem_0_RVALID)
    begin
        if (((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) then 
            ap_ST_fsm_state15_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state15_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state16_blk_assign_proc : process(gmem_0_ARREADY, gmem_0_RVALID)
    begin
        if (((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) then 
            ap_ST_fsm_state16_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state16_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state17_blk_assign_proc : process(gmem_0_ARREADY, gmem_0_RVALID)
    begin
        if (((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) then 
            ap_ST_fsm_state17_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state17_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state18_blk_assign_proc : process(gmem_0_ARREADY, gmem_0_RVALID)
    begin
        if (((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) then 
            ap_ST_fsm_state18_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state18_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state19_blk_assign_proc : process(gmem_0_ARREADY, gmem_0_RVALID)
    begin
        if (((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) then 
            ap_ST_fsm_state19_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state19_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state20_blk_assign_proc : process(gmem_0_ARREADY, gmem_0_RVALID)
    begin
        if (((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) then 
            ap_ST_fsm_state20_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state20_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state21_blk_assign_proc : process(gmem_0_ARREADY, gmem_0_RVALID)
    begin
        if (((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) then 
            ap_ST_fsm_state21_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state21_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state22_blk_assign_proc : process(gmem_0_ARREADY, gmem_0_RVALID)
    begin
        if (((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) then 
            ap_ST_fsm_state22_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state22_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state23_blk_assign_proc : process(gmem_0_ARREADY, gmem_0_RVALID)
    begin
        if (((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) then 
            ap_ST_fsm_state23_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state23_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state24_blk_assign_proc : process(gmem_0_ARREADY, gmem_0_RVALID)
    begin
        if (((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) then 
            ap_ST_fsm_state24_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state24_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state25_blk_assign_proc : process(gmem_0_ARREADY, gmem_0_RVALID)
    begin
        if (((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) then 
            ap_ST_fsm_state25_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state25_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state26_blk_assign_proc : process(gmem_0_ARREADY, gmem_0_RVALID)
    begin
        if (((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) then 
            ap_ST_fsm_state26_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state26_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state27_blk_assign_proc : process(gmem_0_ARREADY, gmem_0_RVALID)
    begin
        if (((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) then 
            ap_ST_fsm_state27_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state27_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state28_blk_assign_proc : process(gmem_0_ARREADY, gmem_0_RVALID)
    begin
        if (((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) then 
            ap_ST_fsm_state28_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state28_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state29_blk_assign_proc : process(gmem_0_ARREADY, gmem_0_RVALID)
    begin
        if (((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) then 
            ap_ST_fsm_state29_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state29_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;

    ap_ST_fsm_state30_blk_assign_proc : process(gmem_0_ARREADY, gmem_0_RVALID)
    begin
        if (((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) then 
            ap_ST_fsm_state30_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state30_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state31_blk_assign_proc : process(gmem_0_ARREADY, gmem_0_RVALID)
    begin
        if (((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) then 
            ap_ST_fsm_state31_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state31_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state32_blk_assign_proc : process(gmem_0_ARREADY, gmem_0_RVALID)
    begin
        if (((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) then 
            ap_ST_fsm_state32_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state32_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state33_blk_assign_proc : process(gmem_0_ARREADY, gmem_0_RVALID)
    begin
        if (((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) then 
            ap_ST_fsm_state33_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state33_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state34_blk_assign_proc : process(gmem_0_ARREADY, gmem_0_RVALID)
    begin
        if (((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) then 
            ap_ST_fsm_state34_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state34_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state35_blk_assign_proc : process(gmem_0_ARREADY, gmem_0_RVALID)
    begin
        if (((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) then 
            ap_ST_fsm_state35_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state35_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state36_blk_assign_proc : process(gmem_0_ARREADY, gmem_0_RVALID)
    begin
        if (((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) then 
            ap_ST_fsm_state36_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state36_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state37_blk_assign_proc : process(gmem_0_ARREADY, gmem_0_RVALID)
    begin
        if (((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) then 
            ap_ST_fsm_state37_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state37_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state38_blk_assign_proc : process(gmem_0_ARREADY, gmem_0_RVALID)
    begin
        if (((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) then 
            ap_ST_fsm_state38_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state38_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state39_blk_assign_proc : process(gmem_0_ARREADY, gmem_0_RVALID)
    begin
        if (((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) then 
            ap_ST_fsm_state39_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state39_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;

    ap_ST_fsm_state40_blk_assign_proc : process(gmem_0_ARREADY, gmem_0_RVALID)
    begin
        if (((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) then 
            ap_ST_fsm_state40_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state40_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state41_blk_assign_proc : process(gmem_0_ARREADY, gmem_0_RVALID)
    begin
        if (((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) then 
            ap_ST_fsm_state41_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state41_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state42_blk_assign_proc : process(gmem_0_ARREADY, gmem_0_RVALID)
    begin
        if (((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) then 
            ap_ST_fsm_state42_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state42_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state43_blk_assign_proc : process(gmem_0_ARREADY, gmem_0_RVALID)
    begin
        if (((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) then 
            ap_ST_fsm_state43_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state43_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state44_blk_assign_proc : process(gmem_0_ARREADY, gmem_0_RVALID)
    begin
        if (((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) then 
            ap_ST_fsm_state44_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state44_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state45_blk_assign_proc : process(gmem_0_ARREADY, gmem_0_RVALID)
    begin
        if (((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) then 
            ap_ST_fsm_state45_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state45_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state46_blk_assign_proc : process(gmem_0_ARREADY, gmem_0_RVALID)
    begin
        if (((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) then 
            ap_ST_fsm_state46_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state46_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state47_blk_assign_proc : process(gmem_0_ARREADY, gmem_0_RVALID)
    begin
        if (((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) then 
            ap_ST_fsm_state47_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state47_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state48_blk_assign_proc : process(gmem_0_ARREADY, gmem_0_RVALID)
    begin
        if (((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) then 
            ap_ST_fsm_state48_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state48_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state49_blk_assign_proc : process(gmem_0_ARREADY, gmem_0_RVALID)
    begin
        if (((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) then 
            ap_ST_fsm_state49_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state49_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state4_blk <= ap_const_logic_0;

    ap_ST_fsm_state50_blk_assign_proc : process(gmem_0_ARREADY, gmem_0_RVALID)
    begin
        if (((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) then 
            ap_ST_fsm_state50_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state50_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state51_blk_assign_proc : process(gmem_0_ARREADY, gmem_0_RVALID)
    begin
        if (((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) then 
            ap_ST_fsm_state51_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state51_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state52_blk_assign_proc : process(gmem_0_ARREADY, gmem_0_RVALID)
    begin
        if (((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) then 
            ap_ST_fsm_state52_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state52_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state53_blk_assign_proc : process(gmem_0_ARREADY, gmem_0_RVALID)
    begin
        if (((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) then 
            ap_ST_fsm_state53_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state53_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state54_blk_assign_proc : process(gmem_0_ARREADY, gmem_0_RVALID)
    begin
        if (((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) then 
            ap_ST_fsm_state54_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state54_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state55_blk_assign_proc : process(gmem_0_ARREADY, gmem_0_RVALID)
    begin
        if (((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) then 
            ap_ST_fsm_state55_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state55_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state56_blk_assign_proc : process(gmem_0_ARREADY, gmem_0_RVALID)
    begin
        if (((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) then 
            ap_ST_fsm_state56_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state56_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state57_blk_assign_proc : process(gmem_0_ARREADY, gmem_0_RVALID)
    begin
        if (((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) then 
            ap_ST_fsm_state57_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state57_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state58_blk_assign_proc : process(gmem_0_ARREADY, gmem_0_RVALID)
    begin
        if (((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) then 
            ap_ST_fsm_state58_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state58_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state59_blk_assign_proc : process(gmem_0_ARREADY, gmem_0_RVALID)
    begin
        if (((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) then 
            ap_ST_fsm_state59_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state59_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state5_blk_assign_proc : process(gmem_0_ARREADY)
    begin
        if ((gmem_0_ARREADY = ap_const_logic_0)) then 
            ap_ST_fsm_state5_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state5_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state60_blk_assign_proc : process(gmem_0_ARREADY, gmem_0_RVALID)
    begin
        if (((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) then 
            ap_ST_fsm_state60_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state60_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state61_blk_assign_proc : process(gmem_0_ARREADY, gmem_0_RVALID)
    begin
        if (((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) then 
            ap_ST_fsm_state61_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state61_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state62_blk_assign_proc : process(gmem_0_ARREADY, gmem_0_RVALID)
    begin
        if (((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) then 
            ap_ST_fsm_state62_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state62_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state63_blk_assign_proc : process(gmem_0_ARREADY, gmem_0_RVALID)
    begin
        if (((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) then 
            ap_ST_fsm_state63_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state63_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state64_blk_assign_proc : process(gmem_0_ARREADY, gmem_0_RVALID)
    begin
        if (((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) then 
            ap_ST_fsm_state64_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state64_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state65_blk_assign_proc : process(gmem_0_ARREADY, gmem_0_RVALID)
    begin
        if (((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) then 
            ap_ST_fsm_state65_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state65_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state66_blk_assign_proc : process(gmem_0_ARREADY, gmem_0_RVALID)
    begin
        if (((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) then 
            ap_ST_fsm_state66_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state66_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state67_blk_assign_proc : process(gmem_0_ARREADY, gmem_0_RVALID)
    begin
        if (((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) then 
            ap_ST_fsm_state67_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state67_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state68_blk_assign_proc : process(gmem_0_ARREADY, gmem_0_RVALID)
    begin
        if (((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) then 
            ap_ST_fsm_state68_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state68_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state69_blk_assign_proc : process(gmem_0_RVALID)
    begin
        if ((gmem_0_RVALID = ap_const_logic_0)) then 
            ap_ST_fsm_state69_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state69_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state6_blk_assign_proc : process(gmem_0_ARREADY)
    begin
        if ((gmem_0_ARREADY = ap_const_logic_0)) then 
            ap_ST_fsm_state6_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state6_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state70_blk_assign_proc : process(gmem_0_RVALID)
    begin
        if ((gmem_0_RVALID = ap_const_logic_0)) then 
            ap_ST_fsm_state70_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state70_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state71_blk_assign_proc : process(gmem_0_RVALID)
    begin
        if ((gmem_0_RVALID = ap_const_logic_0)) then 
            ap_ST_fsm_state71_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state71_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state72_blk_assign_proc : process(gmem_0_RVALID)
    begin
        if ((gmem_0_RVALID = ap_const_logic_0)) then 
            ap_ST_fsm_state72_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state72_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state73_blk_assign_proc : process(gmem_0_RVALID)
    begin
        if ((gmem_0_RVALID = ap_const_logic_0)) then 
            ap_ST_fsm_state73_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state73_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state74_blk_assign_proc : process(gmem_0_RVALID)
    begin
        if ((gmem_0_RVALID = ap_const_logic_0)) then 
            ap_ST_fsm_state74_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state74_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state75_blk_assign_proc : process(gmem_0_RVALID)
    begin
        if ((gmem_0_RVALID = ap_const_logic_0)) then 
            ap_ST_fsm_state75_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state75_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state76_blk_assign_proc : process(gmem_0_RVALID)
    begin
        if ((gmem_0_RVALID = ap_const_logic_0)) then 
            ap_ST_fsm_state76_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state76_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state77_blk <= ap_const_logic_0;

    ap_ST_fsm_state78_blk_assign_proc : process(grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_ap_done)
    begin
        if ((grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state78_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state78_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state7_blk_assign_proc : process(gmem_0_ARREADY)
    begin
        if ((gmem_0_ARREADY = ap_const_logic_0)) then 
            ap_ST_fsm_state7_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state7_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state8_blk_assign_proc : process(gmem_0_ARREADY)
    begin
        if ((gmem_0_ARREADY = ap_const_logic_0)) then 
            ap_ST_fsm_state8_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state8_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state9_blk_assign_proc : process(gmem_0_ARREADY)
    begin
        if ((gmem_0_ARREADY = ap_const_logic_0)) then 
            ap_ST_fsm_state9_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state9_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_state4, icmp_ln39_fu_569_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln39_fu_569_p2 = ap_const_lv1_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state4, icmp_ln39_fu_569_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln39_fu_569_p2 = ap_const_lv1_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    empty_100_fu_1201_p2 <= std_logic_vector(shift_right(unsigned(reg_412),to_integer(unsigned('0' & p_cast386_fu_1197_p1(31-1 downto 0)))));
    empty_101_fu_1207_p1 <= empty_100_fu_1201_p2(8 - 1 downto 0);
    empty_102_fu_803_p2 <= std_logic_vector(unsigned(empty_74_reg_4457) + unsigned(ap_const_lv64_7));
    empty_103_fu_828_p1 <= empty_102_fu_803_p2(2 - 1 downto 0);
    empty_104_fu_1258_p2 <= std_logic_vector(shift_right(unsigned(reg_412),to_integer(unsigned('0' & p_cast387_fu_1254_p1(31-1 downto 0)))));
    empty_105_fu_1264_p1 <= empty_104_fu_1258_p2(8 - 1 downto 0);
    empty_106_fu_832_p2 <= std_logic_vector(unsigned(empty_74_reg_4457) + unsigned(ap_const_lv64_8));
    empty_107_fu_857_p1 <= empty_106_fu_832_p2(2 - 1 downto 0);
    empty_108_fu_1327_p2 <= std_logic_vector(shift_right(unsigned(reg_412),to_integer(unsigned('0' & p_cast388_fu_1323_p1(31-1 downto 0)))));
    empty_109_fu_1333_p1 <= empty_108_fu_1327_p2(8 - 1 downto 0);
    empty_110_fu_861_p2 <= std_logic_vector(unsigned(empty_74_reg_4457) + unsigned(ap_const_lv64_9));
    empty_111_fu_886_p1 <= empty_110_fu_861_p2(2 - 1 downto 0);
    empty_112_fu_1377_p2 <= std_logic_vector(shift_right(unsigned(reg_412),to_integer(unsigned('0' & p_cast389_fu_1373_p1(31-1 downto 0)))));
    empty_113_fu_1383_p1 <= empty_112_fu_1377_p2(8 - 1 downto 0);
    empty_114_fu_911_p2 <= std_logic_vector(unsigned(empty_74_reg_4457) + unsigned(ap_const_lv64_A));
    empty_115_fu_936_p1 <= empty_114_fu_911_p2(2 - 1 downto 0);
    empty_116_fu_1427_p2 <= std_logic_vector(shift_right(unsigned(reg_412),to_integer(unsigned('0' & p_cast390_fu_1423_p1(31-1 downto 0)))));
    empty_117_fu_1433_p1 <= empty_116_fu_1427_p2(8 - 1 downto 0);
    empty_118_fu_961_p2 <= std_logic_vector(unsigned(empty_74_reg_4457) + unsigned(ap_const_lv64_B));
    empty_119_fu_986_p1 <= empty_118_fu_961_p2(2 - 1 downto 0);
    empty_120_fu_1477_p2 <= std_logic_vector(shift_right(unsigned(reg_412),to_integer(unsigned('0' & p_cast391_fu_1473_p1(31-1 downto 0)))));
    empty_121_fu_1483_p1 <= empty_120_fu_1477_p2(8 - 1 downto 0);
    empty_122_fu_1011_p2 <= std_logic_vector(unsigned(empty_74_reg_4457) + unsigned(ap_const_lv64_C));
    empty_123_fu_1036_p1 <= empty_122_fu_1011_p2(2 - 1 downto 0);
    empty_124_fu_1527_p2 <= std_logic_vector(shift_right(unsigned(reg_412),to_integer(unsigned('0' & p_cast392_fu_1523_p1(31-1 downto 0)))));
    empty_125_fu_1533_p1 <= empty_124_fu_1527_p2(8 - 1 downto 0);
    empty_126_fu_1061_p2 <= std_logic_vector(unsigned(empty_74_reg_4457) + unsigned(ap_const_lv64_D));
    empty_127_fu_1086_p1 <= empty_126_fu_1061_p2(2 - 1 downto 0);
    empty_128_fu_1577_p2 <= std_logic_vector(shift_right(unsigned(reg_412),to_integer(unsigned('0' & p_cast393_fu_1573_p1(31-1 downto 0)))));
    empty_129_fu_1583_p1 <= empty_128_fu_1577_p2(8 - 1 downto 0);
    empty_130_fu_1111_p2 <= std_logic_vector(unsigned(empty_74_reg_4457) + unsigned(ap_const_lv64_E));
    empty_131_fu_1136_p1 <= empty_130_fu_1111_p2(2 - 1 downto 0);
    empty_132_fu_1627_p2 <= std_logic_vector(shift_right(unsigned(reg_412),to_integer(unsigned('0' & p_cast394_fu_1623_p1(31-1 downto 0)))));
    empty_133_fu_1633_p1 <= empty_132_fu_1627_p2(8 - 1 downto 0);
    empty_134_fu_1140_p2 <= std_logic_vector(unsigned(empty_74_reg_4457) + unsigned(ap_const_lv64_F));
    empty_135_fu_1165_p1 <= empty_134_fu_1140_p2(2 - 1 downto 0);
    empty_136_fu_1677_p2 <= std_logic_vector(shift_right(unsigned(reg_412),to_integer(unsigned('0' & p_cast395_fu_1673_p1(31-1 downto 0)))));
    empty_137_fu_1683_p1 <= empty_136_fu_1677_p2(8 - 1 downto 0);
    empty_138_fu_1211_p2 <= std_logic_vector(signed(p_cast379_reg_4450) + signed(weights6_read_reg_4243));
    empty_139_fu_1687_p1 <= gmem_0_RDATA(30 - 1 downto 0);
    empty_140_fu_1235_p1 <= empty_138_fu_1211_p2(2 - 1 downto 0);
    empty_141_fu_1731_p2 <= std_logic_vector(shift_right(unsigned(empty_139_reg_4880),to_integer(unsigned('0' & p_cast170_fu_1727_p1(30-1 downto 0)))));
    empty_142_fu_1736_p1 <= gmem_0_RDATA(28 - 1 downto 0);
    empty_143_fu_1288_p1 <= empty_73_fu_1243_p2(2 - 1 downto 0);
    empty_144_fu_1790_p2 <= std_logic_vector(shift_right(unsigned(empty_142_reg_4896),to_integer(unsigned('0' & p_cast174_fu_1786_p1(28-1 downto 0)))));
    empty_145_fu_1337_p2 <= std_logic_vector(unsigned(empty_73_reg_4717) + unsigned(ap_const_lv64_1));
    empty_146_fu_1795_p1 <= gmem_0_RDATA(28 - 1 downto 0);
    empty_147_fu_1362_p1 <= empty_145_fu_1337_p2(2 - 1 downto 0);
    empty_148_fu_1843_p2 <= std_logic_vector(shift_right(unsigned(empty_146_reg_4917),to_integer(unsigned('0' & p_cast177_fu_1839_p1(28-1 downto 0)))));
    empty_149_fu_1387_p2 <= std_logic_vector(unsigned(empty_73_reg_4717) + unsigned(ap_const_lv64_2));
    empty_150_fu_1848_p1 <= gmem_0_RDATA(28 - 1 downto 0);
    empty_151_fu_1412_p1 <= empty_149_fu_1387_p2(2 - 1 downto 0);
    empty_152_fu_1896_p2 <= std_logic_vector(shift_right(unsigned(empty_150_reg_4938),to_integer(unsigned('0' & p_cast180_fu_1892_p1(28-1 downto 0)))));
    empty_153_fu_1437_p2 <= std_logic_vector(unsigned(empty_73_reg_4717) + unsigned(ap_const_lv64_3));
    empty_154_fu_1901_p1 <= gmem_0_RDATA(28 - 1 downto 0);
    empty_155_fu_1462_p1 <= empty_153_fu_1437_p2(2 - 1 downto 0);
    empty_156_fu_1949_p2 <= std_logic_vector(shift_right(unsigned(empty_154_reg_4959),to_integer(unsigned('0' & p_cast183_fu_1945_p1(28-1 downto 0)))));
    empty_157_fu_1487_p2 <= std_logic_vector(unsigned(empty_73_reg_4717) + unsigned(ap_const_lv64_4));
    empty_158_fu_1954_p1 <= gmem_0_RDATA(28 - 1 downto 0);
    empty_159_fu_1512_p1 <= empty_157_fu_1487_p2(2 - 1 downto 0);
    empty_160_fu_2002_p2 <= std_logic_vector(shift_right(unsigned(empty_158_reg_4980),to_integer(unsigned('0' & p_cast186_fu_1998_p1(28-1 downto 0)))));
    empty_161_fu_1537_p2 <= std_logic_vector(unsigned(empty_73_reg_4717) + unsigned(ap_const_lv64_5));
    empty_162_fu_2007_p1 <= gmem_0_RDATA(28 - 1 downto 0);
    empty_163_fu_1562_p1 <= empty_161_fu_1537_p2(2 - 1 downto 0);
    empty_164_fu_2084_p2 <= std_logic_vector(shift_right(unsigned(empty_162_reg_5001),to_integer(unsigned('0' & p_cast189_fu_2080_p1(28-1 downto 0)))));
    empty_165_fu_1587_p2 <= std_logic_vector(unsigned(empty_73_reg_4717) + unsigned(ap_const_lv64_6));
    empty_166_fu_2089_p1 <= gmem_0_RDATA(28 - 1 downto 0);
    empty_167_fu_1612_p1 <= empty_165_fu_1587_p2(2 - 1 downto 0);
    empty_168_fu_2108_p2 <= std_logic_vector(shift_right(unsigned(empty_166_reg_5033),to_integer(unsigned('0' & p_cast192_fu_2104_p1(28-1 downto 0)))));
    empty_169_fu_1637_p2 <= std_logic_vector(unsigned(empty_73_reg_4717) + unsigned(ap_const_lv64_7));
    empty_170_fu_2113_p1 <= gmem_0_RDATA(28 - 1 downto 0);
    empty_171_fu_1662_p1 <= empty_169_fu_1637_p2(2 - 1 downto 0);
    empty_172_fu_2132_p2 <= std_logic_vector(shift_right(unsigned(empty_170_reg_5043),to_integer(unsigned('0' & p_cast195_fu_2128_p1(28-1 downto 0)))));
    empty_173_fu_1691_p2 <= std_logic_vector(unsigned(empty_73_reg_4717) + unsigned(ap_const_lv64_8));
    empty_174_fu_2137_p1 <= gmem_0_RDATA(28 - 1 downto 0);
    empty_175_fu_1716_p1 <= empty_173_fu_1691_p2(2 - 1 downto 0);
    empty_176_fu_2185_p2 <= std_logic_vector(shift_right(unsigned(empty_174_reg_5053),to_integer(unsigned('0' & p_cast198_fu_2181_p1(28-1 downto 0)))));
    empty_177_fu_1740_p2 <= std_logic_vector(unsigned(empty_73_reg_4717) + unsigned(ap_const_lv64_9));
    empty_178_fu_2190_p1 <= gmem_0_RDATA(28 - 1 downto 0);
    empty_179_fu_1765_p1 <= empty_177_fu_1740_p2(2 - 1 downto 0);
    empty_180_fu_2238_p2 <= std_logic_vector(shift_right(unsigned(empty_178_reg_5074),to_integer(unsigned('0' & p_cast201_fu_2234_p1(28-1 downto 0)))));
    empty_181_fu_1799_p2 <= std_logic_vector(unsigned(empty_73_reg_4717) + unsigned(ap_const_lv64_A));
    empty_182_fu_2243_p1 <= gmem_0_RDATA(28 - 1 downto 0);
    empty_183_fu_1824_p1 <= empty_181_fu_1799_p2(2 - 1 downto 0);
    empty_184_fu_2291_p2 <= std_logic_vector(shift_right(unsigned(empty_182_reg_5095),to_integer(unsigned('0' & p_cast204_fu_2287_p1(28-1 downto 0)))));
    empty_185_fu_1852_p2 <= std_logic_vector(unsigned(empty_73_reg_4717) + unsigned(ap_const_lv64_B));
    empty_186_fu_2296_p1 <= gmem_0_RDATA(28 - 1 downto 0);
    empty_187_fu_1877_p1 <= empty_185_fu_1852_p2(2 - 1 downto 0);
    empty_188_fu_2344_p2 <= std_logic_vector(shift_right(unsigned(empty_186_reg_5116),to_integer(unsigned('0' & p_cast207_fu_2340_p1(28-1 downto 0)))));
    empty_189_fu_1905_p2 <= std_logic_vector(unsigned(empty_73_reg_4717) + unsigned(ap_const_lv64_C));
    empty_190_fu_2349_p1 <= gmem_0_RDATA(28 - 1 downto 0);
    empty_191_fu_1930_p1 <= empty_189_fu_1905_p2(2 - 1 downto 0);
    empty_192_fu_2397_p2 <= std_logic_vector(shift_right(unsigned(empty_190_reg_5137),to_integer(unsigned('0' & p_cast210_fu_2393_p1(28-1 downto 0)))));
    empty_193_fu_1958_p2 <= std_logic_vector(unsigned(empty_73_reg_4717) + unsigned(ap_const_lv64_D));
    empty_194_fu_2402_p1 <= gmem_0_RDATA(28 - 1 downto 0);
    empty_195_fu_1983_p1 <= empty_193_fu_1958_p2(2 - 1 downto 0);
    empty_196_fu_2450_p2 <= std_logic_vector(shift_right(unsigned(empty_194_reg_5158),to_integer(unsigned('0' & p_cast213_fu_2446_p1(28-1 downto 0)))));
    empty_197_fu_2011_p2 <= std_logic_vector(unsigned(empty_73_reg_4717) + unsigned(ap_const_lv64_E));
    empty_198_fu_2455_p1 <= gmem_0_RDATA(28 - 1 downto 0);
    empty_199_fu_2036_p1 <= empty_197_fu_2011_p2(2 - 1 downto 0);
    empty_200_fu_2503_p2 <= std_logic_vector(shift_right(unsigned(empty_198_reg_5179),to_integer(unsigned('0' & p_cast216_fu_2499_p1(28-1 downto 0)))));
    empty_201_fu_2040_p2 <= std_logic_vector(unsigned(empty_73_reg_4717) + unsigned(ap_const_lv64_F));
    empty_202_fu_2508_p1 <= gmem_0_RDATA(28 - 1 downto 0);
    empty_203_fu_2065_p1 <= empty_201_fu_2040_p2(2 - 1 downto 0);
    empty_204_fu_2556_p2 <= std_logic_vector(shift_right(unsigned(empty_202_reg_5200),to_integer(unsigned('0' & p_cast219_fu_2552_p1(28-1 downto 0)))));
    empty_205_fu_1828_p1 <= empty_144_fu_1790_p2(4 - 1 downto 0);
    empty_206_fu_1881_p1 <= empty_148_fu_1843_p2(4 - 1 downto 0);
    empty_207_fu_1934_p1 <= empty_152_fu_1896_p2(4 - 1 downto 0);
    empty_208_fu_1987_p1 <= empty_156_fu_1949_p2(4 - 1 downto 0);
    empty_209_fu_2069_p1 <= empty_160_fu_2002_p2(4 - 1 downto 0);
    empty_210_fu_2093_p1 <= empty_164_fu_2084_p2(4 - 1 downto 0);
    empty_211_fu_2117_p1 <= empty_168_fu_2108_p2(4 - 1 downto 0);
    empty_212_fu_2141_p1 <= empty_172_fu_2132_p2(4 - 1 downto 0);
    empty_213_fu_2194_p1 <= empty_176_fu_2185_p2(4 - 1 downto 0);
    empty_214_fu_2247_p1 <= empty_180_fu_2238_p2(4 - 1 downto 0);
    empty_215_fu_2300_p1 <= empty_184_fu_2291_p2(4 - 1 downto 0);
    empty_216_fu_2353_p1 <= empty_188_fu_2344_p2(4 - 1 downto 0);
    empty_217_fu_2406_p1 <= empty_192_fu_2397_p2(4 - 1 downto 0);
    empty_218_fu_2459_p1 <= empty_196_fu_2450_p2(4 - 1 downto 0);
    empty_219_fu_2512_p1 <= empty_200_fu_2503_p2(4 - 1 downto 0);
    empty_220_fu_2561_p1 <= empty_204_fu_2556_p2(4 - 1 downto 0);
    empty_221_fu_2565_p1 <= gmem_0_RDATA(26 - 1 downto 0);
    empty_222_fu_1312_p1 <= empty_72_fu_1239_p2(2 - 1 downto 0);
    empty_223_fu_2609_p2 <= std_logic_vector(shift_right(unsigned(empty_221_reg_5226),to_integer(unsigned('0' & p_cast238_fu_2605_p1(26-1 downto 0)))));
    empty_224_fu_2145_p2 <= std_logic_vector(unsigned(empty_72_reg_4698) + unsigned(ap_const_lv64_1));
    empty_225_fu_2614_p1 <= gmem_0_RDATA(26 - 1 downto 0);
    empty_226_fu_2170_p1 <= empty_224_fu_2145_p2(2 - 1 downto 0);
    empty_227_fu_2662_p2 <= std_logic_vector(shift_right(unsigned(empty_225_reg_5242),to_integer(unsigned('0' & p_cast241_fu_2658_p1(26-1 downto 0)))));
    empty_228_fu_2198_p2 <= std_logic_vector(unsigned(empty_72_reg_4698) + unsigned(ap_const_lv64_2));
    empty_229_fu_2667_p1 <= gmem_0_RDATA(26 - 1 downto 0);
    empty_230_fu_2223_p1 <= empty_228_fu_2198_p2(2 - 1 downto 0);
    empty_231_fu_2715_p2 <= std_logic_vector(shift_right(unsigned(empty_229_reg_5263),to_integer(unsigned('0' & p_cast244_fu_2711_p1(26-1 downto 0)))));
    empty_232_fu_2251_p2 <= std_logic_vector(unsigned(empty_72_reg_4698) + unsigned(ap_const_lv64_3));
    empty_233_fu_2720_p1 <= gmem_0_RDATA(26 - 1 downto 0);
    empty_234_fu_2276_p1 <= empty_232_fu_2251_p2(2 - 1 downto 0);
    empty_235_fu_2768_p2 <= std_logic_vector(shift_right(unsigned(empty_233_reg_5284),to_integer(unsigned('0' & p_cast247_fu_2764_p1(26-1 downto 0)))));
    empty_236_fu_2304_p2 <= std_logic_vector(unsigned(empty_72_reg_4698) + unsigned(ap_const_lv64_4));
    empty_237_fu_2773_p1 <= gmem_0_RDATA(26 - 1 downto 0);
    empty_238_fu_2329_p1 <= empty_236_fu_2304_p2(2 - 1 downto 0);
    empty_239_fu_2821_p2 <= std_logic_vector(shift_right(unsigned(empty_237_reg_5305),to_integer(unsigned('0' & p_cast250_fu_2817_p1(26-1 downto 0)))));
    empty_240_fu_2357_p2 <= std_logic_vector(unsigned(empty_72_reg_4698) + unsigned(ap_const_lv64_5));
    empty_241_fu_2826_p1 <= gmem_0_RDATA(26 - 1 downto 0);
    empty_242_fu_2382_p1 <= empty_240_fu_2357_p2(2 - 1 downto 0);
    empty_243_fu_2903_p2 <= std_logic_vector(shift_right(unsigned(empty_241_reg_5326),to_integer(unsigned('0' & p_cast253_fu_2899_p1(26-1 downto 0)))));
    empty_244_fu_2410_p2 <= std_logic_vector(unsigned(empty_72_reg_4698) + unsigned(ap_const_lv64_6));
    empty_245_fu_2908_p1 <= gmem_0_RDATA(26 - 1 downto 0);
    empty_246_fu_2435_p1 <= empty_244_fu_2410_p2(2 - 1 downto 0);
    empty_247_fu_2927_p2 <= std_logic_vector(shift_right(unsigned(empty_245_reg_5358),to_integer(unsigned('0' & p_cast256_fu_2923_p1(26-1 downto 0)))));
    empty_248_fu_2463_p2 <= std_logic_vector(unsigned(empty_72_reg_4698) + unsigned(ap_const_lv64_7));
    empty_249_fu_2932_p1 <= gmem_0_RDATA(26 - 1 downto 0);
    empty_250_fu_2488_p1 <= empty_248_fu_2463_p2(2 - 1 downto 0);
    empty_251_fu_2989_p2 <= std_logic_vector(shift_right(unsigned(empty_249_reg_5368),to_integer(unsigned('0' & p_cast259_fu_2985_p1(26-1 downto 0)))));
    empty_252_fu_2516_p2 <= std_logic_vector(unsigned(empty_72_reg_4698) + unsigned(ap_const_lv64_8));
    empty_253_fu_2994_p1 <= gmem_0_RDATA(26 - 1 downto 0);
    empty_254_fu_2541_p1 <= empty_252_fu_2516_p2(2 - 1 downto 0);
    empty_255_fu_3051_p2 <= std_logic_vector(shift_right(unsigned(empty_253_reg_5389),to_integer(unsigned('0' & p_cast262_fu_3047_p1(26-1 downto 0)))));
    empty_256_fu_2569_p2 <= std_logic_vector(unsigned(empty_72_reg_4698) + unsigned(ap_const_lv64_9));
    empty_257_fu_3056_p1 <= gmem_0_RDATA(26 - 1 downto 0);
    empty_258_fu_2594_p1 <= empty_256_fu_2569_p2(2 - 1 downto 0);
    empty_259_fu_3113_p2 <= std_logic_vector(shift_right(unsigned(empty_257_reg_5410),to_integer(unsigned('0' & p_cast265_fu_3109_p1(26-1 downto 0)))));
    empty_260_fu_2618_p2 <= std_logic_vector(unsigned(empty_72_reg_4698) + unsigned(ap_const_lv64_A));
    empty_261_fu_3118_p1 <= gmem_0_RDATA(26 - 1 downto 0);
    empty_262_fu_2643_p1 <= empty_260_fu_2618_p2(2 - 1 downto 0);
    empty_263_fu_3175_p2 <= std_logic_vector(shift_right(unsigned(empty_261_reg_5431),to_integer(unsigned('0' & p_cast268_fu_3171_p1(26-1 downto 0)))));
    empty_264_fu_2671_p2 <= std_logic_vector(unsigned(empty_72_reg_4698) + unsigned(ap_const_lv64_B));
    empty_265_fu_3180_p1 <= gmem_0_RDATA(26 - 1 downto 0);
    empty_266_fu_2696_p1 <= empty_264_fu_2671_p2(2 - 1 downto 0);
    empty_267_fu_3237_p2 <= std_logic_vector(shift_right(unsigned(empty_265_reg_5452),to_integer(unsigned('0' & p_cast271_fu_3233_p1(26-1 downto 0)))));
    empty_268_fu_2724_p2 <= std_logic_vector(unsigned(empty_72_reg_4698) + unsigned(ap_const_lv64_C));
    empty_269_fu_3242_p1 <= gmem_0_RDATA(26 - 1 downto 0);
    empty_270_fu_2749_p1 <= empty_268_fu_2724_p2(2 - 1 downto 0);
    empty_271_fu_3299_p2 <= std_logic_vector(shift_right(unsigned(empty_269_reg_5473),to_integer(unsigned('0' & p_cast274_fu_3295_p1(26-1 downto 0)))));
    empty_272_fu_2777_p2 <= std_logic_vector(unsigned(empty_72_reg_4698) + unsigned(ap_const_lv64_D));
    empty_273_fu_3304_p1 <= gmem_0_RDATA(26 - 1 downto 0);
    empty_274_fu_2802_p1 <= empty_272_fu_2777_p2(2 - 1 downto 0);
    empty_275_fu_3361_p2 <= std_logic_vector(shift_right(unsigned(empty_273_reg_5494),to_integer(unsigned('0' & p_cast277_fu_3357_p1(26-1 downto 0)))));
    empty_276_fu_2830_p2 <= std_logic_vector(unsigned(empty_72_reg_4698) + unsigned(ap_const_lv64_E));
    empty_277_fu_3366_p1 <= gmem_0_RDATA(26 - 1 downto 0);
    empty_278_fu_2855_p1 <= empty_276_fu_2830_p2(2 - 1 downto 0);
    empty_279_fu_3423_p2 <= std_logic_vector(shift_right(unsigned(empty_277_reg_5515),to_integer(unsigned('0' & p_cast280_fu_3419_p1(26-1 downto 0)))));
    empty_280_fu_2859_p2 <= std_logic_vector(unsigned(empty_72_reg_4698) + unsigned(ap_const_lv64_F));
    empty_281_fu_3428_p1 <= gmem_0_RDATA(26 - 1 downto 0);
    empty_282_fu_2884_p1 <= empty_280_fu_2859_p2(2 - 1 downto 0);
    empty_283_fu_3485_p2 <= std_logic_vector(shift_right(unsigned(empty_281_reg_5536),to_integer(unsigned('0' & p_cast283_fu_3481_p1(26-1 downto 0)))));
    empty_284_fu_2647_p1 <= empty_223_fu_2609_p2(2 - 1 downto 0);
    empty_285_fu_2700_p1 <= empty_227_fu_2662_p2(2 - 1 downto 0);
    empty_286_fu_2753_p1 <= empty_231_fu_2715_p2(2 - 1 downto 0);
    empty_287_fu_2806_p1 <= empty_235_fu_2768_p2(2 - 1 downto 0);
    empty_288_fu_2888_p1 <= empty_239_fu_2821_p2(2 - 1 downto 0);
    empty_289_fu_2912_p1 <= empty_243_fu_2903_p2(2 - 1 downto 0);
    empty_290_fu_2936_p1 <= empty_247_fu_2927_p2(2 - 1 downto 0);
    empty_291_fu_2998_p1 <= empty_251_fu_2989_p2(2 - 1 downto 0);
    empty_292_fu_3060_p1 <= empty_255_fu_3051_p2(2 - 1 downto 0);
    empty_293_fu_3122_p1 <= empty_259_fu_3113_p2(2 - 1 downto 0);
    empty_294_fu_3184_p1 <= empty_263_fu_3175_p2(2 - 1 downto 0);
    empty_295_fu_3246_p1 <= empty_267_fu_3237_p2(2 - 1 downto 0);
    empty_296_fu_3308_p1 <= empty_271_fu_3299_p2(2 - 1 downto 0);
    empty_297_fu_3370_p1 <= empty_275_fu_3361_p2(2 - 1 downto 0);
    empty_298_fu_3432_p1 <= empty_279_fu_3423_p2(2 - 1 downto 0);
    empty_299_fu_3490_p1 <= empty_283_fu_3485_p2(2 - 1 downto 0);
    empty_300_fu_2949_p2 <= std_logic_vector(signed(tmp13_cast_fu_2945_p1) + signed(weights6_read_reg_4243));
    empty_301_fu_3494_p1 <= gmem_0_RDATA(30 - 1 downto 0);
    empty_302_fu_2974_p1 <= empty_300_fu_2949_p2(2 - 1 downto 0);
    empty_303_fu_3547_p2 <= std_logic_vector(shift_right(unsigned(empty_301_reg_5562),to_integer(unsigned('0' & p_cast303_fu_3543_p1(30-1 downto 0)))));
    empty_304_fu_3011_p2 <= std_logic_vector(signed(tmp14_cast_fu_3007_p1) + signed(weights6_read_reg_4243));
    empty_305_fu_3552_p1 <= gmem_0_RDATA(30 - 1 downto 0);
    empty_306_fu_3036_p1 <= empty_304_fu_3011_p2(2 - 1 downto 0);
    empty_307_fu_3615_p2 <= std_logic_vector(shift_right(unsigned(empty_305_reg_5578),to_integer(unsigned('0' & p_cast307_fu_3611_p1(30-1 downto 0)))));
    empty_308_fu_3073_p2 <= std_logic_vector(signed(tmp15_cast_fu_3069_p1) + signed(weights6_read_reg_4243));
    empty_309_fu_3620_p1 <= gmem_0_RDATA(30 - 1 downto 0);
    empty_310_fu_3098_p1 <= empty_308_fu_3073_p2(2 - 1 downto 0);
    empty_311_fu_3683_p2 <= std_logic_vector(shift_right(unsigned(empty_309_reg_5599),to_integer(unsigned('0' & p_cast311_fu_3679_p1(30-1 downto 0)))));
    empty_312_fu_3135_p2 <= std_logic_vector(signed(tmp16_cast_fu_3131_p1) + signed(weights6_read_reg_4243));
    empty_313_fu_3688_p1 <= gmem_0_RDATA(30 - 1 downto 0);
    empty_314_fu_3160_p1 <= empty_312_fu_3135_p2(2 - 1 downto 0);
    empty_315_fu_3827_p2 <= std_logic_vector(shift_right(unsigned(empty_313_reg_5620),to_integer(unsigned('0' & p_cast315_fu_3823_p1(30-1 downto 0)))));
    empty_316_fu_3197_p2 <= std_logic_vector(signed(tmp17_cast_fu_3193_p1) + signed(weights6_read_reg_4243));
    empty_317_fu_3832_p1 <= gmem_0_RDATA(30 - 1 downto 0);
    empty_318_fu_3222_p1 <= empty_316_fu_3197_p2(2 - 1 downto 0);
    empty_319_fu_3857_p2 <= std_logic_vector(shift_right(unsigned(empty_317_reg_5663),to_integer(unsigned('0' & p_cast319_fu_3853_p1(30-1 downto 0)))));
    empty_320_fu_3259_p2 <= std_logic_vector(signed(tmp18_cast_fu_3255_p1) + signed(weights6_read_reg_4243));
    empty_321_fu_3862_p1 <= gmem_0_RDATA(30 - 1 downto 0);
    empty_322_fu_3284_p1 <= empty_320_fu_3259_p2(2 - 1 downto 0);
    empty_323_fu_3887_p2 <= std_logic_vector(shift_right(unsigned(empty_321_reg_5673),to_integer(unsigned('0' & p_cast323_fu_3883_p1(30-1 downto 0)))));
    empty_324_fu_3321_p2 <= std_logic_vector(signed(tmp19_cast_fu_3317_p1) + signed(weights6_read_reg_4243));
    empty_325_fu_3892_p1 <= gmem_0_RDATA(30 - 1 downto 0);
    empty_326_fu_3346_p1 <= empty_324_fu_3321_p2(2 - 1 downto 0);
    empty_327_fu_3917_p2 <= std_logic_vector(shift_right(unsigned(empty_325_reg_5683),to_integer(unsigned('0' & p_cast327_fu_3913_p1(30-1 downto 0)))));
    empty_328_fu_3383_p2 <= std_logic_vector(signed(tmp20_cast_fu_3379_p1) + signed(weights6_read_reg_4243));
    empty_329_fu_3922_p1 <= gmem_0_RDATA(30 - 1 downto 0);
    empty_330_fu_3408_p1 <= empty_328_fu_3383_p2(2 - 1 downto 0);
    empty_331_fu_3947_p2 <= std_logic_vector(shift_right(unsigned(empty_329_reg_5693),to_integer(unsigned('0' & p_cast331_fu_3943_p1(30-1 downto 0)))));
    empty_332_fu_3445_p2 <= std_logic_vector(signed(tmp21_cast_fu_3441_p1) + signed(weights6_read_reg_4243));
    empty_333_fu_3952_p1 <= gmem_0_RDATA(30 - 1 downto 0);
    empty_334_fu_3470_p1 <= empty_332_fu_3445_p2(2 - 1 downto 0);
    empty_335_fu_3977_p2 <= std_logic_vector(shift_right(unsigned(empty_333_reg_5703),to_integer(unsigned('0' & p_cast335_fu_3973_p1(30-1 downto 0)))));
    empty_336_fu_3507_p2 <= std_logic_vector(signed(tmp22_cast_fu_3503_p1) + signed(weights6_read_reg_4243));
    empty_337_fu_3982_p1 <= gmem_0_RDATA(30 - 1 downto 0);
    empty_338_fu_3532_p1 <= empty_336_fu_3507_p2(2 - 1 downto 0);
    empty_339_fu_4007_p2 <= std_logic_vector(shift_right(unsigned(empty_337_reg_5713),to_integer(unsigned('0' & p_cast339_fu_4003_p1(30-1 downto 0)))));
    empty_340_fu_3565_p2 <= std_logic_vector(signed(tmp23_cast_fu_3561_p1) + signed(weights6_read_reg_4243));
    empty_341_fu_4012_p1 <= gmem_0_RDATA(30 - 1 downto 0);
    empty_342_fu_3590_p1 <= empty_340_fu_3565_p2(2 - 1 downto 0);
    empty_343_fu_4037_p2 <= std_logic_vector(shift_right(unsigned(empty_341_reg_5723),to_integer(unsigned('0' & p_cast343_fu_4033_p1(30-1 downto 0)))));
    empty_344_fu_3633_p2 <= std_logic_vector(signed(tmp24_cast_fu_3629_p1) + signed(weights6_read_reg_4243));
    empty_345_fu_4042_p1 <= gmem_0_RDATA(30 - 1 downto 0);
    empty_346_fu_3658_p1 <= empty_344_fu_3633_p2(2 - 1 downto 0);
    empty_347_fu_4067_p2 <= std_logic_vector(shift_right(unsigned(empty_345_reg_5733),to_integer(unsigned('0' & p_cast347_fu_4063_p1(30-1 downto 0)))));
    empty_348_fu_3701_p2 <= std_logic_vector(signed(tmp25_cast_fu_3697_p1) + signed(weights6_read_reg_4243));
    empty_349_fu_4072_p1 <= gmem_0_RDATA(30 - 1 downto 0);
    empty_350_fu_3726_p1 <= empty_348_fu_3701_p2(2 - 1 downto 0);
    empty_351_fu_4097_p2 <= std_logic_vector(shift_right(unsigned(empty_349_reg_5743),to_integer(unsigned('0' & p_cast351_fu_4093_p1(30-1 downto 0)))));
    empty_352_fu_3739_p2 <= std_logic_vector(signed(tmp26_cast_fu_3735_p1) + signed(weights6_read_reg_4243));
    empty_353_fu_4102_p1 <= gmem_0_RDATA(30 - 1 downto 0);
    empty_354_fu_3764_p1 <= empty_352_fu_3739_p2(2 - 1 downto 0);
    empty_355_fu_4127_p2 <= std_logic_vector(shift_right(unsigned(empty_353_reg_5753),to_integer(unsigned('0' & p_cast355_fu_4123_p1(30-1 downto 0)))));
    empty_356_fu_3777_p2 <= std_logic_vector(signed(tmp27_cast_fu_3773_p1) + signed(weights6_read_reg_4243));
    empty_357_fu_4132_p1 <= gmem_0_RDATA(30 - 1 downto 0);
    empty_358_fu_3802_p1 <= empty_356_fu_3777_p2(2 - 1 downto 0);
    empty_359_fu_4157_p2 <= std_logic_vector(shift_right(unsigned(empty_357_reg_5763),to_integer(unsigned('0' & p_cast359_fu_4153_p1(30-1 downto 0)))));
    empty_66_fu_416_p0 <= W;
    empty_66_fu_416_p2 <= std_logic_vector(shift_left(unsigned(empty_66_fu_416_p0),to_integer(unsigned('0' & ap_const_lv32_2(31-1 downto 0)))));
    empty_67_fu_535_p2 <= std_logic_vector(shift_left(unsigned(grp_fu_360_p2),to_integer(unsigned('0' & ap_const_lv32_2(31-1 downto 0)))));
    empty_68_fu_434_p0 <= W;
    empty_68_fu_434_p2 <= std_logic_vector(shift_left(unsigned(empty_68_fu_434_p0),to_integer(unsigned('0' & ap_const_lv32_3(31-1 downto 0)))));
    empty_69_fu_440_p0 <= W;
    empty_69_fu_440_p2 <= std_logic_vector(shift_left(unsigned(empty_69_fu_440_p0),to_integer(unsigned('0' & ap_const_lv32_1(31-1 downto 0)))));
    empty_70_fu_541_p2 <= std_logic_vector(shift_left(unsigned(grp_fu_360_p2),to_integer(unsigned('0' & ap_const_lv32_3(31-1 downto 0)))));
    empty_71_fu_470_p0 <= W;
    empty_71_fu_470_p2 <= std_logic_vector(shift_left(unsigned(empty_71_fu_470_p0),to_integer(unsigned('0' & ap_const_lv32_4(31-1 downto 0)))));
    empty_72_fu_1239_p2 <= std_logic_vector(signed(p_cast379_reg_4450) + signed(weights2_read_reg_4233));
    empty_73_fu_1243_p2 <= std_logic_vector(signed(p_cast379_reg_4450) + signed(weights4_read_reg_4238));
    empty_74_fu_585_p2 <= std_logic_vector(signed(p_cast379_fu_581_p1) + signed(weights8_read_reg_4263));
    empty_75_fu_610_p1 <= empty_74_fu_585_p2(2 - 1 downto 0);
    empty_76_fu_901_p2 <= std_logic_vector(shift_right(unsigned(reg_412),to_integer(unsigned('0' & p_cast380_fu_897_p1(31-1 downto 0)))));
    empty_77_fu_907_p1 <= empty_76_fu_901_p2(8 - 1 downto 0);
    empty_78_fu_629_p2 <= std_logic_vector(unsigned(empty_74_reg_4457) + unsigned(ap_const_lv64_1));
    empty_79_fu_654_p1 <= empty_78_fu_629_p2(2 - 1 downto 0);
    empty_80_fu_951_p2 <= std_logic_vector(shift_right(unsigned(reg_412),to_integer(unsigned('0' & p_cast381_fu_947_p1(31-1 downto 0)))));
    empty_81_fu_957_p1 <= empty_80_fu_951_p2(8 - 1 downto 0);
    empty_82_fu_658_p2 <= std_logic_vector(unsigned(empty_74_reg_4457) + unsigned(ap_const_lv64_2));
    empty_83_fu_683_p1 <= empty_82_fu_658_p2(2 - 1 downto 0);
    empty_84_fu_1001_p2 <= std_logic_vector(shift_right(unsigned(reg_412),to_integer(unsigned('0' & p_cast382_fu_997_p1(31-1 downto 0)))));
    empty_85_fu_1007_p1 <= empty_84_fu_1001_p2(8 - 1 downto 0);
    empty_86_fu_687_p2 <= std_logic_vector(unsigned(empty_74_reg_4457) + unsigned(ap_const_lv64_3));
    empty_87_fu_712_p1 <= empty_86_fu_687_p2(2 - 1 downto 0);
    empty_88_fu_1051_p2 <= std_logic_vector(shift_right(unsigned(reg_412),to_integer(unsigned('0' & p_cast383_fu_1047_p1(31-1 downto 0)))));
    empty_89_fu_1057_p1 <= empty_88_fu_1051_p2(8 - 1 downto 0);
    empty_90_fu_716_p2 <= std_logic_vector(unsigned(empty_74_reg_4457) + unsigned(ap_const_lv64_4));
    empty_91_fu_741_p1 <= empty_90_fu_716_p2(2 - 1 downto 0);
    empty_92_fu_1101_p2 <= std_logic_vector(shift_right(unsigned(reg_412),to_integer(unsigned('0' & p_cast384_fu_1097_p1(31-1 downto 0)))));
    empty_93_fu_1107_p1 <= empty_92_fu_1101_p2(8 - 1 downto 0);
    empty_94_fu_745_p2 <= std_logic_vector(unsigned(empty_74_reg_4457) + unsigned(ap_const_lv64_5));
    empty_95_fu_770_p1 <= empty_94_fu_745_p2(2 - 1 downto 0);
    empty_96_fu_1180_p2 <= std_logic_vector(shift_right(unsigned(reg_412),to_integer(unsigned('0' & p_cast385_fu_1176_p1(31-1 downto 0)))));
    empty_97_fu_1186_p1 <= empty_96_fu_1180_p2(8 - 1 downto 0);
    empty_98_fu_774_p2 <= std_logic_vector(unsigned(empty_74_reg_4457) + unsigned(ap_const_lv64_6));
    empty_99_fu_799_p1 <= empty_98_fu_774_p2(2 - 1 downto 0);
    empty_fu_529_p2 <= std_logic_vector(shift_left(unsigned(grp_fu_360_p2),to_integer(unsigned('0' & ap_const_lv32_1(31-1 downto 0)))));

    gmem_0_ARADDR_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state13, ap_CS_fsm_state6, ap_CS_fsm_state14, ap_CS_fsm_state7, ap_CS_fsm_state15, ap_CS_fsm_state8, ap_CS_fsm_state16, ap_CS_fsm_state9, ap_CS_fsm_state17, ap_CS_fsm_state10, ap_CS_fsm_state18, ap_CS_fsm_state11, ap_CS_fsm_state19, ap_CS_fsm_state12, ap_CS_fsm_state20, ap_CS_fsm_state21, ap_CS_fsm_state22, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state25, ap_CS_fsm_state26, ap_CS_fsm_state27, ap_CS_fsm_state28, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state31, ap_CS_fsm_state32, ap_CS_fsm_state33, ap_CS_fsm_state34, ap_CS_fsm_state35, ap_CS_fsm_state36, ap_CS_fsm_state37, ap_CS_fsm_state38, ap_CS_fsm_state39, ap_CS_fsm_state40, ap_CS_fsm_state41, ap_CS_fsm_state42, ap_CS_fsm_state43, ap_CS_fsm_state44, ap_CS_fsm_state45, ap_CS_fsm_state46, ap_CS_fsm_state47, ap_CS_fsm_state48, ap_CS_fsm_state49, ap_CS_fsm_state50, ap_CS_fsm_state51, ap_CS_fsm_state52, ap_CS_fsm_state53, ap_CS_fsm_state54, ap_CS_fsm_state55, ap_CS_fsm_state56, ap_CS_fsm_state57, ap_CS_fsm_state58, ap_CS_fsm_state59, ap_CS_fsm_state60, ap_CS_fsm_state61, ap_CS_fsm_state62, ap_CS_fsm_state63, ap_CS_fsm_state64, ap_CS_fsm_state65, ap_CS_fsm_state66, ap_CS_fsm_state67, ap_CS_fsm_state68, gmem_0_ARREADY, gmem_0_RVALID, gmem_addr_reg_4476, gmem_addr_1_reg_4487, gmem_addr_2_reg_4498, gmem_addr_3_reg_4509, gmem_addr_4_reg_4520, gmem_addr_5_reg_4531, gmem_addr_6_reg_4542, gmem_addr_7_reg_4553, gmem_addr_8_reg_4564, gmem_addr_9_reg_4575, gmem_addr_10_reg_4591, gmem_addr_11_reg_4607, gmem_addr_12_reg_4623, gmem_addr_13_reg_4639, gmem_addr_14_reg_4655, gmem_addr_15_reg_4666, gmem_addr_16_reg_4687, gmem_addr_17_reg_4741, gmem_addr_33_reg_4752, gmem_addr_18_reg_4768, gmem_addr_19_reg_4784, gmem_addr_20_reg_4800, gmem_addr_21_reg_4816, gmem_addr_22_reg_4832, gmem_addr_23_reg_4848, gmem_addr_24_reg_4864, gmem_addr_25_reg_4885, gmem_addr_26_reg_4901, gmem_addr_27_reg_4922, gmem_addr_28_reg_4943, gmem_addr_29_reg_4964, gmem_addr_30_reg_4985, gmem_addr_31_reg_5006, gmem_addr_32_reg_5017, gmem_addr_34_reg_5063, gmem_addr_35_reg_5084, gmem_addr_36_reg_5105, gmem_addr_37_reg_5126, gmem_addr_38_reg_5147, gmem_addr_39_reg_5168, gmem_addr_40_reg_5189, gmem_addr_41_reg_5210, gmem_addr_42_reg_5231, gmem_addr_43_reg_5247, gmem_addr_44_reg_5268, gmem_addr_45_reg_5289, gmem_addr_46_reg_5310, gmem_addr_47_reg_5331, gmem_addr_48_reg_5342, gmem_addr_49_reg_5378, gmem_addr_50_reg_5399, gmem_addr_51_reg_5420, gmem_addr_52_reg_5441, gmem_addr_53_reg_5462, gmem_addr_54_reg_5483, gmem_addr_55_reg_5504, gmem_addr_56_reg_5525, gmem_addr_57_reg_5546, gmem_addr_58_reg_5567, gmem_addr_59_reg_5583, gmem_addr_60_reg_5604, gmem_addr_61_reg_5625, gmem_addr_62_reg_5636, gmem_addr_63_reg_5647, ap_CS_fsm_state77, grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_m_axi_gmem_0_ARADDR, ap_CS_fsm_state78)
    begin
        if ((not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state68))) then 
            gmem_0_ARADDR <= gmem_addr_63_reg_5647;
        elsif ((not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state67))) then 
            gmem_0_ARADDR <= gmem_addr_62_reg_5636;
        elsif ((not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state66))) then 
            gmem_0_ARADDR <= gmem_addr_61_reg_5625;
        elsif ((not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state65))) then 
            gmem_0_ARADDR <= gmem_addr_60_reg_5604;
        elsif ((not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state64))) then 
            gmem_0_ARADDR <= gmem_addr_59_reg_5583;
        elsif ((not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state63))) then 
            gmem_0_ARADDR <= gmem_addr_58_reg_5567;
        elsif ((not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state62))) then 
            gmem_0_ARADDR <= gmem_addr_57_reg_5546;
        elsif ((not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state61))) then 
            gmem_0_ARADDR <= gmem_addr_56_reg_5525;
        elsif ((not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state60))) then 
            gmem_0_ARADDR <= gmem_addr_55_reg_5504;
        elsif ((not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state59))) then 
            gmem_0_ARADDR <= gmem_addr_54_reg_5483;
        elsif ((not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state58))) then 
            gmem_0_ARADDR <= gmem_addr_53_reg_5462;
        elsif ((not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state57))) then 
            gmem_0_ARADDR <= gmem_addr_52_reg_5441;
        elsif ((not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state56))) then 
            gmem_0_ARADDR <= gmem_addr_51_reg_5420;
        elsif ((not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state55))) then 
            gmem_0_ARADDR <= gmem_addr_50_reg_5399;
        elsif ((not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state54))) then 
            gmem_0_ARADDR <= gmem_addr_49_reg_5378;
        elsif ((not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state53))) then 
            gmem_0_ARADDR <= gmem_addr_48_reg_5342;
        elsif ((not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state52))) then 
            gmem_0_ARADDR <= gmem_addr_47_reg_5331;
        elsif ((not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state51))) then 
            gmem_0_ARADDR <= gmem_addr_46_reg_5310;
        elsif ((not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state50))) then 
            gmem_0_ARADDR <= gmem_addr_45_reg_5289;
        elsif ((not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state49))) then 
            gmem_0_ARADDR <= gmem_addr_44_reg_5268;
        elsif ((not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            gmem_0_ARADDR <= gmem_addr_43_reg_5247;
        elsif ((not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state47))) then 
            gmem_0_ARADDR <= gmem_addr_42_reg_5231;
        elsif ((not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state46))) then 
            gmem_0_ARADDR <= gmem_addr_41_reg_5210;
        elsif ((not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state45))) then 
            gmem_0_ARADDR <= gmem_addr_40_reg_5189;
        elsif ((not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state44))) then 
            gmem_0_ARADDR <= gmem_addr_39_reg_5168;
        elsif ((not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state43))) then 
            gmem_0_ARADDR <= gmem_addr_38_reg_5147;
        elsif ((not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state42))) then 
            gmem_0_ARADDR <= gmem_addr_37_reg_5126;
        elsif ((not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state41))) then 
            gmem_0_ARADDR <= gmem_addr_36_reg_5105;
        elsif ((not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state40))) then 
            gmem_0_ARADDR <= gmem_addr_35_reg_5084;
        elsif ((not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state39))) then 
            gmem_0_ARADDR <= gmem_addr_34_reg_5063;
        elsif ((not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state38))) then 
            gmem_0_ARADDR <= gmem_addr_33_reg_4752;
        elsif ((not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            gmem_0_ARADDR <= gmem_addr_32_reg_5017;
        elsif ((not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state36))) then 
            gmem_0_ARADDR <= gmem_addr_31_reg_5006;
        elsif ((not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state35))) then 
            gmem_0_ARADDR <= gmem_addr_30_reg_4985;
        elsif ((not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state34))) then 
            gmem_0_ARADDR <= gmem_addr_29_reg_4964;
        elsif ((not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state33))) then 
            gmem_0_ARADDR <= gmem_addr_28_reg_4943;
        elsif ((not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state32))) then 
            gmem_0_ARADDR <= gmem_addr_27_reg_4922;
        elsif ((not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state31))) then 
            gmem_0_ARADDR <= gmem_addr_26_reg_4901;
        elsif ((not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state30))) then 
            gmem_0_ARADDR <= gmem_addr_25_reg_4885;
        elsif ((not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            gmem_0_ARADDR <= gmem_addr_24_reg_4864;
        elsif ((not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state28))) then 
            gmem_0_ARADDR <= gmem_addr_23_reg_4848;
        elsif ((not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state27))) then 
            gmem_0_ARADDR <= gmem_addr_22_reg_4832;
        elsif ((not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state26))) then 
            gmem_0_ARADDR <= gmem_addr_21_reg_4816;
        elsif ((not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            gmem_0_ARADDR <= gmem_addr_20_reg_4800;
        elsif ((not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state24))) then 
            gmem_0_ARADDR <= gmem_addr_19_reg_4784;
        elsif ((not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            gmem_0_ARADDR <= gmem_addr_18_reg_4768;
        elsif ((not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            gmem_0_ARADDR <= gmem_addr_17_reg_4741;
        elsif ((not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state21))) then 
            gmem_0_ARADDR <= gmem_addr_16_reg_4687;
        elsif ((not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state20))) then 
            gmem_0_ARADDR <= gmem_addr_15_reg_4666;
        elsif ((not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state19))) then 
            gmem_0_ARADDR <= gmem_addr_14_reg_4655;
        elsif ((not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state18))) then 
            gmem_0_ARADDR <= gmem_addr_13_reg_4639;
        elsif ((not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
            gmem_0_ARADDR <= gmem_addr_12_reg_4623;
        elsif ((not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state16))) then 
            gmem_0_ARADDR <= gmem_addr_11_reg_4607;
        elsif ((not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            gmem_0_ARADDR <= gmem_addr_10_reg_4591;
        elsif ((not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            gmem_0_ARADDR <= gmem_addr_9_reg_4575;
        elsif ((not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            gmem_0_ARADDR <= gmem_addr_8_reg_4564;
        elsif (((gmem_0_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            gmem_0_ARADDR <= gmem_addr_7_reg_4553;
        elsif (((gmem_0_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            gmem_0_ARADDR <= gmem_addr_6_reg_4542;
        elsif (((gmem_0_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            gmem_0_ARADDR <= gmem_addr_5_reg_4531;
        elsif (((gmem_0_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            gmem_0_ARADDR <= gmem_addr_4_reg_4520;
        elsif (((gmem_0_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            gmem_0_ARADDR <= gmem_addr_3_reg_4509;
        elsif (((gmem_0_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            gmem_0_ARADDR <= gmem_addr_2_reg_4498;
        elsif (((gmem_0_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            gmem_0_ARADDR <= gmem_addr_1_reg_4487;
        elsif (((gmem_0_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            gmem_0_ARADDR <= gmem_addr_reg_4476;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state78) or (ap_const_logic_1 = ap_CS_fsm_state77))) then 
            gmem_0_ARADDR <= grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_m_axi_gmem_0_ARADDR;
        else 
            gmem_0_ARADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    gmem_0_ARLEN_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state13, ap_CS_fsm_state6, ap_CS_fsm_state14, ap_CS_fsm_state7, ap_CS_fsm_state15, ap_CS_fsm_state8, ap_CS_fsm_state16, ap_CS_fsm_state9, ap_CS_fsm_state17, ap_CS_fsm_state10, ap_CS_fsm_state18, ap_CS_fsm_state11, ap_CS_fsm_state19, ap_CS_fsm_state12, ap_CS_fsm_state20, ap_CS_fsm_state21, ap_CS_fsm_state22, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state25, ap_CS_fsm_state26, ap_CS_fsm_state27, ap_CS_fsm_state28, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state31, ap_CS_fsm_state32, ap_CS_fsm_state33, ap_CS_fsm_state34, ap_CS_fsm_state35, ap_CS_fsm_state36, ap_CS_fsm_state37, ap_CS_fsm_state38, ap_CS_fsm_state39, ap_CS_fsm_state40, ap_CS_fsm_state41, ap_CS_fsm_state42, ap_CS_fsm_state43, ap_CS_fsm_state44, ap_CS_fsm_state45, ap_CS_fsm_state46, ap_CS_fsm_state47, ap_CS_fsm_state48, ap_CS_fsm_state49, ap_CS_fsm_state50, ap_CS_fsm_state51, ap_CS_fsm_state52, ap_CS_fsm_state53, ap_CS_fsm_state54, ap_CS_fsm_state55, ap_CS_fsm_state56, ap_CS_fsm_state57, ap_CS_fsm_state58, ap_CS_fsm_state59, ap_CS_fsm_state60, ap_CS_fsm_state61, ap_CS_fsm_state62, ap_CS_fsm_state63, ap_CS_fsm_state64, ap_CS_fsm_state65, ap_CS_fsm_state66, ap_CS_fsm_state67, ap_CS_fsm_state68, gmem_0_ARREADY, gmem_0_RVALID, ap_CS_fsm_state77, grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_m_axi_gmem_0_ARLEN, ap_CS_fsm_state78)
    begin
        if (((not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state68)) or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state67)) or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state66)) or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state65)) or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state64)) or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state63)) or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state62)) or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state61)) 
    or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state60)) or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state59)) or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state58)) or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state57)) or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state56)) or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state55)) or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state54)) or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state53)) 
    or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state52)) or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state51)) or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state50)) or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state49)) or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state48)) or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state47)) or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state46)) or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state45)) 
    or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state44)) or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state43)) or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state42)) or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state41)) or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state40)) or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state39)) or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state38)) or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state37)) 
    or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state36)) or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state35)) or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state34)) or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state33)) or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state32)) or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state31)) or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state30)) or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state29)) 
    or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state28)) or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state27)) or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state26)) or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state25)) or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state24)) or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state23)) or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state22)) or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state21)) 
    or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state20)) or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state19)) or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state18)) or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state17)) or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state16)) or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state15)) or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state14)) or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state13)) 
    or ((gmem_0_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((gmem_0_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((gmem_0_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state10)) or ((gmem_0_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state9)) or ((gmem_0_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8)) or ((gmem_0_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((gmem_0_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((gmem_0_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5)))) then 
            gmem_0_ARLEN <= ap_const_lv64_1(32 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state78) or (ap_const_logic_1 = ap_CS_fsm_state77))) then 
            gmem_0_ARLEN <= grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_m_axi_gmem_0_ARLEN;
        else 
            gmem_0_ARLEN <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    gmem_0_ARVALID_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state13, ap_CS_fsm_state6, ap_CS_fsm_state14, ap_CS_fsm_state7, ap_CS_fsm_state15, ap_CS_fsm_state8, ap_CS_fsm_state16, ap_CS_fsm_state9, ap_CS_fsm_state17, ap_CS_fsm_state10, ap_CS_fsm_state18, ap_CS_fsm_state11, ap_CS_fsm_state19, ap_CS_fsm_state12, ap_CS_fsm_state20, ap_CS_fsm_state21, ap_CS_fsm_state22, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state25, ap_CS_fsm_state26, ap_CS_fsm_state27, ap_CS_fsm_state28, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state31, ap_CS_fsm_state32, ap_CS_fsm_state33, ap_CS_fsm_state34, ap_CS_fsm_state35, ap_CS_fsm_state36, ap_CS_fsm_state37, ap_CS_fsm_state38, ap_CS_fsm_state39, ap_CS_fsm_state40, ap_CS_fsm_state41, ap_CS_fsm_state42, ap_CS_fsm_state43, ap_CS_fsm_state44, ap_CS_fsm_state45, ap_CS_fsm_state46, ap_CS_fsm_state47, ap_CS_fsm_state48, ap_CS_fsm_state49, ap_CS_fsm_state50, ap_CS_fsm_state51, ap_CS_fsm_state52, ap_CS_fsm_state53, ap_CS_fsm_state54, ap_CS_fsm_state55, ap_CS_fsm_state56, ap_CS_fsm_state57, ap_CS_fsm_state58, ap_CS_fsm_state59, ap_CS_fsm_state60, ap_CS_fsm_state61, ap_CS_fsm_state62, ap_CS_fsm_state63, ap_CS_fsm_state64, ap_CS_fsm_state65, ap_CS_fsm_state66, ap_CS_fsm_state67, ap_CS_fsm_state68, gmem_0_ARREADY, gmem_0_RVALID, ap_CS_fsm_state77, grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_m_axi_gmem_0_ARVALID, ap_CS_fsm_state78)
    begin
        if (((not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state68)) or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state67)) or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state66)) or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state65)) or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state64)) or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state63)) or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state62)) or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state61)) 
    or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state60)) or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state59)) or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state58)) or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state57)) or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state56)) or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state55)) or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state54)) or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state53)) 
    or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state52)) or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state51)) or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state50)) or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state49)) or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state48)) or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state47)) or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state46)) or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state45)) 
    or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state44)) or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state43)) or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state42)) or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state41)) or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state40)) or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state39)) or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state38)) or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state37)) 
    or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state36)) or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state35)) or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state34)) or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state33)) or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state32)) or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state31)) or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state30)) or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state29)) 
    or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state28)) or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state27)) or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state26)) or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state25)) or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state24)) or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state23)) or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state22)) or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state21)) 
    or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state20)) or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state19)) or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state18)) or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state17)) or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state16)) or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state15)) or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state14)) or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state13)) 
    or ((gmem_0_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((gmem_0_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((gmem_0_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state10)) or ((gmem_0_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state9)) or ((gmem_0_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8)) or ((gmem_0_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((gmem_0_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((gmem_0_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5)))) then 
            gmem_0_ARVALID <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state78) or (ap_const_logic_1 = ap_CS_fsm_state77))) then 
            gmem_0_ARVALID <= grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_m_axi_gmem_0_ARVALID;
        else 
            gmem_0_ARVALID <= ap_const_logic_0;
        end if; 
    end process;


    gmem_0_AWVALID_assign_proc : process(ap_CS_fsm_state77, grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_m_axi_gmem_0_AWVALID, ap_CS_fsm_state78)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state78) or (ap_const_logic_1 = ap_CS_fsm_state77))) then 
            gmem_0_AWVALID <= grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_m_axi_gmem_0_AWVALID;
        else 
            gmem_0_AWVALID <= ap_const_logic_0;
        end if; 
    end process;


    gmem_0_BREADY_assign_proc : process(ap_CS_fsm_state77, grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_m_axi_gmem_0_BREADY, ap_CS_fsm_state78)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state78) or (ap_const_logic_1 = ap_CS_fsm_state77))) then 
            gmem_0_BREADY <= grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_m_axi_gmem_0_BREADY;
        else 
            gmem_0_BREADY <= ap_const_logic_0;
        end if; 
    end process;


    gmem_0_RREADY_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state19, ap_CS_fsm_state20, ap_CS_fsm_state21, ap_CS_fsm_state22, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state25, ap_CS_fsm_state26, ap_CS_fsm_state27, ap_CS_fsm_state28, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state31, ap_CS_fsm_state32, ap_CS_fsm_state33, ap_CS_fsm_state34, ap_CS_fsm_state35, ap_CS_fsm_state36, ap_CS_fsm_state37, ap_CS_fsm_state38, ap_CS_fsm_state39, ap_CS_fsm_state40, ap_CS_fsm_state41, ap_CS_fsm_state42, ap_CS_fsm_state43, ap_CS_fsm_state44, ap_CS_fsm_state45, ap_CS_fsm_state46, ap_CS_fsm_state47, ap_CS_fsm_state48, ap_CS_fsm_state49, ap_CS_fsm_state50, ap_CS_fsm_state51, ap_CS_fsm_state52, ap_CS_fsm_state53, ap_CS_fsm_state54, ap_CS_fsm_state55, ap_CS_fsm_state56, ap_CS_fsm_state57, ap_CS_fsm_state58, ap_CS_fsm_state59, ap_CS_fsm_state60, ap_CS_fsm_state61, ap_CS_fsm_state62, ap_CS_fsm_state63, ap_CS_fsm_state64, ap_CS_fsm_state65, ap_CS_fsm_state66, ap_CS_fsm_state67, ap_CS_fsm_state68, ap_CS_fsm_state69, ap_CS_fsm_state70, ap_CS_fsm_state71, ap_CS_fsm_state72, ap_CS_fsm_state73, ap_CS_fsm_state74, ap_CS_fsm_state75, ap_CS_fsm_state76, gmem_0_ARREADY, gmem_0_RVALID, ap_CS_fsm_state77, grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_m_axi_gmem_0_RREADY, ap_CS_fsm_state78)
    begin
        if (((not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state68)) or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state67)) or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state66)) or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state65)) or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state64)) or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state63)) or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state62)) or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state61)) 
    or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state60)) or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state59)) or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state58)) or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state57)) or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state56)) or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state55)) or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state54)) or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state53)) 
    or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state52)) or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state51)) or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state50)) or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state49)) or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state48)) or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state47)) or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state46)) or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state45)) 
    or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state44)) or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state43)) or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state42)) or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state41)) or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state40)) or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state39)) or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state38)) or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state37)) 
    or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state36)) or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state35)) or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state34)) or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state33)) or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state32)) or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state31)) or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state30)) or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state29)) 
    or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state28)) or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state27)) or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state26)) or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state25)) or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state24)) or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state23)) or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state22)) or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state21)) 
    or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state20)) or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state19)) or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state18)) or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state17)) or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state16)) or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state15)) or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state14)) or (not(((gmem_0_RVALID = ap_const_logic_0) or (gmem_0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state13)) 
    or ((gmem_0_RVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state76)) or ((gmem_0_RVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state75)) or ((gmem_0_RVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state74)) or ((gmem_0_RVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state73)) or ((gmem_0_RVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state72)) or ((gmem_0_RVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state71)) or ((gmem_0_RVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state70)) or ((gmem_0_RVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state69)))) then 
            gmem_0_RREADY <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state78) or (ap_const_logic_1 = ap_CS_fsm_state77))) then 
            gmem_0_RREADY <= grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_m_axi_gmem_0_RREADY;
        else 
            gmem_0_RREADY <= ap_const_logic_0;
        end if; 
    end process;


    gmem_0_WVALID_assign_proc : process(ap_CS_fsm_state77, grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_m_axi_gmem_0_WVALID, ap_CS_fsm_state78)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state78) or (ap_const_logic_1 = ap_CS_fsm_state77))) then 
            gmem_0_WVALID <= grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_m_axi_gmem_0_WVALID;
        else 
            gmem_0_WVALID <= ap_const_logic_0;
        end if; 
    end process;


    gmem_blk_n_AR_assign_proc : process(m_axi_gmem_ARREADY, ap_CS_fsm_state5, ap_CS_fsm_state13, ap_CS_fsm_state6, ap_CS_fsm_state14, ap_CS_fsm_state7, ap_CS_fsm_state15, ap_CS_fsm_state8, ap_CS_fsm_state16, ap_CS_fsm_state9, ap_CS_fsm_state17, ap_CS_fsm_state10, ap_CS_fsm_state18, ap_CS_fsm_state11, ap_CS_fsm_state19, ap_CS_fsm_state12, ap_CS_fsm_state20, ap_CS_fsm_state21, ap_CS_fsm_state22, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state25, ap_CS_fsm_state26, ap_CS_fsm_state27, ap_CS_fsm_state28, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state31, ap_CS_fsm_state32, ap_CS_fsm_state33, ap_CS_fsm_state34, ap_CS_fsm_state35, ap_CS_fsm_state36, ap_CS_fsm_state37, ap_CS_fsm_state38, ap_CS_fsm_state39, ap_CS_fsm_state40, ap_CS_fsm_state41, ap_CS_fsm_state42, ap_CS_fsm_state43, ap_CS_fsm_state44, ap_CS_fsm_state45, ap_CS_fsm_state46, ap_CS_fsm_state47, ap_CS_fsm_state48, ap_CS_fsm_state49, ap_CS_fsm_state50, ap_CS_fsm_state51, ap_CS_fsm_state52, ap_CS_fsm_state53, ap_CS_fsm_state54, ap_CS_fsm_state55, ap_CS_fsm_state56, ap_CS_fsm_state57, ap_CS_fsm_state58, ap_CS_fsm_state59, ap_CS_fsm_state60, ap_CS_fsm_state61, ap_CS_fsm_state62, ap_CS_fsm_state63, ap_CS_fsm_state64, ap_CS_fsm_state65, ap_CS_fsm_state66, ap_CS_fsm_state67, ap_CS_fsm_state68)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state68) or (ap_const_logic_1 = ap_CS_fsm_state67) or (ap_const_logic_1 = ap_CS_fsm_state66) or (ap_const_logic_1 = ap_CS_fsm_state65) or (ap_const_logic_1 = ap_CS_fsm_state64) or (ap_const_logic_1 = ap_CS_fsm_state63) or (ap_const_logic_1 = ap_CS_fsm_state62) or (ap_const_logic_1 = ap_CS_fsm_state61) or (ap_const_logic_1 = ap_CS_fsm_state60) or (ap_const_logic_1 = ap_CS_fsm_state59) or (ap_const_logic_1 = ap_CS_fsm_state58) or (ap_const_logic_1 = ap_CS_fsm_state57) or (ap_const_logic_1 = ap_CS_fsm_state56) or (ap_const_logic_1 = ap_CS_fsm_state55) or (ap_const_logic_1 = ap_CS_fsm_state54) or (ap_const_logic_1 = ap_CS_fsm_state53) or (ap_const_logic_1 = ap_CS_fsm_state52) or (ap_const_logic_1 = ap_CS_fsm_state51) or (ap_const_logic_1 = ap_CS_fsm_state50) or (ap_const_logic_1 = ap_CS_fsm_state49) or (ap_const_logic_1 = ap_CS_fsm_state48) or (ap_const_logic_1 = ap_CS_fsm_state47) or (ap_const_logic_1 = ap_CS_fsm_state46) or (ap_const_logic_1 = ap_CS_fsm_state45) or (ap_const_logic_1 
    = ap_CS_fsm_state44) or (ap_const_logic_1 = ap_CS_fsm_state43) or (ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state20) 
    or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            gmem_blk_n_AR <= m_axi_gmem_ARREADY;
        else 
            gmem_blk_n_AR <= ap_const_logic_1;
        end if; 
    end process;


    gmem_blk_n_R_assign_proc : process(m_axi_gmem_RVALID, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state19, ap_CS_fsm_state20, ap_CS_fsm_state21, ap_CS_fsm_state22, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state25, ap_CS_fsm_state26, ap_CS_fsm_state27, ap_CS_fsm_state28, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state31, ap_CS_fsm_state32, ap_CS_fsm_state33, ap_CS_fsm_state34, ap_CS_fsm_state35, ap_CS_fsm_state36, ap_CS_fsm_state37, ap_CS_fsm_state38, ap_CS_fsm_state39, ap_CS_fsm_state40, ap_CS_fsm_state41, ap_CS_fsm_state42, ap_CS_fsm_state43, ap_CS_fsm_state44, ap_CS_fsm_state45, ap_CS_fsm_state46, ap_CS_fsm_state47, ap_CS_fsm_state48, ap_CS_fsm_state49, ap_CS_fsm_state50, ap_CS_fsm_state51, ap_CS_fsm_state52, ap_CS_fsm_state53, ap_CS_fsm_state54, ap_CS_fsm_state55, ap_CS_fsm_state56, ap_CS_fsm_state57, ap_CS_fsm_state58, ap_CS_fsm_state59, ap_CS_fsm_state60, ap_CS_fsm_state61, ap_CS_fsm_state62, ap_CS_fsm_state63, ap_CS_fsm_state64, ap_CS_fsm_state65, ap_CS_fsm_state66, ap_CS_fsm_state67, ap_CS_fsm_state68, ap_CS_fsm_state69, ap_CS_fsm_state70, ap_CS_fsm_state71, ap_CS_fsm_state72, ap_CS_fsm_state73, ap_CS_fsm_state74, ap_CS_fsm_state75, ap_CS_fsm_state76)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state76) or (ap_const_logic_1 = ap_CS_fsm_state75) or (ap_const_logic_1 = ap_CS_fsm_state74) or (ap_const_logic_1 = ap_CS_fsm_state73) or (ap_const_logic_1 = ap_CS_fsm_state72) or (ap_const_logic_1 = ap_CS_fsm_state71) or (ap_const_logic_1 = ap_CS_fsm_state70) or (ap_const_logic_1 = ap_CS_fsm_state69) or (ap_const_logic_1 = ap_CS_fsm_state68) or (ap_const_logic_1 = ap_CS_fsm_state67) or (ap_const_logic_1 = ap_CS_fsm_state66) or (ap_const_logic_1 = ap_CS_fsm_state65) or (ap_const_logic_1 = ap_CS_fsm_state64) or (ap_const_logic_1 = ap_CS_fsm_state63) or (ap_const_logic_1 = ap_CS_fsm_state62) or (ap_const_logic_1 = ap_CS_fsm_state61) or (ap_const_logic_1 = ap_CS_fsm_state60) or (ap_const_logic_1 = ap_CS_fsm_state59) or (ap_const_logic_1 = ap_CS_fsm_state58) or (ap_const_logic_1 = ap_CS_fsm_state57) or (ap_const_logic_1 = ap_CS_fsm_state56) or (ap_const_logic_1 = ap_CS_fsm_state55) or (ap_const_logic_1 = ap_CS_fsm_state54) or (ap_const_logic_1 = ap_CS_fsm_state53) or (ap_const_logic_1 
    = ap_CS_fsm_state52) or (ap_const_logic_1 = ap_CS_fsm_state51) or (ap_const_logic_1 = ap_CS_fsm_state50) or (ap_const_logic_1 = ap_CS_fsm_state49) or (ap_const_logic_1 = ap_CS_fsm_state48) or (ap_const_logic_1 = ap_CS_fsm_state47) or (ap_const_logic_1 = ap_CS_fsm_state46) or (ap_const_logic_1 = ap_CS_fsm_state45) or (ap_const_logic_1 = ap_CS_fsm_state44) or (ap_const_logic_1 = ap_CS_fsm_state43) or (ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state28) 
    or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            gmem_blk_n_R <= m_axi_gmem_RVALID;
        else 
            gmem_blk_n_R <= ap_const_logic_1;
        end if; 
    end process;

    grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_ap_start <= grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_ap_start_reg;
    icmp_ln39_fu_569_p2 <= "1" when (to_fu_194 = ap_const_lv5_10) else "0";
    p_cast10_fu_916_p4 <= empty_114_fu_911_p2(63 downto 2);
    p_cast11_fu_966_p4 <= empty_118_fu_961_p2(63 downto 2);
        p_cast123_cast_fu_644_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_cast2_fu_634_p4),64));

        p_cast126_cast_fu_673_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_cast3_fu_663_p4),64));

        p_cast129_cast_fu_702_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_cast4_fu_692_p4),64));

    p_cast12_fu_1016_p4 <= empty_122_fu_1011_p2(63 downto 2);
        p_cast132_cast_fu_731_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_cast5_fu_721_p4),64));

        p_cast135_cast_fu_760_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_cast6_fu_750_p4),64));

        p_cast138_cast_fu_789_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_cast7_fu_779_p4),64));

    p_cast13_fu_1066_p4 <= empty_126_fu_1061_p2(63 downto 2);
        p_cast141_cast_fu_818_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_cast8_fu_808_p4),64));

        p_cast144_cast_fu_847_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_cast9_fu_837_p4),64));

        p_cast147_cast_fu_876_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_cast1_fu_866_p4),64));

    p_cast14_fu_1116_p4 <= empty_130_fu_1111_p2(63 downto 2);
        p_cast150_cast_fu_926_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_cast10_fu_916_p4),64));

        p_cast153_cast_fu_976_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_cast11_fu_966_p4),64));

        p_cast156_cast_fu_1026_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_cast12_fu_1016_p4),64));

        p_cast159_cast_fu_1076_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_cast13_fu_1066_p4),64));

    p_cast15_fu_1145_p4 <= empty_134_fu_1140_p2(63 downto 2);
        p_cast162_cast_fu_1126_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_cast14_fu_1116_p4),64));

        p_cast165_cast_fu_1155_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_cast15_fu_1145_p4),64));

        p_cast168_cast_fu_1225_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_cast16_fu_1215_p4),64));

    p_cast16_fu_1215_p4 <= empty_138_fu_1211_p2(63 downto 2);
    p_cast170_fu_1727_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_16_fu_1720_p3),30));
        p_cast172_cast_fu_1278_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_cast17_fu_1268_p4),64));

    p_cast174_fu_1786_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_17_fu_1779_p3),28));
        p_cast175_cast_fu_1352_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_cast18_fu_1342_p4),64));

    p_cast177_fu_1839_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_18_fu_1832_p3),28));
        p_cast178_cast_fu_1402_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_cast19_fu_1392_p4),64));

    p_cast17_fu_1268_p4 <= empty_73_fu_1243_p2(63 downto 2);
    p_cast180_fu_1892_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_19_fu_1885_p3),28));
        p_cast181_cast_fu_1452_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_cast20_fu_1442_p4),64));

    p_cast183_fu_1945_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_20_fu_1938_p3),28));
        p_cast184_cast_fu_1502_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_cast21_fu_1492_p4),64));

    p_cast186_fu_1998_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_21_fu_1991_p3),28));
        p_cast187_cast_fu_1552_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_cast22_fu_1542_p4),64));

    p_cast189_fu_2080_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_22_fu_2073_p3),28));
    p_cast18_fu_1342_p4 <= empty_145_fu_1337_p2(63 downto 2);
        p_cast190_cast_fu_1602_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_cast23_fu_1592_p4),64));

    p_cast192_fu_2104_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_23_fu_2097_p3),28));
        p_cast193_cast_fu_1652_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_cast24_fu_1642_p4),64));

    p_cast195_fu_2128_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_24_fu_2121_p3),28));
        p_cast196_cast_fu_1706_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_cast25_fu_1696_p4),64));

    p_cast198_fu_2181_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_25_fu_2174_p3),28));
        p_cast199_cast_fu_1755_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_cast26_fu_1745_p4),64));

    p_cast19_fu_1392_p4 <= empty_149_fu_1387_p2(63 downto 2);
    p_cast1_fu_866_p4 <= empty_110_fu_861_p2(63 downto 2);
    p_cast201_fu_2234_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_26_fu_2227_p3),28));
        p_cast202_cast_fu_1814_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_cast27_fu_1804_p4),64));

    p_cast204_fu_2287_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_27_fu_2280_p3),28));
        p_cast205_cast_fu_1867_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_cast28_fu_1857_p4),64));

    p_cast207_fu_2340_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_28_fu_2333_p3),28));
        p_cast208_cast_fu_1920_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_cast29_fu_1910_p4),64));

    p_cast20_fu_1442_p4 <= empty_153_fu_1437_p2(63 downto 2);
    p_cast210_fu_2393_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_29_fu_2386_p3),28));
        p_cast211_cast_fu_1973_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_cast30_fu_1963_p4),64));

    p_cast213_fu_2446_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_30_fu_2439_p3),28));
        p_cast214_cast_fu_2026_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_cast31_fu_2016_p4),64));

    p_cast216_fu_2499_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_31_fu_2492_p3),28));
        p_cast217_cast_fu_2055_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_cast32_fu_2045_p4),64));

    p_cast219_fu_2552_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_32_fu_2545_p3),28));
    p_cast21_fu_1492_p4 <= empty_157_fu_1487_p2(63 downto 2);
    p_cast22_fu_1542_p4 <= empty_161_fu_1537_p2(63 downto 2);
        p_cast236_cast_fu_1302_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_cast33_fu_1292_p4),64));

    p_cast238_fu_2605_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_33_fu_2598_p3),26));
        p_cast239_cast_fu_2160_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_cast34_fu_2150_p4),64));

    p_cast23_fu_1592_p4 <= empty_165_fu_1587_p2(63 downto 2);
    p_cast241_fu_2658_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_34_fu_2651_p3),26));
        p_cast242_cast_fu_2213_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_cast35_fu_2203_p4),64));

    p_cast244_fu_2711_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_35_fu_2704_p3),26));
        p_cast245_cast_fu_2266_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_cast36_fu_2256_p4),64));

    p_cast247_fu_2764_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_36_fu_2757_p3),26));
        p_cast248_cast_fu_2319_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_cast37_fu_2309_p4),64));

    p_cast24_fu_1642_p4 <= empty_169_fu_1637_p2(63 downto 2);
    p_cast250_fu_2817_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_37_fu_2810_p3),26));
        p_cast251_cast_fu_2372_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_cast38_fu_2362_p4),64));

    p_cast253_fu_2899_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_38_fu_2892_p3),26));
        p_cast254_cast_fu_2425_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_cast39_fu_2415_p4),64));

    p_cast256_fu_2923_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_39_fu_2916_p3),26));
        p_cast257_cast_fu_2478_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_cast40_fu_2468_p4),64));

    p_cast259_fu_2985_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_40_fu_2978_p3),26));
    p_cast25_fu_1696_p4 <= empty_173_fu_1691_p2(63 downto 2);
        p_cast260_cast_fu_2531_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_cast41_fu_2521_p4),64));

    p_cast262_fu_3047_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_41_fu_3040_p3),26));
        p_cast263_cast_fu_2584_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_cast42_fu_2574_p4),64));

    p_cast265_fu_3109_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_42_fu_3102_p3),26));
        p_cast266_cast_fu_2633_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_cast43_fu_2623_p4),64));

    p_cast268_fu_3171_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_43_fu_3164_p3),26));
        p_cast269_cast_fu_2686_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_cast44_fu_2676_p4),64));

    p_cast26_fu_1745_p4 <= empty_177_fu_1740_p2(63 downto 2);
    p_cast271_fu_3233_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_44_fu_3226_p3),26));
        p_cast272_cast_fu_2739_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_cast45_fu_2729_p4),64));

    p_cast274_fu_3295_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_45_fu_3288_p3),26));
        p_cast275_cast_fu_2792_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_cast46_fu_2782_p4),64));

    p_cast277_fu_3357_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_46_fu_3350_p3),26));
        p_cast278_cast_fu_2845_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_cast47_fu_2835_p4),64));

    p_cast27_fu_1804_p4 <= empty_181_fu_1799_p2(63 downto 2);
    p_cast280_fu_3419_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_47_fu_3412_p3),26));
        p_cast281_cast_fu_2874_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_cast48_fu_2864_p4),64));

    p_cast283_fu_3481_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_48_fu_3474_p3),26));
    p_cast28_fu_1857_p4 <= empty_185_fu_1852_p2(63 downto 2);
    p_cast29_fu_1910_p4 <= empty_189_fu_1905_p2(63 downto 2);
    p_cast2_fu_634_p4 <= empty_78_fu_629_p2(63 downto 2);
        p_cast301_cast_fu_2964_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_cast49_fu_2954_p4),64));

    p_cast303_fu_3543_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_49_fu_3536_p3),30));
        p_cast305_cast_fu_3026_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_cast50_fu_3016_p4),64));

    p_cast307_fu_3611_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_50_fu_3604_p3),30));
        p_cast309_cast_fu_3088_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_cast51_fu_3078_p4),64));

    p_cast30_fu_1963_p4 <= empty_193_fu_1958_p2(63 downto 2);
    p_cast311_fu_3679_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_51_fu_3672_p3),30));
        p_cast313_cast_fu_3150_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_cast52_fu_3140_p4),64));

    p_cast315_fu_3823_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_52_fu_3816_p3),30));
        p_cast317_cast_fu_3212_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_cast53_fu_3202_p4),64));

    p_cast319_fu_3853_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_53_fu_3846_p3),30));
    p_cast31_fu_2016_p4 <= empty_197_fu_2011_p2(63 downto 2);
        p_cast321_cast_fu_3274_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_cast54_fu_3264_p4),64));

    p_cast323_fu_3883_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_54_fu_3876_p3),30));
        p_cast325_cast_fu_3336_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_cast55_fu_3326_p4),64));

    p_cast327_fu_3913_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_55_fu_3906_p3),30));
        p_cast329_cast_fu_3398_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_cast56_fu_3388_p4),64));

    p_cast32_fu_2045_p4 <= empty_201_fu_2040_p2(63 downto 2);
    p_cast331_fu_3943_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_56_fu_3936_p3),30));
        p_cast333_cast_fu_3460_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_cast57_fu_3450_p4),64));

    p_cast335_fu_3973_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_57_fu_3966_p3),30));
        p_cast337_cast_fu_3522_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_cast58_fu_3512_p4),64));

    p_cast339_fu_4003_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_58_fu_3996_p3),30));
    p_cast33_fu_1292_p4 <= empty_72_fu_1239_p2(63 downto 2);
        p_cast341_cast_fu_3580_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_cast59_fu_3570_p4),64));

    p_cast343_fu_4033_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_59_fu_4026_p3),30));
        p_cast345_cast_fu_3648_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_cast60_fu_3638_p4),64));

    p_cast347_fu_4063_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_60_fu_4056_p3),30));
        p_cast349_cast_fu_3716_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_cast61_fu_3706_p4),64));

    p_cast34_fu_2150_p4 <= empty_224_fu_2145_p2(63 downto 2);
    p_cast351_fu_4093_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_61_fu_4086_p3),30));
        p_cast353_cast_fu_3754_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_cast62_fu_3744_p4),64));

    p_cast355_fu_4123_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_62_fu_4116_p3),30));
        p_cast357_cast_fu_3792_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_cast63_fu_3782_p4),64));

    p_cast359_fu_4153_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_63_fu_4146_p3),30));
    p_cast35_fu_2203_p4 <= empty_228_fu_2198_p2(63 downto 2);
    p_cast36_fu_2256_p4 <= empty_232_fu_2251_p2(63 downto 2);
    p_cast379_fu_581_p0 <= phi_mul_fu_190;
        p_cast379_fu_581_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_cast379_fu_581_p0),64));

    p_cast37_fu_2309_p4 <= empty_236_fu_2304_p2(63 downto 2);
    p_cast380_fu_897_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_4_fu_890_p3),32));
    p_cast381_fu_947_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_6_fu_940_p3),32));
    p_cast382_fu_997_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_8_fu_990_p3),32));
    p_cast383_fu_1047_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_s_fu_1040_p3),32));
    p_cast384_fu_1097_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_1_fu_1090_p3),32));
    p_cast385_fu_1176_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_2_fu_1169_p3),32));
    p_cast386_fu_1197_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_3_fu_1190_p3),32));
    p_cast387_fu_1254_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_5_fu_1247_p3),32));
    p_cast388_fu_1323_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_7_fu_1316_p3),32));
    p_cast389_fu_1373_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_9_fu_1366_p3),32));
    p_cast38_fu_2362_p4 <= empty_240_fu_2357_p2(63 downto 2);
    p_cast390_fu_1423_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_10_fu_1416_p3),32));
    p_cast391_fu_1473_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_11_fu_1466_p3),32));
    p_cast392_fu_1523_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_12_fu_1516_p3),32));
    p_cast393_fu_1573_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_13_fu_1566_p3),32));
    p_cast394_fu_1623_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_14_fu_1616_p3),32));
    p_cast395_fu_1673_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_15_fu_1666_p3),32));
    p_cast39_fu_2415_p4 <= empty_244_fu_2410_p2(63 downto 2);
    p_cast3_fu_663_p4 <= empty_82_fu_658_p2(63 downto 2);
    p_cast40_fu_2468_p4 <= empty_248_fu_2463_p2(63 downto 2);
    p_cast41_fu_2521_p4 <= empty_252_fu_2516_p2(63 downto 2);
    p_cast42_fu_2574_p4 <= empty_256_fu_2569_p2(63 downto 2);
    p_cast43_fu_2623_p4 <= empty_260_fu_2618_p2(63 downto 2);
    p_cast44_fu_2676_p4 <= empty_264_fu_2671_p2(63 downto 2);
    p_cast45_fu_2729_p4 <= empty_268_fu_2724_p2(63 downto 2);
    p_cast46_fu_2782_p4 <= empty_272_fu_2777_p2(63 downto 2);
    p_cast47_fu_2835_p4 <= empty_276_fu_2830_p2(63 downto 2);
    p_cast48_fu_2864_p4 <= empty_280_fu_2859_p2(63 downto 2);
    p_cast49_fu_2954_p4 <= empty_300_fu_2949_p2(63 downto 2);
    p_cast4_fu_692_p4 <= empty_86_fu_687_p2(63 downto 2);
    p_cast50_fu_3016_p4 <= empty_304_fu_3011_p2(63 downto 2);
    p_cast51_fu_3078_p4 <= empty_308_fu_3073_p2(63 downto 2);
    p_cast52_fu_3140_p4 <= empty_312_fu_3135_p2(63 downto 2);
    p_cast53_fu_3202_p4 <= empty_316_fu_3197_p2(63 downto 2);
    p_cast54_fu_3264_p4 <= empty_320_fu_3259_p2(63 downto 2);
    p_cast55_fu_3326_p4 <= empty_324_fu_3321_p2(63 downto 2);
    p_cast56_fu_3388_p4 <= empty_328_fu_3383_p2(63 downto 2);
    p_cast57_fu_3450_p4 <= empty_332_fu_3445_p2(63 downto 2);
    p_cast58_fu_3512_p4 <= empty_336_fu_3507_p2(63 downto 2);
    p_cast59_fu_3570_p4 <= empty_340_fu_3565_p2(63 downto 2);
    p_cast5_fu_721_p4 <= empty_90_fu_716_p2(63 downto 2);
    p_cast60_fu_3638_p4 <= empty_344_fu_3633_p2(63 downto 2);
    p_cast61_fu_3706_p4 <= empty_348_fu_3701_p2(63 downto 2);
    p_cast62_fu_3744_p4 <= empty_352_fu_3739_p2(63 downto 2);
    p_cast63_fu_3782_p4 <= empty_356_fu_3777_p2(63 downto 2);
    p_cast6_fu_750_p4 <= empty_94_fu_745_p2(63 downto 2);
    p_cast7_fu_779_p4 <= empty_98_fu_774_p2(63 downto 2);
    p_cast8_fu_808_p4 <= empty_102_fu_803_p2(63 downto 2);
    p_cast9_fu_837_p4 <= empty_106_fu_832_p2(63 downto 2);
        p_cast_cast_fu_600_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_cast_fu_590_p4),64));

    p_cast_fu_590_p4 <= empty_74_fu_585_p2(63 downto 2);
    p_sub437_fu_476_p2 <= std_logic_vector(unsigned(empty_71_fu_470_p2) - unsigned(empty_66_fu_416_p2));
    tmp10_fu_494_p2 <= std_logic_vector(unsigned(empty_71_fu_470_p2) - unsigned(empty_69_fu_440_p2));
    tmp11_fu_500_p1 <= W;
    tmp11_fu_500_p2 <= std_logic_vector(unsigned(empty_71_fu_470_p2) - unsigned(tmp11_fu_500_p1));
        tmp13_cast_fu_2945_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp13_fu_2940_p2),64));

    tmp13_fu_2940_p2 <= std_logic_vector(signed(phi_mul_load_reg_4428) + signed(ap_const_lv36_1));
        tmp14_cast_fu_3007_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp14_fu_3002_p2),64));

    tmp14_fu_3002_p2 <= std_logic_vector(signed(phi_mul_load_reg_4428) + signed(ap_const_lv36_2));
        tmp15_cast_fu_3069_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp15_fu_3064_p2),64));

    tmp15_fu_3064_p2 <= std_logic_vector(signed(phi_mul_load_reg_4428) + signed(ap_const_lv36_3));
        tmp16_cast_fu_3131_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp16_fu_3126_p2),64));

    tmp16_fu_3126_p2 <= std_logic_vector(signed(phi_mul_load_reg_4428) + signed(ap_const_lv36_4));
        tmp17_cast_fu_3193_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp17_fu_3188_p2),64));

    tmp17_fu_3188_p2 <= std_logic_vector(signed(phi_mul_load_reg_4428) + signed(ap_const_lv36_5));
        tmp18_cast_fu_3255_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp18_fu_3250_p2),64));

    tmp18_fu_3250_p2 <= std_logic_vector(signed(phi_mul_load_reg_4428) + signed(ap_const_lv36_6));
        tmp19_cast_fu_3317_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp19_fu_3312_p2),64));

    tmp19_fu_3312_p2 <= std_logic_vector(signed(phi_mul_load_reg_4428) + signed(ap_const_lv36_7));
    tmp1_fu_422_p1 <= W;
    tmp1_fu_422_p2 <= std_logic_vector(unsigned(empty_66_fu_416_p2) - unsigned(tmp1_fu_422_p1));
        tmp20_cast_fu_3379_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp20_fu_3374_p2),64));

    tmp20_fu_3374_p2 <= std_logic_vector(signed(phi_mul_load_reg_4428) + signed(ap_const_lv36_8));
        tmp21_cast_fu_3441_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp21_fu_3436_p2),64));

    tmp21_fu_3436_p2 <= std_logic_vector(signed(phi_mul_load_reg_4428) + signed(ap_const_lv36_9));
        tmp22_cast_fu_3503_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp22_fu_3498_p2),64));

    tmp22_fu_3498_p2 <= std_logic_vector(signed(phi_mul_load_reg_4428) + signed(ap_const_lv36_A));
        tmp23_cast_fu_3561_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp23_fu_3556_p2),64));

    tmp23_fu_3556_p2 <= std_logic_vector(signed(phi_mul_load_reg_4428) + signed(ap_const_lv36_B));
        tmp24_cast_fu_3629_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp24_fu_3624_p2),64));

    tmp24_fu_3624_p2 <= std_logic_vector(signed(phi_mul_load_reg_4428) + signed(ap_const_lv36_C));
        tmp25_cast_fu_3697_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp25_fu_3692_p2),64));

    tmp25_fu_3692_p2 <= std_logic_vector(signed(phi_mul_load_reg_4428) + signed(ap_const_lv36_D));
        tmp26_cast_fu_3735_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp26_fu_3730_p2),64));

    tmp26_fu_3730_p2 <= std_logic_vector(signed(phi_mul_load_reg_4428) + signed(ap_const_lv36_E));
        tmp27_cast_fu_3773_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp27_fu_3768_p2),64));

    tmp27_fu_3768_p2 <= std_logic_vector(signed(phi_mul_load_reg_4428) + signed(ap_const_lv36_F));
    tmp2_fu_428_p1 <= W;
    tmp2_fu_428_p2 <= std_logic_vector(unsigned(empty_66_fu_416_p2) + unsigned(tmp2_fu_428_p1));
    tmp3_fu_446_p2 <= std_logic_vector(unsigned(empty_68_fu_434_p2) - unsigned(empty_69_fu_440_p2));
    tmp4_fu_452_p1 <= W;
    tmp4_fu_452_p2 <= std_logic_vector(unsigned(empty_68_fu_434_p2) - unsigned(tmp4_fu_452_p1));
    tmp5_fu_458_p1 <= W;
    tmp5_fu_458_p2 <= std_logic_vector(unsigned(empty_68_fu_434_p2) + unsigned(tmp5_fu_458_p1));
    tmp6_fu_464_p2 <= std_logic_vector(unsigned(empty_68_fu_434_p2) + unsigned(empty_69_fu_440_p2));
    tmp7_fu_482_p1 <= W;
    tmp7_fu_482_p2 <= std_logic_vector(signed(p_sub437_fu_476_p2) - signed(tmp7_fu_482_p1));
    tmp9_fu_488_p1 <= W;
    tmp9_fu_488_p2 <= std_logic_vector(signed(p_sub437_fu_476_p2) + signed(tmp9_fu_488_p1));
    tmp_10_fu_1416_p3 <= (empty_115_reg_4597 & ap_const_lv3_0);
    tmp_11_fu_1466_p3 <= (empty_119_reg_4613 & ap_const_lv3_0);
    tmp_12_fu_1516_p3 <= (empty_123_reg_4629 & ap_const_lv3_0);
    tmp_13_fu_1566_p3 <= (empty_127_reg_4645 & ap_const_lv3_0);
    tmp_14_fu_1616_p3 <= (empty_131_reg_4661 & ap_const_lv3_0);
    tmp_15_fu_1666_p3 <= (empty_135_reg_4672 & ap_const_lv3_0);
    tmp_16_fu_1720_p3 <= (empty_140_reg_4693 & ap_const_lv3_0);
    tmp_17_fu_1779_p3 <= (empty_143_reg_4747 & ap_const_lv3_0);
    tmp_18_fu_1832_p3 <= (empty_147_reg_4774 & ap_const_lv3_0);
    tmp_19_fu_1885_p3 <= (empty_151_reg_4790 & ap_const_lv3_0);
    tmp_1_fu_1090_p3 <= (empty_91_reg_4526 & ap_const_lv3_0);
    tmp_20_fu_1938_p3 <= (empty_155_reg_4806 & ap_const_lv3_0);
    tmp_21_fu_1991_p3 <= (empty_159_reg_4822 & ap_const_lv3_0);
    tmp_22_fu_2073_p3 <= (empty_163_reg_4838 & ap_const_lv3_0);
    tmp_23_fu_2097_p3 <= (empty_167_reg_4854 & ap_const_lv3_0);
    tmp_24_fu_2121_p3 <= (empty_171_reg_4870 & ap_const_lv3_0);
    tmp_25_fu_2174_p3 <= (empty_175_reg_4891 & ap_const_lv3_0);
    tmp_26_fu_2227_p3 <= (empty_179_reg_4907 & ap_const_lv3_0);
    tmp_27_fu_2280_p3 <= (empty_183_reg_4928 & ap_const_lv3_0);
    tmp_28_fu_2333_p3 <= (empty_187_reg_4949 & ap_const_lv3_0);
    tmp_29_fu_2386_p3 <= (empty_191_reg_4970 & ap_const_lv3_0);
    tmp_2_fu_1169_p3 <= (empty_95_reg_4537 & ap_const_lv3_0);
    tmp_30_fu_2439_p3 <= (empty_195_reg_4991 & ap_const_lv3_0);
    tmp_31_fu_2492_p3 <= (empty_199_reg_5012 & ap_const_lv3_0);
    tmp_32_fu_2545_p3 <= (empty_203_reg_5023 & ap_const_lv3_0);
    tmp_33_fu_2598_p3 <= (empty_222_reg_4758 & ap_const_lv3_0);
    tmp_34_fu_2651_p3 <= (empty_226_reg_5069 & ap_const_lv3_0);
    tmp_35_fu_2704_p3 <= (empty_230_reg_5090 & ap_const_lv3_0);
    tmp_36_fu_2757_p3 <= (empty_234_reg_5111 & ap_const_lv3_0);
    tmp_37_fu_2810_p3 <= (empty_238_reg_5132 & ap_const_lv3_0);
    tmp_38_fu_2892_p3 <= (empty_242_reg_5153 & ap_const_lv3_0);
    tmp_39_fu_2916_p3 <= (empty_246_reg_5174 & ap_const_lv3_0);
    tmp_3_fu_1190_p3 <= (empty_99_reg_4548 & ap_const_lv3_0);
    tmp_40_fu_2978_p3 <= (empty_250_reg_5195 & ap_const_lv3_0);
    tmp_41_fu_3040_p3 <= (empty_254_reg_5216 & ap_const_lv3_0);
    tmp_42_fu_3102_p3 <= (empty_258_reg_5237 & ap_const_lv3_0);
    tmp_43_fu_3164_p3 <= (empty_262_reg_5253 & ap_const_lv3_0);
    tmp_44_fu_3226_p3 <= (empty_266_reg_5274 & ap_const_lv3_0);
    tmp_45_fu_3288_p3 <= (empty_270_reg_5295 & ap_const_lv3_0);
    tmp_46_fu_3350_p3 <= (empty_274_reg_5316 & ap_const_lv3_0);
    tmp_47_fu_3412_p3 <= (empty_278_reg_5337 & ap_const_lv3_0);
    tmp_48_fu_3474_p3 <= (empty_282_reg_5348 & ap_const_lv3_0);
    tmp_49_fu_3536_p3 <= (empty_302_reg_5384 & ap_const_lv3_0);
    tmp_4_fu_890_p3 <= (empty_75_reg_4482 & ap_const_lv3_0);
    tmp_50_fu_3604_p3 <= (empty_306_reg_5405 & ap_const_lv3_0);
    tmp_51_fu_3672_p3 <= (empty_310_reg_5426 & ap_const_lv3_0);
    tmp_52_fu_3816_p3 <= (empty_314_reg_5447 & ap_const_lv3_0);
    tmp_53_fu_3846_p3 <= (empty_318_reg_5468 & ap_const_lv3_0);
    tmp_54_fu_3876_p3 <= (empty_322_reg_5489 & ap_const_lv3_0);
    tmp_55_fu_3906_p3 <= (empty_326_reg_5510 & ap_const_lv3_0);
    tmp_56_fu_3936_p3 <= (empty_330_reg_5531 & ap_const_lv3_0);
    tmp_57_fu_3966_p3 <= (empty_334_reg_5552 & ap_const_lv3_0);
    tmp_58_fu_3996_p3 <= (empty_338_reg_5573 & ap_const_lv3_0);
    tmp_59_fu_4026_p3 <= (empty_342_reg_5589 & ap_const_lv3_0);
    tmp_5_fu_1247_p3 <= (empty_103_reg_4559 & ap_const_lv3_0);
    tmp_60_fu_4056_p3 <= (empty_346_reg_5610 & ap_const_lv3_0);
    tmp_61_fu_4086_p3 <= (empty_350_reg_5631 & ap_const_lv3_0);
    tmp_62_fu_4116_p3 <= (empty_354_reg_5642 & ap_const_lv3_0);
    tmp_63_fu_4146_p3 <= (empty_358_reg_5653 & ap_const_lv3_0);
    tmp_6_fu_940_p3 <= (empty_79_reg_4493 & ap_const_lv3_0);
    tmp_7_fu_1316_p3 <= (empty_107_reg_4570 & ap_const_lv3_0);
    tmp_8_fu_990_p3 <= (empty_83_reg_4504 & ap_const_lv3_0);
    tmp_9_fu_1366_p3 <= (empty_111_reg_4581 & ap_const_lv3_0);
    tmp_s_fu_1040_p3 <= (empty_87_reg_4515 & ap_const_lv3_0);
end behav;
