Global frequency set at 1000000000000 ticks per second
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/sim/kernel_workload.cc:46: info: kernel located at: parsec_disk_image/vmlinux-4.4.186
build/X86/mem/physical.cc:94: warn: Not reserving swap space. May cause SIGSEGV on actual usage
build/X86/dev/serial/terminal.cc:170: warn: Sockets disabled, not accepting terminal connections
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/mem/ruby/network/garnet/GarnetNetwork.cc:124: info: Garnet version 3.0
build/X86/base/remote_gdb.cc:381: warn: Sockets disabled, not accepting gdb connections
build/X86/dev/intel_8254_timer.cc:128: warn: Reading current count from inactive timer.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 22.0.0.2
gem5 compiled Mar 20 2023 15:13:00
gem5 started Mar 20 2023 15:53:24
gem5 executing on mnemosyne04.ecn.purdue.edu, pid 6030
command line: ./build/X86/gem5.fast -d ./parsec_results/parsec_noci_largemem_18GHz_500kB/100m/ferret/kite_large_noci/ configs/auto_top/auto_top_fs.py -I 100000000 --benchmark_parsec ferret -r 1 --checkpoint-dir ./parsec_checkpoints/largemem/ferret --router_map_file configs/topologies/paper_solutions/kite_large_noci.map --flat_vn_map_file configs/topologies/vn_maps/kite_large_noci_naive_hops.vn --flat_nr_map_file configs/topologies/nr_list/kite_large_noci_naive.nrl --topology FS_NoCI_EscapeVirtualNetworks --noi_routers 20 --noc_clk 1.8GHz --sys-clock 1.8GHz --ruby-clock 1.8GHz --noi_clk 2.7GHz --num-cpus 64 --mem_or_coh mem --num-dirs 16 --num-l2caches 64 --l2_size 500kB --num_chiplets 4 --mem-size 32GB --caches --ruby --network garnet --kernel parsec_disk_image/vmlinux-4.4.186 --disk-image parsec_disk_image/x86-parsec --cpu-type X86O3CPU --restore-with-cpu X86O3CPU --routing-algorithm 2 --use_escape_vns --vcs-per-vnet 10 --evn_deadlock_partition 1 --evn_n_deadlock_free 1 --evn_min_n_deadlock_free 9

info: Standard input is not a terminal, disabling listeners.
l1_caches(64)=[<m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6386748630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f63867506a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f63867586a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f63867636a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f638676b6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f63866f56a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f63866fd6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f63867066a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f63867106a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f63867186a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f63867226a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f638672a6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f63866b46a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f63866bc6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f63866c66a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f63866ce6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f63866d96a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f63866e16a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f63866e96a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f63866736a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f638667b6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f63866856a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f638668e6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f63866986a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f63866a06a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f63866aa6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f63866336a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f638663c6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f63866466a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f638664e6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f63866586a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f63866606a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f638666a6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f63865f26a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f63865fb6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f63866046a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f638660e6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f63866176a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f63866206a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f63866296a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f63865b26a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f63865bc6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f63865c46a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f63865cd6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f63865d76a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f63865e06a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f63865e96a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f63865726a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f638657b6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f63865846a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f638658d6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f63865966a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f63865a06a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f63865a96a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f63865326a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f638653b6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f63865446a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f638654d6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f63865566a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f638655e6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f63865686a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f63865706a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f63864f96a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f63865026a0>]
l2_caches(64)=[<m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f638650d390>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f638650ddd8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6386516860>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f638651e2e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f638651ed30>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f63865277b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6386530240>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6386530c88>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f63864b9710>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f63864c2198>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f63864c2be0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f63864ca668>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f63864d30f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f63864d3b38>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f63864dc5c0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f63864e6048>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f63864e6a90>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f63864ef518>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f63864eff60>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f63864789e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6386480470>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6386480eb8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6386489940>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f63864923c8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6386492e10>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f638649b898>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f63864a5320>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f63864a5d68>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f63864ae7f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6386437278>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6386437cc0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6386440748>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f63864491d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6386449c18>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f63864526a0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f638645b128>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f638645bb70>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f63864645f8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f638646d080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f638646dac8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f63863f6550>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f63863f6f98>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6386400a20>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f63864094a8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6386409ef0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6386411978>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f638641a400>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f638641ae48>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f63864248d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f638642c358>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f638642cda0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f63863b5828>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f63863bd2b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f63863bdcf8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f63863c7780>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f63863d0208>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f63863d0c50>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f63863d86d8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f638748f080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f638748fb38>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f63863e85c0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6386372048>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6386372a90>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f638637b518>]
dirs(16)=[<m5.objects.Directory_Controller.Directory_Controller object at 0x7f638637be48>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f63863820b8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f63863822e8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f6386382518>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f6386382748>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f6386382978>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f6386382ba8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f6386382dd8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f638638f048>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f638638f278>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f638638f4a8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f638638f6d8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f638638f908>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f638638fb38>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f638638fd68>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f638638ff98>]
dmas(2)=[<m5.objects.DMA_Controller.DMA_Controller object at 0x7f6386341eb8>, <m5.objects.DMA_Controller.DMA_Controller object at 0x7f638634a518>]
others(0)=[]
ingesting configs/topologies/nr_list/kite_large_noci_naive.nrl
ingesting configs/topologies/vn_maps/kite_large_noci_naive_hops.vn
ingesting configs/topologies/paper_solutions/kite_large_noci.map
Running the simulation
Beginning X86O3CPU simulation
Later, None simulation
**** REAL SIMULATION ****
warn: Physical memory size specified is 32GB which is greater than 3GB.  Twice the number of memory controllers would be created.
warn: system.workload.acpi_description_table_pointer.rsdt adopting orphan SimObject param 'entries'
warn: rounding error > tolerance
    370.370370 rounded to 370
warn: rounding error > tolerance
    370.370370 rounded to 370
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
warn: rounding error > tolerance
    370.370370 rounded to 370
build/X86/sim/simulate.cc:194: info: Entering event queue @ 51928923307500.  Starting simulation...
build/X86/mem/ruby/system/Sequencer.cc:613: warn: Replacement policy updates recently became the responsibility of SLICC state machines. Make sure to setMRU() near callbacks in .sm files!
build/X86/sim/power_state.cc:106: warn: PowerState: Already in the requested power state, request ignored
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
Exiting @ tick 51975892323500 because a thread reached the max instruction count
