LIBRARY ieee;
USE ieee.std_logic_1164.all; 

LIBRARY work;

ENTITY y IS 
	PORT
	(
		clk :  IN  STD_LOGIC;
		clear :  IN  STD_LOGIC;
		Yin :  IN  STD_LOGIC;
		BusMuxOut :  IN  STD_LOGIC_VECTOR(31 DOWNTO 0);
		ALUIn_Y :  OUT  STD_LOGIC_VECTOR(31 DOWNTO 0)
	);
END y;

ARCHITECTURE bdf_type OF y IS 

COMPONENT reg32
	PORT(clk : IN STD_LOGIC;
		 reset_n : IN STD_LOGIC;
		 en : IN STD_LOGIC;
		 d : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
		 q : OUT STD_LOGIC_VECTOR(31 DOWNTO 0)
	);
END COMPONENT;



BEGIN 



b2v_inst : reg32
PORT MAP(clk => clk,
		 reset_n => clear,
		 en => Yin,
		 d => BusMuxOut,
		 q => ALUIn_Y);


END bdf_type;