$date
	Mon Jan 11 14:53:20 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module count_down_johnson_behavioural_testBench $end
$scope module dut $end
$var wire 1 ! clk $end
$var wire 1 " reset $end
$var reg 4 # out [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 #
0"
0!
$end
#10
1!
#20
0!
#30
1!
#40
0!
#50
1!
#60
0!
#70
1!
#80
0!
#90
1!
#100
0!
1"
#110
b1000 #
1!
#120
0!
#130
b1100 #
1!
#140
0!
#150
b1110 #
1!
#160
0!
#170
b1111 #
1!
#180
0!
#190
b111 #
1!
#200
0!
#210
b11 #
1!
#220
0!
#230
b1 #
1!
#240
0!
#250
b0 #
1!
#260
0!
#270
b1000 #
1!
#280
0!
#290
b1100 #
1!
#300
0!
#310
b1110 #
1!
#320
0!
#330
b1111 #
1!
#340
0!
#350
b111 #
1!
#360
0!
#370
b11 #
1!
#380
0!
#390
b1 #
1!
#400
0!
#410
b0 #
1!
#420
0!
#430
b1000 #
1!
#440
0!
#450
b1100 #
1!
#460
0!
#470
b1110 #
1!
#480
0!
#490
b1111 #
1!
#500
0!
#510
b111 #
1!
#520
0!
#530
b11 #
1!
#540
0!
#550
b1 #
1!
#560
0!
#570
b0 #
1!
#580
0!
#590
b1000 #
1!
#600
b0 #
0!
0"
#610
1!
#620
0!
#630
1!
#640
0!
#650
1!
#660
0!
#670
1!
#680
0!
#690
1!
#700
0!
1"
#710
b1000 #
1!
#720
0!
#730
b1100 #
1!
#740
0!
#750
b1110 #
1!
#760
0!
#770
b1111 #
1!
#780
0!
#790
b111 #
1!
#800
0!
#810
b11 #
1!
#820
0!
#830
b1 #
1!
#840
0!
#850
b0 #
1!
#860
0!
#870
b1000 #
1!
#880
0!
#890
b1100 #
1!
#900
0!
