#include <algorithm>
#include "base/arch.h"
#include <atomic>
#include <vector>

#include <gtest/gtest.h>

#include "gpu/gcn/gcn_detile.h"

namespace {

struct SplitMode {
  u32 tiling_index;
  u32 tile_split_bytes;
  u32 bank_height;
  u32 macro_aspect;
};

u64 ExpectedTiledOffset(const SplitMode& mode,
                             u32 x,
                             u32 y,
                             u32 layer,
                             u32 pitch,
                             u32 height) {
  constexpr u32 kNumPipes = 8;
  constexpr u32 kNumBanks = 16;

  const u32 pixel_index = (x & 1) | ((y & 1) << 1) |
                               (((x >> 1) & 1) << 2) | (((y >> 1) & 1) << 3) |
                               (((x >> 2) & 1) << 4) | (((y >> 2) & 1) << 5);
  u32 element_offset = pixel_index * sizeof(u32);
  const u32 tile_split_slice = element_offset / mode.tile_split_bytes;
  element_offset %= mode.tile_split_bytes;

  const u32 slices_per_tile = 256 / mode.tile_split_bytes;
  const u32 macro_pitch = 8 * kNumPipes * mode.macro_aspect;
  const u32 macro_height =
      8 * mode.bank_height * kNumBanks / mode.macro_aspect;
  const u32 macro_tile_bytes = mode.tile_split_bytes * (macro_pitch / 8) *
                                    (macro_height / 8) /
                                    (kNumPipes * kNumBanks);
  const u32 macro_tiles_per_row = pitch / macro_pitch;
  const u64 macro_tile_offset =
      static_cast<u64>((y / macro_height) * macro_tiles_per_row +
                            x / macro_pitch) *
      macro_tile_bytes;
  const u32 macro_tiles_per_slice =
      macro_tiles_per_row * (height / macro_height);
  const u64 slice_bytes =
      static_cast<u64>(macro_tiles_per_slice) * macro_tile_bytes;
  const u64 slice_offset =
      slice_bytes * (tile_split_slice + slices_per_tile * layer);
  const u32 tile_row = (y / 8) % mode.bank_height;
  const u32 tile_offset = tile_row * mode.tile_split_bytes;
  const u64 total_offset =
      slice_offset + macro_tile_offset + tile_offset + element_offset;

  const u32 tile_x = x >> 3;
  const u32 tile_y = y >> 3;
  const u32 pipe = ((tile_x & 1) ^ (tile_y & 1) ^ ((tile_x >> 1) & 1)) |
                        ((((tile_x >> 1) & 1) ^ ((tile_y >> 1) & 1)) << 1) |
                        ((((tile_x >> 2) & 1) ^ ((tile_y >> 2) & 1)) << 2);

  const u32 bank_x = tile_x / kNumPipes;
  const u32 bank_y = tile_y / mode.bank_height;
  u32 bank =
      ((bank_x & 1) ^ ((bank_y >> 3) & 1)) |
      ((((bank_x >> 1) & 1) ^ ((bank_y >> 2) & 1) ^ ((bank_y >> 3) & 1)) << 1) |
      ((((bank_x >> 2) & 1) ^ ((bank_y >> 1) & 1)) << 2) |
      ((((bank_x >> 3) & 1) ^ (bank_y & 1)) << 3);
  bank ^= 7 * layer;
  bank ^= 9 * tile_split_slice;
  bank &= kNumBanks - 1;

  return (total_offset & 255) | (static_cast<u64>(pipe) << 8) |
         (static_cast<u64>(bank) << 11) | ((total_offset >> 8) << 15);
}

void VerifySplitMode(const SplitMode& mode) {
  constexpr u32 kLayers = 2;
  const u32 macro_pitch = 8 * 8 * mode.macro_aspect;
  const u32 macro_height = 8 * mode.bank_height * 16 / mode.macro_aspect;
  const u32 width = macro_pitch * 2;
  const u32 height = macro_height * 2;

  gpu::gcn::TextureLayout32 layout;
  ASSERT_TRUE(gpu::gcn::BuildTextureLayout32(
      layout, width, height, width, kLayers, 1, mode.tiling_index, false));
  ASSERT_TRUE(layout.mips[0].macro_tiled);
  ASSERT_EQ(layout.mips[0].pitch, width);
  ASSERT_EQ(layout.mips[0].stored_height, height);

  std::vector<u32> tiled(layout.size / sizeof(u32));
  std::vector<bool> occupied(tiled.size());
  for (u32 layer = 0; layer < kLayers; ++layer) {
    for (u32 y = 0; y < height; ++y) {
      for (u32 x = 0; x < width; ++x) {
        const u64 offset =
            ExpectedTiledOffset(mode, x, y, layer, width, height);
        ASSERT_EQ(offset % sizeof(u32), 0u);
        ASSERT_LE(offset + sizeof(u32), layout.size);
        const size_t index = offset / sizeof(u32);
        ASSERT_FALSE(occupied[index]);
        occupied[index] = true;
        tiled[index] = 1 + (layer * height + y) * width + x;
      }
    }
  }
  ASSERT_EQ(
      static_cast<size_t>(std::count(occupied.begin(), occupied.end(), true)),
      occupied.size());

  std::vector<u32> linear(static_cast<size_t>(width) * height);
  std::vector<u32> expected(linear.size());
  std::vector<u32> retiled(tiled.size());
  for (u32 layer = 0; layer < kLayers; ++layer) {
    ASSERT_TRUE(gpu::gcn::DetileTextureMip32(tiled.data(), linear.data(),
                                             layout, 0, layer));
    for (u32 y = 0; y < height; ++y) {
      for (u32 x = 0; x < width; ++x) {
        expected[static_cast<size_t>(y) * width + x] =
            1 + (layer * height + y) * width + x;
      }
    }
    EXPECT_EQ(linear, expected);
    ASSERT_TRUE(gpu::gcn::RetileTextureMip32(expected.data(), retiled.data(),
                                             layout, 0, layer));
  }
  EXPECT_EQ(retiled, tiled);
}

void Verify16BitRoundTrip(u32 tiling_index) {
  constexpr u32 kWidth = 256;
  constexpr u32 kHeight = 128;
  constexpr u32 kLayers = 2;
  gpu::gcn::TextureLayout32 layout;
  ASSERT_TRUE(gpu::gcn::BuildTextureLayout32(
      layout, kWidth, kHeight, kWidth, kLayers, 1, tiling_index, false, 2));

  std::vector<u8> tiled(layout.size);
  std::vector<u16> source(static_cast<size_t>(kWidth) * kHeight);
  std::vector<u16> result(source.size());
  for (u32 layer = 0; layer < kLayers; layer++) {
    for (size_t i = 0; i < source.size(); i++)
      source[i] = static_cast<u16>(1 + i + layer * source.size());
    ASSERT_TRUE(gpu::gcn::RetileTextureMip32(source.data(), tiled.data(),
                                             layout, 0, layer));
  }
  for (u32 layer = 0; layer < kLayers; layer++) {
    for (size_t i = 0; i < source.size(); i++)
      source[i] = static_cast<u16>(1 + i + layer * source.size());
    ASSERT_TRUE(gpu::gcn::DetileTextureMip32(tiled.data(), result.data(),
                                             layout, 0, layer));
    EXPECT_EQ(result, source);
  }
}

u64 HashBytes(const u8* data, size_t size, u64 hash) {
  for (size_t i = 0; i < size; ++i) {
    hash ^= data[i];
    hash *= 1099511628211ull;
  }
  return hash;
}

TEST(GcnDetile, Depth64ByteSplitIsBijectiveAcrossArrayLayers) {
  VerifySplitMode({0, 64, 4, 4});
}

TEST(GcnDetile, Depth128ByteSplitIsBijectiveAcrossArrayLayers) {
  VerifySplitMode({1, 128, 2, 2});
}

TEST(GcnDetile, Depth64ByteSplitSupports16BitElements) {
  Verify16BitRoundTrip(0);
}

TEST(GcnDetile, Thin2DMacroSupports16BitElements) {
  Verify16BitRoundTrip(14);
}

TEST(GcnDetile, Thin2DMacroSupports64BitElements) {
  constexpr u32 kWidth = 256;
  constexpr u32 kHeight = 128;
  gpu::gcn::TextureLayout32 layout;
  ASSERT_TRUE(gpu::gcn::BuildTextureLayout32(layout, kWidth, kHeight, kWidth, 1,
                                             1, 14, false, 8));
  std::vector<u64> source(static_cast<size_t>(kWidth) * kHeight);
  for (size_t i = 0; i < source.size(); i++)
    source[i] = i + 1;
  std::vector<u8> tiled(layout.size);
  std::vector<u64> result(source.size());
  ASSERT_TRUE(
      gpu::gcn::RetileTextureMip32(source.data(), tiled.data(), layout, 0, 0));
  ASSERT_TRUE(
      gpu::gcn::DetileTextureMip32(tiled.data(), result.data(), layout, 0, 0));
  EXPECT_EQ(result, source);
}

TEST(GcnDetile, AllModesAndElementWidthsMatchReferenceDigest) {
  u64 hash = 1469598103934665603ull;
  for (u32 tiling = 0; tiling <= 31; ++tiling) {
    if (tiling > 26 && tiling != 31)
      continue;
    for (u32 elem : {2u, 4u, 8u, 16u}) {
      gpu::gcn::TextureLayout32 layout;
      ASSERT_TRUE(gpu::gcn::BuildTextureLayout32(layout, 263, 137, 271, 3, 4,
                                                 tiling, false, elem));
      std::vector<u8> tiled(layout.size);
      for (size_t i = 0; i < tiled.size(); ++i)
        tiled[i] = static_cast<u8>((i * 193u + i / 29u + tiling) & 255u);

      for (u32 mip = 0; mip < layout.mip_levels; ++mip) {
        const auto& level = layout.mips[mip];
        std::vector<u8> linear(static_cast<size_t>(level.width) *
                                    level.height * elem);
        for (u32 layer = 0; layer < layout.layers; ++layer) {
          ASSERT_TRUE(gpu::gcn::DetileTextureMip32(tiled.data(), linear.data(),
                                                   layout, mip, layer));
          hash = HashBytes(linear.data(), linear.size(), hash);
        }
      }

      std::fill(tiled.begin(), tiled.end(), 0xa5);
      for (u32 mip = 0; mip < layout.mip_levels; ++mip) {
        const auto& level = layout.mips[mip];
        std::vector<u8> linear(static_cast<size_t>(level.width) *
                                    level.height * elem);
        for (u32 layer = 0; layer < layout.layers; ++layer) {
          for (size_t i = 0; i < linear.size(); ++i)
            linear[i] =
                static_cast<u8>((i * 157u + layer * 17u + mip) & 255u);
          ASSERT_TRUE(gpu::gcn::RetileTextureMip32(linear.data(), tiled.data(),
                                                   layout, mip, layer));
        }
      }
      hash = HashBytes(tiled.data(), tiled.size(), hash);
    }
  }
  EXPECT_EQ(hash, 0xe0e2ac1035064882ull);
}

TEST(GcnDetile, PitchedTransfersLeaveLinearPaddingUntouched) {
  constexpr u32 kWidth = 263;
  constexpr u32 kHeight = 137;
  constexpr u32 kElem = 8;
  constexpr size_t kRowBytes = kWidth * kElem + 40;
  gpu::gcn::TextureLayout32 layout;
  ASSERT_TRUE(gpu::gcn::BuildTextureLayout32(layout, kWidth, kHeight, 271, 1, 1,
                                             14, false, kElem));

  std::vector<u8> source(kRowBytes * kHeight, 0xcd);
  std::vector<u8> result(kRowBytes * kHeight, 0xee);
  std::vector<u8> tiled(layout.size, 0xa5);
  for (u32 y = 0; y < kHeight; ++y)
    for (u32 x = 0; x < kWidth * kElem; ++x)
      source[static_cast<size_t>(y) * kRowBytes + x] =
          static_cast<u8>((y * 37u + x * 13u) & 255u);

  ASSERT_TRUE(gpu::gcn::RetileTextureMip32Pitched(source.data(), kRowBytes,
                                                  tiled.data(), layout, 0, 0));
  ASSERT_TRUE(gpu::gcn::DetileTextureMip32Pitched(tiled.data(), result.data(),
                                                  kRowBytes, layout, 0, 0));
  for (u32 y = 0; y < kHeight; ++y) {
    const size_t row = static_cast<size_t>(y) * kRowBytes;
    EXPECT_TRUE(std::equal(source.begin() + row,
                           source.begin() + row + kWidth * kElem,
                           result.begin() + row));
    EXPECT_TRUE(std::all_of(result.begin() + row + kWidth * kElem,
                            result.begin() + row + kRowBytes,
                            [](u8 value) { return value == 0xee; }));
  }
}

TEST(GcnDetile, NestedParallelRegionsRunInline) {
  std::atomic<u32> work{0};
  gpu::gcn::DetileParallelRows(32, [&](u32 outer0, u32 outer1) {
    gpu::gcn::DetileParallelRows(32, [&](u32 inner0, u32 inner1) {
      work.fetch_add((outer1 - outer0) * (inner1 - inner0),
                     std::memory_order_relaxed);
    });
  });
  EXPECT_EQ(work.load(std::memory_order_relaxed), 32u * 32u);
}

}  // namespace
