{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 156 04/30/2007 SJ Full Version " "Info: Version 7.1 Build 156 04/30/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 02 14:11:32 2007 " "Info: Processing started: Mon Jul 02 14:11:32 2007" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGA-Camera-2006 -c VGA-Camera-2006 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off VGA-Camera-2006 -c VGA-Camera-2006" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altaccumulate2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file altaccumulate2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altaccumulate2-SYN " "Info: Found design unit 1: altaccumulate2-SYN" {  } { { "altaccumulate2.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/altaccumulate2.vhd" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 altaccumulate2 " "Info: Found entity 1: altaccumulate2" {  } { { "altaccumulate2.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/altaccumulate2.vhd" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_counter1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter1-SYN " "Info: Found design unit 1: lpm_counter1-SYN" {  } { { "lpm_counter1.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/lpm_counter1.vhd" 50 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter1 " "Info: Found entity 1: lpm_counter1" {  } { { "lpm_counter1.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/lpm_counter1.vhd" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGA-Camera-2006.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file VGA-Camera-2006.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 VGA-Camera-2006 " "Info: Found entity 1: VGA-Camera-2006" {  } { { "VGA-Camera-2006.bdf" "" { Schematic "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/VGA-Camera-2006.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altaccumulate1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file altaccumulate1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altaccumulate1-SYN " "Info: Found design unit 1: altaccumulate1-SYN" {  } { { "altaccumulate1.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/altaccumulate1.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 altaccumulate1 " "Info: Found entity 1: altaccumulate1" {  } { { "altaccumulate1.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/altaccumulate1.vhd" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Debouncer.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file Debouncer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debouncer-clean_pulse " "Info: Found design unit 1: debouncer-clean_pulse" {  } { { "Debouncer.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/Debouncer.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Info: Found entity 1: debouncer" {  } { { "Debouncer.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/Debouncer.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_add_sub0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_add_sub0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_add_sub0-SYN " "Info: Found design unit 1: lpm_add_sub0-SYN" {  } { { "lpm_add_sub0.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/lpm_add_sub0.vhd" 48 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_sub0 " "Info: Found entity 1: lpm_add_sub0" {  } { { "lpm_add_sub0.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/lpm_add_sub0.vhd" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_add_sub1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_add_sub1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_add_sub1-SYN " "Info: Found design unit 1: lpm_add_sub1-SYN" {  } { { "lpm_add_sub1.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/lpm_add_sub1.vhd" 50 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_sub1 " "Info: Found entity 1: lpm_add_sub1" {  } { { "lpm_add_sub1.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/lpm_add_sub1.vhd" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_compare0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_compare0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_compare0-SYN " "Info: Found design unit 1: lpm_compare0-SYN" {  } { { "lpm_compare0.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/lpm_compare0.vhd" 49 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare0 " "Info: Found entity 1: lpm_compare0" {  } { { "lpm_compare0.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/lpm_compare0.vhd" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_compare1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_compare1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_compare1-SYN " "Info: Found design unit 1: lpm_compare1-SYN" {  } { { "lpm_compare1.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/lpm_compare1.vhd" 49 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare1 " "Info: Found entity 1: lpm_compare1" {  } { { "lpm_compare1.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/lpm_compare1.vhd" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_compare2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_compare2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_compare2-SYN " "Info: Found design unit 1: lpm_compare2-SYN" {  } { { "lpm_compare2.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/lpm_compare2.vhd" 49 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare2 " "Info: Found entity 1: lpm_compare2" {  } { { "lpm_compare2.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/lpm_compare2.vhd" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_dff0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_dff0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_dff0-SYN " "Info: Found design unit 1: lpm_dff0-SYN" {  } { { "lpm_dff0.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/lpm_dff0.vhd" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 lpm_dff0 " "Info: Found entity 1: lpm_dff0" {  } { { "lpm_dff0.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/lpm_dff0.vhd" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_dff1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_dff1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_dff1-SYN " "Info: Found design unit 1: lpm_dff1-SYN" {  } { { "lpm_dff1.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/lpm_dff1.vhd" 50 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 lpm_dff1 " "Info: Found entity 1: lpm_dff1" {  } { { "lpm_dff1.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/lpm_dff1.vhd" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_divide0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_divide0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_divide0-SYN " "Info: Found design unit 1: lpm_divide0-SYN" {  } { { "lpm_divide0.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/lpm_divide0.vhd" 50 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide0 " "Info: Found entity 1: lpm_divide0" {  } { { "lpm_divide0.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/lpm_divide0.vhd" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Sequencer.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file Sequencer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sequencer-Sequencer_v1 " "Info: Found design unit 1: Sequencer-Sequencer_v1" {  } { { "Sequencer.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/Sequencer.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 Sequencer " "Info: Found entity 1: Sequencer" {  } { { "Sequencer.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/Sequencer.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Slowcounter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file Slowcounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SlowCounter-SlowCounter_v1 " "Info: Found design unit 1: SlowCounter-SlowCounter_v1" {  } { { "Slowcounter.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/Slowcounter.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 SlowCounter " "Info: Found entity 1: SlowCounter" {  } { { "Slowcounter.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/Slowcounter.vhd" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SyncProcessor.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file SyncProcessor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SyncProcessor-SyncProcessor_v1 " "Info: Found design unit 1: SyncProcessor-SyncProcessor_v1" {  } { { "SyncProcessor.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/SyncProcessor.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 SyncProcessor " "Info: Found entity 1: SyncProcessor" {  } { { "SyncProcessor.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/SyncProcessor.vhd" 23 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ChannelProcessor.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ChannelProcessor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ChannelProcessor-ChannelProcessor_v1 " "Info: Found design unit 1: ChannelProcessor-ChannelProcessor_v1" {  } { { "ChannelProcessor.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/ChannelProcessor.vhd" 58 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 ChannelProcessor " "Info: Found entity 1: ChannelProcessor" {  } { { "ChannelProcessor.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/ChannelProcessor.vhd" 29 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "VGA-Camera-2006 " "Info: Elaborating entity \"VGA-Camera-2006\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Warning" "WGDFX_PIN_IGNORED" "D5_2 " "Warning: Pin \"D5_2\" not connected" {  } { { "VGA-Camera-2006.bdf" "" { Schematic "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/VGA-Camera-2006.bdf" { { 1088 16 184 1104 "D5_2" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ChannelProcessor ChannelProcessor:inst10 " "Info: Elaborating entity \"ChannelProcessor\" for hierarchy \"ChannelProcessor:inst10\"" {  } { { "VGA-Camera-2006.bdf" "inst10" { Schematic "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/VGA-Camera-2006.bdf" { { -272 1544 1760 -16 "inst10" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SyncProcessor SyncProcessor:inst " "Info: Elaborating entity \"SyncProcessor\" for hierarchy \"SyncProcessor:inst\"" {  } { { "VGA-Camera-2006.bdf" "inst" { Schematic "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/VGA-Camera-2006.bdf" { { 408 320 512 696 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer debouncer:inst13 " "Info: Elaborating entity \"debouncer\" for hierarchy \"debouncer:inst13\"" {  } { { "VGA-Camera-2006.bdf" "inst13" { Schematic "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/VGA-Camera-2006.bdf" { { 776 424 544 872 "inst13" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SlowCounter SlowCounter:inst1 " "Info: Elaborating entity \"SlowCounter\" for hierarchy \"SlowCounter:inst1\"" {  } { { "VGA-Camera-2006.bdf" "inst1" { Schematic "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/VGA-Camera-2006.bdf" { { 720 272 392 816 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_dff1 lpm_dff1:inst5 " "Info: Elaborating entity \"lpm_dff1\" for hierarchy \"lpm_dff1:inst5\"" {  } { { "VGA-Camera-2006.bdf" "inst5" { Schematic "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/VGA-Camera-2006.bdf" { { -232 704 848 -136 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/altera/71/quartus/libraries/megafunctions/lpm_ff.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/altera/71/quartus/libraries/megafunctions/lpm_ff.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_ff " "Info: Found entity 1: lpm_ff" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/lpm_ff.tdf" 48 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff lpm_dff1:inst5\|lpm_ff:lpm_ff_component " "Info: Elaborating entity \"lpm_ff\" for hierarchy \"lpm_dff1:inst5\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_dff1.vhd" "lpm_ff_component" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/lpm_dff1.vhd" 73 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_dff1:inst5\|lpm_ff:lpm_ff_component " "Info: Elaborated megafunction instantiation \"lpm_dff1:inst5\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_dff1.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/lpm_dff1.vhd" 73 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd 5 2 " "Info: Found 5 design units, including 2 entities, in source file c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sld_signaltap_pack " "Info: Found design unit 1: sld_signaltap_pack" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 63 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 sld_signaltap-rtl " "Info: Found design unit 2: sld_signaltap-rtl" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 173 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 sld_signaltap_impl-rtl " "Info: Found design unit 3: sld_signaltap_impl-rtl" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 437 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 sld_signaltap " "Info: Found entity 1: sld_signaltap" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 85 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "2 sld_signaltap_impl " "Info: Found entity 2: sld_signaltap_impl" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 353 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "sld_signaltap:auto_signaltap_0 " "Info: Elaborated megafunction instantiation \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body sld_signaltap:auto_signaltap_0 " "Info: Elaborated megafunction instantiation \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\", which is child of megafunction instantiation \"sld_signaltap:auto_signaltap_0\"" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 284 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_signaltap:auto_signaltap_0 " "Info: Instantiated megafunction \"sld_signaltap:auto_signaltap_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_INFO 671116800 " "Info: Parameter \"SLD_NODE_INFO\" = \"671116800\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_POWER_UP_TRIGGER 0 " "Info: Parameter \"SLD_POWER_UP_TRIGGER\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_IN_ENABLED 0 " "Info: Parameter \"SLD_TRIGGER_IN_ENABLED\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ADVANCED_TRIGGER_ENTITY basic,1, " "Info: Parameter \"SLD_ADVANCED_TRIGGER_ENTITY\" = \"basic,1,\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL_PIPELINE 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL_PIPELINE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ENABLE_ADVANCED_TRIGGER 0 " "Info: Parameter \"SLD_ENABLE_ADVANCED_TRIGGER\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_SAMPLE_DEPTH 512 " "Info: Parameter \"SLD_SAMPLE_DEPTH\" = \"512\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_MEM_ADDRESS_BITS 9 " "Info: Parameter \"SLD_MEM_ADDRESS_BITS\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_BITS 1 " "Info: Parameter \"SLD_TRIGGER_BITS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK 000000000000000000000 " "Info: Parameter \"SLD_INVERSION_MASK\" = \"000000000000000000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK_LENGTH 21 " "Info: Parameter \"SLD_INVERSION_MASK_LENGTH\" = \"21\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BIT_CNTR_BITS 5 " "Info: Parameter \"SLD_DATA_BIT_CNTR_BITS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BITS 23 " "Info: Parameter \"SLD_DATA_BITS\" = \"23\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_LOWORD 59208 " "Info: Parameter \"SLD_NODE_CRC_LOWORD\" = \"59208\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_HIWORD 44641 " "Info: Parameter \"SLD_NODE_CRC_HIWORD\" = \"44641\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd 14 7 " "Info: Found 14 design units, including 7 entities, in source file c:/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sld_ela_control-rtl " "Info: Found design unit 1: sld_ela_control-rtl" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" 125 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 sld_ela_level_seq_mgr-rtl " "Info: Found design unit 2: sld_ela_level_seq_mgr-rtl" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" 912 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 sld_ela_state_machine-rtl " "Info: Found design unit 3: sld_ela_state_machine-rtl" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" 1096 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 sld_ela_seg_state_machine-rtl " "Info: Found design unit 4: sld_ela_seg_state_machine-rtl" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" 1208 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 sld_ela_post_trigger_counter-rtl " "Info: Found design unit 5: sld_ela_post_trigger_counter-rtl" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" 1329 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 sld_ela_segment_mgr-rtl " "Info: Found design unit 6: sld_ela_segment_mgr-rtl" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" 1464 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 sld_ela_basic_multi_level_trigger-rtl " "Info: Found design unit 7: sld_ela_basic_multi_level_trigger-rtl" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" 1651 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 sld_ela_control " "Info: Found entity 1: sld_ela_control" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" 68 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "2 sld_ela_level_seq_mgr " "Info: Found entity 2: sld_ela_level_seq_mgr" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" 883 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "3 sld_ela_state_machine " "Info: Found entity 3: sld_ela_state_machine" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" 1074 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "4 sld_ela_seg_state_machine " "Info: Found entity 4: sld_ela_seg_state_machine" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" 1186 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "5 sld_ela_post_trigger_counter " "Info: Found entity 5: sld_ela_post_trigger_counter" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" 1309 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "6 sld_ela_segment_mgr " "Info: Found entity 6: sld_ela_segment_mgr" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" 1440 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "7 sld_ela_basic_multi_level_trigger " "Info: Found entity 7: sld_ela_basic_multi_level_trigger" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" 1614 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control sld_signaltap:auto_signaltap_0 " "Info: Elaborated megafunction instantiation \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\", which is child of megafunction instantiation \"sld_signaltap:auto_signaltap_0\"" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 921 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_signaltap:auto_signaltap_0 " "Info: Instantiated megafunction \"sld_signaltap:auto_signaltap_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_INFO 671116800 " "Info: Parameter \"SLD_NODE_INFO\" = \"671116800\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_POWER_UP_TRIGGER 0 " "Info: Parameter \"SLD_POWER_UP_TRIGGER\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_IN_ENABLED 0 " "Info: Parameter \"SLD_TRIGGER_IN_ENABLED\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ADVANCED_TRIGGER_ENTITY basic,1, " "Info: Parameter \"SLD_ADVANCED_TRIGGER_ENTITY\" = \"basic,1,\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL_PIPELINE 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL_PIPELINE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ENABLE_ADVANCED_TRIGGER 0 " "Info: Parameter \"SLD_ENABLE_ADVANCED_TRIGGER\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_SAMPLE_DEPTH 512 " "Info: Parameter \"SLD_SAMPLE_DEPTH\" = \"512\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_MEM_ADDRESS_BITS 9 " "Info: Parameter \"SLD_MEM_ADDRESS_BITS\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_BITS 1 " "Info: Parameter \"SLD_TRIGGER_BITS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK 000000000000000000000 " "Info: Parameter \"SLD_INVERSION_MASK\" = \"000000000000000000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK_LENGTH 21 " "Info: Parameter \"SLD_INVERSION_MASK_LENGTH\" = \"21\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BIT_CNTR_BITS 5 " "Info: Parameter \"SLD_DATA_BIT_CNTR_BITS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BITS 23 " "Info: Parameter \"SLD_DATA_BITS\" = \"23\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_LOWORD 59208 " "Info: Parameter \"SLD_NODE_CRC_LOWORD\" = \"59208\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_HIWORD 44641 " "Info: Parameter \"SLD_NODE_CRC_HIWORD\" = \"44641\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/altera/71/quartus/libraries/megafunctions/lpm_shiftreg.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/altera/71/quartus/libraries/megafunctions/lpm_shiftreg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_shiftreg " "Info: Found entity 1: lpm_shiftreg" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|lpm_shiftreg:trigger_config_deserialize sld_signaltap:auto_signaltap_0 " "Info: Elaborated megafunction instantiation \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|lpm_shiftreg:trigger_config_deserialize\", which is child of megafunction instantiation \"sld_signaltap:auto_signaltap_0\"" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" 485 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_signaltap:auto_signaltap_0 " "Info: Instantiated megafunction \"sld_signaltap:auto_signaltap_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_INFO 671116800 " "Info: Parameter \"SLD_NODE_INFO\" = \"671116800\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_POWER_UP_TRIGGER 0 " "Info: Parameter \"SLD_POWER_UP_TRIGGER\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_IN_ENABLED 0 " "Info: Parameter \"SLD_TRIGGER_IN_ENABLED\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ADVANCED_TRIGGER_ENTITY basic,1, " "Info: Parameter \"SLD_ADVANCED_TRIGGER_ENTITY\" = \"basic,1,\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL_PIPELINE 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL_PIPELINE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ENABLE_ADVANCED_TRIGGER 0 " "Info: Parameter \"SLD_ENABLE_ADVANCED_TRIGGER\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_SAMPLE_DEPTH 512 " "Info: Parameter \"SLD_SAMPLE_DEPTH\" = \"512\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_MEM_ADDRESS_BITS 9 " "Info: Parameter \"SLD_MEM_ADDRESS_BITS\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_BITS 1 " "Info: Parameter \"SLD_TRIGGER_BITS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK 000000000000000000000 " "Info: Parameter \"SLD_INVERSION_MASK\" = \"000000000000000000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK_LENGTH 21 " "Info: Parameter \"SLD_INVERSION_MASK_LENGTH\" = \"21\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BIT_CNTR_BITS 5 " "Info: Parameter \"SLD_DATA_BIT_CNTR_BITS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BITS 23 " "Info: Parameter \"SLD_DATA_BITS\" = \"23\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_LOWORD 59208 " "Info: Parameter \"SLD_NODE_CRC_LOWORD\" = \"59208\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_HIWORD 44641 " "Info: Parameter \"SLD_NODE_CRC_HIWORD\" = \"44641\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm sld_signaltap:auto_signaltap_0 " "Info: Elaborated megafunction instantiation \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\", which is child of megafunction instantiation \"sld_signaltap:auto_signaltap_0\"" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" 546 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_signaltap:auto_signaltap_0 " "Info: Instantiated megafunction \"sld_signaltap:auto_signaltap_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_INFO 671116800 " "Info: Parameter \"SLD_NODE_INFO\" = \"671116800\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_POWER_UP_TRIGGER 0 " "Info: Parameter \"SLD_POWER_UP_TRIGGER\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_IN_ENABLED 0 " "Info: Parameter \"SLD_TRIGGER_IN_ENABLED\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ADVANCED_TRIGGER_ENTITY basic,1, " "Info: Parameter \"SLD_ADVANCED_TRIGGER_ENTITY\" = \"basic,1,\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL_PIPELINE 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL_PIPELINE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ENABLE_ADVANCED_TRIGGER 0 " "Info: Parameter \"SLD_ENABLE_ADVANCED_TRIGGER\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_SAMPLE_DEPTH 512 " "Info: Parameter \"SLD_SAMPLE_DEPTH\" = \"512\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_MEM_ADDRESS_BITS 9 " "Info: Parameter \"SLD_MEM_ADDRESS_BITS\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_BITS 1 " "Info: Parameter \"SLD_TRIGGER_BITS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK 000000000000000000000 " "Info: Parameter \"SLD_INVERSION_MASK\" = \"000000000000000000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK_LENGTH 21 " "Info: Parameter \"SLD_INVERSION_MASK_LENGTH\" = \"21\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BIT_CNTR_BITS 5 " "Info: Parameter \"SLD_DATA_BIT_CNTR_BITS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BITS 23 " "Info: Parameter \"SLD_DATA_BITS\" = \"23\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_LOWORD 59208 " "Info: Parameter \"SLD_NODE_CRC_LOWORD\" = \"59208\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_HIWORD 44641 " "Info: Parameter \"SLD_NODE_CRC_HIWORD\" = \"44641\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize sld_signaltap:auto_signaltap_0 " "Info: Elaborated megafunction instantiation \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\", which is child of megafunction instantiation \"sld_signaltap:auto_signaltap_0\"" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" 1741 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_signaltap:auto_signaltap_0 " "Info: Instantiated megafunction \"sld_signaltap:auto_signaltap_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_INFO 671116800 " "Info: Parameter \"SLD_NODE_INFO\" = \"671116800\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_POWER_UP_TRIGGER 0 " "Info: Parameter \"SLD_POWER_UP_TRIGGER\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_IN_ENABLED 0 " "Info: Parameter \"SLD_TRIGGER_IN_ENABLED\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ADVANCED_TRIGGER_ENTITY basic,1, " "Info: Parameter \"SLD_ADVANCED_TRIGGER_ENTITY\" = \"basic,1,\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL_PIPELINE 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL_PIPELINE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ENABLE_ADVANCED_TRIGGER 0 " "Info: Parameter \"SLD_ENABLE_ADVANCED_TRIGGER\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_SAMPLE_DEPTH 512 " "Info: Parameter \"SLD_SAMPLE_DEPTH\" = \"512\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_MEM_ADDRESS_BITS 9 " "Info: Parameter \"SLD_MEM_ADDRESS_BITS\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_BITS 1 " "Info: Parameter \"SLD_TRIGGER_BITS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK 000000000000000000000 " "Info: Parameter \"SLD_INVERSION_MASK\" = \"000000000000000000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK_LENGTH 21 " "Info: Parameter \"SLD_INVERSION_MASK_LENGTH\" = \"21\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BIT_CNTR_BITS 5 " "Info: Parameter \"SLD_DATA_BIT_CNTR_BITS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BITS 23 " "Info: Parameter \"SLD_DATA_BITS\" = \"23\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_LOWORD 59208 " "Info: Parameter \"SLD_NODE_CRC_LOWORD\" = \"59208\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_HIWORD 44641 " "Info: Parameter \"SLD_NODE_CRC_HIWORD\" = \"44641\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/altera/71/quartus/libraries/megafunctions/sld_mbpmg.vhd 4 2 " "Info: Found 4 design units, including 2 entities, in source file c:/altera/71/quartus/libraries/megafunctions/sld_mbpmg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sld_mbpmg-rtl " "Info: Found design unit 1: sld_mbpmg-rtl" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_mbpmg.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_mbpmg.vhd" 65 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 sld_sbpmg-rtl " "Info: Found design unit 2: sld_sbpmg-rtl" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_mbpmg.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_mbpmg.vhd" 298 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 sld_mbpmg " "Info: Found entity 1: sld_mbpmg" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_mbpmg.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_mbpmg.vhd" 44 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "2 sld_sbpmg " "Info: Found entity 2: sld_sbpmg" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_mbpmg.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_mbpmg.vhd" 277 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|sld_mbpmg:\\trigger_modules_gen:0:trigger_match sld_signaltap:auto_signaltap_0 " "Info: Elaborated megafunction instantiation \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|sld_mbpmg:\\trigger_modules_gen:0:trigger_match\", which is child of megafunction instantiation \"sld_signaltap:auto_signaltap_0\"" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" 1792 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_signaltap:auto_signaltap_0 " "Info: Instantiated megafunction \"sld_signaltap:auto_signaltap_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_INFO 671116800 " "Info: Parameter \"SLD_NODE_INFO\" = \"671116800\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_POWER_UP_TRIGGER 0 " "Info: Parameter \"SLD_POWER_UP_TRIGGER\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_IN_ENABLED 0 " "Info: Parameter \"SLD_TRIGGER_IN_ENABLED\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ADVANCED_TRIGGER_ENTITY basic,1, " "Info: Parameter \"SLD_ADVANCED_TRIGGER_ENTITY\" = \"basic,1,\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL_PIPELINE 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL_PIPELINE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ENABLE_ADVANCED_TRIGGER 0 " "Info: Parameter \"SLD_ENABLE_ADVANCED_TRIGGER\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_SAMPLE_DEPTH 512 " "Info: Parameter \"SLD_SAMPLE_DEPTH\" = \"512\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_MEM_ADDRESS_BITS 9 " "Info: Parameter \"SLD_MEM_ADDRESS_BITS\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_BITS 1 " "Info: Parameter \"SLD_TRIGGER_BITS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK 000000000000000000000 " "Info: Parameter \"SLD_INVERSION_MASK\" = \"000000000000000000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK_LENGTH 21 " "Info: Parameter \"SLD_INVERSION_MASK_LENGTH\" = \"21\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BIT_CNTR_BITS 5 " "Info: Parameter \"SLD_DATA_BIT_CNTR_BITS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BITS 23 " "Info: Parameter \"SLD_DATA_BITS\" = \"23\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_LOWORD 59208 " "Info: Parameter \"SLD_NODE_CRC_LOWORD\" = \"59208\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_HIWORD 44641 " "Info: Parameter \"SLD_NODE_CRC_HIWORD\" = \"44641\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|sld_mbpmg:\\trigger_modules_gen:0:trigger_match\|sld_sbpmg:\\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 sld_signaltap:auto_signaltap_0 " "Info: Elaborated megafunction instantiation \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|sld_mbpmg:\\trigger_modules_gen:0:trigger_match\|sld_sbpmg:\\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1\", which is child of megafunction instantiation \"sld_signaltap:auto_signaltap_0\"" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_mbpmg.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_mbpmg.vhd" 155 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_signaltap:auto_signaltap_0 " "Info: Instantiated megafunction \"sld_signaltap:auto_signaltap_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_INFO 671116800 " "Info: Parameter \"SLD_NODE_INFO\" = \"671116800\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_POWER_UP_TRIGGER 0 " "Info: Parameter \"SLD_POWER_UP_TRIGGER\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_IN_ENABLED 0 " "Info: Parameter \"SLD_TRIGGER_IN_ENABLED\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ADVANCED_TRIGGER_ENTITY basic,1, " "Info: Parameter \"SLD_ADVANCED_TRIGGER_ENTITY\" = \"basic,1,\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL_PIPELINE 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL_PIPELINE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ENABLE_ADVANCED_TRIGGER 0 " "Info: Parameter \"SLD_ENABLE_ADVANCED_TRIGGER\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_SAMPLE_DEPTH 512 " "Info: Parameter \"SLD_SAMPLE_DEPTH\" = \"512\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_MEM_ADDRESS_BITS 9 " "Info: Parameter \"SLD_MEM_ADDRESS_BITS\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_BITS 1 " "Info: Parameter \"SLD_TRIGGER_BITS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK 000000000000000000000 " "Info: Parameter \"SLD_INVERSION_MASK\" = \"000000000000000000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK_LENGTH 21 " "Info: Parameter \"SLD_INVERSION_MASK_LENGTH\" = \"21\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BIT_CNTR_BITS 5 " "Info: Parameter \"SLD_DATA_BIT_CNTR_BITS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BITS 23 " "Info: Parameter \"SLD_DATA_BITS\" = \"23\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_LOWORD 59208 " "Info: Parameter \"SLD_NODE_CRC_LOWORD\" = \"59208\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_HIWORD 44641 " "Info: Parameter \"SLD_NODE_CRC_HIWORD\" = \"44641\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_level_seq_mgr:ela_level_seq_mgr sld_signaltap:auto_signaltap_0 " "Info: Elaborated megafunction instantiation \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_level_seq_mgr:ela_level_seq_mgr\", which is child of megafunction instantiation \"sld_signaltap:auto_signaltap_0\"" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" 646 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_signaltap:auto_signaltap_0 " "Info: Instantiated megafunction \"sld_signaltap:auto_signaltap_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_INFO 671116800 " "Info: Parameter \"SLD_NODE_INFO\" = \"671116800\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_POWER_UP_TRIGGER 0 " "Info: Parameter \"SLD_POWER_UP_TRIGGER\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_IN_ENABLED 0 " "Info: Parameter \"SLD_TRIGGER_IN_ENABLED\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ADVANCED_TRIGGER_ENTITY basic,1, " "Info: Parameter \"SLD_ADVANCED_TRIGGER_ENTITY\" = \"basic,1,\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL_PIPELINE 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL_PIPELINE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ENABLE_ADVANCED_TRIGGER 0 " "Info: Parameter \"SLD_ENABLE_ADVANCED_TRIGGER\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_SAMPLE_DEPTH 512 " "Info: Parameter \"SLD_SAMPLE_DEPTH\" = \"512\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_MEM_ADDRESS_BITS 9 " "Info: Parameter \"SLD_MEM_ADDRESS_BITS\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_BITS 1 " "Info: Parameter \"SLD_TRIGGER_BITS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK 000000000000000000000 " "Info: Parameter \"SLD_INVERSION_MASK\" = \"000000000000000000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK_LENGTH 21 " "Info: Parameter \"SLD_INVERSION_MASK_LENGTH\" = \"21\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BIT_CNTR_BITS 5 " "Info: Parameter \"SLD_DATA_BIT_CNTR_BITS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BITS 23 " "Info: Parameter \"SLD_DATA_BITS\" = \"23\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_LOWORD 59208 " "Info: Parameter \"SLD_NODE_CRC_LOWORD\" = \"59208\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_HIWORD 44641 " "Info: Parameter \"SLD_NODE_CRC_HIWORD\" = \"44641\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_state_machine:sm1 sld_signaltap:auto_signaltap_0 " "Info: Elaborated megafunction instantiation \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_state_machine:sm1\", which is child of megafunction instantiation \"sld_signaltap:auto_signaltap_0\"" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" 680 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_signaltap:auto_signaltap_0 " "Info: Instantiated megafunction \"sld_signaltap:auto_signaltap_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_INFO 671116800 " "Info: Parameter \"SLD_NODE_INFO\" = \"671116800\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_POWER_UP_TRIGGER 0 " "Info: Parameter \"SLD_POWER_UP_TRIGGER\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_IN_ENABLED 0 " "Info: Parameter \"SLD_TRIGGER_IN_ENABLED\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ADVANCED_TRIGGER_ENTITY basic,1, " "Info: Parameter \"SLD_ADVANCED_TRIGGER_ENTITY\" = \"basic,1,\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL_PIPELINE 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL_PIPELINE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ENABLE_ADVANCED_TRIGGER 0 " "Info: Parameter \"SLD_ENABLE_ADVANCED_TRIGGER\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_SAMPLE_DEPTH 512 " "Info: Parameter \"SLD_SAMPLE_DEPTH\" = \"512\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_MEM_ADDRESS_BITS 9 " "Info: Parameter \"SLD_MEM_ADDRESS_BITS\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_BITS 1 " "Info: Parameter \"SLD_TRIGGER_BITS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK 000000000000000000000 " "Info: Parameter \"SLD_INVERSION_MASK\" = \"000000000000000000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK_LENGTH 21 " "Info: Parameter \"SLD_INVERSION_MASK_LENGTH\" = \"21\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BIT_CNTR_BITS 5 " "Info: Parameter \"SLD_DATA_BIT_CNTR_BITS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BITS 23 " "Info: Parameter \"SLD_DATA_BITS\" = \"23\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_LOWORD 59208 " "Info: Parameter \"SLD_NODE_CRC_LOWORD\" = \"59208\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_HIWORD 44641 " "Info: Parameter \"SLD_NODE_CRC_HIWORD\" = \"44641\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_seg_state_machine:sm2 sld_signaltap:auto_signaltap_0 " "Info: Elaborated megafunction instantiation \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_seg_state_machine:sm2\", which is child of megafunction instantiation \"sld_signaltap:auto_signaltap_0\"" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" 700 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_signaltap:auto_signaltap_0 " "Info: Instantiated megafunction \"sld_signaltap:auto_signaltap_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_INFO 671116800 " "Info: Parameter \"SLD_NODE_INFO\" = \"671116800\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_POWER_UP_TRIGGER 0 " "Info: Parameter \"SLD_POWER_UP_TRIGGER\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_IN_ENABLED 0 " "Info: Parameter \"SLD_TRIGGER_IN_ENABLED\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ADVANCED_TRIGGER_ENTITY basic,1, " "Info: Parameter \"SLD_ADVANCED_TRIGGER_ENTITY\" = \"basic,1,\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL_PIPELINE 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL_PIPELINE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ENABLE_ADVANCED_TRIGGER 0 " "Info: Parameter \"SLD_ENABLE_ADVANCED_TRIGGER\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_SAMPLE_DEPTH 512 " "Info: Parameter \"SLD_SAMPLE_DEPTH\" = \"512\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_MEM_ADDRESS_BITS 9 " "Info: Parameter \"SLD_MEM_ADDRESS_BITS\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_BITS 1 " "Info: Parameter \"SLD_TRIGGER_BITS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK 000000000000000000000 " "Info: Parameter \"SLD_INVERSION_MASK\" = \"000000000000000000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK_LENGTH 21 " "Info: Parameter \"SLD_INVERSION_MASK_LENGTH\" = \"21\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BIT_CNTR_BITS 5 " "Info: Parameter \"SLD_DATA_BIT_CNTR_BITS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BITS 23 " "Info: Parameter \"SLD_DATA_BITS\" = \"23\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_LOWORD 59208 " "Info: Parameter \"SLD_NODE_CRC_LOWORD\" = \"59208\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_HIWORD 44641 " "Info: Parameter \"SLD_NODE_CRC_HIWORD\" = \"44641\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_post_trigger_counter:\\gen_non_zero_sample_depth:tc1 sld_signaltap:auto_signaltap_0 " "Info: Elaborated megafunction instantiation \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_post_trigger_counter:\\gen_non_zero_sample_depth:tc1\", which is child of megafunction instantiation \"sld_signaltap:auto_signaltap_0\"" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" 734 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_signaltap:auto_signaltap_0 " "Info: Instantiated megafunction \"sld_signaltap:auto_signaltap_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_INFO 671116800 " "Info: Parameter \"SLD_NODE_INFO\" = \"671116800\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_POWER_UP_TRIGGER 0 " "Info: Parameter \"SLD_POWER_UP_TRIGGER\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_IN_ENABLED 0 " "Info: Parameter \"SLD_TRIGGER_IN_ENABLED\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ADVANCED_TRIGGER_ENTITY basic,1, " "Info: Parameter \"SLD_ADVANCED_TRIGGER_ENTITY\" = \"basic,1,\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL_PIPELINE 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL_PIPELINE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ENABLE_ADVANCED_TRIGGER 0 " "Info: Parameter \"SLD_ENABLE_ADVANCED_TRIGGER\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_SAMPLE_DEPTH 512 " "Info: Parameter \"SLD_SAMPLE_DEPTH\" = \"512\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_MEM_ADDRESS_BITS 9 " "Info: Parameter \"SLD_MEM_ADDRESS_BITS\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_BITS 1 " "Info: Parameter \"SLD_TRIGGER_BITS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK 000000000000000000000 " "Info: Parameter \"SLD_INVERSION_MASK\" = \"000000000000000000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK_LENGTH 21 " "Info: Parameter \"SLD_INVERSION_MASK_LENGTH\" = \"21\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BIT_CNTR_BITS 5 " "Info: Parameter \"SLD_DATA_BIT_CNTR_BITS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BITS 23 " "Info: Parameter \"SLD_DATA_BITS\" = \"23\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_LOWORD 59208 " "Info: Parameter \"SLD_NODE_CRC_LOWORD\" = \"59208\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_HIWORD 44641 " "Info: Parameter \"SLD_NODE_CRC_HIWORD\" = \"44641\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/altera/71/quartus/libraries/megafunctions/lpm_counter.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/altera/71/quartus/libraries/megafunctions/lpm_counter.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter " "Info: Found entity 1: lpm_counter" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/lpm_counter.tdf" 248 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_post_trigger_counter:\\gen_non_zero_sample_depth:tc1\|lpm_counter:post_trigger_counter sld_signaltap:auto_signaltap_0 " "Info: Elaborated megafunction instantiation \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_post_trigger_counter:\\gen_non_zero_sample_depth:tc1\|lpm_counter:post_trigger_counter\", which is child of megafunction instantiation \"sld_signaltap:auto_signaltap_0\"" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" 1390 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_signaltap:auto_signaltap_0 " "Info: Instantiated megafunction \"sld_signaltap:auto_signaltap_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_INFO 671116800 " "Info: Parameter \"SLD_NODE_INFO\" = \"671116800\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_POWER_UP_TRIGGER 0 " "Info: Parameter \"SLD_POWER_UP_TRIGGER\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_IN_ENABLED 0 " "Info: Parameter \"SLD_TRIGGER_IN_ENABLED\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ADVANCED_TRIGGER_ENTITY basic,1, " "Info: Parameter \"SLD_ADVANCED_TRIGGER_ENTITY\" = \"basic,1,\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL_PIPELINE 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL_PIPELINE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ENABLE_ADVANCED_TRIGGER 0 " "Info: Parameter \"SLD_ENABLE_ADVANCED_TRIGGER\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_SAMPLE_DEPTH 512 " "Info: Parameter \"SLD_SAMPLE_DEPTH\" = \"512\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_MEM_ADDRESS_BITS 9 " "Info: Parameter \"SLD_MEM_ADDRESS_BITS\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_BITS 1 " "Info: Parameter \"SLD_TRIGGER_BITS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK 000000000000000000000 " "Info: Parameter \"SLD_INVERSION_MASK\" = \"000000000000000000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK_LENGTH 21 " "Info: Parameter \"SLD_INVERSION_MASK_LENGTH\" = \"21\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BIT_CNTR_BITS 5 " "Info: Parameter \"SLD_DATA_BIT_CNTR_BITS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BITS 23 " "Info: Parameter \"SLD_DATA_BITS\" = \"23\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_LOWORD 59208 " "Info: Parameter \"SLD_NODE_CRC_LOWORD\" = \"59208\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_HIWORD 44641 " "Info: Parameter \"SLD_NODE_CRC_HIWORD\" = \"44641\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qfj.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_qfj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qfj " "Info: Found entity 1: cntr_qfj" {  } { { "db/cntr_qfj.tdf" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/db/cntr_qfj.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_segment_mgr:\\gen_non_zero_sample_depth_segment:seg_mgr sld_signaltap:auto_signaltap_0 " "Info: Elaborated megafunction instantiation \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_segment_mgr:\\gen_non_zero_sample_depth_segment:seg_mgr\", which is child of megafunction instantiation \"sld_signaltap:auto_signaltap_0\"" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" 769 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_signaltap:auto_signaltap_0 " "Info: Instantiated megafunction \"sld_signaltap:auto_signaltap_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_INFO 671116800 " "Info: Parameter \"SLD_NODE_INFO\" = \"671116800\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_POWER_UP_TRIGGER 0 " "Info: Parameter \"SLD_POWER_UP_TRIGGER\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_IN_ENABLED 0 " "Info: Parameter \"SLD_TRIGGER_IN_ENABLED\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ADVANCED_TRIGGER_ENTITY basic,1, " "Info: Parameter \"SLD_ADVANCED_TRIGGER_ENTITY\" = \"basic,1,\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL_PIPELINE 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL_PIPELINE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ENABLE_ADVANCED_TRIGGER 0 " "Info: Parameter \"SLD_ENABLE_ADVANCED_TRIGGER\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_SAMPLE_DEPTH 512 " "Info: Parameter \"SLD_SAMPLE_DEPTH\" = \"512\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_MEM_ADDRESS_BITS 9 " "Info: Parameter \"SLD_MEM_ADDRESS_BITS\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_BITS 1 " "Info: Parameter \"SLD_TRIGGER_BITS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK 000000000000000000000 " "Info: Parameter \"SLD_INVERSION_MASK\" = \"000000000000000000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK_LENGTH 21 " "Info: Parameter \"SLD_INVERSION_MASK_LENGTH\" = \"21\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BIT_CNTR_BITS 5 " "Info: Parameter \"SLD_DATA_BIT_CNTR_BITS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BITS 23 " "Info: Parameter \"SLD_DATA_BITS\" = \"23\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_LOWORD 59208 " "Info: Parameter \"SLD_NODE_CRC_LOWORD\" = \"59208\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_HIWORD 44641 " "Info: Parameter \"SLD_NODE_CRC_HIWORD\" = \"44641\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_segment_mgr:\\gen_non_zero_sample_depth_segment:seg_mgr\|lpm_counter:\\non_zero_sample_depth_gen:segment_addr_counter sld_signaltap:auto_signaltap_0 " "Info: Elaborated megafunction instantiation \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_segment_mgr:\\gen_non_zero_sample_depth_segment:seg_mgr\|lpm_counter:\\non_zero_sample_depth_gen:segment_addr_counter\", which is child of megafunction instantiation \"sld_signaltap:auto_signaltap_0\"" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" 1548 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_signaltap:auto_signaltap_0 " "Info: Instantiated megafunction \"sld_signaltap:auto_signaltap_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_INFO 671116800 " "Info: Parameter \"SLD_NODE_INFO\" = \"671116800\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_POWER_UP_TRIGGER 0 " "Info: Parameter \"SLD_POWER_UP_TRIGGER\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_IN_ENABLED 0 " "Info: Parameter \"SLD_TRIGGER_IN_ENABLED\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ADVANCED_TRIGGER_ENTITY basic,1, " "Info: Parameter \"SLD_ADVANCED_TRIGGER_ENTITY\" = \"basic,1,\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL_PIPELINE 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL_PIPELINE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ENABLE_ADVANCED_TRIGGER 0 " "Info: Parameter \"SLD_ENABLE_ADVANCED_TRIGGER\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_SAMPLE_DEPTH 512 " "Info: Parameter \"SLD_SAMPLE_DEPTH\" = \"512\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_MEM_ADDRESS_BITS 9 " "Info: Parameter \"SLD_MEM_ADDRESS_BITS\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_BITS 1 " "Info: Parameter \"SLD_TRIGGER_BITS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK 000000000000000000000 " "Info: Parameter \"SLD_INVERSION_MASK\" = \"000000000000000000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK_LENGTH 21 " "Info: Parameter \"SLD_INVERSION_MASK_LENGTH\" = \"21\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BIT_CNTR_BITS 5 " "Info: Parameter \"SLD_DATA_BIT_CNTR_BITS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BITS 23 " "Info: Parameter \"SLD_DATA_BITS\" = \"23\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_LOWORD 59208 " "Info: Parameter \"SLD_NODE_CRC_LOWORD\" = \"59208\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_HIWORD 44641 " "Info: Parameter \"SLD_NODE_CRC_HIWORD\" = \"44641\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_poi.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_poi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_poi " "Info: Found entity 1: cntr_poi" {  } { { "db/cntr_poi.tdf" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/db/cntr_poi.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/altera/71/quartus/libraries/megafunctions/lpm_compare.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/altera/71/quartus/libraries/megafunctions/lpm_compare.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare " "Info: Found entity 1: lpm_compare" {  } { { "lpm_compare.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/lpm_compare.tdf" 266 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_segment_mgr:\\gen_non_zero_sample_depth_segment:seg_mgr\|lpm_compare:\\non_zero_sample_depth_gen:segment_addr_compare sld_signaltap:auto_signaltap_0 " "Info: Elaborated megafunction instantiation \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_segment_mgr:\\gen_non_zero_sample_depth_segment:seg_mgr\|lpm_compare:\\non_zero_sample_depth_gen:segment_addr_compare\", which is child of megafunction instantiation \"sld_signaltap:auto_signaltap_0\"" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" 1564 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_signaltap:auto_signaltap_0 " "Info: Instantiated megafunction \"sld_signaltap:auto_signaltap_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_INFO 671116800 " "Info: Parameter \"SLD_NODE_INFO\" = \"671116800\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_POWER_UP_TRIGGER 0 " "Info: Parameter \"SLD_POWER_UP_TRIGGER\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_IN_ENABLED 0 " "Info: Parameter \"SLD_TRIGGER_IN_ENABLED\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ADVANCED_TRIGGER_ENTITY basic,1, " "Info: Parameter \"SLD_ADVANCED_TRIGGER_ENTITY\" = \"basic,1,\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL_PIPELINE 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL_PIPELINE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ENABLE_ADVANCED_TRIGGER 0 " "Info: Parameter \"SLD_ENABLE_ADVANCED_TRIGGER\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_SAMPLE_DEPTH 512 " "Info: Parameter \"SLD_SAMPLE_DEPTH\" = \"512\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_MEM_ADDRESS_BITS 9 " "Info: Parameter \"SLD_MEM_ADDRESS_BITS\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_BITS 1 " "Info: Parameter \"SLD_TRIGGER_BITS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK 000000000000000000000 " "Info: Parameter \"SLD_INVERSION_MASK\" = \"000000000000000000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK_LENGTH 21 " "Info: Parameter \"SLD_INVERSION_MASK_LENGTH\" = \"21\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BIT_CNTR_BITS 5 " "Info: Parameter \"SLD_DATA_BIT_CNTR_BITS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BITS 23 " "Info: Parameter \"SLD_DATA_BITS\" = \"23\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_LOWORD 59208 " "Info: Parameter \"SLD_NODE_CRC_LOWORD\" = \"59208\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_HIWORD 44641 " "Info: Parameter \"SLD_NODE_CRC_HIWORD\" = \"44641\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_pth.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_pth.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_pth " "Info: Found entity 1: cmpr_pth" {  } { { "db/cmpr_pth.tdf" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/db/cmpr_pth.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/altera/71/quartus/libraries/megafunctions/sld_acquisition_buffer.vhd 4 2 " "Info: Found 4 design units, including 2 entities, in source file c:/altera/71/quartus/libraries/megafunctions/sld_acquisition_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sld_acquisition_buffer-rtl " "Info: Found design unit 1: sld_acquisition_buffer-rtl" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_acquisition_buffer.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_acquisition_buffer.vhd" 74 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 sld_offload_buffer_mgr-rtl " "Info: Found design unit 2: sld_offload_buffer_mgr-rtl" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_acquisition_buffer.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_acquisition_buffer.vhd" 313 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 sld_acquisition_buffer " "Info: Found entity 1: sld_acquisition_buffer" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_acquisition_buffer.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_acquisition_buffer.vhd" 46 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "2 sld_offload_buffer_mgr " "Info: Found entity 2: sld_offload_buffer_mgr" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_acquisition_buffer.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_acquisition_buffer.vhd" 275 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_acquisition_buffer:sld_acquisition_buffer_inst sld_signaltap:auto_signaltap_0 " "Info: Elaborated megafunction instantiation \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_acquisition_buffer:sld_acquisition_buffer_inst\", which is child of megafunction instantiation \"sld_signaltap:auto_signaltap_0\"" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 1021 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_signaltap:auto_signaltap_0 " "Info: Instantiated megafunction \"sld_signaltap:auto_signaltap_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_INFO 671116800 " "Info: Parameter \"SLD_NODE_INFO\" = \"671116800\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_POWER_UP_TRIGGER 0 " "Info: Parameter \"SLD_POWER_UP_TRIGGER\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_IN_ENABLED 0 " "Info: Parameter \"SLD_TRIGGER_IN_ENABLED\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ADVANCED_TRIGGER_ENTITY basic,1, " "Info: Parameter \"SLD_ADVANCED_TRIGGER_ENTITY\" = \"basic,1,\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL_PIPELINE 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL_PIPELINE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ENABLE_ADVANCED_TRIGGER 0 " "Info: Parameter \"SLD_ENABLE_ADVANCED_TRIGGER\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_SAMPLE_DEPTH 512 " "Info: Parameter \"SLD_SAMPLE_DEPTH\" = \"512\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_MEM_ADDRESS_BITS 9 " "Info: Parameter \"SLD_MEM_ADDRESS_BITS\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_BITS 1 " "Info: Parameter \"SLD_TRIGGER_BITS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK 000000000000000000000 " "Info: Parameter \"SLD_INVERSION_MASK\" = \"000000000000000000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK_LENGTH 21 " "Info: Parameter \"SLD_INVERSION_MASK_LENGTH\" = \"21\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BIT_CNTR_BITS 5 " "Info: Parameter \"SLD_DATA_BIT_CNTR_BITS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BITS 23 " "Info: Parameter \"SLD_DATA_BITS\" = \"23\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_LOWORD 59208 " "Info: Parameter \"SLD_NODE_CRC_LOWORD\" = \"59208\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_HIWORD 44641 " "Info: Parameter \"SLD_NODE_CRC_HIWORD\" = \"44641\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_acquisition_buffer:sld_acquisition_buffer_inst\|lpm_counter:\\write_address_non_zero_gen:write_pointer_counter sld_signaltap:auto_signaltap_0 " "Info: Elaborated megafunction instantiation \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_acquisition_buffer:sld_acquisition_buffer_inst\|lpm_counter:\\write_address_non_zero_gen:write_pointer_counter\", which is child of megafunction instantiation \"sld_signaltap:auto_signaltap_0\"" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_acquisition_buffer.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_acquisition_buffer.vhd" 163 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_signaltap:auto_signaltap_0 " "Info: Instantiated megafunction \"sld_signaltap:auto_signaltap_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_INFO 671116800 " "Info: Parameter \"SLD_NODE_INFO\" = \"671116800\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_POWER_UP_TRIGGER 0 " "Info: Parameter \"SLD_POWER_UP_TRIGGER\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_IN_ENABLED 0 " "Info: Parameter \"SLD_TRIGGER_IN_ENABLED\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ADVANCED_TRIGGER_ENTITY basic,1, " "Info: Parameter \"SLD_ADVANCED_TRIGGER_ENTITY\" = \"basic,1,\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL_PIPELINE 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL_PIPELINE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ENABLE_ADVANCED_TRIGGER 0 " "Info: Parameter \"SLD_ENABLE_ADVANCED_TRIGGER\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_SAMPLE_DEPTH 512 " "Info: Parameter \"SLD_SAMPLE_DEPTH\" = \"512\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_MEM_ADDRESS_BITS 9 " "Info: Parameter \"SLD_MEM_ADDRESS_BITS\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_BITS 1 " "Info: Parameter \"SLD_TRIGGER_BITS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK 000000000000000000000 " "Info: Parameter \"SLD_INVERSION_MASK\" = \"000000000000000000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK_LENGTH 21 " "Info: Parameter \"SLD_INVERSION_MASK_LENGTH\" = \"21\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BIT_CNTR_BITS 5 " "Info: Parameter \"SLD_DATA_BIT_CNTR_BITS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BITS 23 " "Info: Parameter \"SLD_DATA_BITS\" = \"23\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_LOWORD 59208 " "Info: Parameter \"SLD_NODE_CRC_LOWORD\" = \"59208\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_HIWORD 44641 " "Info: Parameter \"SLD_NODE_CRC_HIWORD\" = \"44641\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_cjk.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_cjk.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_cjk " "Info: Found entity 1: cntr_cjk" {  } { { "db/cntr_cjk.tdf" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/db/cntr_cjk.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_acquisition_buffer:sld_acquisition_buffer_inst\|lpm_ff:\\gen_non_zero_sample_depth:trigger_address_register sld_signaltap:auto_signaltap_0 " "Info: Elaborated megafunction instantiation \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_acquisition_buffer:sld_acquisition_buffer_inst\|lpm_ff:\\gen_non_zero_sample_depth:trigger_address_register\", which is child of megafunction instantiation \"sld_signaltap:auto_signaltap_0\"" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_acquisition_buffer.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_acquisition_buffer.vhd" 237 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_signaltap:auto_signaltap_0 " "Info: Instantiated megafunction \"sld_signaltap:auto_signaltap_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_INFO 671116800 " "Info: Parameter \"SLD_NODE_INFO\" = \"671116800\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_POWER_UP_TRIGGER 0 " "Info: Parameter \"SLD_POWER_UP_TRIGGER\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_IN_ENABLED 0 " "Info: Parameter \"SLD_TRIGGER_IN_ENABLED\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ADVANCED_TRIGGER_ENTITY basic,1, " "Info: Parameter \"SLD_ADVANCED_TRIGGER_ENTITY\" = \"basic,1,\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL_PIPELINE 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL_PIPELINE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ENABLE_ADVANCED_TRIGGER 0 " "Info: Parameter \"SLD_ENABLE_ADVANCED_TRIGGER\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_SAMPLE_DEPTH 512 " "Info: Parameter \"SLD_SAMPLE_DEPTH\" = \"512\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_MEM_ADDRESS_BITS 9 " "Info: Parameter \"SLD_MEM_ADDRESS_BITS\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_BITS 1 " "Info: Parameter \"SLD_TRIGGER_BITS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK 000000000000000000000 " "Info: Parameter \"SLD_INVERSION_MASK\" = \"000000000000000000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK_LENGTH 21 " "Info: Parameter \"SLD_INVERSION_MASK_LENGTH\" = \"21\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BIT_CNTR_BITS 5 " "Info: Parameter \"SLD_DATA_BIT_CNTR_BITS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BITS 23 " "Info: Parameter \"SLD_DATA_BITS\" = \"23\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_LOWORD 59208 " "Info: Parameter \"SLD_NODE_CRC_LOWORD\" = \"59208\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_HIWORD 44641 " "Info: Parameter \"SLD_NODE_CRC_HIWORD\" = \"44641\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram " "Info: Found entity 1: altsyncram" {  } { { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 435 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram sld_signaltap:auto_signaltap_0 " "Info: Elaborated megafunction instantiation \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\", which is child of megafunction instantiation \"sld_signaltap:auto_signaltap_0\"" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 1067 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_signaltap:auto_signaltap_0 " "Info: Instantiated megafunction \"sld_signaltap:auto_signaltap_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_INFO 671116800 " "Info: Parameter \"SLD_NODE_INFO\" = \"671116800\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_POWER_UP_TRIGGER 0 " "Info: Parameter \"SLD_POWER_UP_TRIGGER\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_IN_ENABLED 0 " "Info: Parameter \"SLD_TRIGGER_IN_ENABLED\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ADVANCED_TRIGGER_ENTITY basic,1, " "Info: Parameter \"SLD_ADVANCED_TRIGGER_ENTITY\" = \"basic,1,\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL_PIPELINE 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL_PIPELINE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ENABLE_ADVANCED_TRIGGER 0 " "Info: Parameter \"SLD_ENABLE_ADVANCED_TRIGGER\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_SAMPLE_DEPTH 512 " "Info: Parameter \"SLD_SAMPLE_DEPTH\" = \"512\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_MEM_ADDRESS_BITS 9 " "Info: Parameter \"SLD_MEM_ADDRESS_BITS\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_BITS 1 " "Info: Parameter \"SLD_TRIGGER_BITS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK 000000000000000000000 " "Info: Parameter \"SLD_INVERSION_MASK\" = \"000000000000000000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK_LENGTH 21 " "Info: Parameter \"SLD_INVERSION_MASK_LENGTH\" = \"21\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BIT_CNTR_BITS 5 " "Info: Parameter \"SLD_DATA_BIT_CNTR_BITS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BITS 23 " "Info: Parameter \"SLD_DATA_BITS\" = \"23\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_LOWORD 59208 " "Info: Parameter \"SLD_NODE_CRC_LOWORD\" = \"59208\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_HIWORD 44641 " "Info: Parameter \"SLD_NODE_CRC_HIWORD\" = \"44641\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bri2.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_bri2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bri2 " "Info: Found entity 1: altsyncram_bri2" {  } { { "db/altsyncram_bri2.tdf" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/db/altsyncram_bri2.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m1l1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_m1l1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m1l1 " "Info: Found entity 1: altsyncram_m1l1" {  } { { "db/altsyncram_m1l1.tdf" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/db/altsyncram_m1l1.tdf" 36 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst sld_signaltap:auto_signaltap_0 " "Info: Elaborated megafunction instantiation \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\", which is child of megafunction instantiation \"sld_signaltap:auto_signaltap_0\"" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 1100 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_signaltap:auto_signaltap_0 " "Info: Instantiated megafunction \"sld_signaltap:auto_signaltap_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_INFO 671116800 " "Info: Parameter \"SLD_NODE_INFO\" = \"671116800\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_POWER_UP_TRIGGER 0 " "Info: Parameter \"SLD_POWER_UP_TRIGGER\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_IN_ENABLED 0 " "Info: Parameter \"SLD_TRIGGER_IN_ENABLED\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ADVANCED_TRIGGER_ENTITY basic,1, " "Info: Parameter \"SLD_ADVANCED_TRIGGER_ENTITY\" = \"basic,1,\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL_PIPELINE 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL_PIPELINE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ENABLE_ADVANCED_TRIGGER 0 " "Info: Parameter \"SLD_ENABLE_ADVANCED_TRIGGER\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_SAMPLE_DEPTH 512 " "Info: Parameter \"SLD_SAMPLE_DEPTH\" = \"512\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_MEM_ADDRESS_BITS 9 " "Info: Parameter \"SLD_MEM_ADDRESS_BITS\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_BITS 1 " "Info: Parameter \"SLD_TRIGGER_BITS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK 000000000000000000000 " "Info: Parameter \"SLD_INVERSION_MASK\" = \"000000000000000000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK_LENGTH 21 " "Info: Parameter \"SLD_INVERSION_MASK_LENGTH\" = \"21\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BIT_CNTR_BITS 5 " "Info: Parameter \"SLD_DATA_BIT_CNTR_BITS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BITS 23 " "Info: Parameter \"SLD_DATA_BITS\" = \"23\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_LOWORD 59208 " "Info: Parameter \"SLD_NODE_CRC_LOWORD\" = \"59208\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_HIWORD 44641 " "Info: Parameter \"SLD_NODE_CRC_HIWORD\" = \"44641\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_counter:\\adv_point_3_and_more:advance_pointer_counter sld_signaltap:auto_signaltap_0 " "Info: Elaborated megafunction instantiation \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_counter:\\adv_point_3_and_more:advance_pointer_counter\", which is child of megafunction instantiation \"sld_signaltap:auto_signaltap_0\"" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_acquisition_buffer.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_acquisition_buffer.vhd" 492 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_signaltap:auto_signaltap_0 " "Info: Instantiated megafunction \"sld_signaltap:auto_signaltap_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_INFO 671116800 " "Info: Parameter \"SLD_NODE_INFO\" = \"671116800\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_POWER_UP_TRIGGER 0 " "Info: Parameter \"SLD_POWER_UP_TRIGGER\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_IN_ENABLED 0 " "Info: Parameter \"SLD_TRIGGER_IN_ENABLED\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ADVANCED_TRIGGER_ENTITY basic,1, " "Info: Parameter \"SLD_ADVANCED_TRIGGER_ENTITY\" = \"basic,1,\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL_PIPELINE 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL_PIPELINE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ENABLE_ADVANCED_TRIGGER 0 " "Info: Parameter \"SLD_ENABLE_ADVANCED_TRIGGER\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_SAMPLE_DEPTH 512 " "Info: Parameter \"SLD_SAMPLE_DEPTH\" = \"512\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_MEM_ADDRESS_BITS 9 " "Info: Parameter \"SLD_MEM_ADDRESS_BITS\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_BITS 1 " "Info: Parameter \"SLD_TRIGGER_BITS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK 000000000000000000000 " "Info: Parameter \"SLD_INVERSION_MASK\" = \"000000000000000000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK_LENGTH 21 " "Info: Parameter \"SLD_INVERSION_MASK_LENGTH\" = \"21\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BIT_CNTR_BITS 5 " "Info: Parameter \"SLD_DATA_BIT_CNTR_BITS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BITS 23 " "Info: Parameter \"SLD_DATA_BITS\" = \"23\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_LOWORD 59208 " "Info: Parameter \"SLD_NODE_CRC_LOWORD\" = \"59208\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_HIWORD 44641 " "Info: Parameter \"SLD_NODE_CRC_HIWORD\" = \"44641\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vmh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_vmh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vmh " "Info: Found entity 1: cntr_vmh" {  } { { "db/cntr_vmh.tdf" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/db/cntr_vmh.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_counter:read_pointer_counter sld_signaltap:auto_signaltap_0 " "Info: Elaborated megafunction instantiation \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_counter:read_pointer_counter\", which is child of megafunction instantiation \"sld_signaltap:auto_signaltap_0\"" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_acquisition_buffer.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_acquisition_buffer.vhd" 526 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_signaltap:auto_signaltap_0 " "Info: Instantiated megafunction \"sld_signaltap:auto_signaltap_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_INFO 671116800 " "Info: Parameter \"SLD_NODE_INFO\" = \"671116800\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_POWER_UP_TRIGGER 0 " "Info: Parameter \"SLD_POWER_UP_TRIGGER\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_IN_ENABLED 0 " "Info: Parameter \"SLD_TRIGGER_IN_ENABLED\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ADVANCED_TRIGGER_ENTITY basic,1, " "Info: Parameter \"SLD_ADVANCED_TRIGGER_ENTITY\" = \"basic,1,\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL_PIPELINE 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL_PIPELINE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ENABLE_ADVANCED_TRIGGER 0 " "Info: Parameter \"SLD_ENABLE_ADVANCED_TRIGGER\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_SAMPLE_DEPTH 512 " "Info: Parameter \"SLD_SAMPLE_DEPTH\" = \"512\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_MEM_ADDRESS_BITS 9 " "Info: Parameter \"SLD_MEM_ADDRESS_BITS\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_BITS 1 " "Info: Parameter \"SLD_TRIGGER_BITS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK 000000000000000000000 " "Info: Parameter \"SLD_INVERSION_MASK\" = \"000000000000000000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK_LENGTH 21 " "Info: Parameter \"SLD_INVERSION_MASK_LENGTH\" = \"21\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BIT_CNTR_BITS 5 " "Info: Parameter \"SLD_DATA_BIT_CNTR_BITS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BITS 23 " "Info: Parameter \"SLD_DATA_BITS\" = \"23\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_LOWORD 59208 " "Info: Parameter \"SLD_NODE_CRC_LOWORD\" = \"59208\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_HIWORD 44641 " "Info: Parameter \"SLD_NODE_CRC_HIWORD\" = \"44641\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_2di.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_2di.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_2di " "Info: Found entity 1: cntr_2di" {  } { { "db/cntr_2di.tdf" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/db/cntr_2di.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:ram_data_shift_out sld_signaltap:auto_signaltap_0 " "Info: Elaborated megafunction instantiation \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:ram_data_shift_out\", which is child of megafunction instantiation \"sld_signaltap:auto_signaltap_0\"" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_acquisition_buffer.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_acquisition_buffer.vhd" 557 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_signaltap:auto_signaltap_0 " "Info: Instantiated megafunction \"sld_signaltap:auto_signaltap_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_INFO 671116800 " "Info: Parameter \"SLD_NODE_INFO\" = \"671116800\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_POWER_UP_TRIGGER 0 " "Info: Parameter \"SLD_POWER_UP_TRIGGER\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_IN_ENABLED 0 " "Info: Parameter \"SLD_TRIGGER_IN_ENABLED\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ADVANCED_TRIGGER_ENTITY basic,1, " "Info: Parameter \"SLD_ADVANCED_TRIGGER_ENTITY\" = \"basic,1,\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL_PIPELINE 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL_PIPELINE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ENABLE_ADVANCED_TRIGGER 0 " "Info: Parameter \"SLD_ENABLE_ADVANCED_TRIGGER\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_SAMPLE_DEPTH 512 " "Info: Parameter \"SLD_SAMPLE_DEPTH\" = \"512\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_MEM_ADDRESS_BITS 9 " "Info: Parameter \"SLD_MEM_ADDRESS_BITS\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_BITS 1 " "Info: Parameter \"SLD_TRIGGER_BITS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK 000000000000000000000 " "Info: Parameter \"SLD_INVERSION_MASK\" = \"000000000000000000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK_LENGTH 21 " "Info: Parameter \"SLD_INVERSION_MASK_LENGTH\" = \"21\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BIT_CNTR_BITS 5 " "Info: Parameter \"SLD_DATA_BIT_CNTR_BITS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BITS 23 " "Info: Parameter \"SLD_DATA_BITS\" = \"23\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_LOWORD 59208 " "Info: Parameter \"SLD_NODE_CRC_LOWORD\" = \"59208\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_HIWORD 44641 " "Info: Parameter \"SLD_NODE_CRC_HIWORD\" = \"44641\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:info_data_shift_out sld_signaltap:auto_signaltap_0 " "Info: Elaborated megafunction instantiation \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:info_data_shift_out\", which is child of megafunction instantiation \"sld_signaltap:auto_signaltap_0\"" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_acquisition_buffer.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_acquisition_buffer.vhd" 591 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_signaltap:auto_signaltap_0 " "Info: Instantiated megafunction \"sld_signaltap:auto_signaltap_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_INFO 671116800 " "Info: Parameter \"SLD_NODE_INFO\" = \"671116800\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_POWER_UP_TRIGGER 0 " "Info: Parameter \"SLD_POWER_UP_TRIGGER\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_IN_ENABLED 0 " "Info: Parameter \"SLD_TRIGGER_IN_ENABLED\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ADVANCED_TRIGGER_ENTITY basic,1, " "Info: Parameter \"SLD_ADVANCED_TRIGGER_ENTITY\" = \"basic,1,\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL_PIPELINE 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL_PIPELINE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ENABLE_ADVANCED_TRIGGER 0 " "Info: Parameter \"SLD_ENABLE_ADVANCED_TRIGGER\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_SAMPLE_DEPTH 512 " "Info: Parameter \"SLD_SAMPLE_DEPTH\" = \"512\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_MEM_ADDRESS_BITS 9 " "Info: Parameter \"SLD_MEM_ADDRESS_BITS\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_BITS 1 " "Info: Parameter \"SLD_TRIGGER_BITS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK 000000000000000000000 " "Info: Parameter \"SLD_INVERSION_MASK\" = \"000000000000000000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK_LENGTH 21 " "Info: Parameter \"SLD_INVERSION_MASK_LENGTH\" = \"21\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BIT_CNTR_BITS 5 " "Info: Parameter \"SLD_DATA_BIT_CNTR_BITS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BITS 23 " "Info: Parameter \"SLD_DATA_BITS\" = \"23\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_LOWORD 59208 " "Info: Parameter \"SLD_NODE_CRC_LOWORD\" = \"59208\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_HIWORD 44641 " "Info: Parameter \"SLD_NODE_CRC_HIWORD\" = \"44641\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/altera/71/quartus/libraries/megafunctions/sld_rom_sr.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file c:/altera/71/quartus/libraries/megafunctions/sld_rom_sr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sld_rom_sr-INFO_REG " "Info: Found design unit 1: sld_rom_sr-INFO_REG" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_rom_sr.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_rom_sr.vhd" 27 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 sld_rom_sr " "Info: Found entity 1: sld_rom_sr" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_rom_sr.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_rom_sr.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr sld_signaltap:auto_signaltap_0 " "Info: Elaborated megafunction instantiation \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\", which is child of megafunction instantiation \"sld_signaltap:auto_signaltap_0\"" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 1149 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_signaltap:auto_signaltap_0 " "Info: Instantiated megafunction \"sld_signaltap:auto_signaltap_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_INFO 671116800 " "Info: Parameter \"SLD_NODE_INFO\" = \"671116800\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_POWER_UP_TRIGGER 0 " "Info: Parameter \"SLD_POWER_UP_TRIGGER\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_IN_ENABLED 0 " "Info: Parameter \"SLD_TRIGGER_IN_ENABLED\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ADVANCED_TRIGGER_ENTITY basic,1, " "Info: Parameter \"SLD_ADVANCED_TRIGGER_ENTITY\" = \"basic,1,\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL_PIPELINE 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL_PIPELINE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ENABLE_ADVANCED_TRIGGER 0 " "Info: Parameter \"SLD_ENABLE_ADVANCED_TRIGGER\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_SAMPLE_DEPTH 512 " "Info: Parameter \"SLD_SAMPLE_DEPTH\" = \"512\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_MEM_ADDRESS_BITS 9 " "Info: Parameter \"SLD_MEM_ADDRESS_BITS\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_BITS 1 " "Info: Parameter \"SLD_TRIGGER_BITS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK 000000000000000000000 " "Info: Parameter \"SLD_INVERSION_MASK\" = \"000000000000000000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK_LENGTH 21 " "Info: Parameter \"SLD_INVERSION_MASK_LENGTH\" = \"21\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BIT_CNTR_BITS 5 " "Info: Parameter \"SLD_DATA_BIT_CNTR_BITS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BITS 23 " "Info: Parameter \"SLD_DATA_BITS\" = \"23\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_LOWORD 59208 " "Info: Parameter \"SLD_NODE_CRC_LOWORD\" = \"59208\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_HIWORD 44641 " "Info: Parameter \"SLD_NODE_CRC_HIWORD\" = \"44641\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Info: Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" { { "Info" "ISGN_AE_CONNECT_TO_PORT" "\|VGA-Camera-2006\|D5_2 acq_data_in\[0\] " "Info: Source node \"\|VGA-Camera-2006\|D5_2\" connects to port \"acq_data_in\[0\]\"" {  } { { "VGA-Camera-2006.bdf" "D5_2" { Schematic "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/VGA-Camera-2006.bdf" { { 1088 16 184 1104 "D5_2" "" } } } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_AE_CONNECT_TO_PORT" "\|VGA-Camera-2006\|D6_1 acq_data_in\[1\] " "Info: Source node \"\|VGA-Camera-2006\|D6_1\" connects to port \"acq_data_in\[1\]\"" {  } { { "VGA-Camera-2006.bdf" "D6_1" { Schematic "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/VGA-Camera-2006.bdf" { { 416 -40 128 432 "D6_1" "" } } } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_AE_CONNECT_TO_PORT" "\|VGA-Camera-2006\|D7_1 acq_data_in\[2\] " "Info: Source node \"\|VGA-Camera-2006\|D7_1\" connects to port \"acq_data_in\[2\]\"" {  } { { "VGA-Camera-2006.bdf" "D7_1" { Schematic "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/VGA-Camera-2006.bdf" { { 448 -40 128 464 "D7_1" "" } } } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_AE_CONNECT_TO_PORT" "\|VGA-Camera-2006\|D7_1 acq_trigger_in\[0\] " "Info: Source node \"\|VGA-Camera-2006\|D7_1\" connects to port \"acq_trigger_in\[0\]\"" {  } { { "VGA-Camera-2006.bdf" "D7_1" { Schematic "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/VGA-Camera-2006.bdf" { { 448 -40 128 464 "D7_1" "" } } } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_AE_CONNECT_TO_PORT" "\|VGA-Camera-2006\|D7_2 acq_clk " "Info: Source node \"\|VGA-Camera-2006\|D7_2\" connects to port \"acq_clk\"" {  } { { "VGA-Camera-2006.bdf" "D7_2" { Schematic "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/VGA-Camera-2006.bdf" { { 376 -40 128 392 "D7_2" "" } } } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_AE_CONNECT_TO_PORT" "\|VGA-Camera-2006\|UPixelREG\[0\] acq_data_in\[3\] " "Info: Source node \"\|VGA-Camera-2006\|UPixelREG\[0\]\" connects to port \"acq_data_in\[3\]\"" {  } { { "VGA-Camera-2006.bdf" "UPixelREG\[0\]" { Schematic "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/VGA-Camera-2006.bdf" { { -192 848 1544 -176 "UPixelREG\[7..0\]" "" } } } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_AE_CONNECT_TO_PORT" "\|VGA-Camera-2006\|UPixelREG\[1\] acq_data_in\[4\] " "Info: Source node \"\|VGA-Camera-2006\|UPixelREG\[1\]\" connects to port \"acq_data_in\[4\]\"" {  } { { "VGA-Camera-2006.bdf" "UPixelREG\[1\]" { Schematic "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/VGA-Camera-2006.bdf" { { -192 848 1544 -176 "UPixelREG\[7..0\]" "" } } } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_AE_CONNECT_TO_PORT" "\|VGA-Camera-2006\|UPixelREG\[2\] acq_data_in\[5\] " "Info: Source node \"\|VGA-Camera-2006\|UPixelREG\[2\]\" connects to port \"acq_data_in\[5\]\"" {  } { { "VGA-Camera-2006.bdf" "UPixelREG\[2\]" { Schematic "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/VGA-Camera-2006.bdf" { { -192 848 1544 -176 "UPixelREG\[7..0\]" "" } } } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_AE_CONNECT_TO_PORT" "\|VGA-Camera-2006\|UPixelREG\[3\] acq_data_in\[6\] " "Info: Source node \"\|VGA-Camera-2006\|UPixelREG\[3\]\" connects to port \"acq_data_in\[6\]\"" {  } { { "VGA-Camera-2006.bdf" "UPixelREG\[3\]" { Schematic "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/VGA-Camera-2006.bdf" { { -192 848 1544 -176 "UPixelREG\[7..0\]" "" } } } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_AE_CONNECT_TO_PORT" "\|VGA-Camera-2006\|UPixelREG\[4\] acq_data_in\[7\] " "Info: Source node \"\|VGA-Camera-2006\|UPixelREG\[4\]\" connects to port \"acq_data_in\[7\]\"" {  } { { "VGA-Camera-2006.bdf" "UPixelREG\[4\]" { Schematic "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/VGA-Camera-2006.bdf" { { -192 848 1544 -176 "UPixelREG\[7..0\]" "" } } } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_AE_CONNECT_TO_PORT" "\|VGA-Camera-2006\|UPixelREG\[5\] acq_data_in\[8\] " "Info: Source node \"\|VGA-Camera-2006\|UPixelREG\[5\]\" connects to port \"acq_data_in\[8\]\"" {  } { { "VGA-Camera-2006.bdf" "UPixelREG\[5\]" { Schematic "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/VGA-Camera-2006.bdf" { { -192 848 1544 -176 "UPixelREG\[7..0\]" "" } } } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_AE_CONNECT_TO_PORT" "\|VGA-Camera-2006\|UPixelREG\[6\] acq_data_in\[9\] " "Info: Source node \"\|VGA-Camera-2006\|UPixelREG\[6\]\" connects to port \"acq_data_in\[9\]\"" {  } { { "VGA-Camera-2006.bdf" "UPixelREG\[6\]" { Schematic "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/VGA-Camera-2006.bdf" { { -192 848 1544 -176 "UPixelREG\[7..0\]" "" } } } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_AE_CONNECT_TO_PORT" "\|VGA-Camera-2006\|UPixelREG\[7\] acq_data_in\[10\] " "Info: Source node \"\|VGA-Camera-2006\|UPixelREG\[7\]\" connects to port \"acq_data_in\[10\]\"" {  } { { "VGA-Camera-2006.bdf" "UPixelREG\[7\]" { Schematic "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/VGA-Camera-2006.bdf" { { -192 848 1544 -176 "UPixelREG\[7..0\]" "" } } } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_AE_CONNECT_TO_PORT" "\|VGA-Camera-2006\|UclkEN acq_data_in\[11\] " "Info: Source node \"\|VGA-Camera-2006\|UclkEN\" connects to port \"acq_data_in\[11\]\"" {  } { { "VGA-Camera-2006.bdf" "UclkEN" { Schematic "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/VGA-Camera-2006.bdf" { { 616 512 592 632 "UclkEN" "" } } } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_AE_CONNECT_TO_PORT" "\|VGA-Camera-2006\|VclkEN acq_data_in\[12\] " "Info: Source node \"\|VGA-Camera-2006\|VclkEN\" connects to port \"acq_data_in\[12\]\"" {  } { { "VGA-Camera-2006.bdf" "VclkEN" { Schematic "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/VGA-Camera-2006.bdf" { { 648 512 608 664 "VclkEN" "" } } } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_AE_CONNECT_TO_PORT" "\|VGA-Camera-2006\|Y1clkEN acq_data_in\[13\] " "Info: Source node \"\|VGA-Camera-2006\|Y1clkEN\" connects to port \"acq_data_in\[13\]\"" {  } { { "VGA-Camera-2006.bdf" "Y1clkEN" { Schematic "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/VGA-Camera-2006.bdf" { { 632 512 600 648 "Y1clkEN" "" } } } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_AE_CONNECT_TO_PORT" "\|VGA-Camera-2006\|YclkEN acq_data_in\[14\] " "Info: Source node \"\|VGA-Camera-2006\|YclkEN\" connects to port \"acq_data_in\[14\]\"" {  } { { "VGA-Camera-2006.bdf" "YclkEN" { Schematic "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/VGA-Camera-2006.bdf" { { 600 512 584 616 "YclkEN" "" } } } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_AE_CONNECT_TO_PORT" "\|VGA-Camera-2006\|lpm_dff1:inst5\|lpm_ff:lpm_ff_component\|dffs\[0\] acq_data_in\[15\] " "Info: Source node \"\|VGA-Camera-2006\|lpm_dff1:inst5\|lpm_ff:lpm_ff_component\|dffs\[0\]\" connects to port \"acq_data_in\[15\]\"" {  } { { "lpm_ff.tdf" "dffs\[0\]" { Text "c:/altera/71/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_AE_CONNECT_TO_PORT" "\|VGA-Camera-2006\|lpm_dff1:inst5\|lpm_ff:lpm_ff_component\|dffs\[1\] acq_data_in\[16\] " "Info: Source node \"\|VGA-Camera-2006\|lpm_dff1:inst5\|lpm_ff:lpm_ff_component\|dffs\[1\]\" connects to port \"acq_data_in\[16\]\"" {  } { { "lpm_ff.tdf" "dffs\[1\]" { Text "c:/altera/71/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_AE_CONNECT_TO_PORT" "\|VGA-Camera-2006\|lpm_dff1:inst5\|lpm_ff:lpm_ff_component\|dffs\[2\] acq_data_in\[17\] " "Info: Source node \"\|VGA-Camera-2006\|lpm_dff1:inst5\|lpm_ff:lpm_ff_component\|dffs\[2\]\" connects to port \"acq_data_in\[17\]\"" {  } { { "lpm_ff.tdf" "dffs\[2\]" { Text "c:/altera/71/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_AE_CONNECT_TO_PORT" "\|VGA-Camera-2006\|lpm_dff1:inst5\|lpm_ff:lpm_ff_component\|dffs\[3\] acq_data_in\[18\] " "Info: Source node \"\|VGA-Camera-2006\|lpm_dff1:inst5\|lpm_ff:lpm_ff_component\|dffs\[3\]\" connects to port \"acq_data_in\[18\]\"" {  } { { "lpm_ff.tdf" "dffs\[3\]" { Text "c:/altera/71/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_AE_CONNECT_TO_PORT" "\|VGA-Camera-2006\|lpm_dff1:inst5\|lpm_ff:lpm_ff_component\|dffs\[4\] acq_data_in\[19\] " "Info: Source node \"\|VGA-Camera-2006\|lpm_dff1:inst5\|lpm_ff:lpm_ff_component\|dffs\[4\]\" connects to port \"acq_data_in\[19\]\"" {  } { { "lpm_ff.tdf" "dffs\[4\]" { Text "c:/altera/71/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_AE_CONNECT_TO_PORT" "\|VGA-Camera-2006\|lpm_dff1:inst5\|lpm_ff:lpm_ff_component\|dffs\[5\] acq_data_in\[20\] " "Info: Source node \"\|VGA-Camera-2006\|lpm_dff1:inst5\|lpm_ff:lpm_ff_component\|dffs\[5\]\" connects to port \"acq_data_in\[20\]\"" {  } { { "lpm_ff.tdf" "dffs\[5\]" { Text "c:/altera/71/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_AE_CONNECT_TO_PORT" "\|VGA-Camera-2006\|lpm_dff1:inst5\|lpm_ff:lpm_ff_component\|dffs\[6\] acq_data_in\[21\] " "Info: Source node \"\|VGA-Camera-2006\|lpm_dff1:inst5\|lpm_ff:lpm_ff_component\|dffs\[6\]\" connects to port \"acq_data_in\[21\]\"" {  } { { "lpm_ff.tdf" "dffs\[6\]" { Text "c:/altera/71/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_AE_CONNECT_TO_PORT" "\|VGA-Camera-2006\|lpm_dff1:inst5\|lpm_ff:lpm_ff_component\|dffs\[7\] acq_data_in\[22\] " "Info: Source node \"\|VGA-Camera-2006\|lpm_dff1:inst5\|lpm_ff:lpm_ff_component\|dffs\[7\]\" connects to port \"acq_data_in\[22\]\"" {  } { { "lpm_ff.tdf" "dffs\[7\]" { Text "c:/altera/71/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd 6 2 " "Info: Found 6 design units, including 2 entities, in source file c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HUB_PACK " "Info: Found design unit 1: HUB_PACK" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 49 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 JTAG_PACK " "Info: Found design unit 2: JTAG_PACK" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 63 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 sld_hub-rtl " "Info: Found design unit 3: sld_hub-rtl" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 167 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 sld_jtag_state_machine-rtl " "Info: Found design unit 4: sld_jtag_state_machine-rtl" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 1138 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 sld_hub " "Info: Found entity 1: sld_hub" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 99 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "2 sld_jtag_state_machine " "Info: Found entity 2: sld_jtag_state_machine" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 1123 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "sld_hub:sld_hub_inst " "Info: Elaborated megafunction instantiation \"sld_hub:sld_hub_inst\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine sld_hub:sld_hub_inst " "Info: Elaborated megafunction instantiation \"sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\", which is child of megafunction instantiation \"sld_hub:sld_hub_inst\"" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 567 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_hub:sld_hub_inst " "Info: Instantiated megafunction \"sld_hub:sld_hub_inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_HUB_IP_VERSION 1 " "Info: Parameter \"SLD_HUB_IP_VERSION\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_HUB_IP_MINOR_VERSION 3 " "Info: Parameter \"SLD_HUB_IP_MINOR_VERSION\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_COMMON_IP_VERSION 0 " "Info: Parameter \"SLD_COMMON_IP_VERSION\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_NODES 1 " "Info: Parameter \"N_NODES\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_SEL_BITS 1 " "Info: Parameter \"N_SEL_BITS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_NODE_IR_BITS 8 " "Info: Parameter \"N_NODE_IR_BITS\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_INFO 00101000000000000110111000000000 " "Info: Parameter \"NODE_INFO\" = \"00101000000000000110111000000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "COMPILATION_MODE 0 " "Info: Parameter \"COMPILATION_MODE\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEVICE_FAMILY Cyclone II " "Info: Parameter \"DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sld_hub:sld_hub_inst\|lpm_shiftreg:jtag_ir_register sld_hub:sld_hub_inst " "Info: Elaborated megafunction instantiation \"sld_hub:sld_hub_inst\|lpm_shiftreg:jtag_ir_register\", which is child of megafunction instantiation \"sld_hub:sld_hub_inst\"" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 598 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_hub:sld_hub_inst " "Info: Instantiated megafunction \"sld_hub:sld_hub_inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_HUB_IP_VERSION 1 " "Info: Parameter \"SLD_HUB_IP_VERSION\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_HUB_IP_MINOR_VERSION 3 " "Info: Parameter \"SLD_HUB_IP_MINOR_VERSION\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_COMMON_IP_VERSION 0 " "Info: Parameter \"SLD_COMMON_IP_VERSION\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_NODES 1 " "Info: Parameter \"N_NODES\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_SEL_BITS 1 " "Info: Parameter \"N_SEL_BITS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_NODE_IR_BITS 8 " "Info: Parameter \"N_NODE_IR_BITS\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_INFO 00101000000000000110111000000000 " "Info: Parameter \"NODE_INFO\" = \"00101000000000000110111000000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "COMPILATION_MODE 0 " "Info: Parameter \"COMPILATION_MODE\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEVICE_FAMILY Cyclone II " "Info: Parameter \"DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/altera/71/quartus/libraries/megafunctions/lpm_decode.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/altera/71/quartus/libraries/megafunctions/lpm_decode.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_decode " "Info: Found entity 1: lpm_decode" {  } { { "lpm_decode.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/lpm_decode.tdf" 64 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sld_hub:sld_hub_inst\|lpm_decode:instruction_decoder sld_hub:sld_hub_inst " "Info: Elaborated megafunction instantiation \"sld_hub:sld_hub_inst\|lpm_decode:instruction_decoder\", which is child of megafunction instantiation \"sld_hub:sld_hub_inst\"" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 687 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_hub:sld_hub_inst " "Info: Instantiated megafunction \"sld_hub:sld_hub_inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_HUB_IP_VERSION 1 " "Info: Parameter \"SLD_HUB_IP_VERSION\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_HUB_IP_MINOR_VERSION 3 " "Info: Parameter \"SLD_HUB_IP_MINOR_VERSION\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_COMMON_IP_VERSION 0 " "Info: Parameter \"SLD_COMMON_IP_VERSION\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_NODES 1 " "Info: Parameter \"N_NODES\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_SEL_BITS 1 " "Info: Parameter \"N_SEL_BITS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_NODE_IR_BITS 8 " "Info: Parameter \"N_NODE_IR_BITS\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_INFO 00101000000000000110111000000000 " "Info: Parameter \"NODE_INFO\" = \"00101000000000000110111000000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "COMPILATION_MODE 0 " "Info: Parameter \"COMPILATION_MODE\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEVICE_FAMILY Cyclone II " "Info: Parameter \"DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_aoi.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_aoi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_aoi " "Info: Found entity 1: decode_aoi" {  } { { "db/decode_aoi.tdf" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/db/decode_aoi.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/altera/71/quartus/libraries/megafunctions/sld_dffex.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file c:/altera/71/quartus/libraries/megafunctions/sld_dffex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sld_dffex-DFFEX " "Info: Found design unit 1: sld_dffex-DFFEX" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_dffex.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_dffex.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 sld_dffex " "Info: Found entity 1: sld_dffex" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_dffex.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_dffex.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sld_hub:sld_hub_inst\|sld_dffex:RESET sld_hub:sld_hub_inst " "Info: Elaborated megafunction instantiation \"sld_hub:sld_hub_inst\|sld_dffex:RESET\", which is child of megafunction instantiation \"sld_hub:sld_hub_inst\"" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 766 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_hub:sld_hub_inst " "Info: Instantiated megafunction \"sld_hub:sld_hub_inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_HUB_IP_VERSION 1 " "Info: Parameter \"SLD_HUB_IP_VERSION\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_HUB_IP_MINOR_VERSION 3 " "Info: Parameter \"SLD_HUB_IP_MINOR_VERSION\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_COMMON_IP_VERSION 0 " "Info: Parameter \"SLD_COMMON_IP_VERSION\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_NODES 1 " "Info: Parameter \"N_NODES\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_SEL_BITS 1 " "Info: Parameter \"N_SEL_BITS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_NODE_IR_BITS 8 " "Info: Parameter \"N_NODE_IR_BITS\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_INFO 00101000000000000110111000000000 " "Info: Parameter \"NODE_INFO\" = \"00101000000000000110111000000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "COMPILATION_MODE 0 " "Info: Parameter \"COMPILATION_MODE\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEVICE_FAMILY Cyclone II " "Info: Parameter \"DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sld_hub:sld_hub_inst\|sld_dffex:IRSR sld_hub:sld_hub_inst " "Info: Elaborated megafunction instantiation \"sld_hub:sld_hub_inst\|sld_dffex:IRSR\", which is child of megafunction instantiation \"sld_hub:sld_hub_inst\"" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 845 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_hub:sld_hub_inst " "Info: Instantiated megafunction \"sld_hub:sld_hub_inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_HUB_IP_VERSION 1 " "Info: Parameter \"SLD_HUB_IP_VERSION\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_HUB_IP_MINOR_VERSION 3 " "Info: Parameter \"SLD_HUB_IP_MINOR_VERSION\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_COMMON_IP_VERSION 0 " "Info: Parameter \"SLD_COMMON_IP_VERSION\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_NODES 1 " "Info: Parameter \"N_NODES\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_SEL_BITS 1 " "Info: Parameter \"N_SEL_BITS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_NODE_IR_BITS 8 " "Info: Parameter \"N_NODE_IR_BITS\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_INFO 00101000000000000110111000000000 " "Info: Parameter \"NODE_INFO\" = \"00101000000000000110111000000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "COMPILATION_MODE 0 " "Info: Parameter \"COMPILATION_MODE\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEVICE_FAMILY Cyclone II " "Info: Parameter \"DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sld_hub:sld_hub_inst\|sld_dffex:\\GEN_IRF:1:IRF sld_hub:sld_hub_inst " "Info: Elaborated megafunction instantiation \"sld_hub:sld_hub_inst\|sld_dffex:\\GEN_IRF:1:IRF\", which is child of megafunction instantiation \"sld_hub:sld_hub_inst\"" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 913 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_hub:sld_hub_inst " "Info: Instantiated megafunction \"sld_hub:sld_hub_inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_HUB_IP_VERSION 1 " "Info: Parameter \"SLD_HUB_IP_VERSION\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_HUB_IP_MINOR_VERSION 3 " "Info: Parameter \"SLD_HUB_IP_MINOR_VERSION\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_COMMON_IP_VERSION 0 " "Info: Parameter \"SLD_COMMON_IP_VERSION\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_NODES 1 " "Info: Parameter \"N_NODES\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_SEL_BITS 1 " "Info: Parameter \"N_SEL_BITS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_NODE_IR_BITS 8 " "Info: Parameter \"N_NODE_IR_BITS\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_INFO 00101000000000000110111000000000 " "Info: Parameter \"NODE_INFO\" = \"00101000000000000110111000000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "COMPILATION_MODE 0 " "Info: Parameter \"COMPILATION_MODE\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEVICE_FAMILY Cyclone II " "Info: Parameter \"DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sld_hub:sld_hub_inst\|sld_rom_sr:HUB_INFO_REG sld_hub:sld_hub_inst " "Info: Elaborated megafunction instantiation \"sld_hub:sld_hub_inst\|sld_rom_sr:HUB_INFO_REG\", which is child of megafunction instantiation \"sld_hub:sld_hub_inst\"" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 1021 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_hub:sld_hub_inst " "Info: Instantiated megafunction \"sld_hub:sld_hub_inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_HUB_IP_VERSION 1 " "Info: Parameter \"SLD_HUB_IP_VERSION\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_HUB_IP_MINOR_VERSION 3 " "Info: Parameter \"SLD_HUB_IP_MINOR_VERSION\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_COMMON_IP_VERSION 0 " "Info: Parameter \"SLD_COMMON_IP_VERSION\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_NODES 1 " "Info: Parameter \"N_NODES\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_SEL_BITS 1 " "Info: Parameter \"N_SEL_BITS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_NODE_IR_BITS 8 " "Info: Parameter \"N_NODE_IR_BITS\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_INFO 00101000000000000110111000000000 " "Info: Parameter \"NODE_INFO\" = \"00101000000000000110111000000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "COMPILATION_MODE 0 " "Info: Parameter \"COMPILATION_MODE\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEVICE_FAMILY Cyclone II " "Info: Parameter \"DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "ChannelProcessor:inst10\|TRAINpixCOUNT\[18\] ChannelProcessor:inst2\|TRAINpixCOUNT\[18\] " "Info: Duplicate register \"ChannelProcessor:inst10\|TRAINpixCOUNT\[18\]\" merged to single register \"ChannelProcessor:inst2\|TRAINpixCOUNT\[18\]\"" {  } { { "ChannelProcessor.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/ChannelProcessor.vhd" 101 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ChannelProcessor:inst10\|TRAINpixCOUNT\[17\] ChannelProcessor:inst2\|TRAINpixCOUNT\[17\] " "Info: Duplicate register \"ChannelProcessor:inst10\|TRAINpixCOUNT\[17\]\" merged to single register \"ChannelProcessor:inst2\|TRAINpixCOUNT\[17\]\"" {  } { { "ChannelProcessor.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/ChannelProcessor.vhd" 101 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ChannelProcessor:inst10\|TRAINpixCOUNT\[16\] ChannelProcessor:inst2\|TRAINpixCOUNT\[16\] " "Info: Duplicate register \"ChannelProcessor:inst10\|TRAINpixCOUNT\[16\]\" merged to single register \"ChannelProcessor:inst2\|TRAINpixCOUNT\[16\]\"" {  } { { "ChannelProcessor.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/ChannelProcessor.vhd" 101 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ChannelProcessor:inst10\|TRAINpixCOUNT\[15\] ChannelProcessor:inst2\|TRAINpixCOUNT\[15\] " "Info: Duplicate register \"ChannelProcessor:inst10\|TRAINpixCOUNT\[15\]\" merged to single register \"ChannelProcessor:inst2\|TRAINpixCOUNT\[15\]\"" {  } { { "ChannelProcessor.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/ChannelProcessor.vhd" 101 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ChannelProcessor:inst10\|TRAINpixCOUNT\[14\] ChannelProcessor:inst2\|TRAINpixCOUNT\[14\] " "Info: Duplicate register \"ChannelProcessor:inst10\|TRAINpixCOUNT\[14\]\" merged to single register \"ChannelProcessor:inst2\|TRAINpixCOUNT\[14\]\"" {  } { { "ChannelProcessor.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/ChannelProcessor.vhd" 101 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ChannelProcessor:inst10\|TRAINpixCOUNT\[13\] ChannelProcessor:inst2\|TRAINpixCOUNT\[13\] " "Info: Duplicate register \"ChannelProcessor:inst10\|TRAINpixCOUNT\[13\]\" merged to single register \"ChannelProcessor:inst2\|TRAINpixCOUNT\[13\]\"" {  } { { "ChannelProcessor.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/ChannelProcessor.vhd" 101 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ChannelProcessor:inst10\|TRAINpixCOUNT\[12\] ChannelProcessor:inst2\|TRAINpixCOUNT\[12\] " "Info: Duplicate register \"ChannelProcessor:inst10\|TRAINpixCOUNT\[12\]\" merged to single register \"ChannelProcessor:inst2\|TRAINpixCOUNT\[12\]\"" {  } { { "ChannelProcessor.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/ChannelProcessor.vhd" 101 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ChannelProcessor:inst10\|TRAINpixCOUNT\[11\] ChannelProcessor:inst2\|TRAINpixCOUNT\[11\] " "Info: Duplicate register \"ChannelProcessor:inst10\|TRAINpixCOUNT\[11\]\" merged to single register \"ChannelProcessor:inst2\|TRAINpixCOUNT\[11\]\"" {  } { { "ChannelProcessor.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/ChannelProcessor.vhd" 101 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ChannelProcessor:inst10\|TRAINpixCOUNT\[10\] ChannelProcessor:inst2\|TRAINpixCOUNT\[10\] " "Info: Duplicate register \"ChannelProcessor:inst10\|TRAINpixCOUNT\[10\]\" merged to single register \"ChannelProcessor:inst2\|TRAINpixCOUNT\[10\]\"" {  } { { "ChannelProcessor.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/ChannelProcessor.vhd" 101 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ChannelProcessor:inst10\|TRAINpixCOUNT\[9\] ChannelProcessor:inst2\|TRAINpixCOUNT\[9\] " "Info: Duplicate register \"ChannelProcessor:inst10\|TRAINpixCOUNT\[9\]\" merged to single register \"ChannelProcessor:inst2\|TRAINpixCOUNT\[9\]\"" {  } { { "ChannelProcessor.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/ChannelProcessor.vhd" 101 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ChannelProcessor:inst10\|TRAINpixCOUNT\[8\] ChannelProcessor:inst2\|TRAINpixCOUNT\[8\] " "Info: Duplicate register \"ChannelProcessor:inst10\|TRAINpixCOUNT\[8\]\" merged to single register \"ChannelProcessor:inst2\|TRAINpixCOUNT\[8\]\"" {  } { { "ChannelProcessor.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/ChannelProcessor.vhd" 101 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ChannelProcessor:inst10\|TRAINpixCOUNT\[7\] ChannelProcessor:inst2\|TRAINpixCOUNT\[7\] " "Info: Duplicate register \"ChannelProcessor:inst10\|TRAINpixCOUNT\[7\]\" merged to single register \"ChannelProcessor:inst2\|TRAINpixCOUNT\[7\]\"" {  } { { "ChannelProcessor.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/ChannelProcessor.vhd" 101 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ChannelProcessor:inst10\|TRAINpixCOUNT\[6\] ChannelProcessor:inst2\|TRAINpixCOUNT\[6\] " "Info: Duplicate register \"ChannelProcessor:inst10\|TRAINpixCOUNT\[6\]\" merged to single register \"ChannelProcessor:inst2\|TRAINpixCOUNT\[6\]\"" {  } { { "ChannelProcessor.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/ChannelProcessor.vhd" 101 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ChannelProcessor:inst10\|TRAINpixCOUNT\[5\] ChannelProcessor:inst2\|TRAINpixCOUNT\[5\] " "Info: Duplicate register \"ChannelProcessor:inst10\|TRAINpixCOUNT\[5\]\" merged to single register \"ChannelProcessor:inst2\|TRAINpixCOUNT\[5\]\"" {  } { { "ChannelProcessor.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/ChannelProcessor.vhd" 101 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ChannelProcessor:inst10\|TRAINpixCOUNT\[4\] ChannelProcessor:inst2\|TRAINpixCOUNT\[4\] " "Info: Duplicate register \"ChannelProcessor:inst10\|TRAINpixCOUNT\[4\]\" merged to single register \"ChannelProcessor:inst2\|TRAINpixCOUNT\[4\]\"" {  } { { "ChannelProcessor.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/ChannelProcessor.vhd" 101 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ChannelProcessor:inst10\|TRAINpixCOUNT\[3\] ChannelProcessor:inst2\|TRAINpixCOUNT\[3\] " "Info: Duplicate register \"ChannelProcessor:inst10\|TRAINpixCOUNT\[3\]\" merged to single register \"ChannelProcessor:inst2\|TRAINpixCOUNT\[3\]\"" {  } { { "ChannelProcessor.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/ChannelProcessor.vhd" 101 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ChannelProcessor:inst10\|TRAINpixCOUNT\[2\] ChannelProcessor:inst2\|TRAINpixCOUNT\[2\] " "Info: Duplicate register \"ChannelProcessor:inst10\|TRAINpixCOUNT\[2\]\" merged to single register \"ChannelProcessor:inst2\|TRAINpixCOUNT\[2\]\"" {  } { { "ChannelProcessor.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/ChannelProcessor.vhd" 101 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ChannelProcessor:inst10\|TRAINpixCOUNT\[1\] ChannelProcessor:inst2\|TRAINpixCOUNT\[1\] " "Info: Duplicate register \"ChannelProcessor:inst10\|TRAINpixCOUNT\[1\]\" merged to single register \"ChannelProcessor:inst2\|TRAINpixCOUNT\[1\]\"" {  } { { "ChannelProcessor.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/ChannelProcessor.vhd" 101 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ChannelProcessor:inst10\|TRAINpixCOUNT\[0\] ChannelProcessor:inst2\|TRAINpixCOUNT\[0\] " "Info: Duplicate register \"ChannelProcessor:inst10\|TRAINpixCOUNT\[0\]\" merged to single register \"ChannelProcessor:inst2\|TRAINpixCOUNT\[0\]\"" {  } { { "ChannelProcessor.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/ChannelProcessor.vhd" 101 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ChannelProcessor:inst10\|TESTpixCOUNT\[18\] ChannelProcessor:inst2\|TESTpixCOUNT\[18\] " "Info: Duplicate register \"ChannelProcessor:inst10\|TESTpixCOUNT\[18\]\" merged to single register \"ChannelProcessor:inst2\|TESTpixCOUNT\[18\]\"" {  } { { "ChannelProcessor.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/ChannelProcessor.vhd" 124 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ChannelProcessor:inst10\|TESTpixCOUNT\[17\] ChannelProcessor:inst2\|TESTpixCOUNT\[17\] " "Info: Duplicate register \"ChannelProcessor:inst10\|TESTpixCOUNT\[17\]\" merged to single register \"ChannelProcessor:inst2\|TESTpixCOUNT\[17\]\"" {  } { { "ChannelProcessor.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/ChannelProcessor.vhd" 124 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ChannelProcessor:inst10\|TESTpixCOUNT\[16\] ChannelProcessor:inst2\|TESTpixCOUNT\[16\] " "Info: Duplicate register \"ChannelProcessor:inst10\|TESTpixCOUNT\[16\]\" merged to single register \"ChannelProcessor:inst2\|TESTpixCOUNT\[16\]\"" {  } { { "ChannelProcessor.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/ChannelProcessor.vhd" 124 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ChannelProcessor:inst10\|TESTpixCOUNT\[15\] ChannelProcessor:inst2\|TESTpixCOUNT\[15\] " "Info: Duplicate register \"ChannelProcessor:inst10\|TESTpixCOUNT\[15\]\" merged to single register \"ChannelProcessor:inst2\|TESTpixCOUNT\[15\]\"" {  } { { "ChannelProcessor.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/ChannelProcessor.vhd" 124 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ChannelProcessor:inst10\|TESTpixCOUNT\[14\] ChannelProcessor:inst2\|TESTpixCOUNT\[14\] " "Info: Duplicate register \"ChannelProcessor:inst10\|TESTpixCOUNT\[14\]\" merged to single register \"ChannelProcessor:inst2\|TESTpixCOUNT\[14\]\"" {  } { { "ChannelProcessor.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/ChannelProcessor.vhd" 124 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ChannelProcessor:inst10\|TESTpixCOUNT\[13\] ChannelProcessor:inst2\|TESTpixCOUNT\[13\] " "Info: Duplicate register \"ChannelProcessor:inst10\|TESTpixCOUNT\[13\]\" merged to single register \"ChannelProcessor:inst2\|TESTpixCOUNT\[13\]\"" {  } { { "ChannelProcessor.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/ChannelProcessor.vhd" 124 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ChannelProcessor:inst10\|TESTpixCOUNT\[12\] ChannelProcessor:inst2\|TESTpixCOUNT\[12\] " "Info: Duplicate register \"ChannelProcessor:inst10\|TESTpixCOUNT\[12\]\" merged to single register \"ChannelProcessor:inst2\|TESTpixCOUNT\[12\]\"" {  } { { "ChannelProcessor.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/ChannelProcessor.vhd" 124 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ChannelProcessor:inst10\|TESTpixCOUNT\[11\] ChannelProcessor:inst2\|TESTpixCOUNT\[11\] " "Info: Duplicate register \"ChannelProcessor:inst10\|TESTpixCOUNT\[11\]\" merged to single register \"ChannelProcessor:inst2\|TESTpixCOUNT\[11\]\"" {  } { { "ChannelProcessor.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/ChannelProcessor.vhd" 124 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ChannelProcessor:inst10\|TESTpixCOUNT\[10\] ChannelProcessor:inst2\|TESTpixCOUNT\[10\] " "Info: Duplicate register \"ChannelProcessor:inst10\|TESTpixCOUNT\[10\]\" merged to single register \"ChannelProcessor:inst2\|TESTpixCOUNT\[10\]\"" {  } { { "ChannelProcessor.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/ChannelProcessor.vhd" 124 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ChannelProcessor:inst10\|TESTpixCOUNT\[9\] ChannelProcessor:inst2\|TESTpixCOUNT\[9\] " "Info: Duplicate register \"ChannelProcessor:inst10\|TESTpixCOUNT\[9\]\" merged to single register \"ChannelProcessor:inst2\|TESTpixCOUNT\[9\]\"" {  } { { "ChannelProcessor.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/ChannelProcessor.vhd" 124 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ChannelProcessor:inst10\|TESTpixCOUNT\[8\] ChannelProcessor:inst2\|TESTpixCOUNT\[8\] " "Info: Duplicate register \"ChannelProcessor:inst10\|TESTpixCOUNT\[8\]\" merged to single register \"ChannelProcessor:inst2\|TESTpixCOUNT\[8\]\"" {  } { { "ChannelProcessor.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/ChannelProcessor.vhd" 124 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ChannelProcessor:inst10\|TESTpixCOUNT\[7\] ChannelProcessor:inst2\|TESTpixCOUNT\[7\] " "Info: Duplicate register \"ChannelProcessor:inst10\|TESTpixCOUNT\[7\]\" merged to single register \"ChannelProcessor:inst2\|TESTpixCOUNT\[7\]\"" {  } { { "ChannelProcessor.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/ChannelProcessor.vhd" 124 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ChannelProcessor:inst10\|TESTpixCOUNT\[6\] ChannelProcessor:inst2\|TESTpixCOUNT\[6\] " "Info: Duplicate register \"ChannelProcessor:inst10\|TESTpixCOUNT\[6\]\" merged to single register \"ChannelProcessor:inst2\|TESTpixCOUNT\[6\]\"" {  } { { "ChannelProcessor.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/ChannelProcessor.vhd" 124 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ChannelProcessor:inst10\|TESTpixCOUNT\[5\] ChannelProcessor:inst2\|TESTpixCOUNT\[5\] " "Info: Duplicate register \"ChannelProcessor:inst10\|TESTpixCOUNT\[5\]\" merged to single register \"ChannelProcessor:inst2\|TESTpixCOUNT\[5\]\"" {  } { { "ChannelProcessor.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/ChannelProcessor.vhd" 124 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ChannelProcessor:inst10\|TESTpixCOUNT\[4\] ChannelProcessor:inst2\|TESTpixCOUNT\[4\] " "Info: Duplicate register \"ChannelProcessor:inst10\|TESTpixCOUNT\[4\]\" merged to single register \"ChannelProcessor:inst2\|TESTpixCOUNT\[4\]\"" {  } { { "ChannelProcessor.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/ChannelProcessor.vhd" 124 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ChannelProcessor:inst10\|TESTpixCOUNT\[3\] ChannelProcessor:inst2\|TESTpixCOUNT\[3\] " "Info: Duplicate register \"ChannelProcessor:inst10\|TESTpixCOUNT\[3\]\" merged to single register \"ChannelProcessor:inst2\|TESTpixCOUNT\[3\]\"" {  } { { "ChannelProcessor.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/ChannelProcessor.vhd" 124 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ChannelProcessor:inst10\|TESTpixCOUNT\[2\] ChannelProcessor:inst2\|TESTpixCOUNT\[2\] " "Info: Duplicate register \"ChannelProcessor:inst10\|TESTpixCOUNT\[2\]\" merged to single register \"ChannelProcessor:inst2\|TESTpixCOUNT\[2\]\"" {  } { { "ChannelProcessor.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/ChannelProcessor.vhd" 124 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ChannelProcessor:inst10\|TESTpixCOUNT\[1\] ChannelProcessor:inst2\|TESTpixCOUNT\[1\] " "Info: Duplicate register \"ChannelProcessor:inst10\|TESTpixCOUNT\[1\]\" merged to single register \"ChannelProcessor:inst2\|TESTpixCOUNT\[1\]\"" {  } { { "ChannelProcessor.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/ChannelProcessor.vhd" 124 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ChannelProcessor:inst10\|TESTpixCOUNT\[0\] ChannelProcessor:inst2\|TESTpixCOUNT\[0\] " "Info: Duplicate register \"ChannelProcessor:inst10\|TESTpixCOUNT\[0\]\" merged to single register \"ChannelProcessor:inst2\|TESTpixCOUNT\[0\]\"" {  } { { "ChannelProcessor.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/ChannelProcessor.vhd" 124 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/altera/71/quartus/libraries/megafunctions/lpm_divide.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/altera/71/quartus/libraries/megafunctions/lpm_divide.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide " "Info: Found entity 1: lpm_divide" {  } { { "lpm_divide.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/lpm_divide.tdf" 118 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "ChannelProcessor:inst2\|lpm_divide:Div0 " "Info: Elaborated megafunction instantiation \"ChannelProcessor:inst2\|lpm_divide:Div0\"" {  } { { "ChannelProcessor.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/ChannelProcessor.vhd" 116 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_1gm.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_1gm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_1gm " "Info: Found entity 1: lpm_divide_1gm" {  } { { "db/lpm_divide_1gm.tdf" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/db/lpm_divide_1gm.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bnh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bnh " "Info: Found entity 1: sign_div_unsign_bnh" {  } { { "db/sign_div_unsign_bnh.tdf" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/db/sign_div_unsign_bnh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_o5f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_o5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_o5f " "Info: Found entity 1: alt_u_div_o5f" {  } { { "db/alt_u_div_o5f.tdf" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/db/alt_u_div_o5f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Info: Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Info: Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[2\] sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[0\] " "Info: Duplicate register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[2\]\" merged to single register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[0\]\"" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 834 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[2\] sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|sld_mbpmg:\\trigger_modules_gen:0:trigger_match\|sld_sbpmg:\\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1\|holdff " "Info: Duplicate register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[2\]\" merged to single register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|sld_mbpmg:\\trigger_modules_gen:0:trigger_match\|sld_sbpmg:\\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1\|holdff\"" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 1060 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[15\] sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[3\] " "Info: Duplicate register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[15\]\" merged to single register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[3\]\"" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 834 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[16\] sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[4\] " "Info: Duplicate register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[16\]\" merged to single register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[4\]\"" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 834 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[17\] sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[5\] " "Info: Duplicate register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[17\]\" merged to single register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[5\]\"" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 834 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[18\] sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[6\] " "Info: Duplicate register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[18\]\" merged to single register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[6\]\"" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 834 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[19\] sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[7\] " "Info: Duplicate register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[19\]\" merged to single register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[7\]\"" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 834 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[20\] sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[8\] " "Info: Duplicate register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[20\]\" merged to single register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[8\]\"" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 834 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[21\] sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[9\] " "Info: Duplicate register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[21\]\" merged to single register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[9\]\"" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 834 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[22\] sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[10\] " "Info: Duplicate register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[22\]\" merged to single register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[10\]\"" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 834 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[3\] sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[15\] " "Info: Duplicate register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[3\]\" merged to single register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[15\]\"" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 1060 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[4\] sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[16\] " "Info: Duplicate register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[4\]\" merged to single register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[16\]\"" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 1060 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[5\] sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[17\] " "Info: Duplicate register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[5\]\" merged to single register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[17\]\"" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 1060 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[6\] sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[18\] " "Info: Duplicate register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[6\]\" merged to single register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[18\]\"" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 1060 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[7\] sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[19\] " "Info: Duplicate register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[7\]\" merged to single register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[19\]\"" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 1060 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[8\] sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[20\] " "Info: Duplicate register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[8\]\" merged to single register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[20\]\"" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 1060 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[9\] sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[21\] " "Info: Duplicate register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[9\]\" merged to single register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[21\]\"" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 1060 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[10\] sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[22\] " "Info: Duplicate register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[10\]\" merged to single register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[22\]\"" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 1060 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[15\] sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[3\] " "Info: Duplicate register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[15\]\" merged to single register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[3\]\"" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 1060 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[16\] sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[4\] " "Info: Duplicate register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[16\]\" merged to single register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[4\]\"" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 1060 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[17\] sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[5\] " "Info: Duplicate register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[17\]\" merged to single register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[5\]\"" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 1060 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[18\] sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[6\] " "Info: Duplicate register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[18\]\" merged to single register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[6\]\"" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 1060 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[19\] sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[7\] " "Info: Duplicate register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[19\]\" merged to single register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[7\]\"" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 1060 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[20\] sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[8\] " "Info: Duplicate register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[20\]\" merged to single register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[8\]\"" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 1060 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[21\] sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[9\] " "Info: Duplicate register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[21\]\" merged to single register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[9\]\"" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 1060 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[22\] sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[10\] " "Info: Duplicate register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[22\]\" merged to single register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[10\]\"" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 1060 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0 "" 0}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "D5_ALBot GND " "Warning: Pin \"D5_ALBot\" stuck at GND" {  } { { "VGA-Camera-2006.bdf" "" { Schematic "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/VGA-Camera-2006.bdf" { { -456 1488 1664 -440 "D5_ALBot" "" } } } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "D4_ALBot GND " "Warning: Pin \"D4_ALBot\" stuck at GND" {  } { { "VGA-Camera-2006.bdf" "" { Schematic "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/VGA-Camera-2006.bdf" { { -440 1488 1664 -424 "D4_ALBot" "" } } } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "D3_ALBot GND " "Warning: Pin \"D3_ALBot\" stuck at GND" {  } { { "VGA-Camera-2006.bdf" "" { Schematic "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/VGA-Camera-2006.bdf" { { -424 1488 1664 -408 "D3_ALBot" "" } } } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "D2_ALBot GND " "Warning: Pin \"D2_ALBot\" stuck at GND" {  } { { "VGA-Camera-2006.bdf" "" { Schematic "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/VGA-Camera-2006.bdf" { { -408 1488 1664 -392 "D2_ALBot" "" } } } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2436 " "Info: Implemented 2436 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Info: Implemented 18 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Info: Implemented 17 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "2377 " "Info: Implemented 2377 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0} { "Info" "ICUT_CUT_TM_RAMS" "23 " "Info: Implemented 23 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "185 " "Info: Allocated 185 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 02 14:11:59 2007 " "Info: Processing ended: Mon Jul 02 14:11:59 2007" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Info: Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 156 04/30/2007 SJ Full Version " "Info: Version 7.1 Build 156 04/30/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 02 14:12:00 2007 " "Info: Processing started: Mon Jul 02 14:12:00 2007" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off VGA-Camera-2006 -c VGA-Camera-2006 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off VGA-Camera-2006 -c VGA-Camera-2006" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "VGA-Camera-2006 EP2C8T144C7 " "Info: Selected device EP2C8T144C7 for design \"VGA-Camera-2006\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0}
{ "Info" "ITAN_TDC_USER_OPTIMIZATION_GOALS" "" "Info: Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 0 "Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144C7 " "Info: Device EP2C5T144C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } {  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } {  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS54p/nCEO~ 76 " "Info: Pin ~LVDS54p/nCEO~ is reserved at location 76" {  } {  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 31 " "Warning: No exact pin location assignment(s) for 2 pins of 31 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sysCL-50MHz_out " "Info: Pin sysCL-50MHz_out not assigned to an exact location on the device" {  } { { "VGA-Camera-2006.bdf" "" { Schematic "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/VGA-Camera-2006.bdf" { { 1056 256 441 1072 "sysCL-50MHz_out" "" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sysCL-50MHz_out } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sysCL-50MHz_out } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sysCLK-50MHz " "Info: Pin sysCLK-50MHz not assigned to an exact location on the device" {  } { { "VGA-Camera-2006.bdf" "" { Schematic "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/VGA-Camera-2006.bdf" { { 1056 -32 136 1072 "sysCLK-50MHz" "" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sysCLK-50MHz } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sysCLK-50MHz } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "D6_1  " "Info: Promoted node D6_1 " { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[1\] " "Info: Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[1\]" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 834 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[1] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0}  } { { "VGA-Camera-2006.bdf" "" { Schematic "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/VGA-Camera-2006.bdf" { { 416 -40 128 432 "D6_1" "" } } } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "D6_1" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { D6_1 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { D6_1 } "NODE_NAME" } }  } 0 0 "Promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_PIN_USES_INTERNAL_GLOBAL" "D6_1 Global Clock " "Info: Pin D6_1 drives global or regional clock Global Clock, but is not placed in a dedicated clock pin position" {  } { { "VGA-Camera-2006.bdf" "" { Schematic "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/VGA-Camera-2006.bdf" { { 416 -40 128 432 "D6_1" "" } } } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "D6_1" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { D6_1 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { D6_1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! drives global or regional clock %2!s!, but is not placed in a dedicated clock pin position" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "D7_1  " "Info: Promoted node D7_1 " { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[0\] " "Info: Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[0\]" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 834 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[0] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0}  } { { "VGA-Camera-2006.bdf" "" { Schematic "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/VGA-Camera-2006.bdf" { { 448 -40 128 464 "D7_1" "" } } } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "D7_1" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { D7_1 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { D7_1 } "NODE_NAME" } }  } 0 0 "Promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_PIN_USES_INTERNAL_GLOBAL" "D7_1 Global Clock " "Info: Pin D7_1 drives global or regional clock Global Clock, but is not placed in a dedicated clock pin position" {  } { { "VGA-Camera-2006.bdf" "" { Schematic "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/VGA-Camera-2006.bdf" { { 448 -40 128 464 "D7_1" "" } } } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "D7_1" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { D7_1 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { D7_1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! drives global or regional clock %2!s!, but is not placed in a dedicated clock pin position" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "D7_2  " "Info: Promoted node D7_2 " { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0}  } { { "VGA-Camera-2006.bdf" "" { Schematic "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/VGA-Camera-2006.bdf" { { 376 -40 128 392 "D7_2" "" } } } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "D7_2" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { D7_2 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { D7_2 } "NODE_NAME" } }  } 0 0 "Promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_PIN_USES_INTERNAL_GLOBAL" "D7_2 Global Clock " "Info: Pin D7_2 drives global or regional clock Global Clock, but is not placed in a dedicated clock pin position" {  } { { "VGA-Camera-2006.bdf" "" { Schematic "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/VGA-Camera-2006.bdf" { { 376 -40 128 392 "D7_2" "" } } } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "D7_2" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { D7_2 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { D7_2 } "NODE_NAME" } }  } 0 0 "Pin %1!s! drives global or regional clock %2!s!, but is not placed in a dedicated clock pin position" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Info: Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~0  " "Info: Automatically promoted node rtl~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_dff1:inst5\|lpm_ff:lpm_ff_component\|dffs\[6\] " "Info: Destination node lpm_dff1:inst5\|lpm_ff:lpm_ff_component\|dffs\[6\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_dff1:inst5\|lpm_ff:lpm_ff_component\|dffs\[6\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_dff1:inst5\|lpm_ff:lpm_ff_component\|dffs\[4\] " "Info: Destination node lpm_dff1:inst5\|lpm_ff:lpm_ff_component\|dffs\[4\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_dff1:inst5\|lpm_ff:lpm_ff_component\|dffs\[4\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_dff1:inst5\|lpm_ff:lpm_ff_component\|dffs\[0\] " "Info: Destination node lpm_dff1:inst5\|lpm_ff:lpm_ff_component\|dffs\[0\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_dff1:inst5\|lpm_ff:lpm_ff_component\|dffs\[0\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_dff1:inst5\|lpm_ff:lpm_ff_component\|dffs\[5\] " "Info: Destination node lpm_dff1:inst5\|lpm_ff:lpm_ff_component\|dffs\[5\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_dff1:inst5\|lpm_ff:lpm_ff_component\|dffs\[5\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_dff1:inst5\|lpm_ff:lpm_ff_component\|dffs\[3\] " "Info: Destination node lpm_dff1:inst5\|lpm_ff:lpm_ff_component\|dffs\[3\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_dff1:inst5\|lpm_ff:lpm_ff_component\|dffs\[3\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_dff1:inst5\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Info: Destination node lpm_dff1:inst5\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_dff1:inst5\|lpm_ff:lpm_ff_component\|dffs\[1\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_dff1:inst5\|lpm_ff:lpm_ff_component\|dffs\[7\] " "Info: Destination node lpm_dff1:inst5\|lpm_ff:lpm_ff_component\|dffs\[7\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_dff1:inst5\|lpm_ff:lpm_ff_component\|dffs\[7\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_dff1:inst5\|lpm_ff:lpm_ff_component\|dffs\[2\] " "Info: Destination node lpm_dff1:inst5\|lpm_ff:lpm_ff_component\|dffs\[2\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_dff1:inst5\|lpm_ff:lpm_ff_component\|dffs\[2\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[11\] " "Info: Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[11\]" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 834 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[11] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[11] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { rtl~0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { rtl~0 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SyncProcessor:inst\|u4  " "Info: Automatically promoted node SyncProcessor:inst\|u4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ChannelProcessor:inst2\|TESTaccumulate~157 " "Info: Destination node ChannelProcessor:inst2\|TESTaccumulate~157" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ChannelProcessor:inst2|TESTaccumulate~157 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ChannelProcessor:inst2|TESTaccumulate~157 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0}  } { { "SyncProcessor.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/SyncProcessor.vhd" 96 0 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SyncProcessor:inst\|u4" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SyncProcessor:inst|u4 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SyncProcessor:inst|u4 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SlowCounter:inst1\|Ctemp  " "Info: Automatically promoted node SlowCounter:inst1\|Ctemp " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "debouncer:inst13\|cnt\[2\] " "Info: Destination node debouncer:inst13\|cnt\[2\]" {  } { { "Debouncer.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/Debouncer.vhd" 43 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { debouncer:inst13|cnt[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { debouncer:inst13|cnt[2] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "debouncer:inst13\|cnt\[1\] " "Info: Destination node debouncer:inst13\|cnt\[1\]" {  } { { "Debouncer.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/Debouncer.vhd" 43 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { debouncer:inst13|cnt[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { debouncer:inst13|cnt[1] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "debouncer:inst13\|cnt\[0\] " "Info: Destination node debouncer:inst13\|cnt\[0\]" {  } { { "Debouncer.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/Debouncer.vhd" 43 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { debouncer:inst13|cnt[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { debouncer:inst13|cnt[0] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SlowCounter:inst1\|Ctemp~186 " "Info: Destination node SlowCounter:inst1\|Ctemp~186" {  } { { "Slowcounter.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/Slowcounter.vhd" 30 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SlowCounter:inst1|Ctemp~186 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SlowCounter:inst1|Ctemp~186 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0}  } { { "Slowcounter.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/Slowcounter.vhd" 30 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SlowCounter:inst1|Ctemp } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SlowCounter:inst1|Ctemp } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|reset_all  " "Info: Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Info: Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_acquisition_buffer.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_acquisition_buffer.vhd" 420 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0}  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 688 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "00:00:00 " "Info: Finished register packing: elapsed time is 00:00:00" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0}  } {  } 0 0 "Finished register packing: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "2 unused 3.30 1 1 0 " "Info: Number of I/O pins in group: 2 (unused VREF, 3.30 VCCIO, 1 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.30V 14 7 " "Info: I/O bank number 1 does not use VREF pins and has 3.30V VCCIO pins. 14 total pin(s) used --  7 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use unused 12 11 " "Info: I/O bank number 2 does not use VREF pins and has unused VCCIO pins. 12 total pin(s) used --  11 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use unused 2 19 " "Info: I/O bank number 3 does not use VREF pins and has unused VCCIO pins. 2 total pin(s) used --  19 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.30V 8 16 " "Info: I/O bank number 4 does not use VREF pins and has 3.30V VCCIO pins. 8 total pin(s) used --  16 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "4.940 ns register register " "Info: Estimated most critical path is register to register delay of 4.940 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SyncProcessor:inst\|ColumnCounter\[8\] 1 REG LAB_X12_Y11 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X12_Y11; Fanout = 3; REG Node = 'SyncProcessor:inst\|ColumnCounter\[8\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SyncProcessor:inst|ColumnCounter[8] } "NODE_NAME" } } { "SyncProcessor.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/SyncProcessor.vhd" 103 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.416 ns) + CELL(0.322 ns) 0.738 ns ChannelProcessor:inst2\|TESTaccumulate~158 2 COMB LAB_X12_Y11 1 " "Info: 2: + IC(0.416 ns) + CELL(0.322 ns) = 0.738 ns; Loc. = LAB_X12_Y11; Fanout = 1; COMB Node = 'ChannelProcessor:inst2\|TESTaccumulate~158'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.738 ns" { SyncProcessor:inst|ColumnCounter[8] ChannelProcessor:inst2|TESTaccumulate~158 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.154 ns) + CELL(0.521 ns) 1.413 ns ChannelProcessor:inst2\|TESTaccumulate~162 3 COMB LAB_X12_Y11 1 " "Info: 3: + IC(0.154 ns) + CELL(0.521 ns) = 1.413 ns; Loc. = LAB_X12_Y11; Fanout = 1; COMB Node = 'ChannelProcessor:inst2\|TESTaccumulate~162'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.675 ns" { ChannelProcessor:inst2|TESTaccumulate~158 ChannelProcessor:inst2|TESTaccumulate~162 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.587 ns) + CELL(0.322 ns) 2.322 ns ChannelProcessor:inst2\|TESTaccumulate~163 4 COMB LAB_X13_Y11 4 " "Info: 4: + IC(0.587 ns) + CELL(0.322 ns) = 2.322 ns; Loc. = LAB_X13_Y11; Fanout = 4; COMB Node = 'ChannelProcessor:inst2\|TESTaccumulate~163'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.909 ns" { ChannelProcessor:inst2|TESTaccumulate~162 ChannelProcessor:inst2|TESTaccumulate~163 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.131 ns) + CELL(0.545 ns) 2.998 ns ChannelProcessor:inst2\|TESTaccumulate~164 5 COMB LAB_X13_Y11 58 " "Info: 5: + IC(0.131 ns) + CELL(0.545 ns) = 2.998 ns; Loc. = LAB_X13_Y11; Fanout = 58; COMB Node = 'ChannelProcessor:inst2\|TESTaccumulate~164'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { ChannelProcessor:inst2|TESTaccumulate~163 ChannelProcessor:inst2|TESTaccumulate~164 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.184 ns) + CELL(0.758 ns) 4.940 ns ChannelProcessor:inst10\|PIXaccumTEST\[9\] 6 REG LAB_X15_Y14 5 " "Info: 6: + IC(1.184 ns) + CELL(0.758 ns) = 4.940 ns; Loc. = LAB_X15_Y14; Fanout = 5; REG Node = 'ChannelProcessor:inst10\|PIXaccumTEST\[9\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.942 ns" { ChannelProcessor:inst2|TESTaccumulate~164 ChannelProcessor:inst10|PIXaccumTEST[9] } "NODE_NAME" } } { "ChannelProcessor.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/ChannelProcessor.vhd" 124 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.468 ns ( 49.96 % ) " "Info: Total cell delay = 2.468 ns ( 49.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.472 ns ( 50.04 % ) " "Info: Total interconnect delay = 2.472 ns ( 50.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.940 ns" { SyncProcessor:inst|ColumnCounter[8] ChannelProcessor:inst2|TESTaccumulate~158 ChannelProcessor:inst2|TESTaccumulate~162 ChannelProcessor:inst2|TESTaccumulate~163 ChannelProcessor:inst2|TESTaccumulate~164 ChannelProcessor:inst10|PIXaccumTEST[9] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "9 18 " "Info: Average interconnect usage is 9% of the available device resources. Peak interconnect usage is 18%" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "X11_Y10 X22_Y19 " "Info: The peak interconnect region extends from location X11_Y10 to location X22_Y19" {  } {  } 0 0 "The peak interconnect region extends from location %1!s! to location %2!s!" 0 0 "" 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources. Peak interconnect usage is %2!d!%%" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Info: Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "4 " "Warning: Following 4 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "D5_ALBot GND " "Info: Pin D5_ALBot has GND driving its datain port" {  } { { "VGA-Camera-2006.bdf" "" { Schematic "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/VGA-Camera-2006.bdf" { { -456 1488 1664 -440 "D5_ALBot" "" } } } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "D5_ALBot" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { D5_ALBot } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { D5_ALBot } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "D4_ALBot GND " "Info: Pin D4_ALBot has GND driving its datain port" {  } { { "VGA-Camera-2006.bdf" "" { Schematic "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/VGA-Camera-2006.bdf" { { -440 1488 1664 -424 "D4_ALBot" "" } } } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "D4_ALBot" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { D4_ALBot } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { D4_ALBot } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "D3_ALBot GND " "Info: Pin D3_ALBot has GND driving its datain port" {  } { { "VGA-Camera-2006.bdf" "" { Schematic "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/VGA-Camera-2006.bdf" { { -424 1488 1664 -408 "D3_ALBot" "" } } } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "D3_ALBot" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { D3_ALBot } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { D3_ALBot } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "D2_ALBot GND " "Info: Pin D2_ALBot has GND driving its datain port" {  } { { "VGA-Camera-2006.bdf" "" { Schematic "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/VGA-Camera-2006.bdf" { { -408 1488 1664 -392 "D2_ALBot" "" } } } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "D2_ALBot" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { D2_ALBot } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { D2_ALBot } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/VGA-Camera-2006.fit.smsg " "Info: Generated suppressed messages file D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/VGA-Camera-2006.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "203 " "Info: Allocated 203 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 02 14:12:14 2007 " "Info: Processing ended: Mon Jul 02 14:12:14 2007" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Info: Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 156 04/30/2007 SJ Full Version " "Info: Version 7.1 Build 156 04/30/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 02 14:12:15 2007 " "Info: Processing started: Mon Jul 02 14:12:15 2007" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off VGA-Camera-2006 -c VGA-Camera-2006 " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off VGA-Camera-2006 -c VGA-Camera-2006" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "146 " "Info: Allocated 146 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 02 14:12:22 2007 " "Info: Processing ended: Mon Jul 02 14:12:22 2007" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 156 04/30/2007 SJ Full Version " "Info: Version 7.1 Build 156 04/30/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 02 14:12:23 2007 " "Info: Processing started: Mon Jul 02 14:12:23 2007" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off VGA-Camera-2006 -c VGA-Camera-2006 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off VGA-Camera-2006 -c VGA-Camera-2006 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "altera_internal_jtag~TCKUTAP " "Info: Assuming node \"altera_internal_jtag~TCKUTAP\" is an undefined clock" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "altera_internal_jtag~TCKUTAP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Warning" "WTAN_CLOCK_SETTING_NOT_USED" "accumulateSIGNAL " "Warning: Clock Setting \"accumulateSIGNAL\" is unassigned" {  } {  } 0 0 "Clock Setting \"%1!s!\" is unassigned" 0 0 "" 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "23 " "Warning: Found 23 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "SyncProcessor:inst\|YUV_Cstate\[1\] " "Info: Detected ripple clock \"SyncProcessor:inst\|YUV_Cstate\[1\]\" as buffer" {  } { { "SyncProcessor.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/SyncProcessor.vhd" 169 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SyncProcessor:inst\|YUV_Cstate\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "SyncProcessor:inst\|YUV_Cstate\[0\] " "Info: Detected ripple clock \"SyncProcessor:inst\|YUV_Cstate\[0\]\" as buffer" {  } { { "SyncProcessor.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/SyncProcessor.vhd" 169 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SyncProcessor:inst\|YUV_Cstate\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "SyncProcessor:inst\|YUV_Cstate\[2\] " "Info: Detected ripple clock \"SyncProcessor:inst\|YUV_Cstate\[2\]\" as buffer" {  } { { "SyncProcessor.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/SyncProcessor.vhd" 169 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SyncProcessor:inst\|YUV_Cstate\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "rtl~0 " "Info: Detected gated clock \"rtl~0\" as buffer" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "SlowCounter:inst1\|Ctemp " "Info: Detected ripple clock \"SlowCounter:inst1\|Ctemp\" as buffer" {  } { { "Slowcounter.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/Slowcounter.vhd" 30 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SlowCounter:inst1\|Ctemp" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "debouncer:inst13\|cnt\[1\] " "Info: Detected ripple clock \"debouncer:inst13\|cnt\[1\]\" as buffer" {  } { { "Debouncer.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/Debouncer.vhd" 43 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "debouncer:inst13\|cnt\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "debouncer:inst13\|cnt\[0\] " "Info: Detected ripple clock \"debouncer:inst13\|cnt\[0\]\" as buffer" {  } { { "Debouncer.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/Debouncer.vhd" 43 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "debouncer:inst13\|cnt\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "debouncer:inst13\|cnt\[2\] " "Info: Detected ripple clock \"debouncer:inst13\|cnt\[2\]\" as buffer" {  } { { "Debouncer.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/Debouncer.vhd" 43 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "debouncer:inst13\|cnt\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "rtl~2 " "Info: Detected gated clock \"rtl~2\" as buffer" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "SyncProcessor:inst\|RowCounter\[7\] " "Info: Detected ripple clock \"SyncProcessor:inst\|RowCounter\[7\]\" as buffer" {  } { { "SyncProcessor.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/SyncProcessor.vhd" 114 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SyncProcessor:inst\|RowCounter\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "SyncProcessor:inst\|RowCounter\[5\] " "Info: Detected ripple clock \"SyncProcessor:inst\|RowCounter\[5\]\" as buffer" {  } { { "SyncProcessor.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/SyncProcessor.vhd" 114 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SyncProcessor:inst\|RowCounter\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "SyncProcessor:inst\|RowCounter\[6\] " "Info: Detected ripple clock \"SyncProcessor:inst\|RowCounter\[6\]\" as buffer" {  } { { "SyncProcessor.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/SyncProcessor.vhd" 114 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SyncProcessor:inst\|RowCounter\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "SyncProcessor:inst\|RowCounter\[8\] " "Info: Detected ripple clock \"SyncProcessor:inst\|RowCounter\[8\]\" as buffer" {  } { { "SyncProcessor.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/SyncProcessor.vhd" 114 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SyncProcessor:inst\|RowCounter\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "SyncProcessor:inst\|RowCounter\[1\] " "Info: Detected ripple clock \"SyncProcessor:inst\|RowCounter\[1\]\" as buffer" {  } { { "SyncProcessor.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/SyncProcessor.vhd" 114 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SyncProcessor:inst\|RowCounter\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "SyncProcessor:inst\|RowCounter\[4\] " "Info: Detected ripple clock \"SyncProcessor:inst\|RowCounter\[4\]\" as buffer" {  } { { "SyncProcessor.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/SyncProcessor.vhd" 114 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SyncProcessor:inst\|RowCounter\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "SyncProcessor:inst\|RowCounter\[3\] " "Info: Detected ripple clock \"SyncProcessor:inst\|RowCounter\[3\]\" as buffer" {  } { { "SyncProcessor.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/SyncProcessor.vhd" 114 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SyncProcessor:inst\|RowCounter\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "SyncProcessor:inst\|RowCounter\[2\] " "Info: Detected ripple clock \"SyncProcessor:inst\|RowCounter\[2\]\" as buffer" {  } { { "SyncProcessor.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/SyncProcessor.vhd" 114 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SyncProcessor:inst\|RowCounter\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "debouncer:inst13\|u2 " "Info: Detected ripple clock \"debouncer:inst13\|u2\" as buffer" {  } { { "Debouncer.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/Debouncer.vhd" 32 0 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "debouncer:inst13\|u2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "SyncProcessor:inst\|LessThan0~91 " "Info: Detected gated clock \"SyncProcessor:inst\|LessThan0~91\" as buffer" {  } { { "SyncProcessor.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/SyncProcessor.vhd" 117 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SyncProcessor:inst\|LessThan0~91" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "SyncProcessor:inst\|RowCounter\[0\] " "Info: Detected ripple clock \"SyncProcessor:inst\|RowCounter\[0\]\" as buffer" {  } { { "SyncProcessor.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/SyncProcessor.vhd" 114 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SyncProcessor:inst\|RowCounter\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "SyncProcessor:inst\|Mux1~791 " "Info: Detected gated clock \"SyncProcessor:inst\|Mux1~791\" as buffer" {  } { { "SyncProcessor.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/SyncProcessor.vhd" 127 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SyncProcessor:inst\|Mux1~791" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "debouncer:inst13\|u3 " "Info: Detected ripple clock \"debouncer:inst13\|u3\" as buffer" {  } { { "Debouncer.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/Debouncer.vhd" 33 0 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "debouncer:inst13\|u3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "rtl~1 " "Info: Detected gated clock \"rtl~1\" as buffer" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "D6_1 register SyncProcessor:inst\|u2 register SyncProcessor:inst\|u3 63.999 us " "Info: Slack time is 63.999 us for clock \"D6_1\" between source register \"SyncProcessor:inst\|u2\" and destination register \"SyncProcessor:inst\|u3\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT_RESTRICTED" "405.02 MHz " "Info: Fmax is restricted to 405.02 MHz due to tcl and tch limits" {  } {  } 0 0 "Fmax is restricted to %1!s! due to tcl and tch limits" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "63999.761 ns + Largest register register " "Info: + Largest register to register requirement is 63999.761 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "64000.000 ns + " "Info: + Setup relationship between source and destination is 64000.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 64000.000 ns " "Info: + Latch edge is 64000.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination D6_1 64000.000 ns 0.000 ns  10 " "Info: Clock period of Destination clock \"D6_1\" is 64000.000 ns with  offset of 0.000 ns and duty cycle of 10" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source D6_1 64000.000 ns 0.000 ns  10 " "Info: Clock period of Source clock \"D6_1\" is 64000.000 ns with  offset of 0.000 ns and duty cycle of 10" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Largest " "Info: + Largest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "D6_1 destination 4.609 ns + Shortest register " "Info: + Shortest clock path from clock \"D6_1\" to destination register is 4.609 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.863 ns) 0.863 ns D6_1 1 CLK PIN_132 2 " "Info: 1: + IC(0.000 ns) + CELL(0.863 ns) = 0.863 ns; Loc. = PIN_132; Fanout = 2; CLK Node = 'D6_1'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { D6_1 } "NODE_NAME" } } { "VGA-Camera-2006.bdf" "" { Schematic "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/VGA-Camera-2006.bdf" { { 416 -40 128 432 "D6_1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.317 ns) + CELL(0.000 ns) 3.180 ns D6_1~clkctrl 2 COMB CLKCTRL_G0 75 " "Info: 2: + IC(2.317 ns) + CELL(0.000 ns) = 3.180 ns; Loc. = CLKCTRL_G0; Fanout = 75; COMB Node = 'D6_1~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.317 ns" { D6_1 D6_1~clkctrl } "NODE_NAME" } } { "VGA-Camera-2006.bdf" "" { Schematic "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/VGA-Camera-2006.bdf" { { 416 -40 128 432 "D6_1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.602 ns) 4.609 ns SyncProcessor:inst\|u3 3 REG LCFF_X30_Y11_N31 2 " "Info: 3: + IC(0.827 ns) + CELL(0.602 ns) = 4.609 ns; Loc. = LCFF_X30_Y11_N31; Fanout = 2; REG Node = 'SyncProcessor:inst\|u3'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.429 ns" { D6_1~clkctrl SyncProcessor:inst|u3 } "NODE_NAME" } } { "SyncProcessor.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/SyncProcessor.vhd" 92 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.465 ns ( 31.79 % ) " "Info: Total cell delay = 1.465 ns ( 31.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.144 ns ( 68.21 % ) " "Info: Total interconnect delay = 3.144 ns ( 68.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.609 ns" { D6_1 D6_1~clkctrl SyncProcessor:inst|u3 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "4.609 ns" { D6_1 D6_1~combout D6_1~clkctrl SyncProcessor:inst|u3 } { 0.000ns 0.000ns 2.317ns 0.827ns } { 0.000ns 0.863ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "D6_1 source 4.609 ns - Longest register " "Info: - Longest clock path from clock \"D6_1\" to source register is 4.609 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.863 ns) 0.863 ns D6_1 1 CLK PIN_132 2 " "Info: 1: + IC(0.000 ns) + CELL(0.863 ns) = 0.863 ns; Loc. = PIN_132; Fanout = 2; CLK Node = 'D6_1'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { D6_1 } "NODE_NAME" } } { "VGA-Camera-2006.bdf" "" { Schematic "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/VGA-Camera-2006.bdf" { { 416 -40 128 432 "D6_1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.317 ns) + CELL(0.000 ns) 3.180 ns D6_1~clkctrl 2 COMB CLKCTRL_G0 75 " "Info: 2: + IC(2.317 ns) + CELL(0.000 ns) = 3.180 ns; Loc. = CLKCTRL_G0; Fanout = 75; COMB Node = 'D6_1~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.317 ns" { D6_1 D6_1~clkctrl } "NODE_NAME" } } { "VGA-Camera-2006.bdf" "" { Schematic "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/VGA-Camera-2006.bdf" { { 416 -40 128 432 "D6_1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.602 ns) 4.609 ns SyncProcessor:inst\|u2 3 REG LCFF_X30_Y11_N21 48 " "Info: 3: + IC(0.827 ns) + CELL(0.602 ns) = 4.609 ns; Loc. = LCFF_X30_Y11_N21; Fanout = 48; REG Node = 'SyncProcessor:inst\|u2'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.429 ns" { D6_1~clkctrl SyncProcessor:inst|u2 } "NODE_NAME" } } { "SyncProcessor.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/SyncProcessor.vhd" 91 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.465 ns ( 31.79 % ) " "Info: Total cell delay = 1.465 ns ( 31.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.144 ns ( 68.21 % ) " "Info: Total interconnect delay = 3.144 ns ( 68.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.609 ns" { D6_1 D6_1~clkctrl SyncProcessor:inst|u2 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "4.609 ns" { D6_1 D6_1~combout D6_1~clkctrl SyncProcessor:inst|u2 } { 0.000ns 0.000ns 2.317ns 0.827ns } { 0.000ns 0.863ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.609 ns" { D6_1 D6_1~clkctrl SyncProcessor:inst|u3 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "4.609 ns" { D6_1 D6_1~combout D6_1~clkctrl SyncProcessor:inst|u3 } { 0.000ns 0.000ns 2.317ns 0.827ns } { 0.000ns 0.863ns 0.000ns 0.602ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.609 ns" { D6_1 D6_1~clkctrl SyncProcessor:inst|u2 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "4.609 ns" { D6_1 D6_1~combout D6_1~clkctrl SyncProcessor:inst|u2 } { 0.000ns 0.000ns 2.317ns 0.827ns } { 0.000ns 0.863ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "SyncProcessor.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/SyncProcessor.vhd" 91 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns - " "Info: - Micro setup delay of destination is -0.038 ns" {  } { { "SyncProcessor.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/SyncProcessor.vhd" 92 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.609 ns" { D6_1 D6_1~clkctrl SyncProcessor:inst|u3 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "4.609 ns" { D6_1 D6_1~combout D6_1~clkctrl SyncProcessor:inst|u3 } { 0.000ns 0.000ns 2.317ns 0.827ns } { 0.000ns 0.863ns 0.000ns 0.602ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.609 ns" { D6_1 D6_1~clkctrl SyncProcessor:inst|u2 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "4.609 ns" { D6_1 D6_1~combout D6_1~clkctrl SyncProcessor:inst|u2 } { 0.000ns 0.000ns 2.317ns 0.827ns } { 0.000ns 0.863ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.782 ns - Longest register register " "Info: - Longest register to register delay is 0.782 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SyncProcessor:inst\|u2 1 REG LCFF_X30_Y11_N21 48 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y11_N21; Fanout = 48; REG Node = 'SyncProcessor:inst\|u2'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SyncProcessor:inst|u2 } "NODE_NAME" } } { "SyncProcessor.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/SyncProcessor.vhd" 91 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.369 ns) + CELL(0.413 ns) 0.782 ns SyncProcessor:inst\|u3 2 REG LCFF_X30_Y11_N31 2 " "Info: 2: + IC(0.369 ns) + CELL(0.413 ns) = 0.782 ns; Loc. = LCFF_X30_Y11_N31; Fanout = 2; REG Node = 'SyncProcessor:inst\|u3'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.782 ns" { SyncProcessor:inst|u2 SyncProcessor:inst|u3 } "NODE_NAME" } } { "SyncProcessor.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/SyncProcessor.vhd" 92 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.413 ns ( 52.81 % ) " "Info: Total cell delay = 0.413 ns ( 52.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.369 ns ( 47.19 % ) " "Info: Total interconnect delay = 0.369 ns ( 47.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.782 ns" { SyncProcessor:inst|u2 SyncProcessor:inst|u3 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "0.782 ns" { SyncProcessor:inst|u2 SyncProcessor:inst|u3 } { 0.000ns 0.369ns } { 0.000ns 0.413ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.609 ns" { D6_1 D6_1~clkctrl SyncProcessor:inst|u3 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "4.609 ns" { D6_1 D6_1~combout D6_1~clkctrl SyncProcessor:inst|u3 } { 0.000ns 0.000ns 2.317ns 0.827ns } { 0.000ns 0.863ns 0.000ns 0.602ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.609 ns" { D6_1 D6_1~clkctrl SyncProcessor:inst|u2 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "4.609 ns" { D6_1 D6_1~combout D6_1~clkctrl SyncProcessor:inst|u2 } { 0.000ns 0.000ns 2.317ns 0.827ns } { 0.000ns 0.863ns 0.000ns 0.602ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.782 ns" { SyncProcessor:inst|u2 SyncProcessor:inst|u3 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "0.782 ns" { SyncProcessor:inst|u2 SyncProcessor:inst|u3 } { 0.000ns 0.369ns } { 0.000ns 0.413ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "SyncProcessor:inst\|u4 register ChannelProcessor:inst2\|PIXmean\[4\] register ChannelProcessor:inst2\|PIXFlag 329.993 us " "Info: Slack time is 329.993 us for clock \"SyncProcessor:inst\|u4\" between source register \"ChannelProcessor:inst2\|PIXmean\[4\]\" and destination register \"ChannelProcessor:inst2\|PIXFlag\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "150.81 MHz 6.631 ns " "Info: Fmax is 150.81 MHz (period= 6.631 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "329999.776 ns + Largest register register " "Info: + Largest register to register requirement is 329999.776 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "330000.000 ns + " "Info: + Setup relationship between source and destination is 330000.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 330000.000 ns " "Info: + Latch edge is 330000.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination SyncProcessor:inst\|u4 330000.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"SyncProcessor:inst\|u4\" is 330000.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source SyncProcessor:inst\|u4 330000.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"SyncProcessor:inst\|u4\" is 330000.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.015 ns + Largest " "Info: + Largest clock skew is 0.015 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SyncProcessor:inst\|u4 destination 3.365 ns + Shortest register " "Info: + Shortest clock path from clock \"SyncProcessor:inst\|u4\" to destination register is 3.365 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SyncProcessor:inst\|u4 1 CLK LCFF_X17_Y9_N13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y9_N13; Fanout = 2; CLK Node = 'SyncProcessor:inst\|u4'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SyncProcessor:inst|u4 } "NODE_NAME" } } { "SyncProcessor.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/SyncProcessor.vhd" 96 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.905 ns) + CELL(0.000 ns) 1.905 ns SyncProcessor:inst\|u4~clkctrl 2 COMB CLKCTRL_G6 42 " "Info: 2: + IC(1.905 ns) + CELL(0.000 ns) = 1.905 ns; Loc. = CLKCTRL_G6; Fanout = 42; COMB Node = 'SyncProcessor:inst\|u4~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.905 ns" { SyncProcessor:inst|u4 SyncProcessor:inst|u4~clkctrl } "NODE_NAME" } } { "SyncProcessor.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/SyncProcessor.vhd" 96 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.858 ns) + CELL(0.602 ns) 3.365 ns ChannelProcessor:inst2\|PIXFlag 3 REG LCFF_X12_Y4_N25 1 " "Info: 3: + IC(0.858 ns) + CELL(0.602 ns) = 3.365 ns; Loc. = LCFF_X12_Y4_N25; Fanout = 1; REG Node = 'ChannelProcessor:inst2\|PIXFlag'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.460 ns" { SyncProcessor:inst|u4~clkctrl ChannelProcessor:inst2|PIXFlag } "NODE_NAME" } } { "ChannelProcessor.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/ChannelProcessor.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 17.89 % ) " "Info: Total cell delay = 0.602 ns ( 17.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.763 ns ( 82.11 % ) " "Info: Total interconnect delay = 2.763 ns ( 82.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.365 ns" { SyncProcessor:inst|u4 SyncProcessor:inst|u4~clkctrl ChannelProcessor:inst2|PIXFlag } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.365 ns" { SyncProcessor:inst|u4 SyncProcessor:inst|u4~clkctrl ChannelProcessor:inst2|PIXFlag } { 0.000ns 1.905ns 0.858ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SyncProcessor:inst\|u4 source 3.350 ns - Longest register " "Info: - Longest clock path from clock \"SyncProcessor:inst\|u4\" to source register is 3.350 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SyncProcessor:inst\|u4 1 CLK LCFF_X17_Y9_N13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y9_N13; Fanout = 2; CLK Node = 'SyncProcessor:inst\|u4'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SyncProcessor:inst|u4 } "NODE_NAME" } } { "SyncProcessor.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/SyncProcessor.vhd" 96 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.905 ns) + CELL(0.000 ns) 1.905 ns SyncProcessor:inst\|u4~clkctrl 2 COMB CLKCTRL_G6 42 " "Info: 2: + IC(1.905 ns) + CELL(0.000 ns) = 1.905 ns; Loc. = CLKCTRL_G6; Fanout = 42; COMB Node = 'SyncProcessor:inst\|u4~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.905 ns" { SyncProcessor:inst|u4 SyncProcessor:inst|u4~clkctrl } "NODE_NAME" } } { "SyncProcessor.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/SyncProcessor.vhd" 96 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.843 ns) + CELL(0.602 ns) 3.350 ns ChannelProcessor:inst2\|PIXmean\[4\] 3 REG LCFF_X16_Y7_N19 4 " "Info: 3: + IC(0.843 ns) + CELL(0.602 ns) = 3.350 ns; Loc. = LCFF_X16_Y7_N19; Fanout = 4; REG Node = 'ChannelProcessor:inst2\|PIXmean\[4\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.445 ns" { SyncProcessor:inst|u4~clkctrl ChannelProcessor:inst2|PIXmean[4] } "NODE_NAME" } } { "ChannelProcessor.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/ChannelProcessor.vhd" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 17.97 % ) " "Info: Total cell delay = 0.602 ns ( 17.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.748 ns ( 82.03 % ) " "Info: Total interconnect delay = 2.748 ns ( 82.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.350 ns" { SyncProcessor:inst|u4 SyncProcessor:inst|u4~clkctrl ChannelProcessor:inst2|PIXmean[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.350 ns" { SyncProcessor:inst|u4 SyncProcessor:inst|u4~clkctrl ChannelProcessor:inst2|PIXmean[4] } { 0.000ns 1.905ns 0.843ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.365 ns" { SyncProcessor:inst|u4 SyncProcessor:inst|u4~clkctrl ChannelProcessor:inst2|PIXFlag } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.365 ns" { SyncProcessor:inst|u4 SyncProcessor:inst|u4~clkctrl ChannelProcessor:inst2|PIXFlag } { 0.000ns 1.905ns 0.858ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.350 ns" { SyncProcessor:inst|u4 SyncProcessor:inst|u4~clkctrl ChannelProcessor:inst2|PIXmean[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.350 ns" { SyncProcessor:inst|u4 SyncProcessor:inst|u4~clkctrl ChannelProcessor:inst2|PIXmean[4] } { 0.000ns 1.905ns 0.843ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "ChannelProcessor.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/ChannelProcessor.vhd" 114 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns - " "Info: - Micro setup delay of destination is -0.038 ns" {  } { { "ChannelProcessor.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/ChannelProcessor.vhd" 63 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.365 ns" { SyncProcessor:inst|u4 SyncProcessor:inst|u4~clkctrl ChannelProcessor:inst2|PIXFlag } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.365 ns" { SyncProcessor:inst|u4 SyncProcessor:inst|u4~clkctrl ChannelProcessor:inst2|PIXFlag } { 0.000ns 1.905ns 0.858ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.350 ns" { SyncProcessor:inst|u4 SyncProcessor:inst|u4~clkctrl ChannelProcessor:inst2|PIXmean[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.350 ns" { SyncProcessor:inst|u4 SyncProcessor:inst|u4~clkctrl ChannelProcessor:inst2|PIXmean[4] } { 0.000ns 1.905ns 0.843ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.407 ns - Longest register register " "Info: - Longest register to register delay is 6.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ChannelProcessor:inst2\|PIXmean\[4\] 1 REG LCFF_X16_Y7_N19 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X16_Y7_N19; Fanout = 4; REG Node = 'ChannelProcessor:inst2\|PIXmean\[4\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ChannelProcessor:inst2|PIXmean[4] } "NODE_NAME" } } { "ChannelProcessor.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/ChannelProcessor.vhd" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.515 ns) + CELL(0.495 ns) 2.010 ns ChannelProcessor:inst2\|Add5~132 2 COMB LCCOMB_X13_Y5_N16 2 " "Info: 2: + IC(1.515 ns) + CELL(0.495 ns) = 2.010 ns; Loc. = LCCOMB_X13_Y5_N16; Fanout = 2; COMB Node = 'ChannelProcessor:inst2\|Add5~132'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.010 ns" { ChannelProcessor:inst2|PIXmean[4] ChannelProcessor:inst2|Add5~132 } "NODE_NAME" } } { "ChannelProcessor.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/ChannelProcessor.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.090 ns ChannelProcessor:inst2\|Add5~134 3 COMB LCCOMB_X13_Y5_N18 2 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 2.090 ns; Loc. = LCCOMB_X13_Y5_N18; Fanout = 2; COMB Node = 'ChannelProcessor:inst2\|Add5~134'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ChannelProcessor:inst2|Add5~132 ChannelProcessor:inst2|Add5~134 } "NODE_NAME" } } { "ChannelProcessor.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/ChannelProcessor.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 2.548 ns ChannelProcessor:inst2\|Add5~135 4 COMB LCCOMB_X13_Y5_N20 1 " "Info: 4: + IC(0.000 ns) + CELL(0.458 ns) = 2.548 ns; Loc. = LCCOMB_X13_Y5_N20; Fanout = 1; COMB Node = 'ChannelProcessor:inst2\|Add5~135'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { ChannelProcessor:inst2|Add5~134 ChannelProcessor:inst2|Add5~135 } "NODE_NAME" } } { "ChannelProcessor.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/ChannelProcessor.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.205 ns) + CELL(0.517 ns) 4.270 ns ChannelProcessor:inst2\|LessThan1~160 5 COMB LCCOMB_X12_Y3_N18 1 " "Info: 5: + IC(1.205 ns) + CELL(0.517 ns) = 4.270 ns; Loc. = LCCOMB_X12_Y3_N18; Fanout = 1; COMB Node = 'ChannelProcessor:inst2\|LessThan1~160'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.722 ns" { ChannelProcessor:inst2|Add5~135 ChannelProcessor:inst2|LessThan1~160 } "NODE_NAME" } } { "ChannelProcessor.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/ChannelProcessor.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.350 ns ChannelProcessor:inst2\|LessThan1~162 6 COMB LCCOMB_X12_Y3_N20 1 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 4.350 ns; Loc. = LCCOMB_X12_Y3_N20; Fanout = 1; COMB Node = 'ChannelProcessor:inst2\|LessThan1~162'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ChannelProcessor:inst2|LessThan1~160 ChannelProcessor:inst2|LessThan1~162 } "NODE_NAME" } } { "ChannelProcessor.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/ChannelProcessor.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.430 ns ChannelProcessor:inst2\|LessThan1~164 7 COMB LCCOMB_X12_Y3_N22 1 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 4.430 ns; Loc. = LCCOMB_X12_Y3_N22; Fanout = 1; COMB Node = 'ChannelProcessor:inst2\|LessThan1~164'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ChannelProcessor:inst2|LessThan1~162 ChannelProcessor:inst2|LessThan1~164 } "NODE_NAME" } } { "ChannelProcessor.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/ChannelProcessor.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 4.888 ns ChannelProcessor:inst2\|LessThan1~165 8 COMB LCCOMB_X12_Y3_N24 1 " "Info: 8: + IC(0.000 ns) + CELL(0.458 ns) = 4.888 ns; Loc. = LCCOMB_X12_Y3_N24; Fanout = 1; COMB Node = 'ChannelProcessor:inst2\|LessThan1~165'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { ChannelProcessor:inst2|LessThan1~164 ChannelProcessor:inst2|LessThan1~165 } "NODE_NAME" } } { "ChannelProcessor.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/ChannelProcessor.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.878 ns) + CELL(0.545 ns) 6.311 ns ChannelProcessor:inst2\|TESTcalculate~20 9 COMB LCCOMB_X12_Y4_N24 1 " "Info: 9: + IC(0.878 ns) + CELL(0.545 ns) = 6.311 ns; Loc. = LCCOMB_X12_Y4_N24; Fanout = 1; COMB Node = 'ChannelProcessor:inst2\|TESTcalculate~20'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.423 ns" { ChannelProcessor:inst2|LessThan1~165 ChannelProcessor:inst2|TESTcalculate~20 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 6.407 ns ChannelProcessor:inst2\|PIXFlag 10 REG LCFF_X12_Y4_N25 1 " "Info: 10: + IC(0.000 ns) + CELL(0.096 ns) = 6.407 ns; Loc. = LCFF_X12_Y4_N25; Fanout = 1; REG Node = 'ChannelProcessor:inst2\|PIXFlag'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { ChannelProcessor:inst2|TESTcalculate~20 ChannelProcessor:inst2|PIXFlag } "NODE_NAME" } } { "ChannelProcessor.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/ChannelProcessor.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.809 ns ( 43.84 % ) " "Info: Total cell delay = 2.809 ns ( 43.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.598 ns ( 56.16 % ) " "Info: Total interconnect delay = 3.598 ns ( 56.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.407 ns" { ChannelProcessor:inst2|PIXmean[4] ChannelProcessor:inst2|Add5~132 ChannelProcessor:inst2|Add5~134 ChannelProcessor:inst2|Add5~135 ChannelProcessor:inst2|LessThan1~160 ChannelProcessor:inst2|LessThan1~162 ChannelProcessor:inst2|LessThan1~164 ChannelProcessor:inst2|LessThan1~165 ChannelProcessor:inst2|TESTcalculate~20 ChannelProcessor:inst2|PIXFlag } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "6.407 ns" { ChannelProcessor:inst2|PIXmean[4] ChannelProcessor:inst2|Add5~132 ChannelProcessor:inst2|Add5~134 ChannelProcessor:inst2|Add5~135 ChannelProcessor:inst2|LessThan1~160 ChannelProcessor:inst2|LessThan1~162 ChannelProcessor:inst2|LessThan1~164 ChannelProcessor:inst2|LessThan1~165 ChannelProcessor:inst2|TESTcalculate~20 ChannelProcessor:inst2|PIXFlag } { 0.000ns 1.515ns 0.000ns 0.000ns 1.205ns 0.000ns 0.000ns 0.000ns 0.878ns 0.000ns } { 0.000ns 0.495ns 0.080ns 0.458ns 0.517ns 0.080ns 0.080ns 0.458ns 0.545ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.365 ns" { SyncProcessor:inst|u4 SyncProcessor:inst|u4~clkctrl ChannelProcessor:inst2|PIXFlag } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.365 ns" { SyncProcessor:inst|u4 SyncProcessor:inst|u4~clkctrl ChannelProcessor:inst2|PIXFlag } { 0.000ns 1.905ns 0.858ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.350 ns" { SyncProcessor:inst|u4 SyncProcessor:inst|u4~clkctrl ChannelProcessor:inst2|PIXmean[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.350 ns" { SyncProcessor:inst|u4 SyncProcessor:inst|u4~clkctrl ChannelProcessor:inst2|PIXmean[4] } { 0.000ns 1.905ns 0.843ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.407 ns" { ChannelProcessor:inst2|PIXmean[4] ChannelProcessor:inst2|Add5~132 ChannelProcessor:inst2|Add5~134 ChannelProcessor:inst2|Add5~135 ChannelProcessor:inst2|LessThan1~160 ChannelProcessor:inst2|LessThan1~162 ChannelProcessor:inst2|LessThan1~164 ChannelProcessor:inst2|LessThan1~165 ChannelProcessor:inst2|TESTcalculate~20 ChannelProcessor:inst2|PIXFlag } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "6.407 ns" { ChannelProcessor:inst2|PIXmean[4] ChannelProcessor:inst2|Add5~132 ChannelProcessor:inst2|Add5~134 ChannelProcessor:inst2|Add5~135 ChannelProcessor:inst2|LessThan1~160 ChannelProcessor:inst2|LessThan1~162 ChannelProcessor:inst2|LessThan1~164 ChannelProcessor:inst2|LessThan1~165 ChannelProcessor:inst2|TESTcalculate~20 ChannelProcessor:inst2|PIXFlag } { 0.000ns 1.515ns 0.000ns 0.000ns 1.205ns 0.000ns 0.000ns 0.000ns 0.878ns 0.000ns } { 0.000ns 0.495ns 0.080ns 0.458ns 0.517ns 0.080ns 0.080ns 0.458ns 0.545ns 0.096ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "D7_1 register SyncProcessor:inst\|RowCounter\[0\] register SyncProcessor:inst\|RowCounter\[4\] 63.983 us " "Info: Slack time is 63.983 us for clock \"D7_1\" between source register \"SyncProcessor:inst\|RowCounter\[0\]\" and destination register \"SyncProcessor:inst\|RowCounter\[4\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "234.69 MHz 4.261 ns " "Info: Fmax is 234.69 MHz (period= 4.261 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "63987.475 ns + Largest register register " "Info: + Largest register to register requirement is 63987.475 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "63987.714 ns + " "Info: + Setup relationship between source and destination is 63987.714 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 63987.714 ns " "Info: + Latch edge is 63987.714 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination D7_1 63987.714 ns 0.000 ns  20 " "Info: Clock period of Destination clock \"D7_1\" is 63987.714 ns with  offset of 0.000 ns and duty cycle of 20" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source D7_1 63987.714 ns 0.000 ns  20 " "Info: Clock period of Source clock \"D7_1\" is 63987.714 ns with  offset of 0.000 ns and duty cycle of 20" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Largest " "Info: + Largest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "D7_1 destination 4.464 ns + Shortest register " "Info: + Shortest clock path from clock \"D7_1\" to destination register is 4.464 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.863 ns) 0.863 ns D7_1 1 CLK PIN_126 2 " "Info: 1: + IC(0.000 ns) + CELL(0.863 ns) = 0.863 ns; Loc. = PIN_126; Fanout = 2; CLK Node = 'D7_1'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { D7_1 } "NODE_NAME" } } { "VGA-Camera-2006.bdf" "" { Schematic "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/VGA-Camera-2006.bdf" { { 448 -40 128 464 "D7_1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.186 ns) + CELL(0.000 ns) 3.049 ns D7_1~clkctrl 2 COMB CLKCTRL_G5 33 " "Info: 2: + IC(2.186 ns) + CELL(0.000 ns) = 3.049 ns; Loc. = CLKCTRL_G5; Fanout = 33; COMB Node = 'D7_1~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.186 ns" { D7_1 D7_1~clkctrl } "NODE_NAME" } } { "VGA-Camera-2006.bdf" "" { Schematic "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/VGA-Camera-2006.bdf" { { 448 -40 128 464 "D7_1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.813 ns) + CELL(0.602 ns) 4.464 ns SyncProcessor:inst\|RowCounter\[4\] 3 REG LCFF_X17_Y9_N29 5 " "Info: 3: + IC(0.813 ns) + CELL(0.602 ns) = 4.464 ns; Loc. = LCFF_X17_Y9_N29; Fanout = 5; REG Node = 'SyncProcessor:inst\|RowCounter\[4\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.415 ns" { D7_1~clkctrl SyncProcessor:inst|RowCounter[4] } "NODE_NAME" } } { "SyncProcessor.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/SyncProcessor.vhd" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.465 ns ( 32.82 % ) " "Info: Total cell delay = 1.465 ns ( 32.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.999 ns ( 67.18 % ) " "Info: Total interconnect delay = 2.999 ns ( 67.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.464 ns" { D7_1 D7_1~clkctrl SyncProcessor:inst|RowCounter[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "4.464 ns" { D7_1 D7_1~combout D7_1~clkctrl SyncProcessor:inst|RowCounter[4] } { 0.000ns 0.000ns 2.186ns 0.813ns } { 0.000ns 0.863ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "D7_1 source 4.464 ns - Longest register " "Info: - Longest clock path from clock \"D7_1\" to source register is 4.464 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.863 ns) 0.863 ns D7_1 1 CLK PIN_126 2 " "Info: 1: + IC(0.000 ns) + CELL(0.863 ns) = 0.863 ns; Loc. = PIN_126; Fanout = 2; CLK Node = 'D7_1'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { D7_1 } "NODE_NAME" } } { "VGA-Camera-2006.bdf" "" { Schematic "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/VGA-Camera-2006.bdf" { { 448 -40 128 464 "D7_1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.186 ns) + CELL(0.000 ns) 3.049 ns D7_1~clkctrl 2 COMB CLKCTRL_G5 33 " "Info: 2: + IC(2.186 ns) + CELL(0.000 ns) = 3.049 ns; Loc. = CLKCTRL_G5; Fanout = 33; COMB Node = 'D7_1~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.186 ns" { D7_1 D7_1~clkctrl } "NODE_NAME" } } { "VGA-Camera-2006.bdf" "" { Schematic "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/VGA-Camera-2006.bdf" { { 448 -40 128 464 "D7_1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.813 ns) + CELL(0.602 ns) 4.464 ns SyncProcessor:inst\|RowCounter\[0\] 3 REG LCFF_X17_Y9_N23 5 " "Info: 3: + IC(0.813 ns) + CELL(0.602 ns) = 4.464 ns; Loc. = LCFF_X17_Y9_N23; Fanout = 5; REG Node = 'SyncProcessor:inst\|RowCounter\[0\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.415 ns" { D7_1~clkctrl SyncProcessor:inst|RowCounter[0] } "NODE_NAME" } } { "SyncProcessor.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/SyncProcessor.vhd" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.465 ns ( 32.82 % ) " "Info: Total cell delay = 1.465 ns ( 32.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.999 ns ( 67.18 % ) " "Info: Total interconnect delay = 2.999 ns ( 67.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.464 ns" { D7_1 D7_1~clkctrl SyncProcessor:inst|RowCounter[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "4.464 ns" { D7_1 D7_1~combout D7_1~clkctrl SyncProcessor:inst|RowCounter[0] } { 0.000ns 0.000ns 2.186ns 0.813ns } { 0.000ns 0.863ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.464 ns" { D7_1 D7_1~clkctrl SyncProcessor:inst|RowCounter[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "4.464 ns" { D7_1 D7_1~combout D7_1~clkctrl SyncProcessor:inst|RowCounter[4] } { 0.000ns 0.000ns 2.186ns 0.813ns } { 0.000ns 0.863ns 0.000ns 0.602ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.464 ns" { D7_1 D7_1~clkctrl SyncProcessor:inst|RowCounter[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "4.464 ns" { D7_1 D7_1~combout D7_1~clkctrl SyncProcessor:inst|RowCounter[0] } { 0.000ns 0.000ns 2.186ns 0.813ns } { 0.000ns 0.863ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "SyncProcessor.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/SyncProcessor.vhd" 114 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns - " "Info: - Micro setup delay of destination is -0.038 ns" {  } { { "SyncProcessor.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/SyncProcessor.vhd" 114 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.464 ns" { D7_1 D7_1~clkctrl SyncProcessor:inst|RowCounter[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "4.464 ns" { D7_1 D7_1~combout D7_1~clkctrl SyncProcessor:inst|RowCounter[4] } { 0.000ns 0.000ns 2.186ns 0.813ns } { 0.000ns 0.863ns 0.000ns 0.602ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.464 ns" { D7_1 D7_1~clkctrl SyncProcessor:inst|RowCounter[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "4.464 ns" { D7_1 D7_1~combout D7_1~clkctrl SyncProcessor:inst|RowCounter[0] } { 0.000ns 0.000ns 2.186ns 0.813ns } { 0.000ns 0.863ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.022 ns - Longest register register " "Info: - Longest register to register delay is 4.022 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SyncProcessor:inst\|RowCounter\[0\] 1 REG LCFF_X17_Y9_N23 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y9_N23; Fanout = 5; REG Node = 'SyncProcessor:inst\|RowCounter\[0\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SyncProcessor:inst|RowCounter[0] } "NODE_NAME" } } { "SyncProcessor.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/SyncProcessor.vhd" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.621 ns) + CELL(0.495 ns) 1.116 ns SyncProcessor:inst\|RowCounter\[0\]~227 2 COMB LCCOMB_X16_Y9_N10 2 " "Info: 2: + IC(0.621 ns) + CELL(0.495 ns) = 1.116 ns; Loc. = LCCOMB_X16_Y9_N10; Fanout = 2; COMB Node = 'SyncProcessor:inst\|RowCounter\[0\]~227'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.116 ns" { SyncProcessor:inst|RowCounter[0] SyncProcessor:inst|RowCounter[0]~227 } "NODE_NAME" } } { "SyncProcessor.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/SyncProcessor.vhd" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.196 ns SyncProcessor:inst\|RowCounter\[1\]~228 3 COMB LCCOMB_X16_Y9_N12 2 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 1.196 ns; Loc. = LCCOMB_X16_Y9_N12; Fanout = 2; COMB Node = 'SyncProcessor:inst\|RowCounter\[1\]~228'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { SyncProcessor:inst|RowCounter[0]~227 SyncProcessor:inst|RowCounter[1]~228 } "NODE_NAME" } } { "SyncProcessor.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/SyncProcessor.vhd" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 1.370 ns SyncProcessor:inst\|RowCounter\[2\]~229 4 COMB LCCOMB_X16_Y9_N14 2 " "Info: 4: + IC(0.000 ns) + CELL(0.174 ns) = 1.370 ns; Loc. = LCCOMB_X16_Y9_N14; Fanout = 2; COMB Node = 'SyncProcessor:inst\|RowCounter\[2\]~229'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { SyncProcessor:inst|RowCounter[1]~228 SyncProcessor:inst|RowCounter[2]~229 } "NODE_NAME" } } { "SyncProcessor.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/SyncProcessor.vhd" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.450 ns SyncProcessor:inst\|RowCounter\[3\]~230 5 COMB LCCOMB_X16_Y9_N16 2 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 1.450 ns; Loc. = LCCOMB_X16_Y9_N16; Fanout = 2; COMB Node = 'SyncProcessor:inst\|RowCounter\[3\]~230'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { SyncProcessor:inst|RowCounter[2]~229 SyncProcessor:inst|RowCounter[3]~230 } "NODE_NAME" } } { "SyncProcessor.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/SyncProcessor.vhd" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 1.908 ns SyncProcessor:inst\|RowCounter\[4\]~77 6 COMB LCCOMB_X16_Y9_N18 1 " "Info: 6: + IC(0.000 ns) + CELL(0.458 ns) = 1.908 ns; Loc. = LCCOMB_X16_Y9_N18; Fanout = 1; COMB Node = 'SyncProcessor:inst\|RowCounter\[4\]~77'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { SyncProcessor:inst|RowCounter[3]~230 SyncProcessor:inst|RowCounter[4]~77 } "NODE_NAME" } } { "SyncProcessor.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/SyncProcessor.vhd" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.701 ns) + CELL(0.413 ns) 4.022 ns SyncProcessor:inst\|RowCounter\[4\] 7 REG LCFF_X17_Y9_N29 5 " "Info: 7: + IC(1.701 ns) + CELL(0.413 ns) = 4.022 ns; Loc. = LCFF_X17_Y9_N29; Fanout = 5; REG Node = 'SyncProcessor:inst\|RowCounter\[4\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.114 ns" { SyncProcessor:inst|RowCounter[4]~77 SyncProcessor:inst|RowCounter[4] } "NODE_NAME" } } { "SyncProcessor.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/SyncProcessor.vhd" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.700 ns ( 42.27 % ) " "Info: Total cell delay = 1.700 ns ( 42.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.322 ns ( 57.73 % ) " "Info: Total interconnect delay = 2.322 ns ( 57.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.022 ns" { SyncProcessor:inst|RowCounter[0] SyncProcessor:inst|RowCounter[0]~227 SyncProcessor:inst|RowCounter[1]~228 SyncProcessor:inst|RowCounter[2]~229 SyncProcessor:inst|RowCounter[3]~230 SyncProcessor:inst|RowCounter[4]~77 SyncProcessor:inst|RowCounter[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "4.022 ns" { SyncProcessor:inst|RowCounter[0] SyncProcessor:inst|RowCounter[0]~227 SyncProcessor:inst|RowCounter[1]~228 SyncProcessor:inst|RowCounter[2]~229 SyncProcessor:inst|RowCounter[3]~230 SyncProcessor:inst|RowCounter[4]~77 SyncProcessor:inst|RowCounter[4] } { 0.000ns 0.621ns 0.000ns 0.000ns 0.000ns 0.000ns 1.701ns } { 0.000ns 0.495ns 0.080ns 0.174ns 0.080ns 0.458ns 0.413ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.464 ns" { D7_1 D7_1~clkctrl SyncProcessor:inst|RowCounter[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "4.464 ns" { D7_1 D7_1~combout D7_1~clkctrl SyncProcessor:inst|RowCounter[4] } { 0.000ns 0.000ns 2.186ns 0.813ns } { 0.000ns 0.863ns 0.000ns 0.602ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.464 ns" { D7_1 D7_1~clkctrl SyncProcessor:inst|RowCounter[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "4.464 ns" { D7_1 D7_1~combout D7_1~clkctrl SyncProcessor:inst|RowCounter[0] } { 0.000ns 0.000ns 2.186ns 0.813ns } { 0.000ns 0.863ns 0.000ns 0.602ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.022 ns" { SyncProcessor:inst|RowCounter[0] SyncProcessor:inst|RowCounter[0]~227 SyncProcessor:inst|RowCounter[1]~228 SyncProcessor:inst|RowCounter[2]~229 SyncProcessor:inst|RowCounter[3]~230 SyncProcessor:inst|RowCounter[4]~77 SyncProcessor:inst|RowCounter[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "4.022 ns" { SyncProcessor:inst|RowCounter[0] SyncProcessor:inst|RowCounter[0]~227 SyncProcessor:inst|RowCounter[1]~228 SyncProcessor:inst|RowCounter[2]~229 SyncProcessor:inst|RowCounter[3]~230 SyncProcessor:inst|RowCounter[4]~77 SyncProcessor:inst|RowCounter[4] } { 0.000ns 0.621ns 0.000ns 0.000ns 0.000ns 0.000ns 1.701ns } { 0.000ns 0.495ns 0.080ns 0.174ns 0.080ns 0.458ns 0.413ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "D7_2 register SyncProcessor:inst\|ColumnCounter\[4\] register ChannelProcessor:inst10\|PIXaccumTEST\[0\] 19.308 ns " "Info: Slack time is 19.308 ns for clock \"D7_2\" between source register \"SyncProcessor:inst\|ColumnCounter\[4\]\" and destination register \"ChannelProcessor:inst10\|PIXaccumTEST\[0\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "327.87 MHz 3.05 ns " "Info: Fmax is 327.87 MHz (period= 3.05 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "24.452 ns + Largest register register " "Info: + Largest register to register requirement is 24.452 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "20.833 ns + " "Info: + Setup relationship between source and destination is 20.833 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 20.833 ns " "Info: + Latch edge is 20.833 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination D7_2 41.666 ns 20.833 ns inverted 50 " "Info: Clock period of Destination clock \"D7_2\" is 41.666 ns with inverted offset of 20.833 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source D7_2 41.666 ns 0.000 ns  50 " "Info: Clock period of Source clock \"D7_2\" is 41.666 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.858 ns + Largest " "Info: + Largest clock skew is 3.858 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "D7_2 destination 8.353 ns + Shortest register " "Info: + Shortest clock path from clock \"D7_2\" to destination register is 8.353 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.863 ns) 0.863 ns D7_2 1 CLK PIN_125 1 " "Info: 1: + IC(0.000 ns) + CELL(0.863 ns) = 0.863 ns; Loc. = PIN_125; Fanout = 1; CLK Node = 'D7_2'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { D7_2 } "NODE_NAME" } } { "VGA-Camera-2006.bdf" "" { Schematic "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/VGA-Camera-2006.bdf" { { 376 -40 128 392 "D7_2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.206 ns) + CELL(0.000 ns) 3.069 ns D7_2~clkctrl 2 COMB CLKCTRL_G7 202 " "Info: 2: + IC(2.206 ns) + CELL(0.000 ns) = 3.069 ns; Loc. = CLKCTRL_G7; Fanout = 202; COMB Node = 'D7_2~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.206 ns" { D7_2 D7_2~clkctrl } "NODE_NAME" } } { "VGA-Camera-2006.bdf" "" { Schematic "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/VGA-Camera-2006.bdf" { { 376 -40 128 392 "D7_2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.828 ns) + CELL(0.879 ns) 4.776 ns SyncProcessor:inst\|YUV_Cstate\[1\] 3 REG LCFF_X8_Y13_N19 5 " "Info: 3: + IC(0.828 ns) + CELL(0.879 ns) = 4.776 ns; Loc. = LCFF_X8_Y13_N19; Fanout = 5; REG Node = 'SyncProcessor:inst\|YUV_Cstate\[1\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.707 ns" { D7_2~clkctrl SyncProcessor:inst|YUV_Cstate[1] } "NODE_NAME" } } { "SyncProcessor.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/SyncProcessor.vhd" 169 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.384 ns) + CELL(0.177 ns) 5.337 ns rtl~0 4 COMB LCCOMB_X8_Y13_N10 10 " "Info: 4: + IC(0.384 ns) + CELL(0.177 ns) = 5.337 ns; Loc. = LCCOMB_X8_Y13_N10; Fanout = 10; COMB Node = 'rtl~0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.561 ns" { SyncProcessor:inst|YUV_Cstate[1] rtl~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.562 ns) + CELL(0.000 ns) 6.899 ns rtl~0clkctrl 5 COMB CLKCTRL_G1 120 " "Info: 5: + IC(1.562 ns) + CELL(0.000 ns) = 6.899 ns; Loc. = CLKCTRL_G1; Fanout = 120; COMB Node = 'rtl~0clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.562 ns" { rtl~0 rtl~0clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.852 ns) + CELL(0.602 ns) 8.353 ns ChannelProcessor:inst10\|PIXaccumTEST\[0\] 6 REG LCFF_X15_Y14_N13 3 " "Info: 6: + IC(0.852 ns) + CELL(0.602 ns) = 8.353 ns; Loc. = LCFF_X15_Y14_N13; Fanout = 3; REG Node = 'ChannelProcessor:inst10\|PIXaccumTEST\[0\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.454 ns" { rtl~0clkctrl ChannelProcessor:inst10|PIXaccumTEST[0] } "NODE_NAME" } } { "ChannelProcessor.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/ChannelProcessor.vhd" 124 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.521 ns ( 30.18 % ) " "Info: Total cell delay = 2.521 ns ( 30.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.832 ns ( 69.82 % ) " "Info: Total interconnect delay = 5.832 ns ( 69.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "8.353 ns" { D7_2 D7_2~clkctrl SyncProcessor:inst|YUV_Cstate[1] rtl~0 rtl~0clkctrl ChannelProcessor:inst10|PIXaccumTEST[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "8.353 ns" { D7_2 D7_2~combout D7_2~clkctrl SyncProcessor:inst|YUV_Cstate[1] rtl~0 rtl~0clkctrl ChannelProcessor:inst10|PIXaccumTEST[0] } { 0.000ns 0.000ns 2.206ns 0.828ns 0.384ns 1.562ns 0.852ns } { 0.000ns 0.863ns 0.000ns 0.879ns 0.177ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "D7_2 source 4.495 ns - Longest register " "Info: - Longest clock path from clock \"D7_2\" to source register is 4.495 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.863 ns) 0.863 ns D7_2 1 CLK PIN_125 1 " "Info: 1: + IC(0.000 ns) + CELL(0.863 ns) = 0.863 ns; Loc. = PIN_125; Fanout = 1; CLK Node = 'D7_2'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { D7_2 } "NODE_NAME" } } { "VGA-Camera-2006.bdf" "" { Schematic "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/VGA-Camera-2006.bdf" { { 376 -40 128 392 "D7_2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.206 ns) + CELL(0.000 ns) 3.069 ns D7_2~clkctrl 2 COMB CLKCTRL_G7 202 " "Info: 2: + IC(2.206 ns) + CELL(0.000 ns) = 3.069 ns; Loc. = CLKCTRL_G7; Fanout = 202; COMB Node = 'D7_2~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.206 ns" { D7_2 D7_2~clkctrl } "NODE_NAME" } } { "VGA-Camera-2006.bdf" "" { Schematic "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/VGA-Camera-2006.bdf" { { 376 -40 128 392 "D7_2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.824 ns) + CELL(0.602 ns) 4.495 ns SyncProcessor:inst\|ColumnCounter\[4\] 3 REG LCFF_X12_Y11_N11 4 " "Info: 3: + IC(0.824 ns) + CELL(0.602 ns) = 4.495 ns; Loc. = LCFF_X12_Y11_N11; Fanout = 4; REG Node = 'SyncProcessor:inst\|ColumnCounter\[4\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.426 ns" { D7_2~clkctrl SyncProcessor:inst|ColumnCounter[4] } "NODE_NAME" } } { "SyncProcessor.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/SyncProcessor.vhd" 103 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.465 ns ( 32.59 % ) " "Info: Total cell delay = 1.465 ns ( 32.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.030 ns ( 67.41 % ) " "Info: Total interconnect delay = 3.030 ns ( 67.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.495 ns" { D7_2 D7_2~clkctrl SyncProcessor:inst|ColumnCounter[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "4.495 ns" { D7_2 D7_2~combout D7_2~clkctrl SyncProcessor:inst|ColumnCounter[4] } { 0.000ns 0.000ns 2.206ns 0.824ns } { 0.000ns 0.863ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "8.353 ns" { D7_2 D7_2~clkctrl SyncProcessor:inst|YUV_Cstate[1] rtl~0 rtl~0clkctrl ChannelProcessor:inst10|PIXaccumTEST[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "8.353 ns" { D7_2 D7_2~combout D7_2~clkctrl SyncProcessor:inst|YUV_Cstate[1] rtl~0 rtl~0clkctrl ChannelProcessor:inst10|PIXaccumTEST[0] } { 0.000ns 0.000ns 2.206ns 0.828ns 0.384ns 1.562ns 0.852ns } { 0.000ns 0.863ns 0.000ns 0.879ns 0.177ns 0.000ns 0.602ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.495 ns" { D7_2 D7_2~clkctrl SyncProcessor:inst|ColumnCounter[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "4.495 ns" { D7_2 D7_2~combout D7_2~clkctrl SyncProcessor:inst|ColumnCounter[4] } { 0.000ns 0.000ns 2.206ns 0.824ns } { 0.000ns 0.863ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "SyncProcessor.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/SyncProcessor.vhd" 103 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns - " "Info: - Micro setup delay of destination is -0.038 ns" {  } { { "ChannelProcessor.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/ChannelProcessor.vhd" 124 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "8.353 ns" { D7_2 D7_2~clkctrl SyncProcessor:inst|YUV_Cstate[1] rtl~0 rtl~0clkctrl ChannelProcessor:inst10|PIXaccumTEST[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "8.353 ns" { D7_2 D7_2~combout D7_2~clkctrl SyncProcessor:inst|YUV_Cstate[1] rtl~0 rtl~0clkctrl ChannelProcessor:inst10|PIXaccumTEST[0] } { 0.000ns 0.000ns 2.206ns 0.828ns 0.384ns 1.562ns 0.852ns } { 0.000ns 0.863ns 0.000ns 0.879ns 0.177ns 0.000ns 0.602ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.495 ns" { D7_2 D7_2~clkctrl SyncProcessor:inst|ColumnCounter[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "4.495 ns" { D7_2 D7_2~combout D7_2~clkctrl SyncProcessor:inst|ColumnCounter[4] } { 0.000ns 0.000ns 2.206ns 0.824ns } { 0.000ns 0.863ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.144 ns - Longest register register " "Info: - Longest register to register delay is 5.144 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SyncProcessor:inst\|ColumnCounter\[4\] 1 REG LCFF_X12_Y11_N11 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X12_Y11_N11; Fanout = 4; REG Node = 'SyncProcessor:inst\|ColumnCounter\[4\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SyncProcessor:inst|ColumnCounter[4] } "NODE_NAME" } } { "SyncProcessor.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/SyncProcessor.vhd" 103 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.639 ns) + CELL(0.513 ns) 1.152 ns ChannelProcessor:inst2\|Window~484 2 COMB LCCOMB_X13_Y11_N28 1 " "Info: 2: + IC(0.639 ns) + CELL(0.513 ns) = 1.152 ns; Loc. = LCCOMB_X13_Y11_N28; Fanout = 1; COMB Node = 'ChannelProcessor:inst2\|Window~484'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.152 ns" { SyncProcessor:inst|ColumnCounter[4] ChannelProcessor:inst2|Window~484 } "NODE_NAME" } } { "ChannelProcessor.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/ChannelProcessor.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.298 ns) + CELL(0.521 ns) 1.971 ns ChannelProcessor:inst2\|TESTaccumulate~156 3 COMB LCCOMB_X13_Y11_N24 1 " "Info: 3: + IC(0.298 ns) + CELL(0.521 ns) = 1.971 ns; Loc. = LCCOMB_X13_Y11_N24; Fanout = 1; COMB Node = 'ChannelProcessor:inst2\|TESTaccumulate~156'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.819 ns" { ChannelProcessor:inst2|Window~484 ChannelProcessor:inst2|TESTaccumulate~156 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.301 ns) + CELL(0.322 ns) 2.594 ns ChannelProcessor:inst2\|TESTaccumulate~163 4 COMB LCCOMB_X13_Y11_N20 4 " "Info: 4: + IC(0.301 ns) + CELL(0.322 ns) = 2.594 ns; Loc. = LCCOMB_X13_Y11_N20; Fanout = 4; COMB Node = 'ChannelProcessor:inst2\|TESTaccumulate~163'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.623 ns" { ChannelProcessor:inst2|TESTaccumulate~156 ChannelProcessor:inst2|TESTaccumulate~163 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.318 ns) + CELL(0.322 ns) 3.234 ns ChannelProcessor:inst2\|TESTaccumulate~164 5 COMB LCCOMB_X13_Y11_N22 58 " "Info: 5: + IC(0.318 ns) + CELL(0.322 ns) = 3.234 ns; Loc. = LCCOMB_X13_Y11_N22; Fanout = 58; COMB Node = 'ChannelProcessor:inst2\|TESTaccumulate~164'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.640 ns" { ChannelProcessor:inst2|TESTaccumulate~163 ChannelProcessor:inst2|TESTaccumulate~164 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.152 ns) + CELL(0.758 ns) 5.144 ns ChannelProcessor:inst10\|PIXaccumTEST\[0\] 6 REG LCFF_X15_Y14_N13 3 " "Info: 6: + IC(1.152 ns) + CELL(0.758 ns) = 5.144 ns; Loc. = LCFF_X15_Y14_N13; Fanout = 3; REG Node = 'ChannelProcessor:inst10\|PIXaccumTEST\[0\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.910 ns" { ChannelProcessor:inst2|TESTaccumulate~164 ChannelProcessor:inst10|PIXaccumTEST[0] } "NODE_NAME" } } { "ChannelProcessor.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/ChannelProcessor.vhd" 124 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.436 ns ( 47.36 % ) " "Info: Total cell delay = 2.436 ns ( 47.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.708 ns ( 52.64 % ) " "Info: Total interconnect delay = 2.708 ns ( 52.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.144 ns" { SyncProcessor:inst|ColumnCounter[4] ChannelProcessor:inst2|Window~484 ChannelProcessor:inst2|TESTaccumulate~156 ChannelProcessor:inst2|TESTaccumulate~163 ChannelProcessor:inst2|TESTaccumulate~164 ChannelProcessor:inst10|PIXaccumTEST[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "5.144 ns" { SyncProcessor:inst|ColumnCounter[4] ChannelProcessor:inst2|Window~484 ChannelProcessor:inst2|TESTaccumulate~156 ChannelProcessor:inst2|TESTaccumulate~163 ChannelProcessor:inst2|TESTaccumulate~164 ChannelProcessor:inst10|PIXaccumTEST[0] } { 0.000ns 0.639ns 0.298ns 0.301ns 0.318ns 1.152ns } { 0.000ns 0.513ns 0.521ns 0.322ns 0.322ns 0.758ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "8.353 ns" { D7_2 D7_2~clkctrl SyncProcessor:inst|YUV_Cstate[1] rtl~0 rtl~0clkctrl ChannelProcessor:inst10|PIXaccumTEST[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "8.353 ns" { D7_2 D7_2~combout D7_2~clkctrl SyncProcessor:inst|YUV_Cstate[1] rtl~0 rtl~0clkctrl ChannelProcessor:inst10|PIXaccumTEST[0] } { 0.000ns 0.000ns 2.206ns 0.828ns 0.384ns 1.562ns 0.852ns } { 0.000ns 0.863ns 0.000ns 0.879ns 0.177ns 0.000ns 0.602ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.495 ns" { D7_2 D7_2~clkctrl SyncProcessor:inst|ColumnCounter[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "4.495 ns" { D7_2 D7_2~combout D7_2~clkctrl SyncProcessor:inst|ColumnCounter[4] } { 0.000ns 0.000ns 2.206ns 0.824ns } { 0.000ns 0.863ns 0.000ns 0.602ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.144 ns" { SyncProcessor:inst|ColumnCounter[4] ChannelProcessor:inst2|Window~484 ChannelProcessor:inst2|TESTaccumulate~156 ChannelProcessor:inst2|TESTaccumulate~163 ChannelProcessor:inst2|TESTaccumulate~164 ChannelProcessor:inst10|PIXaccumTEST[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "5.144 ns" { SyncProcessor:inst|ColumnCounter[4] ChannelProcessor:inst2|Window~484 ChannelProcessor:inst2|TESTaccumulate~156 ChannelProcessor:inst2|TESTaccumulate~163 ChannelProcessor:inst2|TESTaccumulate~164 ChannelProcessor:inst10|PIXaccumTEST[0] } { 0.000ns 0.639ns 0.298ns 0.301ns 0.318ns 1.152ns } { 0.000ns 0.513ns 0.521ns 0.322ns 0.322ns 0.758ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "altera_internal_jtag~TCKUTAP register sld_hub:sld_hub_inst\|sld_dffex:\\GEN_IRF:1:IRF\|Q\[4\] register sld_hub:sld_hub_inst\|hub_tdo_reg 87.29 MHz 11.456 ns Internal " "Info: Clock \"altera_internal_jtag~TCKUTAP\" has Internal fmax of 87.29 MHz between source register \"sld_hub:sld_hub_inst\|sld_dffex:\\GEN_IRF:1:IRF\|Q\[4\]\" and destination register \"sld_hub:sld_hub_inst\|hub_tdo_reg\" (period= 11.456 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.498 ns + Longest register register " "Info: + Longest register to register delay is 5.498 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sld_hub:sld_hub_inst\|sld_dffex:\\GEN_IRF:1:IRF\|Q\[4\] 1 REG LCFF_X23_Y11_N23 31 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y11_N23; Fanout = 31; REG Node = 'sld_hub:sld_hub_inst\|sld_dffex:\\GEN_IRF:1:IRF\|Q\[4\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[4] } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/megafunctions/sld_dffex.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_dffex.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.555 ns) + CELL(0.491 ns) 2.046 ns sld_hub:sld_hub_inst\|hub_tdo_reg~759 2 COMB LCCOMB_X17_Y15_N20 1 " "Info: 2: + IC(1.555 ns) + CELL(0.491 ns) = 2.046 ns; Loc. = LCCOMB_X17_Y15_N20; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg~759'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.046 ns" { sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[4] sld_hub:sld_hub_inst|hub_tdo_reg~759 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.528 ns) + CELL(0.545 ns) 4.119 ns sld_hub:sld_hub_inst\|hub_tdo_reg~760 3 COMB LCCOMB_X23_Y12_N18 1 " "Info: 3: + IC(1.528 ns) + CELL(0.545 ns) = 4.119 ns; Loc. = LCCOMB_X23_Y12_N18; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg~760'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.073 ns" { sld_hub:sld_hub_inst|hub_tdo_reg~759 sld_hub:sld_hub_inst|hub_tdo_reg~760 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.297 ns) + CELL(0.521 ns) 4.937 ns sld_hub:sld_hub_inst\|hub_tdo_reg~762 4 COMB LCCOMB_X23_Y12_N0 1 " "Info: 4: + IC(0.297 ns) + CELL(0.521 ns) = 4.937 ns; Loc. = LCCOMB_X23_Y12_N0; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg~762'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.818 ns" { sld_hub:sld_hub_inst|hub_tdo_reg~760 sld_hub:sld_hub_inst|hub_tdo_reg~762 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.287 ns) + CELL(0.178 ns) 5.402 ns sld_hub:sld_hub_inst\|hub_tdo_reg~763 5 COMB LCCOMB_X23_Y12_N24 1 " "Info: 5: + IC(0.287 ns) + CELL(0.178 ns) = 5.402 ns; Loc. = LCCOMB_X23_Y12_N24; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg~763'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.465 ns" { sld_hub:sld_hub_inst|hub_tdo_reg~762 sld_hub:sld_hub_inst|hub_tdo_reg~763 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 5.498 ns sld_hub:sld_hub_inst\|hub_tdo_reg 6 REG LCFF_X23_Y12_N25 2 " "Info: 6: + IC(0.000 ns) + CELL(0.096 ns) = 5.498 ns; Loc. = LCFF_X23_Y12_N25; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { sld_hub:sld_hub_inst|hub_tdo_reg~763 sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.831 ns ( 33.30 % ) " "Info: Total cell delay = 1.831 ns ( 33.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.667 ns ( 66.70 % ) " "Info: Total interconnect delay = 3.667 ns ( 66.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.498 ns" { sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[4] sld_hub:sld_hub_inst|hub_tdo_reg~759 sld_hub:sld_hub_inst|hub_tdo_reg~760 sld_hub:sld_hub_inst|hub_tdo_reg~762 sld_hub:sld_hub_inst|hub_tdo_reg~763 sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "5.498 ns" { sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[4] sld_hub:sld_hub_inst|hub_tdo_reg~759 sld_hub:sld_hub_inst|hub_tdo_reg~760 sld_hub:sld_hub_inst|hub_tdo_reg~762 sld_hub:sld_hub_inst|hub_tdo_reg~763 sld_hub:sld_hub_inst|hub_tdo_reg } { 0.000ns 1.555ns 1.528ns 0.297ns 0.287ns 0.000ns } { 0.000ns 0.491ns 0.545ns 0.521ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.009 ns - Smallest " "Info: - Smallest clock skew is 0.009 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 4.737 ns + Shortest register " "Info: + Shortest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 4.737 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y10_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y10_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.310 ns) + CELL(0.000 ns) 3.310 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G2 186 " "Info: 2: + IC(3.310 ns) + CELL(0.000 ns) = 3.310 ns; Loc. = CLKCTRL_G2; Fanout = 186; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.310 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.825 ns) + CELL(0.602 ns) 4.737 ns sld_hub:sld_hub_inst\|hub_tdo_reg 3 REG LCFF_X23_Y12_N25 2 " "Info: 3: + IC(0.825 ns) + CELL(0.602 ns) = 4.737 ns; Loc. = LCFF_X23_Y12_N25; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.427 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 12.71 % ) " "Info: Total cell delay = 0.602 ns ( 12.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.135 ns ( 87.29 % ) " "Info: Total interconnect delay = 4.135 ns ( 87.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.737 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "4.737 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } { 0.000ns 3.310ns 0.825ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP source 4.728 ns - Longest register " "Info: - Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to source register is 4.728 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y10_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y10_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.310 ns) + CELL(0.000 ns) 3.310 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G2 186 " "Info: 2: + IC(3.310 ns) + CELL(0.000 ns) = 3.310 ns; Loc. = CLKCTRL_G2; Fanout = 186; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.310 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.816 ns) + CELL(0.602 ns) 4.728 ns sld_hub:sld_hub_inst\|sld_dffex:\\GEN_IRF:1:IRF\|Q\[4\] 3 REG LCFF_X23_Y11_N23 31 " "Info: 3: + IC(0.816 ns) + CELL(0.602 ns) = 4.728 ns; Loc. = LCFF_X23_Y11_N23; Fanout = 31; REG Node = 'sld_hub:sld_hub_inst\|sld_dffex:\\GEN_IRF:1:IRF\|Q\[4\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.418 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[4] } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/megafunctions/sld_dffex.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_dffex.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 12.73 % ) " "Info: Total cell delay = 0.602 ns ( 12.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.126 ns ( 87.27 % ) " "Info: Total interconnect delay = 4.126 ns ( 87.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.728 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "4.728 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[4] } { 0.000ns 3.310ns 0.816ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.737 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "4.737 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } { 0.000ns 3.310ns 0.825ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.728 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "4.728 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[4] } { 0.000ns 3.310ns 0.816ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_dffex.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_dffex.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_dffex.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_dffex.vhd" 19 -1 0 } } { "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.498 ns" { sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[4] sld_hub:sld_hub_inst|hub_tdo_reg~759 sld_hub:sld_hub_inst|hub_tdo_reg~760 sld_hub:sld_hub_inst|hub_tdo_reg~762 sld_hub:sld_hub_inst|hub_tdo_reg~763 sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "5.498 ns" { sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[4] sld_hub:sld_hub_inst|hub_tdo_reg~759 sld_hub:sld_hub_inst|hub_tdo_reg~760 sld_hub:sld_hub_inst|hub_tdo_reg~762 sld_hub:sld_hub_inst|hub_tdo_reg~763 sld_hub:sld_hub_inst|hub_tdo_reg } { 0.000ns 1.555ns 1.528ns 0.297ns 0.287ns 0.000ns } { 0.000ns 0.491ns 0.545ns 0.521ns 0.178ns 0.096ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.737 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "4.737 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } { 0.000ns 3.310ns 0.825ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.728 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "4.728 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[4] } { 0.000ns 3.310ns 0.816ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "D6_1 register SyncProcessor:inst\|u2 register SyncProcessor:inst\|u3 773 ps " "Info: Minimum slack time is 773 ps for clock \"D6_1\" between source register \"SyncProcessor:inst\|u2\" and destination register \"SyncProcessor:inst\|u3\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.782 ns + Shortest register register " "Info: + Shortest register to register delay is 0.782 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SyncProcessor:inst\|u2 1 REG LCFF_X30_Y11_N21 48 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y11_N21; Fanout = 48; REG Node = 'SyncProcessor:inst\|u2'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SyncProcessor:inst|u2 } "NODE_NAME" } } { "SyncProcessor.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/SyncProcessor.vhd" 91 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.369 ns) + CELL(0.413 ns) 0.782 ns SyncProcessor:inst\|u3 2 REG LCFF_X30_Y11_N31 2 " "Info: 2: + IC(0.369 ns) + CELL(0.413 ns) = 0.782 ns; Loc. = LCFF_X30_Y11_N31; Fanout = 2; REG Node = 'SyncProcessor:inst\|u3'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.782 ns" { SyncProcessor:inst|u2 SyncProcessor:inst|u3 } "NODE_NAME" } } { "SyncProcessor.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/SyncProcessor.vhd" 92 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.413 ns ( 52.81 % ) " "Info: Total cell delay = 0.413 ns ( 52.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.369 ns ( 47.19 % ) " "Info: Total interconnect delay = 0.369 ns ( 47.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.782 ns" { SyncProcessor:inst|u2 SyncProcessor:inst|u3 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "0.782 ns" { SyncProcessor:inst|u2 SyncProcessor:inst|u3 } { 0.000ns 0.369ns } { 0.000ns 0.413ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.009 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.009 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination D6_1 64000.000 ns 0.000 ns  10 " "Info: Clock period of Destination clock \"D6_1\" is 64000.000 ns with  offset of 0.000 ns and duty cycle of 10" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source D6_1 64000.000 ns 0.000 ns  10 " "Info: Clock period of Source clock \"D6_1\" is 64000.000 ns with  offset of 0.000 ns and duty cycle of 10" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "D6_1 destination 4.609 ns + Longest register " "Info: + Longest clock path from clock \"D6_1\" to destination register is 4.609 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.863 ns) 0.863 ns D6_1 1 CLK PIN_132 2 " "Info: 1: + IC(0.000 ns) + CELL(0.863 ns) = 0.863 ns; Loc. = PIN_132; Fanout = 2; CLK Node = 'D6_1'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { D6_1 } "NODE_NAME" } } { "VGA-Camera-2006.bdf" "" { Schematic "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/VGA-Camera-2006.bdf" { { 416 -40 128 432 "D6_1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.317 ns) + CELL(0.000 ns) 3.180 ns D6_1~clkctrl 2 COMB CLKCTRL_G0 75 " "Info: 2: + IC(2.317 ns) + CELL(0.000 ns) = 3.180 ns; Loc. = CLKCTRL_G0; Fanout = 75; COMB Node = 'D6_1~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.317 ns" { D6_1 D6_1~clkctrl } "NODE_NAME" } } { "VGA-Camera-2006.bdf" "" { Schematic "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/VGA-Camera-2006.bdf" { { 416 -40 128 432 "D6_1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.602 ns) 4.609 ns SyncProcessor:inst\|u3 3 REG LCFF_X30_Y11_N31 2 " "Info: 3: + IC(0.827 ns) + CELL(0.602 ns) = 4.609 ns; Loc. = LCFF_X30_Y11_N31; Fanout = 2; REG Node = 'SyncProcessor:inst\|u3'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.429 ns" { D6_1~clkctrl SyncProcessor:inst|u3 } "NODE_NAME" } } { "SyncProcessor.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/SyncProcessor.vhd" 92 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.465 ns ( 31.79 % ) " "Info: Total cell delay = 1.465 ns ( 31.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.144 ns ( 68.21 % ) " "Info: Total interconnect delay = 3.144 ns ( 68.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.609 ns" { D6_1 D6_1~clkctrl SyncProcessor:inst|u3 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "4.609 ns" { D6_1 D6_1~combout D6_1~clkctrl SyncProcessor:inst|u3 } { 0.000ns 0.000ns 2.317ns 0.827ns } { 0.000ns 0.863ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "D6_1 source 4.609 ns - Shortest register " "Info: - Shortest clock path from clock \"D6_1\" to source register is 4.609 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.863 ns) 0.863 ns D6_1 1 CLK PIN_132 2 " "Info: 1: + IC(0.000 ns) + CELL(0.863 ns) = 0.863 ns; Loc. = PIN_132; Fanout = 2; CLK Node = 'D6_1'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { D6_1 } "NODE_NAME" } } { "VGA-Camera-2006.bdf" "" { Schematic "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/VGA-Camera-2006.bdf" { { 416 -40 128 432 "D6_1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.317 ns) + CELL(0.000 ns) 3.180 ns D6_1~clkctrl 2 COMB CLKCTRL_G0 75 " "Info: 2: + IC(2.317 ns) + CELL(0.000 ns) = 3.180 ns; Loc. = CLKCTRL_G0; Fanout = 75; COMB Node = 'D6_1~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.317 ns" { D6_1 D6_1~clkctrl } "NODE_NAME" } } { "VGA-Camera-2006.bdf" "" { Schematic "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/VGA-Camera-2006.bdf" { { 416 -40 128 432 "D6_1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.602 ns) 4.609 ns SyncProcessor:inst\|u2 3 REG LCFF_X30_Y11_N21 48 " "Info: 3: + IC(0.827 ns) + CELL(0.602 ns) = 4.609 ns; Loc. = LCFF_X30_Y11_N21; Fanout = 48; REG Node = 'SyncProcessor:inst\|u2'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.429 ns" { D6_1~clkctrl SyncProcessor:inst|u2 } "NODE_NAME" } } { "SyncProcessor.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/SyncProcessor.vhd" 91 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.465 ns ( 31.79 % ) " "Info: Total cell delay = 1.465 ns ( 31.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.144 ns ( 68.21 % ) " "Info: Total interconnect delay = 3.144 ns ( 68.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.609 ns" { D6_1 D6_1~clkctrl SyncProcessor:inst|u2 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "4.609 ns" { D6_1 D6_1~combout D6_1~clkctrl SyncProcessor:inst|u2 } { 0.000ns 0.000ns 2.317ns 0.827ns } { 0.000ns 0.863ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.609 ns" { D6_1 D6_1~clkctrl SyncProcessor:inst|u3 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "4.609 ns" { D6_1 D6_1~combout D6_1~clkctrl SyncProcessor:inst|u3 } { 0.000ns 0.000ns 2.317ns 0.827ns } { 0.000ns 0.863ns 0.000ns 0.602ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.609 ns" { D6_1 D6_1~clkctrl SyncProcessor:inst|u2 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "4.609 ns" { D6_1 D6_1~combout D6_1~clkctrl SyncProcessor:inst|u2 } { 0.000ns 0.000ns 2.317ns 0.827ns } { 0.000ns 0.863ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "SyncProcessor.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/SyncProcessor.vhd" 91 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "SyncProcessor.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/SyncProcessor.vhd" 92 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.609 ns" { D6_1 D6_1~clkctrl SyncProcessor:inst|u3 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "4.609 ns" { D6_1 D6_1~combout D6_1~clkctrl SyncProcessor:inst|u3 } { 0.000ns 0.000ns 2.317ns 0.827ns } { 0.000ns 0.863ns 0.000ns 0.602ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.609 ns" { D6_1 D6_1~clkctrl SyncProcessor:inst|u2 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "4.609 ns" { D6_1 D6_1~combout D6_1~clkctrl SyncProcessor:inst|u2 } { 0.000ns 0.000ns 2.317ns 0.827ns } { 0.000ns 0.863ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.782 ns" { SyncProcessor:inst|u2 SyncProcessor:inst|u3 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "0.782 ns" { SyncProcessor:inst|u2 SyncProcessor:inst|u3 } { 0.000ns 0.369ns } { 0.000ns 0.413ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.609 ns" { D6_1 D6_1~clkctrl SyncProcessor:inst|u3 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "4.609 ns" { D6_1 D6_1~combout D6_1~clkctrl SyncProcessor:inst|u3 } { 0.000ns 0.000ns 2.317ns 0.827ns } { 0.000ns 0.863ns 0.000ns 0.602ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.609 ns" { D6_1 D6_1~clkctrl SyncProcessor:inst|u2 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "4.609 ns" { D6_1 D6_1~combout D6_1~clkctrl SyncProcessor:inst|u2 } { 0.000ns 0.000ns 2.317ns 0.827ns } { 0.000ns 0.863ns 0.000ns 0.602ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "SyncProcessor:inst\|u4 register ChannelProcessor:inst10\|PIXmeanTEST\[8\] register ChannelProcessor:inst10\|PIXFlag 1.985 ns " "Info: Minimum slack time is 1.985 ns for clock \"SyncProcessor:inst\|u4\" between source register \"ChannelProcessor:inst10\|PIXmeanTEST\[8\]\" and destination register \"ChannelProcessor:inst10\|PIXFlag\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.994 ns + Shortest register register " "Info: + Shortest register to register delay is 1.994 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ChannelProcessor:inst10\|PIXmeanTEST\[8\] 1 REG LCFF_X19_Y5_N25 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y5_N25; Fanout = 3; REG Node = 'ChannelProcessor:inst10\|PIXmeanTEST\[8\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ChannelProcessor:inst10|PIXmeanTEST[8] } "NODE_NAME" } } { "ChannelProcessor.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/ChannelProcessor.vhd" 138 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.378 ns) + CELL(0.517 ns) 0.895 ns ChannelProcessor:inst10\|Add4~154 2 COMB LCCOMB_X19_Y5_N18 2 " "Info: 2: + IC(0.378 ns) + CELL(0.517 ns) = 0.895 ns; Loc. = LCCOMB_X19_Y5_N18; Fanout = 2; COMB Node = 'ChannelProcessor:inst10\|Add4~154'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.895 ns" { ChannelProcessor:inst10|PIXmeanTEST[8] ChannelProcessor:inst10|Add4~154 } "NODE_NAME" } } { "ChannelProcessor.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/ChannelProcessor.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 0.975 ns ChannelProcessor:inst10\|Add4~156 3 COMB LCCOMB_X19_Y5_N20 1 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 0.975 ns; Loc. = LCCOMB_X19_Y5_N20; Fanout = 1; COMB Node = 'ChannelProcessor:inst10\|Add4~156'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ChannelProcessor:inst10|Add4~154 ChannelProcessor:inst10|Add4~156 } "NODE_NAME" } } { "ChannelProcessor.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/ChannelProcessor.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 1.433 ns ChannelProcessor:inst10\|Add4~157 4 COMB LCCOMB_X19_Y5_N22 1 " "Info: 4: + IC(0.000 ns) + CELL(0.458 ns) = 1.433 ns; Loc. = LCCOMB_X19_Y5_N22; Fanout = 1; COMB Node = 'ChannelProcessor:inst10\|Add4~157'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { ChannelProcessor:inst10|Add4~156 ChannelProcessor:inst10|Add4~157 } "NODE_NAME" } } { "ChannelProcessor.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/ChannelProcessor.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.287 ns) + CELL(0.178 ns) 1.898 ns ChannelProcessor:inst10\|TESTcalculate~20 5 COMB LCCOMB_X19_Y5_N2 1 " "Info: 5: + IC(0.287 ns) + CELL(0.178 ns) = 1.898 ns; Loc. = LCCOMB_X19_Y5_N2; Fanout = 1; COMB Node = 'ChannelProcessor:inst10\|TESTcalculate~20'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.465 ns" { ChannelProcessor:inst10|Add4~157 ChannelProcessor:inst10|TESTcalculate~20 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 1.994 ns ChannelProcessor:inst10\|PIXFlag 6 REG LCFF_X19_Y5_N3 1 " "Info: 6: + IC(0.000 ns) + CELL(0.096 ns) = 1.994 ns; Loc. = LCFF_X19_Y5_N3; Fanout = 1; REG Node = 'ChannelProcessor:inst10\|PIXFlag'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { ChannelProcessor:inst10|TESTcalculate~20 ChannelProcessor:inst10|PIXFlag } "NODE_NAME" } } { "ChannelProcessor.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/ChannelProcessor.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.329 ns ( 66.65 % ) " "Info: Total cell delay = 1.329 ns ( 66.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.665 ns ( 33.35 % ) " "Info: Total interconnect delay = 0.665 ns ( 33.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.994 ns" { ChannelProcessor:inst10|PIXmeanTEST[8] ChannelProcessor:inst10|Add4~154 ChannelProcessor:inst10|Add4~156 ChannelProcessor:inst10|Add4~157 ChannelProcessor:inst10|TESTcalculate~20 ChannelProcessor:inst10|PIXFlag } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "1.994 ns" { ChannelProcessor:inst10|PIXmeanTEST[8] ChannelProcessor:inst10|Add4~154 ChannelProcessor:inst10|Add4~156 ChannelProcessor:inst10|Add4~157 ChannelProcessor:inst10|TESTcalculate~20 ChannelProcessor:inst10|PIXFlag } { 0.000ns 0.378ns 0.000ns 0.000ns 0.287ns 0.000ns } { 0.000ns 0.517ns 0.080ns 0.458ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.009 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.009 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination SyncProcessor:inst\|u4 330000.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"SyncProcessor:inst\|u4\" is 330000.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source SyncProcessor:inst\|u4 330000.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"SyncProcessor:inst\|u4\" is 330000.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SyncProcessor:inst\|u4 destination 3.336 ns + Longest register " "Info: + Longest clock path from clock \"SyncProcessor:inst\|u4\" to destination register is 3.336 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SyncProcessor:inst\|u4 1 CLK LCFF_X17_Y9_N13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y9_N13; Fanout = 2; CLK Node = 'SyncProcessor:inst\|u4'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SyncProcessor:inst|u4 } "NODE_NAME" } } { "SyncProcessor.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/SyncProcessor.vhd" 96 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.905 ns) + CELL(0.000 ns) 1.905 ns SyncProcessor:inst\|u4~clkctrl 2 COMB CLKCTRL_G6 42 " "Info: 2: + IC(1.905 ns) + CELL(0.000 ns) = 1.905 ns; Loc. = CLKCTRL_G6; Fanout = 42; COMB Node = 'SyncProcessor:inst\|u4~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.905 ns" { SyncProcessor:inst|u4 SyncProcessor:inst|u4~clkctrl } "NODE_NAME" } } { "SyncProcessor.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/SyncProcessor.vhd" 96 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.829 ns) + CELL(0.602 ns) 3.336 ns ChannelProcessor:inst10\|PIXFlag 3 REG LCFF_X19_Y5_N3 1 " "Info: 3: + IC(0.829 ns) + CELL(0.602 ns) = 3.336 ns; Loc. = LCFF_X19_Y5_N3; Fanout = 1; REG Node = 'ChannelProcessor:inst10\|PIXFlag'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.431 ns" { SyncProcessor:inst|u4~clkctrl ChannelProcessor:inst10|PIXFlag } "NODE_NAME" } } { "ChannelProcessor.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/ChannelProcessor.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 18.05 % ) " "Info: Total cell delay = 0.602 ns ( 18.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.734 ns ( 81.95 % ) " "Info: Total interconnect delay = 2.734 ns ( 81.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.336 ns" { SyncProcessor:inst|u4 SyncProcessor:inst|u4~clkctrl ChannelProcessor:inst10|PIXFlag } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.336 ns" { SyncProcessor:inst|u4 SyncProcessor:inst|u4~clkctrl ChannelProcessor:inst10|PIXFlag } { 0.000ns 1.905ns 0.829ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SyncProcessor:inst\|u4 source 3.336 ns - Shortest register " "Info: - Shortest clock path from clock \"SyncProcessor:inst\|u4\" to source register is 3.336 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SyncProcessor:inst\|u4 1 CLK LCFF_X17_Y9_N13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y9_N13; Fanout = 2; CLK Node = 'SyncProcessor:inst\|u4'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SyncProcessor:inst|u4 } "NODE_NAME" } } { "SyncProcessor.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/SyncProcessor.vhd" 96 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.905 ns) + CELL(0.000 ns) 1.905 ns SyncProcessor:inst\|u4~clkctrl 2 COMB CLKCTRL_G6 42 " "Info: 2: + IC(1.905 ns) + CELL(0.000 ns) = 1.905 ns; Loc. = CLKCTRL_G6; Fanout = 42; COMB Node = 'SyncProcessor:inst\|u4~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.905 ns" { SyncProcessor:inst|u4 SyncProcessor:inst|u4~clkctrl } "NODE_NAME" } } { "SyncProcessor.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/SyncProcessor.vhd" 96 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.829 ns) + CELL(0.602 ns) 3.336 ns ChannelProcessor:inst10\|PIXmeanTEST\[8\] 3 REG LCFF_X19_Y5_N25 3 " "Info: 3: + IC(0.829 ns) + CELL(0.602 ns) = 3.336 ns; Loc. = LCFF_X19_Y5_N25; Fanout = 3; REG Node = 'ChannelProcessor:inst10\|PIXmeanTEST\[8\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.431 ns" { SyncProcessor:inst|u4~clkctrl ChannelProcessor:inst10|PIXmeanTEST[8] } "NODE_NAME" } } { "ChannelProcessor.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/ChannelProcessor.vhd" 138 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 18.05 % ) " "Info: Total cell delay = 0.602 ns ( 18.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.734 ns ( 81.95 % ) " "Info: Total interconnect delay = 2.734 ns ( 81.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.336 ns" { SyncProcessor:inst|u4 SyncProcessor:inst|u4~clkctrl ChannelProcessor:inst10|PIXmeanTEST[8] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.336 ns" { SyncProcessor:inst|u4 SyncProcessor:inst|u4~clkctrl ChannelProcessor:inst10|PIXmeanTEST[8] } { 0.000ns 1.905ns 0.829ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.336 ns" { SyncProcessor:inst|u4 SyncProcessor:inst|u4~clkctrl ChannelProcessor:inst10|PIXFlag } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.336 ns" { SyncProcessor:inst|u4 SyncProcessor:inst|u4~clkctrl ChannelProcessor:inst10|PIXFlag } { 0.000ns 1.905ns 0.829ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.336 ns" { SyncProcessor:inst|u4 SyncProcessor:inst|u4~clkctrl ChannelProcessor:inst10|PIXmeanTEST[8] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.336 ns" { SyncProcessor:inst|u4 SyncProcessor:inst|u4~clkctrl ChannelProcessor:inst10|PIXmeanTEST[8] } { 0.000ns 1.905ns 0.829ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "ChannelProcessor.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/ChannelProcessor.vhd" 138 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "ChannelProcessor.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/ChannelProcessor.vhd" 63 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.336 ns" { SyncProcessor:inst|u4 SyncProcessor:inst|u4~clkctrl ChannelProcessor:inst10|PIXFlag } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.336 ns" { SyncProcessor:inst|u4 SyncProcessor:inst|u4~clkctrl ChannelProcessor:inst10|PIXFlag } { 0.000ns 1.905ns 0.829ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.336 ns" { SyncProcessor:inst|u4 SyncProcessor:inst|u4~clkctrl ChannelProcessor:inst10|PIXmeanTEST[8] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.336 ns" { SyncProcessor:inst|u4 SyncProcessor:inst|u4~clkctrl ChannelProcessor:inst10|PIXmeanTEST[8] } { 0.000ns 1.905ns 0.829ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.994 ns" { ChannelProcessor:inst10|PIXmeanTEST[8] ChannelProcessor:inst10|Add4~154 ChannelProcessor:inst10|Add4~156 ChannelProcessor:inst10|Add4~157 ChannelProcessor:inst10|TESTcalculate~20 ChannelProcessor:inst10|PIXFlag } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "1.994 ns" { ChannelProcessor:inst10|PIXmeanTEST[8] ChannelProcessor:inst10|Add4~154 ChannelProcessor:inst10|Add4~156 ChannelProcessor:inst10|Add4~157 ChannelProcessor:inst10|TESTcalculate~20 ChannelProcessor:inst10|PIXFlag } { 0.000ns 0.378ns 0.000ns 0.000ns 0.287ns 0.000ns } { 0.000ns 0.517ns 0.080ns 0.458ns 0.178ns 0.096ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.336 ns" { SyncProcessor:inst|u4 SyncProcessor:inst|u4~clkctrl ChannelProcessor:inst10|PIXFlag } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.336 ns" { SyncProcessor:inst|u4 SyncProcessor:inst|u4~clkctrl ChannelProcessor:inst10|PIXFlag } { 0.000ns 1.905ns 0.829ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.336 ns" { SyncProcessor:inst|u4 SyncProcessor:inst|u4~clkctrl ChannelProcessor:inst10|PIXmeanTEST[8] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.336 ns" { SyncProcessor:inst|u4 SyncProcessor:inst|u4~clkctrl ChannelProcessor:inst10|PIXmeanTEST[8] } { 0.000ns 1.905ns 0.829ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "D7_1 register debouncer:inst13\|u2 register debouncer:inst13\|carry1 -361 ps " "Info: Minimum slack time is -361 ps for clock \"D7_1\" between source register \"debouncer:inst13\|u2\" and destination register \"debouncer:inst13\|carry1\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.862 ns + Shortest register register " "Info: + Shortest register to register delay is 1.862 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns debouncer:inst13\|u2 1 REG LCFF_X32_Y10_N1 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X32_Y10_N1; Fanout = 7; REG Node = 'debouncer:inst13\|u2'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { debouncer:inst13|u2 } "NODE_NAME" } } { "Debouncer.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/Debouncer.vhd" 32 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.221 ns) + CELL(0.545 ns) 1.766 ns debouncer:inst13\|carry1~70 2 COMB LCCOMB_X31_Y11_N2 1 " "Info: 2: + IC(1.221 ns) + CELL(0.545 ns) = 1.766 ns; Loc. = LCCOMB_X31_Y11_N2; Fanout = 1; COMB Node = 'debouncer:inst13\|carry1~70'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.766 ns" { debouncer:inst13|u2 debouncer:inst13|carry1~70 } "NODE_NAME" } } { "Debouncer.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/Debouncer.vhd" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 1.862 ns debouncer:inst13\|carry1 3 REG LCFF_X31_Y11_N3 2 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 1.862 ns; Loc. = LCFF_X31_Y11_N3; Fanout = 2; REG Node = 'debouncer:inst13\|carry1'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { debouncer:inst13|carry1~70 debouncer:inst13|carry1 } "NODE_NAME" } } { "Debouncer.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/Debouncer.vhd" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.641 ns ( 34.43 % ) " "Info: Total cell delay = 0.641 ns ( 34.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.221 ns ( 65.57 % ) " "Info: Total interconnect delay = 1.221 ns ( 65.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.862 ns" { debouncer:inst13|u2 debouncer:inst13|carry1~70 debouncer:inst13|carry1 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "1.862 ns" { debouncer:inst13|u2 debouncer:inst13|carry1~70 debouncer:inst13|carry1 } { 0.000ns 1.221ns 0.000ns } { 0.000ns 0.545ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "2.223 ns - Smallest register register " "Info: - Smallest register to register requirement is 2.223 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination D7_1 63987.714 ns 0.000 ns  20 " "Info: Clock period of Destination clock \"D7_1\" is 63987.714 ns with  offset of 0.000 ns and duty cycle of 20" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source D7_1 63987.714 ns 0.000 ns  20 " "Info: Clock period of Source clock \"D7_1\" is 63987.714 ns with  offset of 0.000 ns and duty cycle of 20" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.214 ns + Smallest " "Info: + Smallest clock skew is 2.214 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "D7_1 destination 9.556 ns + Longest register " "Info: + Longest clock path from clock \"D7_1\" to destination register is 9.556 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.863 ns) 0.863 ns D7_1 1 CLK PIN_126 2 " "Info: 1: + IC(0.000 ns) + CELL(0.863 ns) = 0.863 ns; Loc. = PIN_126; Fanout = 2; CLK Node = 'D7_1'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { D7_1 } "NODE_NAME" } } { "VGA-Camera-2006.bdf" "" { Schematic "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/VGA-Camera-2006.bdf" { { 448 -40 128 464 "D7_1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.186 ns) + CELL(0.000 ns) 3.049 ns D7_1~clkctrl 2 COMB CLKCTRL_G5 33 " "Info: 2: + IC(2.186 ns) + CELL(0.000 ns) = 3.049 ns; Loc. = CLKCTRL_G5; Fanout = 33; COMB Node = 'D7_1~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.186 ns" { D7_1 D7_1~clkctrl } "NODE_NAME" } } { "VGA-Camera-2006.bdf" "" { Schematic "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/VGA-Camera-2006.bdf" { { 448 -40 128 464 "D7_1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.806 ns) + CELL(0.879 ns) 4.734 ns SlowCounter:inst1\|Ctemp 3 REG LCFF_X33_Y10_N31 5 " "Info: 3: + IC(0.806 ns) + CELL(0.879 ns) = 4.734 ns; Loc. = LCFF_X33_Y10_N31; Fanout = 5; REG Node = 'SlowCounter:inst1\|Ctemp'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.685 ns" { D7_1~clkctrl SlowCounter:inst1|Ctemp } "NODE_NAME" } } { "Slowcounter.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/Slowcounter.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.394 ns) + CELL(0.000 ns) 8.128 ns SlowCounter:inst1\|Ctemp~clkctrl 4 COMB CLKCTRL_G4 4 " "Info: 4: + IC(3.394 ns) + CELL(0.000 ns) = 8.128 ns; Loc. = CLKCTRL_G4; Fanout = 4; COMB Node = 'SlowCounter:inst1\|Ctemp~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.394 ns" { SlowCounter:inst1|Ctemp SlowCounter:inst1|Ctemp~clkctrl } "NODE_NAME" } } { "Slowcounter.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/Slowcounter.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.826 ns) + CELL(0.602 ns) 9.556 ns debouncer:inst13\|carry1 5 REG LCFF_X31_Y11_N3 2 " "Info: 5: + IC(0.826 ns) + CELL(0.602 ns) = 9.556 ns; Loc. = LCFF_X31_Y11_N3; Fanout = 2; REG Node = 'debouncer:inst13\|carry1'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.428 ns" { SlowCounter:inst1|Ctemp~clkctrl debouncer:inst13|carry1 } "NODE_NAME" } } { "Debouncer.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/Debouncer.vhd" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.344 ns ( 24.53 % ) " "Info: Total cell delay = 2.344 ns ( 24.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.212 ns ( 75.47 % ) " "Info: Total interconnect delay = 7.212 ns ( 75.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "9.556 ns" { D7_1 D7_1~clkctrl SlowCounter:inst1|Ctemp SlowCounter:inst1|Ctemp~clkctrl debouncer:inst13|carry1 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "9.556 ns" { D7_1 D7_1~combout D7_1~clkctrl SlowCounter:inst1|Ctemp SlowCounter:inst1|Ctemp~clkctrl debouncer:inst13|carry1 } { 0.000ns 0.000ns 2.186ns 0.806ns 3.394ns 0.826ns } { 0.000ns 0.863ns 0.000ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "D7_1 source 7.342 ns - Shortest register " "Info: - Shortest clock path from clock \"D7_1\" to source register is 7.342 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.863 ns) 0.863 ns D7_1 1 CLK PIN_126 2 " "Info: 1: + IC(0.000 ns) + CELL(0.863 ns) = 0.863 ns; Loc. = PIN_126; Fanout = 2; CLK Node = 'D7_1'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { D7_1 } "NODE_NAME" } } { "VGA-Camera-2006.bdf" "" { Schematic "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/VGA-Camera-2006.bdf" { { 448 -40 128 464 "D7_1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.186 ns) + CELL(0.000 ns) 3.049 ns D7_1~clkctrl 2 COMB CLKCTRL_G5 33 " "Info: 2: + IC(2.186 ns) + CELL(0.000 ns) = 3.049 ns; Loc. = CLKCTRL_G5; Fanout = 33; COMB Node = 'D7_1~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.186 ns" { D7_1 D7_1~clkctrl } "NODE_NAME" } } { "VGA-Camera-2006.bdf" "" { Schematic "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/VGA-Camera-2006.bdf" { { 448 -40 128 464 "D7_1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.806 ns) + CELL(0.879 ns) 4.734 ns SlowCounter:inst1\|Ctemp 3 REG LCFF_X33_Y10_N31 5 " "Info: 3: + IC(0.806 ns) + CELL(0.879 ns) = 4.734 ns; Loc. = LCFF_X33_Y10_N31; Fanout = 5; REG Node = 'SlowCounter:inst1\|Ctemp'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.685 ns" { D7_1~clkctrl SlowCounter:inst1|Ctemp } "NODE_NAME" } } { "Slowcounter.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/Slowcounter.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.505 ns) + CELL(0.879 ns) 6.118 ns debouncer:inst13\|cnt\[0\] 4 REG LCFF_X32_Y10_N21 5 " "Info: 4: + IC(0.505 ns) + CELL(0.879 ns) = 6.118 ns; Loc. = LCFF_X32_Y10_N21; Fanout = 5; REG Node = 'debouncer:inst13\|cnt\[0\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.384 ns" { SlowCounter:inst1|Ctemp debouncer:inst13|cnt[0] } "NODE_NAME" } } { "Debouncer.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/Debouncer.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.358 ns) 6.476 ns rtl~2 5 COMB LCCOMB_X32_Y10_N20 1 " "Info: 5: + IC(0.000 ns) + CELL(0.358 ns) = 6.476 ns; Loc. = LCCOMB_X32_Y10_N20; Fanout = 1; COMB Node = 'rtl~2'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.358 ns" { debouncer:inst13|cnt[0] rtl~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.602 ns) 7.342 ns debouncer:inst13\|u2 6 REG LCFF_X32_Y10_N1 7 " "Info: 6: + IC(0.264 ns) + CELL(0.602 ns) = 7.342 ns; Loc. = LCFF_X32_Y10_N1; Fanout = 7; REG Node = 'debouncer:inst13\|u2'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.866 ns" { rtl~2 debouncer:inst13|u2 } "NODE_NAME" } } { "Debouncer.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/Debouncer.vhd" 32 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.581 ns ( 48.77 % ) " "Info: Total cell delay = 3.581 ns ( 48.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.761 ns ( 51.23 % ) " "Info: Total interconnect delay = 3.761 ns ( 51.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.342 ns" { D7_1 D7_1~clkctrl SlowCounter:inst1|Ctemp debouncer:inst13|cnt[0] rtl~2 debouncer:inst13|u2 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "7.342 ns" { D7_1 D7_1~combout D7_1~clkctrl SlowCounter:inst1|Ctemp debouncer:inst13|cnt[0] rtl~2 debouncer:inst13|u2 } { 0.000ns 0.000ns 2.186ns 0.806ns 0.505ns 0.000ns 0.264ns } { 0.000ns 0.863ns 0.000ns 0.879ns 0.879ns 0.358ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "9.556 ns" { D7_1 D7_1~clkctrl SlowCounter:inst1|Ctemp SlowCounter:inst1|Ctemp~clkctrl debouncer:inst13|carry1 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "9.556 ns" { D7_1 D7_1~combout D7_1~clkctrl SlowCounter:inst1|Ctemp SlowCounter:inst1|Ctemp~clkctrl debouncer:inst13|carry1 } { 0.000ns 0.000ns 2.186ns 0.806ns 3.394ns 0.826ns } { 0.000ns 0.863ns 0.000ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.342 ns" { D7_1 D7_1~clkctrl SlowCounter:inst1|Ctemp debouncer:inst13|cnt[0] rtl~2 debouncer:inst13|u2 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "7.342 ns" { D7_1 D7_1~combout D7_1~clkctrl SlowCounter:inst1|Ctemp debouncer:inst13|cnt[0] rtl~2 debouncer:inst13|u2 } { 0.000ns 0.000ns 2.186ns 0.806ns 0.505ns 0.000ns 0.264ns } { 0.000ns 0.863ns 0.000ns 0.879ns 0.879ns 0.358ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "Debouncer.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/Debouncer.vhd" 32 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "Debouncer.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/Debouncer.vhd" 72 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "9.556 ns" { D7_1 D7_1~clkctrl SlowCounter:inst1|Ctemp SlowCounter:inst1|Ctemp~clkctrl debouncer:inst13|carry1 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "9.556 ns" { D7_1 D7_1~combout D7_1~clkctrl SlowCounter:inst1|Ctemp SlowCounter:inst1|Ctemp~clkctrl debouncer:inst13|carry1 } { 0.000ns 0.000ns 2.186ns 0.806ns 3.394ns 0.826ns } { 0.000ns 0.863ns 0.000ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.342 ns" { D7_1 D7_1~clkctrl SlowCounter:inst1|Ctemp debouncer:inst13|cnt[0] rtl~2 debouncer:inst13|u2 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "7.342 ns" { D7_1 D7_1~combout D7_1~clkctrl SlowCounter:inst1|Ctemp debouncer:inst13|cnt[0] rtl~2 debouncer:inst13|u2 } { 0.000ns 0.000ns 2.186ns 0.806ns 0.505ns 0.000ns 0.264ns } { 0.000ns 0.863ns 0.000ns 0.879ns 0.879ns 0.358ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.862 ns" { debouncer:inst13|u2 debouncer:inst13|carry1~70 debouncer:inst13|carry1 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "1.862 ns" { debouncer:inst13|u2 debouncer:inst13|carry1~70 debouncer:inst13|carry1 } { 0.000ns 1.221ns 0.000ns } { 0.000ns 0.545ns 0.096ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "9.556 ns" { D7_1 D7_1~clkctrl SlowCounter:inst1|Ctemp SlowCounter:inst1|Ctemp~clkctrl debouncer:inst13|carry1 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "9.556 ns" { D7_1 D7_1~combout D7_1~clkctrl SlowCounter:inst1|Ctemp SlowCounter:inst1|Ctemp~clkctrl debouncer:inst13|carry1 } { 0.000ns 0.000ns 2.186ns 0.806ns 3.394ns 0.826ns } { 0.000ns 0.863ns 0.000ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.342 ns" { D7_1 D7_1~clkctrl SlowCounter:inst1|Ctemp debouncer:inst13|cnt[0] rtl~2 debouncer:inst13|u2 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "7.342 ns" { D7_1 D7_1~combout D7_1~clkctrl SlowCounter:inst1|Ctemp debouncer:inst13|cnt[0] rtl~2 debouncer:inst13|u2 } { 0.000ns 0.000ns 2.186ns 0.806ns 0.505ns 0.000ns 0.264ns } { 0.000ns 0.863ns 0.000ns 0.879ns 0.879ns 0.358ns 0.602ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Warning" "WTAN_FULL_MINIMUM_REQUIREMENTS_NOT_MET" "D7_1 1 " "Warning: Can't achieve minimum setup and hold requirement D7_1 along 1 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve minimum setup and hold requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "D7_2 register lpm_dff1:inst6\|lpm_ff:lpm_ff_component\|dffs\[2\] register ChannelProcessor:inst2\|PIXaccum\[2\] -2.514 ns " "Info: Minimum slack time is -2.514 ns for clock \"D7_2\" between source register \"lpm_dff1:inst6\|lpm_ff:lpm_ff_component\|dffs\[2\]\" and destination register \"ChannelProcessor:inst2\|PIXaccum\[2\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.592 ns + Shortest register register " "Info: + Shortest register to register delay is 1.592 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_dff1:inst6\|lpm_ff:lpm_ff_component\|dffs\[2\] 1 REG LCFF_X13_Y12_N3 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X13_Y12_N3; Fanout = 5; REG Node = 'lpm_dff1:inst6\|lpm_ff:lpm_ff_component\|dffs\[2\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.975 ns) + CELL(0.521 ns) 1.496 ns ChannelProcessor:inst2\|PIXaccum\[2\]~117 2 COMB LCCOMB_X13_Y9_N16 1 " "Info: 2: + IC(0.975 ns) + CELL(0.521 ns) = 1.496 ns; Loc. = LCCOMB_X13_Y9_N16; Fanout = 1; COMB Node = 'ChannelProcessor:inst2\|PIXaccum\[2\]~117'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.496 ns" { lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[2] ChannelProcessor:inst2|PIXaccum[2]~117 } "NODE_NAME" } } { "ChannelProcessor.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/ChannelProcessor.vhd" 101 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 1.592 ns ChannelProcessor:inst2\|PIXaccum\[2\] 3 REG LCFF_X13_Y9_N17 5 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 1.592 ns; Loc. = LCFF_X13_Y9_N17; Fanout = 5; REG Node = 'ChannelProcessor:inst2\|PIXaccum\[2\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { ChannelProcessor:inst2|PIXaccum[2]~117 ChannelProcessor:inst2|PIXaccum[2] } "NODE_NAME" } } { "ChannelProcessor.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/ChannelProcessor.vhd" 101 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.617 ns ( 38.76 % ) " "Info: Total cell delay = 0.617 ns ( 38.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.975 ns ( 61.24 % ) " "Info: Total interconnect delay = 0.975 ns ( 61.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.592 ns" { lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[2] ChannelProcessor:inst2|PIXaccum[2]~117 ChannelProcessor:inst2|PIXaccum[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "1.592 ns" { lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[2] ChannelProcessor:inst2|PIXaccum[2]~117 ChannelProcessor:inst2|PIXaccum[2] } { 0.000ns 0.975ns 0.000ns } { 0.000ns 0.521ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "4.106 ns - Smallest register register " "Info: - Smallest register to register requirement is 4.106 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination D7_2 41.666 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"D7_2\" is 41.666 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source D7_2 41.666 ns 0.000 ns  50 " "Info: Clock period of Source clock \"D7_2\" is 41.666 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.097 ns + Smallest " "Info: + Smallest clock skew is 4.097 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "D7_2 destination 8.601 ns + Longest register " "Info: + Longest clock path from clock \"D7_2\" to destination register is 8.601 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.863 ns) 0.863 ns D7_2 1 CLK PIN_125 1 " "Info: 1: + IC(0.000 ns) + CELL(0.863 ns) = 0.863 ns; Loc. = PIN_125; Fanout = 1; CLK Node = 'D7_2'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { D7_2 } "NODE_NAME" } } { "VGA-Camera-2006.bdf" "" { Schematic "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/VGA-Camera-2006.bdf" { { 376 -40 128 392 "D7_2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.206 ns) + CELL(0.000 ns) 3.069 ns D7_2~clkctrl 2 COMB CLKCTRL_G7 202 " "Info: 2: + IC(2.206 ns) + CELL(0.000 ns) = 3.069 ns; Loc. = CLKCTRL_G7; Fanout = 202; COMB Node = 'D7_2~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.206 ns" { D7_2 D7_2~clkctrl } "NODE_NAME" } } { "VGA-Camera-2006.bdf" "" { Schematic "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/VGA-Camera-2006.bdf" { { 376 -40 128 392 "D7_2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.828 ns) + CELL(0.879 ns) 4.776 ns SyncProcessor:inst\|YUV_Cstate\[2\] 3 REG LCFF_X8_Y13_N9 6 " "Info: 3: + IC(0.828 ns) + CELL(0.879 ns) = 4.776 ns; Loc. = LCFF_X8_Y13_N9; Fanout = 6; REG Node = 'SyncProcessor:inst\|YUV_Cstate\[2\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.707 ns" { D7_2~clkctrl SyncProcessor:inst|YUV_Cstate[2] } "NODE_NAME" } } { "SyncProcessor.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/SyncProcessor.vhd" 169 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.388 ns) + CELL(0.461 ns) 5.625 ns rtl~0 4 COMB LCCOMB_X8_Y13_N10 10 " "Info: 4: + IC(0.388 ns) + CELL(0.461 ns) = 5.625 ns; Loc. = LCCOMB_X8_Y13_N10; Fanout = 10; COMB Node = 'rtl~0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.849 ns" { SyncProcessor:inst|YUV_Cstate[2] rtl~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.562 ns) + CELL(0.000 ns) 7.187 ns rtl~0clkctrl 5 COMB CLKCTRL_G1 120 " "Info: 5: + IC(1.562 ns) + CELL(0.000 ns) = 7.187 ns; Loc. = CLKCTRL_G1; Fanout = 120; COMB Node = 'rtl~0clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.562 ns" { rtl~0 rtl~0clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.812 ns) + CELL(0.602 ns) 8.601 ns ChannelProcessor:inst2\|PIXaccum\[2\] 6 REG LCFF_X13_Y9_N17 5 " "Info: 6: + IC(0.812 ns) + CELL(0.602 ns) = 8.601 ns; Loc. = LCFF_X13_Y9_N17; Fanout = 5; REG Node = 'ChannelProcessor:inst2\|PIXaccum\[2\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.414 ns" { rtl~0clkctrl ChannelProcessor:inst2|PIXaccum[2] } "NODE_NAME" } } { "ChannelProcessor.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/ChannelProcessor.vhd" 101 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.805 ns ( 32.61 % ) " "Info: Total cell delay = 2.805 ns ( 32.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.796 ns ( 67.39 % ) " "Info: Total interconnect delay = 5.796 ns ( 67.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "8.601 ns" { D7_2 D7_2~clkctrl SyncProcessor:inst|YUV_Cstate[2] rtl~0 rtl~0clkctrl ChannelProcessor:inst2|PIXaccum[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "8.601 ns" { D7_2 D7_2~combout D7_2~clkctrl SyncProcessor:inst|YUV_Cstate[2] rtl~0 rtl~0clkctrl ChannelProcessor:inst2|PIXaccum[2] } { 0.000ns 0.000ns 2.206ns 0.828ns 0.388ns 1.562ns 0.812ns } { 0.000ns 0.863ns 0.000ns 0.879ns 0.461ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "D7_2 source 4.504 ns - Shortest register " "Info: - Shortest clock path from clock \"D7_2\" to source register is 4.504 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.863 ns) 0.863 ns D7_2 1 CLK PIN_125 1 " "Info: 1: + IC(0.000 ns) + CELL(0.863 ns) = 0.863 ns; Loc. = PIN_125; Fanout = 1; CLK Node = 'D7_2'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { D7_2 } "NODE_NAME" } } { "VGA-Camera-2006.bdf" "" { Schematic "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/VGA-Camera-2006.bdf" { { 376 -40 128 392 "D7_2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.206 ns) + CELL(0.000 ns) 3.069 ns D7_2~clkctrl 2 COMB CLKCTRL_G7 202 " "Info: 2: + IC(2.206 ns) + CELL(0.000 ns) = 3.069 ns; Loc. = CLKCTRL_G7; Fanout = 202; COMB Node = 'D7_2~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.206 ns" { D7_2 D7_2~clkctrl } "NODE_NAME" } } { "VGA-Camera-2006.bdf" "" { Schematic "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/VGA-Camera-2006.bdf" { { 376 -40 128 392 "D7_2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.833 ns) + CELL(0.602 ns) 4.504 ns lpm_dff1:inst6\|lpm_ff:lpm_ff_component\|dffs\[2\] 3 REG LCFF_X13_Y12_N3 5 " "Info: 3: + IC(0.833 ns) + CELL(0.602 ns) = 4.504 ns; Loc. = LCFF_X13_Y12_N3; Fanout = 5; REG Node = 'lpm_dff1:inst6\|lpm_ff:lpm_ff_component\|dffs\[2\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.435 ns" { D7_2~clkctrl lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.465 ns ( 32.53 % ) " "Info: Total cell delay = 1.465 ns ( 32.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.039 ns ( 67.47 % ) " "Info: Total interconnect delay = 3.039 ns ( 67.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.504 ns" { D7_2 D7_2~clkctrl lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "4.504 ns" { D7_2 D7_2~combout D7_2~clkctrl lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[2] } { 0.000ns 0.000ns 2.206ns 0.833ns } { 0.000ns 0.863ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "8.601 ns" { D7_2 D7_2~clkctrl SyncProcessor:inst|YUV_Cstate[2] rtl~0 rtl~0clkctrl ChannelProcessor:inst2|PIXaccum[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "8.601 ns" { D7_2 D7_2~combout D7_2~clkctrl SyncProcessor:inst|YUV_Cstate[2] rtl~0 rtl~0clkctrl ChannelProcessor:inst2|PIXaccum[2] } { 0.000ns 0.000ns 2.206ns 0.828ns 0.388ns 1.562ns 0.812ns } { 0.000ns 0.863ns 0.000ns 0.879ns 0.461ns 0.000ns 0.602ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.504 ns" { D7_2 D7_2~clkctrl lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "4.504 ns" { D7_2 D7_2~combout D7_2~clkctrl lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[2] } { 0.000ns 0.000ns 2.206ns 0.833ns } { 0.000ns 0.863ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "ChannelProcessor.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/ChannelProcessor.vhd" 101 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "8.601 ns" { D7_2 D7_2~clkctrl SyncProcessor:inst|YUV_Cstate[2] rtl~0 rtl~0clkctrl ChannelProcessor:inst2|PIXaccum[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "8.601 ns" { D7_2 D7_2~combout D7_2~clkctrl SyncProcessor:inst|YUV_Cstate[2] rtl~0 rtl~0clkctrl ChannelProcessor:inst2|PIXaccum[2] } { 0.000ns 0.000ns 2.206ns 0.828ns 0.388ns 1.562ns 0.812ns } { 0.000ns 0.863ns 0.000ns 0.879ns 0.461ns 0.000ns 0.602ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.504 ns" { D7_2 D7_2~clkctrl lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "4.504 ns" { D7_2 D7_2~combout D7_2~clkctrl lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[2] } { 0.000ns 0.000ns 2.206ns 0.833ns } { 0.000ns 0.863ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.592 ns" { lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[2] ChannelProcessor:inst2|PIXaccum[2]~117 ChannelProcessor:inst2|PIXaccum[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "1.592 ns" { lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[2] ChannelProcessor:inst2|PIXaccum[2]~117 ChannelProcessor:inst2|PIXaccum[2] } { 0.000ns 0.975ns 0.000ns } { 0.000ns 0.521ns 0.096ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "8.601 ns" { D7_2 D7_2~clkctrl SyncProcessor:inst|YUV_Cstate[2] rtl~0 rtl~0clkctrl ChannelProcessor:inst2|PIXaccum[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "8.601 ns" { D7_2 D7_2~combout D7_2~clkctrl SyncProcessor:inst|YUV_Cstate[2] rtl~0 rtl~0clkctrl ChannelProcessor:inst2|PIXaccum[2] } { 0.000ns 0.000ns 2.206ns 0.828ns 0.388ns 1.562ns 0.812ns } { 0.000ns 0.863ns 0.000ns 0.879ns 0.461ns 0.000ns 0.602ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.504 ns" { D7_2 D7_2~clkctrl lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "4.504 ns" { D7_2 D7_2~combout D7_2~clkctrl lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[2] } { 0.000ns 0.000ns 2.206ns 0.833ns } { 0.000ns 0.863ns 0.000ns 0.602ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Warning" "WTAN_FULL_MINIMUM_REQUIREMENTS_NOT_MET" "D7_2 278 " "Warning: Can't achieve minimum setup and hold requirement D7_2 along 278 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve minimum setup and hold requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "lpm_dff1:inst6\|lpm_ff:lpm_ff_component\|dffs\[2\] D11_2 D7_2 3.573 ns register " "Info: tsu for register \"lpm_dff1:inst6\|lpm_ff:lpm_ff_component\|dffs\[2\]\" (data pin = \"D11_2\", clock pin = \"D7_2\") is 3.573 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.115 ns + Longest pin register " "Info: + Longest pin to register delay is 8.115 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.873 ns) 0.873 ns D11_2 1 PIN PIN_113 2 " "Info: 1: + IC(0.000 ns) + CELL(0.873 ns) = 0.873 ns; Loc. = PIN_113; Fanout = 2; PIN Node = 'D11_2'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { D11_2 } "NODE_NAME" } } { "VGA-Camera-2006.bdf" "" { Schematic "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/VGA-Camera-2006.bdf" { { 208 24 192 224 "D11_2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(6.829 ns) + CELL(0.413 ns) 8.115 ns lpm_dff1:inst6\|lpm_ff:lpm_ff_component\|dffs\[2\] 2 REG LCFF_X13_Y12_N3 5 " "Info: 2: + IC(6.829 ns) + CELL(0.413 ns) = 8.115 ns; Loc. = LCFF_X13_Y12_N3; Fanout = 5; REG Node = 'lpm_dff1:inst6\|lpm_ff:lpm_ff_component\|dffs\[2\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.242 ns" { D11_2 lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.286 ns ( 15.85 % ) " "Info: Total cell delay = 1.286 ns ( 15.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.829 ns ( 84.15 % ) " "Info: Total interconnect delay = 6.829 ns ( 84.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "8.115 ns" { D11_2 lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "8.115 ns" { D11_2 D11_2~combout lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[2] } { 0.000ns 0.000ns 6.829ns } { 0.000ns 0.873ns 0.413ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "D7_2 destination 4.504 ns - Shortest register " "Info: - Shortest clock path from clock \"D7_2\" to destination register is 4.504 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.863 ns) 0.863 ns D7_2 1 CLK PIN_125 1 " "Info: 1: + IC(0.000 ns) + CELL(0.863 ns) = 0.863 ns; Loc. = PIN_125; Fanout = 1; CLK Node = 'D7_2'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { D7_2 } "NODE_NAME" } } { "VGA-Camera-2006.bdf" "" { Schematic "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/VGA-Camera-2006.bdf" { { 376 -40 128 392 "D7_2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.206 ns) + CELL(0.000 ns) 3.069 ns D7_2~clkctrl 2 COMB CLKCTRL_G7 202 " "Info: 2: + IC(2.206 ns) + CELL(0.000 ns) = 3.069 ns; Loc. = CLKCTRL_G7; Fanout = 202; COMB Node = 'D7_2~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.206 ns" { D7_2 D7_2~clkctrl } "NODE_NAME" } } { "VGA-Camera-2006.bdf" "" { Schematic "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/VGA-Camera-2006.bdf" { { 376 -40 128 392 "D7_2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.833 ns) + CELL(0.602 ns) 4.504 ns lpm_dff1:inst6\|lpm_ff:lpm_ff_component\|dffs\[2\] 3 REG LCFF_X13_Y12_N3 5 " "Info: 3: + IC(0.833 ns) + CELL(0.602 ns) = 4.504 ns; Loc. = LCFF_X13_Y12_N3; Fanout = 5; REG Node = 'lpm_dff1:inst6\|lpm_ff:lpm_ff_component\|dffs\[2\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.435 ns" { D7_2~clkctrl lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.465 ns ( 32.53 % ) " "Info: Total cell delay = 1.465 ns ( 32.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.039 ns ( 67.47 % ) " "Info: Total interconnect delay = 3.039 ns ( 67.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.504 ns" { D7_2 D7_2~clkctrl lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "4.504 ns" { D7_2 D7_2~combout D7_2~clkctrl lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[2] } { 0.000ns 0.000ns 2.206ns 0.833ns } { 0.000ns 0.863ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "8.115 ns" { D11_2 lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "8.115 ns" { D11_2 D11_2~combout lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[2] } { 0.000ns 0.000ns 6.829ns } { 0.000ns 0.873ns 0.413ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.504 ns" { D7_2 D7_2~clkctrl lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "4.504 ns" { D7_2 D7_2~combout D7_2~clkctrl lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[2] } { 0.000ns 0.000ns 2.206ns 0.833ns } { 0.000ns 0.863ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "D7_2 LED1 ChannelProcessor:inst2\|PixelMATCH 14.403 ns register " "Info: tco from clock \"D7_2\" to destination pin \"LED1\" through register \"ChannelProcessor:inst2\|PixelMATCH\" is 14.403 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "D7_2 source 8.642 ns + Longest register " "Info: + Longest clock path from clock \"D7_2\" to source register is 8.642 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.863 ns) 0.863 ns D7_2 1 CLK PIN_125 1 " "Info: 1: + IC(0.000 ns) + CELL(0.863 ns) = 0.863 ns; Loc. = PIN_125; Fanout = 1; CLK Node = 'D7_2'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { D7_2 } "NODE_NAME" } } { "VGA-Camera-2006.bdf" "" { Schematic "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/VGA-Camera-2006.bdf" { { 376 -40 128 392 "D7_2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.206 ns) + CELL(0.000 ns) 3.069 ns D7_2~clkctrl 2 COMB CLKCTRL_G7 202 " "Info: 2: + IC(2.206 ns) + CELL(0.000 ns) = 3.069 ns; Loc. = CLKCTRL_G7; Fanout = 202; COMB Node = 'D7_2~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.206 ns" { D7_2 D7_2~clkctrl } "NODE_NAME" } } { "VGA-Camera-2006.bdf" "" { Schematic "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/VGA-Camera-2006.bdf" { { 376 -40 128 392 "D7_2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.828 ns) + CELL(0.879 ns) 4.776 ns SyncProcessor:inst\|YUV_Cstate\[2\] 3 REG LCFF_X8_Y13_N9 6 " "Info: 3: + IC(0.828 ns) + CELL(0.879 ns) = 4.776 ns; Loc. = LCFF_X8_Y13_N9; Fanout = 6; REG Node = 'SyncProcessor:inst\|YUV_Cstate\[2\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.707 ns" { D7_2~clkctrl SyncProcessor:inst|YUV_Cstate[2] } "NODE_NAME" } } { "SyncProcessor.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/SyncProcessor.vhd" 169 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.388 ns) + CELL(0.461 ns) 5.625 ns rtl~0 4 COMB LCCOMB_X8_Y13_N10 10 " "Info: 4: + IC(0.388 ns) + CELL(0.461 ns) = 5.625 ns; Loc. = LCCOMB_X8_Y13_N10; Fanout = 10; COMB Node = 'rtl~0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.849 ns" { SyncProcessor:inst|YUV_Cstate[2] rtl~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.562 ns) + CELL(0.000 ns) 7.187 ns rtl~0clkctrl 5 COMB CLKCTRL_G1 120 " "Info: 5: + IC(1.562 ns) + CELL(0.000 ns) = 7.187 ns; Loc. = CLKCTRL_G1; Fanout = 120; COMB Node = 'rtl~0clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.562 ns" { rtl~0 rtl~0clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.853 ns) + CELL(0.602 ns) 8.642 ns ChannelProcessor:inst2\|PixelMATCH 6 REG LCFF_X13_Y5_N1 1 " "Info: 6: + IC(0.853 ns) + CELL(0.602 ns) = 8.642 ns; Loc. = LCFF_X13_Y5_N1; Fanout = 1; REG Node = 'ChannelProcessor:inst2\|PixelMATCH'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.455 ns" { rtl~0clkctrl ChannelProcessor:inst2|PixelMATCH } "NODE_NAME" } } { "ChannelProcessor.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/ChannelProcessor.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.805 ns ( 32.46 % ) " "Info: Total cell delay = 2.805 ns ( 32.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.837 ns ( 67.54 % ) " "Info: Total interconnect delay = 5.837 ns ( 67.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "8.642 ns" { D7_2 D7_2~clkctrl SyncProcessor:inst|YUV_Cstate[2] rtl~0 rtl~0clkctrl ChannelProcessor:inst2|PixelMATCH } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "8.642 ns" { D7_2 D7_2~combout D7_2~clkctrl SyncProcessor:inst|YUV_Cstate[2] rtl~0 rtl~0clkctrl ChannelProcessor:inst2|PixelMATCH } { 0.000ns 0.000ns 2.206ns 0.828ns 0.388ns 1.562ns 0.853ns } { 0.000ns 0.863ns 0.000ns 0.879ns 0.461ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "ChannelProcessor.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/ChannelProcessor.vhd" 50 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.484 ns + Longest register pin " "Info: + Longest register to pin delay is 5.484 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ChannelProcessor:inst2\|PixelMATCH 1 REG LCFF_X13_Y5_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X13_Y5_N1; Fanout = 1; REG Node = 'ChannelProcessor:inst2\|PixelMATCH'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ChannelProcessor:inst2|PixelMATCH } "NODE_NAME" } } { "ChannelProcessor.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/ChannelProcessor.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.034 ns) + CELL(3.450 ns) 5.484 ns LED1 2 PIN PIN_8 0 " "Info: 2: + IC(2.034 ns) + CELL(3.450 ns) = 5.484 ns; Loc. = PIN_8; Fanout = 0; PIN Node = 'LED1'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.484 ns" { ChannelProcessor:inst2|PixelMATCH LED1 } "NODE_NAME" } } { "VGA-Camera-2006.bdf" "" { Schematic "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/VGA-Camera-2006.bdf" { { 72 1880 2056 88 "LED1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.450 ns ( 62.91 % ) " "Info: Total cell delay = 3.450 ns ( 62.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.034 ns ( 37.09 % ) " "Info: Total interconnect delay = 2.034 ns ( 37.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.484 ns" { ChannelProcessor:inst2|PixelMATCH LED1 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "5.484 ns" { ChannelProcessor:inst2|PixelMATCH LED1 } { 0.000ns 2.034ns } { 0.000ns 3.450ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "8.642 ns" { D7_2 D7_2~clkctrl SyncProcessor:inst|YUV_Cstate[2] rtl~0 rtl~0clkctrl ChannelProcessor:inst2|PixelMATCH } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "8.642 ns" { D7_2 D7_2~combout D7_2~clkctrl SyncProcessor:inst|YUV_Cstate[2] rtl~0 rtl~0clkctrl ChannelProcessor:inst2|PixelMATCH } { 0.000ns 0.000ns 2.206ns 0.828ns 0.388ns 1.562ns 0.853ns } { 0.000ns 0.863ns 0.000ns 0.879ns 0.461ns 0.000ns 0.602ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.484 ns" { ChannelProcessor:inst2|PixelMATCH LED1 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "5.484 ns" { ChannelProcessor:inst2|PixelMATCH LED1 } { 0.000ns 2.034ns } { 0.000ns 3.450ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "D7_ALBot D6_ALBot 9.947 ns Longest " "Info: Longest tpd from source pin \"D7_ALBot\" to destination pin \"D6_ALBot\" is 9.947 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.863 ns) 0.863 ns D7_ALBot 1 PIN PIN_53 1 " "Info: 1: + IC(0.000 ns) + CELL(0.863 ns) = 0.863 ns; Loc. = PIN_53; Fanout = 1; PIN Node = 'D7_ALBot'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { D7_ALBot } "NODE_NAME" } } { "VGA-Camera-2006.bdf" "" { Schematic "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/VGA-Camera-2006.bdf" { { -432 832 1000 -416 "D7_ALBot" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(5.778 ns) + CELL(3.306 ns) 9.947 ns D6_ALBot 2 PIN PIN_52 0 " "Info: 2: + IC(5.778 ns) + CELL(3.306 ns) = 9.947 ns; Loc. = PIN_52; Fanout = 0; PIN Node = 'D6_ALBot'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "9.084 ns" { D7_ALBot D6_ALBot } "NODE_NAME" } } { "VGA-Camera-2006.bdf" "" { Schematic "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/VGA-Camera-2006.bdf" { { -472 1488 1664 -456 "D6_ALBot" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.169 ns ( 41.91 % ) " "Info: Total cell delay = 4.169 ns ( 41.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.778 ns ( 58.09 % ) " "Info: Total interconnect delay = 5.778 ns ( 58.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "9.947 ns" { D7_ALBot D6_ALBot } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "9.947 ns" { D7_ALBot D7_ALBot~combout D6_ALBot } { 0.000ns 0.000ns 5.778ns } { 0.000ns 0.863ns 3.306ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "ChannelProcessor:inst2\|TRAINpixCOUNT\[0\] D7_1 D7_2 2.930 ns register " "Info: th for register \"ChannelProcessor:inst2\|TRAINpixCOUNT\[0\]\" (data pin = \"D7_1\", clock pin = \"D7_2\") is 2.930 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "D7_2 destination 8.627 ns + Longest register " "Info: + Longest clock path from clock \"D7_2\" to destination register is 8.627 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.863 ns) 0.863 ns D7_2 1 CLK PIN_125 1 " "Info: 1: + IC(0.000 ns) + CELL(0.863 ns) = 0.863 ns; Loc. = PIN_125; Fanout = 1; CLK Node = 'D7_2'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { D7_2 } "NODE_NAME" } } { "VGA-Camera-2006.bdf" "" { Schematic "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/VGA-Camera-2006.bdf" { { 376 -40 128 392 "D7_2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.206 ns) + CELL(0.000 ns) 3.069 ns D7_2~clkctrl 2 COMB CLKCTRL_G7 202 " "Info: 2: + IC(2.206 ns) + CELL(0.000 ns) = 3.069 ns; Loc. = CLKCTRL_G7; Fanout = 202; COMB Node = 'D7_2~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.206 ns" { D7_2 D7_2~clkctrl } "NODE_NAME" } } { "VGA-Camera-2006.bdf" "" { Schematic "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/VGA-Camera-2006.bdf" { { 376 -40 128 392 "D7_2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.828 ns) + CELL(0.879 ns) 4.776 ns SyncProcessor:inst\|YUV_Cstate\[2\] 3 REG LCFF_X8_Y13_N9 6 " "Info: 3: + IC(0.828 ns) + CELL(0.879 ns) = 4.776 ns; Loc. = LCFF_X8_Y13_N9; Fanout = 6; REG Node = 'SyncProcessor:inst\|YUV_Cstate\[2\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.707 ns" { D7_2~clkctrl SyncProcessor:inst|YUV_Cstate[2] } "NODE_NAME" } } { "SyncProcessor.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/SyncProcessor.vhd" 169 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.388 ns) + CELL(0.461 ns) 5.625 ns rtl~0 4 COMB LCCOMB_X8_Y13_N10 10 " "Info: 4: + IC(0.388 ns) + CELL(0.461 ns) = 5.625 ns; Loc. = LCCOMB_X8_Y13_N10; Fanout = 10; COMB Node = 'rtl~0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.849 ns" { SyncProcessor:inst|YUV_Cstate[2] rtl~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.562 ns) + CELL(0.000 ns) 7.187 ns rtl~0clkctrl 5 COMB CLKCTRL_G1 120 " "Info: 5: + IC(1.562 ns) + CELL(0.000 ns) = 7.187 ns; Loc. = CLKCTRL_G1; Fanout = 120; COMB Node = 'rtl~0clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.562 ns" { rtl~0 rtl~0clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.838 ns) + CELL(0.602 ns) 8.627 ns ChannelProcessor:inst2\|TRAINpixCOUNT\[0\] 6 REG LCFF_X13_Y13_N17 80 " "Info: 6: + IC(0.838 ns) + CELL(0.602 ns) = 8.627 ns; Loc. = LCFF_X13_Y13_N17; Fanout = 80; REG Node = 'ChannelProcessor:inst2\|TRAINpixCOUNT\[0\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.440 ns" { rtl~0clkctrl ChannelProcessor:inst2|TRAINpixCOUNT[0] } "NODE_NAME" } } { "ChannelProcessor.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/ChannelProcessor.vhd" 101 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.805 ns ( 32.51 % ) " "Info: Total cell delay = 2.805 ns ( 32.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.822 ns ( 67.49 % ) " "Info: Total interconnect delay = 5.822 ns ( 67.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "8.627 ns" { D7_2 D7_2~clkctrl SyncProcessor:inst|YUV_Cstate[2] rtl~0 rtl~0clkctrl ChannelProcessor:inst2|TRAINpixCOUNT[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "8.627 ns" { D7_2 D7_2~combout D7_2~clkctrl SyncProcessor:inst|YUV_Cstate[2] rtl~0 rtl~0clkctrl ChannelProcessor:inst2|TRAINpixCOUNT[0] } { 0.000ns 0.000ns 2.206ns 0.828ns 0.388ns 1.562ns 0.838ns } { 0.000ns 0.863ns 0.000ns 0.879ns 0.461ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "ChannelProcessor.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/ChannelProcessor.vhd" 101 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.983 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.983 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.863 ns) 0.863 ns D7_1 1 CLK PIN_126 2 " "Info: 1: + IC(0.000 ns) + CELL(0.863 ns) = 0.863 ns; Loc. = PIN_126; Fanout = 2; CLK Node = 'D7_1'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { D7_1 } "NODE_NAME" } } { "VGA-Camera-2006.bdf" "" { Schematic "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/VGA-Camera-2006.bdf" { { 448 -40 128 464 "D7_1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.186 ns) + CELL(0.000 ns) 3.049 ns D7_1~clkctrl 2 COMB CLKCTRL_G5 33 " "Info: 2: + IC(2.186 ns) + CELL(0.000 ns) = 3.049 ns; Loc. = CLKCTRL_G5; Fanout = 33; COMB Node = 'D7_1~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.186 ns" { D7_1 D7_1~clkctrl } "NODE_NAME" } } { "VGA-Camera-2006.bdf" "" { Schematic "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/VGA-Camera-2006.bdf" { { 448 -40 128 464 "D7_1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.213 ns) + CELL(0.544 ns) 4.806 ns ChannelProcessor:inst2\|TESTaccumulate~163 3 COMB LCCOMB_X13_Y11_N20 4 " "Info: 3: + IC(1.213 ns) + CELL(0.544 ns) = 4.806 ns; Loc. = LCCOMB_X13_Y11_N20; Fanout = 4; COMB Node = 'ChannelProcessor:inst2\|TESTaccumulate~163'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.757 ns" { D7_1~clkctrl ChannelProcessor:inst2|TESTaccumulate~163 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.903 ns) + CELL(0.178 ns) 5.887 ns ChannelProcessor:inst2\|TRAINpixCOUNT\[0\]~652 4 COMB LCCOMB_X13_Y13_N16 1 " "Info: 4: + IC(0.903 ns) + CELL(0.178 ns) = 5.887 ns; Loc. = LCCOMB_X13_Y13_N16; Fanout = 1; COMB Node = 'ChannelProcessor:inst2\|TRAINpixCOUNT\[0\]~652'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.081 ns" { ChannelProcessor:inst2|TESTaccumulate~163 ChannelProcessor:inst2|TRAINpixCOUNT[0]~652 } "NODE_NAME" } } { "ChannelProcessor.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/ChannelProcessor.vhd" 101 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 5.983 ns ChannelProcessor:inst2\|TRAINpixCOUNT\[0\] 5 REG LCFF_X13_Y13_N17 80 " "Info: 5: + IC(0.000 ns) + CELL(0.096 ns) = 5.983 ns; Loc. = LCFF_X13_Y13_N17; Fanout = 80; REG Node = 'ChannelProcessor:inst2\|TRAINpixCOUNT\[0\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { ChannelProcessor:inst2|TRAINpixCOUNT[0]~652 ChannelProcessor:inst2|TRAINpixCOUNT[0] } "NODE_NAME" } } { "ChannelProcessor.vhd" "" { Text "D:/PROJECTS/VGA-Camera-01.08.06-basic-YUYVmode-INV-UV-channels-COLUMNFixed/ChannelProcessor.vhd" 101 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.681 ns ( 28.10 % ) " "Info: Total cell delay = 1.681 ns ( 28.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.302 ns ( 71.90 % ) " "Info: Total interconnect delay = 4.302 ns ( 71.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.983 ns" { D7_1 D7_1~clkctrl ChannelProcessor:inst2|TESTaccumulate~163 ChannelProcessor:inst2|TRAINpixCOUNT[0]~652 ChannelProcessor:inst2|TRAINpixCOUNT[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "5.983 ns" { D7_1 D7_1~combout D7_1~clkctrl ChannelProcessor:inst2|TESTaccumulate~163 ChannelProcessor:inst2|TRAINpixCOUNT[0]~652 ChannelProcessor:inst2|TRAINpixCOUNT[0] } { 0.000ns 0.000ns 2.186ns 1.213ns 0.903ns 0.000ns } { 0.000ns 0.863ns 0.000ns 0.544ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "8.627 ns" { D7_2 D7_2~clkctrl SyncProcessor:inst|YUV_Cstate[2] rtl~0 rtl~0clkctrl ChannelProcessor:inst2|TRAINpixCOUNT[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "8.627 ns" { D7_2 D7_2~combout D7_2~clkctrl SyncProcessor:inst|YUV_Cstate[2] rtl~0 rtl~0clkctrl ChannelProcessor:inst2|TRAINpixCOUNT[0] } { 0.000ns 0.000ns 2.206ns 0.828ns 0.388ns 1.562ns 0.838ns } { 0.000ns 0.863ns 0.000ns 0.879ns 0.461ns 0.000ns 0.602ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.983 ns" { D7_1 D7_1~clkctrl ChannelProcessor:inst2|TESTaccumulate~163 ChannelProcessor:inst2|TRAINpixCOUNT[0]~652 ChannelProcessor:inst2|TRAINpixCOUNT[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "5.983 ns" { D7_1 D7_1~combout D7_1~clkctrl ChannelProcessor:inst2|TESTaccumulate~163 ChannelProcessor:inst2|TRAINpixCOUNT[0]~652 ChannelProcessor:inst2|TRAINpixCOUNT[0] } { 0.000ns 0.000ns 2.186ns 1.213ns 0.903ns 0.000ns } { 0.000ns 0.863ns 0.000ns 0.544ns 0.178ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Critical Warning" "WTAN_REQUIREMENTS_NOT_MET_SLOW" "" "Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details." {  } {  } 1 0 "Timing requirements for slow timing model timing analysis were not met. See Report window for details." 0 0 "" 0}
{ "Warning" "WTAN_INVALID_ASSIGNMENTS_FOUND" "" "Warning: Found invalid timing assignments -- see Ignored Timing Assignments report for details" {  } {  } 0 0 "Found invalid timing assignments -- see Ignored Timing Assignments report for details" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 7 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "128 " "Info: Allocated 128 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 02 14:12:26 2007 " "Info: Processing ended: Mon Jul 02 14:12:26 2007" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 15 s " "Info: Quartus II Full Compilation was successful. 0 errors, 15 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
