Final Task to Carry out the Gate Level Simulation
Synthesis directory check is important
below files should be present 
Gatelevel netlist 
standard cell library 
Yosys Synthesis Script
here is list of files present (using ls command)
![WhatsApp Image 2024-03-20 at 8 34 25 PM](https://github.com/Suraiya2003/SURAIYA-NAAZ-8/assets/160725650/c3974779-b736-49c9-91a1-34a333e3d502)
BELOW ARE THE OPERATIONS PERFORMED

1.ADD OPERATION
![WhatsApp Image 2024-03-20 at 8 36 46 PM](https://github.com/Suraiya2003/SURAIYA-NAAZ-8/assets/160725650/400a0305-e39b-4b3d-8716-8379ec3fc2a8)
2.SUB OPERATION
![WhatsApp Image 2024-03-20 at 8 41 59 PM](https://github.com/Suraiya2003/SURAIYA-NAAZ-8/assets/160725650/4c1a7988-0d41-4498-9b14-e6b6a4dd5fe6)
3.LOGICAL AND OPERATION
![WhatsApp Image 2024-03-20 at 8 58 47 PM](https://github.com/Suraiya2003/SURAIYA-NAAZ-8/assets/160725650/8ad7800f-50ae-4dd7-89c2-d7bdecbe099a)
4.LOGICAL OR OPERATION
![WhatsApp Image 2024-03-20 at 8 55 46 PM](https://github.com/Suraiya2003/SURAIYA-NAAZ-8/assets/160725650/38bea24e-f385-43c0-a115-996c5a75ae3f)
5.LOGICAL XOR OPERATION
![WhatsApp Image 2024-03-20 at 8 51 11 PM](https://github.com/Suraiya2003/SURAIYA-NAAZ-8/assets/160725650/ac742ce5-4a53-431f-818d-649e784f7541)
