Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (lin64) Build 1909853 Thu Jun 15 18:39:10 MDT 2017
| Date         : Thu May 14 16:38:06 2020
| Host         : linux running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file arpeggiator_timing_summary_routed.rpt -rpx arpeggiator_timing_summary_routed.rpx
| Design       : arpeggiator
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.17 2017-05-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.406      -68.897                     22                  157        0.174        0.000                      0                  157        4.500        0.000                       0                    98  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -3.406      -68.897                     22                  157        0.174        0.000                      0                  157        4.500        0.000                       0                    98  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           22  Failing Endpoints,  Worst Slack       -3.406ns,  Total Violation      -68.897ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.174ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.406ns  (required time - arrival time)
  Source:                 f_base_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.896ns  (logic 6.708ns (52.014%)  route 6.188ns (47.986%))
  Logic Levels:           20  (CARRY4=8 LUT1=1 LUT2=1 LUT3=3 LUT4=3 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 15.005 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.707     5.309    CLK100MHZ_IBUF_BUFG
    SLICE_X1Y109         FDRE                                         r  f_base_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y109         FDRE (Prop_fdre_C_Q)         0.456     5.765 r  f_base_reg[3]/Q
                         net (fo=26, routed)          0.821     6.587    f_base[3]
    SLICE_X3Y109         LUT3 (Prop_lut3_I1_O)        0.154     6.741 r  clkdiv[12]_i_147/O
                         net (fo=2, routed)           0.560     7.300    clkdiv[12]_i_147_n_0
    SLICE_X3Y109         LUT4 (Prop_lut4_I3_O)        0.327     7.627 r  clkdiv[12]_i_151/O
                         net (fo=1, routed)           0.000     7.627    clkdiv[12]_i_151_n_0
    SLICE_X3Y109         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.028 r  clkdiv_reg[12]_i_123/CO[3]
                         net (fo=1, routed)           0.000     8.028    clkdiv_reg[12]_i_123_n_0
    SLICE_X3Y110         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.267 r  clkdiv_reg[12]_i_118/O[2]
                         net (fo=2, routed)           0.326     8.594    clkdiv_reg[12]_i_118_n_5
    SLICE_X2Y109         LUT3 (Prop_lut3_I0_O)        0.302     8.896 r  clkdiv[12]_i_102/O
                         net (fo=2, routed)           0.732     9.627    clkdiv[12]_i_102_n_0
    SLICE_X4Y109         LUT4 (Prop_lut4_I3_O)        0.124     9.751 r  clkdiv[12]_i_106/O
                         net (fo=1, routed)           0.000     9.751    clkdiv[12]_i_106_n_0
    SLICE_X4Y109         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.152 r  clkdiv_reg[12]_i_85/CO[3]
                         net (fo=1, routed)           0.000    10.152    clkdiv_reg[12]_i_85_n_0
    SLICE_X4Y110         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.486 r  clkdiv_reg[12]_i_82/O[1]
                         net (fo=6, routed)           0.534    11.020    clkdiv_reg[12]_i_82_n_6
    SLICE_X5Y109         LUT2 (Prop_lut2_I1_O)        0.303    11.323 r  clkdiv[12]_i_166/O
                         net (fo=1, routed)           0.000    11.323    clkdiv[12]_i_166_n_0
    SLICE_X5Y109         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.855 r  clkdiv_reg[12]_i_133/CO[3]
                         net (fo=1, routed)           0.000    11.855    clkdiv_reg[12]_i_133_n_0
    SLICE_X5Y110         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.077 r  clkdiv_reg[12]_i_111/O[0]
                         net (fo=3, routed)           0.743    12.820    clkdiv_reg[12]_i_111_n_7
    SLICE_X6Y109         LUT4 (Prop_lut4_I1_O)        0.299    13.119 r  clkdiv[12]_i_115/O
                         net (fo=1, routed)           0.000    13.119    clkdiv[12]_i_115_n_0
    SLICE_X6Y109         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    13.693 f  clkdiv_reg[12]_i_86/CO[2]
                         net (fo=6, routed)           0.487    14.181    clkdiv_reg[12]_i_86_n_1
    SLICE_X7Y111         LUT6 (Prop_lut6_I0_O)        0.310    14.491 f  clkdiv[12]_i_83/O
                         net (fo=4, routed)           0.307    14.798    clkdiv[12]_i_83_n_0
    SLICE_X5Y111         LUT5 (Prop_lut5_I2_O)        0.124    14.922 r  clkdiv[12]_i_73/O
                         net (fo=2, routed)           0.549    15.471    clkdiv[12]_i_73_n_0
    SLICE_X5Y114         LUT3 (Prop_lut3_I0_O)        0.124    15.595 r  clkdiv[12]_i_38/O
                         net (fo=1, routed)           0.000    15.595    clkdiv[12]_i_38_n_0
    SLICE_X5Y114         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    16.235 f  clkdiv_reg[12]_i_13/O[3]
                         net (fo=1, routed)           0.306    16.540    clkdiv_reg[12]_i_13_n_4
    SLICE_X7Y113         LUT6 (Prop_lut6_I5_O)        0.306    16.846 f  clkdiv[12]_i_8/O
                         net (fo=1, routed)           0.000    16.846    clkdiv[12]_i_8_n_0
    SLICE_X7Y113         MUXF7 (Prop_muxf7_I0_O)      0.238    17.084 f  clkdiv_reg[12]_i_3/O
                         net (fo=4, routed)           0.284    17.368    clkdiv_reg[12]_i_3_n_0
    SLICE_X7Y113         LUT1 (Prop_lut1_I0_O)        0.298    17.666 r  clkdiv[12]_i_1/O
                         net (fo=19, routed)          0.540    18.206    addra
    SLICE_X4Y112         FDRE                                         r  clkdiv_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.583    15.005    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y112         FDRE                                         r  clkdiv_reg[1]/C
                         clock pessimism              0.259    15.264    
                         clock uncertainty           -0.035    15.229    
    SLICE_X4Y112         FDRE (Setup_fdre_C_R)       -0.429    14.800    clkdiv_reg[1]
  -------------------------------------------------------------------
                         required time                         14.800    
                         arrival time                         -18.206    
  -------------------------------------------------------------------
                         slack                                 -3.406    

Slack (VIOLATED) :        -3.406ns  (required time - arrival time)
  Source:                 f_base_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.896ns  (logic 6.708ns (52.014%)  route 6.188ns (47.986%))
  Logic Levels:           20  (CARRY4=8 LUT1=1 LUT2=1 LUT3=3 LUT4=3 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 15.005 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.707     5.309    CLK100MHZ_IBUF_BUFG
    SLICE_X1Y109         FDRE                                         r  f_base_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y109         FDRE (Prop_fdre_C_Q)         0.456     5.765 r  f_base_reg[3]/Q
                         net (fo=26, routed)          0.821     6.587    f_base[3]
    SLICE_X3Y109         LUT3 (Prop_lut3_I1_O)        0.154     6.741 r  clkdiv[12]_i_147/O
                         net (fo=2, routed)           0.560     7.300    clkdiv[12]_i_147_n_0
    SLICE_X3Y109         LUT4 (Prop_lut4_I3_O)        0.327     7.627 r  clkdiv[12]_i_151/O
                         net (fo=1, routed)           0.000     7.627    clkdiv[12]_i_151_n_0
    SLICE_X3Y109         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.028 r  clkdiv_reg[12]_i_123/CO[3]
                         net (fo=1, routed)           0.000     8.028    clkdiv_reg[12]_i_123_n_0
    SLICE_X3Y110         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.267 r  clkdiv_reg[12]_i_118/O[2]
                         net (fo=2, routed)           0.326     8.594    clkdiv_reg[12]_i_118_n_5
    SLICE_X2Y109         LUT3 (Prop_lut3_I0_O)        0.302     8.896 r  clkdiv[12]_i_102/O
                         net (fo=2, routed)           0.732     9.627    clkdiv[12]_i_102_n_0
    SLICE_X4Y109         LUT4 (Prop_lut4_I3_O)        0.124     9.751 r  clkdiv[12]_i_106/O
                         net (fo=1, routed)           0.000     9.751    clkdiv[12]_i_106_n_0
    SLICE_X4Y109         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.152 r  clkdiv_reg[12]_i_85/CO[3]
                         net (fo=1, routed)           0.000    10.152    clkdiv_reg[12]_i_85_n_0
    SLICE_X4Y110         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.486 r  clkdiv_reg[12]_i_82/O[1]
                         net (fo=6, routed)           0.534    11.020    clkdiv_reg[12]_i_82_n_6
    SLICE_X5Y109         LUT2 (Prop_lut2_I1_O)        0.303    11.323 r  clkdiv[12]_i_166/O
                         net (fo=1, routed)           0.000    11.323    clkdiv[12]_i_166_n_0
    SLICE_X5Y109         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.855 r  clkdiv_reg[12]_i_133/CO[3]
                         net (fo=1, routed)           0.000    11.855    clkdiv_reg[12]_i_133_n_0
    SLICE_X5Y110         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.077 r  clkdiv_reg[12]_i_111/O[0]
                         net (fo=3, routed)           0.743    12.820    clkdiv_reg[12]_i_111_n_7
    SLICE_X6Y109         LUT4 (Prop_lut4_I1_O)        0.299    13.119 r  clkdiv[12]_i_115/O
                         net (fo=1, routed)           0.000    13.119    clkdiv[12]_i_115_n_0
    SLICE_X6Y109         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    13.693 f  clkdiv_reg[12]_i_86/CO[2]
                         net (fo=6, routed)           0.487    14.181    clkdiv_reg[12]_i_86_n_1
    SLICE_X7Y111         LUT6 (Prop_lut6_I0_O)        0.310    14.491 f  clkdiv[12]_i_83/O
                         net (fo=4, routed)           0.307    14.798    clkdiv[12]_i_83_n_0
    SLICE_X5Y111         LUT5 (Prop_lut5_I2_O)        0.124    14.922 r  clkdiv[12]_i_73/O
                         net (fo=2, routed)           0.549    15.471    clkdiv[12]_i_73_n_0
    SLICE_X5Y114         LUT3 (Prop_lut3_I0_O)        0.124    15.595 r  clkdiv[12]_i_38/O
                         net (fo=1, routed)           0.000    15.595    clkdiv[12]_i_38_n_0
    SLICE_X5Y114         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    16.235 f  clkdiv_reg[12]_i_13/O[3]
                         net (fo=1, routed)           0.306    16.540    clkdiv_reg[12]_i_13_n_4
    SLICE_X7Y113         LUT6 (Prop_lut6_I5_O)        0.306    16.846 f  clkdiv[12]_i_8/O
                         net (fo=1, routed)           0.000    16.846    clkdiv[12]_i_8_n_0
    SLICE_X7Y113         MUXF7 (Prop_muxf7_I0_O)      0.238    17.084 f  clkdiv_reg[12]_i_3/O
                         net (fo=4, routed)           0.284    17.368    clkdiv_reg[12]_i_3_n_0
    SLICE_X7Y113         LUT1 (Prop_lut1_I0_O)        0.298    17.666 r  clkdiv[12]_i_1/O
                         net (fo=19, routed)          0.540    18.206    addra
    SLICE_X4Y112         FDRE                                         r  clkdiv_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.583    15.005    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y112         FDRE                                         r  clkdiv_reg[2]/C
                         clock pessimism              0.259    15.264    
                         clock uncertainty           -0.035    15.229    
    SLICE_X4Y112         FDRE (Setup_fdre_C_R)       -0.429    14.800    clkdiv_reg[2]
  -------------------------------------------------------------------
                         required time                         14.800    
                         arrival time                         -18.206    
  -------------------------------------------------------------------
                         slack                                 -3.406    

Slack (VIOLATED) :        -3.406ns  (required time - arrival time)
  Source:                 f_base_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.896ns  (logic 6.708ns (52.014%)  route 6.188ns (47.986%))
  Logic Levels:           20  (CARRY4=8 LUT1=1 LUT2=1 LUT3=3 LUT4=3 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 15.005 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.707     5.309    CLK100MHZ_IBUF_BUFG
    SLICE_X1Y109         FDRE                                         r  f_base_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y109         FDRE (Prop_fdre_C_Q)         0.456     5.765 r  f_base_reg[3]/Q
                         net (fo=26, routed)          0.821     6.587    f_base[3]
    SLICE_X3Y109         LUT3 (Prop_lut3_I1_O)        0.154     6.741 r  clkdiv[12]_i_147/O
                         net (fo=2, routed)           0.560     7.300    clkdiv[12]_i_147_n_0
    SLICE_X3Y109         LUT4 (Prop_lut4_I3_O)        0.327     7.627 r  clkdiv[12]_i_151/O
                         net (fo=1, routed)           0.000     7.627    clkdiv[12]_i_151_n_0
    SLICE_X3Y109         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.028 r  clkdiv_reg[12]_i_123/CO[3]
                         net (fo=1, routed)           0.000     8.028    clkdiv_reg[12]_i_123_n_0
    SLICE_X3Y110         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.267 r  clkdiv_reg[12]_i_118/O[2]
                         net (fo=2, routed)           0.326     8.594    clkdiv_reg[12]_i_118_n_5
    SLICE_X2Y109         LUT3 (Prop_lut3_I0_O)        0.302     8.896 r  clkdiv[12]_i_102/O
                         net (fo=2, routed)           0.732     9.627    clkdiv[12]_i_102_n_0
    SLICE_X4Y109         LUT4 (Prop_lut4_I3_O)        0.124     9.751 r  clkdiv[12]_i_106/O
                         net (fo=1, routed)           0.000     9.751    clkdiv[12]_i_106_n_0
    SLICE_X4Y109         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.152 r  clkdiv_reg[12]_i_85/CO[3]
                         net (fo=1, routed)           0.000    10.152    clkdiv_reg[12]_i_85_n_0
    SLICE_X4Y110         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.486 r  clkdiv_reg[12]_i_82/O[1]
                         net (fo=6, routed)           0.534    11.020    clkdiv_reg[12]_i_82_n_6
    SLICE_X5Y109         LUT2 (Prop_lut2_I1_O)        0.303    11.323 r  clkdiv[12]_i_166/O
                         net (fo=1, routed)           0.000    11.323    clkdiv[12]_i_166_n_0
    SLICE_X5Y109         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.855 r  clkdiv_reg[12]_i_133/CO[3]
                         net (fo=1, routed)           0.000    11.855    clkdiv_reg[12]_i_133_n_0
    SLICE_X5Y110         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.077 r  clkdiv_reg[12]_i_111/O[0]
                         net (fo=3, routed)           0.743    12.820    clkdiv_reg[12]_i_111_n_7
    SLICE_X6Y109         LUT4 (Prop_lut4_I1_O)        0.299    13.119 r  clkdiv[12]_i_115/O
                         net (fo=1, routed)           0.000    13.119    clkdiv[12]_i_115_n_0
    SLICE_X6Y109         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    13.693 f  clkdiv_reg[12]_i_86/CO[2]
                         net (fo=6, routed)           0.487    14.181    clkdiv_reg[12]_i_86_n_1
    SLICE_X7Y111         LUT6 (Prop_lut6_I0_O)        0.310    14.491 f  clkdiv[12]_i_83/O
                         net (fo=4, routed)           0.307    14.798    clkdiv[12]_i_83_n_0
    SLICE_X5Y111         LUT5 (Prop_lut5_I2_O)        0.124    14.922 r  clkdiv[12]_i_73/O
                         net (fo=2, routed)           0.549    15.471    clkdiv[12]_i_73_n_0
    SLICE_X5Y114         LUT3 (Prop_lut3_I0_O)        0.124    15.595 r  clkdiv[12]_i_38/O
                         net (fo=1, routed)           0.000    15.595    clkdiv[12]_i_38_n_0
    SLICE_X5Y114         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    16.235 f  clkdiv_reg[12]_i_13/O[3]
                         net (fo=1, routed)           0.306    16.540    clkdiv_reg[12]_i_13_n_4
    SLICE_X7Y113         LUT6 (Prop_lut6_I5_O)        0.306    16.846 f  clkdiv[12]_i_8/O
                         net (fo=1, routed)           0.000    16.846    clkdiv[12]_i_8_n_0
    SLICE_X7Y113         MUXF7 (Prop_muxf7_I0_O)      0.238    17.084 f  clkdiv_reg[12]_i_3/O
                         net (fo=4, routed)           0.284    17.368    clkdiv_reg[12]_i_3_n_0
    SLICE_X7Y113         LUT1 (Prop_lut1_I0_O)        0.298    17.666 r  clkdiv[12]_i_1/O
                         net (fo=19, routed)          0.540    18.206    addra
    SLICE_X4Y112         FDRE                                         r  clkdiv_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.583    15.005    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y112         FDRE                                         r  clkdiv_reg[3]/C
                         clock pessimism              0.259    15.264    
                         clock uncertainty           -0.035    15.229    
    SLICE_X4Y112         FDRE (Setup_fdre_C_R)       -0.429    14.800    clkdiv_reg[3]
  -------------------------------------------------------------------
                         required time                         14.800    
                         arrival time                         -18.206    
  -------------------------------------------------------------------
                         slack                                 -3.406    

Slack (VIOLATED) :        -3.406ns  (required time - arrival time)
  Source:                 f_base_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.896ns  (logic 6.708ns (52.014%)  route 6.188ns (47.986%))
  Logic Levels:           20  (CARRY4=8 LUT1=1 LUT2=1 LUT3=3 LUT4=3 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 15.005 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.707     5.309    CLK100MHZ_IBUF_BUFG
    SLICE_X1Y109         FDRE                                         r  f_base_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y109         FDRE (Prop_fdre_C_Q)         0.456     5.765 r  f_base_reg[3]/Q
                         net (fo=26, routed)          0.821     6.587    f_base[3]
    SLICE_X3Y109         LUT3 (Prop_lut3_I1_O)        0.154     6.741 r  clkdiv[12]_i_147/O
                         net (fo=2, routed)           0.560     7.300    clkdiv[12]_i_147_n_0
    SLICE_X3Y109         LUT4 (Prop_lut4_I3_O)        0.327     7.627 r  clkdiv[12]_i_151/O
                         net (fo=1, routed)           0.000     7.627    clkdiv[12]_i_151_n_0
    SLICE_X3Y109         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.028 r  clkdiv_reg[12]_i_123/CO[3]
                         net (fo=1, routed)           0.000     8.028    clkdiv_reg[12]_i_123_n_0
    SLICE_X3Y110         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.267 r  clkdiv_reg[12]_i_118/O[2]
                         net (fo=2, routed)           0.326     8.594    clkdiv_reg[12]_i_118_n_5
    SLICE_X2Y109         LUT3 (Prop_lut3_I0_O)        0.302     8.896 r  clkdiv[12]_i_102/O
                         net (fo=2, routed)           0.732     9.627    clkdiv[12]_i_102_n_0
    SLICE_X4Y109         LUT4 (Prop_lut4_I3_O)        0.124     9.751 r  clkdiv[12]_i_106/O
                         net (fo=1, routed)           0.000     9.751    clkdiv[12]_i_106_n_0
    SLICE_X4Y109         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.152 r  clkdiv_reg[12]_i_85/CO[3]
                         net (fo=1, routed)           0.000    10.152    clkdiv_reg[12]_i_85_n_0
    SLICE_X4Y110         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.486 r  clkdiv_reg[12]_i_82/O[1]
                         net (fo=6, routed)           0.534    11.020    clkdiv_reg[12]_i_82_n_6
    SLICE_X5Y109         LUT2 (Prop_lut2_I1_O)        0.303    11.323 r  clkdiv[12]_i_166/O
                         net (fo=1, routed)           0.000    11.323    clkdiv[12]_i_166_n_0
    SLICE_X5Y109         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.855 r  clkdiv_reg[12]_i_133/CO[3]
                         net (fo=1, routed)           0.000    11.855    clkdiv_reg[12]_i_133_n_0
    SLICE_X5Y110         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.077 r  clkdiv_reg[12]_i_111/O[0]
                         net (fo=3, routed)           0.743    12.820    clkdiv_reg[12]_i_111_n_7
    SLICE_X6Y109         LUT4 (Prop_lut4_I1_O)        0.299    13.119 r  clkdiv[12]_i_115/O
                         net (fo=1, routed)           0.000    13.119    clkdiv[12]_i_115_n_0
    SLICE_X6Y109         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    13.693 f  clkdiv_reg[12]_i_86/CO[2]
                         net (fo=6, routed)           0.487    14.181    clkdiv_reg[12]_i_86_n_1
    SLICE_X7Y111         LUT6 (Prop_lut6_I0_O)        0.310    14.491 f  clkdiv[12]_i_83/O
                         net (fo=4, routed)           0.307    14.798    clkdiv[12]_i_83_n_0
    SLICE_X5Y111         LUT5 (Prop_lut5_I2_O)        0.124    14.922 r  clkdiv[12]_i_73/O
                         net (fo=2, routed)           0.549    15.471    clkdiv[12]_i_73_n_0
    SLICE_X5Y114         LUT3 (Prop_lut3_I0_O)        0.124    15.595 r  clkdiv[12]_i_38/O
                         net (fo=1, routed)           0.000    15.595    clkdiv[12]_i_38_n_0
    SLICE_X5Y114         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    16.235 f  clkdiv_reg[12]_i_13/O[3]
                         net (fo=1, routed)           0.306    16.540    clkdiv_reg[12]_i_13_n_4
    SLICE_X7Y113         LUT6 (Prop_lut6_I5_O)        0.306    16.846 f  clkdiv[12]_i_8/O
                         net (fo=1, routed)           0.000    16.846    clkdiv[12]_i_8_n_0
    SLICE_X7Y113         MUXF7 (Prop_muxf7_I0_O)      0.238    17.084 f  clkdiv_reg[12]_i_3/O
                         net (fo=4, routed)           0.284    17.368    clkdiv_reg[12]_i_3_n_0
    SLICE_X7Y113         LUT1 (Prop_lut1_I0_O)        0.298    17.666 r  clkdiv[12]_i_1/O
                         net (fo=19, routed)          0.540    18.206    addra
    SLICE_X4Y112         FDRE                                         r  clkdiv_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.583    15.005    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y112         FDRE                                         r  clkdiv_reg[4]/C
                         clock pessimism              0.259    15.264    
                         clock uncertainty           -0.035    15.229    
    SLICE_X4Y112         FDRE (Setup_fdre_C_R)       -0.429    14.800    clkdiv_reg[4]
  -------------------------------------------------------------------
                         required time                         14.800    
                         arrival time                         -18.206    
  -------------------------------------------------------------------
                         slack                                 -3.406    

Slack (VIOLATED) :        -3.391ns  (required time - arrival time)
  Source:                 f_base_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.881ns  (logic 6.708ns (52.077%)  route 6.173ns (47.923%))
  Logic Levels:           20  (CARRY4=8 LUT1=1 LUT2=1 LUT3=3 LUT4=3 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 15.004 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.707     5.309    CLK100MHZ_IBUF_BUFG
    SLICE_X1Y109         FDRE                                         r  f_base_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y109         FDRE (Prop_fdre_C_Q)         0.456     5.765 r  f_base_reg[3]/Q
                         net (fo=26, routed)          0.821     6.587    f_base[3]
    SLICE_X3Y109         LUT3 (Prop_lut3_I1_O)        0.154     6.741 r  clkdiv[12]_i_147/O
                         net (fo=2, routed)           0.560     7.300    clkdiv[12]_i_147_n_0
    SLICE_X3Y109         LUT4 (Prop_lut4_I3_O)        0.327     7.627 r  clkdiv[12]_i_151/O
                         net (fo=1, routed)           0.000     7.627    clkdiv[12]_i_151_n_0
    SLICE_X3Y109         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.028 r  clkdiv_reg[12]_i_123/CO[3]
                         net (fo=1, routed)           0.000     8.028    clkdiv_reg[12]_i_123_n_0
    SLICE_X3Y110         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.267 r  clkdiv_reg[12]_i_118/O[2]
                         net (fo=2, routed)           0.326     8.594    clkdiv_reg[12]_i_118_n_5
    SLICE_X2Y109         LUT3 (Prop_lut3_I0_O)        0.302     8.896 r  clkdiv[12]_i_102/O
                         net (fo=2, routed)           0.732     9.627    clkdiv[12]_i_102_n_0
    SLICE_X4Y109         LUT4 (Prop_lut4_I3_O)        0.124     9.751 r  clkdiv[12]_i_106/O
                         net (fo=1, routed)           0.000     9.751    clkdiv[12]_i_106_n_0
    SLICE_X4Y109         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.152 r  clkdiv_reg[12]_i_85/CO[3]
                         net (fo=1, routed)           0.000    10.152    clkdiv_reg[12]_i_85_n_0
    SLICE_X4Y110         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.486 r  clkdiv_reg[12]_i_82/O[1]
                         net (fo=6, routed)           0.534    11.020    clkdiv_reg[12]_i_82_n_6
    SLICE_X5Y109         LUT2 (Prop_lut2_I1_O)        0.303    11.323 r  clkdiv[12]_i_166/O
                         net (fo=1, routed)           0.000    11.323    clkdiv[12]_i_166_n_0
    SLICE_X5Y109         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.855 r  clkdiv_reg[12]_i_133/CO[3]
                         net (fo=1, routed)           0.000    11.855    clkdiv_reg[12]_i_133_n_0
    SLICE_X5Y110         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.077 r  clkdiv_reg[12]_i_111/O[0]
                         net (fo=3, routed)           0.743    12.820    clkdiv_reg[12]_i_111_n_7
    SLICE_X6Y109         LUT4 (Prop_lut4_I1_O)        0.299    13.119 r  clkdiv[12]_i_115/O
                         net (fo=1, routed)           0.000    13.119    clkdiv[12]_i_115_n_0
    SLICE_X6Y109         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    13.693 f  clkdiv_reg[12]_i_86/CO[2]
                         net (fo=6, routed)           0.487    14.181    clkdiv_reg[12]_i_86_n_1
    SLICE_X7Y111         LUT6 (Prop_lut6_I0_O)        0.310    14.491 f  clkdiv[12]_i_83/O
                         net (fo=4, routed)           0.307    14.798    clkdiv[12]_i_83_n_0
    SLICE_X5Y111         LUT5 (Prop_lut5_I2_O)        0.124    14.922 r  clkdiv[12]_i_73/O
                         net (fo=2, routed)           0.549    15.471    clkdiv[12]_i_73_n_0
    SLICE_X5Y114         LUT3 (Prop_lut3_I0_O)        0.124    15.595 r  clkdiv[12]_i_38/O
                         net (fo=1, routed)           0.000    15.595    clkdiv[12]_i_38_n_0
    SLICE_X5Y114         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    16.235 f  clkdiv_reg[12]_i_13/O[3]
                         net (fo=1, routed)           0.306    16.540    clkdiv_reg[12]_i_13_n_4
    SLICE_X7Y113         LUT6 (Prop_lut6_I5_O)        0.306    16.846 f  clkdiv[12]_i_8/O
                         net (fo=1, routed)           0.000    16.846    clkdiv[12]_i_8_n_0
    SLICE_X7Y113         MUXF7 (Prop_muxf7_I0_O)      0.238    17.084 f  clkdiv_reg[12]_i_3/O
                         net (fo=4, routed)           0.284    17.368    clkdiv_reg[12]_i_3_n_0
    SLICE_X7Y113         LUT1 (Prop_lut1_I0_O)        0.298    17.666 r  clkdiv[12]_i_1/O
                         net (fo=19, routed)          0.524    18.190    addra
    SLICE_X4Y114         FDRE                                         r  clkdiv_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.582    15.004    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y114         FDRE                                         r  clkdiv_reg[10]/C
                         clock pessimism              0.259    15.263    
                         clock uncertainty           -0.035    15.228    
    SLICE_X4Y114         FDRE (Setup_fdre_C_R)       -0.429    14.799    clkdiv_reg[10]
  -------------------------------------------------------------------
                         required time                         14.799    
                         arrival time                         -18.190    
  -------------------------------------------------------------------
                         slack                                 -3.391    

Slack (VIOLATED) :        -3.391ns  (required time - arrival time)
  Source:                 f_base_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.881ns  (logic 6.708ns (52.077%)  route 6.173ns (47.923%))
  Logic Levels:           20  (CARRY4=8 LUT1=1 LUT2=1 LUT3=3 LUT4=3 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 15.004 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.707     5.309    CLK100MHZ_IBUF_BUFG
    SLICE_X1Y109         FDRE                                         r  f_base_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y109         FDRE (Prop_fdre_C_Q)         0.456     5.765 r  f_base_reg[3]/Q
                         net (fo=26, routed)          0.821     6.587    f_base[3]
    SLICE_X3Y109         LUT3 (Prop_lut3_I1_O)        0.154     6.741 r  clkdiv[12]_i_147/O
                         net (fo=2, routed)           0.560     7.300    clkdiv[12]_i_147_n_0
    SLICE_X3Y109         LUT4 (Prop_lut4_I3_O)        0.327     7.627 r  clkdiv[12]_i_151/O
                         net (fo=1, routed)           0.000     7.627    clkdiv[12]_i_151_n_0
    SLICE_X3Y109         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.028 r  clkdiv_reg[12]_i_123/CO[3]
                         net (fo=1, routed)           0.000     8.028    clkdiv_reg[12]_i_123_n_0
    SLICE_X3Y110         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.267 r  clkdiv_reg[12]_i_118/O[2]
                         net (fo=2, routed)           0.326     8.594    clkdiv_reg[12]_i_118_n_5
    SLICE_X2Y109         LUT3 (Prop_lut3_I0_O)        0.302     8.896 r  clkdiv[12]_i_102/O
                         net (fo=2, routed)           0.732     9.627    clkdiv[12]_i_102_n_0
    SLICE_X4Y109         LUT4 (Prop_lut4_I3_O)        0.124     9.751 r  clkdiv[12]_i_106/O
                         net (fo=1, routed)           0.000     9.751    clkdiv[12]_i_106_n_0
    SLICE_X4Y109         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.152 r  clkdiv_reg[12]_i_85/CO[3]
                         net (fo=1, routed)           0.000    10.152    clkdiv_reg[12]_i_85_n_0
    SLICE_X4Y110         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.486 r  clkdiv_reg[12]_i_82/O[1]
                         net (fo=6, routed)           0.534    11.020    clkdiv_reg[12]_i_82_n_6
    SLICE_X5Y109         LUT2 (Prop_lut2_I1_O)        0.303    11.323 r  clkdiv[12]_i_166/O
                         net (fo=1, routed)           0.000    11.323    clkdiv[12]_i_166_n_0
    SLICE_X5Y109         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.855 r  clkdiv_reg[12]_i_133/CO[3]
                         net (fo=1, routed)           0.000    11.855    clkdiv_reg[12]_i_133_n_0
    SLICE_X5Y110         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.077 r  clkdiv_reg[12]_i_111/O[0]
                         net (fo=3, routed)           0.743    12.820    clkdiv_reg[12]_i_111_n_7
    SLICE_X6Y109         LUT4 (Prop_lut4_I1_O)        0.299    13.119 r  clkdiv[12]_i_115/O
                         net (fo=1, routed)           0.000    13.119    clkdiv[12]_i_115_n_0
    SLICE_X6Y109         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    13.693 f  clkdiv_reg[12]_i_86/CO[2]
                         net (fo=6, routed)           0.487    14.181    clkdiv_reg[12]_i_86_n_1
    SLICE_X7Y111         LUT6 (Prop_lut6_I0_O)        0.310    14.491 f  clkdiv[12]_i_83/O
                         net (fo=4, routed)           0.307    14.798    clkdiv[12]_i_83_n_0
    SLICE_X5Y111         LUT5 (Prop_lut5_I2_O)        0.124    14.922 r  clkdiv[12]_i_73/O
                         net (fo=2, routed)           0.549    15.471    clkdiv[12]_i_73_n_0
    SLICE_X5Y114         LUT3 (Prop_lut3_I0_O)        0.124    15.595 r  clkdiv[12]_i_38/O
                         net (fo=1, routed)           0.000    15.595    clkdiv[12]_i_38_n_0
    SLICE_X5Y114         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    16.235 f  clkdiv_reg[12]_i_13/O[3]
                         net (fo=1, routed)           0.306    16.540    clkdiv_reg[12]_i_13_n_4
    SLICE_X7Y113         LUT6 (Prop_lut6_I5_O)        0.306    16.846 f  clkdiv[12]_i_8/O
                         net (fo=1, routed)           0.000    16.846    clkdiv[12]_i_8_n_0
    SLICE_X7Y113         MUXF7 (Prop_muxf7_I0_O)      0.238    17.084 f  clkdiv_reg[12]_i_3/O
                         net (fo=4, routed)           0.284    17.368    clkdiv_reg[12]_i_3_n_0
    SLICE_X7Y113         LUT1 (Prop_lut1_I0_O)        0.298    17.666 r  clkdiv[12]_i_1/O
                         net (fo=19, routed)          0.524    18.190    addra
    SLICE_X4Y114         FDRE                                         r  clkdiv_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.582    15.004    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y114         FDRE                                         r  clkdiv_reg[11]/C
                         clock pessimism              0.259    15.263    
                         clock uncertainty           -0.035    15.228    
    SLICE_X4Y114         FDRE (Setup_fdre_C_R)       -0.429    14.799    clkdiv_reg[11]
  -------------------------------------------------------------------
                         required time                         14.799    
                         arrival time                         -18.190    
  -------------------------------------------------------------------
                         slack                                 -3.391    

Slack (VIOLATED) :        -3.391ns  (required time - arrival time)
  Source:                 f_base_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.881ns  (logic 6.708ns (52.077%)  route 6.173ns (47.923%))
  Logic Levels:           20  (CARRY4=8 LUT1=1 LUT2=1 LUT3=3 LUT4=3 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 15.004 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.707     5.309    CLK100MHZ_IBUF_BUFG
    SLICE_X1Y109         FDRE                                         r  f_base_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y109         FDRE (Prop_fdre_C_Q)         0.456     5.765 r  f_base_reg[3]/Q
                         net (fo=26, routed)          0.821     6.587    f_base[3]
    SLICE_X3Y109         LUT3 (Prop_lut3_I1_O)        0.154     6.741 r  clkdiv[12]_i_147/O
                         net (fo=2, routed)           0.560     7.300    clkdiv[12]_i_147_n_0
    SLICE_X3Y109         LUT4 (Prop_lut4_I3_O)        0.327     7.627 r  clkdiv[12]_i_151/O
                         net (fo=1, routed)           0.000     7.627    clkdiv[12]_i_151_n_0
    SLICE_X3Y109         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.028 r  clkdiv_reg[12]_i_123/CO[3]
                         net (fo=1, routed)           0.000     8.028    clkdiv_reg[12]_i_123_n_0
    SLICE_X3Y110         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.267 r  clkdiv_reg[12]_i_118/O[2]
                         net (fo=2, routed)           0.326     8.594    clkdiv_reg[12]_i_118_n_5
    SLICE_X2Y109         LUT3 (Prop_lut3_I0_O)        0.302     8.896 r  clkdiv[12]_i_102/O
                         net (fo=2, routed)           0.732     9.627    clkdiv[12]_i_102_n_0
    SLICE_X4Y109         LUT4 (Prop_lut4_I3_O)        0.124     9.751 r  clkdiv[12]_i_106/O
                         net (fo=1, routed)           0.000     9.751    clkdiv[12]_i_106_n_0
    SLICE_X4Y109         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.152 r  clkdiv_reg[12]_i_85/CO[3]
                         net (fo=1, routed)           0.000    10.152    clkdiv_reg[12]_i_85_n_0
    SLICE_X4Y110         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.486 r  clkdiv_reg[12]_i_82/O[1]
                         net (fo=6, routed)           0.534    11.020    clkdiv_reg[12]_i_82_n_6
    SLICE_X5Y109         LUT2 (Prop_lut2_I1_O)        0.303    11.323 r  clkdiv[12]_i_166/O
                         net (fo=1, routed)           0.000    11.323    clkdiv[12]_i_166_n_0
    SLICE_X5Y109         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.855 r  clkdiv_reg[12]_i_133/CO[3]
                         net (fo=1, routed)           0.000    11.855    clkdiv_reg[12]_i_133_n_0
    SLICE_X5Y110         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.077 r  clkdiv_reg[12]_i_111/O[0]
                         net (fo=3, routed)           0.743    12.820    clkdiv_reg[12]_i_111_n_7
    SLICE_X6Y109         LUT4 (Prop_lut4_I1_O)        0.299    13.119 r  clkdiv[12]_i_115/O
                         net (fo=1, routed)           0.000    13.119    clkdiv[12]_i_115_n_0
    SLICE_X6Y109         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    13.693 f  clkdiv_reg[12]_i_86/CO[2]
                         net (fo=6, routed)           0.487    14.181    clkdiv_reg[12]_i_86_n_1
    SLICE_X7Y111         LUT6 (Prop_lut6_I0_O)        0.310    14.491 f  clkdiv[12]_i_83/O
                         net (fo=4, routed)           0.307    14.798    clkdiv[12]_i_83_n_0
    SLICE_X5Y111         LUT5 (Prop_lut5_I2_O)        0.124    14.922 r  clkdiv[12]_i_73/O
                         net (fo=2, routed)           0.549    15.471    clkdiv[12]_i_73_n_0
    SLICE_X5Y114         LUT3 (Prop_lut3_I0_O)        0.124    15.595 r  clkdiv[12]_i_38/O
                         net (fo=1, routed)           0.000    15.595    clkdiv[12]_i_38_n_0
    SLICE_X5Y114         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    16.235 f  clkdiv_reg[12]_i_13/O[3]
                         net (fo=1, routed)           0.306    16.540    clkdiv_reg[12]_i_13_n_4
    SLICE_X7Y113         LUT6 (Prop_lut6_I5_O)        0.306    16.846 f  clkdiv[12]_i_8/O
                         net (fo=1, routed)           0.000    16.846    clkdiv[12]_i_8_n_0
    SLICE_X7Y113         MUXF7 (Prop_muxf7_I0_O)      0.238    17.084 f  clkdiv_reg[12]_i_3/O
                         net (fo=4, routed)           0.284    17.368    clkdiv_reg[12]_i_3_n_0
    SLICE_X7Y113         LUT1 (Prop_lut1_I0_O)        0.298    17.666 r  clkdiv[12]_i_1/O
                         net (fo=19, routed)          0.524    18.190    addra
    SLICE_X4Y114         FDRE                                         r  clkdiv_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.582    15.004    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y114         FDRE                                         r  clkdiv_reg[12]/C
                         clock pessimism              0.259    15.263    
                         clock uncertainty           -0.035    15.228    
    SLICE_X4Y114         FDRE (Setup_fdre_C_R)       -0.429    14.799    clkdiv_reg[12]
  -------------------------------------------------------------------
                         required time                         14.799    
                         arrival time                         -18.190    
  -------------------------------------------------------------------
                         slack                                 -3.391    

Slack (VIOLATED) :        -3.391ns  (required time - arrival time)
  Source:                 f_base_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.881ns  (logic 6.708ns (52.077%)  route 6.173ns (47.923%))
  Logic Levels:           20  (CARRY4=8 LUT1=1 LUT2=1 LUT3=3 LUT4=3 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 15.004 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.707     5.309    CLK100MHZ_IBUF_BUFG
    SLICE_X1Y109         FDRE                                         r  f_base_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y109         FDRE (Prop_fdre_C_Q)         0.456     5.765 r  f_base_reg[3]/Q
                         net (fo=26, routed)          0.821     6.587    f_base[3]
    SLICE_X3Y109         LUT3 (Prop_lut3_I1_O)        0.154     6.741 r  clkdiv[12]_i_147/O
                         net (fo=2, routed)           0.560     7.300    clkdiv[12]_i_147_n_0
    SLICE_X3Y109         LUT4 (Prop_lut4_I3_O)        0.327     7.627 r  clkdiv[12]_i_151/O
                         net (fo=1, routed)           0.000     7.627    clkdiv[12]_i_151_n_0
    SLICE_X3Y109         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.028 r  clkdiv_reg[12]_i_123/CO[3]
                         net (fo=1, routed)           0.000     8.028    clkdiv_reg[12]_i_123_n_0
    SLICE_X3Y110         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.267 r  clkdiv_reg[12]_i_118/O[2]
                         net (fo=2, routed)           0.326     8.594    clkdiv_reg[12]_i_118_n_5
    SLICE_X2Y109         LUT3 (Prop_lut3_I0_O)        0.302     8.896 r  clkdiv[12]_i_102/O
                         net (fo=2, routed)           0.732     9.627    clkdiv[12]_i_102_n_0
    SLICE_X4Y109         LUT4 (Prop_lut4_I3_O)        0.124     9.751 r  clkdiv[12]_i_106/O
                         net (fo=1, routed)           0.000     9.751    clkdiv[12]_i_106_n_0
    SLICE_X4Y109         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.152 r  clkdiv_reg[12]_i_85/CO[3]
                         net (fo=1, routed)           0.000    10.152    clkdiv_reg[12]_i_85_n_0
    SLICE_X4Y110         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.486 r  clkdiv_reg[12]_i_82/O[1]
                         net (fo=6, routed)           0.534    11.020    clkdiv_reg[12]_i_82_n_6
    SLICE_X5Y109         LUT2 (Prop_lut2_I1_O)        0.303    11.323 r  clkdiv[12]_i_166/O
                         net (fo=1, routed)           0.000    11.323    clkdiv[12]_i_166_n_0
    SLICE_X5Y109         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.855 r  clkdiv_reg[12]_i_133/CO[3]
                         net (fo=1, routed)           0.000    11.855    clkdiv_reg[12]_i_133_n_0
    SLICE_X5Y110         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.077 r  clkdiv_reg[12]_i_111/O[0]
                         net (fo=3, routed)           0.743    12.820    clkdiv_reg[12]_i_111_n_7
    SLICE_X6Y109         LUT4 (Prop_lut4_I1_O)        0.299    13.119 r  clkdiv[12]_i_115/O
                         net (fo=1, routed)           0.000    13.119    clkdiv[12]_i_115_n_0
    SLICE_X6Y109         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    13.693 f  clkdiv_reg[12]_i_86/CO[2]
                         net (fo=6, routed)           0.487    14.181    clkdiv_reg[12]_i_86_n_1
    SLICE_X7Y111         LUT6 (Prop_lut6_I0_O)        0.310    14.491 f  clkdiv[12]_i_83/O
                         net (fo=4, routed)           0.307    14.798    clkdiv[12]_i_83_n_0
    SLICE_X5Y111         LUT5 (Prop_lut5_I2_O)        0.124    14.922 r  clkdiv[12]_i_73/O
                         net (fo=2, routed)           0.549    15.471    clkdiv[12]_i_73_n_0
    SLICE_X5Y114         LUT3 (Prop_lut3_I0_O)        0.124    15.595 r  clkdiv[12]_i_38/O
                         net (fo=1, routed)           0.000    15.595    clkdiv[12]_i_38_n_0
    SLICE_X5Y114         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    16.235 f  clkdiv_reg[12]_i_13/O[3]
                         net (fo=1, routed)           0.306    16.540    clkdiv_reg[12]_i_13_n_4
    SLICE_X7Y113         LUT6 (Prop_lut6_I5_O)        0.306    16.846 f  clkdiv[12]_i_8/O
                         net (fo=1, routed)           0.000    16.846    clkdiv[12]_i_8_n_0
    SLICE_X7Y113         MUXF7 (Prop_muxf7_I0_O)      0.238    17.084 f  clkdiv_reg[12]_i_3/O
                         net (fo=4, routed)           0.284    17.368    clkdiv_reg[12]_i_3_n_0
    SLICE_X7Y113         LUT1 (Prop_lut1_I0_O)        0.298    17.666 r  clkdiv[12]_i_1/O
                         net (fo=19, routed)          0.524    18.190    addra
    SLICE_X4Y114         FDRE                                         r  clkdiv_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.582    15.004    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y114         FDRE                                         r  clkdiv_reg[9]/C
                         clock pessimism              0.259    15.263    
                         clock uncertainty           -0.035    15.228    
    SLICE_X4Y114         FDRE (Setup_fdre_C_R)       -0.429    14.799    clkdiv_reg[9]
  -------------------------------------------------------------------
                         required time                         14.799    
                         arrival time                         -18.190    
  -------------------------------------------------------------------
                         slack                                 -3.391    

Slack (VIOLATED) :        -3.302ns  (required time - arrival time)
  Source:                 f_base_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.792ns  (logic 6.708ns (52.440%)  route 6.084ns (47.560%))
  Logic Levels:           20  (CARRY4=8 LUT1=1 LUT2=1 LUT3=3 LUT4=3 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 15.004 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.707     5.309    CLK100MHZ_IBUF_BUFG
    SLICE_X1Y109         FDRE                                         r  f_base_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y109         FDRE (Prop_fdre_C_Q)         0.456     5.765 r  f_base_reg[3]/Q
                         net (fo=26, routed)          0.821     6.587    f_base[3]
    SLICE_X3Y109         LUT3 (Prop_lut3_I1_O)        0.154     6.741 r  clkdiv[12]_i_147/O
                         net (fo=2, routed)           0.560     7.300    clkdiv[12]_i_147_n_0
    SLICE_X3Y109         LUT4 (Prop_lut4_I3_O)        0.327     7.627 r  clkdiv[12]_i_151/O
                         net (fo=1, routed)           0.000     7.627    clkdiv[12]_i_151_n_0
    SLICE_X3Y109         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.028 r  clkdiv_reg[12]_i_123/CO[3]
                         net (fo=1, routed)           0.000     8.028    clkdiv_reg[12]_i_123_n_0
    SLICE_X3Y110         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.267 r  clkdiv_reg[12]_i_118/O[2]
                         net (fo=2, routed)           0.326     8.594    clkdiv_reg[12]_i_118_n_5
    SLICE_X2Y109         LUT3 (Prop_lut3_I0_O)        0.302     8.896 r  clkdiv[12]_i_102/O
                         net (fo=2, routed)           0.732     9.627    clkdiv[12]_i_102_n_0
    SLICE_X4Y109         LUT4 (Prop_lut4_I3_O)        0.124     9.751 r  clkdiv[12]_i_106/O
                         net (fo=1, routed)           0.000     9.751    clkdiv[12]_i_106_n_0
    SLICE_X4Y109         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.152 r  clkdiv_reg[12]_i_85/CO[3]
                         net (fo=1, routed)           0.000    10.152    clkdiv_reg[12]_i_85_n_0
    SLICE_X4Y110         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.486 r  clkdiv_reg[12]_i_82/O[1]
                         net (fo=6, routed)           0.534    11.020    clkdiv_reg[12]_i_82_n_6
    SLICE_X5Y109         LUT2 (Prop_lut2_I1_O)        0.303    11.323 r  clkdiv[12]_i_166/O
                         net (fo=1, routed)           0.000    11.323    clkdiv[12]_i_166_n_0
    SLICE_X5Y109         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.855 r  clkdiv_reg[12]_i_133/CO[3]
                         net (fo=1, routed)           0.000    11.855    clkdiv_reg[12]_i_133_n_0
    SLICE_X5Y110         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.077 r  clkdiv_reg[12]_i_111/O[0]
                         net (fo=3, routed)           0.743    12.820    clkdiv_reg[12]_i_111_n_7
    SLICE_X6Y109         LUT4 (Prop_lut4_I1_O)        0.299    13.119 r  clkdiv[12]_i_115/O
                         net (fo=1, routed)           0.000    13.119    clkdiv[12]_i_115_n_0
    SLICE_X6Y109         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    13.693 f  clkdiv_reg[12]_i_86/CO[2]
                         net (fo=6, routed)           0.487    14.181    clkdiv_reg[12]_i_86_n_1
    SLICE_X7Y111         LUT6 (Prop_lut6_I0_O)        0.310    14.491 f  clkdiv[12]_i_83/O
                         net (fo=4, routed)           0.307    14.798    clkdiv[12]_i_83_n_0
    SLICE_X5Y111         LUT5 (Prop_lut5_I2_O)        0.124    14.922 r  clkdiv[12]_i_73/O
                         net (fo=2, routed)           0.549    15.471    clkdiv[12]_i_73_n_0
    SLICE_X5Y114         LUT3 (Prop_lut3_I0_O)        0.124    15.595 r  clkdiv[12]_i_38/O
                         net (fo=1, routed)           0.000    15.595    clkdiv[12]_i_38_n_0
    SLICE_X5Y114         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    16.235 f  clkdiv_reg[12]_i_13/O[3]
                         net (fo=1, routed)           0.306    16.540    clkdiv_reg[12]_i_13_n_4
    SLICE_X7Y113         LUT6 (Prop_lut6_I5_O)        0.306    16.846 f  clkdiv[12]_i_8/O
                         net (fo=1, routed)           0.000    16.846    clkdiv[12]_i_8_n_0
    SLICE_X7Y113         MUXF7 (Prop_muxf7_I0_O)      0.238    17.084 f  clkdiv_reg[12]_i_3/O
                         net (fo=4, routed)           0.284    17.368    clkdiv_reg[12]_i_3_n_0
    SLICE_X7Y113         LUT1 (Prop_lut1_I0_O)        0.298    17.666 r  clkdiv[12]_i_1/O
                         net (fo=19, routed)          0.435    18.101    addra
    SLICE_X7Y113         FDRE                                         r  clkdiv_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.582    15.004    CLK100MHZ_IBUF_BUFG
    SLICE_X7Y113         FDRE                                         r  clkdiv_reg[0]/C
                         clock pessimism              0.259    15.263    
                         clock uncertainty           -0.035    15.228    
    SLICE_X7Y113         FDRE (Setup_fdre_C_R)       -0.429    14.799    clkdiv_reg[0]
  -------------------------------------------------------------------
                         required time                         14.799    
                         arrival time                         -18.101    
  -------------------------------------------------------------------
                         slack                                 -3.302    

Slack (VIOLATED) :        -3.259ns  (required time - arrival time)
  Source:                 f_base_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.749ns  (logic 6.708ns (52.616%)  route 6.041ns (47.384%))
  Logic Levels:           20  (CARRY4=8 LUT1=1 LUT2=1 LUT3=3 LUT4=3 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 15.004 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.707     5.309    CLK100MHZ_IBUF_BUFG
    SLICE_X1Y109         FDRE                                         r  f_base_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y109         FDRE (Prop_fdre_C_Q)         0.456     5.765 r  f_base_reg[3]/Q
                         net (fo=26, routed)          0.821     6.587    f_base[3]
    SLICE_X3Y109         LUT3 (Prop_lut3_I1_O)        0.154     6.741 r  clkdiv[12]_i_147/O
                         net (fo=2, routed)           0.560     7.300    clkdiv[12]_i_147_n_0
    SLICE_X3Y109         LUT4 (Prop_lut4_I3_O)        0.327     7.627 r  clkdiv[12]_i_151/O
                         net (fo=1, routed)           0.000     7.627    clkdiv[12]_i_151_n_0
    SLICE_X3Y109         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.028 r  clkdiv_reg[12]_i_123/CO[3]
                         net (fo=1, routed)           0.000     8.028    clkdiv_reg[12]_i_123_n_0
    SLICE_X3Y110         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.267 r  clkdiv_reg[12]_i_118/O[2]
                         net (fo=2, routed)           0.326     8.594    clkdiv_reg[12]_i_118_n_5
    SLICE_X2Y109         LUT3 (Prop_lut3_I0_O)        0.302     8.896 r  clkdiv[12]_i_102/O
                         net (fo=2, routed)           0.732     9.627    clkdiv[12]_i_102_n_0
    SLICE_X4Y109         LUT4 (Prop_lut4_I3_O)        0.124     9.751 r  clkdiv[12]_i_106/O
                         net (fo=1, routed)           0.000     9.751    clkdiv[12]_i_106_n_0
    SLICE_X4Y109         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.152 r  clkdiv_reg[12]_i_85/CO[3]
                         net (fo=1, routed)           0.000    10.152    clkdiv_reg[12]_i_85_n_0
    SLICE_X4Y110         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.486 r  clkdiv_reg[12]_i_82/O[1]
                         net (fo=6, routed)           0.534    11.020    clkdiv_reg[12]_i_82_n_6
    SLICE_X5Y109         LUT2 (Prop_lut2_I1_O)        0.303    11.323 r  clkdiv[12]_i_166/O
                         net (fo=1, routed)           0.000    11.323    clkdiv[12]_i_166_n_0
    SLICE_X5Y109         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.855 r  clkdiv_reg[12]_i_133/CO[3]
                         net (fo=1, routed)           0.000    11.855    clkdiv_reg[12]_i_133_n_0
    SLICE_X5Y110         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.077 r  clkdiv_reg[12]_i_111/O[0]
                         net (fo=3, routed)           0.743    12.820    clkdiv_reg[12]_i_111_n_7
    SLICE_X6Y109         LUT4 (Prop_lut4_I1_O)        0.299    13.119 r  clkdiv[12]_i_115/O
                         net (fo=1, routed)           0.000    13.119    clkdiv[12]_i_115_n_0
    SLICE_X6Y109         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    13.693 f  clkdiv_reg[12]_i_86/CO[2]
                         net (fo=6, routed)           0.487    14.181    clkdiv_reg[12]_i_86_n_1
    SLICE_X7Y111         LUT6 (Prop_lut6_I0_O)        0.310    14.491 f  clkdiv[12]_i_83/O
                         net (fo=4, routed)           0.307    14.798    clkdiv[12]_i_83_n_0
    SLICE_X5Y111         LUT5 (Prop_lut5_I2_O)        0.124    14.922 r  clkdiv[12]_i_73/O
                         net (fo=2, routed)           0.549    15.471    clkdiv[12]_i_73_n_0
    SLICE_X5Y114         LUT3 (Prop_lut3_I0_O)        0.124    15.595 r  clkdiv[12]_i_38/O
                         net (fo=1, routed)           0.000    15.595    clkdiv[12]_i_38_n_0
    SLICE_X5Y114         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    16.235 f  clkdiv_reg[12]_i_13/O[3]
                         net (fo=1, routed)           0.306    16.540    clkdiv_reg[12]_i_13_n_4
    SLICE_X7Y113         LUT6 (Prop_lut6_I5_O)        0.306    16.846 f  clkdiv[12]_i_8/O
                         net (fo=1, routed)           0.000    16.846    clkdiv[12]_i_8_n_0
    SLICE_X7Y113         MUXF7 (Prop_muxf7_I0_O)      0.238    17.084 f  clkdiv_reg[12]_i_3/O
                         net (fo=4, routed)           0.284    17.368    clkdiv_reg[12]_i_3_n_0
    SLICE_X7Y113         LUT1 (Prop_lut1_I0_O)        0.298    17.666 r  clkdiv[12]_i_1/O
                         net (fo=19, routed)          0.392    18.058    addra
    SLICE_X4Y113         FDRE                                         r  clkdiv_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.582    15.004    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y113         FDRE                                         r  clkdiv_reg[5]/C
                         clock pessimism              0.259    15.263    
                         clock uncertainty           -0.035    15.228    
    SLICE_X4Y113         FDRE (Setup_fdre_C_R)       -0.429    14.799    clkdiv_reg[5]
  -------------------------------------------------------------------
                         required time                         14.799    
                         arrival time                         -18.058    
  -------------------------------------------------------------------
                         slack                                 -3.259    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 PWM_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_mod/new_pwm_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.593     1.512    CLK100MHZ_IBUF_BUFG
    SLICE_X7Y114         FDRE                                         r  PWM_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y114         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  PWM_reg[3]/Q
                         net (fo=1, routed)           0.116     1.770    pwm_mod/Q[3]
    SLICE_X7Y116         FDRE                                         r  pwm_mod/new_pwm_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.860     2.026    pwm_mod/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y116         FDRE                                         r  pwm_mod/new_pwm_reg[3]/C
                         clock pessimism             -0.500     1.525    
    SLICE_X7Y116         FDRE (Hold_fdre_C_D)         0.070     1.595    pwm_mod/new_pwm_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 rep_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addra_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.209ns (68.426%)  route 0.096ns (31.574%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.594     1.513    CLK100MHZ_IBUF_BUFG
    SLICE_X6Y112         FDRE                                         r  rep_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y112         FDRE (Prop_fdre_C_Q)         0.164     1.677 r  rep_reg[0]/Q
                         net (fo=13, routed)          0.096     1.774    rep_reg_n_0_[0]
    SLICE_X7Y112         LUT6 (Prop_lut6_I3_O)        0.045     1.819 r  addra[3]_i_1/O
                         net (fo=1, routed)           0.000     1.819    addra[3]_i_1_n_0
    SLICE_X7Y112         FDRE                                         r  addra_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.863     2.029    CLK100MHZ_IBUF_BUFG
    SLICE_X7Y112         FDRE                                         r  addra_reg[3]/C
                         clock pessimism             -0.502     1.526    
    SLICE_X7Y112         FDRE (Hold_fdre_C_D)         0.092     1.618    addra_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 addra_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addra_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.601%)  route 0.126ns (40.399%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.594     1.513    CLK100MHZ_IBUF_BUFG
    SLICE_X7Y112         FDRE                                         r  addra_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y112         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  addra_reg[3]/Q
                         net (fo=10, routed)          0.126     1.781    addra_reg_n_0_[3]
    SLICE_X5Y112         LUT6 (Prop_lut6_I1_O)        0.045     1.826 r  addra[5]_i_1/O
                         net (fo=1, routed)           0.000     1.826    addra[5]_i_1_n_0
    SLICE_X5Y112         FDRE                                         r  addra_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.863     2.029    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y112         FDRE                                         r  addra_reg[5]/C
                         clock pessimism             -0.500     1.528    
    SLICE_X5Y112         FDRE (Hold_fdre_C_D)         0.091     1.619    addra_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 PWM_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_mod/new_pwm_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.565     1.484    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y115         FDRE                                         r  PWM_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y115         FDRE (Prop_fdre_C_Q)         0.164     1.648 r  PWM_reg[7]/Q
                         net (fo=1, routed)           0.110     1.758    pwm_mod/Q[7]
    SLICE_X8Y116         FDRE                                         r  pwm_mod/new_pwm_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.833     1.998    pwm_mod/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y116         FDRE                                         r  pwm_mod/new_pwm_reg[7]/C
                         clock pessimism             -0.500     1.497    
    SLICE_X8Y116         FDRE (Hold_fdre_C_D)         0.052     1.549    pwm_mod/new_pwm_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 note_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.246ns (72.919%)  route 0.091ns (27.081%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.596     1.515    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y111         FDRE                                         r  note_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y111         FDRE (Prop_fdre_C_Q)         0.148     1.663 r  note_reg[1]/Q
                         net (fo=4, routed)           0.091     1.755    LED_OBUF[1]
    SLICE_X2Y111         LUT6 (Prop_lut6_I4_O)        0.098     1.853 r  note[2]_i_1/O
                         net (fo=1, routed)           0.000     1.853    note[2]_i_1_n_0
    SLICE_X2Y111         FDRE                                         r  note_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.869     2.034    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y111         FDRE                                         r  note_reg[2]/C
                         clock pessimism             -0.518     1.515    
    SLICE_X2Y111         FDRE (Hold_fdre_C_D)         0.121     1.636    note_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 PWM_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_mod/new_pwm_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.639%)  route 0.120ns (48.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.593     1.512    CLK100MHZ_IBUF_BUFG
    SLICE_X7Y114         FDRE                                         r  PWM_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y114         FDRE (Prop_fdre_C_Q)         0.128     1.640 r  PWM_reg[4]/Q
                         net (fo=1, routed)           0.120     1.760    pwm_mod/Q[4]
    SLICE_X7Y116         FDRE                                         r  pwm_mod/new_pwm_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.860     2.026    pwm_mod/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y116         FDRE                                         r  pwm_mod/new_pwm_reg[4]/C
                         clock pessimism             -0.500     1.525    
    SLICE_X7Y116         FDRE (Hold_fdre_C_D)         0.012     1.537    pwm_mod/new_pwm_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 PWM_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_mod/new_pwm_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.164ns (44.924%)  route 0.201ns (55.076%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.565     1.484    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y115         FDRE                                         r  PWM_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y115         FDRE (Prop_fdre_C_Q)         0.164     1.648 r  PWM_reg[1]/Q
                         net (fo=1, routed)           0.201     1.849    pwm_mod/Q[1]
    SLICE_X7Y115         FDRE                                         r  pwm_mod/new_pwm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.861     2.027    pwm_mod/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y115         FDRE                                         r  pwm_mod/new_pwm_reg[1]/C
                         clock pessimism             -0.479     1.547    
    SLICE_X7Y115         FDRE (Hold_fdre_C_D)         0.066     1.613    pwm_mod/new_pwm_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 PWM_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_mod/new_pwm_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.458%)  route 0.183ns (56.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.593     1.512    CLK100MHZ_IBUF_BUFG
    SLICE_X7Y114         FDRE                                         r  PWM_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y114         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  PWM_reg[5]/Q
                         net (fo=1, routed)           0.183     1.837    pwm_mod/Q[5]
    SLICE_X7Y115         FDRE                                         r  pwm_mod/new_pwm_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.861     2.027    pwm_mod/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y115         FDRE                                         r  pwm_mod/new_pwm_reg[5]/C
                         clock pessimism             -0.500     1.526    
    SLICE_X7Y115         FDRE (Hold_fdre_C_D)         0.072     1.598    pwm_mod/new_pwm_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 pwm_mod/PWM_ramp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_mod/PWM_ramp_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.209ns (56.483%)  route 0.161ns (43.517%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.589     1.508    pwm_mod/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y119         FDRE                                         r  pwm_mod/PWM_ramp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y119         FDRE (Prop_fdre_C_Q)         0.164     1.672 r  pwm_mod/PWM_ramp_reg[7]/Q
                         net (fo=7, routed)           0.161     1.833    pwm_mod/PWM_ramp_reg__0[7]
    SLICE_X6Y119         LUT3 (Prop_lut3_I2_O)        0.045     1.878 r  pwm_mod/PWM_ramp[7]_i_1/O
                         net (fo=1, routed)           0.000     1.878    pwm_mod/p_0_in[7]
    SLICE_X6Y119         FDRE                                         r  pwm_mod/PWM_ramp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.857     2.023    pwm_mod/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y119         FDRE                                         r  pwm_mod/PWM_ramp_reg[7]/C
                         clock pessimism             -0.514     1.508    
    SLICE_X6Y119         FDRE (Hold_fdre_C_D)         0.121     1.629    pwm_mod/PWM_ramp_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 pwm_mod/PWM_ramp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_mod/PWM_ramp_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.179%)  route 0.163ns (43.821%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.589     1.508    pwm_mod/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y119         FDRE                                         r  pwm_mod/PWM_ramp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y119         FDRE (Prop_fdre_C_Q)         0.164     1.672 r  pwm_mod/PWM_ramp_reg[7]/Q
                         net (fo=7, routed)           0.163     1.835    pwm_mod/PWM_ramp_reg__0[7]
    SLICE_X6Y119         LUT6 (Prop_lut6_I3_O)        0.045     1.880 r  pwm_mod/PWM_ramp[10]_i_1/O
                         net (fo=1, routed)           0.000     1.880    pwm_mod/p_0_in[10]
    SLICE_X6Y119         FDRE                                         r  pwm_mod/PWM_ramp_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.857     2.023    pwm_mod/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y119         FDRE                                         r  pwm_mod/PWM_ramp_reg[10]/C
                         clock pessimism             -0.514     1.508    
    SLICE_X6Y119         FDRE (Hold_fdre_C_D)         0.120     1.628    pwm_mod/PWM_ramp_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y46    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y46    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X8Y115    PWM_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X8Y115    PWM_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X8Y115    PWM_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X8Y115    PWM_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y114    PWM_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y114    PWM_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y114    PWM_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y115    PWM_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y115    PWM_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y115    PWM_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y115    PWM_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y114    PWM_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y114    PWM_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y114    PWM_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y114    PWM_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y115    PWM_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y115    PWM_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y112    clkdiv_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y112    clkdiv_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y112    clkdiv_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y112    clkdiv_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y112    note_switch_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y112    note_switch_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y112    note_switch_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y112    note_switch_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y112    phase_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y112    addra_reg[0]/C



