// coreBuilder: This is an automated C header file. DO NOT EDIT.

// ------------------------------------------------------------------------------
// 
// Copyright 2024 Synopsys, INC.
// 
// This Synopsys IP and all associated documentation are proprietary to
// Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
// written license agreement with Synopsys, Inc. All other use, reproduction,
// modification, or distribution of the Synopsys IP or the associated
// documentation is strictly prohibited.
// Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
//            Inclusivity and Diversity" (Refer to article 000036315 at
//                        https://solvnetplus.synopsys.com)
// 
// Component Name   : DWC_ddrctl_lpddr54
// Component Version: 1.60a-lca00
// Release Type     : LCA
// Build ID         : 0.0.0.0.TreMctl_302.DwsDdrChip_8.26.6.DwsDdrctlTop_5.12.7
// ------------------------------------------------------------------------------


#ifndef __DWC_DDRCTL_CINIT_CFG_DYN_H__
#define __DWC_DDRCTL_CINIT_CFG_DYN_H__

/**
 * @brief Structure to hold programming intent for the dynamic register fields.
 */
typedef struct tag_dwc_ddrctl_cinit_cfg_dyn {
	uint32_rnd_t mr_type[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t mpr_en[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t pda_en[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t sw_init_int[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t mr_rank[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t mr_addr[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t mr_cid[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t mrr_done_clr[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t dis_mrrw_trfc[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t ppr_en[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t ppr_pgmpst_en[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t pba_mode[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t mr_wr[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t mr_data[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t mr_device_sel[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t derate_enable;
	uint32_rnd_t derate_mr4_pause_fc;
	uint32_rnd_t dis_trefi_x6x8;
	uint32_rnd_t derate_temp_limit_intr_clr_rank0[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t derate_temp_limit_intr_clr_rank1[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t derate_temp_limit_intr_clr_rank2[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t derate_temp_limit_intr_clr_rank3[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t selfref_en[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t powerdown_en[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t actv_pd_en[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t en_dfi_dram_clk_disable[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t mpsm_en[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t selfref_sw[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t stay_in_selfref[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t dis_cam_drain_selfref[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t lpddr4_sr_allowed[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t dsm_en[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t mpsm_pd_en[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t mpsm_deep_pd_en[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t hw_lp_en[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t refresh_burst;
	uint32_rnd_t refresh_burst_2x;
	uint32_rnd_t mixed_refsb_hi_thr;
	uint32_rnd_t dis_auto_refresh;
	uint32_rnd_t refresh_update_level;
	uint32_rnd_t init_raa_cnt;
	uint32_rnd_t dbg_raa_rank;
	uint32_rnd_t dbg_raa_bg_bank;
	uint32_rnd_t dis_auto_zq;
	uint32_rnd_t zq_reset[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t max_num_alloc_bsm_clr;
	uint32_rnd_t max_num_unalloc_entries_clr;
	uint32_rnd_t hwffc_en;
	uint32_rnd_t hwffc_mrwbuf_addr[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t hwffc_mrwbuf_select[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t hwffc_mrwbuf_rw_type[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t hwffc_mrwbuf_rw_start[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t hwffc_mrwbuf_wdata[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t dfi_freq_fsp;
	uint32_rnd_t dfi0_ctrlmsg_data[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t dfi0_ctrlmsg_cmd[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t dfi0_ctrlmsg_tout_clr[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t dfi0_ctrlmsg_req[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t dfi_sideband_timer_err_intr_en[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t dfi_sideband_timer_err_intr_clr[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t dfi_sideband_timer_err_intr_force[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t dfi_error_intr_en[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t dfi_error_intr_clr[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t dfi_error_intr_force[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t wr_poison_slverr_en;
	uint32_rnd_t wr_poison_intr_en;
	uint32_rnd_t wr_poison_intr_clr;
	uint32_rnd_t rd_poison_slverr_en;
	uint32_rnd_t rd_poison_intr_en;
	uint32_rnd_t rd_poison_intr_clr;
	uint32_rnd_t ecc_corrected_err_clr[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t ecc_uncorrected_err_clr[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t ecc_corr_err_cnt_clr[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t ecc_uncorr_err_cnt_clr[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t ecc_ap_err_intr_clr[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t ecc_corrected_err_intr_en[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t ecc_uncorrected_err_intr_en[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t ecc_ap_err_intr_en[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t ecc_corrected_err_intr_force[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t ecc_uncorrected_err_intr_force[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t ecc_ap_err_intr_force[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t dis_rmw_ue_propagation;
	uint32_rnd_t par_wdata_err_intr_en[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t par_wdata_err_intr_clr[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t par_wdata_err_intr_force[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t par_rdata_err_intr_en[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t par_rdata_err_intr_clr[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t par_rdata_err_intr_force[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t par_waddr_err_intr_en[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t par_waddr_err_intr_clr[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t par_raddr_err_intr_en[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t par_raddr_err_intr_clr[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t par_waddr_err_intr_force[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t par_raddr_err_intr_force[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t ocecc_uncorrected_err_intr_en;
	uint32_rnd_t ocecc_uncorrected_err_intr_clr;
	uint32_rnd_t ocecc_uncorrected_err_intr_force;
	uint32_rnd_t ocecc_corrected_err_intr_en;
	uint32_rnd_t ocecc_corrected_err_intr_clr;
	uint32_rnd_t ocecc_corrected_err_intr_force;
	uint32_rnd_t occap_arb_intr_en;
	uint32_rnd_t occap_arb_intr_clr;
	uint32_rnd_t occap_arb_intr_force;
	uint32_rnd_t occap_arb_cmp_poison_seq;
	uint32_rnd_t occap_arb_cmp_poison_parallel;
	uint32_rnd_t occap_arb_cmp_poison_err_inj;
	uint32_rnd_t occap_arb_raq_poison_en;
	uint32_rnd_t occap_ddrc_data_intr_en[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t occap_ddrc_data_intr_clr[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t occap_ddrc_data_intr_force[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t occap_ddrc_data_poison_seq[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t occap_ddrc_data_poison_parallel[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t occap_ddrc_data_poison_err_inj[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t occap_ddrc_ctrl_intr_en[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t occap_ddrc_ctrl_intr_clr[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t occap_ddrc_ctrl_intr_force[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t occap_ddrc_ctrl_poison_seq[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t occap_ddrc_ctrl_poison_parallel[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t occap_ddrc_ctrl_poison_err_inj[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t occap_dfiic_intr_en[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t occap_dfiic_intr_clr[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t occap_dfiic_intr_force[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t capar_err_intr_en[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t capar_err_intr_clr[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t capar_err_intr_force[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t capar_err_max_reached_intr_en[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t capar_err_max_reached_intr_clr[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t capar_err_max_reached_intr_force[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t capar_err_cnt_clr[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t wr_crc_err_intr_en[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t wr_crc_err_intr_clr[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t wr_crc_err_intr_force[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t wr_crc_err_max_reached_intr_en[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t wr_crc_err_max_reached_intr_clr[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t wr_crc_err_max_reached_intr_force[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t wr_crc_err_cnt_clr[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rd_crc_err_max_reached_int_en[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rd_crc_err_max_reached_int_clr[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rd_crc_err_cnt_clr[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rd_crc_err_max_reached_intr_force[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t capar_fatl_err_intr_en[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t capar_fatl_err_intr_clr[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t capar_fatl_err_intr_force[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t capar_poison_inject_en[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t capar_poison_cmdtype[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t capar_poison_position[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t crc_poison_inject_en[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t crc_poison_type[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t crc_poison_nibble[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t crc_poison_times[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t reg_par_en;
	uint32_rnd_t reg_par_err_intr_en;
	uint32_rnd_t reg_par_err_intr_clr;
	uint32_rnd_t reg_par_err_intr_force;
	uint32_rnd_t reg_par_poison_en;
	uint32_rnd_t wr_crc_retry_limit_intr_en[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t wr_crc_retry_limit_intr_clr[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t wr_crc_retry_limit_intr_force[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rd_retry_limit_intr_en[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rd_retry_limit_intr_clr[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rd_retry_limit_intr_force[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t capar_retry_limit_intr_en[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t capar_retry_limit_intr_clr[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t capar_retry_limit_intr_force[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rd_link_ecc_corr_intr_en[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rd_link_ecc_corr_intr_clr[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rd_link_ecc_corr_cnt_clr[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rd_link_ecc_corr_intr_force[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rd_link_ecc_uncorr_intr_en[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rd_link_ecc_uncorr_intr_clr[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rd_link_ecc_uncorr_cnt_clr[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rd_link_ecc_uncorr_intr_force[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t linkecc_poison_inject_en[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t linkecc_poison_type[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t linkecc_poison_rw[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t linkecc_poison_dmi_sel[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t linkecc_poison_byte_sel[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t eapar_err_intr_en[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t eapar_err_intr_clr[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t eapar_err_intr_force[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t eapar_err_cnt_clr[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t dyn_pre_pri_dis[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t fixed_pre_pri_sel[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t blk_act_en[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t act2rda_cnt_mask[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t dyn_pre_pri_hi_win_size[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t dyn_pre_pri_lo_wait_thr[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t lrank_rd2rd_gap[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t lrank_wr2wr_gap[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t refsb_hi_wait_thr[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t t_ppd_cnt_en[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t base_timer_en[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t glb_blk0_en[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t glb_blk1_en[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t glb_blk2_en[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t glb_blk3_en[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t glb_blk4_en[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t glb_blk5_en[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t glb_blk6_en[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t glb_blk7_en[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rank_blk0_en[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rank_blk1_en[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rank_blk2_en[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rank_blk3_en[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rank_blk4_en[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rank_blk5_en[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rank_blk6_en[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rank_blk7_en[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rank_blk8_en[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rank_blk9_en[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rank_blk10_en[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rank_blk11_en[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rank_blk12_en[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rank_blk13_en[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rank_blk14_en[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rank_blk15_en[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rank_blk16_en[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rank_blk17_en[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rank_blk18_en[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rank_blk19_en[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rank_blk20_en[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rank_blk21_en[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rank_blk22_en[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rank_blk23_en[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rank_blk24_en[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rank_blk25_en[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rank_blk26_en[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rank_blk27_en[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rank_blk28_en[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rank_blk29_en[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rank_blk30_en[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rank_blk31_en[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t glb_blk0_trig[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t glb_blk1_trig[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t glb_blk2_trig[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t glb_blk3_trig[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t glb_blk4_trig[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t glb_blk5_trig[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t glb_blk6_trig[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t glb_blk7_trig[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rank_blk0_trig[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rank_blk1_trig[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rank_blk2_trig[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rank_blk3_trig[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rank_blk4_trig[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rank_blk5_trig[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rank_blk6_trig[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rank_blk7_trig[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rank_blk8_trig[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rank_blk9_trig[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rank_blk10_trig[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rank_blk11_trig[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rank_blk12_trig[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rank_blk13_trig[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rank_blk14_trig[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rank_blk15_trig[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rank_blk16_trig[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rank_blk17_trig[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rank_blk18_trig[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rank_blk19_trig[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rank_blk20_trig[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rank_blk21_trig[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rank_blk22_trig[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rank_blk23_trig[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rank_blk24_trig[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rank_blk25_trig[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rank_blk26_trig[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rank_blk27_trig[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rank_blk28_trig[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rank_blk29_trig[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rank_blk30_trig[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rank_blk31_trig[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t dch_sync_mode;
	uint32_rnd_t dch_ch0_mask;
	uint32_rnd_t bwl_win_len[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t bwl_en_len[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t bwl_ctrl[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t bwl_en[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t target_ecs_mrr_device_idx[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t cmd_type[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t multi_cyc_cs_en[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t mrr_grp_sel[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t cmd_ctrl[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t cmd_code[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t cmd_seq_ongoing[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t cmd_seq_last[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t cmd_start[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t cmd_ext_ctrl[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t swcmd_err_intr_en[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t swcmd_err_intr_clr[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t swcmd_err_intr_force[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t ducmd_err_intr_en[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t ducmd_err_intr_clr[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t ducmd_err_intr_force[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t lccmd_err_intr_en[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t lccmd_err_intr_clr[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t lccmd_err_intr_force[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t ctrlupd_err_intr_en[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t ctrlupd_err_intr_clr[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t ctrlupd_err_intr_force[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rfm_alert_intr_en[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rfm_alert_intr_clr[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rfm_alert_intr_force[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t caparcmd_err_intr_en[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t caparcmd_err_intr_clr[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t caparcmd_err_intr_force[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t du_cfgbuf_wdata[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t du_cfgbuf_addr[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t du_cfgbuf_select[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t du_cfgbuf_op_mode[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t du_cfgbuf_rw_type[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t du_cfgbuf_rw_start[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t du_cmdbuf_wdata[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t du_cmdbuf_addr[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t du_cmdbuf_select[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t du_cmdbuf_op_mode[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t du_cmdbuf_rw_type[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t du_cmdbuf_rw_start[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t lp_cmdbuf_wdata[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t lp_cmdbuf_addr[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t lp_cmdbuf_op_mode[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t lp_cmdbuf_rw_type[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t lp_cmdbuf_rw_start[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t wr_data_cb[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t wr_data_dq_mask[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t wr_data_cb_mask[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t data_ecc_sel[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rw_ecc_en[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t wr_data_sel[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t buf_addr[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t buf_rw_op_type[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t buf_rw_start[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t wr_data_dq0[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t wr_data_dq1[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t capar_cmdbuf_wdata[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t capar_cmdbuf_addr[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t capar_cmdbuf_op_mode[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t capar_cmdbuf_rw_type[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t capar_cmdbuf_rw_start[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t dis_dq[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t dis_hif[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t zq_calib_short[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t ctrlupd[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t ctrlupd_burst[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rank0_refresh[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rank1_refresh[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rank2_refresh[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rank3_refresh[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rank4_refresh[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rank5_refresh[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rank6_refresh[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rank7_refresh[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rank8_refresh[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rank9_refresh[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rank10_refresh[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rank11_refresh[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rank12_refresh[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rank13_refresh[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rank14_refresh[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rank15_refresh[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rank16_refresh[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rank17_refresh[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rank18_refresh[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rank19_refresh[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rank20_refresh[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rank21_refresh[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rank22_refresh[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rank23_refresh[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rank24_refresh[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rank25_refresh[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rank26_refresh[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rank27_refresh[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rank28_refresh[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rank29_refresh[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rank30_refresh[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rank31_refresh[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rank32_refresh[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rank33_refresh[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rank34_refresh[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rank35_refresh[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rank36_refresh[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rank37_refresh[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rank38_refresh[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rank39_refresh[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rank40_refresh[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rank41_refresh[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rank42_refresh[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rank43_refresh[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rank44_refresh[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rank45_refresh[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rank46_refresh[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rank47_refresh[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rank48_refresh[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rank49_refresh[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rank50_refresh[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rank51_refresh[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rank52_refresh[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rank53_refresh[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rank54_refresh[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rank55_refresh[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rank56_refresh[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rank57_refresh[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rank58_refresh[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rank59_refresh[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rank60_refresh[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rank61_refresh[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rank62_refresh[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rank63_refresh[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t dimm_selfref_clock_stop_mode;
	uint32_rnd_t force_clk_te_en;
	uint32_rnd_t force_clk_arb_en;
	uint32_rnd_t dbg_bsm_sel_ctrl[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t dbg_lrsm_sel_ctrl[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t cmdfifo_rd_addr[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t ecc_corr_threshold[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t ecc_corr_err_cnt_clr_rank0[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t ecc_corr_err_cnt_clr_rank1[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t ecc_corr_err_cnt_clr_rank2[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t ecc_corr_err_cnt_clr_rank3[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t ecc_uncorr_err_log_mode[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t ecc_corr_err_log_mode[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t ecc_corr_err_per_rank_intr_en[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t ppt2_burst_num;
	uint32_rnd_t ppt2_ctrlupd_num_dfi0;
	uint32_rnd_t ppt2_ctrlupd_num_dfi1;
	uint32_rnd_t ppt2_burst;
	uint32_rnd_t ppt2_wait_ref;
	uint32_rnd_t addrmap_lut_wdata0;
	uint32_rnd_t addrmap_lut_wdata1;
	uint32_rnd_t addrmap_lut_addr;
	uint32_rnd_t addrmap_lut_rw_type;
	uint32_rnd_t addrmap_lut_rw_start;
	uint32_rnd_t port_en[UMCTL2_A_NPORTS];
	uint32_rnd_t scrub_en;
	uint32_rnd_t scrub_during_lowpower;
	uint32_rnd_t scrub_en_dch1;
	uint32_rnd_t scrub_burst_length_nm;
	uint32_rnd_t scrub_interval;
	uint32_rnd_t scrub_cmd_type;
	uint32_rnd_t sbr_correction_mode;
	uint32_rnd_t scrub_burst_length_lp;
	uint32_rnd_t scrub_ue;
	uint32_rnd_t scrub_pattern0;
	uint32_rnd_t scrub_pattern1;
	uint32_rnd_t sbr_address_start_mask_0;
	uint32_rnd_t sbr_address_start_mask_1;
	uint32_rnd_t sbr_address_range_mask_0;
	uint32_rnd_t sbr_address_range_mask_1;
	uint32_rnd_t sbr_address_start_mask_dch1_0;
	uint32_rnd_t sbr_address_start_mask_dch1_1;
	uint32_rnd_t sbr_address_range_mask_dch1_0;
	uint32_rnd_t sbr_address_range_mask_dch1_1;
	uint32_rnd_t perrank_dis_scrub;
	uint32_rnd_t scrub_restore;
	uint32_rnd_t perrank_dis_scrub_dch1;
	uint32_rnd_t scrub_restore_dch1;
	uint32_rnd_t scrub_restore_address0;
	uint32_rnd_t scrub_restore_address1;
	uint32_rnd_t scrub_restore_address0_dch1;
	uint32_rnd_t scrub_restore_address1_dch1;
	uint32_rnd_t txsactive_en[UMCTL2_A_NPORTS];
	uint32_rnd_t dis_prefetch[UMCTL2_A_NPORTS];
	uint32_rnd_t crc_ue_rsp_sel[UMCTL2_A_NPORTS];
	uint32_rnd_t dbg_force_pcrd_steal_mode[UMCTL2_A_NPORTS];
	uint32_rnd_t dbg_wdc_en[UMCTL2_A_NPORTS];
	uint32_rnd_t tz_int_enable[UMCTL2_A_NPORTS];
	uint32_rnd_t tz_resperr_enable[UMCTL2_A_NPORTS];
	uint32_rnd_t tz_int_clear[UMCTL2_A_NPORTS];
	uint32_rnd_t t_pdn[UMCTL2_FREQUENCY_NUM][DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t t_xsr_dsm_x1024[UMCTL2_FREQUENCY_NUM][DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t dfi_t_ctrlupd_interval_type1[UMCTL2_FREQUENCY_NUM];
	uint32_rnd_t ppt2_en[UMCTL2_FREQUENCY_NUM];
	uint32_rnd_t dfi_t_ctrlupd_interval_type1_unit[UMCTL2_FREQUENCY_NUM];
	uint32_rnd_t t_refi_x1_x32[UMCTL2_FREQUENCY_NUM][DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t refresh_to_x1_x32[UMCTL2_FREQUENCY_NUM][DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t refresh_margin[UMCTL2_FREQUENCY_NUM][DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t refresh_to_x1_sel[UMCTL2_FREQUENCY_NUM][DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t t_refi_x1_sel[UMCTL2_FREQUENCY_NUM][DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t t_rfc_min[UMCTL2_FREQUENCY_NUM][DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t t_rfc_min_ab[UMCTL2_FREQUENCY_NUM][DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t t_rfc_min_dlr[UMCTL2_FREQUENCY_NUM][DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t t_pbr2pbr[UMCTL2_FREQUENCY_NUM][DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t t_pbr2act[UMCTL2_FREQUENCY_NUM][DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t t_rfcsb[UMCTL2_FREQUENCY_NUM][DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t t_refsbrd[UMCTL2_FREQUENCY_NUM][DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t refresh_to_ab_x32[UMCTL2_FREQUENCY_NUM][DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t refresh_timer0_start_value_x32[UMCTL2_FREQUENCY_NUM][DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t refresh_timer1_start_value_x32[UMCTL2_FREQUENCY_NUM][DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t refresh_timer2_start_value_x32[UMCTL2_FREQUENCY_NUM][DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t refresh_timer3_start_value_x32[UMCTL2_FREQUENCY_NUM][DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t t_rfcsb_dlr[UMCTL2_FREQUENCY_NUM][DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t t_refsbrd_dlr[UMCTL2_FREQUENCY_NUM][DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t t_rfc_min_het[UMCTL2_FREQUENCY_NUM][DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t refab_hi_sch_gap[UMCTL2_FREQUENCY_NUM][DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t refsb_hi_sch_gap[UMCTL2_FREQUENCY_NUM][DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t t_pbr2pbr_mp[UMCTL2_FREQUENCY_NUM][DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t t_rfc_min_mp[UMCTL2_FREQUENCY_NUM][DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t t_rfc_min_ab_mp[UMCTL2_FREQUENCY_NUM][DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t t_refi_ecs_offset_x1_x32[UMCTL2_FREQUENCY_NUM][DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t t_refi_x1_x32_2[UMCTL2_FREQUENCY_NUM][DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t refresh_to_x1_x32_2[UMCTL2_FREQUENCY_NUM][DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t refresh_margin_2[UMCTL2_FREQUENCY_NUM][DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t t_rfc_min_2[UMCTL2_FREQUENCY_NUM][DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t t_rfc_min_dlr_2[UMCTL2_FREQUENCY_NUM][DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t t_rfcsb_2[UMCTL2_FREQUENCY_NUM][DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t t_refsbrd_2[UMCTL2_FREQUENCY_NUM][DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t t_rfcsb_dlr_2[UMCTL2_FREQUENCY_NUM][DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t t_refsbrd_dlr_2[UMCTL2_FREQUENCY_NUM][DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t refab_hi_sch_gap_2[UMCTL2_FREQUENCY_NUM][DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t refsb_hi_sch_gap_2[UMCTL2_FREQUENCY_NUM][DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t t_refi_ecs_offset_x1_x32_2[UMCTL2_FREQUENCY_NUM][DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t dqsosc_enable[UMCTL2_FREQUENCY_NUM][DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t dqsosc_interval_unit[UMCTL2_FREQUENCY_NUM][DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t dqsosc_interval[UMCTL2_FREQUENCY_NUM][DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t t_wr_crc_alert_pw_max[UMCTL2_FREQUENCY_NUM][DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t t_wr_crc_alert_pw_min[UMCTL2_FREQUENCY_NUM][DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t key_done[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t key_miss_err[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t key_collision_err[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t apb_timing_err[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t key_size_err[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t reg_parity_err[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t key0_usage_hit[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t key1_usage_hit[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t key2_usage_hit[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t key3_usage_hit[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t key4_usage_hit[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t key5_usage_hit[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t key6_usage_hit[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t key7_usage_hit[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t key8_usage_hit[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t key9_usage_hit[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t key10_usage_hit[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t key11_usage_hit[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t key12_usage_hit[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t key13_usage_hit[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t key14_usage_hit[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t key15_usage_hit[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t key0_swapped[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t key1_swapped[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t key2_swapped[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t key3_swapped[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t key4_swapped[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t key5_swapped[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t key6_swapped[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t key7_swapped[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t key8_swapped[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t key9_swapped[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t key10_swapped[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t key11_swapped[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t key12_swapped[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t key13_swapped[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t key14_swapped[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t key15_swapped[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t key0_swap_force[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t key1_swap_force[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t key2_swap_force[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t key3_swap_force[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t key4_swap_force[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t key5_swap_force[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t key6_swap_force[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t key7_swap_force[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t key8_swap_force[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t key9_swap_force[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t key10_swap_force[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t key11_swap_force[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t key12_swap_force[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t key13_swap_force[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t key14_swap_force[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t key15_swap_force[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t wrch_tkey_poison_en[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t wrch_ckey_poison_en[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t wrch_tval_poison_en[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rdch_tkey_poison_en[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rdch_ckey_poison_en[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rdch_tval_poison_en[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t wrch_tkey_poison_bit[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t wrch_ckey_poison_bit[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t wrch_tval_poison_bit[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rdch_tkey_poison_bit[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rdch_ckey_poison_bit[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rdch_tval_poison_bit[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t wrch_tkey_flip_bit_pos0[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t wrch_tkey_flip_bit_pos1[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t wrch_ckey_flip_bit_pos0[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t wrch_ckey_flip_bit_pos1[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t wrch_tval_flip_bit_pos0[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t wrch_tval_flip_bit_pos1[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rdch_tkey_flip_bit_pos0[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rdch_tkey_flip_bit_pos1[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rdch_ckey_flip_bit_pos0[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rdch_ckey_flip_bit_pos1[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rdch_tval_flip_bit_pos0[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rdch_tval_flip_bit_pos1[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t wrch_tkey_poison_addr[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t wrch_ckey_poison_addr[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t wrch_tval_poison_addr[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rdch_tkey_poison_addr[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rdch_ckey_poison_addr[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rdch_tval_poison_addr[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t wrch_tkey_eccc_irq_stat[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t wrch_tkey_eccu_irq_stat[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t wrch_ckey_eccc_irq_stat[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t wrch_ckey_eccu_irq_stat[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t wrch_tval_eccc_irq_stat[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t wrch_tval_eccu_irq_stat[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rdch_tkey_eccc_irq_stat[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rdch_tkey_eccu_irq_stat[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rdch_ckey_eccc_irq_stat[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rdch_ckey_eccu_irq_stat[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rdch_tval_eccc_irq_stat[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rdch_tval_eccu_irq_stat[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t wrch_tkey_eccc_clr[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t wrch_tkey_eccu_clr[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t wrch_ckey_eccc_clr[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t wrch_ckey_eccu_clr[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t wrch_tval_eccc_clr[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t wrch_tval_eccu_clr[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rdch_tkey_eccc_clr[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rdch_tkey_eccu_clr[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rdch_ckey_eccc_clr[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rdch_ckey_eccu_clr[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rdch_tval_eccc_clr[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rdch_tval_eccu_clr[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t wrch_enc_fifo_warn_stat[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t wrch_data_fifo_warn_stat[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rdch_dec_fifo_warn_stat[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rdch_data_fifo_warn_stat[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t wrch_ctx_idx_err[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t wrch_reg_par_err[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t wrch_fsm_par_err[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t wrch_key_err[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t wrch_key_idx_err[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t wrch_pt[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t wrch_pt_1[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t wrch_pt_2[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t wrch_pt_3[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t wrch_ct[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t wrch_ct_1[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t wrch_ct_2[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t wrch_ct_3[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t wrch_dseq[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t wrch_dseq_1[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t wrch_dseq_2[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t wrch_dseq_3[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t wrch_byp_err_inj[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t wrch_ecb_err_inj[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t wrch_xts_err_inj[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t wrch_cts_err_inj[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t wrch_bist_go[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rdch_ctx_idx_err[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rdch_reg_par_err[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rdch_fsm_par_err[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rdch_key_err[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rdch_key_idx_err[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rdch_pt[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rdch_pt_1[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rdch_pt_2[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rdch_pt_3[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rdch_ct[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rdch_ct_1[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rdch_ct_2[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rdch_ct_3[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rdch_dseq[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rdch_dseq_1[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rdch_dseq_2[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rdch_dseq_3[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rdch_byp_err_inj[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rdch_ecb_err_inj[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rdch_xts_err_inj[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rdch_cts_err_inj[DWC_DDRCTL_NUM_CHANNEL];
	uint32_rnd_t rdch_bist_go[DWC_DDRCTL_NUM_CHANNEL];
} dwc_ddrctl_cinit_cfg_dyn_t;
#endif /* __DWC_DDRCTL_CINIT_CFG_DYN_H__ */

