

================================================================
== Vivado HLS Report for 'int_56_div5'
================================================================
* Date:           Fri Aug 24 16:30:12 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        fir_prj
* Solution:       int_56_div5
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     5.328|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    3|    3|    3|    3|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       -|       -|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        0|      -|       6|       6|
|Multiplexer      |        -|      -|       -|     129|
|Register         |        -|      -|      15|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|      21|     135|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +-------+----------------+---------+---+----+------+-----+------+-------------+
    | Memory|     Module     | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------+----------------+---------+---+----+------+-----+------+-------------+
    |q0_U   |int_56_div5_q0  |        0|  1|   1|    64|    1|     1|           64|
    |q1_U   |int_56_div5_q1  |        0|  1|   1|    64|    1|     1|           64|
    |q2_U   |int_56_div5_q2  |        0|  1|   1|    64|    1|     1|           64|
    |r0_U   |int_56_div5_r0  |        0|  1|   1|    64|    1|     1|           64|
    |r1_U   |int_56_div5_r1  |        0|  1|   1|    64|    1|     1|           64|
    |r2_U   |int_56_div5_r2  |        0|  1|   1|    64|    1|     1|           64|
    +-------+----------------+---------+---+----+------+-----+------+-------------+
    |Total  |                |        0|  6|   6|   384|    6|     6|          384|
    +-------+----------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-------------+----+-----------+-----+-----------+
    |     Name    | LUT| Input Size| Bits| Total Bits|
    +-------------+----+-----------+-----+-----------+
    |ap_NS_fsm    |  27|          5|    1|          5|
    |q0_address0  |  21|          4|    6|         24|
    |q1_address0  |  21|          4|    6|         24|
    |q2_address0  |  15|          3|    6|         18|
    |r0_address0  |  15|          3|    6|         18|
    |r1_address0  |  15|          3|    6|         18|
    |r2_address0  |  15|          3|    6|         18|
    +-------------+----+-----------+-----+-----------+
    |Total        | 129|         25|   37|        125|
    +-------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+---+----+-----+-----------+
    |         Name        | FF| LUT| Bits| Const Bits|
    +---------------------+---+----+-----+-----------+
    |ap_CS_fsm            |  4|   0|    4|          0|
    |d_chunk_V_1_reg_352  |  3|   0|    3|          0|
    |d_chunk_V_2_reg_357  |  3|   0|    3|          0|
    |q0_load_1_reg_402    |  1|   0|    1|          0|
    |q0_load_reg_362      |  1|   0|    1|          0|
    |q1_load_1_reg_407    |  1|   0|    1|          0|
    |q1_load_reg_367      |  1|   0|    1|          0|
    |q2_load_reg_412      |  1|   0|    1|          0|
    +---------------------+---+----+-----+-----------+
    |Total                | 15|   0|   15|          0|
    +---------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs |  int_56_div5 | return value |
|ap_rst     |  in |    1| ap_ctrl_hs |  int_56_div5 | return value |
|ap_start   |  in |    1| ap_ctrl_hs |  int_56_div5 | return value |
|ap_done    | out |    1| ap_ctrl_hs |  int_56_div5 | return value |
|ap_idle    | out |    1| ap_ctrl_hs |  int_56_div5 | return value |
|ap_ready   | out |    1| ap_ctrl_hs |  int_56_div5 | return value |
|ap_return  | out |   56| ap_ctrl_hs |  int_56_div5 | return value |
|in_V       |  in |   56|   ap_none  |     in_V     |    scalar    |
+-----------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.66>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%in_V_read = call i56 @_ssdm_op_Read.ap_auto.i56(i56 %in_V)"   --->   Operation 5 'read' 'in_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_Result_s = call i2 @_ssdm_op_PartSelect.i2.i56.i32.i32(i56 %in_V_read, i32 54, i32 55)" [jacobi-2d-imper.cpp:83]   --->   Operation 6 'partselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%d_chunk_V = zext i2 %p_Result_s to i3" [jacobi-2d-imper.cpp:83]   --->   Operation 7 'zext' 'd_chunk_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_Result_s_7 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 0, i3 %d_chunk_V)" [jacobi-2d-imper.cpp:63->jacobi-2d-imper.cpp:84]   --->   Operation 8 'bitconcatenate' 'p_Result_s_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp_i = zext i6 %p_Result_s_7 to i64" [jacobi-2d-imper.cpp:64->jacobi-2d-imper.cpp:84]   --->   Operation 9 'zext' 'tmp_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%r0_addr = getelementptr [64 x i1]* @r0, i64 0, i64 %tmp_i" [jacobi-2d-imper.cpp:64->jacobi-2d-imper.cpp:84]   --->   Operation 10 'getelementptr' 'r0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [2/2] (2.66ns)   --->   "%r0_load = load i1* %r0_addr, align 1" [jacobi-2d-imper.cpp:64->jacobi-2d-imper.cpp:84]   --->   Operation 11 'load' 'r0_load' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 64> <ROM>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%r1_addr = getelementptr [64 x i1]* @r1, i64 0, i64 %tmp_i" [jacobi-2d-imper.cpp:65->jacobi-2d-imper.cpp:84]   --->   Operation 12 'getelementptr' 'r1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [2/2] (2.66ns)   --->   "%r1_load = load i1* %r1_addr, align 1" [jacobi-2d-imper.cpp:65->jacobi-2d-imper.cpp:84]   --->   Operation 13 'load' 'r1_load' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 64> <ROM>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%r2_addr = getelementptr [64 x i1]* @r2, i64 0, i64 %tmp_i" [jacobi-2d-imper.cpp:66->jacobi-2d-imper.cpp:84]   --->   Operation 14 'getelementptr' 'r2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [2/2] (2.66ns)   --->   "%r2_load = load i1* %r2_addr, align 1" [jacobi-2d-imper.cpp:66->jacobi-2d-imper.cpp:84]   --->   Operation 15 'load' 'r2_load' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 64> <ROM>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%q0_addr = getelementptr [64 x i1]* @q0, i64 0, i64 %tmp_i" [jacobi-2d-imper.cpp:67->jacobi-2d-imper.cpp:84]   --->   Operation 16 'getelementptr' 'q0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [2/2] (2.66ns)   --->   "%q0_load = load i1* %q0_addr, align 1" [jacobi-2d-imper.cpp:67->jacobi-2d-imper.cpp:84]   --->   Operation 17 'load' 'q0_load' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 64> <ROM>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%q1_addr = getelementptr [64 x i1]* @q1, i64 0, i64 %tmp_i" [jacobi-2d-imper.cpp:68->jacobi-2d-imper.cpp:84]   --->   Operation 18 'getelementptr' 'q1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [2/2] (2.66ns)   --->   "%q1_load = load i1* %q1_addr, align 1" [jacobi-2d-imper.cpp:68->jacobi-2d-imper.cpp:84]   --->   Operation 19 'load' 'q1_load' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 64> <ROM>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%d_chunk_V_1 = call i3 @_ssdm_op_PartSelect.i3.i56.i32.i32(i56 %in_V_read, i32 51, i32 53)" [jacobi-2d-imper.cpp:86]   --->   Operation 20 'partselect' 'd_chunk_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%d_chunk_V_2 = call i3 @_ssdm_op_PartSelect.i3.i56.i32.i32(i56 %in_V_read, i32 48, i32 50)" [jacobi-2d-imper.cpp:89]   --->   Operation 21 'partselect' 'd_chunk_V_2' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.32>
ST_2 : Operation 22 [1/2] (2.66ns)   --->   "%r0_load = load i1* %r0_addr, align 1" [jacobi-2d-imper.cpp:64->jacobi-2d-imper.cpp:84]   --->   Operation 22 'load' 'r0_load' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 64> <ROM>
ST_2 : Operation 23 [1/2] (2.66ns)   --->   "%r1_load = load i1* %r1_addr, align 1" [jacobi-2d-imper.cpp:65->jacobi-2d-imper.cpp:84]   --->   Operation 23 'load' 'r1_load' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 64> <ROM>
ST_2 : Operation 24 [1/2] (2.66ns)   --->   "%r2_load = load i1* %r2_addr, align 1" [jacobi-2d-imper.cpp:66->jacobi-2d-imper.cpp:84]   --->   Operation 24 'load' 'r2_load' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 64> <ROM>
ST_2 : Operation 25 [1/2] (2.66ns)   --->   "%q0_load = load i1* %q0_addr, align 1" [jacobi-2d-imper.cpp:67->jacobi-2d-imper.cpp:84]   --->   Operation 25 'load' 'q0_load' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 64> <ROM>
ST_2 : Operation 26 [1/2] (2.66ns)   --->   "%q1_load = load i1* %q1_addr, align 1" [jacobi-2d-imper.cpp:68->jacobi-2d-imper.cpp:84]   --->   Operation 26 'load' 'q1_load' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 64> <ROM>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%p_Result_1 = call i6 @_ssdm_op_BitConcatenate.i6.i1.i1.i1.i3(i1 %r2_load, i1 %r1_load, i1 %r0_load, i3 %d_chunk_V_1)" [jacobi-2d-imper.cpp:63->jacobi-2d-imper.cpp:87]   --->   Operation 27 'bitconcatenate' 'p_Result_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_i1 = zext i6 %p_Result_1 to i64" [jacobi-2d-imper.cpp:64->jacobi-2d-imper.cpp:87]   --->   Operation 28 'zext' 'tmp_i1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%r0_addr_1 = getelementptr [64 x i1]* @r0, i64 0, i64 %tmp_i1" [jacobi-2d-imper.cpp:64->jacobi-2d-imper.cpp:87]   --->   Operation 29 'getelementptr' 'r0_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [2/2] (2.66ns)   --->   "%r0_load_1 = load i1* %r0_addr_1, align 1" [jacobi-2d-imper.cpp:64->jacobi-2d-imper.cpp:87]   --->   Operation 30 'load' 'r0_load_1' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 64> <ROM>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%r1_addr_1 = getelementptr [64 x i1]* @r1, i64 0, i64 %tmp_i1" [jacobi-2d-imper.cpp:65->jacobi-2d-imper.cpp:87]   --->   Operation 31 'getelementptr' 'r1_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [2/2] (2.66ns)   --->   "%r1_load_1 = load i1* %r1_addr_1, align 1" [jacobi-2d-imper.cpp:65->jacobi-2d-imper.cpp:87]   --->   Operation 32 'load' 'r1_load_1' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 64> <ROM>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%r2_addr_1 = getelementptr [64 x i1]* @r2, i64 0, i64 %tmp_i1" [jacobi-2d-imper.cpp:66->jacobi-2d-imper.cpp:87]   --->   Operation 33 'getelementptr' 'r2_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [2/2] (2.66ns)   --->   "%r2_load_1 = load i1* %r2_addr_1, align 1" [jacobi-2d-imper.cpp:66->jacobi-2d-imper.cpp:87]   --->   Operation 34 'load' 'r2_load_1' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 64> <ROM>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%q0_addr_1 = getelementptr [64 x i1]* @q0, i64 0, i64 %tmp_i1" [jacobi-2d-imper.cpp:67->jacobi-2d-imper.cpp:87]   --->   Operation 35 'getelementptr' 'q0_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [2/2] (2.66ns)   --->   "%q0_load_1 = load i1* %q0_addr_1, align 1" [jacobi-2d-imper.cpp:67->jacobi-2d-imper.cpp:87]   --->   Operation 36 'load' 'q0_load_1' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 64> <ROM>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%q1_addr_1 = getelementptr [64 x i1]* @q1, i64 0, i64 %tmp_i1" [jacobi-2d-imper.cpp:68->jacobi-2d-imper.cpp:87]   --->   Operation 37 'getelementptr' 'q1_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [2/2] (2.66ns)   --->   "%q1_load_1 = load i1* %q1_addr_1, align 1" [jacobi-2d-imper.cpp:68->jacobi-2d-imper.cpp:87]   --->   Operation 38 'load' 'q1_load_1' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 64> <ROM>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%q2_addr = getelementptr [64 x i1]* @q2, i64 0, i64 %tmp_i1" [jacobi-2d-imper.cpp:69->jacobi-2d-imper.cpp:87]   --->   Operation 39 'getelementptr' 'q2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [2/2] (2.66ns)   --->   "%q2_load = load i1* %q2_addr, align 1" [jacobi-2d-imper.cpp:69->jacobi-2d-imper.cpp:87]   --->   Operation 40 'load' 'q2_load' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 64> <ROM>

State 3 <SV = 2> <Delay = 5.32>
ST_3 : Operation 41 [1/2] (2.66ns)   --->   "%r0_load_1 = load i1* %r0_addr_1, align 1" [jacobi-2d-imper.cpp:64->jacobi-2d-imper.cpp:87]   --->   Operation 41 'load' 'r0_load_1' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 64> <ROM>
ST_3 : Operation 42 [1/2] (2.66ns)   --->   "%r1_load_1 = load i1* %r1_addr_1, align 1" [jacobi-2d-imper.cpp:65->jacobi-2d-imper.cpp:87]   --->   Operation 42 'load' 'r1_load_1' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 64> <ROM>
ST_3 : Operation 43 [1/2] (2.66ns)   --->   "%r2_load_1 = load i1* %r2_addr_1, align 1" [jacobi-2d-imper.cpp:66->jacobi-2d-imper.cpp:87]   --->   Operation 43 'load' 'r2_load_1' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 64> <ROM>
ST_3 : Operation 44 [1/2] (2.66ns)   --->   "%q0_load_1 = load i1* %q0_addr_1, align 1" [jacobi-2d-imper.cpp:67->jacobi-2d-imper.cpp:87]   --->   Operation 44 'load' 'q0_load_1' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 64> <ROM>
ST_3 : Operation 45 [1/2] (2.66ns)   --->   "%q1_load_1 = load i1* %q1_addr_1, align 1" [jacobi-2d-imper.cpp:68->jacobi-2d-imper.cpp:87]   --->   Operation 45 'load' 'q1_load_1' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 64> <ROM>
ST_3 : Operation 46 [1/2] (2.66ns)   --->   "%q2_load = load i1* %q2_addr, align 1" [jacobi-2d-imper.cpp:69->jacobi-2d-imper.cpp:87]   --->   Operation 46 'load' 'q2_load' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 64> <ROM>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%p_Result_2 = call i6 @_ssdm_op_BitConcatenate.i6.i1.i1.i1.i3(i1 %r2_load_1, i1 %r1_load_1, i1 %r0_load_1, i3 %d_chunk_V_2)" [jacobi-2d-imper.cpp:63->jacobi-2d-imper.cpp:90]   --->   Operation 47 'bitconcatenate' 'p_Result_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_i2 = zext i6 %p_Result_2 to i64" [jacobi-2d-imper.cpp:64->jacobi-2d-imper.cpp:90]   --->   Operation 48 'zext' 'tmp_i2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%q0_addr_2 = getelementptr [64 x i1]* @q0, i64 0, i64 %tmp_i2" [jacobi-2d-imper.cpp:67->jacobi-2d-imper.cpp:90]   --->   Operation 49 'getelementptr' 'q0_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [2/2] (2.66ns)   --->   "%q0_load_2 = load i1* %q0_addr_2, align 1" [jacobi-2d-imper.cpp:67->jacobi-2d-imper.cpp:90]   --->   Operation 50 'load' 'q0_load_2' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 64> <ROM>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%q1_addr_2 = getelementptr [64 x i1]* @q1, i64 0, i64 %tmp_i2" [jacobi-2d-imper.cpp:68->jacobi-2d-imper.cpp:90]   --->   Operation 51 'getelementptr' 'q1_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [2/2] (2.66ns)   --->   "%q1_load_2 = load i1* %q1_addr_2, align 1" [jacobi-2d-imper.cpp:68->jacobi-2d-imper.cpp:90]   --->   Operation 52 'load' 'q1_load_2' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 64> <ROM>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%q2_addr_1 = getelementptr [64 x i1]* @q2, i64 0, i64 %tmp_i2" [jacobi-2d-imper.cpp:69->jacobi-2d-imper.cpp:90]   --->   Operation 53 'getelementptr' 'q2_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [2/2] (2.66ns)   --->   "%q2_load_1 = load i1* %q2_addr_1, align 1" [jacobi-2d-imper.cpp:69->jacobi-2d-imper.cpp:90]   --->   Operation 54 'load' 'q2_load_1' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 64> <ROM>

State 4 <SV = 3> <Delay = 2.66>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i56 0), !map !192"   --->   Operation 55 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i56 %in_V), !map !198"   --->   Operation 56 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @int_56_div5_str) nounwind"   --->   Operation 57 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLatency(i32 0, i32 1, [1 x i8]* @p_str) nounwind" [jacobi-2d-imper.cpp:73]   --->   Operation 58 'speclatency' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/2] (2.66ns)   --->   "%q0_load_2 = load i1* %q0_addr_2, align 1" [jacobi-2d-imper.cpp:67->jacobi-2d-imper.cpp:90]   --->   Operation 59 'load' 'q0_load_2' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 64> <ROM>
ST_4 : Operation 60 [1/2] (2.66ns)   --->   "%q1_load_2 = load i1* %q1_addr_2, align 1" [jacobi-2d-imper.cpp:68->jacobi-2d-imper.cpp:90]   --->   Operation 60 'load' 'q1_load_2' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 64> <ROM>
ST_4 : Operation 61 [1/2] (2.66ns)   --->   "%q2_load_1 = load i1* %q2_addr_1, align 1" [jacobi-2d-imper.cpp:69->jacobi-2d-imper.cpp:90]   --->   Operation 61 'load' 'q2_load_1' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 64> <ROM>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_BitConcatenate.i8.i1.i1.i1.i1.i1.i1.i1.i1(i1 %q1_load, i1 %q0_load, i1 %q2_load, i1 %q1_load_1, i1 %q0_load_1, i1 %q2_load_1, i1 %q1_load_2, i1 %q0_load_2)" [jacobi-2d-imper.cpp:91]   --->   Operation 62 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%p_Result_3 = call i56 @_ssdm_op_PartSet.i56.i56.i8.i32.i32(i56 undef, i8 %tmp, i32 48, i32 55)" [jacobi-2d-imper.cpp:91]   --->   Operation 63 'partset' 'p_Result_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "ret i56 %p_Result_3" [jacobi-2d-imper.cpp:100]   --->   Operation 64 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ r0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ r1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ r2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ q0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ q1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ q2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
in_V_read    (read          ) [ 00000]
p_Result_s   (partselect    ) [ 00000]
d_chunk_V    (zext          ) [ 00000]
p_Result_s_7 (bitconcatenate) [ 00000]
tmp_i        (zext          ) [ 00000]
r0_addr      (getelementptr ) [ 00100]
r1_addr      (getelementptr ) [ 00100]
r2_addr      (getelementptr ) [ 00100]
q0_addr      (getelementptr ) [ 00100]
q1_addr      (getelementptr ) [ 00100]
d_chunk_V_1  (partselect    ) [ 00100]
d_chunk_V_2  (partselect    ) [ 00110]
r0_load      (load          ) [ 00000]
r1_load      (load          ) [ 00000]
r2_load      (load          ) [ 00000]
q0_load      (load          ) [ 00011]
q1_load      (load          ) [ 00011]
p_Result_1   (bitconcatenate) [ 00000]
tmp_i1       (zext          ) [ 00000]
r0_addr_1    (getelementptr ) [ 00010]
r1_addr_1    (getelementptr ) [ 00010]
r2_addr_1    (getelementptr ) [ 00010]
q0_addr_1    (getelementptr ) [ 00010]
q1_addr_1    (getelementptr ) [ 00010]
q2_addr      (getelementptr ) [ 00010]
r0_load_1    (load          ) [ 00000]
r1_load_1    (load          ) [ 00000]
r2_load_1    (load          ) [ 00000]
q0_load_1    (load          ) [ 00001]
q1_load_1    (load          ) [ 00001]
q2_load      (load          ) [ 00001]
p_Result_2   (bitconcatenate) [ 00000]
tmp_i2       (zext          ) [ 00000]
q0_addr_2    (getelementptr ) [ 00001]
q1_addr_2    (getelementptr ) [ 00001]
q2_addr_1    (getelementptr ) [ 00001]
StgValue_55  (specbitsmap   ) [ 00000]
StgValue_56  (specbitsmap   ) [ 00000]
StgValue_57  (spectopmodule ) [ 00000]
StgValue_58  (speclatency   ) [ 00000]
q0_load_2    (load          ) [ 00000]
q1_load_2    (load          ) [ 00000]
q2_load_1    (load          ) [ 00000]
tmp          (bitconcatenate) [ 00000]
p_Result_3   (partset       ) [ 00000]
StgValue_64  (ret           ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="r0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="r1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="r2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="q0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="q0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="q1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="q1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="q2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="q2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i56"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i56.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i56.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i1.i1.i1.i3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="int_56_div5_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLatency"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i1.i1.i1.i1.i1.i1.i1.i1"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i56.i56.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="in_V_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="56" slack="0"/>
<pin id="64" dir="0" index="1" bw="56" slack="0"/>
<pin id="65" dir="1" index="2" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_V_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="r0_addr_gep_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="0" index="2" bw="6" slack="0"/>
<pin id="72" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r0_addr/1 "/>
</bind>
</comp>

<comp id="75" class="1004" name="grp_access_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="6" slack="0"/>
<pin id="77" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="78" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="79" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="r0_load/1 r0_load_1/2 "/>
</bind>
</comp>

<comp id="81" class="1004" name="r1_addr_gep_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="1" slack="0"/>
<pin id="83" dir="0" index="1" bw="1" slack="0"/>
<pin id="84" dir="0" index="2" bw="6" slack="0"/>
<pin id="85" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r1_addr/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="grp_access_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="6" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="91" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="92" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="r1_load/1 r1_load_1/2 "/>
</bind>
</comp>

<comp id="94" class="1004" name="r2_addr_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="6" slack="0"/>
<pin id="98" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r2_addr/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="grp_access_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="6" slack="0"/>
<pin id="103" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="104" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="105" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="r2_load/1 r2_load_1/2 "/>
</bind>
</comp>

<comp id="107" class="1004" name="q0_addr_gep_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="1" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="0" index="2" bw="6" slack="0"/>
<pin id="111" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="q0_addr/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_access_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="6" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="117" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="118" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="q0_load/1 q0_load_1/2 q0_load_2/3 "/>
</bind>
</comp>

<comp id="120" class="1004" name="q1_addr_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="6" slack="0"/>
<pin id="124" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="q1_addr/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="grp_access_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="6" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="130" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="131" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="q1_load/1 q1_load_1/2 q1_load_2/3 "/>
</bind>
</comp>

<comp id="133" class="1004" name="r0_addr_1_gep_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="1" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="0" index="2" bw="6" slack="0"/>
<pin id="137" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r0_addr_1/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="r1_addr_1_gep_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="1" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="0" index="2" bw="6" slack="0"/>
<pin id="145" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r1_addr_1/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="r2_addr_1_gep_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="1" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="0" index="2" bw="6" slack="0"/>
<pin id="153" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r2_addr_1/2 "/>
</bind>
</comp>

<comp id="157" class="1004" name="q0_addr_1_gep_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="1" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="0" index="2" bw="6" slack="0"/>
<pin id="161" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="q0_addr_1/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="q1_addr_1_gep_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="1" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="0" index="2" bw="6" slack="0"/>
<pin id="169" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="q1_addr_1/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="q2_addr_gep_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="1" slack="0"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="0" index="2" bw="6" slack="0"/>
<pin id="177" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="q2_addr/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="grp_access_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="6" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="183" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="184" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="q2_load/2 q2_load_1/3 "/>
</bind>
</comp>

<comp id="186" class="1004" name="q0_addr_2_gep_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="0" index="2" bw="6" slack="0"/>
<pin id="190" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="q0_addr_2/3 "/>
</bind>
</comp>

<comp id="194" class="1004" name="q1_addr_2_gep_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="0" index="2" bw="6" slack="0"/>
<pin id="198" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="q1_addr_2/3 "/>
</bind>
</comp>

<comp id="202" class="1004" name="q2_addr_1_gep_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="0" index="2" bw="6" slack="0"/>
<pin id="206" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="q2_addr_1/3 "/>
</bind>
</comp>

<comp id="210" class="1004" name="p_Result_s_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="2" slack="0"/>
<pin id="212" dir="0" index="1" bw="56" slack="0"/>
<pin id="213" dir="0" index="2" bw="7" slack="0"/>
<pin id="214" dir="0" index="3" bw="7" slack="0"/>
<pin id="215" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="d_chunk_V_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="2" slack="0"/>
<pin id="222" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="d_chunk_V/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="p_Result_s_7_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="6" slack="0"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="0" index="2" bw="2" slack="0"/>
<pin id="228" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s_7/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="tmp_i_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="6" slack="0"/>
<pin id="234" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i/1 "/>
</bind>
</comp>

<comp id="241" class="1004" name="d_chunk_V_1_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="3" slack="0"/>
<pin id="243" dir="0" index="1" bw="56" slack="0"/>
<pin id="244" dir="0" index="2" bw="7" slack="0"/>
<pin id="245" dir="0" index="3" bw="7" slack="0"/>
<pin id="246" dir="1" index="4" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="d_chunk_V_1/1 "/>
</bind>
</comp>

<comp id="251" class="1004" name="d_chunk_V_2_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="3" slack="0"/>
<pin id="253" dir="0" index="1" bw="56" slack="0"/>
<pin id="254" dir="0" index="2" bw="7" slack="0"/>
<pin id="255" dir="0" index="3" bw="7" slack="0"/>
<pin id="256" dir="1" index="4" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="d_chunk_V_2/1 "/>
</bind>
</comp>

<comp id="261" class="1004" name="p_Result_1_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="6" slack="0"/>
<pin id="263" dir="0" index="1" bw="1" slack="0"/>
<pin id="264" dir="0" index="2" bw="1" slack="0"/>
<pin id="265" dir="0" index="3" bw="1" slack="0"/>
<pin id="266" dir="0" index="4" bw="3" slack="1"/>
<pin id="267" dir="1" index="5" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_1/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="tmp_i1_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="6" slack="0"/>
<pin id="274" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i1/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="p_Result_2_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="6" slack="0"/>
<pin id="284" dir="0" index="1" bw="1" slack="0"/>
<pin id="285" dir="0" index="2" bw="1" slack="0"/>
<pin id="286" dir="0" index="3" bw="1" slack="0"/>
<pin id="287" dir="0" index="4" bw="3" slack="2"/>
<pin id="288" dir="1" index="5" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_2/3 "/>
</bind>
</comp>

<comp id="293" class="1004" name="tmp_i2_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="6" slack="0"/>
<pin id="295" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i2/3 "/>
</bind>
</comp>

<comp id="300" class="1004" name="tmp_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="8" slack="0"/>
<pin id="302" dir="0" index="1" bw="1" slack="2"/>
<pin id="303" dir="0" index="2" bw="1" slack="2"/>
<pin id="304" dir="0" index="3" bw="1" slack="1"/>
<pin id="305" dir="0" index="4" bw="1" slack="1"/>
<pin id="306" dir="0" index="5" bw="1" slack="1"/>
<pin id="307" dir="0" index="6" bw="1" slack="0"/>
<pin id="308" dir="0" index="7" bw="1" slack="0"/>
<pin id="309" dir="0" index="8" bw="1" slack="0"/>
<pin id="310" dir="1" index="9" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="315" class="1004" name="p_Result_3_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="56" slack="0"/>
<pin id="317" dir="0" index="1" bw="1" slack="0"/>
<pin id="318" dir="0" index="2" bw="8" slack="0"/>
<pin id="319" dir="0" index="3" bw="7" slack="0"/>
<pin id="320" dir="0" index="4" bw="7" slack="0"/>
<pin id="321" dir="1" index="5" bw="56" slack="2147483647"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_3/4 "/>
</bind>
</comp>

<comp id="327" class="1005" name="r0_addr_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="6" slack="1"/>
<pin id="329" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="r0_addr "/>
</bind>
</comp>

<comp id="332" class="1005" name="r1_addr_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="6" slack="1"/>
<pin id="334" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="r1_addr "/>
</bind>
</comp>

<comp id="337" class="1005" name="r2_addr_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="6" slack="1"/>
<pin id="339" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="r2_addr "/>
</bind>
</comp>

<comp id="342" class="1005" name="q0_addr_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="6" slack="1"/>
<pin id="344" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="q0_addr "/>
</bind>
</comp>

<comp id="347" class="1005" name="q1_addr_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="6" slack="1"/>
<pin id="349" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="q1_addr "/>
</bind>
</comp>

<comp id="352" class="1005" name="d_chunk_V_1_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="3" slack="1"/>
<pin id="354" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="d_chunk_V_1 "/>
</bind>
</comp>

<comp id="357" class="1005" name="d_chunk_V_2_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="3" slack="2"/>
<pin id="359" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="d_chunk_V_2 "/>
</bind>
</comp>

<comp id="362" class="1005" name="q0_load_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="1" slack="2"/>
<pin id="364" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="q0_load "/>
</bind>
</comp>

<comp id="367" class="1005" name="q1_load_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="1" slack="2"/>
<pin id="369" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="q1_load "/>
</bind>
</comp>

<comp id="372" class="1005" name="r0_addr_1_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="6" slack="1"/>
<pin id="374" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="r0_addr_1 "/>
</bind>
</comp>

<comp id="377" class="1005" name="r1_addr_1_reg_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="6" slack="1"/>
<pin id="379" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="r1_addr_1 "/>
</bind>
</comp>

<comp id="382" class="1005" name="r2_addr_1_reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="6" slack="1"/>
<pin id="384" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="r2_addr_1 "/>
</bind>
</comp>

<comp id="387" class="1005" name="q0_addr_1_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="6" slack="1"/>
<pin id="389" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="q0_addr_1 "/>
</bind>
</comp>

<comp id="392" class="1005" name="q1_addr_1_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="6" slack="1"/>
<pin id="394" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="q1_addr_1 "/>
</bind>
</comp>

<comp id="397" class="1005" name="q2_addr_reg_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="6" slack="1"/>
<pin id="399" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="q2_addr "/>
</bind>
</comp>

<comp id="402" class="1005" name="q0_load_1_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="1" slack="1"/>
<pin id="404" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="q0_load_1 "/>
</bind>
</comp>

<comp id="407" class="1005" name="q1_load_1_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="1" slack="1"/>
<pin id="409" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="q1_load_1 "/>
</bind>
</comp>

<comp id="412" class="1005" name="q2_load_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="1" slack="1"/>
<pin id="414" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="q2_load "/>
</bind>
</comp>

<comp id="417" class="1005" name="q0_addr_2_reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="6" slack="1"/>
<pin id="419" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="q0_addr_2 "/>
</bind>
</comp>

<comp id="422" class="1005" name="q1_addr_2_reg_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="6" slack="1"/>
<pin id="424" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="q1_addr_2 "/>
</bind>
</comp>

<comp id="427" class="1005" name="q2_addr_1_reg_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="6" slack="1"/>
<pin id="429" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="q2_addr_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="66"><net_src comp="14" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="0" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="73"><net_src comp="2" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="26" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="80"><net_src comp="68" pin="3"/><net_sink comp="75" pin=0"/></net>

<net id="86"><net_src comp="4" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="87"><net_src comp="26" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="93"><net_src comp="81" pin="3"/><net_sink comp="88" pin=0"/></net>

<net id="99"><net_src comp="6" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="26" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="106"><net_src comp="94" pin="3"/><net_sink comp="101" pin=0"/></net>

<net id="112"><net_src comp="8" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="26" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="119"><net_src comp="107" pin="3"/><net_sink comp="114" pin=0"/></net>

<net id="125"><net_src comp="10" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="26" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="132"><net_src comp="120" pin="3"/><net_sink comp="127" pin=0"/></net>

<net id="138"><net_src comp="2" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="26" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="140"><net_src comp="133" pin="3"/><net_sink comp="75" pin=0"/></net>

<net id="146"><net_src comp="4" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="26" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="148"><net_src comp="141" pin="3"/><net_sink comp="88" pin=0"/></net>

<net id="154"><net_src comp="6" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="26" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="156"><net_src comp="149" pin="3"/><net_sink comp="101" pin=0"/></net>

<net id="162"><net_src comp="8" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="26" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="164"><net_src comp="157" pin="3"/><net_sink comp="114" pin=0"/></net>

<net id="170"><net_src comp="10" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="26" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="172"><net_src comp="165" pin="3"/><net_sink comp="127" pin=0"/></net>

<net id="178"><net_src comp="12" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="179"><net_src comp="26" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="185"><net_src comp="173" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="191"><net_src comp="8" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="26" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="193"><net_src comp="186" pin="3"/><net_sink comp="114" pin=0"/></net>

<net id="199"><net_src comp="10" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="26" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="201"><net_src comp="194" pin="3"/><net_sink comp="127" pin=0"/></net>

<net id="207"><net_src comp="12" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="26" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="209"><net_src comp="202" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="216"><net_src comp="16" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="62" pin="2"/><net_sink comp="210" pin=1"/></net>

<net id="218"><net_src comp="18" pin="0"/><net_sink comp="210" pin=2"/></net>

<net id="219"><net_src comp="20" pin="0"/><net_sink comp="210" pin=3"/></net>

<net id="223"><net_src comp="210" pin="4"/><net_sink comp="220" pin=0"/></net>

<net id="229"><net_src comp="22" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="24" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="231"><net_src comp="220" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="235"><net_src comp="224" pin="3"/><net_sink comp="232" pin=0"/></net>

<net id="236"><net_src comp="232" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="237"><net_src comp="232" pin="1"/><net_sink comp="81" pin=2"/></net>

<net id="238"><net_src comp="232" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="239"><net_src comp="232" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="240"><net_src comp="232" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="247"><net_src comp="28" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="248"><net_src comp="62" pin="2"/><net_sink comp="241" pin=1"/></net>

<net id="249"><net_src comp="30" pin="0"/><net_sink comp="241" pin=2"/></net>

<net id="250"><net_src comp="32" pin="0"/><net_sink comp="241" pin=3"/></net>

<net id="257"><net_src comp="28" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="258"><net_src comp="62" pin="2"/><net_sink comp="251" pin=1"/></net>

<net id="259"><net_src comp="34" pin="0"/><net_sink comp="251" pin=2"/></net>

<net id="260"><net_src comp="36" pin="0"/><net_sink comp="251" pin=3"/></net>

<net id="268"><net_src comp="38" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="269"><net_src comp="101" pin="3"/><net_sink comp="261" pin=1"/></net>

<net id="270"><net_src comp="88" pin="3"/><net_sink comp="261" pin=2"/></net>

<net id="271"><net_src comp="75" pin="3"/><net_sink comp="261" pin=3"/></net>

<net id="275"><net_src comp="261" pin="5"/><net_sink comp="272" pin=0"/></net>

<net id="276"><net_src comp="272" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="277"><net_src comp="272" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="278"><net_src comp="272" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="279"><net_src comp="272" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="280"><net_src comp="272" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="281"><net_src comp="272" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="289"><net_src comp="38" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="290"><net_src comp="101" pin="3"/><net_sink comp="282" pin=1"/></net>

<net id="291"><net_src comp="88" pin="3"/><net_sink comp="282" pin=2"/></net>

<net id="292"><net_src comp="75" pin="3"/><net_sink comp="282" pin=3"/></net>

<net id="296"><net_src comp="282" pin="5"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="298"><net_src comp="293" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="299"><net_src comp="293" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="311"><net_src comp="56" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="312"><net_src comp="180" pin="3"/><net_sink comp="300" pin=6"/></net>

<net id="313"><net_src comp="127" pin="3"/><net_sink comp="300" pin=7"/></net>

<net id="314"><net_src comp="114" pin="3"/><net_sink comp="300" pin=8"/></net>

<net id="322"><net_src comp="58" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="323"><net_src comp="60" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="324"><net_src comp="300" pin="9"/><net_sink comp="315" pin=2"/></net>

<net id="325"><net_src comp="34" pin="0"/><net_sink comp="315" pin=3"/></net>

<net id="326"><net_src comp="20" pin="0"/><net_sink comp="315" pin=4"/></net>

<net id="330"><net_src comp="68" pin="3"/><net_sink comp="327" pin=0"/></net>

<net id="331"><net_src comp="327" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="335"><net_src comp="81" pin="3"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="340"><net_src comp="94" pin="3"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="345"><net_src comp="107" pin="3"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="350"><net_src comp="120" pin="3"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="355"><net_src comp="241" pin="4"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="261" pin=4"/></net>

<net id="360"><net_src comp="251" pin="4"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="282" pin=4"/></net>

<net id="365"><net_src comp="114" pin="3"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="300" pin=2"/></net>

<net id="370"><net_src comp="127" pin="3"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="375"><net_src comp="133" pin="3"/><net_sink comp="372" pin=0"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="380"><net_src comp="141" pin="3"/><net_sink comp="377" pin=0"/></net>

<net id="381"><net_src comp="377" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="385"><net_src comp="149" pin="3"/><net_sink comp="382" pin=0"/></net>

<net id="386"><net_src comp="382" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="390"><net_src comp="157" pin="3"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="395"><net_src comp="165" pin="3"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="400"><net_src comp="173" pin="3"/><net_sink comp="397" pin=0"/></net>

<net id="401"><net_src comp="397" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="405"><net_src comp="114" pin="3"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="300" pin=5"/></net>

<net id="410"><net_src comp="127" pin="3"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="407" pin="1"/><net_sink comp="300" pin=4"/></net>

<net id="415"><net_src comp="180" pin="3"/><net_sink comp="412" pin=0"/></net>

<net id="416"><net_src comp="412" pin="1"/><net_sink comp="300" pin=3"/></net>

<net id="420"><net_src comp="186" pin="3"/><net_sink comp="417" pin=0"/></net>

<net id="421"><net_src comp="417" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="425"><net_src comp="194" pin="3"/><net_sink comp="422" pin=0"/></net>

<net id="426"><net_src comp="422" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="430"><net_src comp="202" pin="3"/><net_sink comp="427" pin=0"/></net>

<net id="431"><net_src comp="427" pin="1"/><net_sink comp="180" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: int_56_div5 : in_V | {1 }
	Port: int_56_div5 : r0 | {1 2 3 }
	Port: int_56_div5 : r1 | {1 2 3 }
	Port: int_56_div5 : r2 | {1 2 3 }
	Port: int_56_div5 : q0 | {1 2 3 4 }
	Port: int_56_div5 : q1 | {1 2 3 4 }
	Port: int_56_div5 : q2 | {2 3 4 }
  - Chain level:
	State 1
		d_chunk_V : 1
		p_Result_s_7 : 2
		tmp_i : 3
		r0_addr : 4
		r0_load : 5
		r1_addr : 4
		r1_load : 5
		r2_addr : 4
		r2_load : 5
		q0_addr : 4
		q0_load : 5
		q1_addr : 4
		q1_load : 5
	State 2
		p_Result_1 : 1
		tmp_i1 : 2
		r0_addr_1 : 3
		r0_load_1 : 4
		r1_addr_1 : 3
		r1_load_1 : 4
		r2_addr_1 : 3
		r2_load_1 : 4
		q0_addr_1 : 3
		q0_load_1 : 4
		q1_addr_1 : 3
		q1_load_1 : 4
		q2_addr : 3
		q2_load : 4
	State 3
		p_Result_2 : 1
		tmp_i2 : 2
		q0_addr_2 : 3
		q0_load_2 : 4
		q1_addr_2 : 3
		q1_load_2 : 4
		q2_addr_1 : 3
		q2_load_1 : 4
	State 4
		tmp : 1
		p_Result_3 : 2
		StgValue_64 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|
| Operation|    Functional Unit   |
|----------|----------------------|
|   read   | in_V_read_read_fu_62 |
|----------|----------------------|
|          |   p_Result_s_fu_210  |
|partselect|  d_chunk_V_1_fu_241  |
|          |  d_chunk_V_2_fu_251  |
|----------|----------------------|
|          |   d_chunk_V_fu_220   |
|   zext   |     tmp_i_fu_232     |
|          |     tmp_i1_fu_272    |
|          |     tmp_i2_fu_293    |
|----------|----------------------|
|          |  p_Result_s_7_fu_224 |
|bitconcatenate|   p_Result_1_fu_261  |
|          |   p_Result_2_fu_282  |
|          |      tmp_fu_300      |
|----------|----------------------|
|  partset |   p_Result_3_fu_315  |
|----------|----------------------|
|   Total  |                      |
|----------|----------------------|

Memories:
+----+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |
+----+--------+--------+--------+
| q0 |    0   |    1   |    1   |
| q1 |    0   |    1   |    1   |
| q2 |    0   |    1   |    1   |
| r0 |    0   |    1   |    1   |
| r1 |    0   |    1   |    1   |
| r2 |    0   |    1   |    1   |
+----+--------+--------+--------+
|Total|    0   |    6   |    6   |
+----+--------+--------+--------+

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|d_chunk_V_1_reg_352|    3   |
|d_chunk_V_2_reg_357|    3   |
| q0_addr_1_reg_387 |    6   |
| q0_addr_2_reg_417 |    6   |
|  q0_addr_reg_342  |    6   |
| q0_load_1_reg_402 |    1   |
|  q0_load_reg_362  |    1   |
| q1_addr_1_reg_392 |    6   |
| q1_addr_2_reg_422 |    6   |
|  q1_addr_reg_347  |    6   |
| q1_load_1_reg_407 |    1   |
|  q1_load_reg_367  |    1   |
| q2_addr_1_reg_427 |    6   |
|  q2_addr_reg_397  |    6   |
|  q2_load_reg_412  |    1   |
| r0_addr_1_reg_372 |    6   |
|  r0_addr_reg_327  |    6   |
| r1_addr_1_reg_377 |    6   |
|  r1_addr_reg_332  |    6   |
| r2_addr_1_reg_382 |    6   |
|  r2_addr_reg_337  |    6   |
+-------------------+--------+
|       Total       |   95   |
+-------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_75 |  p0  |   4  |   6  |   24   ||    21   |
|  grp_access_fu_88 |  p0  |   4  |   6  |   24   ||    21   |
| grp_access_fu_101 |  p0  |   4  |   6  |   24   ||    21   |
| grp_access_fu_114 |  p0  |   6  |   6  |   36   ||    33   |
| grp_access_fu_127 |  p0  |   6  |   6  |   36   ||    33   |
| grp_access_fu_180 |  p0  |   4  |   6  |   24   ||    21   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   168  ||  7.462  ||   150   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    -   |    -   |
|   Memory  |    0   |    -   |    6   |    6   |
|Multiplexer|    -   |    7   |    -   |   150  |
|  Register |    -   |    -   |   95   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    7   |   101  |   156  |
+-----------+--------+--------+--------+--------+
