module TEST_UPDOWN10;
   reg clk, reset, dec;
   wire [3:0] count;

   parameter CYCLE = 100;

   UPDOWN i1(.RESET(reset), .CLK(clk), .DEC(dec), .COUNT(count));

   always #(CYCLE/2)
     clk = ~clk;

   initial
     begin
	reset = 1'b0;
        clk = 1'b0;
	dec = 1'b1;
	#CYCLE reset = 1'b1;
	#
