





<!DOCTYPE html>
<html>

  <head>
    <meta name="viewport" content="width=device-width, initial-scale=1">
    <meta charset="utf-8">
    <meta name="generator" content="ng2web v1.1.0 (ngdb v1.1.0)">
    <link rel="stylesheet" type="text/css" href="rbint-style.css">
    <title>Ralf Brown » Lists » Interrupts</title>
    <meta name="description" content="Ralf Brown">
    <link rel="prev" href="rbint-1925711.html">
    <link rel="next" href="rbint-1939296.html">
    
  </head>

  <body>

    <header>
      <nav class="box">
        <ul>
          

<li><a href="rbint-about.html">About</a></li>


          

<li><a href="rbint-1925711.html">Previous</a></li>


          

<li><a href="rbint-1712194.html">Up</a></li>


          

<li><a href="rbint-1939296.html">Next</a></li>


        </ul>
      </nav>
    </header>

    <section>

      <nav class="menu box">
        <ul>
            <li>Lists</li>
            <ul>
              <li><a href="index.html">Comments</a></li>
              <li><a href="rbint-7995.html">Interrupts</a></li>
              <li><a href="rbint-15401.html">Glossary</a></li>
              <li><a href="rbint-64347.html">Memory</a></li>
              <li><a href="rbint-180090.html">CMOS</a></li>
              <li><a href="rbint-250757.html">86 Bugs</a></li>
              
            </ul>
        </ul>
      </nav>

      <article class="box">
        
  
  
    <pre class="entry"><span class="line"></span><br /><span class="line"><span class="ngu">Int 1A Fn B10A  - Pci Bios V2.0c+ - Read Configuration Dword (intel Devices)  <span class="ngb">(Cont.)</span></span></span><br /><span class="line"></span><br /><span class="line">   1 hard reset</span><br /><span class="line"> 0 deturbo mode</span><br /><span class="line"></span><br /><span class="line"><span class="ngb">See Also:</span> #0927,PORT 0CF9h</span><br /><span class="line"></span><br /><span class="line">Format of PCI Configuration data for Intel 82454KX/GX:</span><br /><span class="line">Offset Size    Description (Table 0938)</span><br /><span class="line"> 00h 64 BYTEs  header (see #0798)</span><br /><span class="line">       (vendor ID 8086h, device ID 84C4h)</span><br /><span class="line">!!!intel\29052301.pdf pg. 40</span><br /><span class="line"> 40h   DWORD   top of system memory</span><br /><span class="line"> 44h  4 BYTEs  reserved</span><br /><span class="line"> 48h   BYTE    PCI decode mode</span><br /><span class="line"> 49h   BYTE    bridge device number</span><br /><span class="line"> 4Ah   BYTE    PCI bus number</span><br /><span class="line"> 4Bh   BYTE    PCI subordinate bus number</span><br /><span class="line"> 4Ch   BYTE    PB configuration</span><br /><span class="line"> 4Dh  4 BYTEs  reserved</span><br /><span class="line"> 51h   BYTE    deturbo counter control</span><br /><span class="line"> 52h   BYTE    reserved</span><br /><span class="line"> 53h   BYTE    CPU read/write control</span><br /><span class="line"> 54h   WORD    PCI read/write control</span><br /><span class="line"> 56h   BYTE    reserved</span><br /><span class="line"> 57h   BYTE    SMM Enable</span><br /><span class="line"> 58h   BYTE    video buffer area enable</span><br /><span class="line"> 59h  7 BYTEs  Programmable Attribute Map registers 0-6 (see #0902)</span><br /><span class="line"> 60h 16 BYTEs  reserved</span><br /><span class="line"> 70h   BYTE    Error Command</span><br /><span class="line"> 71h   BYTE    Error Status</span><br /><span class="line"> 72h  6 BYTEs  reserved</span><br /><span class="line"> 78h   WORD    memory gap range</span><br /><span class="line"> 7Ah   WORD    memory gap upper address</span><br /><span class="line"> 7Ch   DWORD   PCI frame buffer</span><br /><span class="line"> 80h  8 BYTEs  reserved</span><br /><span class="line"> 88h   DWORD   high memory gap start address</span><br /><span class="line"> 8Ch   DWORD   high memory gap end address</span><br /><span class="line"> 90h  8 BYTEs  reserved</span><br /><span class="line"> 98h   DWORD   (GX only) I/O Space Range #1</span><br /><span class="line"> 9Ch   BYTE    PCI reset</span><br /><span class="line"> 9Dh  3 BYTEs  reserved</span><br /><span class="line"> A0h   DWORD   (GX only) I/O Space Range #2</span><br /><span class="line"> A4h   DWORD   I/O APIC range</span><br /><span class="line"> A8h  8 BYTEs  reserved</span><br /><span class="line"> B0h   WORD    configuration values driven on reset</span><br /><span class="line"> B2h  2 BYTEs  reserved</span><br /><span class="line"> B4h   WORD    captured system configuration values (read-only)</span><br /><span class="line"> B6h  2 BYTEs  reserved</span><br /><span class="line"> B8h   DWORD   SMM range</span><br /><span class="line"> BCh   BYTE    high BIOS register</span><br /><span class="line"> BDh  3 BYTEs  reserved</span><br /><span class="line"> C0h   DWORD   PB Extended Error Reporting Command</span><br /><span class="line"> C4h   DWORD   PB Extended Error Reporting Status</span><br /><span class="line"> C8h   DWORD   PB Retry Timers</span><br /><span class="line"> CCh 52 BYTEs  reserved</span><br /><span class="line"></span><br /><span class="line"><span class="ngb">See Also:</span> #0798</span><br /></pre>
  
  
  


      </article>

    </section>

  </body>

</html>

