# hotchips-archive-links
| Year | HC# | S# | P# | Title | Link |
|-----:|----:|---:|---:|:------|:-----|
| 1989 |   1 |  1 || **New SPARC CPUs** ||
| 1989 |   1 |  1 |  1 | *Cypress SPARC Program Overview*, Raju Vegesna (Ross Technology) | [#](https://old.hotchips.org/wp-content/uploads/hc_archives/hc01/2_Mon/HC1.S1/HC1.1.1.pdf) |
| 1989 |   1 |  1 |  2 | *ECL SPARC Chip Set*, Anant Agrawal (Sun Microsystems/Bipolar Integrated Technology) | [#](https://old.hotchips.org/wp-content/uploads/hc_archives/hc01/2_Mon/HC1.S1/HC1.1.2.pdf) |
| 1989 |   1 |  1 |  3 | *The Architecture of the P1 â€“ A 250MHz SPARC in GaAs*, Pete Wilson (Prisma) | [#](https://old.hotchips.org/wp-content/uploads/hc_archives/hc01/2_Mon/HC1.S1/HC1.1.3.pdf) |
| 1989 |   1 |  2 || **RISC CPU Updates** ||
| 1989 |   1 |  2 |  1 | *Fujitsu SPARC Chip Set Update*, Rolando Carreras (Fujitsu Microelectronics) | N/A |
| 1989 |   1 |  2 |  2 | *L64815 MCT Overview*, Douglas Grundman (LSI Logic) | N/A |
| 1989 |   1 |  2 |  3 | *88K Family Update*, Mitch Alsup (Motorola) | N/A |
| 1989 |   1 |  2 |  4 | *MIPS RISC Architecture*, John Mashey (MIPS Computer) | [#](https://old.hotchips.org/wp-content/uploads/hc_archives/hc01/2_Mon/HC1.S2/HC1.2.4.pdf) |
| 1989 |   1 |  2 |  5 | *Clipper Update*, Harlan McGhan (Intergraph) | N/A |
| 1989 |   1 |  3 || **RISC CPU Updates** ||
| 1970 |   0 |  0 |  0 |  | [#]() |


