{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1673163148750 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1673163148750 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 08 15:32:28 2023 " "Processing started: Sun Jan 08 15:32:28 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1673163148750 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673163148750 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off o_clkx2 -c o_clkx2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off o_clkx2 -c o_clkx2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673163148750 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1673163149000 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1673163149000 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "o_clkx2.v(22) " "Verilog HDL information at o_clkx2.v(22): always construct contains both blocking and non-blocking assignments" {  } { { "o_clkx2.v" "" { Text "I:/fpga ppt/109360142/quartus/cyclone/1225_2o_clk/o_clkx2.v" 22 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1673163158443 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "o_clkx2.v(46) " "Verilog HDL information at o_clkx2.v(46): always construct contains both blocking and non-blocking assignments" {  } { { "o_clkx2.v" "" { Text "I:/fpga ppt/109360142/quartus/cyclone/1225_2o_clk/o_clkx2.v" 46 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1673163158443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "o_clkx2.v 2 2 " "Found 2 design units, including 2 entities, in source file o_clkx2.v" { { "Info" "ISGN_ENTITY_NAME" "1 o_clkx2 " "Found entity 1: o_clkx2" {  } { { "o_clkx2.v" "" { Text "I:/fpga ppt/109360142/quartus/cyclone/1225_2o_clk/o_clkx2.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673163158473 ""} { "Info" "ISGN_ENTITY_NAME" "2 divclk " "Found entity 2: divclk" {  } { { "o_clkx2.v" "" { Text "I:/fpga ppt/109360142/quartus/cyclone/1225_2o_clk/o_clkx2.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673163158473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673163158473 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "o_clkx2 " "Elaborating entity \"o_clkx2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1673163158593 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "o_clk2 o_clkx2.v(10) " "Verilog HDL warning at o_clkx2.v(10): object o_clk2 used but never assigned" {  } { { "o_clkx2.v" "" { Text "I:/fpga ppt/109360142/quartus/cyclone/1225_2o_clk/o_clkx2.v" 10 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1673163158633 "|o_clkx2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "o_clk2 0 o_clkx2.v(10) " "Net \"o_clk2\" at o_clkx2.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "o_clkx2.v" "" { Text "I:/fpga ppt/109360142/quartus/cyclone/1225_2o_clk/o_clkx2.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1673163158643 "|o_clkx2"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "next_state.S3 o_clkx2.v(46) " "Can't resolve multiple constant drivers for net \"next_state.S3\" at o_clkx2.v(46)" {  } { { "o_clkx2.v" "" { Text "I:/fpga ppt/109360142/quartus/cyclone/1225_2o_clk/o_clkx2.v" 46 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673163158643 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "o_clkx2.v(22) " "Constant driver at o_clkx2.v(22)" {  } { { "o_clkx2.v" "" { Text "I:/fpga ppt/109360142/quartus/cyclone/1225_2o_clk/o_clkx2.v" 22 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673163158643 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "next_state.S2 o_clkx2.v(46) " "Can't resolve multiple constant drivers for net \"next_state.S2\" at o_clkx2.v(46)" {  } { { "o_clkx2.v" "" { Text "I:/fpga ppt/109360142/quartus/cyclone/1225_2o_clk/o_clkx2.v" 46 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673163158643 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "next_state.S1 o_clkx2.v(46) " "Can't resolve multiple constant drivers for net \"next_state.S1\" at o_clkx2.v(46)" {  } { { "o_clkx2.v" "" { Text "I:/fpga ppt/109360142/quartus/cyclone/1225_2o_clk/o_clkx2.v" 46 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673163158643 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "next_state.S0 o_clkx2.v(46) " "Can't resolve multiple constant drivers for net \"next_state.S0\" at o_clkx2.v(46)" {  } { { "o_clkx2.v" "" { Text "I:/fpga ppt/109360142/quartus/cyclone/1225_2o_clk/o_clkx2.v" 46 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673163158643 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "start1 o_clkx2.v(54) " "Can't resolve multiple constant drivers for net \"start1\" at o_clkx2.v(54)" {  } { { "o_clkx2.v" "" { Text "I:/fpga ppt/109360142/quartus/cyclone/1225_2o_clk/o_clkx2.v" 54 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673163158643 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "o_clkx2.v(30) " "Constant driver at o_clkx2.v(30)" {  } { { "o_clkx2.v" "" { Text "I:/fpga ppt/109360142/quartus/cyclone/1225_2o_clk/o_clkx2.v" 30 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673163158643 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "start2 o_clkx2.v(54) " "Can't resolve multiple constant drivers for net \"start2\" at o_clkx2.v(54)" {  } { { "o_clkx2.v" "" { Text "I:/fpga ppt/109360142/quartus/cyclone/1225_2o_clk/o_clkx2.v" 54 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673163158643 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1673163158643 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "I:/fpga ppt/109360142/quartus/cyclone/1225_2o_clk/output_files/o_clkx2.map.smsg " "Generated suppressed messages file I:/fpga ppt/109360142/quartus/cyclone/1225_2o_clk/output_files/o_clkx2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673163158703 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 9 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 9 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4734 " "Peak virtual memory: 4734 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1673163158753 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Jan 08 15:32:38 2023 " "Processing ended: Sun Jan 08 15:32:38 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1673163158753 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1673163158753 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1673163158753 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1673163158753 ""}
