Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Mon Oct 23 15:58:48 2023
| Host         : DESKTOP-1492RFU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lab4_timing_summary_routed.rpt -pb lab4_timing_summary_routed.pb -rpx lab4_timing_summary_routed.rpx -warn_on_violation
| Design       : lab4
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    20          
TIMING-18  Warning           Missing input or output delay  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (20)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (36)
5. checking no_input_delay (5)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (20)
-------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: c0/slow_clk_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: d0/u1/slow_clk_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: d1/u1/slow_clk_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: d2/u1/slow_clk_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: d3/u1/slow_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (36)
-------------------------------------------------
 There are 36 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.223        0.000                      0                  266        0.131        0.000                      0                  266        4.500        0.000                       0                   137  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.223        0.000                      0                  266        0.131        0.000                      0                  266        4.500        0.000                       0                   137  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.223ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.223ns  (required time - arrival time)
  Source:                 d2/u1/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d2/u1/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.193ns  (logic 0.890ns (21.226%)  route 3.303ns (78.774%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.865ns = ( 14.865 - 10.000 ) 
    Source Clock Delay      (SCD):    5.163ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.612     5.163    d2/u1/clk_IBUF_BUFG
    SLICE_X2Y80          FDRE                                         r  d2/u1/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDRE (Prop_fdre_C_Q)         0.518     5.681 r  d2/u1/counter_reg[12]/Q
                         net (fo=3, routed)           0.968     6.649    d2/u1/counter_reg[12]
    SLICE_X5Y79          LUT4 (Prop_lut4_I0_O)        0.124     6.773 r  d2/u1/counter[0]_i_6__1/O
                         net (fo=1, routed)           0.708     7.482    d2/u1/counter[0]_i_6__1_n_0
    SLICE_X5Y80          LUT6 (Prop_lut6_I1_O)        0.124     7.606 r  d2/u1/counter[0]_i_3__1/O
                         net (fo=1, routed)           0.557     8.163    d2/u1/counter[0]_i_3__1_n_0
    SLICE_X4Y82          LUT6 (Prop_lut6_I3_O)        0.124     8.287 r  d2/u1/counter[0]_i_1__2/O
                         net (fo=22, routed)          1.069     9.356    d2/u1/counter[0]_i_1__2_n_0
    SLICE_X2Y78          FDRE                                         r  d2/u1/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.494    14.865    d2/u1/clk_IBUF_BUFG
    SLICE_X2Y78          FDRE                                         r  d2/u1/counter_reg[4]/C
                         clock pessimism              0.273    15.138    
                         clock uncertainty           -0.035    15.103    
    SLICE_X2Y78          FDRE (Setup_fdre_C_R)       -0.524    14.579    d2/u1/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.579    
                         arrival time                          -9.356    
  -------------------------------------------------------------------
                         slack                                  5.223    

Slack (MET) :             5.223ns  (required time - arrival time)
  Source:                 d2/u1/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d2/u1/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.193ns  (logic 0.890ns (21.226%)  route 3.303ns (78.774%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.865ns = ( 14.865 - 10.000 ) 
    Source Clock Delay      (SCD):    5.163ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.612     5.163    d2/u1/clk_IBUF_BUFG
    SLICE_X2Y80          FDRE                                         r  d2/u1/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDRE (Prop_fdre_C_Q)         0.518     5.681 r  d2/u1/counter_reg[12]/Q
                         net (fo=3, routed)           0.968     6.649    d2/u1/counter_reg[12]
    SLICE_X5Y79          LUT4 (Prop_lut4_I0_O)        0.124     6.773 r  d2/u1/counter[0]_i_6__1/O
                         net (fo=1, routed)           0.708     7.482    d2/u1/counter[0]_i_6__1_n_0
    SLICE_X5Y80          LUT6 (Prop_lut6_I1_O)        0.124     7.606 r  d2/u1/counter[0]_i_3__1/O
                         net (fo=1, routed)           0.557     8.163    d2/u1/counter[0]_i_3__1_n_0
    SLICE_X4Y82          LUT6 (Prop_lut6_I3_O)        0.124     8.287 r  d2/u1/counter[0]_i_1__2/O
                         net (fo=22, routed)          1.069     9.356    d2/u1/counter[0]_i_1__2_n_0
    SLICE_X2Y78          FDRE                                         r  d2/u1/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.494    14.865    d2/u1/clk_IBUF_BUFG
    SLICE_X2Y78          FDRE                                         r  d2/u1/counter_reg[5]/C
                         clock pessimism              0.273    15.138    
                         clock uncertainty           -0.035    15.103    
    SLICE_X2Y78          FDRE (Setup_fdre_C_R)       -0.524    14.579    d2/u1/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.579    
                         arrival time                          -9.356    
  -------------------------------------------------------------------
                         slack                                  5.223    

Slack (MET) :             5.223ns  (required time - arrival time)
  Source:                 d2/u1/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d2/u1/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.193ns  (logic 0.890ns (21.226%)  route 3.303ns (78.774%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.865ns = ( 14.865 - 10.000 ) 
    Source Clock Delay      (SCD):    5.163ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.612     5.163    d2/u1/clk_IBUF_BUFG
    SLICE_X2Y80          FDRE                                         r  d2/u1/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDRE (Prop_fdre_C_Q)         0.518     5.681 r  d2/u1/counter_reg[12]/Q
                         net (fo=3, routed)           0.968     6.649    d2/u1/counter_reg[12]
    SLICE_X5Y79          LUT4 (Prop_lut4_I0_O)        0.124     6.773 r  d2/u1/counter[0]_i_6__1/O
                         net (fo=1, routed)           0.708     7.482    d2/u1/counter[0]_i_6__1_n_0
    SLICE_X5Y80          LUT6 (Prop_lut6_I1_O)        0.124     7.606 r  d2/u1/counter[0]_i_3__1/O
                         net (fo=1, routed)           0.557     8.163    d2/u1/counter[0]_i_3__1_n_0
    SLICE_X4Y82          LUT6 (Prop_lut6_I3_O)        0.124     8.287 r  d2/u1/counter[0]_i_1__2/O
                         net (fo=22, routed)          1.069     9.356    d2/u1/counter[0]_i_1__2_n_0
    SLICE_X2Y78          FDRE                                         r  d2/u1/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.494    14.865    d2/u1/clk_IBUF_BUFG
    SLICE_X2Y78          FDRE                                         r  d2/u1/counter_reg[6]/C
                         clock pessimism              0.273    15.138    
                         clock uncertainty           -0.035    15.103    
    SLICE_X2Y78          FDRE (Setup_fdre_C_R)       -0.524    14.579    d2/u1/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.579    
                         arrival time                          -9.356    
  -------------------------------------------------------------------
                         slack                                  5.223    

Slack (MET) :             5.223ns  (required time - arrival time)
  Source:                 d2/u1/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d2/u1/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.193ns  (logic 0.890ns (21.226%)  route 3.303ns (78.774%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.865ns = ( 14.865 - 10.000 ) 
    Source Clock Delay      (SCD):    5.163ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.612     5.163    d2/u1/clk_IBUF_BUFG
    SLICE_X2Y80          FDRE                                         r  d2/u1/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDRE (Prop_fdre_C_Q)         0.518     5.681 r  d2/u1/counter_reg[12]/Q
                         net (fo=3, routed)           0.968     6.649    d2/u1/counter_reg[12]
    SLICE_X5Y79          LUT4 (Prop_lut4_I0_O)        0.124     6.773 r  d2/u1/counter[0]_i_6__1/O
                         net (fo=1, routed)           0.708     7.482    d2/u1/counter[0]_i_6__1_n_0
    SLICE_X5Y80          LUT6 (Prop_lut6_I1_O)        0.124     7.606 r  d2/u1/counter[0]_i_3__1/O
                         net (fo=1, routed)           0.557     8.163    d2/u1/counter[0]_i_3__1_n_0
    SLICE_X4Y82          LUT6 (Prop_lut6_I3_O)        0.124     8.287 r  d2/u1/counter[0]_i_1__2/O
                         net (fo=22, routed)          1.069     9.356    d2/u1/counter[0]_i_1__2_n_0
    SLICE_X2Y78          FDRE                                         r  d2/u1/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.494    14.865    d2/u1/clk_IBUF_BUFG
    SLICE_X2Y78          FDRE                                         r  d2/u1/counter_reg[7]/C
                         clock pessimism              0.273    15.138    
                         clock uncertainty           -0.035    15.103    
    SLICE_X2Y78          FDRE (Setup_fdre_C_R)       -0.524    14.579    d2/u1/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.579    
                         arrival time                          -9.356    
  -------------------------------------------------------------------
                         slack                                  5.223    

Slack (MET) :             5.365ns  (required time - arrival time)
  Source:                 d2/u1/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d2/u1/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 0.890ns (21.964%)  route 3.162ns (78.036%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.866ns = ( 14.866 - 10.000 ) 
    Source Clock Delay      (SCD):    5.163ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.612     5.163    d2/u1/clk_IBUF_BUFG
    SLICE_X2Y80          FDRE                                         r  d2/u1/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDRE (Prop_fdre_C_Q)         0.518     5.681 r  d2/u1/counter_reg[12]/Q
                         net (fo=3, routed)           0.968     6.649    d2/u1/counter_reg[12]
    SLICE_X5Y79          LUT4 (Prop_lut4_I0_O)        0.124     6.773 r  d2/u1/counter[0]_i_6__1/O
                         net (fo=1, routed)           0.708     7.482    d2/u1/counter[0]_i_6__1_n_0
    SLICE_X5Y80          LUT6 (Prop_lut6_I1_O)        0.124     7.606 r  d2/u1/counter[0]_i_3__1/O
                         net (fo=1, routed)           0.557     8.163    d2/u1/counter[0]_i_3__1_n_0
    SLICE_X4Y82          LUT6 (Prop_lut6_I3_O)        0.124     8.287 r  d2/u1/counter[0]_i_1__2/O
                         net (fo=22, routed)          0.929     9.215    d2/u1/counter[0]_i_1__2_n_0
    SLICE_X2Y79          FDRE                                         r  d2/u1/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.495    14.866    d2/u1/clk_IBUF_BUFG
    SLICE_X2Y79          FDRE                                         r  d2/u1/counter_reg[10]/C
                         clock pessimism              0.273    15.139    
                         clock uncertainty           -0.035    15.104    
    SLICE_X2Y79          FDRE (Setup_fdre_C_R)       -0.524    14.580    d2/u1/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.580    
                         arrival time                          -9.215    
  -------------------------------------------------------------------
                         slack                                  5.365    

Slack (MET) :             5.365ns  (required time - arrival time)
  Source:                 d2/u1/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d2/u1/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 0.890ns (21.964%)  route 3.162ns (78.036%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.866ns = ( 14.866 - 10.000 ) 
    Source Clock Delay      (SCD):    5.163ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.612     5.163    d2/u1/clk_IBUF_BUFG
    SLICE_X2Y80          FDRE                                         r  d2/u1/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDRE (Prop_fdre_C_Q)         0.518     5.681 r  d2/u1/counter_reg[12]/Q
                         net (fo=3, routed)           0.968     6.649    d2/u1/counter_reg[12]
    SLICE_X5Y79          LUT4 (Prop_lut4_I0_O)        0.124     6.773 r  d2/u1/counter[0]_i_6__1/O
                         net (fo=1, routed)           0.708     7.482    d2/u1/counter[0]_i_6__1_n_0
    SLICE_X5Y80          LUT6 (Prop_lut6_I1_O)        0.124     7.606 r  d2/u1/counter[0]_i_3__1/O
                         net (fo=1, routed)           0.557     8.163    d2/u1/counter[0]_i_3__1_n_0
    SLICE_X4Y82          LUT6 (Prop_lut6_I3_O)        0.124     8.287 r  d2/u1/counter[0]_i_1__2/O
                         net (fo=22, routed)          0.929     9.215    d2/u1/counter[0]_i_1__2_n_0
    SLICE_X2Y79          FDRE                                         r  d2/u1/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.495    14.866    d2/u1/clk_IBUF_BUFG
    SLICE_X2Y79          FDRE                                         r  d2/u1/counter_reg[11]/C
                         clock pessimism              0.273    15.139    
                         clock uncertainty           -0.035    15.104    
    SLICE_X2Y79          FDRE (Setup_fdre_C_R)       -0.524    14.580    d2/u1/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.580    
                         arrival time                          -9.215    
  -------------------------------------------------------------------
                         slack                                  5.365    

Slack (MET) :             5.365ns  (required time - arrival time)
  Source:                 d2/u1/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d2/u1/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 0.890ns (21.964%)  route 3.162ns (78.036%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.866ns = ( 14.866 - 10.000 ) 
    Source Clock Delay      (SCD):    5.163ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.612     5.163    d2/u1/clk_IBUF_BUFG
    SLICE_X2Y80          FDRE                                         r  d2/u1/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDRE (Prop_fdre_C_Q)         0.518     5.681 r  d2/u1/counter_reg[12]/Q
                         net (fo=3, routed)           0.968     6.649    d2/u1/counter_reg[12]
    SLICE_X5Y79          LUT4 (Prop_lut4_I0_O)        0.124     6.773 r  d2/u1/counter[0]_i_6__1/O
                         net (fo=1, routed)           0.708     7.482    d2/u1/counter[0]_i_6__1_n_0
    SLICE_X5Y80          LUT6 (Prop_lut6_I1_O)        0.124     7.606 r  d2/u1/counter[0]_i_3__1/O
                         net (fo=1, routed)           0.557     8.163    d2/u1/counter[0]_i_3__1_n_0
    SLICE_X4Y82          LUT6 (Prop_lut6_I3_O)        0.124     8.287 r  d2/u1/counter[0]_i_1__2/O
                         net (fo=22, routed)          0.929     9.215    d2/u1/counter[0]_i_1__2_n_0
    SLICE_X2Y79          FDRE                                         r  d2/u1/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.495    14.866    d2/u1/clk_IBUF_BUFG
    SLICE_X2Y79          FDRE                                         r  d2/u1/counter_reg[8]/C
                         clock pessimism              0.273    15.139    
                         clock uncertainty           -0.035    15.104    
    SLICE_X2Y79          FDRE (Setup_fdre_C_R)       -0.524    14.580    d2/u1/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         14.580    
                         arrival time                          -9.215    
  -------------------------------------------------------------------
                         slack                                  5.365    

Slack (MET) :             5.365ns  (required time - arrival time)
  Source:                 d2/u1/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d2/u1/counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 0.890ns (21.964%)  route 3.162ns (78.036%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.866ns = ( 14.866 - 10.000 ) 
    Source Clock Delay      (SCD):    5.163ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.612     5.163    d2/u1/clk_IBUF_BUFG
    SLICE_X2Y80          FDRE                                         r  d2/u1/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDRE (Prop_fdre_C_Q)         0.518     5.681 r  d2/u1/counter_reg[12]/Q
                         net (fo=3, routed)           0.968     6.649    d2/u1/counter_reg[12]
    SLICE_X5Y79          LUT4 (Prop_lut4_I0_O)        0.124     6.773 r  d2/u1/counter[0]_i_6__1/O
                         net (fo=1, routed)           0.708     7.482    d2/u1/counter[0]_i_6__1_n_0
    SLICE_X5Y80          LUT6 (Prop_lut6_I1_O)        0.124     7.606 r  d2/u1/counter[0]_i_3__1/O
                         net (fo=1, routed)           0.557     8.163    d2/u1/counter[0]_i_3__1_n_0
    SLICE_X4Y82          LUT6 (Prop_lut6_I3_O)        0.124     8.287 r  d2/u1/counter[0]_i_1__2/O
                         net (fo=22, routed)          0.929     9.215    d2/u1/counter[0]_i_1__2_n_0
    SLICE_X2Y79          FDRE                                         r  d2/u1/counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.495    14.866    d2/u1/clk_IBUF_BUFG
    SLICE_X2Y79          FDRE                                         r  d2/u1/counter_reg[9]/C
                         clock pessimism              0.273    15.139    
                         clock uncertainty           -0.035    15.104    
    SLICE_X2Y79          FDRE (Setup_fdre_C_R)       -0.524    14.580    d2/u1/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         14.580    
                         arrival time                          -9.215    
  -------------------------------------------------------------------
                         slack                                  5.365    

Slack (MET) :             5.406ns  (required time - arrival time)
  Source:                 d2/u1/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d2/u1/counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.011ns  (logic 0.890ns (22.187%)  route 3.121ns (77.813%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.867ns = ( 14.867 - 10.000 ) 
    Source Clock Delay      (SCD):    5.163ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.612     5.163    d2/u1/clk_IBUF_BUFG
    SLICE_X2Y80          FDRE                                         r  d2/u1/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDRE (Prop_fdre_C_Q)         0.518     5.681 r  d2/u1/counter_reg[12]/Q
                         net (fo=3, routed)           0.968     6.649    d2/u1/counter_reg[12]
    SLICE_X5Y79          LUT4 (Prop_lut4_I0_O)        0.124     6.773 r  d2/u1/counter[0]_i_6__1/O
                         net (fo=1, routed)           0.708     7.482    d2/u1/counter[0]_i_6__1_n_0
    SLICE_X5Y80          LUT6 (Prop_lut6_I1_O)        0.124     7.606 r  d2/u1/counter[0]_i_3__1/O
                         net (fo=1, routed)           0.557     8.163    d2/u1/counter[0]_i_3__1_n_0
    SLICE_X4Y82          LUT6 (Prop_lut6_I3_O)        0.124     8.287 r  d2/u1/counter[0]_i_1__2/O
                         net (fo=22, routed)          0.888     9.175    d2/u1/counter[0]_i_1__2_n_0
    SLICE_X2Y81          FDRE                                         r  d2/u1/counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.496    14.867    d2/u1/clk_IBUF_BUFG
    SLICE_X2Y81          FDRE                                         r  d2/u1/counter_reg[16]/C
                         clock pessimism              0.273    15.140    
                         clock uncertainty           -0.035    15.105    
    SLICE_X2Y81          FDRE (Setup_fdre_C_R)       -0.524    14.581    d2/u1/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         14.581    
                         arrival time                          -9.175    
  -------------------------------------------------------------------
                         slack                                  5.406    

Slack (MET) :             5.406ns  (required time - arrival time)
  Source:                 d2/u1/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d2/u1/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.011ns  (logic 0.890ns (22.187%)  route 3.121ns (77.813%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.867ns = ( 14.867 - 10.000 ) 
    Source Clock Delay      (SCD):    5.163ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.612     5.163    d2/u1/clk_IBUF_BUFG
    SLICE_X2Y80          FDRE                                         r  d2/u1/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDRE (Prop_fdre_C_Q)         0.518     5.681 r  d2/u1/counter_reg[12]/Q
                         net (fo=3, routed)           0.968     6.649    d2/u1/counter_reg[12]
    SLICE_X5Y79          LUT4 (Prop_lut4_I0_O)        0.124     6.773 r  d2/u1/counter[0]_i_6__1/O
                         net (fo=1, routed)           0.708     7.482    d2/u1/counter[0]_i_6__1_n_0
    SLICE_X5Y80          LUT6 (Prop_lut6_I1_O)        0.124     7.606 r  d2/u1/counter[0]_i_3__1/O
                         net (fo=1, routed)           0.557     8.163    d2/u1/counter[0]_i_3__1_n_0
    SLICE_X4Y82          LUT6 (Prop_lut6_I3_O)        0.124     8.287 r  d2/u1/counter[0]_i_1__2/O
                         net (fo=22, routed)          0.888     9.175    d2/u1/counter[0]_i_1__2_n_0
    SLICE_X2Y81          FDRE                                         r  d2/u1/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.496    14.867    d2/u1/clk_IBUF_BUFG
    SLICE_X2Y81          FDRE                                         r  d2/u1/counter_reg[17]/C
                         clock pessimism              0.273    15.140    
                         clock uncertainty           -0.035    15.105    
    SLICE_X2Y81          FDRE (Setup_fdre_C_R)       -0.524    14.581    d2/u1/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.581    
                         arrival time                          -9.175    
  -------------------------------------------------------------------
                         slack                                  5.406    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 d1/u1/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d1/u1/slow_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.186ns (70.426%)  route 0.078ns (29.574%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.555     1.468    d1/u1/clk_IBUF_BUFG
    SLICE_X9Y81          FDRE                                         r  d1/u1/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  d1/u1/counter_reg[18]/Q
                         net (fo=3, routed)           0.078     1.688    d1/u1/counter_reg[18]
    SLICE_X8Y81          LUT5 (Prop_lut5_I0_O)        0.045     1.733 r  d1/u1/slow_clk_i_1__0/O
                         net (fo=1, routed)           0.000     1.733    d1/u1/slow_clk_i_1__0_n_0
    SLICE_X8Y81          FDRE                                         r  d1/u1/slow_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.822     1.981    d1/u1/clk_IBUF_BUFG
    SLICE_X8Y81          FDRE                                         r  d1/u1/slow_clk_reg/C
                         clock pessimism             -0.499     1.481    
    SLICE_X8Y81          FDRE (Hold_fdre_C_D)         0.120     1.601    d1/u1/slow_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 d0/u1/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d0/u1/slow_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.903%)  route 0.130ns (41.097%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.585     1.498    d0/u1/clk_IBUF_BUFG
    SLICE_X3Y82          FDRE                                         r  d0/u1/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.141     1.639 r  d0/u1/counter_reg[19]/Q
                         net (fo=3, routed)           0.130     1.769    d0/u1/counter_reg[19]
    SLICE_X5Y82          LUT5 (Prop_lut5_I1_O)        0.045     1.814 r  d0/u1/slow_clk_i_1__1/O
                         net (fo=1, routed)           0.000     1.814    d0/u1/slow_clk_i_1__1_n_0
    SLICE_X5Y82          FDRE                                         r  d0/u1/slow_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.852     2.010    d0/u1/clk_IBUF_BUFG
    SLICE_X5Y82          FDRE                                         r  d0/u1/slow_clk_reg/C
                         clock pessimism             -0.478     1.531    
    SLICE_X5Y82          FDRE (Hold_fdre_C_D)         0.091     1.622    d0/u1/slow_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 p0/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p0/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.581     1.494    p0/clk_IBUF_BUFG
    SLICE_X7Y80          FDRE                                         r  p0/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDRE (Prop_fdre_C_Q)         0.141     1.635 r  p0/counter_reg[3]/Q
                         net (fo=1, routed)           0.108     1.744    p0/counter_reg_n_0_[3]
    SLICE_X7Y80          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.852 r  p0/counter_reg[0]_i_2__4/O[3]
                         net (fo=1, routed)           0.000     1.852    p0/counter_reg[0]_i_2__4_n_4
    SLICE_X7Y80          FDRE                                         r  p0/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.850     2.008    p0/clk_IBUF_BUFG
    SLICE_X7Y80          FDRE                                         r  p0/counter_reg[3]/C
                         clock pessimism             -0.513     1.494    
    SLICE_X7Y80          FDRE (Hold_fdre_C_D)         0.105     1.599    p0/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 p0/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p0/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.581     1.494    p0/clk_IBUF_BUFG
    SLICE_X7Y80          FDRE                                         r  p0/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDRE (Prop_fdre_C_Q)         0.141     1.635 r  p0/counter_reg[2]/Q
                         net (fo=1, routed)           0.109     1.745    p0/counter_reg_n_0_[2]
    SLICE_X7Y80          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.856 r  p0/counter_reg[0]_i_2__4/O[2]
                         net (fo=1, routed)           0.000     1.856    p0/counter_reg[0]_i_2__4_n_5
    SLICE_X7Y80          FDRE                                         r  p0/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.850     2.008    p0/clk_IBUF_BUFG
    SLICE_X7Y80          FDRE                                         r  p0/counter_reg[2]/C
                         clock pessimism             -0.513     1.494    
    SLICE_X7Y80          FDRE (Hold_fdre_C_D)         0.105     1.599    p0/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 p0/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p0/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.583     1.496    p0/clk_IBUF_BUFG
    SLICE_X7Y82          FDRE                                         r  p0/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y82          FDRE (Prop_fdre_C_Q)         0.141     1.637 r  p0/counter_reg[11]/Q
                         net (fo=3, routed)           0.118     1.756    p0/counter_reg[11]
    SLICE_X7Y82          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.864 r  p0/counter_reg[8]_i_1__4/O[3]
                         net (fo=1, routed)           0.000     1.864    p0/counter_reg[8]_i_1__4_n_4
    SLICE_X7Y82          FDRE                                         r  p0/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.852     2.010    p0/clk_IBUF_BUFG
    SLICE_X7Y82          FDRE                                         r  p0/counter_reg[11]/C
                         clock pessimism             -0.513     1.496    
    SLICE_X7Y82          FDRE (Hold_fdre_C_D)         0.105     1.601    p0/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 p0/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p0/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.584     1.497    p0/clk_IBUF_BUFG
    SLICE_X7Y83          FDRE                                         r  p0/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.141     1.638 r  p0/counter_reg[15]/Q
                         net (fo=4, routed)           0.118     1.757    p0/counter_reg[15]
    SLICE_X7Y83          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.865 r  p0/counter_reg[12]_i_1__4/O[3]
                         net (fo=1, routed)           0.000     1.865    p0/counter_reg[12]_i_1__4_n_4
    SLICE_X7Y83          FDRE                                         r  p0/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.853     2.011    p0/clk_IBUF_BUFG
    SLICE_X7Y83          FDRE                                         r  p0/counter_reg[15]/C
                         clock pessimism             -0.513     1.497    
    SLICE_X7Y83          FDRE (Hold_fdre_C_D)         0.105     1.602    p0/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 d1/u1/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d1/u1/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.553     1.466    d1/u1/clk_IBUF_BUFG
    SLICE_X9Y79          FDRE                                         r  d1/u1/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y79          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  d1/u1/counter_reg[11]/Q
                         net (fo=3, routed)           0.119     1.727    d1/u1/counter_reg[11]
    SLICE_X9Y79          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.835 r  d1/u1/counter_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.835    d1/u1/counter_reg[8]_i_1__0_n_4
    SLICE_X9Y79          FDRE                                         r  d1/u1/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.821     1.979    d1/u1/clk_IBUF_BUFG
    SLICE_X9Y79          FDRE                                         r  d1/u1/counter_reg[11]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X9Y79          FDRE (Hold_fdre_C_D)         0.105     1.571    d1/u1/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 d1/u1/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d1/u1/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.554     1.467    d1/u1/clk_IBUF_BUFG
    SLICE_X9Y80          FDRE                                         r  d1/u1/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y80          FDRE (Prop_fdre_C_Q)         0.141     1.608 r  d1/u1/counter_reg[15]/Q
                         net (fo=3, routed)           0.119     1.728    d1/u1/counter_reg[15]
    SLICE_X9Y80          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.836 r  d1/u1/counter_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.836    d1/u1/counter_reg[12]_i_1__0_n_4
    SLICE_X9Y80          FDRE                                         r  d1/u1/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.822     1.980    d1/u1/clk_IBUF_BUFG
    SLICE_X9Y80          FDRE                                         r  d1/u1/counter_reg[15]/C
                         clock pessimism             -0.512     1.467    
    SLICE_X9Y80          FDRE (Hold_fdre_C_D)         0.105     1.572    d1/u1/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 d1/u1/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d1/u1/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.552     1.465    d1/u1/clk_IBUF_BUFG
    SLICE_X9Y77          FDRE                                         r  d1/u1/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y77          FDRE (Prop_fdre_C_Q)         0.141     1.606 r  d1/u1/counter_reg[3]/Q
                         net (fo=2, routed)           0.119     1.726    d1/u1/counter_reg[3]
    SLICE_X9Y77          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.834 r  d1/u1/counter_reg[0]_i_2__0/O[3]
                         net (fo=1, routed)           0.000     1.834    d1/u1/counter_reg[0]_i_2__0_n_4
    SLICE_X9Y77          FDRE                                         r  d1/u1/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.818     1.977    d1/u1/clk_IBUF_BUFG
    SLICE_X9Y77          FDRE                                         r  d1/u1/counter_reg[3]/C
                         clock pessimism             -0.511     1.465    
    SLICE_X9Y77          FDRE (Hold_fdre_C_D)         0.105     1.570    d1/u1/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 d3/u1/counter_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d3/u1/slow_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.209ns (56.759%)  route 0.159ns (43.241%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.581     1.494    d3/u1/clk_IBUF_BUFG
    SLICE_X6Y80          FDRE                                         r  d3/u1/counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y80          FDRE (Prop_fdre_C_Q)         0.164     1.658 r  d3/u1/counter_reg[21]/Q
                         net (fo=3, routed)           0.159     1.818    d3/u1/counter_reg[21]
    SLICE_X7Y79          LUT5 (Prop_lut5_I2_O)        0.045     1.863 r  d3/u1/slow_clk_i_1__2/O
                         net (fo=1, routed)           0.000     1.863    d3/u1/slow_clk_i_1__2_n_0
    SLICE_X7Y79          FDRE                                         r  d3/u1/slow_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.849     2.007    d3/u1/clk_IBUF_BUFG
    SLICE_X7Y79          FDRE                                         r  d3/u1/slow_clk_reg/C
                         clock pessimism             -0.499     1.507    
    SLICE_X7Y79          FDRE (Hold_fdre_C_D)         0.091     1.598    d3/u1/slow_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y76     c0/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y78     c0/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y78     c0/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y79     c0/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y79     c0/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y79     c0/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y79     c0/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y80     c0/counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y80     c0/counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y76     c0/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y76     c0/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y78     c0/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y78     c0/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y78     c0/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y78     c0/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y79     c0/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y79     c0/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y79     c0/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y79     c0/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y76     c0/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y76     c0/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y78     c0/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y78     c0/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y78     c0/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y78     c0/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y79     c0/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y79     c0/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y79     c0/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y79     c0/counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            40 Endpoints
Min Delay            40 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            usr_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.844ns  (logic 4.417ns (44.876%)  route 5.426ns (55.124%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y76          FDCE                         0.000     0.000 r  counter_reg[3]/C
    SLICE_X8Y76          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  counter_reg[3]/Q
                         net (fo=6, routed)           0.726     1.244    p0/usr_led[3][3]
    SLICE_X9Y76          LUT2 (Prop_lut2_I1_O)        0.152     1.396 r  p0/usr_led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.700     6.096    usr_led_OBUF[3]
    T10                  OBUF (Prop_obuf_I_O)         3.747     9.844 r  usr_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.844    usr_led[3]
    T10                                                               r  usr_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            usr_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.556ns  (logic 4.188ns (43.827%)  route 5.368ns (56.173%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y76          FDCE                         0.000     0.000 r  counter_reg[2]/C
    SLICE_X8Y76          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  counter_reg[2]/Q
                         net (fo=6, routed)           0.891     1.409    p0/usr_led[3][2]
    SLICE_X9Y76          LUT2 (Prop_lut2_I1_O)        0.124     1.533 r  p0/usr_led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.477     6.010    usr_led_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.546     9.556 r  usr_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.556    usr_led[2]
    T9                                                                r  usr_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            usr_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.606ns  (logic 4.363ns (50.702%)  route 4.243ns (49.298%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y76          FDCE                         0.000     0.000 r  counter_reg[0]/C
    SLICE_X8Y76          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  counter_reg[0]/Q
                         net (fo=7, routed)           0.308     0.826    p0/usr_led[3][0]
    SLICE_X9Y76          LUT2 (Prop_lut2_I1_O)        0.118     0.944 r  p0/usr_led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.935     4.879    usr_led_OBUF[0]
    H5                   OBUF (Prop_obuf_I_O)         3.727     8.606 r  usr_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.606    usr_led[0]
    H5                                                                r  usr_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            usr_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.538ns  (logic 4.149ns (48.599%)  route 4.389ns (51.401%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y76          FDCE                         0.000     0.000 r  counter_reg[1]/C
    SLICE_X8Y76          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  counter_reg[1]/Q
                         net (fo=6, routed)           0.456     0.974    p0/usr_led[3][1]
    SLICE_X9Y76          LUT2 (Prop_lut2_I1_O)        0.124     1.098 r  p0/usr_led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.933     5.031    usr_led_OBUF[1]
    J5                   OBUF (Prop_obuf_I_O)         3.507     8.538 r  usr_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.538    usr_led[1]
    J5                                                                r  usr_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            bright_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.447ns  (logic 1.638ns (30.061%)  route 3.810ns (69.939%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           2.794     4.308    reset_n_IBUF
    SLICE_X12Y76         LUT1 (Prop_lut1_I0_O)        0.124     4.432 f  counter[3]_i_3/O
                         net (fo=8, routed)           1.016     5.447    counter[3]_i_3_n_0
    SLICE_X8Y84          FDCE                                         f  bright_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            bright_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.447ns  (logic 1.638ns (30.061%)  route 3.810ns (69.939%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           2.794     4.308    reset_n_IBUF
    SLICE_X12Y76         LUT1 (Prop_lut1_I0_O)        0.124     4.432 f  counter[3]_i_3/O
                         net (fo=8, routed)           1.016     5.447    counter[3]_i_3_n_0
    SLICE_X8Y84          FDCE                                         f  bright_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            bright_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.447ns  (logic 1.638ns (30.061%)  route 3.810ns (69.939%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           2.794     4.308    reset_n_IBUF
    SLICE_X12Y76         LUT1 (Prop_lut1_I0_O)        0.124     4.432 f  counter[3]_i_3/O
                         net (fo=8, routed)           1.016     5.447    counter[3]_i_3_n_0
    SLICE_X8Y84          FDCE                                         f  bright_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            bright_reg[1]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.306ns  (logic 1.638ns (30.865%)  route 3.668ns (69.135%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           2.794     4.308    reset_n_IBUF
    SLICE_X12Y76         LUT1 (Prop_lut1_I0_O)        0.124     4.432 f  counter[3]_i_3/O
                         net (fo=8, routed)           0.874     5.306    counter[3]_i_3_n_0
    SLICE_X8Y83          FDPE                                         f  bright_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            counter_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.960ns  (logic 1.638ns (33.013%)  route 3.323ns (66.987%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           2.794     4.308    reset_n_IBUF
    SLICE_X12Y76         LUT1 (Prop_lut1_I0_O)        0.124     4.432 f  counter[3]_i_3/O
                         net (fo=8, routed)           0.528     4.960    counter[3]_i_3_n_0
    SLICE_X8Y76          FDCE                                         f  counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            counter_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.960ns  (logic 1.638ns (33.013%)  route 3.323ns (66.987%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           2.794     4.308    reset_n_IBUF
    SLICE_X12Y76         LUT1 (Prop_lut1_I0_O)        0.124     4.432 f  counter[3]_i_3/O
                         net (fo=8, routed)           0.528     4.960    counter[3]_i_3_n_0
    SLICE_X8Y76          FDCE                                         f  counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 d2/d1/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            d2/d2/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.271ns  (logic 0.141ns (52.005%)  route 0.130ns (47.995%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDRE                         0.000     0.000 r  d2/d1/Q_reg/C
    SLICE_X4Y83          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  d2/d1/Q_reg/Q
                         net (fo=2, routed)           0.130     0.271    d2/d2/Q1_0
    SLICE_X5Y83          FDRE                                         r  d2/d2/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d2/d0/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            d2/d1/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDRE                         0.000     0.000 r  d2/d0/Q_reg/C
    SLICE_X4Y83          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  d2/d0/Q_reg/Q
                         net (fo=1, routed)           0.174     0.315    d2/d1/Q_reg_0
    SLICE_X4Y83          FDRE                                         r  d2/d1/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/d0/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            d1/d1/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.335ns  (logic 0.164ns (48.935%)  route 0.171ns (51.065%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDRE                         0.000     0.000 r  d1/d0/Q_reg/C
    SLICE_X10Y81         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  d1/d0/Q_reg/Q
                         net (fo=1, routed)           0.171     0.335    d1/d1/Q_reg_0
    SLICE_X10Y79         FDRE                                         r  d1/d1/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bright_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bright_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.209ns (60.231%)  route 0.138ns (39.769%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y84          FDCE                         0.000     0.000 r  bright_reg[2]/C
    SLICE_X8Y84          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  bright_reg[2]/Q
                         net (fo=19, routed)          0.138     0.302    d3/d1/Q[2]
    SLICE_X8Y84          LUT6 (Prop_lut6_I5_O)        0.045     0.347 r  d3/d1/bright[2]_i_1/O
                         net (fo=1, routed)           0.000     0.347    p_0_in[2]
    SLICE_X8Y84          FDCE                                         r  bright_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d3/d0/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            d3/d1/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.164ns (44.930%)  route 0.201ns (55.070%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y84          FDRE                         0.000     0.000 r  d3/d0/Q_reg/C
    SLICE_X6Y84          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  d3/d0/Q_reg/Q
                         net (fo=1, routed)           0.201     0.365    d3/d1/Q_reg_1
    SLICE_X6Y84          FDRE                                         r  d3/d1/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.209ns (56.800%)  route 0.159ns (43.200%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y76          FDCE                         0.000     0.000 r  counter_reg[2]/C
    SLICE_X8Y76          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  counter_reg[2]/Q
                         net (fo=6, routed)           0.159     0.323    d1/d2/Q[2]
    SLICE_X8Y76          LUT6 (Prop_lut6_I5_O)        0.045     0.368 r  d1/d2/counter[3]_i_2/O
                         net (fo=1, routed)           0.000     0.368    d1_n_0
    SLICE_X8Y76          FDCE                                         r  counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.370ns  (logic 0.209ns (56.550%)  route 0.161ns (43.450%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y76          FDCE                         0.000     0.000 r  counter_reg[1]/C
    SLICE_X8Y76          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  counter_reg[1]/Q
                         net (fo=6, routed)           0.161     0.325    d1/d1/Q[1]
    SLICE_X8Y76          LUT6 (Prop_lut6_I5_O)        0.045     0.370 r  d1/d1/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     0.370    d1_n_2
    SLICE_X8Y76          FDCE                                         r  counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.370ns  (logic 0.209ns (56.493%)  route 0.161ns (43.507%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y76          FDCE                         0.000     0.000 r  counter_reg[2]/C
    SLICE_X8Y76          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  counter_reg[2]/Q
                         net (fo=6, routed)           0.161     0.325    d1/d2/Q[2]
    SLICE_X8Y76          LUT6 (Prop_lut6_I4_O)        0.045     0.370 r  d1/d2/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     0.370    d1_n_1
    SLICE_X8Y76          FDCE                                         r  counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d0/d0/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            d0/d1/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.376ns  (logic 0.141ns (37.468%)  route 0.235ns (62.532%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y82          FDRE                         0.000     0.000 r  d0/d0/Q_reg/C
    SLICE_X4Y82          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  d0/d0/Q_reg/Q
                         net (fo=1, routed)           0.235     0.376    d0/d1/Q
    SLICE_X4Y82          FDRE                                         r  d0/d1/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bright_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bright_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.396ns  (logic 0.209ns (52.728%)  route 0.187ns (47.272%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y84          FDCE                         0.000     0.000 r  bright_reg[0]/C
    SLICE_X8Y84          FDCE (Prop_fdce_C_Q)         0.164     0.164 f  bright_reg[0]/Q
                         net (fo=19, routed)          0.187     0.351    bright_reg[0]
    SLICE_X8Y84          LUT1 (Prop_lut1_I0_O)        0.045     0.396 r  bright[0]_i_1/O
                         net (fo=1, routed)           0.000     0.396    bright0[0]
    SLICE_X8Y84          FDCE                                         r  bright_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 p0/pwm_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usr_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.100ns  (logic 4.415ns (43.716%)  route 5.685ns (56.284%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.546     5.097    p0/clk_IBUF_BUFG
    SLICE_X10Y82         FDRE                                         r  p0/pwm_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y82         FDRE (Prop_fdre_C_Q)         0.518     5.615 r  p0/pwm_signal_reg/Q
                         net (fo=4, routed)           0.984     6.600    p0/pwm_signal
    SLICE_X9Y76          LUT2 (Prop_lut2_I0_O)        0.150     6.750 r  p0/usr_led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.700    11.450    usr_led_OBUF[3]
    T10                  OBUF (Prop_obuf_I_O)         3.747    15.198 r  usr_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.198    usr_led[3]
    T10                                                               r  usr_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 p0/pwm_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usr_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.649ns  (logic 4.188ns (43.402%)  route 5.461ns (56.598%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.546     5.097    p0/clk_IBUF_BUFG
    SLICE_X10Y82         FDRE                                         r  p0/pwm_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y82         FDRE (Prop_fdre_C_Q)         0.518     5.615 r  p0/pwm_signal_reg/Q
                         net (fo=4, routed)           0.984     6.600    p0/pwm_signal
    SLICE_X9Y76          LUT2 (Prop_lut2_I0_O)        0.124     6.724 r  p0/usr_led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.477    11.201    usr_led_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.546    14.747 r  usr_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.747    usr_led[2]
    T9                                                                r  usr_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 p0/pwm_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usr_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.361ns  (logic 4.397ns (46.974%)  route 4.964ns (53.026%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.546     5.097    p0/clk_IBUF_BUFG
    SLICE_X10Y82         FDRE                                         r  p0/pwm_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y82         FDRE (Prop_fdre_C_Q)         0.518     5.615 r  p0/pwm_signal_reg/Q
                         net (fo=4, routed)           1.029     6.644    p0/pwm_signal
    SLICE_X9Y76          LUT2 (Prop_lut2_I0_O)        0.152     6.796 r  p0/usr_led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.935    10.731    usr_led_OBUF[0]
    H5                   OBUF (Prop_obuf_I_O)         3.727    14.459 r  usr_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.459    usr_led[0]
    H5                                                                r  usr_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 p0/pwm_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usr_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.111ns  (logic 4.149ns (45.543%)  route 4.961ns (54.457%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.546     5.097    p0/clk_IBUF_BUFG
    SLICE_X10Y82         FDRE                                         r  p0/pwm_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y82         FDRE (Prop_fdre_C_Q)         0.518     5.615 r  p0/pwm_signal_reg/Q
                         net (fo=4, routed)           1.029     6.644    p0/pwm_signal
    SLICE_X9Y76          LUT2 (Prop_lut2_I0_O)        0.124     6.768 r  p0/usr_led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.933    10.701    usr_led_OBUF[1]
    J5                   OBUF (Prop_obuf_I_O)         3.507    14.208 r  usr_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.208    usr_led[1]
    J5                                                                r  usr_led[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 p0/pwm_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usr_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.184ns  (logic 1.417ns (44.520%)  route 1.766ns (55.480%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.556     1.469    p0/clk_IBUF_BUFG
    SLICE_X10Y82         FDRE                                         r  p0/pwm_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y82         FDRE (Prop_fdre_C_Q)         0.164     1.633 r  p0/pwm_signal_reg/Q
                         net (fo=4, routed)           0.377     2.010    p0/pwm_signal
    SLICE_X9Y76          LUT2 (Prop_lut2_I0_O)        0.045     2.055 r  p0/usr_led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.390     3.445    usr_led_OBUF[1]
    J5                   OBUF (Prop_obuf_I_O)         1.208     4.653 r  usr_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.653    usr_led[1]
    J5                                                                r  usr_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 p0/pwm_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usr_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.276ns  (logic 1.496ns (45.673%)  route 1.780ns (54.327%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.556     1.469    p0/clk_IBUF_BUFG
    SLICE_X10Y82         FDRE                                         r  p0/pwm_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y82         FDRE (Prop_fdre_C_Q)         0.164     1.633 r  p0/pwm_signal_reg/Q
                         net (fo=4, routed)           0.377     2.010    p0/pwm_signal
    SLICE_X9Y76          LUT2 (Prop_lut2_I0_O)        0.044     2.054 r  p0/usr_led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.403     3.457    usr_led_OBUF[0]
    H5                   OBUF (Prop_obuf_I_O)         1.288     4.746 r  usr_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.746    usr_led[0]
    H5                                                                r  usr_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 p0/pwm_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usr_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.424ns  (logic 1.456ns (42.516%)  route 1.968ns (57.484%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.556     1.469    p0/clk_IBUF_BUFG
    SLICE_X10Y82         FDRE                                         r  p0/pwm_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y82         FDRE (Prop_fdre_C_Q)         0.164     1.633 r  p0/pwm_signal_reg/Q
                         net (fo=4, routed)           0.351     1.985    p0/pwm_signal
    SLICE_X9Y76          LUT2 (Prop_lut2_I0_O)        0.045     2.030 r  p0/usr_led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.617     3.647    usr_led_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.247     4.893 r  usr_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.893    usr_led[2]
    T9                                                                r  usr_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 p0/pwm_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usr_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.601ns  (logic 1.516ns (42.105%)  route 2.085ns (57.895%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.556     1.469    p0/clk_IBUF_BUFG
    SLICE_X10Y82         FDRE                                         r  p0/pwm_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y82         FDRE (Prop_fdre_C_Q)         0.164     1.633 r  p0/pwm_signal_reg/Q
                         net (fo=4, routed)           0.351     1.985    p0/pwm_signal
    SLICE_X9Y76          LUT2 (Prop_lut2_I0_O)        0.045     2.030 r  p0/usr_led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.733     3.763    usr_led_OBUF[3]
    T10                  OBUF (Prop_obuf_I_O)         1.307     5.071 r  usr_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.071    usr_led[3]
    T10                                                               r  usr_led[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bright_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            p0/pwm_signal_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.949ns  (logic 1.163ns (39.439%)  route 1.786ns (60.561%))
  Logic Levels:           4  (CARRY4=2 FDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y84          FDCE                         0.000     0.000 r  bright_reg[2]/C
    SLICE_X8Y84          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  bright_reg[2]/Q
                         net (fo=19, routed)          1.384     1.902    p0/Q[2]
    SLICE_X11Y81         LUT6 (Prop_lut6_I2_O)        0.124     2.026 r  p0/pwm_signal0_carry_i_1/O
                         net (fo=1, routed)           0.402     2.428    p0/pwm_signal0_carry_i_1_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     2.832 r  p0/pwm_signal0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.832    p0/pwm_signal0_carry_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.949 r  p0/pwm_signal0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.949    p0/pwm_signal0_carry__0_n_0
    SLICE_X10Y82         FDRE                                         r  p0/pwm_signal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.430     4.801    p0/clk_IBUF_BUFG
    SLICE_X10Y82         FDRE                                         r  p0/pwm_signal_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bright_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            p0/pwm_signal_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.622ns  (logic 0.320ns (51.450%)  route 0.302ns (48.550%))
  Logic Levels:           3  (CARRY4=1 FDPE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y83          FDPE                         0.000     0.000 r  bright_reg[1]/C
    SLICE_X8Y83          FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  bright_reg[1]/Q
                         net (fo=18, routed)          0.302     0.466    p0/Q[1]
    SLICE_X10Y82         LUT6 (Prop_lut6_I4_O)        0.045     0.511 r  p0/pwm_signal0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     0.511    p0/pwm_signal0_carry__0_i_6_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111     0.622 r  p0/pwm_signal0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.622    p0/pwm_signal0_carry__0_n_0
    SLICE_X10Y82         FDRE                                         r  p0/pwm_signal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.823     1.982    p0/clk_IBUF_BUFG
    SLICE_X10Y82         FDRE                                         r  p0/pwm_signal_reg/C





