package TclResources

import Descriptors._
import scala.collection.mutable.Map
import scala.util.control.Breaks._

object TclGeneratorMemPEs {
  def generate(fullSysGenDescriptor: FullSysGenDescriptor, tclFileDirectory: String, reduce_axi: Int) = {
    val tclCommands = new StringBuilder()
    def tclWriteln(s: String) = {
      tclCommands.append(s)
      tclCommands.append("\n")
    }

    // Make the tcl file as one group of commands
    // tclWriteln("startgroup")

    // Create an instance of the compute system
    tclWriteln(f"create_bd_cell -type module -reference ${fullSysGenDescriptor.name} ${fullSysGenDescriptor.name}_0")

    // Add any tcl generated with the PEs from HLS
    tclWriteln(TclGeneralConfigs.getPEsTcl(fullSysGenDescriptor))

    // Get the stats of the memory connections
    val memConnectionsStats = fullSysGenDescriptor.getMemoryConnectionsStats(reduce_axi)

    // Create and configure the xdma
    tclWriteln(TclGeneralConfigs.getXdmaConfigTclSyntax())

    // Create and configure the hbm
    tclWriteln(
      TclGeneralConfigs.getHBMConfigTclSyntax(reduce_axi)
    )


    // Connect the management port from xdma to the compute system
    tclWriteln("create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dwidth_converter:2.1 axi_dwidth_converter_0")
    tclWriteln("connect_bd_intf_net [get_bd_intf_pins axi_dwidth_converter_0/M_AXI] [get_bd_intf_pins */s_axil_mgmt_hardcilk]")
    tclWriteln(
      "connect_bd_intf_net [get_bd_intf_pins axi_clock_converter_1/M_AXI] [get_bd_intf_pins axi_dwidth_converter_0/S_AXI]"
    )

    // Connect the data port from the xdma to the compute system
    tclWriteln("connect_bd_intf_net [get_bd_intf_pins xdma_0/M_AXI] [get_bd_intf_pins axi_clock_converter_0/S_AXI]")
    tclWriteln("connect_bd_intf_net [get_bd_intf_pins axi_clock_converter_0/M_AXI] [get_bd_intf_pins */s_axi_xdma]")

    // Connect the smart connect masters to the HBM
    // [get_bd_intf_pins ${fullSysGenDescriptor.name}_0/${systemAXIPort}]
    for (i <- 0 until reduce_axi) {
      // create an AXI register slice
      // tclWriteln(f"create_bd_cell -type ip -vlnv xilinx.com:ip:axi_register_slice:2.1 axi_register_slice_${i}%02d")
      // tclWriteln(f"set_property -dict [list CONFIG.REG_AR {10} CONFIG.REG_AW {10} CONFIG.REG_B {10} CONFIG.REG_R {10} CONFIG.REG_W {10}] [get_bd_cells axi_register_slice_${i}%02d]")
      // tclWriteln(f"connect_bd_intf_net [get_bd_intf_pins axi_register_slice_${i}%02d/S_AXI] [get_bd_intf_pins ${fullSysGenDescriptor.name}_0/m_axi_${i}%02d]")
      // tclWriteln(f"connect_bd_intf_net [get_bd_intf_pins axi_register_slice_${i}%02d/M_AXI] [get_bd_intf_pins hbm_0/SAXI_${i}%02d_8HI]")

      val portName = f"m_axi_${i}%02d"

      tclWriteln(f"connect_bd_intf_net [get_bd_intf_pins ${fullSysGenDescriptor.name}_0/${portName}] [get_bd_intf_pins hbm_0/SAXI_${i}%02d_8HI]")
    }

    // Create the clocking wizard and reset for the system
    tclWriteln(TclGeneralConfigs.getSytstemClockingAndResetConfigTclSyntax(fullSysGenDescriptor))

    // // clock and reset of register slices
    // tclWriteln("connect_bd_net [get_bd_pins axi_register_slice_*/aclk] [get_bd_pins clk_wiz_0/clk_out1]")
    // tclWriteln("connect_bd_net [get_bd_pins axi_register_slice_*/aresetn] [get_bd_pins proc_sys_reset_1/peripheral_aresetn]")

    // Assign addresses
    tclWriteln("assign_bd_address")
    tclWriteln(
      f"assign_bd_address -target_address_space /xdma_0/M_AXI_LITE [get_bd_addr_segs ${fullSysGenDescriptor.name}_0/s_axil_mgmt_hardcilk/reg0]"
    )

    tclWriteln("set_property range 32K [get_bd_addr_segs {xdma_0/M_AXI_LITE/SEG_axi_gpio_0_Reg}]")
    tclWriteln("set_property offset 0x0008000 [get_bd_addr_segs {xdma_0/M_AXI_LITE/SEG_axi_gpio_0_Reg}]")

    // Write the tcl commands to a file
    val tclFile = new java.io.PrintWriter(new java.io.File(s"${tclFileDirectory}/${fullSysGenDescriptor.name}_memPEs.tcl"))
    tclFile.write(TclGeneralConfigs.getProjectWrapperTCLSyntax(tclCommands.toString(), fullSysGenDescriptor))
    tclFile.close()
  }
}
