$date
	Tue Nov  5 07:45:37 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module DMux8Way_tb $end
$var wire 1 ! h_cmp $end
$var wire 1 " h $end
$var wire 1 # g_cmp $end
$var wire 1 $ g $end
$var wire 1 % f_cmp $end
$var wire 1 & f $end
$var wire 1 ' e_cmp $end
$var wire 1 ( e $end
$var wire 1 ) d_cmp $end
$var wire 1 * d $end
$var wire 1 + c_cmp $end
$var wire 1 , c $end
$var wire 1 - b_cmp $end
$var wire 1 . b $end
$var wire 1 / a_cmp $end
$var wire 1 0 a $end
$var reg 1 1 fail $end
$var reg 1 2 in $end
$var reg 3 3 sel [2:0] $end
$scope module DMUX8WAY $end
$var wire 1 2 in $end
$var wire 3 4 sel [2:0] $end
$var wire 1 " h $end
$var wire 1 $ g $end
$var wire 1 & f $end
$var wire 1 5 efgh $end
$var wire 1 ( e $end
$var wire 1 * d $end
$var wire 1 , c $end
$var wire 1 . b $end
$var wire 1 6 abcd $end
$var wire 1 0 a $end
$scope module dmux0 $end
$var wire 1 2 in $end
$var wire 1 7 sel $end
$var wire 1 8 notSel $end
$var wire 1 5 b $end
$var wire 1 6 a $end
$scope module and0 $end
$var wire 1 2 a $end
$var wire 1 9 w1 $end
$var wire 1 6 out $end
$var wire 1 8 b $end
$scope module nand0 $end
$var wire 1 2 a $end
$var wire 1 9 out $end
$var wire 1 8 b $end
$upscope $end
$scope module not0 $end
$var wire 1 9 in $end
$var wire 1 6 out $end
$upscope $end
$upscope $end
$scope module and1 $end
$var wire 1 2 a $end
$var wire 1 7 b $end
$var wire 1 : w1 $end
$var wire 1 5 out $end
$scope module nand0 $end
$var wire 1 2 a $end
$var wire 1 7 b $end
$var wire 1 : out $end
$upscope $end
$scope module not0 $end
$var wire 1 : in $end
$var wire 1 5 out $end
$upscope $end
$upscope $end
$scope module not0 $end
$var wire 1 7 in $end
$var wire 1 8 out $end
$upscope $end
$upscope $end
$scope module dmux1 $end
$var wire 1 6 in $end
$var wire 2 ; sel [1:0] $end
$var wire 1 < w2 $end
$var wire 1 = w1 $end
$var wire 1 * d $end
$var wire 1 , c $end
$var wire 1 . b $end
$var wire 1 0 a $end
$scope module dmux0 $end
$var wire 1 6 in $end
$var wire 1 > sel $end
$var wire 1 ? notSel $end
$var wire 1 < b $end
$var wire 1 = a $end
$scope module and0 $end
$var wire 1 6 a $end
$var wire 1 @ w1 $end
$var wire 1 = out $end
$var wire 1 ? b $end
$scope module nand0 $end
$var wire 1 6 a $end
$var wire 1 @ out $end
$var wire 1 ? b $end
$upscope $end
$scope module not0 $end
$var wire 1 @ in $end
$var wire 1 = out $end
$upscope $end
$upscope $end
$scope module and1 $end
$var wire 1 6 a $end
$var wire 1 > b $end
$var wire 1 A w1 $end
$var wire 1 < out $end
$scope module nand0 $end
$var wire 1 6 a $end
$var wire 1 > b $end
$var wire 1 A out $end
$upscope $end
$scope module not0 $end
$var wire 1 A in $end
$var wire 1 < out $end
$upscope $end
$upscope $end
$scope module not0 $end
$var wire 1 > in $end
$var wire 1 ? out $end
$upscope $end
$upscope $end
$scope module dmux1 $end
$var wire 1 = in $end
$var wire 1 B sel $end
$var wire 1 C notSel $end
$var wire 1 . b $end
$var wire 1 0 a $end
$scope module and0 $end
$var wire 1 = a $end
$var wire 1 D w1 $end
$var wire 1 0 out $end
$var wire 1 C b $end
$scope module nand0 $end
$var wire 1 = a $end
$var wire 1 D out $end
$var wire 1 C b $end
$upscope $end
$scope module not0 $end
$var wire 1 D in $end
$var wire 1 0 out $end
$upscope $end
$upscope $end
$scope module and1 $end
$var wire 1 = a $end
$var wire 1 B b $end
$var wire 1 E w1 $end
$var wire 1 . out $end
$scope module nand0 $end
$var wire 1 = a $end
$var wire 1 B b $end
$var wire 1 E out $end
$upscope $end
$scope module not0 $end
$var wire 1 E in $end
$var wire 1 . out $end
$upscope $end
$upscope $end
$scope module not0 $end
$var wire 1 B in $end
$var wire 1 C out $end
$upscope $end
$upscope $end
$scope module dmux2 $end
$var wire 1 < in $end
$var wire 1 F sel $end
$var wire 1 G notSel $end
$var wire 1 * b $end
$var wire 1 , a $end
$scope module and0 $end
$var wire 1 < a $end
$var wire 1 H w1 $end
$var wire 1 , out $end
$var wire 1 G b $end
$scope module nand0 $end
$var wire 1 < a $end
$var wire 1 H out $end
$var wire 1 G b $end
$upscope $end
$scope module not0 $end
$var wire 1 H in $end
$var wire 1 , out $end
$upscope $end
$upscope $end
$scope module and1 $end
$var wire 1 < a $end
$var wire 1 F b $end
$var wire 1 I w1 $end
$var wire 1 * out $end
$scope module nand0 $end
$var wire 1 < a $end
$var wire 1 F b $end
$var wire 1 I out $end
$upscope $end
$scope module not0 $end
$var wire 1 I in $end
$var wire 1 * out $end
$upscope $end
$upscope $end
$scope module not0 $end
$var wire 1 F in $end
$var wire 1 G out $end
$upscope $end
$upscope $end
$upscope $end
$scope module dmux2 $end
$var wire 1 5 in $end
$var wire 2 J sel [1:0] $end
$var wire 1 K w2 $end
$var wire 1 L w1 $end
$var wire 1 " d $end
$var wire 1 $ c $end
$var wire 1 & b $end
$var wire 1 ( a $end
$scope module dmux0 $end
$var wire 1 5 in $end
$var wire 1 M sel $end
$var wire 1 N notSel $end
$var wire 1 K b $end
$var wire 1 L a $end
$scope module and0 $end
$var wire 1 5 a $end
$var wire 1 O w1 $end
$var wire 1 L out $end
$var wire 1 N b $end
$scope module nand0 $end
$var wire 1 5 a $end
$var wire 1 O out $end
$var wire 1 N b $end
$upscope $end
$scope module not0 $end
$var wire 1 O in $end
$var wire 1 L out $end
$upscope $end
$upscope $end
$scope module and1 $end
$var wire 1 5 a $end
$var wire 1 M b $end
$var wire 1 P w1 $end
$var wire 1 K out $end
$scope module nand0 $end
$var wire 1 5 a $end
$var wire 1 M b $end
$var wire 1 P out $end
$upscope $end
$scope module not0 $end
$var wire 1 P in $end
$var wire 1 K out $end
$upscope $end
$upscope $end
$scope module not0 $end
$var wire 1 M in $end
$var wire 1 N out $end
$upscope $end
$upscope $end
$scope module dmux1 $end
$var wire 1 L in $end
$var wire 1 Q sel $end
$var wire 1 R notSel $end
$var wire 1 & b $end
$var wire 1 ( a $end
$scope module and0 $end
$var wire 1 L a $end
$var wire 1 S w1 $end
$var wire 1 ( out $end
$var wire 1 R b $end
$scope module nand0 $end
$var wire 1 L a $end
$var wire 1 S out $end
$var wire 1 R b $end
$upscope $end
$scope module not0 $end
$var wire 1 S in $end
$var wire 1 ( out $end
$upscope $end
$upscope $end
$scope module and1 $end
$var wire 1 L a $end
$var wire 1 Q b $end
$var wire 1 T w1 $end
$var wire 1 & out $end
$scope module nand0 $end
$var wire 1 L a $end
$var wire 1 Q b $end
$var wire 1 T out $end
$upscope $end
$scope module not0 $end
$var wire 1 T in $end
$var wire 1 & out $end
$upscope $end
$upscope $end
$scope module not0 $end
$var wire 1 Q in $end
$var wire 1 R out $end
$upscope $end
$upscope $end
$scope module dmux2 $end
$var wire 1 K in $end
$var wire 1 U sel $end
$var wire 1 V notSel $end
$var wire 1 " b $end
$var wire 1 $ a $end
$scope module and0 $end
$var wire 1 K a $end
$var wire 1 W w1 $end
$var wire 1 $ out $end
$var wire 1 V b $end
$scope module nand0 $end
$var wire 1 K a $end
$var wire 1 W out $end
$var wire 1 V b $end
$upscope $end
$scope module not0 $end
$var wire 1 W in $end
$var wire 1 $ out $end
$upscope $end
$upscope $end
$scope module and1 $end
$var wire 1 K a $end
$var wire 1 U b $end
$var wire 1 X w1 $end
$var wire 1 " out $end
$scope module nand0 $end
$var wire 1 K a $end
$var wire 1 U b $end
$var wire 1 X out $end
$upscope $end
$scope module not0 $end
$var wire 1 X in $end
$var wire 1 " out $end
$upscope $end
$upscope $end
$scope module not0 $end
$var wire 1 U in $end
$var wire 1 V out $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope task check $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1X
1W
1V
0U
1T
1S
1R
0Q
1P
1O
1N
0M
0L
0K
b0 J
1I
1H
1G
0F
1E
1D
1C
0B
1A
1@
1?
0>
0=
0<
b0 ;
1:
19
18
07
06
05
b0 4
b0 3
02
01
00
0/
0.
0-
0,
0+
0*
0)
0(
0'
0&
0%
0$
0#
0"
0!
$end
#1
0C
0G
0R
0V
1B
1F
1Q
1U
b1 ;
b1 J
b1 3
b1 4
#2
0?
1C
1G
0N
1R
1V
1>
0B
0F
1M
0Q
0U
b10 ;
b10 J
b10 3
b10 4
#3
0C
0G
0R
0V
1B
1F
1Q
1U
b11 ;
b11 J
b11 3
b11 4
#4
1?
1C
1G
1N
1R
1V
08
0>
0B
0F
0M
0Q
0U
17
b0 ;
b0 J
b100 3
b100 4
#5
0C
0G
0R
0V
1B
1F
1Q
1U
b1 ;
b1 J
b101 3
b101 4
#6
0?
1C
1G
0N
1R
1V
1>
0B
0F
1M
0Q
0U
b10 ;
b10 J
b110 3
b110 4
#7
0C
0G
0R
0V
1B
1F
1Q
1U
b11 ;
b11 J
b111 3
b111 4
#8
10
0D
1=
0@
16
09
1?
1C
1G
1N
1R
1V
18
0>
0B
0F
0M
0Q
0U
05
1/
07
b0 ;
b0 J
1:
b0 3
b0 4
12
#9
00
1.
1D
0E
0C
0G
0R
0V
1B
1F
1Q
1U
0/
1-
b1 ;
b1 J
b1 3
b1 4
#10
1,
0H
0=
00
1<
1@
0.
1D
0A
0?
1E
1C
1G
0N
1R
1V
1>
0B
0F
1M
0Q
0U
0-
1+
b10 ;
b10 J
b10 3
b10 4
#11
0,
1*
1H
0C
0I
0G
0R
0V
1B
1F
1Q
1U
0+
1)
b11 ;
b11 J
b11 3
b11 4
#12
00
1(
1D
0S
0=
0,
1L
06
0<
1@
0*
1H
0O
15
19
1A
1?
1C
1I
1G
1N
1R
1V
0:
08
0>
0B
0F
0M
0Q
0U
0)
1'
17
b0 ;
b0 J
b100 3
b100 4
#13
0(
1&
1S
0C
0G
0T
0R
0V
1B
1F
1Q
1U
0'
1%
b1 ;
b1 J
b101 3
b101 4
#14
1$
0W
0L
0(
1K
1O
0&
1S
0?
1C
1G
0P
0N
1T
1R
1V
1>
0B
0F
1M
0Q
0U
0%
1#
b10 ;
b10 J
b110 3
b110 4
#15
0$
1"
1W
0C
0G
0R
0X
0V
1B
1F
1Q
1U
0#
1!
b11 ;
b11 J
b111 3
b111 4
#16
