{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1555898148521 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1555898148522 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 21 21:55:48 2019 " "Processing started: Sun Apr 21 21:55:48 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1555898148522 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555898148522 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555898148522 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1555898149297 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1555898149297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/sub_top.v 1 1 " "Found 1 design units, including 1 entities, in source file sub_top/synthesis/sub_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 sub_top " "Found entity 1: sub_top" {  } { { "sub_top/synthesis/sub_top.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/sub_top.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555898158140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555898158140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "sub_top/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555898158141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555898158141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "sub_top/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555898158141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555898158141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/sub_top_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/sub_top_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sub_top_irq_mapper " "Found entity 1: sub_top_irq_mapper" {  } { { "sub_top/synthesis/submodules/sub_top_irq_mapper.sv" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555898158142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555898158142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/sub_top_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/sub_top_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 sub_top_mm_interconnect_0 " "Found entity 1: sub_top_mm_interconnect_0" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_0.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555898158149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555898158149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/sub_top_mm_interconnect_0_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/sub_top_mm_interconnect_0_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 sub_top_mm_interconnect_0_avalon_st_adapter_001 " "Found entity 1: sub_top_mm_interconnect_0_avalon_st_adapter_001" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_0_avalon_st_adapter_001.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_mm_interconnect_0_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555898158149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555898158149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/sub_top_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/sub_top_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sub_top_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 " "Found entity 1: sub_top_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555898158150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555898158150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/sub_top_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/sub_top_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 sub_top_mm_interconnect_0_avalon_st_adapter " "Found entity 1: sub_top_mm_interconnect_0_avalon_st_adapter" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555898158150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555898158150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/sub_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/sub_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sub_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: sub_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555898158151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555898158151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "sub_top/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555898158152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555898158152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "sub_top/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555898158152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555898158152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "sub_top/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555898158153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555898158153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "sub_top/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555898158153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555898158153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "sub_top/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555898158156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555898158156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "sub_top/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555898158157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555898158157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "sub_top/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555898158157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555898158157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/sub_top_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/sub_top_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sub_top_mm_interconnect_0_rsp_mux_002 " "Found entity 1: sub_top_mm_interconnect_0_rsp_mux_002" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_0_rsp_mux_002.sv" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_mm_interconnect_0_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555898158158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555898158158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file sub_top/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "sub_top/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555898158159 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "sub_top/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555898158159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555898158159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/sub_top_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/sub_top_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sub_top_mm_interconnect_0_rsp_mux_001 " "Found entity 1: sub_top_mm_interconnect_0_rsp_mux_001" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_0_rsp_mux_001.sv" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555898158160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555898158160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/sub_top_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/sub_top_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sub_top_mm_interconnect_0_rsp_mux " "Found entity 1: sub_top_mm_interconnect_0_rsp_mux" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555898158161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555898158161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/sub_top_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/sub_top_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sub_top_mm_interconnect_0_cmd_mux_001 " "Found entity 1: sub_top_mm_interconnect_0_cmd_mux_001" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_0_cmd_mux_001.sv" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555898158161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555898158161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/sub_top_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/sub_top_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sub_top_mm_interconnect_0_cmd_mux " "Found entity 1: sub_top_mm_interconnect_0_cmd_mux" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555898158162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555898158162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/sub_top_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/sub_top_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sub_top_mm_interconnect_0_cmd_demux_002 " "Found entity 1: sub_top_mm_interconnect_0_cmd_demux_002" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_0_cmd_demux_002.sv" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555898158163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555898158163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/sub_top_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/sub_top_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sub_top_mm_interconnect_0_cmd_demux_001 " "Found entity 1: sub_top_mm_interconnect_0_cmd_demux_001" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_0_cmd_demux_001.sv" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555898158164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555898158164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/sub_top_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/sub_top_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sub_top_mm_interconnect_0_cmd_demux " "Found entity 1: sub_top_mm_interconnect_0_cmd_demux" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555898158164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555898158164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "sub_top/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555898158165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555898158165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "sub_top/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555898158166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555898158166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file sub_top/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "sub_top/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555898158169 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "sub_top/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555898158169 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "sub_top/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555898158169 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "sub_top/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555898158169 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "sub_top/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555898158169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555898158169 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "sub_top/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1555898158173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "sub_top/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555898158174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555898158174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "sub_top/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555898158175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555898158175 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "sub_top/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1555898158175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "sub_top/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555898158176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555898158176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "sub_top/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555898158176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555898158176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "sub_top/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555898158177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555898158177 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel sub_top_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at sub_top_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_0_router_007.sv" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1555898158177 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel sub_top_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at sub_top_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_0_router_007.sv" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1555898158178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/sub_top_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file sub_top/synthesis/submodules/sub_top_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sub_top_mm_interconnect_0_router_007_default_decode " "Found entity 1: sub_top_mm_interconnect_0_router_007_default_decode" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_0_router_007.sv" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555898158178 ""} { "Info" "ISGN_ENTITY_NAME" "2 sub_top_mm_interconnect_0_router_007 " "Found entity 2: sub_top_mm_interconnect_0_router_007" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_0_router_007.sv" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_mm_interconnect_0_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555898158178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555898158178 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel sub_top_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at sub_top_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_0_router_004.sv" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1555898158178 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel sub_top_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at sub_top_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_0_router_004.sv" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1555898158178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/sub_top_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file sub_top/synthesis/submodules/sub_top_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sub_top_mm_interconnect_0_router_004_default_decode " "Found entity 1: sub_top_mm_interconnect_0_router_004_default_decode" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_0_router_004.sv" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555898158179 ""} { "Info" "ISGN_ENTITY_NAME" "2 sub_top_mm_interconnect_0_router_004 " "Found entity 2: sub_top_mm_interconnect_0_router_004" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_0_router_004.sv" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555898158179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555898158179 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel sub_top_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at sub_top_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_0_router_003.sv" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1555898158179 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel sub_top_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at sub_top_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_0_router_003.sv" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1555898158179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/sub_top_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file sub_top/synthesis/submodules/sub_top_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sub_top_mm_interconnect_0_router_003_default_decode " "Found entity 1: sub_top_mm_interconnect_0_router_003_default_decode" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_0_router_003.sv" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555898158180 ""} { "Info" "ISGN_ENTITY_NAME" "2 sub_top_mm_interconnect_0_router_003 " "Found entity 2: sub_top_mm_interconnect_0_router_003" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_0_router_003.sv" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555898158180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555898158180 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel sub_top_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at sub_top_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_0_router_002.sv" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1555898158180 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel sub_top_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at sub_top_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_0_router_002.sv" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1555898158180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/sub_top_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file sub_top/synthesis/submodules/sub_top_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sub_top_mm_interconnect_0_router_002_default_decode " "Found entity 1: sub_top_mm_interconnect_0_router_002_default_decode" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_0_router_002.sv" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555898158181 ""} { "Info" "ISGN_ENTITY_NAME" "2 sub_top_mm_interconnect_0_router_002 " "Found entity 2: sub_top_mm_interconnect_0_router_002" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_0_router_002.sv" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555898158181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555898158181 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel sub_top_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at sub_top_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_0_router_001.sv" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1555898158181 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel sub_top_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at sub_top_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_0_router_001.sv" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1555898158181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/sub_top_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file sub_top/synthesis/submodules/sub_top_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sub_top_mm_interconnect_0_router_001_default_decode " "Found entity 1: sub_top_mm_interconnect_0_router_001_default_decode" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_0_router_001.sv" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555898158182 ""} { "Info" "ISGN_ENTITY_NAME" "2 sub_top_mm_interconnect_0_router_001 " "Found entity 2: sub_top_mm_interconnect_0_router_001" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_0_router_001.sv" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555898158182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555898158182 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel sub_top_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at sub_top_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_0_router.sv" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1555898158183 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel sub_top_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at sub_top_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_0_router.sv" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1555898158183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/sub_top_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file sub_top/synthesis/submodules/sub_top_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sub_top_mm_interconnect_0_router_default_decode " "Found entity 1: sub_top_mm_interconnect_0_router_default_decode" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_0_router.sv" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555898158183 ""} { "Info" "ISGN_ENTITY_NAME" "2 sub_top_mm_interconnect_0_router " "Found entity 2: sub_top_mm_interconnect_0_router" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_0_router.sv" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555898158183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555898158183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "sub_top/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555898158185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555898158185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "sub_top/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555898158187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555898158187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "sub_top/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555898158188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555898158188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "sub_top/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555898158189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555898158189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "sub_top/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555898158190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555898158190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/altera_up_avalon_video_vga_timing.v 1 1 " "Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/altera_up_avalon_video_vga_timing.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_video_vga_timing " "Found entity 1: altera_up_avalon_video_vga_timing" {  } { { "sub_top/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555898158191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555898158191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/sub_top_video_vga_controller_0.v 1 1 " "Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/sub_top_video_vga_controller_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 sub_top_video_vga_controller_0 " "Found entity 1: sub_top_video_vga_controller_0" {  } { { "sub_top/synthesis/submodules/sub_top_video_vga_controller_0.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_video_vga_controller_0.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555898158192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555898158192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/altera_up_video_dma_control_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/altera_up_video_dma_control_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_dma_control_slave " "Found entity 1: altera_up_video_dma_control_slave" {  } { { "sub_top/synthesis/submodules/altera_up_video_dma_control_slave.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/altera_up_video_dma_control_slave.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555898158193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555898158193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/altera_up_video_dma_to_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/altera_up_video_dma_to_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_dma_to_memory " "Found entity 1: altera_up_video_dma_to_memory" {  } { { "sub_top/synthesis/submodules/altera_up_video_dma_to_memory.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/altera_up_video_dma_to_memory.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555898158193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555898158193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/altera_up_video_dma_to_stream.v 1 1 " "Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/altera_up_video_dma_to_stream.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_dma_to_stream " "Found entity 1: altera_up_video_dma_to_stream" {  } { { "sub_top/synthesis/submodules/altera_up_video_dma_to_stream.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/altera_up_video_dma_to_stream.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555898158194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555898158194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/sub_top_video_dma_controller_0.v 1 1 " "Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/sub_top_video_dma_controller_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 sub_top_video_dma_controller_0 " "Found entity 1: sub_top_video_dma_controller_0" {  } { { "sub_top/synthesis/submodules/sub_top_video_dma_controller_0.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_video_dma_controller_0.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555898158195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555898158195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/sub_top_sys_sdram_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/sub_top_sys_sdram_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 sub_top_sys_sdram_pll_0 " "Found entity 1: sub_top_sys_sdram_pll_0" {  } { { "sub_top/synthesis/submodules/sub_top_sys_sdram_pll_0.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_sys_sdram_pll_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555898158196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555898158196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_reset_from_locked_signal " "Found entity 1: altera_up_avalon_reset_from_locked_signal" {  } { { "sub_top/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555898158196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555898158196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/sub_top_sys_sdram_pll_0_sys_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/sub_top_sys_sdram_pll_0_sys_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 sub_top_sys_sdram_pll_0_sys_pll " "Found entity 1: sub_top_sys_sdram_pll_0_sys_pll" {  } { { "sub_top/synthesis/submodules/sub_top_sys_sdram_pll_0_sys_pll.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_sys_sdram_pll_0_sys_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555898158197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555898158197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/sub_top_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/sub_top_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 sub_top_onchip_memory2_0 " "Found entity 1: sub_top_onchip_memory2_0" {  } { { "sub_top/synthesis/submodules/sub_top_onchip_memory2_0.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555898158198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555898158198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/sub_top_nios2_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/sub_top_nios2_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 sub_top_nios2_qsys_0 " "Found entity 1: sub_top_nios2_qsys_0" {  } { { "sub_top/synthesis/submodules/sub_top_nios2_qsys_0.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_nios2_qsys_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555898158198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555898158198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 sub_top_nios2_qsys_0_cpu_debug_slave_sysclk " "Found entity 1: sub_top_nios2_qsys_0_cpu_debug_slave_sysclk" {  } { { "sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu_debug_slave_sysclk.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555898158199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555898158199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 sub_top_nios2_qsys_0_cpu_debug_slave_wrapper " "Found entity 1: sub_top_nios2_qsys_0_cpu_debug_slave_wrapper" {  } { { "sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu_debug_slave_wrapper.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555898158200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555898158200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 sub_top_nios2_qsys_0_cpu_register_bank_a_module " "Found entity 1: sub_top_nios2_qsys_0_cpu_register_bank_a_module" {  } { { "sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555898158211 ""} { "Info" "ISGN_ENTITY_NAME" "2 sub_top_nios2_qsys_0_cpu_register_bank_b_module " "Found entity 2: sub_top_nios2_qsys_0_cpu_register_bank_b_module" {  } { { "sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555898158211 ""} { "Info" "ISGN_ENTITY_NAME" "3 sub_top_nios2_qsys_0_cpu_nios2_oci_debug " "Found entity 3: sub_top_nios2_qsys_0_cpu_nios2_oci_debug" {  } { { "sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555898158211 ""} { "Info" "ISGN_ENTITY_NAME" "4 sub_top_nios2_qsys_0_cpu_nios2_oci_break " "Found entity 4: sub_top_nios2_qsys_0_cpu_nios2_oci_break" {  } { { "sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555898158211 ""} { "Info" "ISGN_ENTITY_NAME" "5 sub_top_nios2_qsys_0_cpu_nios2_oci_xbrk " "Found entity 5: sub_top_nios2_qsys_0_cpu_nios2_oci_xbrk" {  } { { "sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555898158211 ""} { "Info" "ISGN_ENTITY_NAME" "6 sub_top_nios2_qsys_0_cpu_nios2_oci_dbrk " "Found entity 6: sub_top_nios2_qsys_0_cpu_nios2_oci_dbrk" {  } { { "sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555898158211 ""} { "Info" "ISGN_ENTITY_NAME" "7 sub_top_nios2_qsys_0_cpu_nios2_oci_itrace " "Found entity 7: sub_top_nios2_qsys_0_cpu_nios2_oci_itrace" {  } { { "sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555898158211 ""} { "Info" "ISGN_ENTITY_NAME" "8 sub_top_nios2_qsys_0_cpu_nios2_oci_td_mode " "Found entity 8: sub_top_nios2_qsys_0_cpu_nios2_oci_td_mode" {  } { { "sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555898158211 ""} { "Info" "ISGN_ENTITY_NAME" "9 sub_top_nios2_qsys_0_cpu_nios2_oci_dtrace " "Found entity 9: sub_top_nios2_qsys_0_cpu_nios2_oci_dtrace" {  } { { "sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555898158211 ""} { "Info" "ISGN_ENTITY_NAME" "10 sub_top_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: sub_top_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555898158211 ""} { "Info" "ISGN_ENTITY_NAME" "11 sub_top_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: sub_top_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555898158211 ""} { "Info" "ISGN_ENTITY_NAME" "12 sub_top_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: sub_top_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555898158211 ""} { "Info" "ISGN_ENTITY_NAME" "13 sub_top_nios2_qsys_0_cpu_nios2_oci_fifo " "Found entity 13: sub_top_nios2_qsys_0_cpu_nios2_oci_fifo" {  } { { "sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555898158211 ""} { "Info" "ISGN_ENTITY_NAME" "14 sub_top_nios2_qsys_0_cpu_nios2_oci_pib " "Found entity 14: sub_top_nios2_qsys_0_cpu_nios2_oci_pib" {  } { { "sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555898158211 ""} { "Info" "ISGN_ENTITY_NAME" "15 sub_top_nios2_qsys_0_cpu_nios2_oci_im " "Found entity 15: sub_top_nios2_qsys_0_cpu_nios2_oci_im" {  } { { "sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555898158211 ""} { "Info" "ISGN_ENTITY_NAME" "16 sub_top_nios2_qsys_0_cpu_nios2_performance_monitors " "Found entity 16: sub_top_nios2_qsys_0_cpu_nios2_performance_monitors" {  } { { "sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555898158211 ""} { "Info" "ISGN_ENTITY_NAME" "17 sub_top_nios2_qsys_0_cpu_nios2_avalon_reg " "Found entity 17: sub_top_nios2_qsys_0_cpu_nios2_avalon_reg" {  } { { "sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555898158211 ""} { "Info" "ISGN_ENTITY_NAME" "18 sub_top_nios2_qsys_0_cpu_ociram_sp_ram_module " "Found entity 18: sub_top_nios2_qsys_0_cpu_ociram_sp_ram_module" {  } { { "sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555898158211 ""} { "Info" "ISGN_ENTITY_NAME" "19 sub_top_nios2_qsys_0_cpu_nios2_ocimem " "Found entity 19: sub_top_nios2_qsys_0_cpu_nios2_ocimem" {  } { { "sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555898158211 ""} { "Info" "ISGN_ENTITY_NAME" "20 sub_top_nios2_qsys_0_cpu_nios2_oci " "Found entity 20: sub_top_nios2_qsys_0_cpu_nios2_oci" {  } { { "sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555898158211 ""} { "Info" "ISGN_ENTITY_NAME" "21 sub_top_nios2_qsys_0_cpu " "Found entity 21: sub_top_nios2_qsys_0_cpu" {  } { { "sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555898158211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555898158211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 sub_top_nios2_qsys_0_cpu_test_bench " "Found entity 1: sub_top_nios2_qsys_0_cpu_test_bench" {  } { { "sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu_test_bench.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555898158214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555898158214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 sub_top_nios2_qsys_0_cpu_debug_slave_tck " "Found entity 1: sub_top_nios2_qsys_0_cpu_debug_slave_tck" {  } { { "sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu_debug_slave_tck.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555898158215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555898158215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/sub_top_new_sdram_controller_0.v 2 2 " "Found 2 design units, including 2 entities, in source file sub_top/synthesis/submodules/sub_top_new_sdram_controller_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 sub_top_new_sdram_controller_0_input_efifo_module " "Found entity 1: sub_top_new_sdram_controller_0_input_efifo_module" {  } { { "sub_top/synthesis/submodules/sub_top_new_sdram_controller_0.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_new_sdram_controller_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555898158217 ""} { "Info" "ISGN_ENTITY_NAME" "2 sub_top_new_sdram_controller_0 " "Found entity 2: sub_top_new_sdram_controller_0" {  } { { "sub_top/synthesis/submodules/sub_top_new_sdram_controller_0.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_new_sdram_controller_0.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555898158217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555898158217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/sub_top_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file sub_top/synthesis/submodules/sub_top_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 sub_top_jtag_uart_0_sim_scfifo_w " "Found entity 1: sub_top_jtag_uart_0_sim_scfifo_w" {  } { { "sub_top/synthesis/submodules/sub_top_jtag_uart_0.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555898158219 ""} { "Info" "ISGN_ENTITY_NAME" "2 sub_top_jtag_uart_0_scfifo_w " "Found entity 2: sub_top_jtag_uart_0_scfifo_w" {  } { { "sub_top/synthesis/submodules/sub_top_jtag_uart_0.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555898158219 ""} { "Info" "ISGN_ENTITY_NAME" "3 sub_top_jtag_uart_0_sim_scfifo_r " "Found entity 3: sub_top_jtag_uart_0_sim_scfifo_r" {  } { { "sub_top/synthesis/submodules/sub_top_jtag_uart_0.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555898158219 ""} { "Info" "ISGN_ENTITY_NAME" "4 sub_top_jtag_uart_0_scfifo_r " "Found entity 4: sub_top_jtag_uart_0_scfifo_r" {  } { { "sub_top/synthesis/submodules/sub_top_jtag_uart_0.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555898158219 ""} { "Info" "ISGN_ENTITY_NAME" "5 sub_top_jtag_uart_0 " "Found entity 5: sub_top_jtag_uart_0" {  } { { "sub_top/synthesis/submodules/sub_top_jtag_uart_0.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555898158219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555898158219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/altera_up_audio_bit_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/altera_up_audio_bit_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_audio_bit_counter " "Found entity 1: altera_up_audio_bit_counter" {  } { { "sub_top/synthesis/submodules/altera_up_audio_bit_counter.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/altera_up_audio_bit_counter.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555898158219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555898158219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/altera_up_audio_in_deserializer.v 1 1 " "Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/altera_up_audio_in_deserializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_audio_in_deserializer " "Found entity 1: altera_up_audio_in_deserializer" {  } { { "sub_top/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/altera_up_audio_in_deserializer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555898158220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555898158220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/altera_up_audio_out_serializer.v 1 1 " "Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/altera_up_audio_out_serializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_audio_out_serializer " "Found entity 1: altera_up_audio_out_serializer" {  } { { "sub_top/synthesis/submodules/altera_up_audio_out_serializer.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/altera_up_audio_out_serializer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555898158221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555898158221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/altera_up_clock_edge.v 1 1 " "Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/altera_up_clock_edge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_clock_edge " "Found entity 1: altera_up_clock_edge" {  } { { "sub_top/synthesis/submodules/altera_up_clock_edge.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/altera_up_clock_edge.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555898158221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555898158221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/altera_up_sync_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/altera_up_sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_sync_fifo " "Found entity 1: altera_up_sync_fifo" {  } { { "sub_top/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/altera_up_sync_fifo.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555898158222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555898158222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/sub_top_audio_0.v 1 1 " "Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/sub_top_audio_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 sub_top_audio_0 " "Found entity 1: sub_top_audio_0" {  } { { "sub_top/synthesis/submodules/sub_top_audio_0.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_audio_0.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555898158223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555898158223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.sv 1 1 " "Found 1 design units, including 1 entities, in source file top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.sv" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555898158224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555898158224 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sub_top_new_sdram_controller_0.v(318) " "Verilog HDL or VHDL warning at sub_top_new_sdram_controller_0.v(318): conditional expression evaluates to a constant" {  } { { "sub_top/synthesis/submodules/sub_top_new_sdram_controller_0.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_new_sdram_controller_0.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1555898158227 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sub_top_new_sdram_controller_0.v(328) " "Verilog HDL or VHDL warning at sub_top_new_sdram_controller_0.v(328): conditional expression evaluates to a constant" {  } { { "sub_top/synthesis/submodules/sub_top_new_sdram_controller_0.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_new_sdram_controller_0.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1555898158227 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sub_top_new_sdram_controller_0.v(338) " "Verilog HDL or VHDL warning at sub_top_new_sdram_controller_0.v(338): conditional expression evaluates to a constant" {  } { { "sub_top/synthesis/submodules/sub_top_new_sdram_controller_0.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_new_sdram_controller_0.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1555898158227 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sub_top_new_sdram_controller_0.v(682) " "Verilog HDL or VHDL warning at sub_top_new_sdram_controller_0.v(682): conditional expression evaluates to a constant" {  } { { "sub_top/synthesis/submodules/sub_top_new_sdram_controller_0.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_new_sdram_controller_0.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1555898158228 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1555898158338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_top sub_top:u0 " "Elaborating entity \"sub_top\" for hierarchy \"sub_top:u0\"" {  } { { "top.sv" "u0" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/top.sv" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555898158345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_top_audio_0 sub_top:u0\|sub_top_audio_0:audio_0 " "Elaborating entity \"sub_top_audio_0\" for hierarchy \"sub_top:u0\|sub_top_audio_0:audio_0\"" {  } { { "sub_top/synthesis/sub_top.v" "audio_0" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/sub_top.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555898158371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_clock_edge sub_top:u0\|sub_top_audio_0:audio_0\|altera_up_clock_edge:Bit_Clock_Edges " "Elaborating entity \"altera_up_clock_edge\" for hierarchy \"sub_top:u0\|sub_top_audio_0:audio_0\|altera_up_clock_edge:Bit_Clock_Edges\"" {  } { { "sub_top/synthesis/submodules/sub_top_audio_0.v" "Bit_Clock_Edges" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_audio_0.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555898158380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_audio_out_serializer sub_top:u0\|sub_top_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer " "Elaborating entity \"altera_up_audio_out_serializer\" for hierarchy \"sub_top:u0\|sub_top_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\"" {  } { { "sub_top/synthesis/submodules/sub_top_audio_0.v" "Audio_Out_Serializer" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_audio_0.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555898158385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_sync_fifo sub_top:u0\|sub_top_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO " "Elaborating entity \"altera_up_sync_fifo\" for hierarchy \"sub_top:u0\|sub_top_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\"" {  } { { "sub_top/synthesis/submodules/altera_up_audio_out_serializer.v" "Audio_Out_Left_Channel_FIFO" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/altera_up_audio_out_serializer.v" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555898158396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo sub_top:u0\|sub_top_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"sub_top:u0\|sub_top_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\"" {  } { { "sub_top/synthesis/submodules/altera_up_sync_fifo.v" "Sync_FIFO" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555898158560 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sub_top:u0\|sub_top_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Elaborated megafunction instantiation \"sub_top:u0\|sub_top_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\"" {  } { { "sub_top/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555898158565 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sub_top:u0\|sub_top_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Instantiated megafunction \"sub_top:u0\|sub_top_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555898158565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555898158565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555898158565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555898158565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555898158565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555898158565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555898158565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555898158565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555898158565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555898158565 ""}  } { { "sub_top/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1555898158565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_7ba1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_7ba1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_7ba1 " "Found entity 1: scfifo_7ba1" {  } { { "db/scfifo_7ba1.tdf" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/db/scfifo_7ba1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555898158597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555898158597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_7ba1 sub_top:u0\|sub_top_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated " "Elaborating entity \"scfifo_7ba1\" for hierarchy \"sub_top:u0\|sub_top_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/simon/intelFPGA_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555898158598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_q2a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_q2a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_q2a1 " "Found entity 1: a_dpfifo_q2a1" {  } { { "db/a_dpfifo_q2a1.tdf" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/db/a_dpfifo_q2a1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555898158602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555898158602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_q2a1 sub_top:u0\|sub_top_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo " "Elaborating entity \"a_dpfifo_q2a1\" for hierarchy \"sub_top:u0\|sub_top_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\"" {  } { { "db/scfifo_7ba1.tdf" "dpfifo" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/db/scfifo_7ba1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555898158603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_n3i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_n3i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n3i1 " "Found entity 1: altsyncram_n3i1" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/db/altsyncram_n3i1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555898158643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555898158643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_n3i1 sub_top:u0\|sub_top_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram " "Elaborating entity \"altsyncram_n3i1\" for hierarchy \"sub_top:u0\|sub_top_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\"" {  } { { "db/a_dpfifo_q2a1.tdf" "FIFOram" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/db/a_dpfifo_q2a1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555898158644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_6l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_6l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_6l8 " "Found entity 1: cmpr_6l8" {  } { { "db/cmpr_6l8.tdf" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/db/cmpr_6l8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555898158690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555898158690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6l8 sub_top:u0\|sub_top_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cmpr_6l8:almost_full_comparer " "Elaborating entity \"cmpr_6l8\" for hierarchy \"sub_top:u0\|sub_top_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cmpr_6l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_q2a1.tdf" "almost_full_comparer" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/db/a_dpfifo_q2a1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555898158691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6l8 sub_top:u0\|sub_top_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cmpr_6l8:three_comparison " "Elaborating entity \"cmpr_6l8\" for hierarchy \"sub_top:u0\|sub_top_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cmpr_6l8:three_comparison\"" {  } { { "db/a_dpfifo_q2a1.tdf" "three_comparison" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/db/a_dpfifo_q2a1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555898158694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_h2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_h2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_h2b " "Found entity 1: cntr_h2b" {  } { { "db/cntr_h2b.tdf" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/db/cntr_h2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555898158728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555898158728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_h2b sub_top:u0\|sub_top_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_h2b:rd_ptr_msb " "Elaborating entity \"cntr_h2b\" for hierarchy \"sub_top:u0\|sub_top_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_h2b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_q2a1.tdf" "rd_ptr_msb" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/db/a_dpfifo_q2a1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555898158729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_u27.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_u27.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_u27 " "Found entity 1: cntr_u27" {  } { { "db/cntr_u27.tdf" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/db/cntr_u27.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555898158761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555898158761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_u27 sub_top:u0\|sub_top_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_u27:usedw_counter " "Elaborating entity \"cntr_u27\" for hierarchy \"sub_top:u0\|sub_top_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_u27:usedw_counter\"" {  } { { "db/a_dpfifo_q2a1.tdf" "usedw_counter" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/db/a_dpfifo_q2a1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555898158762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i2b " "Found entity 1: cntr_i2b" {  } { { "db/cntr_i2b.tdf" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/db/cntr_i2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555898158794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555898158794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_i2b sub_top:u0\|sub_top_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_i2b:wr_ptr " "Elaborating entity \"cntr_i2b\" for hierarchy \"sub_top:u0\|sub_top_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_i2b:wr_ptr\"" {  } { { "db/a_dpfifo_q2a1.tdf" "wr_ptr" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/db/a_dpfifo_q2a1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555898158795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_top_jtag_uart_0 sub_top:u0\|sub_top_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"sub_top_jtag_uart_0\" for hierarchy \"sub_top:u0\|sub_top_jtag_uart_0:jtag_uart_0\"" {  } { { "sub_top/synthesis/sub_top.v" "jtag_uart_0" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/sub_top.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555898158932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_top_jtag_uart_0_scfifo_w sub_top:u0\|sub_top_jtag_uart_0:jtag_uart_0\|sub_top_jtag_uart_0_scfifo_w:the_sub_top_jtag_uart_0_scfifo_w " "Elaborating entity \"sub_top_jtag_uart_0_scfifo_w\" for hierarchy \"sub_top:u0\|sub_top_jtag_uart_0:jtag_uart_0\|sub_top_jtag_uart_0_scfifo_w:the_sub_top_jtag_uart_0_scfifo_w\"" {  } { { "sub_top/synthesis/submodules/sub_top_jtag_uart_0.v" "the_sub_top_jtag_uart_0_scfifo_w" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555898158940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo sub_top:u0\|sub_top_jtag_uart_0:jtag_uart_0\|sub_top_jtag_uart_0_scfifo_w:the_sub_top_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"sub_top:u0\|sub_top_jtag_uart_0:jtag_uart_0\|sub_top_jtag_uart_0_scfifo_w:the_sub_top_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "sub_top/synthesis/submodules/sub_top_jtag_uart_0.v" "wfifo" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555898159063 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sub_top:u0\|sub_top_jtag_uart_0:jtag_uart_0\|sub_top_jtag_uart_0_scfifo_w:the_sub_top_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"sub_top:u0\|sub_top_jtag_uart_0:jtag_uart_0\|sub_top_jtag_uart_0_scfifo_w:the_sub_top_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "sub_top/synthesis/submodules/sub_top_jtag_uart_0.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555898159066 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sub_top:u0\|sub_top_jtag_uart_0:jtag_uart_0\|sub_top_jtag_uart_0_scfifo_w:the_sub_top_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"sub_top:u0\|sub_top_jtag_uart_0:jtag_uart_0\|sub_top_jtag_uart_0_scfifo_w:the_sub_top_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555898159066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555898159066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555898159066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555898159066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555898159066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555898159066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555898159066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555898159066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555898159066 ""}  } { { "sub_top/synthesis/submodules/sub_top_jtag_uart_0.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1555898159066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/db/scfifo_3291.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555898159096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555898159096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 sub_top:u0\|sub_top_jtag_uart_0:jtag_uart_0\|sub_top_jtag_uart_0_scfifo_w:the_sub_top_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"sub_top:u0\|sub_top_jtag_uart_0:jtag_uart_0\|sub_top_jtag_uart_0_scfifo_w:the_sub_top_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/simon/intelFPGA_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555898159097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/db/a_dpfifo_5771.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555898159100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555898159100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 sub_top:u0\|sub_top_jtag_uart_0:jtag_uart_0\|sub_top_jtag_uart_0_scfifo_w:the_sub_top_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"sub_top:u0\|sub_top_jtag_uart_0:jtag_uart_0\|sub_top_jtag_uart_0_scfifo_w:the_sub_top_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/db/scfifo_3291.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555898159101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555898159105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555898159105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf sub_top:u0\|sub_top_jtag_uart_0:jtag_uart_0\|sub_top_jtag_uart_0_scfifo_w:the_sub_top_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"sub_top:u0\|sub_top_jtag_uart_0:jtag_uart_0\|sub_top_jtag_uart_0_scfifo_w:the_sub_top_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/db/a_dpfifo_5771.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555898159106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/db/cntr_vg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555898159138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555898159138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 sub_top:u0\|sub_top_jtag_uart_0:jtag_uart_0\|sub_top_jtag_uart_0_scfifo_w:the_sub_top_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"sub_top:u0\|sub_top_jtag_uart_0:jtag_uart_0\|sub_top_jtag_uart_0_scfifo_w:the_sub_top_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555898159139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/db/altsyncram_7pu1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555898159173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555898159173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 sub_top:u0\|sub_top_jtag_uart_0:jtag_uart_0\|sub_top_jtag_uart_0_scfifo_w:the_sub_top_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"sub_top:u0\|sub_top_jtag_uart_0:jtag_uart_0\|sub_top_jtag_uart_0_scfifo_w:the_sub_top_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555898159174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/db/cntr_jgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555898159210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555898159210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb sub_top:u0\|sub_top_jtag_uart_0:jtag_uart_0\|sub_top_jtag_uart_0_scfifo_w:the_sub_top_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"sub_top:u0\|sub_top_jtag_uart_0:jtag_uart_0\|sub_top_jtag_uart_0_scfifo_w:the_sub_top_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555898159211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_top_jtag_uart_0_scfifo_r sub_top:u0\|sub_top_jtag_uart_0:jtag_uart_0\|sub_top_jtag_uart_0_scfifo_r:the_sub_top_jtag_uart_0_scfifo_r " "Elaborating entity \"sub_top_jtag_uart_0_scfifo_r\" for hierarchy \"sub_top:u0\|sub_top_jtag_uart_0:jtag_uart_0\|sub_top_jtag_uart_0_scfifo_r:the_sub_top_jtag_uart_0_scfifo_r\"" {  } { { "sub_top/synthesis/submodules/sub_top_jtag_uart_0.v" "the_sub_top_jtag_uart_0_scfifo_r" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555898159217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic sub_top:u0\|sub_top_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:sub_top_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"sub_top:u0\|sub_top_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:sub_top_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "sub_top/synthesis/submodules/sub_top_jtag_uart_0.v" "sub_top_jtag_uart_0_alt_jtag_atlantic" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555898159477 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sub_top:u0\|sub_top_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:sub_top_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"sub_top:u0\|sub_top_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:sub_top_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "sub_top/synthesis/submodules/sub_top_jtag_uart_0.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555898159499 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sub_top:u0\|sub_top_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:sub_top_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"sub_top:u0\|sub_top_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:sub_top_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555898159499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555898159499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555898159499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555898159499 ""}  } { { "sub_top/synthesis/submodules/sub_top_jtag_uart_0.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1555898159499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter sub_top:u0\|sub_top_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:sub_top_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"sub_top:u0\|sub_top_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:sub_top_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "/home/simon/intelFPGA_lite/18.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555898159990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl sub_top:u0\|sub_top_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:sub_top_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"sub_top:u0\|sub_top_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:sub_top_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/simon/intelFPGA_lite/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555898160154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_top_new_sdram_controller_0 sub_top:u0\|sub_top_new_sdram_controller_0:new_sdram_controller_0 " "Elaborating entity \"sub_top_new_sdram_controller_0\" for hierarchy \"sub_top:u0\|sub_top_new_sdram_controller_0:new_sdram_controller_0\"" {  } { { "sub_top/synthesis/sub_top.v" "new_sdram_controller_0" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/sub_top.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555898160207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_top_new_sdram_controller_0_input_efifo_module sub_top:u0\|sub_top_new_sdram_controller_0:new_sdram_controller_0\|sub_top_new_sdram_controller_0_input_efifo_module:the_sub_top_new_sdram_controller_0_input_efifo_module " "Elaborating entity \"sub_top_new_sdram_controller_0_input_efifo_module\" for hierarchy \"sub_top:u0\|sub_top_new_sdram_controller_0:new_sdram_controller_0\|sub_top_new_sdram_controller_0_input_efifo_module:the_sub_top_new_sdram_controller_0_input_efifo_module\"" {  } { { "sub_top/synthesis/submodules/sub_top_new_sdram_controller_0.v" "the_sub_top_new_sdram_controller_0_input_efifo_module" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_new_sdram_controller_0.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555898160282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_top_nios2_qsys_0 sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0 " "Elaborating entity \"sub_top_nios2_qsys_0\" for hierarchy \"sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0\"" {  } { { "sub_top/synthesis/sub_top.v" "nios2_qsys_0" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/sub_top.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555898160294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_top_nios2_qsys_0_cpu sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0\|sub_top_nios2_qsys_0_cpu:cpu " "Elaborating entity \"sub_top_nios2_qsys_0_cpu\" for hierarchy \"sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0\|sub_top_nios2_qsys_0_cpu:cpu\"" {  } { { "sub_top/synthesis/submodules/sub_top_nios2_qsys_0.v" "cpu" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_nios2_qsys_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555898160302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_top_nios2_qsys_0_cpu_test_bench sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0\|sub_top_nios2_qsys_0_cpu:cpu\|sub_top_nios2_qsys_0_cpu_test_bench:the_sub_top_nios2_qsys_0_cpu_test_bench " "Elaborating entity \"sub_top_nios2_qsys_0_cpu_test_bench\" for hierarchy \"sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0\|sub_top_nios2_qsys_0_cpu:cpu\|sub_top_nios2_qsys_0_cpu_test_bench:the_sub_top_nios2_qsys_0_cpu_test_bench\"" {  } { { "sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" "the_sub_top_nios2_qsys_0_cpu_test_bench" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" 3563 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555898160404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_top_nios2_qsys_0_cpu_register_bank_a_module sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0\|sub_top_nios2_qsys_0_cpu:cpu\|sub_top_nios2_qsys_0_cpu_register_bank_a_module:sub_top_nios2_qsys_0_cpu_register_bank_a " "Elaborating entity \"sub_top_nios2_qsys_0_cpu_register_bank_a_module\" for hierarchy \"sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0\|sub_top_nios2_qsys_0_cpu:cpu\|sub_top_nios2_qsys_0_cpu_register_bank_a_module:sub_top_nios2_qsys_0_cpu_register_bank_a\"" {  } { { "sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" "sub_top_nios2_qsys_0_cpu_register_bank_a" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555898160418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0\|sub_top_nios2_qsys_0_cpu:cpu\|sub_top_nios2_qsys_0_cpu_register_bank_a_module:sub_top_nios2_qsys_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0\|sub_top_nios2_qsys_0_cpu:cpu\|sub_top_nios2_qsys_0_cpu_register_bank_a_module:sub_top_nios2_qsys_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" "the_altsyncram" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555898160439 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0\|sub_top_nios2_qsys_0_cpu:cpu\|sub_top_nios2_qsys_0_cpu_register_bank_a_module:sub_top_nios2_qsys_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0\|sub_top_nios2_qsys_0_cpu:cpu\|sub_top_nios2_qsys_0_cpu_register_bank_a_module:sub_top_nios2_qsys_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555898160448 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0\|sub_top_nios2_qsys_0_cpu:cpu\|sub_top_nios2_qsys_0_cpu_register_bank_a_module:sub_top_nios2_qsys_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0\|sub_top_nios2_qsys_0_cpu:cpu\|sub_top_nios2_qsys_0_cpu_register_bank_a_module:sub_top_nios2_qsys_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555898160448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555898160448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555898160448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555898160448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555898160448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555898160448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555898160448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555898160448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555898160448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555898160448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555898160448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555898160448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555898160448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555898160448 ""}  } { { "sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1555898160448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_msi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_msi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_msi1 " "Found entity 1: altsyncram_msi1" {  } { { "db/altsyncram_msi1.tdf" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/db/altsyncram_msi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555898160487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555898160487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_msi1 sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0\|sub_top_nios2_qsys_0_cpu:cpu\|sub_top_nios2_qsys_0_cpu_register_bank_a_module:sub_top_nios2_qsys_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated " "Elaborating entity \"altsyncram_msi1\" for hierarchy \"sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0\|sub_top_nios2_qsys_0_cpu:cpu\|sub_top_nios2_qsys_0_cpu_register_bank_a_module:sub_top_nios2_qsys_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/simon/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555898160487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_top_nios2_qsys_0_cpu_register_bank_b_module sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0\|sub_top_nios2_qsys_0_cpu:cpu\|sub_top_nios2_qsys_0_cpu_register_bank_b_module:sub_top_nios2_qsys_0_cpu_register_bank_b " "Elaborating entity \"sub_top_nios2_qsys_0_cpu_register_bank_b_module\" for hierarchy \"sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0\|sub_top_nios2_qsys_0_cpu:cpu\|sub_top_nios2_qsys_0_cpu_register_bank_b_module:sub_top_nios2_qsys_0_cpu_register_bank_b\"" {  } { { "sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" "sub_top_nios2_qsys_0_cpu_register_bank_b" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" 4097 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555898160504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_top_nios2_qsys_0_cpu_nios2_oci sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0\|sub_top_nios2_qsys_0_cpu:cpu\|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci " "Elaborating entity \"sub_top_nios2_qsys_0_cpu_nios2_oci\" for hierarchy \"sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0\|sub_top_nios2_qsys_0_cpu:cpu\|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci\"" {  } { { "sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" "the_sub_top_nios2_qsys_0_cpu_nios2_oci" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" 4593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555898160516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_top_nios2_qsys_0_cpu_nios2_oci_debug sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0\|sub_top_nios2_qsys_0_cpu:cpu\|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci\|sub_top_nios2_qsys_0_cpu_nios2_oci_debug:the_sub_top_nios2_qsys_0_cpu_nios2_oci_debug " "Elaborating entity \"sub_top_nios2_qsys_0_cpu_nios2_oci_debug\" for hierarchy \"sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0\|sub_top_nios2_qsys_0_cpu:cpu\|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci\|sub_top_nios2_qsys_0_cpu_nios2_oci_debug:the_sub_top_nios2_qsys_0_cpu_nios2_oci_debug\"" {  } { { "sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" "the_sub_top_nios2_qsys_0_cpu_nios2_oci_debug" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555898160540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0\|sub_top_nios2_qsys_0_cpu:cpu\|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci\|sub_top_nios2_qsys_0_cpu_nios2_oci_debug:the_sub_top_nios2_qsys_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0\|sub_top_nios2_qsys_0_cpu:cpu\|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci\|sub_top_nios2_qsys_0_cpu_nios2_oci_debug:the_sub_top_nios2_qsys_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" "the_altera_std_synchronizer" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555898160553 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0\|sub_top_nios2_qsys_0_cpu:cpu\|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci\|sub_top_nios2_qsys_0_cpu_nios2_oci_debug:the_sub_top_nios2_qsys_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0\|sub_top_nios2_qsys_0_cpu:cpu\|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci\|sub_top_nios2_qsys_0_cpu_nios2_oci_debug:the_sub_top_nios2_qsys_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555898160556 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0\|sub_top_nios2_qsys_0_cpu:cpu\|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci\|sub_top_nios2_qsys_0_cpu_nios2_oci_debug:the_sub_top_nios2_qsys_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0\|sub_top_nios2_qsys_0_cpu:cpu\|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci\|sub_top_nios2_qsys_0_cpu_nios2_oci_debug:the_sub_top_nios2_qsys_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555898160556 ""}  } { { "sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1555898160556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_top_nios2_qsys_0_cpu_nios2_oci_break sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0\|sub_top_nios2_qsys_0_cpu:cpu\|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci\|sub_top_nios2_qsys_0_cpu_nios2_oci_break:the_sub_top_nios2_qsys_0_cpu_nios2_oci_break " "Elaborating entity \"sub_top_nios2_qsys_0_cpu_nios2_oci_break\" for hierarchy \"sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0\|sub_top_nios2_qsys_0_cpu:cpu\|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci\|sub_top_nios2_qsys_0_cpu_nios2_oci_break:the_sub_top_nios2_qsys_0_cpu_nios2_oci_break\"" {  } { { "sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" "the_sub_top_nios2_qsys_0_cpu_nios2_oci_break" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555898160559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_top_nios2_qsys_0_cpu_nios2_oci_xbrk sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0\|sub_top_nios2_qsys_0_cpu:cpu\|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci\|sub_top_nios2_qsys_0_cpu_nios2_oci_xbrk:the_sub_top_nios2_qsys_0_cpu_nios2_oci_xbrk " "Elaborating entity \"sub_top_nios2_qsys_0_cpu_nios2_oci_xbrk\" for hierarchy \"sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0\|sub_top_nios2_qsys_0_cpu:cpu\|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci\|sub_top_nios2_qsys_0_cpu_nios2_oci_xbrk:the_sub_top_nios2_qsys_0_cpu_nios2_oci_xbrk\"" {  } { { "sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" "the_sub_top_nios2_qsys_0_cpu_nios2_oci_xbrk" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555898160607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_top_nios2_qsys_0_cpu_nios2_oci_dbrk sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0\|sub_top_nios2_qsys_0_cpu:cpu\|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci\|sub_top_nios2_qsys_0_cpu_nios2_oci_dbrk:the_sub_top_nios2_qsys_0_cpu_nios2_oci_dbrk " "Elaborating entity \"sub_top_nios2_qsys_0_cpu_nios2_oci_dbrk\" for hierarchy \"sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0\|sub_top_nios2_qsys_0_cpu:cpu\|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci\|sub_top_nios2_qsys_0_cpu_nios2_oci_dbrk:the_sub_top_nios2_qsys_0_cpu_nios2_oci_dbrk\"" {  } { { "sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" "the_sub_top_nios2_qsys_0_cpu_nios2_oci_dbrk" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555898160612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_top_nios2_qsys_0_cpu_nios2_oci_itrace sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0\|sub_top_nios2_qsys_0_cpu:cpu\|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci\|sub_top_nios2_qsys_0_cpu_nios2_oci_itrace:the_sub_top_nios2_qsys_0_cpu_nios2_oci_itrace " "Elaborating entity \"sub_top_nios2_qsys_0_cpu_nios2_oci_itrace\" for hierarchy \"sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0\|sub_top_nios2_qsys_0_cpu:cpu\|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci\|sub_top_nios2_qsys_0_cpu_nios2_oci_itrace:the_sub_top_nios2_qsys_0_cpu_nios2_oci_itrace\"" {  } { { "sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" "the_sub_top_nios2_qsys_0_cpu_nios2_oci_itrace" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555898160619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_top_nios2_qsys_0_cpu_nios2_oci_dtrace sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0\|sub_top_nios2_qsys_0_cpu:cpu\|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci\|sub_top_nios2_qsys_0_cpu_nios2_oci_dtrace:the_sub_top_nios2_qsys_0_cpu_nios2_oci_dtrace " "Elaborating entity \"sub_top_nios2_qsys_0_cpu_nios2_oci_dtrace\" for hierarchy \"sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0\|sub_top_nios2_qsys_0_cpu:cpu\|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci\|sub_top_nios2_qsys_0_cpu_nios2_oci_dtrace:the_sub_top_nios2_qsys_0_cpu_nios2_oci_dtrace\"" {  } { { "sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" "the_sub_top_nios2_qsys_0_cpu_nios2_oci_dtrace" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555898160625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_top_nios2_qsys_0_cpu_nios2_oci_td_mode sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0\|sub_top_nios2_qsys_0_cpu:cpu\|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci\|sub_top_nios2_qsys_0_cpu_nios2_oci_dtrace:the_sub_top_nios2_qsys_0_cpu_nios2_oci_dtrace\|sub_top_nios2_qsys_0_cpu_nios2_oci_td_mode:sub_top_nios2_qsys_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"sub_top_nios2_qsys_0_cpu_nios2_oci_td_mode\" for hierarchy \"sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0\|sub_top_nios2_qsys_0_cpu:cpu\|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci\|sub_top_nios2_qsys_0_cpu_nios2_oci_dtrace:the_sub_top_nios2_qsys_0_cpu_nios2_oci_dtrace\|sub_top_nios2_qsys_0_cpu_nios2_oci_td_mode:sub_top_nios2_qsys_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" "sub_top_nios2_qsys_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555898160682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_top_nios2_qsys_0_cpu_nios2_oci_fifo sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0\|sub_top_nios2_qsys_0_cpu:cpu\|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci\|sub_top_nios2_qsys_0_cpu_nios2_oci_fifo:the_sub_top_nios2_qsys_0_cpu_nios2_oci_fifo " "Elaborating entity \"sub_top_nios2_qsys_0_cpu_nios2_oci_fifo\" for hierarchy \"sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0\|sub_top_nios2_qsys_0_cpu:cpu\|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci\|sub_top_nios2_qsys_0_cpu_nios2_oci_fifo:the_sub_top_nios2_qsys_0_cpu_nios2_oci_fifo\"" {  } { { "sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" "the_sub_top_nios2_qsys_0_cpu_nios2_oci_fifo" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555898160686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_top_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0\|sub_top_nios2_qsys_0_cpu:cpu\|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci\|sub_top_nios2_qsys_0_cpu_nios2_oci_fifo:the_sub_top_nios2_qsys_0_cpu_nios2_oci_fifo\|sub_top_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt:the_sub_top_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"sub_top_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0\|sub_top_nios2_qsys_0_cpu:cpu\|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci\|sub_top_nios2_qsys_0_cpu_nios2_oci_fifo:the_sub_top_nios2_qsys_0_cpu_nios2_oci_fifo\|sub_top_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt:the_sub_top_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" "the_sub_top_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555898160713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_top_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0\|sub_top_nios2_qsys_0_cpu:cpu\|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci\|sub_top_nios2_qsys_0_cpu_nios2_oci_fifo:the_sub_top_nios2_qsys_0_cpu_nios2_oci_fifo\|sub_top_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc:the_sub_top_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"sub_top_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0\|sub_top_nios2_qsys_0_cpu:cpu\|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci\|sub_top_nios2_qsys_0_cpu_nios2_oci_fifo:the_sub_top_nios2_qsys_0_cpu_nios2_oci_fifo\|sub_top_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc:the_sub_top_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" "the_sub_top_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555898160717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_top_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0\|sub_top_nios2_qsys_0_cpu:cpu\|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci\|sub_top_nios2_qsys_0_cpu_nios2_oci_fifo:the_sub_top_nios2_qsys_0_cpu_nios2_oci_fifo\|sub_top_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc:the_sub_top_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"sub_top_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0\|sub_top_nios2_qsys_0_cpu:cpu\|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci\|sub_top_nios2_qsys_0_cpu_nios2_oci_fifo:the_sub_top_nios2_qsys_0_cpu_nios2_oci_fifo\|sub_top_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc:the_sub_top_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" "the_sub_top_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555898160720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_top_nios2_qsys_0_cpu_nios2_oci_pib sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0\|sub_top_nios2_qsys_0_cpu:cpu\|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci\|sub_top_nios2_qsys_0_cpu_nios2_oci_pib:the_sub_top_nios2_qsys_0_cpu_nios2_oci_pib " "Elaborating entity \"sub_top_nios2_qsys_0_cpu_nios2_oci_pib\" for hierarchy \"sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0\|sub_top_nios2_qsys_0_cpu:cpu\|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci\|sub_top_nios2_qsys_0_cpu_nios2_oci_pib:the_sub_top_nios2_qsys_0_cpu_nios2_oci_pib\"" {  } { { "sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" "the_sub_top_nios2_qsys_0_cpu_nios2_oci_pib" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555898160724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_top_nios2_qsys_0_cpu_nios2_oci_im sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0\|sub_top_nios2_qsys_0_cpu:cpu\|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci\|sub_top_nios2_qsys_0_cpu_nios2_oci_im:the_sub_top_nios2_qsys_0_cpu_nios2_oci_im " "Elaborating entity \"sub_top_nios2_qsys_0_cpu_nios2_oci_im\" for hierarchy \"sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0\|sub_top_nios2_qsys_0_cpu:cpu\|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci\|sub_top_nios2_qsys_0_cpu_nios2_oci_im:the_sub_top_nios2_qsys_0_cpu_nios2_oci_im\"" {  } { { "sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" "the_sub_top_nios2_qsys_0_cpu_nios2_oci_im" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555898160728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_top_nios2_qsys_0_cpu_nios2_avalon_reg sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0\|sub_top_nios2_qsys_0_cpu:cpu\|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci\|sub_top_nios2_qsys_0_cpu_nios2_avalon_reg:the_sub_top_nios2_qsys_0_cpu_nios2_avalon_reg " "Elaborating entity \"sub_top_nios2_qsys_0_cpu_nios2_avalon_reg\" for hierarchy \"sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0\|sub_top_nios2_qsys_0_cpu:cpu\|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci\|sub_top_nios2_qsys_0_cpu_nios2_avalon_reg:the_sub_top_nios2_qsys_0_cpu_nios2_avalon_reg\"" {  } { { "sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" "the_sub_top_nios2_qsys_0_cpu_nios2_avalon_reg" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555898160738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_top_nios2_qsys_0_cpu_nios2_ocimem sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0\|sub_top_nios2_qsys_0_cpu:cpu\|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci\|sub_top_nios2_qsys_0_cpu_nios2_ocimem:the_sub_top_nios2_qsys_0_cpu_nios2_ocimem " "Elaborating entity \"sub_top_nios2_qsys_0_cpu_nios2_ocimem\" for hierarchy \"sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0\|sub_top_nios2_qsys_0_cpu:cpu\|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci\|sub_top_nios2_qsys_0_cpu_nios2_ocimem:the_sub_top_nios2_qsys_0_cpu_nios2_ocimem\"" {  } { { "sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" "the_sub_top_nios2_qsys_0_cpu_nios2_ocimem" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555898160745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_top_nios2_qsys_0_cpu_ociram_sp_ram_module sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0\|sub_top_nios2_qsys_0_cpu:cpu\|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci\|sub_top_nios2_qsys_0_cpu_nios2_ocimem:the_sub_top_nios2_qsys_0_cpu_nios2_ocimem\|sub_top_nios2_qsys_0_cpu_ociram_sp_ram_module:sub_top_nios2_qsys_0_cpu_ociram_sp_ram " "Elaborating entity \"sub_top_nios2_qsys_0_cpu_ociram_sp_ram_module\" for hierarchy \"sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0\|sub_top_nios2_qsys_0_cpu:cpu\|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci\|sub_top_nios2_qsys_0_cpu_nios2_ocimem:the_sub_top_nios2_qsys_0_cpu_nios2_ocimem\|sub_top_nios2_qsys_0_cpu_ociram_sp_ram_module:sub_top_nios2_qsys_0_cpu_ociram_sp_ram\"" {  } { { "sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" "sub_top_nios2_qsys_0_cpu_ociram_sp_ram" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555898160788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0\|sub_top_nios2_qsys_0_cpu:cpu\|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci\|sub_top_nios2_qsys_0_cpu_nios2_ocimem:the_sub_top_nios2_qsys_0_cpu_nios2_ocimem\|sub_top_nios2_qsys_0_cpu_ociram_sp_ram_module:sub_top_nios2_qsys_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0\|sub_top_nios2_qsys_0_cpu:cpu\|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci\|sub_top_nios2_qsys_0_cpu_nios2_ocimem:the_sub_top_nios2_qsys_0_cpu_nios2_ocimem\|sub_top_nios2_qsys_0_cpu_ociram_sp_ram_module:sub_top_nios2_qsys_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" "the_altsyncram" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555898160796 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0\|sub_top_nios2_qsys_0_cpu:cpu\|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci\|sub_top_nios2_qsys_0_cpu_nios2_ocimem:the_sub_top_nios2_qsys_0_cpu_nios2_ocimem\|sub_top_nios2_qsys_0_cpu_ociram_sp_ram_module:sub_top_nios2_qsys_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0\|sub_top_nios2_qsys_0_cpu:cpu\|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci\|sub_top_nios2_qsys_0_cpu_nios2_ocimem:the_sub_top_nios2_qsys_0_cpu_nios2_ocimem\|sub_top_nios2_qsys_0_cpu_ociram_sp_ram_module:sub_top_nios2_qsys_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555898160804 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0\|sub_top_nios2_qsys_0_cpu:cpu\|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci\|sub_top_nios2_qsys_0_cpu_nios2_ocimem:the_sub_top_nios2_qsys_0_cpu_nios2_ocimem\|sub_top_nios2_qsys_0_cpu_ociram_sp_ram_module:sub_top_nios2_qsys_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0\|sub_top_nios2_qsys_0_cpu:cpu\|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci\|sub_top_nios2_qsys_0_cpu_nios2_ocimem:the_sub_top_nios2_qsys_0_cpu_nios2_ocimem\|sub_top_nios2_qsys_0_cpu_ociram_sp_ram_module:sub_top_nios2_qsys_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555898160804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555898160804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555898160804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555898160804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555898160804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555898160804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555898160804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555898160804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555898160804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555898160804 ""}  } { { "sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1555898160804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qid1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qid1 " "Found entity 1: altsyncram_qid1" {  } { { "db/altsyncram_qid1.tdf" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/db/altsyncram_qid1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555898160841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555898160841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qid1 sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0\|sub_top_nios2_qsys_0_cpu:cpu\|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci\|sub_top_nios2_qsys_0_cpu_nios2_ocimem:the_sub_top_nios2_qsys_0_cpu_nios2_ocimem\|sub_top_nios2_qsys_0_cpu_ociram_sp_ram_module:sub_top_nios2_qsys_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated " "Elaborating entity \"altsyncram_qid1\" for hierarchy \"sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0\|sub_top_nios2_qsys_0_cpu:cpu\|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci\|sub_top_nios2_qsys_0_cpu_nios2_ocimem:the_sub_top_nios2_qsys_0_cpu_nios2_ocimem\|sub_top_nios2_qsys_0_cpu_ociram_sp_ram_module:sub_top_nios2_qsys_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/simon/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555898160842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_top_nios2_qsys_0_cpu_debug_slave_wrapper sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0\|sub_top_nios2_qsys_0_cpu:cpu\|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci\|sub_top_nios2_qsys_0_cpu_debug_slave_wrapper:the_sub_top_nios2_qsys_0_cpu_debug_slave_wrapper " "Elaborating entity \"sub_top_nios2_qsys_0_cpu_debug_slave_wrapper\" for hierarchy \"sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0\|sub_top_nios2_qsys_0_cpu:cpu\|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci\|sub_top_nios2_qsys_0_cpu_debug_slave_wrapper:the_sub_top_nios2_qsys_0_cpu_debug_slave_wrapper\"" {  } { { "sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" "the_sub_top_nios2_qsys_0_cpu_debug_slave_wrapper" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555898160859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_top_nios2_qsys_0_cpu_debug_slave_tck sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0\|sub_top_nios2_qsys_0_cpu:cpu\|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci\|sub_top_nios2_qsys_0_cpu_debug_slave_wrapper:the_sub_top_nios2_qsys_0_cpu_debug_slave_wrapper\|sub_top_nios2_qsys_0_cpu_debug_slave_tck:the_sub_top_nios2_qsys_0_cpu_debug_slave_tck " "Elaborating entity \"sub_top_nios2_qsys_0_cpu_debug_slave_tck\" for hierarchy \"sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0\|sub_top_nios2_qsys_0_cpu:cpu\|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci\|sub_top_nios2_qsys_0_cpu_debug_slave_wrapper:the_sub_top_nios2_qsys_0_cpu_debug_slave_wrapper\|sub_top_nios2_qsys_0_cpu_debug_slave_tck:the_sub_top_nios2_qsys_0_cpu_debug_slave_tck\"" {  } { { "sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu_debug_slave_wrapper.v" "the_sub_top_nios2_qsys_0_cpu_debug_slave_tck" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555898160865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_top_nios2_qsys_0_cpu_debug_slave_sysclk sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0\|sub_top_nios2_qsys_0_cpu:cpu\|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci\|sub_top_nios2_qsys_0_cpu_debug_slave_wrapper:the_sub_top_nios2_qsys_0_cpu_debug_slave_wrapper\|sub_top_nios2_qsys_0_cpu_debug_slave_sysclk:the_sub_top_nios2_qsys_0_cpu_debug_slave_sysclk " "Elaborating entity \"sub_top_nios2_qsys_0_cpu_debug_slave_sysclk\" for hierarchy \"sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0\|sub_top_nios2_qsys_0_cpu:cpu\|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci\|sub_top_nios2_qsys_0_cpu_debug_slave_wrapper:the_sub_top_nios2_qsys_0_cpu_debug_slave_wrapper\|sub_top_nios2_qsys_0_cpu_debug_slave_sysclk:the_sub_top_nios2_qsys_0_cpu_debug_slave_sysclk\"" {  } { { "sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu_debug_slave_wrapper.v" "the_sub_top_nios2_qsys_0_cpu_debug_slave_sysclk" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555898160909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0\|sub_top_nios2_qsys_0_cpu:cpu\|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci\|sub_top_nios2_qsys_0_cpu_debug_slave_wrapper:the_sub_top_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sub_top_nios2_qsys_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0\|sub_top_nios2_qsys_0_cpu:cpu\|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci\|sub_top_nios2_qsys_0_cpu_debug_slave_wrapper:the_sub_top_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sub_top_nios2_qsys_0_cpu_debug_slave_phy\"" {  } { { "sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu_debug_slave_wrapper.v" "sub_top_nios2_qsys_0_cpu_debug_slave_phy" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555898160952 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0\|sub_top_nios2_qsys_0_cpu:cpu\|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci\|sub_top_nios2_qsys_0_cpu_debug_slave_wrapper:the_sub_top_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sub_top_nios2_qsys_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0\|sub_top_nios2_qsys_0_cpu:cpu\|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci\|sub_top_nios2_qsys_0_cpu_debug_slave_wrapper:the_sub_top_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sub_top_nios2_qsys_0_cpu_debug_slave_phy\"" {  } { { "sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu_debug_slave_wrapper.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555898160955 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0\|sub_top_nios2_qsys_0_cpu:cpu\|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci\|sub_top_nios2_qsys_0_cpu_debug_slave_wrapper:the_sub_top_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sub_top_nios2_qsys_0_cpu_debug_slave_phy " "Instantiated megafunction \"sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0\|sub_top_nios2_qsys_0_cpu:cpu\|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci\|sub_top_nios2_qsys_0_cpu_debug_slave_wrapper:the_sub_top_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sub_top_nios2_qsys_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555898160955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555898160955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555898160955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555898160955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555898160955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555898160955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555898160955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555898160955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555898160955 ""}  } { { "sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu_debug_slave_wrapper.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1555898160955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0\|sub_top_nios2_qsys_0_cpu:cpu\|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci\|sub_top_nios2_qsys_0_cpu_debug_slave_wrapper:the_sub_top_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sub_top_nios2_qsys_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0\|sub_top_nios2_qsys_0_cpu:cpu\|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci\|sub_top_nios2_qsys_0_cpu_debug_slave_wrapper:the_sub_top_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sub_top_nios2_qsys_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/home/simon/intelFPGA_lite/18.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555898160956 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0\|sub_top_nios2_qsys_0_cpu:cpu\|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci\|sub_top_nios2_qsys_0_cpu_debug_slave_wrapper:the_sub_top_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sub_top_nios2_qsys_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0\|sub_top_nios2_qsys_0_cpu:cpu\|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci\|sub_top_nios2_qsys_0_cpu_debug_slave_wrapper:the_sub_top_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sub_top_nios2_qsys_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0\|sub_top_nios2_qsys_0_cpu:cpu\|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci\|sub_top_nios2_qsys_0_cpu_debug_slave_wrapper:the_sub_top_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sub_top_nios2_qsys_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0\|sub_top_nios2_qsys_0_cpu:cpu\|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci\|sub_top_nios2_qsys_0_cpu_debug_slave_wrapper:the_sub_top_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sub_top_nios2_qsys_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "/home/simon/intelFPGA_lite/18.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu_debug_slave_wrapper.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555898160960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0\|sub_top_nios2_qsys_0_cpu:cpu\|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci\|sub_top_nios2_qsys_0_cpu_debug_slave_wrapper:the_sub_top_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sub_top_nios2_qsys_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0\|sub_top_nios2_qsys_0_cpu:cpu\|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci\|sub_top_nios2_qsys_0_cpu_debug_slave_wrapper:the_sub_top_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sub_top_nios2_qsys_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "/home/simon/intelFPGA_lite/18.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555898160962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0\|sub_top_nios2_qsys_0_cpu:cpu\|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci\|sub_top_nios2_qsys_0_cpu_debug_slave_wrapper:the_sub_top_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sub_top_nios2_qsys_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0\|sub_top_nios2_qsys_0_cpu:cpu\|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci\|sub_top_nios2_qsys_0_cpu_debug_slave_wrapper:the_sub_top_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sub_top_nios2_qsys_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/simon/intelFPGA_lite/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555898160966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_top_onchip_memory2_0 sub_top:u0\|sub_top_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"sub_top_onchip_memory2_0\" for hierarchy \"sub_top:u0\|sub_top_onchip_memory2_0:onchip_memory2_0\"" {  } { { "sub_top/synthesis/sub_top.v" "onchip_memory2_0" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/sub_top.v" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555898160973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sub_top:u0\|sub_top_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"sub_top:u0\|sub_top_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "sub_top/synthesis/submodules/sub_top_onchip_memory2_0.v" "the_altsyncram" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555898160981 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sub_top:u0\|sub_top_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"sub_top:u0\|sub_top_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "sub_top/synthesis/submodules/sub_top_onchip_memory2_0.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555898160990 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sub_top:u0\|sub_top_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"sub_top:u0\|sub_top_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555898160990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file sub_top_onchip_memory2_0.hex " "Parameter \"init_file\" = \"sub_top_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555898160990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555898160990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 2048 " "Parameter \"maximum_depth\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555898160990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555898160990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555898160990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555898160990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555898160990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555898160990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555898160990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555898160990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555898160990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555898160990 ""}  } { { "sub_top/synthesis/submodules/sub_top_onchip_memory2_0.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1555898160990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1cn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1cn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1cn1 " "Found entity 1: altsyncram_1cn1" {  } { { "db/altsyncram_1cn1.tdf" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/db/altsyncram_1cn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555898161029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555898161029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1cn1 sub_top:u0\|sub_top_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_1cn1:auto_generated " "Elaborating entity \"altsyncram_1cn1\" for hierarchy \"sub_top:u0\|sub_top_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_1cn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/simon/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555898161030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_top_sys_sdram_pll_0 sub_top:u0\|sub_top_sys_sdram_pll_0:sys_sdram_pll_0 " "Elaborating entity \"sub_top_sys_sdram_pll_0\" for hierarchy \"sub_top:u0\|sub_top_sys_sdram_pll_0:sys_sdram_pll_0\"" {  } { { "sub_top/synthesis/sub_top.v" "sys_sdram_pll_0" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/sub_top.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555898161110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_top_sys_sdram_pll_0_sys_pll sub_top:u0\|sub_top_sys_sdram_pll_0:sys_sdram_pll_0\|sub_top_sys_sdram_pll_0_sys_pll:sys_pll " "Elaborating entity \"sub_top_sys_sdram_pll_0_sys_pll\" for hierarchy \"sub_top:u0\|sub_top_sys_sdram_pll_0:sys_sdram_pll_0\|sub_top_sys_sdram_pll_0_sys_pll:sys_pll\"" {  } { { "sub_top/synthesis/submodules/sub_top_sys_sdram_pll_0.v" "sys_pll" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_sys_sdram_pll_0.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555898161114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll sub_top:u0\|sub_top_sys_sdram_pll_0:sys_sdram_pll_0\|sub_top_sys_sdram_pll_0_sys_pll:sys_pll\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"sub_top:u0\|sub_top_sys_sdram_pll_0:sys_sdram_pll_0\|sub_top_sys_sdram_pll_0_sys_pll:sys_pll\|altera_pll:altera_pll_i\"" {  } { { "sub_top/synthesis/submodules/sub_top_sys_sdram_pll_0_sys_pll.v" "altera_pll_i" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_sys_sdram_pll_0_sys_pll.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555898161133 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1555898161149 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sub_top:u0\|sub_top_sys_sdram_pll_0:sys_sdram_pll_0\|sub_top_sys_sdram_pll_0_sys_pll:sys_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"sub_top:u0\|sub_top_sys_sdram_pll_0:sys_sdram_pll_0\|sub_top_sys_sdram_pll_0_sys_pll:sys_pll\|altera_pll:altera_pll_i\"" {  } { { "sub_top/synthesis/submodules/sub_top_sys_sdram_pll_0_sys_pll.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_sys_sdram_pll_0_sys_pll.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555898161156 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sub_top:u0\|sub_top_sys_sdram_pll_0:sys_sdram_pll_0\|sub_top_sys_sdram_pll_0_sys_pll:sys_pll\|altera_pll:altera_pll_i " "Instantiated megafunction \"sub_top:u0\|sub_top_sys_sdram_pll_0:sys_sdram_pll_0\|sub_top_sys_sdram_pll_0_sys_pll:sys_pll\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555898161156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555898161156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555898161156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555898161156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 74.206349 MHz " "Parameter \"output_clock_frequency0\" = \"74.206349 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555898161156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555898161156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555898161156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 74.206349 MHz " "Parameter \"output_clock_frequency1\" = \"74.206349 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555898161156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 -2994 ps " "Parameter \"phase_shift1\" = \"-2994 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555898161156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555898161156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555898161156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555898161156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555898161156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555898161156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555898161156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555898161156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555898161156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555898161156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555898161156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555898161156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555898161156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555898161156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555898161156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555898161156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555898161156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555898161156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555898161156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555898161156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555898161156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555898161156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555898161156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555898161156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555898161156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555898161156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555898161156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555898161156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555898161156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555898161156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555898161156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555898161156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555898161156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555898161156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555898161156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555898161156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555898161156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555898161156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555898161156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555898161156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555898161156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555898161156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555898161156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555898161156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555898161156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555898161156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555898161156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555898161156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555898161156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555898161156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555898161156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555898161156 ""}  } { { "sub_top/synthesis/submodules/sub_top_sys_sdram_pll_0_sys_pll.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_sys_sdram_pll_0_sys_pll.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1555898161156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_reset_from_locked_signal sub_top:u0\|sub_top_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_avalon_reset_from_locked_signal:reset_from_locked " "Elaborating entity \"altera_up_avalon_reset_from_locked_signal\" for hierarchy \"sub_top:u0\|sub_top_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_avalon_reset_from_locked_signal:reset_from_locked\"" {  } { { "sub_top/synthesis/submodules/sub_top_sys_sdram_pll_0.v" "reset_from_locked" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_sys_sdram_pll_0.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555898161159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_top_video_dma_controller_0 sub_top:u0\|sub_top_video_dma_controller_0:video_dma_controller_0 " "Elaborating entity \"sub_top_video_dma_controller_0\" for hierarchy \"sub_top:u0\|sub_top_video_dma_controller_0:video_dma_controller_0\"" {  } { { "sub_top/synthesis/sub_top.v" "video_dma_controller_0" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/sub_top.v" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555898161162 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sub_top_video_dma_controller_0.v(165) " "Verilog HDL assignment warning at sub_top_video_dma_controller_0.v(165): truncated value with size 32 to match size of target (20)" {  } { { "sub_top/synthesis/submodules/sub_top_video_dma_controller_0.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_video_dma_controller_0.v" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555898161163 "|top|sub_top:u0|sub_top_video_dma_controller_0:video_dma_controller_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_dma_control_slave sub_top:u0\|sub_top_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_control_slave:DMA_Control_Slave " "Elaborating entity \"altera_up_video_dma_control_slave\" for hierarchy \"sub_top:u0\|sub_top_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_control_slave:DMA_Control_Slave\"" {  } { { "sub_top/synthesis/submodules/sub_top_video_dma_controller_0.v" "DMA_Control_Slave" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_video_dma_controller_0.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555898161172 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 altera_up_video_dma_control_slave.v(128) " "Verilog HDL assignment warning at altera_up_video_dma_control_slave.v(128): truncated value with size 32 to match size of target (16)" {  } { { "sub_top/synthesis/submodules/altera_up_video_dma_control_slave.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/altera_up_video_dma_control_slave.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555898161172 "|top|sub_top:u0|sub_top_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_control_slave:DMA_Control_Slave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 altera_up_video_dma_control_slave.v(129) " "Verilog HDL assignment warning at altera_up_video_dma_control_slave.v(129): truncated value with size 32 to match size of target (16)" {  } { { "sub_top/synthesis/submodules/altera_up_video_dma_control_slave.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/altera_up_video_dma_control_slave.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555898161172 "|top|sub_top:u0|sub_top_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_control_slave:DMA_Control_Slave"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_dma_to_stream sub_top:u0\|sub_top_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream " "Elaborating entity \"altera_up_video_dma_to_stream\" for hierarchy \"sub_top:u0\|sub_top_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\"" {  } { { "sub_top/synthesis/submodules/sub_top_video_dma_controller_0.v" "From_Memory_to_Stream" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_video_dma_controller_0.v" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555898161186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo sub_top:u0\|sub_top_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer " "Elaborating entity \"scfifo\" for hierarchy \"sub_top:u0\|sub_top_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\"" {  } { { "sub_top/synthesis/submodules/altera_up_video_dma_to_stream.v" "Image_Buffer" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/altera_up_video_dma_to_stream.v" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555898161315 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sub_top:u0\|sub_top_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer " "Elaborated megafunction instantiation \"sub_top:u0\|sub_top_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\"" {  } { { "sub_top/synthesis/submodules/altera_up_video_dma_to_stream.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/altera_up_video_dma_to_stream.v" 274 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555898161319 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sub_top:u0\|sub_top_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer " "Instantiated megafunction \"sub_top:u0\|sub_top_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555898161319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_empty_value 32 " "Parameter \"almost_empty_value\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555898161319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 96 " "Parameter \"almost_full_value\" = \"96\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555898161319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555898161319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555898161319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555898161319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555898161319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555898161319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555898161319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555898161319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555898161319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555898161319 ""}  } { { "sub_top/synthesis/submodules/altera_up_video_dma_to_stream.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/altera_up_video_dma_to_stream.v" 274 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1555898161319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_5bg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_5bg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_5bg1 " "Found entity 1: scfifo_5bg1" {  } { { "db/scfifo_5bg1.tdf" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/db/scfifo_5bg1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555898161350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555898161350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_5bg1 sub_top:u0\|sub_top_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_5bg1:auto_generated " "Elaborating entity \"scfifo_5bg1\" for hierarchy \"sub_top:u0\|sub_top_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_5bg1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/simon/intelFPGA_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555898161351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_top_video_vga_controller_0 sub_top:u0\|sub_top_video_vga_controller_0:video_vga_controller_0 " "Elaborating entity \"sub_top_video_vga_controller_0\" for hierarchy \"sub_top:u0\|sub_top_video_vga_controller_0:video_vga_controller_0\"" {  } { { "sub_top/synthesis/sub_top.v" "video_vga_controller_0" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/sub_top.v" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555898161363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_video_vga_timing sub_top:u0\|sub_top_video_vga_controller_0:video_vga_controller_0\|altera_up_avalon_video_vga_timing:VGA_Timing " "Elaborating entity \"altera_up_avalon_video_vga_timing\" for hierarchy \"sub_top:u0\|sub_top_video_vga_controller_0:video_vga_controller_0\|altera_up_avalon_video_vga_timing:VGA_Timing\"" {  } { { "sub_top/synthesis/submodules/sub_top_video_vga_controller_0.v" "VGA_Timing" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_video_vga_controller_0.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555898161370 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 altera_up_avalon_video_vga_timing.v(199) " "Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(199): truncated value with size 32 to match size of target (11)" {  } { { "sub_top/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555898161371 "|top|sub_top:u0|sub_top_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_avalon_video_vga_timing.v(200) " "Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(200): truncated value with size 32 to match size of target (10)" {  } { { "sub_top/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555898161371 "|top|sub_top:u0|sub_top_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_top_mm_interconnect_0 sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"sub_top_mm_interconnect_0\" for hierarchy \"sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\"" {  } { { "sub_top/synthesis/sub_top.v" "mm_interconnect_0" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/sub_top.v" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555898161380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:video_dma_controller_0_avalon_dma_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:video_dma_controller_0_avalon_dma_master_translator\"" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_0.v" "video_dma_controller_0_avalon_dma_master_translator" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_mm_interconnect_0.v" 658 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555898161632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator\"" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_0.v" "nios2_qsys_0_data_master_translator" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_mm_interconnect_0.v" 718 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555898161644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator\"" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_0.v" "nios2_qsys_0_instruction_master_translator" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_mm_interconnect_0.v" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555898161656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator\"" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_0.v" "new_sdram_controller_0_s1_translator" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_mm_interconnect_0.v" 842 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555898161669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:audio_0_avalon_audio_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:audio_0_avalon_audio_slave_translator\"" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_0.v" "audio_0_avalon_audio_slave_translator" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_mm_interconnect_0.v" 906 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555898161680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_mm_interconnect_0.v" 1034 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555898161694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator\"" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_0.v" "nios2_qsys_0_debug_mem_slave_translator" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_mm_interconnect_0.v" 1098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555898161706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_mm_interconnect_0.v" 1162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555898161719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:video_dma_controller_0_avalon_dma_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:video_dma_controller_0_avalon_dma_master_agent\"" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_0.v" "video_dma_controller_0_avalon_dma_master_agent" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_mm_interconnect_0.v" 1243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555898161731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_data_master_agent\"" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_0.v" "nios2_qsys_0_data_master_agent" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_mm_interconnect_0.v" 1324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555898161742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent\"" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_0.v" "nios2_qsys_0_instruction_master_agent" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_mm_interconnect_0.v" 1405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555898161753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent\"" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_0.v" "new_sdram_controller_0_s1_agent" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_mm_interconnect_0.v" 1489 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555898161763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "sub_top/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555898161777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo\"" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_0.v" "new_sdram_controller_0_s1_agent_rsp_fifo" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_mm_interconnect_0.v" 1530 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555898161791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo\"" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_0.v" "new_sdram_controller_0_s1_agent_rdata_fifo" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_mm_interconnect_0.v" 1571 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555898161862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:audio_0_avalon_audio_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:audio_0_avalon_audio_slave_agent\"" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_0.v" "audio_0_avalon_audio_slave_agent" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_mm_interconnect_0.v" 1655 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555898161877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:audio_0_avalon_audio_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:audio_0_avalon_audio_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "sub_top/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555898161894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rsp_fifo\"" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_0.v" "audio_0_avalon_audio_slave_agent_rsp_fifo" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_mm_interconnect_0.v" 1696 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555898161908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rdata_fifo\"" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_0.v" "audio_0_avalon_audio_slave_agent_rdata_fifo" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_mm_interconnect_0.v" 1737 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555898161936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_top_mm_interconnect_0_router sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|sub_top_mm_interconnect_0_router:router " "Elaborating entity \"sub_top_mm_interconnect_0_router\" for hierarchy \"sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|sub_top_mm_interconnect_0_router:router\"" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_0.v" "router" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_mm_interconnect_0.v" 2417 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555898161974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_top_mm_interconnect_0_router_default_decode sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|sub_top_mm_interconnect_0_router:router\|sub_top_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"sub_top_mm_interconnect_0_router_default_decode\" for hierarchy \"sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|sub_top_mm_interconnect_0_router:router\|sub_top_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_mm_interconnect_0_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555898161993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_top_mm_interconnect_0_router_001 sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|sub_top_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"sub_top_mm_interconnect_0_router_001\" for hierarchy \"sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|sub_top_mm_interconnect_0_router_001:router_001\"" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_0.v" "router_001" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_mm_interconnect_0.v" 2433 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555898161997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_top_mm_interconnect_0_router_001_default_decode sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|sub_top_mm_interconnect_0_router_001:router_001\|sub_top_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"sub_top_mm_interconnect_0_router_001_default_decode\" for hierarchy \"sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|sub_top_mm_interconnect_0_router_001:router_001\|sub_top_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_mm_interconnect_0_router_001.sv" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555898162020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_top_mm_interconnect_0_router_002 sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|sub_top_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"sub_top_mm_interconnect_0_router_002\" for hierarchy \"sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|sub_top_mm_interconnect_0_router_002:router_002\"" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_0.v" "router_002" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_mm_interconnect_0.v" 2449 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555898162024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_top_mm_interconnect_0_router_002_default_decode sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|sub_top_mm_interconnect_0_router_002:router_002\|sub_top_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"sub_top_mm_interconnect_0_router_002_default_decode\" for hierarchy \"sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|sub_top_mm_interconnect_0_router_002:router_002\|sub_top_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_mm_interconnect_0_router_002.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555898162038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_top_mm_interconnect_0_router_003 sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|sub_top_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"sub_top_mm_interconnect_0_router_003\" for hierarchy \"sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|sub_top_mm_interconnect_0_router_003:router_003\"" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_0.v" "router_003" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_mm_interconnect_0.v" 2465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555898162042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_top_mm_interconnect_0_router_003_default_decode sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|sub_top_mm_interconnect_0_router_003:router_003\|sub_top_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"sub_top_mm_interconnect_0_router_003_default_decode\" for hierarchy \"sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|sub_top_mm_interconnect_0_router_003:router_003\|sub_top_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555898162048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_top_mm_interconnect_0_router_004 sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|sub_top_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"sub_top_mm_interconnect_0_router_004\" for hierarchy \"sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|sub_top_mm_interconnect_0_router_004:router_004\"" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_0.v" "router_004" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_mm_interconnect_0.v" 2481 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555898162052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_top_mm_interconnect_0_router_004_default_decode sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|sub_top_mm_interconnect_0_router_004:router_004\|sub_top_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"sub_top_mm_interconnect_0_router_004_default_decode\" for hierarchy \"sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|sub_top_mm_interconnect_0_router_004:router_004\|sub_top_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_mm_interconnect_0_router_004.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555898162059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_top_mm_interconnect_0_router_007 sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|sub_top_mm_interconnect_0_router_007:router_007 " "Elaborating entity \"sub_top_mm_interconnect_0_router_007\" for hierarchy \"sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|sub_top_mm_interconnect_0_router_007:router_007\"" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_0.v" "router_007" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_mm_interconnect_0.v" 2529 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555898162067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_top_mm_interconnect_0_router_007_default_decode sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|sub_top_mm_interconnect_0_router_007:router_007\|sub_top_mm_interconnect_0_router_007_default_decode:the_default_decode " "Elaborating entity \"sub_top_mm_interconnect_0_router_007_default_decode\" for hierarchy \"sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|sub_top_mm_interconnect_0_router_007:router_007\|sub_top_mm_interconnect_0_router_007_default_decode:the_default_decode\"" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_0_router_007.sv" "the_default_decode" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_mm_interconnect_0_router_007.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555898162074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter\"" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_0.v" "new_sdram_controller_0_s1_burst_adapter" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_mm_interconnect_0.v" 2595 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555898162080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "sub_top/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555898162087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_top_mm_interconnect_0_cmd_demux sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|sub_top_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"sub_top_mm_interconnect_0_cmd_demux\" for hierarchy \"sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|sub_top_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_0.v" "cmd_demux" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_mm_interconnect_0.v" 2612 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555898162092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_top_mm_interconnect_0_cmd_demux_001 sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|sub_top_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"sub_top_mm_interconnect_0_cmd_demux_001\" for hierarchy \"sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|sub_top_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_0.v" "cmd_demux_001" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_mm_interconnect_0.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555898162099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_top_mm_interconnect_0_cmd_demux_002 sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|sub_top_mm_interconnect_0_cmd_demux_002:cmd_demux_002 " "Elaborating entity \"sub_top_mm_interconnect_0_cmd_demux_002\" for hierarchy \"sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|sub_top_mm_interconnect_0_cmd_demux_002:cmd_demux_002\"" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_0.v" "cmd_demux_002" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_mm_interconnect_0.v" 2682 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555898162112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_top_mm_interconnect_0_cmd_mux sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|sub_top_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"sub_top_mm_interconnect_0_cmd_mux\" for hierarchy \"sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|sub_top_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_0.v" "cmd_mux" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_mm_interconnect_0.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555898162120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|sub_top_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|sub_top_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_0_cmd_mux.sv" "arb" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555898162134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|sub_top_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|sub_top_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "sub_top/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555898162138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_top_mm_interconnect_0_cmd_mux_001 sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|sub_top_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"sub_top_mm_interconnect_0_cmd_mux_001\" for hierarchy \"sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|sub_top_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_0.v" "cmd_mux_001" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_mm_interconnect_0.v" 2722 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555898162143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_top_mm_interconnect_0_rsp_mux sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|sub_top_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"sub_top_mm_interconnect_0_rsp_mux\" for hierarchy \"sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|sub_top_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_0.v" "rsp_mux" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_mm_interconnect_0.v" 2939 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555898162163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_top_mm_interconnect_0_rsp_mux_001 sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|sub_top_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"sub_top_mm_interconnect_0_rsp_mux_001\" for hierarchy \"sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|sub_top_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_0.v" "rsp_mux_001" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_mm_interconnect_0.v" 2986 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555898162168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|sub_top_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|sub_top_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_mm_interconnect_0_rsp_mux_001.sv" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555898162195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|sub_top_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|sub_top_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "sub_top/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555898162200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_top_mm_interconnect_0_rsp_mux_002 sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|sub_top_mm_interconnect_0_rsp_mux_002:rsp_mux_002 " "Elaborating entity \"sub_top_mm_interconnect_0_rsp_mux_002\" for hierarchy \"sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|sub_top_mm_interconnect_0_rsp_mux_002:rsp_mux_002\"" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_0.v" "rsp_mux_002" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_mm_interconnect_0.v" 3009 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555898162203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|sub_top_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|sub_top_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_0_rsp_mux_002.sv" "arb" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_mm_interconnect_0_rsp_mux_002.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555898162216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter\"" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_0.v" "new_sdram_controller_0_s1_rsp_width_adapter" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_mm_interconnect_0.v" 3075 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555898162221 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "sub_top/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1555898162231 "|top|sub_top:u0|sub_top_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "sub_top/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1555898162232 "|top|sub_top:u0|sub_top_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "sub_top/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1555898162232 "|top|sub_top:u0|sub_top_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter\"" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_0.v" "new_sdram_controller_0_s1_cmd_width_adapter" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_mm_interconnect_0.v" 3141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555898162265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_0.v" "crosser" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_mm_interconnect_0.v" 3175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555898162294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "sub_top/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555898162303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "sub_top/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555898162364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_top_mm_interconnect_0_avalon_st_adapter sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|sub_top_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"sub_top_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|sub_top_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_0.v" "avalon_st_adapter" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_mm_interconnect_0.v" 3306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555898162383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0 sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|sub_top_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|sub_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"sub_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|sub_top_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|sub_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555898162387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_top_mm_interconnect_0_avalon_st_adapter_001 sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|sub_top_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001 " "Elaborating entity \"sub_top_mm_interconnect_0_avalon_st_adapter_001\" for hierarchy \"sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|sub_top_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\"" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_0.v" "avalon_st_adapter_001" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_mm_interconnect_0.v" 3335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555898162390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_top_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|sub_top_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|sub_top_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0 " "Elaborating entity \"sub_top_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0\" for hierarchy \"sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|sub_top_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|sub_top_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0\"" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_0_avalon_st_adapter_001.v" "error_adapter_0" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_mm_interconnect_0_avalon_st_adapter_001.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555898162395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_top_irq_mapper sub_top:u0\|sub_top_irq_mapper:irq_mapper " "Elaborating entity \"sub_top_irq_mapper\" for hierarchy \"sub_top:u0\|sub_top_irq_mapper:irq_mapper\"" {  } { { "sub_top/synthesis/sub_top.v" "irq_mapper" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/sub_top.v" 323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555898162409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller sub_top:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"sub_top:u0\|altera_reset_controller:rst_controller\"" {  } { { "sub_top/synthesis/sub_top.v" "rst_controller" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/sub_top.v" 386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555898162412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer sub_top:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"sub_top:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "sub_top/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555898162419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer sub_top:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"sub_top:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "sub_top/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555898162423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller sub_top:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"sub_top:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "sub_top/synthesis/sub_top.v" "rst_controller_001" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/sub_top.v" 449 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555898162427 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1555898164111 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2019.04.21.21:56:07 Progress: Loading sld4d43b179/alt_sld_fab_wrapper_hw.tcl " "2019.04.21.21:56:07 Progress: Loading sld4d43b179/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555898167844 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555898169765 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555898169902 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555898170810 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555898170954 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555898171101 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555898171264 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555898171267 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555898171267 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1555898173659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4d43b179/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4d43b179/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld4d43b179/alt_sld_fab.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/db/ip/sld4d43b179/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555898173950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555898173950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555898174067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555898174067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555898174068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555898174068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555898174163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555898174163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555898174279 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555898174279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555898174279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555898174380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555898174380 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_top:u0\|sub_top_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_5bg1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[0\] " "Synthesized away node \"sub_top:u0\|sub_top_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_5bg1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/db/altsyncram_n3i1.tdf" 37 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "db/scfifo_5bg1.tdf" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/db/scfifo_5bg1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/simon/intelFPGA_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "sub_top/synthesis/submodules/altera_up_video_dma_to_stream.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/altera_up_video_dma_to_stream.v" 274 0 0 } } { "sub_top/synthesis/submodules/sub_top_video_dma_controller_0.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_video_dma_controller_0.v" 245 0 0 } } { "sub_top/synthesis/sub_top.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/sub_top.v" 229 0 0 } } { "top.sv" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/top.sv" 73 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1555898175885 "|top|sub_top:u0|sub_top_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_5bg1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_top:u0\|sub_top_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_5bg1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[1\] " "Synthesized away node \"sub_top:u0\|sub_top_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_5bg1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/db/altsyncram_n3i1.tdf" 67 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "db/scfifo_5bg1.tdf" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/db/scfifo_5bg1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/simon/intelFPGA_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "sub_top/synthesis/submodules/altera_up_video_dma_to_stream.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/altera_up_video_dma_to_stream.v" 274 0 0 } } { "sub_top/synthesis/submodules/sub_top_video_dma_controller_0.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_video_dma_controller_0.v" 245 0 0 } } { "sub_top/synthesis/sub_top.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/sub_top.v" 229 0 0 } } { "top.sv" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/top.sv" 73 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1555898175885 "|top|sub_top:u0|sub_top_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_5bg1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_top:u0\|sub_top_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_5bg1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[10\] " "Synthesized away node \"sub_top:u0\|sub_top_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_5bg1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/db/altsyncram_n3i1.tdf" 337 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "db/scfifo_5bg1.tdf" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/db/scfifo_5bg1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/simon/intelFPGA_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "sub_top/synthesis/submodules/altera_up_video_dma_to_stream.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/altera_up_video_dma_to_stream.v" 274 0 0 } } { "sub_top/synthesis/submodules/sub_top_video_dma_controller_0.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_video_dma_controller_0.v" 245 0 0 } } { "sub_top/synthesis/sub_top.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/sub_top.v" 229 0 0 } } { "top.sv" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/top.sv" 73 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1555898175885 "|top|sub_top:u0|sub_top_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_5bg1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_top:u0\|sub_top_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_5bg1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[11\] " "Synthesized away node \"sub_top:u0\|sub_top_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_5bg1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/db/altsyncram_n3i1.tdf" 367 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "db/scfifo_5bg1.tdf" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/db/scfifo_5bg1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/simon/intelFPGA_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "sub_top/synthesis/submodules/altera_up_video_dma_to_stream.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/altera_up_video_dma_to_stream.v" 274 0 0 } } { "sub_top/synthesis/submodules/sub_top_video_dma_controller_0.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_video_dma_controller_0.v" 245 0 0 } } { "sub_top/synthesis/sub_top.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/sub_top.v" 229 0 0 } } { "top.sv" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/top.sv" 73 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1555898175885 "|top|sub_top:u0|sub_top_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_5bg1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_top:u0\|sub_top_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_5bg1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[20\] " "Synthesized away node \"sub_top:u0\|sub_top_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_5bg1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[20\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/db/altsyncram_n3i1.tdf" 637 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "db/scfifo_5bg1.tdf" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/db/scfifo_5bg1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/simon/intelFPGA_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "sub_top/synthesis/submodules/altera_up_video_dma_to_stream.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/altera_up_video_dma_to_stream.v" 274 0 0 } } { "sub_top/synthesis/submodules/sub_top_video_dma_controller_0.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_video_dma_controller_0.v" 245 0 0 } } { "sub_top/synthesis/sub_top.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/sub_top.v" 229 0 0 } } { "top.sv" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/top.sv" 73 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1555898175885 "|top|sub_top:u0|sub_top_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_5bg1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_top:u0\|sub_top_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_5bg1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[21\] " "Synthesized away node \"sub_top:u0\|sub_top_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_5bg1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[21\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/db/altsyncram_n3i1.tdf" 667 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "db/scfifo_5bg1.tdf" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/db/scfifo_5bg1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/simon/intelFPGA_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "sub_top/synthesis/submodules/altera_up_video_dma_to_stream.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/altera_up_video_dma_to_stream.v" 274 0 0 } } { "sub_top/synthesis/submodules/sub_top_video_dma_controller_0.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_video_dma_controller_0.v" 245 0 0 } } { "sub_top/synthesis/sub_top.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/sub_top.v" 229 0 0 } } { "top.sv" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/top.sv" 73 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1555898175885 "|top|sub_top:u0|sub_top_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_5bg1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_top:u0\|sub_top_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_5bg1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[31\] " "Synthesized away node \"sub_top:u0\|sub_top_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_5bg1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[31\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/db/altsyncram_n3i1.tdf" 967 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "db/scfifo_5bg1.tdf" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/db/scfifo_5bg1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/simon/intelFPGA_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "sub_top/synthesis/submodules/altera_up_video_dma_to_stream.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/altera_up_video_dma_to_stream.v" 274 0 0 } } { "sub_top/synthesis/submodules/sub_top_video_dma_controller_0.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_video_dma_controller_0.v" 245 0 0 } } { "sub_top/synthesis/sub_top.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/sub_top.v" 229 0 0 } } { "top.sv" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/top.sv" 73 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1555898175885 "|top|sub_top:u0|sub_top_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_5bg1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1555898175885 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1555898175885 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555898178322 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555898178322 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555898178322 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555898178322 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555898178322 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555898178322 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555898178322 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555898178322 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555898178322 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555898178322 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555898178322 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555898178322 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555898178322 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555898178322 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555898178322 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1555898178322 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1555898178322 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555898178357 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555898178357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555898178357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555898178357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555898178357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555898178357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555898178357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555898178357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555898178357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555898178357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555898178357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555898178357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555898178357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555898178357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555898178357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555898178357 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1555898178357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_50n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_50n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_50n1 " "Found entity 1: altsyncram_50n1" {  } { { "db/altsyncram_50n1.tdf" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/db/altsyncram_50n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555898178393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555898178393 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1555898178992 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "video_vga_controller_0_external_interface_SYNC GND " "Pin \"video_vga_controller_0_external_interface_SYNC\" is stuck at GND" {  } { { "top.sv" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/top.sv" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555898180574 "|top|video_vga_controller_0_external_interface_SYNC"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "top.sv" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/top.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555898180574 "|top|DRAM_CKE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1555898180574 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555898180858 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "466 " "466 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1555898182664 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555898183001 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/simon/Documents/pic_display_with_audio_on_nios2/output_files/top.map.smsg " "Generated suppressed messages file /home/simon/Documents/pic_display_with_audio_on_nios2/output_files/top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555898183604 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "17 0 2 0 0 " "Adding 17 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1555898186436 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555898186436 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3592 " "Implemented 3592 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1555898186859 ""} { "Info" "ICUT_CUT_TM_OPINS" "53 " "Implemented 53 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1555898186859 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1555898186859 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3264 " "Implemented 3264 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1555898186859 ""} { "Info" "ICUT_CUT_TM_RAMS" "249 " "Implemented 249 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1555898186859 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1555898186859 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1555898186859 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 26 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1238 " "Peak virtual memory: 1238 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1555898186913 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 21 21:56:26 2019 " "Processing ended: Sun Apr 21 21:56:26 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1555898186913 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:38 " "Elapsed time: 00:00:38" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1555898186913 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:13 " "Total CPU time (on all processors): 00:01:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1555898186913 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1555898186913 ""}
