{"vcs1":{"timestamp_begin":1713303724.097005735, "rt":0.94, "ut":0.57, "st":0.30}}
{"vcselab":{"timestamp_begin":1713303725.226471627, "rt":0.86, "ut":0.58, "st":0.24}}
{"link":{"timestamp_begin":1713303726.241938509, "rt":0.44, "ut":0.18, "st":0.25}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1713303723.096742107}
{"VCS_COMP_START_TIME": 1713303723.096742107}
{"VCS_COMP_END_TIME": 1713303726.855810046}
{"VCS_USER_OPTIONS": "-sverilog lab5/alu.sv lab5/constants.sv lab5/controlpath.sv lab5/datapath.sv lab5/library.sv lab5/memory.sv lab5/regfile.sv lab5/RISC240.sv"}
{"vcs1": {"peak_mem": 338752}}
{"stitch_vcselab": {"peak_mem": 238992}}
