============================================================
  Generated by:           Genus(TM) Synthesis Solution GENUS15.22 - 15.20-s024_1
  Generated on:           Apr 11 2022  08:08:23 pm
  Module:                 z80_top_direct_n
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (0 ps)
          Group: cg_enable_group_CLK
     Startpoint: (F) clk_delay__SYNTHESIZED_WIRE_9_reg/CN
          Clock: (F) CLK
       Endpoint: (R) reg_control__RC_CG_HIER_INST14/enl_reg/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+   27500        27500     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   27500        27500     
                                              
     Required Time:=   27500                  
      Launch Clock:-   27500                  
         Data Path:-     623                  
             Slack:=       0                  

#--------------------------------------------------------------------------------------------------------
#              Timing Point                Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                               (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------------
  clk_delay__SYNTHESIZED_WIRE_9_reg/CN     -       -     F     (arrival)    116    -     0     -   27500 
  clk_delay__SYNTHESIZED_WIRE_9_reg/Q      -       CN->Q F     SDFFRX4        5 34.6   102   337   27837 
  g5216/Q                                  -       A->Q  R     INX1           6 39.6   208   141   27978 
  reg_control__RC_CG_HIER_INST14/g7/Q      -       A->Q  R     OR2X1          1  9.4   110   146   28123 
  reg_control__RC_CG_HIER_INST14/enl_reg/D -       -     R     DLLQX1         1    -     -     0   28123 
#--------------------------------------------------------------------------------------------------------

