<!DOCTYPE html>
<html lang="en">
	<head>
		<link rel="stylesheet" type="text/css" href="mystyle.css">
		<meta name="viewport" content="width=device-width, initial-scale=1.0">
		<meta charset="UTF-8">
		<title>Guruprasad</title>
	</head>
		<nav>
		       	<a href="index.html">Home</a>
		</nav>

	<body>
		<header>
			<h1>	PROJECTS </hi>
		</header>
			<h2> TI Client Projects</h2>
		I worked for Texas Instrument Client from Karmic Design Pvt.
		Ltd. List of projects are given below.
		<ol>
		<h3><li>1.8 V NMOS LDO â€“ BEANIE Project (lbc10lv)</li></h3>
			<ul>
				<li>Bias circuit modification and block-level design support and verification of NMOS LDO</li>
				<li>PVT, Monte-Carlo, aging, and burn-in simulations</li>
				<li>Line/load regulation, PSRR, stability, startup, and load transient analysis</li>
				<li>Resistor trimming and post-layout simulation support</li>
			</ul>
		<h3><li>Embedded Memory & NVM IP Characterization</li> </h3>
			<ul>
     				<li>Worked on EEPROM, MTP, and NVM IPs across multiple TI technologies.</li> 
				<li>Worked on EEPROM, MTP, and NVM IPs across multiple TI technologies.</li> 
				<li> External IREF margin characterization across PVT and Monte-Carlo (up to 1000 samples per corner)</li> 
				<li> Post-burn and post-bake current analysis and data extraction</li> 
			</ul>

		<h3><li>High-Voltage Generator & VCO IP Testing</li> </h3>
			<ul>
				<li>HVGENMINILV / HVGENMINIMVAL IP
				characterization </li>
				<li> Designed testbenches to measure IDDQ,
				frequency vs control voltage</li>
				<li> Verified VCO performance across temperature
				and process corners</li>
				<li> Supported performance improvement through circuit-level modifications.</li>
			</ul>
		</ol>

		<h2> Training Projects</h2>
			I have carried out many projects under the guidance of
			senior design engineers using industy licenced pdk and
			EDA tools. They are listed below.
		<ol>
		<h3> <li>PMOS Capless LDO (lbc10)</li></h3>
			<ul>
			<li> Designed and verified a PMOS cap-less LDO with
			focus on stability, quiescent current, and load
			regulation.</li>
			<li> Conducted PVT and Monte-Carlo simulations to verify all the performance parameters and compared with the
			theoretical values.</li>
			</ul>
		<h3><li> Bandgap Reference with trimming (lbc10)</li></h3>
			<ul>
			<li> Designed and verified current mode sub 1V bandgap voltage reference using vertical PNP based PTAT, CTAT
				currents and high gain folded cascode
				operational amplifier.</li>
			<li> Implemented a 5 bit resistor trimming circuit to
			tune the BGR across Process corners and mismatch.</li>
			</ul>
		<h3><li> Design and Implementation of Synchronous voltage mode
		CCM Buck Converter (lbc10)</li></h3>
			<ul>
			<li> Designed a synchronous CCM buck converter
			comprising Type II compensated folded cascode amplifier,
			Comparator, Level shifter, Non-overlapping
			single phase clock generator, Power switch driver, Power
			switches.</li>
			<li> Verified each block and simulated Buck converter
			across PVT corners and measured performance
			parameters.</li>
			</ul>
		<h3><li> Design and Implementation of 4 bit SAR ADC (lbc10)</li></h3>
			<ul>
			<li> Designed a SAR ADC comprising Sample and Hold, Comparator, Successive Approximation Logic, Output
				buffer, Digital to Analog converter, Internal
				clock and control signal generator.</li>
			<li> Verified its functional correctness across the PVT
			corners and measured essential performance
			parameters.</li>
			</ul>
		<h3><li>Design and Implementation of Delta Sigma Modulator
		(lbc10)</li></h3>
			<ul>
			<li> Designed a Delta Sigma Modulator comprising Fully differential folded cascode op-amp with common mode
			feedback, First order differential switched capacitor active integrator, Dynamic clocked comparator, One bit
			Digital to Analog converter, Non-overlapping two phase clock generator.</li>
			<li> Verified each block and simulated the modulator
			across PVT corners and measured vital parameters.</li>
			</ul>
		<h3><li> Design and verification of Digital Phase Locked Loop
		(lbc10)</li></h3>
			<ul>
			<li> Designed a Digital PLL comprising Phase frequency Detector, Charge pump, Loop filter, Current starved 3
			stage VCO, Divide by 2.</li>
			<li> Verified across all PVT corners and ran Monte-Carlo
			simulation </li>
			</ul>
		</ol>
			
		<footer>	
			The source code of this website can be found in <a
			href="https://github.com/guru-gitrepo/guru-gitrepo.github.io.git"
			target="_blank">Github</a>.
		</footer>
	</body>
</html>

