Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date         : Tue Oct 13 17:55:07 2020
| Host         : kidre-N551JX running 64-bit Ubuntu 16.04.7 LTS
| Command      : report_control_sets -verbose -file prova_gr_wrapper_control_sets_placed.rpt
| Design       : prova_gr_wrapper
| Device       : xczu3eg
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   451 |
| Unused register locations in slices containing registers |   519 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |           14 |
|      2 |           24 |
|      3 |           20 |
|      4 |           51 |
|      5 |            9 |
|      6 |           24 |
|      7 |            3 |
|      8 |           41 |
|      9 |           17 |
|     10 |           30 |
|     11 |            3 |
|     12 |           11 |
|     13 |            6 |
|     15 |            4 |
|    16+ |          194 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1009 |          181 |
| No           | No                    | Yes                    |             253 |           68 |
| No           | Yes                   | No                     |             655 |          142 |
| Yes          | No                    | No                     |            3168 |          495 |
| Yes          | No                    | Yes                    |             264 |           34 |
| Yes          | Yes                   | No                     |            2848 |          455 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                  Clock Signal                                 |                                                                                                                                            Enable Signal                                                                                                                                           |                                                                                                                 Set/Reset Signal                                                                                                                 | Slice Load Count | Bel Load Count |
+-------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                       |                                                                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                      |                1 |              1 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                          |                1 |              1 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                                                   | prova_gr_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                        |                1 |              1 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                             |                1 |              1 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                            |                1 |              1 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                                                   | prova_gr_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                        |                0 |              1 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                                                     | prova_gr_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                        |                1 |              1 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                             |                1 |              1 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                  |                                                                                                                                                                                                                                                  |                1 |              1 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                  |                                                                                                                                                                                                                                                  |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[24]_i_1_n_0                                                                                                                                                                                                             |                                                                                                                                                                                                                                                  |                1 |              1 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                  |                                                                                                                                                                                                                                                  |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                       |                                                                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                             |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                       |                                                                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                             |                1 |              1 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                   |                                                                                                                                                                                                                                                  |                0 |              2 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                 |                1 |              2 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/axi_gpio_frame_intr/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                                                                                               | prova_gr_i/axi_gpio_frame_intr/U0/bus2ip_reset                                                                                                                                                                                                   |                0 |              2 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                 |                1 |              2 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/axi_gpio_pl_reset/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                                                                                                 | prova_gr_i/axi_gpio_pl_reset/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                         |                1 |              2 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff8                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                                        |                0 |              2 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                           |                1 |              2 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                          |                0 |              2 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                    | prova_gr_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.splitter_aw_si/m_ready_d[1]_i_1_n_0                                                                                                  |                0 |              2 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                    | prova_gr_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/m_ready_d[1]_i_1__0_n_0                                                                                                                               |                1 |              2 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                                                                                    |                                                                                                                                                                                                                                                  |                1 |              2 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/axi_gpio_pl_reset/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                   | prova_gr_i/axi_gpio_pl_reset/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                         |                0 |              2 |
|  PCLK_IBUF_inst/O                                                             |                                                                                                                                                                                                                                                                                                    | prova_gr_i/VDMA/axis_data_fifo_pipeline_to_writer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff[4]                  |                0 |              2 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                  |                0 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                       |                                                                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                 |                1 |              2 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                   |                                                                                                                                                                                                                                                  |                0 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                                                                       |                                                                                                                                                                                                                                                  |                0 |              2 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                   |                                                                                                                                                                                                                                                  |                0 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                       |                                                                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                 |                1 |              2 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/buff_wdata/exitcond_reg_7140                                                                                                                                                                          |                                                                                                                                                                                                                                                  |                1 |              2 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/wreq_throttl/could_multi_bursts.awaddr_buf_reg[3][0]                                                                                                                                                            |                                                                                                                                                                                                                                                  |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                      |                1 |              2 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/int_ier9_out                                                                                                                                                                                                         | prova_gr_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                0 |              2 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                    | prova_gr_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                    |                1 |              2 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                          |                1 |              3 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wreq/E[0]                                                                                                                                                                                        | prova_gr_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wreq/SR[0]                                                                                                                                     |                1 |              3 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]          |                0 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                       |                                                                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]          |                0 |              3 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                                  |                2 |              3 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                                  |                2 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                          |                0 |              3 |
|  PCLK_IBUF_inst/O                                                             |                                                                                                                                                                                                                                                                                                    | prova_gr_i/VDMA/axis_data_fifo_pipeline_to_writer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/syncstages_ff_reg[0]                                                                           |                2 |              3 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wreq/pout[2]_i_1__1_n_2                                                                                                                                                                          | prova_gr_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                0 |              3 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_resp_to_user/pout[2]_i_1__2_n_2                                                                                                                                                                  | prova_gr_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                0 |              3 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_resp/pop0                                                                                                                                                                                        | prova_gr_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                0 |              3 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/bus_equal_gen.fifo_burst/pout[2]_i_1_n_2                                                                                                                                                              | prova_gr_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                0 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                                                                  |                                                                                                                                                                                                                                                  |                0 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                                                                       |                                                                                                                                                                                                                                                  |                0 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                       |                                                                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]          |                0 |              3 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/p_0_out                                                                                                                                                 | prova_gr_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                1 |              3 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_ready_i_reg_0                                                                                                                                         |                                                                                                                                                                                                                                                  |                1 |              3 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]          |                1 |              3 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/load_s1                                                                                                                                                 |                                                                                                                                                                                                                                                  |                1 |              3 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/FSM_onehot_gen_axi.write_cs[2]_i_1_n_0                                                                                                                                              | prova_gr_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                0 |              3 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[50][0]                                                                                              | prova_gr_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                2 |              4 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[50][0]                                                                                             | prova_gr_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                1 |              4 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4][0]_srl5_i_1__0_n_2                                                                                                                                                |                                                                                                                                                                                                                                                  |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                       |                                                                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_bit_count_reg[3][0]                                                                                                                                           |                1 |              4 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[10][0]                                                                                             | prova_gr_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                1 |              4 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[18][0]                                                                                             | prova_gr_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                2 |              4 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[58][0]                                                                                              | prova_gr_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                1 |              4 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[26][0]                                                                                              | prova_gr_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                2 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                       |                                                                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]                                                                                                                                                                         |                0 |              4 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[42][0]                                                                                             | prova_gr_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                1 |              4 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[18][0]                                                                                              | prova_gr_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                1 |              4 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                    | prova_gr_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                                             |                1 |              4 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/E[0]                                                                                                                               |                                                                                                                                                                                                                                                  |                3 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                                                                       |                                                                                                                                                                                                                                                  |                0 |              4 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                               | prova_gr_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1                                                                                             |                1 |              4 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_resp/pout[3]_i_1_n_2                                                                                                                                                                             | prova_gr_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                1 |              4 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[42][0]                                                                                              | prova_gr_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                1 |              4 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[34][0]                                                                                             | prova_gr_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                2 |              4 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[34][0]                                                                                              | prova_gr_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                1 |              4 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[2][0]                                                                                               | prova_gr_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                2 |              4 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[10][0]                                                                                              | prova_gr_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                2 |              4 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[2][0]                                                                                              | prova_gr_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                2 |              4 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.accept_cnt_reg[0][0]                                                                                              | prova_gr_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                1 |              4 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.accept_cnt_reg[3][0]                                                                                               | prova_gr_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                1 |              4 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_master_slots[2].w_issuing_cnt_reg[16][0]                                                                                       | prova_gr_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                1 |              4 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[26][0]                                                                                             | prova_gr_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                2 |              4 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_master_slots[1].w_issuing_cnt_reg[8][0]                                                                                        | prova_gr_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                0 |              4 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_master_slots[0].w_issuing_cnt_reg[0][0]                                                                                        | prova_gr_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                       |                                                                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                               |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                       |                                                                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                                      |                1 |              4 |
|  PCLK_IBUF_inst/O                                                             |                                                                                                                                                                                                                                                                                                    | prova_gr_i/reset_24M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                          |                2 |              4 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                    | prova_gr_i/reset_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                         |                1 |              4 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                                                                    |                                                                                                                                                                                                                                                  |                3 |              4 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/axi_gpio_pl_reset/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                          | prova_gr_i/axi_gpio_pl_reset/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                           |                2 |              4 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/axi_gpio_pl_reset/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                        | prova_gr_i/axi_gpio_pl_reset/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                         |                0 |              4 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                    | prova_gr_i/axi_gpio_frame_intr/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                       |                1 |              4 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                    | prova_gr_i/axi_gpio_pl_reset/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                         |                1 |              4 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                    | prova_gr_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                        |                1 |              4 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                    | prova_gr_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                        |                1 |              4 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/E[0]                                                                                                                                                                         | prova_gr_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                1 |              4 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/E[0]                                                                                                                                                                         | prova_gr_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                0 |              4 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.s_ready_i[0]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                  |                2 |              4 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/E[0]                                                                                                                                                                         | prova_gr_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                1 |              4 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                    | prova_gr_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[1]                                                                                                     |                1 |              4 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                    | prova_gr_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[1]                                                                                                     |                1 |              4 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                    | prova_gr_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                |                3 |              4 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                                                            | prova_gr_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                          |                0 |              4 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                    | prova_gr_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                |                3 |              4 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[58][0]                                                                                             | prova_gr_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                1 |              4 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                    | prova_gr_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                |                2 |              4 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                    | prova_gr_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[1]                                                                                                     |                0 |              4 |
|  prova_gr_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_interface_0/inst/frame_valid_V[0] |                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                  |                2 |              5 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/ar_hs                                                                                                                                                                                                                |                                                                                                                                                                                                                                                  |                0 |              5 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/bus_equal_gen.fifo_burst/empty_n_i_1__2_n_2                                                                                                                                                           | prova_gr_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                1 |              5 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/chosen_reg[0][0]                                                                                                                                                             | prova_gr_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                1 |              5 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                                                                                         | prova_gr_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                0 |              5 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/chosen_reg[0][0]                                                                                                                                                             | prova_gr_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                1 |              5 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/wreq_throttl/could_multi_bursts.awaddr_buf_reg[3][0]                                                                                                                                                            | prova_gr_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/could_multi_bursts.loop_cnt[4]_i_1_n_2                                                                                                              |                1 |              5 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                    | prova_gr_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                                                                                                                   |                1 |              5 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                                                                                        | prova_gr_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                0 |              5 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/pushed_commands_reg[0][0]                                                                                      | prova_gr_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                                           |                0 |              6 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/reset_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                            | prova_gr_i/reset_100M/U0/SEQ/seq_clr                                                                                                                                                                                                             |                1 |              6 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/USE_B_CHANNEL.cmd_b_depth_reg[5][0]                                                                            | prova_gr_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                                           |                0 |              6 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                      | prova_gr_i/proc_sys_reset_0/U0/SEQ/seq_clr                                                                                                                                                                                                       |                2 |              6 |
|  PCLK_IBUF_inst/O                                                             | prova_gr_i/reset_24M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                             | prova_gr_i/reset_24M/U0/SEQ/seq_clr                                                                                                                                                                                                              |                1 |              6 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/USE_B_CHANNEL.cmd_b_depth_reg[5][0]                                                                            | prova_gr_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                                           |                4 |              6 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11][0]                                                                                                                           |                                                                                                                                                                                                                                                  |                3 |              6 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/cmd_depth_reg[5][0]                                                                                                              | prova_gr_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                                           |                1 |              6 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/USE_B_CHANNEL.cmd_b_depth_reg[5][0]                                                                            | prova_gr_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                                           |                2 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                       |                                                                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                                     |                0 |              6 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/cmd_depth_reg[5][0]                                                                                                              | prova_gr_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                                           |                2 |              6 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11]                                                                                                                              |                                                                                                                                                                                                                                                  |                0 |              6 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1__0_n_0                                                                                                                   |                                                                                                                                                                                                                                                  |                1 |              6 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/pushed_commands_reg[0][0]                                                                                                        | prova_gr_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                                           |                0 |              6 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                    | prova_gr_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |                2 |              6 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                                                                       |                                                                                                                                                                                                                                                  |                2 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                      |                1 |              6 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                    | prova_gr_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[13]_i_1_n_0                                                                                                                                                  |                0 |              6 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                    | prova_gr_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                               |                0 |              6 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/cmd_depth_reg[5][0]                                                                                                              | prova_gr_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                                           |                1 |              6 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/waddr                                                                                                                                                                                                                |                                                                                                                                                                                                                                                  |                2 |              6 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                    | prova_gr_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |                2 |              6 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                    | prova_gr_i/processing_system7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |                2 |              6 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                    | prova_gr_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                               |                1 |              6 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                             | prova_gr_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                             |                2 |              7 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                                                | prova_gr_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                             |                1 |              7 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                       |                                                                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg_n_0_[0]                                                                                                                                                     |                2 |              7 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                    | prova_gr_i/axi_gpio_frame_intr/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[7].reg1[31]_i_1_n_0                                                                                                                                                |                2 |              8 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[15][0]                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                           |                0 |              8 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/axi_gpio_frame_intr/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                      | prova_gr_i/axi_gpio_frame_intr/U0/bus2ip_reset                                                                                                                                                                                                   |                4 |              8 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                                         | prova_gr_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                2 |              8 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/int_frame_buffer_number[7]_i_1_n_2                                                                                                                                                                                   | prova_gr_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                0 |              8 |
|  PCLK_IBUF_inst/O                                                             | prova_gr_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_grayscale_0/inst/outStream_V_V_1_payload_A[7]_i_1_n_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                  |                1 |              8 |
|  PCLK_IBUF_inst/O                                                             | prova_gr_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_grayscale_0/inst/outStream_V_V_1_load_B                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                  |                0 |              8 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/pushed_commands_reg[0][0]                                                                                                        | prova_gr_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                                           |                1 |              8 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/pushed_commands_reg[0][0]                                                                                                        | prova_gr_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                 |                1 |              8 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/D[1]                                                                                                                                                                                                                 | prova_gr_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                0 |              8 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_read/buff_rdata/usedw[7]_i_1__0_n_2                                                                                                                                                                         | prova_gr_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                1 |              8 |
|  PCLK_IBUF_inst/O                                                             | prova_gr_i/OV7670_GRAYSCALE_TO_AXIS/LF_valid_to_AXIS/inst/outputStream_V_V_1_load_A                                                                                                                                                                                                                |                                                                                                                                                                                                                                                  |                1 |              8 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/VDMA/axis_to_ddr_writer_0/inst/inputStream_V_0_load_A                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                  |                1 |              8 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/VDMA/axis_to_ddr_writer_0/inst/inputStream_V_0_load_B                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                  |                0 |              8 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/pushed_commands_reg[0][0]                                                                                      | prova_gr_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                                           |                1 |              8 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/pushed_commands_reg[0][0]                                                                                      | prova_gr_i/processing_system7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                  |                0 |              8 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/VDMA/axis_data_fifo_pipeline_to_writer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                         |                                                                                                                                                                                                                                                  |                1 |              8 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/pushed_commands_reg[0][0]                                                                                      | prova_gr_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                  |                2 |              8 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/pushed_commands_reg[0][0]                                                                                      | prova_gr_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                                           |                2 |              8 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                              | prova_gr_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                        |                2 |              8 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                      |                                                                                                                                                                                                                                                  |                1 |              8 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/axi_gpio_frame_intr/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_OE_reg[0][0]                                                                                                                                                                                          | prova_gr_i/axi_gpio_frame_intr/U0/bus2ip_reset                                                                                                                                                                                                   |                1 |              8 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                             |                1 |              8 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                              | prova_gr_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                        |                2 |              8 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                      |                                                                                                                                                                                                                                                  |                1 |              8 |
|  PCLK_IBUF_inst/O                                                             | prova_gr_i/OV7670_GRAYSCALE_TO_AXIS/LF_valid_to_AXIS/inst/outputStream_V_V_1_load_B                                                                                                                                                                                                                |                                                                                                                                                                                                                                                  |                0 |              8 |
|  PCLK_IBUF_inst/O                                                             | prova_gr_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_grayscale_0/inst/inStream_V_V_0_load_B                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                  |                0 |              8 |
|  PCLK_IBUF_inst/O                                                             | prova_gr_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_grayscale_0/inst/inStream_V_V_0_payload_A[7]_i_1_n_0                                                                                                                                                                                                    |                                                                                                                                                                                                                                                  |                1 |              8 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/pushed_commands_reg[0][0]                                                                                                        | prova_gr_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                 |                1 |              8 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/E[0]                                                                                                                                                                                                  | prova_gr_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                1 |              8 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/buff_wdata/E[0]                                                                                                                                                                                       | prova_gr_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.len_cnt_reg[7][0]                                                                                            |                1 |              8 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/buff_wdata/usedw[7]_i_1_n_2                                                                                                                                                                           | prova_gr_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                1 |              8 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/pushed_commands_reg[0][0]                                                                                      | prova_gr_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                  |                1 |              8 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/pushed_commands_reg[0][0]                                                                                                        | prova_gr_i/processing_system7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                 |                0 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                       |                                                                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD                                                                                                                                                                                       |                1 |              8 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/buff_wdata/E[0]                                                                                                                                                                                       | prova_gr_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                0 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[3][0]                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                           |                1 |              8 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/pushed_commands_reg[0][0]                                                                                                        | prova_gr_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                                           |                2 |              8 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                              | prova_gr_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                        |                1 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                       |                                                                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                               |                2 |              8 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                      |                                                                                                                                                                                                                                                  |                1 |              8 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11]                                                                                                                              |                                                                                                                                                                                                                                                  |                0 |              9 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_2_n_0                                                                                                                                                                                                         | prova_gr_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_1_n_0                                                                                                                                                       |                2 |              9 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                    | prova_gr_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                  |                0 |              9 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/last_sect_buf                                                                                                                                                                                         | prova_gr_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/sect_addr_buf[11]_i_1_n_2                                                                                                                           |                1 |              9 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                                                                       |                                                                                                                                                                                                                                                  |                4 |              9 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11][0]                                                                                                                           |                                                                                                                                                                                                                                                  |                0 |              9 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                |                                                                                                                                                                                                                                                  |                1 |              9 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1__0_n_0                                                                                                                   |                                                                                                                                                                                                                                                  |                3 |              9 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                    |                                                                                                                                                                                                                                                  |                1 |              9 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11][0]                                                                                                                           |                                                                                                                                                                                                                                                  |                0 |              9 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                    |                                                                                                                                                                                                                                                  |                0 |              9 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11]                                                                                                                              |                                                                                                                                                                                                                                                  |                0 |              9 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1__0_n_0                                                                                                                   |                                                                                                                                                                                                                                                  |                1 |              9 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                |                                                                                                                                                                                                                                                  |                1 |              9 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                                                                       |                                                                                                                                                                                                                                                  |                3 |              9 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                |                                                                                                                                                                                                                                                  |                1 |              9 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                    |                                                                                                                                                                                                                                                  |                1 |              9 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                        | prova_gr_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                1 |             10 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[4][0] | prova_gr_i/processing_system7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                1 |             10 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                                                                            |                                                                                                                                                                                                                                                  |                1 |             10 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                                               | prova_gr_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                          |                2 |             10 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/buff_wdata/indvar_reg_335_reg[0][0]                                                                                                                                                                   | prova_gr_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/rs_wreq/indvar_reg_335_reg[0][0]                                                                                                                    |                2 |             10 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[4][0]                   | prova_gr_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                2 |             10 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                                               | prova_gr_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                    |                1 |             10 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[4][0]                 | prova_gr_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                1 |             10 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                        | prova_gr_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                1 |             10 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                        | prova_gr_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                1 |             10 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                    | prova_gr_i/VDMA/axis_data_fifo_pipeline_to_writer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/syncstages_ff_reg[0]_0                                                                         |                2 |             10 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[4][0]                 | prova_gr_i/processing_system7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                2 |             10 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                        | prova_gr_i/processing_system7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                1 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                       |                                                                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                           |                3 |             10 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[4][0]                 | prova_gr_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                1 |             10 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | prova_gr_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                1 |             10 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | prova_gr_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                1 |             10 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                    | prova_gr_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                4 |             10 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                    | prova_gr_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/b.b_pipe/m_valid_i_reg_0                                                                                                            |                5 |             10 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                        | prova_gr_i/processing_system7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                1 |             10 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                    | prova_gr_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b.b_pipe/p_0_in[0]                                                                                                                  |                0 |             10 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                                                                                                |                                                                                                                                                                                                                                                  |                2 |             10 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | prova_gr_i/processing_system7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                1 |             10 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[4][0]                   | prova_gr_i/processing_system7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                1 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]                                                                                                                                                                   |                2 |             10 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/axi_gpio_frame_intr/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                 | prova_gr_i/axi_gpio_frame_intr/U0/bus2ip_reset                                                                                                                                                                                                   |                3 |             10 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[4][0] | prova_gr_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                0 |             10 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[4][0] | prova_gr_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                1 |             10 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[4][0]                   | prova_gr_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                2 |             10 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                        | prova_gr_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                3 |             10 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                              | prova_gr_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                                           |                4 |             11 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                              | prova_gr_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                                           |                3 |             11 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                              | prova_gr_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                                           |                5 |             11 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                    | prova_gr_i/processing_system7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                2 |             12 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                    | prova_gr_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                3 |             12 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                    | prova_gr_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                4 |             12 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                           |                1 |             12 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                    | prova_gr_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                3 |             12 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                           |                1 |             12 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                    | prova_gr_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                2 |             12 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                    | prova_gr_i/processing_system7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                3 |             12 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                    | prova_gr_i/processing_system7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                2 |             12 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                    | prova_gr_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                4 |             12 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                    | prova_gr_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                4 |             12 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/first_word_reg[0]                                                                                                              | prova_gr_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                                           |                0 |             13 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/VDMA/axis_to_ddr_writer_0/inst/i_1_reg_694[3]_i_1_n_2                                                                                                                                                                                                                                   | prova_gr_i/VDMA/axis_to_ddr_writer_0/inst/ap_enable_reg_pp0_iter00                                                                                                                                                                               |                2 |             13 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/VDMA/axis_to_ddr_writer_0/inst/i_1_reg_694[3]_i_1_n_2                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                  |                6 |             13 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/first_word_reg[0]                                                                                                              | prova_gr_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                                           |                1 |             13 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/first_word_reg[0]                                                                                                              | prova_gr_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                                           |                0 |             13 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                                        |                4 |             13 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/first_mi_word_reg[0]                                                                                                             | prova_gr_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                                           |                1 |             15 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/first_mi_word_reg[0]                                                                                                             | prova_gr_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                                           |                1 |             15 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/first_mi_word_reg[0]                                                                                                             | prova_gr_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                                           |                2 |             15 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                    | prova_gr_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                  |                0 |             15 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen4__0                                                                               |                                                                                                                                                                                                                                                  |                0 |             16 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/queue_id_reg[0][0]                                                                                             | prova_gr_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                                           |                2 |             16 |
|  PCLK_IBUF_inst/O                                                             |                                                                                                                                                                                                                                                                                                    | prova_gr_i/reset_24M/U0/peripheral_aresetn[0]                                                                                                                                                                                                    |                5 |             16 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                           |                4 |             16 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                    | prova_gr_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/slaveRegDo_mux_3_reg[0]_0                                                                                                                                         |                0 |             16 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[15][0]                                                                                                                                                                                                  |                                                                                                                                                                                                                                                  |                4 |             16 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                    | prova_gr_i/axi_gpio_pl_reset/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                         |                2 |             16 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i[15]_i_1_n_0                                                                                                                                                     | prova_gr_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                3 |             16 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                        |                                                                                                                                                                                                                                                  |                1 |             16 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/s_axi_rvalid_i                                                                                                                                                                      | prova_gr_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                2 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                 |                3 |             16 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                  |                                                                                                                                                                                                                                                  |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15]_0[0]                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                 |                4 |             16 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                                  |               10 |             16 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                                  |                0 |             16 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                                  |                1 |             16 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                                  |                0 |             16 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                                                |                                                                                                                                                                                                                                                  |                0 |             16 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                                  |                2 |             16 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                                  |                2 |             16 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                          |                                                                                                                                                                                                                                                  |                0 |             16 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                        |                                                                                                                                                                                                                                                  |                1 |             16 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                                  |                4 |             16 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                  |                2 |             16 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/sel                                                                                                                                                                                                                  | prova_gr_i/VDMA/axis_to_ddr_writer_0/inst/inner_index_V[7]_i_1_n_2                                                                                                                                                                               |                0 |             16 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                                  |                9 |             16 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                                  |                6 |             16 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                                  |                0 |             16 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                                  |                2 |             16 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                                  |                5 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                  |                                                                                                                                                                                                                                                  |                0 |             16 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/queue_id_reg[0][0]                                                                                             | prova_gr_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                                           |                1 |             16 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                             | prova_gr_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                                           |                2 |             16 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/queue_id_reg[0][0]                                                                                             | prova_gr_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                                           |                3 |             16 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                             | prova_gr_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                                           |                1 |             16 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                        |                                                                                                                                                                                                                                                  |                1 |             16 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                             | prova_gr_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                                           |                1 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[3][0]                                                                |                                                                                                                                                                                                                                                  |                4 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                       |                                                                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                           |                3 |             16 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/burst_wd_reg[0]                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                          |                2 |             17 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/addr_reg[16]                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                          |                2 |             17 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/skid_buffer_reg[130]_0                                                                                                                                                       |                                                                                                                                                                                                                                                  |                0 |             17 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                       |                                                                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                           |                3 |             18 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                          |                5 |             18 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                        |                                                                                                                                                                                                                                                  |                5 |             18 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen411_in                                                                             |                                                                                                                                                                                                                                                  |                3 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                          |                1 |             18 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen53_in                                                                              |                                                                                                                                                                                                                                                  |                0 |             18 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                           |                2 |             18 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                        |                                                                                                                                                                                                                                                  |                4 |             18 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen60_in                                                                              |                                                                                                                                                                                                                                                  |                0 |             18 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                                                       |                                                                                                                                                                                                                                                  |                3 |             19 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                                                                                     |                                                                                                                                                                                                                                                  |                3 |             19 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                                                     |                                                                                                                                                                                                                                                  |                4 |             19 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_3                                                                                                                                            | prova_gr_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                0 |             19 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_7                                                                                                                                            | prova_gr_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                2 |             19 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_7                                                                                                                                           | prova_gr_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                2 |             19 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                                                                                                                                          |                                                                                                                                                                                                                                                  |                0 |             19 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_3                                                                                                                                           | prova_gr_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                1 |             19 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                                                                                                                                          |                                                                                                                                                                                                                                                  |                0 |             19 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_4                                                                                                                                           | prova_gr_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                3 |             19 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_1                                                                                                                                            | prova_gr_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                2 |             19 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_6                                                                                                                                            | prova_gr_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                1 |             19 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_2                                                                                                                                           | prova_gr_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                2 |             19 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_0                                                                                                                                            | prova_gr_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                2 |             19 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_5                                                                                                                                           | prova_gr_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                2 |             19 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_1                                                                                                                                           | prova_gr_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                3 |             19 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_5                                                                                                                                            | prova_gr_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                1 |             19 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_4                                                                                                                                            | prova_gr_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                2 |             19 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_0                                                                                                                                           | prova_gr_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                3 |             19 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_2                                                                                                                                            | prova_gr_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                2 |             19 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_6                                                                                                                                           | prova_gr_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                2 |             19 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wreq/sect_cnt_reg[0][0]                                                                                                                                                                          | prova_gr_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                4 |             20 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/VDMA/axis_data_fifo_pipeline_to_writer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[9][0]                                                                                       | prova_gr_i/VDMA/axis_data_fifo_pipeline_to_writer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/syncstages_ff_reg[0]_0                                                                         |                3 |             20 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                        |                                                                                                                                                                                                                                                  |                6 |             21 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                                                                                     |                                                                                                                                                                                                                                                  |                1 |             21 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                        |                                                                                                                                                                                                                                                  |                4 |             21 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                        |                                                                                                                                                                                                                                                  |                6 |             21 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                                                       |                                                                                                                                                                                                                                                  |                4 |             21 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/axi_gpio_frame_intr/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                        | prova_gr_i/axi_gpio_frame_intr/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                         |                6 |             21 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                                                                                                                                          |                                                                                                                                                                                                                                                  |                0 |             21 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                                                                                     |                                                                                                                                                                                                                                                  |                2 |             21 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                                                                                                                                          |                                                                                                                                                                                                                                                  |                1 |             21 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                                                       |                                                                                                                                                                                                                                                  |                4 |             21 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                        |                                                                                                                                                                                                                                                  |                7 |             21 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                                                                                                                                          |                                                                                                                                                                                                                                                  |                1 |             21 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                                                                                                                                          |                                                                                                                                                                                                                                                  |                0 |             21 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                  |                5 |             25 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                  |                7 |             25 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                          |                9 |             25 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/ar_hs                                                                                                                                                                                                                | prova_gr_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/rdata[31]_i_1_n_2                                                                                                                                                  |                2 |             27 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                    |                                                                                                                                                                                                                                                  |                4 |             28 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                          |                2 |             28 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                |                                                                                                                                                                                                                                                  |                3 |             28 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                    | prova_gr_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                    |                5 |             28 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                          |                3 |             28 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                    |                                                                                                                                                                                                                                                  |                7 |             28 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                |                                                                                                                                                                                                                                                  |                3 |             28 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                    |                                                                                                                                                                                                                                                  |                5 |             28 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                |                                                                                                                                                                                                                                                  |                3 |             28 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                      |                                                                                                                                                                                                                                                  |                5 |             29 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                                  |                3 |             29 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                                  |                3 |             29 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/rs_wreq/load_p1                                                                                                                                                                                       |                                                                                                                                                                                                                                                  |                5 |             29 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/rs_wreq/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                                  |                0 |             29 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[10][0]                                                                                                                                                                |                                                                                                                                                                                                                                                  |                3 |             29 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wreq/E[0]                                                                                                                                                                                        | prova_gr_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                1 |             29 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/VDMA/axis_to_ddr_writer_0/inst/ap_CS_fsm_state10                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                  |                2 |             29 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                      |                                                                                                                                                                                                                                                  |                5 |             29 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                                  |                3 |             29 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                      |                                                                                                                                                                                                                                                  |                4 |             29 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/last_sect_buf                                                                                                                                                                                         | prova_gr_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                4 |             30 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wreq/push                                                                                                                                                                                        |                                                                                                                                                                                                                                                  |                3 |             30 |
|  PCLK_IBUF_inst/O                                                             | prova_gr_i/VDMA/axis_data_fifo_pipeline_to_writer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                 | prova_gr_i/VDMA/axis_data_fifo_pipeline_to_writer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/syncstages_ff_reg[0]                                                                           |                5 |             30 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[24]_i_1_n_0                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                           |                1 |             31 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wreq/pop0                                                                                                                                                                                        | prova_gr_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                2 |             31 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                      |                5 |             32 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                  |                2 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                          |                                                                                                                                                                                                                                                  |                2 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                       |                                                                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                             |                8 |             32 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                     |                                                                                                                                                                                                                                                  |                6 |             32 |
|  PCLK_IBUF_inst/O                                                             | prova_gr_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_interface_0/inst/count_lines                                                                                                                                                                                                                            | prova_gr_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_interface_0/inst/count_lines[0]_i_1_n_0                                                                                                                                                               |                4 |             32 |
|  PCLK_IBUF_inst/O                                                             | prova_gr_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_interface_0/inst/count_readings                                                                                                                                                                                                                         | prova_gr_i/reset_24M/U0/peripheral_reset[0]                                                                                                                                                                                                      |                4 |             32 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[2].S_AXI_RDATA_II_reg[95][0]                                                                                           | prova_gr_i/processing_system7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0[0]                                       |                5 |             32 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[3].S_AXI_RDATA_II_reg[127][0]                                                                                          | prova_gr_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0[0]                                       |                2 |             32 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[2].S_AXI_RDATA_II_reg[95][0]                                                                                           | prova_gr_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0[0]                                       |                3 |             32 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31][0]                                                                                           | prova_gr_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0[0]                                       |               19 |             32 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[1].S_AXI_RDATA_II_reg[63][0]                                                                                           | prova_gr_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0[0]                                       |                6 |             32 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                     |                                                                                                                                                                                                                                                  |                8 |             32 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                     |                                                                                                                                                                                                                                                  |                5 |             32 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[3].S_AXI_RDATA_II_reg[127][0]                                                                                          | prova_gr_i/processing_system7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0[0]                                       |                1 |             32 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31][0]                                                                                           | prova_gr_i/processing_system7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0[0]                                       |               16 |             32 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[1].S_AXI_RDATA_II_reg[63][0]                                                                                           | prova_gr_i/processing_system7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0[0]                                       |                4 |             32 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/VDMA/axis_to_ddr_writer_0/inst/ap_CS_fsm_state3                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                  |                5 |             32 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[3].S_AXI_RDATA_II_reg[127][0]                                                                                          | prova_gr_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0[0]                                       |                1 |             32 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[2].S_AXI_RDATA_II_reg[95][0]                                                                                           | prova_gr_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0[0]                                       |                3 |             32 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31][0]                                                                                           | prova_gr_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0[0]                                       |               17 |             32 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[1].S_AXI_RDATA_II_reg[63][0]                                                                                           | prova_gr_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0[0]                                       |                3 |             32 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_resp_to_user/idx_reg_279_reg[0]_0[0]                                                                                                                                                             | prova_gr_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_resp_to_user/idx_reg_279_reg[0][0]                                                                                                             |                2 |             32 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/p_0_in0                                                                                                                                                                                                              | prova_gr_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                6 |             32 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/int_frame_buffer_dim[31]_i_1_n_2                                                                                                                                                                                     | prova_gr_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                9 |             32 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/int_frame_buffer_offset[31]_i_1_n_2                                                                                                                                                                                  | prova_gr_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                4 |             32 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/wreq_throttl/could_multi_bursts.awaddr_buf_reg[3][0]                                                                                                                                                            | prova_gr_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                6 |             33 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                             |                                                                                                                                                                                                                                                  |                0 |             33 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                   |                                                                                                                                                                                                                                                  |                4 |             33 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                             |                                                                                                                                                                                                                                                  |                1 |             33 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                   |                                                                                                                                                                                                                                                  |                4 |             33 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                             |                                                                                                                                                                                                                                                  |                1 |             33 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                   |                                                                                                                                                                                                                                                  |                6 |             33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                      |                5 |             34 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                                            |                                                                                                                                                                                                                                                  |                5 |             34 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/s_axi_awready                                                                                                                                 |                                                                                                                                                                                                                                                  |               10 |             36 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/s_axi_arready                                                                                                                                   |                                                                                                                                                                                                                                                  |               17 |             36 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/D[1]                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                  |                0 |             37 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/s_axi_arready                                                                                                                                   |                                                                                                                                                                                                                                                  |               16 |             38 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/s_axi_awready                                                                                                                                 |                                                                                                                                                                                                                                                  |               17 |             38 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/s_axi_arready                                                                                                                                   |                                                                                                                                                                                                                                                  |               14 |             38 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/s_axi_awready                                                                                                                                 |                                                                                                                                                                                                                                                  |               14 |             38 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                                 | prova_gr_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                8 |             39 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                                 | prova_gr_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |               11 |             39 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                    | prova_gr_i/axi_gpio_frame_intr/U0/bus2ip_reset                                                                                                                                                                                                   |                5 |             46 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                    | prova_gr_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |               10 |             47 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                    | prova_gr_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                5 |             47 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                    | prova_gr_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                8 |             47 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                        |                                                                                                                                                                                                                                                  |                3 |             48 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                                  |                3 |             48 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                        |                                                                                                                                                                                                                                                  |                3 |             48 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                        |                                                                                                                                                                                                                                                  |                3 |             48 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                                  |                3 |             48 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                                  |                3 |             48 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                    | prova_gr_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |               23 |             57 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/s_axi_arready                                                                                                                                   | prova_gr_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                                           |               13 |             58 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/s_axi_awready                                                                                                                                 | prova_gr_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                                           |               11 |             58 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/s_axi_arready                                                                                                                                   | prova_gr_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                                           |                9 |             60 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/s_axi_awready                                                                                                                                 | prova_gr_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                                           |               11 |             60 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/s_axi_arready                                                                                                                                   | prova_gr_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                                           |               16 |             60 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/s_axi_awready                                                                                                                                 | prova_gr_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                                           |               11 |             60 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                       |                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                  |               21 |             61 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wreq/next_wreq                                                                                                                                                                                   | prova_gr_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                8 |             62 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/buff_wdata/E[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                  |               10 |             64 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/VDMA/axis_to_ddr_writer_0/inst/i_reg_324[3]_i_2_n_2                                                                                                                                                                                                                                     | prova_gr_i/VDMA/axis_to_ddr_writer_0/inst/ap_enable_reg_pp0_iter00                                                                                                                                                                               |                5 |             69 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/buff_wdata/push                                                                                                                                                                                       | prova_gr_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                2 |             73 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                    | prova_gr_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                                           |               19 |             74 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/buff_wdata/pop                                                                                                                                                                                        | prova_gr_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |               17 |             76 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/E[0]                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                  |               34 |             89 |
|  PCLK_IBUF_inst/O                                                             |                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                  |               18 |             95 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                                                |                                                                                                                                                                                                                                                  |               23 |            103 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                                                     |                                                                                                                                                                                                                                                  |               31 |            147 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/m_axi_rready[2]                                                                                                                                                              |                                                                                                                                                                                                                                                  |                1 |            147 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/m_payload_i_reg[0][0]                                                                                                               |                                                                                                                                                                                                                                                  |               34 |            147 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/m_payload_i_reg[0]_0[0]                                                                                                             |                                                                                                                                                                                                                                                  |               27 |            147 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_axi_rready[1]                                                                                                                                                              |                                                                                                                                                                                                                                                  |                0 |            147 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | prova_gr_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_axi_rready[0]                                                                                                                                                              |                                                                                                                                                                                                                                                  |                5 |            147 |
|  prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                  |              148 |            857 |
+-------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


