Implementation;Generate Bitstream;RootName:top_0
HelpInfo,D:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,D:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis;RootName:top_0
Implementation;Synthesis||null||@W:Net resetn_rx_s is not declared.||top_0.srr(36);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\synthesis\top_0.srr'/linenumber/36||spi_chanctrl.v(805);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/805
Implementation;Synthesis|| CG775 ||@W:Found Component CoreAPB3 in library COREAPB3_LIB||top_0.srr(49);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\synthesis\top_0.srr'/linenumber/49||coreapb3.v(13);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v'/linenumber/13
Implementation;Synthesis|| CG775 ||@W:Found Component CORESPI in library CORESPI_LIB||top_0.srr(50);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\synthesis\top_0.srr'/linenumber/50||corespi.v(27);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\corespi.v'/linenumber/27
Implementation;Synthesis|| CG360 ||@W:Removing wire CAPB3IlOI, as there is no assignment to it.||top_0.srr(139);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\synthesis\top_0.srr'/linenumber/139||coreapb3.v(1495);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v'/linenumber/1495
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 3 of control2[7:0] assign 0, register removed by optimization.||top_0.srr(147);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\synthesis\top_0.srr'/linenumber/147||spi_rf.v(134);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v'/linenumber/134
Implementation;Synthesis||null||@W:Index into variable txfifo_dhold could be out of range - a simulation mismatch is possible||top_0.srr(191);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\synthesis\top_0.srr'/linenumber/191||spi_chanctrl.v(132);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/132
Implementation;Synthesis|| CG133 ||@W:Object resetn_rx_d is declared but not assigned. Either assign a value or remove the declaration.||top_0.srr(192);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\synthesis\top_0.srr'/linenumber/192||spi_chanctrl.v(195);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/195
Implementation;Synthesis|| CG360 ||@W:Removing wire resetn_rx_p, as there is no assignment to it.||top_0.srr(193);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\synthesis\top_0.srr'/linenumber/193||spi_chanctrl.v(196);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/196
Implementation;Synthesis|| CG360 ||@W:Removing wire resetn_rx_r, as there is no assignment to it.||top_0.srr(194);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\synthesis\top_0.srr'/linenumber/194||spi_chanctrl.v(200);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/200
Implementation;Synthesis|| CG133 ||@W:Object stxs_txready_at_ssel_temp is declared but not assigned. Either assign a value or remove the declaration.||top_0.srr(195);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\synthesis\top_0.srr'/linenumber/195||spi_chanctrl.v(222);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/222
Implementation;Synthesis|| CL169 ||@W:Pruning unused register msrxs_ssel. Make sure that there are no unused intermediate registers.||top_0.srr(196);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\synthesis\top_0.srr'/linenumber/196||spi_chanctrl.v(1130);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/1130
Implementation;Synthesis|| CL169 ||@W:Pruning unused register msrx_async_reset_ok. Make sure that there are no unused intermediate registers.||top_0.srr(197);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\synthesis\top_0.srr'/linenumber/197||spi_chanctrl.v(1053);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/1053
Implementation;Synthesis|| CL169 ||@W:Pruning unused register stxs_oen. Make sure that there are no unused intermediate registers.||top_0.srr(198);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\synthesis\top_0.srr'/linenumber/198||spi_chanctrl.v(823);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/823
Implementation;Synthesis|| CL169 ||@W:Pruning unused register stxs_txready_at_ssel. Make sure that there are no unused intermediate registers.||top_0.srr(199);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\synthesis\top_0.srr'/linenumber/199||spi_chanctrl.v(807);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/807
Implementation;Synthesis|| CL169 ||@W:Pruning unused register resetn_rx_d1. Make sure that there are no unused intermediate registers.||top_0.srr(200);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\synthesis\top_0.srr'/linenumber/200||spi_chanctrl.v(791);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/791
Implementation;Synthesis|| CL169 ||@W:Pruning unused register resetn_rx_d2. Make sure that there are no unused intermediate registers.||top_0.srr(201);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\synthesis\top_0.srr'/linenumber/201||spi_chanctrl.v(791);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/791
Implementation;Synthesis|| CL169 ||@W:Pruning unused register spi_ssel_neg. Make sure that there are no unused intermediate registers.||top_0.srr(202);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\synthesis\top_0.srr'/linenumber/202||spi_chanctrl.v(719);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/719
Implementation;Synthesis|| CL169 ||@W:Pruning unused register mtx_bitcnt[4:0]. Make sure that there are no unused intermediate registers.||top_0.srr(203);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\synthesis\top_0.srr'/linenumber/203||spi_chanctrl.v(416);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/416
Implementation;Synthesis|| CL169 ||@W:Pruning unused register mtx_ssel. Make sure that there are no unused intermediate registers.||top_0.srr(204);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\synthesis\top_0.srr'/linenumber/204||spi_chanctrl.v(416);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/416
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit mtx_holdsel to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top_0.srr(205);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\synthesis\top_0.srr'/linenumber/205||spi_chanctrl.v(416);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/416
Implementation;Synthesis|| CL169 ||@W:Pruning unused register mtx_holdsel. Make sure that there are no unused intermediate registers.||top_0.srr(206);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\synthesis\top_0.srr'/linenumber/206||spi_chanctrl.v(416);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/416
Implementation;Synthesis|| CL168 ||@W:Removing instance DFN1C0_RGRY[1] because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top_0.srr(263);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\synthesis\top_0.srr'/linenumber/263||sp_fifo.v(273);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\smartgen\sp_fifo\sp_fifo.v'/linenumber/273
Implementation;Synthesis|| CL168 ||@W:Removing instance AO1_0 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top_0.srr(264);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\synthesis\top_0.srr'/linenumber/264||sp_fifo.v(265);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\smartgen\sp_fifo\sp_fifo.v'/linenumber/265
Implementation;Synthesis|| CL168 ||@W:Removing instance DFN1C0_WGRY[1] because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top_0.srr(265);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\synthesis\top_0.srr'/linenumber/265||sp_fifo.v(261);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\smartgen\sp_fifo\sp_fifo.v'/linenumber/261
Implementation;Synthesis|| CL168 ||@W:Removing instance DFN1C0_RGRY[4] because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top_0.srr(266);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\synthesis\top_0.srr'/linenumber/266||sp_fifo.v(257);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\smartgen\sp_fifo\sp_fifo.v'/linenumber/257
Implementation;Synthesis|| CL168 ||@W:Removing instance XOR2_4 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top_0.srr(267);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\synthesis\top_0.srr'/linenumber/267||sp_fifo.v(249);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\smartgen\sp_fifo\sp_fifo.v'/linenumber/249
Implementation;Synthesis|| CL168 ||@W:Removing instance XOR2_6 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top_0.srr(268);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\synthesis\top_0.srr'/linenumber/268||sp_fifo.v(246);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\smartgen\sp_fifo\sp_fifo.v'/linenumber/246
Implementation;Synthesis|| CL168 ||@W:Removing instance XOR2_5 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top_0.srr(269);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\synthesis\top_0.srr'/linenumber/269||sp_fifo.v(231);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\smartgen\sp_fifo\sp_fifo.v'/linenumber/231
Implementation;Synthesis|| CL168 ||@W:Removing instance XOR2_17 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top_0.srr(270);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\synthesis\top_0.srr'/linenumber/270||sp_fifo.v(230);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\smartgen\sp_fifo\sp_fifo.v'/linenumber/230
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_19 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top_0.srr(271);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\synthesis\top_0.srr'/linenumber/271||sp_fifo.v(229);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\smartgen\sp_fifo\sp_fifo.v'/linenumber/229
Implementation;Synthesis|| CL168 ||@W:Removing instance XOR2_13 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top_0.srr(272);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\synthesis\top_0.srr'/linenumber/272||sp_fifo.v(227);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\smartgen\sp_fifo\sp_fifo.v'/linenumber/227
Implementation;Synthesis|| CL168 ||@W:Removing instance DFN1C0_WGRY[4] because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top_0.srr(273);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\synthesis\top_0.srr'/linenumber/273||sp_fifo.v(225);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\smartgen\sp_fifo\sp_fifo.v'/linenumber/225
Implementation;Synthesis|| CL168 ||@W:Removing instance DFN1C0_RGRY[3] because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top_0.srr(274);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\synthesis\top_0.srr'/linenumber/274||sp_fifo.v(223);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\smartgen\sp_fifo\sp_fifo.v'/linenumber/223
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_18 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top_0.srr(275);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\synthesis\top_0.srr'/linenumber/275||sp_fifo.v(216);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\smartgen\sp_fifo\sp_fifo.v'/linenumber/216
Implementation;Synthesis|| CL168 ||@W:Removing instance DFN1C0_WGRY[3] because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top_0.srr(276);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\synthesis\top_0.srr'/linenumber/276||sp_fifo.v(197);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\smartgen\sp_fifo\sp_fifo.v'/linenumber/197
Implementation;Synthesis|| CL168 ||@W:Removing instance DFN1C0_RGRY[2] because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top_0.srr(277);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\synthesis\top_0.srr'/linenumber/277||sp_fifo.v(173);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\smartgen\sp_fifo\sp_fifo.v'/linenumber/173
Implementation;Synthesis|| CL168 ||@W:Removing instance DFN1C0_DVLDX because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top_0.srr(278);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\synthesis\top_0.srr'/linenumber/278||sp_fifo.v(171);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\smartgen\sp_fifo\sp_fifo.v'/linenumber/171
Implementation;Synthesis|| CL168 ||@W:Removing instance XOR2_21 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top_0.srr(279);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\synthesis\top_0.srr'/linenumber/279||sp_fifo.v(167);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\smartgen\sp_fifo\sp_fifo.v'/linenumber/167
Implementation;Synthesis|| CL168 ||@W:Removing instance XOR2_3 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top_0.srr(280);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\synthesis\top_0.srr'/linenumber/280||sp_fifo.v(162);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\smartgen\sp_fifo\sp_fifo.v'/linenumber/162
Implementation;Synthesis|| CL168 ||@W:Removing instance XOR2_12 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top_0.srr(281);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\synthesis\top_0.srr'/linenumber/281||sp_fifo.v(156);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\smartgen\sp_fifo\sp_fifo.v'/linenumber/156
Implementation;Synthesis|| CL168 ||@W:Removing instance DFN1C0_WGRY[2] because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top_0.srr(282);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\synthesis\top_0.srr'/linenumber/282||sp_fifo.v(152);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\smartgen\sp_fifo\sp_fifo.v'/linenumber/152
Implementation;Synthesis|| CL168 ||@W:Removing instance DFN1C0_RGRY[0] because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top_0.srr(283);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\synthesis\top_0.srr'/linenumber/283||sp_fifo.v(139);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\smartgen\sp_fifo\sp_fifo.v'/linenumber/139
Implementation;Synthesis|| CL168 ||@W:Removing instance XOR2_27 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top_0.srr(284);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\synthesis\top_0.srr'/linenumber/284||sp_fifo.v(138);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\smartgen\sp_fifo\sp_fifo.v'/linenumber/138
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_7 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top_0.srr(285);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\synthesis\top_0.srr'/linenumber/285||sp_fifo.v(137);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\smartgen\sp_fifo\sp_fifo.v'/linenumber/137
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_17 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top_0.srr(286);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\synthesis\top_0.srr'/linenumber/286||sp_fifo.v(134);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\smartgen\sp_fifo\sp_fifo.v'/linenumber/134
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_1 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top_0.srr(287);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\synthesis\top_0.srr'/linenumber/287||sp_fifo.v(131);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\smartgen\sp_fifo\sp_fifo.v'/linenumber/131
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_4 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top_0.srr(288);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\synthesis\top_0.srr'/linenumber/288||sp_fifo.v(130);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\smartgen\sp_fifo\sp_fifo.v'/linenumber/130
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_5 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top_0.srr(289);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\synthesis\top_0.srr'/linenumber/289||sp_fifo.v(125);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\smartgen\sp_fifo\sp_fifo.v'/linenumber/125
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_2 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top_0.srr(290);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\synthesis\top_0.srr'/linenumber/290||sp_fifo.v(119);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\smartgen\sp_fifo\sp_fifo.v'/linenumber/119
Implementation;Synthesis|| CL168 ||@W:Removing instance AO1_5 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top_0.srr(291);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\synthesis\top_0.srr'/linenumber/291||sp_fifo.v(118);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\smartgen\sp_fifo\sp_fifo.v'/linenumber/118
Implementation;Synthesis|| CL168 ||@W:Removing instance DFN1C0_WGRY[0] because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top_0.srr(292);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\synthesis\top_0.srr'/linenumber/292||sp_fifo.v(109);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\smartgen\sp_fifo\sp_fifo.v'/linenumber/109
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_16 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top_0.srr(293);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\synthesis\top_0.srr'/linenumber/293||sp_fifo.v(100);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\smartgen\sp_fifo\sp_fifo.v'/linenumber/100
Implementation;Synthesis|| CL168 ||@W:Removing instance XOR2_19 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top_0.srr(294);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\synthesis\top_0.srr'/linenumber/294||sp_fifo.v(77);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\smartgen\sp_fifo\sp_fifo.v'/linenumber/77
Implementation;Synthesis|| CL168 ||@W:Removing instance XOR2_22 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top_0.srr(295);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\synthesis\top_0.srr'/linenumber/295||sp_fifo.v(75);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\smartgen\sp_fifo\sp_fifo.v'/linenumber/75
Implementation;Synthesis|| CL168 ||@W:Removing instance XOR2_15 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top_0.srr(296);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\synthesis\top_0.srr'/linenumber/296||sp_fifo.v(73);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\smartgen\sp_fifo\sp_fifo.v'/linenumber/73
Implementation;Synthesis|| CL168 ||@W:Removing instance XOR2_1 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top_0.srr(297);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\synthesis\top_0.srr'/linenumber/297||sp_fifo.v(71);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\smartgen\sp_fifo\sp_fifo.v'/linenumber/71
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_12 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top_0.srr(298);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\synthesis\top_0.srr'/linenumber/298||sp_fifo.v(63);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\smartgen\sp_fifo\sp_fifo.v'/linenumber/63
Implementation;Synthesis|| CL168 ||@W:Removing instance XOR2_9 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top_0.srr(299);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\synthesis\top_0.srr'/linenumber/299||sp_fifo.v(59);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\smartgen\sp_fifo\sp_fifo.v'/linenumber/59
Implementation;Synthesis|| CL169 ||@W:Pruning unused register ST[7:0]. Make sure that there are no unused intermediate registers.||top_0.srr(331);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\synthesis\top_0.srr'/linenumber/331||SPI_master.v(169);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\hdl\SPI_master.v'/linenumber/169
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit PADDR[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top_0.srr(332);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\synthesis\top_0.srr'/linenumber/332||SPI_master.v(107);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\hdl\SPI_master.v'/linenumber/107
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit PADDR[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top_0.srr(333);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\synthesis\top_0.srr'/linenumber/333||SPI_master.v(107);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\hdl\SPI_master.v'/linenumber/107
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit PADDR[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top_0.srr(334);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\synthesis\top_0.srr'/linenumber/334||SPI_master.v(107);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\hdl\SPI_master.v'/linenumber/107
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit PADDR[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top_0.srr(335);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\synthesis\top_0.srr'/linenumber/335||SPI_master.v(107);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\hdl\SPI_master.v'/linenumber/107
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit PADDR[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top_0.srr(336);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\synthesis\top_0.srr'/linenumber/336||SPI_master.v(107);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\hdl\SPI_master.v'/linenumber/107
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit PADDR[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top_0.srr(337);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\synthesis\top_0.srr'/linenumber/337||SPI_master.v(107);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\hdl\SPI_master.v'/linenumber/107
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit PADDR[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top_0.srr(338);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\synthesis\top_0.srr'/linenumber/338||SPI_master.v(107);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\hdl\SPI_master.v'/linenumber/107
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit PADDR[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top_0.srr(339);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\synthesis\top_0.srr'/linenumber/339||SPI_master.v(107);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\hdl\SPI_master.v'/linenumber/107
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit PADDR[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top_0.srr(340);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\synthesis\top_0.srr'/linenumber/340||SPI_master.v(107);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\hdl\SPI_master.v'/linenumber/107
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit PADDR[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top_0.srr(341);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\synthesis\top_0.srr'/linenumber/341||SPI_master.v(107);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\hdl\SPI_master.v'/linenumber/107
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit PADDR[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top_0.srr(342);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\synthesis\top_0.srr'/linenumber/342||SPI_master.v(107);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\hdl\SPI_master.v'/linenumber/107
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit PADDR[14] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top_0.srr(343);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\synthesis\top_0.srr'/linenumber/343||SPI_master.v(107);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\hdl\SPI_master.v'/linenumber/107
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit PADDR[15] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top_0.srr(344);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\synthesis\top_0.srr'/linenumber/344||SPI_master.v(107);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\hdl\SPI_master.v'/linenumber/107
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit PADDR[16] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top_0.srr(345);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\synthesis\top_0.srr'/linenumber/345||SPI_master.v(107);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\hdl\SPI_master.v'/linenumber/107
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit PADDR[17] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top_0.srr(346);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\synthesis\top_0.srr'/linenumber/346||SPI_master.v(107);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\hdl\SPI_master.v'/linenumber/107
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit PADDR[18] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top_0.srr(347);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\synthesis\top_0.srr'/linenumber/347||SPI_master.v(107);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\hdl\SPI_master.v'/linenumber/107
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit PADDR[19] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top_0.srr(348);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\synthesis\top_0.srr'/linenumber/348||SPI_master.v(107);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\hdl\SPI_master.v'/linenumber/107
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit PADDR[20] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top_0.srr(349);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\synthesis\top_0.srr'/linenumber/349||SPI_master.v(107);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\hdl\SPI_master.v'/linenumber/107
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit PADDR[21] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top_0.srr(350);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\synthesis\top_0.srr'/linenumber/350||SPI_master.v(107);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\hdl\SPI_master.v'/linenumber/107
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit PADDR[22] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top_0.srr(351);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\synthesis\top_0.srr'/linenumber/351||SPI_master.v(107);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\hdl\SPI_master.v'/linenumber/107
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit PADDR[23] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top_0.srr(352);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\synthesis\top_0.srr'/linenumber/352||SPI_master.v(107);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\hdl\SPI_master.v'/linenumber/107
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit PADDR[24] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top_0.srr(353);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\synthesis\top_0.srr'/linenumber/353||SPI_master.v(107);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\hdl\SPI_master.v'/linenumber/107
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit PADDR[25] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top_0.srr(354);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\synthesis\top_0.srr'/linenumber/354||SPI_master.v(107);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\hdl\SPI_master.v'/linenumber/107
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit PADDR[26] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top_0.srr(355);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\synthesis\top_0.srr'/linenumber/355||SPI_master.v(107);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\hdl\SPI_master.v'/linenumber/107
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit PADDR[27] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top_0.srr(356);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\synthesis\top_0.srr'/linenumber/356||SPI_master.v(107);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\hdl\SPI_master.v'/linenumber/107
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit PADDR[28] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top_0.srr(357);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\synthesis\top_0.srr'/linenumber/357||SPI_master.v(107);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\hdl\SPI_master.v'/linenumber/107
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit PADDR[29] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top_0.srr(358);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\synthesis\top_0.srr'/linenumber/358||SPI_master.v(107);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\hdl\SPI_master.v'/linenumber/107
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit PADDR[30] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top_0.srr(359);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\synthesis\top_0.srr'/linenumber/359||SPI_master.v(107);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\hdl\SPI_master.v'/linenumber/107
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit PADDR[31] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top_0.srr(360);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\synthesis\top_0.srr'/linenumber/360||SPI_master.v(107);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\hdl\SPI_master.v'/linenumber/107
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 31 to 6 of PADDR[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top_0.srr(361);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\synthesis\top_0.srr'/linenumber/361||SPI_master.v(107);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\hdl\SPI_master.v'/linenumber/107
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 4 of PADDR[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top_0.srr(362);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\synthesis\top_0.srr'/linenumber/362||SPI_master.v(107);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\hdl\SPI_master.v'/linenumber/107
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 1 to 0 of PADDR[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top_0.srr(363);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\synthesis\top_0.srr'/linenumber/363||SPI_master.v(107);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\hdl\SPI_master.v'/linenumber/107
Implementation;Synthesis|| CL168 ||@W:Removing instance DFN1C0_RGRY[1] because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top_0.srr(386);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\synthesis\top_0.srr'/linenumber/386||UART_fifo.v(273);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\smartgen\UART_fifo\UART_fifo.v'/linenumber/273
Implementation;Synthesis|| CL168 ||@W:Removing instance AO1_0 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top_0.srr(387);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\synthesis\top_0.srr'/linenumber/387||UART_fifo.v(265);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\smartgen\UART_fifo\UART_fifo.v'/linenumber/265
Implementation;Synthesis|| CL168 ||@W:Removing instance DFN1C0_WGRY[1] because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top_0.srr(388);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\synthesis\top_0.srr'/linenumber/388||UART_fifo.v(261);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\smartgen\UART_fifo\UART_fifo.v'/linenumber/261
Implementation;Synthesis|| CL168 ||@W:Removing instance DFN1C0_RGRY[4] because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top_0.srr(389);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\synthesis\top_0.srr'/linenumber/389||UART_fifo.v(257);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\smartgen\UART_fifo\UART_fifo.v'/linenumber/257
Implementation;Synthesis|| CL168 ||@W:Removing instance XOR2_4 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top_0.srr(390);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\synthesis\top_0.srr'/linenumber/390||UART_fifo.v(249);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\smartgen\UART_fifo\UART_fifo.v'/linenumber/249
Implementation;Synthesis|| CL168 ||@W:Removing instance XOR2_6 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top_0.srr(391);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\synthesis\top_0.srr'/linenumber/391||UART_fifo.v(246);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\smartgen\UART_fifo\UART_fifo.v'/linenumber/246
Implementation;Synthesis|| CL168 ||@W:Removing instance XOR2_5 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top_0.srr(392);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\synthesis\top_0.srr'/linenumber/392||UART_fifo.v(231);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\smartgen\UART_fifo\UART_fifo.v'/linenumber/231
Implementation;Synthesis|| CL168 ||@W:Removing instance XOR2_17 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top_0.srr(393);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\synthesis\top_0.srr'/linenumber/393||UART_fifo.v(230);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\smartgen\UART_fifo\UART_fifo.v'/linenumber/230
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_19 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top_0.srr(394);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\synthesis\top_0.srr'/linenumber/394||UART_fifo.v(229);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\smartgen\UART_fifo\UART_fifo.v'/linenumber/229
Implementation;Synthesis|| CL168 ||@W:Removing instance XOR2_13 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top_0.srr(395);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\synthesis\top_0.srr'/linenumber/395||UART_fifo.v(227);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\smartgen\UART_fifo\UART_fifo.v'/linenumber/227
Implementation;Synthesis|| CL168 ||@W:Removing instance DFN1C0_WGRY[4] because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top_0.srr(396);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\synthesis\top_0.srr'/linenumber/396||UART_fifo.v(225);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\smartgen\UART_fifo\UART_fifo.v'/linenumber/225
Implementation;Synthesis|| CL168 ||@W:Removing instance DFN1C0_RGRY[3] because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top_0.srr(397);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\synthesis\top_0.srr'/linenumber/397||UART_fifo.v(223);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\smartgen\UART_fifo\UART_fifo.v'/linenumber/223
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_18 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top_0.srr(398);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\synthesis\top_0.srr'/linenumber/398||UART_fifo.v(216);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\smartgen\UART_fifo\UART_fifo.v'/linenumber/216
Implementation;Synthesis|| CL168 ||@W:Removing instance DFN1C0_WGRY[3] because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top_0.srr(399);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\synthesis\top_0.srr'/linenumber/399||UART_fifo.v(197);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\smartgen\UART_fifo\UART_fifo.v'/linenumber/197
Implementation;Synthesis|| CL168 ||@W:Removing instance DFN1C0_RGRY[2] because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top_0.srr(400);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\synthesis\top_0.srr'/linenumber/400||UART_fifo.v(191);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\smartgen\UART_fifo\UART_fifo.v'/linenumber/191
Implementation;Synthesis|| CL168 ||@W:Removing instance DFN1C0_DVLDX because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top_0.srr(401);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\synthesis\top_0.srr'/linenumber/401||UART_fifo.v(171);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\smartgen\UART_fifo\UART_fifo.v'/linenumber/171
Implementation;Synthesis|| CL168 ||@W:Removing instance XOR2_21 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top_0.srr(402);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\synthesis\top_0.srr'/linenumber/402||UART_fifo.v(167);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\smartgen\UART_fifo\UART_fifo.v'/linenumber/167
Implementation;Synthesis|| CL168 ||@W:Removing instance XOR2_3 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top_0.srr(403);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\synthesis\top_0.srr'/linenumber/403||UART_fifo.v(162);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\smartgen\UART_fifo\UART_fifo.v'/linenumber/162
Implementation;Synthesis|| CL168 ||@W:Removing instance XOR2_12 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top_0.srr(404);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\synthesis\top_0.srr'/linenumber/404||UART_fifo.v(156);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\smartgen\UART_fifo\UART_fifo.v'/linenumber/156
Implementation;Synthesis|| CL168 ||@W:Removing instance DFN1C0_WGRY[2] because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top_0.srr(405);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\synthesis\top_0.srr'/linenumber/405||UART_fifo.v(152);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\smartgen\UART_fifo\UART_fifo.v'/linenumber/152
Implementation;Synthesis|| CL168 ||@W:Removing instance DFN1C0_RGRY[0] because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top_0.srr(406);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\synthesis\top_0.srr'/linenumber/406||UART_fifo.v(139);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\smartgen\UART_fifo\UART_fifo.v'/linenumber/139
Implementation;Synthesis|| CL168 ||@W:Removing instance XOR2_27 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top_0.srr(407);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\synthesis\top_0.srr'/linenumber/407||UART_fifo.v(138);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\smartgen\UART_fifo\UART_fifo.v'/linenumber/138
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_7 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top_0.srr(408);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\synthesis\top_0.srr'/linenumber/408||UART_fifo.v(137);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\smartgen\UART_fifo\UART_fifo.v'/linenumber/137
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_17 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top_0.srr(409);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\synthesis\top_0.srr'/linenumber/409||UART_fifo.v(134);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\smartgen\UART_fifo\UART_fifo.v'/linenumber/134
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_1 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top_0.srr(410);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\synthesis\top_0.srr'/linenumber/410||UART_fifo.v(131);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\smartgen\UART_fifo\UART_fifo.v'/linenumber/131
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_4 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top_0.srr(411);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\synthesis\top_0.srr'/linenumber/411||UART_fifo.v(130);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\smartgen\UART_fifo\UART_fifo.v'/linenumber/130
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_5 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top_0.srr(412);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\synthesis\top_0.srr'/linenumber/412||UART_fifo.v(125);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\smartgen\UART_fifo\UART_fifo.v'/linenumber/125
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_2 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top_0.srr(413);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\synthesis\top_0.srr'/linenumber/413||UART_fifo.v(119);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\smartgen\UART_fifo\UART_fifo.v'/linenumber/119
Implementation;Synthesis|| CL168 ||@W:Removing instance AO1_5 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top_0.srr(414);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\synthesis\top_0.srr'/linenumber/414||UART_fifo.v(118);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\smartgen\UART_fifo\UART_fifo.v'/linenumber/118
Implementation;Synthesis|| CL168 ||@W:Removing instance DFN1C0_WGRY[0] because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top_0.srr(415);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\synthesis\top_0.srr'/linenumber/415||UART_fifo.v(109);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\smartgen\UART_fifo\UART_fifo.v'/linenumber/109
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_16 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top_0.srr(416);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\synthesis\top_0.srr'/linenumber/416||UART_fifo.v(100);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\smartgen\UART_fifo\UART_fifo.v'/linenumber/100
Implementation;Synthesis|| CL168 ||@W:Removing instance XOR2_19 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top_0.srr(417);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\synthesis\top_0.srr'/linenumber/417||UART_fifo.v(77);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\smartgen\UART_fifo\UART_fifo.v'/linenumber/77
Implementation;Synthesis|| CL168 ||@W:Removing instance XOR2_22 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top_0.srr(418);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\synthesis\top_0.srr'/linenumber/418||UART_fifo.v(75);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\smartgen\UART_fifo\UART_fifo.v'/linenumber/75
Implementation;Synthesis|| CL168 ||@W:Removing instance XOR2_15 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top_0.srr(419);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\synthesis\top_0.srr'/linenumber/419||UART_fifo.v(73);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\smartgen\UART_fifo\UART_fifo.v'/linenumber/73
Implementation;Synthesis|| CL168 ||@W:Removing instance XOR2_1 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top_0.srr(420);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\synthesis\top_0.srr'/linenumber/420||UART_fifo.v(71);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\smartgen\UART_fifo\UART_fifo.v'/linenumber/71
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_12 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top_0.srr(421);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\synthesis\top_0.srr'/linenumber/421||UART_fifo.v(63);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\smartgen\UART_fifo\UART_fifo.v'/linenumber/63
Implementation;Synthesis|| CL168 ||@W:Removing instance XOR2_9 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top_0.srr(422);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\synthesis\top_0.srr'/linenumber/422||UART_fifo.v(59);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\smartgen\UART_fifo\UART_fifo.v'/linenumber/59
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit AD_data_count[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top_0.srr(425);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\synthesis\top_0.srr'/linenumber/425||UART_AD7606.v(106);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\hdl\UART_AD7606.v'/linenumber/106
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit data_count[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top_0.srr(426);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\synthesis\top_0.srr'/linenumber/426||UART_AD7606.v(150);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\hdl\UART_AD7606.v'/linenumber/150
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 4 of data_count[4:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top_0.srr(427);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\synthesis\top_0.srr'/linenumber/427||UART_AD7606.v(150);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\hdl\UART_AD7606.v'/linenumber/150
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 4 of AD_data_count[4:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top_0.srr(428);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\synthesis\top_0.srr'/linenumber/428||UART_AD7606.v(106);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\hdl\UART_AD7606.v'/linenumber/106
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit data_count[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top_0.srr(429);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\synthesis\top_0.srr'/linenumber/429||UART_AD7606.v(150);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\hdl\UART_AD7606.v'/linenumber/150
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 3 of data_count[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top_0.srr(430);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\synthesis\top_0.srr'/linenumber/430||UART_AD7606.v(150);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\hdl\UART_AD7606.v'/linenumber/150
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit data_count[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top_0.srr(431);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\synthesis\top_0.srr'/linenumber/431||UART_AD7606.v(150);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\hdl\UART_AD7606.v'/linenumber/150
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 2 of data_count[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top_0.srr(432);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\synthesis\top_0.srr'/linenumber/432||UART_AD7606.v(150);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\hdl\UART_AD7606.v'/linenumber/150
Implementation;Synthesis|| CL246 ||@W:Input port bits 1 to 0 of PADDR[6:0] are unused. Assign logic for all port bits or change the input port size.||top_0.srr(452);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\synthesis\top_0.srr'/linenumber/452||spi.v(70);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi.v'/linenumber/70
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit stxs_bitsel[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top_0.srr(453);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\synthesis\top_0.srr'/linenumber/453||spi_chanctrl.v(823);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/823
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 4 of stxs_bitsel[4:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top_0.srr(454);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\synthesis\top_0.srr'/linenumber/454||spi_chanctrl.v(823);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/823
Implementation;Synthesis|| CL246 ||@W:Input port bits 15 to 8 of wrdata[15:0] are unused. Assign logic for all port bits or change the input port size.||top_0.srr(473);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\synthesis\top_0.srr'/linenumber/473||spi_rf.v(42);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v'/linenumber/42
Implementation;Synthesis|| MT530 ||@W:Found inferred clock clok|GLA_inferred_clock which controls 507 sequential elements including CORESPI_0.USPI.URF.int_raw[7:0]. This clock has no specified timing constraint which may adversely impact design performance. ||top_0.srr(614);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\synthesis\top_0.srr'/linenumber/614||spi_rf.v(134);liberoaction://cross_probe/hdl/file/'d:\fpga\a3p1000_spi\component\actel\directcore\corespi\5.2.104\rtl\vlog\core\spi_rf.v'/linenumber/134
Implementation;Synthesis|| MF136 ||@W:Unknown RAM style no_rw_check||top_0.srr(695);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\synthesis\top_0.srr'/linenumber/695||spi_fifo.v(101);liberoaction://cross_probe/hdl/file/'d:\fpga\a3p1000_spi\component\actel\directcore\corespi\5.2.104\rtl\vlog\core\spi_fifo.v'/linenumber/101
Implementation;Synthesis|| MF136 ||@W:Unknown RAM style no_rw_check||top_0.srr(698);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\synthesis\top_0.srr'/linenumber/698||spi_fifo.v(101);liberoaction://cross_probe/hdl/file/'d:\fpga\a3p1000_spi\component\actel\directcore\corespi\5.2.104\rtl\vlog\core\spi_fifo.v'/linenumber/101
Implementation;Synthesis|| MT420 ||@W:Found inferred clock clok|GLA_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:clok_0.GLA"||top_0.srr(842);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\synthesis\top_0.srr'/linenumber/842||null;null
Implementation;Synthesis|| MT320 ||@N: This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.||top_0.srr(858);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\synthesis\top_0.srr'/linenumber/858||null;null
Implementation;Synthesis|| MT322 ||@N: Clock constraints include only register-to-register paths associated with each individual clock.||top_0.srr(860);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_spi\synthesis\top_0.srr'/linenumber/860||null;null
Implementation;Compile;RootName:top_0
Implementation;Compile||(null)||Please refer to the log file for details about 10 Warning(s) , 1 Info(s)||top_0_compile_log.rpt;liberoaction://open_report/file/top_0_compile_log.rpt||(null);(null)
