

================================================================
== Vivado HLS Report for 'median_filter'
================================================================
* Date:           Wed Apr 27 13:36:28 2022

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        HLS
* Solution:       selectionSort
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.332|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   61|   61|   62|   62| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-------------------------+---------------+-----+-----+-----+-----+----------+
        |                         |               |  Latency  |  Interval | Pipeline |
        |         Instance        |     Module    | min | max | min | max |   Type   |
        +-------------------------+---------------+-----+-----+-----+-----+----------+
        |grp_selectionSort_fu_50  |selectionSort  |   59|   59|   60|   60| function |
        +-------------------------+---------------+-----+-----+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|     220|    843|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    326|
|Register         |        -|      -|      62|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     282|   1169|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+---------------+---------+-------+-----+-----+
    |         Instance        |     Module    | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------+---------------+---------+-------+-----+-----+
    |grp_selectionSort_fu_50  |selectionSort  |        0|      0|  220|  843|
    +-------------------------+---------------+---------+-------+-----+-----+
    |Total                    |               |        0|      0|  220|  843|
    +-------------------------+---------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-----------------+-----+-----------+-----+-----------+
    |       Name      | LUT | Input Size| Bits| Total Bits|
    +-----------------+-----+-----------+-----+-----------+
    |ap_NS_fsm        |  269|         63|    1|         63|
    |window_address0  |   15|          3|    4|         12|
    |window_ce0       |   15|          3|    1|          3|
    |window_ce1       |    9|          2|    1|          2|
    |window_we0       |    9|          2|    1|          2|
    |window_we1       |    9|          2|    1|          2|
    +-----------------+-----+-----------+-----+-----------+
    |Total            |  326|         75|    9|         84|
    +-----------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------+----+----+-----+-----------+
    |    Name   | FF | LUT| Bits| Const Bits|
    +-----------+----+----+-----+-----------+
    |ap_CS_fsm  |  62|   0|   62|          0|
    +-----------+----+----+-----+-----------+
    |Total      |  62|   0|   62|          0|
    +-----------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+---------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-----------------+-----+-----+------------+---------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs | median_filter | return value |
|ap_rst           |  in |    1| ap_ctrl_hs | median_filter | return value |
|ap_start         |  in |    1| ap_ctrl_hs | median_filter | return value |
|ap_done          | out |    1| ap_ctrl_hs | median_filter | return value |
|ap_idle          | out |    1| ap_ctrl_hs | median_filter | return value |
|ap_ready         | out |    1| ap_ctrl_hs | median_filter | return value |
|window_address0  | out |    4|  ap_memory |     window    |     array    |
|window_ce0       | out |    1|  ap_memory |     window    |     array    |
|window_we0       | out |    1|  ap_memory |     window    |     array    |
|window_d0        | out |   32|  ap_memory |     window    |     array    |
|window_q0        |  in |   32|  ap_memory |     window    |     array    |
|window_address1  | out |    4|  ap_memory |     window    |     array    |
|window_ce1       | out |    1|  ap_memory |     window    |     array    |
|window_we1       | out |    1|  ap_memory |     window    |     array    |
|window_d1        | out |   32|  ap_memory |     window    |     array    |
|window_q1        |  in |   32|  ap_memory |     window    |     array    |
|median           | out |   32|   ap_vld   |     median    |    pointer   |
|median_ap_vld    | out |    1|   ap_vld   |     median    |    pointer   |
+-----------------+-----+-----+------------+---------------+--------------+

