TimeQuest Timing Analyzer report for DE2_i2sound
Sun Mar 04 18:56:38 2018
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'AUD_ADCLRCK'
 12. Slow Model Setup: 'CLOCK_500:b2v_inst4|COUNTER_500[9]'
 13. Slow Model Setup: 'AUD_BCLK'
 14. Slow Model Setup: 'i2c:b2v_inst|END_TR'
 15. Slow Model Setup: 'keytr:b2v_inst1|KEYON'
 16. Slow Model Setup: 'CLOCK_50'
 17. Slow Model Hold: 'CLOCK_500:b2v_inst4|COUNTER_500[9]'
 18. Slow Model Hold: 'CLOCK_50'
 19. Slow Model Hold: 'AUD_ADCLRCK'
 20. Slow Model Hold: 'AUD_BCLK'
 21. Slow Model Hold: 'i2c:b2v_inst|END_TR'
 22. Slow Model Hold: 'keytr:b2v_inst1|KEYON'
 23. Slow Model Recovery: 'CLOCK_500:b2v_inst4|COUNTER_500[9]'
 24. Slow Model Recovery: 'i2c:b2v_inst|END_TR'
 25. Slow Model Removal: 'CLOCK_500:b2v_inst4|COUNTER_500[9]'
 26. Slow Model Removal: 'i2c:b2v_inst|END_TR'
 27. Slow Model Minimum Pulse Width: 'AUD_ADCLRCK'
 28. Slow Model Minimum Pulse Width: 'CLOCK_50'
 29. Slow Model Minimum Pulse Width: 'AUD_BCLK'
 30. Slow Model Minimum Pulse Width: 'CLOCK_500:b2v_inst4|COUNTER_500[9]'
 31. Slow Model Minimum Pulse Width: 'i2c:b2v_inst|END_TR'
 32. Slow Model Minimum Pulse Width: 'keytr:b2v_inst1|KEYON'
 33. Setup Times
 34. Hold Times
 35. Clock to Output Times
 36. Minimum Clock to Output Times
 37. Fast Model Setup Summary
 38. Fast Model Hold Summary
 39. Fast Model Recovery Summary
 40. Fast Model Removal Summary
 41. Fast Model Minimum Pulse Width Summary
 42. Fast Model Setup: 'AUD_ADCLRCK'
 43. Fast Model Setup: 'CLOCK_500:b2v_inst4|COUNTER_500[9]'
 44. Fast Model Setup: 'AUD_BCLK'
 45. Fast Model Setup: 'i2c:b2v_inst|END_TR'
 46. Fast Model Setup: 'keytr:b2v_inst1|KEYON'
 47. Fast Model Setup: 'CLOCK_50'
 48. Fast Model Hold: 'CLOCK_500:b2v_inst4|COUNTER_500[9]'
 49. Fast Model Hold: 'CLOCK_50'
 50. Fast Model Hold: 'AUD_ADCLRCK'
 51. Fast Model Hold: 'AUD_BCLK'
 52. Fast Model Hold: 'i2c:b2v_inst|END_TR'
 53. Fast Model Hold: 'keytr:b2v_inst1|KEYON'
 54. Fast Model Recovery: 'i2c:b2v_inst|END_TR'
 55. Fast Model Recovery: 'CLOCK_500:b2v_inst4|COUNTER_500[9]'
 56. Fast Model Removal: 'i2c:b2v_inst|END_TR'
 57. Fast Model Removal: 'CLOCK_500:b2v_inst4|COUNTER_500[9]'
 58. Fast Model Minimum Pulse Width: 'AUD_ADCLRCK'
 59. Fast Model Minimum Pulse Width: 'CLOCK_50'
 60. Fast Model Minimum Pulse Width: 'AUD_BCLK'
 61. Fast Model Minimum Pulse Width: 'CLOCK_500:b2v_inst4|COUNTER_500[9]'
 62. Fast Model Minimum Pulse Width: 'i2c:b2v_inst|END_TR'
 63. Fast Model Minimum Pulse Width: 'keytr:b2v_inst1|KEYON'
 64. Setup Times
 65. Hold Times
 66. Clock to Output Times
 67. Minimum Clock to Output Times
 68. Multicorner Timing Analysis Summary
 69. Setup Times
 70. Hold Times
 71. Clock to Output Times
 72. Minimum Clock to Output Times
 73. Setup Transfers
 74. Hold Transfers
 75. Recovery Transfers
 76. Removal Transfers
 77. Report TCCS
 78. Report RSKM
 79. Unconstrained Paths
 80. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.0.0 Build 156 04/24/2013 SJ Web Edition ;
; Revision Name      ; DE2_i2sound                                        ;
; Device Family      ; Cyclone II                                         ;
; Device Name        ; EP2C35F672C8                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Unavailable                                        ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                 ;
+------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------+
; Clock Name                         ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                ;
+------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------+
; AUD_ADCLRCK                        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { AUD_ADCLRCK }                        ;
; AUD_BCLK                           ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { AUD_BCLK }                           ;
; CLOCK_50                           ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 }                           ;
; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_500:b2v_inst4|COUNTER_500[9] } ;
; i2c:b2v_inst|END_TR                ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { i2c:b2v_inst|END_TR }                ;
; keytr:b2v_inst1|KEYON              ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { keytr:b2v_inst1|KEYON }              ;
+------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                           ;
+------------+-----------------+------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                         ; Note                                                          ;
+------------+-----------------+------------------------------------+---------------------------------------------------------------+
; 15.94 MHz  ; 15.94 MHz       ; AUD_ADCLRCK                        ;                                                               ;
; 192.12 MHz ; 192.12 MHz      ; CLOCK_500:b2v_inst4|COUNTER_500[9] ;                                                               ;
; 221.98 MHz ; 221.98 MHz      ; AUD_BCLK                           ;                                                               ;
; 314.27 MHz ; 314.27 MHz      ; i2c:b2v_inst|END_TR                ;                                                               ;
; 322.79 MHz ; 322.79 MHz      ; keytr:b2v_inst1|KEYON              ;                                                               ;
; 362.32 MHz ; 340.02 MHz      ; CLOCK_50                           ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------+
; Slow Model Setup Summary                                     ;
+------------------------------------+---------+---------------+
; Clock                              ; Slack   ; End Point TNS ;
+------------------------------------+---------+---------------+
; AUD_ADCLRCK                        ; -61.721 ; -10670.803    ;
; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -4.205  ; -81.064       ;
; AUD_BCLK                           ; -3.505  ; -83.574       ;
; i2c:b2v_inst|END_TR                ; -2.182  ; -27.768       ;
; keytr:b2v_inst1|KEYON              ; -2.098  ; -16.784       ;
; CLOCK_50                           ; -1.760  ; -13.131       ;
+------------------------------------+---------+---------------+


+-------------------------------------------------------------+
; Slow Model Hold Summary                                     ;
+------------------------------------+--------+---------------+
; Clock                              ; Slack  ; End Point TNS ;
+------------------------------------+--------+---------------+
; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -4.521 ; -25.924       ;
; CLOCK_50                           ; -2.355 ; -4.231        ;
; AUD_ADCLRCK                        ; -1.546 ; -18.492       ;
; AUD_BCLK                           ; 0.499  ; 0.000         ;
; i2c:b2v_inst|END_TR                ; 0.499  ; 0.000         ;
; keytr:b2v_inst1|KEYON              ; 0.754  ; 0.000         ;
+------------------------------------+--------+---------------+


+-------------------------------------------------------------+
; Slow Model Recovery Summary                                 ;
+------------------------------------+--------+---------------+
; Clock                              ; Slack  ; End Point TNS ;
+------------------------------------+--------+---------------+
; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -1.171 ; -12.881       ;
; i2c:b2v_inst|END_TR                ; -1.019 ; -5.754        ;
+------------------------------------+--------+---------------+


+-------------------------------------------------------------+
; Slow Model Removal Summary                                  ;
+------------------------------------+--------+---------------+
; Clock                              ; Slack  ; End Point TNS ;
+------------------------------------+--------+---------------+
; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -1.478 ; -13.302       ;
; i2c:b2v_inst|END_TR                ; -0.722 ; -2.532        ;
+------------------------------------+--------+---------------+


+-------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                      ;
+------------------------------------+--------+---------------+
; Clock                              ; Slack  ; End Point TNS ;
+------------------------------------+--------+---------------+
; AUD_ADCLRCK                        ; -2.567 ; -18257.741    ;
; CLOCK_50                           ; -1.941 ; -19.749       ;
; AUD_BCLK                           ; -1.777 ; -65.589       ;
; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.742 ; -47.488       ;
; i2c:b2v_inst|END_TR                ; -0.742 ; -25.228       ;
; keytr:b2v_inst1|KEYON              ; -0.742 ; -11.872       ;
+------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'AUD_ADCLRCK'                                                                                                                                                                    ;
+---------+-------------------------------------------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                             ; To Node                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -61.721 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[2][0]  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.747     ; 61.014     ;
; -61.721 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[2][1]  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.747     ; 61.014     ;
; -61.721 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[2][2]  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.747     ; 61.014     ;
; -61.721 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[2][3]  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.747     ; 61.014     ;
; -61.721 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[2][4]  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.747     ; 61.014     ;
; -61.721 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[2][5]  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.747     ; 61.014     ;
; -61.721 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[2][6]  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.747     ; 61.014     ;
; -61.721 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[2][7]  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.747     ; 61.014     ;
; -61.721 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[2][8]  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.747     ; 61.014     ;
; -61.721 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[2][9]  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.747     ; 61.014     ;
; -61.721 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[2][10] ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.747     ; 61.014     ;
; -61.721 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[2][11] ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.747     ; 61.014     ;
; -61.721 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[2][12] ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.747     ; 61.014     ;
; -61.721 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[2][13] ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.747     ; 61.014     ;
; -61.721 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[2][14] ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.747     ; 61.014     ;
; -61.721 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[2][15] ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.747     ; 61.014     ;
; -61.597 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[3][0]  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.660     ; 60.977     ;
; -61.431 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[0][0]  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.830     ; 60.641     ;
; -61.431 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[0][1]  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.830     ; 60.641     ;
; -61.431 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[0][2]  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.830     ; 60.641     ;
; -61.431 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[0][3]  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.830     ; 60.641     ;
; -61.431 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[0][4]  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.830     ; 60.641     ;
; -61.431 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[0][5]  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.830     ; 60.641     ;
; -61.431 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[0][6]  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.830     ; 60.641     ;
; -61.431 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[0][7]  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.830     ; 60.641     ;
; -61.431 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[0][8]  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.830     ; 60.641     ;
; -61.431 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[0][9]  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.830     ; 60.641     ;
; -61.431 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[0][10] ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.830     ; 60.641     ;
; -61.431 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[0][11] ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.830     ; 60.641     ;
; -61.431 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[0][12] ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.830     ; 60.641     ;
; -61.431 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[0][13] ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.830     ; 60.641     ;
; -61.431 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[0][14] ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.830     ; 60.641     ;
; -61.278 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[2][0]  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.747     ; 60.571     ;
; -61.278 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[2][1]  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.747     ; 60.571     ;
; -61.278 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[2][2]  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.747     ; 60.571     ;
; -61.278 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[2][3]  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.747     ; 60.571     ;
; -61.278 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[2][4]  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.747     ; 60.571     ;
; -61.278 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[2][5]  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.747     ; 60.571     ;
; -61.278 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[2][6]  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.747     ; 60.571     ;
; -61.278 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[2][7]  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.747     ; 60.571     ;
; -61.278 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[2][8]  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.747     ; 60.571     ;
; -61.278 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[2][9]  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.747     ; 60.571     ;
; -61.278 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[2][10] ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.747     ; 60.571     ;
; -61.278 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[2][11] ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.747     ; 60.571     ;
; -61.278 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[2][12] ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.747     ; 60.571     ;
; -61.278 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[2][13] ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.747     ; 60.571     ;
; -61.278 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[2][14] ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.747     ; 60.571     ;
; -61.278 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[2][15] ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.747     ; 60.571     ;
; -61.260 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[1][0]  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.710     ; 60.590     ;
; -61.154 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[3][0]  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.660     ; 60.534     ;
; -61.001 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[0][15] ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.830     ; 60.211     ;
; -60.988 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[0][0]  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.830     ; 60.198     ;
; -60.988 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[0][1]  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.830     ; 60.198     ;
; -60.988 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[0][2]  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.830     ; 60.198     ;
; -60.988 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[0][3]  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.830     ; 60.198     ;
; -60.988 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[0][4]  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.830     ; 60.198     ;
; -60.988 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[0][5]  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.830     ; 60.198     ;
; -60.988 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[0][6]  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.830     ; 60.198     ;
; -60.988 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[0][7]  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.830     ; 60.198     ;
; -60.988 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[0][8]  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.830     ; 60.198     ;
; -60.988 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[0][9]  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.830     ; 60.198     ;
; -60.988 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[0][10] ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.830     ; 60.198     ;
; -60.988 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[0][11] ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.830     ; 60.198     ;
; -60.988 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[0][12] ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.830     ; 60.198     ;
; -60.988 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[0][13] ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.830     ; 60.198     ;
; -60.988 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[0][14] ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.830     ; 60.198     ;
; -60.925 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[3][1]  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.660     ; 60.305     ;
; -60.925 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[3][2]  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.660     ; 60.305     ;
; -60.925 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[3][3]  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.660     ; 60.305     ;
; -60.883 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[2][0]  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[13] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.747     ; 60.176     ;
; -60.883 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[2][1]  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[13] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.747     ; 60.176     ;
; -60.883 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[2][2]  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[13] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.747     ; 60.176     ;
; -60.883 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[2][3]  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[13] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.747     ; 60.176     ;
; -60.883 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[2][4]  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[13] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.747     ; 60.176     ;
; -60.883 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[2][5]  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[13] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.747     ; 60.176     ;
; -60.883 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[2][6]  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[13] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.747     ; 60.176     ;
; -60.883 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[2][7]  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[13] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.747     ; 60.176     ;
; -60.883 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[2][8]  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[13] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.747     ; 60.176     ;
; -60.883 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[2][9]  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[13] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.747     ; 60.176     ;
; -60.883 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[2][10] ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[13] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.747     ; 60.176     ;
; -60.883 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[2][11] ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[13] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.747     ; 60.176     ;
; -60.883 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[2][12] ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[13] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.747     ; 60.176     ;
; -60.883 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[2][13] ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[13] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.747     ; 60.176     ;
; -60.883 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[2][14] ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[13] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.747     ; 60.176     ;
; -60.883 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[2][15] ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[13] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.747     ; 60.176     ;
; -60.817 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[1][0]  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.710     ; 60.147     ;
; -60.802 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[5][0]  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.792     ; 60.050     ;
; -60.798 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[1][1]  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.710     ; 60.128     ;
; -60.793 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[4][0]  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.733     ; 60.100     ;
; -60.793 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[4][1]  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.733     ; 60.100     ;
; -60.793 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[4][2]  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.733     ; 60.100     ;
; -60.793 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[4][3]  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.733     ; 60.100     ;
; -60.793 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[4][4]  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.733     ; 60.100     ;
; -60.793 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[4][5]  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.733     ; 60.100     ;
; -60.793 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[4][6]  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.733     ; 60.100     ;
; -60.793 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[4][7]  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.733     ; 60.100     ;
; -60.793 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[4][8]  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.733     ; 60.100     ;
; -60.793 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[4][9]  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.733     ; 60.100     ;
; -60.793 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[4][10] ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.733     ; 60.100     ;
; -60.793 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[4][11] ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.733     ; 60.100     ;
+---------+-------------------------------------------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK_500:b2v_inst4|COUNTER_500[9]'                                                                                                                                   ;
+--------+--------------------------------+-----------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                     ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+-----------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; -4.205 ; i2c:b2v_inst|SD_COUNTER[3]     ; i2c:b2v_inst|SDO            ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.003      ; 5.248      ;
; -4.179 ; i2c:b2v_inst|SD_COUNTER[0]     ; i2c:b2v_inst|SDO            ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.003      ; 5.222      ;
; -4.003 ; i2c:b2v_inst|SD[5]             ; i2c:b2v_inst|SDO            ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.005      ; 5.048      ;
; -3.813 ; i2c:b2v_inst|SD_COUNTER[2]     ; i2c:b2v_inst|SDO            ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.003      ; 4.856      ;
; -3.691 ; i2c:b2v_inst|SD[4]             ; i2c:b2v_inst|SDO            ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.002      ; 4.733      ;
; -3.652 ; i2c:b2v_inst|SD_COUNTER[2]     ; i2c:b2v_inst|SCLK           ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.003      ; 4.695      ;
; -3.627 ; i2c:b2v_inst|SD[3]             ; i2c:b2v_inst|SDO            ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.005      ; 4.672      ;
; -3.456 ; i2c:b2v_inst|SD_COUNTER[1]     ; i2c:b2v_inst|SD[3]          ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; -0.002     ; 4.494      ;
; -3.456 ; i2c:b2v_inst|SD_COUNTER[1]     ; i2c:b2v_inst|SD[5]          ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; -0.002     ; 4.494      ;
; -3.423 ; i2c:b2v_inst|SD_COUNTER[1]     ; i2c:b2v_inst|SD[4]          ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.001      ; 4.464      ;
; -3.421 ; i2c:b2v_inst|SD_COUNTER[2]     ; i2c:b2v_inst|SD_COUNTER[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 4.461      ;
; -3.421 ; i2c:b2v_inst|SD_COUNTER[2]     ; i2c:b2v_inst|SD_COUNTER[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 4.461      ;
; -3.421 ; i2c:b2v_inst|SD_COUNTER[2]     ; i2c:b2v_inst|SD_COUNTER[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 4.461      ;
; -3.421 ; i2c:b2v_inst|SD_COUNTER[2]     ; i2c:b2v_inst|SD_COUNTER[5]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 4.461      ;
; -3.421 ; i2c:b2v_inst|SD_COUNTER[2]     ; i2c:b2v_inst|SD_COUNTER[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 4.461      ;
; -3.421 ; i2c:b2v_inst|SD_COUNTER[2]     ; i2c:b2v_inst|SD_COUNTER[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 4.461      ;
; -3.416 ; i2c:b2v_inst|SD_COUNTER[3]     ; i2c:b2v_inst|SD[3]          ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; -0.002     ; 4.454      ;
; -3.416 ; i2c:b2v_inst|SD_COUNTER[3]     ; i2c:b2v_inst|SD[5]          ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; -0.002     ; 4.454      ;
; -3.393 ; i2c:b2v_inst|SD[9]             ; i2c:b2v_inst|SDO            ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.003      ; 4.436      ;
; -3.383 ; i2c:b2v_inst|SD_COUNTER[3]     ; i2c:b2v_inst|SD[4]          ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.001      ; 4.424      ;
; -3.373 ; i2c:b2v_inst|SD_COUNTER[0]     ; i2c:b2v_inst|SD_COUNTER[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 4.413      ;
; -3.373 ; i2c:b2v_inst|SD_COUNTER[0]     ; i2c:b2v_inst|SD_COUNTER[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 4.413      ;
; -3.373 ; i2c:b2v_inst|SD_COUNTER[0]     ; i2c:b2v_inst|SD_COUNTER[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 4.413      ;
; -3.373 ; i2c:b2v_inst|SD_COUNTER[0]     ; i2c:b2v_inst|SD_COUNTER[5]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 4.413      ;
; -3.373 ; i2c:b2v_inst|SD_COUNTER[0]     ; i2c:b2v_inst|SD_COUNTER[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 4.413      ;
; -3.373 ; i2c:b2v_inst|SD_COUNTER[0]     ; i2c:b2v_inst|SD_COUNTER[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 4.413      ;
; -3.347 ; i2c:b2v_inst|SD_COUNTER[3]     ; i2c:b2v_inst|SD_COUNTER[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 4.387      ;
; -3.347 ; i2c:b2v_inst|SD_COUNTER[3]     ; i2c:b2v_inst|SD_COUNTER[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 4.387      ;
; -3.347 ; i2c:b2v_inst|SD_COUNTER[3]     ; i2c:b2v_inst|SD_COUNTER[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 4.387      ;
; -3.347 ; i2c:b2v_inst|SD_COUNTER[3]     ; i2c:b2v_inst|SD_COUNTER[5]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 4.387      ;
; -3.347 ; i2c:b2v_inst|SD_COUNTER[3]     ; i2c:b2v_inst|SD_COUNTER[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 4.387      ;
; -3.347 ; i2c:b2v_inst|SD_COUNTER[3]     ; i2c:b2v_inst|SD_COUNTER[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 4.387      ;
; -3.235 ; i2c:b2v_inst|SD_COUNTER[3]     ; i2c:b2v_inst|SCLK           ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.003      ; 4.278      ;
; -3.225 ; i2c:b2v_inst|SD_COUNTER[1]     ; i2c:b2v_inst|SDO            ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.003      ; 4.268      ;
; -3.210 ; i2c:b2v_inst|SD_COUNTER[1]     ; i2c:b2v_inst|SD_COUNTER[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 4.250      ;
; -3.210 ; i2c:b2v_inst|SD_COUNTER[1]     ; i2c:b2v_inst|SD_COUNTER[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 4.250      ;
; -3.210 ; i2c:b2v_inst|SD_COUNTER[1]     ; i2c:b2v_inst|SD_COUNTER[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 4.250      ;
; -3.210 ; i2c:b2v_inst|SD_COUNTER[1]     ; i2c:b2v_inst|SD_COUNTER[5]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 4.250      ;
; -3.210 ; i2c:b2v_inst|SD_COUNTER[1]     ; i2c:b2v_inst|SD_COUNTER[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 4.250      ;
; -3.210 ; i2c:b2v_inst|SD_COUNTER[1]     ; i2c:b2v_inst|SD_COUNTER[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 4.250      ;
; -3.196 ; i2c:b2v_inst|SD_COUNTER[2]     ; i2c:b2v_inst|SD[3]          ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; -0.002     ; 4.234      ;
; -3.196 ; i2c:b2v_inst|SD_COUNTER[2]     ; i2c:b2v_inst|SD[5]          ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; -0.002     ; 4.234      ;
; -3.163 ; i2c:b2v_inst|SD_COUNTER[2]     ; i2c:b2v_inst|SD[4]          ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.001      ; 4.204      ;
; -3.127 ; i2c:b2v_inst|SD_COUNTER[4]     ; i2c:b2v_inst|SCLK           ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.003      ; 4.170      ;
; -3.119 ; i2c:b2v_inst|SD_COUNTER[1]     ; i2c:b2v_inst|SD[0]          ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 4.159      ;
; -3.119 ; i2c:b2v_inst|SD_COUNTER[1]     ; i2c:b2v_inst|SD[9]          ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 4.159      ;
; -3.082 ; i2c:b2v_inst|SDO               ; i2c:b2v_inst|SDO            ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 4.122      ;
; -3.079 ; i2c:b2v_inst|SD_COUNTER[3]     ; i2c:b2v_inst|SD[0]          ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 4.119      ;
; -3.079 ; i2c:b2v_inst|SD_COUNTER[3]     ; i2c:b2v_inst|SD[9]          ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 4.119      ;
; -3.008 ; i2c:b2v_inst|SD_COUNTER[4]     ; i2c:b2v_inst|SD[3]          ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; -0.002     ; 4.046      ;
; -3.008 ; i2c:b2v_inst|SD_COUNTER[4]     ; i2c:b2v_inst|SD[5]          ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; -0.002     ; 4.046      ;
; -2.975 ; i2c:b2v_inst|SD_COUNTER[4]     ; i2c:b2v_inst|SD[4]          ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.001      ; 4.016      ;
; -2.959 ; i2c:b2v_inst|SD[0]             ; i2c:b2v_inst|SDO            ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.003      ; 4.002      ;
; -2.912 ; i2c:b2v_inst|SD_COUNTER[1]     ; i2c:b2v_inst|SCLK           ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.003      ; 3.955      ;
; -2.907 ; CLOCK_500:b2v_inst4|address[5] ; i2c:b2v_inst|SD_COUNTER[0]  ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.747      ; 4.194      ;
; -2.907 ; CLOCK_500:b2v_inst4|address[5] ; i2c:b2v_inst|SD_COUNTER[1]  ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.747      ; 4.194      ;
; -2.907 ; CLOCK_500:b2v_inst4|address[5] ; i2c:b2v_inst|SD_COUNTER[3]  ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.747      ; 4.194      ;
; -2.907 ; CLOCK_500:b2v_inst4|address[5] ; i2c:b2v_inst|SD_COUNTER[5]  ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.747      ; 4.194      ;
; -2.907 ; CLOCK_500:b2v_inst4|address[5] ; i2c:b2v_inst|SD_COUNTER[2]  ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.747      ; 4.194      ;
; -2.907 ; CLOCK_500:b2v_inst4|address[5] ; i2c:b2v_inst|SD_COUNTER[4]  ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.747      ; 4.194      ;
; -2.861 ; i2c:b2v_inst|SD_COUNTER[5]     ; i2c:b2v_inst|SD[3]          ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; -0.002     ; 3.899      ;
; -2.861 ; i2c:b2v_inst|SD_COUNTER[5]     ; i2c:b2v_inst|SD[5]          ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; -0.002     ; 3.899      ;
; -2.859 ; i2c:b2v_inst|SD_COUNTER[2]     ; i2c:b2v_inst|SD[0]          ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 3.899      ;
; -2.859 ; i2c:b2v_inst|SD_COUNTER[2]     ; i2c:b2v_inst|SD[9]          ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 3.899      ;
; -2.839 ; i2c:b2v_inst|SD_COUNTER[0]     ; i2c:b2v_inst|SD[3]          ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; -0.002     ; 3.877      ;
; -2.839 ; i2c:b2v_inst|SD_COUNTER[0]     ; i2c:b2v_inst|SD[5]          ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; -0.002     ; 3.877      ;
; -2.828 ; i2c:b2v_inst|SD_COUNTER[5]     ; i2c:b2v_inst|SD[4]          ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.001      ; 3.869      ;
; -2.806 ; i2c:b2v_inst|SD_COUNTER[0]     ; i2c:b2v_inst|SD[4]          ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.001      ; 3.847      ;
; -2.804 ; i2c:b2v_inst|SD_COUNTER[1]     ; i2c:b2v_inst|SD[11]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.002      ; 3.846      ;
; -2.804 ; i2c:b2v_inst|SD_COUNTER[1]     ; i2c:b2v_inst|SD[10]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.002      ; 3.846      ;
; -2.804 ; i2c:b2v_inst|SD_COUNTER[1]     ; i2c:b2v_inst|SD[2]          ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.002      ; 3.846      ;
; -2.804 ; i2c:b2v_inst|SD_COUNTER[1]     ; i2c:b2v_inst|SD[1]          ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.002      ; 3.846      ;
; -2.804 ; i2c:b2v_inst|SD_COUNTER[1]     ; i2c:b2v_inst|SD[6]          ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.002      ; 3.846      ;
; -2.804 ; i2c:b2v_inst|SD_COUNTER[1]     ; i2c:b2v_inst|SD[12]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.002      ; 3.846      ;
; -2.801 ; i2c:b2v_inst|SD[11]            ; i2c:b2v_inst|SDO            ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.001      ; 3.842      ;
; -2.764 ; i2c:b2v_inst|SD_COUNTER[0]     ; i2c:b2v_inst|SCLK           ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.003      ; 3.807      ;
; -2.764 ; i2c:b2v_inst|SD_COUNTER[3]     ; i2c:b2v_inst|SD[11]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.002      ; 3.806      ;
; -2.764 ; i2c:b2v_inst|SD_COUNTER[3]     ; i2c:b2v_inst|SD[10]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.002      ; 3.806      ;
; -2.764 ; i2c:b2v_inst|SD_COUNTER[3]     ; i2c:b2v_inst|SD[2]          ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.002      ; 3.806      ;
; -2.764 ; i2c:b2v_inst|SD_COUNTER[3]     ; i2c:b2v_inst|SD[1]          ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.002      ; 3.806      ;
; -2.764 ; i2c:b2v_inst|SD_COUNTER[3]     ; i2c:b2v_inst|SD[6]          ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.002      ; 3.806      ;
; -2.764 ; i2c:b2v_inst|SD_COUNTER[3]     ; i2c:b2v_inst|SD[12]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.002      ; 3.806      ;
; -2.671 ; i2c:b2v_inst|SD_COUNTER[4]     ; i2c:b2v_inst|SD[0]          ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 3.711      ;
; -2.671 ; i2c:b2v_inst|SD_COUNTER[4]     ; i2c:b2v_inst|SD[9]          ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 3.711      ;
; -2.656 ; i2c:b2v_inst|SD[6]             ; i2c:b2v_inst|SDO            ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.001      ; 3.697      ;
; -2.639 ; CLOCK_500:b2v_inst4|address[1] ; i2c:b2v_inst|SD_COUNTER[0]  ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.747      ; 3.926      ;
; -2.639 ; CLOCK_500:b2v_inst4|address[1] ; i2c:b2v_inst|SD_COUNTER[1]  ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.747      ; 3.926      ;
; -2.639 ; CLOCK_500:b2v_inst4|address[1] ; i2c:b2v_inst|SD_COUNTER[3]  ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.747      ; 3.926      ;
; -2.639 ; CLOCK_500:b2v_inst4|address[1] ; i2c:b2v_inst|SD_COUNTER[5]  ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.747      ; 3.926      ;
; -2.639 ; CLOCK_500:b2v_inst4|address[1] ; i2c:b2v_inst|SD_COUNTER[2]  ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.747      ; 3.926      ;
; -2.639 ; CLOCK_500:b2v_inst4|address[1] ; i2c:b2v_inst|SD_COUNTER[4]  ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.747      ; 3.926      ;
; -2.636 ; keytr:b2v_inst1|counter[1]     ; keytr:b2v_inst1|counter[10] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 3.676      ;
; -2.579 ; CLOCK_500:b2v_inst4|address[2] ; i2c:b2v_inst|SD_COUNTER[0]  ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.747      ; 3.866      ;
; -2.579 ; CLOCK_500:b2v_inst4|address[2] ; i2c:b2v_inst|SD_COUNTER[1]  ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.747      ; 3.866      ;
; -2.579 ; CLOCK_500:b2v_inst4|address[2] ; i2c:b2v_inst|SD_COUNTER[3]  ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.747      ; 3.866      ;
; -2.579 ; CLOCK_500:b2v_inst4|address[2] ; i2c:b2v_inst|SD_COUNTER[5]  ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.747      ; 3.866      ;
; -2.579 ; CLOCK_500:b2v_inst4|address[2] ; i2c:b2v_inst|SD_COUNTER[2]  ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.747      ; 3.866      ;
; -2.579 ; CLOCK_500:b2v_inst4|address[2] ; i2c:b2v_inst|SD_COUNTER[4]  ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.747      ; 3.866      ;
; -2.577 ; keytr:b2v_inst1|counter[0]     ; keytr:b2v_inst1|counter[10] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 3.617      ;
; -2.544 ; i2c:b2v_inst|SD_COUNTER[2]     ; i2c:b2v_inst|SD[11]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.002      ; 3.586      ;
+--------+--------------------------------+-----------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'AUD_BCLK'                                                                                                                                                                 ;
+--------+---------------------------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                     ; To Node                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.505 ; parallel_to_serial:b2v_inst38|bit_counter[2]                  ; parallel_to_serial:b2v_inst38|data            ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.000      ; 4.545      ;
; -3.210 ; parallel_to_serial:b2v_inst38|bit_counter[0]                  ; parallel_to_serial:b2v_inst38|data            ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.000      ; 4.250      ;
; -3.177 ; parallel_to_serial:b2v_inst38|bit_counter[3]                  ; parallel_to_serial:b2v_inst38|data            ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.000      ; 4.217      ;
; -3.165 ; parallel_to_serial:b2v_inst38|data_buffer[0]                  ; parallel_to_serial:b2v_inst38|data            ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.027      ; 4.232      ;
; -3.147 ; parallel_to_serial:b2v_inst38|data_buffer[1]                  ; parallel_to_serial:b2v_inst38|data            ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.021      ; 4.208      ;
; -2.980 ; parallel_to_serial:b2v_inst38|data_buffer[9]                  ; parallel_to_serial:b2v_inst38|data            ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.021      ; 4.041      ;
; -2.948 ; parallel_to_serial:b2v_inst38|data_buffer[3]                  ; parallel_to_serial:b2v_inst38|data            ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.021      ; 4.009      ;
; -2.922 ; parallel_to_serial:b2v_inst38|data_buffer[4]                  ; parallel_to_serial:b2v_inst38|data            ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.027      ; 3.989      ;
; -2.885 ; parallel_to_serial:b2v_inst38|data_buffer[13]                 ; parallel_to_serial:b2v_inst38|data            ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.021      ; 3.946      ;
; -2.786 ; parallel_to_serial:b2v_inst38|data_buffer[7]                  ; parallel_to_serial:b2v_inst38|data            ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.021      ; 3.847      ;
; -2.778 ; parallel_to_serial:b2v_inst38|lrclk_d1                        ; serial_to_parallel:b2v_inst37|data[13]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 1.187      ; 5.005      ;
; -2.778 ; parallel_to_serial:b2v_inst38|lrclk_d1                        ; serial_to_parallel:b2v_inst37|data[14]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 1.187      ; 5.005      ;
; -2.758 ; parallel_to_serial:b2v_inst38|data_buffer[6]                  ; parallel_to_serial:b2v_inst38|data            ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.027      ; 3.825      ;
; -2.727 ; parallel_to_serial:b2v_inst38|bit_counter[1]                  ; parallel_to_serial:b2v_inst38|data            ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.000      ; 3.767      ;
; -2.717 ; parallel_to_serial:b2v_inst38|lrclk_d1                        ; serial_to_parallel:b2v_inst37|data[15]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 1.132      ; 4.889      ;
; -2.707 ; serial_to_parallel:b2v_inst37|data[12]                        ; parallel_to_serial:b2v_inst38|data_buffer[12] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 1.098      ; 4.845      ;
; -2.706 ; serial_to_parallel:b2v_inst37|data[1]                         ; serial_to_parallel:b2v_inst37|data[2]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.000      ; 3.746      ;
; -2.695 ; serial_to_parallel:b2v_inst37|bit_counter[3]                  ; serial_to_parallel:b2v_inst37|data[13]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 1.187      ; 4.922      ;
; -2.695 ; serial_to_parallel:b2v_inst37|bit_counter[3]                  ; serial_to_parallel:b2v_inst37|data[14]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 1.187      ; 4.922      ;
; -2.664 ; serial_to_parallel:b2v_inst37|bit_counter[2]                  ; serial_to_parallel:b2v_inst37|data[13]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 1.189      ; 4.893      ;
; -2.664 ; serial_to_parallel:b2v_inst37|bit_counter[2]                  ; serial_to_parallel:b2v_inst37|data[14]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 1.189      ; 4.893      ;
; -2.659 ; parallel_to_serial:b2v_inst38|data_buffer[8]                  ; parallel_to_serial:b2v_inst38|data            ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.027      ; 3.726      ;
; -2.634 ; serial_to_parallel:b2v_inst37|bit_counter[3]                  ; serial_to_parallel:b2v_inst37|data[15]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 1.132      ; 4.806      ;
; -2.632 ; serial_to_parallel:b2v_inst37|data[4]                         ; parallel_to_serial:b2v_inst38|data_buffer[4]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 1.098      ; 4.770      ;
; -2.623 ; serial_to_parallel:b2v_inst37|data[8]                         ; parallel_to_serial:b2v_inst38|data_buffer[8]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 1.098      ; 4.761      ;
; -2.620 ; parallel_to_serial:b2v_inst38|bit_counter[0]                  ; parallel_to_serial:b2v_inst38|bit_counter[0]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.000      ; 3.660      ;
; -2.605 ; parallel_to_serial:b2v_inst38|data_buffer[12]                 ; parallel_to_serial:b2v_inst38|data            ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.027      ; 3.672      ;
; -2.603 ; serial_to_parallel:b2v_inst37|bit_counter[2]                  ; serial_to_parallel:b2v_inst37|data[15]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 1.134      ; 4.777      ;
; -2.601 ; serial_to_parallel:b2v_inst37|bit_counter[1]                  ; serial_to_parallel:b2v_inst37|data[13]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 1.189      ; 4.830      ;
; -2.601 ; serial_to_parallel:b2v_inst37|bit_counter[1]                  ; serial_to_parallel:b2v_inst37|data[14]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 1.189      ; 4.830      ;
; -2.557 ; parallel_to_serial:b2v_inst38|data_buffer[5]                  ; parallel_to_serial:b2v_inst38|data            ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.021      ; 3.618      ;
; -2.549 ; parallel_to_serial:b2v_inst38|bit_counter[2]                  ; parallel_to_serial:b2v_inst38|bit_counter[0]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.000      ; 3.589      ;
; -2.540 ; serial_to_parallel:b2v_inst37|bit_counter[1]                  ; serial_to_parallel:b2v_inst37|data[15]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 1.134      ; 4.714      ;
; -2.522 ; serial_to_parallel:b2v_inst37|bit_counter[0]                  ; serial_to_parallel:b2v_inst37|data[13]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 1.189      ; 4.751      ;
; -2.522 ; serial_to_parallel:b2v_inst37|bit_counter[0]                  ; serial_to_parallel:b2v_inst37|data[14]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 1.189      ; 4.751      ;
; -2.521 ; parallel_to_serial:b2v_inst38|data_buffer[2]                  ; parallel_to_serial:b2v_inst38|data            ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.027      ; 3.588      ;
; -2.504 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[15]    ; parallel_to_serial:b2v_inst38|data            ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.500        ; -0.183     ; 2.861      ;
; -2.500 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[15]    ; parallel_to_serial:b2v_inst38|data_buffer[15] ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.500        ; -0.183     ; 2.857      ;
; -2.481 ; parallel_to_serial:b2v_inst38|data_buffer[15]                 ; parallel_to_serial:b2v_inst38|data            ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.000      ; 3.521      ;
; -2.469 ; dsp_subsystem:dsp_instance|Echo_Machine:echo|outputSignal[15] ; parallel_to_serial:b2v_inst38|data            ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.500        ; -0.545     ; 2.464      ;
; -2.465 ; dsp_subsystem:dsp_instance|Echo_Machine:echo|outputSignal[15] ; parallel_to_serial:b2v_inst38|data_buffer[15] ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.500        ; -0.545     ; 2.460      ;
; -2.461 ; serial_to_parallel:b2v_inst37|bit_counter[0]                  ; serial_to_parallel:b2v_inst37|data[15]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 1.134      ; 4.635      ;
; -2.437 ; serial_to_parallel:b2v_inst37|data[11]                        ; serial_to_parallel:b2v_inst37|data[12]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.000      ; 3.477      ;
; -2.339 ; serial_to_parallel:b2v_inst37|data[5]                         ; parallel_to_serial:b2v_inst38|data_buffer[5]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 1.104      ; 4.483      ;
; -2.267 ; serial_to_parallel:b2v_inst37|data[7]                         ; parallel_to_serial:b2v_inst38|data_buffer[7]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 1.104      ; 4.411      ;
; -2.258 ; parallel_to_serial:b2v_inst38|data_buffer[10]                 ; parallel_to_serial:b2v_inst38|data            ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.027      ; 3.325      ;
; -2.253 ; serial_to_parallel:b2v_inst37|data[14]                        ; parallel_to_serial:b2v_inst38|data_buffer[14] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.083     ; 3.210      ;
; -2.236 ; serial_to_parallel:b2v_inst37|data[10]                        ; parallel_to_serial:b2v_inst38|data_buffer[10] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 1.098      ; 4.374      ;
; -2.204 ; parallel_to_serial:b2v_inst38|data_buffer[14]                 ; parallel_to_serial:b2v_inst38|data            ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.027      ; 3.271      ;
; -2.200 ; parallel_to_serial:b2v_inst38|data_buffer[11]                 ; parallel_to_serial:b2v_inst38|data            ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.021      ; 3.261      ;
; -2.098 ; serial_to_parallel:b2v_inst37|lrclk_d2                        ; serial_to_parallel:b2v_inst37|data[13]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 1.187      ; 4.325      ;
; -2.098 ; serial_to_parallel:b2v_inst37|lrclk_d2                        ; serial_to_parallel:b2v_inst37|data[14]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 1.187      ; 4.325      ;
; -2.092 ; parallel_to_serial:b2v_inst38|lrclk_d1                        ; serial_to_parallel:b2v_inst37|data[0]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.006      ; 3.138      ;
; -2.092 ; parallel_to_serial:b2v_inst38|lrclk_d1                        ; serial_to_parallel:b2v_inst37|data[1]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.006      ; 3.138      ;
; -2.092 ; parallel_to_serial:b2v_inst38|lrclk_d1                        ; serial_to_parallel:b2v_inst37|data[2]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.006      ; 3.138      ;
; -2.092 ; parallel_to_serial:b2v_inst38|lrclk_d1                        ; serial_to_parallel:b2v_inst37|data[3]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.006      ; 3.138      ;
; -2.092 ; parallel_to_serial:b2v_inst38|lrclk_d1                        ; serial_to_parallel:b2v_inst37|data[4]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.006      ; 3.138      ;
; -2.092 ; parallel_to_serial:b2v_inst38|lrclk_d1                        ; serial_to_parallel:b2v_inst37|data[5]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.006      ; 3.138      ;
; -2.092 ; parallel_to_serial:b2v_inst38|lrclk_d1                        ; serial_to_parallel:b2v_inst37|data[6]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.006      ; 3.138      ;
; -2.092 ; parallel_to_serial:b2v_inst38|lrclk_d1                        ; serial_to_parallel:b2v_inst37|data[7]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.006      ; 3.138      ;
; -2.092 ; parallel_to_serial:b2v_inst38|lrclk_d1                        ; serial_to_parallel:b2v_inst37|data[8]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.006      ; 3.138      ;
; -2.092 ; parallel_to_serial:b2v_inst38|lrclk_d1                        ; serial_to_parallel:b2v_inst37|data[9]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.006      ; 3.138      ;
; -2.092 ; parallel_to_serial:b2v_inst38|lrclk_d1                        ; serial_to_parallel:b2v_inst37|data[10]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.006      ; 3.138      ;
; -2.092 ; parallel_to_serial:b2v_inst38|lrclk_d1                        ; serial_to_parallel:b2v_inst37|data[11]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.006      ; 3.138      ;
; -2.092 ; parallel_to_serial:b2v_inst38|lrclk_d1                        ; serial_to_parallel:b2v_inst37|data[12]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.006      ; 3.138      ;
; -2.037 ; serial_to_parallel:b2v_inst37|lrclk_d2                        ; serial_to_parallel:b2v_inst37|data[15]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 1.132      ; 4.209      ;
; -2.009 ; serial_to_parallel:b2v_inst37|bit_counter[3]                  ; serial_to_parallel:b2v_inst37|data[0]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.006      ; 3.055      ;
; -2.009 ; serial_to_parallel:b2v_inst37|bit_counter[3]                  ; serial_to_parallel:b2v_inst37|data[1]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.006      ; 3.055      ;
; -2.009 ; serial_to_parallel:b2v_inst37|bit_counter[3]                  ; serial_to_parallel:b2v_inst37|data[2]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.006      ; 3.055      ;
; -2.009 ; serial_to_parallel:b2v_inst37|bit_counter[3]                  ; serial_to_parallel:b2v_inst37|data[3]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.006      ; 3.055      ;
; -2.009 ; serial_to_parallel:b2v_inst37|bit_counter[3]                  ; serial_to_parallel:b2v_inst37|data[4]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.006      ; 3.055      ;
; -2.009 ; serial_to_parallel:b2v_inst37|bit_counter[3]                  ; serial_to_parallel:b2v_inst37|data[5]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.006      ; 3.055      ;
; -2.009 ; serial_to_parallel:b2v_inst37|bit_counter[3]                  ; serial_to_parallel:b2v_inst37|data[6]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.006      ; 3.055      ;
; -2.009 ; serial_to_parallel:b2v_inst37|bit_counter[3]                  ; serial_to_parallel:b2v_inst37|data[7]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.006      ; 3.055      ;
; -2.009 ; serial_to_parallel:b2v_inst37|bit_counter[3]                  ; serial_to_parallel:b2v_inst37|data[8]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.006      ; 3.055      ;
; -2.009 ; serial_to_parallel:b2v_inst37|bit_counter[3]                  ; serial_to_parallel:b2v_inst37|data[9]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.006      ; 3.055      ;
; -2.009 ; serial_to_parallel:b2v_inst37|bit_counter[3]                  ; serial_to_parallel:b2v_inst37|data[10]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.006      ; 3.055      ;
; -2.009 ; serial_to_parallel:b2v_inst37|bit_counter[3]                  ; serial_to_parallel:b2v_inst37|data[11]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.006      ; 3.055      ;
; -2.009 ; serial_to_parallel:b2v_inst37|bit_counter[3]                  ; serial_to_parallel:b2v_inst37|data[12]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.006      ; 3.055      ;
; -1.978 ; serial_to_parallel:b2v_inst37|bit_counter[2]                  ; serial_to_parallel:b2v_inst37|data[0]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.008      ; 3.026      ;
; -1.978 ; serial_to_parallel:b2v_inst37|bit_counter[2]                  ; serial_to_parallel:b2v_inst37|data[1]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.008      ; 3.026      ;
; -1.978 ; serial_to_parallel:b2v_inst37|bit_counter[2]                  ; serial_to_parallel:b2v_inst37|data[2]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.008      ; 3.026      ;
; -1.978 ; serial_to_parallel:b2v_inst37|bit_counter[2]                  ; serial_to_parallel:b2v_inst37|data[3]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.008      ; 3.026      ;
; -1.978 ; serial_to_parallel:b2v_inst37|bit_counter[2]                  ; serial_to_parallel:b2v_inst37|data[4]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.008      ; 3.026      ;
; -1.978 ; serial_to_parallel:b2v_inst37|bit_counter[2]                  ; serial_to_parallel:b2v_inst37|data[5]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.008      ; 3.026      ;
; -1.978 ; serial_to_parallel:b2v_inst37|bit_counter[2]                  ; serial_to_parallel:b2v_inst37|data[6]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.008      ; 3.026      ;
; -1.978 ; serial_to_parallel:b2v_inst37|bit_counter[2]                  ; serial_to_parallel:b2v_inst37|data[7]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.008      ; 3.026      ;
; -1.978 ; serial_to_parallel:b2v_inst37|bit_counter[2]                  ; serial_to_parallel:b2v_inst37|data[8]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.008      ; 3.026      ;
; -1.978 ; serial_to_parallel:b2v_inst37|bit_counter[2]                  ; serial_to_parallel:b2v_inst37|data[9]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.008      ; 3.026      ;
; -1.978 ; serial_to_parallel:b2v_inst37|bit_counter[2]                  ; serial_to_parallel:b2v_inst37|data[10]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.008      ; 3.026      ;
; -1.978 ; serial_to_parallel:b2v_inst37|bit_counter[2]                  ; serial_to_parallel:b2v_inst37|data[11]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.008      ; 3.026      ;
; -1.978 ; serial_to_parallel:b2v_inst37|bit_counter[2]                  ; serial_to_parallel:b2v_inst37|data[12]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.008      ; 3.026      ;
; -1.916 ; dsp_subsystem:dsp_instance|Echo_Machine:echo|outputSignal[9]  ; parallel_to_serial:b2v_inst38|data_buffer[9]  ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.500        ; -0.566     ; 1.890      ;
; -1.915 ; serial_to_parallel:b2v_inst37|bit_counter[1]                  ; serial_to_parallel:b2v_inst37|data[0]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.008      ; 2.963      ;
; -1.915 ; serial_to_parallel:b2v_inst37|bit_counter[1]                  ; serial_to_parallel:b2v_inst37|data[1]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.008      ; 2.963      ;
; -1.915 ; serial_to_parallel:b2v_inst37|bit_counter[1]                  ; serial_to_parallel:b2v_inst37|data[2]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.008      ; 2.963      ;
; -1.915 ; serial_to_parallel:b2v_inst37|bit_counter[1]                  ; serial_to_parallel:b2v_inst37|data[3]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.008      ; 2.963      ;
; -1.915 ; serial_to_parallel:b2v_inst37|bit_counter[1]                  ; serial_to_parallel:b2v_inst37|data[4]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.008      ; 2.963      ;
; -1.915 ; serial_to_parallel:b2v_inst37|bit_counter[1]                  ; serial_to_parallel:b2v_inst37|data[5]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.008      ; 2.963      ;
; -1.915 ; serial_to_parallel:b2v_inst37|bit_counter[1]                  ; serial_to_parallel:b2v_inst37|data[6]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.008      ; 2.963      ;
+--------+---------------------------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'i2c:b2v_inst|END_TR'                                                                                                                         ;
+--------+--------------------------------+--------------------------------+-----------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                        ; Launch Clock          ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------+-----------------------+---------------------+--------------+------------+------------+
; -2.182 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|address[1] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 3.222      ;
; -2.182 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|address[2] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 3.222      ;
; -2.182 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|address[3] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 3.222      ;
; -2.182 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|address[4] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 3.222      ;
; -2.182 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|address[5] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 3.222      ;
; -2.122 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|address[1] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 3.162      ;
; -2.122 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|address[2] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 3.162      ;
; -2.122 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|address[3] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 3.162      ;
; -2.122 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|address[4] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 3.162      ;
; -2.122 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|address[5] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 3.162      ;
; -2.053 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|address[1] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; -0.027     ; 3.066      ;
; -2.053 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|address[2] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; -0.027     ; 3.066      ;
; -2.053 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|address[3] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; -0.027     ; 3.066      ;
; -2.053 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|address[4] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; -0.027     ; 3.066      ;
; -2.053 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|address[5] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; -0.027     ; 3.066      ;
; -1.965 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|DATA_A[4]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; -0.026     ; 2.979      ;
; -1.883 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[1]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 2.923      ;
; -1.879 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|address[1] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 2.919      ;
; -1.879 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|address[2] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 2.919      ;
; -1.879 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|address[3] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 2.919      ;
; -1.879 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|address[4] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 2.919      ;
; -1.879 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|address[5] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 2.919      ;
; -1.878 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|DATA_A[1]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; -0.027     ; 2.891      ;
; -1.813 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|address[0] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.027      ; 2.880      ;
; -1.798 ; CLOCK_500:b2v_inst4|address[4] ; CLOCK_500:b2v_inst4|address[1] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 2.838      ;
; -1.798 ; CLOCK_500:b2v_inst4|address[4] ; CLOCK_500:b2v_inst4|address[2] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 2.838      ;
; -1.798 ; CLOCK_500:b2v_inst4|address[4] ; CLOCK_500:b2v_inst4|address[3] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 2.838      ;
; -1.798 ; CLOCK_500:b2v_inst4|address[4] ; CLOCK_500:b2v_inst4|address[4] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 2.838      ;
; -1.798 ; CLOCK_500:b2v_inst4|address[4] ; CLOCK_500:b2v_inst4|address[5] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 2.838      ;
; -1.753 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|address[0] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.027      ; 2.820      ;
; -1.684 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|address[0] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 2.724      ;
; -1.574 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[4]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.001      ; 2.615      ;
; -1.528 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|DATA_A[0]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; -0.027     ; 2.541      ;
; -1.510 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|address[0] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.027      ; 2.577      ;
; -1.500 ; CLOCK_500:b2v_inst4|vol[2]     ; CLOCK_500:b2v_inst4|DATA_A[2]  ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 0.500        ; 0.699      ; 2.739      ;
; -1.493 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[2]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 2.533      ;
; -1.488 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|DATA_A[2]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; -0.027     ; 2.501      ;
; -1.476 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[0]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 2.516      ;
; -1.462 ; CLOCK_500:b2v_inst4|address[5] ; CLOCK_500:b2v_inst4|address[1] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 2.502      ;
; -1.462 ; CLOCK_500:b2v_inst4|address[5] ; CLOCK_500:b2v_inst4|address[2] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 2.502      ;
; -1.462 ; CLOCK_500:b2v_inst4|address[5] ; CLOCK_500:b2v_inst4|address[3] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 2.502      ;
; -1.462 ; CLOCK_500:b2v_inst4|address[5] ; CLOCK_500:b2v_inst4|address[4] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 2.502      ;
; -1.462 ; CLOCK_500:b2v_inst4|address[5] ; CLOCK_500:b2v_inst4|address[5] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 2.502      ;
; -1.456 ; CLOCK_500:b2v_inst4|vol[1]     ; CLOCK_500:b2v_inst4|DATA_A[1]  ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 0.500        ; 0.699      ; 2.695      ;
; -1.367 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[0]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 2.407      ;
; -1.286 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[4]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.001      ; 2.327      ;
; -1.244 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[10] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.002      ; 2.286      ;
; -1.210 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[6]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.002      ; 2.252      ;
; -1.208 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[2]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 2.248      ;
; -1.208 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[1]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 2.248      ;
; -1.208 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[3]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; -0.002     ; 2.246      ;
; -1.196 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|DATA_A[6]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; -0.025     ; 2.211      ;
; -1.188 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|DATA_A[11] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; -0.025     ; 2.203      ;
; -1.188 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|DATA_A[12] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; -0.025     ; 2.203      ;
; -1.174 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[12] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.002      ; 2.216      ;
; -1.172 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[5]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; -0.002     ; 2.210      ;
; -1.146 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|DATA_A[3]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; -0.029     ; 2.157      ;
; -1.092 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[11] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.002      ; 2.134      ;
; -1.088 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[3]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; -0.002     ; 2.126      ;
; -1.081 ; CLOCK_500:b2v_inst4|vol[0]     ; CLOCK_500:b2v_inst4|DATA_A[0]  ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 0.500        ; 0.699      ; 2.320      ;
; -1.065 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|DATA_A[10] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.002      ; 2.107      ;
; -0.959 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|DATA_A[9]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; -0.027     ; 1.972      ;
; -0.952 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[5]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; -0.002     ; 1.990      ;
; -0.946 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[6]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.002      ; 1.988      ;
; -0.941 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[11] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.002      ; 1.983      ;
; -0.941 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[12] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.002      ; 1.983      ;
; -0.904 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[10] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.002      ; 1.946      ;
; -0.904 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[9]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 1.944      ;
; -0.807 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[9]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 1.847      ;
; -0.791 ; CLOCK_500:b2v_inst4|address[4] ; CLOCK_500:b2v_inst4|address[0] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.027      ; 1.858      ;
; -0.786 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|DATA_A[0]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 1.826      ;
; -0.721 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|DATA_A[12] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.002      ; 1.763      ;
; -0.715 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|DATA_A[11] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.002      ; 1.757      ;
; -0.542 ; CLOCK_500:b2v_inst4|vol[6]     ; CLOCK_500:b2v_inst4|DATA_A[6]  ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 0.500        ; 0.701      ; 1.783      ;
; -0.360 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|DATA_A[9]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 1.400      ;
; -0.304 ; CLOCK_500:b2v_inst4|address[5] ; CLOCK_500:b2v_inst4|address[0] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.027      ; 1.371      ;
; -0.210 ; CLOCK_500:b2v_inst4|vol[3]     ; CLOCK_500:b2v_inst4|DATA_A[3]  ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 0.500        ; 0.697      ; 1.447      ;
; -0.117 ; CLOCK_500:b2v_inst4|vol[5]     ; CLOCK_500:b2v_inst4|DATA_A[5]  ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 0.500        ; 0.697      ; 1.354      ;
; -0.109 ; CLOCK_500:b2v_inst4|vol[4]     ; CLOCK_500:b2v_inst4|DATA_A[4]  ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 0.500        ; 0.700      ; 1.349      ;
+--------+--------------------------------+--------------------------------+-----------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'keytr:b2v_inst1|KEYON'                                                                                                                 ;
+--------+----------------------------+----------------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node                    ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+----------------------------+-----------------------+-----------------------+--------------+------------+------------+
; -2.098 ; CLOCK_500:b2v_inst4|vol[1] ; CLOCK_500:b2v_inst4|vol[0] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 3.138      ;
; -2.098 ; CLOCK_500:b2v_inst4|vol[1] ; CLOCK_500:b2v_inst4|vol[1] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 3.138      ;
; -2.098 ; CLOCK_500:b2v_inst4|vol[1] ; CLOCK_500:b2v_inst4|vol[3] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 3.138      ;
; -2.098 ; CLOCK_500:b2v_inst4|vol[1] ; CLOCK_500:b2v_inst4|vol[4] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 3.138      ;
; -2.098 ; CLOCK_500:b2v_inst4|vol[1] ; CLOCK_500:b2v_inst4|vol[5] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 3.138      ;
; -2.098 ; CLOCK_500:b2v_inst4|vol[1] ; CLOCK_500:b2v_inst4|vol[6] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 3.138      ;
; -2.098 ; CLOCK_500:b2v_inst4|vol[1] ; CLOCK_500:b2v_inst4|vol[7] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 3.138      ;
; -2.098 ; CLOCK_500:b2v_inst4|vol[1] ; CLOCK_500:b2v_inst4|vol[2] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 3.138      ;
; -2.046 ; CLOCK_500:b2v_inst4|vol[3] ; CLOCK_500:b2v_inst4|vol[0] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 3.086      ;
; -2.046 ; CLOCK_500:b2v_inst4|vol[3] ; CLOCK_500:b2v_inst4|vol[1] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 3.086      ;
; -2.046 ; CLOCK_500:b2v_inst4|vol[3] ; CLOCK_500:b2v_inst4|vol[3] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 3.086      ;
; -2.046 ; CLOCK_500:b2v_inst4|vol[3] ; CLOCK_500:b2v_inst4|vol[4] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 3.086      ;
; -2.046 ; CLOCK_500:b2v_inst4|vol[3] ; CLOCK_500:b2v_inst4|vol[5] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 3.086      ;
; -2.046 ; CLOCK_500:b2v_inst4|vol[3] ; CLOCK_500:b2v_inst4|vol[6] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 3.086      ;
; -2.046 ; CLOCK_500:b2v_inst4|vol[3] ; CLOCK_500:b2v_inst4|vol[7] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 3.086      ;
; -2.046 ; CLOCK_500:b2v_inst4|vol[3] ; CLOCK_500:b2v_inst4|vol[2] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 3.086      ;
; -1.995 ; CLOCK_500:b2v_inst4|vol[6] ; CLOCK_500:b2v_inst4|vol[0] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 3.035      ;
; -1.995 ; CLOCK_500:b2v_inst4|vol[6] ; CLOCK_500:b2v_inst4|vol[1] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 3.035      ;
; -1.995 ; CLOCK_500:b2v_inst4|vol[6] ; CLOCK_500:b2v_inst4|vol[3] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 3.035      ;
; -1.995 ; CLOCK_500:b2v_inst4|vol[6] ; CLOCK_500:b2v_inst4|vol[4] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 3.035      ;
; -1.995 ; CLOCK_500:b2v_inst4|vol[6] ; CLOCK_500:b2v_inst4|vol[5] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 3.035      ;
; -1.995 ; CLOCK_500:b2v_inst4|vol[6] ; CLOCK_500:b2v_inst4|vol[6] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 3.035      ;
; -1.995 ; CLOCK_500:b2v_inst4|vol[6] ; CLOCK_500:b2v_inst4|vol[7] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 3.035      ;
; -1.995 ; CLOCK_500:b2v_inst4|vol[6] ; CLOCK_500:b2v_inst4|vol[2] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 3.035      ;
; -1.804 ; CLOCK_500:b2v_inst4|vol[7] ; CLOCK_500:b2v_inst4|vol[0] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 2.844      ;
; -1.804 ; CLOCK_500:b2v_inst4|vol[7] ; CLOCK_500:b2v_inst4|vol[1] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 2.844      ;
; -1.804 ; CLOCK_500:b2v_inst4|vol[7] ; CLOCK_500:b2v_inst4|vol[3] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 2.844      ;
; -1.804 ; CLOCK_500:b2v_inst4|vol[7] ; CLOCK_500:b2v_inst4|vol[4] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 2.844      ;
; -1.804 ; CLOCK_500:b2v_inst4|vol[7] ; CLOCK_500:b2v_inst4|vol[5] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 2.844      ;
; -1.804 ; CLOCK_500:b2v_inst4|vol[7] ; CLOCK_500:b2v_inst4|vol[6] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 2.844      ;
; -1.804 ; CLOCK_500:b2v_inst4|vol[7] ; CLOCK_500:b2v_inst4|vol[7] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 2.844      ;
; -1.804 ; CLOCK_500:b2v_inst4|vol[7] ; CLOCK_500:b2v_inst4|vol[2] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 2.844      ;
; -1.797 ; CLOCK_500:b2v_inst4|vol[0] ; CLOCK_500:b2v_inst4|vol[0] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 2.837      ;
; -1.797 ; CLOCK_500:b2v_inst4|vol[0] ; CLOCK_500:b2v_inst4|vol[1] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 2.837      ;
; -1.797 ; CLOCK_500:b2v_inst4|vol[0] ; CLOCK_500:b2v_inst4|vol[3] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 2.837      ;
; -1.797 ; CLOCK_500:b2v_inst4|vol[0] ; CLOCK_500:b2v_inst4|vol[4] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 2.837      ;
; -1.797 ; CLOCK_500:b2v_inst4|vol[0] ; CLOCK_500:b2v_inst4|vol[5] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 2.837      ;
; -1.797 ; CLOCK_500:b2v_inst4|vol[0] ; CLOCK_500:b2v_inst4|vol[6] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 2.837      ;
; -1.797 ; CLOCK_500:b2v_inst4|vol[0] ; CLOCK_500:b2v_inst4|vol[7] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 2.837      ;
; -1.797 ; CLOCK_500:b2v_inst4|vol[0] ; CLOCK_500:b2v_inst4|vol[2] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 2.837      ;
; -1.621 ; CLOCK_500:b2v_inst4|vol[2] ; CLOCK_500:b2v_inst4|vol[0] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 2.661      ;
; -1.621 ; CLOCK_500:b2v_inst4|vol[2] ; CLOCK_500:b2v_inst4|vol[1] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 2.661      ;
; -1.621 ; CLOCK_500:b2v_inst4|vol[2] ; CLOCK_500:b2v_inst4|vol[3] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 2.661      ;
; -1.621 ; CLOCK_500:b2v_inst4|vol[2] ; CLOCK_500:b2v_inst4|vol[4] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 2.661      ;
; -1.621 ; CLOCK_500:b2v_inst4|vol[2] ; CLOCK_500:b2v_inst4|vol[5] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 2.661      ;
; -1.621 ; CLOCK_500:b2v_inst4|vol[2] ; CLOCK_500:b2v_inst4|vol[6] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 2.661      ;
; -1.621 ; CLOCK_500:b2v_inst4|vol[2] ; CLOCK_500:b2v_inst4|vol[7] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 2.661      ;
; -1.621 ; CLOCK_500:b2v_inst4|vol[2] ; CLOCK_500:b2v_inst4|vol[2] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 2.661      ;
; -1.545 ; CLOCK_500:b2v_inst4|vol[4] ; CLOCK_500:b2v_inst4|vol[0] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 2.585      ;
; -1.545 ; CLOCK_500:b2v_inst4|vol[4] ; CLOCK_500:b2v_inst4|vol[1] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 2.585      ;
; -1.545 ; CLOCK_500:b2v_inst4|vol[4] ; CLOCK_500:b2v_inst4|vol[3] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 2.585      ;
; -1.545 ; CLOCK_500:b2v_inst4|vol[4] ; CLOCK_500:b2v_inst4|vol[4] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 2.585      ;
; -1.545 ; CLOCK_500:b2v_inst4|vol[4] ; CLOCK_500:b2v_inst4|vol[5] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 2.585      ;
; -1.545 ; CLOCK_500:b2v_inst4|vol[4] ; CLOCK_500:b2v_inst4|vol[6] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 2.585      ;
; -1.545 ; CLOCK_500:b2v_inst4|vol[4] ; CLOCK_500:b2v_inst4|vol[7] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 2.585      ;
; -1.545 ; CLOCK_500:b2v_inst4|vol[4] ; CLOCK_500:b2v_inst4|vol[2] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 2.585      ;
; -1.453 ; CLOCK_500:b2v_inst4|vol[5] ; CLOCK_500:b2v_inst4|vol[0] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 2.493      ;
; -1.453 ; CLOCK_500:b2v_inst4|vol[5] ; CLOCK_500:b2v_inst4|vol[1] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 2.493      ;
; -1.453 ; CLOCK_500:b2v_inst4|vol[5] ; CLOCK_500:b2v_inst4|vol[3] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 2.493      ;
; -1.453 ; CLOCK_500:b2v_inst4|vol[5] ; CLOCK_500:b2v_inst4|vol[4] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 2.493      ;
; -1.453 ; CLOCK_500:b2v_inst4|vol[5] ; CLOCK_500:b2v_inst4|vol[5] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 2.493      ;
; -1.453 ; CLOCK_500:b2v_inst4|vol[5] ; CLOCK_500:b2v_inst4|vol[6] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 2.493      ;
; -1.453 ; CLOCK_500:b2v_inst4|vol[5] ; CLOCK_500:b2v_inst4|vol[7] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 2.493      ;
; -1.453 ; CLOCK_500:b2v_inst4|vol[5] ; CLOCK_500:b2v_inst4|vol[2] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 2.493      ;
+--------+----------------------------+----------------------------+-----------------------+-----------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK_50'                                                                                                                                                   ;
+--------+-------------------------------------+-------------------------------------+------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                             ; Launch Clock                       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------+------------------------------------+-------------+--------------+------------+------------+
; -1.760 ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 2.800      ;
; -1.702 ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 2.742      ;
; -1.674 ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 2.714      ;
; -1.621 ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 2.661      ;
; -1.616 ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 2.656      ;
; -1.588 ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 2.628      ;
; -1.535 ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 2.575      ;
; -1.530 ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 2.570      ;
; -1.502 ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 2.542      ;
; -1.479 ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 2.519      ;
; -1.449 ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 2.489      ;
; -1.444 ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 2.484      ;
; -1.416 ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 2.456      ;
; -1.393 ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 2.433      ;
; -1.363 ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 2.403      ;
; -1.358 ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 2.398      ;
; -1.339 ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 2.379      ;
; -1.330 ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 2.370      ;
; -1.307 ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 2.347      ;
; -1.307 ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 2.347      ;
; -1.277 ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 2.317      ;
; -1.272 ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 2.312      ;
; -1.253 ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 2.293      ;
; -1.244 ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 2.284      ;
; -1.221 ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 2.261      ;
; -1.221 ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 2.261      ;
; -1.191 ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 2.231      ;
; -1.186 ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 2.226      ;
; -1.167 ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 2.207      ;
; -1.167 ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 2.207      ;
; -1.158 ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 2.198      ;
; -1.136 ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 2.176      ;
; -1.135 ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 2.175      ;
; -1.135 ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 2.175      ;
; -1.105 ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 2.145      ;
; -1.100 ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 2.140      ;
; -1.081 ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 2.121      ;
; -1.081 ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 2.121      ;
; -1.050 ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 2.090      ;
; -1.049 ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 2.089      ;
; -1.049 ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 2.089      ;
; -1.019 ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 2.059      ;
; -1.000 ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 2.040      ;
; -0.995 ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 2.035      ;
; -0.995 ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 2.035      ;
; -0.968 ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 2.008      ;
; -0.964 ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 2.004      ;
; -0.963 ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 2.003      ;
; -0.963 ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 2.003      ;
; -0.914 ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 1.954      ;
; -0.910 ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 1.950      ;
; -0.909 ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 1.949      ;
; -0.909 ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 1.949      ;
; -0.491 ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 1.531      ;
; -0.484 ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 1.524      ;
; -0.483 ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 1.523      ;
; -0.483 ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 1.523      ;
; -0.435 ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 1.475      ;
; -0.432 ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 1.472      ;
; -0.430 ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 1.470      ;
; -0.430 ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 1.470      ;
; -0.430 ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 1.470      ;
; -0.019 ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 1.059      ;
; 0.235  ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.805      ;
; 2.110  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_50    ; 0.500        ; 3.228      ; 1.962      ;
; 2.589  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_50    ; 0.500        ; 3.228      ; 1.483      ;
; 2.610  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_50    ; 1.000        ; 3.228      ; 1.962      ;
; 3.089  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_50    ; 1.000        ; 3.228      ; 1.483      ;
+--------+-------------------------------------+-------------------------------------+------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK_500:b2v_inst4|COUNTER_500[9]'                                                                                                                                         ;
+--------+-------------------------------------+-----------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                     ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-----------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; -4.521 ; i2c:b2v_inst|END_TR                 ; i2c:b2v_inst|END_TR         ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 4.716      ; 0.805      ;
; -4.021 ; i2c:b2v_inst|END_TR                 ; i2c:b2v_inst|END_TR         ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 4.716      ; 0.805      ;
; -2.196 ; i2c:b2v_inst|END_TR                 ; i2c:b2v_inst|SD_COUNTER[0]  ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 4.713      ; 3.127      ;
; -2.196 ; i2c:b2v_inst|END_TR                 ; i2c:b2v_inst|SD_COUNTER[1]  ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 4.713      ; 3.127      ;
; -2.196 ; i2c:b2v_inst|END_TR                 ; i2c:b2v_inst|SD_COUNTER[3]  ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 4.713      ; 3.127      ;
; -2.196 ; i2c:b2v_inst|END_TR                 ; i2c:b2v_inst|SD_COUNTER[5]  ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 4.713      ; 3.127      ;
; -2.196 ; i2c:b2v_inst|END_TR                 ; i2c:b2v_inst|SD_COUNTER[2]  ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 4.713      ; 3.127      ;
; -2.196 ; i2c:b2v_inst|END_TR                 ; i2c:b2v_inst|SD_COUNTER[4]  ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 4.713      ; 3.127      ;
; -1.696 ; i2c:b2v_inst|END_TR                 ; i2c:b2v_inst|SD_COUNTER[0]  ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 4.713      ; 3.127      ;
; -1.696 ; i2c:b2v_inst|END_TR                 ; i2c:b2v_inst|SD_COUNTER[1]  ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 4.713      ; 3.127      ;
; -1.696 ; i2c:b2v_inst|END_TR                 ; i2c:b2v_inst|SD_COUNTER[3]  ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 4.713      ; 3.127      ;
; -1.696 ; i2c:b2v_inst|END_TR                 ; i2c:b2v_inst|SD_COUNTER[5]  ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 4.713      ; 3.127      ;
; -1.696 ; i2c:b2v_inst|END_TR                 ; i2c:b2v_inst|SD_COUNTER[2]  ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 4.713      ; 3.127      ;
; -1.696 ; i2c:b2v_inst|END_TR                 ; i2c:b2v_inst|SD_COUNTER[4]  ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 4.713      ; 3.127      ;
; -0.980 ; keytr:b2v_inst1|KEYON               ; i2c:b2v_inst|SD[11]         ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 4.715      ; 4.345      ;
; -0.980 ; keytr:b2v_inst1|KEYON               ; i2c:b2v_inst|SD[10]         ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 4.715      ; 4.345      ;
; -0.980 ; keytr:b2v_inst1|KEYON               ; i2c:b2v_inst|SD[2]          ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 4.715      ; 4.345      ;
; -0.980 ; keytr:b2v_inst1|KEYON               ; i2c:b2v_inst|SD[1]          ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 4.715      ; 4.345      ;
; -0.980 ; keytr:b2v_inst1|KEYON               ; i2c:b2v_inst|SD[6]          ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 4.715      ; 4.345      ;
; -0.980 ; keytr:b2v_inst1|KEYON               ; i2c:b2v_inst|SD[12]         ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 4.715      ; 4.345      ;
; -0.665 ; keytr:b2v_inst1|KEYON               ; i2c:b2v_inst|SD[0]          ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 4.713      ; 4.658      ;
; -0.665 ; keytr:b2v_inst1|KEYON               ; i2c:b2v_inst|SD[9]          ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 4.713      ; 4.658      ;
; -0.480 ; keytr:b2v_inst1|KEYON               ; i2c:b2v_inst|SD[11]         ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 4.715      ; 4.345      ;
; -0.480 ; keytr:b2v_inst1|KEYON               ; i2c:b2v_inst|SD[10]         ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 4.715      ; 4.345      ;
; -0.480 ; keytr:b2v_inst1|KEYON               ; i2c:b2v_inst|SD[2]          ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 4.715      ; 4.345      ;
; -0.480 ; keytr:b2v_inst1|KEYON               ; i2c:b2v_inst|SD[1]          ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 4.715      ; 4.345      ;
; -0.480 ; keytr:b2v_inst1|KEYON               ; i2c:b2v_inst|SD[6]          ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 4.715      ; 4.345      ;
; -0.480 ; keytr:b2v_inst1|KEYON               ; i2c:b2v_inst|SD[12]         ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 4.715      ; 4.345      ;
; -0.361 ; keytr:b2v_inst1|KEYON               ; i2c:b2v_inst|SD[4]          ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 4.714      ; 4.963      ;
; -0.328 ; keytr:b2v_inst1|KEYON               ; i2c:b2v_inst|SD[3]          ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 4.711      ; 4.993      ;
; -0.328 ; keytr:b2v_inst1|KEYON               ; i2c:b2v_inst|SD[5]          ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 4.711      ; 4.993      ;
; -0.165 ; keytr:b2v_inst1|KEYON               ; i2c:b2v_inst|SD[0]          ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 4.713      ; 4.658      ;
; -0.165 ; keytr:b2v_inst1|KEYON               ; i2c:b2v_inst|SD[9]          ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 4.713      ; 4.658      ;
; 0.139  ; keytr:b2v_inst1|KEYON               ; i2c:b2v_inst|SD[4]          ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 4.714      ; 4.963      ;
; 0.172  ; keytr:b2v_inst1|KEYON               ; i2c:b2v_inst|SD[3]          ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 4.711      ; 4.993      ;
; 0.172  ; keytr:b2v_inst1|KEYON               ; i2c:b2v_inst|SD[5]          ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 4.711      ; 4.993      ;
; 0.487  ; CLOCK_500:b2v_inst4|DATA_A[4]       ; i2c:b2v_inst|SD[4]          ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 0.747      ; 1.040      ;
; 0.488  ; CLOCK_500:b2v_inst4|DATA_A[5]       ; i2c:b2v_inst|SD[5]          ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 0.747      ; 1.041      ;
; 0.492  ; CLOCK_500:b2v_inst4|DATA_A[3]       ; i2c:b2v_inst|SD[3]          ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 0.747      ; 1.045      ;
; 0.493  ; CLOCK_500:b2v_inst4|DATA_A[9]       ; i2c:b2v_inst|SD[9]          ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 0.747      ; 1.046      ;
; 0.497  ; CLOCK_500:b2v_inst4|DATA_A[0]       ; i2c:b2v_inst|SD[0]          ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 0.747      ; 1.050      ;
; 0.499  ; keytr:b2v_inst1|counter[10]         ; keytr:b2v_inst1|counter[10] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; keytr:b2v_inst1|counter[0]          ; keytr:b2v_inst1|counter[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; i2c:b2v_inst|SCLK                   ; i2c:b2v_inst|SCLK           ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; i2c:b2v_inst|SDO                    ; i2c:b2v_inst|SDO            ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.805      ;
; 0.650  ; CLOCK_500:b2v_inst4|DATA_A[6]       ; i2c:b2v_inst|SD[6]          ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 0.747      ; 1.203      ;
; 0.651  ; CLOCK_500:b2v_inst4|DATA_A[12]      ; i2c:b2v_inst|SD[12]         ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 0.747      ; 1.204      ;
; 0.655  ; CLOCK_500:b2v_inst4|DATA_A[11]      ; i2c:b2v_inst|SD[11]         ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 0.747      ; 1.208      ;
; 0.659  ; CLOCK_500:b2v_inst4|DATA_A[10]      ; i2c:b2v_inst|SD[10]         ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 0.747      ; 1.212      ;
; 0.741  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; i2c:b2v_inst|SD_COUNTER[0]  ; CLOCK_50                           ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 1.485      ; 2.532      ;
; 0.741  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; i2c:b2v_inst|SD_COUNTER[1]  ; CLOCK_50                           ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 1.485      ; 2.532      ;
; 0.741  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; i2c:b2v_inst|SD_COUNTER[3]  ; CLOCK_50                           ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 1.485      ; 2.532      ;
; 0.741  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; i2c:b2v_inst|SD_COUNTER[5]  ; CLOCK_50                           ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 1.485      ; 2.532      ;
; 0.741  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; i2c:b2v_inst|SD_COUNTER[2]  ; CLOCK_50                           ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 1.485      ; 2.532      ;
; 0.741  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; i2c:b2v_inst|SD_COUNTER[4]  ; CLOCK_50                           ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 1.485      ; 2.532      ;
; 0.775  ; i2c:b2v_inst|SD_COUNTER[5]          ; i2c:b2v_inst|SD_COUNTER[5]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 1.081      ;
; 0.951  ; CLOCK_500:b2v_inst4|DATA_A[1]       ; i2c:b2v_inst|SD[1]          ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 0.749      ; 1.506      ;
; 0.953  ; CLOCK_500:b2v_inst4|DATA_A[2]       ; i2c:b2v_inst|SD[2]          ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 0.749      ; 1.508      ;
; 1.151  ; i2c:b2v_inst|SD_COUNTER[4]          ; i2c:b2v_inst|SD_COUNTER[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 1.457      ;
; 1.156  ; i2c:b2v_inst|SD_COUNTER[2]          ; i2c:b2v_inst|SD_COUNTER[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 1.462      ;
; 1.176  ; keytr:b2v_inst1|counter[7]          ; keytr:b2v_inst1|counter[7]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 1.482      ;
; 1.177  ; keytr:b2v_inst1|counter[0]          ; keytr:b2v_inst1|counter[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 1.483      ;
; 1.177  ; keytr:b2v_inst1|counter[2]          ; keytr:b2v_inst1|counter[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 1.483      ;
; 1.177  ; keytr:b2v_inst1|counter[5]          ; keytr:b2v_inst1|counter[5]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 1.483      ;
; 1.177  ; keytr:b2v_inst1|counter[9]          ; keytr:b2v_inst1|counter[9]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 1.483      ;
; 1.224  ; keytr:b2v_inst1|counter[6]          ; keytr:b2v_inst1|counter[6]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 1.530      ;
; 1.225  ; keytr:b2v_inst1|counter[8]          ; keytr:b2v_inst1|counter[8]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 1.531      ;
; 1.230  ; keytr:b2v_inst1|counter[3]          ; keytr:b2v_inst1|counter[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 1.536      ;
; 1.231  ; keytr:b2v_inst1|counter[4]          ; keytr:b2v_inst1|counter[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 1.537      ;
; 1.237  ; keytr:b2v_inst1|counter[1]          ; keytr:b2v_inst1|counter[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 1.543      ;
; 1.248  ; i2c:b2v_inst|SD_COUNTER[3]          ; i2c:b2v_inst|SD_COUNTER[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 1.554      ;
; 1.491  ; i2c:b2v_inst|SD_COUNTER[1]          ; i2c:b2v_inst|SD_COUNTER[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 1.797      ;
; 1.568  ; keytr:b2v_inst1|counter[10]         ; keytr:b2v_inst1|counter[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 1.874      ;
; 1.568  ; keytr:b2v_inst1|counter[10]         ; keytr:b2v_inst1|counter[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 1.874      ;
; 1.568  ; keytr:b2v_inst1|counter[10]         ; keytr:b2v_inst1|counter[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 1.874      ;
; 1.568  ; keytr:b2v_inst1|counter[10]         ; keytr:b2v_inst1|counter[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 1.874      ;
; 1.568  ; keytr:b2v_inst1|counter[10]         ; keytr:b2v_inst1|counter[5]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 1.874      ;
; 1.568  ; keytr:b2v_inst1|counter[10]         ; keytr:b2v_inst1|counter[6]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 1.874      ;
; 1.568  ; keytr:b2v_inst1|counter[10]         ; keytr:b2v_inst1|counter[7]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 1.874      ;
; 1.568  ; keytr:b2v_inst1|counter[10]         ; keytr:b2v_inst1|counter[8]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 1.874      ;
; 1.568  ; keytr:b2v_inst1|counter[10]         ; keytr:b2v_inst1|counter[9]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 1.874      ;
; 1.568  ; keytr:b2v_inst1|counter[10]         ; keytr:b2v_inst1|counter[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 1.874      ;
; 1.655  ; keytr:b2v_inst1|counter[0]          ; keytr:b2v_inst1|counter[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 1.961      ;
; 1.655  ; keytr:b2v_inst1|counter[7]          ; keytr:b2v_inst1|counter[8]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 1.961      ;
; 1.656  ; keytr:b2v_inst1|counter[2]          ; keytr:b2v_inst1|counter[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 1.962      ;
; 1.664  ; i2c:b2v_inst|SD_COUNTER[4]          ; i2c:b2v_inst|SD_COUNTER[5]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 1.970      ;
; 1.669  ; i2c:b2v_inst|SD_COUNTER[2]          ; i2c:b2v_inst|SD_COUNTER[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 1.975      ;
; 1.704  ; keytr:b2v_inst1|counter[6]          ; keytr:b2v_inst1|counter[7]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 2.010      ;
; 1.705  ; keytr:b2v_inst1|counter[8]          ; keytr:b2v_inst1|counter[9]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 2.011      ;
; 1.710  ; keytr:b2v_inst1|counter[3]          ; keytr:b2v_inst1|counter[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 2.016      ;
; 1.711  ; keytr:b2v_inst1|counter[4]          ; keytr:b2v_inst1|counter[5]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 2.017      ;
; 1.714  ; keytr:b2v_inst1|counter[1]          ; keytr:b2v_inst1|counter[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 2.020      ;
; 1.724  ; i2c:b2v_inst|SD_COUNTER[3]          ; i2c:b2v_inst|SD_COUNTER[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 2.030      ;
; 1.741  ; keytr:b2v_inst1|counter[0]          ; keytr:b2v_inst1|counter[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 2.047      ;
; 1.741  ; keytr:b2v_inst1|counter[7]          ; keytr:b2v_inst1|counter[9]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 2.047      ;
; 1.742  ; keytr:b2v_inst1|counter[2]          ; keytr:b2v_inst1|counter[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 2.048      ;
; 1.755  ; i2c:b2v_inst|SD_COUNTER[2]          ; i2c:b2v_inst|SD_COUNTER[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 2.061      ;
; 1.766  ; keytr:b2v_inst1|counter[5]          ; keytr:b2v_inst1|counter[6]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 2.072      ;
; 1.786  ; i2c:b2v_inst|SD_COUNTER[0]          ; i2c:b2v_inst|SD_COUNTER[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 2.092      ;
; 1.790  ; keytr:b2v_inst1|counter[6]          ; keytr:b2v_inst1|counter[8]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 2.096      ;
+--------+-------------------------------------+-----------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK_50'                                                                                                                                                    ;
+--------+-------------------------------------+-------------------------------------+------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                             ; Launch Clock                       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------+------------------------------------+-------------+--------------+------------+------------+
; -2.355 ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_50    ; 0.000        ; 3.228      ; 1.483      ;
; -1.876 ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_50    ; 0.000        ; 3.228      ; 1.962      ;
; -1.855 ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_50    ; -0.500       ; 3.228      ; 1.483      ;
; -1.376 ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_50    ; -0.500       ; 3.228      ; 1.962      ;
; 0.499  ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.805      ;
; 0.753  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 1.059      ;
; 1.164  ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 1.470      ;
; 1.164  ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 1.470      ;
; 1.164  ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 1.470      ;
; 1.166  ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 1.472      ;
; 1.169  ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 1.475      ;
; 1.217  ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 1.523      ;
; 1.217  ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 1.523      ;
; 1.218  ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 1.524      ;
; 1.225  ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 1.531      ;
; 1.643  ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 1.949      ;
; 1.643  ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 1.949      ;
; 1.644  ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 1.950      ;
; 1.648  ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 1.954      ;
; 1.697  ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 2.003      ;
; 1.697  ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 2.003      ;
; 1.698  ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 2.004      ;
; 1.702  ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 2.008      ;
; 1.729  ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 2.035      ;
; 1.729  ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 2.035      ;
; 1.734  ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 2.040      ;
; 1.753  ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 2.059      ;
; 1.783  ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 2.089      ;
; 1.783  ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 2.089      ;
; 1.784  ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 2.090      ;
; 1.815  ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 2.121      ;
; 1.815  ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 2.121      ;
; 1.834  ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 2.140      ;
; 1.839  ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 2.145      ;
; 1.869  ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 2.175      ;
; 1.869  ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 2.175      ;
; 1.870  ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 2.176      ;
; 1.892  ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 2.198      ;
; 1.901  ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 2.207      ;
; 1.901  ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 2.207      ;
; 1.920  ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 2.226      ;
; 1.925  ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 2.231      ;
; 1.955  ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 2.261      ;
; 1.955  ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 2.261      ;
; 1.978  ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 2.284      ;
; 1.987  ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 2.293      ;
; 2.006  ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 2.312      ;
; 2.011  ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 2.317      ;
; 2.041  ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 2.347      ;
; 2.041  ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 2.347      ;
; 2.064  ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 2.370      ;
; 2.073  ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 2.379      ;
; 2.092  ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 2.398      ;
; 2.097  ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 2.403      ;
; 2.127  ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 2.433      ;
; 2.150  ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 2.456      ;
; 2.178  ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 2.484      ;
; 2.183  ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 2.489      ;
; 2.213  ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 2.519      ;
; 2.236  ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 2.542      ;
; 2.264  ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 2.570      ;
; 2.269  ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 2.575      ;
; 2.322  ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 2.628      ;
; 2.350  ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 2.656      ;
; 2.355  ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 2.661      ;
; 2.408  ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 2.714      ;
; 2.436  ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 2.742      ;
; 2.494  ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 2.800      ;
+--------+-------------------------------------+-------------------------------------+------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'AUD_ADCLRCK'                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                     ; To Node                                                                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.546 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[4][13]~_Duplicate_1                                                                                            ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[5][13]~_Duplicate_1                                                                                                                                 ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 3.123      ; 1.883      ;
; -1.277 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[54][5]                                                                                                         ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[55][5]                                                                                                                                              ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 2.985      ; 2.014      ;
; -1.270 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[22][0]~_Duplicate_1                                                                                            ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[23][0]~_Duplicate_1                                                                                                                                 ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 2.828      ; 1.864      ;
; -1.234 ; serial_to_parallel:b2v_inst37|data[2]                                                                                                                         ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[0][2]~_Duplicate_1                                                                                                                                  ; AUD_BCLK     ; AUD_ADCLRCK ; -0.500       ; 3.116      ; 1.688      ;
; -1.217 ; serial_to_parallel:b2v_inst37|data[5]                                                                                                                         ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[0][5]~_Duplicate_1                                                                                                                                  ; AUD_BCLK     ; AUD_ADCLRCK ; -0.500       ; 3.301      ; 1.890      ;
; -1.208 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[52][6]                                                                                                         ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[53][6]                                                                                                                                              ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 2.602      ; 1.700      ;
; -1.152 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[57][5]                                                                                                         ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[58][5]                                                                                                                                              ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 2.623      ; 1.777      ;
; -1.049 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[11][15]~_Duplicate_1                                                                                           ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[12][15]~_Duplicate_1                                                                                                                                ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 2.548      ; 1.805      ;
; -0.986 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[5][7]~_Duplicate_1                                                                                             ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[6][7]~_Duplicate_1                                                                                                                                  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 2.613      ; 1.933      ;
; -0.841 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[52][13]                                                                                                        ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[53][13]                                                                                                                                             ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 2.601      ; 2.066      ;
; -0.839 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[33][13]~_Duplicate_1                                                                                           ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[34][13]~_Duplicate_1                                                                                                                                ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 2.733      ; 2.200      ;
; -0.775 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[14][8]~_Duplicate_1                                                                                            ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[15][8]~_Duplicate_1                                                                                                                                 ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 2.420      ; 1.951      ;
; -0.746 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[52][10]                                                                                                        ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[53][10]                                                                                                                                             ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 2.606      ; 2.166      ;
; -0.728 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[9][9]~_Duplicate_1                                                                                             ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[10][9]~_Duplicate_1                                                                                                                                 ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 2.601      ; 2.179      ;
; -0.664 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[29][10]~_Duplicate_1                                                                                           ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[30][10]~_Duplicate_1                                                                                                                                ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 2.219      ; 1.861      ;
; -0.437 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[20][11]~_Duplicate_1                                                                                           ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[21][11]~_Duplicate_1                                                                                                                                ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 2.413      ; 2.282      ;
; -0.424 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[13][13]~_Duplicate_1                                                                                           ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[14][13]~_Duplicate_1                                                                                                                                ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 2.739      ; 2.621      ;
; -0.367 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[31][2]~_Duplicate_1                                                                                            ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[32][2]~_Duplicate_1                                                                                                                                 ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 2.525      ; 2.464      ;
; -0.353 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[1][0]~_Duplicate_1                                                                                             ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[2][0]~_Duplicate_1                                                                                                                                  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 2.332      ; 2.285      ;
; -0.331 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[19][0]~_Duplicate_1                                                                                            ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[20][0]~_Duplicate_1                                                                                                                                 ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 3.001      ; 2.976      ;
; -0.320 ; serial_to_parallel:b2v_inst37|data[7]                                                                                                                         ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[0][7]~_Duplicate_1                                                                                                                                  ; AUD_BCLK     ; AUD_ADCLRCK ; -0.500       ; 3.239      ; 2.725      ;
; -0.249 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[9][2]~_Duplicate_1                                                                                             ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[10][2]~_Duplicate_1                                                                                                                                 ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 2.672      ; 2.729      ;
; -0.174 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[3][15]~_Duplicate_1                                                                                            ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[4][15]~_Duplicate_1                                                                                                                                 ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 2.526      ; 2.658      ;
; -0.125 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[16][7]~_Duplicate_1                                                                                            ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[17][7]~_Duplicate_1                                                                                                                                 ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 2.445      ; 2.626      ;
; -0.084 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[51][7]                                                                                                         ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[52][7]                                                                                                                                              ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 2.691      ; 2.913      ;
; -0.077 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[51][8]                                                                                                         ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[52][8]                                                                                                                                              ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 2.529      ; 2.758      ;
; -0.019 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[50][14]                                                                                                        ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[51][14]                                                                                                                                             ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 2.332      ; 2.619      ;
; 0.125  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[55][6]                                                                                                         ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[56][6]                                                                                                                                              ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 2.652      ; 3.083      ;
; 0.167  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[54][1]                                                                                                         ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[55][1]                                                                                                                                              ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 2.686      ; 3.159      ;
; 0.242  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[13][4]~_Duplicate_1                                                                                            ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[14][4]~_Duplicate_1                                                                                                                                 ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 2.528      ; 3.076      ;
; 0.278  ; serial_to_parallel:b2v_inst37|data[8]                                                                                                                         ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[0][8]~_Duplicate_1                                                                                                                                  ; AUD_BCLK     ; AUD_ADCLRCK ; -0.500       ; 3.266      ; 3.350      ;
; 0.341  ; serial_to_parallel:b2v_inst37|data[13]                                                                                                                        ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[0][13]~_Duplicate_1                                                                                                                                 ; AUD_BCLK     ; AUD_ADCLRCK ; -0.500       ; 2.017      ; 2.164      ;
; 0.350  ; serial_to_parallel:b2v_inst37|data[15]                                                                                                                        ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[0][15]~_Duplicate_1                                                                                                                                 ; AUD_BCLK     ; AUD_ADCLRCK ; -0.500       ; 2.149      ; 2.305      ;
; 0.380  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[57][13]                                                                                                        ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[58][13]                                                                                                                                             ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 2.526      ; 3.212      ;
; 0.426  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[29][11]~_Duplicate_1                                                                                           ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[30][11]~_Duplicate_1                                                                                                                                ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 3.163      ; 3.895      ;
; 0.462  ; dsp_subsystem:dsp_instance|Echo_Machine:echo|outputTap[7]                                                                                                     ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|ram_block3a2~porta_datain_reg5    ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 2.273      ; 3.002      ;
; 0.465  ; dsp_subsystem:dsp_instance|Echo_Machine:echo|outputTap[13]                                                                                                    ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|ram_block3a2~porta_datain_reg11   ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 2.276      ; 3.008      ;
; 0.481  ; dsp_subsystem:dsp_instance|Echo_Machine:echo|outputSignal[4]                                                                                                  ; dsp_subsystem:dsp_instance|Echo_Machine:echo|outputTap[4]                                                                                                                                          ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.566      ; 1.353      ;
; 0.485  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[57][12]                                                                                                        ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[58][12]                                                                                                                                             ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 2.601      ; 3.392      ;
; 0.510  ; dsp_subsystem:dsp_instance|Echo_Machine:echo|outputTap[3]                                                                                                     ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|ram_block3a2~porta_datain_reg1    ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 1.998      ; 2.775      ;
; 0.532  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[59][7]                                                                                                         ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[60][7]                                                                                                                                              ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 2.567      ; 3.405      ;
; 0.576  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[3][10]~_Duplicate_1                                                                                            ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[4][10]~_Duplicate_1                                                                                                                                 ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 2.658      ; 3.540      ;
; 0.616  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[57][2]                                                                                                         ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[58][2]                                                                                                                                              ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 2.623      ; 3.545      ;
; 0.633  ; dsp_subsystem:dsp_instance|Echo_Machine:echo|outputSignal[2]                                                                                                  ; dsp_subsystem:dsp_instance|Echo_Machine:echo|outputTap[2]                                                                                                                                          ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.566      ; 1.505      ;
; 0.633  ; serial_to_parallel:b2v_inst37|data[11]                                                                                                                        ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[0][11]~_Duplicate_1                                                                                                                                 ; AUD_BCLK     ; AUD_ADCLRCK ; -0.500       ; 3.307      ; 3.746      ;
; 0.694  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[2][6]~_Duplicate_1                                                                                             ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[3][6]~_Duplicate_1                                                                                                                                  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 2.384      ; 3.384      ;
; 0.728  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[51][15]                                                                                                        ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[52][15]                                                                                                                                             ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 2.257      ; 3.291      ;
; 0.734  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[51][14]                                                                                                        ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[52][14]                                                                                                                                             ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.040      ;
; 0.734  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[57][0]                                                                                                         ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[58][0]                                                                                                                                              ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.040      ;
; 0.741  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[12][1]~_Duplicate_1                                                                                            ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[13][1]~_Duplicate_1                                                                                                                                 ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.047      ;
; 0.741  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[6][15]~_Duplicate_1                                                                                            ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[7][15]~_Duplicate_1                                                                                                                                 ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.047      ;
; 0.741  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[11][0]~_Duplicate_1                                                                                            ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[12][0]~_Duplicate_1                                                                                                                                 ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.047      ;
; 0.742  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[4][1]~_Duplicate_1                                                                                             ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[5][1]~_Duplicate_1                                                                                                                                  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.048      ;
; 0.742  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[25][2]~_Duplicate_1                                                                                            ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[26][2]~_Duplicate_1                                                                                                                                 ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.048      ;
; 0.742  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[17][6]~_Duplicate_1                                                                                            ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[18][6]~_Duplicate_1                                                                                                                                 ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.048      ;
; 0.742  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[6][8]~_Duplicate_1                                                                                             ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[7][8]~_Duplicate_1                                                                                                                                  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.048      ;
; 0.742  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[17][12]~_Duplicate_1                                                                                           ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[18][12]~_Duplicate_1                                                                                                                                ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.048      ;
; 0.742  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[30][15]~_Duplicate_1                                                                                           ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[31][15]~_Duplicate_1                                                                                                                                ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.048      ;
; 0.743  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[2][1]~_Duplicate_1                                                                                             ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[3][1]~_Duplicate_1                                                                                                                                  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.049      ;
; 0.743  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[24][2]~_Duplicate_1                                                                                            ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[25][2]~_Duplicate_1                                                                                                                                 ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.049      ;
; 0.743  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[25][5]~_Duplicate_1                                                                                            ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[26][5]~_Duplicate_1                                                                                                                                 ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.049      ;
; 0.743  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[3][7]~_Duplicate_1                                                                                             ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[4][7]~_Duplicate_1                                                                                                                                  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.049      ;
; 0.743  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[27][12]~_Duplicate_1                                                                                           ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[28][12]~_Duplicate_1                                                                                                                                ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.049      ;
; 0.743  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[5][15]~_Duplicate_1                                                                                            ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[6][15]~_Duplicate_1                                                                                                                                 ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.049      ;
; 0.743  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[15][15]~_Duplicate_1                                                                                           ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[16][15]~_Duplicate_1                                                                                                                                ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.049      ;
; 0.744  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[8][13]~_Duplicate_1                                                                                            ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[9][13]~_Duplicate_1                                                                                                                                 ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.050      ;
; 0.744  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[24][15]~_Duplicate_1                                                                                           ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[25][15]~_Duplicate_1                                                                                                                                ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.050      ;
; 0.744  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[33][14]~_Duplicate_1                                                                                           ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[34][14]~_Duplicate_1                                                                                                                                ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.050      ;
; 0.745  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[28][8]~_Duplicate_1                                                                                            ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[29][8]~_Duplicate_1                                                                                                                                 ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.051      ;
; 0.746  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[28][12]~_Duplicate_1                                                                                           ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[29][12]~_Duplicate_1                                                                                                                                ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.052      ;
; 0.747  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[27][2]~_Duplicate_1                                                                                            ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[28][2]~_Duplicate_1                                                                                                                                 ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.053      ;
; 0.747  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[5][6]~_Duplicate_1                                                                                             ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[6][6]~_Duplicate_1                                                                                                                                  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.053      ;
; 0.747  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[30][8]~_Duplicate_1                                                                                            ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[31][8]~_Duplicate_1                                                                                                                                 ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.053      ;
; 0.747  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[21][14]~_Duplicate_1                                                                                           ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[22][14]~_Duplicate_1                                                                                                                                ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.053      ;
; 0.748  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[26][15]~_Duplicate_1                                                                                           ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[27][15]~_Duplicate_1                                                                                                                                ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.054      ;
; 0.749  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[31][3]~_Duplicate_1                                                                                            ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[32][3]~_Duplicate_1                                                                                                                                 ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.055      ;
; 0.749  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[2][7]~_Duplicate_1                                                                                             ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[3][7]~_Duplicate_1                                                                                                                                  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.055      ;
; 0.749  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[3][8]~_Duplicate_1                                                                                             ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[4][8]~_Duplicate_1                                                                                                                                  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.055      ;
; 0.750  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[32][1]~_Duplicate_1                                                                                            ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[33][1]~_Duplicate_1                                                                                                                                 ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.056      ;
; 0.750  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[28][10]~_Duplicate_1                                                                                           ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[29][10]~_Duplicate_1                                                                                                                                ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.056      ;
; 0.750  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[48][7]                                                                                                         ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[49][7]                                                                                                                                              ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.056      ;
; 0.750  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[48][0]                                                                                                         ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[49][0]                                                                                                                                              ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.056      ;
; 0.750  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[52][9]                                                                                                         ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[53][9]                                                                                                                                              ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.056      ;
; 0.751  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[0][2]~_Duplicate_1                                                                                             ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[1][2]~_Duplicate_1                                                                                                                                  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.057      ;
; 0.751  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[32][2]~_Duplicate_1                                                                                            ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[33][2]~_Duplicate_1                                                                                                                                 ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.057      ;
; 0.752  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[8][15]~_Duplicate_1                                                                                            ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[9][15]~_Duplicate_1                                                                                                                                 ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.058      ;
; 0.752  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[3][0]~_Duplicate_1                                                                                             ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[4][0]~_Duplicate_1                                                                                                                                  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.058      ;
; 0.753  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[2][2]~_Duplicate_1                                                                                             ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[3][2]~_Duplicate_1                                                                                                                                  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.059      ;
; 0.753  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[15][6]~_Duplicate_1                                                                                            ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[16][6]~_Duplicate_1                                                                                                                                 ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.059      ;
; 0.754  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[9][3]~_Duplicate_1                                                                                             ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[10][3]~_Duplicate_1                                                                                                                                 ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.060      ;
; 0.754  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[26][5]~_Duplicate_1                                                                                            ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[27][5]~_Duplicate_1                                                                                                                                 ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.060      ;
; 0.755  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[1][2]~_Duplicate_1                                                                                             ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[2][2]~_Duplicate_1                                                                                                                                  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.061      ;
; 0.770  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[11][6]~_Duplicate_1                                                                                            ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[12][6]~_Duplicate_1                                                                                                                                 ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.076      ;
; 0.772  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[3][11]~_Duplicate_1                                                                                            ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[4][11]~_Duplicate_1                                                                                                                                 ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 2.356      ; 3.434      ;
; 0.772  ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|cntr_emf:cntr1|safe_q[4] ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|ram_block3a508~portb_address_reg4 ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 1.553      ; 2.592      ;
; 0.776  ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|cntr_emf:cntr1|safe_q[0] ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|ram_block3a508~portb_address_reg0 ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 1.553      ; 2.596      ;
; 0.778  ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|cntr_emf:cntr1|safe_q[3] ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|ram_block3a508~portb_address_reg3 ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 1.553      ; 2.598      ;
; 0.788  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[23][3]~_Duplicate_1                                                                                            ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[24][3]~_Duplicate_1                                                                                                                                 ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 2.451      ; 3.545      ;
; 0.811  ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|cntr_emf:cntr1|safe_q[2] ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|ram_block3a508~portb_address_reg2 ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 1.553      ; 2.631      ;
; 0.815  ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|cntr_emf:cntr1|safe_q[4] ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|ram_block3a508~porta_address_reg4 ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 1.510      ; 2.592      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'AUD_BCLK'                                                                                                                                                              ;
+-------+------------------------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                  ; To Node                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.499 ; serial_to_parallel:b2v_inst37|bit_counter[1]               ; serial_to_parallel:b2v_inst37|bit_counter[1]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; serial_to_parallel:b2v_inst37|bit_counter[0]               ; serial_to_parallel:b2v_inst37|bit_counter[0]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; serial_to_parallel:b2v_inst37|bit_counter[2]               ; serial_to_parallel:b2v_inst37|bit_counter[2]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; serial_to_parallel:b2v_inst37|bit_counter[3]               ; serial_to_parallel:b2v_inst37|bit_counter[3]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; parallel_to_serial:b2v_inst38|bit_counter[1]               ; parallel_to_serial:b2v_inst38|bit_counter[1]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; parallel_to_serial:b2v_inst38|bit_counter[0]               ; parallel_to_serial:b2v_inst38|bit_counter[0]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; parallel_to_serial:b2v_inst38|bit_counter[2]               ; parallel_to_serial:b2v_inst38|bit_counter[2]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; parallel_to_serial:b2v_inst38|bit_counter[3]               ; parallel_to_serial:b2v_inst38|bit_counter[3]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; parallel_to_serial:b2v_inst38|data_buffer[15]              ; parallel_to_serial:b2v_inst38|data_buffer[15] ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.751 ; serial_to_parallel:b2v_inst37|data[7]                      ; serial_to_parallel:b2v_inst37|data[8]         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.057      ;
; 0.756 ; serial_to_parallel:b2v_inst37|data[13]                     ; serial_to_parallel:b2v_inst37|data[14]        ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.062      ;
; 0.759 ; serial_to_parallel:b2v_inst37|bit_counter[0]               ; serial_to_parallel:b2v_inst37|bit_counter[1]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.065      ;
; 0.759 ; serial_to_parallel:b2v_inst37|bit_counter[0]               ; serial_to_parallel:b2v_inst37|bit_counter[2]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.065      ;
; 0.763 ; parallel_to_serial:b2v_inst38|bit_counter[0]               ; parallel_to_serial:b2v_inst38|bit_counter[2]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.069      ;
; 0.765 ; parallel_to_serial:b2v_inst38|bit_counter[0]               ; parallel_to_serial:b2v_inst38|bit_counter[1]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.071      ;
; 0.907 ; serial_to_parallel:b2v_inst37|data[0]                      ; serial_to_parallel:b2v_inst37|data[1]         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.213      ;
; 0.916 ; serial_to_parallel:b2v_inst37|data[3]                      ; serial_to_parallel:b2v_inst37|data[4]         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.222      ;
; 0.918 ; parallel_to_serial:b2v_inst38|lrclk_d1                     ; serial_to_parallel:b2v_inst37|lrclk_d2        ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.224      ;
; 0.925 ; serial_to_parallel:b2v_inst37|data[5]                      ; serial_to_parallel:b2v_inst37|data[6]         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.231      ;
; 1.068 ; serial_to_parallel:b2v_inst37|bit_counter[2]               ; serial_to_parallel:b2v_inst37|bit_counter[3]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.002      ; 1.376      ;
; 1.083 ; serial_to_parallel:b2v_inst37|data[4]                      ; serial_to_parallel:b2v_inst37|data[5]         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.389      ;
; 1.176 ; serial_to_parallel:b2v_inst37|bit_counter[1]               ; serial_to_parallel:b2v_inst37|bit_counter[0]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.482      ;
; 1.177 ; serial_to_parallel:b2v_inst37|bit_counter[1]               ; serial_to_parallel:b2v_inst37|bit_counter[2]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.483      ;
; 1.215 ; parallel_to_serial:b2v_inst38|bit_counter[1]               ; parallel_to_serial:b2v_inst38|bit_counter[2]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.521      ;
; 1.218 ; parallel_to_serial:b2v_inst38|bit_counter[1]               ; parallel_to_serial:b2v_inst38|bit_counter[3]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.524      ;
; 1.243 ; AUD_ADCLRCK                                                ; parallel_to_serial:b2v_inst38|lrclk_d1        ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.000        ; 3.011      ; 4.560      ;
; 1.374 ; AUD_ADCLRCK                                                ; parallel_to_serial:b2v_inst38|bit_counter[0]  ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.000        ; 4.142      ; 5.822      ;
; 1.375 ; AUD_ADCLRCK                                                ; parallel_to_serial:b2v_inst38|data_buffer[15] ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.000        ; 4.142      ; 5.823      ;
; 1.443 ; AUD_ADCLRCK                                                ; parallel_to_serial:b2v_inst38|data            ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.000        ; 4.142      ; 5.891      ;
; 1.497 ; serial_to_parallel:b2v_inst37|bit_counter[0]               ; serial_to_parallel:b2v_inst37|bit_counter[3]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.002      ; 1.805      ;
; 1.547 ; serial_to_parallel:b2v_inst37|data[9]                      ; serial_to_parallel:b2v_inst37|data[10]        ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.853      ;
; 1.548 ; serial_to_parallel:b2v_inst37|data[8]                      ; serial_to_parallel:b2v_inst37|data[9]         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.854      ;
; 1.558 ; AUD_ADCLRCK                                                ; parallel_to_serial:b2v_inst38|data_buffer[10] ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.000        ; 4.115      ; 5.979      ;
; 1.558 ; AUD_ADCLRCK                                                ; parallel_to_serial:b2v_inst38|data_buffer[6]  ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.000        ; 4.115      ; 5.979      ;
; 1.558 ; AUD_ADCLRCK                                                ; parallel_to_serial:b2v_inst38|data_buffer[2]  ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.000        ; 4.115      ; 5.979      ;
; 1.558 ; AUD_ADCLRCK                                                ; parallel_to_serial:b2v_inst38|data_buffer[14] ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.000        ; 4.115      ; 5.979      ;
; 1.558 ; AUD_ADCLRCK                                                ; parallel_to_serial:b2v_inst38|data_buffer[8]  ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.000        ; 4.115      ; 5.979      ;
; 1.558 ; AUD_ADCLRCK                                                ; parallel_to_serial:b2v_inst38|data_buffer[4]  ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.000        ; 4.115      ; 5.979      ;
; 1.558 ; AUD_ADCLRCK                                                ; parallel_to_serial:b2v_inst38|data_buffer[0]  ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.000        ; 4.115      ; 5.979      ;
; 1.558 ; AUD_ADCLRCK                                                ; parallel_to_serial:b2v_inst38|data_buffer[12] ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.000        ; 4.115      ; 5.979      ;
; 1.565 ; AUD_ADCLRCK                                                ; parallel_to_serial:b2v_inst38|data_buffer[5]  ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.000        ; 4.121      ; 5.992      ;
; 1.565 ; AUD_ADCLRCK                                                ; parallel_to_serial:b2v_inst38|data_buffer[9]  ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.000        ; 4.121      ; 5.992      ;
; 1.565 ; AUD_ADCLRCK                                                ; parallel_to_serial:b2v_inst38|data_buffer[1]  ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.000        ; 4.121      ; 5.992      ;
; 1.565 ; AUD_ADCLRCK                                                ; parallel_to_serial:b2v_inst38|data_buffer[13] ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.000        ; 4.121      ; 5.992      ;
; 1.565 ; AUD_ADCLRCK                                                ; parallel_to_serial:b2v_inst38|data_buffer[11] ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.000        ; 4.121      ; 5.992      ;
; 1.565 ; AUD_ADCLRCK                                                ; parallel_to_serial:b2v_inst38|data_buffer[7]  ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.000        ; 4.121      ; 5.992      ;
; 1.565 ; AUD_ADCLRCK                                                ; parallel_to_serial:b2v_inst38|data_buffer[3]  ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.000        ; 4.121      ; 5.992      ;
; 1.567 ; serial_to_parallel:b2v_inst37|data[2]                      ; serial_to_parallel:b2v_inst37|data[3]         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.873      ;
; 1.577 ; serial_to_parallel:b2v_inst37|bit_counter[1]               ; serial_to_parallel:b2v_inst37|bit_counter[3]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.002      ; 1.885      ;
; 1.703 ; serial_to_parallel:b2v_inst37|lrclk_d2                     ; serial_to_parallel:b2v_inst37|bit_counter[0]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; -0.002     ; 2.007      ;
; 1.743 ; AUD_ADCLRCK                                                ; parallel_to_serial:b2v_inst38|lrclk_d1        ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; 3.011      ; 4.560      ;
; 1.761 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[12] ; parallel_to_serial:b2v_inst38|data_buffer[12] ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; -0.210     ; 1.357      ;
; 1.766 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[10] ; parallel_to_serial:b2v_inst38|data_buffer[10] ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; -0.210     ; 1.362      ;
; 1.831 ; serial_to_parallel:b2v_inst37|data[14]                     ; serial_to_parallel:b2v_inst37|data[15]        ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; -0.055     ; 2.082      ;
; 1.860 ; serial_to_parallel:b2v_inst37|data[2]                      ; parallel_to_serial:b2v_inst38|data_buffer[2]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 1.098      ; 3.264      ;
; 1.874 ; AUD_ADCLRCK                                                ; parallel_to_serial:b2v_inst38|bit_counter[0]  ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; 4.142      ; 5.822      ;
; 1.875 ; AUD_ADCLRCK                                                ; parallel_to_serial:b2v_inst38|data_buffer[15] ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; 4.142      ; 5.823      ;
; 1.943 ; AUD_ADCLRCK                                                ; parallel_to_serial:b2v_inst38|data            ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; 4.142      ; 5.891      ;
; 1.994 ; serial_to_parallel:b2v_inst37|data[13]                     ; parallel_to_serial:b2v_inst38|data_buffer[13] ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; -0.077     ; 2.223      ;
; 2.018 ; parallel_to_serial:b2v_inst38|bit_counter[1]               ; parallel_to_serial:b2v_inst38|bit_counter[0]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 2.324      ;
; 2.055 ; parallel_to_serial:b2v_inst38|lrclk_d1                     ; parallel_to_serial:b2v_inst38|bit_counter[0]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 1.131      ; 3.492      ;
; 2.058 ; AUD_ADCLRCK                                                ; parallel_to_serial:b2v_inst38|data_buffer[10] ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; 4.115      ; 5.979      ;
; 2.058 ; AUD_ADCLRCK                                                ; parallel_to_serial:b2v_inst38|data_buffer[6]  ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; 4.115      ; 5.979      ;
; 2.058 ; AUD_ADCLRCK                                                ; parallel_to_serial:b2v_inst38|data_buffer[2]  ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; 4.115      ; 5.979      ;
; 2.058 ; AUD_ADCLRCK                                                ; parallel_to_serial:b2v_inst38|data_buffer[14] ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; 4.115      ; 5.979      ;
; 2.058 ; AUD_ADCLRCK                                                ; parallel_to_serial:b2v_inst38|data_buffer[8]  ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; 4.115      ; 5.979      ;
; 2.058 ; AUD_ADCLRCK                                                ; parallel_to_serial:b2v_inst38|data_buffer[4]  ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; 4.115      ; 5.979      ;
; 2.058 ; AUD_ADCLRCK                                                ; parallel_to_serial:b2v_inst38|data_buffer[0]  ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; 4.115      ; 5.979      ;
; 2.058 ; AUD_ADCLRCK                                                ; parallel_to_serial:b2v_inst38|data_buffer[12] ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; 4.115      ; 5.979      ;
; 2.065 ; AUD_ADCLRCK                                                ; parallel_to_serial:b2v_inst38|data_buffer[5]  ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; 4.121      ; 5.992      ;
; 2.065 ; AUD_ADCLRCK                                                ; parallel_to_serial:b2v_inst38|data_buffer[9]  ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; 4.121      ; 5.992      ;
; 2.065 ; AUD_ADCLRCK                                                ; parallel_to_serial:b2v_inst38|data_buffer[1]  ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; 4.121      ; 5.992      ;
; 2.065 ; AUD_ADCLRCK                                                ; parallel_to_serial:b2v_inst38|data_buffer[13] ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; 4.121      ; 5.992      ;
; 2.065 ; AUD_ADCLRCK                                                ; parallel_to_serial:b2v_inst38|data_buffer[11] ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; 4.121      ; 5.992      ;
; 2.065 ; AUD_ADCLRCK                                                ; parallel_to_serial:b2v_inst38|data_buffer[7]  ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; 4.121      ; 5.992      ;
; 2.065 ; AUD_ADCLRCK                                                ; parallel_to_serial:b2v_inst38|data_buffer[3]  ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; 4.121      ; 5.992      ;
; 2.068 ; parallel_to_serial:b2v_inst38|lrclk_d1                     ; parallel_to_serial:b2v_inst38|data            ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 1.131      ; 3.505      ;
; 2.088 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[9]  ; parallel_to_serial:b2v_inst38|data_buffer[9]  ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; -0.204     ; 1.690      ;
; 2.089 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[14] ; parallel_to_serial:b2v_inst38|data_buffer[14] ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; -0.210     ; 1.685      ;
; 2.090 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[13] ; parallel_to_serial:b2v_inst38|data_buffer[13] ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; -0.204     ; 1.692      ;
; 2.092 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[1]  ; parallel_to_serial:b2v_inst38|data_buffer[1]  ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; -0.204     ; 1.694      ;
; 2.093 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[5]  ; parallel_to_serial:b2v_inst38|data_buffer[5]  ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; -0.204     ; 1.695      ;
; 2.094 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[11] ; parallel_to_serial:b2v_inst38|data_buffer[11] ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; -0.204     ; 1.696      ;
; 2.105 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[8]  ; parallel_to_serial:b2v_inst38|data_buffer[8]  ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; -0.210     ; 1.701      ;
; 2.107 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[2]  ; parallel_to_serial:b2v_inst38|data_buffer[2]  ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; -0.210     ; 1.703      ;
; 2.111 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[3]  ; parallel_to_serial:b2v_inst38|data_buffer[3]  ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; -0.204     ; 1.713      ;
; 2.116 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[4]  ; parallel_to_serial:b2v_inst38|data_buffer[4]  ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; -0.210     ; 1.712      ;
; 2.122 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[7]  ; parallel_to_serial:b2v_inst38|data_buffer[7]  ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; -0.204     ; 1.724      ;
; 2.146 ; serial_to_parallel:b2v_inst37|lrclk_d2                     ; serial_to_parallel:b2v_inst37|data[0]         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.006      ; 2.458      ;
; 2.146 ; serial_to_parallel:b2v_inst37|lrclk_d2                     ; serial_to_parallel:b2v_inst37|data[1]         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.006      ; 2.458      ;
; 2.146 ; serial_to_parallel:b2v_inst37|lrclk_d2                     ; serial_to_parallel:b2v_inst37|data[2]         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.006      ; 2.458      ;
; 2.146 ; serial_to_parallel:b2v_inst37|lrclk_d2                     ; serial_to_parallel:b2v_inst37|data[3]         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.006      ; 2.458      ;
; 2.146 ; serial_to_parallel:b2v_inst37|lrclk_d2                     ; serial_to_parallel:b2v_inst37|data[4]         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.006      ; 2.458      ;
; 2.146 ; serial_to_parallel:b2v_inst37|lrclk_d2                     ; serial_to_parallel:b2v_inst37|data[5]         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.006      ; 2.458      ;
; 2.146 ; serial_to_parallel:b2v_inst37|lrclk_d2                     ; serial_to_parallel:b2v_inst37|data[6]         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.006      ; 2.458      ;
; 2.146 ; serial_to_parallel:b2v_inst37|lrclk_d2                     ; serial_to_parallel:b2v_inst37|data[7]         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.006      ; 2.458      ;
; 2.146 ; serial_to_parallel:b2v_inst37|lrclk_d2                     ; serial_to_parallel:b2v_inst37|data[8]         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.006      ; 2.458      ;
; 2.146 ; serial_to_parallel:b2v_inst37|lrclk_d2                     ; serial_to_parallel:b2v_inst37|data[9]         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.006      ; 2.458      ;
; 2.146 ; serial_to_parallel:b2v_inst37|lrclk_d2                     ; serial_to_parallel:b2v_inst37|data[10]        ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.006      ; 2.458      ;
; 2.146 ; serial_to_parallel:b2v_inst37|lrclk_d2                     ; serial_to_parallel:b2v_inst37|data[11]        ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.006      ; 2.458      ;
+-------+------------------------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'i2c:b2v_inst|END_TR'                                                                                                                         ;
+-------+--------------------------------+--------------------------------+-----------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                        ; Launch Clock          ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------+-----------------------+---------------------+--------------+------------+------------+
; 0.499 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|address[0] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 0.805      ;
; 0.776 ; CLOCK_500:b2v_inst4|address[5] ; CLOCK_500:b2v_inst4|address[5] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 1.082      ;
; 0.843 ; CLOCK_500:b2v_inst4|vol[4]     ; CLOCK_500:b2v_inst4|DATA_A[4]  ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; -0.500       ; 0.700      ; 1.349      ;
; 0.851 ; CLOCK_500:b2v_inst4|vol[5]     ; CLOCK_500:b2v_inst4|DATA_A[5]  ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; -0.500       ; 0.697      ; 1.354      ;
; 0.944 ; CLOCK_500:b2v_inst4|vol[3]     ; CLOCK_500:b2v_inst4|DATA_A[3]  ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; -0.500       ; 0.697      ; 1.447      ;
; 1.038 ; CLOCK_500:b2v_inst4|address[5] ; CLOCK_500:b2v_inst4|address[0] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.027      ; 1.371      ;
; 1.094 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|DATA_A[9]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 1.400      ;
; 1.180 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|address[2] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 1.486      ;
; 1.197 ; CLOCK_500:b2v_inst4|address[4] ; CLOCK_500:b2v_inst4|address[4] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 1.503      ;
; 1.239 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|address[3] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 1.545      ;
; 1.276 ; CLOCK_500:b2v_inst4|vol[6]     ; CLOCK_500:b2v_inst4|DATA_A[6]  ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; -0.500       ; 0.701      ; 1.783      ;
; 1.449 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|DATA_A[11] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.002      ; 1.757      ;
; 1.455 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|DATA_A[12] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.002      ; 1.763      ;
; 1.520 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|DATA_A[0]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 1.826      ;
; 1.522 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|address[1] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 1.828      ;
; 1.525 ; CLOCK_500:b2v_inst4|address[4] ; CLOCK_500:b2v_inst4|address[0] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.027      ; 1.858      ;
; 1.541 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[9]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 1.847      ;
; 1.592 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|address[1] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; -0.027     ; 1.871      ;
; 1.638 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[10] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.002      ; 1.946      ;
; 1.638 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[9]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 1.944      ;
; 1.647 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[2]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 1.953      ;
; 1.659 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|address[3] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 1.965      ;
; 1.675 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[11] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.002      ; 1.983      ;
; 1.675 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[12] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.002      ; 1.983      ;
; 1.676 ; CLOCK_500:b2v_inst4|address[4] ; CLOCK_500:b2v_inst4|address[5] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 1.982      ;
; 1.680 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[6]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.002      ; 1.988      ;
; 1.686 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[5]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; -0.002     ; 1.990      ;
; 1.693 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|DATA_A[9]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; -0.027     ; 1.972      ;
; 1.719 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|address[4] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 2.025      ;
; 1.745 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|address[4] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 2.051      ;
; 1.799 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|DATA_A[10] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.002      ; 2.107      ;
; 1.805 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|address[5] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 2.111      ;
; 1.815 ; CLOCK_500:b2v_inst4|vol[0]     ; CLOCK_500:b2v_inst4|DATA_A[0]  ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; -0.500       ; 0.699      ; 2.320      ;
; 1.822 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[3]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; -0.002     ; 2.126      ;
; 1.826 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[11] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.002      ; 2.134      ;
; 1.831 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|address[5] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 2.137      ;
; 1.880 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|DATA_A[3]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; -0.029     ; 2.157      ;
; 1.906 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[5]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; -0.002     ; 2.210      ;
; 1.908 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[12] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.002      ; 2.216      ;
; 1.922 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|DATA_A[11] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; -0.025     ; 2.203      ;
; 1.922 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|DATA_A[12] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; -0.025     ; 2.203      ;
; 1.930 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|DATA_A[6]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; -0.025     ; 2.211      ;
; 1.942 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[2]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 2.248      ;
; 1.942 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[1]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 2.248      ;
; 1.942 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[3]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; -0.002     ; 2.246      ;
; 1.944 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[6]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.002      ; 2.252      ;
; 1.978 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[10] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.002      ; 2.286      ;
; 2.000 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|address[2] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 2.306      ;
; 2.002 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[4]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.001      ; 2.309      ;
; 2.069 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|address[2] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; -0.027     ; 2.348      ;
; 2.086 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|address[3] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 2.392      ;
; 2.090 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[1]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 2.396      ;
; 2.101 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[0]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 2.407      ;
; 2.155 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|address[3] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; -0.027     ; 2.434      ;
; 2.172 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|address[4] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 2.478      ;
; 2.190 ; CLOCK_500:b2v_inst4|vol[1]     ; CLOCK_500:b2v_inst4|DATA_A[1]  ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; -0.500       ; 0.699      ; 2.695      ;
; 2.196 ; CLOCK_500:b2v_inst4|address[5] ; CLOCK_500:b2v_inst4|address[1] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 2.502      ;
; 2.196 ; CLOCK_500:b2v_inst4|address[5] ; CLOCK_500:b2v_inst4|address[2] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 2.502      ;
; 2.196 ; CLOCK_500:b2v_inst4|address[5] ; CLOCK_500:b2v_inst4|address[3] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 2.502      ;
; 2.196 ; CLOCK_500:b2v_inst4|address[5] ; CLOCK_500:b2v_inst4|address[4] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 2.502      ;
; 2.210 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[0]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 2.516      ;
; 2.222 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|DATA_A[2]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; -0.027     ; 2.501      ;
; 2.234 ; CLOCK_500:b2v_inst4|vol[2]     ; CLOCK_500:b2v_inst4|DATA_A[2]  ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; -0.500       ; 0.699      ; 2.739      ;
; 2.241 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|address[4] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; -0.027     ; 2.520      ;
; 2.244 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|address[0] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.027      ; 2.577      ;
; 2.255 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|DATA_A[1]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; -0.027     ; 2.534      ;
; 2.258 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|address[5] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 2.564      ;
; 2.262 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|DATA_A[0]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; -0.027     ; 2.541      ;
; 2.308 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[4]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.001      ; 2.615      ;
; 2.327 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|address[5] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; -0.027     ; 2.606      ;
; 2.487 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|address[0] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.027      ; 2.820      ;
; 2.532 ; CLOCK_500:b2v_inst4|address[4] ; CLOCK_500:b2v_inst4|address[1] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 2.838      ;
; 2.532 ; CLOCK_500:b2v_inst4|address[4] ; CLOCK_500:b2v_inst4|address[2] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 2.838      ;
; 2.532 ; CLOCK_500:b2v_inst4|address[4] ; CLOCK_500:b2v_inst4|address[3] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 2.838      ;
; 2.547 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|address[0] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.027      ; 2.880      ;
; 2.613 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|address[1] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 2.919      ;
; 2.613 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|address[2] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 2.919      ;
; 2.699 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|DATA_A[4]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; -0.026     ; 2.979      ;
; 2.856 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|address[1] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 3.162      ;
+-------+--------------------------------+--------------------------------+-----------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'keytr:b2v_inst1|KEYON'                                                                                                                 ;
+-------+----------------------------+----------------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                    ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+----------------------------+-----------------------+-----------------------+--------------+------------+------------+
; 0.754 ; CLOCK_500:b2v_inst4|vol[7] ; CLOCK_500:b2v_inst4|vol[7] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 1.060      ;
; 1.184 ; CLOCK_500:b2v_inst4|vol[5] ; CLOCK_500:b2v_inst4|vol[5] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 1.490      ;
; 1.186 ; CLOCK_500:b2v_inst4|vol[0] ; CLOCK_500:b2v_inst4|vol[0] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 1.492      ;
; 1.186 ; CLOCK_500:b2v_inst4|vol[3] ; CLOCK_500:b2v_inst4|vol[3] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 1.492      ;
; 1.204 ; CLOCK_500:b2v_inst4|vol[4] ; CLOCK_500:b2v_inst4|vol[4] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 1.510      ;
; 1.206 ; CLOCK_500:b2v_inst4|vol[6] ; CLOCK_500:b2v_inst4|vol[6] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 1.512      ;
; 1.234 ; CLOCK_500:b2v_inst4|vol[2] ; CLOCK_500:b2v_inst4|vol[2] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 1.540      ;
; 1.237 ; CLOCK_500:b2v_inst4|vol[1] ; CLOCK_500:b2v_inst4|vol[1] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 1.543      ;
; 1.663 ; CLOCK_500:b2v_inst4|vol[5] ; CLOCK_500:b2v_inst4|vol[6] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 1.969      ;
; 1.664 ; CLOCK_500:b2v_inst4|vol[0] ; CLOCK_500:b2v_inst4|vol[1] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 1.970      ;
; 1.713 ; CLOCK_500:b2v_inst4|vol[1] ; CLOCK_500:b2v_inst4|vol[2] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 2.019      ;
; 1.714 ; CLOCK_500:b2v_inst4|vol[2] ; CLOCK_500:b2v_inst4|vol[3] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 2.020      ;
; 1.716 ; CLOCK_500:b2v_inst4|vol[4] ; CLOCK_500:b2v_inst4|vol[5] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 2.022      ;
; 1.718 ; CLOCK_500:b2v_inst4|vol[6] ; CLOCK_500:b2v_inst4|vol[7] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 2.024      ;
; 1.749 ; CLOCK_500:b2v_inst4|vol[5] ; CLOCK_500:b2v_inst4|vol[7] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 2.055      ;
; 1.750 ; CLOCK_500:b2v_inst4|vol[0] ; CLOCK_500:b2v_inst4|vol[2] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 2.056      ;
; 1.774 ; CLOCK_500:b2v_inst4|vol[3] ; CLOCK_500:b2v_inst4|vol[4] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 2.080      ;
; 1.799 ; CLOCK_500:b2v_inst4|vol[1] ; CLOCK_500:b2v_inst4|vol[3] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 2.105      ;
; 1.802 ; CLOCK_500:b2v_inst4|vol[4] ; CLOCK_500:b2v_inst4|vol[6] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 2.108      ;
; 1.836 ; CLOCK_500:b2v_inst4|vol[0] ; CLOCK_500:b2v_inst4|vol[3] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 2.142      ;
; 1.860 ; CLOCK_500:b2v_inst4|vol[3] ; CLOCK_500:b2v_inst4|vol[5] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 2.166      ;
; 1.888 ; CLOCK_500:b2v_inst4|vol[4] ; CLOCK_500:b2v_inst4|vol[7] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 2.194      ;
; 1.904 ; CLOCK_500:b2v_inst4|vol[2] ; CLOCK_500:b2v_inst4|vol[4] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 2.210      ;
; 1.946 ; CLOCK_500:b2v_inst4|vol[3] ; CLOCK_500:b2v_inst4|vol[6] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 2.252      ;
; 1.989 ; CLOCK_500:b2v_inst4|vol[1] ; CLOCK_500:b2v_inst4|vol[4] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 2.295      ;
; 1.990 ; CLOCK_500:b2v_inst4|vol[2] ; CLOCK_500:b2v_inst4|vol[5] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 2.296      ;
; 2.026 ; CLOCK_500:b2v_inst4|vol[0] ; CLOCK_500:b2v_inst4|vol[4] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 2.332      ;
; 2.032 ; CLOCK_500:b2v_inst4|vol[3] ; CLOCK_500:b2v_inst4|vol[7] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 2.338      ;
; 2.075 ; CLOCK_500:b2v_inst4|vol[1] ; CLOCK_500:b2v_inst4|vol[5] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 2.381      ;
; 2.076 ; CLOCK_500:b2v_inst4|vol[2] ; CLOCK_500:b2v_inst4|vol[6] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 2.382      ;
; 2.112 ; CLOCK_500:b2v_inst4|vol[0] ; CLOCK_500:b2v_inst4|vol[5] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 2.418      ;
; 2.161 ; CLOCK_500:b2v_inst4|vol[1] ; CLOCK_500:b2v_inst4|vol[6] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 2.467      ;
; 2.162 ; CLOCK_500:b2v_inst4|vol[2] ; CLOCK_500:b2v_inst4|vol[7] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 2.468      ;
; 2.187 ; CLOCK_500:b2v_inst4|vol[5] ; CLOCK_500:b2v_inst4|vol[0] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 2.493      ;
; 2.187 ; CLOCK_500:b2v_inst4|vol[5] ; CLOCK_500:b2v_inst4|vol[1] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 2.493      ;
; 2.187 ; CLOCK_500:b2v_inst4|vol[5] ; CLOCK_500:b2v_inst4|vol[3] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 2.493      ;
; 2.187 ; CLOCK_500:b2v_inst4|vol[5] ; CLOCK_500:b2v_inst4|vol[4] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 2.493      ;
; 2.187 ; CLOCK_500:b2v_inst4|vol[5] ; CLOCK_500:b2v_inst4|vol[2] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 2.493      ;
; 2.198 ; CLOCK_500:b2v_inst4|vol[0] ; CLOCK_500:b2v_inst4|vol[6] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 2.504      ;
; 2.247 ; CLOCK_500:b2v_inst4|vol[1] ; CLOCK_500:b2v_inst4|vol[7] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 2.553      ;
; 2.279 ; CLOCK_500:b2v_inst4|vol[4] ; CLOCK_500:b2v_inst4|vol[0] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 2.585      ;
; 2.279 ; CLOCK_500:b2v_inst4|vol[4] ; CLOCK_500:b2v_inst4|vol[1] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 2.585      ;
; 2.279 ; CLOCK_500:b2v_inst4|vol[4] ; CLOCK_500:b2v_inst4|vol[3] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 2.585      ;
; 2.279 ; CLOCK_500:b2v_inst4|vol[4] ; CLOCK_500:b2v_inst4|vol[2] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 2.585      ;
; 2.284 ; CLOCK_500:b2v_inst4|vol[0] ; CLOCK_500:b2v_inst4|vol[7] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 2.590      ;
; 2.355 ; CLOCK_500:b2v_inst4|vol[2] ; CLOCK_500:b2v_inst4|vol[0] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 2.661      ;
; 2.355 ; CLOCK_500:b2v_inst4|vol[2] ; CLOCK_500:b2v_inst4|vol[1] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 2.661      ;
; 2.538 ; CLOCK_500:b2v_inst4|vol[7] ; CLOCK_500:b2v_inst4|vol[0] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 2.844      ;
; 2.538 ; CLOCK_500:b2v_inst4|vol[7] ; CLOCK_500:b2v_inst4|vol[1] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 2.844      ;
; 2.538 ; CLOCK_500:b2v_inst4|vol[7] ; CLOCK_500:b2v_inst4|vol[3] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 2.844      ;
; 2.538 ; CLOCK_500:b2v_inst4|vol[7] ; CLOCK_500:b2v_inst4|vol[4] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 2.844      ;
; 2.538 ; CLOCK_500:b2v_inst4|vol[7] ; CLOCK_500:b2v_inst4|vol[5] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 2.844      ;
; 2.538 ; CLOCK_500:b2v_inst4|vol[7] ; CLOCK_500:b2v_inst4|vol[6] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 2.844      ;
; 2.538 ; CLOCK_500:b2v_inst4|vol[7] ; CLOCK_500:b2v_inst4|vol[2] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 2.844      ;
; 2.729 ; CLOCK_500:b2v_inst4|vol[6] ; CLOCK_500:b2v_inst4|vol[0] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 3.035      ;
; 2.729 ; CLOCK_500:b2v_inst4|vol[6] ; CLOCK_500:b2v_inst4|vol[1] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 3.035      ;
; 2.729 ; CLOCK_500:b2v_inst4|vol[6] ; CLOCK_500:b2v_inst4|vol[3] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 3.035      ;
; 2.729 ; CLOCK_500:b2v_inst4|vol[6] ; CLOCK_500:b2v_inst4|vol[4] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 3.035      ;
; 2.729 ; CLOCK_500:b2v_inst4|vol[6] ; CLOCK_500:b2v_inst4|vol[5] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 3.035      ;
; 2.729 ; CLOCK_500:b2v_inst4|vol[6] ; CLOCK_500:b2v_inst4|vol[2] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 3.035      ;
; 2.780 ; CLOCK_500:b2v_inst4|vol[3] ; CLOCK_500:b2v_inst4|vol[0] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 3.086      ;
; 2.780 ; CLOCK_500:b2v_inst4|vol[3] ; CLOCK_500:b2v_inst4|vol[1] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 3.086      ;
; 2.780 ; CLOCK_500:b2v_inst4|vol[3] ; CLOCK_500:b2v_inst4|vol[2] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 3.086      ;
; 2.832 ; CLOCK_500:b2v_inst4|vol[1] ; CLOCK_500:b2v_inst4|vol[0] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 3.138      ;
+-------+----------------------------+----------------------------+-----------------------+-----------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'CLOCK_500:b2v_inst4|COUNTER_500[9]'                                                                                                                             ;
+--------+-----------------------------+-----------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                     ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; -1.171 ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 2.211      ;
; -1.171 ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 2.211      ;
; -1.171 ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 2.211      ;
; -1.171 ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 2.211      ;
; -1.171 ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[5]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 2.211      ;
; -1.171 ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[6]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 2.211      ;
; -1.171 ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[7]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 2.211      ;
; -1.171 ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[8]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 2.211      ;
; -1.171 ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[9]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 2.211      ;
; -1.171 ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[10] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 2.211      ;
; -1.171 ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 2.211      ;
; 1.712  ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[0]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 4.713      ; 3.845      ;
; 1.712  ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[1]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 4.713      ; 3.845      ;
; 1.712  ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[3]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 4.713      ; 3.845      ;
; 1.712  ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[5]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 4.713      ; 3.845      ;
; 1.712  ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|END_TR         ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 4.716      ; 3.848      ;
; 1.712  ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[2]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 4.713      ; 3.845      ;
; 1.712  ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[4]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 4.713      ; 3.845      ;
; 1.712  ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SCLK           ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 4.716      ; 3.848      ;
; 1.712  ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SDO            ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 4.716      ; 3.848      ;
; 2.212  ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[0]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 4.713      ; 3.845      ;
; 2.212  ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[1]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 4.713      ; 3.845      ;
; 2.212  ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[3]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 4.713      ; 3.845      ;
; 2.212  ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[5]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 4.713      ; 3.845      ;
; 2.212  ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|END_TR         ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 4.716      ; 3.848      ;
; 2.212  ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[2]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 4.713      ; 3.845      ;
; 2.212  ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[4]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 4.713      ; 3.845      ;
; 2.212  ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SCLK           ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 4.716      ; 3.848      ;
; 2.212  ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SDO            ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 4.716      ; 3.848      ;
+--------+-----------------------------+-----------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'i2c:b2v_inst|END_TR'                                                                                                                      ;
+--------+--------------------------------+--------------------------------+-----------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                        ; Launch Clock          ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------+-----------------------+---------------------+--------------+------------+------------+
; -1.019 ; CLOCK_500:b2v_inst4|SEL_MIC_D1 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_50              ; i2c:b2v_inst|END_TR ; 0.500        ; 0.738      ; 2.297      ;
; -1.019 ; CLOCK_500:b2v_inst4|SEL_MIC_D1 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_50              ; i2c:b2v_inst|END_TR ; 0.500        ; 0.738      ; 2.297      ;
; -1.019 ; CLOCK_500:b2v_inst4|SEL_MIC_D1 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_50              ; i2c:b2v_inst|END_TR ; 0.500        ; 0.738      ; 2.297      ;
; -1.019 ; CLOCK_500:b2v_inst4|SEL_MIC_D1 ; CLOCK_500:b2v_inst4|address[4] ; CLOCK_50              ; i2c:b2v_inst|END_TR ; 0.500        ; 0.738      ; 2.297      ;
; -1.019 ; CLOCK_500:b2v_inst4|SEL_MIC_D1 ; CLOCK_500:b2v_inst4|address[5] ; CLOCK_50              ; i2c:b2v_inst|END_TR ; 0.500        ; 0.738      ; 2.297      ;
; -0.659 ; CLOCK_500:b2v_inst4|SEL_MIC_D1 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_50              ; i2c:b2v_inst|END_TR ; 0.500        ; 0.765      ; 1.964      ;
; 0.596  ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[1] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 0.500        ; 3.966      ; 4.214      ;
; 0.596  ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[2] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 0.500        ; 3.966      ; 4.214      ;
; 0.596  ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[3] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 0.500        ; 3.966      ; 4.214      ;
; 0.596  ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[4] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 0.500        ; 3.966      ; 4.214      ;
; 0.596  ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[5] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 0.500        ; 3.966      ; 4.214      ;
; 0.956  ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[0] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 0.500        ; 3.993      ; 3.881      ;
; 1.096  ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[1] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 1.000        ; 3.966      ; 4.214      ;
; 1.096  ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[2] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 1.000        ; 3.966      ; 4.214      ;
; 1.096  ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[3] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 1.000        ; 3.966      ; 4.214      ;
; 1.096  ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[4] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 1.000        ; 3.966      ; 4.214      ;
; 1.096  ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[5] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 1.000        ; 3.966      ; 4.214      ;
; 1.456  ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[0] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 1.000        ; 3.993      ; 3.881      ;
+--------+--------------------------------+--------------------------------+-----------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'CLOCK_500:b2v_inst4|COUNTER_500[9]'                                                                                                                              ;
+--------+-----------------------------+-----------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                     ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; -1.478 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[0]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 4.713      ; 3.845      ;
; -1.478 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[1]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 4.713      ; 3.845      ;
; -1.478 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[3]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 4.713      ; 3.845      ;
; -1.478 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[5]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 4.713      ; 3.845      ;
; -1.478 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|END_TR         ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 4.716      ; 3.848      ;
; -1.478 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[2]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 4.713      ; 3.845      ;
; -1.478 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[4]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 4.713      ; 3.845      ;
; -1.478 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SCLK           ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 4.716      ; 3.848      ;
; -1.478 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SDO            ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 4.716      ; 3.848      ;
; -0.978 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[0]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 4.713      ; 3.845      ;
; -0.978 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[1]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 4.713      ; 3.845      ;
; -0.978 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[3]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 4.713      ; 3.845      ;
; -0.978 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[5]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 4.713      ; 3.845      ;
; -0.978 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|END_TR         ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 4.716      ; 3.848      ;
; -0.978 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[2]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 4.713      ; 3.845      ;
; -0.978 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[4]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 4.713      ; 3.845      ;
; -0.978 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SCLK           ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 4.716      ; 3.848      ;
; -0.978 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SDO            ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 4.716      ; 3.848      ;
; 1.905  ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 2.211      ;
; 1.905  ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 2.211      ;
; 1.905  ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 2.211      ;
; 1.905  ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 2.211      ;
; 1.905  ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[5]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 2.211      ;
; 1.905  ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[6]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 2.211      ;
; 1.905  ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[7]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 2.211      ;
; 1.905  ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[8]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 2.211      ;
; 1.905  ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[9]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 2.211      ;
; 1.905  ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[10] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 2.211      ;
; 1.905  ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 2.211      ;
+--------+-----------------------------+-----------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'i2c:b2v_inst|END_TR'                                                                                                                       ;
+--------+--------------------------------+--------------------------------+-----------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                        ; Launch Clock          ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------+-----------------------+---------------------+--------------+------------+------------+
; -0.722 ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[0] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 0.000        ; 3.993      ; 3.881      ;
; -0.362 ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[1] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 0.000        ; 3.966      ; 4.214      ;
; -0.362 ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[2] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 0.000        ; 3.966      ; 4.214      ;
; -0.362 ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[3] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 0.000        ; 3.966      ; 4.214      ;
; -0.362 ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[4] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 0.000        ; 3.966      ; 4.214      ;
; -0.362 ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[5] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 0.000        ; 3.966      ; 4.214      ;
; -0.222 ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[0] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; -0.500       ; 3.993      ; 3.881      ;
; 0.138  ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[1] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; -0.500       ; 3.966      ; 4.214      ;
; 0.138  ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[2] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; -0.500       ; 3.966      ; 4.214      ;
; 0.138  ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[3] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; -0.500       ; 3.966      ; 4.214      ;
; 0.138  ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[4] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; -0.500       ; 3.966      ; 4.214      ;
; 0.138  ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[5] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; -0.500       ; 3.966      ; 4.214      ;
; 1.393  ; CLOCK_500:b2v_inst4|SEL_MIC_D1 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_50              ; i2c:b2v_inst|END_TR ; -0.500       ; 0.765      ; 1.964      ;
; 1.753  ; CLOCK_500:b2v_inst4|SEL_MIC_D1 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_50              ; i2c:b2v_inst|END_TR ; -0.500       ; 0.738      ; 2.297      ;
; 1.753  ; CLOCK_500:b2v_inst4|SEL_MIC_D1 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_50              ; i2c:b2v_inst|END_TR ; -0.500       ; 0.738      ; 2.297      ;
; 1.753  ; CLOCK_500:b2v_inst4|SEL_MIC_D1 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_50              ; i2c:b2v_inst|END_TR ; -0.500       ; 0.738      ; 2.297      ;
; 1.753  ; CLOCK_500:b2v_inst4|SEL_MIC_D1 ; CLOCK_500:b2v_inst4|address[4] ; CLOCK_50              ; i2c:b2v_inst|END_TR ; -0.500       ; 0.738      ; 2.297      ;
; 1.753  ; CLOCK_500:b2v_inst4|SEL_MIC_D1 ; CLOCK_500:b2v_inst4|address[5] ; CLOCK_50              ; i2c:b2v_inst|END_TR ; -0.500       ; 0.738      ; 2.297      ;
+--------+--------------------------------+--------------------------------+-----------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'AUD_ADCLRCK'                                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+-------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock       ; Clock Edge ; Target                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+-------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[100] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[100] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[101] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[101] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[102] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[102] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[103] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[103] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[104] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[104] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[105] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[105] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[106] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[106] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[107] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[107] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[108] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[108] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[109] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[109] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[10]  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[10]  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[110] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[110] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[111] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[111] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[114] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[114] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[115] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[115] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[116] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[116] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[117] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[117] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[118] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[118] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[119] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[119] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[11]  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[11]  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[120] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[120] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[121] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[121] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[122] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[122] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[123] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[123] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[124] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[124] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[125] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[125] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[126] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[126] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[127] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[127] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[12]  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[12]  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[130] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[130] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[131] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[131] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[132] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[132] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[133] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[133] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[134] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[134] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[135] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[135] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[136] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[136] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[137] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[137] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[138] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[138] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[139] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[139] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[13]  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[13]  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[140] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[140] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[141] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[141] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[142] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[142] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[143] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[143] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[146] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[146] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[147] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[147] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[148] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[148] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[149] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[149] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[14]  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[14]  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[150] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[150] ;
+--------+--------------+----------------+------------------+-------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50'                                                                              ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                              ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------+
; -1.941 ; 1.000        ; 2.941          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                            ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[10] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[10] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|SEL_MIC_D1      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|SEL_MIC_D1      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50|combout                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50|combout                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|inclk[0]           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|inclk[0]           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|outclk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|outclk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[0]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[0]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[10]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[10]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[1]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[1]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[2]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[2]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[3]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[3]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[4]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[4]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[5]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[5]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[6]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[6]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[7]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[7]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[8]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[8]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[9]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[9]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; b2v_inst4|SEL_MIC_D1|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; b2v_inst4|SEL_MIC_D1|clk            ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'AUD_BCLK'                                                                                        ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                        ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------+
; -1.777 ; 1.000        ; 2.777          ; Port Rate        ; AUD_BCLK ; Rise       ; AUD_BCLK                                      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|bit_counter[0]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|bit_counter[0]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|bit_counter[1]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|bit_counter[1]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|bit_counter[2]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|bit_counter[2]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|bit_counter[3]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|bit_counter[3]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data            ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data            ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[0]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[0]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[10] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[10] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[11] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[11] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[12] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[12] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[13] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[13] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[14] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[14] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[15] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[15] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[1]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[1]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[2]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[2]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[3]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[3]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[4]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[4]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[5]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[5]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[6]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[6]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[7]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[7]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[8]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[8]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[9]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[9]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|lrclk_d1        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|lrclk_d1        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|bit_counter[0]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|bit_counter[0]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|bit_counter[1]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|bit_counter[1]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|bit_counter[2]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|bit_counter[2]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|bit_counter[3]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|bit_counter[3]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[0]         ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[0]         ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[10]        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[10]        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[11]        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[11]        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[12]        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[12]        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[13]        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[13]        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[14]        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[14]        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[15]        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[15]        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[1]         ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[1]         ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[2]         ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[2]         ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[3]         ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[3]         ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[4]         ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[4]         ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[5]         ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[5]         ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[6]         ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[6]         ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[7]         ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[7]         ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[8]         ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[8]         ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[9]         ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[9]         ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|lrclk_d2        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|lrclk_d2        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AUD_BCLK|combout                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AUD_BCLK|combout                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; b2v_inst37|bit_counter[0]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; b2v_inst37|bit_counter[0]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; b2v_inst37|bit_counter[1]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; b2v_inst37|bit_counter[1]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; b2v_inst37|bit_counter[2]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; b2v_inst37|bit_counter[2]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; b2v_inst37|bit_counter[3]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; b2v_inst37|bit_counter[3]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; b2v_inst37|data[0]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; b2v_inst37|data[0]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; b2v_inst37|data[10]|clk                       ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_500:b2v_inst4|COUNTER_500[9]'                                                                                    ;
+--------+--------------+----------------+------------------+------------------------------------+------------+-------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                              ; Clock Edge ; Target                                    ;
+--------+--------------+----------------+------------------+------------------------------------+------------+-------------------------------------------+
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|END_TR                       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|END_TR                       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SCLK                         ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SCLK                         ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SDO                          ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SDO                          ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[0]                        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[0]                        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[10]                       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[10]                       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[11]                       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[11]                       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[12]                       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[12]                       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[1]                        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[1]                        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[2]                        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[2]                        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[3]                        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[3]                        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[4]                        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[4]                        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[5]                        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[5]                        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[6]                        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[6]                        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[9]                        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[9]                        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD_COUNTER[0]                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD_COUNTER[0]                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD_COUNTER[1]                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD_COUNTER[1]                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD_COUNTER[2]                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD_COUNTER[2]                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD_COUNTER[3]                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD_COUNTER[3]                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD_COUNTER[4]                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD_COUNTER[4]                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD_COUNTER[5]                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD_COUNTER[5]                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|KEYON                     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|KEYON                     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[0]                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[0]                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[10]               ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[10]               ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[1]                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[1]                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[2]                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[2]                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[3]                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[3]                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[4]                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[4]                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[5]                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[5]                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[6]                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[6]                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[7]                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[7]                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[8]                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[8]                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[9]                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[9]                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|KEYON|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|KEYON|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[0]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[0]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[10]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[10]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[1]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[1]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[2]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[2]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[3]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[3]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[4]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[4]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[5]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[5]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[6]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[6]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[7]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[7]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[8]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[8]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[9]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[9]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst4|COUNTER_500[9]|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst4|COUNTER_500[9]|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst4|COUNTER_500[9]~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst4|COUNTER_500[9]~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst4|COUNTER_500[9]~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst4|COUNTER_500[9]~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst|END_TR|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst|END_TR|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst|SCLK|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst|SCLK|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst|SDO|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst|SDO|clk                          ;
+--------+--------------+----------------+------------------+------------------------------------+------------+-------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'i2c:b2v_inst|END_TR'                                                                           ;
+--------+--------------+----------------+------------------+---------------------+------------+----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                           ;
+--------+--------------+----------------+------------------+---------------------+------------+----------------------------------+
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[0]    ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[0]    ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[10]   ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[10]   ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[11]   ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[11]   ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[12]   ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[12]   ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[1]    ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[1]    ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[2]    ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[2]    ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[3]    ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[3]    ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[4]    ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[4]    ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[5]    ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[5]    ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[6]    ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[6]    ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[9]    ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[9]    ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|address[0]   ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|address[0]   ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|address[1]   ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|address[1]   ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|address[2]   ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|address[2]   ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|address[3]   ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|address[3]   ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|address[4]   ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|address[4]   ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|address[5]   ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|address[5]   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[0]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[0]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[10]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[10]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[11]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[11]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[12]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[12]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[1]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[1]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[2]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[2]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[3]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[3]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[4]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[4]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[5]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[5]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[6]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[6]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[9]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[9]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|address[0]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|address[0]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|address[1]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|address[1]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|address[2]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|address[2]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|address[3]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|address[3]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|address[4]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|address[4]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|address[5]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|address[5]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst|END_TR|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst|END_TR|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst|END_TR~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst|END_TR~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst|END_TR~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst|END_TR~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+---------------------+------------+----------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'keytr:b2v_inst1|KEYON'                                                                           ;
+--------+--------------+----------------+------------------+-----------------------+------------+----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                 ; Clock Edge ; Target                           ;
+--------+--------------+----------------+------------------+-----------------------+------------+----------------------------------+
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; keytr:b2v_inst1|KEYON ; Rise       ; CLOCK_500:b2v_inst4|vol[0]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; keytr:b2v_inst1|KEYON ; Rise       ; CLOCK_500:b2v_inst4|vol[0]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; keytr:b2v_inst1|KEYON ; Rise       ; CLOCK_500:b2v_inst4|vol[1]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; keytr:b2v_inst1|KEYON ; Rise       ; CLOCK_500:b2v_inst4|vol[1]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; keytr:b2v_inst1|KEYON ; Rise       ; CLOCK_500:b2v_inst4|vol[2]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; keytr:b2v_inst1|KEYON ; Rise       ; CLOCK_500:b2v_inst4|vol[2]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; keytr:b2v_inst1|KEYON ; Rise       ; CLOCK_500:b2v_inst4|vol[3]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; keytr:b2v_inst1|KEYON ; Rise       ; CLOCK_500:b2v_inst4|vol[3]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; keytr:b2v_inst1|KEYON ; Rise       ; CLOCK_500:b2v_inst4|vol[4]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; keytr:b2v_inst1|KEYON ; Rise       ; CLOCK_500:b2v_inst4|vol[4]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; keytr:b2v_inst1|KEYON ; Rise       ; CLOCK_500:b2v_inst4|vol[5]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; keytr:b2v_inst1|KEYON ; Rise       ; CLOCK_500:b2v_inst4|vol[5]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; keytr:b2v_inst1|KEYON ; Rise       ; CLOCK_500:b2v_inst4|vol[6]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; keytr:b2v_inst1|KEYON ; Rise       ; CLOCK_500:b2v_inst4|vol[6]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; keytr:b2v_inst1|KEYON ; Rise       ; CLOCK_500:b2v_inst4|vol[7]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; keytr:b2v_inst1|KEYON ; Rise       ; CLOCK_500:b2v_inst4|vol[7]       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst1|KEYON|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst1|KEYON|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst1|KEYON~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst1|KEYON~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst1|KEYON~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst1|KEYON~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst4|vol[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst4|vol[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst4|vol[1]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst4|vol[1]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst4|vol[2]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst4|vol[2]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst4|vol[3]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst4|vol[3]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst4|vol[4]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst4|vol[4]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst4|vol[5]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst4|vol[5]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst4|vol[6]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst4|vol[6]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst4|vol[7]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst4|vol[7]|clk             ;
+--------+--------------+----------------+------------------+-----------------------+------------+----------------------------------+


+----------------------------------------------------------------------------------------+
; Setup Times                                                                            ;
+-------------+---------------------+--------+--------+------------+---------------------+
; Data Port   ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+-------------+---------------------+--------+--------+------------+---------------------+
; AUD_ADCDAT  ; AUD_BCLK            ; 4.093  ; 4.093  ; Fall       ; AUD_BCLK            ;
; AUD_ADCLRCK ; AUD_BCLK            ; 1.831  ; 1.831  ; Fall       ; AUD_BCLK            ;
; SW[*]       ; AUD_BCLK            ; 2.620  ; 2.620  ; Fall       ; AUD_BCLK            ;
;  SW[0]      ; AUD_BCLK            ; 1.490  ; 1.490  ; Fall       ; AUD_BCLK            ;
;  SW[1]      ; AUD_BCLK            ; 2.620  ; 2.620  ; Fall       ; AUD_BCLK            ;
; SW[*]       ; CLOCK_50            ; 0.439  ; 0.439  ; Rise       ; CLOCK_50            ;
;  SW[2]      ; CLOCK_50            ; 0.439  ; 0.439  ; Rise       ; CLOCK_50            ;
; SW[*]       ; i2c:b2v_inst|END_TR ; -0.016 ; -0.016 ; Fall       ; i2c:b2v_inst|END_TR ;
;  SW[2]      ; i2c:b2v_inst|END_TR ; -0.016 ; -0.016 ; Fall       ; i2c:b2v_inst|END_TR ;
+-------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------+
; Hold Times                                                                             ;
+-------------+---------------------+--------+--------+------------+---------------------+
; Data Port   ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+-------------+---------------------+--------+--------+------------+---------------------+
; AUD_ADCDAT  ; AUD_BCLK            ; -3.827 ; -3.827 ; Fall       ; AUD_BCLK            ;
; AUD_ADCLRCK ; AUD_BCLK            ; -1.243 ; -1.243 ; Fall       ; AUD_BCLK            ;
; SW[*]       ; AUD_BCLK            ; -0.500 ; -0.500 ; Fall       ; AUD_BCLK            ;
;  SW[0]      ; AUD_BCLK            ; -0.500 ; -0.500 ; Fall       ; AUD_BCLK            ;
;  SW[1]      ; AUD_BCLK            ; -0.958 ; -0.958 ; Fall       ; AUD_BCLK            ;
; SW[*]       ; CLOCK_50            ; -0.173 ; -0.173 ; Rise       ; CLOCK_50            ;
;  SW[2]      ; CLOCK_50            ; -0.173 ; -0.173 ; Rise       ; CLOCK_50            ;
; SW[*]       ; i2c:b2v_inst|END_TR ; 0.306  ; 0.306  ; Fall       ; i2c:b2v_inst|END_TR ;
;  SW[2]      ; i2c:b2v_inst|END_TR ; 0.306  ; 0.306  ; Fall       ; i2c:b2v_inst|END_TR ;
+-------------+---------------------+--------+--------+------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                               ;
+------------+------------------------------------+--------+--------+------------+------------------------------------+
; Data Port  ; Clock Port                         ; Rise   ; Fall   ; Clock Edge ; Clock Reference                    ;
+------------+------------------------------------+--------+--------+------------+------------------------------------+
; AUD_DACDAT ; AUD_BCLK                           ; 10.406 ; 10.406 ; Fall       ; AUD_BCLK                           ;
; AUD_XCK    ; CLOCK_50                           ; 9.807  ; 9.807  ; Rise       ; CLOCK_50                           ;
; I2C_SCLK   ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 17.636 ; 17.636 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[9] ;
; I2C_SDAT   ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 12.498 ; 12.498 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[9] ;
; I2C_SCLK   ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 11.052 ;        ; Fall       ; CLOCK_500:b2v_inst4|COUNTER_500[9] ;
+------------+------------------------------------+--------+--------+------------+------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                       ;
+------------+------------------------------------+--------+--------+------------+------------------------------------+
; Data Port  ; Clock Port                         ; Rise   ; Fall   ; Clock Edge ; Clock Reference                    ;
+------------+------------------------------------+--------+--------+------------+------------------------------------+
; AUD_DACDAT ; AUD_BCLK                           ; 10.406 ; 10.406 ; Fall       ; AUD_BCLK                           ;
; AUD_XCK    ; CLOCK_50                           ; 9.807  ; 9.807  ; Rise       ; CLOCK_50                           ;
; I2C_SCLK   ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 14.726 ; 11.052 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[9] ;
; I2C_SDAT   ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 12.498 ; 12.498 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[9] ;
; I2C_SCLK   ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 11.052 ;        ; Fall       ; CLOCK_500:b2v_inst4|COUNTER_500[9] ;
+------------+------------------------------------+--------+--------+------------+------------------------------------+


+--------------------------------------------------------------+
; Fast Model Setup Summary                                     ;
+------------------------------------+---------+---------------+
; Clock                              ; Slack   ; End Point TNS ;
+------------------------------------+---------+---------------+
; AUD_ADCLRCK                        ; -16.284 ; -2871.023     ;
; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.703  ; -9.632        ;
; AUD_BCLK                           ; -0.451  ; -8.379        ;
; i2c:b2v_inst|END_TR                ; -0.128  ; -0.831        ;
; keytr:b2v_inst1|KEYON              ; -0.096  ; -0.768        ;
; CLOCK_50                           ; 0.031   ; 0.000         ;
+------------------------------------+---------+---------------+


+-------------------------------------------------------------+
; Fast Model Hold Summary                                     ;
+------------------------------------+--------+---------------+
; Clock                              ; Slack  ; End Point TNS ;
+------------------------------------+--------+---------------+
; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -1.952 ; -16.603       ;
; CLOCK_50                           ; -1.451 ; -2.764        ;
; AUD_ADCLRCK                        ; -0.523 ; -6.326        ;
; AUD_BCLK                           ; 0.215  ; 0.000         ;
; i2c:b2v_inst|END_TR                ; 0.215  ; 0.000         ;
; keytr:b2v_inst1|KEYON              ; 0.245  ; 0.000         ;
+------------------------------------+--------+---------------+


+-------------------------------------------------------------+
; Fast Model Recovery Summary                                 ;
+------------------------------------+--------+---------------+
; Clock                              ; Slack  ; End Point TNS ;
+------------------------------------+--------+---------------+
; i2c:b2v_inst|END_TR                ; -0.328 ; -1.845        ;
; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.133  ; 0.000         ;
+------------------------------------+--------+---------------+


+-------------------------------------------------------------+
; Fast Model Removal Summary                                  ;
+------------------------------------+--------+---------------+
; Clock                              ; Slack  ; End Point TNS ;
+------------------------------------+--------+---------------+
; i2c:b2v_inst|END_TR                ; -0.630 ; -3.165        ;
; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.549 ; -4.941        ;
+------------------------------------+--------+---------------+


+-------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                      ;
+------------------------------------+--------+---------------+
; Clock                              ; Slack  ; End Point TNS ;
+------------------------------------+--------+---------------+
; AUD_ADCLRCK                        ; -1.627 ; -11724.542    ;
; CLOCK_50                           ; -1.380 ; -13.380       ;
; AUD_BCLK                           ; -1.222 ; -44.222       ;
; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500 ; -32.000       ;
; i2c:b2v_inst|END_TR                ; -0.500 ; -17.000       ;
; keytr:b2v_inst1|KEYON              ; -0.500 ; -8.000        ;
+------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'AUD_ADCLRCK'                                                                                                                                                                    ;
+---------+-------------------------------------------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                             ; To Node                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -16.284 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[3][0]  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.558     ; 16.758     ;
; -16.273 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[1][0]  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.663     ; 16.642     ;
; -16.273 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[2][0]  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.694     ; 16.611     ;
; -16.273 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[2][1]  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.694     ; 16.611     ;
; -16.273 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[2][2]  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.694     ; 16.611     ;
; -16.273 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[2][3]  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.694     ; 16.611     ;
; -16.273 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[2][4]  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.694     ; 16.611     ;
; -16.273 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[2][5]  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.694     ; 16.611     ;
; -16.273 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[2][6]  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.694     ; 16.611     ;
; -16.273 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[2][7]  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.694     ; 16.611     ;
; -16.273 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[2][8]  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.694     ; 16.611     ;
; -16.273 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[2][9]  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.694     ; 16.611     ;
; -16.273 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[2][10] ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.694     ; 16.611     ;
; -16.273 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[2][11] ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.694     ; 16.611     ;
; -16.273 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[2][12] ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.694     ; 16.611     ;
; -16.273 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[2][13] ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.694     ; 16.611     ;
; -16.273 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[2][14] ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.694     ; 16.611     ;
; -16.273 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[2][15] ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.694     ; 16.611     ;
; -16.255 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[0][0]  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.654     ; 16.633     ;
; -16.255 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[0][1]  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.654     ; 16.633     ;
; -16.255 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[0][2]  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.654     ; 16.633     ;
; -16.255 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[0][3]  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.654     ; 16.633     ;
; -16.255 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[0][4]  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.654     ; 16.633     ;
; -16.255 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[0][5]  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.654     ; 16.633     ;
; -16.255 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[0][6]  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.654     ; 16.633     ;
; -16.255 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[0][7]  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.654     ; 16.633     ;
; -16.255 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[0][8]  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.654     ; 16.633     ;
; -16.255 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[0][9]  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.654     ; 16.633     ;
; -16.255 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[0][10] ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.654     ; 16.633     ;
; -16.255 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[0][11] ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.654     ; 16.633     ;
; -16.255 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[0][12] ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.654     ; 16.633     ;
; -16.255 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[0][13] ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.654     ; 16.633     ;
; -16.255 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[0][14] ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.654     ; 16.633     ;
; -16.213 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[5][0]  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.730     ; 16.515     ;
; -16.161 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[3][0]  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.558     ; 16.635     ;
; -16.150 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[1][0]  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.663     ; 16.519     ;
; -16.150 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[2][0]  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.694     ; 16.488     ;
; -16.150 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[2][1]  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.694     ; 16.488     ;
; -16.150 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[2][2]  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.694     ; 16.488     ;
; -16.150 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[2][3]  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.694     ; 16.488     ;
; -16.150 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[2][4]  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.694     ; 16.488     ;
; -16.150 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[2][5]  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.694     ; 16.488     ;
; -16.150 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[2][6]  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.694     ; 16.488     ;
; -16.150 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[2][7]  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.694     ; 16.488     ;
; -16.150 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[2][8]  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.694     ; 16.488     ;
; -16.150 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[2][9]  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.694     ; 16.488     ;
; -16.150 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[2][10] ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.694     ; 16.488     ;
; -16.150 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[2][11] ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.694     ; 16.488     ;
; -16.150 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[2][12] ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.694     ; 16.488     ;
; -16.150 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[2][13] ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.694     ; 16.488     ;
; -16.150 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[2][14] ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.694     ; 16.488     ;
; -16.150 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[2][15] ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.694     ; 16.488     ;
; -16.134 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[1][1]  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.663     ; 16.503     ;
; -16.132 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[0][0]  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.654     ; 16.510     ;
; -16.132 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[0][1]  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.654     ; 16.510     ;
; -16.132 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[0][2]  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.654     ; 16.510     ;
; -16.132 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[0][3]  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.654     ; 16.510     ;
; -16.132 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[0][4]  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.654     ; 16.510     ;
; -16.132 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[0][5]  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.654     ; 16.510     ;
; -16.132 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[0][6]  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.654     ; 16.510     ;
; -16.132 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[0][7]  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.654     ; 16.510     ;
; -16.132 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[0][8]  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.654     ; 16.510     ;
; -16.132 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[0][9]  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.654     ; 16.510     ;
; -16.132 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[0][10] ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.654     ; 16.510     ;
; -16.132 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[0][11] ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.654     ; 16.510     ;
; -16.132 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[0][12] ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.654     ; 16.510     ;
; -16.132 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[0][13] ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.654     ; 16.510     ;
; -16.132 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[0][14] ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.654     ; 16.510     ;
; -16.128 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[0][15] ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.654     ; 16.506     ;
; -16.111 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[5][1]  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.730     ; 16.413     ;
; -16.090 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[5][0]  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.730     ; 16.392     ;
; -16.056 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[3][1]  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.558     ; 16.530     ;
; -16.056 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[3][2]  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.558     ; 16.530     ;
; -16.056 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[3][3]  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.558     ; 16.530     ;
; -16.036 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[6][0]  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.633     ; 16.435     ;
; -16.036 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[6][1]  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.633     ; 16.435     ;
; -16.036 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[6][2]  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.633     ; 16.435     ;
; -16.036 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[6][3]  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.633     ; 16.435     ;
; -16.036 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[6][4]  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.633     ; 16.435     ;
; -16.036 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[6][5]  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.633     ; 16.435     ;
; -16.036 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[6][6]  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.633     ; 16.435     ;
; -16.036 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[6][7]  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.633     ; 16.435     ;
; -16.036 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[6][8]  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.633     ; 16.435     ;
; -16.036 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[6][9]  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.633     ; 16.435     ;
; -16.036 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[6][10] ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.633     ; 16.435     ;
; -16.036 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[6][11] ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.633     ; 16.435     ;
; -16.036 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[6][12] ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.633     ; 16.435     ;
; -16.036 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[6][13] ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.633     ; 16.435     ;
; -16.036 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[6][14] ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.633     ; 16.435     ;
; -16.021 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[3][0]  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[13] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.558     ; 16.495     ;
; -16.011 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[4][0]  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.675     ; 16.368     ;
; -16.011 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[4][1]  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.675     ; 16.368     ;
; -16.011 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[4][2]  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.675     ; 16.368     ;
; -16.011 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[4][3]  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.675     ; 16.368     ;
; -16.011 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[4][4]  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.675     ; 16.368     ;
; -16.011 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[4][5]  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.675     ; 16.368     ;
; -16.011 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[4][6]  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.675     ; 16.368     ;
; -16.011 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[4][7]  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.675     ; 16.368     ;
; -16.011 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[4][8]  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.675     ; 16.368     ;
; -16.011 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[4][9]  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.675     ; 16.368     ;
+---------+-------------------------------------------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK_500:b2v_inst4|COUNTER_500[9]'                                                                                                                                  ;
+--------+--------------------------------+----------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                    ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+----------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; -0.703 ; CLOCK_500:b2v_inst4|address[5] ; i2c:b2v_inst|SD_COUNTER[0] ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.240      ; 1.475      ;
; -0.703 ; CLOCK_500:b2v_inst4|address[5] ; i2c:b2v_inst|SD_COUNTER[1] ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.240      ; 1.475      ;
; -0.703 ; CLOCK_500:b2v_inst4|address[5] ; i2c:b2v_inst|SD_COUNTER[3] ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.240      ; 1.475      ;
; -0.703 ; CLOCK_500:b2v_inst4|address[5] ; i2c:b2v_inst|SD_COUNTER[5] ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.240      ; 1.475      ;
; -0.703 ; CLOCK_500:b2v_inst4|address[5] ; i2c:b2v_inst|SD_COUNTER[2] ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.240      ; 1.475      ;
; -0.703 ; CLOCK_500:b2v_inst4|address[5] ; i2c:b2v_inst|SD_COUNTER[4] ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.240      ; 1.475      ;
; -0.603 ; i2c:b2v_inst|SD_COUNTER[3]     ; i2c:b2v_inst|SDO           ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.004      ; 1.639      ;
; -0.599 ; CLOCK_500:b2v_inst4|address[1] ; i2c:b2v_inst|SD_COUNTER[0] ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.240      ; 1.371      ;
; -0.599 ; CLOCK_500:b2v_inst4|address[1] ; i2c:b2v_inst|SD_COUNTER[1] ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.240      ; 1.371      ;
; -0.599 ; CLOCK_500:b2v_inst4|address[1] ; i2c:b2v_inst|SD_COUNTER[3] ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.240      ; 1.371      ;
; -0.599 ; CLOCK_500:b2v_inst4|address[1] ; i2c:b2v_inst|SD_COUNTER[5] ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.240      ; 1.371      ;
; -0.599 ; CLOCK_500:b2v_inst4|address[1] ; i2c:b2v_inst|SD_COUNTER[2] ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.240      ; 1.371      ;
; -0.599 ; CLOCK_500:b2v_inst4|address[1] ; i2c:b2v_inst|SD_COUNTER[4] ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.240      ; 1.371      ;
; -0.586 ; CLOCK_500:b2v_inst4|address[0] ; i2c:b2v_inst|SD_COUNTER[0] ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.215      ; 1.333      ;
; -0.586 ; CLOCK_500:b2v_inst4|address[0] ; i2c:b2v_inst|SD_COUNTER[1] ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.215      ; 1.333      ;
; -0.586 ; CLOCK_500:b2v_inst4|address[0] ; i2c:b2v_inst|SD_COUNTER[3] ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.215      ; 1.333      ;
; -0.586 ; CLOCK_500:b2v_inst4|address[0] ; i2c:b2v_inst|SD_COUNTER[5] ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.215      ; 1.333      ;
; -0.586 ; CLOCK_500:b2v_inst4|address[0] ; i2c:b2v_inst|SD_COUNTER[2] ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.215      ; 1.333      ;
; -0.586 ; CLOCK_500:b2v_inst4|address[0] ; i2c:b2v_inst|SD_COUNTER[4] ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.215      ; 1.333      ;
; -0.584 ; CLOCK_500:b2v_inst4|address[2] ; i2c:b2v_inst|SD_COUNTER[0] ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.240      ; 1.356      ;
; -0.584 ; CLOCK_500:b2v_inst4|address[2] ; i2c:b2v_inst|SD_COUNTER[1] ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.240      ; 1.356      ;
; -0.584 ; CLOCK_500:b2v_inst4|address[2] ; i2c:b2v_inst|SD_COUNTER[3] ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.240      ; 1.356      ;
; -0.584 ; CLOCK_500:b2v_inst4|address[2] ; i2c:b2v_inst|SD_COUNTER[5] ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.240      ; 1.356      ;
; -0.584 ; CLOCK_500:b2v_inst4|address[2] ; i2c:b2v_inst|SD_COUNTER[2] ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.240      ; 1.356      ;
; -0.584 ; CLOCK_500:b2v_inst4|address[2] ; i2c:b2v_inst|SD_COUNTER[4] ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.240      ; 1.356      ;
; -0.583 ; CLOCK_500:b2v_inst4|address[4] ; i2c:b2v_inst|SD_COUNTER[0] ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.240      ; 1.355      ;
; -0.583 ; CLOCK_500:b2v_inst4|address[4] ; i2c:b2v_inst|SD_COUNTER[1] ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.240      ; 1.355      ;
; -0.583 ; CLOCK_500:b2v_inst4|address[4] ; i2c:b2v_inst|SD_COUNTER[3] ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.240      ; 1.355      ;
; -0.583 ; CLOCK_500:b2v_inst4|address[4] ; i2c:b2v_inst|SD_COUNTER[5] ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.240      ; 1.355      ;
; -0.583 ; CLOCK_500:b2v_inst4|address[4] ; i2c:b2v_inst|SD_COUNTER[2] ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.240      ; 1.355      ;
; -0.583 ; CLOCK_500:b2v_inst4|address[4] ; i2c:b2v_inst|SD_COUNTER[4] ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.240      ; 1.355      ;
; -0.576 ; i2c:b2v_inst|SD_COUNTER[0]     ; i2c:b2v_inst|SDO           ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.004      ; 1.612      ;
; -0.547 ; CLOCK_500:b2v_inst4|address[3] ; i2c:b2v_inst|SD_COUNTER[0] ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.240      ; 1.319      ;
; -0.547 ; CLOCK_500:b2v_inst4|address[3] ; i2c:b2v_inst|SD_COUNTER[1] ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.240      ; 1.319      ;
; -0.547 ; CLOCK_500:b2v_inst4|address[3] ; i2c:b2v_inst|SD_COUNTER[3] ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.240      ; 1.319      ;
; -0.547 ; CLOCK_500:b2v_inst4|address[3] ; i2c:b2v_inst|SD_COUNTER[5] ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.240      ; 1.319      ;
; -0.547 ; CLOCK_500:b2v_inst4|address[3] ; i2c:b2v_inst|SD_COUNTER[2] ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.240      ; 1.319      ;
; -0.547 ; CLOCK_500:b2v_inst4|address[3] ; i2c:b2v_inst|SD_COUNTER[4] ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.240      ; 1.319      ;
; -0.534 ; i2c:b2v_inst|SD_COUNTER[3]     ; i2c:b2v_inst|SD_COUNTER[0] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 1.566      ;
; -0.534 ; i2c:b2v_inst|SD_COUNTER[3]     ; i2c:b2v_inst|SD_COUNTER[1] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 1.566      ;
; -0.534 ; i2c:b2v_inst|SD_COUNTER[3]     ; i2c:b2v_inst|SD_COUNTER[3] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 1.566      ;
; -0.534 ; i2c:b2v_inst|SD_COUNTER[3]     ; i2c:b2v_inst|SD_COUNTER[5] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 1.566      ;
; -0.534 ; i2c:b2v_inst|SD_COUNTER[3]     ; i2c:b2v_inst|SD_COUNTER[2] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 1.566      ;
; -0.534 ; i2c:b2v_inst|SD_COUNTER[3]     ; i2c:b2v_inst|SD_COUNTER[4] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 1.566      ;
; -0.534 ; i2c:b2v_inst|SD[5]             ; i2c:b2v_inst|SDO           ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.006      ; 1.572      ;
; -0.521 ; i2c:b2v_inst|SD_COUNTER[0]     ; i2c:b2v_inst|SD_COUNTER[0] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 1.553      ;
; -0.521 ; i2c:b2v_inst|SD_COUNTER[0]     ; i2c:b2v_inst|SD_COUNTER[1] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 1.553      ;
; -0.521 ; i2c:b2v_inst|SD_COUNTER[0]     ; i2c:b2v_inst|SD_COUNTER[3] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 1.553      ;
; -0.521 ; i2c:b2v_inst|SD_COUNTER[0]     ; i2c:b2v_inst|SD_COUNTER[5] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 1.553      ;
; -0.521 ; i2c:b2v_inst|SD_COUNTER[0]     ; i2c:b2v_inst|SD_COUNTER[2] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 1.553      ;
; -0.521 ; i2c:b2v_inst|SD_COUNTER[0]     ; i2c:b2v_inst|SD_COUNTER[4] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 1.553      ;
; -0.514 ; i2c:b2v_inst|SD_COUNTER[2]     ; i2c:b2v_inst|SD_COUNTER[0] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 1.546      ;
; -0.514 ; i2c:b2v_inst|SD_COUNTER[2]     ; i2c:b2v_inst|SD_COUNTER[1] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 1.546      ;
; -0.514 ; i2c:b2v_inst|SD_COUNTER[2]     ; i2c:b2v_inst|SD_COUNTER[3] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 1.546      ;
; -0.514 ; i2c:b2v_inst|SD_COUNTER[2]     ; i2c:b2v_inst|SD_COUNTER[5] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 1.546      ;
; -0.514 ; i2c:b2v_inst|SD_COUNTER[2]     ; i2c:b2v_inst|SD_COUNTER[2] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 1.546      ;
; -0.514 ; i2c:b2v_inst|SD_COUNTER[2]     ; i2c:b2v_inst|SD_COUNTER[4] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 1.546      ;
; -0.502 ; i2c:b2v_inst|SD_COUNTER[2]     ; i2c:b2v_inst|SDO           ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.004      ; 1.538      ;
; -0.490 ; i2c:b2v_inst|SD_COUNTER[1]     ; i2c:b2v_inst|SD[3]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; -0.002     ; 1.520      ;
; -0.490 ; i2c:b2v_inst|SD_COUNTER[1]     ; i2c:b2v_inst|SD[5]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; -0.002     ; 1.520      ;
; -0.480 ; i2c:b2v_inst|SD_COUNTER[3]     ; i2c:b2v_inst|SD[3]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; -0.002     ; 1.510      ;
; -0.480 ; i2c:b2v_inst|SD_COUNTER[3]     ; i2c:b2v_inst|SD[5]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; -0.002     ; 1.510      ;
; -0.474 ; i2c:b2v_inst|SD_COUNTER[1]     ; i2c:b2v_inst|SD[4]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.002      ; 1.508      ;
; -0.464 ; i2c:b2v_inst|SD_COUNTER[3]     ; i2c:b2v_inst|SD[4]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.002      ; 1.498      ;
; -0.451 ; i2c:b2v_inst|SD[4]             ; i2c:b2v_inst|SDO           ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.002      ; 1.485      ;
; -0.445 ; i2c:b2v_inst|SD_COUNTER[1]     ; i2c:b2v_inst|SD_COUNTER[0] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 1.477      ;
; -0.445 ; i2c:b2v_inst|SD_COUNTER[1]     ; i2c:b2v_inst|SD_COUNTER[1] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 1.477      ;
; -0.445 ; i2c:b2v_inst|SD_COUNTER[1]     ; i2c:b2v_inst|SD_COUNTER[3] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 1.477      ;
; -0.445 ; i2c:b2v_inst|SD_COUNTER[1]     ; i2c:b2v_inst|SD_COUNTER[5] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 1.477      ;
; -0.445 ; i2c:b2v_inst|SD_COUNTER[1]     ; i2c:b2v_inst|SD_COUNTER[2] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 1.477      ;
; -0.445 ; i2c:b2v_inst|SD_COUNTER[1]     ; i2c:b2v_inst|SD_COUNTER[4] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 1.477      ;
; -0.434 ; i2c:b2v_inst|SD_COUNTER[2]     ; i2c:b2v_inst|SD[3]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; -0.002     ; 1.464      ;
; -0.434 ; i2c:b2v_inst|SD_COUNTER[2]     ; i2c:b2v_inst|SD[5]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; -0.002     ; 1.464      ;
; -0.419 ; i2c:b2v_inst|SD[3]             ; i2c:b2v_inst|SDO           ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.006      ; 1.457      ;
; -0.418 ; i2c:b2v_inst|SD_COUNTER[2]     ; i2c:b2v_inst|SD[4]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.002      ; 1.452      ;
; -0.417 ; i2c:b2v_inst|SD_COUNTER[2]     ; i2c:b2v_inst|SCLK          ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.004      ; 1.453      ;
; -0.398 ; i2c:b2v_inst|SD_COUNTER[1]     ; i2c:b2v_inst|SD[0]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 1.430      ;
; -0.398 ; i2c:b2v_inst|SD_COUNTER[1]     ; i2c:b2v_inst|SD[9]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 1.430      ;
; -0.388 ; i2c:b2v_inst|SD_COUNTER[3]     ; i2c:b2v_inst|SD[0]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 1.420      ;
; -0.388 ; i2c:b2v_inst|SD_COUNTER[3]     ; i2c:b2v_inst|SD[9]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 1.420      ;
; -0.374 ; i2c:b2v_inst|SD_COUNTER[3]     ; i2c:b2v_inst|SCLK          ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.004      ; 1.410      ;
; -0.350 ; i2c:b2v_inst|SD_COUNTER[0]     ; i2c:b2v_inst|SD[3]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; -0.002     ; 1.380      ;
; -0.350 ; i2c:b2v_inst|SD_COUNTER[0]     ; i2c:b2v_inst|SD[5]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; -0.002     ; 1.380      ;
; -0.349 ; i2c:b2v_inst|SD_COUNTER[4]     ; i2c:b2v_inst|SD[3]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; -0.002     ; 1.379      ;
; -0.349 ; i2c:b2v_inst|SD_COUNTER[4]     ; i2c:b2v_inst|SD[5]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; -0.002     ; 1.379      ;
; -0.342 ; i2c:b2v_inst|SD_COUNTER[2]     ; i2c:b2v_inst|SD[0]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 1.374      ;
; -0.342 ; i2c:b2v_inst|SD_COUNTER[2]     ; i2c:b2v_inst|SD[9]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 1.374      ;
; -0.340 ; i2c:b2v_inst|SD[9]             ; i2c:b2v_inst|SDO           ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.004      ; 1.376      ;
; -0.334 ; i2c:b2v_inst|SD_COUNTER[0]     ; i2c:b2v_inst|SD[4]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.002      ; 1.368      ;
; -0.333 ; i2c:b2v_inst|SD_COUNTER[4]     ; i2c:b2v_inst|SD[4]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.002      ; 1.367      ;
; -0.328 ; i2c:b2v_inst|SD_COUNTER[5]     ; i2c:b2v_inst|SD[3]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; -0.002     ; 1.358      ;
; -0.328 ; i2c:b2v_inst|SD_COUNTER[5]     ; i2c:b2v_inst|SD[5]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; -0.002     ; 1.358      ;
; -0.312 ; i2c:b2v_inst|SD_COUNTER[5]     ; i2c:b2v_inst|SD[4]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.002      ; 1.346      ;
; -0.308 ; i2c:b2v_inst|SD_COUNTER[1]     ; i2c:b2v_inst|SD[11]        ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.002      ; 1.342      ;
; -0.308 ; i2c:b2v_inst|SD_COUNTER[1]     ; i2c:b2v_inst|SD[10]        ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.002      ; 1.342      ;
; -0.308 ; i2c:b2v_inst|SD_COUNTER[1]     ; i2c:b2v_inst|SD[2]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.002      ; 1.342      ;
; -0.308 ; i2c:b2v_inst|SD_COUNTER[1]     ; i2c:b2v_inst|SD[1]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.002      ; 1.342      ;
; -0.308 ; i2c:b2v_inst|SD_COUNTER[1]     ; i2c:b2v_inst|SD[6]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.002      ; 1.342      ;
; -0.308 ; i2c:b2v_inst|SD_COUNTER[1]     ; i2c:b2v_inst|SD[12]        ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.002      ; 1.342      ;
; -0.298 ; i2c:b2v_inst|SD_COUNTER[4]     ; i2c:b2v_inst|SCLK          ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.004      ; 1.334      ;
+--------+--------------------------------+----------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'AUD_BCLK'                                                                                                                                                                 ;
+--------+---------------------------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                     ; To Node                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.451 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[15]    ; parallel_to_serial:b2v_inst38|data            ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.500        ; -0.065     ; 0.918      ;
; -0.448 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[15]    ; parallel_to_serial:b2v_inst38|data_buffer[15] ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.500        ; -0.065     ; 0.915      ;
; -0.429 ; dsp_subsystem:dsp_instance|Echo_Machine:echo|outputSignal[15] ; parallel_to_serial:b2v_inst38|data            ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.500        ; -0.161     ; 0.800      ;
; -0.426 ; dsp_subsystem:dsp_instance|Echo_Machine:echo|outputSignal[15] ; parallel_to_serial:b2v_inst38|data_buffer[15] ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.500        ; -0.161     ; 0.797      ;
; -0.402 ; parallel_to_serial:b2v_inst38|bit_counter[2]                  ; parallel_to_serial:b2v_inst38|data            ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.000      ; 1.434      ;
; -0.338 ; parallel_to_serial:b2v_inst38|bit_counter[0]                  ; parallel_to_serial:b2v_inst38|data            ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.000      ; 1.370      ;
; -0.332 ; serial_to_parallel:b2v_inst37|bit_counter[3]                  ; serial_to_parallel:b2v_inst37|data[13]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.448      ; 1.812      ;
; -0.332 ; serial_to_parallel:b2v_inst37|bit_counter[3]                  ; serial_to_parallel:b2v_inst37|data[14]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.448      ; 1.812      ;
; -0.331 ; parallel_to_serial:b2v_inst38|lrclk_d1                        ; serial_to_parallel:b2v_inst37|data[13]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.448      ; 1.811      ;
; -0.331 ; parallel_to_serial:b2v_inst38|lrclk_d1                        ; serial_to_parallel:b2v_inst37|data[14]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.448      ; 1.811      ;
; -0.323 ; dsp_subsystem:dsp_instance|Echo_Machine:echo|outputSignal[14] ; parallel_to_serial:b2v_inst38|data_buffer[14] ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.500        ; -0.175     ; 0.680      ;
; -0.318 ; dsp_subsystem:dsp_instance|Echo_Machine:echo|outputSignal[9]  ; parallel_to_serial:b2v_inst38|data_buffer[9]  ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.500        ; -0.171     ; 0.679      ;
; -0.314 ; dsp_subsystem:dsp_instance|Echo_Machine:echo|outputSignal[12] ; parallel_to_serial:b2v_inst38|data_buffer[12] ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.500        ; -0.175     ; 0.671      ;
; -0.313 ; dsp_subsystem:dsp_instance|Echo_Machine:echo|outputSignal[7]  ; parallel_to_serial:b2v_inst38|data_buffer[7]  ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.500        ; -0.171     ; 0.674      ;
; -0.312 ; dsp_subsystem:dsp_instance|Echo_Machine:echo|outputSignal[4]  ; parallel_to_serial:b2v_inst38|data_buffer[4]  ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.500        ; -0.175     ; 0.669      ;
; -0.310 ; dsp_subsystem:dsp_instance|Echo_Machine:echo|outputSignal[2]  ; parallel_to_serial:b2v_inst38|data_buffer[2]  ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.500        ; -0.175     ; 0.667      ;
; -0.310 ; dsp_subsystem:dsp_instance|Echo_Machine:echo|outputSignal[5]  ; parallel_to_serial:b2v_inst38|data_buffer[5]  ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.500        ; -0.171     ; 0.671      ;
; -0.308 ; dsp_subsystem:dsp_instance|Echo_Machine:echo|outputSignal[6]  ; parallel_to_serial:b2v_inst38|data_buffer[6]  ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.500        ; -0.175     ; 0.665      ;
; -0.303 ; dsp_subsystem:dsp_instance|Echo_Machine:echo|outputSignal[3]  ; parallel_to_serial:b2v_inst38|data_buffer[3]  ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.500        ; -0.171     ; 0.664      ;
; -0.301 ; dsp_subsystem:dsp_instance|Echo_Machine:echo|outputSignal[1]  ; parallel_to_serial:b2v_inst38|data_buffer[1]  ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.500        ; -0.171     ; 0.662      ;
; -0.300 ; dsp_subsystem:dsp_instance|Echo_Machine:echo|outputSignal[10] ; parallel_to_serial:b2v_inst38|data_buffer[10] ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.500        ; -0.175     ; 0.657      ;
; -0.299 ; dsp_subsystem:dsp_instance|Echo_Machine:echo|outputSignal[0]  ; parallel_to_serial:b2v_inst38|data_buffer[0]  ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.500        ; -0.175     ; 0.656      ;
; -0.298 ; dsp_subsystem:dsp_instance|Echo_Machine:echo|outputSignal[13] ; parallel_to_serial:b2v_inst38|data_buffer[13] ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.500        ; -0.171     ; 0.659      ;
; -0.298 ; dsp_subsystem:dsp_instance|Echo_Machine:echo|outputSignal[11] ; parallel_to_serial:b2v_inst38|data_buffer[11] ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.500        ; -0.171     ; 0.659      ;
; -0.297 ; dsp_subsystem:dsp_instance|Echo_Machine:echo|outputSignal[8]  ; parallel_to_serial:b2v_inst38|data_buffer[8]  ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.500        ; -0.175     ; 0.654      ;
; -0.292 ; serial_to_parallel:b2v_inst37|bit_counter[2]                  ; serial_to_parallel:b2v_inst37|data[13]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.449      ; 1.773      ;
; -0.292 ; serial_to_parallel:b2v_inst37|bit_counter[2]                  ; serial_to_parallel:b2v_inst37|data[14]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.449      ; 1.773      ;
; -0.285 ; parallel_to_serial:b2v_inst38|bit_counter[3]                  ; parallel_to_serial:b2v_inst38|data            ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.000      ; 1.317      ;
; -0.279 ; serial_to_parallel:b2v_inst37|data[1]                         ; serial_to_parallel:b2v_inst37|data[2]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.000      ; 1.311      ;
; -0.276 ; parallel_to_serial:b2v_inst38|data_buffer[1]                  ; parallel_to_serial:b2v_inst38|data            ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.010      ; 1.318      ;
; -0.270 ; parallel_to_serial:b2v_inst38|data_buffer[0]                  ; parallel_to_serial:b2v_inst38|data            ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.014      ; 1.316      ;
; -0.265 ; serial_to_parallel:b2v_inst37|bit_counter[3]                  ; serial_to_parallel:b2v_inst37|data[15]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.452      ; 1.749      ;
; -0.264 ; parallel_to_serial:b2v_inst38|lrclk_d1                        ; serial_to_parallel:b2v_inst37|data[15]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.452      ; 1.748      ;
; -0.250 ; serial_to_parallel:b2v_inst37|bit_counter[1]                  ; serial_to_parallel:b2v_inst37|data[13]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.449      ; 1.731      ;
; -0.250 ; serial_to_parallel:b2v_inst37|bit_counter[1]                  ; serial_to_parallel:b2v_inst37|data[14]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.449      ; 1.731      ;
; -0.246 ; serial_to_parallel:b2v_inst37|data[11]                        ; serial_to_parallel:b2v_inst37|data[12]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.000      ; 1.278      ;
; -0.228 ; serial_to_parallel:b2v_inst37|bit_counter[0]                  ; serial_to_parallel:b2v_inst37|data[13]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.449      ; 1.709      ;
; -0.228 ; serial_to_parallel:b2v_inst37|bit_counter[0]                  ; serial_to_parallel:b2v_inst37|data[14]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.449      ; 1.709      ;
; -0.228 ; parallel_to_serial:b2v_inst38|data_buffer[9]                  ; parallel_to_serial:b2v_inst38|data            ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.010      ; 1.270      ;
; -0.225 ; serial_to_parallel:b2v_inst37|bit_counter[2]                  ; serial_to_parallel:b2v_inst37|data[15]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.453      ; 1.710      ;
; -0.212 ; parallel_to_serial:b2v_inst38|data_buffer[3]                  ; parallel_to_serial:b2v_inst38|data            ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.010      ; 1.254      ;
; -0.203 ; parallel_to_serial:b2v_inst38|bit_counter[1]                  ; parallel_to_serial:b2v_inst38|data            ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.000      ; 1.235      ;
; -0.201 ; parallel_to_serial:b2v_inst38|data_buffer[4]                  ; parallel_to_serial:b2v_inst38|data            ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.014      ; 1.247      ;
; -0.193 ; parallel_to_serial:b2v_inst38|data_buffer[13]                 ; parallel_to_serial:b2v_inst38|data            ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.010      ; 1.235      ;
; -0.183 ; serial_to_parallel:b2v_inst37|bit_counter[1]                  ; serial_to_parallel:b2v_inst37|data[15]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.453      ; 1.668      ;
; -0.175 ; serial_to_parallel:b2v_inst37|lrclk_d2                        ; serial_to_parallel:b2v_inst37|data[13]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.448      ; 1.655      ;
; -0.175 ; serial_to_parallel:b2v_inst37|lrclk_d2                        ; serial_to_parallel:b2v_inst37|data[14]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.448      ; 1.655      ;
; -0.168 ; parallel_to_serial:b2v_inst38|bit_counter[0]                  ; parallel_to_serial:b2v_inst38|bit_counter[0]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.000      ; 1.200      ;
; -0.167 ; parallel_to_serial:b2v_inst38|data_buffer[7]                  ; parallel_to_serial:b2v_inst38|data            ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.010      ; 1.209      ;
; -0.163 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[7]     ; parallel_to_serial:b2v_inst38|data_buffer[7]  ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.500        ; -0.075     ; 0.620      ;
; -0.161 ; serial_to_parallel:b2v_inst37|bit_counter[0]                  ; serial_to_parallel:b2v_inst37|data[15]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.453      ; 1.646      ;
; -0.149 ; parallel_to_serial:b2v_inst38|data_buffer[6]                  ; parallel_to_serial:b2v_inst38|data            ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.014      ; 1.195      ;
; -0.145 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[6]     ; parallel_to_serial:b2v_inst38|data_buffer[6]  ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.500        ; -0.079     ; 0.598      ;
; -0.140 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[0]     ; parallel_to_serial:b2v_inst38|data_buffer[0]  ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.500        ; -0.079     ; 0.593      ;
; -0.139 ; serial_to_parallel:b2v_inst37|data[12]                        ; parallel_to_serial:b2v_inst38|data_buffer[12] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.435      ; 1.606      ;
; -0.128 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[4]     ; parallel_to_serial:b2v_inst38|data_buffer[4]  ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.500        ; -0.079     ; 0.581      ;
; -0.126 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[3]     ; parallel_to_serial:b2v_inst38|data_buffer[3]  ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.500        ; -0.075     ; 0.583      ;
; -0.124 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[2]     ; parallel_to_serial:b2v_inst38|data_buffer[2]  ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.500        ; -0.079     ; 0.577      ;
; -0.124 ; serial_to_parallel:b2v_inst37|data[4]                         ; parallel_to_serial:b2v_inst38|data_buffer[4]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.435      ; 1.591      ;
; -0.121 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[8]     ; parallel_to_serial:b2v_inst38|data_buffer[8]  ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.500        ; -0.079     ; 0.574      ;
; -0.119 ; parallel_to_serial:b2v_inst38|data_buffer[8]                  ; parallel_to_serial:b2v_inst38|data            ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.014      ; 1.165      ;
; -0.118 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[11]    ; parallel_to_serial:b2v_inst38|data_buffer[11] ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.500        ; -0.075     ; 0.575      ;
; -0.117 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[1]     ; parallel_to_serial:b2v_inst38|data_buffer[1]  ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.500        ; -0.075     ; 0.574      ;
; -0.116 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[5]     ; parallel_to_serial:b2v_inst38|data_buffer[5]  ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.500        ; -0.075     ; 0.573      ;
; -0.115 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[9]     ; parallel_to_serial:b2v_inst38|data_buffer[9]  ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.500        ; -0.075     ; 0.572      ;
; -0.115 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[13]    ; parallel_to_serial:b2v_inst38|data_buffer[13] ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.500        ; -0.075     ; 0.572      ;
; -0.114 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|outputSignal[14]    ; parallel_to_serial:b2v_inst38|data_buffer[14] ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.500        ; -0.079     ; 0.567      ;
; -0.114 ; serial_to_parallel:b2v_inst37|bit_counter[3]                  ; serial_to_parallel:b2v_inst37|data[0]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.002      ; 1.148      ;
; -0.114 ; serial_to_parallel:b2v_inst37|bit_counter[3]                  ; serial_to_parallel:b2v_inst37|data[1]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.002      ; 1.148      ;
; -0.114 ; serial_to_parallel:b2v_inst37|bit_counter[3]                  ; serial_to_parallel:b2v_inst37|data[2]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.002      ; 1.148      ;
; -0.114 ; serial_to_parallel:b2v_inst37|bit_counter[3]                  ; serial_to_parallel:b2v_inst37|data[3]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.002      ; 1.148      ;
; -0.114 ; serial_to_parallel:b2v_inst37|bit_counter[3]                  ; serial_to_parallel:b2v_inst37|data[4]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.002      ; 1.148      ;
; -0.114 ; serial_to_parallel:b2v_inst37|bit_counter[3]                  ; serial_to_parallel:b2v_inst37|data[5]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.002      ; 1.148      ;
; -0.114 ; serial_to_parallel:b2v_inst37|bit_counter[3]                  ; serial_to_parallel:b2v_inst37|data[6]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.002      ; 1.148      ;
; -0.114 ; serial_to_parallel:b2v_inst37|bit_counter[3]                  ; serial_to_parallel:b2v_inst37|data[7]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.002      ; 1.148      ;
; -0.114 ; serial_to_parallel:b2v_inst37|bit_counter[3]                  ; serial_to_parallel:b2v_inst37|data[8]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.002      ; 1.148      ;
; -0.114 ; serial_to_parallel:b2v_inst37|bit_counter[3]                  ; serial_to_parallel:b2v_inst37|data[9]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.002      ; 1.148      ;
; -0.114 ; serial_to_parallel:b2v_inst37|bit_counter[3]                  ; serial_to_parallel:b2v_inst37|data[10]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.002      ; 1.148      ;
; -0.114 ; serial_to_parallel:b2v_inst37|bit_counter[3]                  ; serial_to_parallel:b2v_inst37|data[11]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.002      ; 1.148      ;
; -0.114 ; serial_to_parallel:b2v_inst37|bit_counter[3]                  ; serial_to_parallel:b2v_inst37|data[12]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.002      ; 1.148      ;
; -0.113 ; parallel_to_serial:b2v_inst38|lrclk_d1                        ; serial_to_parallel:b2v_inst37|data[0]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.002      ; 1.147      ;
; -0.113 ; parallel_to_serial:b2v_inst38|lrclk_d1                        ; serial_to_parallel:b2v_inst37|data[1]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.002      ; 1.147      ;
; -0.113 ; parallel_to_serial:b2v_inst38|lrclk_d1                        ; serial_to_parallel:b2v_inst37|data[2]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.002      ; 1.147      ;
; -0.113 ; parallel_to_serial:b2v_inst38|lrclk_d1                        ; serial_to_parallel:b2v_inst37|data[3]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.002      ; 1.147      ;
; -0.113 ; parallel_to_serial:b2v_inst38|lrclk_d1                        ; serial_to_parallel:b2v_inst37|data[4]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.002      ; 1.147      ;
; -0.113 ; parallel_to_serial:b2v_inst38|lrclk_d1                        ; serial_to_parallel:b2v_inst37|data[5]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.002      ; 1.147      ;
; -0.113 ; parallel_to_serial:b2v_inst38|lrclk_d1                        ; serial_to_parallel:b2v_inst37|data[6]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.002      ; 1.147      ;
; -0.113 ; parallel_to_serial:b2v_inst38|lrclk_d1                        ; serial_to_parallel:b2v_inst37|data[7]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.002      ; 1.147      ;
; -0.113 ; parallel_to_serial:b2v_inst38|lrclk_d1                        ; serial_to_parallel:b2v_inst37|data[8]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.002      ; 1.147      ;
; -0.113 ; parallel_to_serial:b2v_inst38|lrclk_d1                        ; serial_to_parallel:b2v_inst37|data[9]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.002      ; 1.147      ;
; -0.113 ; parallel_to_serial:b2v_inst38|lrclk_d1                        ; serial_to_parallel:b2v_inst37|data[10]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.002      ; 1.147      ;
; -0.113 ; parallel_to_serial:b2v_inst38|lrclk_d1                        ; serial_to_parallel:b2v_inst37|data[11]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.002      ; 1.147      ;
; -0.113 ; parallel_to_serial:b2v_inst38|lrclk_d1                        ; serial_to_parallel:b2v_inst37|data[12]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.002      ; 1.147      ;
; -0.108 ; serial_to_parallel:b2v_inst37|lrclk_d2                        ; serial_to_parallel:b2v_inst37|data[15]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.452      ; 1.592      ;
; -0.105 ; parallel_to_serial:b2v_inst38|data_buffer[12]                 ; parallel_to_serial:b2v_inst38|data            ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.014      ; 1.151      ;
; -0.101 ; parallel_to_serial:b2v_inst38|bit_counter[2]                  ; parallel_to_serial:b2v_inst38|bit_counter[0]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.000      ; 1.133      ;
; -0.100 ; parallel_to_serial:b2v_inst38|data_buffer[5]                  ; parallel_to_serial:b2v_inst38|data            ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.010      ; 1.142      ;
; -0.084 ; parallel_to_serial:b2v_inst38|data_buffer[15]                 ; parallel_to_serial:b2v_inst38|data            ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.000      ; 1.116      ;
; -0.081 ; parallel_to_serial:b2v_inst38|data_buffer[2]                  ; parallel_to_serial:b2v_inst38|data            ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.014      ; 1.127      ;
; -0.074 ; serial_to_parallel:b2v_inst37|bit_counter[2]                  ; serial_to_parallel:b2v_inst37|data[0]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.003      ; 1.109      ;
+--------+---------------------------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'i2c:b2v_inst|END_TR'                                                                                                                         ;
+--------+--------------------------------+--------------------------------+-----------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                        ; Launch Clock          ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------+-----------------------+---------------------+--------------+------------+------------+
; -0.128 ; CLOCK_500:b2v_inst4|vol[1]     ; CLOCK_500:b2v_inst4|DATA_A[1]  ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 0.500        ; 0.280      ; 0.940      ;
; -0.123 ; CLOCK_500:b2v_inst4|vol[2]     ; CLOCK_500:b2v_inst4|DATA_A[2]  ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 0.500        ; 0.280      ; 0.935      ;
; -0.116 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|address[1] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 1.148      ;
; -0.116 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|address[2] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 1.148      ;
; -0.116 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|address[3] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 1.148      ;
; -0.116 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|address[4] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 1.148      ;
; -0.116 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|address[5] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 1.148      ;
; -0.103 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|address[1] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; -0.025     ; 1.110      ;
; -0.103 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|address[2] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; -0.025     ; 1.110      ;
; -0.103 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|address[3] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; -0.025     ; 1.110      ;
; -0.103 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|address[4] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; -0.025     ; 1.110      ;
; -0.103 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|address[5] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; -0.025     ; 1.110      ;
; -0.101 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|address[1] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 1.133      ;
; -0.101 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|address[2] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 1.133      ;
; -0.101 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|address[3] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 1.133      ;
; -0.101 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|address[4] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 1.133      ;
; -0.101 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|address[5] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 1.133      ;
; -0.064 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|address[1] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 1.096      ;
; -0.064 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|address[2] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 1.096      ;
; -0.064 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|address[3] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 1.096      ;
; -0.064 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|address[4] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 1.096      ;
; -0.064 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|address[5] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 1.096      ;
; -0.041 ; CLOCK_500:b2v_inst4|address[4] ; CLOCK_500:b2v_inst4|address[1] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 1.073      ;
; -0.041 ; CLOCK_500:b2v_inst4|address[4] ; CLOCK_500:b2v_inst4|address[2] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 1.073      ;
; -0.041 ; CLOCK_500:b2v_inst4|address[4] ; CLOCK_500:b2v_inst4|address[3] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 1.073      ;
; -0.041 ; CLOCK_500:b2v_inst4|address[4] ; CLOCK_500:b2v_inst4|address[4] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 1.073      ;
; -0.041 ; CLOCK_500:b2v_inst4|address[4] ; CLOCK_500:b2v_inst4|address[5] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 1.073      ;
; 0.042  ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|DATA_A[1]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; -0.025     ; 0.965      ;
; 0.050  ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|DATA_A[4]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; -0.023     ; 0.959      ;
; 0.050  ; CLOCK_500:b2v_inst4|vol[0]     ; CLOCK_500:b2v_inst4|DATA_A[0]  ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 0.500        ; 0.280      ; 0.762      ;
; 0.060  ; CLOCK_500:b2v_inst4|address[5] ; CLOCK_500:b2v_inst4|address[1] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 0.972      ;
; 0.060  ; CLOCK_500:b2v_inst4|address[5] ; CLOCK_500:b2v_inst4|address[2] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 0.972      ;
; 0.060  ; CLOCK_500:b2v_inst4|address[5] ; CLOCK_500:b2v_inst4|address[3] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 0.972      ;
; 0.060  ; CLOCK_500:b2v_inst4|address[5] ; CLOCK_500:b2v_inst4|address[4] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 0.972      ;
; 0.060  ; CLOCK_500:b2v_inst4|address[5] ; CLOCK_500:b2v_inst4|address[5] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 0.972      ;
; 0.070  ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[1]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 0.962      ;
; 0.072  ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[4]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.002      ; 0.962      ;
; 0.144  ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|address[0] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.025      ; 0.913      ;
; 0.157  ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|address[0] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 0.875      ;
; 0.159  ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|address[0] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.025      ; 0.898      ;
; 0.160  ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|DATA_A[2]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; -0.025     ; 0.847      ;
; 0.163  ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|DATA_A[0]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; -0.025     ; 0.844      ;
; 0.181  ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[2]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 0.851      ;
; 0.181  ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[1]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 0.851      ;
; 0.188  ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[2]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 0.844      ;
; 0.195  ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[0]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 0.837      ;
; 0.196  ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|address[0] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.025      ; 0.861      ;
; 0.202  ; CLOCK_500:b2v_inst4|vol[6]     ; CLOCK_500:b2v_inst4|DATA_A[6]  ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 0.500        ; 0.282      ; 0.612      ;
; 0.211  ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[3]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; -0.002     ; 0.819      ;
; 0.220  ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[4]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.002      ; 0.814      ;
; 0.234  ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[0]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 0.798      ;
; 0.265  ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|DATA_A[11] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; -0.023     ; 0.744      ;
; 0.265  ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|DATA_A[6]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; -0.023     ; 0.744      ;
; 0.270  ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|DATA_A[12] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; -0.023     ; 0.739      ;
; 0.273  ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[5]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; -0.002     ; 0.757      ;
; 0.274  ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[10] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.002      ; 0.760      ;
; 0.276  ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[3]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; -0.002     ; 0.754      ;
; 0.276  ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|DATA_A[3]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; -0.027     ; 0.729      ;
; 0.287  ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[11] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.002      ; 0.747      ;
; 0.290  ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[6]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.002      ; 0.744      ;
; 0.291  ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[12] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.002      ; 0.743      ;
; 0.294  ; CLOCK_500:b2v_inst4|vol[3]     ; CLOCK_500:b2v_inst4|DATA_A[3]  ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 0.500        ; 0.278      ; 0.516      ;
; 0.311  ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|DATA_A[10] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.002      ; 0.723      ;
; 0.322  ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[5]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; -0.002     ; 0.708      ;
; 0.325  ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|DATA_A[9]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; -0.025     ; 0.682      ;
; 0.336  ; CLOCK_500:b2v_inst4|vol[5]     ; CLOCK_500:b2v_inst4|DATA_A[5]  ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 0.500        ; 0.278      ; 0.474      ;
; 0.342  ; CLOCK_500:b2v_inst4|vol[4]     ; CLOCK_500:b2v_inst4|DATA_A[4]  ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 0.500        ; 0.282      ; 0.472      ;
; 0.345  ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[6]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.002      ; 0.689      ;
; 0.346  ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[12] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.002      ; 0.688      ;
; 0.348  ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[11] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.002      ; 0.686      ;
; 0.365  ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[9]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 0.667      ;
; 0.375  ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[10] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.002      ; 0.659      ;
; 0.405  ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[9]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 0.627      ;
; 0.415  ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|DATA_A[0]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 0.617      ;
; 0.428  ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|DATA_A[11] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.002      ; 0.606      ;
; 0.428  ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|DATA_A[12] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.002      ; 0.606      ;
; 0.437  ; CLOCK_500:b2v_inst4|address[4] ; CLOCK_500:b2v_inst4|address[0] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.025      ; 0.620      ;
; 0.534  ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|DATA_A[9]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 0.498      ;
; 0.573  ; CLOCK_500:b2v_inst4|address[5] ; CLOCK_500:b2v_inst4|address[0] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.025      ; 0.484      ;
+--------+--------------------------------+--------------------------------+-----------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'keytr:b2v_inst1|KEYON'                                                                                                                 ;
+--------+----------------------------+----------------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node                    ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+----------------------------+-----------------------+-----------------------+--------------+------------+------------+
; -0.096 ; CLOCK_500:b2v_inst4|vol[6] ; CLOCK_500:b2v_inst4|vol[0] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.128      ;
; -0.096 ; CLOCK_500:b2v_inst4|vol[6] ; CLOCK_500:b2v_inst4|vol[1] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.128      ;
; -0.096 ; CLOCK_500:b2v_inst4|vol[6] ; CLOCK_500:b2v_inst4|vol[3] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.128      ;
; -0.096 ; CLOCK_500:b2v_inst4|vol[6] ; CLOCK_500:b2v_inst4|vol[4] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.128      ;
; -0.096 ; CLOCK_500:b2v_inst4|vol[6] ; CLOCK_500:b2v_inst4|vol[5] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.128      ;
; -0.096 ; CLOCK_500:b2v_inst4|vol[6] ; CLOCK_500:b2v_inst4|vol[6] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.128      ;
; -0.096 ; CLOCK_500:b2v_inst4|vol[6] ; CLOCK_500:b2v_inst4|vol[7] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.128      ;
; -0.096 ; CLOCK_500:b2v_inst4|vol[6] ; CLOCK_500:b2v_inst4|vol[2] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.128      ;
; -0.059 ; CLOCK_500:b2v_inst4|vol[1] ; CLOCK_500:b2v_inst4|vol[0] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.091      ;
; -0.059 ; CLOCK_500:b2v_inst4|vol[1] ; CLOCK_500:b2v_inst4|vol[1] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.091      ;
; -0.059 ; CLOCK_500:b2v_inst4|vol[1] ; CLOCK_500:b2v_inst4|vol[3] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.091      ;
; -0.059 ; CLOCK_500:b2v_inst4|vol[1] ; CLOCK_500:b2v_inst4|vol[4] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.091      ;
; -0.059 ; CLOCK_500:b2v_inst4|vol[1] ; CLOCK_500:b2v_inst4|vol[5] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.091      ;
; -0.059 ; CLOCK_500:b2v_inst4|vol[1] ; CLOCK_500:b2v_inst4|vol[6] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.091      ;
; -0.059 ; CLOCK_500:b2v_inst4|vol[1] ; CLOCK_500:b2v_inst4|vol[7] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.091      ;
; -0.059 ; CLOCK_500:b2v_inst4|vol[1] ; CLOCK_500:b2v_inst4|vol[2] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.091      ;
; -0.048 ; CLOCK_500:b2v_inst4|vol[3] ; CLOCK_500:b2v_inst4|vol[0] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.080      ;
; -0.048 ; CLOCK_500:b2v_inst4|vol[3] ; CLOCK_500:b2v_inst4|vol[1] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.080      ;
; -0.048 ; CLOCK_500:b2v_inst4|vol[3] ; CLOCK_500:b2v_inst4|vol[3] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.080      ;
; -0.048 ; CLOCK_500:b2v_inst4|vol[3] ; CLOCK_500:b2v_inst4|vol[4] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.080      ;
; -0.048 ; CLOCK_500:b2v_inst4|vol[3] ; CLOCK_500:b2v_inst4|vol[5] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.080      ;
; -0.048 ; CLOCK_500:b2v_inst4|vol[3] ; CLOCK_500:b2v_inst4|vol[6] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.080      ;
; -0.048 ; CLOCK_500:b2v_inst4|vol[3] ; CLOCK_500:b2v_inst4|vol[7] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.080      ;
; -0.048 ; CLOCK_500:b2v_inst4|vol[3] ; CLOCK_500:b2v_inst4|vol[2] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.080      ;
; -0.013 ; CLOCK_500:b2v_inst4|vol[7] ; CLOCK_500:b2v_inst4|vol[0] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.045      ;
; -0.013 ; CLOCK_500:b2v_inst4|vol[7] ; CLOCK_500:b2v_inst4|vol[1] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.045      ;
; -0.013 ; CLOCK_500:b2v_inst4|vol[7] ; CLOCK_500:b2v_inst4|vol[3] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.045      ;
; -0.013 ; CLOCK_500:b2v_inst4|vol[7] ; CLOCK_500:b2v_inst4|vol[4] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.045      ;
; -0.013 ; CLOCK_500:b2v_inst4|vol[7] ; CLOCK_500:b2v_inst4|vol[5] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.045      ;
; -0.013 ; CLOCK_500:b2v_inst4|vol[7] ; CLOCK_500:b2v_inst4|vol[6] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.045      ;
; -0.013 ; CLOCK_500:b2v_inst4|vol[7] ; CLOCK_500:b2v_inst4|vol[7] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.045      ;
; -0.013 ; CLOCK_500:b2v_inst4|vol[7] ; CLOCK_500:b2v_inst4|vol[2] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.045      ;
; 0.020  ; CLOCK_500:b2v_inst4|vol[0] ; CLOCK_500:b2v_inst4|vol[0] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.012      ;
; 0.020  ; CLOCK_500:b2v_inst4|vol[0] ; CLOCK_500:b2v_inst4|vol[1] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.012      ;
; 0.020  ; CLOCK_500:b2v_inst4|vol[0] ; CLOCK_500:b2v_inst4|vol[3] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.012      ;
; 0.020  ; CLOCK_500:b2v_inst4|vol[0] ; CLOCK_500:b2v_inst4|vol[4] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.012      ;
; 0.020  ; CLOCK_500:b2v_inst4|vol[0] ; CLOCK_500:b2v_inst4|vol[5] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.012      ;
; 0.020  ; CLOCK_500:b2v_inst4|vol[0] ; CLOCK_500:b2v_inst4|vol[6] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.012      ;
; 0.020  ; CLOCK_500:b2v_inst4|vol[0] ; CLOCK_500:b2v_inst4|vol[7] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.012      ;
; 0.020  ; CLOCK_500:b2v_inst4|vol[0] ; CLOCK_500:b2v_inst4|vol[2] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.012      ;
; 0.050  ; CLOCK_500:b2v_inst4|vol[2] ; CLOCK_500:b2v_inst4|vol[0] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 0.982      ;
; 0.050  ; CLOCK_500:b2v_inst4|vol[2] ; CLOCK_500:b2v_inst4|vol[1] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 0.982      ;
; 0.050  ; CLOCK_500:b2v_inst4|vol[2] ; CLOCK_500:b2v_inst4|vol[3] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 0.982      ;
; 0.050  ; CLOCK_500:b2v_inst4|vol[2] ; CLOCK_500:b2v_inst4|vol[4] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 0.982      ;
; 0.050  ; CLOCK_500:b2v_inst4|vol[2] ; CLOCK_500:b2v_inst4|vol[5] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 0.982      ;
; 0.050  ; CLOCK_500:b2v_inst4|vol[2] ; CLOCK_500:b2v_inst4|vol[6] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 0.982      ;
; 0.050  ; CLOCK_500:b2v_inst4|vol[2] ; CLOCK_500:b2v_inst4|vol[7] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 0.982      ;
; 0.050  ; CLOCK_500:b2v_inst4|vol[2] ; CLOCK_500:b2v_inst4|vol[2] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 0.982      ;
; 0.097  ; CLOCK_500:b2v_inst4|vol[4] ; CLOCK_500:b2v_inst4|vol[0] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 0.935      ;
; 0.097  ; CLOCK_500:b2v_inst4|vol[4] ; CLOCK_500:b2v_inst4|vol[1] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 0.935      ;
; 0.097  ; CLOCK_500:b2v_inst4|vol[4] ; CLOCK_500:b2v_inst4|vol[3] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 0.935      ;
; 0.097  ; CLOCK_500:b2v_inst4|vol[4] ; CLOCK_500:b2v_inst4|vol[4] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 0.935      ;
; 0.097  ; CLOCK_500:b2v_inst4|vol[4] ; CLOCK_500:b2v_inst4|vol[5] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 0.935      ;
; 0.097  ; CLOCK_500:b2v_inst4|vol[4] ; CLOCK_500:b2v_inst4|vol[6] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 0.935      ;
; 0.097  ; CLOCK_500:b2v_inst4|vol[4] ; CLOCK_500:b2v_inst4|vol[7] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 0.935      ;
; 0.097  ; CLOCK_500:b2v_inst4|vol[4] ; CLOCK_500:b2v_inst4|vol[2] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 0.935      ;
; 0.112  ; CLOCK_500:b2v_inst4|vol[5] ; CLOCK_500:b2v_inst4|vol[0] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 0.920      ;
; 0.112  ; CLOCK_500:b2v_inst4|vol[5] ; CLOCK_500:b2v_inst4|vol[1] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 0.920      ;
; 0.112  ; CLOCK_500:b2v_inst4|vol[5] ; CLOCK_500:b2v_inst4|vol[3] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 0.920      ;
; 0.112  ; CLOCK_500:b2v_inst4|vol[5] ; CLOCK_500:b2v_inst4|vol[4] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 0.920      ;
; 0.112  ; CLOCK_500:b2v_inst4|vol[5] ; CLOCK_500:b2v_inst4|vol[5] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 0.920      ;
; 0.112  ; CLOCK_500:b2v_inst4|vol[5] ; CLOCK_500:b2v_inst4|vol[6] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 0.920      ;
; 0.112  ; CLOCK_500:b2v_inst4|vol[5] ; CLOCK_500:b2v_inst4|vol[7] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 0.920      ;
; 0.112  ; CLOCK_500:b2v_inst4|vol[5] ; CLOCK_500:b2v_inst4|vol[2] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 0.920      ;
+--------+----------------------------+----------------------------+-----------------------+-----------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK_50'                                                                                                                                                  ;
+-------+-------------------------------------+-------------------------------------+------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                             ; Launch Clock                       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+-------------------------------------+------------------------------------+-------------+--------------+------------+------------+
; 0.031 ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 1.001      ;
; 0.046 ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.986      ;
; 0.066 ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.966      ;
; 0.081 ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.951      ;
; 0.086 ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.946      ;
; 0.101 ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.931      ;
; 0.116 ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.916      ;
; 0.121 ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.911      ;
; 0.136 ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.896      ;
; 0.151 ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.881      ;
; 0.156 ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.876      ;
; 0.161 ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.871      ;
; 0.171 ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.861      ;
; 0.186 ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.846      ;
; 0.191 ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.841      ;
; 0.196 ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.836      ;
; 0.206 ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.826      ;
; 0.211 ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.821      ;
; 0.221 ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.811      ;
; 0.226 ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.806      ;
; 0.231 ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.801      ;
; 0.231 ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.801      ;
; 0.241 ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.791      ;
; 0.246 ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.786      ;
; 0.256 ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.776      ;
; 0.261 ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.771      ;
; 0.266 ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.766      ;
; 0.266 ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.766      ;
; 0.276 ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.756      ;
; 0.281 ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.751      ;
; 0.281 ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.751      ;
; 0.291 ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.741      ;
; 0.296 ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.736      ;
; 0.300 ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.732      ;
; 0.301 ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.731      ;
; 0.301 ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.731      ;
; 0.316 ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.716      ;
; 0.316 ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.716      ;
; 0.331 ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.701      ;
; 0.335 ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.697      ;
; 0.336 ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.696      ;
; 0.336 ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.696      ;
; 0.348 ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.684      ;
; 0.351 ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.681      ;
; 0.351 ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.681      ;
; 0.370 ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.662      ;
; 0.370 ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.662      ;
; 0.371 ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.661      ;
; 0.371 ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.661      ;
; 0.383 ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.649      ;
; 0.385 ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.647      ;
; 0.386 ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.646      ;
; 0.386 ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.646      ;
; 0.510 ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.522      ;
; 0.510 ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.522      ;
; 0.511 ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.521      ;
; 0.511 ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.521      ;
; 0.520 ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.512      ;
; 0.521 ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.511      ;
; 0.524 ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.508      ;
; 0.524 ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.508      ;
; 0.524 ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.508      ;
; 0.637 ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.395      ;
; 0.665 ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.367      ;
; 1.693 ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_50    ; 0.500        ; 1.671      ; 0.651      ;
; 1.831 ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_50    ; 0.500        ; 1.671      ; 0.513      ;
; 2.193 ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_50    ; 1.000        ; 1.671      ; 0.651      ;
; 2.331 ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_50    ; 1.000        ; 1.671      ; 0.513      ;
+-------+-------------------------------------+-------------------------------------+------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK_500:b2v_inst4|COUNTER_500[9]'                                                                                                                                         ;
+--------+-------------------------------------+-----------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                     ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-----------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; -1.952 ; i2c:b2v_inst|END_TR                 ; i2c:b2v_inst|END_TR         ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 2.026      ; 0.367      ;
; -1.452 ; i2c:b2v_inst|END_TR                 ; i2c:b2v_inst|END_TR         ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 2.026      ; 0.367      ;
; -1.187 ; i2c:b2v_inst|END_TR                 ; i2c:b2v_inst|SD_COUNTER[0]  ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 2.022      ; 1.128      ;
; -1.187 ; i2c:b2v_inst|END_TR                 ; i2c:b2v_inst|SD_COUNTER[1]  ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 2.022      ; 1.128      ;
; -1.187 ; i2c:b2v_inst|END_TR                 ; i2c:b2v_inst|SD_COUNTER[3]  ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 2.022      ; 1.128      ;
; -1.187 ; i2c:b2v_inst|END_TR                 ; i2c:b2v_inst|SD_COUNTER[5]  ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 2.022      ; 1.128      ;
; -1.187 ; i2c:b2v_inst|END_TR                 ; i2c:b2v_inst|SD_COUNTER[2]  ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 2.022      ; 1.128      ;
; -1.187 ; i2c:b2v_inst|END_TR                 ; i2c:b2v_inst|SD_COUNTER[4]  ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 2.022      ; 1.128      ;
; -0.749 ; keytr:b2v_inst1|KEYON               ; i2c:b2v_inst|SD[11]         ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 2.024      ; 1.568      ;
; -0.749 ; keytr:b2v_inst1|KEYON               ; i2c:b2v_inst|SD[10]         ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 2.024      ; 1.568      ;
; -0.749 ; keytr:b2v_inst1|KEYON               ; i2c:b2v_inst|SD[2]          ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 2.024      ; 1.568      ;
; -0.749 ; keytr:b2v_inst1|KEYON               ; i2c:b2v_inst|SD[1]          ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 2.024      ; 1.568      ;
; -0.749 ; keytr:b2v_inst1|KEYON               ; i2c:b2v_inst|SD[6]          ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 2.024      ; 1.568      ;
; -0.749 ; keytr:b2v_inst1|KEYON               ; i2c:b2v_inst|SD[12]         ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 2.024      ; 1.568      ;
; -0.687 ; i2c:b2v_inst|END_TR                 ; i2c:b2v_inst|SD_COUNTER[0]  ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 2.022      ; 1.128      ;
; -0.687 ; i2c:b2v_inst|END_TR                 ; i2c:b2v_inst|SD_COUNTER[1]  ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 2.022      ; 1.128      ;
; -0.687 ; i2c:b2v_inst|END_TR                 ; i2c:b2v_inst|SD_COUNTER[3]  ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 2.022      ; 1.128      ;
; -0.687 ; i2c:b2v_inst|END_TR                 ; i2c:b2v_inst|SD_COUNTER[5]  ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 2.022      ; 1.128      ;
; -0.687 ; i2c:b2v_inst|END_TR                 ; i2c:b2v_inst|SD_COUNTER[2]  ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 2.022      ; 1.128      ;
; -0.687 ; i2c:b2v_inst|END_TR                 ; i2c:b2v_inst|SD_COUNTER[4]  ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 2.022      ; 1.128      ;
; -0.659 ; keytr:b2v_inst1|KEYON               ; i2c:b2v_inst|SD[0]          ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 2.022      ; 1.656      ;
; -0.659 ; keytr:b2v_inst1|KEYON               ; i2c:b2v_inst|SD[9]          ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 2.022      ; 1.656      ;
; -0.583 ; keytr:b2v_inst1|KEYON               ; i2c:b2v_inst|SD[4]          ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 2.024      ; 1.734      ;
; -0.567 ; keytr:b2v_inst1|KEYON               ; i2c:b2v_inst|SD[3]          ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 2.020      ; 1.746      ;
; -0.567 ; keytr:b2v_inst1|KEYON               ; i2c:b2v_inst|SD[5]          ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 2.020      ; 1.746      ;
; -0.249 ; keytr:b2v_inst1|KEYON               ; i2c:b2v_inst|SD[11]         ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 2.024      ; 1.568      ;
; -0.249 ; keytr:b2v_inst1|KEYON               ; i2c:b2v_inst|SD[10]         ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 2.024      ; 1.568      ;
; -0.249 ; keytr:b2v_inst1|KEYON               ; i2c:b2v_inst|SD[2]          ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 2.024      ; 1.568      ;
; -0.249 ; keytr:b2v_inst1|KEYON               ; i2c:b2v_inst|SD[1]          ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 2.024      ; 1.568      ;
; -0.249 ; keytr:b2v_inst1|KEYON               ; i2c:b2v_inst|SD[6]          ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 2.024      ; 1.568      ;
; -0.249 ; keytr:b2v_inst1|KEYON               ; i2c:b2v_inst|SD[12]         ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 2.024      ; 1.568      ;
; -0.159 ; keytr:b2v_inst1|KEYON               ; i2c:b2v_inst|SD[0]          ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 2.022      ; 1.656      ;
; -0.159 ; keytr:b2v_inst1|KEYON               ; i2c:b2v_inst|SD[9]          ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 2.022      ; 1.656      ;
; -0.083 ; keytr:b2v_inst1|KEYON               ; i2c:b2v_inst|SD[4]          ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 2.024      ; 1.734      ;
; -0.067 ; keytr:b2v_inst1|KEYON               ; i2c:b2v_inst|SD[3]          ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 2.020      ; 1.746      ;
; -0.067 ; keytr:b2v_inst1|KEYON               ; i2c:b2v_inst|SD[5]          ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 2.020      ; 1.746      ;
; 0.215  ; keytr:b2v_inst1|counter[10]         ; keytr:b2v_inst1|counter[10] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; keytr:b2v_inst1|counter[0]          ; keytr:b2v_inst1|counter[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; i2c:b2v_inst|SCLK                   ; i2c:b2v_inst|SCLK           ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; i2c:b2v_inst|SDO                    ; i2c:b2v_inst|SDO            ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.367      ;
; 0.252  ; i2c:b2v_inst|SD_COUNTER[5]          ; i2c:b2v_inst|SD_COUNTER[5]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.404      ;
; 0.361  ; keytr:b2v_inst1|counter[7]          ; keytr:b2v_inst1|counter[7]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.513      ;
; 0.362  ; keytr:b2v_inst1|counter[9]          ; keytr:b2v_inst1|counter[9]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.514      ;
; 0.364  ; keytr:b2v_inst1|counter[2]          ; keytr:b2v_inst1|counter[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.516      ;
; 0.364  ; keytr:b2v_inst1|counter[5]          ; keytr:b2v_inst1|counter[5]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.516      ;
; 0.365  ; i2c:b2v_inst|SD_COUNTER[4]          ; i2c:b2v_inst|SD_COUNTER[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.517      ;
; 0.366  ; keytr:b2v_inst1|counter[0]          ; keytr:b2v_inst1|counter[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.518      ;
; 0.366  ; i2c:b2v_inst|SD_COUNTER[2]          ; i2c:b2v_inst|SD_COUNTER[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.518      ;
; 0.372  ; keytr:b2v_inst1|counter[6]          ; keytr:b2v_inst1|counter[6]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.524      ;
; 0.373  ; keytr:b2v_inst1|counter[8]          ; keytr:b2v_inst1|counter[8]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.525      ;
; 0.375  ; keytr:b2v_inst1|counter[1]          ; keytr:b2v_inst1|counter[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.527      ;
; 0.376  ; keytr:b2v_inst1|counter[3]          ; keytr:b2v_inst1|counter[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.528      ;
; 0.376  ; keytr:b2v_inst1|counter[4]          ; keytr:b2v_inst1|counter[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.528      ;
; 0.378  ; i2c:b2v_inst|SD_COUNTER[3]          ; i2c:b2v_inst|SD_COUNTER[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.530      ;
; 0.443  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; i2c:b2v_inst|SD_COUNTER[0]  ; CLOCK_50                           ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.351      ; 0.946      ;
; 0.443  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; i2c:b2v_inst|SD_COUNTER[1]  ; CLOCK_50                           ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.351      ; 0.946      ;
; 0.443  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; i2c:b2v_inst|SD_COUNTER[3]  ; CLOCK_50                           ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.351      ; 0.946      ;
; 0.443  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; i2c:b2v_inst|SD_COUNTER[5]  ; CLOCK_50                           ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.351      ; 0.946      ;
; 0.443  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; i2c:b2v_inst|SD_COUNTER[2]  ; CLOCK_50                           ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.351      ; 0.946      ;
; 0.443  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; i2c:b2v_inst|SD_COUNTER[4]  ; CLOCK_50                           ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.351      ; 0.946      ;
; 0.451  ; i2c:b2v_inst|SD_COUNTER[1]          ; i2c:b2v_inst|SD_COUNTER[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.603      ;
; 0.496  ; CLOCK_500:b2v_inst4|DATA_A[4]       ; i2c:b2v_inst|SD[4]          ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 0.240      ; 0.388      ;
; 0.497  ; CLOCK_500:b2v_inst4|DATA_A[5]       ; i2c:b2v_inst|SD[5]          ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 0.240      ; 0.389      ;
; 0.498  ; CLOCK_500:b2v_inst4|DATA_A[9]       ; i2c:b2v_inst|SD[9]          ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 0.240      ; 0.390      ;
; 0.499  ; keytr:b2v_inst1|counter[7]          ; keytr:b2v_inst1|counter[8]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.651      ;
; 0.499  ; CLOCK_500:b2v_inst4|DATA_A[3]       ; i2c:b2v_inst|SD[3]          ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 0.240      ; 0.391      ;
; 0.501  ; keytr:b2v_inst1|counter[0]          ; keytr:b2v_inst1|counter[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.653      ;
; 0.501  ; CLOCK_500:b2v_inst4|DATA_A[0]       ; i2c:b2v_inst|SD[0]          ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 0.240      ; 0.393      ;
; 0.502  ; keytr:b2v_inst1|counter[2]          ; keytr:b2v_inst1|counter[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.654      ;
; 0.503  ; i2c:b2v_inst|SD_COUNTER[4]          ; i2c:b2v_inst|SD_COUNTER[5]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.655      ;
; 0.504  ; i2c:b2v_inst|SD_COUNTER[2]          ; i2c:b2v_inst|SD_COUNTER[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.656      ;
; 0.512  ; keytr:b2v_inst1|counter[6]          ; keytr:b2v_inst1|counter[7]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.664      ;
; 0.513  ; keytr:b2v_inst1|counter[8]          ; keytr:b2v_inst1|counter[9]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.665      ;
; 0.515  ; keytr:b2v_inst1|counter[1]          ; keytr:b2v_inst1|counter[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.667      ;
; 0.516  ; keytr:b2v_inst1|counter[4]          ; keytr:b2v_inst1|counter[5]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.668      ;
; 0.516  ; keytr:b2v_inst1|counter[3]          ; keytr:b2v_inst1|counter[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.668      ;
; 0.518  ; i2c:b2v_inst|SD_COUNTER[3]          ; i2c:b2v_inst|SD_COUNTER[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.670      ;
; 0.534  ; keytr:b2v_inst1|counter[7]          ; keytr:b2v_inst1|counter[9]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.686      ;
; 0.536  ; keytr:b2v_inst1|counter[0]          ; keytr:b2v_inst1|counter[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.688      ;
; 0.537  ; keytr:b2v_inst1|counter[2]          ; keytr:b2v_inst1|counter[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.689      ;
; 0.539  ; i2c:b2v_inst|SD_COUNTER[2]          ; i2c:b2v_inst|SD_COUNTER[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.691      ;
; 0.547  ; keytr:b2v_inst1|counter[6]          ; keytr:b2v_inst1|counter[8]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.699      ;
; 0.550  ; keytr:b2v_inst1|counter[1]          ; keytr:b2v_inst1|counter[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.702      ;
; 0.551  ; keytr:b2v_inst1|counter[3]          ; keytr:b2v_inst1|counter[5]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.703      ;
; 0.553  ; i2c:b2v_inst|SD_COUNTER[3]          ; i2c:b2v_inst|SD_COUNTER[5]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.705      ;
; 0.557  ; keytr:b2v_inst1|counter[5]          ; keytr:b2v_inst1|counter[6]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.709      ;
; 0.564  ; i2c:b2v_inst|SD_COUNTER[0]          ; i2c:b2v_inst|SD_COUNTER[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.716      ;
; 0.571  ; keytr:b2v_inst1|counter[0]          ; keytr:b2v_inst1|counter[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.723      ;
; 0.572  ; keytr:b2v_inst1|counter[2]          ; keytr:b2v_inst1|counter[5]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.724      ;
; 0.574  ; i2c:b2v_inst|SD_COUNTER[2]          ; i2c:b2v_inst|SD_COUNTER[5]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.726      ;
; 0.580  ; keytr:b2v_inst1|counter[0]          ; keytr:b2v_inst1|KEYON       ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.003      ; 0.735      ;
; 0.582  ; i2c:b2v_inst|SD_COUNTER[0]          ; i2c:b2v_inst|SCLK           ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.004      ; 0.738      ;
; 0.582  ; i2c:b2v_inst|SD_COUNTER[5]          ; i2c:b2v_inst|SDO            ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.004      ; 0.738      ;
; 0.582  ; keytr:b2v_inst1|counter[6]          ; keytr:b2v_inst1|counter[9]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.734      ;
; 0.584  ; CLOCK_500:b2v_inst4|DATA_A[6]       ; i2c:b2v_inst|SD[6]          ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 0.240      ; 0.476      ;
; 0.585  ; keytr:b2v_inst1|counter[1]          ; keytr:b2v_inst1|counter[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.737      ;
; 0.585  ; CLOCK_500:b2v_inst4|DATA_A[12]      ; i2c:b2v_inst|SD[12]         ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 0.240      ; 0.477      ;
; 0.587  ; i2c:b2v_inst|SD_COUNTER[5]          ; i2c:b2v_inst|END_TR         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.004      ; 0.743      ;
; 0.587  ; CLOCK_500:b2v_inst4|DATA_A[11]      ; i2c:b2v_inst|SD[11]         ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 0.240      ; 0.479      ;
; 0.589  ; i2c:b2v_inst|SD_COUNTER[1]          ; i2c:b2v_inst|SD_COUNTER[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.741      ;
+--------+-------------------------------------+-----------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK_50'                                                                                                                                                    ;
+--------+-------------------------------------+-------------------------------------+------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                             ; Launch Clock                       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------+------------------------------------+-------------+--------------+------------+------------+
; -1.451 ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_50    ; 0.000        ; 1.671      ; 0.513      ;
; -1.313 ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_50    ; 0.000        ; 1.671      ; 0.651      ;
; -0.951 ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_50    ; -0.500       ; 1.671      ; 0.513      ;
; -0.813 ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_50    ; -0.500       ; 1.671      ; 0.651      ;
; 0.215  ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.243  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.395      ;
; 0.356  ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.508      ;
; 0.356  ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.508      ;
; 0.356  ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.508      ;
; 0.359  ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.511      ;
; 0.360  ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.369  ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.521      ;
; 0.369  ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.521      ;
; 0.370  ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.522      ;
; 0.370  ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.522      ;
; 0.494  ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.646      ;
; 0.494  ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.646      ;
; 0.495  ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.647      ;
; 0.497  ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.649      ;
; 0.509  ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.661      ;
; 0.509  ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.661      ;
; 0.510  ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.662      ;
; 0.510  ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.662      ;
; 0.529  ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.681      ;
; 0.529  ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.681      ;
; 0.532  ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.684      ;
; 0.544  ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.696      ;
; 0.544  ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.696      ;
; 0.545  ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.697      ;
; 0.549  ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.701      ;
; 0.564  ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.716      ;
; 0.564  ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.716      ;
; 0.579  ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.579  ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.580  ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.732      ;
; 0.584  ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.736      ;
; 0.589  ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.741      ;
; 0.599  ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.751      ;
; 0.599  ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.751      ;
; 0.604  ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.756      ;
; 0.614  ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.766      ;
; 0.614  ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.766      ;
; 0.619  ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.771      ;
; 0.624  ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.776      ;
; 0.634  ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.786      ;
; 0.639  ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.791      ;
; 0.649  ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.801      ;
; 0.649  ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.801      ;
; 0.654  ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.806      ;
; 0.659  ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.811      ;
; 0.669  ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.821      ;
; 0.674  ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.826      ;
; 0.684  ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.836      ;
; 0.689  ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.841      ;
; 0.694  ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.846      ;
; 0.709  ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.861      ;
; 0.719  ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.871      ;
; 0.724  ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.876      ;
; 0.729  ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.881      ;
; 0.744  ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.896      ;
; 0.759  ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.911      ;
; 0.764  ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.916      ;
; 0.779  ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.931      ;
; 0.794  ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.946      ;
; 0.799  ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.951      ;
; 0.814  ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.966      ;
; 0.834  ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.986      ;
; 0.849  ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 1.001      ;
+--------+-------------------------------------+-------------------------------------+------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'AUD_ADCLRCK'                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                 ; To Node                                                                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.523 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[4][13]~_Duplicate_1                                                                                                        ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[5][13]~_Duplicate_1                                                                                                                                 ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 1.044      ; 0.673      ;
; -0.466 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[22][0]~_Duplicate_1                                                                                                        ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[23][0]~_Duplicate_1                                                                                                                                 ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.978      ; 0.664      ;
; -0.449 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[52][6]                                                                                                                     ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[53][6]                                                                                                                                              ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.870      ; 0.573      ;
; -0.398 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[11][15]~_Duplicate_1                                                                                                       ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[12][15]~_Duplicate_1                                                                                                                                ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.885      ; 0.639      ;
; -0.393 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[57][5]                                                                                                                     ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[58][5]                                                                                                                                              ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.901      ; 0.660      ;
; -0.381 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[54][5]                                                                                                                     ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[55][5]                                                                                                                                              ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.979      ; 0.750      ;
; -0.339 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[52][13]                                                                                                                    ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[53][13]                                                                                                                                             ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.868      ; 0.681      ;
; -0.338 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[5][7]~_Duplicate_1                                                                                                         ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[6][7]~_Duplicate_1                                                                                                                                  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.887      ; 0.701      ;
; -0.286 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[33][13]~_Duplicate_1                                                                                                       ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[34][13]~_Duplicate_1                                                                                                                                ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.898      ; 0.764      ;
; -0.262 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[52][10]                                                                                                                    ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[53][10]                                                                                                                                             ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.853      ; 0.743      ;
; -0.250 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[14][8]~_Duplicate_1                                                                                                        ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[15][8]~_Duplicate_1                                                                                                                                 ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.816      ; 0.718      ;
; -0.250 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[29][10]~_Duplicate_1                                                                                                       ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[30][10]~_Duplicate_1                                                                                                                                ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.759      ; 0.661      ;
; -0.249 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[9][9]~_Duplicate_1                                                                                                         ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[10][9]~_Duplicate_1                                                                                                                                 ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.881      ; 0.784      ;
; -0.238 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[31][2]~_Duplicate_1                                                                                                        ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[32][2]~_Duplicate_1                                                                                                                                 ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.904      ; 0.818      ;
; -0.194 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[19][0]~_Duplicate_1                                                                                                        ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[20][0]~_Duplicate_1                                                                                                                                 ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 1.041      ; 0.999      ;
; -0.193 ; serial_to_parallel:b2v_inst37|data[2]                                                                                                                                     ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[0][2]~_Duplicate_1                                                                                                                                  ; AUD_BCLK     ; AUD_ADCLRCK ; -0.500       ; 1.110      ; 0.569      ;
; -0.186 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[20][11]~_Duplicate_1                                                                                                       ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[21][11]~_Duplicate_1                                                                                                                                ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.836      ; 0.802      ;
; -0.156 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[1][0]~_Duplicate_1                                                                                                         ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[2][0]~_Duplicate_1                                                                                                                                  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.807      ; 0.803      ;
; -0.149 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[9][2]~_Duplicate_1                                                                                                         ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[10][2]~_Duplicate_1                                                                                                                                 ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.959      ; 0.962      ;
; -0.123 ; serial_to_parallel:b2v_inst37|data[5]                                                                                                                                     ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[0][5]~_Duplicate_1                                                                                                                                  ; AUD_BCLK     ; AUD_ADCLRCK ; -0.500       ; 1.142      ; 0.671      ;
; -0.113 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[51][7]                                                                                                                     ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[52][7]                                                                                                                                              ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.933      ; 0.972      ;
; -0.112 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[13][13]~_Duplicate_1                                                                                                       ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[14][13]~_Duplicate_1                                                                                                                                ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.891      ; 0.931      ;
; -0.106 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[16][7]~_Duplicate_1                                                                                                        ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[17][7]~_Duplicate_1                                                                                                                                 ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.855      ; 0.901      ;
; -0.078 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[3][15]~_Duplicate_1                                                                                                        ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[4][15]~_Duplicate_1                                                                                                                                 ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.845      ; 0.919      ;
; -0.048 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[50][14]                                                                                                                    ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[51][14]                                                                                                                                             ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.796      ; 0.900      ;
; -0.046 ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[51][8]                                                                                                                     ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[52][8]                                                                                                                                              ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.910      ; 1.016      ;
; 0.021  ; dsp_subsystem:dsp_instance|Echo_Machine:echo|outputTap[7]                                                                                                                 ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|ram_block3a2~porta_datain_reg5    ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.865      ; 1.024      ;
; 0.027  ; dsp_subsystem:dsp_instance|Echo_Machine:echo|outputTap[13]                                                                                                                ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|ram_block3a2~porta_datain_reg11   ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.870      ; 1.035      ;
; 0.030  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[54][1]                                                                                                                     ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[55][1]                                                                                                                                              ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.927      ; 1.109      ;
; 0.037  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[55][6]                                                                                                                     ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[56][6]                                                                                                                                              ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.879      ; 1.068      ;
; 0.047  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[13][4]~_Duplicate_1                                                                                                        ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[14][4]~_Duplicate_1                                                                                                                                 ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.859      ; 1.058      ;
; 0.095  ; dsp_subsystem:dsp_instance|Echo_Machine:echo|outputSignal[4]                                                                                                              ; dsp_subsystem:dsp_instance|Echo_Machine:echo|outputTap[4]                                                                                                                                          ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.227      ; 0.474      ;
; 0.114  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[57][2]                                                                                                                     ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[58][2]                                                                                                                                              ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.901      ; 1.167      ;
; 0.127  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[29][11]~_Duplicate_1                                                                                                       ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[30][11]~_Duplicate_1                                                                                                                                ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 1.090      ; 1.369      ;
; 0.138  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[59][7]                                                                                                                     ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[60][7]                                                                                                                                              ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.862      ; 1.152      ;
; 0.147  ; dsp_subsystem:dsp_instance|Echo_Machine:echo|outputTap[3]                                                                                                                 ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|ram_block3a2~porta_datain_reg1    ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.683      ; 0.968      ;
; 0.152  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[2][6]~_Duplicate_1                                                                                                         ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[3][6]~_Duplicate_1                                                                                                                                  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.830      ; 1.134      ;
; 0.180  ; dsp_subsystem:dsp_instance|Echo_Machine:echo|outputSignal[2]                                                                                                              ; dsp_subsystem:dsp_instance|Echo_Machine:echo|outputTap[2]                                                                                                                                          ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.227      ; 0.559      ;
; 0.184  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[51][15]                                                                                                                    ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[52][15]                                                                                                                                             ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.773      ; 1.109      ;
; 0.184  ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[338] ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|ram_block3a344~porta_datain_reg8  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.132      ; 0.454      ;
; 0.189  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[3][10]~_Duplicate_1                                                                                                        ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[4][10]~_Duplicate_1                                                                                                                                 ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.886      ; 1.227      ;
; 0.198  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[57][12]                                                                                                                    ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[58][12]                                                                                                                                             ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.881      ; 1.231      ;
; 0.198  ; serial_to_parallel:b2v_inst37|data[7]                                                                                                                                     ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[0][7]~_Duplicate_1                                                                                                                                  ; AUD_BCLK     ; AUD_ADCLRCK ; -0.500       ; 1.110      ; 0.960      ;
; 0.211  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[57][13]                                                                                                                    ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[58][13]                                                                                                                                             ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.845      ; 1.208      ;
; 0.212  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[10][3]~_Duplicate_1                                                                                                        ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[11][3]~_Duplicate_1                                                                                                                                 ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 1.044      ; 1.408      ;
; 0.214  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[23][3]~_Duplicate_1                                                                                                        ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[24][3]~_Duplicate_1                                                                                                                                 ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.871      ; 1.237      ;
; 0.229  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[3][11]~_Duplicate_1                                                                                                        ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[4][11]~_Duplicate_1                                                                                                                                 ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.803      ; 1.184      ;
; 0.236  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[51][14]                                                                                                                    ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[52][14]                                                                                                                                             ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.388      ;
; 0.237  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[57][0]                                                                                                                     ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[58][0]                                                                                                                                              ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.389      ;
; 0.238  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[4][1]~_Duplicate_1                                                                                                         ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[5][1]~_Duplicate_1                                                                                                                                  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.390      ;
; 0.238  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[25][2]~_Duplicate_1                                                                                                        ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[26][2]~_Duplicate_1                                                                                                                                 ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.390      ;
; 0.238  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[6][8]~_Duplicate_1                                                                                                         ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[7][8]~_Duplicate_1                                                                                                                                  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.390      ;
; 0.238  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[17][12]~_Duplicate_1                                                                                                       ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[18][12]~_Duplicate_1                                                                                                                                ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.390      ;
; 0.238  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[6][15]~_Duplicate_1                                                                                                        ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[7][15]~_Duplicate_1                                                                                                                                 ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.390      ;
; 0.238  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[11][0]~_Duplicate_1                                                                                                        ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[12][0]~_Duplicate_1                                                                                                                                 ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.390      ;
; 0.239  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[2][1]~_Duplicate_1                                                                                                         ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[3][1]~_Duplicate_1                                                                                                                                  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[12][1]~_Duplicate_1                                                                                                        ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[13][1]~_Duplicate_1                                                                                                                                 ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[24][2]~_Duplicate_1                                                                                                        ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[25][2]~_Duplicate_1                                                                                                                                 ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[25][5]~_Duplicate_1                                                                                                        ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[26][5]~_Duplicate_1                                                                                                                                 ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[3][7]~_Duplicate_1                                                                                                         ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[4][7]~_Duplicate_1                                                                                                                                  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[17][6]~_Duplicate_1                                                                                                        ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[18][6]~_Duplicate_1                                                                                                                                 ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[27][12]~_Duplicate_1                                                                                                       ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[28][12]~_Duplicate_1                                                                                                                                ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[5][15]~_Duplicate_1                                                                                                        ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[6][15]~_Duplicate_1                                                                                                                                 ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[15][15]~_Duplicate_1                                                                                                       ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[16][15]~_Duplicate_1                                                                                                                                ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[24][15]~_Duplicate_1                                                                                                       ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[25][15]~_Duplicate_1                                                                                                                                ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[30][15]~_Duplicate_1                                                                                                       ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[31][15]~_Duplicate_1                                                                                                                                ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.391      ;
; 0.240  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[27][2]~_Duplicate_1                                                                                                        ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[28][2]~_Duplicate_1                                                                                                                                 ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.392      ;
; 0.240  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[31][3]~_Duplicate_1                                                                                                        ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[32][3]~_Duplicate_1                                                                                                                                 ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.392      ;
; 0.240  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[28][8]~_Duplicate_1                                                                                                        ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[29][8]~_Duplicate_1                                                                                                                                 ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.392      ;
; 0.240  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[30][8]~_Duplicate_1                                                                                                        ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[31][8]~_Duplicate_1                                                                                                                                 ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.392      ;
; 0.240  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[8][13]~_Duplicate_1                                                                                                        ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[9][13]~_Duplicate_1                                                                                                                                 ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.392      ;
; 0.240  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[28][12]~_Duplicate_1                                                                                                       ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[29][12]~_Duplicate_1                                                                                                                                ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.392      ;
; 0.240  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[33][14]~_Duplicate_1                                                                                                       ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[34][14]~_Duplicate_1                                                                                                                                ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.392      ;
; 0.241  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[2][7]~_Duplicate_1                                                                                                         ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[3][7]~_Duplicate_1                                                                                                                                  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[5][6]~_Duplicate_1                                                                                                         ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[6][6]~_Duplicate_1                                                                                                                                  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[3][8]~_Duplicate_1                                                                                                         ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[4][8]~_Duplicate_1                                                                                                                                  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[26][15]~_Duplicate_1                                                                                                       ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[27][15]~_Duplicate_1                                                                                                                                ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[21][14]~_Duplicate_1                                                                                                       ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[22][14]~_Duplicate_1                                                                                                                                ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[48][7]                                                                                                                     ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[49][7]                                                                                                                                              ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[52][9]                                                                                                                     ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[53][9]                                                                                                                                              ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.393      ;
; 0.242  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[32][1]~_Duplicate_1                                                                                                        ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[33][1]~_Duplicate_1                                                                                                                                 ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.394      ;
; 0.242  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[0][2]~_Duplicate_1                                                                                                         ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[1][2]~_Duplicate_1                                                                                                                                  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.394      ;
; 0.242  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[28][10]~_Duplicate_1                                                                                                       ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[29][10]~_Duplicate_1                                                                                                                                ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.394      ;
; 0.242  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[48][0]                                                                                                                     ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[49][0]                                                                                                                                              ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.394      ;
; 0.243  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[32][2]~_Duplicate_1                                                                                                        ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[33][2]~_Duplicate_1                                                                                                                                 ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.395      ;
; 0.243  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[26][5]~_Duplicate_1                                                                                                        ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[27][5]~_Duplicate_1                                                                                                                                 ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.395      ;
; 0.243  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[8][15]~_Duplicate_1                                                                                                        ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[9][15]~_Duplicate_1                                                                                                                                 ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.395      ;
; 0.243  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[3][0]~_Duplicate_1                                                                                                         ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[4][0]~_Duplicate_1                                                                                                                                  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.395      ;
; 0.244  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[1][2]~_Duplicate_1                                                                                                         ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[2][2]~_Duplicate_1                                                                                                                                  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.396      ;
; 0.244  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[15][6]~_Duplicate_1                                                                                                        ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[16][6]~_Duplicate_1                                                                                                                                 ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.396      ;
; 0.245  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[2][2]~_Duplicate_1                                                                                                         ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[3][2]~_Duplicate_1                                                                                                                                  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.397      ;
; 0.245  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[9][3]~_Duplicate_1                                                                                                         ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[10][3]~_Duplicate_1                                                                                                                                 ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.397      ;
; 0.252  ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|cntr_emf:cntr1|safe_q[4]             ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|ram_block3a508~portb_address_reg4 ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.490      ; 0.880      ;
; 0.253  ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[11][6]~_Duplicate_1                                                                                                        ; dsp_subsystem:dsp_instance|FIR_Filter:fir|taps[12][6]~_Duplicate_1                                                                                                                                 ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.405      ;
; 0.256  ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|cntr_emf:cntr1|safe_q[4]             ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|ram_block3a508~porta_address_reg4 ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.486      ; 0.880      ;
; 0.258  ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|cntr_emf:cntr1|safe_q[0]             ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|ram_block3a508~portb_address_reg0 ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.490      ; 0.886      ;
; 0.259  ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|cntr_emf:cntr1|safe_q[3]             ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|ram_block3a508~portb_address_reg3 ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.490      ; 0.887      ;
; 0.262  ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|cntr_emf:cntr1|safe_q[0]             ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|ram_block3a508~porta_address_reg0 ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.486      ; 0.886      ;
; 0.263  ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|cntr_emf:cntr1|safe_q[3]             ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|ram_block3a508~porta_address_reg3 ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.486      ; 0.887      ;
; 0.272  ; dsp_subsystem:dsp_instance|Echo_Machine:echo|outputTap[11]                                                                                                                ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|ram_block3a2~porta_datain_reg9    ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.876      ; 1.286      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'AUD_BCLK'                                                                                                                                                 ;
+-------+-----------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; serial_to_parallel:b2v_inst37|bit_counter[1]  ; serial_to_parallel:b2v_inst37|bit_counter[1]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; serial_to_parallel:b2v_inst37|bit_counter[0]  ; serial_to_parallel:b2v_inst37|bit_counter[0]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; serial_to_parallel:b2v_inst37|bit_counter[2]  ; serial_to_parallel:b2v_inst37|bit_counter[2]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; serial_to_parallel:b2v_inst37|bit_counter[3]  ; serial_to_parallel:b2v_inst37|bit_counter[3]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; parallel_to_serial:b2v_inst38|bit_counter[1]  ; parallel_to_serial:b2v_inst38|bit_counter[1]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; parallel_to_serial:b2v_inst38|bit_counter[0]  ; parallel_to_serial:b2v_inst38|bit_counter[0]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; parallel_to_serial:b2v_inst38|bit_counter[2]  ; parallel_to_serial:b2v_inst38|bit_counter[2]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; parallel_to_serial:b2v_inst38|bit_counter[3]  ; parallel_to_serial:b2v_inst38|bit_counter[3]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; parallel_to_serial:b2v_inst38|data_buffer[15] ; parallel_to_serial:b2v_inst38|data_buffer[15] ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.367      ;
; 0.233 ; AUD_ADCLRCK                                   ; parallel_to_serial:b2v_inst38|data            ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.000        ; 1.791      ; 2.176      ;
; 0.242 ; serial_to_parallel:b2v_inst37|data[7]         ; serial_to_parallel:b2v_inst37|data[8]         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.394      ;
; 0.244 ; serial_to_parallel:b2v_inst37|data[13]        ; serial_to_parallel:b2v_inst37|data[14]        ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.396      ;
; 0.245 ; serial_to_parallel:b2v_inst37|bit_counter[0]  ; serial_to_parallel:b2v_inst37|bit_counter[1]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.397      ;
; 0.246 ; serial_to_parallel:b2v_inst37|bit_counter[0]  ; serial_to_parallel:b2v_inst37|bit_counter[2]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.398      ;
; 0.248 ; parallel_to_serial:b2v_inst38|bit_counter[0]  ; parallel_to_serial:b2v_inst38|bit_counter[2]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.400      ;
; 0.249 ; parallel_to_serial:b2v_inst38|bit_counter[0]  ; parallel_to_serial:b2v_inst38|bit_counter[1]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.401      ;
; 0.295 ; AUD_ADCLRCK                                   ; parallel_to_serial:b2v_inst38|bit_counter[0]  ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.000        ; 1.791      ; 2.238      ;
; 0.295 ; AUD_ADCLRCK                                   ; parallel_to_serial:b2v_inst38|data_buffer[15] ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.000        ; 1.791      ; 2.238      ;
; 0.327 ; serial_to_parallel:b2v_inst37|data[0]         ; serial_to_parallel:b2v_inst37|data[1]         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.479      ;
; 0.331 ; serial_to_parallel:b2v_inst37|bit_counter[2]  ; serial_to_parallel:b2v_inst37|bit_counter[3]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.001      ; 0.484      ;
; 0.333 ; parallel_to_serial:b2v_inst38|lrclk_d1        ; serial_to_parallel:b2v_inst37|lrclk_d2        ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.485      ;
; 0.333 ; serial_to_parallel:b2v_inst37|data[3]         ; serial_to_parallel:b2v_inst37|data[4]         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.485      ;
; 0.335 ; serial_to_parallel:b2v_inst37|data[5]         ; serial_to_parallel:b2v_inst37|data[6]         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.487      ;
; 0.342 ; serial_to_parallel:b2v_inst37|data[4]         ; serial_to_parallel:b2v_inst37|data[5]         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.494      ;
; 0.361 ; serial_to_parallel:b2v_inst37|bit_counter[1]  ; serial_to_parallel:b2v_inst37|bit_counter[2]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.513      ;
; 0.365 ; serial_to_parallel:b2v_inst37|bit_counter[1]  ; serial_to_parallel:b2v_inst37|bit_counter[0]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.517      ;
; 0.377 ; AUD_ADCLRCK                                   ; parallel_to_serial:b2v_inst38|lrclk_d1        ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.000        ; 1.340      ; 1.869      ;
; 0.381 ; parallel_to_serial:b2v_inst38|bit_counter[1]  ; parallel_to_serial:b2v_inst38|bit_counter[2]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.533      ;
; 0.383 ; parallel_to_serial:b2v_inst38|bit_counter[1]  ; parallel_to_serial:b2v_inst38|bit_counter[3]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.535      ;
; 0.389 ; AUD_ADCLRCK                                   ; parallel_to_serial:b2v_inst38|data_buffer[10] ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.000        ; 1.777      ; 2.318      ;
; 0.389 ; AUD_ADCLRCK                                   ; parallel_to_serial:b2v_inst38|data_buffer[6]  ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.000        ; 1.777      ; 2.318      ;
; 0.389 ; AUD_ADCLRCK                                   ; parallel_to_serial:b2v_inst38|data_buffer[2]  ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.000        ; 1.777      ; 2.318      ;
; 0.389 ; AUD_ADCLRCK                                   ; parallel_to_serial:b2v_inst38|data_buffer[14] ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.000        ; 1.777      ; 2.318      ;
; 0.389 ; AUD_ADCLRCK                                   ; parallel_to_serial:b2v_inst38|data_buffer[8]  ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.000        ; 1.777      ; 2.318      ;
; 0.389 ; AUD_ADCLRCK                                   ; parallel_to_serial:b2v_inst38|data_buffer[4]  ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.000        ; 1.777      ; 2.318      ;
; 0.389 ; AUD_ADCLRCK                                   ; parallel_to_serial:b2v_inst38|data_buffer[0]  ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.000        ; 1.777      ; 2.318      ;
; 0.389 ; AUD_ADCLRCK                                   ; parallel_to_serial:b2v_inst38|data_buffer[12] ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.000        ; 1.777      ; 2.318      ;
; 0.394 ; AUD_ADCLRCK                                   ; parallel_to_serial:b2v_inst38|data_buffer[5]  ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.000        ; 1.781      ; 2.327      ;
; 0.394 ; AUD_ADCLRCK                                   ; parallel_to_serial:b2v_inst38|data_buffer[9]  ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.000        ; 1.781      ; 2.327      ;
; 0.394 ; AUD_ADCLRCK                                   ; parallel_to_serial:b2v_inst38|data_buffer[1]  ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.000        ; 1.781      ; 2.327      ;
; 0.394 ; AUD_ADCLRCK                                   ; parallel_to_serial:b2v_inst38|data_buffer[13] ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.000        ; 1.781      ; 2.327      ;
; 0.394 ; AUD_ADCLRCK                                   ; parallel_to_serial:b2v_inst38|data_buffer[11] ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.000        ; 1.781      ; 2.327      ;
; 0.394 ; AUD_ADCLRCK                                   ; parallel_to_serial:b2v_inst38|data_buffer[7]  ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.000        ; 1.781      ; 2.327      ;
; 0.394 ; AUD_ADCLRCK                                   ; parallel_to_serial:b2v_inst38|data_buffer[3]  ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.000        ; 1.781      ; 2.327      ;
; 0.450 ; serial_to_parallel:b2v_inst37|bit_counter[0]  ; serial_to_parallel:b2v_inst37|bit_counter[3]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.001      ; 0.603      ;
; 0.474 ; serial_to_parallel:b2v_inst37|bit_counter[1]  ; serial_to_parallel:b2v_inst37|bit_counter[3]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.001      ; 0.627      ;
; 0.507 ; serial_to_parallel:b2v_inst37|data[8]         ; serial_to_parallel:b2v_inst37|data[9]         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.659      ;
; 0.507 ; serial_to_parallel:b2v_inst37|data[9]         ; serial_to_parallel:b2v_inst37|data[10]        ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.659      ;
; 0.518 ; serial_to_parallel:b2v_inst37|data[2]         ; serial_to_parallel:b2v_inst37|data[3]         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.670      ;
; 0.534 ; serial_to_parallel:b2v_inst37|data[14]        ; serial_to_parallel:b2v_inst37|data[15]        ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.004      ; 0.690      ;
; 0.553 ; serial_to_parallel:b2v_inst37|lrclk_d2        ; serial_to_parallel:b2v_inst37|bit_counter[0]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; -0.001     ; 0.704      ;
; 0.581 ; serial_to_parallel:b2v_inst37|data[13]        ; parallel_to_serial:b2v_inst38|data_buffer[13] ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; -0.007     ; 0.726      ;
; 0.582 ; parallel_to_serial:b2v_inst38|lrclk_d1        ; parallel_to_serial:b2v_inst38|bit_counter[0]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.451      ; 1.185      ;
; 0.585 ; serial_to_parallel:b2v_inst37|data[2]         ; parallel_to_serial:b2v_inst38|data_buffer[2]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.435      ; 1.172      ;
; 0.608 ; parallel_to_serial:b2v_inst38|bit_counter[1]  ; parallel_to_serial:b2v_inst38|bit_counter[0]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.760      ;
; 0.633 ; serial_to_parallel:b2v_inst37|data[1]         ; parallel_to_serial:b2v_inst38|data_buffer[1]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.439      ; 1.224      ;
; 0.643 ; parallel_to_serial:b2v_inst38|lrclk_d1        ; parallel_to_serial:b2v_inst38|data            ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.451      ; 1.246      ;
; 0.647 ; serial_to_parallel:b2v_inst37|data[9]         ; parallel_to_serial:b2v_inst38|data_buffer[9]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.439      ; 1.238      ;
; 0.665 ; serial_to_parallel:b2v_inst37|data[0]         ; parallel_to_serial:b2v_inst38|data_buffer[0]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.435      ; 1.252      ;
; 0.670 ; serial_to_parallel:b2v_inst37|bit_counter[2]  ; serial_to_parallel:b2v_inst37|bit_counter[0]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.822      ;
; 0.684 ; parallel_to_serial:b2v_inst38|bit_counter[2]  ; parallel_to_serial:b2v_inst38|bit_counter[3]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.836      ;
; 0.701 ; serial_to_parallel:b2v_inst37|data[15]        ; parallel_to_serial:b2v_inst38|data_buffer[15] ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; -0.001     ; 0.852      ;
; 0.704 ; serial_to_parallel:b2v_inst37|data[15]        ; parallel_to_serial:b2v_inst38|data            ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; -0.001     ; 0.855      ;
; 0.708 ; serial_to_parallel:b2v_inst37|data[3]         ; parallel_to_serial:b2v_inst38|data_buffer[3]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.439      ; 1.299      ;
; 0.709 ; parallel_to_serial:b2v_inst38|lrclk_d1        ; serial_to_parallel:b2v_inst37|bit_counter[0]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; -0.001     ; 0.860      ;
; 0.710 ; serial_to_parallel:b2v_inst37|bit_counter[3]  ; serial_to_parallel:b2v_inst37|bit_counter[0]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; -0.001     ; 0.861      ;
; 0.712 ; serial_to_parallel:b2v_inst37|data[6]         ; parallel_to_serial:b2v_inst38|data_buffer[6]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.435      ; 1.299      ;
; 0.712 ; parallel_to_serial:b2v_inst38|lrclk_d1        ; parallel_to_serial:b2v_inst38|data_buffer[15] ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.451      ; 1.315      ;
; 0.733 ; AUD_ADCLRCK                                   ; parallel_to_serial:b2v_inst38|data            ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; 1.791      ; 2.176      ;
; 0.733 ; serial_to_parallel:b2v_inst37|data[12]        ; serial_to_parallel:b2v_inst37|data[13]        ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.446      ; 1.331      ;
; 0.740 ; parallel_to_serial:b2v_inst38|bit_counter[0]  ; parallel_to_serial:b2v_inst38|bit_counter[3]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.892      ;
; 0.747 ; serial_to_parallel:b2v_inst37|data[10]        ; serial_to_parallel:b2v_inst37|data[11]        ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.899      ;
; 0.750 ; parallel_to_serial:b2v_inst38|bit_counter[3]  ; parallel_to_serial:b2v_inst38|bit_counter[0]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.902      ;
; 0.770 ; parallel_to_serial:b2v_inst38|bit_counter[1]  ; parallel_to_serial:b2v_inst38|data            ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.922      ;
; 0.795 ; AUD_ADCLRCK                                   ; parallel_to_serial:b2v_inst38|bit_counter[0]  ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; 1.791      ; 2.238      ;
; 0.795 ; AUD_ADCLRCK                                   ; parallel_to_serial:b2v_inst38|data_buffer[15] ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; 1.791      ; 2.238      ;
; 0.799 ; parallel_to_serial:b2v_inst38|lrclk_d1        ; parallel_to_serial:b2v_inst38|data_buffer[10] ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.437      ; 1.388      ;
; 0.799 ; parallel_to_serial:b2v_inst38|lrclk_d1        ; parallel_to_serial:b2v_inst38|data_buffer[6]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.437      ; 1.388      ;
; 0.799 ; parallel_to_serial:b2v_inst38|lrclk_d1        ; parallel_to_serial:b2v_inst38|data_buffer[2]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.437      ; 1.388      ;
; 0.799 ; parallel_to_serial:b2v_inst38|lrclk_d1        ; parallel_to_serial:b2v_inst38|data_buffer[14] ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.437      ; 1.388      ;
; 0.799 ; parallel_to_serial:b2v_inst38|lrclk_d1        ; parallel_to_serial:b2v_inst38|data_buffer[8]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.437      ; 1.388      ;
; 0.799 ; parallel_to_serial:b2v_inst38|lrclk_d1        ; parallel_to_serial:b2v_inst38|data_buffer[4]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.437      ; 1.388      ;
; 0.799 ; parallel_to_serial:b2v_inst38|lrclk_d1        ; parallel_to_serial:b2v_inst38|data_buffer[0]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.437      ; 1.388      ;
; 0.799 ; parallel_to_serial:b2v_inst38|lrclk_d1        ; parallel_to_serial:b2v_inst38|data_buffer[12] ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.437      ; 1.388      ;
; 0.804 ; parallel_to_serial:b2v_inst38|lrclk_d1        ; parallel_to_serial:b2v_inst38|data_buffer[5]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.441      ; 1.397      ;
; 0.804 ; parallel_to_serial:b2v_inst38|lrclk_d1        ; parallel_to_serial:b2v_inst38|data_buffer[9]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.441      ; 1.397      ;
; 0.804 ; parallel_to_serial:b2v_inst38|lrclk_d1        ; parallel_to_serial:b2v_inst38|data_buffer[1]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.441      ; 1.397      ;
; 0.804 ; parallel_to_serial:b2v_inst38|lrclk_d1        ; parallel_to_serial:b2v_inst38|data_buffer[13] ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.441      ; 1.397      ;
; 0.804 ; parallel_to_serial:b2v_inst38|lrclk_d1        ; parallel_to_serial:b2v_inst38|data_buffer[11] ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.441      ; 1.397      ;
; 0.804 ; parallel_to_serial:b2v_inst38|lrclk_d1        ; parallel_to_serial:b2v_inst38|data_buffer[7]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.441      ; 1.397      ;
; 0.804 ; parallel_to_serial:b2v_inst38|lrclk_d1        ; parallel_to_serial:b2v_inst38|data_buffer[3]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.441      ; 1.397      ;
; 0.807 ; serial_to_parallel:b2v_inst37|data[11]        ; parallel_to_serial:b2v_inst38|data_buffer[11] ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.439      ; 1.398      ;
; 0.819 ; serial_to_parallel:b2v_inst37|data[6]         ; serial_to_parallel:b2v_inst37|data[7]         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.971      ;
; 0.837 ; serial_to_parallel:b2v_inst37|lrclk_d2        ; serial_to_parallel:b2v_inst37|data[0]         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.002      ; 0.991      ;
; 0.837 ; serial_to_parallel:b2v_inst37|lrclk_d2        ; serial_to_parallel:b2v_inst37|data[1]         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.002      ; 0.991      ;
; 0.837 ; serial_to_parallel:b2v_inst37|lrclk_d2        ; serial_to_parallel:b2v_inst37|data[2]         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.002      ; 0.991      ;
; 0.837 ; serial_to_parallel:b2v_inst37|lrclk_d2        ; serial_to_parallel:b2v_inst37|data[3]         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.002      ; 0.991      ;
; 0.837 ; serial_to_parallel:b2v_inst37|lrclk_d2        ; serial_to_parallel:b2v_inst37|data[4]         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.002      ; 0.991      ;
; 0.837 ; serial_to_parallel:b2v_inst37|lrclk_d2        ; serial_to_parallel:b2v_inst37|data[5]         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.002      ; 0.991      ;
; 0.837 ; serial_to_parallel:b2v_inst37|lrclk_d2        ; serial_to_parallel:b2v_inst37|data[6]         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.002      ; 0.991      ;
+-------+-----------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'i2c:b2v_inst|END_TR'                                                                                                                         ;
+-------+--------------------------------+--------------------------------+-----------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                        ; Launch Clock          ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------+-----------------------+---------------------+--------------+------------+------------+
; 0.215 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|address[0] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 0.367      ;
; 0.254 ; CLOCK_500:b2v_inst4|address[5] ; CLOCK_500:b2v_inst4|address[5] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 0.406      ;
; 0.307 ; CLOCK_500:b2v_inst4|address[5] ; CLOCK_500:b2v_inst4|address[0] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.025      ; 0.484      ;
; 0.346 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|DATA_A[9]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 0.498      ;
; 0.362 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|address[2] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 0.514      ;
; 0.370 ; CLOCK_500:b2v_inst4|address[4] ; CLOCK_500:b2v_inst4|address[4] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 0.522      ;
; 0.378 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|address[3] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 0.530      ;
; 0.443 ; CLOCK_500:b2v_inst4|address[4] ; CLOCK_500:b2v_inst4|address[0] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.025      ; 0.620      ;
; 0.452 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|DATA_A[11] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.002      ; 0.606      ;
; 0.452 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|DATA_A[12] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.002      ; 0.606      ;
; 0.465 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|DATA_A[0]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 0.617      ;
; 0.469 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|address[1] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 0.621      ;
; 0.475 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[9]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 0.627      ;
; 0.498 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|address[1] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; -0.025     ; 0.625      ;
; 0.500 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|address[3] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 0.652      ;
; 0.505 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[10] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.002      ; 0.659      ;
; 0.508 ; CLOCK_500:b2v_inst4|address[4] ; CLOCK_500:b2v_inst4|address[5] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 0.660      ;
; 0.515 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[9]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 0.667      ;
; 0.518 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|address[4] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 0.670      ;
; 0.529 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[2]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 0.681      ;
; 0.532 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[11] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.002      ; 0.686      ;
; 0.534 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[12] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.002      ; 0.688      ;
; 0.535 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[6]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.002      ; 0.689      ;
; 0.535 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|address[4] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 0.687      ;
; 0.538 ; CLOCK_500:b2v_inst4|vol[4]     ; CLOCK_500:b2v_inst4|DATA_A[4]  ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; -0.500       ; 0.282      ; 0.472      ;
; 0.544 ; CLOCK_500:b2v_inst4|vol[5]     ; CLOCK_500:b2v_inst4|DATA_A[5]  ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; -0.500       ; 0.278      ; 0.474      ;
; 0.553 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|address[5] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 0.705      ;
; 0.555 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|DATA_A[9]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; -0.025     ; 0.682      ;
; 0.558 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[5]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; -0.002     ; 0.708      ;
; 0.569 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|DATA_A[10] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.002      ; 0.723      ;
; 0.570 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|address[5] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 0.722      ;
; 0.586 ; CLOCK_500:b2v_inst4|vol[3]     ; CLOCK_500:b2v_inst4|DATA_A[3]  ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; -0.500       ; 0.278      ; 0.516      ;
; 0.589 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[12] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.002      ; 0.743      ;
; 0.590 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[6]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.002      ; 0.744      ;
; 0.593 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[11] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.002      ; 0.747      ;
; 0.604 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[3]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; -0.002     ; 0.754      ;
; 0.604 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|address[2] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 0.756      ;
; 0.604 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|DATA_A[3]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; -0.027     ; 0.729      ;
; 0.606 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[10] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.002      ; 0.760      ;
; 0.607 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[5]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; -0.002     ; 0.757      ;
; 0.610 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|DATA_A[12] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; -0.023     ; 0.739      ;
; 0.615 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|DATA_A[11] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; -0.023     ; 0.744      ;
; 0.615 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|DATA_A[6]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; -0.023     ; 0.744      ;
; 0.624 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[4]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.002      ; 0.778      ;
; 0.638 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|address[2] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; -0.025     ; 0.765      ;
; 0.639 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|address[3] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 0.791      ;
; 0.646 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[0]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 0.798      ;
; 0.669 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[3]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; -0.002     ; 0.819      ;
; 0.673 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|address[3] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; -0.025     ; 0.800      ;
; 0.674 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|address[4] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 0.826      ;
; 0.678 ; CLOCK_500:b2v_inst4|vol[6]     ; CLOCK_500:b2v_inst4|DATA_A[6]  ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; -0.500       ; 0.282      ; 0.612      ;
; 0.680 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[1]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 0.832      ;
; 0.684 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|address[0] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.025      ; 0.861      ;
; 0.685 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[0]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 0.837      ;
; 0.699 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[2]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 0.851      ;
; 0.699 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[1]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 0.851      ;
; 0.708 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|address[4] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; -0.025     ; 0.835      ;
; 0.709 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|address[5] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 0.861      ;
; 0.717 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|DATA_A[0]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; -0.025     ; 0.844      ;
; 0.720 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|DATA_A[2]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; -0.025     ; 0.847      ;
; 0.721 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|address[0] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.025      ; 0.898      ;
; 0.736 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|address[0] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.025      ; 0.913      ;
; 0.743 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|DATA_A[1]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; -0.025     ; 0.870      ;
; 0.743 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|address[5] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; -0.025     ; 0.870      ;
; 0.808 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[4]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.002      ; 0.962      ;
; 0.820 ; CLOCK_500:b2v_inst4|address[5] ; CLOCK_500:b2v_inst4|address[1] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 0.972      ;
; 0.820 ; CLOCK_500:b2v_inst4|address[5] ; CLOCK_500:b2v_inst4|address[2] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 0.972      ;
; 0.820 ; CLOCK_500:b2v_inst4|address[5] ; CLOCK_500:b2v_inst4|address[3] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 0.972      ;
; 0.820 ; CLOCK_500:b2v_inst4|address[5] ; CLOCK_500:b2v_inst4|address[4] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 0.972      ;
; 0.830 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|DATA_A[4]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; -0.023     ; 0.959      ;
; 0.830 ; CLOCK_500:b2v_inst4|vol[0]     ; CLOCK_500:b2v_inst4|DATA_A[0]  ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; -0.500       ; 0.280      ; 0.762      ;
; 0.921 ; CLOCK_500:b2v_inst4|address[4] ; CLOCK_500:b2v_inst4|address[1] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 1.073      ;
; 0.921 ; CLOCK_500:b2v_inst4|address[4] ; CLOCK_500:b2v_inst4|address[2] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 1.073      ;
; 0.921 ; CLOCK_500:b2v_inst4|address[4] ; CLOCK_500:b2v_inst4|address[3] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 1.073      ;
; 0.944 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|address[1] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 1.096      ;
; 0.944 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|address[2] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 1.096      ;
; 0.981 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|address[1] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 1.133      ;
; 1.003 ; CLOCK_500:b2v_inst4|vol[2]     ; CLOCK_500:b2v_inst4|DATA_A[2]  ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; -0.500       ; 0.280      ; 0.935      ;
; 1.008 ; CLOCK_500:b2v_inst4|vol[1]     ; CLOCK_500:b2v_inst4|DATA_A[1]  ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; -0.500       ; 0.280      ; 0.940      ;
+-------+--------------------------------+--------------------------------+-----------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'keytr:b2v_inst1|KEYON'                                                                                                                 ;
+-------+----------------------------+----------------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                    ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+----------------------------+-----------------------+-----------------------+--------------+------------+------------+
; 0.245 ; CLOCK_500:b2v_inst4|vol[7] ; CLOCK_500:b2v_inst4|vol[7] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.397      ;
; 0.364 ; CLOCK_500:b2v_inst4|vol[5] ; CLOCK_500:b2v_inst4|vol[5] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.516      ;
; 0.365 ; CLOCK_500:b2v_inst4|vol[0] ; CLOCK_500:b2v_inst4|vol[0] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; CLOCK_500:b2v_inst4|vol[3] ; CLOCK_500:b2v_inst4|vol[3] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.517      ;
; 0.375 ; CLOCK_500:b2v_inst4|vol[1] ; CLOCK_500:b2v_inst4|vol[1] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.527      ;
; 0.376 ; CLOCK_500:b2v_inst4|vol[4] ; CLOCK_500:b2v_inst4|vol[4] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.528      ;
; 0.376 ; CLOCK_500:b2v_inst4|vol[2] ; CLOCK_500:b2v_inst4|vol[2] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.528      ;
; 0.378 ; CLOCK_500:b2v_inst4|vol[6] ; CLOCK_500:b2v_inst4|vol[6] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.530      ;
; 0.502 ; CLOCK_500:b2v_inst4|vol[5] ; CLOCK_500:b2v_inst4|vol[6] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.654      ;
; 0.503 ; CLOCK_500:b2v_inst4|vol[0] ; CLOCK_500:b2v_inst4|vol[1] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.655      ;
; 0.515 ; CLOCK_500:b2v_inst4|vol[1] ; CLOCK_500:b2v_inst4|vol[2] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.667      ;
; 0.516 ; CLOCK_500:b2v_inst4|vol[4] ; CLOCK_500:b2v_inst4|vol[5] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.668      ;
; 0.516 ; CLOCK_500:b2v_inst4|vol[2] ; CLOCK_500:b2v_inst4|vol[3] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.668      ;
; 0.518 ; CLOCK_500:b2v_inst4|vol[6] ; CLOCK_500:b2v_inst4|vol[7] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.670      ;
; 0.537 ; CLOCK_500:b2v_inst4|vol[5] ; CLOCK_500:b2v_inst4|vol[7] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.689      ;
; 0.538 ; CLOCK_500:b2v_inst4|vol[0] ; CLOCK_500:b2v_inst4|vol[2] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.690      ;
; 0.550 ; CLOCK_500:b2v_inst4|vol[1] ; CLOCK_500:b2v_inst4|vol[3] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.702      ;
; 0.551 ; CLOCK_500:b2v_inst4|vol[4] ; CLOCK_500:b2v_inst4|vol[6] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.703      ;
; 0.558 ; CLOCK_500:b2v_inst4|vol[3] ; CLOCK_500:b2v_inst4|vol[4] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.710      ;
; 0.573 ; CLOCK_500:b2v_inst4|vol[0] ; CLOCK_500:b2v_inst4|vol[3] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.725      ;
; 0.586 ; CLOCK_500:b2v_inst4|vol[4] ; CLOCK_500:b2v_inst4|vol[7] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.738      ;
; 0.593 ; CLOCK_500:b2v_inst4|vol[3] ; CLOCK_500:b2v_inst4|vol[5] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.745      ;
; 0.610 ; CLOCK_500:b2v_inst4|vol[2] ; CLOCK_500:b2v_inst4|vol[4] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.762      ;
; 0.628 ; CLOCK_500:b2v_inst4|vol[3] ; CLOCK_500:b2v_inst4|vol[6] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.780      ;
; 0.644 ; CLOCK_500:b2v_inst4|vol[1] ; CLOCK_500:b2v_inst4|vol[4] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.796      ;
; 0.645 ; CLOCK_500:b2v_inst4|vol[2] ; CLOCK_500:b2v_inst4|vol[5] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.797      ;
; 0.663 ; CLOCK_500:b2v_inst4|vol[3] ; CLOCK_500:b2v_inst4|vol[7] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.815      ;
; 0.667 ; CLOCK_500:b2v_inst4|vol[0] ; CLOCK_500:b2v_inst4|vol[4] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.819      ;
; 0.679 ; CLOCK_500:b2v_inst4|vol[1] ; CLOCK_500:b2v_inst4|vol[5] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.831      ;
; 0.680 ; CLOCK_500:b2v_inst4|vol[2] ; CLOCK_500:b2v_inst4|vol[6] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.832      ;
; 0.702 ; CLOCK_500:b2v_inst4|vol[0] ; CLOCK_500:b2v_inst4|vol[5] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.854      ;
; 0.714 ; CLOCK_500:b2v_inst4|vol[1] ; CLOCK_500:b2v_inst4|vol[6] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.866      ;
; 0.715 ; CLOCK_500:b2v_inst4|vol[2] ; CLOCK_500:b2v_inst4|vol[7] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.867      ;
; 0.737 ; CLOCK_500:b2v_inst4|vol[0] ; CLOCK_500:b2v_inst4|vol[6] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.889      ;
; 0.749 ; CLOCK_500:b2v_inst4|vol[1] ; CLOCK_500:b2v_inst4|vol[7] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.901      ;
; 0.768 ; CLOCK_500:b2v_inst4|vol[5] ; CLOCK_500:b2v_inst4|vol[0] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.920      ;
; 0.768 ; CLOCK_500:b2v_inst4|vol[5] ; CLOCK_500:b2v_inst4|vol[1] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.920      ;
; 0.768 ; CLOCK_500:b2v_inst4|vol[5] ; CLOCK_500:b2v_inst4|vol[3] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.920      ;
; 0.768 ; CLOCK_500:b2v_inst4|vol[5] ; CLOCK_500:b2v_inst4|vol[4] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.920      ;
; 0.768 ; CLOCK_500:b2v_inst4|vol[5] ; CLOCK_500:b2v_inst4|vol[2] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.920      ;
; 0.772 ; CLOCK_500:b2v_inst4|vol[0] ; CLOCK_500:b2v_inst4|vol[7] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.924      ;
; 0.783 ; CLOCK_500:b2v_inst4|vol[4] ; CLOCK_500:b2v_inst4|vol[0] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.935      ;
; 0.783 ; CLOCK_500:b2v_inst4|vol[4] ; CLOCK_500:b2v_inst4|vol[1] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.935      ;
; 0.783 ; CLOCK_500:b2v_inst4|vol[4] ; CLOCK_500:b2v_inst4|vol[3] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.935      ;
; 0.783 ; CLOCK_500:b2v_inst4|vol[4] ; CLOCK_500:b2v_inst4|vol[2] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.935      ;
; 0.830 ; CLOCK_500:b2v_inst4|vol[2] ; CLOCK_500:b2v_inst4|vol[0] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.982      ;
; 0.830 ; CLOCK_500:b2v_inst4|vol[2] ; CLOCK_500:b2v_inst4|vol[1] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.982      ;
; 0.893 ; CLOCK_500:b2v_inst4|vol[7] ; CLOCK_500:b2v_inst4|vol[0] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 1.045      ;
; 0.893 ; CLOCK_500:b2v_inst4|vol[7] ; CLOCK_500:b2v_inst4|vol[1] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 1.045      ;
; 0.893 ; CLOCK_500:b2v_inst4|vol[7] ; CLOCK_500:b2v_inst4|vol[3] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 1.045      ;
; 0.893 ; CLOCK_500:b2v_inst4|vol[7] ; CLOCK_500:b2v_inst4|vol[4] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 1.045      ;
; 0.893 ; CLOCK_500:b2v_inst4|vol[7] ; CLOCK_500:b2v_inst4|vol[5] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 1.045      ;
; 0.893 ; CLOCK_500:b2v_inst4|vol[7] ; CLOCK_500:b2v_inst4|vol[6] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 1.045      ;
; 0.893 ; CLOCK_500:b2v_inst4|vol[7] ; CLOCK_500:b2v_inst4|vol[2] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 1.045      ;
; 0.928 ; CLOCK_500:b2v_inst4|vol[3] ; CLOCK_500:b2v_inst4|vol[0] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 1.080      ;
; 0.928 ; CLOCK_500:b2v_inst4|vol[3] ; CLOCK_500:b2v_inst4|vol[1] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 1.080      ;
; 0.928 ; CLOCK_500:b2v_inst4|vol[3] ; CLOCK_500:b2v_inst4|vol[2] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 1.080      ;
; 0.939 ; CLOCK_500:b2v_inst4|vol[1] ; CLOCK_500:b2v_inst4|vol[0] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 1.091      ;
; 0.976 ; CLOCK_500:b2v_inst4|vol[6] ; CLOCK_500:b2v_inst4|vol[0] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 1.128      ;
; 0.976 ; CLOCK_500:b2v_inst4|vol[6] ; CLOCK_500:b2v_inst4|vol[1] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 1.128      ;
; 0.976 ; CLOCK_500:b2v_inst4|vol[6] ; CLOCK_500:b2v_inst4|vol[3] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 1.128      ;
; 0.976 ; CLOCK_500:b2v_inst4|vol[6] ; CLOCK_500:b2v_inst4|vol[4] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 1.128      ;
; 0.976 ; CLOCK_500:b2v_inst4|vol[6] ; CLOCK_500:b2v_inst4|vol[5] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 1.128      ;
; 0.976 ; CLOCK_500:b2v_inst4|vol[6] ; CLOCK_500:b2v_inst4|vol[2] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 1.128      ;
+-------+----------------------------+----------------------------+-----------------------+-----------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'i2c:b2v_inst|END_TR'                                                                                                                      ;
+--------+--------------------------------+--------------------------------+-----------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                        ; Launch Clock          ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------+-----------------------+---------------------+--------------+------------+------------+
; -0.328 ; CLOCK_500:b2v_inst4|SEL_MIC_D1 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_50              ; i2c:b2v_inst|END_TR ; 0.500        ; 0.111      ; 0.971      ;
; -0.328 ; CLOCK_500:b2v_inst4|SEL_MIC_D1 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_50              ; i2c:b2v_inst|END_TR ; 0.500        ; 0.111      ; 0.971      ;
; -0.328 ; CLOCK_500:b2v_inst4|SEL_MIC_D1 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_50              ; i2c:b2v_inst|END_TR ; 0.500        ; 0.111      ; 0.971      ;
; -0.328 ; CLOCK_500:b2v_inst4|SEL_MIC_D1 ; CLOCK_500:b2v_inst4|address[4] ; CLOCK_50              ; i2c:b2v_inst|END_TR ; 0.500        ; 0.111      ; 0.971      ;
; -0.328 ; CLOCK_500:b2v_inst4|SEL_MIC_D1 ; CLOCK_500:b2v_inst4|address[5] ; CLOCK_50              ; i2c:b2v_inst|END_TR ; 0.500        ; 0.111      ; 0.971      ;
; -0.205 ; CLOCK_500:b2v_inst4|SEL_MIC_D1 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_50              ; i2c:b2v_inst|END_TR ; 0.500        ; 0.136      ; 0.873      ;
; 0.887  ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[1] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 0.500        ; 1.782      ; 1.568      ;
; 0.887  ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[2] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 0.500        ; 1.782      ; 1.568      ;
; 0.887  ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[3] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 0.500        ; 1.782      ; 1.568      ;
; 0.887  ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[4] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 0.500        ; 1.782      ; 1.568      ;
; 0.887  ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[5] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 0.500        ; 1.782      ; 1.568      ;
; 1.010  ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[0] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 0.500        ; 1.807      ; 1.470      ;
; 1.387  ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[1] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 1.000        ; 1.782      ; 1.568      ;
; 1.387  ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[2] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 1.000        ; 1.782      ; 1.568      ;
; 1.387  ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[3] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 1.000        ; 1.782      ; 1.568      ;
; 1.387  ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[4] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 1.000        ; 1.782      ; 1.568      ;
; 1.387  ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[5] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 1.000        ; 1.782      ; 1.568      ;
; 1.510  ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[0] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 1.000        ; 1.807      ; 1.470      ;
+--------+--------------------------------+--------------------------------+-----------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'CLOCK_500:b2v_inst4|COUNTER_500[9]'                                                                                                                            ;
+-------+-----------------------------+-----------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; 0.133 ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 0.899      ;
; 0.133 ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 0.899      ;
; 0.133 ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 0.899      ;
; 0.133 ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 0.899      ;
; 0.133 ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[5]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 0.899      ;
; 0.133 ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[6]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 0.899      ;
; 0.133 ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[7]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 0.899      ;
; 0.133 ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[8]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 0.899      ;
; 0.133 ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[9]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 0.899      ;
; 0.133 ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[10] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 0.899      ;
; 0.133 ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 0.899      ;
; 0.929 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[0]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 2.022      ; 1.766      ;
; 0.929 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[1]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 2.022      ; 1.766      ;
; 0.929 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[3]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 2.022      ; 1.766      ;
; 0.929 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[5]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 2.022      ; 1.766      ;
; 0.929 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|END_TR         ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 2.026      ; 1.770      ;
; 0.929 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[2]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 2.022      ; 1.766      ;
; 0.929 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[4]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 2.022      ; 1.766      ;
; 0.929 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SCLK           ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 2.026      ; 1.770      ;
; 0.929 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SDO            ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 2.026      ; 1.770      ;
; 1.429 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[0]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 2.022      ; 1.766      ;
; 1.429 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[1]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 2.022      ; 1.766      ;
; 1.429 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[3]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 2.022      ; 1.766      ;
; 1.429 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[5]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 2.022      ; 1.766      ;
; 1.429 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|END_TR         ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 2.026      ; 1.770      ;
; 1.429 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[2]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 2.022      ; 1.766      ;
; 1.429 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[4]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 2.022      ; 1.766      ;
; 1.429 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SCLK           ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 2.026      ; 1.770      ;
; 1.429 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SDO            ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 2.026      ; 1.770      ;
+-------+-----------------------------+-----------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'i2c:b2v_inst|END_TR'                                                                                                                       ;
+--------+--------------------------------+--------------------------------+-----------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                        ; Launch Clock          ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------+-----------------------+---------------------+--------------+------------+------------+
; -0.630 ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[0] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 0.000        ; 1.807      ; 1.470      ;
; -0.507 ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[1] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 0.000        ; 1.782      ; 1.568      ;
; -0.507 ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[2] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 0.000        ; 1.782      ; 1.568      ;
; -0.507 ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[3] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 0.000        ; 1.782      ; 1.568      ;
; -0.507 ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[4] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 0.000        ; 1.782      ; 1.568      ;
; -0.507 ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[5] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 0.000        ; 1.782      ; 1.568      ;
; -0.130 ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[0] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; -0.500       ; 1.807      ; 1.470      ;
; -0.007 ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[1] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; -0.500       ; 1.782      ; 1.568      ;
; -0.007 ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[2] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; -0.500       ; 1.782      ; 1.568      ;
; -0.007 ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[3] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; -0.500       ; 1.782      ; 1.568      ;
; -0.007 ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[4] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; -0.500       ; 1.782      ; 1.568      ;
; -0.007 ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[5] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; -0.500       ; 1.782      ; 1.568      ;
; 1.085  ; CLOCK_500:b2v_inst4|SEL_MIC_D1 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_50              ; i2c:b2v_inst|END_TR ; -0.500       ; 0.136      ; 0.873      ;
; 1.208  ; CLOCK_500:b2v_inst4|SEL_MIC_D1 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_50              ; i2c:b2v_inst|END_TR ; -0.500       ; 0.111      ; 0.971      ;
; 1.208  ; CLOCK_500:b2v_inst4|SEL_MIC_D1 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_50              ; i2c:b2v_inst|END_TR ; -0.500       ; 0.111      ; 0.971      ;
; 1.208  ; CLOCK_500:b2v_inst4|SEL_MIC_D1 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_50              ; i2c:b2v_inst|END_TR ; -0.500       ; 0.111      ; 0.971      ;
; 1.208  ; CLOCK_500:b2v_inst4|SEL_MIC_D1 ; CLOCK_500:b2v_inst4|address[4] ; CLOCK_50              ; i2c:b2v_inst|END_TR ; -0.500       ; 0.111      ; 0.971      ;
; 1.208  ; CLOCK_500:b2v_inst4|SEL_MIC_D1 ; CLOCK_500:b2v_inst4|address[5] ; CLOCK_50              ; i2c:b2v_inst|END_TR ; -0.500       ; 0.111      ; 0.971      ;
+--------+--------------------------------+--------------------------------+-----------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'CLOCK_500:b2v_inst4|COUNTER_500[9]'                                                                                                                              ;
+--------+-----------------------------+-----------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                     ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; -0.549 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[0]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 2.022      ; 1.766      ;
; -0.549 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[1]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 2.022      ; 1.766      ;
; -0.549 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[3]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 2.022      ; 1.766      ;
; -0.549 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[5]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 2.022      ; 1.766      ;
; -0.549 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|END_TR         ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 2.026      ; 1.770      ;
; -0.549 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[2]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 2.022      ; 1.766      ;
; -0.549 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[4]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 2.022      ; 1.766      ;
; -0.549 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SCLK           ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 2.026      ; 1.770      ;
; -0.549 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SDO            ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 2.026      ; 1.770      ;
; -0.049 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[0]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 2.022      ; 1.766      ;
; -0.049 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[1]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 2.022      ; 1.766      ;
; -0.049 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[3]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 2.022      ; 1.766      ;
; -0.049 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[5]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 2.022      ; 1.766      ;
; -0.049 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|END_TR         ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 2.026      ; 1.770      ;
; -0.049 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[2]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 2.022      ; 1.766      ;
; -0.049 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[4]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 2.022      ; 1.766      ;
; -0.049 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SCLK           ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 2.026      ; 1.770      ;
; -0.049 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SDO            ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 2.026      ; 1.770      ;
; 0.747  ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.899      ;
; 0.747  ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.899      ;
; 0.747  ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.899      ;
; 0.747  ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.899      ;
; 0.747  ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[5]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.899      ;
; 0.747  ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[6]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.899      ;
; 0.747  ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[7]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.899      ;
; 0.747  ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[8]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.899      ;
; 0.747  ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[9]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.899      ;
; 0.747  ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[10] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.899      ;
; 0.747  ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.899      ;
+--------+-----------------------------+-----------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'AUD_ADCLRCK'                                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+-------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock       ; Clock Edge ; Target                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+-------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[100] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[100] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[101] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[101] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[102] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[102] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[103] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[103] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[104] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[104] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[105] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[105] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[106] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[106] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[107] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[107] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[108] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[108] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[109] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[109] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[10]  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[10]  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[110] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[110] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[111] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[111] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[114] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[114] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[115] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[115] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[116] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[116] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[117] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[117] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[118] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[118] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[119] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[119] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[11]  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[11]  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[120] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[120] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[121] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[121] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[122] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[122] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[123] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[123] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[124] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[124] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[125] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[125] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[126] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[126] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[127] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[127] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[12]  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[12]  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[130] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[130] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[131] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[131] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[132] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[132] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[133] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[133] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[134] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[134] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[135] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[135] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[136] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[136] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[137] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[137] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[138] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[138] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[139] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[139] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[13]  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[13]  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[140] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[140] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[141] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[141] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[142] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[142] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[143] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[143] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[146] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[146] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[147] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[147] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[148] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[148] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[149] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[149] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[14]  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[14]  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[150] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|Echo_Machine:echo|shiftregister:shift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_o1v:auto_generated|altsyncram_cca1:altsyncram2|q_b[150] ;
+--------+--------------+----------------+------------------+-------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50'                                                                              ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                              ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|SEL_MIC_D1      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|SEL_MIC_D1      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50|combout                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50|combout                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|inclk[0]           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|inclk[0]           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|outclk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|outclk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[0]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[0]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[10]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[10]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[1]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[1]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[2]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[2]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[3]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[3]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[4]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[4]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[5]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[5]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[6]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[6]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[7]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[7]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[8]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[8]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[9]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[9]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; b2v_inst4|SEL_MIC_D1|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; b2v_inst4|SEL_MIC_D1|clk            ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'AUD_BCLK'                                                                                        ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                        ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------+
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; AUD_BCLK ; Rise       ; AUD_BCLK                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|bit_counter[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|bit_counter[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|bit_counter[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|bit_counter[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|bit_counter[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|bit_counter[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|bit_counter[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|bit_counter[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[15] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[15] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[9]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|lrclk_d1        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|lrclk_d1        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|bit_counter[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|bit_counter[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|bit_counter[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|bit_counter[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|bit_counter[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|bit_counter[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|bit_counter[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|bit_counter[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[0]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[0]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[10]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[10]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[11]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[11]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[12]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[12]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[13]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[13]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[14]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[14]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[15]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[15]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[1]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[1]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[2]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[2]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[3]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[3]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[4]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[4]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[5]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[5]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[6]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[6]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[7]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[7]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[8]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[8]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[9]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[9]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|lrclk_d2        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|lrclk_d2        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AUD_BCLK|combout                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AUD_BCLK|combout                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; b2v_inst37|bit_counter[0]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; b2v_inst37|bit_counter[0]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; b2v_inst37|bit_counter[1]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; b2v_inst37|bit_counter[1]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; b2v_inst37|bit_counter[2]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; b2v_inst37|bit_counter[2]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; b2v_inst37|bit_counter[3]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; b2v_inst37|bit_counter[3]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; b2v_inst37|data[0]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; b2v_inst37|data[0]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; b2v_inst37|data[10]|clk                       ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_500:b2v_inst4|COUNTER_500[9]'                                                                                    ;
+--------+--------------+----------------+------------------+------------------------------------+------------+-------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                              ; Clock Edge ; Target                                    ;
+--------+--------------+----------------+------------------+------------------------------------+------------+-------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|END_TR                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|END_TR                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SCLK                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SCLK                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SDO                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SDO                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[0]                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[0]                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[10]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[10]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[11]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[11]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[12]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[12]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[1]                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[1]                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[2]                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[2]                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[3]                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[3]                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[4]                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[4]                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[5]                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[5]                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[6]                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[6]                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[9]                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[9]                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD_COUNTER[0]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD_COUNTER[0]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD_COUNTER[1]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD_COUNTER[1]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD_COUNTER[2]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD_COUNTER[2]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD_COUNTER[3]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD_COUNTER[3]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD_COUNTER[4]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD_COUNTER[4]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD_COUNTER[5]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD_COUNTER[5]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|KEYON                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|KEYON                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[0]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[0]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[10]               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[10]               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[1]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[1]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[2]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[2]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[3]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[3]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[4]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[4]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[5]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[5]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[6]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[6]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[7]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[7]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[8]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[8]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[9]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[9]                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|KEYON|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|KEYON|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[0]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[0]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[10]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[10]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[1]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[1]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[2]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[2]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[3]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[3]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[4]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[4]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[5]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[5]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[6]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[6]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[7]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[7]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[8]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[8]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[9]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[9]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst4|COUNTER_500[9]|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst4|COUNTER_500[9]|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst4|COUNTER_500[9]~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst4|COUNTER_500[9]~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst4|COUNTER_500[9]~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst4|COUNTER_500[9]~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst|END_TR|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst|END_TR|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst|SCLK|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst|SCLK|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst|SDO|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst|SDO|clk                          ;
+--------+--------------+----------------+------------------+------------------------------------+------------+-------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'i2c:b2v_inst|END_TR'                                                                           ;
+--------+--------------+----------------+------------------+---------------------+------------+----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                           ;
+--------+--------------+----------------+------------------+---------------------+------------+----------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[0]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[0]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[10]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[10]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[11]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[11]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[12]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[12]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[1]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[1]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[2]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[2]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[3]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[3]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[4]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[4]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[5]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[5]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[6]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[6]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[9]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[9]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|address[0]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|address[0]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|address[1]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|address[1]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|address[2]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|address[2]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|address[3]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|address[3]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|address[4]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|address[4]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|address[5]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|address[5]   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[0]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[0]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[10]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[10]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[11]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[11]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[12]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[12]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[1]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[1]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[2]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[2]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[3]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[3]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[4]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[4]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[5]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[5]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[6]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[6]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[9]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[9]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|address[0]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|address[0]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|address[1]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|address[1]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|address[2]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|address[2]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|address[3]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|address[3]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|address[4]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|address[4]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|address[5]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|address[5]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst|END_TR|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst|END_TR|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst|END_TR~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst|END_TR~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst|END_TR~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst|END_TR~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+---------------------+------------+----------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'keytr:b2v_inst1|KEYON'                                                                           ;
+--------+--------------+----------------+------------------+-----------------------+------------+----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                 ; Clock Edge ; Target                           ;
+--------+--------------+----------------+------------------+-----------------------+------------+----------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; keytr:b2v_inst1|KEYON ; Rise       ; CLOCK_500:b2v_inst4|vol[0]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; keytr:b2v_inst1|KEYON ; Rise       ; CLOCK_500:b2v_inst4|vol[0]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; keytr:b2v_inst1|KEYON ; Rise       ; CLOCK_500:b2v_inst4|vol[1]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; keytr:b2v_inst1|KEYON ; Rise       ; CLOCK_500:b2v_inst4|vol[1]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; keytr:b2v_inst1|KEYON ; Rise       ; CLOCK_500:b2v_inst4|vol[2]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; keytr:b2v_inst1|KEYON ; Rise       ; CLOCK_500:b2v_inst4|vol[2]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; keytr:b2v_inst1|KEYON ; Rise       ; CLOCK_500:b2v_inst4|vol[3]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; keytr:b2v_inst1|KEYON ; Rise       ; CLOCK_500:b2v_inst4|vol[3]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; keytr:b2v_inst1|KEYON ; Rise       ; CLOCK_500:b2v_inst4|vol[4]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; keytr:b2v_inst1|KEYON ; Rise       ; CLOCK_500:b2v_inst4|vol[4]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; keytr:b2v_inst1|KEYON ; Rise       ; CLOCK_500:b2v_inst4|vol[5]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; keytr:b2v_inst1|KEYON ; Rise       ; CLOCK_500:b2v_inst4|vol[5]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; keytr:b2v_inst1|KEYON ; Rise       ; CLOCK_500:b2v_inst4|vol[6]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; keytr:b2v_inst1|KEYON ; Rise       ; CLOCK_500:b2v_inst4|vol[6]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; keytr:b2v_inst1|KEYON ; Rise       ; CLOCK_500:b2v_inst4|vol[7]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; keytr:b2v_inst1|KEYON ; Rise       ; CLOCK_500:b2v_inst4|vol[7]       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst1|KEYON|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst1|KEYON|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst1|KEYON~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst1|KEYON~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst1|KEYON~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst1|KEYON~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst4|vol[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst4|vol[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst4|vol[1]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst4|vol[1]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst4|vol[2]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst4|vol[2]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst4|vol[3]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst4|vol[3]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst4|vol[4]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst4|vol[4]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst4|vol[5]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst4|vol[5]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst4|vol[6]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst4|vol[6]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst4|vol[7]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst4|vol[7]|clk             ;
+--------+--------------+----------------+------------------+-----------------------+------------+----------------------------------+


+----------------------------------------------------------------------------------------+
; Setup Times                                                                            ;
+-------------+---------------------+--------+--------+------------+---------------------+
; Data Port   ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+-------------+---------------------+--------+--------+------------+---------------------+
; AUD_ADCDAT  ; AUD_BCLK            ; 2.181  ; 2.181  ; Fall       ; AUD_BCLK            ;
; AUD_ADCLRCK ; AUD_BCLK            ; 0.514  ; 0.514  ; Fall       ; AUD_BCLK            ;
; SW[*]       ; AUD_BCLK            ; 0.683  ; 0.683  ; Fall       ; AUD_BCLK            ;
;  SW[0]      ; AUD_BCLK            ; 0.310  ; 0.310  ; Fall       ; AUD_BCLK            ;
;  SW[1]      ; AUD_BCLK            ; 0.683  ; 0.683  ; Fall       ; AUD_BCLK            ;
; SW[*]       ; CLOCK_50            ; -0.196 ; -0.196 ; Rise       ; CLOCK_50            ;
;  SW[2]      ; CLOCK_50            ; -0.196 ; -0.196 ; Rise       ; CLOCK_50            ;
; SW[*]       ; i2c:b2v_inst|END_TR ; -0.255 ; -0.255 ; Fall       ; i2c:b2v_inst|END_TR ;
;  SW[2]      ; i2c:b2v_inst|END_TR ; -0.255 ; -0.255 ; Fall       ; i2c:b2v_inst|END_TR ;
+-------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------+
; Hold Times                                                                             ;
+-------------+---------------------+--------+--------+------------+---------------------+
; Data Port   ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+-------------+---------------------+--------+--------+------------+---------------------+
; AUD_ADCDAT  ; AUD_BCLK            ; -2.061 ; -2.061 ; Fall       ; AUD_BCLK            ;
; AUD_ADCLRCK ; AUD_BCLK            ; -0.233 ; -0.233 ; Fall       ; AUD_BCLK            ;
; SW[*]       ; AUD_BCLK            ; 0.021  ; 0.021  ; Fall       ; AUD_BCLK            ;
;  SW[0]      ; AUD_BCLK            ; 0.021  ; 0.021  ; Fall       ; AUD_BCLK            ;
;  SW[1]      ; AUD_BCLK            ; -0.232 ; -0.232 ; Fall       ; AUD_BCLK            ;
; SW[*]       ; CLOCK_50            ; 0.316  ; 0.316  ; Rise       ; CLOCK_50            ;
;  SW[2]      ; CLOCK_50            ; 0.316  ; 0.316  ; Rise       ; CLOCK_50            ;
; SW[*]       ; i2c:b2v_inst|END_TR ; 0.432  ; 0.432  ; Fall       ; i2c:b2v_inst|END_TR ;
;  SW[2]      ; i2c:b2v_inst|END_TR ; 0.432  ; 0.432  ; Fall       ; i2c:b2v_inst|END_TR ;
+-------------+---------------------+--------+--------+------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                             ;
+------------+------------------------------------+-------+-------+------------+------------------------------------+
; Data Port  ; Clock Port                         ; Rise  ; Fall  ; Clock Edge ; Clock Reference                    ;
+------------+------------------------------------+-------+-------+------------+------------------------------------+
; AUD_DACDAT ; AUD_BCLK                           ; 4.406 ; 4.406 ; Fall       ; AUD_BCLK                           ;
; AUD_XCK    ; CLOCK_50                           ; 4.462 ; 4.462 ; Rise       ; CLOCK_50                           ;
; I2C_SCLK   ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 6.833 ; 6.833 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[9] ;
; I2C_SDAT   ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 5.202 ; 5.202 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[9] ;
; I2C_SCLK   ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 4.176 ;       ; Fall       ; CLOCK_500:b2v_inst4|COUNTER_500[9] ;
+------------+------------------------------------+-------+-------+------------+------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                     ;
+------------+------------------------------------+-------+-------+------------+------------------------------------+
; Data Port  ; Clock Port                         ; Rise  ; Fall  ; Clock Edge ; Clock Reference                    ;
+------------+------------------------------------+-------+-------+------------+------------------------------------+
; AUD_DACDAT ; AUD_BCLK                           ; 4.406 ; 4.406 ; Fall       ; AUD_BCLK                           ;
; AUD_XCK    ; CLOCK_50                           ; 4.462 ; 4.462 ; Rise       ; CLOCK_50                           ;
; I2C_SCLK   ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 5.954 ; 4.176 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[9] ;
; I2C_SDAT   ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 5.202 ; 5.202 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[9] ;
; I2C_SCLK   ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 4.176 ;       ; Fall       ; CLOCK_500:b2v_inst4|COUNTER_500[9] ;
+------------+------------------------------------+-------+-------+------------+------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                   ;
+-------------------------------------+------------+---------+----------+---------+---------------------+
; Clock                               ; Setup      ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------+------------+---------+----------+---------+---------------------+
; Worst-case Slack                    ; -61.721    ; -4.521  ; -1.171   ; -1.478  ; -2.567              ;
;  AUD_ADCLRCK                        ; -61.721    ; -1.546  ; N/A      ; N/A     ; -2.567              ;
;  AUD_BCLK                           ; -3.505     ; 0.215   ; N/A      ; N/A     ; -1.777              ;
;  CLOCK_50                           ; -1.760     ; -2.355  ; N/A      ; N/A     ; -1.941              ;
;  CLOCK_500:b2v_inst4|COUNTER_500[9] ; -4.205     ; -4.521  ; -1.171   ; -1.478  ; -0.742              ;
;  i2c:b2v_inst|END_TR                ; -2.182     ; 0.215   ; -1.019   ; -0.722  ; -0.742              ;
;  keytr:b2v_inst1|KEYON              ; -2.098     ; 0.245   ; N/A      ; N/A     ; -0.742              ;
; Design-wide TNS                     ; -10893.124 ; -48.647 ; -18.635  ; -15.834 ; -18427.667          ;
;  AUD_ADCLRCK                        ; -10670.803 ; -18.492 ; N/A      ; N/A     ; -18257.741          ;
;  AUD_BCLK                           ; -83.574    ; 0.000   ; N/A      ; N/A     ; -65.589             ;
;  CLOCK_50                           ; -13.131    ; -4.231  ; N/A      ; N/A     ; -19.749             ;
;  CLOCK_500:b2v_inst4|COUNTER_500[9] ; -81.064    ; -25.924 ; -12.881  ; -13.302 ; -47.488             ;
;  i2c:b2v_inst|END_TR                ; -27.768    ; 0.000   ; -5.754   ; -3.165  ; -25.228             ;
;  keytr:b2v_inst1|KEYON              ; -16.784    ; 0.000   ; N/A      ; N/A     ; -11.872             ;
+-------------------------------------+------------+---------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------+
; Setup Times                                                                            ;
+-------------+---------------------+--------+--------+------------+---------------------+
; Data Port   ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+-------------+---------------------+--------+--------+------------+---------------------+
; AUD_ADCDAT  ; AUD_BCLK            ; 4.093  ; 4.093  ; Fall       ; AUD_BCLK            ;
; AUD_ADCLRCK ; AUD_BCLK            ; 1.831  ; 1.831  ; Fall       ; AUD_BCLK            ;
; SW[*]       ; AUD_BCLK            ; 2.620  ; 2.620  ; Fall       ; AUD_BCLK            ;
;  SW[0]      ; AUD_BCLK            ; 1.490  ; 1.490  ; Fall       ; AUD_BCLK            ;
;  SW[1]      ; AUD_BCLK            ; 2.620  ; 2.620  ; Fall       ; AUD_BCLK            ;
; SW[*]       ; CLOCK_50            ; 0.439  ; 0.439  ; Rise       ; CLOCK_50            ;
;  SW[2]      ; CLOCK_50            ; 0.439  ; 0.439  ; Rise       ; CLOCK_50            ;
; SW[*]       ; i2c:b2v_inst|END_TR ; -0.016 ; -0.016 ; Fall       ; i2c:b2v_inst|END_TR ;
;  SW[2]      ; i2c:b2v_inst|END_TR ; -0.016 ; -0.016 ; Fall       ; i2c:b2v_inst|END_TR ;
+-------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------+
; Hold Times                                                                             ;
+-------------+---------------------+--------+--------+------------+---------------------+
; Data Port   ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+-------------+---------------------+--------+--------+------------+---------------------+
; AUD_ADCDAT  ; AUD_BCLK            ; -2.061 ; -2.061 ; Fall       ; AUD_BCLK            ;
; AUD_ADCLRCK ; AUD_BCLK            ; -0.233 ; -0.233 ; Fall       ; AUD_BCLK            ;
; SW[*]       ; AUD_BCLK            ; 0.021  ; 0.021  ; Fall       ; AUD_BCLK            ;
;  SW[0]      ; AUD_BCLK            ; 0.021  ; 0.021  ; Fall       ; AUD_BCLK            ;
;  SW[1]      ; AUD_BCLK            ; -0.232 ; -0.232 ; Fall       ; AUD_BCLK            ;
; SW[*]       ; CLOCK_50            ; 0.316  ; 0.316  ; Rise       ; CLOCK_50            ;
;  SW[2]      ; CLOCK_50            ; 0.316  ; 0.316  ; Rise       ; CLOCK_50            ;
; SW[*]       ; i2c:b2v_inst|END_TR ; 0.432  ; 0.432  ; Fall       ; i2c:b2v_inst|END_TR ;
;  SW[2]      ; i2c:b2v_inst|END_TR ; 0.432  ; 0.432  ; Fall       ; i2c:b2v_inst|END_TR ;
+-------------+---------------------+--------+--------+------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                               ;
+------------+------------------------------------+--------+--------+------------+------------------------------------+
; Data Port  ; Clock Port                         ; Rise   ; Fall   ; Clock Edge ; Clock Reference                    ;
+------------+------------------------------------+--------+--------+------------+------------------------------------+
; AUD_DACDAT ; AUD_BCLK                           ; 10.406 ; 10.406 ; Fall       ; AUD_BCLK                           ;
; AUD_XCK    ; CLOCK_50                           ; 9.807  ; 9.807  ; Rise       ; CLOCK_50                           ;
; I2C_SCLK   ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 17.636 ; 17.636 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[9] ;
; I2C_SDAT   ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 12.498 ; 12.498 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[9] ;
; I2C_SCLK   ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 11.052 ;        ; Fall       ; CLOCK_500:b2v_inst4|COUNTER_500[9] ;
+------------+------------------------------------+--------+--------+------------+------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                     ;
+------------+------------------------------------+-------+-------+------------+------------------------------------+
; Data Port  ; Clock Port                         ; Rise  ; Fall  ; Clock Edge ; Clock Reference                    ;
+------------+------------------------------------+-------+-------+------------+------------------------------------+
; AUD_DACDAT ; AUD_BCLK                           ; 4.406 ; 4.406 ; Fall       ; AUD_BCLK                           ;
; AUD_XCK    ; CLOCK_50                           ; 4.462 ; 4.462 ; Rise       ; CLOCK_50                           ;
; I2C_SCLK   ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 5.954 ; 4.176 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[9] ;
; I2C_SDAT   ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 5.202 ; 5.202 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[9] ;
; I2C_SCLK   ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 4.176 ;       ; Fall       ; CLOCK_500:b2v_inst4|COUNTER_500[9] ;
+------------+------------------------------------+-------+-------+------------+------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                         ;
+------------------------------------+------------------------------------+--------------+----------+----------+----------+
; From Clock                         ; To Clock                           ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------+------------------------------------+--------------+----------+----------+----------+
; AUD_ADCLRCK                        ; AUD_ADCLRCK                        ; > 2147483647 ; 0        ; 0        ; 0        ;
; AUD_BCLK                           ; AUD_ADCLRCK                        ; 0            ; 168      ; 0        ; 0        ;
; AUD_ADCLRCK                        ; AUD_BCLK                           ; 0            ; 0        ; 53       ; 19       ;
; AUD_BCLK                           ; AUD_BCLK                           ; 0            ; 0        ; 0        ; 212      ;
; CLOCK_50                           ; CLOCK_50                           ; 64           ; 0        ; 0        ; 0        ;
; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_50                           ; 2            ; 2        ; 0        ; 0        ;
; CLOCK_50                           ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 12           ; 0        ; 0        ; 0        ;
; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 282          ; 0        ; 0        ; 0        ;
; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 13           ; 96       ; 0        ; 0        ;
; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 11           ; 11       ; 0        ; 0        ;
; i2c:b2v_inst|END_TR                ; i2c:b2v_inst|END_TR                ; 0            ; 0        ; 0        ; 99       ;
; keytr:b2v_inst1|KEYON              ; i2c:b2v_inst|END_TR                ; 0            ; 0        ; 7        ; 0        ;
; keytr:b2v_inst1|KEYON              ; keytr:b2v_inst1|KEYON              ; 100          ; 0        ; 0        ; 0        ;
+------------------------------------+------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                          ;
+------------------------------------+------------------------------------+--------------+----------+----------+----------+
; From Clock                         ; To Clock                           ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------+------------------------------------+--------------+----------+----------+----------+
; AUD_ADCLRCK                        ; AUD_ADCLRCK                        ; > 2147483647 ; 0        ; 0        ; 0        ;
; AUD_BCLK                           ; AUD_ADCLRCK                        ; 0            ; 168      ; 0        ; 0        ;
; AUD_ADCLRCK                        ; AUD_BCLK                           ; 0            ; 0        ; 53       ; 19       ;
; AUD_BCLK                           ; AUD_BCLK                           ; 0            ; 0        ; 0        ; 212      ;
; CLOCK_50                           ; CLOCK_50                           ; 64           ; 0        ; 0        ; 0        ;
; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_50                           ; 2            ; 2        ; 0        ; 0        ;
; CLOCK_50                           ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 12           ; 0        ; 0        ; 0        ;
; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 282          ; 0        ; 0        ; 0        ;
; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 13           ; 96       ; 0        ; 0        ;
; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 11           ; 11       ; 0        ; 0        ;
; i2c:b2v_inst|END_TR                ; i2c:b2v_inst|END_TR                ; 0            ; 0        ; 0        ; 99       ;
; keytr:b2v_inst1|KEYON              ; i2c:b2v_inst|END_TR                ; 0            ; 0        ; 7        ; 0        ;
; keytr:b2v_inst1|KEYON              ; keytr:b2v_inst1|KEYON              ; 100          ; 0        ; 0        ; 0        ;
+------------------------------------+------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                  ;
+------------------------------------+------------------------------------+----------+----------+----------+----------+
; From Clock                         ; To Clock                           ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------+------------------------------------+----------+----------+----------+----------+
; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 11       ; 0        ; 0        ; 0        ;
; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 9        ; 9        ; 0        ; 0        ;
; CLOCK_50                           ; i2c:b2v_inst|END_TR                ; 0        ; 0        ; 6        ; 0        ;
; keytr:b2v_inst1|KEYON              ; i2c:b2v_inst|END_TR                ; 0        ; 0        ; 6        ; 6        ;
+------------------------------------+------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                   ;
+------------------------------------+------------------------------------+----------+----------+----------+----------+
; From Clock                         ; To Clock                           ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------+------------------------------------+----------+----------+----------+----------+
; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 11       ; 0        ; 0        ; 0        ;
; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 9        ; 9        ; 0        ; 0        ;
; CLOCK_50                           ; i2c:b2v_inst|END_TR                ; 0        ; 0        ; 6        ; 0        ;
; keytr:b2v_inst1|KEYON              ; i2c:b2v_inst|END_TR                ; 0        ; 0        ; 6        ; 6        ;
+------------------------------------+------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 6     ; 6    ;
; Unconstrained Input Port Paths  ; 110   ; 110  ;
; Unconstrained Output Ports      ; 4     ; 4    ;
; Unconstrained Output Port Paths ; 11    ; 11   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Web Edition
    Info: Processing started: Sun Mar 04 18:56:25 2018
Info: Command: quartus_sta DE2_i2sound -c DE2_i2sound
Info: qsta_default_script.tcl version: #1
Critical Warning (138069): Setting INCREMENTAL_COMPILATION to "OFF" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to "ON" instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'DE2_i2sound.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLOCK_500:b2v_inst4|COUNTER_500[9] CLOCK_500:b2v_inst4|COUNTER_500[9]
    Info (332105): create_clock -period 1.000 -name i2c:b2v_inst|END_TR i2c:b2v_inst|END_TR
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
    Info (332105): create_clock -period 1.000 -name AUD_ADCLRCK AUD_ADCLRCK
    Info (332105): create_clock -period 1.000 -name AUD_BCLK AUD_BCLK
    Info (332105): create_clock -period 1.000 -name keytr:b2v_inst1|KEYON keytr:b2v_inst1|KEYON
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -61.721
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -61.721    -10670.803 AUD_ADCLRCK 
    Info (332119):    -4.205       -81.064 CLOCK_500:b2v_inst4|COUNTER_500[9] 
    Info (332119):    -3.505       -83.574 AUD_BCLK 
    Info (332119):    -2.182       -27.768 i2c:b2v_inst|END_TR 
    Info (332119):    -2.098       -16.784 keytr:b2v_inst1|KEYON 
    Info (332119):    -1.760       -13.131 CLOCK_50 
Info (332146): Worst-case hold slack is -4.521
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.521       -25.924 CLOCK_500:b2v_inst4|COUNTER_500[9] 
    Info (332119):    -2.355        -4.231 CLOCK_50 
    Info (332119):    -1.546       -18.492 AUD_ADCLRCK 
    Info (332119):     0.499         0.000 AUD_BCLK 
    Info (332119):     0.499         0.000 i2c:b2v_inst|END_TR 
    Info (332119):     0.754         0.000 keytr:b2v_inst1|KEYON 
Info (332146): Worst-case recovery slack is -1.171
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.171       -12.881 CLOCK_500:b2v_inst4|COUNTER_500[9] 
    Info (332119):    -1.019        -5.754 i2c:b2v_inst|END_TR 
Info (332146): Worst-case removal slack is -1.478
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.478       -13.302 CLOCK_500:b2v_inst4|COUNTER_500[9] 
    Info (332119):    -0.722        -2.532 i2c:b2v_inst|END_TR 
Info (332146): Worst-case minimum pulse width slack is -2.567
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.567    -18257.741 AUD_ADCLRCK 
    Info (332119):    -1.941       -19.749 CLOCK_50 
    Info (332119):    -1.777       -65.589 AUD_BCLK 
    Info (332119):    -0.742       -47.488 CLOCK_500:b2v_inst4|COUNTER_500[9] 
    Info (332119):    -0.742       -25.228 i2c:b2v_inst|END_TR 
    Info (332119):    -0.742       -11.872 keytr:b2v_inst1|KEYON 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -16.284
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -16.284     -2871.023 AUD_ADCLRCK 
    Info (332119):    -0.703        -9.632 CLOCK_500:b2v_inst4|COUNTER_500[9] 
    Info (332119):    -0.451        -8.379 AUD_BCLK 
    Info (332119):    -0.128        -0.831 i2c:b2v_inst|END_TR 
    Info (332119):    -0.096        -0.768 keytr:b2v_inst1|KEYON 
    Info (332119):     0.031         0.000 CLOCK_50 
Info (332146): Worst-case hold slack is -1.952
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.952       -16.603 CLOCK_500:b2v_inst4|COUNTER_500[9] 
    Info (332119):    -1.451        -2.764 CLOCK_50 
    Info (332119):    -0.523        -6.326 AUD_ADCLRCK 
    Info (332119):     0.215         0.000 AUD_BCLK 
    Info (332119):     0.215         0.000 i2c:b2v_inst|END_TR 
    Info (332119):     0.245         0.000 keytr:b2v_inst1|KEYON 
Info (332146): Worst-case recovery slack is -0.328
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.328        -1.845 i2c:b2v_inst|END_TR 
    Info (332119):     0.133         0.000 CLOCK_500:b2v_inst4|COUNTER_500[9] 
Info (332146): Worst-case removal slack is -0.630
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.630        -3.165 i2c:b2v_inst|END_TR 
    Info (332119):    -0.549        -4.941 CLOCK_500:b2v_inst4|COUNTER_500[9] 
Info (332146): Worst-case minimum pulse width slack is -1.627
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.627    -11724.542 AUD_ADCLRCK 
    Info (332119):    -1.380       -13.380 CLOCK_50 
    Info (332119):    -1.222       -44.222 AUD_BCLK 
    Info (332119):    -0.500       -32.000 CLOCK_500:b2v_inst4|COUNTER_500[9] 
    Info (332119):    -0.500       -17.000 i2c:b2v_inst|END_TR 
    Info (332119):    -0.500        -8.000 keytr:b2v_inst1|KEYON 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 514 megabytes
    Info: Processing ended: Sun Mar 04 18:56:38 2018
    Info: Elapsed time: 00:00:13
    Info: Total CPU time (on all processors): 00:00:08


