-- ==============================================================
-- Generated by Vitis HLS v2023.1.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity myproject is
port (
    in_x : IN STD_LOGIC_VECTOR (383 downto 0);
    layer9_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    in_x_ap_vld : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    layer9_out_ap_vld : OUT STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC );
end;


architecture behav of myproject is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "myproject_myproject,hls_ip_2023_1_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=7.031500,HLS_SYN_LAT=102,HLS_SYN_TPT=32,HLS_SYN_MEM=31,HLS_SYN_DSP=0,HLS_SYN_FF=41071,HLS_SYN_LUT=50065,HLS_VERSION=2023_1_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_start : STD_LOGIC;
    signal dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_done : STD_LOGIC;
    signal dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_continue : STD_LOGIC;
    signal dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_idle : STD_LOGIC;
    signal dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_ready : STD_LOGIC;
    signal dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_3 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_4 : STD_LOGIC_VECTOR (14 downto 0);
    signal dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_5 : STD_LOGIC_VECTOR (14 downto 0);
    signal dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_6 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_7 : STD_LOGIC_VECTOR (14 downto 0);
    signal dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_8 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_9 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_10 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_11 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_12 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_13 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_14 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_15 : STD_LOGIC_VECTOR (14 downto 0);
    signal dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_16 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_17 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_18 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_19 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_20 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_21 : STD_LOGIC_VECTOR (14 downto 0);
    signal dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_22 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_23 : STD_LOGIC_VECTOR (14 downto 0);
    signal dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_24 : STD_LOGIC_VECTOR (14 downto 0);
    signal dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_25 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_26 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_27 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_28 : STD_LOGIC_VECTOR (14 downto 0);
    signal dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_29 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_30 : STD_LOGIC_VECTOR (14 downto 0);
    signal dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_31 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_32 : STD_LOGIC_VECTOR (14 downto 0);
    signal dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_33 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_34 : STD_LOGIC_VECTOR (14 downto 0);
    signal dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_35 : STD_LOGIC_VECTOR (14 downto 0);
    signal dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_36 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_37 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_38 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_39 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_40 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_41 : STD_LOGIC_VECTOR (14 downto 0);
    signal dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_42 : STD_LOGIC_VECTOR (14 downto 0);
    signal dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_43 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_44 : STD_LOGIC_VECTOR (14 downto 0);
    signal dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_45 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_46 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_47 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_48 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_49 : STD_LOGIC_VECTOR (14 downto 0);
    signal dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_50 : STD_LOGIC_VECTOR (14 downto 0);
    signal dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_51 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_52 : STD_LOGIC_VECTOR (14 downto 0);
    signal dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_53 : STD_LOGIC_VECTOR (14 downto 0);
    signal dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_54 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_55 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_56 : STD_LOGIC_VECTOR (14 downto 0);
    signal dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_57 : STD_LOGIC_VECTOR (14 downto 0);
    signal dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_58 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_59 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_60 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_61 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_62 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_63 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_channel_done_layer2_out_63 : STD_LOGIC;
    signal layer2_out_63_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_63 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_63 : STD_LOGIC;
    signal ap_channel_done_layer2_out_62 : STD_LOGIC;
    signal layer2_out_62_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_62 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_62 : STD_LOGIC;
    signal ap_channel_done_layer2_out_61 : STD_LOGIC;
    signal layer2_out_61_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_61 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_61 : STD_LOGIC;
    signal ap_channel_done_layer2_out_60 : STD_LOGIC;
    signal layer2_out_60_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_60 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_60 : STD_LOGIC;
    signal ap_channel_done_layer2_out_59 : STD_LOGIC;
    signal layer2_out_59_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_59 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_59 : STD_LOGIC;
    signal ap_channel_done_layer2_out_58 : STD_LOGIC;
    signal layer2_out_58_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_58 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_58 : STD_LOGIC;
    signal ap_channel_done_layer2_out_57 : STD_LOGIC;
    signal layer2_out_57_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_57 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_57 : STD_LOGIC;
    signal ap_channel_done_layer2_out_56 : STD_LOGIC;
    signal layer2_out_56_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_56 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_56 : STD_LOGIC;
    signal ap_channel_done_layer2_out_55 : STD_LOGIC;
    signal layer2_out_55_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_55 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_55 : STD_LOGIC;
    signal ap_channel_done_layer2_out_54 : STD_LOGIC;
    signal layer2_out_54_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_54 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_54 : STD_LOGIC;
    signal ap_channel_done_layer2_out_53 : STD_LOGIC;
    signal layer2_out_53_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_53 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_53 : STD_LOGIC;
    signal ap_channel_done_layer2_out_52 : STD_LOGIC;
    signal layer2_out_52_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_52 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_52 : STD_LOGIC;
    signal ap_channel_done_layer2_out_51 : STD_LOGIC;
    signal layer2_out_51_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_51 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_51 : STD_LOGIC;
    signal ap_channel_done_layer2_out_50 : STD_LOGIC;
    signal layer2_out_50_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_50 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_50 : STD_LOGIC;
    signal ap_channel_done_layer2_out_49 : STD_LOGIC;
    signal layer2_out_49_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_49 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_49 : STD_LOGIC;
    signal ap_channel_done_layer2_out_48 : STD_LOGIC;
    signal layer2_out_48_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_48 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_48 : STD_LOGIC;
    signal ap_channel_done_layer2_out_47 : STD_LOGIC;
    signal layer2_out_47_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_47 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_47 : STD_LOGIC;
    signal ap_channel_done_layer2_out_46 : STD_LOGIC;
    signal layer2_out_46_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_46 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_46 : STD_LOGIC;
    signal ap_channel_done_layer2_out_45 : STD_LOGIC;
    signal layer2_out_45_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_45 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_45 : STD_LOGIC;
    signal ap_channel_done_layer2_out_44 : STD_LOGIC;
    signal layer2_out_44_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_44 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_44 : STD_LOGIC;
    signal ap_channel_done_layer2_out_43 : STD_LOGIC;
    signal layer2_out_43_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_43 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_43 : STD_LOGIC;
    signal ap_channel_done_layer2_out_42 : STD_LOGIC;
    signal layer2_out_42_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_42 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_42 : STD_LOGIC;
    signal ap_channel_done_layer2_out_41 : STD_LOGIC;
    signal layer2_out_41_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_41 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_41 : STD_LOGIC;
    signal ap_channel_done_layer2_out_40 : STD_LOGIC;
    signal layer2_out_40_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_40 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_40 : STD_LOGIC;
    signal ap_channel_done_layer2_out_39 : STD_LOGIC;
    signal layer2_out_39_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_39 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_39 : STD_LOGIC;
    signal ap_channel_done_layer2_out_38 : STD_LOGIC;
    signal layer2_out_38_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_38 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_38 : STD_LOGIC;
    signal ap_channel_done_layer2_out_37 : STD_LOGIC;
    signal layer2_out_37_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_37 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_37 : STD_LOGIC;
    signal ap_channel_done_layer2_out_36 : STD_LOGIC;
    signal layer2_out_36_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_36 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_36 : STD_LOGIC;
    signal ap_channel_done_layer2_out_35 : STD_LOGIC;
    signal layer2_out_35_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_35 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_35 : STD_LOGIC;
    signal ap_channel_done_layer2_out_34 : STD_LOGIC;
    signal layer2_out_34_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_34 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_34 : STD_LOGIC;
    signal ap_channel_done_layer2_out_33 : STD_LOGIC;
    signal layer2_out_33_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_33 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_33 : STD_LOGIC;
    signal ap_channel_done_layer2_out_32 : STD_LOGIC;
    signal layer2_out_32_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_32 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_32 : STD_LOGIC;
    signal ap_channel_done_layer2_out_31 : STD_LOGIC;
    signal layer2_out_31_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_31 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_31 : STD_LOGIC;
    signal ap_channel_done_layer2_out_30 : STD_LOGIC;
    signal layer2_out_30_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_30 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_30 : STD_LOGIC;
    signal ap_channel_done_layer2_out_29 : STD_LOGIC;
    signal layer2_out_29_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_29 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_29 : STD_LOGIC;
    signal ap_channel_done_layer2_out_28 : STD_LOGIC;
    signal layer2_out_28_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_28 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_28 : STD_LOGIC;
    signal ap_channel_done_layer2_out_27 : STD_LOGIC;
    signal layer2_out_27_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_27 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_27 : STD_LOGIC;
    signal ap_channel_done_layer2_out_26 : STD_LOGIC;
    signal layer2_out_26_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_26 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_26 : STD_LOGIC;
    signal ap_channel_done_layer2_out_25 : STD_LOGIC;
    signal layer2_out_25_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_25 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_25 : STD_LOGIC;
    signal ap_channel_done_layer2_out_24 : STD_LOGIC;
    signal layer2_out_24_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_24 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_24 : STD_LOGIC;
    signal ap_channel_done_layer2_out_23 : STD_LOGIC;
    signal layer2_out_23_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_23 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_23 : STD_LOGIC;
    signal ap_channel_done_layer2_out_22 : STD_LOGIC;
    signal layer2_out_22_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_22 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_22 : STD_LOGIC;
    signal ap_channel_done_layer2_out_21 : STD_LOGIC;
    signal layer2_out_21_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_21 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_21 : STD_LOGIC;
    signal ap_channel_done_layer2_out_20 : STD_LOGIC;
    signal layer2_out_20_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_20 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_20 : STD_LOGIC;
    signal ap_channel_done_layer2_out_19 : STD_LOGIC;
    signal layer2_out_19_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_19 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_19 : STD_LOGIC;
    signal ap_channel_done_layer2_out_18 : STD_LOGIC;
    signal layer2_out_18_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_18 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_18 : STD_LOGIC;
    signal ap_channel_done_layer2_out_17 : STD_LOGIC;
    signal layer2_out_17_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_17 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_17 : STD_LOGIC;
    signal ap_channel_done_layer2_out_16 : STD_LOGIC;
    signal layer2_out_16_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_16 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_16 : STD_LOGIC;
    signal ap_channel_done_layer2_out_15 : STD_LOGIC;
    signal layer2_out_15_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_15 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_15 : STD_LOGIC;
    signal ap_channel_done_layer2_out_14 : STD_LOGIC;
    signal layer2_out_14_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_14 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_14 : STD_LOGIC;
    signal ap_channel_done_layer2_out_13 : STD_LOGIC;
    signal layer2_out_13_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_13 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_13 : STD_LOGIC;
    signal ap_channel_done_layer2_out_12 : STD_LOGIC;
    signal layer2_out_12_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_12 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_12 : STD_LOGIC;
    signal ap_channel_done_layer2_out_11 : STD_LOGIC;
    signal layer2_out_11_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_11 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_11 : STD_LOGIC;
    signal ap_channel_done_layer2_out_10 : STD_LOGIC;
    signal layer2_out_10_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_10 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_10 : STD_LOGIC;
    signal ap_channel_done_layer2_out_9 : STD_LOGIC;
    signal layer2_out_9_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_9 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_9 : STD_LOGIC;
    signal ap_channel_done_layer2_out_8 : STD_LOGIC;
    signal layer2_out_8_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_8 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_8 : STD_LOGIC;
    signal ap_channel_done_layer2_out_7 : STD_LOGIC;
    signal layer2_out_7_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_7 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_7 : STD_LOGIC;
    signal ap_channel_done_layer2_out_6 : STD_LOGIC;
    signal layer2_out_6_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_6 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_6 : STD_LOGIC;
    signal ap_channel_done_layer2_out_5 : STD_LOGIC;
    signal layer2_out_5_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_5 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_5 : STD_LOGIC;
    signal ap_channel_done_layer2_out_4 : STD_LOGIC;
    signal layer2_out_4_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_4 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_4 : STD_LOGIC;
    signal ap_channel_done_layer2_out_3 : STD_LOGIC;
    signal layer2_out_3_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_3 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_3 : STD_LOGIC;
    signal ap_channel_done_layer2_out_2 : STD_LOGIC;
    signal layer2_out_2_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_2 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_2 : STD_LOGIC;
    signal ap_channel_done_layer2_out_1 : STD_LOGIC;
    signal layer2_out_1_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_1 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_1 : STD_LOGIC;
    signal ap_channel_done_layer2_out : STD_LOGIC;
    signal layer2_out_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out : STD_LOGIC;
    signal normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_start : STD_LOGIC;
    signal normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done : STD_LOGIC;
    signal normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_continue : STD_LOGIC;
    signal normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_idle : STD_LOGIC;
    signal normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_ready : STD_LOGIC;
    signal normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_2 : STD_LOGIC_VECTOR (15 downto 0);
    signal normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_3 : STD_LOGIC_VECTOR (15 downto 0);
    signal normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_4 : STD_LOGIC_VECTOR (15 downto 0);
    signal normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_5 : STD_LOGIC_VECTOR (15 downto 0);
    signal normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_6 : STD_LOGIC_VECTOR (15 downto 0);
    signal normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_7 : STD_LOGIC_VECTOR (15 downto 0);
    signal normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_8 : STD_LOGIC_VECTOR (15 downto 0);
    signal normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_9 : STD_LOGIC_VECTOR (15 downto 0);
    signal normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_10 : STD_LOGIC_VECTOR (15 downto 0);
    signal normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_11 : STD_LOGIC_VECTOR (15 downto 0);
    signal normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_12 : STD_LOGIC_VECTOR (15 downto 0);
    signal normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_13 : STD_LOGIC_VECTOR (15 downto 0);
    signal normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_14 : STD_LOGIC_VECTOR (15 downto 0);
    signal normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_15 : STD_LOGIC_VECTOR (15 downto 0);
    signal normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_16 : STD_LOGIC_VECTOR (15 downto 0);
    signal normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_17 : STD_LOGIC_VECTOR (15 downto 0);
    signal normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_18 : STD_LOGIC_VECTOR (15 downto 0);
    signal normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_19 : STD_LOGIC_VECTOR (15 downto 0);
    signal normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_20 : STD_LOGIC_VECTOR (15 downto 0);
    signal normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_21 : STD_LOGIC_VECTOR (15 downto 0);
    signal normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_22 : STD_LOGIC_VECTOR (15 downto 0);
    signal normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_23 : STD_LOGIC_VECTOR (15 downto 0);
    signal normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_24 : STD_LOGIC_VECTOR (15 downto 0);
    signal normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_25 : STD_LOGIC_VECTOR (15 downto 0);
    signal normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_26 : STD_LOGIC_VECTOR (15 downto 0);
    signal normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_27 : STD_LOGIC_VECTOR (15 downto 0);
    signal normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_28 : STD_LOGIC_VECTOR (15 downto 0);
    signal normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_29 : STD_LOGIC_VECTOR (15 downto 0);
    signal normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_30 : STD_LOGIC_VECTOR (15 downto 0);
    signal normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_31 : STD_LOGIC_VECTOR (15 downto 0);
    signal normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_32 : STD_LOGIC_VECTOR (15 downto 0);
    signal normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_33 : STD_LOGIC_VECTOR (15 downto 0);
    signal normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_34 : STD_LOGIC_VECTOR (15 downto 0);
    signal normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_35 : STD_LOGIC_VECTOR (15 downto 0);
    signal normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_36 : STD_LOGIC_VECTOR (15 downto 0);
    signal normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_37 : STD_LOGIC_VECTOR (15 downto 0);
    signal normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_38 : STD_LOGIC_VECTOR (15 downto 0);
    signal normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_39 : STD_LOGIC_VECTOR (15 downto 0);
    signal normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_40 : STD_LOGIC_VECTOR (15 downto 0);
    signal normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_41 : STD_LOGIC_VECTOR (15 downto 0);
    signal normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_42 : STD_LOGIC_VECTOR (15 downto 0);
    signal normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_43 : STD_LOGIC_VECTOR (15 downto 0);
    signal normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_44 : STD_LOGIC_VECTOR (15 downto 0);
    signal normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_45 : STD_LOGIC_VECTOR (15 downto 0);
    signal normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_46 : STD_LOGIC_VECTOR (15 downto 0);
    signal normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_47 : STD_LOGIC_VECTOR (15 downto 0);
    signal normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_48 : STD_LOGIC_VECTOR (15 downto 0);
    signal normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_49 : STD_LOGIC_VECTOR (15 downto 0);
    signal normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_50 : STD_LOGIC_VECTOR (15 downto 0);
    signal normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_51 : STD_LOGIC_VECTOR (15 downto 0);
    signal normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_52 : STD_LOGIC_VECTOR (15 downto 0);
    signal normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_53 : STD_LOGIC_VECTOR (15 downto 0);
    signal normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_54 : STD_LOGIC_VECTOR (15 downto 0);
    signal normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_55 : STD_LOGIC_VECTOR (15 downto 0);
    signal normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_56 : STD_LOGIC_VECTOR (15 downto 0);
    signal normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_57 : STD_LOGIC_VECTOR (15 downto 0);
    signal normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_58 : STD_LOGIC_VECTOR (15 downto 0);
    signal normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_59 : STD_LOGIC_VECTOR (15 downto 0);
    signal normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_60 : STD_LOGIC_VECTOR (15 downto 0);
    signal normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_61 : STD_LOGIC_VECTOR (15 downto 0);
    signal normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_62 : STD_LOGIC_VECTOR (15 downto 0);
    signal normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_63 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_channel_done_layer10_out_63 : STD_LOGIC;
    signal layer10_out_63_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer10_out_63 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer10_out_63 : STD_LOGIC;
    signal ap_channel_done_layer10_out_62 : STD_LOGIC;
    signal layer10_out_62_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer10_out_62 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer10_out_62 : STD_LOGIC;
    signal ap_channel_done_layer10_out_61 : STD_LOGIC;
    signal layer10_out_61_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer10_out_61 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer10_out_61 : STD_LOGIC;
    signal ap_channel_done_layer10_out_60 : STD_LOGIC;
    signal layer10_out_60_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer10_out_60 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer10_out_60 : STD_LOGIC;
    signal ap_channel_done_layer10_out_59 : STD_LOGIC;
    signal layer10_out_59_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer10_out_59 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer10_out_59 : STD_LOGIC;
    signal ap_channel_done_layer10_out_58 : STD_LOGIC;
    signal layer10_out_58_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer10_out_58 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer10_out_58 : STD_LOGIC;
    signal ap_channel_done_layer10_out_57 : STD_LOGIC;
    signal layer10_out_57_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer10_out_57 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer10_out_57 : STD_LOGIC;
    signal ap_channel_done_layer10_out_56 : STD_LOGIC;
    signal layer10_out_56_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer10_out_56 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer10_out_56 : STD_LOGIC;
    signal ap_channel_done_layer10_out_55 : STD_LOGIC;
    signal layer10_out_55_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer10_out_55 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer10_out_55 : STD_LOGIC;
    signal ap_channel_done_layer10_out_54 : STD_LOGIC;
    signal layer10_out_54_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer10_out_54 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer10_out_54 : STD_LOGIC;
    signal ap_channel_done_layer10_out_53 : STD_LOGIC;
    signal layer10_out_53_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer10_out_53 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer10_out_53 : STD_LOGIC;
    signal ap_channel_done_layer10_out_52 : STD_LOGIC;
    signal layer10_out_52_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer10_out_52 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer10_out_52 : STD_LOGIC;
    signal ap_channel_done_layer10_out_51 : STD_LOGIC;
    signal layer10_out_51_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer10_out_51 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer10_out_51 : STD_LOGIC;
    signal ap_channel_done_layer10_out_50 : STD_LOGIC;
    signal layer10_out_50_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer10_out_50 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer10_out_50 : STD_LOGIC;
    signal ap_channel_done_layer10_out_49 : STD_LOGIC;
    signal layer10_out_49_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer10_out_49 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer10_out_49 : STD_LOGIC;
    signal ap_channel_done_layer10_out_48 : STD_LOGIC;
    signal layer10_out_48_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer10_out_48 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer10_out_48 : STD_LOGIC;
    signal ap_channel_done_layer10_out_47 : STD_LOGIC;
    signal layer10_out_47_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer10_out_47 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer10_out_47 : STD_LOGIC;
    signal ap_channel_done_layer10_out_46 : STD_LOGIC;
    signal layer10_out_46_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer10_out_46 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer10_out_46 : STD_LOGIC;
    signal ap_channel_done_layer10_out_45 : STD_LOGIC;
    signal layer10_out_45_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer10_out_45 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer10_out_45 : STD_LOGIC;
    signal ap_channel_done_layer10_out_44 : STD_LOGIC;
    signal layer10_out_44_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer10_out_44 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer10_out_44 : STD_LOGIC;
    signal ap_channel_done_layer10_out_43 : STD_LOGIC;
    signal layer10_out_43_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer10_out_43 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer10_out_43 : STD_LOGIC;
    signal ap_channel_done_layer10_out_42 : STD_LOGIC;
    signal layer10_out_42_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer10_out_42 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer10_out_42 : STD_LOGIC;
    signal ap_channel_done_layer10_out_41 : STD_LOGIC;
    signal layer10_out_41_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer10_out_41 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer10_out_41 : STD_LOGIC;
    signal ap_channel_done_layer10_out_40 : STD_LOGIC;
    signal layer10_out_40_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer10_out_40 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer10_out_40 : STD_LOGIC;
    signal ap_channel_done_layer10_out_39 : STD_LOGIC;
    signal layer10_out_39_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer10_out_39 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer10_out_39 : STD_LOGIC;
    signal ap_channel_done_layer10_out_38 : STD_LOGIC;
    signal layer10_out_38_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer10_out_38 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer10_out_38 : STD_LOGIC;
    signal ap_channel_done_layer10_out_37 : STD_LOGIC;
    signal layer10_out_37_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer10_out_37 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer10_out_37 : STD_LOGIC;
    signal ap_channel_done_layer10_out_36 : STD_LOGIC;
    signal layer10_out_36_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer10_out_36 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer10_out_36 : STD_LOGIC;
    signal ap_channel_done_layer10_out_35 : STD_LOGIC;
    signal layer10_out_35_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer10_out_35 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer10_out_35 : STD_LOGIC;
    signal ap_channel_done_layer10_out_34 : STD_LOGIC;
    signal layer10_out_34_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer10_out_34 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer10_out_34 : STD_LOGIC;
    signal ap_channel_done_layer10_out_33 : STD_LOGIC;
    signal layer10_out_33_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer10_out_33 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer10_out_33 : STD_LOGIC;
    signal ap_channel_done_layer10_out_32 : STD_LOGIC;
    signal layer10_out_32_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer10_out_32 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer10_out_32 : STD_LOGIC;
    signal ap_channel_done_layer10_out_31 : STD_LOGIC;
    signal layer10_out_31_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer10_out_31 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer10_out_31 : STD_LOGIC;
    signal ap_channel_done_layer10_out_30 : STD_LOGIC;
    signal layer10_out_30_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer10_out_30 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer10_out_30 : STD_LOGIC;
    signal ap_channel_done_layer10_out_29 : STD_LOGIC;
    signal layer10_out_29_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer10_out_29 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer10_out_29 : STD_LOGIC;
    signal ap_channel_done_layer10_out_28 : STD_LOGIC;
    signal layer10_out_28_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer10_out_28 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer10_out_28 : STD_LOGIC;
    signal ap_channel_done_layer10_out_27 : STD_LOGIC;
    signal layer10_out_27_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer10_out_27 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer10_out_27 : STD_LOGIC;
    signal ap_channel_done_layer10_out_26 : STD_LOGIC;
    signal layer10_out_26_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer10_out_26 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer10_out_26 : STD_LOGIC;
    signal ap_channel_done_layer10_out_25 : STD_LOGIC;
    signal layer10_out_25_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer10_out_25 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer10_out_25 : STD_LOGIC;
    signal ap_channel_done_layer10_out_24 : STD_LOGIC;
    signal layer10_out_24_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer10_out_24 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer10_out_24 : STD_LOGIC;
    signal ap_channel_done_layer10_out_23 : STD_LOGIC;
    signal layer10_out_23_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer10_out_23 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer10_out_23 : STD_LOGIC;
    signal ap_channel_done_layer10_out_22 : STD_LOGIC;
    signal layer10_out_22_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer10_out_22 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer10_out_22 : STD_LOGIC;
    signal ap_channel_done_layer10_out_21 : STD_LOGIC;
    signal layer10_out_21_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer10_out_21 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer10_out_21 : STD_LOGIC;
    signal ap_channel_done_layer10_out_20 : STD_LOGIC;
    signal layer10_out_20_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer10_out_20 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer10_out_20 : STD_LOGIC;
    signal ap_channel_done_layer10_out_19 : STD_LOGIC;
    signal layer10_out_19_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer10_out_19 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer10_out_19 : STD_LOGIC;
    signal ap_channel_done_layer10_out_18 : STD_LOGIC;
    signal layer10_out_18_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer10_out_18 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer10_out_18 : STD_LOGIC;
    signal ap_channel_done_layer10_out_17 : STD_LOGIC;
    signal layer10_out_17_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer10_out_17 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer10_out_17 : STD_LOGIC;
    signal ap_channel_done_layer10_out_16 : STD_LOGIC;
    signal layer10_out_16_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer10_out_16 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer10_out_16 : STD_LOGIC;
    signal ap_channel_done_layer10_out_15 : STD_LOGIC;
    signal layer10_out_15_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer10_out_15 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer10_out_15 : STD_LOGIC;
    signal ap_channel_done_layer10_out_14 : STD_LOGIC;
    signal layer10_out_14_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer10_out_14 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer10_out_14 : STD_LOGIC;
    signal ap_channel_done_layer10_out_13 : STD_LOGIC;
    signal layer10_out_13_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer10_out_13 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer10_out_13 : STD_LOGIC;
    signal ap_channel_done_layer10_out_12 : STD_LOGIC;
    signal layer10_out_12_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer10_out_12 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer10_out_12 : STD_LOGIC;
    signal ap_channel_done_layer10_out_11 : STD_LOGIC;
    signal layer10_out_11_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer10_out_11 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer10_out_11 : STD_LOGIC;
    signal ap_channel_done_layer10_out_10 : STD_LOGIC;
    signal layer10_out_10_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer10_out_10 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer10_out_10 : STD_LOGIC;
    signal ap_channel_done_layer10_out_9 : STD_LOGIC;
    signal layer10_out_9_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer10_out_9 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer10_out_9 : STD_LOGIC;
    signal ap_channel_done_layer10_out_8 : STD_LOGIC;
    signal layer10_out_8_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer10_out_8 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer10_out_8 : STD_LOGIC;
    signal ap_channel_done_layer10_out_7 : STD_LOGIC;
    signal layer10_out_7_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer10_out_7 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer10_out_7 : STD_LOGIC;
    signal ap_channel_done_layer10_out_6 : STD_LOGIC;
    signal layer10_out_6_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer10_out_6 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer10_out_6 : STD_LOGIC;
    signal ap_channel_done_layer10_out_5 : STD_LOGIC;
    signal layer10_out_5_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer10_out_5 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer10_out_5 : STD_LOGIC;
    signal ap_channel_done_layer10_out_4 : STD_LOGIC;
    signal layer10_out_4_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer10_out_4 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer10_out_4 : STD_LOGIC;
    signal ap_channel_done_layer10_out_3 : STD_LOGIC;
    signal layer10_out_3_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer10_out_3 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer10_out_3 : STD_LOGIC;
    signal ap_channel_done_layer10_out_2 : STD_LOGIC;
    signal layer10_out_2_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer10_out_2 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer10_out_2 : STD_LOGIC;
    signal ap_channel_done_layer10_out_1 : STD_LOGIC;
    signal layer10_out_1_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer10_out_1 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer10_out_1 : STD_LOGIC;
    signal ap_channel_done_layer10_out : STD_LOGIC;
    signal layer10_out_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer10_out : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer10_out : STD_LOGIC;
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_start : STD_LOGIC;
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_done : STD_LOGIC;
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_continue : STD_LOGIC;
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_idle : STD_LOGIC;
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_ready : STD_LOGIC;
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_0 : STD_LOGIC_VECTOR (7 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_1 : STD_LOGIC_VECTOR (7 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_2 : STD_LOGIC_VECTOR (7 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_3 : STD_LOGIC_VECTOR (7 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_4 : STD_LOGIC_VECTOR (7 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_5 : STD_LOGIC_VECTOR (7 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_6 : STD_LOGIC_VECTOR (7 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_7 : STD_LOGIC_VECTOR (7 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_8 : STD_LOGIC_VECTOR (7 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_9 : STD_LOGIC_VECTOR (7 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_10 : STD_LOGIC_VECTOR (7 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_11 : STD_LOGIC_VECTOR (7 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_12 : STD_LOGIC_VECTOR (7 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_13 : STD_LOGIC_VECTOR (7 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_14 : STD_LOGIC_VECTOR (7 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_15 : STD_LOGIC_VECTOR (7 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_16 : STD_LOGIC_VECTOR (7 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_17 : STD_LOGIC_VECTOR (7 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_18 : STD_LOGIC_VECTOR (7 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_19 : STD_LOGIC_VECTOR (7 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_20 : STD_LOGIC_VECTOR (7 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_21 : STD_LOGIC_VECTOR (7 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_22 : STD_LOGIC_VECTOR (7 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_23 : STD_LOGIC_VECTOR (7 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_24 : STD_LOGIC_VECTOR (7 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_25 : STD_LOGIC_VECTOR (7 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_26 : STD_LOGIC_VECTOR (7 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_27 : STD_LOGIC_VECTOR (7 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_28 : STD_LOGIC_VECTOR (7 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_29 : STD_LOGIC_VECTOR (7 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_30 : STD_LOGIC_VECTOR (7 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_31 : STD_LOGIC_VECTOR (7 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_32 : STD_LOGIC_VECTOR (7 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_33 : STD_LOGIC_VECTOR (7 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_34 : STD_LOGIC_VECTOR (7 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_35 : STD_LOGIC_VECTOR (7 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_36 : STD_LOGIC_VECTOR (7 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_37 : STD_LOGIC_VECTOR (7 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_38 : STD_LOGIC_VECTOR (7 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_39 : STD_LOGIC_VECTOR (7 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_40 : STD_LOGIC_VECTOR (7 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_41 : STD_LOGIC_VECTOR (7 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_42 : STD_LOGIC_VECTOR (7 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_43 : STD_LOGIC_VECTOR (7 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_44 : STD_LOGIC_VECTOR (7 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_45 : STD_LOGIC_VECTOR (7 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_46 : STD_LOGIC_VECTOR (7 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_47 : STD_LOGIC_VECTOR (7 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_48 : STD_LOGIC_VECTOR (7 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_49 : STD_LOGIC_VECTOR (7 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_50 : STD_LOGIC_VECTOR (7 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_51 : STD_LOGIC_VECTOR (7 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_52 : STD_LOGIC_VECTOR (7 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_53 : STD_LOGIC_VECTOR (7 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_54 : STD_LOGIC_VECTOR (7 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_55 : STD_LOGIC_VECTOR (7 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_56 : STD_LOGIC_VECTOR (7 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_57 : STD_LOGIC_VECTOR (7 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_58 : STD_LOGIC_VECTOR (7 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_59 : STD_LOGIC_VECTOR (7 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_60 : STD_LOGIC_VECTOR (7 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_61 : STD_LOGIC_VECTOR (7 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_62 : STD_LOGIC_VECTOR (7 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_63 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_channel_done_layer4_out_63 : STD_LOGIC;
    signal layer4_out_63_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_63 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_63 : STD_LOGIC;
    signal ap_channel_done_layer4_out_62 : STD_LOGIC;
    signal layer4_out_62_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_62 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_62 : STD_LOGIC;
    signal ap_channel_done_layer4_out_61 : STD_LOGIC;
    signal layer4_out_61_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_61 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_61 : STD_LOGIC;
    signal ap_channel_done_layer4_out_60 : STD_LOGIC;
    signal layer4_out_60_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_60 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_60 : STD_LOGIC;
    signal ap_channel_done_layer4_out_59 : STD_LOGIC;
    signal layer4_out_59_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_59 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_59 : STD_LOGIC;
    signal ap_channel_done_layer4_out_58 : STD_LOGIC;
    signal layer4_out_58_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_58 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_58 : STD_LOGIC;
    signal ap_channel_done_layer4_out_57 : STD_LOGIC;
    signal layer4_out_57_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_57 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_57 : STD_LOGIC;
    signal ap_channel_done_layer4_out_56 : STD_LOGIC;
    signal layer4_out_56_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_56 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_56 : STD_LOGIC;
    signal ap_channel_done_layer4_out_55 : STD_LOGIC;
    signal layer4_out_55_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_55 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_55 : STD_LOGIC;
    signal ap_channel_done_layer4_out_54 : STD_LOGIC;
    signal layer4_out_54_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_54 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_54 : STD_LOGIC;
    signal ap_channel_done_layer4_out_53 : STD_LOGIC;
    signal layer4_out_53_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_53 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_53 : STD_LOGIC;
    signal ap_channel_done_layer4_out_52 : STD_LOGIC;
    signal layer4_out_52_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_52 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_52 : STD_LOGIC;
    signal ap_channel_done_layer4_out_51 : STD_LOGIC;
    signal layer4_out_51_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_51 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_51 : STD_LOGIC;
    signal ap_channel_done_layer4_out_50 : STD_LOGIC;
    signal layer4_out_50_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_50 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_50 : STD_LOGIC;
    signal ap_channel_done_layer4_out_49 : STD_LOGIC;
    signal layer4_out_49_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_49 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_49 : STD_LOGIC;
    signal ap_channel_done_layer4_out_48 : STD_LOGIC;
    signal layer4_out_48_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_48 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_48 : STD_LOGIC;
    signal ap_channel_done_layer4_out_47 : STD_LOGIC;
    signal layer4_out_47_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_47 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_47 : STD_LOGIC;
    signal ap_channel_done_layer4_out_46 : STD_LOGIC;
    signal layer4_out_46_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_46 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_46 : STD_LOGIC;
    signal ap_channel_done_layer4_out_45 : STD_LOGIC;
    signal layer4_out_45_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_45 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_45 : STD_LOGIC;
    signal ap_channel_done_layer4_out_44 : STD_LOGIC;
    signal layer4_out_44_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_44 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_44 : STD_LOGIC;
    signal ap_channel_done_layer4_out_43 : STD_LOGIC;
    signal layer4_out_43_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_43 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_43 : STD_LOGIC;
    signal ap_channel_done_layer4_out_42 : STD_LOGIC;
    signal layer4_out_42_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_42 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_42 : STD_LOGIC;
    signal ap_channel_done_layer4_out_41 : STD_LOGIC;
    signal layer4_out_41_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_41 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_41 : STD_LOGIC;
    signal ap_channel_done_layer4_out_40 : STD_LOGIC;
    signal layer4_out_40_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_40 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_40 : STD_LOGIC;
    signal ap_channel_done_layer4_out_39 : STD_LOGIC;
    signal layer4_out_39_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_39 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_39 : STD_LOGIC;
    signal ap_channel_done_layer4_out_38 : STD_LOGIC;
    signal layer4_out_38_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_38 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_38 : STD_LOGIC;
    signal ap_channel_done_layer4_out_37 : STD_LOGIC;
    signal layer4_out_37_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_37 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_37 : STD_LOGIC;
    signal ap_channel_done_layer4_out_36 : STD_LOGIC;
    signal layer4_out_36_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_36 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_36 : STD_LOGIC;
    signal ap_channel_done_layer4_out_35 : STD_LOGIC;
    signal layer4_out_35_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_35 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_35 : STD_LOGIC;
    signal ap_channel_done_layer4_out_34 : STD_LOGIC;
    signal layer4_out_34_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_34 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_34 : STD_LOGIC;
    signal ap_channel_done_layer4_out_33 : STD_LOGIC;
    signal layer4_out_33_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_33 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_33 : STD_LOGIC;
    signal ap_channel_done_layer4_out_32 : STD_LOGIC;
    signal layer4_out_32_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_32 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_32 : STD_LOGIC;
    signal ap_channel_done_layer4_out_31 : STD_LOGIC;
    signal layer4_out_31_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_31 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_31 : STD_LOGIC;
    signal ap_channel_done_layer4_out_30 : STD_LOGIC;
    signal layer4_out_30_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_30 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_30 : STD_LOGIC;
    signal ap_channel_done_layer4_out_29 : STD_LOGIC;
    signal layer4_out_29_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_29 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_29 : STD_LOGIC;
    signal ap_channel_done_layer4_out_28 : STD_LOGIC;
    signal layer4_out_28_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_28 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_28 : STD_LOGIC;
    signal ap_channel_done_layer4_out_27 : STD_LOGIC;
    signal layer4_out_27_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_27 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_27 : STD_LOGIC;
    signal ap_channel_done_layer4_out_26 : STD_LOGIC;
    signal layer4_out_26_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_26 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_26 : STD_LOGIC;
    signal ap_channel_done_layer4_out_25 : STD_LOGIC;
    signal layer4_out_25_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_25 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_25 : STD_LOGIC;
    signal ap_channel_done_layer4_out_24 : STD_LOGIC;
    signal layer4_out_24_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_24 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_24 : STD_LOGIC;
    signal ap_channel_done_layer4_out_23 : STD_LOGIC;
    signal layer4_out_23_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_23 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_23 : STD_LOGIC;
    signal ap_channel_done_layer4_out_22 : STD_LOGIC;
    signal layer4_out_22_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_22 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_22 : STD_LOGIC;
    signal ap_channel_done_layer4_out_21 : STD_LOGIC;
    signal layer4_out_21_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_21 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_21 : STD_LOGIC;
    signal ap_channel_done_layer4_out_20 : STD_LOGIC;
    signal layer4_out_20_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_20 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_20 : STD_LOGIC;
    signal ap_channel_done_layer4_out_19 : STD_LOGIC;
    signal layer4_out_19_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_19 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_19 : STD_LOGIC;
    signal ap_channel_done_layer4_out_18 : STD_LOGIC;
    signal layer4_out_18_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_18 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_18 : STD_LOGIC;
    signal ap_channel_done_layer4_out_17 : STD_LOGIC;
    signal layer4_out_17_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_17 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_17 : STD_LOGIC;
    signal ap_channel_done_layer4_out_16 : STD_LOGIC;
    signal layer4_out_16_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_16 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_16 : STD_LOGIC;
    signal ap_channel_done_layer4_out_15 : STD_LOGIC;
    signal layer4_out_15_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_15 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_15 : STD_LOGIC;
    signal ap_channel_done_layer4_out_14 : STD_LOGIC;
    signal layer4_out_14_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_14 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_14 : STD_LOGIC;
    signal ap_channel_done_layer4_out_13 : STD_LOGIC;
    signal layer4_out_13_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_13 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_13 : STD_LOGIC;
    signal ap_channel_done_layer4_out_12 : STD_LOGIC;
    signal layer4_out_12_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_12 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_12 : STD_LOGIC;
    signal ap_channel_done_layer4_out_11 : STD_LOGIC;
    signal layer4_out_11_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_11 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_11 : STD_LOGIC;
    signal ap_channel_done_layer4_out_10 : STD_LOGIC;
    signal layer4_out_10_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_10 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_10 : STD_LOGIC;
    signal ap_channel_done_layer4_out_9 : STD_LOGIC;
    signal layer4_out_9_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_9 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_9 : STD_LOGIC;
    signal ap_channel_done_layer4_out_8 : STD_LOGIC;
    signal layer4_out_8_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_8 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_8 : STD_LOGIC;
    signal ap_channel_done_layer4_out_7 : STD_LOGIC;
    signal layer4_out_7_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_7 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_7 : STD_LOGIC;
    signal ap_channel_done_layer4_out_6 : STD_LOGIC;
    signal layer4_out_6_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_6 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_6 : STD_LOGIC;
    signal ap_channel_done_layer4_out_5 : STD_LOGIC;
    signal layer4_out_5_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_5 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_5 : STD_LOGIC;
    signal ap_channel_done_layer4_out_4 : STD_LOGIC;
    signal layer4_out_4_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_4 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_4 : STD_LOGIC;
    signal ap_channel_done_layer4_out_3 : STD_LOGIC;
    signal layer4_out_3_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_3 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_3 : STD_LOGIC;
    signal ap_channel_done_layer4_out_2 : STD_LOGIC;
    signal layer4_out_2_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_2 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_2 : STD_LOGIC;
    signal ap_channel_done_layer4_out_1 : STD_LOGIC;
    signal layer4_out_1_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_1 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_1 : STD_LOGIC;
    signal ap_channel_done_layer4_out : STD_LOGIC;
    signal layer4_out_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out : STD_LOGIC;
    signal dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_start : STD_LOGIC;
    signal dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_done : STD_LOGIC;
    signal dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_continue : STD_LOGIC;
    signal dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_idle : STD_LOGIC;
    signal dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_ready : STD_LOGIC;
    signal dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_return_0 : STD_LOGIC_VECTOR (14 downto 0);
    signal dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_return_1 : STD_LOGIC_VECTOR (14 downto 0);
    signal dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_return_2 : STD_LOGIC_VECTOR (14 downto 0);
    signal dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_return_3 : STD_LOGIC_VECTOR (14 downto 0);
    signal dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_return_4 : STD_LOGIC_VECTOR (14 downto 0);
    signal dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_return_5 : STD_LOGIC_VECTOR (14 downto 0);
    signal dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_return_6 : STD_LOGIC_VECTOR (14 downto 0);
    signal dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_return_7 : STD_LOGIC_VECTOR (14 downto 0);
    signal dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_return_8 : STD_LOGIC_VECTOR (14 downto 0);
    signal dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_return_9 : STD_LOGIC_VECTOR (14 downto 0);
    signal dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_return_10 : STD_LOGIC_VECTOR (14 downto 0);
    signal dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_return_11 : STD_LOGIC_VECTOR (14 downto 0);
    signal dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_return_12 : STD_LOGIC_VECTOR (14 downto 0);
    signal dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_return_13 : STD_LOGIC_VECTOR (14 downto 0);
    signal dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_return_14 : STD_LOGIC_VECTOR (14 downto 0);
    signal dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_return_15 : STD_LOGIC_VECTOR (14 downto 0);
    signal dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_return_16 : STD_LOGIC_VECTOR (14 downto 0);
    signal dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_return_17 : STD_LOGIC_VECTOR (14 downto 0);
    signal dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_return_18 : STD_LOGIC_VECTOR (14 downto 0);
    signal dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_return_19 : STD_LOGIC_VECTOR (14 downto 0);
    signal dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_return_20 : STD_LOGIC_VECTOR (14 downto 0);
    signal dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_return_21 : STD_LOGIC_VECTOR (14 downto 0);
    signal dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_return_22 : STD_LOGIC_VECTOR (14 downto 0);
    signal dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_return_23 : STD_LOGIC_VECTOR (14 downto 0);
    signal dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_return_24 : STD_LOGIC_VECTOR (14 downto 0);
    signal dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_return_25 : STD_LOGIC_VECTOR (14 downto 0);
    signal dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_return_26 : STD_LOGIC_VECTOR (14 downto 0);
    signal dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_return_27 : STD_LOGIC_VECTOR (14 downto 0);
    signal dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_return_28 : STD_LOGIC_VECTOR (14 downto 0);
    signal dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_return_29 : STD_LOGIC_VECTOR (14 downto 0);
    signal dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_return_30 : STD_LOGIC_VECTOR (14 downto 0);
    signal dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_return_31 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_channel_done_layer5_out_31 : STD_LOGIC;
    signal layer5_out_31_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer5_out_31 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer5_out_31 : STD_LOGIC;
    signal ap_channel_done_layer5_out_30 : STD_LOGIC;
    signal layer5_out_30_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer5_out_30 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer5_out_30 : STD_LOGIC;
    signal ap_channel_done_layer5_out_29 : STD_LOGIC;
    signal layer5_out_29_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer5_out_29 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer5_out_29 : STD_LOGIC;
    signal ap_channel_done_layer5_out_28 : STD_LOGIC;
    signal layer5_out_28_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer5_out_28 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer5_out_28 : STD_LOGIC;
    signal ap_channel_done_layer5_out_27 : STD_LOGIC;
    signal layer5_out_27_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer5_out_27 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer5_out_27 : STD_LOGIC;
    signal ap_channel_done_layer5_out_26 : STD_LOGIC;
    signal layer5_out_26_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer5_out_26 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer5_out_26 : STD_LOGIC;
    signal ap_channel_done_layer5_out_25 : STD_LOGIC;
    signal layer5_out_25_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer5_out_25 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer5_out_25 : STD_LOGIC;
    signal ap_channel_done_layer5_out_24 : STD_LOGIC;
    signal layer5_out_24_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer5_out_24 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer5_out_24 : STD_LOGIC;
    signal ap_channel_done_layer5_out_23 : STD_LOGIC;
    signal layer5_out_23_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer5_out_23 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer5_out_23 : STD_LOGIC;
    signal ap_channel_done_layer5_out_22 : STD_LOGIC;
    signal layer5_out_22_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer5_out_22 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer5_out_22 : STD_LOGIC;
    signal ap_channel_done_layer5_out_21 : STD_LOGIC;
    signal layer5_out_21_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer5_out_21 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer5_out_21 : STD_LOGIC;
    signal ap_channel_done_layer5_out_20 : STD_LOGIC;
    signal layer5_out_20_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer5_out_20 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer5_out_20 : STD_LOGIC;
    signal ap_channel_done_layer5_out_19 : STD_LOGIC;
    signal layer5_out_19_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer5_out_19 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer5_out_19 : STD_LOGIC;
    signal ap_channel_done_layer5_out_18 : STD_LOGIC;
    signal layer5_out_18_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer5_out_18 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer5_out_18 : STD_LOGIC;
    signal ap_channel_done_layer5_out_17 : STD_LOGIC;
    signal layer5_out_17_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer5_out_17 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer5_out_17 : STD_LOGIC;
    signal ap_channel_done_layer5_out_16 : STD_LOGIC;
    signal layer5_out_16_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer5_out_16 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer5_out_16 : STD_LOGIC;
    signal ap_channel_done_layer5_out_15 : STD_LOGIC;
    signal layer5_out_15_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer5_out_15 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer5_out_15 : STD_LOGIC;
    signal ap_channel_done_layer5_out_14 : STD_LOGIC;
    signal layer5_out_14_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer5_out_14 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer5_out_14 : STD_LOGIC;
    signal ap_channel_done_layer5_out_13 : STD_LOGIC;
    signal layer5_out_13_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer5_out_13 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer5_out_13 : STD_LOGIC;
    signal ap_channel_done_layer5_out_12 : STD_LOGIC;
    signal layer5_out_12_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer5_out_12 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer5_out_12 : STD_LOGIC;
    signal ap_channel_done_layer5_out_11 : STD_LOGIC;
    signal layer5_out_11_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer5_out_11 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer5_out_11 : STD_LOGIC;
    signal ap_channel_done_layer5_out_10 : STD_LOGIC;
    signal layer5_out_10_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer5_out_10 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer5_out_10 : STD_LOGIC;
    signal ap_channel_done_layer5_out_9 : STD_LOGIC;
    signal layer5_out_9_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer5_out_9 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer5_out_9 : STD_LOGIC;
    signal ap_channel_done_layer5_out_8 : STD_LOGIC;
    signal layer5_out_8_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer5_out_8 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer5_out_8 : STD_LOGIC;
    signal ap_channel_done_layer5_out_7 : STD_LOGIC;
    signal layer5_out_7_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer5_out_7 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer5_out_7 : STD_LOGIC;
    signal ap_channel_done_layer5_out_6 : STD_LOGIC;
    signal layer5_out_6_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer5_out_6 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer5_out_6 : STD_LOGIC;
    signal ap_channel_done_layer5_out_5 : STD_LOGIC;
    signal layer5_out_5_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer5_out_5 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer5_out_5 : STD_LOGIC;
    signal ap_channel_done_layer5_out_4 : STD_LOGIC;
    signal layer5_out_4_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer5_out_4 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer5_out_4 : STD_LOGIC;
    signal ap_channel_done_layer5_out_3 : STD_LOGIC;
    signal layer5_out_3_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer5_out_3 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer5_out_3 : STD_LOGIC;
    signal ap_channel_done_layer5_out_2 : STD_LOGIC;
    signal layer5_out_2_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer5_out_2 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer5_out_2 : STD_LOGIC;
    signal ap_channel_done_layer5_out_1 : STD_LOGIC;
    signal layer5_out_1_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer5_out_1 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer5_out_1 : STD_LOGIC;
    signal ap_channel_done_layer5_out : STD_LOGIC;
    signal layer5_out_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer5_out : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer5_out : STD_LOGIC;
    signal normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_start : STD_LOGIC;
    signal normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_done : STD_LOGIC;
    signal normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_continue : STD_LOGIC;
    signal normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_idle : STD_LOGIC;
    signal normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_ready : STD_LOGIC;
    signal normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_return_2 : STD_LOGIC_VECTOR (15 downto 0);
    signal normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_return_3 : STD_LOGIC_VECTOR (15 downto 0);
    signal normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_return_4 : STD_LOGIC_VECTOR (15 downto 0);
    signal normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_return_5 : STD_LOGIC_VECTOR (15 downto 0);
    signal normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_return_6 : STD_LOGIC_VECTOR (15 downto 0);
    signal normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_return_7 : STD_LOGIC_VECTOR (15 downto 0);
    signal normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_return_8 : STD_LOGIC_VECTOR (15 downto 0);
    signal normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_return_9 : STD_LOGIC_VECTOR (15 downto 0);
    signal normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_return_10 : STD_LOGIC_VECTOR (15 downto 0);
    signal normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_return_11 : STD_LOGIC_VECTOR (15 downto 0);
    signal normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_return_12 : STD_LOGIC_VECTOR (15 downto 0);
    signal normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_return_13 : STD_LOGIC_VECTOR (15 downto 0);
    signal normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_return_14 : STD_LOGIC_VECTOR (15 downto 0);
    signal normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_return_15 : STD_LOGIC_VECTOR (15 downto 0);
    signal normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_return_16 : STD_LOGIC_VECTOR (15 downto 0);
    signal normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_return_17 : STD_LOGIC_VECTOR (15 downto 0);
    signal normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_return_18 : STD_LOGIC_VECTOR (15 downto 0);
    signal normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_return_19 : STD_LOGIC_VECTOR (15 downto 0);
    signal normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_return_20 : STD_LOGIC_VECTOR (15 downto 0);
    signal normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_return_21 : STD_LOGIC_VECTOR (15 downto 0);
    signal normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_return_22 : STD_LOGIC_VECTOR (15 downto 0);
    signal normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_return_23 : STD_LOGIC_VECTOR (15 downto 0);
    signal normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_return_24 : STD_LOGIC_VECTOR (15 downto 0);
    signal normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_return_25 : STD_LOGIC_VECTOR (15 downto 0);
    signal normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_return_26 : STD_LOGIC_VECTOR (15 downto 0);
    signal normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_return_27 : STD_LOGIC_VECTOR (15 downto 0);
    signal normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_return_28 : STD_LOGIC_VECTOR (15 downto 0);
    signal normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_return_29 : STD_LOGIC_VECTOR (15 downto 0);
    signal normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_return_30 : STD_LOGIC_VECTOR (15 downto 0);
    signal normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_return_31 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_channel_done_layer11_out_31 : STD_LOGIC;
    signal layer11_out_31_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer11_out_31 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer11_out_31 : STD_LOGIC;
    signal ap_channel_done_layer11_out_30 : STD_LOGIC;
    signal layer11_out_30_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer11_out_30 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer11_out_30 : STD_LOGIC;
    signal ap_channel_done_layer11_out_29 : STD_LOGIC;
    signal layer11_out_29_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer11_out_29 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer11_out_29 : STD_LOGIC;
    signal ap_channel_done_layer11_out_28 : STD_LOGIC;
    signal layer11_out_28_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer11_out_28 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer11_out_28 : STD_LOGIC;
    signal ap_channel_done_layer11_out_27 : STD_LOGIC;
    signal layer11_out_27_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer11_out_27 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer11_out_27 : STD_LOGIC;
    signal ap_channel_done_layer11_out_26 : STD_LOGIC;
    signal layer11_out_26_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer11_out_26 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer11_out_26 : STD_LOGIC;
    signal ap_channel_done_layer11_out_25 : STD_LOGIC;
    signal layer11_out_25_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer11_out_25 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer11_out_25 : STD_LOGIC;
    signal ap_channel_done_layer11_out_24 : STD_LOGIC;
    signal layer11_out_24_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer11_out_24 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer11_out_24 : STD_LOGIC;
    signal ap_channel_done_layer11_out_23 : STD_LOGIC;
    signal layer11_out_23_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer11_out_23 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer11_out_23 : STD_LOGIC;
    signal ap_channel_done_layer11_out_22 : STD_LOGIC;
    signal layer11_out_22_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer11_out_22 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer11_out_22 : STD_LOGIC;
    signal ap_channel_done_layer11_out_21 : STD_LOGIC;
    signal layer11_out_21_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer11_out_21 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer11_out_21 : STD_LOGIC;
    signal ap_channel_done_layer11_out_20 : STD_LOGIC;
    signal layer11_out_20_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer11_out_20 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer11_out_20 : STD_LOGIC;
    signal ap_channel_done_layer11_out_19 : STD_LOGIC;
    signal layer11_out_19_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer11_out_19 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer11_out_19 : STD_LOGIC;
    signal ap_channel_done_layer11_out_18 : STD_LOGIC;
    signal layer11_out_18_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer11_out_18 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer11_out_18 : STD_LOGIC;
    signal ap_channel_done_layer11_out_17 : STD_LOGIC;
    signal layer11_out_17_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer11_out_17 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer11_out_17 : STD_LOGIC;
    signal ap_channel_done_layer11_out_16 : STD_LOGIC;
    signal layer11_out_16_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer11_out_16 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer11_out_16 : STD_LOGIC;
    signal ap_channel_done_layer11_out_15 : STD_LOGIC;
    signal layer11_out_15_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer11_out_15 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer11_out_15 : STD_LOGIC;
    signal ap_channel_done_layer11_out_14 : STD_LOGIC;
    signal layer11_out_14_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer11_out_14 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer11_out_14 : STD_LOGIC;
    signal ap_channel_done_layer11_out_13 : STD_LOGIC;
    signal layer11_out_13_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer11_out_13 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer11_out_13 : STD_LOGIC;
    signal ap_channel_done_layer11_out_12 : STD_LOGIC;
    signal layer11_out_12_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer11_out_12 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer11_out_12 : STD_LOGIC;
    signal ap_channel_done_layer11_out_11 : STD_LOGIC;
    signal layer11_out_11_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer11_out_11 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer11_out_11 : STD_LOGIC;
    signal ap_channel_done_layer11_out_10 : STD_LOGIC;
    signal layer11_out_10_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer11_out_10 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer11_out_10 : STD_LOGIC;
    signal ap_channel_done_layer11_out_9 : STD_LOGIC;
    signal layer11_out_9_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer11_out_9 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer11_out_9 : STD_LOGIC;
    signal ap_channel_done_layer11_out_8 : STD_LOGIC;
    signal layer11_out_8_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer11_out_8 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer11_out_8 : STD_LOGIC;
    signal ap_channel_done_layer11_out_7 : STD_LOGIC;
    signal layer11_out_7_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer11_out_7 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer11_out_7 : STD_LOGIC;
    signal ap_channel_done_layer11_out_6 : STD_LOGIC;
    signal layer11_out_6_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer11_out_6 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer11_out_6 : STD_LOGIC;
    signal ap_channel_done_layer11_out_5 : STD_LOGIC;
    signal layer11_out_5_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer11_out_5 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer11_out_5 : STD_LOGIC;
    signal ap_channel_done_layer11_out_4 : STD_LOGIC;
    signal layer11_out_4_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer11_out_4 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer11_out_4 : STD_LOGIC;
    signal ap_channel_done_layer11_out_3 : STD_LOGIC;
    signal layer11_out_3_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer11_out_3 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer11_out_3 : STD_LOGIC;
    signal ap_channel_done_layer11_out_2 : STD_LOGIC;
    signal layer11_out_2_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer11_out_2 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer11_out_2 : STD_LOGIC;
    signal ap_channel_done_layer11_out_1 : STD_LOGIC;
    signal layer11_out_1_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer11_out_1 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer11_out_1 : STD_LOGIC;
    signal ap_channel_done_layer11_out : STD_LOGIC;
    signal layer11_out_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer11_out : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer11_out : STD_LOGIC;
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_start : STD_LOGIC;
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_done : STD_LOGIC;
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_continue : STD_LOGIC;
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_idle : STD_LOGIC;
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_ready : STD_LOGIC;
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_return_0 : STD_LOGIC_VECTOR (7 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_return_1 : STD_LOGIC_VECTOR (7 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_return_2 : STD_LOGIC_VECTOR (7 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_return_3 : STD_LOGIC_VECTOR (7 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_return_4 : STD_LOGIC_VECTOR (7 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_return_5 : STD_LOGIC_VECTOR (7 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_return_6 : STD_LOGIC_VECTOR (7 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_return_7 : STD_LOGIC_VECTOR (7 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_return_8 : STD_LOGIC_VECTOR (7 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_return_9 : STD_LOGIC_VECTOR (7 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_return_10 : STD_LOGIC_VECTOR (7 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_return_11 : STD_LOGIC_VECTOR (7 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_return_12 : STD_LOGIC_VECTOR (7 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_return_13 : STD_LOGIC_VECTOR (7 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_return_14 : STD_LOGIC_VECTOR (7 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_return_15 : STD_LOGIC_VECTOR (7 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_return_16 : STD_LOGIC_VECTOR (7 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_return_17 : STD_LOGIC_VECTOR (7 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_return_18 : STD_LOGIC_VECTOR (7 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_return_19 : STD_LOGIC_VECTOR (7 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_return_20 : STD_LOGIC_VECTOR (7 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_return_21 : STD_LOGIC_VECTOR (7 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_return_22 : STD_LOGIC_VECTOR (7 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_return_23 : STD_LOGIC_VECTOR (7 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_return_24 : STD_LOGIC_VECTOR (7 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_return_25 : STD_LOGIC_VECTOR (7 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_return_26 : STD_LOGIC_VECTOR (7 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_return_27 : STD_LOGIC_VECTOR (7 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_return_28 : STD_LOGIC_VECTOR (7 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_return_29 : STD_LOGIC_VECTOR (7 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_return_30 : STD_LOGIC_VECTOR (7 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_return_31 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_channel_done_layer7_out_31 : STD_LOGIC;
    signal layer7_out_31_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer7_out_31 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer7_out_31 : STD_LOGIC;
    signal ap_channel_done_layer7_out_30 : STD_LOGIC;
    signal layer7_out_30_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer7_out_30 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer7_out_30 : STD_LOGIC;
    signal ap_channel_done_layer7_out_29 : STD_LOGIC;
    signal layer7_out_29_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer7_out_29 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer7_out_29 : STD_LOGIC;
    signal ap_channel_done_layer7_out_28 : STD_LOGIC;
    signal layer7_out_28_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer7_out_28 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer7_out_28 : STD_LOGIC;
    signal ap_channel_done_layer7_out_27 : STD_LOGIC;
    signal layer7_out_27_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer7_out_27 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer7_out_27 : STD_LOGIC;
    signal ap_channel_done_layer7_out_26 : STD_LOGIC;
    signal layer7_out_26_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer7_out_26 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer7_out_26 : STD_LOGIC;
    signal ap_channel_done_layer7_out_25 : STD_LOGIC;
    signal layer7_out_25_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer7_out_25 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer7_out_25 : STD_LOGIC;
    signal ap_channel_done_layer7_out_24 : STD_LOGIC;
    signal layer7_out_24_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer7_out_24 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer7_out_24 : STD_LOGIC;
    signal ap_channel_done_layer7_out_23 : STD_LOGIC;
    signal layer7_out_23_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer7_out_23 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer7_out_23 : STD_LOGIC;
    signal ap_channel_done_layer7_out_22 : STD_LOGIC;
    signal layer7_out_22_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer7_out_22 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer7_out_22 : STD_LOGIC;
    signal ap_channel_done_layer7_out_21 : STD_LOGIC;
    signal layer7_out_21_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer7_out_21 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer7_out_21 : STD_LOGIC;
    signal ap_channel_done_layer7_out_20 : STD_LOGIC;
    signal layer7_out_20_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer7_out_20 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer7_out_20 : STD_LOGIC;
    signal ap_channel_done_layer7_out_19 : STD_LOGIC;
    signal layer7_out_19_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer7_out_19 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer7_out_19 : STD_LOGIC;
    signal ap_channel_done_layer7_out_18 : STD_LOGIC;
    signal layer7_out_18_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer7_out_18 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer7_out_18 : STD_LOGIC;
    signal ap_channel_done_layer7_out_17 : STD_LOGIC;
    signal layer7_out_17_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer7_out_17 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer7_out_17 : STD_LOGIC;
    signal ap_channel_done_layer7_out_16 : STD_LOGIC;
    signal layer7_out_16_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer7_out_16 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer7_out_16 : STD_LOGIC;
    signal ap_channel_done_layer7_out_15 : STD_LOGIC;
    signal layer7_out_15_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer7_out_15 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer7_out_15 : STD_LOGIC;
    signal ap_channel_done_layer7_out_14 : STD_LOGIC;
    signal layer7_out_14_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer7_out_14 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer7_out_14 : STD_LOGIC;
    signal ap_channel_done_layer7_out_13 : STD_LOGIC;
    signal layer7_out_13_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer7_out_13 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer7_out_13 : STD_LOGIC;
    signal ap_channel_done_layer7_out_12 : STD_LOGIC;
    signal layer7_out_12_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer7_out_12 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer7_out_12 : STD_LOGIC;
    signal ap_channel_done_layer7_out_11 : STD_LOGIC;
    signal layer7_out_11_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer7_out_11 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer7_out_11 : STD_LOGIC;
    signal ap_channel_done_layer7_out_10 : STD_LOGIC;
    signal layer7_out_10_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer7_out_10 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer7_out_10 : STD_LOGIC;
    signal ap_channel_done_layer7_out_9 : STD_LOGIC;
    signal layer7_out_9_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer7_out_9 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer7_out_9 : STD_LOGIC;
    signal ap_channel_done_layer7_out_8 : STD_LOGIC;
    signal layer7_out_8_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer7_out_8 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer7_out_8 : STD_LOGIC;
    signal ap_channel_done_layer7_out_7 : STD_LOGIC;
    signal layer7_out_7_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer7_out_7 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer7_out_7 : STD_LOGIC;
    signal ap_channel_done_layer7_out_6 : STD_LOGIC;
    signal layer7_out_6_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer7_out_6 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer7_out_6 : STD_LOGIC;
    signal ap_channel_done_layer7_out_5 : STD_LOGIC;
    signal layer7_out_5_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer7_out_5 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer7_out_5 : STD_LOGIC;
    signal ap_channel_done_layer7_out_4 : STD_LOGIC;
    signal layer7_out_4_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer7_out_4 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer7_out_4 : STD_LOGIC;
    signal ap_channel_done_layer7_out_3 : STD_LOGIC;
    signal layer7_out_3_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer7_out_3 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer7_out_3 : STD_LOGIC;
    signal ap_channel_done_layer7_out_2 : STD_LOGIC;
    signal layer7_out_2_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer7_out_2 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer7_out_2 : STD_LOGIC;
    signal ap_channel_done_layer7_out_1 : STD_LOGIC;
    signal layer7_out_1_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer7_out_1 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer7_out_1 : STD_LOGIC;
    signal ap_channel_done_layer7_out : STD_LOGIC;
    signal layer7_out_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer7_out : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer7_out : STD_LOGIC;
    signal dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config8_U0_ap_start : STD_LOGIC;
    signal dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config8_U0_ap_done : STD_LOGIC;
    signal dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config8_U0_ap_continue : STD_LOGIC;
    signal dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config8_U0_ap_idle : STD_LOGIC;
    signal dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config8_U0_ap_ready : STD_LOGIC;
    signal dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config8_U0_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal layer8_out_full_n : STD_LOGIC;
    signal linear_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_linear_config9_U0_ap_start : STD_LOGIC;
    signal linear_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_linear_config9_U0_ap_done : STD_LOGIC;
    signal linear_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_linear_config9_U0_ap_continue : STD_LOGIC;
    signal linear_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_linear_config9_U0_ap_idle : STD_LOGIC;
    signal linear_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_linear_config9_U0_ap_ready : STD_LOGIC;
    signal linear_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_linear_config9_U0_layer9_out : STD_LOGIC_VECTOR (15 downto 0);
    signal linear_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_linear_config9_U0_layer9_out_ap_vld : STD_LOGIC;
    signal layer2_out_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer2_out_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_empty_n : STD_LOGIC;
    signal layer2_out_1_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer2_out_1_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_1_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_1_empty_n : STD_LOGIC;
    signal layer2_out_2_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer2_out_2_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_2_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_2_empty_n : STD_LOGIC;
    signal layer2_out_3_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer2_out_3_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_3_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_3_empty_n : STD_LOGIC;
    signal layer2_out_4_dout : STD_LOGIC_VECTOR (14 downto 0);
    signal layer2_out_4_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_4_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_4_empty_n : STD_LOGIC;
    signal layer2_out_5_dout : STD_LOGIC_VECTOR (14 downto 0);
    signal layer2_out_5_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_5_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_5_empty_n : STD_LOGIC;
    signal layer2_out_6_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer2_out_6_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_6_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_6_empty_n : STD_LOGIC;
    signal layer2_out_7_dout : STD_LOGIC_VECTOR (14 downto 0);
    signal layer2_out_7_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_7_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_7_empty_n : STD_LOGIC;
    signal layer2_out_8_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer2_out_8_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_8_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_8_empty_n : STD_LOGIC;
    signal layer2_out_9_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer2_out_9_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_9_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_9_empty_n : STD_LOGIC;
    signal layer2_out_10_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer2_out_10_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_10_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_10_empty_n : STD_LOGIC;
    signal layer2_out_11_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer2_out_11_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_11_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_11_empty_n : STD_LOGIC;
    signal layer2_out_12_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer2_out_12_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_12_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_12_empty_n : STD_LOGIC;
    signal layer2_out_13_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer2_out_13_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_13_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_13_empty_n : STD_LOGIC;
    signal layer2_out_14_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer2_out_14_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_14_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_14_empty_n : STD_LOGIC;
    signal layer2_out_15_dout : STD_LOGIC_VECTOR (14 downto 0);
    signal layer2_out_15_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_15_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_15_empty_n : STD_LOGIC;
    signal layer2_out_16_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer2_out_16_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_16_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_16_empty_n : STD_LOGIC;
    signal layer2_out_17_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer2_out_17_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_17_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_17_empty_n : STD_LOGIC;
    signal layer2_out_18_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer2_out_18_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_18_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_18_empty_n : STD_LOGIC;
    signal layer2_out_19_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer2_out_19_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_19_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_19_empty_n : STD_LOGIC;
    signal layer2_out_20_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer2_out_20_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_20_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_20_empty_n : STD_LOGIC;
    signal layer2_out_21_dout : STD_LOGIC_VECTOR (14 downto 0);
    signal layer2_out_21_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_21_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_21_empty_n : STD_LOGIC;
    signal layer2_out_22_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer2_out_22_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_22_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_22_empty_n : STD_LOGIC;
    signal layer2_out_23_dout : STD_LOGIC_VECTOR (14 downto 0);
    signal layer2_out_23_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_23_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_23_empty_n : STD_LOGIC;
    signal layer2_out_24_dout : STD_LOGIC_VECTOR (14 downto 0);
    signal layer2_out_24_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_24_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_24_empty_n : STD_LOGIC;
    signal layer2_out_25_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer2_out_25_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_25_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_25_empty_n : STD_LOGIC;
    signal layer2_out_26_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer2_out_26_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_26_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_26_empty_n : STD_LOGIC;
    signal layer2_out_27_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer2_out_27_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_27_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_27_empty_n : STD_LOGIC;
    signal layer2_out_28_dout : STD_LOGIC_VECTOR (14 downto 0);
    signal layer2_out_28_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_28_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_28_empty_n : STD_LOGIC;
    signal layer2_out_29_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer2_out_29_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_29_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_29_empty_n : STD_LOGIC;
    signal layer2_out_30_dout : STD_LOGIC_VECTOR (14 downto 0);
    signal layer2_out_30_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_30_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_30_empty_n : STD_LOGIC;
    signal layer2_out_31_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer2_out_31_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_31_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_31_empty_n : STD_LOGIC;
    signal layer2_out_32_dout : STD_LOGIC_VECTOR (14 downto 0);
    signal layer2_out_32_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_32_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_32_empty_n : STD_LOGIC;
    signal layer2_out_33_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer2_out_33_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_33_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_33_empty_n : STD_LOGIC;
    signal layer2_out_34_dout : STD_LOGIC_VECTOR (14 downto 0);
    signal layer2_out_34_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_34_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_34_empty_n : STD_LOGIC;
    signal layer2_out_35_dout : STD_LOGIC_VECTOR (14 downto 0);
    signal layer2_out_35_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_35_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_35_empty_n : STD_LOGIC;
    signal layer2_out_36_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer2_out_36_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_36_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_36_empty_n : STD_LOGIC;
    signal layer2_out_37_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer2_out_37_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_37_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_37_empty_n : STD_LOGIC;
    signal layer2_out_38_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer2_out_38_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_38_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_38_empty_n : STD_LOGIC;
    signal layer2_out_39_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer2_out_39_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_39_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_39_empty_n : STD_LOGIC;
    signal layer2_out_40_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer2_out_40_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_40_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_40_empty_n : STD_LOGIC;
    signal layer2_out_41_dout : STD_LOGIC_VECTOR (14 downto 0);
    signal layer2_out_41_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_41_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_41_empty_n : STD_LOGIC;
    signal layer2_out_42_dout : STD_LOGIC_VECTOR (14 downto 0);
    signal layer2_out_42_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_42_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_42_empty_n : STD_LOGIC;
    signal layer2_out_43_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer2_out_43_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_43_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_43_empty_n : STD_LOGIC;
    signal layer2_out_44_dout : STD_LOGIC_VECTOR (14 downto 0);
    signal layer2_out_44_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_44_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_44_empty_n : STD_LOGIC;
    signal layer2_out_45_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer2_out_45_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_45_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_45_empty_n : STD_LOGIC;
    signal layer2_out_46_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer2_out_46_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_46_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_46_empty_n : STD_LOGIC;
    signal layer2_out_47_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer2_out_47_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_47_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_47_empty_n : STD_LOGIC;
    signal layer2_out_48_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer2_out_48_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_48_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_48_empty_n : STD_LOGIC;
    signal layer2_out_49_dout : STD_LOGIC_VECTOR (14 downto 0);
    signal layer2_out_49_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_49_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_49_empty_n : STD_LOGIC;
    signal layer2_out_50_dout : STD_LOGIC_VECTOR (14 downto 0);
    signal layer2_out_50_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_50_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_50_empty_n : STD_LOGIC;
    signal layer2_out_51_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer2_out_51_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_51_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_51_empty_n : STD_LOGIC;
    signal layer2_out_52_dout : STD_LOGIC_VECTOR (14 downto 0);
    signal layer2_out_52_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_52_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_52_empty_n : STD_LOGIC;
    signal layer2_out_53_dout : STD_LOGIC_VECTOR (14 downto 0);
    signal layer2_out_53_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_53_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_53_empty_n : STD_LOGIC;
    signal layer2_out_54_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer2_out_54_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_54_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_54_empty_n : STD_LOGIC;
    signal layer2_out_55_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer2_out_55_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_55_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_55_empty_n : STD_LOGIC;
    signal layer2_out_56_dout : STD_LOGIC_VECTOR (14 downto 0);
    signal layer2_out_56_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_56_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_56_empty_n : STD_LOGIC;
    signal layer2_out_57_dout : STD_LOGIC_VECTOR (14 downto 0);
    signal layer2_out_57_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_57_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_57_empty_n : STD_LOGIC;
    signal layer2_out_58_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer2_out_58_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_58_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_58_empty_n : STD_LOGIC;
    signal layer2_out_59_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer2_out_59_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_59_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_59_empty_n : STD_LOGIC;
    signal layer2_out_60_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer2_out_60_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_60_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_60_empty_n : STD_LOGIC;
    signal layer2_out_61_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer2_out_61_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_61_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_61_empty_n : STD_LOGIC;
    signal layer2_out_62_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer2_out_62_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_62_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_62_empty_n : STD_LOGIC;
    signal layer2_out_63_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer2_out_63_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_63_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_63_empty_n : STD_LOGIC;
    signal layer10_out_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer10_out_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_empty_n : STD_LOGIC;
    signal layer10_out_1_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer10_out_1_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_1_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_1_empty_n : STD_LOGIC;
    signal layer10_out_2_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer10_out_2_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_2_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_2_empty_n : STD_LOGIC;
    signal layer10_out_3_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer10_out_3_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_3_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_3_empty_n : STD_LOGIC;
    signal layer10_out_4_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer10_out_4_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_4_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_4_empty_n : STD_LOGIC;
    signal layer10_out_5_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer10_out_5_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_5_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_5_empty_n : STD_LOGIC;
    signal layer10_out_6_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer10_out_6_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_6_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_6_empty_n : STD_LOGIC;
    signal layer10_out_7_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer10_out_7_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_7_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_7_empty_n : STD_LOGIC;
    signal layer10_out_8_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer10_out_8_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_8_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_8_empty_n : STD_LOGIC;
    signal layer10_out_9_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer10_out_9_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_9_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_9_empty_n : STD_LOGIC;
    signal layer10_out_10_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer10_out_10_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_10_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_10_empty_n : STD_LOGIC;
    signal layer10_out_11_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer10_out_11_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_11_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_11_empty_n : STD_LOGIC;
    signal layer10_out_12_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer10_out_12_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_12_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_12_empty_n : STD_LOGIC;
    signal layer10_out_13_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer10_out_13_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_13_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_13_empty_n : STD_LOGIC;
    signal layer10_out_14_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer10_out_14_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_14_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_14_empty_n : STD_LOGIC;
    signal layer10_out_15_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer10_out_15_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_15_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_15_empty_n : STD_LOGIC;
    signal layer10_out_16_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer10_out_16_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_16_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_16_empty_n : STD_LOGIC;
    signal layer10_out_17_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer10_out_17_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_17_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_17_empty_n : STD_LOGIC;
    signal layer10_out_18_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer10_out_18_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_18_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_18_empty_n : STD_LOGIC;
    signal layer10_out_19_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer10_out_19_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_19_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_19_empty_n : STD_LOGIC;
    signal layer10_out_20_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer10_out_20_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_20_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_20_empty_n : STD_LOGIC;
    signal layer10_out_21_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer10_out_21_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_21_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_21_empty_n : STD_LOGIC;
    signal layer10_out_22_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer10_out_22_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_22_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_22_empty_n : STD_LOGIC;
    signal layer10_out_23_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer10_out_23_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_23_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_23_empty_n : STD_LOGIC;
    signal layer10_out_24_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer10_out_24_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_24_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_24_empty_n : STD_LOGIC;
    signal layer10_out_25_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer10_out_25_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_25_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_25_empty_n : STD_LOGIC;
    signal layer10_out_26_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer10_out_26_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_26_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_26_empty_n : STD_LOGIC;
    signal layer10_out_27_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer10_out_27_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_27_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_27_empty_n : STD_LOGIC;
    signal layer10_out_28_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer10_out_28_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_28_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_28_empty_n : STD_LOGIC;
    signal layer10_out_29_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer10_out_29_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_29_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_29_empty_n : STD_LOGIC;
    signal layer10_out_30_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer10_out_30_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_30_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_30_empty_n : STD_LOGIC;
    signal layer10_out_31_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer10_out_31_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_31_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_31_empty_n : STD_LOGIC;
    signal layer10_out_32_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer10_out_32_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_32_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_32_empty_n : STD_LOGIC;
    signal layer10_out_33_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer10_out_33_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_33_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_33_empty_n : STD_LOGIC;
    signal layer10_out_34_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer10_out_34_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_34_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_34_empty_n : STD_LOGIC;
    signal layer10_out_35_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer10_out_35_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_35_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_35_empty_n : STD_LOGIC;
    signal layer10_out_36_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer10_out_36_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_36_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_36_empty_n : STD_LOGIC;
    signal layer10_out_37_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer10_out_37_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_37_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_37_empty_n : STD_LOGIC;
    signal layer10_out_38_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer10_out_38_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_38_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_38_empty_n : STD_LOGIC;
    signal layer10_out_39_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer10_out_39_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_39_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_39_empty_n : STD_LOGIC;
    signal layer10_out_40_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer10_out_40_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_40_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_40_empty_n : STD_LOGIC;
    signal layer10_out_41_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer10_out_41_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_41_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_41_empty_n : STD_LOGIC;
    signal layer10_out_42_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer10_out_42_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_42_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_42_empty_n : STD_LOGIC;
    signal layer10_out_43_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer10_out_43_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_43_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_43_empty_n : STD_LOGIC;
    signal layer10_out_44_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer10_out_44_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_44_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_44_empty_n : STD_LOGIC;
    signal layer10_out_45_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer10_out_45_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_45_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_45_empty_n : STD_LOGIC;
    signal layer10_out_46_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer10_out_46_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_46_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_46_empty_n : STD_LOGIC;
    signal layer10_out_47_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer10_out_47_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_47_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_47_empty_n : STD_LOGIC;
    signal layer10_out_48_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer10_out_48_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_48_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_48_empty_n : STD_LOGIC;
    signal layer10_out_49_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer10_out_49_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_49_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_49_empty_n : STD_LOGIC;
    signal layer10_out_50_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer10_out_50_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_50_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_50_empty_n : STD_LOGIC;
    signal layer10_out_51_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer10_out_51_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_51_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_51_empty_n : STD_LOGIC;
    signal layer10_out_52_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer10_out_52_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_52_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_52_empty_n : STD_LOGIC;
    signal layer10_out_53_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer10_out_53_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_53_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_53_empty_n : STD_LOGIC;
    signal layer10_out_54_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer10_out_54_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_54_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_54_empty_n : STD_LOGIC;
    signal layer10_out_55_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer10_out_55_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_55_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_55_empty_n : STD_LOGIC;
    signal layer10_out_56_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer10_out_56_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_56_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_56_empty_n : STD_LOGIC;
    signal layer10_out_57_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer10_out_57_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_57_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_57_empty_n : STD_LOGIC;
    signal layer10_out_58_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer10_out_58_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_58_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_58_empty_n : STD_LOGIC;
    signal layer10_out_59_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer10_out_59_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_59_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_59_empty_n : STD_LOGIC;
    signal layer10_out_60_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer10_out_60_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_60_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_60_empty_n : STD_LOGIC;
    signal layer10_out_61_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer10_out_61_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_61_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_61_empty_n : STD_LOGIC;
    signal layer10_out_62_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer10_out_62_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_62_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_62_empty_n : STD_LOGIC;
    signal layer10_out_63_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer10_out_63_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_63_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_63_empty_n : STD_LOGIC;
    signal layer4_out_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer4_out_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_empty_n : STD_LOGIC;
    signal layer4_out_1_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer4_out_1_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_1_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_1_empty_n : STD_LOGIC;
    signal layer4_out_2_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer4_out_2_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_2_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_2_empty_n : STD_LOGIC;
    signal layer4_out_3_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer4_out_3_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_3_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_3_empty_n : STD_LOGIC;
    signal layer4_out_4_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer4_out_4_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_4_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_4_empty_n : STD_LOGIC;
    signal layer4_out_5_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer4_out_5_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_5_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_5_empty_n : STD_LOGIC;
    signal layer4_out_6_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer4_out_6_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_6_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_6_empty_n : STD_LOGIC;
    signal layer4_out_7_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer4_out_7_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_7_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_7_empty_n : STD_LOGIC;
    signal layer4_out_8_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer4_out_8_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_8_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_8_empty_n : STD_LOGIC;
    signal layer4_out_9_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer4_out_9_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_9_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_9_empty_n : STD_LOGIC;
    signal layer4_out_10_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer4_out_10_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_10_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_10_empty_n : STD_LOGIC;
    signal layer4_out_11_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer4_out_11_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_11_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_11_empty_n : STD_LOGIC;
    signal layer4_out_12_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer4_out_12_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_12_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_12_empty_n : STD_LOGIC;
    signal layer4_out_13_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer4_out_13_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_13_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_13_empty_n : STD_LOGIC;
    signal layer4_out_14_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer4_out_14_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_14_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_14_empty_n : STD_LOGIC;
    signal layer4_out_15_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer4_out_15_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_15_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_15_empty_n : STD_LOGIC;
    signal layer4_out_16_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer4_out_16_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_16_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_16_empty_n : STD_LOGIC;
    signal layer4_out_17_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer4_out_17_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_17_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_17_empty_n : STD_LOGIC;
    signal layer4_out_18_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer4_out_18_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_18_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_18_empty_n : STD_LOGIC;
    signal layer4_out_19_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer4_out_19_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_19_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_19_empty_n : STD_LOGIC;
    signal layer4_out_20_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer4_out_20_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_20_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_20_empty_n : STD_LOGIC;
    signal layer4_out_21_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer4_out_21_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_21_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_21_empty_n : STD_LOGIC;
    signal layer4_out_22_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer4_out_22_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_22_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_22_empty_n : STD_LOGIC;
    signal layer4_out_23_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer4_out_23_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_23_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_23_empty_n : STD_LOGIC;
    signal layer4_out_24_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer4_out_24_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_24_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_24_empty_n : STD_LOGIC;
    signal layer4_out_25_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer4_out_25_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_25_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_25_empty_n : STD_LOGIC;
    signal layer4_out_26_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer4_out_26_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_26_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_26_empty_n : STD_LOGIC;
    signal layer4_out_27_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer4_out_27_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_27_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_27_empty_n : STD_LOGIC;
    signal layer4_out_28_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer4_out_28_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_28_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_28_empty_n : STD_LOGIC;
    signal layer4_out_29_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer4_out_29_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_29_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_29_empty_n : STD_LOGIC;
    signal layer4_out_30_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer4_out_30_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_30_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_30_empty_n : STD_LOGIC;
    signal layer4_out_31_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer4_out_31_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_31_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_31_empty_n : STD_LOGIC;
    signal layer4_out_32_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer4_out_32_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_32_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_32_empty_n : STD_LOGIC;
    signal layer4_out_33_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer4_out_33_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_33_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_33_empty_n : STD_LOGIC;
    signal layer4_out_34_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer4_out_34_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_34_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_34_empty_n : STD_LOGIC;
    signal layer4_out_35_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer4_out_35_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_35_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_35_empty_n : STD_LOGIC;
    signal layer4_out_36_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer4_out_36_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_36_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_36_empty_n : STD_LOGIC;
    signal layer4_out_37_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer4_out_37_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_37_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_37_empty_n : STD_LOGIC;
    signal layer4_out_38_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer4_out_38_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_38_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_38_empty_n : STD_LOGIC;
    signal layer4_out_39_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer4_out_39_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_39_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_39_empty_n : STD_LOGIC;
    signal layer4_out_40_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer4_out_40_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_40_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_40_empty_n : STD_LOGIC;
    signal layer4_out_41_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer4_out_41_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_41_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_41_empty_n : STD_LOGIC;
    signal layer4_out_42_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer4_out_42_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_42_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_42_empty_n : STD_LOGIC;
    signal layer4_out_43_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer4_out_43_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_43_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_43_empty_n : STD_LOGIC;
    signal layer4_out_44_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer4_out_44_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_44_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_44_empty_n : STD_LOGIC;
    signal layer4_out_45_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer4_out_45_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_45_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_45_empty_n : STD_LOGIC;
    signal layer4_out_46_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer4_out_46_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_46_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_46_empty_n : STD_LOGIC;
    signal layer4_out_47_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer4_out_47_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_47_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_47_empty_n : STD_LOGIC;
    signal layer4_out_48_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer4_out_48_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_48_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_48_empty_n : STD_LOGIC;
    signal layer4_out_49_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer4_out_49_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_49_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_49_empty_n : STD_LOGIC;
    signal layer4_out_50_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer4_out_50_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_50_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_50_empty_n : STD_LOGIC;
    signal layer4_out_51_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer4_out_51_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_51_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_51_empty_n : STD_LOGIC;
    signal layer4_out_52_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer4_out_52_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_52_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_52_empty_n : STD_LOGIC;
    signal layer4_out_53_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer4_out_53_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_53_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_53_empty_n : STD_LOGIC;
    signal layer4_out_54_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer4_out_54_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_54_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_54_empty_n : STD_LOGIC;
    signal layer4_out_55_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer4_out_55_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_55_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_55_empty_n : STD_LOGIC;
    signal layer4_out_56_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer4_out_56_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_56_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_56_empty_n : STD_LOGIC;
    signal layer4_out_57_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer4_out_57_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_57_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_57_empty_n : STD_LOGIC;
    signal layer4_out_58_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer4_out_58_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_58_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_58_empty_n : STD_LOGIC;
    signal layer4_out_59_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer4_out_59_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_59_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_59_empty_n : STD_LOGIC;
    signal layer4_out_60_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer4_out_60_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_60_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_60_empty_n : STD_LOGIC;
    signal layer4_out_61_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer4_out_61_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_61_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_61_empty_n : STD_LOGIC;
    signal layer4_out_62_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer4_out_62_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_62_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_62_empty_n : STD_LOGIC;
    signal layer4_out_63_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer4_out_63_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_63_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_63_empty_n : STD_LOGIC;
    signal layer5_out_dout : STD_LOGIC_VECTOR (14 downto 0);
    signal layer5_out_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer5_out_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer5_out_empty_n : STD_LOGIC;
    signal layer5_out_1_dout : STD_LOGIC_VECTOR (14 downto 0);
    signal layer5_out_1_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer5_out_1_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer5_out_1_empty_n : STD_LOGIC;
    signal layer5_out_2_dout : STD_LOGIC_VECTOR (14 downto 0);
    signal layer5_out_2_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer5_out_2_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer5_out_2_empty_n : STD_LOGIC;
    signal layer5_out_3_dout : STD_LOGIC_VECTOR (14 downto 0);
    signal layer5_out_3_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer5_out_3_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer5_out_3_empty_n : STD_LOGIC;
    signal layer5_out_4_dout : STD_LOGIC_VECTOR (14 downto 0);
    signal layer5_out_4_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer5_out_4_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer5_out_4_empty_n : STD_LOGIC;
    signal layer5_out_5_dout : STD_LOGIC_VECTOR (14 downto 0);
    signal layer5_out_5_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer5_out_5_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer5_out_5_empty_n : STD_LOGIC;
    signal layer5_out_6_dout : STD_LOGIC_VECTOR (14 downto 0);
    signal layer5_out_6_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer5_out_6_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer5_out_6_empty_n : STD_LOGIC;
    signal layer5_out_7_dout : STD_LOGIC_VECTOR (14 downto 0);
    signal layer5_out_7_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer5_out_7_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer5_out_7_empty_n : STD_LOGIC;
    signal layer5_out_8_dout : STD_LOGIC_VECTOR (14 downto 0);
    signal layer5_out_8_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer5_out_8_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer5_out_8_empty_n : STD_LOGIC;
    signal layer5_out_9_dout : STD_LOGIC_VECTOR (14 downto 0);
    signal layer5_out_9_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer5_out_9_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer5_out_9_empty_n : STD_LOGIC;
    signal layer5_out_10_dout : STD_LOGIC_VECTOR (14 downto 0);
    signal layer5_out_10_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer5_out_10_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer5_out_10_empty_n : STD_LOGIC;
    signal layer5_out_11_dout : STD_LOGIC_VECTOR (14 downto 0);
    signal layer5_out_11_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer5_out_11_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer5_out_11_empty_n : STD_LOGIC;
    signal layer5_out_12_dout : STD_LOGIC_VECTOR (14 downto 0);
    signal layer5_out_12_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer5_out_12_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer5_out_12_empty_n : STD_LOGIC;
    signal layer5_out_13_dout : STD_LOGIC_VECTOR (14 downto 0);
    signal layer5_out_13_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer5_out_13_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer5_out_13_empty_n : STD_LOGIC;
    signal layer5_out_14_dout : STD_LOGIC_VECTOR (14 downto 0);
    signal layer5_out_14_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer5_out_14_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer5_out_14_empty_n : STD_LOGIC;
    signal layer5_out_15_dout : STD_LOGIC_VECTOR (14 downto 0);
    signal layer5_out_15_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer5_out_15_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer5_out_15_empty_n : STD_LOGIC;
    signal layer5_out_16_dout : STD_LOGIC_VECTOR (14 downto 0);
    signal layer5_out_16_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer5_out_16_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer5_out_16_empty_n : STD_LOGIC;
    signal layer5_out_17_dout : STD_LOGIC_VECTOR (14 downto 0);
    signal layer5_out_17_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer5_out_17_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer5_out_17_empty_n : STD_LOGIC;
    signal layer5_out_18_dout : STD_LOGIC_VECTOR (14 downto 0);
    signal layer5_out_18_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer5_out_18_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer5_out_18_empty_n : STD_LOGIC;
    signal layer5_out_19_dout : STD_LOGIC_VECTOR (14 downto 0);
    signal layer5_out_19_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer5_out_19_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer5_out_19_empty_n : STD_LOGIC;
    signal layer5_out_20_dout : STD_LOGIC_VECTOR (14 downto 0);
    signal layer5_out_20_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer5_out_20_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer5_out_20_empty_n : STD_LOGIC;
    signal layer5_out_21_dout : STD_LOGIC_VECTOR (14 downto 0);
    signal layer5_out_21_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer5_out_21_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer5_out_21_empty_n : STD_LOGIC;
    signal layer5_out_22_dout : STD_LOGIC_VECTOR (14 downto 0);
    signal layer5_out_22_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer5_out_22_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer5_out_22_empty_n : STD_LOGIC;
    signal layer5_out_23_dout : STD_LOGIC_VECTOR (14 downto 0);
    signal layer5_out_23_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer5_out_23_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer5_out_23_empty_n : STD_LOGIC;
    signal layer5_out_24_dout : STD_LOGIC_VECTOR (14 downto 0);
    signal layer5_out_24_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer5_out_24_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer5_out_24_empty_n : STD_LOGIC;
    signal layer5_out_25_dout : STD_LOGIC_VECTOR (14 downto 0);
    signal layer5_out_25_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer5_out_25_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer5_out_25_empty_n : STD_LOGIC;
    signal layer5_out_26_dout : STD_LOGIC_VECTOR (14 downto 0);
    signal layer5_out_26_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer5_out_26_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer5_out_26_empty_n : STD_LOGIC;
    signal layer5_out_27_dout : STD_LOGIC_VECTOR (14 downto 0);
    signal layer5_out_27_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer5_out_27_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer5_out_27_empty_n : STD_LOGIC;
    signal layer5_out_28_dout : STD_LOGIC_VECTOR (14 downto 0);
    signal layer5_out_28_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer5_out_28_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer5_out_28_empty_n : STD_LOGIC;
    signal layer5_out_29_dout : STD_LOGIC_VECTOR (14 downto 0);
    signal layer5_out_29_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer5_out_29_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer5_out_29_empty_n : STD_LOGIC;
    signal layer5_out_30_dout : STD_LOGIC_VECTOR (14 downto 0);
    signal layer5_out_30_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer5_out_30_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer5_out_30_empty_n : STD_LOGIC;
    signal layer5_out_31_dout : STD_LOGIC_VECTOR (14 downto 0);
    signal layer5_out_31_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer5_out_31_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer5_out_31_empty_n : STD_LOGIC;
    signal layer11_out_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer11_out_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer11_out_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer11_out_empty_n : STD_LOGIC;
    signal layer11_out_1_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer11_out_1_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer11_out_1_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer11_out_1_empty_n : STD_LOGIC;
    signal layer11_out_2_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer11_out_2_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer11_out_2_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer11_out_2_empty_n : STD_LOGIC;
    signal layer11_out_3_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer11_out_3_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer11_out_3_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer11_out_3_empty_n : STD_LOGIC;
    signal layer11_out_4_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer11_out_4_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer11_out_4_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer11_out_4_empty_n : STD_LOGIC;
    signal layer11_out_5_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer11_out_5_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer11_out_5_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer11_out_5_empty_n : STD_LOGIC;
    signal layer11_out_6_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer11_out_6_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer11_out_6_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer11_out_6_empty_n : STD_LOGIC;
    signal layer11_out_7_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer11_out_7_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer11_out_7_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer11_out_7_empty_n : STD_LOGIC;
    signal layer11_out_8_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer11_out_8_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer11_out_8_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer11_out_8_empty_n : STD_LOGIC;
    signal layer11_out_9_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer11_out_9_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer11_out_9_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer11_out_9_empty_n : STD_LOGIC;
    signal layer11_out_10_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer11_out_10_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer11_out_10_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer11_out_10_empty_n : STD_LOGIC;
    signal layer11_out_11_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer11_out_11_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer11_out_11_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer11_out_11_empty_n : STD_LOGIC;
    signal layer11_out_12_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer11_out_12_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer11_out_12_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer11_out_12_empty_n : STD_LOGIC;
    signal layer11_out_13_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer11_out_13_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer11_out_13_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer11_out_13_empty_n : STD_LOGIC;
    signal layer11_out_14_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer11_out_14_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer11_out_14_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer11_out_14_empty_n : STD_LOGIC;
    signal layer11_out_15_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer11_out_15_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer11_out_15_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer11_out_15_empty_n : STD_LOGIC;
    signal layer11_out_16_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer11_out_16_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer11_out_16_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer11_out_16_empty_n : STD_LOGIC;
    signal layer11_out_17_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer11_out_17_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer11_out_17_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer11_out_17_empty_n : STD_LOGIC;
    signal layer11_out_18_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer11_out_18_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer11_out_18_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer11_out_18_empty_n : STD_LOGIC;
    signal layer11_out_19_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer11_out_19_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer11_out_19_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer11_out_19_empty_n : STD_LOGIC;
    signal layer11_out_20_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer11_out_20_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer11_out_20_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer11_out_20_empty_n : STD_LOGIC;
    signal layer11_out_21_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer11_out_21_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer11_out_21_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer11_out_21_empty_n : STD_LOGIC;
    signal layer11_out_22_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer11_out_22_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer11_out_22_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer11_out_22_empty_n : STD_LOGIC;
    signal layer11_out_23_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer11_out_23_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer11_out_23_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer11_out_23_empty_n : STD_LOGIC;
    signal layer11_out_24_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer11_out_24_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer11_out_24_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer11_out_24_empty_n : STD_LOGIC;
    signal layer11_out_25_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer11_out_25_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer11_out_25_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer11_out_25_empty_n : STD_LOGIC;
    signal layer11_out_26_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer11_out_26_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer11_out_26_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer11_out_26_empty_n : STD_LOGIC;
    signal layer11_out_27_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer11_out_27_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer11_out_27_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer11_out_27_empty_n : STD_LOGIC;
    signal layer11_out_28_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer11_out_28_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer11_out_28_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer11_out_28_empty_n : STD_LOGIC;
    signal layer11_out_29_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer11_out_29_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer11_out_29_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer11_out_29_empty_n : STD_LOGIC;
    signal layer11_out_30_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer11_out_30_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer11_out_30_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer11_out_30_empty_n : STD_LOGIC;
    signal layer11_out_31_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer11_out_31_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer11_out_31_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer11_out_31_empty_n : STD_LOGIC;
    signal layer7_out_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer7_out_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer7_out_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer7_out_empty_n : STD_LOGIC;
    signal layer7_out_1_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer7_out_1_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer7_out_1_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer7_out_1_empty_n : STD_LOGIC;
    signal layer7_out_2_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer7_out_2_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer7_out_2_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer7_out_2_empty_n : STD_LOGIC;
    signal layer7_out_3_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer7_out_3_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer7_out_3_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer7_out_3_empty_n : STD_LOGIC;
    signal layer7_out_4_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer7_out_4_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer7_out_4_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer7_out_4_empty_n : STD_LOGIC;
    signal layer7_out_5_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer7_out_5_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer7_out_5_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer7_out_5_empty_n : STD_LOGIC;
    signal layer7_out_6_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer7_out_6_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer7_out_6_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer7_out_6_empty_n : STD_LOGIC;
    signal layer7_out_7_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer7_out_7_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer7_out_7_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer7_out_7_empty_n : STD_LOGIC;
    signal layer7_out_8_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer7_out_8_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer7_out_8_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer7_out_8_empty_n : STD_LOGIC;
    signal layer7_out_9_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer7_out_9_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer7_out_9_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer7_out_9_empty_n : STD_LOGIC;
    signal layer7_out_10_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer7_out_10_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer7_out_10_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer7_out_10_empty_n : STD_LOGIC;
    signal layer7_out_11_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer7_out_11_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer7_out_11_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer7_out_11_empty_n : STD_LOGIC;
    signal layer7_out_12_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer7_out_12_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer7_out_12_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer7_out_12_empty_n : STD_LOGIC;
    signal layer7_out_13_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer7_out_13_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer7_out_13_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer7_out_13_empty_n : STD_LOGIC;
    signal layer7_out_14_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer7_out_14_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer7_out_14_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer7_out_14_empty_n : STD_LOGIC;
    signal layer7_out_15_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer7_out_15_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer7_out_15_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer7_out_15_empty_n : STD_LOGIC;
    signal layer7_out_16_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer7_out_16_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer7_out_16_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer7_out_16_empty_n : STD_LOGIC;
    signal layer7_out_17_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer7_out_17_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer7_out_17_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer7_out_17_empty_n : STD_LOGIC;
    signal layer7_out_18_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer7_out_18_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer7_out_18_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer7_out_18_empty_n : STD_LOGIC;
    signal layer7_out_19_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer7_out_19_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer7_out_19_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer7_out_19_empty_n : STD_LOGIC;
    signal layer7_out_20_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer7_out_20_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer7_out_20_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer7_out_20_empty_n : STD_LOGIC;
    signal layer7_out_21_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer7_out_21_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer7_out_21_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer7_out_21_empty_n : STD_LOGIC;
    signal layer7_out_22_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer7_out_22_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer7_out_22_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer7_out_22_empty_n : STD_LOGIC;
    signal layer7_out_23_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer7_out_23_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer7_out_23_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer7_out_23_empty_n : STD_LOGIC;
    signal layer7_out_24_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer7_out_24_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer7_out_24_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer7_out_24_empty_n : STD_LOGIC;
    signal layer7_out_25_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer7_out_25_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer7_out_25_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer7_out_25_empty_n : STD_LOGIC;
    signal layer7_out_26_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer7_out_26_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer7_out_26_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer7_out_26_empty_n : STD_LOGIC;
    signal layer7_out_27_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer7_out_27_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer7_out_27_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer7_out_27_empty_n : STD_LOGIC;
    signal layer7_out_28_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer7_out_28_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer7_out_28_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer7_out_28_empty_n : STD_LOGIC;
    signal layer7_out_29_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer7_out_29_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer7_out_29_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer7_out_29_empty_n : STD_LOGIC;
    signal layer7_out_30_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer7_out_30_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer7_out_30_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer7_out_30_empty_n : STD_LOGIC;
    signal layer7_out_31_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer7_out_31_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer7_out_31_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer7_out_31_empty_n : STD_LOGIC;
    signal layer8_out_dout : STD_LOGIC_VECTOR (11 downto 0);
    signal layer8_out_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer8_out_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer8_out_empty_n : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component myproject_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        in_x_ap_vld : IN STD_LOGIC;
        in_x : IN STD_LOGIC_VECTOR (383 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_4 : OUT STD_LOGIC_VECTOR (14 downto 0);
        ap_return_5 : OUT STD_LOGIC_VECTOR (14 downto 0);
        ap_return_6 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_7 : OUT STD_LOGIC_VECTOR (14 downto 0);
        ap_return_8 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_9 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_10 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_11 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_12 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_13 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_14 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_15 : OUT STD_LOGIC_VECTOR (14 downto 0);
        ap_return_16 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_17 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_18 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_19 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_20 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_21 : OUT STD_LOGIC_VECTOR (14 downto 0);
        ap_return_22 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_23 : OUT STD_LOGIC_VECTOR (14 downto 0);
        ap_return_24 : OUT STD_LOGIC_VECTOR (14 downto 0);
        ap_return_25 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_26 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_27 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_28 : OUT STD_LOGIC_VECTOR (14 downto 0);
        ap_return_29 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_30 : OUT STD_LOGIC_VECTOR (14 downto 0);
        ap_return_31 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_32 : OUT STD_LOGIC_VECTOR (14 downto 0);
        ap_return_33 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_34 : OUT STD_LOGIC_VECTOR (14 downto 0);
        ap_return_35 : OUT STD_LOGIC_VECTOR (14 downto 0);
        ap_return_36 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_37 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_38 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_39 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_40 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_41 : OUT STD_LOGIC_VECTOR (14 downto 0);
        ap_return_42 : OUT STD_LOGIC_VECTOR (14 downto 0);
        ap_return_43 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_44 : OUT STD_LOGIC_VECTOR (14 downto 0);
        ap_return_45 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_46 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_47 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_48 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_49 : OUT STD_LOGIC_VECTOR (14 downto 0);
        ap_return_50 : OUT STD_LOGIC_VECTOR (14 downto 0);
        ap_return_51 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_52 : OUT STD_LOGIC_VECTOR (14 downto 0);
        ap_return_53 : OUT STD_LOGIC_VECTOR (14 downto 0);
        ap_return_54 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_55 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_56 : OUT STD_LOGIC_VECTOR (14 downto 0);
        ap_return_57 : OUT STD_LOGIC_VECTOR (14 downto 0);
        ap_return_58 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_59 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_60 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_61 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_62 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_63 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component myproject_normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        p_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read1 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read2 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read3 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read4 : IN STD_LOGIC_VECTOR (14 downto 0);
        p_read5 : IN STD_LOGIC_VECTOR (14 downto 0);
        p_read6 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read7 : IN STD_LOGIC_VECTOR (14 downto 0);
        p_read8 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read9 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read10 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read11 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read12 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read13 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read14 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read15 : IN STD_LOGIC_VECTOR (14 downto 0);
        p_read16 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read17 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read18 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read19 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read20 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read21 : IN STD_LOGIC_VECTOR (14 downto 0);
        p_read22 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read23 : IN STD_LOGIC_VECTOR (14 downto 0);
        p_read24 : IN STD_LOGIC_VECTOR (14 downto 0);
        p_read25 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read26 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read27 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read28 : IN STD_LOGIC_VECTOR (14 downto 0);
        p_read29 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read30 : IN STD_LOGIC_VECTOR (14 downto 0);
        p_read31 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read32 : IN STD_LOGIC_VECTOR (14 downto 0);
        p_read33 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read34 : IN STD_LOGIC_VECTOR (14 downto 0);
        p_read35 : IN STD_LOGIC_VECTOR (14 downto 0);
        p_read36 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read37 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read38 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read39 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read40 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read41 : IN STD_LOGIC_VECTOR (14 downto 0);
        p_read42 : IN STD_LOGIC_VECTOR (14 downto 0);
        p_read43 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read44 : IN STD_LOGIC_VECTOR (14 downto 0);
        p_read45 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read46 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read47 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read48 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read49 : IN STD_LOGIC_VECTOR (14 downto 0);
        p_read50 : IN STD_LOGIC_VECTOR (14 downto 0);
        p_read51 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read52 : IN STD_LOGIC_VECTOR (14 downto 0);
        p_read53 : IN STD_LOGIC_VECTOR (14 downto 0);
        p_read54 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read55 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read56 : IN STD_LOGIC_VECTOR (14 downto 0);
        p_read57 : IN STD_LOGIC_VECTOR (14 downto 0);
        p_read58 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read59 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read60 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read61 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read62 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read63 : IN STD_LOGIC_VECTOR (15 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_4 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_5 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_6 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_7 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_8 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_9 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_10 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_11 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_12 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_13 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_14 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_15 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_16 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_17 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_18 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_19 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_20 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_21 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_22 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_23 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_24 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_25 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_26 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_27 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_28 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_29 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_30 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_31 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_32 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_33 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_34 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_35 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_36 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_37 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_38 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_39 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_40 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_41 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_42 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_43 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_44 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_45 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_46 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_47 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_48 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_49 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_50 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_51 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_52 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_53 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_54 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_55 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_56 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_57 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_58 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_59 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_60 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_61 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_62 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_63 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        p_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read1 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read2 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read3 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read4 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read5 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read6 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read7 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read8 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read9 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read10 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read11 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read12 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read13 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read14 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read15 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read16 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read17 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read18 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read19 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read20 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read21 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read22 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read23 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read24 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read25 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read26 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read27 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read28 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read29 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read30 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read31 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read32 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read33 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read34 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read35 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read36 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read37 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read38 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read39 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read40 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read41 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read42 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read43 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read44 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read45 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read46 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read47 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read48 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read49 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read50 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read51 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read52 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read53 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read54 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read55 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read56 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read57 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read58 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read59 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read60 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read61 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read62 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read63 : IN STD_LOGIC_VECTOR (15 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_4 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_5 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_6 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_7 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_8 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_9 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_10 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_11 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_12 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_13 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_14 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_15 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_16 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_17 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_18 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_19 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_20 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_21 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_22 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_23 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_24 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_25 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_26 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_27 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_28 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_29 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_30 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_31 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_32 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_33 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_34 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_35 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_36 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_37 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_38 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_39 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_40 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_41 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_42 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_43 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_44 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_45 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_46 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_47 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_48 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_49 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_50 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_51 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_52 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_53 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_54 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_55 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_56 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_57 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_58 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_59 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_60 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_61 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_62 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_63 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component myproject_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        p_read : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read1 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read2 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read3 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read4 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read5 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read6 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read7 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read8 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read9 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read10 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read11 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read12 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read13 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read14 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read15 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read16 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read17 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read18 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read19 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read20 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read21 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read22 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read23 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read24 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read25 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read26 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read27 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read28 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read29 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read30 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read31 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read32 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read33 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read34 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read35 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read36 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read37 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read38 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read39 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read40 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read41 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read42 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read43 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read44 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read45 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read46 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read47 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read48 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read49 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read50 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read51 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read52 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read53 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read54 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read55 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read56 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read57 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read58 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read59 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read60 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read61 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read62 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read63 : IN STD_LOGIC_VECTOR (7 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (14 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (14 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (14 downto 0);
        ap_return_4 : OUT STD_LOGIC_VECTOR (14 downto 0);
        ap_return_5 : OUT STD_LOGIC_VECTOR (14 downto 0);
        ap_return_6 : OUT STD_LOGIC_VECTOR (14 downto 0);
        ap_return_7 : OUT STD_LOGIC_VECTOR (14 downto 0);
        ap_return_8 : OUT STD_LOGIC_VECTOR (14 downto 0);
        ap_return_9 : OUT STD_LOGIC_VECTOR (14 downto 0);
        ap_return_10 : OUT STD_LOGIC_VECTOR (14 downto 0);
        ap_return_11 : OUT STD_LOGIC_VECTOR (14 downto 0);
        ap_return_12 : OUT STD_LOGIC_VECTOR (14 downto 0);
        ap_return_13 : OUT STD_LOGIC_VECTOR (14 downto 0);
        ap_return_14 : OUT STD_LOGIC_VECTOR (14 downto 0);
        ap_return_15 : OUT STD_LOGIC_VECTOR (14 downto 0);
        ap_return_16 : OUT STD_LOGIC_VECTOR (14 downto 0);
        ap_return_17 : OUT STD_LOGIC_VECTOR (14 downto 0);
        ap_return_18 : OUT STD_LOGIC_VECTOR (14 downto 0);
        ap_return_19 : OUT STD_LOGIC_VECTOR (14 downto 0);
        ap_return_20 : OUT STD_LOGIC_VECTOR (14 downto 0);
        ap_return_21 : OUT STD_LOGIC_VECTOR (14 downto 0);
        ap_return_22 : OUT STD_LOGIC_VECTOR (14 downto 0);
        ap_return_23 : OUT STD_LOGIC_VECTOR (14 downto 0);
        ap_return_24 : OUT STD_LOGIC_VECTOR (14 downto 0);
        ap_return_25 : OUT STD_LOGIC_VECTOR (14 downto 0);
        ap_return_26 : OUT STD_LOGIC_VECTOR (14 downto 0);
        ap_return_27 : OUT STD_LOGIC_VECTOR (14 downto 0);
        ap_return_28 : OUT STD_LOGIC_VECTOR (14 downto 0);
        ap_return_29 : OUT STD_LOGIC_VECTOR (14 downto 0);
        ap_return_30 : OUT STD_LOGIC_VECTOR (14 downto 0);
        ap_return_31 : OUT STD_LOGIC_VECTOR (14 downto 0) );
    end component;


    component myproject_normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        p_read : IN STD_LOGIC_VECTOR (14 downto 0);
        p_read1 : IN STD_LOGIC_VECTOR (14 downto 0);
        p_read2 : IN STD_LOGIC_VECTOR (14 downto 0);
        p_read3 : IN STD_LOGIC_VECTOR (14 downto 0);
        p_read4 : IN STD_LOGIC_VECTOR (14 downto 0);
        p_read5 : IN STD_LOGIC_VECTOR (14 downto 0);
        p_read6 : IN STD_LOGIC_VECTOR (14 downto 0);
        p_read7 : IN STD_LOGIC_VECTOR (14 downto 0);
        p_read8 : IN STD_LOGIC_VECTOR (14 downto 0);
        p_read9 : IN STD_LOGIC_VECTOR (14 downto 0);
        p_read10 : IN STD_LOGIC_VECTOR (14 downto 0);
        p_read11 : IN STD_LOGIC_VECTOR (14 downto 0);
        p_read12 : IN STD_LOGIC_VECTOR (14 downto 0);
        p_read13 : IN STD_LOGIC_VECTOR (14 downto 0);
        p_read14 : IN STD_LOGIC_VECTOR (14 downto 0);
        p_read15 : IN STD_LOGIC_VECTOR (14 downto 0);
        p_read16 : IN STD_LOGIC_VECTOR (14 downto 0);
        p_read17 : IN STD_LOGIC_VECTOR (14 downto 0);
        p_read18 : IN STD_LOGIC_VECTOR (14 downto 0);
        p_read19 : IN STD_LOGIC_VECTOR (14 downto 0);
        p_read20 : IN STD_LOGIC_VECTOR (14 downto 0);
        p_read21 : IN STD_LOGIC_VECTOR (14 downto 0);
        p_read22 : IN STD_LOGIC_VECTOR (14 downto 0);
        p_read23 : IN STD_LOGIC_VECTOR (14 downto 0);
        p_read24 : IN STD_LOGIC_VECTOR (14 downto 0);
        p_read25 : IN STD_LOGIC_VECTOR (14 downto 0);
        p_read26 : IN STD_LOGIC_VECTOR (14 downto 0);
        p_read27 : IN STD_LOGIC_VECTOR (14 downto 0);
        p_read28 : IN STD_LOGIC_VECTOR (14 downto 0);
        p_read29 : IN STD_LOGIC_VECTOR (14 downto 0);
        p_read30 : IN STD_LOGIC_VECTOR (14 downto 0);
        p_read31 : IN STD_LOGIC_VECTOR (14 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_4 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_5 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_6 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_7 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_8 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_9 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_10 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_11 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_12 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_13 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_14 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_15 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_16 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_17 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_18 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_19 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_20 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_21 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_22 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_23 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_24 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_25 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_26 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_27 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_28 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_29 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_30 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_31 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        p_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read1 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read2 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read3 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read4 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read5 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read6 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read7 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read8 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read9 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read10 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read11 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read12 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read13 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read14 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read15 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read16 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read17 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read18 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read19 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read20 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read21 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read22 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read23 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read24 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read25 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read26 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read27 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read28 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read29 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read30 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read31 : IN STD_LOGIC_VECTOR (15 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_4 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_5 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_6 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_7 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_8 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_9 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_10 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_11 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_12 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_13 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_14 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_15 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_16 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_17 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_18 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_19 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_20 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_21 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_22 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_23 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_24 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_25 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_26 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_27 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_28 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_29 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_30 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_31 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component myproject_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config8_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        p_read : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read1 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read2 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read3 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read4 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read5 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read6 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read7 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read8 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read9 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read10 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read11 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read12 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read13 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read14 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read15 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read16 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read17 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read18 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read19 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read20 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read21 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read22 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read23 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read24 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read25 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read26 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read27 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read28 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read29 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read30 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read31 : IN STD_LOGIC_VECTOR (7 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (11 downto 0) );
    end component;


    component myproject_linear_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_linear_config9_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_ce : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        p_read : IN STD_LOGIC_VECTOR (11 downto 0);
        layer9_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        layer9_out_ap_vld : OUT STD_LOGIC );
    end component;


    component myproject_fifo_w16_d2_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (15 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (15 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (1 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (1 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component myproject_fifo_w15_d2_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (14 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (14 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (1 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (1 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component myproject_fifo_w8_d2_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (1 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (1 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component myproject_fifo_w12_d2_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (11 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (11 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (1 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (1 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;



begin
    dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0 : component myproject_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_start,
        ap_done => dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_done,
        ap_continue => dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_continue,
        ap_idle => dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_idle,
        ap_ready => dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_ready,
        in_x_ap_vld => in_x_ap_vld,
        in_x => in_x,
        ap_return_0 => dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_0,
        ap_return_1 => dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_1,
        ap_return_2 => dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_2,
        ap_return_3 => dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_3,
        ap_return_4 => dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_4,
        ap_return_5 => dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_5,
        ap_return_6 => dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_6,
        ap_return_7 => dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_7,
        ap_return_8 => dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_8,
        ap_return_9 => dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_9,
        ap_return_10 => dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_10,
        ap_return_11 => dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_11,
        ap_return_12 => dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_12,
        ap_return_13 => dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_13,
        ap_return_14 => dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_14,
        ap_return_15 => dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_15,
        ap_return_16 => dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_16,
        ap_return_17 => dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_17,
        ap_return_18 => dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_18,
        ap_return_19 => dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_19,
        ap_return_20 => dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_20,
        ap_return_21 => dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_21,
        ap_return_22 => dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_22,
        ap_return_23 => dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_23,
        ap_return_24 => dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_24,
        ap_return_25 => dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_25,
        ap_return_26 => dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_26,
        ap_return_27 => dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_27,
        ap_return_28 => dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_28,
        ap_return_29 => dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_29,
        ap_return_30 => dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_30,
        ap_return_31 => dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_31,
        ap_return_32 => dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_32,
        ap_return_33 => dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_33,
        ap_return_34 => dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_34,
        ap_return_35 => dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_35,
        ap_return_36 => dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_36,
        ap_return_37 => dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_37,
        ap_return_38 => dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_38,
        ap_return_39 => dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_39,
        ap_return_40 => dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_40,
        ap_return_41 => dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_41,
        ap_return_42 => dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_42,
        ap_return_43 => dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_43,
        ap_return_44 => dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_44,
        ap_return_45 => dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_45,
        ap_return_46 => dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_46,
        ap_return_47 => dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_47,
        ap_return_48 => dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_48,
        ap_return_49 => dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_49,
        ap_return_50 => dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_50,
        ap_return_51 => dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_51,
        ap_return_52 => dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_52,
        ap_return_53 => dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_53,
        ap_return_54 => dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_54,
        ap_return_55 => dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_55,
        ap_return_56 => dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_56,
        ap_return_57 => dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_57,
        ap_return_58 => dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_58,
        ap_return_59 => dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_59,
        ap_return_60 => dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_60,
        ap_return_61 => dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_61,
        ap_return_62 => dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_62,
        ap_return_63 => dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_63);

    normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0 : component myproject_normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_start,
        ap_done => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done,
        ap_continue => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_continue,
        ap_idle => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_idle,
        ap_ready => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_ready,
        p_read => layer2_out_dout,
        p_read1 => layer2_out_1_dout,
        p_read2 => layer2_out_2_dout,
        p_read3 => layer2_out_3_dout,
        p_read4 => layer2_out_4_dout,
        p_read5 => layer2_out_5_dout,
        p_read6 => layer2_out_6_dout,
        p_read7 => layer2_out_7_dout,
        p_read8 => layer2_out_8_dout,
        p_read9 => layer2_out_9_dout,
        p_read10 => layer2_out_10_dout,
        p_read11 => layer2_out_11_dout,
        p_read12 => layer2_out_12_dout,
        p_read13 => layer2_out_13_dout,
        p_read14 => layer2_out_14_dout,
        p_read15 => layer2_out_15_dout,
        p_read16 => layer2_out_16_dout,
        p_read17 => layer2_out_17_dout,
        p_read18 => layer2_out_18_dout,
        p_read19 => layer2_out_19_dout,
        p_read20 => layer2_out_20_dout,
        p_read21 => layer2_out_21_dout,
        p_read22 => layer2_out_22_dout,
        p_read23 => layer2_out_23_dout,
        p_read24 => layer2_out_24_dout,
        p_read25 => layer2_out_25_dout,
        p_read26 => layer2_out_26_dout,
        p_read27 => layer2_out_27_dout,
        p_read28 => layer2_out_28_dout,
        p_read29 => layer2_out_29_dout,
        p_read30 => layer2_out_30_dout,
        p_read31 => layer2_out_31_dout,
        p_read32 => layer2_out_32_dout,
        p_read33 => layer2_out_33_dout,
        p_read34 => layer2_out_34_dout,
        p_read35 => layer2_out_35_dout,
        p_read36 => layer2_out_36_dout,
        p_read37 => layer2_out_37_dout,
        p_read38 => layer2_out_38_dout,
        p_read39 => layer2_out_39_dout,
        p_read40 => layer2_out_40_dout,
        p_read41 => layer2_out_41_dout,
        p_read42 => layer2_out_42_dout,
        p_read43 => layer2_out_43_dout,
        p_read44 => layer2_out_44_dout,
        p_read45 => layer2_out_45_dout,
        p_read46 => layer2_out_46_dout,
        p_read47 => layer2_out_47_dout,
        p_read48 => layer2_out_48_dout,
        p_read49 => layer2_out_49_dout,
        p_read50 => layer2_out_50_dout,
        p_read51 => layer2_out_51_dout,
        p_read52 => layer2_out_52_dout,
        p_read53 => layer2_out_53_dout,
        p_read54 => layer2_out_54_dout,
        p_read55 => layer2_out_55_dout,
        p_read56 => layer2_out_56_dout,
        p_read57 => layer2_out_57_dout,
        p_read58 => layer2_out_58_dout,
        p_read59 => layer2_out_59_dout,
        p_read60 => layer2_out_60_dout,
        p_read61 => layer2_out_61_dout,
        p_read62 => layer2_out_62_dout,
        p_read63 => layer2_out_63_dout,
        ap_return_0 => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_0,
        ap_return_1 => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_1,
        ap_return_2 => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_2,
        ap_return_3 => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_3,
        ap_return_4 => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_4,
        ap_return_5 => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_5,
        ap_return_6 => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_6,
        ap_return_7 => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_7,
        ap_return_8 => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_8,
        ap_return_9 => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_9,
        ap_return_10 => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_10,
        ap_return_11 => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_11,
        ap_return_12 => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_12,
        ap_return_13 => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_13,
        ap_return_14 => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_14,
        ap_return_15 => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_15,
        ap_return_16 => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_16,
        ap_return_17 => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_17,
        ap_return_18 => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_18,
        ap_return_19 => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_19,
        ap_return_20 => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_20,
        ap_return_21 => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_21,
        ap_return_22 => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_22,
        ap_return_23 => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_23,
        ap_return_24 => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_24,
        ap_return_25 => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_25,
        ap_return_26 => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_26,
        ap_return_27 => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_27,
        ap_return_28 => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_28,
        ap_return_29 => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_29,
        ap_return_30 => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_30,
        ap_return_31 => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_31,
        ap_return_32 => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_32,
        ap_return_33 => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_33,
        ap_return_34 => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_34,
        ap_return_35 => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_35,
        ap_return_36 => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_36,
        ap_return_37 => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_37,
        ap_return_38 => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_38,
        ap_return_39 => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_39,
        ap_return_40 => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_40,
        ap_return_41 => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_41,
        ap_return_42 => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_42,
        ap_return_43 => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_43,
        ap_return_44 => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_44,
        ap_return_45 => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_45,
        ap_return_46 => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_46,
        ap_return_47 => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_47,
        ap_return_48 => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_48,
        ap_return_49 => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_49,
        ap_return_50 => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_50,
        ap_return_51 => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_51,
        ap_return_52 => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_52,
        ap_return_53 => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_53,
        ap_return_54 => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_54,
        ap_return_55 => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_55,
        ap_return_56 => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_56,
        ap_return_57 => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_57,
        ap_return_58 => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_58,
        ap_return_59 => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_59,
        ap_return_60 => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_60,
        ap_return_61 => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_61,
        ap_return_62 => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_62,
        ap_return_63 => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_63);

    relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0 : component myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_start,
        ap_done => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_done,
        ap_continue => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_continue,
        ap_idle => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_idle,
        ap_ready => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_ready,
        p_read => layer10_out_dout,
        p_read1 => layer10_out_1_dout,
        p_read2 => layer10_out_2_dout,
        p_read3 => layer10_out_3_dout,
        p_read4 => layer10_out_4_dout,
        p_read5 => layer10_out_5_dout,
        p_read6 => layer10_out_6_dout,
        p_read7 => layer10_out_7_dout,
        p_read8 => layer10_out_8_dout,
        p_read9 => layer10_out_9_dout,
        p_read10 => layer10_out_10_dout,
        p_read11 => layer10_out_11_dout,
        p_read12 => layer10_out_12_dout,
        p_read13 => layer10_out_13_dout,
        p_read14 => layer10_out_14_dout,
        p_read15 => layer10_out_15_dout,
        p_read16 => layer10_out_16_dout,
        p_read17 => layer10_out_17_dout,
        p_read18 => layer10_out_18_dout,
        p_read19 => layer10_out_19_dout,
        p_read20 => layer10_out_20_dout,
        p_read21 => layer10_out_21_dout,
        p_read22 => layer10_out_22_dout,
        p_read23 => layer10_out_23_dout,
        p_read24 => layer10_out_24_dout,
        p_read25 => layer10_out_25_dout,
        p_read26 => layer10_out_26_dout,
        p_read27 => layer10_out_27_dout,
        p_read28 => layer10_out_28_dout,
        p_read29 => layer10_out_29_dout,
        p_read30 => layer10_out_30_dout,
        p_read31 => layer10_out_31_dout,
        p_read32 => layer10_out_32_dout,
        p_read33 => layer10_out_33_dout,
        p_read34 => layer10_out_34_dout,
        p_read35 => layer10_out_35_dout,
        p_read36 => layer10_out_36_dout,
        p_read37 => layer10_out_37_dout,
        p_read38 => layer10_out_38_dout,
        p_read39 => layer10_out_39_dout,
        p_read40 => layer10_out_40_dout,
        p_read41 => layer10_out_41_dout,
        p_read42 => layer10_out_42_dout,
        p_read43 => layer10_out_43_dout,
        p_read44 => layer10_out_44_dout,
        p_read45 => layer10_out_45_dout,
        p_read46 => layer10_out_46_dout,
        p_read47 => layer10_out_47_dout,
        p_read48 => layer10_out_48_dout,
        p_read49 => layer10_out_49_dout,
        p_read50 => layer10_out_50_dout,
        p_read51 => layer10_out_51_dout,
        p_read52 => layer10_out_52_dout,
        p_read53 => layer10_out_53_dout,
        p_read54 => layer10_out_54_dout,
        p_read55 => layer10_out_55_dout,
        p_read56 => layer10_out_56_dout,
        p_read57 => layer10_out_57_dout,
        p_read58 => layer10_out_58_dout,
        p_read59 => layer10_out_59_dout,
        p_read60 => layer10_out_60_dout,
        p_read61 => layer10_out_61_dout,
        p_read62 => layer10_out_62_dout,
        p_read63 => layer10_out_63_dout,
        ap_return_0 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_0,
        ap_return_1 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_1,
        ap_return_2 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_2,
        ap_return_3 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_3,
        ap_return_4 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_4,
        ap_return_5 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_5,
        ap_return_6 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_6,
        ap_return_7 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_7,
        ap_return_8 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_8,
        ap_return_9 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_9,
        ap_return_10 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_10,
        ap_return_11 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_11,
        ap_return_12 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_12,
        ap_return_13 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_13,
        ap_return_14 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_14,
        ap_return_15 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_15,
        ap_return_16 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_16,
        ap_return_17 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_17,
        ap_return_18 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_18,
        ap_return_19 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_19,
        ap_return_20 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_20,
        ap_return_21 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_21,
        ap_return_22 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_22,
        ap_return_23 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_23,
        ap_return_24 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_24,
        ap_return_25 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_25,
        ap_return_26 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_26,
        ap_return_27 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_27,
        ap_return_28 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_28,
        ap_return_29 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_29,
        ap_return_30 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_30,
        ap_return_31 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_31,
        ap_return_32 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_32,
        ap_return_33 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_33,
        ap_return_34 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_34,
        ap_return_35 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_35,
        ap_return_36 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_36,
        ap_return_37 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_37,
        ap_return_38 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_38,
        ap_return_39 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_39,
        ap_return_40 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_40,
        ap_return_41 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_41,
        ap_return_42 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_42,
        ap_return_43 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_43,
        ap_return_44 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_44,
        ap_return_45 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_45,
        ap_return_46 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_46,
        ap_return_47 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_47,
        ap_return_48 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_48,
        ap_return_49 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_49,
        ap_return_50 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_50,
        ap_return_51 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_51,
        ap_return_52 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_52,
        ap_return_53 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_53,
        ap_return_54 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_54,
        ap_return_55 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_55,
        ap_return_56 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_56,
        ap_return_57 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_57,
        ap_return_58 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_58,
        ap_return_59 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_59,
        ap_return_60 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_60,
        ap_return_61 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_61,
        ap_return_62 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_62,
        ap_return_63 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_63);

    dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0 : component myproject_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_start,
        ap_done => dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_done,
        ap_continue => dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_continue,
        ap_idle => dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_idle,
        ap_ready => dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_ready,
        p_read => layer4_out_dout,
        p_read1 => layer4_out_1_dout,
        p_read2 => layer4_out_2_dout,
        p_read3 => layer4_out_3_dout,
        p_read4 => layer4_out_4_dout,
        p_read5 => layer4_out_5_dout,
        p_read6 => layer4_out_6_dout,
        p_read7 => layer4_out_7_dout,
        p_read8 => layer4_out_8_dout,
        p_read9 => layer4_out_9_dout,
        p_read10 => layer4_out_10_dout,
        p_read11 => layer4_out_11_dout,
        p_read12 => layer4_out_12_dout,
        p_read13 => layer4_out_13_dout,
        p_read14 => layer4_out_14_dout,
        p_read15 => layer4_out_15_dout,
        p_read16 => layer4_out_16_dout,
        p_read17 => layer4_out_17_dout,
        p_read18 => layer4_out_18_dout,
        p_read19 => layer4_out_19_dout,
        p_read20 => layer4_out_20_dout,
        p_read21 => layer4_out_21_dout,
        p_read22 => layer4_out_22_dout,
        p_read23 => layer4_out_23_dout,
        p_read24 => layer4_out_24_dout,
        p_read25 => layer4_out_25_dout,
        p_read26 => layer4_out_26_dout,
        p_read27 => layer4_out_27_dout,
        p_read28 => layer4_out_28_dout,
        p_read29 => layer4_out_29_dout,
        p_read30 => layer4_out_30_dout,
        p_read31 => layer4_out_31_dout,
        p_read32 => layer4_out_32_dout,
        p_read33 => layer4_out_33_dout,
        p_read34 => layer4_out_34_dout,
        p_read35 => layer4_out_35_dout,
        p_read36 => layer4_out_36_dout,
        p_read37 => layer4_out_37_dout,
        p_read38 => layer4_out_38_dout,
        p_read39 => layer4_out_39_dout,
        p_read40 => layer4_out_40_dout,
        p_read41 => layer4_out_41_dout,
        p_read42 => layer4_out_42_dout,
        p_read43 => layer4_out_43_dout,
        p_read44 => layer4_out_44_dout,
        p_read45 => layer4_out_45_dout,
        p_read46 => layer4_out_46_dout,
        p_read47 => layer4_out_47_dout,
        p_read48 => layer4_out_48_dout,
        p_read49 => layer4_out_49_dout,
        p_read50 => layer4_out_50_dout,
        p_read51 => layer4_out_51_dout,
        p_read52 => layer4_out_52_dout,
        p_read53 => layer4_out_53_dout,
        p_read54 => layer4_out_54_dout,
        p_read55 => layer4_out_55_dout,
        p_read56 => layer4_out_56_dout,
        p_read57 => layer4_out_57_dout,
        p_read58 => layer4_out_58_dout,
        p_read59 => layer4_out_59_dout,
        p_read60 => layer4_out_60_dout,
        p_read61 => layer4_out_61_dout,
        p_read62 => layer4_out_62_dout,
        p_read63 => layer4_out_63_dout,
        ap_return_0 => dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_return_0,
        ap_return_1 => dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_return_1,
        ap_return_2 => dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_return_2,
        ap_return_3 => dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_return_3,
        ap_return_4 => dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_return_4,
        ap_return_5 => dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_return_5,
        ap_return_6 => dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_return_6,
        ap_return_7 => dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_return_7,
        ap_return_8 => dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_return_8,
        ap_return_9 => dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_return_9,
        ap_return_10 => dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_return_10,
        ap_return_11 => dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_return_11,
        ap_return_12 => dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_return_12,
        ap_return_13 => dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_return_13,
        ap_return_14 => dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_return_14,
        ap_return_15 => dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_return_15,
        ap_return_16 => dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_return_16,
        ap_return_17 => dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_return_17,
        ap_return_18 => dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_return_18,
        ap_return_19 => dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_return_19,
        ap_return_20 => dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_return_20,
        ap_return_21 => dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_return_21,
        ap_return_22 => dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_return_22,
        ap_return_23 => dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_return_23,
        ap_return_24 => dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_return_24,
        ap_return_25 => dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_return_25,
        ap_return_26 => dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_return_26,
        ap_return_27 => dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_return_27,
        ap_return_28 => dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_return_28,
        ap_return_29 => dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_return_29,
        ap_return_30 => dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_return_30,
        ap_return_31 => dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_return_31);

    normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0 : component myproject_normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_start,
        ap_done => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_done,
        ap_continue => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_continue,
        ap_idle => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_idle,
        ap_ready => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_ready,
        p_read => layer5_out_dout,
        p_read1 => layer5_out_1_dout,
        p_read2 => layer5_out_2_dout,
        p_read3 => layer5_out_3_dout,
        p_read4 => layer5_out_4_dout,
        p_read5 => layer5_out_5_dout,
        p_read6 => layer5_out_6_dout,
        p_read7 => layer5_out_7_dout,
        p_read8 => layer5_out_8_dout,
        p_read9 => layer5_out_9_dout,
        p_read10 => layer5_out_10_dout,
        p_read11 => layer5_out_11_dout,
        p_read12 => layer5_out_12_dout,
        p_read13 => layer5_out_13_dout,
        p_read14 => layer5_out_14_dout,
        p_read15 => layer5_out_15_dout,
        p_read16 => layer5_out_16_dout,
        p_read17 => layer5_out_17_dout,
        p_read18 => layer5_out_18_dout,
        p_read19 => layer5_out_19_dout,
        p_read20 => layer5_out_20_dout,
        p_read21 => layer5_out_21_dout,
        p_read22 => layer5_out_22_dout,
        p_read23 => layer5_out_23_dout,
        p_read24 => layer5_out_24_dout,
        p_read25 => layer5_out_25_dout,
        p_read26 => layer5_out_26_dout,
        p_read27 => layer5_out_27_dout,
        p_read28 => layer5_out_28_dout,
        p_read29 => layer5_out_29_dout,
        p_read30 => layer5_out_30_dout,
        p_read31 => layer5_out_31_dout,
        ap_return_0 => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_return_0,
        ap_return_1 => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_return_1,
        ap_return_2 => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_return_2,
        ap_return_3 => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_return_3,
        ap_return_4 => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_return_4,
        ap_return_5 => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_return_5,
        ap_return_6 => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_return_6,
        ap_return_7 => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_return_7,
        ap_return_8 => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_return_8,
        ap_return_9 => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_return_9,
        ap_return_10 => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_return_10,
        ap_return_11 => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_return_11,
        ap_return_12 => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_return_12,
        ap_return_13 => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_return_13,
        ap_return_14 => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_return_14,
        ap_return_15 => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_return_15,
        ap_return_16 => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_return_16,
        ap_return_17 => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_return_17,
        ap_return_18 => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_return_18,
        ap_return_19 => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_return_19,
        ap_return_20 => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_return_20,
        ap_return_21 => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_return_21,
        ap_return_22 => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_return_22,
        ap_return_23 => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_return_23,
        ap_return_24 => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_return_24,
        ap_return_25 => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_return_25,
        ap_return_26 => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_return_26,
        ap_return_27 => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_return_27,
        ap_return_28 => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_return_28,
        ap_return_29 => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_return_29,
        ap_return_30 => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_return_30,
        ap_return_31 => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_return_31);

    relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0 : component myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_start,
        ap_done => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_done,
        ap_continue => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_continue,
        ap_idle => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_idle,
        ap_ready => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_ready,
        p_read => layer11_out_dout,
        p_read1 => layer11_out_1_dout,
        p_read2 => layer11_out_2_dout,
        p_read3 => layer11_out_3_dout,
        p_read4 => layer11_out_4_dout,
        p_read5 => layer11_out_5_dout,
        p_read6 => layer11_out_6_dout,
        p_read7 => layer11_out_7_dout,
        p_read8 => layer11_out_8_dout,
        p_read9 => layer11_out_9_dout,
        p_read10 => layer11_out_10_dout,
        p_read11 => layer11_out_11_dout,
        p_read12 => layer11_out_12_dout,
        p_read13 => layer11_out_13_dout,
        p_read14 => layer11_out_14_dout,
        p_read15 => layer11_out_15_dout,
        p_read16 => layer11_out_16_dout,
        p_read17 => layer11_out_17_dout,
        p_read18 => layer11_out_18_dout,
        p_read19 => layer11_out_19_dout,
        p_read20 => layer11_out_20_dout,
        p_read21 => layer11_out_21_dout,
        p_read22 => layer11_out_22_dout,
        p_read23 => layer11_out_23_dout,
        p_read24 => layer11_out_24_dout,
        p_read25 => layer11_out_25_dout,
        p_read26 => layer11_out_26_dout,
        p_read27 => layer11_out_27_dout,
        p_read28 => layer11_out_28_dout,
        p_read29 => layer11_out_29_dout,
        p_read30 => layer11_out_30_dout,
        p_read31 => layer11_out_31_dout,
        ap_return_0 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_return_0,
        ap_return_1 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_return_1,
        ap_return_2 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_return_2,
        ap_return_3 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_return_3,
        ap_return_4 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_return_4,
        ap_return_5 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_return_5,
        ap_return_6 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_return_6,
        ap_return_7 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_return_7,
        ap_return_8 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_return_8,
        ap_return_9 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_return_9,
        ap_return_10 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_return_10,
        ap_return_11 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_return_11,
        ap_return_12 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_return_12,
        ap_return_13 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_return_13,
        ap_return_14 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_return_14,
        ap_return_15 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_return_15,
        ap_return_16 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_return_16,
        ap_return_17 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_return_17,
        ap_return_18 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_return_18,
        ap_return_19 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_return_19,
        ap_return_20 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_return_20,
        ap_return_21 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_return_21,
        ap_return_22 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_return_22,
        ap_return_23 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_return_23,
        ap_return_24 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_return_24,
        ap_return_25 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_return_25,
        ap_return_26 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_return_26,
        ap_return_27 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_return_27,
        ap_return_28 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_return_28,
        ap_return_29 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_return_29,
        ap_return_30 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_return_30,
        ap_return_31 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_return_31);

    dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config8_U0 : component myproject_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config8_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config8_U0_ap_start,
        ap_done => dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config8_U0_ap_done,
        ap_continue => dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config8_U0_ap_continue,
        ap_idle => dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config8_U0_ap_idle,
        ap_ready => dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config8_U0_ap_ready,
        p_read => layer7_out_dout,
        p_read1 => layer7_out_1_dout,
        p_read2 => layer7_out_2_dout,
        p_read3 => layer7_out_3_dout,
        p_read4 => layer7_out_4_dout,
        p_read5 => layer7_out_5_dout,
        p_read6 => layer7_out_6_dout,
        p_read7 => layer7_out_7_dout,
        p_read8 => layer7_out_8_dout,
        p_read9 => layer7_out_9_dout,
        p_read10 => layer7_out_10_dout,
        p_read11 => layer7_out_11_dout,
        p_read12 => layer7_out_12_dout,
        p_read13 => layer7_out_13_dout,
        p_read14 => layer7_out_14_dout,
        p_read15 => layer7_out_15_dout,
        p_read16 => layer7_out_16_dout,
        p_read17 => layer7_out_17_dout,
        p_read18 => layer7_out_18_dout,
        p_read19 => layer7_out_19_dout,
        p_read20 => layer7_out_20_dout,
        p_read21 => layer7_out_21_dout,
        p_read22 => layer7_out_22_dout,
        p_read23 => layer7_out_23_dout,
        p_read24 => layer7_out_24_dout,
        p_read25 => layer7_out_25_dout,
        p_read26 => layer7_out_26_dout,
        p_read27 => layer7_out_27_dout,
        p_read28 => layer7_out_28_dout,
        p_read29 => layer7_out_29_dout,
        p_read30 => layer7_out_30_dout,
        p_read31 => layer7_out_31_dout,
        ap_return => dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config8_U0_ap_return);

    linear_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_linear_config9_U0 : component myproject_linear_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_linear_config9_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => linear_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_linear_config9_U0_ap_start,
        ap_done => linear_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_linear_config9_U0_ap_done,
        ap_continue => linear_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_linear_config9_U0_ap_continue,
        ap_ce => ap_const_logic_1,
        ap_idle => linear_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_linear_config9_U0_ap_idle,
        ap_ready => linear_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_linear_config9_U0_ap_ready,
        p_read => layer8_out_dout,
        layer9_out => linear_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_linear_config9_U0_layer9_out,
        layer9_out_ap_vld => linear_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_linear_config9_U0_layer9_out_ap_vld);

    layer2_out_U : component myproject_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_0,
        if_full_n => layer2_out_full_n,
        if_write => ap_channel_done_layer2_out,
        if_dout => layer2_out_dout,
        if_num_data_valid => layer2_out_num_data_valid,
        if_fifo_cap => layer2_out_fifo_cap,
        if_empty_n => layer2_out_empty_n,
        if_read => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_ready);

    layer2_out_1_U : component myproject_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_1,
        if_full_n => layer2_out_1_full_n,
        if_write => ap_channel_done_layer2_out_1,
        if_dout => layer2_out_1_dout,
        if_num_data_valid => layer2_out_1_num_data_valid,
        if_fifo_cap => layer2_out_1_fifo_cap,
        if_empty_n => layer2_out_1_empty_n,
        if_read => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_ready);

    layer2_out_2_U : component myproject_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_2,
        if_full_n => layer2_out_2_full_n,
        if_write => ap_channel_done_layer2_out_2,
        if_dout => layer2_out_2_dout,
        if_num_data_valid => layer2_out_2_num_data_valid,
        if_fifo_cap => layer2_out_2_fifo_cap,
        if_empty_n => layer2_out_2_empty_n,
        if_read => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_ready);

    layer2_out_3_U : component myproject_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_3,
        if_full_n => layer2_out_3_full_n,
        if_write => ap_channel_done_layer2_out_3,
        if_dout => layer2_out_3_dout,
        if_num_data_valid => layer2_out_3_num_data_valid,
        if_fifo_cap => layer2_out_3_fifo_cap,
        if_empty_n => layer2_out_3_empty_n,
        if_read => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_ready);

    layer2_out_4_U : component myproject_fifo_w15_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_4,
        if_full_n => layer2_out_4_full_n,
        if_write => ap_channel_done_layer2_out_4,
        if_dout => layer2_out_4_dout,
        if_num_data_valid => layer2_out_4_num_data_valid,
        if_fifo_cap => layer2_out_4_fifo_cap,
        if_empty_n => layer2_out_4_empty_n,
        if_read => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_ready);

    layer2_out_5_U : component myproject_fifo_w15_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_5,
        if_full_n => layer2_out_5_full_n,
        if_write => ap_channel_done_layer2_out_5,
        if_dout => layer2_out_5_dout,
        if_num_data_valid => layer2_out_5_num_data_valid,
        if_fifo_cap => layer2_out_5_fifo_cap,
        if_empty_n => layer2_out_5_empty_n,
        if_read => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_ready);

    layer2_out_6_U : component myproject_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_6,
        if_full_n => layer2_out_6_full_n,
        if_write => ap_channel_done_layer2_out_6,
        if_dout => layer2_out_6_dout,
        if_num_data_valid => layer2_out_6_num_data_valid,
        if_fifo_cap => layer2_out_6_fifo_cap,
        if_empty_n => layer2_out_6_empty_n,
        if_read => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_ready);

    layer2_out_7_U : component myproject_fifo_w15_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_7,
        if_full_n => layer2_out_7_full_n,
        if_write => ap_channel_done_layer2_out_7,
        if_dout => layer2_out_7_dout,
        if_num_data_valid => layer2_out_7_num_data_valid,
        if_fifo_cap => layer2_out_7_fifo_cap,
        if_empty_n => layer2_out_7_empty_n,
        if_read => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_ready);

    layer2_out_8_U : component myproject_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_8,
        if_full_n => layer2_out_8_full_n,
        if_write => ap_channel_done_layer2_out_8,
        if_dout => layer2_out_8_dout,
        if_num_data_valid => layer2_out_8_num_data_valid,
        if_fifo_cap => layer2_out_8_fifo_cap,
        if_empty_n => layer2_out_8_empty_n,
        if_read => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_ready);

    layer2_out_9_U : component myproject_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_9,
        if_full_n => layer2_out_9_full_n,
        if_write => ap_channel_done_layer2_out_9,
        if_dout => layer2_out_9_dout,
        if_num_data_valid => layer2_out_9_num_data_valid,
        if_fifo_cap => layer2_out_9_fifo_cap,
        if_empty_n => layer2_out_9_empty_n,
        if_read => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_ready);

    layer2_out_10_U : component myproject_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_10,
        if_full_n => layer2_out_10_full_n,
        if_write => ap_channel_done_layer2_out_10,
        if_dout => layer2_out_10_dout,
        if_num_data_valid => layer2_out_10_num_data_valid,
        if_fifo_cap => layer2_out_10_fifo_cap,
        if_empty_n => layer2_out_10_empty_n,
        if_read => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_ready);

    layer2_out_11_U : component myproject_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_11,
        if_full_n => layer2_out_11_full_n,
        if_write => ap_channel_done_layer2_out_11,
        if_dout => layer2_out_11_dout,
        if_num_data_valid => layer2_out_11_num_data_valid,
        if_fifo_cap => layer2_out_11_fifo_cap,
        if_empty_n => layer2_out_11_empty_n,
        if_read => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_ready);

    layer2_out_12_U : component myproject_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_12,
        if_full_n => layer2_out_12_full_n,
        if_write => ap_channel_done_layer2_out_12,
        if_dout => layer2_out_12_dout,
        if_num_data_valid => layer2_out_12_num_data_valid,
        if_fifo_cap => layer2_out_12_fifo_cap,
        if_empty_n => layer2_out_12_empty_n,
        if_read => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_ready);

    layer2_out_13_U : component myproject_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_13,
        if_full_n => layer2_out_13_full_n,
        if_write => ap_channel_done_layer2_out_13,
        if_dout => layer2_out_13_dout,
        if_num_data_valid => layer2_out_13_num_data_valid,
        if_fifo_cap => layer2_out_13_fifo_cap,
        if_empty_n => layer2_out_13_empty_n,
        if_read => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_ready);

    layer2_out_14_U : component myproject_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_14,
        if_full_n => layer2_out_14_full_n,
        if_write => ap_channel_done_layer2_out_14,
        if_dout => layer2_out_14_dout,
        if_num_data_valid => layer2_out_14_num_data_valid,
        if_fifo_cap => layer2_out_14_fifo_cap,
        if_empty_n => layer2_out_14_empty_n,
        if_read => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_ready);

    layer2_out_15_U : component myproject_fifo_w15_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_15,
        if_full_n => layer2_out_15_full_n,
        if_write => ap_channel_done_layer2_out_15,
        if_dout => layer2_out_15_dout,
        if_num_data_valid => layer2_out_15_num_data_valid,
        if_fifo_cap => layer2_out_15_fifo_cap,
        if_empty_n => layer2_out_15_empty_n,
        if_read => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_ready);

    layer2_out_16_U : component myproject_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_16,
        if_full_n => layer2_out_16_full_n,
        if_write => ap_channel_done_layer2_out_16,
        if_dout => layer2_out_16_dout,
        if_num_data_valid => layer2_out_16_num_data_valid,
        if_fifo_cap => layer2_out_16_fifo_cap,
        if_empty_n => layer2_out_16_empty_n,
        if_read => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_ready);

    layer2_out_17_U : component myproject_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_17,
        if_full_n => layer2_out_17_full_n,
        if_write => ap_channel_done_layer2_out_17,
        if_dout => layer2_out_17_dout,
        if_num_data_valid => layer2_out_17_num_data_valid,
        if_fifo_cap => layer2_out_17_fifo_cap,
        if_empty_n => layer2_out_17_empty_n,
        if_read => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_ready);

    layer2_out_18_U : component myproject_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_18,
        if_full_n => layer2_out_18_full_n,
        if_write => ap_channel_done_layer2_out_18,
        if_dout => layer2_out_18_dout,
        if_num_data_valid => layer2_out_18_num_data_valid,
        if_fifo_cap => layer2_out_18_fifo_cap,
        if_empty_n => layer2_out_18_empty_n,
        if_read => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_ready);

    layer2_out_19_U : component myproject_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_19,
        if_full_n => layer2_out_19_full_n,
        if_write => ap_channel_done_layer2_out_19,
        if_dout => layer2_out_19_dout,
        if_num_data_valid => layer2_out_19_num_data_valid,
        if_fifo_cap => layer2_out_19_fifo_cap,
        if_empty_n => layer2_out_19_empty_n,
        if_read => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_ready);

    layer2_out_20_U : component myproject_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_20,
        if_full_n => layer2_out_20_full_n,
        if_write => ap_channel_done_layer2_out_20,
        if_dout => layer2_out_20_dout,
        if_num_data_valid => layer2_out_20_num_data_valid,
        if_fifo_cap => layer2_out_20_fifo_cap,
        if_empty_n => layer2_out_20_empty_n,
        if_read => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_ready);

    layer2_out_21_U : component myproject_fifo_w15_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_21,
        if_full_n => layer2_out_21_full_n,
        if_write => ap_channel_done_layer2_out_21,
        if_dout => layer2_out_21_dout,
        if_num_data_valid => layer2_out_21_num_data_valid,
        if_fifo_cap => layer2_out_21_fifo_cap,
        if_empty_n => layer2_out_21_empty_n,
        if_read => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_ready);

    layer2_out_22_U : component myproject_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_22,
        if_full_n => layer2_out_22_full_n,
        if_write => ap_channel_done_layer2_out_22,
        if_dout => layer2_out_22_dout,
        if_num_data_valid => layer2_out_22_num_data_valid,
        if_fifo_cap => layer2_out_22_fifo_cap,
        if_empty_n => layer2_out_22_empty_n,
        if_read => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_ready);

    layer2_out_23_U : component myproject_fifo_w15_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_23,
        if_full_n => layer2_out_23_full_n,
        if_write => ap_channel_done_layer2_out_23,
        if_dout => layer2_out_23_dout,
        if_num_data_valid => layer2_out_23_num_data_valid,
        if_fifo_cap => layer2_out_23_fifo_cap,
        if_empty_n => layer2_out_23_empty_n,
        if_read => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_ready);

    layer2_out_24_U : component myproject_fifo_w15_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_24,
        if_full_n => layer2_out_24_full_n,
        if_write => ap_channel_done_layer2_out_24,
        if_dout => layer2_out_24_dout,
        if_num_data_valid => layer2_out_24_num_data_valid,
        if_fifo_cap => layer2_out_24_fifo_cap,
        if_empty_n => layer2_out_24_empty_n,
        if_read => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_ready);

    layer2_out_25_U : component myproject_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_25,
        if_full_n => layer2_out_25_full_n,
        if_write => ap_channel_done_layer2_out_25,
        if_dout => layer2_out_25_dout,
        if_num_data_valid => layer2_out_25_num_data_valid,
        if_fifo_cap => layer2_out_25_fifo_cap,
        if_empty_n => layer2_out_25_empty_n,
        if_read => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_ready);

    layer2_out_26_U : component myproject_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_26,
        if_full_n => layer2_out_26_full_n,
        if_write => ap_channel_done_layer2_out_26,
        if_dout => layer2_out_26_dout,
        if_num_data_valid => layer2_out_26_num_data_valid,
        if_fifo_cap => layer2_out_26_fifo_cap,
        if_empty_n => layer2_out_26_empty_n,
        if_read => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_ready);

    layer2_out_27_U : component myproject_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_27,
        if_full_n => layer2_out_27_full_n,
        if_write => ap_channel_done_layer2_out_27,
        if_dout => layer2_out_27_dout,
        if_num_data_valid => layer2_out_27_num_data_valid,
        if_fifo_cap => layer2_out_27_fifo_cap,
        if_empty_n => layer2_out_27_empty_n,
        if_read => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_ready);

    layer2_out_28_U : component myproject_fifo_w15_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_28,
        if_full_n => layer2_out_28_full_n,
        if_write => ap_channel_done_layer2_out_28,
        if_dout => layer2_out_28_dout,
        if_num_data_valid => layer2_out_28_num_data_valid,
        if_fifo_cap => layer2_out_28_fifo_cap,
        if_empty_n => layer2_out_28_empty_n,
        if_read => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_ready);

    layer2_out_29_U : component myproject_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_29,
        if_full_n => layer2_out_29_full_n,
        if_write => ap_channel_done_layer2_out_29,
        if_dout => layer2_out_29_dout,
        if_num_data_valid => layer2_out_29_num_data_valid,
        if_fifo_cap => layer2_out_29_fifo_cap,
        if_empty_n => layer2_out_29_empty_n,
        if_read => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_ready);

    layer2_out_30_U : component myproject_fifo_w15_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_30,
        if_full_n => layer2_out_30_full_n,
        if_write => ap_channel_done_layer2_out_30,
        if_dout => layer2_out_30_dout,
        if_num_data_valid => layer2_out_30_num_data_valid,
        if_fifo_cap => layer2_out_30_fifo_cap,
        if_empty_n => layer2_out_30_empty_n,
        if_read => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_ready);

    layer2_out_31_U : component myproject_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_31,
        if_full_n => layer2_out_31_full_n,
        if_write => ap_channel_done_layer2_out_31,
        if_dout => layer2_out_31_dout,
        if_num_data_valid => layer2_out_31_num_data_valid,
        if_fifo_cap => layer2_out_31_fifo_cap,
        if_empty_n => layer2_out_31_empty_n,
        if_read => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_ready);

    layer2_out_32_U : component myproject_fifo_w15_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_32,
        if_full_n => layer2_out_32_full_n,
        if_write => ap_channel_done_layer2_out_32,
        if_dout => layer2_out_32_dout,
        if_num_data_valid => layer2_out_32_num_data_valid,
        if_fifo_cap => layer2_out_32_fifo_cap,
        if_empty_n => layer2_out_32_empty_n,
        if_read => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_ready);

    layer2_out_33_U : component myproject_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_33,
        if_full_n => layer2_out_33_full_n,
        if_write => ap_channel_done_layer2_out_33,
        if_dout => layer2_out_33_dout,
        if_num_data_valid => layer2_out_33_num_data_valid,
        if_fifo_cap => layer2_out_33_fifo_cap,
        if_empty_n => layer2_out_33_empty_n,
        if_read => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_ready);

    layer2_out_34_U : component myproject_fifo_w15_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_34,
        if_full_n => layer2_out_34_full_n,
        if_write => ap_channel_done_layer2_out_34,
        if_dout => layer2_out_34_dout,
        if_num_data_valid => layer2_out_34_num_data_valid,
        if_fifo_cap => layer2_out_34_fifo_cap,
        if_empty_n => layer2_out_34_empty_n,
        if_read => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_ready);

    layer2_out_35_U : component myproject_fifo_w15_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_35,
        if_full_n => layer2_out_35_full_n,
        if_write => ap_channel_done_layer2_out_35,
        if_dout => layer2_out_35_dout,
        if_num_data_valid => layer2_out_35_num_data_valid,
        if_fifo_cap => layer2_out_35_fifo_cap,
        if_empty_n => layer2_out_35_empty_n,
        if_read => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_ready);

    layer2_out_36_U : component myproject_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_36,
        if_full_n => layer2_out_36_full_n,
        if_write => ap_channel_done_layer2_out_36,
        if_dout => layer2_out_36_dout,
        if_num_data_valid => layer2_out_36_num_data_valid,
        if_fifo_cap => layer2_out_36_fifo_cap,
        if_empty_n => layer2_out_36_empty_n,
        if_read => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_ready);

    layer2_out_37_U : component myproject_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_37,
        if_full_n => layer2_out_37_full_n,
        if_write => ap_channel_done_layer2_out_37,
        if_dout => layer2_out_37_dout,
        if_num_data_valid => layer2_out_37_num_data_valid,
        if_fifo_cap => layer2_out_37_fifo_cap,
        if_empty_n => layer2_out_37_empty_n,
        if_read => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_ready);

    layer2_out_38_U : component myproject_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_38,
        if_full_n => layer2_out_38_full_n,
        if_write => ap_channel_done_layer2_out_38,
        if_dout => layer2_out_38_dout,
        if_num_data_valid => layer2_out_38_num_data_valid,
        if_fifo_cap => layer2_out_38_fifo_cap,
        if_empty_n => layer2_out_38_empty_n,
        if_read => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_ready);

    layer2_out_39_U : component myproject_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_39,
        if_full_n => layer2_out_39_full_n,
        if_write => ap_channel_done_layer2_out_39,
        if_dout => layer2_out_39_dout,
        if_num_data_valid => layer2_out_39_num_data_valid,
        if_fifo_cap => layer2_out_39_fifo_cap,
        if_empty_n => layer2_out_39_empty_n,
        if_read => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_ready);

    layer2_out_40_U : component myproject_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_40,
        if_full_n => layer2_out_40_full_n,
        if_write => ap_channel_done_layer2_out_40,
        if_dout => layer2_out_40_dout,
        if_num_data_valid => layer2_out_40_num_data_valid,
        if_fifo_cap => layer2_out_40_fifo_cap,
        if_empty_n => layer2_out_40_empty_n,
        if_read => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_ready);

    layer2_out_41_U : component myproject_fifo_w15_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_41,
        if_full_n => layer2_out_41_full_n,
        if_write => ap_channel_done_layer2_out_41,
        if_dout => layer2_out_41_dout,
        if_num_data_valid => layer2_out_41_num_data_valid,
        if_fifo_cap => layer2_out_41_fifo_cap,
        if_empty_n => layer2_out_41_empty_n,
        if_read => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_ready);

    layer2_out_42_U : component myproject_fifo_w15_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_42,
        if_full_n => layer2_out_42_full_n,
        if_write => ap_channel_done_layer2_out_42,
        if_dout => layer2_out_42_dout,
        if_num_data_valid => layer2_out_42_num_data_valid,
        if_fifo_cap => layer2_out_42_fifo_cap,
        if_empty_n => layer2_out_42_empty_n,
        if_read => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_ready);

    layer2_out_43_U : component myproject_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_43,
        if_full_n => layer2_out_43_full_n,
        if_write => ap_channel_done_layer2_out_43,
        if_dout => layer2_out_43_dout,
        if_num_data_valid => layer2_out_43_num_data_valid,
        if_fifo_cap => layer2_out_43_fifo_cap,
        if_empty_n => layer2_out_43_empty_n,
        if_read => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_ready);

    layer2_out_44_U : component myproject_fifo_w15_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_44,
        if_full_n => layer2_out_44_full_n,
        if_write => ap_channel_done_layer2_out_44,
        if_dout => layer2_out_44_dout,
        if_num_data_valid => layer2_out_44_num_data_valid,
        if_fifo_cap => layer2_out_44_fifo_cap,
        if_empty_n => layer2_out_44_empty_n,
        if_read => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_ready);

    layer2_out_45_U : component myproject_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_45,
        if_full_n => layer2_out_45_full_n,
        if_write => ap_channel_done_layer2_out_45,
        if_dout => layer2_out_45_dout,
        if_num_data_valid => layer2_out_45_num_data_valid,
        if_fifo_cap => layer2_out_45_fifo_cap,
        if_empty_n => layer2_out_45_empty_n,
        if_read => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_ready);

    layer2_out_46_U : component myproject_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_46,
        if_full_n => layer2_out_46_full_n,
        if_write => ap_channel_done_layer2_out_46,
        if_dout => layer2_out_46_dout,
        if_num_data_valid => layer2_out_46_num_data_valid,
        if_fifo_cap => layer2_out_46_fifo_cap,
        if_empty_n => layer2_out_46_empty_n,
        if_read => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_ready);

    layer2_out_47_U : component myproject_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_47,
        if_full_n => layer2_out_47_full_n,
        if_write => ap_channel_done_layer2_out_47,
        if_dout => layer2_out_47_dout,
        if_num_data_valid => layer2_out_47_num_data_valid,
        if_fifo_cap => layer2_out_47_fifo_cap,
        if_empty_n => layer2_out_47_empty_n,
        if_read => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_ready);

    layer2_out_48_U : component myproject_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_48,
        if_full_n => layer2_out_48_full_n,
        if_write => ap_channel_done_layer2_out_48,
        if_dout => layer2_out_48_dout,
        if_num_data_valid => layer2_out_48_num_data_valid,
        if_fifo_cap => layer2_out_48_fifo_cap,
        if_empty_n => layer2_out_48_empty_n,
        if_read => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_ready);

    layer2_out_49_U : component myproject_fifo_w15_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_49,
        if_full_n => layer2_out_49_full_n,
        if_write => ap_channel_done_layer2_out_49,
        if_dout => layer2_out_49_dout,
        if_num_data_valid => layer2_out_49_num_data_valid,
        if_fifo_cap => layer2_out_49_fifo_cap,
        if_empty_n => layer2_out_49_empty_n,
        if_read => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_ready);

    layer2_out_50_U : component myproject_fifo_w15_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_50,
        if_full_n => layer2_out_50_full_n,
        if_write => ap_channel_done_layer2_out_50,
        if_dout => layer2_out_50_dout,
        if_num_data_valid => layer2_out_50_num_data_valid,
        if_fifo_cap => layer2_out_50_fifo_cap,
        if_empty_n => layer2_out_50_empty_n,
        if_read => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_ready);

    layer2_out_51_U : component myproject_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_51,
        if_full_n => layer2_out_51_full_n,
        if_write => ap_channel_done_layer2_out_51,
        if_dout => layer2_out_51_dout,
        if_num_data_valid => layer2_out_51_num_data_valid,
        if_fifo_cap => layer2_out_51_fifo_cap,
        if_empty_n => layer2_out_51_empty_n,
        if_read => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_ready);

    layer2_out_52_U : component myproject_fifo_w15_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_52,
        if_full_n => layer2_out_52_full_n,
        if_write => ap_channel_done_layer2_out_52,
        if_dout => layer2_out_52_dout,
        if_num_data_valid => layer2_out_52_num_data_valid,
        if_fifo_cap => layer2_out_52_fifo_cap,
        if_empty_n => layer2_out_52_empty_n,
        if_read => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_ready);

    layer2_out_53_U : component myproject_fifo_w15_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_53,
        if_full_n => layer2_out_53_full_n,
        if_write => ap_channel_done_layer2_out_53,
        if_dout => layer2_out_53_dout,
        if_num_data_valid => layer2_out_53_num_data_valid,
        if_fifo_cap => layer2_out_53_fifo_cap,
        if_empty_n => layer2_out_53_empty_n,
        if_read => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_ready);

    layer2_out_54_U : component myproject_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_54,
        if_full_n => layer2_out_54_full_n,
        if_write => ap_channel_done_layer2_out_54,
        if_dout => layer2_out_54_dout,
        if_num_data_valid => layer2_out_54_num_data_valid,
        if_fifo_cap => layer2_out_54_fifo_cap,
        if_empty_n => layer2_out_54_empty_n,
        if_read => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_ready);

    layer2_out_55_U : component myproject_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_55,
        if_full_n => layer2_out_55_full_n,
        if_write => ap_channel_done_layer2_out_55,
        if_dout => layer2_out_55_dout,
        if_num_data_valid => layer2_out_55_num_data_valid,
        if_fifo_cap => layer2_out_55_fifo_cap,
        if_empty_n => layer2_out_55_empty_n,
        if_read => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_ready);

    layer2_out_56_U : component myproject_fifo_w15_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_56,
        if_full_n => layer2_out_56_full_n,
        if_write => ap_channel_done_layer2_out_56,
        if_dout => layer2_out_56_dout,
        if_num_data_valid => layer2_out_56_num_data_valid,
        if_fifo_cap => layer2_out_56_fifo_cap,
        if_empty_n => layer2_out_56_empty_n,
        if_read => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_ready);

    layer2_out_57_U : component myproject_fifo_w15_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_57,
        if_full_n => layer2_out_57_full_n,
        if_write => ap_channel_done_layer2_out_57,
        if_dout => layer2_out_57_dout,
        if_num_data_valid => layer2_out_57_num_data_valid,
        if_fifo_cap => layer2_out_57_fifo_cap,
        if_empty_n => layer2_out_57_empty_n,
        if_read => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_ready);

    layer2_out_58_U : component myproject_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_58,
        if_full_n => layer2_out_58_full_n,
        if_write => ap_channel_done_layer2_out_58,
        if_dout => layer2_out_58_dout,
        if_num_data_valid => layer2_out_58_num_data_valid,
        if_fifo_cap => layer2_out_58_fifo_cap,
        if_empty_n => layer2_out_58_empty_n,
        if_read => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_ready);

    layer2_out_59_U : component myproject_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_59,
        if_full_n => layer2_out_59_full_n,
        if_write => ap_channel_done_layer2_out_59,
        if_dout => layer2_out_59_dout,
        if_num_data_valid => layer2_out_59_num_data_valid,
        if_fifo_cap => layer2_out_59_fifo_cap,
        if_empty_n => layer2_out_59_empty_n,
        if_read => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_ready);

    layer2_out_60_U : component myproject_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_60,
        if_full_n => layer2_out_60_full_n,
        if_write => ap_channel_done_layer2_out_60,
        if_dout => layer2_out_60_dout,
        if_num_data_valid => layer2_out_60_num_data_valid,
        if_fifo_cap => layer2_out_60_fifo_cap,
        if_empty_n => layer2_out_60_empty_n,
        if_read => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_ready);

    layer2_out_61_U : component myproject_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_61,
        if_full_n => layer2_out_61_full_n,
        if_write => ap_channel_done_layer2_out_61,
        if_dout => layer2_out_61_dout,
        if_num_data_valid => layer2_out_61_num_data_valid,
        if_fifo_cap => layer2_out_61_fifo_cap,
        if_empty_n => layer2_out_61_empty_n,
        if_read => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_ready);

    layer2_out_62_U : component myproject_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_62,
        if_full_n => layer2_out_62_full_n,
        if_write => ap_channel_done_layer2_out_62,
        if_dout => layer2_out_62_dout,
        if_num_data_valid => layer2_out_62_num_data_valid,
        if_fifo_cap => layer2_out_62_fifo_cap,
        if_empty_n => layer2_out_62_empty_n,
        if_read => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_ready);

    layer2_out_63_U : component myproject_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_return_63,
        if_full_n => layer2_out_63_full_n,
        if_write => ap_channel_done_layer2_out_63,
        if_dout => layer2_out_63_dout,
        if_num_data_valid => layer2_out_63_num_data_valid,
        if_fifo_cap => layer2_out_63_fifo_cap,
        if_empty_n => layer2_out_63_empty_n,
        if_read => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_ready);

    layer10_out_U : component myproject_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_0,
        if_full_n => layer10_out_full_n,
        if_write => ap_channel_done_layer10_out,
        if_dout => layer10_out_dout,
        if_num_data_valid => layer10_out_num_data_valid,
        if_fifo_cap => layer10_out_fifo_cap,
        if_empty_n => layer10_out_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_ready);

    layer10_out_1_U : component myproject_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_1,
        if_full_n => layer10_out_1_full_n,
        if_write => ap_channel_done_layer10_out_1,
        if_dout => layer10_out_1_dout,
        if_num_data_valid => layer10_out_1_num_data_valid,
        if_fifo_cap => layer10_out_1_fifo_cap,
        if_empty_n => layer10_out_1_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_ready);

    layer10_out_2_U : component myproject_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_2,
        if_full_n => layer10_out_2_full_n,
        if_write => ap_channel_done_layer10_out_2,
        if_dout => layer10_out_2_dout,
        if_num_data_valid => layer10_out_2_num_data_valid,
        if_fifo_cap => layer10_out_2_fifo_cap,
        if_empty_n => layer10_out_2_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_ready);

    layer10_out_3_U : component myproject_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_3,
        if_full_n => layer10_out_3_full_n,
        if_write => ap_channel_done_layer10_out_3,
        if_dout => layer10_out_3_dout,
        if_num_data_valid => layer10_out_3_num_data_valid,
        if_fifo_cap => layer10_out_3_fifo_cap,
        if_empty_n => layer10_out_3_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_ready);

    layer10_out_4_U : component myproject_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_4,
        if_full_n => layer10_out_4_full_n,
        if_write => ap_channel_done_layer10_out_4,
        if_dout => layer10_out_4_dout,
        if_num_data_valid => layer10_out_4_num_data_valid,
        if_fifo_cap => layer10_out_4_fifo_cap,
        if_empty_n => layer10_out_4_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_ready);

    layer10_out_5_U : component myproject_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_5,
        if_full_n => layer10_out_5_full_n,
        if_write => ap_channel_done_layer10_out_5,
        if_dout => layer10_out_5_dout,
        if_num_data_valid => layer10_out_5_num_data_valid,
        if_fifo_cap => layer10_out_5_fifo_cap,
        if_empty_n => layer10_out_5_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_ready);

    layer10_out_6_U : component myproject_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_6,
        if_full_n => layer10_out_6_full_n,
        if_write => ap_channel_done_layer10_out_6,
        if_dout => layer10_out_6_dout,
        if_num_data_valid => layer10_out_6_num_data_valid,
        if_fifo_cap => layer10_out_6_fifo_cap,
        if_empty_n => layer10_out_6_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_ready);

    layer10_out_7_U : component myproject_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_7,
        if_full_n => layer10_out_7_full_n,
        if_write => ap_channel_done_layer10_out_7,
        if_dout => layer10_out_7_dout,
        if_num_data_valid => layer10_out_7_num_data_valid,
        if_fifo_cap => layer10_out_7_fifo_cap,
        if_empty_n => layer10_out_7_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_ready);

    layer10_out_8_U : component myproject_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_8,
        if_full_n => layer10_out_8_full_n,
        if_write => ap_channel_done_layer10_out_8,
        if_dout => layer10_out_8_dout,
        if_num_data_valid => layer10_out_8_num_data_valid,
        if_fifo_cap => layer10_out_8_fifo_cap,
        if_empty_n => layer10_out_8_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_ready);

    layer10_out_9_U : component myproject_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_9,
        if_full_n => layer10_out_9_full_n,
        if_write => ap_channel_done_layer10_out_9,
        if_dout => layer10_out_9_dout,
        if_num_data_valid => layer10_out_9_num_data_valid,
        if_fifo_cap => layer10_out_9_fifo_cap,
        if_empty_n => layer10_out_9_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_ready);

    layer10_out_10_U : component myproject_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_10,
        if_full_n => layer10_out_10_full_n,
        if_write => ap_channel_done_layer10_out_10,
        if_dout => layer10_out_10_dout,
        if_num_data_valid => layer10_out_10_num_data_valid,
        if_fifo_cap => layer10_out_10_fifo_cap,
        if_empty_n => layer10_out_10_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_ready);

    layer10_out_11_U : component myproject_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_11,
        if_full_n => layer10_out_11_full_n,
        if_write => ap_channel_done_layer10_out_11,
        if_dout => layer10_out_11_dout,
        if_num_data_valid => layer10_out_11_num_data_valid,
        if_fifo_cap => layer10_out_11_fifo_cap,
        if_empty_n => layer10_out_11_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_ready);

    layer10_out_12_U : component myproject_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_12,
        if_full_n => layer10_out_12_full_n,
        if_write => ap_channel_done_layer10_out_12,
        if_dout => layer10_out_12_dout,
        if_num_data_valid => layer10_out_12_num_data_valid,
        if_fifo_cap => layer10_out_12_fifo_cap,
        if_empty_n => layer10_out_12_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_ready);

    layer10_out_13_U : component myproject_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_13,
        if_full_n => layer10_out_13_full_n,
        if_write => ap_channel_done_layer10_out_13,
        if_dout => layer10_out_13_dout,
        if_num_data_valid => layer10_out_13_num_data_valid,
        if_fifo_cap => layer10_out_13_fifo_cap,
        if_empty_n => layer10_out_13_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_ready);

    layer10_out_14_U : component myproject_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_14,
        if_full_n => layer10_out_14_full_n,
        if_write => ap_channel_done_layer10_out_14,
        if_dout => layer10_out_14_dout,
        if_num_data_valid => layer10_out_14_num_data_valid,
        if_fifo_cap => layer10_out_14_fifo_cap,
        if_empty_n => layer10_out_14_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_ready);

    layer10_out_15_U : component myproject_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_15,
        if_full_n => layer10_out_15_full_n,
        if_write => ap_channel_done_layer10_out_15,
        if_dout => layer10_out_15_dout,
        if_num_data_valid => layer10_out_15_num_data_valid,
        if_fifo_cap => layer10_out_15_fifo_cap,
        if_empty_n => layer10_out_15_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_ready);

    layer10_out_16_U : component myproject_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_16,
        if_full_n => layer10_out_16_full_n,
        if_write => ap_channel_done_layer10_out_16,
        if_dout => layer10_out_16_dout,
        if_num_data_valid => layer10_out_16_num_data_valid,
        if_fifo_cap => layer10_out_16_fifo_cap,
        if_empty_n => layer10_out_16_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_ready);

    layer10_out_17_U : component myproject_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_17,
        if_full_n => layer10_out_17_full_n,
        if_write => ap_channel_done_layer10_out_17,
        if_dout => layer10_out_17_dout,
        if_num_data_valid => layer10_out_17_num_data_valid,
        if_fifo_cap => layer10_out_17_fifo_cap,
        if_empty_n => layer10_out_17_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_ready);

    layer10_out_18_U : component myproject_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_18,
        if_full_n => layer10_out_18_full_n,
        if_write => ap_channel_done_layer10_out_18,
        if_dout => layer10_out_18_dout,
        if_num_data_valid => layer10_out_18_num_data_valid,
        if_fifo_cap => layer10_out_18_fifo_cap,
        if_empty_n => layer10_out_18_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_ready);

    layer10_out_19_U : component myproject_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_19,
        if_full_n => layer10_out_19_full_n,
        if_write => ap_channel_done_layer10_out_19,
        if_dout => layer10_out_19_dout,
        if_num_data_valid => layer10_out_19_num_data_valid,
        if_fifo_cap => layer10_out_19_fifo_cap,
        if_empty_n => layer10_out_19_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_ready);

    layer10_out_20_U : component myproject_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_20,
        if_full_n => layer10_out_20_full_n,
        if_write => ap_channel_done_layer10_out_20,
        if_dout => layer10_out_20_dout,
        if_num_data_valid => layer10_out_20_num_data_valid,
        if_fifo_cap => layer10_out_20_fifo_cap,
        if_empty_n => layer10_out_20_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_ready);

    layer10_out_21_U : component myproject_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_21,
        if_full_n => layer10_out_21_full_n,
        if_write => ap_channel_done_layer10_out_21,
        if_dout => layer10_out_21_dout,
        if_num_data_valid => layer10_out_21_num_data_valid,
        if_fifo_cap => layer10_out_21_fifo_cap,
        if_empty_n => layer10_out_21_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_ready);

    layer10_out_22_U : component myproject_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_22,
        if_full_n => layer10_out_22_full_n,
        if_write => ap_channel_done_layer10_out_22,
        if_dout => layer10_out_22_dout,
        if_num_data_valid => layer10_out_22_num_data_valid,
        if_fifo_cap => layer10_out_22_fifo_cap,
        if_empty_n => layer10_out_22_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_ready);

    layer10_out_23_U : component myproject_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_23,
        if_full_n => layer10_out_23_full_n,
        if_write => ap_channel_done_layer10_out_23,
        if_dout => layer10_out_23_dout,
        if_num_data_valid => layer10_out_23_num_data_valid,
        if_fifo_cap => layer10_out_23_fifo_cap,
        if_empty_n => layer10_out_23_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_ready);

    layer10_out_24_U : component myproject_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_24,
        if_full_n => layer10_out_24_full_n,
        if_write => ap_channel_done_layer10_out_24,
        if_dout => layer10_out_24_dout,
        if_num_data_valid => layer10_out_24_num_data_valid,
        if_fifo_cap => layer10_out_24_fifo_cap,
        if_empty_n => layer10_out_24_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_ready);

    layer10_out_25_U : component myproject_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_25,
        if_full_n => layer10_out_25_full_n,
        if_write => ap_channel_done_layer10_out_25,
        if_dout => layer10_out_25_dout,
        if_num_data_valid => layer10_out_25_num_data_valid,
        if_fifo_cap => layer10_out_25_fifo_cap,
        if_empty_n => layer10_out_25_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_ready);

    layer10_out_26_U : component myproject_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_26,
        if_full_n => layer10_out_26_full_n,
        if_write => ap_channel_done_layer10_out_26,
        if_dout => layer10_out_26_dout,
        if_num_data_valid => layer10_out_26_num_data_valid,
        if_fifo_cap => layer10_out_26_fifo_cap,
        if_empty_n => layer10_out_26_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_ready);

    layer10_out_27_U : component myproject_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_27,
        if_full_n => layer10_out_27_full_n,
        if_write => ap_channel_done_layer10_out_27,
        if_dout => layer10_out_27_dout,
        if_num_data_valid => layer10_out_27_num_data_valid,
        if_fifo_cap => layer10_out_27_fifo_cap,
        if_empty_n => layer10_out_27_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_ready);

    layer10_out_28_U : component myproject_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_28,
        if_full_n => layer10_out_28_full_n,
        if_write => ap_channel_done_layer10_out_28,
        if_dout => layer10_out_28_dout,
        if_num_data_valid => layer10_out_28_num_data_valid,
        if_fifo_cap => layer10_out_28_fifo_cap,
        if_empty_n => layer10_out_28_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_ready);

    layer10_out_29_U : component myproject_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_29,
        if_full_n => layer10_out_29_full_n,
        if_write => ap_channel_done_layer10_out_29,
        if_dout => layer10_out_29_dout,
        if_num_data_valid => layer10_out_29_num_data_valid,
        if_fifo_cap => layer10_out_29_fifo_cap,
        if_empty_n => layer10_out_29_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_ready);

    layer10_out_30_U : component myproject_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_30,
        if_full_n => layer10_out_30_full_n,
        if_write => ap_channel_done_layer10_out_30,
        if_dout => layer10_out_30_dout,
        if_num_data_valid => layer10_out_30_num_data_valid,
        if_fifo_cap => layer10_out_30_fifo_cap,
        if_empty_n => layer10_out_30_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_ready);

    layer10_out_31_U : component myproject_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_31,
        if_full_n => layer10_out_31_full_n,
        if_write => ap_channel_done_layer10_out_31,
        if_dout => layer10_out_31_dout,
        if_num_data_valid => layer10_out_31_num_data_valid,
        if_fifo_cap => layer10_out_31_fifo_cap,
        if_empty_n => layer10_out_31_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_ready);

    layer10_out_32_U : component myproject_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_32,
        if_full_n => layer10_out_32_full_n,
        if_write => ap_channel_done_layer10_out_32,
        if_dout => layer10_out_32_dout,
        if_num_data_valid => layer10_out_32_num_data_valid,
        if_fifo_cap => layer10_out_32_fifo_cap,
        if_empty_n => layer10_out_32_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_ready);

    layer10_out_33_U : component myproject_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_33,
        if_full_n => layer10_out_33_full_n,
        if_write => ap_channel_done_layer10_out_33,
        if_dout => layer10_out_33_dout,
        if_num_data_valid => layer10_out_33_num_data_valid,
        if_fifo_cap => layer10_out_33_fifo_cap,
        if_empty_n => layer10_out_33_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_ready);

    layer10_out_34_U : component myproject_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_34,
        if_full_n => layer10_out_34_full_n,
        if_write => ap_channel_done_layer10_out_34,
        if_dout => layer10_out_34_dout,
        if_num_data_valid => layer10_out_34_num_data_valid,
        if_fifo_cap => layer10_out_34_fifo_cap,
        if_empty_n => layer10_out_34_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_ready);

    layer10_out_35_U : component myproject_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_35,
        if_full_n => layer10_out_35_full_n,
        if_write => ap_channel_done_layer10_out_35,
        if_dout => layer10_out_35_dout,
        if_num_data_valid => layer10_out_35_num_data_valid,
        if_fifo_cap => layer10_out_35_fifo_cap,
        if_empty_n => layer10_out_35_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_ready);

    layer10_out_36_U : component myproject_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_36,
        if_full_n => layer10_out_36_full_n,
        if_write => ap_channel_done_layer10_out_36,
        if_dout => layer10_out_36_dout,
        if_num_data_valid => layer10_out_36_num_data_valid,
        if_fifo_cap => layer10_out_36_fifo_cap,
        if_empty_n => layer10_out_36_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_ready);

    layer10_out_37_U : component myproject_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_37,
        if_full_n => layer10_out_37_full_n,
        if_write => ap_channel_done_layer10_out_37,
        if_dout => layer10_out_37_dout,
        if_num_data_valid => layer10_out_37_num_data_valid,
        if_fifo_cap => layer10_out_37_fifo_cap,
        if_empty_n => layer10_out_37_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_ready);

    layer10_out_38_U : component myproject_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_38,
        if_full_n => layer10_out_38_full_n,
        if_write => ap_channel_done_layer10_out_38,
        if_dout => layer10_out_38_dout,
        if_num_data_valid => layer10_out_38_num_data_valid,
        if_fifo_cap => layer10_out_38_fifo_cap,
        if_empty_n => layer10_out_38_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_ready);

    layer10_out_39_U : component myproject_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_39,
        if_full_n => layer10_out_39_full_n,
        if_write => ap_channel_done_layer10_out_39,
        if_dout => layer10_out_39_dout,
        if_num_data_valid => layer10_out_39_num_data_valid,
        if_fifo_cap => layer10_out_39_fifo_cap,
        if_empty_n => layer10_out_39_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_ready);

    layer10_out_40_U : component myproject_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_40,
        if_full_n => layer10_out_40_full_n,
        if_write => ap_channel_done_layer10_out_40,
        if_dout => layer10_out_40_dout,
        if_num_data_valid => layer10_out_40_num_data_valid,
        if_fifo_cap => layer10_out_40_fifo_cap,
        if_empty_n => layer10_out_40_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_ready);

    layer10_out_41_U : component myproject_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_41,
        if_full_n => layer10_out_41_full_n,
        if_write => ap_channel_done_layer10_out_41,
        if_dout => layer10_out_41_dout,
        if_num_data_valid => layer10_out_41_num_data_valid,
        if_fifo_cap => layer10_out_41_fifo_cap,
        if_empty_n => layer10_out_41_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_ready);

    layer10_out_42_U : component myproject_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_42,
        if_full_n => layer10_out_42_full_n,
        if_write => ap_channel_done_layer10_out_42,
        if_dout => layer10_out_42_dout,
        if_num_data_valid => layer10_out_42_num_data_valid,
        if_fifo_cap => layer10_out_42_fifo_cap,
        if_empty_n => layer10_out_42_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_ready);

    layer10_out_43_U : component myproject_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_43,
        if_full_n => layer10_out_43_full_n,
        if_write => ap_channel_done_layer10_out_43,
        if_dout => layer10_out_43_dout,
        if_num_data_valid => layer10_out_43_num_data_valid,
        if_fifo_cap => layer10_out_43_fifo_cap,
        if_empty_n => layer10_out_43_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_ready);

    layer10_out_44_U : component myproject_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_44,
        if_full_n => layer10_out_44_full_n,
        if_write => ap_channel_done_layer10_out_44,
        if_dout => layer10_out_44_dout,
        if_num_data_valid => layer10_out_44_num_data_valid,
        if_fifo_cap => layer10_out_44_fifo_cap,
        if_empty_n => layer10_out_44_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_ready);

    layer10_out_45_U : component myproject_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_45,
        if_full_n => layer10_out_45_full_n,
        if_write => ap_channel_done_layer10_out_45,
        if_dout => layer10_out_45_dout,
        if_num_data_valid => layer10_out_45_num_data_valid,
        if_fifo_cap => layer10_out_45_fifo_cap,
        if_empty_n => layer10_out_45_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_ready);

    layer10_out_46_U : component myproject_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_46,
        if_full_n => layer10_out_46_full_n,
        if_write => ap_channel_done_layer10_out_46,
        if_dout => layer10_out_46_dout,
        if_num_data_valid => layer10_out_46_num_data_valid,
        if_fifo_cap => layer10_out_46_fifo_cap,
        if_empty_n => layer10_out_46_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_ready);

    layer10_out_47_U : component myproject_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_47,
        if_full_n => layer10_out_47_full_n,
        if_write => ap_channel_done_layer10_out_47,
        if_dout => layer10_out_47_dout,
        if_num_data_valid => layer10_out_47_num_data_valid,
        if_fifo_cap => layer10_out_47_fifo_cap,
        if_empty_n => layer10_out_47_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_ready);

    layer10_out_48_U : component myproject_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_48,
        if_full_n => layer10_out_48_full_n,
        if_write => ap_channel_done_layer10_out_48,
        if_dout => layer10_out_48_dout,
        if_num_data_valid => layer10_out_48_num_data_valid,
        if_fifo_cap => layer10_out_48_fifo_cap,
        if_empty_n => layer10_out_48_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_ready);

    layer10_out_49_U : component myproject_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_49,
        if_full_n => layer10_out_49_full_n,
        if_write => ap_channel_done_layer10_out_49,
        if_dout => layer10_out_49_dout,
        if_num_data_valid => layer10_out_49_num_data_valid,
        if_fifo_cap => layer10_out_49_fifo_cap,
        if_empty_n => layer10_out_49_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_ready);

    layer10_out_50_U : component myproject_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_50,
        if_full_n => layer10_out_50_full_n,
        if_write => ap_channel_done_layer10_out_50,
        if_dout => layer10_out_50_dout,
        if_num_data_valid => layer10_out_50_num_data_valid,
        if_fifo_cap => layer10_out_50_fifo_cap,
        if_empty_n => layer10_out_50_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_ready);

    layer10_out_51_U : component myproject_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_51,
        if_full_n => layer10_out_51_full_n,
        if_write => ap_channel_done_layer10_out_51,
        if_dout => layer10_out_51_dout,
        if_num_data_valid => layer10_out_51_num_data_valid,
        if_fifo_cap => layer10_out_51_fifo_cap,
        if_empty_n => layer10_out_51_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_ready);

    layer10_out_52_U : component myproject_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_52,
        if_full_n => layer10_out_52_full_n,
        if_write => ap_channel_done_layer10_out_52,
        if_dout => layer10_out_52_dout,
        if_num_data_valid => layer10_out_52_num_data_valid,
        if_fifo_cap => layer10_out_52_fifo_cap,
        if_empty_n => layer10_out_52_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_ready);

    layer10_out_53_U : component myproject_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_53,
        if_full_n => layer10_out_53_full_n,
        if_write => ap_channel_done_layer10_out_53,
        if_dout => layer10_out_53_dout,
        if_num_data_valid => layer10_out_53_num_data_valid,
        if_fifo_cap => layer10_out_53_fifo_cap,
        if_empty_n => layer10_out_53_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_ready);

    layer10_out_54_U : component myproject_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_54,
        if_full_n => layer10_out_54_full_n,
        if_write => ap_channel_done_layer10_out_54,
        if_dout => layer10_out_54_dout,
        if_num_data_valid => layer10_out_54_num_data_valid,
        if_fifo_cap => layer10_out_54_fifo_cap,
        if_empty_n => layer10_out_54_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_ready);

    layer10_out_55_U : component myproject_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_55,
        if_full_n => layer10_out_55_full_n,
        if_write => ap_channel_done_layer10_out_55,
        if_dout => layer10_out_55_dout,
        if_num_data_valid => layer10_out_55_num_data_valid,
        if_fifo_cap => layer10_out_55_fifo_cap,
        if_empty_n => layer10_out_55_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_ready);

    layer10_out_56_U : component myproject_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_56,
        if_full_n => layer10_out_56_full_n,
        if_write => ap_channel_done_layer10_out_56,
        if_dout => layer10_out_56_dout,
        if_num_data_valid => layer10_out_56_num_data_valid,
        if_fifo_cap => layer10_out_56_fifo_cap,
        if_empty_n => layer10_out_56_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_ready);

    layer10_out_57_U : component myproject_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_57,
        if_full_n => layer10_out_57_full_n,
        if_write => ap_channel_done_layer10_out_57,
        if_dout => layer10_out_57_dout,
        if_num_data_valid => layer10_out_57_num_data_valid,
        if_fifo_cap => layer10_out_57_fifo_cap,
        if_empty_n => layer10_out_57_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_ready);

    layer10_out_58_U : component myproject_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_58,
        if_full_n => layer10_out_58_full_n,
        if_write => ap_channel_done_layer10_out_58,
        if_dout => layer10_out_58_dout,
        if_num_data_valid => layer10_out_58_num_data_valid,
        if_fifo_cap => layer10_out_58_fifo_cap,
        if_empty_n => layer10_out_58_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_ready);

    layer10_out_59_U : component myproject_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_59,
        if_full_n => layer10_out_59_full_n,
        if_write => ap_channel_done_layer10_out_59,
        if_dout => layer10_out_59_dout,
        if_num_data_valid => layer10_out_59_num_data_valid,
        if_fifo_cap => layer10_out_59_fifo_cap,
        if_empty_n => layer10_out_59_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_ready);

    layer10_out_60_U : component myproject_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_60,
        if_full_n => layer10_out_60_full_n,
        if_write => ap_channel_done_layer10_out_60,
        if_dout => layer10_out_60_dout,
        if_num_data_valid => layer10_out_60_num_data_valid,
        if_fifo_cap => layer10_out_60_fifo_cap,
        if_empty_n => layer10_out_60_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_ready);

    layer10_out_61_U : component myproject_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_61,
        if_full_n => layer10_out_61_full_n,
        if_write => ap_channel_done_layer10_out_61,
        if_dout => layer10_out_61_dout,
        if_num_data_valid => layer10_out_61_num_data_valid,
        if_fifo_cap => layer10_out_61_fifo_cap,
        if_empty_n => layer10_out_61_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_ready);

    layer10_out_62_U : component myproject_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_62,
        if_full_n => layer10_out_62_full_n,
        if_write => ap_channel_done_layer10_out_62,
        if_dout => layer10_out_62_dout,
        if_num_data_valid => layer10_out_62_num_data_valid,
        if_fifo_cap => layer10_out_62_fifo_cap,
        if_empty_n => layer10_out_62_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_ready);

    layer10_out_63_U : component myproject_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_63,
        if_full_n => layer10_out_63_full_n,
        if_write => ap_channel_done_layer10_out_63,
        if_dout => layer10_out_63_dout,
        if_num_data_valid => layer10_out_63_num_data_valid,
        if_fifo_cap => layer10_out_63_fifo_cap,
        if_empty_n => layer10_out_63_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_ready);

    layer4_out_U : component myproject_fifo_w8_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_0,
        if_full_n => layer4_out_full_n,
        if_write => ap_channel_done_layer4_out,
        if_dout => layer4_out_dout,
        if_num_data_valid => layer4_out_num_data_valid,
        if_fifo_cap => layer4_out_fifo_cap,
        if_empty_n => layer4_out_empty_n,
        if_read => dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_ready);

    layer4_out_1_U : component myproject_fifo_w8_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_1,
        if_full_n => layer4_out_1_full_n,
        if_write => ap_channel_done_layer4_out_1,
        if_dout => layer4_out_1_dout,
        if_num_data_valid => layer4_out_1_num_data_valid,
        if_fifo_cap => layer4_out_1_fifo_cap,
        if_empty_n => layer4_out_1_empty_n,
        if_read => dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_ready);

    layer4_out_2_U : component myproject_fifo_w8_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_2,
        if_full_n => layer4_out_2_full_n,
        if_write => ap_channel_done_layer4_out_2,
        if_dout => layer4_out_2_dout,
        if_num_data_valid => layer4_out_2_num_data_valid,
        if_fifo_cap => layer4_out_2_fifo_cap,
        if_empty_n => layer4_out_2_empty_n,
        if_read => dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_ready);

    layer4_out_3_U : component myproject_fifo_w8_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_3,
        if_full_n => layer4_out_3_full_n,
        if_write => ap_channel_done_layer4_out_3,
        if_dout => layer4_out_3_dout,
        if_num_data_valid => layer4_out_3_num_data_valid,
        if_fifo_cap => layer4_out_3_fifo_cap,
        if_empty_n => layer4_out_3_empty_n,
        if_read => dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_ready);

    layer4_out_4_U : component myproject_fifo_w8_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_4,
        if_full_n => layer4_out_4_full_n,
        if_write => ap_channel_done_layer4_out_4,
        if_dout => layer4_out_4_dout,
        if_num_data_valid => layer4_out_4_num_data_valid,
        if_fifo_cap => layer4_out_4_fifo_cap,
        if_empty_n => layer4_out_4_empty_n,
        if_read => dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_ready);

    layer4_out_5_U : component myproject_fifo_w8_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_5,
        if_full_n => layer4_out_5_full_n,
        if_write => ap_channel_done_layer4_out_5,
        if_dout => layer4_out_5_dout,
        if_num_data_valid => layer4_out_5_num_data_valid,
        if_fifo_cap => layer4_out_5_fifo_cap,
        if_empty_n => layer4_out_5_empty_n,
        if_read => dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_ready);

    layer4_out_6_U : component myproject_fifo_w8_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_6,
        if_full_n => layer4_out_6_full_n,
        if_write => ap_channel_done_layer4_out_6,
        if_dout => layer4_out_6_dout,
        if_num_data_valid => layer4_out_6_num_data_valid,
        if_fifo_cap => layer4_out_6_fifo_cap,
        if_empty_n => layer4_out_6_empty_n,
        if_read => dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_ready);

    layer4_out_7_U : component myproject_fifo_w8_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_7,
        if_full_n => layer4_out_7_full_n,
        if_write => ap_channel_done_layer4_out_7,
        if_dout => layer4_out_7_dout,
        if_num_data_valid => layer4_out_7_num_data_valid,
        if_fifo_cap => layer4_out_7_fifo_cap,
        if_empty_n => layer4_out_7_empty_n,
        if_read => dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_ready);

    layer4_out_8_U : component myproject_fifo_w8_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_8,
        if_full_n => layer4_out_8_full_n,
        if_write => ap_channel_done_layer4_out_8,
        if_dout => layer4_out_8_dout,
        if_num_data_valid => layer4_out_8_num_data_valid,
        if_fifo_cap => layer4_out_8_fifo_cap,
        if_empty_n => layer4_out_8_empty_n,
        if_read => dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_ready);

    layer4_out_9_U : component myproject_fifo_w8_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_9,
        if_full_n => layer4_out_9_full_n,
        if_write => ap_channel_done_layer4_out_9,
        if_dout => layer4_out_9_dout,
        if_num_data_valid => layer4_out_9_num_data_valid,
        if_fifo_cap => layer4_out_9_fifo_cap,
        if_empty_n => layer4_out_9_empty_n,
        if_read => dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_ready);

    layer4_out_10_U : component myproject_fifo_w8_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_10,
        if_full_n => layer4_out_10_full_n,
        if_write => ap_channel_done_layer4_out_10,
        if_dout => layer4_out_10_dout,
        if_num_data_valid => layer4_out_10_num_data_valid,
        if_fifo_cap => layer4_out_10_fifo_cap,
        if_empty_n => layer4_out_10_empty_n,
        if_read => dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_ready);

    layer4_out_11_U : component myproject_fifo_w8_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_11,
        if_full_n => layer4_out_11_full_n,
        if_write => ap_channel_done_layer4_out_11,
        if_dout => layer4_out_11_dout,
        if_num_data_valid => layer4_out_11_num_data_valid,
        if_fifo_cap => layer4_out_11_fifo_cap,
        if_empty_n => layer4_out_11_empty_n,
        if_read => dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_ready);

    layer4_out_12_U : component myproject_fifo_w8_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_12,
        if_full_n => layer4_out_12_full_n,
        if_write => ap_channel_done_layer4_out_12,
        if_dout => layer4_out_12_dout,
        if_num_data_valid => layer4_out_12_num_data_valid,
        if_fifo_cap => layer4_out_12_fifo_cap,
        if_empty_n => layer4_out_12_empty_n,
        if_read => dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_ready);

    layer4_out_13_U : component myproject_fifo_w8_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_13,
        if_full_n => layer4_out_13_full_n,
        if_write => ap_channel_done_layer4_out_13,
        if_dout => layer4_out_13_dout,
        if_num_data_valid => layer4_out_13_num_data_valid,
        if_fifo_cap => layer4_out_13_fifo_cap,
        if_empty_n => layer4_out_13_empty_n,
        if_read => dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_ready);

    layer4_out_14_U : component myproject_fifo_w8_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_14,
        if_full_n => layer4_out_14_full_n,
        if_write => ap_channel_done_layer4_out_14,
        if_dout => layer4_out_14_dout,
        if_num_data_valid => layer4_out_14_num_data_valid,
        if_fifo_cap => layer4_out_14_fifo_cap,
        if_empty_n => layer4_out_14_empty_n,
        if_read => dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_ready);

    layer4_out_15_U : component myproject_fifo_w8_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_15,
        if_full_n => layer4_out_15_full_n,
        if_write => ap_channel_done_layer4_out_15,
        if_dout => layer4_out_15_dout,
        if_num_data_valid => layer4_out_15_num_data_valid,
        if_fifo_cap => layer4_out_15_fifo_cap,
        if_empty_n => layer4_out_15_empty_n,
        if_read => dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_ready);

    layer4_out_16_U : component myproject_fifo_w8_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_16,
        if_full_n => layer4_out_16_full_n,
        if_write => ap_channel_done_layer4_out_16,
        if_dout => layer4_out_16_dout,
        if_num_data_valid => layer4_out_16_num_data_valid,
        if_fifo_cap => layer4_out_16_fifo_cap,
        if_empty_n => layer4_out_16_empty_n,
        if_read => dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_ready);

    layer4_out_17_U : component myproject_fifo_w8_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_17,
        if_full_n => layer4_out_17_full_n,
        if_write => ap_channel_done_layer4_out_17,
        if_dout => layer4_out_17_dout,
        if_num_data_valid => layer4_out_17_num_data_valid,
        if_fifo_cap => layer4_out_17_fifo_cap,
        if_empty_n => layer4_out_17_empty_n,
        if_read => dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_ready);

    layer4_out_18_U : component myproject_fifo_w8_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_18,
        if_full_n => layer4_out_18_full_n,
        if_write => ap_channel_done_layer4_out_18,
        if_dout => layer4_out_18_dout,
        if_num_data_valid => layer4_out_18_num_data_valid,
        if_fifo_cap => layer4_out_18_fifo_cap,
        if_empty_n => layer4_out_18_empty_n,
        if_read => dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_ready);

    layer4_out_19_U : component myproject_fifo_w8_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_19,
        if_full_n => layer4_out_19_full_n,
        if_write => ap_channel_done_layer4_out_19,
        if_dout => layer4_out_19_dout,
        if_num_data_valid => layer4_out_19_num_data_valid,
        if_fifo_cap => layer4_out_19_fifo_cap,
        if_empty_n => layer4_out_19_empty_n,
        if_read => dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_ready);

    layer4_out_20_U : component myproject_fifo_w8_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_20,
        if_full_n => layer4_out_20_full_n,
        if_write => ap_channel_done_layer4_out_20,
        if_dout => layer4_out_20_dout,
        if_num_data_valid => layer4_out_20_num_data_valid,
        if_fifo_cap => layer4_out_20_fifo_cap,
        if_empty_n => layer4_out_20_empty_n,
        if_read => dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_ready);

    layer4_out_21_U : component myproject_fifo_w8_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_21,
        if_full_n => layer4_out_21_full_n,
        if_write => ap_channel_done_layer4_out_21,
        if_dout => layer4_out_21_dout,
        if_num_data_valid => layer4_out_21_num_data_valid,
        if_fifo_cap => layer4_out_21_fifo_cap,
        if_empty_n => layer4_out_21_empty_n,
        if_read => dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_ready);

    layer4_out_22_U : component myproject_fifo_w8_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_22,
        if_full_n => layer4_out_22_full_n,
        if_write => ap_channel_done_layer4_out_22,
        if_dout => layer4_out_22_dout,
        if_num_data_valid => layer4_out_22_num_data_valid,
        if_fifo_cap => layer4_out_22_fifo_cap,
        if_empty_n => layer4_out_22_empty_n,
        if_read => dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_ready);

    layer4_out_23_U : component myproject_fifo_w8_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_23,
        if_full_n => layer4_out_23_full_n,
        if_write => ap_channel_done_layer4_out_23,
        if_dout => layer4_out_23_dout,
        if_num_data_valid => layer4_out_23_num_data_valid,
        if_fifo_cap => layer4_out_23_fifo_cap,
        if_empty_n => layer4_out_23_empty_n,
        if_read => dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_ready);

    layer4_out_24_U : component myproject_fifo_w8_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_24,
        if_full_n => layer4_out_24_full_n,
        if_write => ap_channel_done_layer4_out_24,
        if_dout => layer4_out_24_dout,
        if_num_data_valid => layer4_out_24_num_data_valid,
        if_fifo_cap => layer4_out_24_fifo_cap,
        if_empty_n => layer4_out_24_empty_n,
        if_read => dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_ready);

    layer4_out_25_U : component myproject_fifo_w8_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_25,
        if_full_n => layer4_out_25_full_n,
        if_write => ap_channel_done_layer4_out_25,
        if_dout => layer4_out_25_dout,
        if_num_data_valid => layer4_out_25_num_data_valid,
        if_fifo_cap => layer4_out_25_fifo_cap,
        if_empty_n => layer4_out_25_empty_n,
        if_read => dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_ready);

    layer4_out_26_U : component myproject_fifo_w8_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_26,
        if_full_n => layer4_out_26_full_n,
        if_write => ap_channel_done_layer4_out_26,
        if_dout => layer4_out_26_dout,
        if_num_data_valid => layer4_out_26_num_data_valid,
        if_fifo_cap => layer4_out_26_fifo_cap,
        if_empty_n => layer4_out_26_empty_n,
        if_read => dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_ready);

    layer4_out_27_U : component myproject_fifo_w8_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_27,
        if_full_n => layer4_out_27_full_n,
        if_write => ap_channel_done_layer4_out_27,
        if_dout => layer4_out_27_dout,
        if_num_data_valid => layer4_out_27_num_data_valid,
        if_fifo_cap => layer4_out_27_fifo_cap,
        if_empty_n => layer4_out_27_empty_n,
        if_read => dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_ready);

    layer4_out_28_U : component myproject_fifo_w8_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_28,
        if_full_n => layer4_out_28_full_n,
        if_write => ap_channel_done_layer4_out_28,
        if_dout => layer4_out_28_dout,
        if_num_data_valid => layer4_out_28_num_data_valid,
        if_fifo_cap => layer4_out_28_fifo_cap,
        if_empty_n => layer4_out_28_empty_n,
        if_read => dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_ready);

    layer4_out_29_U : component myproject_fifo_w8_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_29,
        if_full_n => layer4_out_29_full_n,
        if_write => ap_channel_done_layer4_out_29,
        if_dout => layer4_out_29_dout,
        if_num_data_valid => layer4_out_29_num_data_valid,
        if_fifo_cap => layer4_out_29_fifo_cap,
        if_empty_n => layer4_out_29_empty_n,
        if_read => dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_ready);

    layer4_out_30_U : component myproject_fifo_w8_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_30,
        if_full_n => layer4_out_30_full_n,
        if_write => ap_channel_done_layer4_out_30,
        if_dout => layer4_out_30_dout,
        if_num_data_valid => layer4_out_30_num_data_valid,
        if_fifo_cap => layer4_out_30_fifo_cap,
        if_empty_n => layer4_out_30_empty_n,
        if_read => dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_ready);

    layer4_out_31_U : component myproject_fifo_w8_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_31,
        if_full_n => layer4_out_31_full_n,
        if_write => ap_channel_done_layer4_out_31,
        if_dout => layer4_out_31_dout,
        if_num_data_valid => layer4_out_31_num_data_valid,
        if_fifo_cap => layer4_out_31_fifo_cap,
        if_empty_n => layer4_out_31_empty_n,
        if_read => dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_ready);

    layer4_out_32_U : component myproject_fifo_w8_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_32,
        if_full_n => layer4_out_32_full_n,
        if_write => ap_channel_done_layer4_out_32,
        if_dout => layer4_out_32_dout,
        if_num_data_valid => layer4_out_32_num_data_valid,
        if_fifo_cap => layer4_out_32_fifo_cap,
        if_empty_n => layer4_out_32_empty_n,
        if_read => dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_ready);

    layer4_out_33_U : component myproject_fifo_w8_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_33,
        if_full_n => layer4_out_33_full_n,
        if_write => ap_channel_done_layer4_out_33,
        if_dout => layer4_out_33_dout,
        if_num_data_valid => layer4_out_33_num_data_valid,
        if_fifo_cap => layer4_out_33_fifo_cap,
        if_empty_n => layer4_out_33_empty_n,
        if_read => dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_ready);

    layer4_out_34_U : component myproject_fifo_w8_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_34,
        if_full_n => layer4_out_34_full_n,
        if_write => ap_channel_done_layer4_out_34,
        if_dout => layer4_out_34_dout,
        if_num_data_valid => layer4_out_34_num_data_valid,
        if_fifo_cap => layer4_out_34_fifo_cap,
        if_empty_n => layer4_out_34_empty_n,
        if_read => dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_ready);

    layer4_out_35_U : component myproject_fifo_w8_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_35,
        if_full_n => layer4_out_35_full_n,
        if_write => ap_channel_done_layer4_out_35,
        if_dout => layer4_out_35_dout,
        if_num_data_valid => layer4_out_35_num_data_valid,
        if_fifo_cap => layer4_out_35_fifo_cap,
        if_empty_n => layer4_out_35_empty_n,
        if_read => dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_ready);

    layer4_out_36_U : component myproject_fifo_w8_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_36,
        if_full_n => layer4_out_36_full_n,
        if_write => ap_channel_done_layer4_out_36,
        if_dout => layer4_out_36_dout,
        if_num_data_valid => layer4_out_36_num_data_valid,
        if_fifo_cap => layer4_out_36_fifo_cap,
        if_empty_n => layer4_out_36_empty_n,
        if_read => dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_ready);

    layer4_out_37_U : component myproject_fifo_w8_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_37,
        if_full_n => layer4_out_37_full_n,
        if_write => ap_channel_done_layer4_out_37,
        if_dout => layer4_out_37_dout,
        if_num_data_valid => layer4_out_37_num_data_valid,
        if_fifo_cap => layer4_out_37_fifo_cap,
        if_empty_n => layer4_out_37_empty_n,
        if_read => dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_ready);

    layer4_out_38_U : component myproject_fifo_w8_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_38,
        if_full_n => layer4_out_38_full_n,
        if_write => ap_channel_done_layer4_out_38,
        if_dout => layer4_out_38_dout,
        if_num_data_valid => layer4_out_38_num_data_valid,
        if_fifo_cap => layer4_out_38_fifo_cap,
        if_empty_n => layer4_out_38_empty_n,
        if_read => dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_ready);

    layer4_out_39_U : component myproject_fifo_w8_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_39,
        if_full_n => layer4_out_39_full_n,
        if_write => ap_channel_done_layer4_out_39,
        if_dout => layer4_out_39_dout,
        if_num_data_valid => layer4_out_39_num_data_valid,
        if_fifo_cap => layer4_out_39_fifo_cap,
        if_empty_n => layer4_out_39_empty_n,
        if_read => dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_ready);

    layer4_out_40_U : component myproject_fifo_w8_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_40,
        if_full_n => layer4_out_40_full_n,
        if_write => ap_channel_done_layer4_out_40,
        if_dout => layer4_out_40_dout,
        if_num_data_valid => layer4_out_40_num_data_valid,
        if_fifo_cap => layer4_out_40_fifo_cap,
        if_empty_n => layer4_out_40_empty_n,
        if_read => dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_ready);

    layer4_out_41_U : component myproject_fifo_w8_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_41,
        if_full_n => layer4_out_41_full_n,
        if_write => ap_channel_done_layer4_out_41,
        if_dout => layer4_out_41_dout,
        if_num_data_valid => layer4_out_41_num_data_valid,
        if_fifo_cap => layer4_out_41_fifo_cap,
        if_empty_n => layer4_out_41_empty_n,
        if_read => dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_ready);

    layer4_out_42_U : component myproject_fifo_w8_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_42,
        if_full_n => layer4_out_42_full_n,
        if_write => ap_channel_done_layer4_out_42,
        if_dout => layer4_out_42_dout,
        if_num_data_valid => layer4_out_42_num_data_valid,
        if_fifo_cap => layer4_out_42_fifo_cap,
        if_empty_n => layer4_out_42_empty_n,
        if_read => dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_ready);

    layer4_out_43_U : component myproject_fifo_w8_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_43,
        if_full_n => layer4_out_43_full_n,
        if_write => ap_channel_done_layer4_out_43,
        if_dout => layer4_out_43_dout,
        if_num_data_valid => layer4_out_43_num_data_valid,
        if_fifo_cap => layer4_out_43_fifo_cap,
        if_empty_n => layer4_out_43_empty_n,
        if_read => dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_ready);

    layer4_out_44_U : component myproject_fifo_w8_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_44,
        if_full_n => layer4_out_44_full_n,
        if_write => ap_channel_done_layer4_out_44,
        if_dout => layer4_out_44_dout,
        if_num_data_valid => layer4_out_44_num_data_valid,
        if_fifo_cap => layer4_out_44_fifo_cap,
        if_empty_n => layer4_out_44_empty_n,
        if_read => dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_ready);

    layer4_out_45_U : component myproject_fifo_w8_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_45,
        if_full_n => layer4_out_45_full_n,
        if_write => ap_channel_done_layer4_out_45,
        if_dout => layer4_out_45_dout,
        if_num_data_valid => layer4_out_45_num_data_valid,
        if_fifo_cap => layer4_out_45_fifo_cap,
        if_empty_n => layer4_out_45_empty_n,
        if_read => dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_ready);

    layer4_out_46_U : component myproject_fifo_w8_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_46,
        if_full_n => layer4_out_46_full_n,
        if_write => ap_channel_done_layer4_out_46,
        if_dout => layer4_out_46_dout,
        if_num_data_valid => layer4_out_46_num_data_valid,
        if_fifo_cap => layer4_out_46_fifo_cap,
        if_empty_n => layer4_out_46_empty_n,
        if_read => dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_ready);

    layer4_out_47_U : component myproject_fifo_w8_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_47,
        if_full_n => layer4_out_47_full_n,
        if_write => ap_channel_done_layer4_out_47,
        if_dout => layer4_out_47_dout,
        if_num_data_valid => layer4_out_47_num_data_valid,
        if_fifo_cap => layer4_out_47_fifo_cap,
        if_empty_n => layer4_out_47_empty_n,
        if_read => dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_ready);

    layer4_out_48_U : component myproject_fifo_w8_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_48,
        if_full_n => layer4_out_48_full_n,
        if_write => ap_channel_done_layer4_out_48,
        if_dout => layer4_out_48_dout,
        if_num_data_valid => layer4_out_48_num_data_valid,
        if_fifo_cap => layer4_out_48_fifo_cap,
        if_empty_n => layer4_out_48_empty_n,
        if_read => dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_ready);

    layer4_out_49_U : component myproject_fifo_w8_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_49,
        if_full_n => layer4_out_49_full_n,
        if_write => ap_channel_done_layer4_out_49,
        if_dout => layer4_out_49_dout,
        if_num_data_valid => layer4_out_49_num_data_valid,
        if_fifo_cap => layer4_out_49_fifo_cap,
        if_empty_n => layer4_out_49_empty_n,
        if_read => dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_ready);

    layer4_out_50_U : component myproject_fifo_w8_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_50,
        if_full_n => layer4_out_50_full_n,
        if_write => ap_channel_done_layer4_out_50,
        if_dout => layer4_out_50_dout,
        if_num_data_valid => layer4_out_50_num_data_valid,
        if_fifo_cap => layer4_out_50_fifo_cap,
        if_empty_n => layer4_out_50_empty_n,
        if_read => dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_ready);

    layer4_out_51_U : component myproject_fifo_w8_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_51,
        if_full_n => layer4_out_51_full_n,
        if_write => ap_channel_done_layer4_out_51,
        if_dout => layer4_out_51_dout,
        if_num_data_valid => layer4_out_51_num_data_valid,
        if_fifo_cap => layer4_out_51_fifo_cap,
        if_empty_n => layer4_out_51_empty_n,
        if_read => dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_ready);

    layer4_out_52_U : component myproject_fifo_w8_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_52,
        if_full_n => layer4_out_52_full_n,
        if_write => ap_channel_done_layer4_out_52,
        if_dout => layer4_out_52_dout,
        if_num_data_valid => layer4_out_52_num_data_valid,
        if_fifo_cap => layer4_out_52_fifo_cap,
        if_empty_n => layer4_out_52_empty_n,
        if_read => dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_ready);

    layer4_out_53_U : component myproject_fifo_w8_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_53,
        if_full_n => layer4_out_53_full_n,
        if_write => ap_channel_done_layer4_out_53,
        if_dout => layer4_out_53_dout,
        if_num_data_valid => layer4_out_53_num_data_valid,
        if_fifo_cap => layer4_out_53_fifo_cap,
        if_empty_n => layer4_out_53_empty_n,
        if_read => dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_ready);

    layer4_out_54_U : component myproject_fifo_w8_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_54,
        if_full_n => layer4_out_54_full_n,
        if_write => ap_channel_done_layer4_out_54,
        if_dout => layer4_out_54_dout,
        if_num_data_valid => layer4_out_54_num_data_valid,
        if_fifo_cap => layer4_out_54_fifo_cap,
        if_empty_n => layer4_out_54_empty_n,
        if_read => dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_ready);

    layer4_out_55_U : component myproject_fifo_w8_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_55,
        if_full_n => layer4_out_55_full_n,
        if_write => ap_channel_done_layer4_out_55,
        if_dout => layer4_out_55_dout,
        if_num_data_valid => layer4_out_55_num_data_valid,
        if_fifo_cap => layer4_out_55_fifo_cap,
        if_empty_n => layer4_out_55_empty_n,
        if_read => dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_ready);

    layer4_out_56_U : component myproject_fifo_w8_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_56,
        if_full_n => layer4_out_56_full_n,
        if_write => ap_channel_done_layer4_out_56,
        if_dout => layer4_out_56_dout,
        if_num_data_valid => layer4_out_56_num_data_valid,
        if_fifo_cap => layer4_out_56_fifo_cap,
        if_empty_n => layer4_out_56_empty_n,
        if_read => dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_ready);

    layer4_out_57_U : component myproject_fifo_w8_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_57,
        if_full_n => layer4_out_57_full_n,
        if_write => ap_channel_done_layer4_out_57,
        if_dout => layer4_out_57_dout,
        if_num_data_valid => layer4_out_57_num_data_valid,
        if_fifo_cap => layer4_out_57_fifo_cap,
        if_empty_n => layer4_out_57_empty_n,
        if_read => dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_ready);

    layer4_out_58_U : component myproject_fifo_w8_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_58,
        if_full_n => layer4_out_58_full_n,
        if_write => ap_channel_done_layer4_out_58,
        if_dout => layer4_out_58_dout,
        if_num_data_valid => layer4_out_58_num_data_valid,
        if_fifo_cap => layer4_out_58_fifo_cap,
        if_empty_n => layer4_out_58_empty_n,
        if_read => dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_ready);

    layer4_out_59_U : component myproject_fifo_w8_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_59,
        if_full_n => layer4_out_59_full_n,
        if_write => ap_channel_done_layer4_out_59,
        if_dout => layer4_out_59_dout,
        if_num_data_valid => layer4_out_59_num_data_valid,
        if_fifo_cap => layer4_out_59_fifo_cap,
        if_empty_n => layer4_out_59_empty_n,
        if_read => dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_ready);

    layer4_out_60_U : component myproject_fifo_w8_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_60,
        if_full_n => layer4_out_60_full_n,
        if_write => ap_channel_done_layer4_out_60,
        if_dout => layer4_out_60_dout,
        if_num_data_valid => layer4_out_60_num_data_valid,
        if_fifo_cap => layer4_out_60_fifo_cap,
        if_empty_n => layer4_out_60_empty_n,
        if_read => dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_ready);

    layer4_out_61_U : component myproject_fifo_w8_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_61,
        if_full_n => layer4_out_61_full_n,
        if_write => ap_channel_done_layer4_out_61,
        if_dout => layer4_out_61_dout,
        if_num_data_valid => layer4_out_61_num_data_valid,
        if_fifo_cap => layer4_out_61_fifo_cap,
        if_empty_n => layer4_out_61_empty_n,
        if_read => dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_ready);

    layer4_out_62_U : component myproject_fifo_w8_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_62,
        if_full_n => layer4_out_62_full_n,
        if_write => ap_channel_done_layer4_out_62,
        if_dout => layer4_out_62_dout,
        if_num_data_valid => layer4_out_62_num_data_valid,
        if_fifo_cap => layer4_out_62_fifo_cap,
        if_empty_n => layer4_out_62_empty_n,
        if_read => dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_ready);

    layer4_out_63_U : component myproject_fifo_w8_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_return_63,
        if_full_n => layer4_out_63_full_n,
        if_write => ap_channel_done_layer4_out_63,
        if_dout => layer4_out_63_dout,
        if_num_data_valid => layer4_out_63_num_data_valid,
        if_fifo_cap => layer4_out_63_fifo_cap,
        if_empty_n => layer4_out_63_empty_n,
        if_read => dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_ready);

    layer5_out_U : component myproject_fifo_w15_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_return_0,
        if_full_n => layer5_out_full_n,
        if_write => ap_channel_done_layer5_out,
        if_dout => layer5_out_dout,
        if_num_data_valid => layer5_out_num_data_valid,
        if_fifo_cap => layer5_out_fifo_cap,
        if_empty_n => layer5_out_empty_n,
        if_read => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_ready);

    layer5_out_1_U : component myproject_fifo_w15_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_return_1,
        if_full_n => layer5_out_1_full_n,
        if_write => ap_channel_done_layer5_out_1,
        if_dout => layer5_out_1_dout,
        if_num_data_valid => layer5_out_1_num_data_valid,
        if_fifo_cap => layer5_out_1_fifo_cap,
        if_empty_n => layer5_out_1_empty_n,
        if_read => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_ready);

    layer5_out_2_U : component myproject_fifo_w15_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_return_2,
        if_full_n => layer5_out_2_full_n,
        if_write => ap_channel_done_layer5_out_2,
        if_dout => layer5_out_2_dout,
        if_num_data_valid => layer5_out_2_num_data_valid,
        if_fifo_cap => layer5_out_2_fifo_cap,
        if_empty_n => layer5_out_2_empty_n,
        if_read => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_ready);

    layer5_out_3_U : component myproject_fifo_w15_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_return_3,
        if_full_n => layer5_out_3_full_n,
        if_write => ap_channel_done_layer5_out_3,
        if_dout => layer5_out_3_dout,
        if_num_data_valid => layer5_out_3_num_data_valid,
        if_fifo_cap => layer5_out_3_fifo_cap,
        if_empty_n => layer5_out_3_empty_n,
        if_read => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_ready);

    layer5_out_4_U : component myproject_fifo_w15_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_return_4,
        if_full_n => layer5_out_4_full_n,
        if_write => ap_channel_done_layer5_out_4,
        if_dout => layer5_out_4_dout,
        if_num_data_valid => layer5_out_4_num_data_valid,
        if_fifo_cap => layer5_out_4_fifo_cap,
        if_empty_n => layer5_out_4_empty_n,
        if_read => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_ready);

    layer5_out_5_U : component myproject_fifo_w15_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_return_5,
        if_full_n => layer5_out_5_full_n,
        if_write => ap_channel_done_layer5_out_5,
        if_dout => layer5_out_5_dout,
        if_num_data_valid => layer5_out_5_num_data_valid,
        if_fifo_cap => layer5_out_5_fifo_cap,
        if_empty_n => layer5_out_5_empty_n,
        if_read => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_ready);

    layer5_out_6_U : component myproject_fifo_w15_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_return_6,
        if_full_n => layer5_out_6_full_n,
        if_write => ap_channel_done_layer5_out_6,
        if_dout => layer5_out_6_dout,
        if_num_data_valid => layer5_out_6_num_data_valid,
        if_fifo_cap => layer5_out_6_fifo_cap,
        if_empty_n => layer5_out_6_empty_n,
        if_read => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_ready);

    layer5_out_7_U : component myproject_fifo_w15_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_return_7,
        if_full_n => layer5_out_7_full_n,
        if_write => ap_channel_done_layer5_out_7,
        if_dout => layer5_out_7_dout,
        if_num_data_valid => layer5_out_7_num_data_valid,
        if_fifo_cap => layer5_out_7_fifo_cap,
        if_empty_n => layer5_out_7_empty_n,
        if_read => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_ready);

    layer5_out_8_U : component myproject_fifo_w15_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_return_8,
        if_full_n => layer5_out_8_full_n,
        if_write => ap_channel_done_layer5_out_8,
        if_dout => layer5_out_8_dout,
        if_num_data_valid => layer5_out_8_num_data_valid,
        if_fifo_cap => layer5_out_8_fifo_cap,
        if_empty_n => layer5_out_8_empty_n,
        if_read => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_ready);

    layer5_out_9_U : component myproject_fifo_w15_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_return_9,
        if_full_n => layer5_out_9_full_n,
        if_write => ap_channel_done_layer5_out_9,
        if_dout => layer5_out_9_dout,
        if_num_data_valid => layer5_out_9_num_data_valid,
        if_fifo_cap => layer5_out_9_fifo_cap,
        if_empty_n => layer5_out_9_empty_n,
        if_read => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_ready);

    layer5_out_10_U : component myproject_fifo_w15_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_return_10,
        if_full_n => layer5_out_10_full_n,
        if_write => ap_channel_done_layer5_out_10,
        if_dout => layer5_out_10_dout,
        if_num_data_valid => layer5_out_10_num_data_valid,
        if_fifo_cap => layer5_out_10_fifo_cap,
        if_empty_n => layer5_out_10_empty_n,
        if_read => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_ready);

    layer5_out_11_U : component myproject_fifo_w15_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_return_11,
        if_full_n => layer5_out_11_full_n,
        if_write => ap_channel_done_layer5_out_11,
        if_dout => layer5_out_11_dout,
        if_num_data_valid => layer5_out_11_num_data_valid,
        if_fifo_cap => layer5_out_11_fifo_cap,
        if_empty_n => layer5_out_11_empty_n,
        if_read => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_ready);

    layer5_out_12_U : component myproject_fifo_w15_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_return_12,
        if_full_n => layer5_out_12_full_n,
        if_write => ap_channel_done_layer5_out_12,
        if_dout => layer5_out_12_dout,
        if_num_data_valid => layer5_out_12_num_data_valid,
        if_fifo_cap => layer5_out_12_fifo_cap,
        if_empty_n => layer5_out_12_empty_n,
        if_read => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_ready);

    layer5_out_13_U : component myproject_fifo_w15_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_return_13,
        if_full_n => layer5_out_13_full_n,
        if_write => ap_channel_done_layer5_out_13,
        if_dout => layer5_out_13_dout,
        if_num_data_valid => layer5_out_13_num_data_valid,
        if_fifo_cap => layer5_out_13_fifo_cap,
        if_empty_n => layer5_out_13_empty_n,
        if_read => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_ready);

    layer5_out_14_U : component myproject_fifo_w15_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_return_14,
        if_full_n => layer5_out_14_full_n,
        if_write => ap_channel_done_layer5_out_14,
        if_dout => layer5_out_14_dout,
        if_num_data_valid => layer5_out_14_num_data_valid,
        if_fifo_cap => layer5_out_14_fifo_cap,
        if_empty_n => layer5_out_14_empty_n,
        if_read => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_ready);

    layer5_out_15_U : component myproject_fifo_w15_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_return_15,
        if_full_n => layer5_out_15_full_n,
        if_write => ap_channel_done_layer5_out_15,
        if_dout => layer5_out_15_dout,
        if_num_data_valid => layer5_out_15_num_data_valid,
        if_fifo_cap => layer5_out_15_fifo_cap,
        if_empty_n => layer5_out_15_empty_n,
        if_read => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_ready);

    layer5_out_16_U : component myproject_fifo_w15_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_return_16,
        if_full_n => layer5_out_16_full_n,
        if_write => ap_channel_done_layer5_out_16,
        if_dout => layer5_out_16_dout,
        if_num_data_valid => layer5_out_16_num_data_valid,
        if_fifo_cap => layer5_out_16_fifo_cap,
        if_empty_n => layer5_out_16_empty_n,
        if_read => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_ready);

    layer5_out_17_U : component myproject_fifo_w15_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_return_17,
        if_full_n => layer5_out_17_full_n,
        if_write => ap_channel_done_layer5_out_17,
        if_dout => layer5_out_17_dout,
        if_num_data_valid => layer5_out_17_num_data_valid,
        if_fifo_cap => layer5_out_17_fifo_cap,
        if_empty_n => layer5_out_17_empty_n,
        if_read => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_ready);

    layer5_out_18_U : component myproject_fifo_w15_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_return_18,
        if_full_n => layer5_out_18_full_n,
        if_write => ap_channel_done_layer5_out_18,
        if_dout => layer5_out_18_dout,
        if_num_data_valid => layer5_out_18_num_data_valid,
        if_fifo_cap => layer5_out_18_fifo_cap,
        if_empty_n => layer5_out_18_empty_n,
        if_read => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_ready);

    layer5_out_19_U : component myproject_fifo_w15_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_return_19,
        if_full_n => layer5_out_19_full_n,
        if_write => ap_channel_done_layer5_out_19,
        if_dout => layer5_out_19_dout,
        if_num_data_valid => layer5_out_19_num_data_valid,
        if_fifo_cap => layer5_out_19_fifo_cap,
        if_empty_n => layer5_out_19_empty_n,
        if_read => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_ready);

    layer5_out_20_U : component myproject_fifo_w15_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_return_20,
        if_full_n => layer5_out_20_full_n,
        if_write => ap_channel_done_layer5_out_20,
        if_dout => layer5_out_20_dout,
        if_num_data_valid => layer5_out_20_num_data_valid,
        if_fifo_cap => layer5_out_20_fifo_cap,
        if_empty_n => layer5_out_20_empty_n,
        if_read => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_ready);

    layer5_out_21_U : component myproject_fifo_w15_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_return_21,
        if_full_n => layer5_out_21_full_n,
        if_write => ap_channel_done_layer5_out_21,
        if_dout => layer5_out_21_dout,
        if_num_data_valid => layer5_out_21_num_data_valid,
        if_fifo_cap => layer5_out_21_fifo_cap,
        if_empty_n => layer5_out_21_empty_n,
        if_read => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_ready);

    layer5_out_22_U : component myproject_fifo_w15_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_return_22,
        if_full_n => layer5_out_22_full_n,
        if_write => ap_channel_done_layer5_out_22,
        if_dout => layer5_out_22_dout,
        if_num_data_valid => layer5_out_22_num_data_valid,
        if_fifo_cap => layer5_out_22_fifo_cap,
        if_empty_n => layer5_out_22_empty_n,
        if_read => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_ready);

    layer5_out_23_U : component myproject_fifo_w15_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_return_23,
        if_full_n => layer5_out_23_full_n,
        if_write => ap_channel_done_layer5_out_23,
        if_dout => layer5_out_23_dout,
        if_num_data_valid => layer5_out_23_num_data_valid,
        if_fifo_cap => layer5_out_23_fifo_cap,
        if_empty_n => layer5_out_23_empty_n,
        if_read => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_ready);

    layer5_out_24_U : component myproject_fifo_w15_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_return_24,
        if_full_n => layer5_out_24_full_n,
        if_write => ap_channel_done_layer5_out_24,
        if_dout => layer5_out_24_dout,
        if_num_data_valid => layer5_out_24_num_data_valid,
        if_fifo_cap => layer5_out_24_fifo_cap,
        if_empty_n => layer5_out_24_empty_n,
        if_read => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_ready);

    layer5_out_25_U : component myproject_fifo_w15_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_return_25,
        if_full_n => layer5_out_25_full_n,
        if_write => ap_channel_done_layer5_out_25,
        if_dout => layer5_out_25_dout,
        if_num_data_valid => layer5_out_25_num_data_valid,
        if_fifo_cap => layer5_out_25_fifo_cap,
        if_empty_n => layer5_out_25_empty_n,
        if_read => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_ready);

    layer5_out_26_U : component myproject_fifo_w15_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_return_26,
        if_full_n => layer5_out_26_full_n,
        if_write => ap_channel_done_layer5_out_26,
        if_dout => layer5_out_26_dout,
        if_num_data_valid => layer5_out_26_num_data_valid,
        if_fifo_cap => layer5_out_26_fifo_cap,
        if_empty_n => layer5_out_26_empty_n,
        if_read => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_ready);

    layer5_out_27_U : component myproject_fifo_w15_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_return_27,
        if_full_n => layer5_out_27_full_n,
        if_write => ap_channel_done_layer5_out_27,
        if_dout => layer5_out_27_dout,
        if_num_data_valid => layer5_out_27_num_data_valid,
        if_fifo_cap => layer5_out_27_fifo_cap,
        if_empty_n => layer5_out_27_empty_n,
        if_read => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_ready);

    layer5_out_28_U : component myproject_fifo_w15_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_return_28,
        if_full_n => layer5_out_28_full_n,
        if_write => ap_channel_done_layer5_out_28,
        if_dout => layer5_out_28_dout,
        if_num_data_valid => layer5_out_28_num_data_valid,
        if_fifo_cap => layer5_out_28_fifo_cap,
        if_empty_n => layer5_out_28_empty_n,
        if_read => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_ready);

    layer5_out_29_U : component myproject_fifo_w15_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_return_29,
        if_full_n => layer5_out_29_full_n,
        if_write => ap_channel_done_layer5_out_29,
        if_dout => layer5_out_29_dout,
        if_num_data_valid => layer5_out_29_num_data_valid,
        if_fifo_cap => layer5_out_29_fifo_cap,
        if_empty_n => layer5_out_29_empty_n,
        if_read => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_ready);

    layer5_out_30_U : component myproject_fifo_w15_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_return_30,
        if_full_n => layer5_out_30_full_n,
        if_write => ap_channel_done_layer5_out_30,
        if_dout => layer5_out_30_dout,
        if_num_data_valid => layer5_out_30_num_data_valid,
        if_fifo_cap => layer5_out_30_fifo_cap,
        if_empty_n => layer5_out_30_empty_n,
        if_read => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_ready);

    layer5_out_31_U : component myproject_fifo_w15_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_return_31,
        if_full_n => layer5_out_31_full_n,
        if_write => ap_channel_done_layer5_out_31,
        if_dout => layer5_out_31_dout,
        if_num_data_valid => layer5_out_31_num_data_valid,
        if_fifo_cap => layer5_out_31_fifo_cap,
        if_empty_n => layer5_out_31_empty_n,
        if_read => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_ready);

    layer11_out_U : component myproject_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_return_0,
        if_full_n => layer11_out_full_n,
        if_write => ap_channel_done_layer11_out,
        if_dout => layer11_out_dout,
        if_num_data_valid => layer11_out_num_data_valid,
        if_fifo_cap => layer11_out_fifo_cap,
        if_empty_n => layer11_out_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_ready);

    layer11_out_1_U : component myproject_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_return_1,
        if_full_n => layer11_out_1_full_n,
        if_write => ap_channel_done_layer11_out_1,
        if_dout => layer11_out_1_dout,
        if_num_data_valid => layer11_out_1_num_data_valid,
        if_fifo_cap => layer11_out_1_fifo_cap,
        if_empty_n => layer11_out_1_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_ready);

    layer11_out_2_U : component myproject_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_return_2,
        if_full_n => layer11_out_2_full_n,
        if_write => ap_channel_done_layer11_out_2,
        if_dout => layer11_out_2_dout,
        if_num_data_valid => layer11_out_2_num_data_valid,
        if_fifo_cap => layer11_out_2_fifo_cap,
        if_empty_n => layer11_out_2_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_ready);

    layer11_out_3_U : component myproject_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_return_3,
        if_full_n => layer11_out_3_full_n,
        if_write => ap_channel_done_layer11_out_3,
        if_dout => layer11_out_3_dout,
        if_num_data_valid => layer11_out_3_num_data_valid,
        if_fifo_cap => layer11_out_3_fifo_cap,
        if_empty_n => layer11_out_3_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_ready);

    layer11_out_4_U : component myproject_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_return_4,
        if_full_n => layer11_out_4_full_n,
        if_write => ap_channel_done_layer11_out_4,
        if_dout => layer11_out_4_dout,
        if_num_data_valid => layer11_out_4_num_data_valid,
        if_fifo_cap => layer11_out_4_fifo_cap,
        if_empty_n => layer11_out_4_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_ready);

    layer11_out_5_U : component myproject_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_return_5,
        if_full_n => layer11_out_5_full_n,
        if_write => ap_channel_done_layer11_out_5,
        if_dout => layer11_out_5_dout,
        if_num_data_valid => layer11_out_5_num_data_valid,
        if_fifo_cap => layer11_out_5_fifo_cap,
        if_empty_n => layer11_out_5_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_ready);

    layer11_out_6_U : component myproject_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_return_6,
        if_full_n => layer11_out_6_full_n,
        if_write => ap_channel_done_layer11_out_6,
        if_dout => layer11_out_6_dout,
        if_num_data_valid => layer11_out_6_num_data_valid,
        if_fifo_cap => layer11_out_6_fifo_cap,
        if_empty_n => layer11_out_6_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_ready);

    layer11_out_7_U : component myproject_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_return_7,
        if_full_n => layer11_out_7_full_n,
        if_write => ap_channel_done_layer11_out_7,
        if_dout => layer11_out_7_dout,
        if_num_data_valid => layer11_out_7_num_data_valid,
        if_fifo_cap => layer11_out_7_fifo_cap,
        if_empty_n => layer11_out_7_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_ready);

    layer11_out_8_U : component myproject_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_return_8,
        if_full_n => layer11_out_8_full_n,
        if_write => ap_channel_done_layer11_out_8,
        if_dout => layer11_out_8_dout,
        if_num_data_valid => layer11_out_8_num_data_valid,
        if_fifo_cap => layer11_out_8_fifo_cap,
        if_empty_n => layer11_out_8_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_ready);

    layer11_out_9_U : component myproject_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_return_9,
        if_full_n => layer11_out_9_full_n,
        if_write => ap_channel_done_layer11_out_9,
        if_dout => layer11_out_9_dout,
        if_num_data_valid => layer11_out_9_num_data_valid,
        if_fifo_cap => layer11_out_9_fifo_cap,
        if_empty_n => layer11_out_9_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_ready);

    layer11_out_10_U : component myproject_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_return_10,
        if_full_n => layer11_out_10_full_n,
        if_write => ap_channel_done_layer11_out_10,
        if_dout => layer11_out_10_dout,
        if_num_data_valid => layer11_out_10_num_data_valid,
        if_fifo_cap => layer11_out_10_fifo_cap,
        if_empty_n => layer11_out_10_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_ready);

    layer11_out_11_U : component myproject_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_return_11,
        if_full_n => layer11_out_11_full_n,
        if_write => ap_channel_done_layer11_out_11,
        if_dout => layer11_out_11_dout,
        if_num_data_valid => layer11_out_11_num_data_valid,
        if_fifo_cap => layer11_out_11_fifo_cap,
        if_empty_n => layer11_out_11_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_ready);

    layer11_out_12_U : component myproject_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_return_12,
        if_full_n => layer11_out_12_full_n,
        if_write => ap_channel_done_layer11_out_12,
        if_dout => layer11_out_12_dout,
        if_num_data_valid => layer11_out_12_num_data_valid,
        if_fifo_cap => layer11_out_12_fifo_cap,
        if_empty_n => layer11_out_12_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_ready);

    layer11_out_13_U : component myproject_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_return_13,
        if_full_n => layer11_out_13_full_n,
        if_write => ap_channel_done_layer11_out_13,
        if_dout => layer11_out_13_dout,
        if_num_data_valid => layer11_out_13_num_data_valid,
        if_fifo_cap => layer11_out_13_fifo_cap,
        if_empty_n => layer11_out_13_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_ready);

    layer11_out_14_U : component myproject_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_return_14,
        if_full_n => layer11_out_14_full_n,
        if_write => ap_channel_done_layer11_out_14,
        if_dout => layer11_out_14_dout,
        if_num_data_valid => layer11_out_14_num_data_valid,
        if_fifo_cap => layer11_out_14_fifo_cap,
        if_empty_n => layer11_out_14_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_ready);

    layer11_out_15_U : component myproject_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_return_15,
        if_full_n => layer11_out_15_full_n,
        if_write => ap_channel_done_layer11_out_15,
        if_dout => layer11_out_15_dout,
        if_num_data_valid => layer11_out_15_num_data_valid,
        if_fifo_cap => layer11_out_15_fifo_cap,
        if_empty_n => layer11_out_15_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_ready);

    layer11_out_16_U : component myproject_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_return_16,
        if_full_n => layer11_out_16_full_n,
        if_write => ap_channel_done_layer11_out_16,
        if_dout => layer11_out_16_dout,
        if_num_data_valid => layer11_out_16_num_data_valid,
        if_fifo_cap => layer11_out_16_fifo_cap,
        if_empty_n => layer11_out_16_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_ready);

    layer11_out_17_U : component myproject_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_return_17,
        if_full_n => layer11_out_17_full_n,
        if_write => ap_channel_done_layer11_out_17,
        if_dout => layer11_out_17_dout,
        if_num_data_valid => layer11_out_17_num_data_valid,
        if_fifo_cap => layer11_out_17_fifo_cap,
        if_empty_n => layer11_out_17_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_ready);

    layer11_out_18_U : component myproject_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_return_18,
        if_full_n => layer11_out_18_full_n,
        if_write => ap_channel_done_layer11_out_18,
        if_dout => layer11_out_18_dout,
        if_num_data_valid => layer11_out_18_num_data_valid,
        if_fifo_cap => layer11_out_18_fifo_cap,
        if_empty_n => layer11_out_18_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_ready);

    layer11_out_19_U : component myproject_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_return_19,
        if_full_n => layer11_out_19_full_n,
        if_write => ap_channel_done_layer11_out_19,
        if_dout => layer11_out_19_dout,
        if_num_data_valid => layer11_out_19_num_data_valid,
        if_fifo_cap => layer11_out_19_fifo_cap,
        if_empty_n => layer11_out_19_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_ready);

    layer11_out_20_U : component myproject_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_return_20,
        if_full_n => layer11_out_20_full_n,
        if_write => ap_channel_done_layer11_out_20,
        if_dout => layer11_out_20_dout,
        if_num_data_valid => layer11_out_20_num_data_valid,
        if_fifo_cap => layer11_out_20_fifo_cap,
        if_empty_n => layer11_out_20_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_ready);

    layer11_out_21_U : component myproject_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_return_21,
        if_full_n => layer11_out_21_full_n,
        if_write => ap_channel_done_layer11_out_21,
        if_dout => layer11_out_21_dout,
        if_num_data_valid => layer11_out_21_num_data_valid,
        if_fifo_cap => layer11_out_21_fifo_cap,
        if_empty_n => layer11_out_21_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_ready);

    layer11_out_22_U : component myproject_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_return_22,
        if_full_n => layer11_out_22_full_n,
        if_write => ap_channel_done_layer11_out_22,
        if_dout => layer11_out_22_dout,
        if_num_data_valid => layer11_out_22_num_data_valid,
        if_fifo_cap => layer11_out_22_fifo_cap,
        if_empty_n => layer11_out_22_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_ready);

    layer11_out_23_U : component myproject_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_return_23,
        if_full_n => layer11_out_23_full_n,
        if_write => ap_channel_done_layer11_out_23,
        if_dout => layer11_out_23_dout,
        if_num_data_valid => layer11_out_23_num_data_valid,
        if_fifo_cap => layer11_out_23_fifo_cap,
        if_empty_n => layer11_out_23_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_ready);

    layer11_out_24_U : component myproject_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_return_24,
        if_full_n => layer11_out_24_full_n,
        if_write => ap_channel_done_layer11_out_24,
        if_dout => layer11_out_24_dout,
        if_num_data_valid => layer11_out_24_num_data_valid,
        if_fifo_cap => layer11_out_24_fifo_cap,
        if_empty_n => layer11_out_24_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_ready);

    layer11_out_25_U : component myproject_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_return_25,
        if_full_n => layer11_out_25_full_n,
        if_write => ap_channel_done_layer11_out_25,
        if_dout => layer11_out_25_dout,
        if_num_data_valid => layer11_out_25_num_data_valid,
        if_fifo_cap => layer11_out_25_fifo_cap,
        if_empty_n => layer11_out_25_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_ready);

    layer11_out_26_U : component myproject_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_return_26,
        if_full_n => layer11_out_26_full_n,
        if_write => ap_channel_done_layer11_out_26,
        if_dout => layer11_out_26_dout,
        if_num_data_valid => layer11_out_26_num_data_valid,
        if_fifo_cap => layer11_out_26_fifo_cap,
        if_empty_n => layer11_out_26_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_ready);

    layer11_out_27_U : component myproject_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_return_27,
        if_full_n => layer11_out_27_full_n,
        if_write => ap_channel_done_layer11_out_27,
        if_dout => layer11_out_27_dout,
        if_num_data_valid => layer11_out_27_num_data_valid,
        if_fifo_cap => layer11_out_27_fifo_cap,
        if_empty_n => layer11_out_27_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_ready);

    layer11_out_28_U : component myproject_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_return_28,
        if_full_n => layer11_out_28_full_n,
        if_write => ap_channel_done_layer11_out_28,
        if_dout => layer11_out_28_dout,
        if_num_data_valid => layer11_out_28_num_data_valid,
        if_fifo_cap => layer11_out_28_fifo_cap,
        if_empty_n => layer11_out_28_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_ready);

    layer11_out_29_U : component myproject_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_return_29,
        if_full_n => layer11_out_29_full_n,
        if_write => ap_channel_done_layer11_out_29,
        if_dout => layer11_out_29_dout,
        if_num_data_valid => layer11_out_29_num_data_valid,
        if_fifo_cap => layer11_out_29_fifo_cap,
        if_empty_n => layer11_out_29_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_ready);

    layer11_out_30_U : component myproject_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_return_30,
        if_full_n => layer11_out_30_full_n,
        if_write => ap_channel_done_layer11_out_30,
        if_dout => layer11_out_30_dout,
        if_num_data_valid => layer11_out_30_num_data_valid,
        if_fifo_cap => layer11_out_30_fifo_cap,
        if_empty_n => layer11_out_30_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_ready);

    layer11_out_31_U : component myproject_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_return_31,
        if_full_n => layer11_out_31_full_n,
        if_write => ap_channel_done_layer11_out_31,
        if_dout => layer11_out_31_dout,
        if_num_data_valid => layer11_out_31_num_data_valid,
        if_fifo_cap => layer11_out_31_fifo_cap,
        if_empty_n => layer11_out_31_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_ready);

    layer7_out_U : component myproject_fifo_w8_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_return_0,
        if_full_n => layer7_out_full_n,
        if_write => ap_channel_done_layer7_out,
        if_dout => layer7_out_dout,
        if_num_data_valid => layer7_out_num_data_valid,
        if_fifo_cap => layer7_out_fifo_cap,
        if_empty_n => layer7_out_empty_n,
        if_read => dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config8_U0_ap_ready);

    layer7_out_1_U : component myproject_fifo_w8_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_return_1,
        if_full_n => layer7_out_1_full_n,
        if_write => ap_channel_done_layer7_out_1,
        if_dout => layer7_out_1_dout,
        if_num_data_valid => layer7_out_1_num_data_valid,
        if_fifo_cap => layer7_out_1_fifo_cap,
        if_empty_n => layer7_out_1_empty_n,
        if_read => dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config8_U0_ap_ready);

    layer7_out_2_U : component myproject_fifo_w8_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_return_2,
        if_full_n => layer7_out_2_full_n,
        if_write => ap_channel_done_layer7_out_2,
        if_dout => layer7_out_2_dout,
        if_num_data_valid => layer7_out_2_num_data_valid,
        if_fifo_cap => layer7_out_2_fifo_cap,
        if_empty_n => layer7_out_2_empty_n,
        if_read => dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config8_U0_ap_ready);

    layer7_out_3_U : component myproject_fifo_w8_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_return_3,
        if_full_n => layer7_out_3_full_n,
        if_write => ap_channel_done_layer7_out_3,
        if_dout => layer7_out_3_dout,
        if_num_data_valid => layer7_out_3_num_data_valid,
        if_fifo_cap => layer7_out_3_fifo_cap,
        if_empty_n => layer7_out_3_empty_n,
        if_read => dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config8_U0_ap_ready);

    layer7_out_4_U : component myproject_fifo_w8_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_return_4,
        if_full_n => layer7_out_4_full_n,
        if_write => ap_channel_done_layer7_out_4,
        if_dout => layer7_out_4_dout,
        if_num_data_valid => layer7_out_4_num_data_valid,
        if_fifo_cap => layer7_out_4_fifo_cap,
        if_empty_n => layer7_out_4_empty_n,
        if_read => dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config8_U0_ap_ready);

    layer7_out_5_U : component myproject_fifo_w8_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_return_5,
        if_full_n => layer7_out_5_full_n,
        if_write => ap_channel_done_layer7_out_5,
        if_dout => layer7_out_5_dout,
        if_num_data_valid => layer7_out_5_num_data_valid,
        if_fifo_cap => layer7_out_5_fifo_cap,
        if_empty_n => layer7_out_5_empty_n,
        if_read => dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config8_U0_ap_ready);

    layer7_out_6_U : component myproject_fifo_w8_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_return_6,
        if_full_n => layer7_out_6_full_n,
        if_write => ap_channel_done_layer7_out_6,
        if_dout => layer7_out_6_dout,
        if_num_data_valid => layer7_out_6_num_data_valid,
        if_fifo_cap => layer7_out_6_fifo_cap,
        if_empty_n => layer7_out_6_empty_n,
        if_read => dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config8_U0_ap_ready);

    layer7_out_7_U : component myproject_fifo_w8_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_return_7,
        if_full_n => layer7_out_7_full_n,
        if_write => ap_channel_done_layer7_out_7,
        if_dout => layer7_out_7_dout,
        if_num_data_valid => layer7_out_7_num_data_valid,
        if_fifo_cap => layer7_out_7_fifo_cap,
        if_empty_n => layer7_out_7_empty_n,
        if_read => dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config8_U0_ap_ready);

    layer7_out_8_U : component myproject_fifo_w8_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_return_8,
        if_full_n => layer7_out_8_full_n,
        if_write => ap_channel_done_layer7_out_8,
        if_dout => layer7_out_8_dout,
        if_num_data_valid => layer7_out_8_num_data_valid,
        if_fifo_cap => layer7_out_8_fifo_cap,
        if_empty_n => layer7_out_8_empty_n,
        if_read => dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config8_U0_ap_ready);

    layer7_out_9_U : component myproject_fifo_w8_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_return_9,
        if_full_n => layer7_out_9_full_n,
        if_write => ap_channel_done_layer7_out_9,
        if_dout => layer7_out_9_dout,
        if_num_data_valid => layer7_out_9_num_data_valid,
        if_fifo_cap => layer7_out_9_fifo_cap,
        if_empty_n => layer7_out_9_empty_n,
        if_read => dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config8_U0_ap_ready);

    layer7_out_10_U : component myproject_fifo_w8_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_return_10,
        if_full_n => layer7_out_10_full_n,
        if_write => ap_channel_done_layer7_out_10,
        if_dout => layer7_out_10_dout,
        if_num_data_valid => layer7_out_10_num_data_valid,
        if_fifo_cap => layer7_out_10_fifo_cap,
        if_empty_n => layer7_out_10_empty_n,
        if_read => dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config8_U0_ap_ready);

    layer7_out_11_U : component myproject_fifo_w8_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_return_11,
        if_full_n => layer7_out_11_full_n,
        if_write => ap_channel_done_layer7_out_11,
        if_dout => layer7_out_11_dout,
        if_num_data_valid => layer7_out_11_num_data_valid,
        if_fifo_cap => layer7_out_11_fifo_cap,
        if_empty_n => layer7_out_11_empty_n,
        if_read => dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config8_U0_ap_ready);

    layer7_out_12_U : component myproject_fifo_w8_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_return_12,
        if_full_n => layer7_out_12_full_n,
        if_write => ap_channel_done_layer7_out_12,
        if_dout => layer7_out_12_dout,
        if_num_data_valid => layer7_out_12_num_data_valid,
        if_fifo_cap => layer7_out_12_fifo_cap,
        if_empty_n => layer7_out_12_empty_n,
        if_read => dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config8_U0_ap_ready);

    layer7_out_13_U : component myproject_fifo_w8_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_return_13,
        if_full_n => layer7_out_13_full_n,
        if_write => ap_channel_done_layer7_out_13,
        if_dout => layer7_out_13_dout,
        if_num_data_valid => layer7_out_13_num_data_valid,
        if_fifo_cap => layer7_out_13_fifo_cap,
        if_empty_n => layer7_out_13_empty_n,
        if_read => dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config8_U0_ap_ready);

    layer7_out_14_U : component myproject_fifo_w8_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_return_14,
        if_full_n => layer7_out_14_full_n,
        if_write => ap_channel_done_layer7_out_14,
        if_dout => layer7_out_14_dout,
        if_num_data_valid => layer7_out_14_num_data_valid,
        if_fifo_cap => layer7_out_14_fifo_cap,
        if_empty_n => layer7_out_14_empty_n,
        if_read => dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config8_U0_ap_ready);

    layer7_out_15_U : component myproject_fifo_w8_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_return_15,
        if_full_n => layer7_out_15_full_n,
        if_write => ap_channel_done_layer7_out_15,
        if_dout => layer7_out_15_dout,
        if_num_data_valid => layer7_out_15_num_data_valid,
        if_fifo_cap => layer7_out_15_fifo_cap,
        if_empty_n => layer7_out_15_empty_n,
        if_read => dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config8_U0_ap_ready);

    layer7_out_16_U : component myproject_fifo_w8_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_return_16,
        if_full_n => layer7_out_16_full_n,
        if_write => ap_channel_done_layer7_out_16,
        if_dout => layer7_out_16_dout,
        if_num_data_valid => layer7_out_16_num_data_valid,
        if_fifo_cap => layer7_out_16_fifo_cap,
        if_empty_n => layer7_out_16_empty_n,
        if_read => dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config8_U0_ap_ready);

    layer7_out_17_U : component myproject_fifo_w8_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_return_17,
        if_full_n => layer7_out_17_full_n,
        if_write => ap_channel_done_layer7_out_17,
        if_dout => layer7_out_17_dout,
        if_num_data_valid => layer7_out_17_num_data_valid,
        if_fifo_cap => layer7_out_17_fifo_cap,
        if_empty_n => layer7_out_17_empty_n,
        if_read => dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config8_U0_ap_ready);

    layer7_out_18_U : component myproject_fifo_w8_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_return_18,
        if_full_n => layer7_out_18_full_n,
        if_write => ap_channel_done_layer7_out_18,
        if_dout => layer7_out_18_dout,
        if_num_data_valid => layer7_out_18_num_data_valid,
        if_fifo_cap => layer7_out_18_fifo_cap,
        if_empty_n => layer7_out_18_empty_n,
        if_read => dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config8_U0_ap_ready);

    layer7_out_19_U : component myproject_fifo_w8_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_return_19,
        if_full_n => layer7_out_19_full_n,
        if_write => ap_channel_done_layer7_out_19,
        if_dout => layer7_out_19_dout,
        if_num_data_valid => layer7_out_19_num_data_valid,
        if_fifo_cap => layer7_out_19_fifo_cap,
        if_empty_n => layer7_out_19_empty_n,
        if_read => dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config8_U0_ap_ready);

    layer7_out_20_U : component myproject_fifo_w8_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_return_20,
        if_full_n => layer7_out_20_full_n,
        if_write => ap_channel_done_layer7_out_20,
        if_dout => layer7_out_20_dout,
        if_num_data_valid => layer7_out_20_num_data_valid,
        if_fifo_cap => layer7_out_20_fifo_cap,
        if_empty_n => layer7_out_20_empty_n,
        if_read => dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config8_U0_ap_ready);

    layer7_out_21_U : component myproject_fifo_w8_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_return_21,
        if_full_n => layer7_out_21_full_n,
        if_write => ap_channel_done_layer7_out_21,
        if_dout => layer7_out_21_dout,
        if_num_data_valid => layer7_out_21_num_data_valid,
        if_fifo_cap => layer7_out_21_fifo_cap,
        if_empty_n => layer7_out_21_empty_n,
        if_read => dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config8_U0_ap_ready);

    layer7_out_22_U : component myproject_fifo_w8_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_return_22,
        if_full_n => layer7_out_22_full_n,
        if_write => ap_channel_done_layer7_out_22,
        if_dout => layer7_out_22_dout,
        if_num_data_valid => layer7_out_22_num_data_valid,
        if_fifo_cap => layer7_out_22_fifo_cap,
        if_empty_n => layer7_out_22_empty_n,
        if_read => dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config8_U0_ap_ready);

    layer7_out_23_U : component myproject_fifo_w8_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_return_23,
        if_full_n => layer7_out_23_full_n,
        if_write => ap_channel_done_layer7_out_23,
        if_dout => layer7_out_23_dout,
        if_num_data_valid => layer7_out_23_num_data_valid,
        if_fifo_cap => layer7_out_23_fifo_cap,
        if_empty_n => layer7_out_23_empty_n,
        if_read => dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config8_U0_ap_ready);

    layer7_out_24_U : component myproject_fifo_w8_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_return_24,
        if_full_n => layer7_out_24_full_n,
        if_write => ap_channel_done_layer7_out_24,
        if_dout => layer7_out_24_dout,
        if_num_data_valid => layer7_out_24_num_data_valid,
        if_fifo_cap => layer7_out_24_fifo_cap,
        if_empty_n => layer7_out_24_empty_n,
        if_read => dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config8_U0_ap_ready);

    layer7_out_25_U : component myproject_fifo_w8_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_return_25,
        if_full_n => layer7_out_25_full_n,
        if_write => ap_channel_done_layer7_out_25,
        if_dout => layer7_out_25_dout,
        if_num_data_valid => layer7_out_25_num_data_valid,
        if_fifo_cap => layer7_out_25_fifo_cap,
        if_empty_n => layer7_out_25_empty_n,
        if_read => dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config8_U0_ap_ready);

    layer7_out_26_U : component myproject_fifo_w8_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_return_26,
        if_full_n => layer7_out_26_full_n,
        if_write => ap_channel_done_layer7_out_26,
        if_dout => layer7_out_26_dout,
        if_num_data_valid => layer7_out_26_num_data_valid,
        if_fifo_cap => layer7_out_26_fifo_cap,
        if_empty_n => layer7_out_26_empty_n,
        if_read => dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config8_U0_ap_ready);

    layer7_out_27_U : component myproject_fifo_w8_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_return_27,
        if_full_n => layer7_out_27_full_n,
        if_write => ap_channel_done_layer7_out_27,
        if_dout => layer7_out_27_dout,
        if_num_data_valid => layer7_out_27_num_data_valid,
        if_fifo_cap => layer7_out_27_fifo_cap,
        if_empty_n => layer7_out_27_empty_n,
        if_read => dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config8_U0_ap_ready);

    layer7_out_28_U : component myproject_fifo_w8_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_return_28,
        if_full_n => layer7_out_28_full_n,
        if_write => ap_channel_done_layer7_out_28,
        if_dout => layer7_out_28_dout,
        if_num_data_valid => layer7_out_28_num_data_valid,
        if_fifo_cap => layer7_out_28_fifo_cap,
        if_empty_n => layer7_out_28_empty_n,
        if_read => dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config8_U0_ap_ready);

    layer7_out_29_U : component myproject_fifo_w8_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_return_29,
        if_full_n => layer7_out_29_full_n,
        if_write => ap_channel_done_layer7_out_29,
        if_dout => layer7_out_29_dout,
        if_num_data_valid => layer7_out_29_num_data_valid,
        if_fifo_cap => layer7_out_29_fifo_cap,
        if_empty_n => layer7_out_29_empty_n,
        if_read => dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config8_U0_ap_ready);

    layer7_out_30_U : component myproject_fifo_w8_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_return_30,
        if_full_n => layer7_out_30_full_n,
        if_write => ap_channel_done_layer7_out_30,
        if_dout => layer7_out_30_dout,
        if_num_data_valid => layer7_out_30_num_data_valid,
        if_fifo_cap => layer7_out_30_fifo_cap,
        if_empty_n => layer7_out_30_empty_n,
        if_read => dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config8_U0_ap_ready);

    layer7_out_31_U : component myproject_fifo_w8_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_return_31,
        if_full_n => layer7_out_31_full_n,
        if_write => ap_channel_done_layer7_out_31,
        if_dout => layer7_out_31_dout,
        if_num_data_valid => layer7_out_31_num_data_valid,
        if_fifo_cap => layer7_out_31_fifo_cap,
        if_empty_n => layer7_out_31_empty_n,
        if_read => dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config8_U0_ap_ready);

    layer8_out_U : component myproject_fifo_w12_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config8_U0_ap_return,
        if_full_n => layer8_out_full_n,
        if_write => dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config8_U0_ap_done,
        if_dout => layer8_out_dout,
        if_num_data_valid => layer8_out_num_data_valid,
        if_fifo_cap => layer8_out_fifo_cap,
        if_empty_n => layer8_out_empty_n,
        if_read => linear_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_linear_config9_U0_ap_ready);





    ap_sync_reg_channel_write_layer10_out_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer10_out <= ap_const_logic_0;
            else
                if (((normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done and normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer10_out <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer10_out <= ap_sync_channel_write_layer10_out;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer10_out_1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer10_out_1 <= ap_const_logic_0;
            else
                if (((normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done and normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer10_out_1 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer10_out_1 <= ap_sync_channel_write_layer10_out_1;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer10_out_10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer10_out_10 <= ap_const_logic_0;
            else
                if (((normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done and normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer10_out_10 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer10_out_10 <= ap_sync_channel_write_layer10_out_10;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer10_out_11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer10_out_11 <= ap_const_logic_0;
            else
                if (((normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done and normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer10_out_11 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer10_out_11 <= ap_sync_channel_write_layer10_out_11;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer10_out_12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer10_out_12 <= ap_const_logic_0;
            else
                if (((normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done and normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer10_out_12 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer10_out_12 <= ap_sync_channel_write_layer10_out_12;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer10_out_13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer10_out_13 <= ap_const_logic_0;
            else
                if (((normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done and normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer10_out_13 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer10_out_13 <= ap_sync_channel_write_layer10_out_13;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer10_out_14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer10_out_14 <= ap_const_logic_0;
            else
                if (((normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done and normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer10_out_14 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer10_out_14 <= ap_sync_channel_write_layer10_out_14;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer10_out_15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer10_out_15 <= ap_const_logic_0;
            else
                if (((normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done and normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer10_out_15 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer10_out_15 <= ap_sync_channel_write_layer10_out_15;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer10_out_16_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer10_out_16 <= ap_const_logic_0;
            else
                if (((normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done and normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer10_out_16 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer10_out_16 <= ap_sync_channel_write_layer10_out_16;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer10_out_17_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer10_out_17 <= ap_const_logic_0;
            else
                if (((normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done and normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer10_out_17 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer10_out_17 <= ap_sync_channel_write_layer10_out_17;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer10_out_18_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer10_out_18 <= ap_const_logic_0;
            else
                if (((normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done and normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer10_out_18 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer10_out_18 <= ap_sync_channel_write_layer10_out_18;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer10_out_19_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer10_out_19 <= ap_const_logic_0;
            else
                if (((normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done and normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer10_out_19 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer10_out_19 <= ap_sync_channel_write_layer10_out_19;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer10_out_2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer10_out_2 <= ap_const_logic_0;
            else
                if (((normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done and normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer10_out_2 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer10_out_2 <= ap_sync_channel_write_layer10_out_2;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer10_out_20_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer10_out_20 <= ap_const_logic_0;
            else
                if (((normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done and normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer10_out_20 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer10_out_20 <= ap_sync_channel_write_layer10_out_20;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer10_out_21_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer10_out_21 <= ap_const_logic_0;
            else
                if (((normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done and normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer10_out_21 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer10_out_21 <= ap_sync_channel_write_layer10_out_21;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer10_out_22_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer10_out_22 <= ap_const_logic_0;
            else
                if (((normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done and normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer10_out_22 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer10_out_22 <= ap_sync_channel_write_layer10_out_22;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer10_out_23_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer10_out_23 <= ap_const_logic_0;
            else
                if (((normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done and normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer10_out_23 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer10_out_23 <= ap_sync_channel_write_layer10_out_23;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer10_out_24_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer10_out_24 <= ap_const_logic_0;
            else
                if (((normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done and normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer10_out_24 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer10_out_24 <= ap_sync_channel_write_layer10_out_24;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer10_out_25_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer10_out_25 <= ap_const_logic_0;
            else
                if (((normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done and normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer10_out_25 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer10_out_25 <= ap_sync_channel_write_layer10_out_25;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer10_out_26_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer10_out_26 <= ap_const_logic_0;
            else
                if (((normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done and normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer10_out_26 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer10_out_26 <= ap_sync_channel_write_layer10_out_26;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer10_out_27_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer10_out_27 <= ap_const_logic_0;
            else
                if (((normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done and normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer10_out_27 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer10_out_27 <= ap_sync_channel_write_layer10_out_27;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer10_out_28_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer10_out_28 <= ap_const_logic_0;
            else
                if (((normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done and normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer10_out_28 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer10_out_28 <= ap_sync_channel_write_layer10_out_28;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer10_out_29_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer10_out_29 <= ap_const_logic_0;
            else
                if (((normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done and normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer10_out_29 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer10_out_29 <= ap_sync_channel_write_layer10_out_29;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer10_out_3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer10_out_3 <= ap_const_logic_0;
            else
                if (((normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done and normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer10_out_3 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer10_out_3 <= ap_sync_channel_write_layer10_out_3;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer10_out_30_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer10_out_30 <= ap_const_logic_0;
            else
                if (((normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done and normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer10_out_30 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer10_out_30 <= ap_sync_channel_write_layer10_out_30;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer10_out_31_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer10_out_31 <= ap_const_logic_0;
            else
                if (((normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done and normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer10_out_31 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer10_out_31 <= ap_sync_channel_write_layer10_out_31;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer10_out_32_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer10_out_32 <= ap_const_logic_0;
            else
                if (((normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done and normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer10_out_32 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer10_out_32 <= ap_sync_channel_write_layer10_out_32;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer10_out_33_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer10_out_33 <= ap_const_logic_0;
            else
                if (((normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done and normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer10_out_33 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer10_out_33 <= ap_sync_channel_write_layer10_out_33;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer10_out_34_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer10_out_34 <= ap_const_logic_0;
            else
                if (((normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done and normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer10_out_34 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer10_out_34 <= ap_sync_channel_write_layer10_out_34;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer10_out_35_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer10_out_35 <= ap_const_logic_0;
            else
                if (((normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done and normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer10_out_35 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer10_out_35 <= ap_sync_channel_write_layer10_out_35;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer10_out_36_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer10_out_36 <= ap_const_logic_0;
            else
                if (((normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done and normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer10_out_36 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer10_out_36 <= ap_sync_channel_write_layer10_out_36;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer10_out_37_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer10_out_37 <= ap_const_logic_0;
            else
                if (((normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done and normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer10_out_37 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer10_out_37 <= ap_sync_channel_write_layer10_out_37;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer10_out_38_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer10_out_38 <= ap_const_logic_0;
            else
                if (((normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done and normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer10_out_38 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer10_out_38 <= ap_sync_channel_write_layer10_out_38;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer10_out_39_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer10_out_39 <= ap_const_logic_0;
            else
                if (((normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done and normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer10_out_39 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer10_out_39 <= ap_sync_channel_write_layer10_out_39;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer10_out_4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer10_out_4 <= ap_const_logic_0;
            else
                if (((normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done and normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer10_out_4 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer10_out_4 <= ap_sync_channel_write_layer10_out_4;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer10_out_40_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer10_out_40 <= ap_const_logic_0;
            else
                if (((normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done and normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer10_out_40 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer10_out_40 <= ap_sync_channel_write_layer10_out_40;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer10_out_41_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer10_out_41 <= ap_const_logic_0;
            else
                if (((normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done and normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer10_out_41 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer10_out_41 <= ap_sync_channel_write_layer10_out_41;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer10_out_42_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer10_out_42 <= ap_const_logic_0;
            else
                if (((normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done and normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer10_out_42 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer10_out_42 <= ap_sync_channel_write_layer10_out_42;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer10_out_43_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer10_out_43 <= ap_const_logic_0;
            else
                if (((normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done and normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer10_out_43 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer10_out_43 <= ap_sync_channel_write_layer10_out_43;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer10_out_44_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer10_out_44 <= ap_const_logic_0;
            else
                if (((normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done and normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer10_out_44 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer10_out_44 <= ap_sync_channel_write_layer10_out_44;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer10_out_45_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer10_out_45 <= ap_const_logic_0;
            else
                if (((normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done and normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer10_out_45 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer10_out_45 <= ap_sync_channel_write_layer10_out_45;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer10_out_46_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer10_out_46 <= ap_const_logic_0;
            else
                if (((normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done and normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer10_out_46 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer10_out_46 <= ap_sync_channel_write_layer10_out_46;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer10_out_47_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer10_out_47 <= ap_const_logic_0;
            else
                if (((normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done and normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer10_out_47 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer10_out_47 <= ap_sync_channel_write_layer10_out_47;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer10_out_48_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer10_out_48 <= ap_const_logic_0;
            else
                if (((normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done and normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer10_out_48 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer10_out_48 <= ap_sync_channel_write_layer10_out_48;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer10_out_49_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer10_out_49 <= ap_const_logic_0;
            else
                if (((normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done and normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer10_out_49 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer10_out_49 <= ap_sync_channel_write_layer10_out_49;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer10_out_5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer10_out_5 <= ap_const_logic_0;
            else
                if (((normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done and normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer10_out_5 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer10_out_5 <= ap_sync_channel_write_layer10_out_5;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer10_out_50_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer10_out_50 <= ap_const_logic_0;
            else
                if (((normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done and normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer10_out_50 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer10_out_50 <= ap_sync_channel_write_layer10_out_50;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer10_out_51_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer10_out_51 <= ap_const_logic_0;
            else
                if (((normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done and normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer10_out_51 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer10_out_51 <= ap_sync_channel_write_layer10_out_51;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer10_out_52_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer10_out_52 <= ap_const_logic_0;
            else
                if (((normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done and normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer10_out_52 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer10_out_52 <= ap_sync_channel_write_layer10_out_52;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer10_out_53_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer10_out_53 <= ap_const_logic_0;
            else
                if (((normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done and normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer10_out_53 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer10_out_53 <= ap_sync_channel_write_layer10_out_53;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer10_out_54_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer10_out_54 <= ap_const_logic_0;
            else
                if (((normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done and normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer10_out_54 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer10_out_54 <= ap_sync_channel_write_layer10_out_54;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer10_out_55_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer10_out_55 <= ap_const_logic_0;
            else
                if (((normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done and normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer10_out_55 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer10_out_55 <= ap_sync_channel_write_layer10_out_55;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer10_out_56_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer10_out_56 <= ap_const_logic_0;
            else
                if (((normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done and normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer10_out_56 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer10_out_56 <= ap_sync_channel_write_layer10_out_56;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer10_out_57_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer10_out_57 <= ap_const_logic_0;
            else
                if (((normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done and normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer10_out_57 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer10_out_57 <= ap_sync_channel_write_layer10_out_57;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer10_out_58_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer10_out_58 <= ap_const_logic_0;
            else
                if (((normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done and normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer10_out_58 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer10_out_58 <= ap_sync_channel_write_layer10_out_58;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer10_out_59_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer10_out_59 <= ap_const_logic_0;
            else
                if (((normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done and normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer10_out_59 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer10_out_59 <= ap_sync_channel_write_layer10_out_59;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer10_out_6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer10_out_6 <= ap_const_logic_0;
            else
                if (((normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done and normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer10_out_6 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer10_out_6 <= ap_sync_channel_write_layer10_out_6;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer10_out_60_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer10_out_60 <= ap_const_logic_0;
            else
                if (((normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done and normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer10_out_60 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer10_out_60 <= ap_sync_channel_write_layer10_out_60;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer10_out_61_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer10_out_61 <= ap_const_logic_0;
            else
                if (((normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done and normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer10_out_61 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer10_out_61 <= ap_sync_channel_write_layer10_out_61;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer10_out_62_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer10_out_62 <= ap_const_logic_0;
            else
                if (((normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done and normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer10_out_62 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer10_out_62 <= ap_sync_channel_write_layer10_out_62;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer10_out_63_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer10_out_63 <= ap_const_logic_0;
            else
                if (((normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done and normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer10_out_63 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer10_out_63 <= ap_sync_channel_write_layer10_out_63;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer10_out_7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer10_out_7 <= ap_const_logic_0;
            else
                if (((normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done and normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer10_out_7 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer10_out_7 <= ap_sync_channel_write_layer10_out_7;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer10_out_8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer10_out_8 <= ap_const_logic_0;
            else
                if (((normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done and normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer10_out_8 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer10_out_8 <= ap_sync_channel_write_layer10_out_8;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer10_out_9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer10_out_9 <= ap_const_logic_0;
            else
                if (((normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done and normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer10_out_9 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer10_out_9 <= ap_sync_channel_write_layer10_out_9;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer11_out_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer11_out <= ap_const_logic_0;
            else
                if (((normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_done and normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer11_out <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer11_out <= ap_sync_channel_write_layer11_out;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer11_out_1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer11_out_1 <= ap_const_logic_0;
            else
                if (((normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_done and normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer11_out_1 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer11_out_1 <= ap_sync_channel_write_layer11_out_1;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer11_out_10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer11_out_10 <= ap_const_logic_0;
            else
                if (((normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_done and normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer11_out_10 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer11_out_10 <= ap_sync_channel_write_layer11_out_10;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer11_out_11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer11_out_11 <= ap_const_logic_0;
            else
                if (((normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_done and normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer11_out_11 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer11_out_11 <= ap_sync_channel_write_layer11_out_11;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer11_out_12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer11_out_12 <= ap_const_logic_0;
            else
                if (((normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_done and normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer11_out_12 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer11_out_12 <= ap_sync_channel_write_layer11_out_12;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer11_out_13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer11_out_13 <= ap_const_logic_0;
            else
                if (((normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_done and normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer11_out_13 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer11_out_13 <= ap_sync_channel_write_layer11_out_13;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer11_out_14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer11_out_14 <= ap_const_logic_0;
            else
                if (((normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_done and normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer11_out_14 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer11_out_14 <= ap_sync_channel_write_layer11_out_14;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer11_out_15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer11_out_15 <= ap_const_logic_0;
            else
                if (((normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_done and normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer11_out_15 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer11_out_15 <= ap_sync_channel_write_layer11_out_15;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer11_out_16_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer11_out_16 <= ap_const_logic_0;
            else
                if (((normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_done and normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer11_out_16 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer11_out_16 <= ap_sync_channel_write_layer11_out_16;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer11_out_17_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer11_out_17 <= ap_const_logic_0;
            else
                if (((normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_done and normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer11_out_17 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer11_out_17 <= ap_sync_channel_write_layer11_out_17;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer11_out_18_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer11_out_18 <= ap_const_logic_0;
            else
                if (((normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_done and normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer11_out_18 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer11_out_18 <= ap_sync_channel_write_layer11_out_18;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer11_out_19_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer11_out_19 <= ap_const_logic_0;
            else
                if (((normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_done and normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer11_out_19 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer11_out_19 <= ap_sync_channel_write_layer11_out_19;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer11_out_2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer11_out_2 <= ap_const_logic_0;
            else
                if (((normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_done and normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer11_out_2 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer11_out_2 <= ap_sync_channel_write_layer11_out_2;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer11_out_20_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer11_out_20 <= ap_const_logic_0;
            else
                if (((normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_done and normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer11_out_20 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer11_out_20 <= ap_sync_channel_write_layer11_out_20;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer11_out_21_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer11_out_21 <= ap_const_logic_0;
            else
                if (((normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_done and normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer11_out_21 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer11_out_21 <= ap_sync_channel_write_layer11_out_21;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer11_out_22_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer11_out_22 <= ap_const_logic_0;
            else
                if (((normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_done and normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer11_out_22 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer11_out_22 <= ap_sync_channel_write_layer11_out_22;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer11_out_23_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer11_out_23 <= ap_const_logic_0;
            else
                if (((normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_done and normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer11_out_23 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer11_out_23 <= ap_sync_channel_write_layer11_out_23;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer11_out_24_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer11_out_24 <= ap_const_logic_0;
            else
                if (((normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_done and normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer11_out_24 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer11_out_24 <= ap_sync_channel_write_layer11_out_24;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer11_out_25_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer11_out_25 <= ap_const_logic_0;
            else
                if (((normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_done and normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer11_out_25 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer11_out_25 <= ap_sync_channel_write_layer11_out_25;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer11_out_26_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer11_out_26 <= ap_const_logic_0;
            else
                if (((normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_done and normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer11_out_26 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer11_out_26 <= ap_sync_channel_write_layer11_out_26;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer11_out_27_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer11_out_27 <= ap_const_logic_0;
            else
                if (((normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_done and normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer11_out_27 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer11_out_27 <= ap_sync_channel_write_layer11_out_27;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer11_out_28_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer11_out_28 <= ap_const_logic_0;
            else
                if (((normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_done and normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer11_out_28 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer11_out_28 <= ap_sync_channel_write_layer11_out_28;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer11_out_29_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer11_out_29 <= ap_const_logic_0;
            else
                if (((normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_done and normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer11_out_29 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer11_out_29 <= ap_sync_channel_write_layer11_out_29;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer11_out_3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer11_out_3 <= ap_const_logic_0;
            else
                if (((normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_done and normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer11_out_3 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer11_out_3 <= ap_sync_channel_write_layer11_out_3;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer11_out_30_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer11_out_30 <= ap_const_logic_0;
            else
                if (((normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_done and normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer11_out_30 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer11_out_30 <= ap_sync_channel_write_layer11_out_30;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer11_out_31_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer11_out_31 <= ap_const_logic_0;
            else
                if (((normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_done and normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer11_out_31 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer11_out_31 <= ap_sync_channel_write_layer11_out_31;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer11_out_4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer11_out_4 <= ap_const_logic_0;
            else
                if (((normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_done and normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer11_out_4 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer11_out_4 <= ap_sync_channel_write_layer11_out_4;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer11_out_5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer11_out_5 <= ap_const_logic_0;
            else
                if (((normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_done and normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer11_out_5 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer11_out_5 <= ap_sync_channel_write_layer11_out_5;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer11_out_6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer11_out_6 <= ap_const_logic_0;
            else
                if (((normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_done and normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer11_out_6 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer11_out_6 <= ap_sync_channel_write_layer11_out_6;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer11_out_7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer11_out_7 <= ap_const_logic_0;
            else
                if (((normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_done and normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer11_out_7 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer11_out_7 <= ap_sync_channel_write_layer11_out_7;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer11_out_8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer11_out_8 <= ap_const_logic_0;
            else
                if (((normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_done and normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer11_out_8 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer11_out_8 <= ap_sync_channel_write_layer11_out_8;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer11_out_9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer11_out_9 <= ap_const_logic_0;
            else
                if (((normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_done and normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer11_out_9 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer11_out_9 <= ap_sync_channel_write_layer11_out_9;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_done and dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out <= ap_sync_channel_write_layer2_out;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_1 <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_done and dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_1 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_1 <= ap_sync_channel_write_layer2_out_1;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_10 <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_done and dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_10 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_10 <= ap_sync_channel_write_layer2_out_10;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_11 <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_done and dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_11 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_11 <= ap_sync_channel_write_layer2_out_11;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_12 <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_done and dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_12 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_12 <= ap_sync_channel_write_layer2_out_12;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_13 <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_done and dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_13 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_13 <= ap_sync_channel_write_layer2_out_13;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_14 <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_done and dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_14 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_14 <= ap_sync_channel_write_layer2_out_14;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_15 <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_done and dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_15 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_15 <= ap_sync_channel_write_layer2_out_15;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_16_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_16 <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_done and dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_16 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_16 <= ap_sync_channel_write_layer2_out_16;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_17_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_17 <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_done and dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_17 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_17 <= ap_sync_channel_write_layer2_out_17;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_18_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_18 <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_done and dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_18 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_18 <= ap_sync_channel_write_layer2_out_18;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_19_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_19 <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_done and dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_19 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_19 <= ap_sync_channel_write_layer2_out_19;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_2 <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_done and dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_2 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_2 <= ap_sync_channel_write_layer2_out_2;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_20_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_20 <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_done and dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_20 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_20 <= ap_sync_channel_write_layer2_out_20;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_21_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_21 <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_done and dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_21 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_21 <= ap_sync_channel_write_layer2_out_21;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_22_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_22 <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_done and dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_22 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_22 <= ap_sync_channel_write_layer2_out_22;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_23_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_23 <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_done and dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_23 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_23 <= ap_sync_channel_write_layer2_out_23;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_24_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_24 <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_done and dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_24 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_24 <= ap_sync_channel_write_layer2_out_24;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_25_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_25 <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_done and dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_25 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_25 <= ap_sync_channel_write_layer2_out_25;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_26_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_26 <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_done and dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_26 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_26 <= ap_sync_channel_write_layer2_out_26;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_27_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_27 <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_done and dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_27 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_27 <= ap_sync_channel_write_layer2_out_27;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_28_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_28 <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_done and dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_28 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_28 <= ap_sync_channel_write_layer2_out_28;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_29_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_29 <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_done and dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_29 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_29 <= ap_sync_channel_write_layer2_out_29;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_3 <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_done and dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_3 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_3 <= ap_sync_channel_write_layer2_out_3;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_30_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_30 <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_done and dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_30 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_30 <= ap_sync_channel_write_layer2_out_30;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_31_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_31 <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_done and dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_31 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_31 <= ap_sync_channel_write_layer2_out_31;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_32_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_32 <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_done and dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_32 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_32 <= ap_sync_channel_write_layer2_out_32;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_33_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_33 <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_done and dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_33 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_33 <= ap_sync_channel_write_layer2_out_33;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_34_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_34 <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_done and dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_34 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_34 <= ap_sync_channel_write_layer2_out_34;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_35_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_35 <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_done and dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_35 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_35 <= ap_sync_channel_write_layer2_out_35;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_36_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_36 <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_done and dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_36 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_36 <= ap_sync_channel_write_layer2_out_36;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_37_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_37 <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_done and dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_37 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_37 <= ap_sync_channel_write_layer2_out_37;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_38_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_38 <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_done and dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_38 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_38 <= ap_sync_channel_write_layer2_out_38;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_39_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_39 <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_done and dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_39 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_39 <= ap_sync_channel_write_layer2_out_39;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_4 <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_done and dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_4 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_4 <= ap_sync_channel_write_layer2_out_4;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_40_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_40 <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_done and dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_40 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_40 <= ap_sync_channel_write_layer2_out_40;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_41_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_41 <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_done and dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_41 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_41 <= ap_sync_channel_write_layer2_out_41;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_42_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_42 <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_done and dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_42 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_42 <= ap_sync_channel_write_layer2_out_42;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_43_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_43 <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_done and dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_43 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_43 <= ap_sync_channel_write_layer2_out_43;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_44_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_44 <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_done and dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_44 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_44 <= ap_sync_channel_write_layer2_out_44;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_45_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_45 <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_done and dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_45 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_45 <= ap_sync_channel_write_layer2_out_45;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_46_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_46 <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_done and dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_46 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_46 <= ap_sync_channel_write_layer2_out_46;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_47_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_47 <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_done and dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_47 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_47 <= ap_sync_channel_write_layer2_out_47;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_48_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_48 <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_done and dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_48 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_48 <= ap_sync_channel_write_layer2_out_48;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_49_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_49 <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_done and dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_49 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_49 <= ap_sync_channel_write_layer2_out_49;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_5 <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_done and dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_5 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_5 <= ap_sync_channel_write_layer2_out_5;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_50_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_50 <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_done and dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_50 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_50 <= ap_sync_channel_write_layer2_out_50;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_51_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_51 <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_done and dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_51 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_51 <= ap_sync_channel_write_layer2_out_51;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_52_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_52 <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_done and dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_52 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_52 <= ap_sync_channel_write_layer2_out_52;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_53_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_53 <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_done and dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_53 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_53 <= ap_sync_channel_write_layer2_out_53;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_54_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_54 <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_done and dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_54 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_54 <= ap_sync_channel_write_layer2_out_54;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_55_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_55 <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_done and dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_55 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_55 <= ap_sync_channel_write_layer2_out_55;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_56_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_56 <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_done and dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_56 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_56 <= ap_sync_channel_write_layer2_out_56;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_57_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_57 <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_done and dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_57 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_57 <= ap_sync_channel_write_layer2_out_57;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_58_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_58 <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_done and dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_58 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_58 <= ap_sync_channel_write_layer2_out_58;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_59_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_59 <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_done and dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_59 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_59 <= ap_sync_channel_write_layer2_out_59;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_6 <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_done and dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_6 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_6 <= ap_sync_channel_write_layer2_out_6;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_60_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_60 <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_done and dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_60 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_60 <= ap_sync_channel_write_layer2_out_60;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_61_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_61 <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_done and dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_61 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_61 <= ap_sync_channel_write_layer2_out_61;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_62_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_62 <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_done and dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_62 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_62 <= ap_sync_channel_write_layer2_out_62;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_63_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_63 <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_done and dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_63 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_63 <= ap_sync_channel_write_layer2_out_63;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_7 <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_done and dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_7 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_7 <= ap_sync_channel_write_layer2_out_7;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_8 <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_done and dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_8 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_8 <= ap_sync_channel_write_layer2_out_8;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_9 <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_done and dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_9 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_9 <= ap_sync_channel_write_layer2_out_9;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out <= ap_sync_channel_write_layer4_out;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_1 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_1 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_1 <= ap_sync_channel_write_layer4_out_1;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_10 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_10 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_10 <= ap_sync_channel_write_layer4_out_10;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_11 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_11 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_11 <= ap_sync_channel_write_layer4_out_11;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_12 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_12 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_12 <= ap_sync_channel_write_layer4_out_12;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_13 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_13 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_13 <= ap_sync_channel_write_layer4_out_13;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_14 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_14 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_14 <= ap_sync_channel_write_layer4_out_14;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_15 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_15 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_15 <= ap_sync_channel_write_layer4_out_15;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_16_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_16 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_16 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_16 <= ap_sync_channel_write_layer4_out_16;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_17_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_17 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_17 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_17 <= ap_sync_channel_write_layer4_out_17;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_18_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_18 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_18 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_18 <= ap_sync_channel_write_layer4_out_18;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_19_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_19 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_19 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_19 <= ap_sync_channel_write_layer4_out_19;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_2 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_2 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_2 <= ap_sync_channel_write_layer4_out_2;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_20_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_20 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_20 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_20 <= ap_sync_channel_write_layer4_out_20;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_21_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_21 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_21 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_21 <= ap_sync_channel_write_layer4_out_21;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_22_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_22 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_22 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_22 <= ap_sync_channel_write_layer4_out_22;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_23_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_23 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_23 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_23 <= ap_sync_channel_write_layer4_out_23;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_24_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_24 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_24 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_24 <= ap_sync_channel_write_layer4_out_24;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_25_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_25 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_25 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_25 <= ap_sync_channel_write_layer4_out_25;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_26_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_26 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_26 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_26 <= ap_sync_channel_write_layer4_out_26;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_27_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_27 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_27 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_27 <= ap_sync_channel_write_layer4_out_27;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_28_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_28 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_28 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_28 <= ap_sync_channel_write_layer4_out_28;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_29_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_29 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_29 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_29 <= ap_sync_channel_write_layer4_out_29;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_3 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_3 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_3 <= ap_sync_channel_write_layer4_out_3;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_30_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_30 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_30 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_30 <= ap_sync_channel_write_layer4_out_30;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_31_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_31 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_31 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_31 <= ap_sync_channel_write_layer4_out_31;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_32_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_32 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_32 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_32 <= ap_sync_channel_write_layer4_out_32;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_33_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_33 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_33 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_33 <= ap_sync_channel_write_layer4_out_33;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_34_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_34 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_34 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_34 <= ap_sync_channel_write_layer4_out_34;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_35_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_35 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_35 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_35 <= ap_sync_channel_write_layer4_out_35;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_36_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_36 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_36 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_36 <= ap_sync_channel_write_layer4_out_36;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_37_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_37 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_37 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_37 <= ap_sync_channel_write_layer4_out_37;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_38_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_38 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_38 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_38 <= ap_sync_channel_write_layer4_out_38;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_39_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_39 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_39 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_39 <= ap_sync_channel_write_layer4_out_39;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_4 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_4 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_4 <= ap_sync_channel_write_layer4_out_4;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_40_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_40 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_40 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_40 <= ap_sync_channel_write_layer4_out_40;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_41_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_41 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_41 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_41 <= ap_sync_channel_write_layer4_out_41;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_42_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_42 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_42 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_42 <= ap_sync_channel_write_layer4_out_42;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_43_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_43 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_43 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_43 <= ap_sync_channel_write_layer4_out_43;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_44_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_44 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_44 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_44 <= ap_sync_channel_write_layer4_out_44;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_45_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_45 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_45 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_45 <= ap_sync_channel_write_layer4_out_45;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_46_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_46 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_46 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_46 <= ap_sync_channel_write_layer4_out_46;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_47_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_47 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_47 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_47 <= ap_sync_channel_write_layer4_out_47;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_48_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_48 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_48 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_48 <= ap_sync_channel_write_layer4_out_48;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_49_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_49 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_49 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_49 <= ap_sync_channel_write_layer4_out_49;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_5 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_5 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_5 <= ap_sync_channel_write_layer4_out_5;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_50_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_50 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_50 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_50 <= ap_sync_channel_write_layer4_out_50;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_51_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_51 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_51 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_51 <= ap_sync_channel_write_layer4_out_51;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_52_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_52 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_52 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_52 <= ap_sync_channel_write_layer4_out_52;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_53_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_53 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_53 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_53 <= ap_sync_channel_write_layer4_out_53;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_54_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_54 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_54 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_54 <= ap_sync_channel_write_layer4_out_54;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_55_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_55 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_55 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_55 <= ap_sync_channel_write_layer4_out_55;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_56_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_56 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_56 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_56 <= ap_sync_channel_write_layer4_out_56;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_57_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_57 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_57 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_57 <= ap_sync_channel_write_layer4_out_57;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_58_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_58 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_58 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_58 <= ap_sync_channel_write_layer4_out_58;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_59_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_59 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_59 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_59 <= ap_sync_channel_write_layer4_out_59;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_6 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_6 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_6 <= ap_sync_channel_write_layer4_out_6;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_60_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_60 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_60 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_60 <= ap_sync_channel_write_layer4_out_60;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_61_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_61 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_61 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_61 <= ap_sync_channel_write_layer4_out_61;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_62_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_62 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_62 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_62 <= ap_sync_channel_write_layer4_out_62;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_63_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_63 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_63 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_63 <= ap_sync_channel_write_layer4_out_63;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_7 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_7 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_7 <= ap_sync_channel_write_layer4_out_7;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_8 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_8 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_8 <= ap_sync_channel_write_layer4_out_8;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_9 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_9 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_9 <= ap_sync_channel_write_layer4_out_9;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer5_out_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer5_out <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_done and dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer5_out <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer5_out <= ap_sync_channel_write_layer5_out;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer5_out_1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer5_out_1 <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_done and dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer5_out_1 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer5_out_1 <= ap_sync_channel_write_layer5_out_1;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer5_out_10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer5_out_10 <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_done and dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer5_out_10 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer5_out_10 <= ap_sync_channel_write_layer5_out_10;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer5_out_11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer5_out_11 <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_done and dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer5_out_11 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer5_out_11 <= ap_sync_channel_write_layer5_out_11;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer5_out_12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer5_out_12 <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_done and dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer5_out_12 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer5_out_12 <= ap_sync_channel_write_layer5_out_12;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer5_out_13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer5_out_13 <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_done and dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer5_out_13 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer5_out_13 <= ap_sync_channel_write_layer5_out_13;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer5_out_14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer5_out_14 <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_done and dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer5_out_14 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer5_out_14 <= ap_sync_channel_write_layer5_out_14;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer5_out_15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer5_out_15 <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_done and dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer5_out_15 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer5_out_15 <= ap_sync_channel_write_layer5_out_15;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer5_out_16_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer5_out_16 <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_done and dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer5_out_16 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer5_out_16 <= ap_sync_channel_write_layer5_out_16;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer5_out_17_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer5_out_17 <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_done and dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer5_out_17 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer5_out_17 <= ap_sync_channel_write_layer5_out_17;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer5_out_18_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer5_out_18 <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_done and dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer5_out_18 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer5_out_18 <= ap_sync_channel_write_layer5_out_18;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer5_out_19_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer5_out_19 <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_done and dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer5_out_19 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer5_out_19 <= ap_sync_channel_write_layer5_out_19;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer5_out_2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer5_out_2 <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_done and dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer5_out_2 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer5_out_2 <= ap_sync_channel_write_layer5_out_2;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer5_out_20_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer5_out_20 <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_done and dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer5_out_20 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer5_out_20 <= ap_sync_channel_write_layer5_out_20;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer5_out_21_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer5_out_21 <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_done and dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer5_out_21 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer5_out_21 <= ap_sync_channel_write_layer5_out_21;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer5_out_22_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer5_out_22 <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_done and dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer5_out_22 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer5_out_22 <= ap_sync_channel_write_layer5_out_22;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer5_out_23_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer5_out_23 <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_done and dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer5_out_23 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer5_out_23 <= ap_sync_channel_write_layer5_out_23;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer5_out_24_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer5_out_24 <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_done and dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer5_out_24 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer5_out_24 <= ap_sync_channel_write_layer5_out_24;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer5_out_25_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer5_out_25 <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_done and dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer5_out_25 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer5_out_25 <= ap_sync_channel_write_layer5_out_25;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer5_out_26_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer5_out_26 <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_done and dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer5_out_26 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer5_out_26 <= ap_sync_channel_write_layer5_out_26;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer5_out_27_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer5_out_27 <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_done and dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer5_out_27 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer5_out_27 <= ap_sync_channel_write_layer5_out_27;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer5_out_28_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer5_out_28 <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_done and dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer5_out_28 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer5_out_28 <= ap_sync_channel_write_layer5_out_28;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer5_out_29_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer5_out_29 <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_done and dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer5_out_29 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer5_out_29 <= ap_sync_channel_write_layer5_out_29;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer5_out_3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer5_out_3 <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_done and dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer5_out_3 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer5_out_3 <= ap_sync_channel_write_layer5_out_3;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer5_out_30_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer5_out_30 <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_done and dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer5_out_30 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer5_out_30 <= ap_sync_channel_write_layer5_out_30;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer5_out_31_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer5_out_31 <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_done and dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer5_out_31 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer5_out_31 <= ap_sync_channel_write_layer5_out_31;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer5_out_4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer5_out_4 <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_done and dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer5_out_4 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer5_out_4 <= ap_sync_channel_write_layer5_out_4;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer5_out_5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer5_out_5 <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_done and dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer5_out_5 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer5_out_5 <= ap_sync_channel_write_layer5_out_5;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer5_out_6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer5_out_6 <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_done and dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer5_out_6 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer5_out_6 <= ap_sync_channel_write_layer5_out_6;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer5_out_7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer5_out_7 <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_done and dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer5_out_7 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer5_out_7 <= ap_sync_channel_write_layer5_out_7;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer5_out_8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer5_out_8 <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_done and dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer5_out_8 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer5_out_8 <= ap_sync_channel_write_layer5_out_8;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer5_out_9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer5_out_9 <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_done and dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer5_out_9 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer5_out_9 <= ap_sync_channel_write_layer5_out_9;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer7_out_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer7_out <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer7_out <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer7_out <= ap_sync_channel_write_layer7_out;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer7_out_1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer7_out_1 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer7_out_1 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer7_out_1 <= ap_sync_channel_write_layer7_out_1;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer7_out_10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer7_out_10 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer7_out_10 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer7_out_10 <= ap_sync_channel_write_layer7_out_10;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer7_out_11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer7_out_11 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer7_out_11 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer7_out_11 <= ap_sync_channel_write_layer7_out_11;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer7_out_12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer7_out_12 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer7_out_12 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer7_out_12 <= ap_sync_channel_write_layer7_out_12;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer7_out_13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer7_out_13 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer7_out_13 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer7_out_13 <= ap_sync_channel_write_layer7_out_13;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer7_out_14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer7_out_14 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer7_out_14 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer7_out_14 <= ap_sync_channel_write_layer7_out_14;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer7_out_15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer7_out_15 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer7_out_15 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer7_out_15 <= ap_sync_channel_write_layer7_out_15;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer7_out_16_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer7_out_16 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer7_out_16 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer7_out_16 <= ap_sync_channel_write_layer7_out_16;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer7_out_17_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer7_out_17 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer7_out_17 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer7_out_17 <= ap_sync_channel_write_layer7_out_17;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer7_out_18_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer7_out_18 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer7_out_18 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer7_out_18 <= ap_sync_channel_write_layer7_out_18;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer7_out_19_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer7_out_19 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer7_out_19 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer7_out_19 <= ap_sync_channel_write_layer7_out_19;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer7_out_2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer7_out_2 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer7_out_2 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer7_out_2 <= ap_sync_channel_write_layer7_out_2;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer7_out_20_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer7_out_20 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer7_out_20 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer7_out_20 <= ap_sync_channel_write_layer7_out_20;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer7_out_21_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer7_out_21 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer7_out_21 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer7_out_21 <= ap_sync_channel_write_layer7_out_21;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer7_out_22_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer7_out_22 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer7_out_22 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer7_out_22 <= ap_sync_channel_write_layer7_out_22;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer7_out_23_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer7_out_23 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer7_out_23 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer7_out_23 <= ap_sync_channel_write_layer7_out_23;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer7_out_24_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer7_out_24 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer7_out_24 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer7_out_24 <= ap_sync_channel_write_layer7_out_24;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer7_out_25_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer7_out_25 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer7_out_25 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer7_out_25 <= ap_sync_channel_write_layer7_out_25;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer7_out_26_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer7_out_26 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer7_out_26 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer7_out_26 <= ap_sync_channel_write_layer7_out_26;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer7_out_27_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer7_out_27 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer7_out_27 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer7_out_27 <= ap_sync_channel_write_layer7_out_27;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer7_out_28_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer7_out_28 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer7_out_28 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer7_out_28 <= ap_sync_channel_write_layer7_out_28;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer7_out_29_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer7_out_29 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer7_out_29 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer7_out_29 <= ap_sync_channel_write_layer7_out_29;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer7_out_3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer7_out_3 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer7_out_3 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer7_out_3 <= ap_sync_channel_write_layer7_out_3;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer7_out_30_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer7_out_30 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer7_out_30 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer7_out_30 <= ap_sync_channel_write_layer7_out_30;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer7_out_31_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer7_out_31 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer7_out_31 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer7_out_31 <= ap_sync_channel_write_layer7_out_31;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer7_out_4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer7_out_4 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer7_out_4 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer7_out_4 <= ap_sync_channel_write_layer7_out_4;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer7_out_5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer7_out_5 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer7_out_5 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer7_out_5 <= ap_sync_channel_write_layer7_out_5;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer7_out_6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer7_out_6 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer7_out_6 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer7_out_6 <= ap_sync_channel_write_layer7_out_6;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer7_out_7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer7_out_7 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer7_out_7 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer7_out_7 <= ap_sync_channel_write_layer7_out_7;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer7_out_8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer7_out_8 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer7_out_8 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer7_out_8 <= ap_sync_channel_write_layer7_out_8;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer7_out_9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer7_out_9 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer7_out_9 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer7_out_9 <= ap_sync_channel_write_layer7_out_9;
                end if; 
            end if;
        end if;
    end process;

    ap_channel_done_layer10_out <= (normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done and (ap_sync_reg_channel_write_layer10_out xor ap_const_logic_1));
    ap_channel_done_layer10_out_1 <= (normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done and (ap_sync_reg_channel_write_layer10_out_1 xor ap_const_logic_1));
    ap_channel_done_layer10_out_10 <= (normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done and (ap_sync_reg_channel_write_layer10_out_10 xor ap_const_logic_1));
    ap_channel_done_layer10_out_11 <= (normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done and (ap_sync_reg_channel_write_layer10_out_11 xor ap_const_logic_1));
    ap_channel_done_layer10_out_12 <= (normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done and (ap_sync_reg_channel_write_layer10_out_12 xor ap_const_logic_1));
    ap_channel_done_layer10_out_13 <= (normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done and (ap_sync_reg_channel_write_layer10_out_13 xor ap_const_logic_1));
    ap_channel_done_layer10_out_14 <= (normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done and (ap_sync_reg_channel_write_layer10_out_14 xor ap_const_logic_1));
    ap_channel_done_layer10_out_15 <= (normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done and (ap_sync_reg_channel_write_layer10_out_15 xor ap_const_logic_1));
    ap_channel_done_layer10_out_16 <= (normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done and (ap_sync_reg_channel_write_layer10_out_16 xor ap_const_logic_1));
    ap_channel_done_layer10_out_17 <= (normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done and (ap_sync_reg_channel_write_layer10_out_17 xor ap_const_logic_1));
    ap_channel_done_layer10_out_18 <= (normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done and (ap_sync_reg_channel_write_layer10_out_18 xor ap_const_logic_1));
    ap_channel_done_layer10_out_19 <= (normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done and (ap_sync_reg_channel_write_layer10_out_19 xor ap_const_logic_1));
    ap_channel_done_layer10_out_2 <= (normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done and (ap_sync_reg_channel_write_layer10_out_2 xor ap_const_logic_1));
    ap_channel_done_layer10_out_20 <= (normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done and (ap_sync_reg_channel_write_layer10_out_20 xor ap_const_logic_1));
    ap_channel_done_layer10_out_21 <= (normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done and (ap_sync_reg_channel_write_layer10_out_21 xor ap_const_logic_1));
    ap_channel_done_layer10_out_22 <= (normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done and (ap_sync_reg_channel_write_layer10_out_22 xor ap_const_logic_1));
    ap_channel_done_layer10_out_23 <= (normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done and (ap_sync_reg_channel_write_layer10_out_23 xor ap_const_logic_1));
    ap_channel_done_layer10_out_24 <= (normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done and (ap_sync_reg_channel_write_layer10_out_24 xor ap_const_logic_1));
    ap_channel_done_layer10_out_25 <= (normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done and (ap_sync_reg_channel_write_layer10_out_25 xor ap_const_logic_1));
    ap_channel_done_layer10_out_26 <= (normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done and (ap_sync_reg_channel_write_layer10_out_26 xor ap_const_logic_1));
    ap_channel_done_layer10_out_27 <= (normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done and (ap_sync_reg_channel_write_layer10_out_27 xor ap_const_logic_1));
    ap_channel_done_layer10_out_28 <= (normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done and (ap_sync_reg_channel_write_layer10_out_28 xor ap_const_logic_1));
    ap_channel_done_layer10_out_29 <= (normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done and (ap_sync_reg_channel_write_layer10_out_29 xor ap_const_logic_1));
    ap_channel_done_layer10_out_3 <= (normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done and (ap_sync_reg_channel_write_layer10_out_3 xor ap_const_logic_1));
    ap_channel_done_layer10_out_30 <= (normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done and (ap_sync_reg_channel_write_layer10_out_30 xor ap_const_logic_1));
    ap_channel_done_layer10_out_31 <= (normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done and (ap_sync_reg_channel_write_layer10_out_31 xor ap_const_logic_1));
    ap_channel_done_layer10_out_32 <= (normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done and (ap_sync_reg_channel_write_layer10_out_32 xor ap_const_logic_1));
    ap_channel_done_layer10_out_33 <= (normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done and (ap_sync_reg_channel_write_layer10_out_33 xor ap_const_logic_1));
    ap_channel_done_layer10_out_34 <= (normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done and (ap_sync_reg_channel_write_layer10_out_34 xor ap_const_logic_1));
    ap_channel_done_layer10_out_35 <= (normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done and (ap_sync_reg_channel_write_layer10_out_35 xor ap_const_logic_1));
    ap_channel_done_layer10_out_36 <= (normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done and (ap_sync_reg_channel_write_layer10_out_36 xor ap_const_logic_1));
    ap_channel_done_layer10_out_37 <= (normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done and (ap_sync_reg_channel_write_layer10_out_37 xor ap_const_logic_1));
    ap_channel_done_layer10_out_38 <= (normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done and (ap_sync_reg_channel_write_layer10_out_38 xor ap_const_logic_1));
    ap_channel_done_layer10_out_39 <= (normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done and (ap_sync_reg_channel_write_layer10_out_39 xor ap_const_logic_1));
    ap_channel_done_layer10_out_4 <= (normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done and (ap_sync_reg_channel_write_layer10_out_4 xor ap_const_logic_1));
    ap_channel_done_layer10_out_40 <= (normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done and (ap_sync_reg_channel_write_layer10_out_40 xor ap_const_logic_1));
    ap_channel_done_layer10_out_41 <= (normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done and (ap_sync_reg_channel_write_layer10_out_41 xor ap_const_logic_1));
    ap_channel_done_layer10_out_42 <= (normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done and (ap_sync_reg_channel_write_layer10_out_42 xor ap_const_logic_1));
    ap_channel_done_layer10_out_43 <= (normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done and (ap_sync_reg_channel_write_layer10_out_43 xor ap_const_logic_1));
    ap_channel_done_layer10_out_44 <= (normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done and (ap_sync_reg_channel_write_layer10_out_44 xor ap_const_logic_1));
    ap_channel_done_layer10_out_45 <= (normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done and (ap_sync_reg_channel_write_layer10_out_45 xor ap_const_logic_1));
    ap_channel_done_layer10_out_46 <= (normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done and (ap_sync_reg_channel_write_layer10_out_46 xor ap_const_logic_1));
    ap_channel_done_layer10_out_47 <= (normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done and (ap_sync_reg_channel_write_layer10_out_47 xor ap_const_logic_1));
    ap_channel_done_layer10_out_48 <= (normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done and (ap_sync_reg_channel_write_layer10_out_48 xor ap_const_logic_1));
    ap_channel_done_layer10_out_49 <= (normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done and (ap_sync_reg_channel_write_layer10_out_49 xor ap_const_logic_1));
    ap_channel_done_layer10_out_5 <= (normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done and (ap_sync_reg_channel_write_layer10_out_5 xor ap_const_logic_1));
    ap_channel_done_layer10_out_50 <= (normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done and (ap_sync_reg_channel_write_layer10_out_50 xor ap_const_logic_1));
    ap_channel_done_layer10_out_51 <= (normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done and (ap_sync_reg_channel_write_layer10_out_51 xor ap_const_logic_1));
    ap_channel_done_layer10_out_52 <= (normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done and (ap_sync_reg_channel_write_layer10_out_52 xor ap_const_logic_1));
    ap_channel_done_layer10_out_53 <= (normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done and (ap_sync_reg_channel_write_layer10_out_53 xor ap_const_logic_1));
    ap_channel_done_layer10_out_54 <= (normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done and (ap_sync_reg_channel_write_layer10_out_54 xor ap_const_logic_1));
    ap_channel_done_layer10_out_55 <= (normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done and (ap_sync_reg_channel_write_layer10_out_55 xor ap_const_logic_1));
    ap_channel_done_layer10_out_56 <= (normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done and (ap_sync_reg_channel_write_layer10_out_56 xor ap_const_logic_1));
    ap_channel_done_layer10_out_57 <= (normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done and (ap_sync_reg_channel_write_layer10_out_57 xor ap_const_logic_1));
    ap_channel_done_layer10_out_58 <= (normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done and (ap_sync_reg_channel_write_layer10_out_58 xor ap_const_logic_1));
    ap_channel_done_layer10_out_59 <= (normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done and (ap_sync_reg_channel_write_layer10_out_59 xor ap_const_logic_1));
    ap_channel_done_layer10_out_6 <= (normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done and (ap_sync_reg_channel_write_layer10_out_6 xor ap_const_logic_1));
    ap_channel_done_layer10_out_60 <= (normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done and (ap_sync_reg_channel_write_layer10_out_60 xor ap_const_logic_1));
    ap_channel_done_layer10_out_61 <= (normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done and (ap_sync_reg_channel_write_layer10_out_61 xor ap_const_logic_1));
    ap_channel_done_layer10_out_62 <= (normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done and (ap_sync_reg_channel_write_layer10_out_62 xor ap_const_logic_1));
    ap_channel_done_layer10_out_63 <= (normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done and (ap_sync_reg_channel_write_layer10_out_63 xor ap_const_logic_1));
    ap_channel_done_layer10_out_7 <= (normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done and (ap_sync_reg_channel_write_layer10_out_7 xor ap_const_logic_1));
    ap_channel_done_layer10_out_8 <= (normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done and (ap_sync_reg_channel_write_layer10_out_8 xor ap_const_logic_1));
    ap_channel_done_layer10_out_9 <= (normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done and (ap_sync_reg_channel_write_layer10_out_9 xor ap_const_logic_1));
    ap_channel_done_layer11_out <= (normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_done and (ap_sync_reg_channel_write_layer11_out xor ap_const_logic_1));
    ap_channel_done_layer11_out_1 <= (normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_done and (ap_sync_reg_channel_write_layer11_out_1 xor ap_const_logic_1));
    ap_channel_done_layer11_out_10 <= (normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_done and (ap_sync_reg_channel_write_layer11_out_10 xor ap_const_logic_1));
    ap_channel_done_layer11_out_11 <= (normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_done and (ap_sync_reg_channel_write_layer11_out_11 xor ap_const_logic_1));
    ap_channel_done_layer11_out_12 <= (normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_done and (ap_sync_reg_channel_write_layer11_out_12 xor ap_const_logic_1));
    ap_channel_done_layer11_out_13 <= (normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_done and (ap_sync_reg_channel_write_layer11_out_13 xor ap_const_logic_1));
    ap_channel_done_layer11_out_14 <= (normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_done and (ap_sync_reg_channel_write_layer11_out_14 xor ap_const_logic_1));
    ap_channel_done_layer11_out_15 <= (normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_done and (ap_sync_reg_channel_write_layer11_out_15 xor ap_const_logic_1));
    ap_channel_done_layer11_out_16 <= (normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_done and (ap_sync_reg_channel_write_layer11_out_16 xor ap_const_logic_1));
    ap_channel_done_layer11_out_17 <= (normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_done and (ap_sync_reg_channel_write_layer11_out_17 xor ap_const_logic_1));
    ap_channel_done_layer11_out_18 <= (normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_done and (ap_sync_reg_channel_write_layer11_out_18 xor ap_const_logic_1));
    ap_channel_done_layer11_out_19 <= (normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_done and (ap_sync_reg_channel_write_layer11_out_19 xor ap_const_logic_1));
    ap_channel_done_layer11_out_2 <= (normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_done and (ap_sync_reg_channel_write_layer11_out_2 xor ap_const_logic_1));
    ap_channel_done_layer11_out_20 <= (normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_done and (ap_sync_reg_channel_write_layer11_out_20 xor ap_const_logic_1));
    ap_channel_done_layer11_out_21 <= (normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_done and (ap_sync_reg_channel_write_layer11_out_21 xor ap_const_logic_1));
    ap_channel_done_layer11_out_22 <= (normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_done and (ap_sync_reg_channel_write_layer11_out_22 xor ap_const_logic_1));
    ap_channel_done_layer11_out_23 <= (normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_done and (ap_sync_reg_channel_write_layer11_out_23 xor ap_const_logic_1));
    ap_channel_done_layer11_out_24 <= (normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_done and (ap_sync_reg_channel_write_layer11_out_24 xor ap_const_logic_1));
    ap_channel_done_layer11_out_25 <= (normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_done and (ap_sync_reg_channel_write_layer11_out_25 xor ap_const_logic_1));
    ap_channel_done_layer11_out_26 <= (normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_done and (ap_sync_reg_channel_write_layer11_out_26 xor ap_const_logic_1));
    ap_channel_done_layer11_out_27 <= (normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_done and (ap_sync_reg_channel_write_layer11_out_27 xor ap_const_logic_1));
    ap_channel_done_layer11_out_28 <= (normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_done and (ap_sync_reg_channel_write_layer11_out_28 xor ap_const_logic_1));
    ap_channel_done_layer11_out_29 <= (normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_done and (ap_sync_reg_channel_write_layer11_out_29 xor ap_const_logic_1));
    ap_channel_done_layer11_out_3 <= (normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_done and (ap_sync_reg_channel_write_layer11_out_3 xor ap_const_logic_1));
    ap_channel_done_layer11_out_30 <= (normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_done and (ap_sync_reg_channel_write_layer11_out_30 xor ap_const_logic_1));
    ap_channel_done_layer11_out_31 <= (normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_done and (ap_sync_reg_channel_write_layer11_out_31 xor ap_const_logic_1));
    ap_channel_done_layer11_out_4 <= (normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_done and (ap_sync_reg_channel_write_layer11_out_4 xor ap_const_logic_1));
    ap_channel_done_layer11_out_5 <= (normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_done and (ap_sync_reg_channel_write_layer11_out_5 xor ap_const_logic_1));
    ap_channel_done_layer11_out_6 <= (normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_done and (ap_sync_reg_channel_write_layer11_out_6 xor ap_const_logic_1));
    ap_channel_done_layer11_out_7 <= (normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_done and (ap_sync_reg_channel_write_layer11_out_7 xor ap_const_logic_1));
    ap_channel_done_layer11_out_8 <= (normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_done and (ap_sync_reg_channel_write_layer11_out_8 xor ap_const_logic_1));
    ap_channel_done_layer11_out_9 <= (normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_done and (ap_sync_reg_channel_write_layer11_out_9 xor ap_const_logic_1));
    ap_channel_done_layer2_out <= ((ap_sync_reg_channel_write_layer2_out xor ap_const_logic_1) and dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_done);
    ap_channel_done_layer2_out_1 <= ((ap_sync_reg_channel_write_layer2_out_1 xor ap_const_logic_1) and dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_done);
    ap_channel_done_layer2_out_10 <= ((ap_sync_reg_channel_write_layer2_out_10 xor ap_const_logic_1) and dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_done);
    ap_channel_done_layer2_out_11 <= ((ap_sync_reg_channel_write_layer2_out_11 xor ap_const_logic_1) and dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_done);
    ap_channel_done_layer2_out_12 <= ((ap_sync_reg_channel_write_layer2_out_12 xor ap_const_logic_1) and dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_done);
    ap_channel_done_layer2_out_13 <= ((ap_sync_reg_channel_write_layer2_out_13 xor ap_const_logic_1) and dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_done);
    ap_channel_done_layer2_out_14 <= ((ap_sync_reg_channel_write_layer2_out_14 xor ap_const_logic_1) and dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_done);
    ap_channel_done_layer2_out_15 <= ((ap_sync_reg_channel_write_layer2_out_15 xor ap_const_logic_1) and dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_done);
    ap_channel_done_layer2_out_16 <= ((ap_sync_reg_channel_write_layer2_out_16 xor ap_const_logic_1) and dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_done);
    ap_channel_done_layer2_out_17 <= ((ap_sync_reg_channel_write_layer2_out_17 xor ap_const_logic_1) and dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_done);
    ap_channel_done_layer2_out_18 <= ((ap_sync_reg_channel_write_layer2_out_18 xor ap_const_logic_1) and dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_done);
    ap_channel_done_layer2_out_19 <= ((ap_sync_reg_channel_write_layer2_out_19 xor ap_const_logic_1) and dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_done);
    ap_channel_done_layer2_out_2 <= ((ap_sync_reg_channel_write_layer2_out_2 xor ap_const_logic_1) and dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_done);
    ap_channel_done_layer2_out_20 <= ((ap_sync_reg_channel_write_layer2_out_20 xor ap_const_logic_1) and dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_done);
    ap_channel_done_layer2_out_21 <= ((ap_sync_reg_channel_write_layer2_out_21 xor ap_const_logic_1) and dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_done);
    ap_channel_done_layer2_out_22 <= ((ap_sync_reg_channel_write_layer2_out_22 xor ap_const_logic_1) and dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_done);
    ap_channel_done_layer2_out_23 <= ((ap_sync_reg_channel_write_layer2_out_23 xor ap_const_logic_1) and dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_done);
    ap_channel_done_layer2_out_24 <= ((ap_sync_reg_channel_write_layer2_out_24 xor ap_const_logic_1) and dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_done);
    ap_channel_done_layer2_out_25 <= ((ap_sync_reg_channel_write_layer2_out_25 xor ap_const_logic_1) and dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_done);
    ap_channel_done_layer2_out_26 <= ((ap_sync_reg_channel_write_layer2_out_26 xor ap_const_logic_1) and dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_done);
    ap_channel_done_layer2_out_27 <= ((ap_sync_reg_channel_write_layer2_out_27 xor ap_const_logic_1) and dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_done);
    ap_channel_done_layer2_out_28 <= ((ap_sync_reg_channel_write_layer2_out_28 xor ap_const_logic_1) and dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_done);
    ap_channel_done_layer2_out_29 <= ((ap_sync_reg_channel_write_layer2_out_29 xor ap_const_logic_1) and dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_done);
    ap_channel_done_layer2_out_3 <= ((ap_sync_reg_channel_write_layer2_out_3 xor ap_const_logic_1) and dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_done);
    ap_channel_done_layer2_out_30 <= ((ap_sync_reg_channel_write_layer2_out_30 xor ap_const_logic_1) and dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_done);
    ap_channel_done_layer2_out_31 <= ((ap_sync_reg_channel_write_layer2_out_31 xor ap_const_logic_1) and dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_done);
    ap_channel_done_layer2_out_32 <= ((ap_sync_reg_channel_write_layer2_out_32 xor ap_const_logic_1) and dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_done);
    ap_channel_done_layer2_out_33 <= ((ap_sync_reg_channel_write_layer2_out_33 xor ap_const_logic_1) and dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_done);
    ap_channel_done_layer2_out_34 <= ((ap_sync_reg_channel_write_layer2_out_34 xor ap_const_logic_1) and dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_done);
    ap_channel_done_layer2_out_35 <= ((ap_sync_reg_channel_write_layer2_out_35 xor ap_const_logic_1) and dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_done);
    ap_channel_done_layer2_out_36 <= ((ap_sync_reg_channel_write_layer2_out_36 xor ap_const_logic_1) and dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_done);
    ap_channel_done_layer2_out_37 <= ((ap_sync_reg_channel_write_layer2_out_37 xor ap_const_logic_1) and dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_done);
    ap_channel_done_layer2_out_38 <= ((ap_sync_reg_channel_write_layer2_out_38 xor ap_const_logic_1) and dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_done);
    ap_channel_done_layer2_out_39 <= ((ap_sync_reg_channel_write_layer2_out_39 xor ap_const_logic_1) and dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_done);
    ap_channel_done_layer2_out_4 <= ((ap_sync_reg_channel_write_layer2_out_4 xor ap_const_logic_1) and dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_done);
    ap_channel_done_layer2_out_40 <= ((ap_sync_reg_channel_write_layer2_out_40 xor ap_const_logic_1) and dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_done);
    ap_channel_done_layer2_out_41 <= ((ap_sync_reg_channel_write_layer2_out_41 xor ap_const_logic_1) and dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_done);
    ap_channel_done_layer2_out_42 <= ((ap_sync_reg_channel_write_layer2_out_42 xor ap_const_logic_1) and dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_done);
    ap_channel_done_layer2_out_43 <= ((ap_sync_reg_channel_write_layer2_out_43 xor ap_const_logic_1) and dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_done);
    ap_channel_done_layer2_out_44 <= ((ap_sync_reg_channel_write_layer2_out_44 xor ap_const_logic_1) and dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_done);
    ap_channel_done_layer2_out_45 <= ((ap_sync_reg_channel_write_layer2_out_45 xor ap_const_logic_1) and dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_done);
    ap_channel_done_layer2_out_46 <= ((ap_sync_reg_channel_write_layer2_out_46 xor ap_const_logic_1) and dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_done);
    ap_channel_done_layer2_out_47 <= ((ap_sync_reg_channel_write_layer2_out_47 xor ap_const_logic_1) and dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_done);
    ap_channel_done_layer2_out_48 <= ((ap_sync_reg_channel_write_layer2_out_48 xor ap_const_logic_1) and dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_done);
    ap_channel_done_layer2_out_49 <= ((ap_sync_reg_channel_write_layer2_out_49 xor ap_const_logic_1) and dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_done);
    ap_channel_done_layer2_out_5 <= ((ap_sync_reg_channel_write_layer2_out_5 xor ap_const_logic_1) and dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_done);
    ap_channel_done_layer2_out_50 <= ((ap_sync_reg_channel_write_layer2_out_50 xor ap_const_logic_1) and dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_done);
    ap_channel_done_layer2_out_51 <= ((ap_sync_reg_channel_write_layer2_out_51 xor ap_const_logic_1) and dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_done);
    ap_channel_done_layer2_out_52 <= ((ap_sync_reg_channel_write_layer2_out_52 xor ap_const_logic_1) and dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_done);
    ap_channel_done_layer2_out_53 <= ((ap_sync_reg_channel_write_layer2_out_53 xor ap_const_logic_1) and dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_done);
    ap_channel_done_layer2_out_54 <= ((ap_sync_reg_channel_write_layer2_out_54 xor ap_const_logic_1) and dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_done);
    ap_channel_done_layer2_out_55 <= ((ap_sync_reg_channel_write_layer2_out_55 xor ap_const_logic_1) and dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_done);
    ap_channel_done_layer2_out_56 <= ((ap_sync_reg_channel_write_layer2_out_56 xor ap_const_logic_1) and dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_done);
    ap_channel_done_layer2_out_57 <= ((ap_sync_reg_channel_write_layer2_out_57 xor ap_const_logic_1) and dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_done);
    ap_channel_done_layer2_out_58 <= ((ap_sync_reg_channel_write_layer2_out_58 xor ap_const_logic_1) and dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_done);
    ap_channel_done_layer2_out_59 <= ((ap_sync_reg_channel_write_layer2_out_59 xor ap_const_logic_1) and dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_done);
    ap_channel_done_layer2_out_6 <= ((ap_sync_reg_channel_write_layer2_out_6 xor ap_const_logic_1) and dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_done);
    ap_channel_done_layer2_out_60 <= ((ap_sync_reg_channel_write_layer2_out_60 xor ap_const_logic_1) and dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_done);
    ap_channel_done_layer2_out_61 <= ((ap_sync_reg_channel_write_layer2_out_61 xor ap_const_logic_1) and dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_done);
    ap_channel_done_layer2_out_62 <= ((ap_sync_reg_channel_write_layer2_out_62 xor ap_const_logic_1) and dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_done);
    ap_channel_done_layer2_out_63 <= ((ap_sync_reg_channel_write_layer2_out_63 xor ap_const_logic_1) and dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_done);
    ap_channel_done_layer2_out_7 <= ((ap_sync_reg_channel_write_layer2_out_7 xor ap_const_logic_1) and dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_done);
    ap_channel_done_layer2_out_8 <= ((ap_sync_reg_channel_write_layer2_out_8 xor ap_const_logic_1) and dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_done);
    ap_channel_done_layer2_out_9 <= ((ap_sync_reg_channel_write_layer2_out_9 xor ap_const_logic_1) and dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_done);
    ap_channel_done_layer4_out <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out xor ap_const_logic_1));
    ap_channel_done_layer4_out_1 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_1 xor ap_const_logic_1));
    ap_channel_done_layer4_out_10 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_10 xor ap_const_logic_1));
    ap_channel_done_layer4_out_11 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_11 xor ap_const_logic_1));
    ap_channel_done_layer4_out_12 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_12 xor ap_const_logic_1));
    ap_channel_done_layer4_out_13 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_13 xor ap_const_logic_1));
    ap_channel_done_layer4_out_14 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_14 xor ap_const_logic_1));
    ap_channel_done_layer4_out_15 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_15 xor ap_const_logic_1));
    ap_channel_done_layer4_out_16 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_16 xor ap_const_logic_1));
    ap_channel_done_layer4_out_17 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_17 xor ap_const_logic_1));
    ap_channel_done_layer4_out_18 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_18 xor ap_const_logic_1));
    ap_channel_done_layer4_out_19 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_19 xor ap_const_logic_1));
    ap_channel_done_layer4_out_2 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_2 xor ap_const_logic_1));
    ap_channel_done_layer4_out_20 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_20 xor ap_const_logic_1));
    ap_channel_done_layer4_out_21 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_21 xor ap_const_logic_1));
    ap_channel_done_layer4_out_22 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_22 xor ap_const_logic_1));
    ap_channel_done_layer4_out_23 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_23 xor ap_const_logic_1));
    ap_channel_done_layer4_out_24 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_24 xor ap_const_logic_1));
    ap_channel_done_layer4_out_25 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_25 xor ap_const_logic_1));
    ap_channel_done_layer4_out_26 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_26 xor ap_const_logic_1));
    ap_channel_done_layer4_out_27 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_27 xor ap_const_logic_1));
    ap_channel_done_layer4_out_28 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_28 xor ap_const_logic_1));
    ap_channel_done_layer4_out_29 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_29 xor ap_const_logic_1));
    ap_channel_done_layer4_out_3 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_3 xor ap_const_logic_1));
    ap_channel_done_layer4_out_30 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_30 xor ap_const_logic_1));
    ap_channel_done_layer4_out_31 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_31 xor ap_const_logic_1));
    ap_channel_done_layer4_out_32 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_32 xor ap_const_logic_1));
    ap_channel_done_layer4_out_33 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_33 xor ap_const_logic_1));
    ap_channel_done_layer4_out_34 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_34 xor ap_const_logic_1));
    ap_channel_done_layer4_out_35 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_35 xor ap_const_logic_1));
    ap_channel_done_layer4_out_36 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_36 xor ap_const_logic_1));
    ap_channel_done_layer4_out_37 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_37 xor ap_const_logic_1));
    ap_channel_done_layer4_out_38 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_38 xor ap_const_logic_1));
    ap_channel_done_layer4_out_39 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_39 xor ap_const_logic_1));
    ap_channel_done_layer4_out_4 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_4 xor ap_const_logic_1));
    ap_channel_done_layer4_out_40 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_40 xor ap_const_logic_1));
    ap_channel_done_layer4_out_41 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_41 xor ap_const_logic_1));
    ap_channel_done_layer4_out_42 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_42 xor ap_const_logic_1));
    ap_channel_done_layer4_out_43 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_43 xor ap_const_logic_1));
    ap_channel_done_layer4_out_44 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_44 xor ap_const_logic_1));
    ap_channel_done_layer4_out_45 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_45 xor ap_const_logic_1));
    ap_channel_done_layer4_out_46 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_46 xor ap_const_logic_1));
    ap_channel_done_layer4_out_47 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_47 xor ap_const_logic_1));
    ap_channel_done_layer4_out_48 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_48 xor ap_const_logic_1));
    ap_channel_done_layer4_out_49 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_49 xor ap_const_logic_1));
    ap_channel_done_layer4_out_5 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_5 xor ap_const_logic_1));
    ap_channel_done_layer4_out_50 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_50 xor ap_const_logic_1));
    ap_channel_done_layer4_out_51 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_51 xor ap_const_logic_1));
    ap_channel_done_layer4_out_52 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_52 xor ap_const_logic_1));
    ap_channel_done_layer4_out_53 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_53 xor ap_const_logic_1));
    ap_channel_done_layer4_out_54 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_54 xor ap_const_logic_1));
    ap_channel_done_layer4_out_55 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_55 xor ap_const_logic_1));
    ap_channel_done_layer4_out_56 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_56 xor ap_const_logic_1));
    ap_channel_done_layer4_out_57 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_57 xor ap_const_logic_1));
    ap_channel_done_layer4_out_58 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_58 xor ap_const_logic_1));
    ap_channel_done_layer4_out_59 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_59 xor ap_const_logic_1));
    ap_channel_done_layer4_out_6 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_6 xor ap_const_logic_1));
    ap_channel_done_layer4_out_60 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_60 xor ap_const_logic_1));
    ap_channel_done_layer4_out_61 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_61 xor ap_const_logic_1));
    ap_channel_done_layer4_out_62 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_62 xor ap_const_logic_1));
    ap_channel_done_layer4_out_63 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_63 xor ap_const_logic_1));
    ap_channel_done_layer4_out_7 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_7 xor ap_const_logic_1));
    ap_channel_done_layer4_out_8 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_8 xor ap_const_logic_1));
    ap_channel_done_layer4_out_9 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_9 xor ap_const_logic_1));
    ap_channel_done_layer5_out <= ((ap_sync_reg_channel_write_layer5_out xor ap_const_logic_1) and dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_done);
    ap_channel_done_layer5_out_1 <= ((ap_sync_reg_channel_write_layer5_out_1 xor ap_const_logic_1) and dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_done);
    ap_channel_done_layer5_out_10 <= ((ap_sync_reg_channel_write_layer5_out_10 xor ap_const_logic_1) and dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_done);
    ap_channel_done_layer5_out_11 <= ((ap_sync_reg_channel_write_layer5_out_11 xor ap_const_logic_1) and dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_done);
    ap_channel_done_layer5_out_12 <= ((ap_sync_reg_channel_write_layer5_out_12 xor ap_const_logic_1) and dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_done);
    ap_channel_done_layer5_out_13 <= ((ap_sync_reg_channel_write_layer5_out_13 xor ap_const_logic_1) and dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_done);
    ap_channel_done_layer5_out_14 <= ((ap_sync_reg_channel_write_layer5_out_14 xor ap_const_logic_1) and dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_done);
    ap_channel_done_layer5_out_15 <= ((ap_sync_reg_channel_write_layer5_out_15 xor ap_const_logic_1) and dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_done);
    ap_channel_done_layer5_out_16 <= ((ap_sync_reg_channel_write_layer5_out_16 xor ap_const_logic_1) and dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_done);
    ap_channel_done_layer5_out_17 <= ((ap_sync_reg_channel_write_layer5_out_17 xor ap_const_logic_1) and dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_done);
    ap_channel_done_layer5_out_18 <= ((ap_sync_reg_channel_write_layer5_out_18 xor ap_const_logic_1) and dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_done);
    ap_channel_done_layer5_out_19 <= ((ap_sync_reg_channel_write_layer5_out_19 xor ap_const_logic_1) and dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_done);
    ap_channel_done_layer5_out_2 <= ((ap_sync_reg_channel_write_layer5_out_2 xor ap_const_logic_1) and dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_done);
    ap_channel_done_layer5_out_20 <= ((ap_sync_reg_channel_write_layer5_out_20 xor ap_const_logic_1) and dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_done);
    ap_channel_done_layer5_out_21 <= ((ap_sync_reg_channel_write_layer5_out_21 xor ap_const_logic_1) and dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_done);
    ap_channel_done_layer5_out_22 <= ((ap_sync_reg_channel_write_layer5_out_22 xor ap_const_logic_1) and dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_done);
    ap_channel_done_layer5_out_23 <= ((ap_sync_reg_channel_write_layer5_out_23 xor ap_const_logic_1) and dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_done);
    ap_channel_done_layer5_out_24 <= ((ap_sync_reg_channel_write_layer5_out_24 xor ap_const_logic_1) and dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_done);
    ap_channel_done_layer5_out_25 <= ((ap_sync_reg_channel_write_layer5_out_25 xor ap_const_logic_1) and dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_done);
    ap_channel_done_layer5_out_26 <= ((ap_sync_reg_channel_write_layer5_out_26 xor ap_const_logic_1) and dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_done);
    ap_channel_done_layer5_out_27 <= ((ap_sync_reg_channel_write_layer5_out_27 xor ap_const_logic_1) and dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_done);
    ap_channel_done_layer5_out_28 <= ((ap_sync_reg_channel_write_layer5_out_28 xor ap_const_logic_1) and dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_done);
    ap_channel_done_layer5_out_29 <= ((ap_sync_reg_channel_write_layer5_out_29 xor ap_const_logic_1) and dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_done);
    ap_channel_done_layer5_out_3 <= ((ap_sync_reg_channel_write_layer5_out_3 xor ap_const_logic_1) and dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_done);
    ap_channel_done_layer5_out_30 <= ((ap_sync_reg_channel_write_layer5_out_30 xor ap_const_logic_1) and dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_done);
    ap_channel_done_layer5_out_31 <= ((ap_sync_reg_channel_write_layer5_out_31 xor ap_const_logic_1) and dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_done);
    ap_channel_done_layer5_out_4 <= ((ap_sync_reg_channel_write_layer5_out_4 xor ap_const_logic_1) and dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_done);
    ap_channel_done_layer5_out_5 <= ((ap_sync_reg_channel_write_layer5_out_5 xor ap_const_logic_1) and dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_done);
    ap_channel_done_layer5_out_6 <= ((ap_sync_reg_channel_write_layer5_out_6 xor ap_const_logic_1) and dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_done);
    ap_channel_done_layer5_out_7 <= ((ap_sync_reg_channel_write_layer5_out_7 xor ap_const_logic_1) and dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_done);
    ap_channel_done_layer5_out_8 <= ((ap_sync_reg_channel_write_layer5_out_8 xor ap_const_logic_1) and dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_done);
    ap_channel_done_layer5_out_9 <= ((ap_sync_reg_channel_write_layer5_out_9 xor ap_const_logic_1) and dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_done);
    ap_channel_done_layer7_out <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_done and (ap_sync_reg_channel_write_layer7_out xor ap_const_logic_1));
    ap_channel_done_layer7_out_1 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_done and (ap_sync_reg_channel_write_layer7_out_1 xor ap_const_logic_1));
    ap_channel_done_layer7_out_10 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_done and (ap_sync_reg_channel_write_layer7_out_10 xor ap_const_logic_1));
    ap_channel_done_layer7_out_11 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_done and (ap_sync_reg_channel_write_layer7_out_11 xor ap_const_logic_1));
    ap_channel_done_layer7_out_12 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_done and (ap_sync_reg_channel_write_layer7_out_12 xor ap_const_logic_1));
    ap_channel_done_layer7_out_13 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_done and (ap_sync_reg_channel_write_layer7_out_13 xor ap_const_logic_1));
    ap_channel_done_layer7_out_14 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_done and (ap_sync_reg_channel_write_layer7_out_14 xor ap_const_logic_1));
    ap_channel_done_layer7_out_15 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_done and (ap_sync_reg_channel_write_layer7_out_15 xor ap_const_logic_1));
    ap_channel_done_layer7_out_16 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_done and (ap_sync_reg_channel_write_layer7_out_16 xor ap_const_logic_1));
    ap_channel_done_layer7_out_17 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_done and (ap_sync_reg_channel_write_layer7_out_17 xor ap_const_logic_1));
    ap_channel_done_layer7_out_18 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_done and (ap_sync_reg_channel_write_layer7_out_18 xor ap_const_logic_1));
    ap_channel_done_layer7_out_19 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_done and (ap_sync_reg_channel_write_layer7_out_19 xor ap_const_logic_1));
    ap_channel_done_layer7_out_2 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_done and (ap_sync_reg_channel_write_layer7_out_2 xor ap_const_logic_1));
    ap_channel_done_layer7_out_20 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_done and (ap_sync_reg_channel_write_layer7_out_20 xor ap_const_logic_1));
    ap_channel_done_layer7_out_21 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_done and (ap_sync_reg_channel_write_layer7_out_21 xor ap_const_logic_1));
    ap_channel_done_layer7_out_22 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_done and (ap_sync_reg_channel_write_layer7_out_22 xor ap_const_logic_1));
    ap_channel_done_layer7_out_23 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_done and (ap_sync_reg_channel_write_layer7_out_23 xor ap_const_logic_1));
    ap_channel_done_layer7_out_24 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_done and (ap_sync_reg_channel_write_layer7_out_24 xor ap_const_logic_1));
    ap_channel_done_layer7_out_25 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_done and (ap_sync_reg_channel_write_layer7_out_25 xor ap_const_logic_1));
    ap_channel_done_layer7_out_26 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_done and (ap_sync_reg_channel_write_layer7_out_26 xor ap_const_logic_1));
    ap_channel_done_layer7_out_27 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_done and (ap_sync_reg_channel_write_layer7_out_27 xor ap_const_logic_1));
    ap_channel_done_layer7_out_28 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_done and (ap_sync_reg_channel_write_layer7_out_28 xor ap_const_logic_1));
    ap_channel_done_layer7_out_29 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_done and (ap_sync_reg_channel_write_layer7_out_29 xor ap_const_logic_1));
    ap_channel_done_layer7_out_3 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_done and (ap_sync_reg_channel_write_layer7_out_3 xor ap_const_logic_1));
    ap_channel_done_layer7_out_30 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_done and (ap_sync_reg_channel_write_layer7_out_30 xor ap_const_logic_1));
    ap_channel_done_layer7_out_31 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_done and (ap_sync_reg_channel_write_layer7_out_31 xor ap_const_logic_1));
    ap_channel_done_layer7_out_4 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_done and (ap_sync_reg_channel_write_layer7_out_4 xor ap_const_logic_1));
    ap_channel_done_layer7_out_5 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_done and (ap_sync_reg_channel_write_layer7_out_5 xor ap_const_logic_1));
    ap_channel_done_layer7_out_6 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_done and (ap_sync_reg_channel_write_layer7_out_6 xor ap_const_logic_1));
    ap_channel_done_layer7_out_7 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_done and (ap_sync_reg_channel_write_layer7_out_7 xor ap_const_logic_1));
    ap_channel_done_layer7_out_8 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_done and (ap_sync_reg_channel_write_layer7_out_8 xor ap_const_logic_1));
    ap_channel_done_layer7_out_9 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_done and (ap_sync_reg_channel_write_layer7_out_9 xor ap_const_logic_1));
    ap_done <= linear_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_linear_config9_U0_ap_done;
    ap_idle <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_idle and relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_idle and normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_idle and normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_idle and linear_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_linear_config9_U0_ap_idle and (layer8_out_empty_n xor ap_const_logic_1) and (layer7_out_31_empty_n xor ap_const_logic_1) and (layer7_out_30_empty_n xor ap_const_logic_1) and (layer7_out_29_empty_n xor ap_const_logic_1) and (layer7_out_28_empty_n xor ap_const_logic_1) and (layer7_out_27_empty_n xor ap_const_logic_1) and (layer7_out_26_empty_n xor ap_const_logic_1) and (layer7_out_25_empty_n xor ap_const_logic_1) and (layer7_out_24_empty_n xor ap_const_logic_1) and (layer7_out_23_empty_n xor ap_const_logic_1) and (layer7_out_22_empty_n xor ap_const_logic_1) and (layer7_out_21_empty_n xor ap_const_logic_1) and (layer7_out_20_empty_n xor ap_const_logic_1) and (layer7_out_19_empty_n 
    xor ap_const_logic_1) and (layer7_out_18_empty_n xor ap_const_logic_1) and (layer7_out_17_empty_n xor ap_const_logic_1) and (layer7_out_16_empty_n xor ap_const_logic_1) and (layer7_out_15_empty_n xor ap_const_logic_1) and (layer7_out_14_empty_n xor ap_const_logic_1) and (layer7_out_13_empty_n xor ap_const_logic_1) and (layer7_out_12_empty_n xor ap_const_logic_1) and (layer7_out_11_empty_n xor ap_const_logic_1) and (layer7_out_10_empty_n xor ap_const_logic_1) and (layer7_out_9_empty_n xor ap_const_logic_1) and (layer7_out_8_empty_n xor ap_const_logic_1) and (layer7_out_7_empty_n xor ap_const_logic_1) and (layer7_out_6_empty_n xor ap_const_logic_1) and (layer7_out_5_empty_n xor ap_const_logic_1) and (layer7_out_4_empty_n xor ap_const_logic_1) and (layer7_out_3_empty_n xor ap_const_logic_1) and (layer7_out_2_empty_n xor ap_const_logic_1) and (layer7_out_1_empty_n xor ap_const_logic_1) and (layer7_out_empty_n xor ap_const_logic_1) and (layer11_out_31_empty_n xor ap_const_logic_1) and (layer11_out_30_empty_n xor ap_const_logic_1) 
    and (layer11_out_29_empty_n xor ap_const_logic_1) and (layer11_out_28_empty_n xor ap_const_logic_1) and (layer11_out_27_empty_n xor ap_const_logic_1) and (layer11_out_26_empty_n xor ap_const_logic_1) and (layer11_out_25_empty_n xor ap_const_logic_1) and (layer11_out_24_empty_n xor ap_const_logic_1) and (layer11_out_23_empty_n xor ap_const_logic_1) and (layer11_out_22_empty_n xor ap_const_logic_1) and (layer11_out_21_empty_n xor ap_const_logic_1) and (layer11_out_20_empty_n xor ap_const_logic_1) and (layer11_out_19_empty_n xor ap_const_logic_1) and (layer11_out_18_empty_n xor ap_const_logic_1) and (layer11_out_17_empty_n xor ap_const_logic_1) and (layer11_out_16_empty_n xor ap_const_logic_1) and (layer11_out_15_empty_n xor ap_const_logic_1) and (layer11_out_14_empty_n xor ap_const_logic_1) and (layer11_out_13_empty_n xor ap_const_logic_1) and (layer11_out_12_empty_n xor ap_const_logic_1) and (layer11_out_11_empty_n xor ap_const_logic_1) and (layer11_out_10_empty_n xor ap_const_logic_1) and (layer11_out_9_empty_n 
    xor ap_const_logic_1) and (layer11_out_8_empty_n xor ap_const_logic_1) and (layer11_out_7_empty_n xor ap_const_logic_1) and (layer11_out_6_empty_n xor ap_const_logic_1) and (layer11_out_5_empty_n xor ap_const_logic_1) and (layer11_out_4_empty_n xor ap_const_logic_1) and (layer11_out_3_empty_n xor ap_const_logic_1) and (layer11_out_2_empty_n xor ap_const_logic_1) and (layer11_out_1_empty_n xor ap_const_logic_1) and (layer11_out_empty_n xor ap_const_logic_1) and (layer5_out_31_empty_n xor ap_const_logic_1) and (layer5_out_30_empty_n xor ap_const_logic_1) and (layer5_out_29_empty_n xor ap_const_logic_1) and (layer5_out_28_empty_n xor ap_const_logic_1) and (layer5_out_27_empty_n xor ap_const_logic_1) and (layer5_out_26_empty_n xor ap_const_logic_1) and (layer5_out_25_empty_n xor ap_const_logic_1) and (layer5_out_24_empty_n xor ap_const_logic_1) and (layer5_out_23_empty_n xor ap_const_logic_1) and (layer5_out_22_empty_n xor ap_const_logic_1) and (layer5_out_21_empty_n xor ap_const_logic_1) and (layer5_out_20_empty_n 
    xor ap_const_logic_1) and (layer5_out_19_empty_n xor ap_const_logic_1) and (layer5_out_18_empty_n xor ap_const_logic_1) and (layer5_out_17_empty_n xor ap_const_logic_1) and (layer5_out_16_empty_n xor ap_const_logic_1) and (layer5_out_15_empty_n xor ap_const_logic_1) and (layer5_out_14_empty_n xor ap_const_logic_1) and (layer5_out_13_empty_n xor ap_const_logic_1) and (layer5_out_12_empty_n xor ap_const_logic_1) and (layer5_out_11_empty_n xor ap_const_logic_1) and (layer5_out_10_empty_n xor ap_const_logic_1) and (layer5_out_9_empty_n xor ap_const_logic_1) and (layer5_out_8_empty_n xor ap_const_logic_1) and (layer5_out_7_empty_n xor ap_const_logic_1) and (layer5_out_6_empty_n xor ap_const_logic_1) and (layer5_out_5_empty_n xor ap_const_logic_1) and (layer5_out_4_empty_n xor ap_const_logic_1) and (layer5_out_3_empty_n xor ap_const_logic_1) and (layer5_out_2_empty_n xor ap_const_logic_1) and (layer5_out_1_empty_n xor ap_const_logic_1) and (layer5_out_empty_n xor ap_const_logic_1) and (layer4_out_63_empty_n xor ap_const_logic_1) 
    and (layer4_out_62_empty_n xor ap_const_logic_1) and (layer4_out_61_empty_n xor ap_const_logic_1) and (layer4_out_60_empty_n xor ap_const_logic_1) and (layer4_out_59_empty_n xor ap_const_logic_1) and (layer4_out_58_empty_n xor ap_const_logic_1) and (layer4_out_57_empty_n xor ap_const_logic_1) and (layer4_out_56_empty_n xor ap_const_logic_1) and (layer4_out_55_empty_n xor ap_const_logic_1) and (layer4_out_54_empty_n xor ap_const_logic_1) and (layer4_out_53_empty_n xor ap_const_logic_1) and (layer4_out_52_empty_n xor ap_const_logic_1) and (layer4_out_51_empty_n xor ap_const_logic_1) and (layer4_out_50_empty_n xor ap_const_logic_1) and (layer4_out_49_empty_n xor ap_const_logic_1) and (layer4_out_48_empty_n xor ap_const_logic_1) and (layer4_out_47_empty_n xor ap_const_logic_1) and (layer4_out_46_empty_n xor ap_const_logic_1) and (layer4_out_45_empty_n xor ap_const_logic_1) and (layer4_out_44_empty_n xor ap_const_logic_1) and (layer4_out_43_empty_n xor ap_const_logic_1) and (layer4_out_42_empty_n xor ap_const_logic_1) 
    and (layer4_out_41_empty_n xor ap_const_logic_1) and (layer4_out_40_empty_n xor ap_const_logic_1) and (layer4_out_39_empty_n xor ap_const_logic_1) and (layer4_out_38_empty_n xor ap_const_logic_1) and (layer4_out_37_empty_n xor ap_const_logic_1) and (layer4_out_36_empty_n xor ap_const_logic_1) and (layer4_out_35_empty_n xor ap_const_logic_1) and (layer4_out_34_empty_n xor ap_const_logic_1) and (layer4_out_33_empty_n xor ap_const_logic_1) and (layer4_out_32_empty_n xor ap_const_logic_1) and (layer4_out_31_empty_n xor ap_const_logic_1) and (layer4_out_30_empty_n xor ap_const_logic_1) and (layer4_out_29_empty_n xor ap_const_logic_1) and (layer4_out_28_empty_n xor ap_const_logic_1) and (layer4_out_27_empty_n xor ap_const_logic_1) and (layer4_out_26_empty_n xor ap_const_logic_1) and (layer4_out_25_empty_n xor ap_const_logic_1) and (layer4_out_24_empty_n xor ap_const_logic_1) and (layer4_out_23_empty_n xor ap_const_logic_1) and (layer4_out_22_empty_n xor ap_const_logic_1) and (layer4_out_21_empty_n xor ap_const_logic_1) 
    and (layer4_out_20_empty_n xor ap_const_logic_1) and (layer4_out_19_empty_n xor ap_const_logic_1) and (layer4_out_18_empty_n xor ap_const_logic_1) and (layer4_out_17_empty_n xor ap_const_logic_1) and (layer4_out_16_empty_n xor ap_const_logic_1) and (layer4_out_15_empty_n xor ap_const_logic_1) and (layer4_out_14_empty_n xor ap_const_logic_1) and (layer4_out_13_empty_n xor ap_const_logic_1) and (layer4_out_12_empty_n xor ap_const_logic_1) and (layer4_out_11_empty_n xor ap_const_logic_1) and (layer4_out_10_empty_n xor ap_const_logic_1) and (layer4_out_9_empty_n xor ap_const_logic_1) and (layer4_out_8_empty_n xor ap_const_logic_1) and (layer4_out_7_empty_n xor ap_const_logic_1) and (layer4_out_6_empty_n xor ap_const_logic_1) and (layer4_out_5_empty_n xor ap_const_logic_1) and (layer4_out_4_empty_n xor ap_const_logic_1) and (layer4_out_3_empty_n xor ap_const_logic_1) and (layer4_out_2_empty_n xor ap_const_logic_1) and (layer4_out_1_empty_n xor ap_const_logic_1) and (layer4_out_empty_n xor ap_const_logic_1) and (layer10_out_63_empty_n 
    xor ap_const_logic_1) and (layer10_out_62_empty_n xor ap_const_logic_1) and (layer10_out_61_empty_n xor ap_const_logic_1) and (layer10_out_60_empty_n xor ap_const_logic_1) and (layer10_out_59_empty_n xor ap_const_logic_1) and (layer10_out_58_empty_n xor ap_const_logic_1) and (layer10_out_57_empty_n xor ap_const_logic_1) and (layer10_out_56_empty_n xor ap_const_logic_1) and (layer10_out_55_empty_n xor ap_const_logic_1) and (layer10_out_54_empty_n xor ap_const_logic_1) and (layer10_out_53_empty_n xor ap_const_logic_1) and (layer10_out_52_empty_n xor ap_const_logic_1) and (layer10_out_51_empty_n xor ap_const_logic_1) and (layer10_out_50_empty_n xor ap_const_logic_1) and (layer10_out_49_empty_n xor ap_const_logic_1) and (layer10_out_48_empty_n xor ap_const_logic_1) and (layer10_out_47_empty_n xor ap_const_logic_1) and (layer10_out_46_empty_n xor ap_const_logic_1) and (layer10_out_45_empty_n xor ap_const_logic_1) and (layer10_out_44_empty_n xor ap_const_logic_1) and (layer10_out_43_empty_n xor ap_const_logic_1) and 
    (layer10_out_42_empty_n xor ap_const_logic_1) and (layer10_out_41_empty_n xor ap_const_logic_1) and (layer10_out_40_empty_n xor ap_const_logic_1) and (layer10_out_39_empty_n xor ap_const_logic_1) and (layer10_out_38_empty_n xor ap_const_logic_1) and (layer10_out_37_empty_n xor ap_const_logic_1) and (layer10_out_36_empty_n xor ap_const_logic_1) and (layer10_out_35_empty_n xor ap_const_logic_1) and (layer10_out_34_empty_n xor ap_const_logic_1) and (layer10_out_33_empty_n xor ap_const_logic_1) and (layer10_out_32_empty_n xor ap_const_logic_1) and (layer10_out_31_empty_n xor ap_const_logic_1) and (layer10_out_30_empty_n xor ap_const_logic_1) and (layer10_out_29_empty_n xor ap_const_logic_1) and (layer10_out_28_empty_n xor ap_const_logic_1) and (layer10_out_27_empty_n xor ap_const_logic_1) and (layer10_out_26_empty_n xor ap_const_logic_1) and (layer10_out_25_empty_n xor ap_const_logic_1) and (layer10_out_24_empty_n xor ap_const_logic_1) and (layer10_out_23_empty_n xor ap_const_logic_1) and (layer10_out_22_empty_n xor 
    ap_const_logic_1) and (layer10_out_21_empty_n xor ap_const_logic_1) and (layer10_out_20_empty_n xor ap_const_logic_1) and (layer10_out_19_empty_n xor ap_const_logic_1) and (layer10_out_18_empty_n xor ap_const_logic_1) and (layer10_out_17_empty_n xor ap_const_logic_1) and (layer10_out_16_empty_n xor ap_const_logic_1) and (layer10_out_15_empty_n xor ap_const_logic_1) and (layer10_out_14_empty_n xor ap_const_logic_1) and (layer10_out_13_empty_n xor ap_const_logic_1) and (layer10_out_12_empty_n xor ap_const_logic_1) and (layer10_out_11_empty_n xor ap_const_logic_1) and (layer10_out_10_empty_n xor ap_const_logic_1) and (layer10_out_9_empty_n xor ap_const_logic_1) and (layer10_out_8_empty_n xor ap_const_logic_1) and (layer10_out_7_empty_n xor ap_const_logic_1) and (layer10_out_6_empty_n xor ap_const_logic_1) and (layer10_out_5_empty_n xor ap_const_logic_1) and (layer10_out_4_empty_n xor ap_const_logic_1) and (layer10_out_3_empty_n xor ap_const_logic_1) and (layer10_out_2_empty_n xor ap_const_logic_1) and (layer10_out_1_empty_n 
    xor ap_const_logic_1) and (layer10_out_empty_n xor ap_const_logic_1) and (layer2_out_63_empty_n xor ap_const_logic_1) and (layer2_out_62_empty_n xor ap_const_logic_1) and (layer2_out_61_empty_n xor ap_const_logic_1) and (layer2_out_60_empty_n xor ap_const_logic_1) and (layer2_out_59_empty_n xor ap_const_logic_1) and (layer2_out_58_empty_n xor ap_const_logic_1) and (layer2_out_57_empty_n xor ap_const_logic_1) and (layer2_out_56_empty_n xor ap_const_logic_1) and (layer2_out_55_empty_n xor ap_const_logic_1) and (layer2_out_54_empty_n xor ap_const_logic_1) and (layer2_out_53_empty_n xor ap_const_logic_1) and (layer2_out_52_empty_n xor ap_const_logic_1) and (layer2_out_51_empty_n xor ap_const_logic_1) and (layer2_out_50_empty_n xor ap_const_logic_1) and (layer2_out_49_empty_n xor ap_const_logic_1) and (layer2_out_48_empty_n xor ap_const_logic_1) and (layer2_out_47_empty_n xor ap_const_logic_1) and (layer2_out_46_empty_n xor ap_const_logic_1) and (layer2_out_45_empty_n xor ap_const_logic_1) and (layer2_out_44_empty_n 
    xor ap_const_logic_1) and (layer2_out_43_empty_n xor ap_const_logic_1) and (layer2_out_42_empty_n xor ap_const_logic_1) and (layer2_out_41_empty_n xor ap_const_logic_1) and (layer2_out_40_empty_n xor ap_const_logic_1) and (layer2_out_39_empty_n xor ap_const_logic_1) and (layer2_out_38_empty_n xor ap_const_logic_1) and (layer2_out_37_empty_n xor ap_const_logic_1) and (layer2_out_36_empty_n xor ap_const_logic_1) and (layer2_out_35_empty_n xor ap_const_logic_1) and (layer2_out_34_empty_n xor ap_const_logic_1) and (layer2_out_33_empty_n xor ap_const_logic_1) and (layer2_out_32_empty_n xor ap_const_logic_1) and (layer2_out_31_empty_n xor ap_const_logic_1) and (layer2_out_30_empty_n xor ap_const_logic_1) and (layer2_out_29_empty_n xor ap_const_logic_1) and (layer2_out_28_empty_n xor ap_const_logic_1) and (layer2_out_27_empty_n xor ap_const_logic_1) and (layer2_out_26_empty_n xor ap_const_logic_1) and (layer2_out_25_empty_n xor ap_const_logic_1) and (layer2_out_24_empty_n xor ap_const_logic_1) and (layer2_out_23_empty_n 
    xor ap_const_logic_1) and (layer2_out_22_empty_n xor ap_const_logic_1) and (layer2_out_21_empty_n xor ap_const_logic_1) and (layer2_out_20_empty_n xor ap_const_logic_1) and (layer2_out_19_empty_n xor ap_const_logic_1) and (layer2_out_18_empty_n xor ap_const_logic_1) and (layer2_out_17_empty_n xor ap_const_logic_1) and (layer2_out_16_empty_n xor ap_const_logic_1) and (layer2_out_15_empty_n xor ap_const_logic_1) and (layer2_out_14_empty_n xor ap_const_logic_1) and (layer2_out_13_empty_n xor ap_const_logic_1) and (layer2_out_12_empty_n xor ap_const_logic_1) and (layer2_out_11_empty_n xor ap_const_logic_1) and (layer2_out_10_empty_n xor ap_const_logic_1) and (layer2_out_9_empty_n xor ap_const_logic_1) and (layer2_out_8_empty_n xor ap_const_logic_1) and (layer2_out_7_empty_n xor ap_const_logic_1) and (layer2_out_6_empty_n xor ap_const_logic_1) and (layer2_out_5_empty_n xor ap_const_logic_1) and (layer2_out_4_empty_n xor ap_const_logic_1) and (layer2_out_3_empty_n xor ap_const_logic_1) and (layer2_out_2_empty_n xor 
    ap_const_logic_1) and (layer2_out_1_empty_n xor ap_const_logic_1) and (layer2_out_empty_n xor ap_const_logic_1) and dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config8_U0_ap_idle and dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_idle and dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_idle);
    ap_ready <= dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_ready;
    ap_sync_channel_write_layer10_out <= ((layer10_out_full_n and ap_channel_done_layer10_out) or ap_sync_reg_channel_write_layer10_out);
    ap_sync_channel_write_layer10_out_1 <= ((layer10_out_1_full_n and ap_channel_done_layer10_out_1) or ap_sync_reg_channel_write_layer10_out_1);
    ap_sync_channel_write_layer10_out_10 <= ((layer10_out_10_full_n and ap_channel_done_layer10_out_10) or ap_sync_reg_channel_write_layer10_out_10);
    ap_sync_channel_write_layer10_out_11 <= ((layer10_out_11_full_n and ap_channel_done_layer10_out_11) or ap_sync_reg_channel_write_layer10_out_11);
    ap_sync_channel_write_layer10_out_12 <= ((layer10_out_12_full_n and ap_channel_done_layer10_out_12) or ap_sync_reg_channel_write_layer10_out_12);
    ap_sync_channel_write_layer10_out_13 <= ((layer10_out_13_full_n and ap_channel_done_layer10_out_13) or ap_sync_reg_channel_write_layer10_out_13);
    ap_sync_channel_write_layer10_out_14 <= ((layer10_out_14_full_n and ap_channel_done_layer10_out_14) or ap_sync_reg_channel_write_layer10_out_14);
    ap_sync_channel_write_layer10_out_15 <= ((layer10_out_15_full_n and ap_channel_done_layer10_out_15) or ap_sync_reg_channel_write_layer10_out_15);
    ap_sync_channel_write_layer10_out_16 <= ((layer10_out_16_full_n and ap_channel_done_layer10_out_16) or ap_sync_reg_channel_write_layer10_out_16);
    ap_sync_channel_write_layer10_out_17 <= ((layer10_out_17_full_n and ap_channel_done_layer10_out_17) or ap_sync_reg_channel_write_layer10_out_17);
    ap_sync_channel_write_layer10_out_18 <= ((layer10_out_18_full_n and ap_channel_done_layer10_out_18) or ap_sync_reg_channel_write_layer10_out_18);
    ap_sync_channel_write_layer10_out_19 <= ((layer10_out_19_full_n and ap_channel_done_layer10_out_19) or ap_sync_reg_channel_write_layer10_out_19);
    ap_sync_channel_write_layer10_out_2 <= ((layer10_out_2_full_n and ap_channel_done_layer10_out_2) or ap_sync_reg_channel_write_layer10_out_2);
    ap_sync_channel_write_layer10_out_20 <= ((layer10_out_20_full_n and ap_channel_done_layer10_out_20) or ap_sync_reg_channel_write_layer10_out_20);
    ap_sync_channel_write_layer10_out_21 <= ((layer10_out_21_full_n and ap_channel_done_layer10_out_21) or ap_sync_reg_channel_write_layer10_out_21);
    ap_sync_channel_write_layer10_out_22 <= ((layer10_out_22_full_n and ap_channel_done_layer10_out_22) or ap_sync_reg_channel_write_layer10_out_22);
    ap_sync_channel_write_layer10_out_23 <= ((layer10_out_23_full_n and ap_channel_done_layer10_out_23) or ap_sync_reg_channel_write_layer10_out_23);
    ap_sync_channel_write_layer10_out_24 <= ((layer10_out_24_full_n and ap_channel_done_layer10_out_24) or ap_sync_reg_channel_write_layer10_out_24);
    ap_sync_channel_write_layer10_out_25 <= ((layer10_out_25_full_n and ap_channel_done_layer10_out_25) or ap_sync_reg_channel_write_layer10_out_25);
    ap_sync_channel_write_layer10_out_26 <= ((layer10_out_26_full_n and ap_channel_done_layer10_out_26) or ap_sync_reg_channel_write_layer10_out_26);
    ap_sync_channel_write_layer10_out_27 <= ((layer10_out_27_full_n and ap_channel_done_layer10_out_27) or ap_sync_reg_channel_write_layer10_out_27);
    ap_sync_channel_write_layer10_out_28 <= ((layer10_out_28_full_n and ap_channel_done_layer10_out_28) or ap_sync_reg_channel_write_layer10_out_28);
    ap_sync_channel_write_layer10_out_29 <= ((layer10_out_29_full_n and ap_channel_done_layer10_out_29) or ap_sync_reg_channel_write_layer10_out_29);
    ap_sync_channel_write_layer10_out_3 <= ((layer10_out_3_full_n and ap_channel_done_layer10_out_3) or ap_sync_reg_channel_write_layer10_out_3);
    ap_sync_channel_write_layer10_out_30 <= ((layer10_out_30_full_n and ap_channel_done_layer10_out_30) or ap_sync_reg_channel_write_layer10_out_30);
    ap_sync_channel_write_layer10_out_31 <= ((layer10_out_31_full_n and ap_channel_done_layer10_out_31) or ap_sync_reg_channel_write_layer10_out_31);
    ap_sync_channel_write_layer10_out_32 <= ((layer10_out_32_full_n and ap_channel_done_layer10_out_32) or ap_sync_reg_channel_write_layer10_out_32);
    ap_sync_channel_write_layer10_out_33 <= ((layer10_out_33_full_n and ap_channel_done_layer10_out_33) or ap_sync_reg_channel_write_layer10_out_33);
    ap_sync_channel_write_layer10_out_34 <= ((layer10_out_34_full_n and ap_channel_done_layer10_out_34) or ap_sync_reg_channel_write_layer10_out_34);
    ap_sync_channel_write_layer10_out_35 <= ((layer10_out_35_full_n and ap_channel_done_layer10_out_35) or ap_sync_reg_channel_write_layer10_out_35);
    ap_sync_channel_write_layer10_out_36 <= ((layer10_out_36_full_n and ap_channel_done_layer10_out_36) or ap_sync_reg_channel_write_layer10_out_36);
    ap_sync_channel_write_layer10_out_37 <= ((layer10_out_37_full_n and ap_channel_done_layer10_out_37) or ap_sync_reg_channel_write_layer10_out_37);
    ap_sync_channel_write_layer10_out_38 <= ((layer10_out_38_full_n and ap_channel_done_layer10_out_38) or ap_sync_reg_channel_write_layer10_out_38);
    ap_sync_channel_write_layer10_out_39 <= ((layer10_out_39_full_n and ap_channel_done_layer10_out_39) or ap_sync_reg_channel_write_layer10_out_39);
    ap_sync_channel_write_layer10_out_4 <= ((layer10_out_4_full_n and ap_channel_done_layer10_out_4) or ap_sync_reg_channel_write_layer10_out_4);
    ap_sync_channel_write_layer10_out_40 <= ((layer10_out_40_full_n and ap_channel_done_layer10_out_40) or ap_sync_reg_channel_write_layer10_out_40);
    ap_sync_channel_write_layer10_out_41 <= ((layer10_out_41_full_n and ap_channel_done_layer10_out_41) or ap_sync_reg_channel_write_layer10_out_41);
    ap_sync_channel_write_layer10_out_42 <= ((layer10_out_42_full_n and ap_channel_done_layer10_out_42) or ap_sync_reg_channel_write_layer10_out_42);
    ap_sync_channel_write_layer10_out_43 <= ((layer10_out_43_full_n and ap_channel_done_layer10_out_43) or ap_sync_reg_channel_write_layer10_out_43);
    ap_sync_channel_write_layer10_out_44 <= ((layer10_out_44_full_n and ap_channel_done_layer10_out_44) or ap_sync_reg_channel_write_layer10_out_44);
    ap_sync_channel_write_layer10_out_45 <= ((layer10_out_45_full_n and ap_channel_done_layer10_out_45) or ap_sync_reg_channel_write_layer10_out_45);
    ap_sync_channel_write_layer10_out_46 <= ((layer10_out_46_full_n and ap_channel_done_layer10_out_46) or ap_sync_reg_channel_write_layer10_out_46);
    ap_sync_channel_write_layer10_out_47 <= ((layer10_out_47_full_n and ap_channel_done_layer10_out_47) or ap_sync_reg_channel_write_layer10_out_47);
    ap_sync_channel_write_layer10_out_48 <= ((layer10_out_48_full_n and ap_channel_done_layer10_out_48) or ap_sync_reg_channel_write_layer10_out_48);
    ap_sync_channel_write_layer10_out_49 <= ((layer10_out_49_full_n and ap_channel_done_layer10_out_49) or ap_sync_reg_channel_write_layer10_out_49);
    ap_sync_channel_write_layer10_out_5 <= ((layer10_out_5_full_n and ap_channel_done_layer10_out_5) or ap_sync_reg_channel_write_layer10_out_5);
    ap_sync_channel_write_layer10_out_50 <= ((layer10_out_50_full_n and ap_channel_done_layer10_out_50) or ap_sync_reg_channel_write_layer10_out_50);
    ap_sync_channel_write_layer10_out_51 <= ((layer10_out_51_full_n and ap_channel_done_layer10_out_51) or ap_sync_reg_channel_write_layer10_out_51);
    ap_sync_channel_write_layer10_out_52 <= ((layer10_out_52_full_n and ap_channel_done_layer10_out_52) or ap_sync_reg_channel_write_layer10_out_52);
    ap_sync_channel_write_layer10_out_53 <= ((layer10_out_53_full_n and ap_channel_done_layer10_out_53) or ap_sync_reg_channel_write_layer10_out_53);
    ap_sync_channel_write_layer10_out_54 <= ((layer10_out_54_full_n and ap_channel_done_layer10_out_54) or ap_sync_reg_channel_write_layer10_out_54);
    ap_sync_channel_write_layer10_out_55 <= ((layer10_out_55_full_n and ap_channel_done_layer10_out_55) or ap_sync_reg_channel_write_layer10_out_55);
    ap_sync_channel_write_layer10_out_56 <= ((layer10_out_56_full_n and ap_channel_done_layer10_out_56) or ap_sync_reg_channel_write_layer10_out_56);
    ap_sync_channel_write_layer10_out_57 <= ((layer10_out_57_full_n and ap_channel_done_layer10_out_57) or ap_sync_reg_channel_write_layer10_out_57);
    ap_sync_channel_write_layer10_out_58 <= ((layer10_out_58_full_n and ap_channel_done_layer10_out_58) or ap_sync_reg_channel_write_layer10_out_58);
    ap_sync_channel_write_layer10_out_59 <= ((layer10_out_59_full_n and ap_channel_done_layer10_out_59) or ap_sync_reg_channel_write_layer10_out_59);
    ap_sync_channel_write_layer10_out_6 <= ((layer10_out_6_full_n and ap_channel_done_layer10_out_6) or ap_sync_reg_channel_write_layer10_out_6);
    ap_sync_channel_write_layer10_out_60 <= ((layer10_out_60_full_n and ap_channel_done_layer10_out_60) or ap_sync_reg_channel_write_layer10_out_60);
    ap_sync_channel_write_layer10_out_61 <= ((layer10_out_61_full_n and ap_channel_done_layer10_out_61) or ap_sync_reg_channel_write_layer10_out_61);
    ap_sync_channel_write_layer10_out_62 <= ((layer10_out_62_full_n and ap_channel_done_layer10_out_62) or ap_sync_reg_channel_write_layer10_out_62);
    ap_sync_channel_write_layer10_out_63 <= ((layer10_out_63_full_n and ap_channel_done_layer10_out_63) or ap_sync_reg_channel_write_layer10_out_63);
    ap_sync_channel_write_layer10_out_7 <= ((layer10_out_7_full_n and ap_channel_done_layer10_out_7) or ap_sync_reg_channel_write_layer10_out_7);
    ap_sync_channel_write_layer10_out_8 <= ((layer10_out_8_full_n and ap_channel_done_layer10_out_8) or ap_sync_reg_channel_write_layer10_out_8);
    ap_sync_channel_write_layer10_out_9 <= ((layer10_out_9_full_n and ap_channel_done_layer10_out_9) or ap_sync_reg_channel_write_layer10_out_9);
    ap_sync_channel_write_layer11_out <= ((layer11_out_full_n and ap_channel_done_layer11_out) or ap_sync_reg_channel_write_layer11_out);
    ap_sync_channel_write_layer11_out_1 <= ((layer11_out_1_full_n and ap_channel_done_layer11_out_1) or ap_sync_reg_channel_write_layer11_out_1);
    ap_sync_channel_write_layer11_out_10 <= ((layer11_out_10_full_n and ap_channel_done_layer11_out_10) or ap_sync_reg_channel_write_layer11_out_10);
    ap_sync_channel_write_layer11_out_11 <= ((layer11_out_11_full_n and ap_channel_done_layer11_out_11) or ap_sync_reg_channel_write_layer11_out_11);
    ap_sync_channel_write_layer11_out_12 <= ((layer11_out_12_full_n and ap_channel_done_layer11_out_12) or ap_sync_reg_channel_write_layer11_out_12);
    ap_sync_channel_write_layer11_out_13 <= ((layer11_out_13_full_n and ap_channel_done_layer11_out_13) or ap_sync_reg_channel_write_layer11_out_13);
    ap_sync_channel_write_layer11_out_14 <= ((layer11_out_14_full_n and ap_channel_done_layer11_out_14) or ap_sync_reg_channel_write_layer11_out_14);
    ap_sync_channel_write_layer11_out_15 <= ((layer11_out_15_full_n and ap_channel_done_layer11_out_15) or ap_sync_reg_channel_write_layer11_out_15);
    ap_sync_channel_write_layer11_out_16 <= ((layer11_out_16_full_n and ap_channel_done_layer11_out_16) or ap_sync_reg_channel_write_layer11_out_16);
    ap_sync_channel_write_layer11_out_17 <= ((layer11_out_17_full_n and ap_channel_done_layer11_out_17) or ap_sync_reg_channel_write_layer11_out_17);
    ap_sync_channel_write_layer11_out_18 <= ((layer11_out_18_full_n and ap_channel_done_layer11_out_18) or ap_sync_reg_channel_write_layer11_out_18);
    ap_sync_channel_write_layer11_out_19 <= ((layer11_out_19_full_n and ap_channel_done_layer11_out_19) or ap_sync_reg_channel_write_layer11_out_19);
    ap_sync_channel_write_layer11_out_2 <= ((layer11_out_2_full_n and ap_channel_done_layer11_out_2) or ap_sync_reg_channel_write_layer11_out_2);
    ap_sync_channel_write_layer11_out_20 <= ((layer11_out_20_full_n and ap_channel_done_layer11_out_20) or ap_sync_reg_channel_write_layer11_out_20);
    ap_sync_channel_write_layer11_out_21 <= ((layer11_out_21_full_n and ap_channel_done_layer11_out_21) or ap_sync_reg_channel_write_layer11_out_21);
    ap_sync_channel_write_layer11_out_22 <= ((layer11_out_22_full_n and ap_channel_done_layer11_out_22) or ap_sync_reg_channel_write_layer11_out_22);
    ap_sync_channel_write_layer11_out_23 <= ((layer11_out_23_full_n and ap_channel_done_layer11_out_23) or ap_sync_reg_channel_write_layer11_out_23);
    ap_sync_channel_write_layer11_out_24 <= ((layer11_out_24_full_n and ap_channel_done_layer11_out_24) or ap_sync_reg_channel_write_layer11_out_24);
    ap_sync_channel_write_layer11_out_25 <= ((layer11_out_25_full_n and ap_channel_done_layer11_out_25) or ap_sync_reg_channel_write_layer11_out_25);
    ap_sync_channel_write_layer11_out_26 <= ((layer11_out_26_full_n and ap_channel_done_layer11_out_26) or ap_sync_reg_channel_write_layer11_out_26);
    ap_sync_channel_write_layer11_out_27 <= ((layer11_out_27_full_n and ap_channel_done_layer11_out_27) or ap_sync_reg_channel_write_layer11_out_27);
    ap_sync_channel_write_layer11_out_28 <= ((layer11_out_28_full_n and ap_channel_done_layer11_out_28) or ap_sync_reg_channel_write_layer11_out_28);
    ap_sync_channel_write_layer11_out_29 <= ((layer11_out_29_full_n and ap_channel_done_layer11_out_29) or ap_sync_reg_channel_write_layer11_out_29);
    ap_sync_channel_write_layer11_out_3 <= ((layer11_out_3_full_n and ap_channel_done_layer11_out_3) or ap_sync_reg_channel_write_layer11_out_3);
    ap_sync_channel_write_layer11_out_30 <= ((layer11_out_30_full_n and ap_channel_done_layer11_out_30) or ap_sync_reg_channel_write_layer11_out_30);
    ap_sync_channel_write_layer11_out_31 <= ((layer11_out_31_full_n and ap_channel_done_layer11_out_31) or ap_sync_reg_channel_write_layer11_out_31);
    ap_sync_channel_write_layer11_out_4 <= ((layer11_out_4_full_n and ap_channel_done_layer11_out_4) or ap_sync_reg_channel_write_layer11_out_4);
    ap_sync_channel_write_layer11_out_5 <= ((layer11_out_5_full_n and ap_channel_done_layer11_out_5) or ap_sync_reg_channel_write_layer11_out_5);
    ap_sync_channel_write_layer11_out_6 <= ((layer11_out_6_full_n and ap_channel_done_layer11_out_6) or ap_sync_reg_channel_write_layer11_out_6);
    ap_sync_channel_write_layer11_out_7 <= ((layer11_out_7_full_n and ap_channel_done_layer11_out_7) or ap_sync_reg_channel_write_layer11_out_7);
    ap_sync_channel_write_layer11_out_8 <= ((layer11_out_8_full_n and ap_channel_done_layer11_out_8) or ap_sync_reg_channel_write_layer11_out_8);
    ap_sync_channel_write_layer11_out_9 <= ((layer11_out_9_full_n and ap_channel_done_layer11_out_9) or ap_sync_reg_channel_write_layer11_out_9);
    ap_sync_channel_write_layer2_out <= ((layer2_out_full_n and ap_channel_done_layer2_out) or ap_sync_reg_channel_write_layer2_out);
    ap_sync_channel_write_layer2_out_1 <= ((layer2_out_1_full_n and ap_channel_done_layer2_out_1) or ap_sync_reg_channel_write_layer2_out_1);
    ap_sync_channel_write_layer2_out_10 <= ((layer2_out_10_full_n and ap_channel_done_layer2_out_10) or ap_sync_reg_channel_write_layer2_out_10);
    ap_sync_channel_write_layer2_out_11 <= ((layer2_out_11_full_n and ap_channel_done_layer2_out_11) or ap_sync_reg_channel_write_layer2_out_11);
    ap_sync_channel_write_layer2_out_12 <= ((layer2_out_12_full_n and ap_channel_done_layer2_out_12) or ap_sync_reg_channel_write_layer2_out_12);
    ap_sync_channel_write_layer2_out_13 <= ((layer2_out_13_full_n and ap_channel_done_layer2_out_13) or ap_sync_reg_channel_write_layer2_out_13);
    ap_sync_channel_write_layer2_out_14 <= ((layer2_out_14_full_n and ap_channel_done_layer2_out_14) or ap_sync_reg_channel_write_layer2_out_14);
    ap_sync_channel_write_layer2_out_15 <= ((layer2_out_15_full_n and ap_channel_done_layer2_out_15) or ap_sync_reg_channel_write_layer2_out_15);
    ap_sync_channel_write_layer2_out_16 <= ((layer2_out_16_full_n and ap_channel_done_layer2_out_16) or ap_sync_reg_channel_write_layer2_out_16);
    ap_sync_channel_write_layer2_out_17 <= ((layer2_out_17_full_n and ap_channel_done_layer2_out_17) or ap_sync_reg_channel_write_layer2_out_17);
    ap_sync_channel_write_layer2_out_18 <= ((layer2_out_18_full_n and ap_channel_done_layer2_out_18) or ap_sync_reg_channel_write_layer2_out_18);
    ap_sync_channel_write_layer2_out_19 <= ((layer2_out_19_full_n and ap_channel_done_layer2_out_19) or ap_sync_reg_channel_write_layer2_out_19);
    ap_sync_channel_write_layer2_out_2 <= ((layer2_out_2_full_n and ap_channel_done_layer2_out_2) or ap_sync_reg_channel_write_layer2_out_2);
    ap_sync_channel_write_layer2_out_20 <= ((layer2_out_20_full_n and ap_channel_done_layer2_out_20) or ap_sync_reg_channel_write_layer2_out_20);
    ap_sync_channel_write_layer2_out_21 <= ((layer2_out_21_full_n and ap_channel_done_layer2_out_21) or ap_sync_reg_channel_write_layer2_out_21);
    ap_sync_channel_write_layer2_out_22 <= ((layer2_out_22_full_n and ap_channel_done_layer2_out_22) or ap_sync_reg_channel_write_layer2_out_22);
    ap_sync_channel_write_layer2_out_23 <= ((layer2_out_23_full_n and ap_channel_done_layer2_out_23) or ap_sync_reg_channel_write_layer2_out_23);
    ap_sync_channel_write_layer2_out_24 <= ((layer2_out_24_full_n and ap_channel_done_layer2_out_24) or ap_sync_reg_channel_write_layer2_out_24);
    ap_sync_channel_write_layer2_out_25 <= ((layer2_out_25_full_n and ap_channel_done_layer2_out_25) or ap_sync_reg_channel_write_layer2_out_25);
    ap_sync_channel_write_layer2_out_26 <= ((layer2_out_26_full_n and ap_channel_done_layer2_out_26) or ap_sync_reg_channel_write_layer2_out_26);
    ap_sync_channel_write_layer2_out_27 <= ((layer2_out_27_full_n and ap_channel_done_layer2_out_27) or ap_sync_reg_channel_write_layer2_out_27);
    ap_sync_channel_write_layer2_out_28 <= ((layer2_out_28_full_n and ap_channel_done_layer2_out_28) or ap_sync_reg_channel_write_layer2_out_28);
    ap_sync_channel_write_layer2_out_29 <= ((layer2_out_29_full_n and ap_channel_done_layer2_out_29) or ap_sync_reg_channel_write_layer2_out_29);
    ap_sync_channel_write_layer2_out_3 <= ((layer2_out_3_full_n and ap_channel_done_layer2_out_3) or ap_sync_reg_channel_write_layer2_out_3);
    ap_sync_channel_write_layer2_out_30 <= ((layer2_out_30_full_n and ap_channel_done_layer2_out_30) or ap_sync_reg_channel_write_layer2_out_30);
    ap_sync_channel_write_layer2_out_31 <= ((layer2_out_31_full_n and ap_channel_done_layer2_out_31) or ap_sync_reg_channel_write_layer2_out_31);
    ap_sync_channel_write_layer2_out_32 <= ((layer2_out_32_full_n and ap_channel_done_layer2_out_32) or ap_sync_reg_channel_write_layer2_out_32);
    ap_sync_channel_write_layer2_out_33 <= ((layer2_out_33_full_n and ap_channel_done_layer2_out_33) or ap_sync_reg_channel_write_layer2_out_33);
    ap_sync_channel_write_layer2_out_34 <= ((layer2_out_34_full_n and ap_channel_done_layer2_out_34) or ap_sync_reg_channel_write_layer2_out_34);
    ap_sync_channel_write_layer2_out_35 <= ((layer2_out_35_full_n and ap_channel_done_layer2_out_35) or ap_sync_reg_channel_write_layer2_out_35);
    ap_sync_channel_write_layer2_out_36 <= ((layer2_out_36_full_n and ap_channel_done_layer2_out_36) or ap_sync_reg_channel_write_layer2_out_36);
    ap_sync_channel_write_layer2_out_37 <= ((layer2_out_37_full_n and ap_channel_done_layer2_out_37) or ap_sync_reg_channel_write_layer2_out_37);
    ap_sync_channel_write_layer2_out_38 <= ((layer2_out_38_full_n and ap_channel_done_layer2_out_38) or ap_sync_reg_channel_write_layer2_out_38);
    ap_sync_channel_write_layer2_out_39 <= ((layer2_out_39_full_n and ap_channel_done_layer2_out_39) or ap_sync_reg_channel_write_layer2_out_39);
    ap_sync_channel_write_layer2_out_4 <= ((layer2_out_4_full_n and ap_channel_done_layer2_out_4) or ap_sync_reg_channel_write_layer2_out_4);
    ap_sync_channel_write_layer2_out_40 <= ((layer2_out_40_full_n and ap_channel_done_layer2_out_40) or ap_sync_reg_channel_write_layer2_out_40);
    ap_sync_channel_write_layer2_out_41 <= ((layer2_out_41_full_n and ap_channel_done_layer2_out_41) or ap_sync_reg_channel_write_layer2_out_41);
    ap_sync_channel_write_layer2_out_42 <= ((layer2_out_42_full_n and ap_channel_done_layer2_out_42) or ap_sync_reg_channel_write_layer2_out_42);
    ap_sync_channel_write_layer2_out_43 <= ((layer2_out_43_full_n and ap_channel_done_layer2_out_43) or ap_sync_reg_channel_write_layer2_out_43);
    ap_sync_channel_write_layer2_out_44 <= ((layer2_out_44_full_n and ap_channel_done_layer2_out_44) or ap_sync_reg_channel_write_layer2_out_44);
    ap_sync_channel_write_layer2_out_45 <= ((layer2_out_45_full_n and ap_channel_done_layer2_out_45) or ap_sync_reg_channel_write_layer2_out_45);
    ap_sync_channel_write_layer2_out_46 <= ((layer2_out_46_full_n and ap_channel_done_layer2_out_46) or ap_sync_reg_channel_write_layer2_out_46);
    ap_sync_channel_write_layer2_out_47 <= ((layer2_out_47_full_n and ap_channel_done_layer2_out_47) or ap_sync_reg_channel_write_layer2_out_47);
    ap_sync_channel_write_layer2_out_48 <= ((layer2_out_48_full_n and ap_channel_done_layer2_out_48) or ap_sync_reg_channel_write_layer2_out_48);
    ap_sync_channel_write_layer2_out_49 <= ((layer2_out_49_full_n and ap_channel_done_layer2_out_49) or ap_sync_reg_channel_write_layer2_out_49);
    ap_sync_channel_write_layer2_out_5 <= ((layer2_out_5_full_n and ap_channel_done_layer2_out_5) or ap_sync_reg_channel_write_layer2_out_5);
    ap_sync_channel_write_layer2_out_50 <= ((layer2_out_50_full_n and ap_channel_done_layer2_out_50) or ap_sync_reg_channel_write_layer2_out_50);
    ap_sync_channel_write_layer2_out_51 <= ((layer2_out_51_full_n and ap_channel_done_layer2_out_51) or ap_sync_reg_channel_write_layer2_out_51);
    ap_sync_channel_write_layer2_out_52 <= ((layer2_out_52_full_n and ap_channel_done_layer2_out_52) or ap_sync_reg_channel_write_layer2_out_52);
    ap_sync_channel_write_layer2_out_53 <= ((layer2_out_53_full_n and ap_channel_done_layer2_out_53) or ap_sync_reg_channel_write_layer2_out_53);
    ap_sync_channel_write_layer2_out_54 <= ((layer2_out_54_full_n and ap_channel_done_layer2_out_54) or ap_sync_reg_channel_write_layer2_out_54);
    ap_sync_channel_write_layer2_out_55 <= ((layer2_out_55_full_n and ap_channel_done_layer2_out_55) or ap_sync_reg_channel_write_layer2_out_55);
    ap_sync_channel_write_layer2_out_56 <= ((layer2_out_56_full_n and ap_channel_done_layer2_out_56) or ap_sync_reg_channel_write_layer2_out_56);
    ap_sync_channel_write_layer2_out_57 <= ((layer2_out_57_full_n and ap_channel_done_layer2_out_57) or ap_sync_reg_channel_write_layer2_out_57);
    ap_sync_channel_write_layer2_out_58 <= ((layer2_out_58_full_n and ap_channel_done_layer2_out_58) or ap_sync_reg_channel_write_layer2_out_58);
    ap_sync_channel_write_layer2_out_59 <= ((layer2_out_59_full_n and ap_channel_done_layer2_out_59) or ap_sync_reg_channel_write_layer2_out_59);
    ap_sync_channel_write_layer2_out_6 <= ((layer2_out_6_full_n and ap_channel_done_layer2_out_6) or ap_sync_reg_channel_write_layer2_out_6);
    ap_sync_channel_write_layer2_out_60 <= ((layer2_out_60_full_n and ap_channel_done_layer2_out_60) or ap_sync_reg_channel_write_layer2_out_60);
    ap_sync_channel_write_layer2_out_61 <= ((layer2_out_61_full_n and ap_channel_done_layer2_out_61) or ap_sync_reg_channel_write_layer2_out_61);
    ap_sync_channel_write_layer2_out_62 <= ((layer2_out_62_full_n and ap_channel_done_layer2_out_62) or ap_sync_reg_channel_write_layer2_out_62);
    ap_sync_channel_write_layer2_out_63 <= ((layer2_out_63_full_n and ap_channel_done_layer2_out_63) or ap_sync_reg_channel_write_layer2_out_63);
    ap_sync_channel_write_layer2_out_7 <= ((layer2_out_7_full_n and ap_channel_done_layer2_out_7) or ap_sync_reg_channel_write_layer2_out_7);
    ap_sync_channel_write_layer2_out_8 <= ((layer2_out_8_full_n and ap_channel_done_layer2_out_8) or ap_sync_reg_channel_write_layer2_out_8);
    ap_sync_channel_write_layer2_out_9 <= ((layer2_out_9_full_n and ap_channel_done_layer2_out_9) or ap_sync_reg_channel_write_layer2_out_9);
    ap_sync_channel_write_layer4_out <= ((layer4_out_full_n and ap_channel_done_layer4_out) or ap_sync_reg_channel_write_layer4_out);
    ap_sync_channel_write_layer4_out_1 <= ((layer4_out_1_full_n and ap_channel_done_layer4_out_1) or ap_sync_reg_channel_write_layer4_out_1);
    ap_sync_channel_write_layer4_out_10 <= ((layer4_out_10_full_n and ap_channel_done_layer4_out_10) or ap_sync_reg_channel_write_layer4_out_10);
    ap_sync_channel_write_layer4_out_11 <= ((layer4_out_11_full_n and ap_channel_done_layer4_out_11) or ap_sync_reg_channel_write_layer4_out_11);
    ap_sync_channel_write_layer4_out_12 <= ((layer4_out_12_full_n and ap_channel_done_layer4_out_12) or ap_sync_reg_channel_write_layer4_out_12);
    ap_sync_channel_write_layer4_out_13 <= ((layer4_out_13_full_n and ap_channel_done_layer4_out_13) or ap_sync_reg_channel_write_layer4_out_13);
    ap_sync_channel_write_layer4_out_14 <= ((layer4_out_14_full_n and ap_channel_done_layer4_out_14) or ap_sync_reg_channel_write_layer4_out_14);
    ap_sync_channel_write_layer4_out_15 <= ((layer4_out_15_full_n and ap_channel_done_layer4_out_15) or ap_sync_reg_channel_write_layer4_out_15);
    ap_sync_channel_write_layer4_out_16 <= ((layer4_out_16_full_n and ap_channel_done_layer4_out_16) or ap_sync_reg_channel_write_layer4_out_16);
    ap_sync_channel_write_layer4_out_17 <= ((layer4_out_17_full_n and ap_channel_done_layer4_out_17) or ap_sync_reg_channel_write_layer4_out_17);
    ap_sync_channel_write_layer4_out_18 <= ((layer4_out_18_full_n and ap_channel_done_layer4_out_18) or ap_sync_reg_channel_write_layer4_out_18);
    ap_sync_channel_write_layer4_out_19 <= ((layer4_out_19_full_n and ap_channel_done_layer4_out_19) or ap_sync_reg_channel_write_layer4_out_19);
    ap_sync_channel_write_layer4_out_2 <= ((layer4_out_2_full_n and ap_channel_done_layer4_out_2) or ap_sync_reg_channel_write_layer4_out_2);
    ap_sync_channel_write_layer4_out_20 <= ((layer4_out_20_full_n and ap_channel_done_layer4_out_20) or ap_sync_reg_channel_write_layer4_out_20);
    ap_sync_channel_write_layer4_out_21 <= ((layer4_out_21_full_n and ap_channel_done_layer4_out_21) or ap_sync_reg_channel_write_layer4_out_21);
    ap_sync_channel_write_layer4_out_22 <= ((layer4_out_22_full_n and ap_channel_done_layer4_out_22) or ap_sync_reg_channel_write_layer4_out_22);
    ap_sync_channel_write_layer4_out_23 <= ((layer4_out_23_full_n and ap_channel_done_layer4_out_23) or ap_sync_reg_channel_write_layer4_out_23);
    ap_sync_channel_write_layer4_out_24 <= ((layer4_out_24_full_n and ap_channel_done_layer4_out_24) or ap_sync_reg_channel_write_layer4_out_24);
    ap_sync_channel_write_layer4_out_25 <= ((layer4_out_25_full_n and ap_channel_done_layer4_out_25) or ap_sync_reg_channel_write_layer4_out_25);
    ap_sync_channel_write_layer4_out_26 <= ((layer4_out_26_full_n and ap_channel_done_layer4_out_26) or ap_sync_reg_channel_write_layer4_out_26);
    ap_sync_channel_write_layer4_out_27 <= ((layer4_out_27_full_n and ap_channel_done_layer4_out_27) or ap_sync_reg_channel_write_layer4_out_27);
    ap_sync_channel_write_layer4_out_28 <= ((layer4_out_28_full_n and ap_channel_done_layer4_out_28) or ap_sync_reg_channel_write_layer4_out_28);
    ap_sync_channel_write_layer4_out_29 <= ((layer4_out_29_full_n and ap_channel_done_layer4_out_29) or ap_sync_reg_channel_write_layer4_out_29);
    ap_sync_channel_write_layer4_out_3 <= ((layer4_out_3_full_n and ap_channel_done_layer4_out_3) or ap_sync_reg_channel_write_layer4_out_3);
    ap_sync_channel_write_layer4_out_30 <= ((layer4_out_30_full_n and ap_channel_done_layer4_out_30) or ap_sync_reg_channel_write_layer4_out_30);
    ap_sync_channel_write_layer4_out_31 <= ((layer4_out_31_full_n and ap_channel_done_layer4_out_31) or ap_sync_reg_channel_write_layer4_out_31);
    ap_sync_channel_write_layer4_out_32 <= ((layer4_out_32_full_n and ap_channel_done_layer4_out_32) or ap_sync_reg_channel_write_layer4_out_32);
    ap_sync_channel_write_layer4_out_33 <= ((layer4_out_33_full_n and ap_channel_done_layer4_out_33) or ap_sync_reg_channel_write_layer4_out_33);
    ap_sync_channel_write_layer4_out_34 <= ((layer4_out_34_full_n and ap_channel_done_layer4_out_34) or ap_sync_reg_channel_write_layer4_out_34);
    ap_sync_channel_write_layer4_out_35 <= ((layer4_out_35_full_n and ap_channel_done_layer4_out_35) or ap_sync_reg_channel_write_layer4_out_35);
    ap_sync_channel_write_layer4_out_36 <= ((layer4_out_36_full_n and ap_channel_done_layer4_out_36) or ap_sync_reg_channel_write_layer4_out_36);
    ap_sync_channel_write_layer4_out_37 <= ((layer4_out_37_full_n and ap_channel_done_layer4_out_37) or ap_sync_reg_channel_write_layer4_out_37);
    ap_sync_channel_write_layer4_out_38 <= ((layer4_out_38_full_n and ap_channel_done_layer4_out_38) or ap_sync_reg_channel_write_layer4_out_38);
    ap_sync_channel_write_layer4_out_39 <= ((layer4_out_39_full_n and ap_channel_done_layer4_out_39) or ap_sync_reg_channel_write_layer4_out_39);
    ap_sync_channel_write_layer4_out_4 <= ((layer4_out_4_full_n and ap_channel_done_layer4_out_4) or ap_sync_reg_channel_write_layer4_out_4);
    ap_sync_channel_write_layer4_out_40 <= ((layer4_out_40_full_n and ap_channel_done_layer4_out_40) or ap_sync_reg_channel_write_layer4_out_40);
    ap_sync_channel_write_layer4_out_41 <= ((layer4_out_41_full_n and ap_channel_done_layer4_out_41) or ap_sync_reg_channel_write_layer4_out_41);
    ap_sync_channel_write_layer4_out_42 <= ((layer4_out_42_full_n and ap_channel_done_layer4_out_42) or ap_sync_reg_channel_write_layer4_out_42);
    ap_sync_channel_write_layer4_out_43 <= ((layer4_out_43_full_n and ap_channel_done_layer4_out_43) or ap_sync_reg_channel_write_layer4_out_43);
    ap_sync_channel_write_layer4_out_44 <= ((layer4_out_44_full_n and ap_channel_done_layer4_out_44) or ap_sync_reg_channel_write_layer4_out_44);
    ap_sync_channel_write_layer4_out_45 <= ((layer4_out_45_full_n and ap_channel_done_layer4_out_45) or ap_sync_reg_channel_write_layer4_out_45);
    ap_sync_channel_write_layer4_out_46 <= ((layer4_out_46_full_n and ap_channel_done_layer4_out_46) or ap_sync_reg_channel_write_layer4_out_46);
    ap_sync_channel_write_layer4_out_47 <= ((layer4_out_47_full_n and ap_channel_done_layer4_out_47) or ap_sync_reg_channel_write_layer4_out_47);
    ap_sync_channel_write_layer4_out_48 <= ((layer4_out_48_full_n and ap_channel_done_layer4_out_48) or ap_sync_reg_channel_write_layer4_out_48);
    ap_sync_channel_write_layer4_out_49 <= ((layer4_out_49_full_n and ap_channel_done_layer4_out_49) or ap_sync_reg_channel_write_layer4_out_49);
    ap_sync_channel_write_layer4_out_5 <= ((layer4_out_5_full_n and ap_channel_done_layer4_out_5) or ap_sync_reg_channel_write_layer4_out_5);
    ap_sync_channel_write_layer4_out_50 <= ((layer4_out_50_full_n and ap_channel_done_layer4_out_50) or ap_sync_reg_channel_write_layer4_out_50);
    ap_sync_channel_write_layer4_out_51 <= ((layer4_out_51_full_n and ap_channel_done_layer4_out_51) or ap_sync_reg_channel_write_layer4_out_51);
    ap_sync_channel_write_layer4_out_52 <= ((layer4_out_52_full_n and ap_channel_done_layer4_out_52) or ap_sync_reg_channel_write_layer4_out_52);
    ap_sync_channel_write_layer4_out_53 <= ((layer4_out_53_full_n and ap_channel_done_layer4_out_53) or ap_sync_reg_channel_write_layer4_out_53);
    ap_sync_channel_write_layer4_out_54 <= ((layer4_out_54_full_n and ap_channel_done_layer4_out_54) or ap_sync_reg_channel_write_layer4_out_54);
    ap_sync_channel_write_layer4_out_55 <= ((layer4_out_55_full_n and ap_channel_done_layer4_out_55) or ap_sync_reg_channel_write_layer4_out_55);
    ap_sync_channel_write_layer4_out_56 <= ((layer4_out_56_full_n and ap_channel_done_layer4_out_56) or ap_sync_reg_channel_write_layer4_out_56);
    ap_sync_channel_write_layer4_out_57 <= ((layer4_out_57_full_n and ap_channel_done_layer4_out_57) or ap_sync_reg_channel_write_layer4_out_57);
    ap_sync_channel_write_layer4_out_58 <= ((layer4_out_58_full_n and ap_channel_done_layer4_out_58) or ap_sync_reg_channel_write_layer4_out_58);
    ap_sync_channel_write_layer4_out_59 <= ((layer4_out_59_full_n and ap_channel_done_layer4_out_59) or ap_sync_reg_channel_write_layer4_out_59);
    ap_sync_channel_write_layer4_out_6 <= ((layer4_out_6_full_n and ap_channel_done_layer4_out_6) or ap_sync_reg_channel_write_layer4_out_6);
    ap_sync_channel_write_layer4_out_60 <= ((layer4_out_60_full_n and ap_channel_done_layer4_out_60) or ap_sync_reg_channel_write_layer4_out_60);
    ap_sync_channel_write_layer4_out_61 <= ((layer4_out_61_full_n and ap_channel_done_layer4_out_61) or ap_sync_reg_channel_write_layer4_out_61);
    ap_sync_channel_write_layer4_out_62 <= ((layer4_out_62_full_n and ap_channel_done_layer4_out_62) or ap_sync_reg_channel_write_layer4_out_62);
    ap_sync_channel_write_layer4_out_63 <= ((layer4_out_63_full_n and ap_channel_done_layer4_out_63) or ap_sync_reg_channel_write_layer4_out_63);
    ap_sync_channel_write_layer4_out_7 <= ((layer4_out_7_full_n and ap_channel_done_layer4_out_7) or ap_sync_reg_channel_write_layer4_out_7);
    ap_sync_channel_write_layer4_out_8 <= ((layer4_out_8_full_n and ap_channel_done_layer4_out_8) or ap_sync_reg_channel_write_layer4_out_8);
    ap_sync_channel_write_layer4_out_9 <= ((layer4_out_9_full_n and ap_channel_done_layer4_out_9) or ap_sync_reg_channel_write_layer4_out_9);
    ap_sync_channel_write_layer5_out <= ((layer5_out_full_n and ap_channel_done_layer5_out) or ap_sync_reg_channel_write_layer5_out);
    ap_sync_channel_write_layer5_out_1 <= ((layer5_out_1_full_n and ap_channel_done_layer5_out_1) or ap_sync_reg_channel_write_layer5_out_1);
    ap_sync_channel_write_layer5_out_10 <= ((layer5_out_10_full_n and ap_channel_done_layer5_out_10) or ap_sync_reg_channel_write_layer5_out_10);
    ap_sync_channel_write_layer5_out_11 <= ((layer5_out_11_full_n and ap_channel_done_layer5_out_11) or ap_sync_reg_channel_write_layer5_out_11);
    ap_sync_channel_write_layer5_out_12 <= ((layer5_out_12_full_n and ap_channel_done_layer5_out_12) or ap_sync_reg_channel_write_layer5_out_12);
    ap_sync_channel_write_layer5_out_13 <= ((layer5_out_13_full_n and ap_channel_done_layer5_out_13) or ap_sync_reg_channel_write_layer5_out_13);
    ap_sync_channel_write_layer5_out_14 <= ((layer5_out_14_full_n and ap_channel_done_layer5_out_14) or ap_sync_reg_channel_write_layer5_out_14);
    ap_sync_channel_write_layer5_out_15 <= ((layer5_out_15_full_n and ap_channel_done_layer5_out_15) or ap_sync_reg_channel_write_layer5_out_15);
    ap_sync_channel_write_layer5_out_16 <= ((layer5_out_16_full_n and ap_channel_done_layer5_out_16) or ap_sync_reg_channel_write_layer5_out_16);
    ap_sync_channel_write_layer5_out_17 <= ((layer5_out_17_full_n and ap_channel_done_layer5_out_17) or ap_sync_reg_channel_write_layer5_out_17);
    ap_sync_channel_write_layer5_out_18 <= ((layer5_out_18_full_n and ap_channel_done_layer5_out_18) or ap_sync_reg_channel_write_layer5_out_18);
    ap_sync_channel_write_layer5_out_19 <= ((layer5_out_19_full_n and ap_channel_done_layer5_out_19) or ap_sync_reg_channel_write_layer5_out_19);
    ap_sync_channel_write_layer5_out_2 <= ((layer5_out_2_full_n and ap_channel_done_layer5_out_2) or ap_sync_reg_channel_write_layer5_out_2);
    ap_sync_channel_write_layer5_out_20 <= ((layer5_out_20_full_n and ap_channel_done_layer5_out_20) or ap_sync_reg_channel_write_layer5_out_20);
    ap_sync_channel_write_layer5_out_21 <= ((layer5_out_21_full_n and ap_channel_done_layer5_out_21) or ap_sync_reg_channel_write_layer5_out_21);
    ap_sync_channel_write_layer5_out_22 <= ((layer5_out_22_full_n and ap_channel_done_layer5_out_22) or ap_sync_reg_channel_write_layer5_out_22);
    ap_sync_channel_write_layer5_out_23 <= ((layer5_out_23_full_n and ap_channel_done_layer5_out_23) or ap_sync_reg_channel_write_layer5_out_23);
    ap_sync_channel_write_layer5_out_24 <= ((layer5_out_24_full_n and ap_channel_done_layer5_out_24) or ap_sync_reg_channel_write_layer5_out_24);
    ap_sync_channel_write_layer5_out_25 <= ((layer5_out_25_full_n and ap_channel_done_layer5_out_25) or ap_sync_reg_channel_write_layer5_out_25);
    ap_sync_channel_write_layer5_out_26 <= ((layer5_out_26_full_n and ap_channel_done_layer5_out_26) or ap_sync_reg_channel_write_layer5_out_26);
    ap_sync_channel_write_layer5_out_27 <= ((layer5_out_27_full_n and ap_channel_done_layer5_out_27) or ap_sync_reg_channel_write_layer5_out_27);
    ap_sync_channel_write_layer5_out_28 <= ((layer5_out_28_full_n and ap_channel_done_layer5_out_28) or ap_sync_reg_channel_write_layer5_out_28);
    ap_sync_channel_write_layer5_out_29 <= ((layer5_out_29_full_n and ap_channel_done_layer5_out_29) or ap_sync_reg_channel_write_layer5_out_29);
    ap_sync_channel_write_layer5_out_3 <= ((layer5_out_3_full_n and ap_channel_done_layer5_out_3) or ap_sync_reg_channel_write_layer5_out_3);
    ap_sync_channel_write_layer5_out_30 <= ((layer5_out_30_full_n and ap_channel_done_layer5_out_30) or ap_sync_reg_channel_write_layer5_out_30);
    ap_sync_channel_write_layer5_out_31 <= ((layer5_out_31_full_n and ap_channel_done_layer5_out_31) or ap_sync_reg_channel_write_layer5_out_31);
    ap_sync_channel_write_layer5_out_4 <= ((layer5_out_4_full_n and ap_channel_done_layer5_out_4) or ap_sync_reg_channel_write_layer5_out_4);
    ap_sync_channel_write_layer5_out_5 <= ((layer5_out_5_full_n and ap_channel_done_layer5_out_5) or ap_sync_reg_channel_write_layer5_out_5);
    ap_sync_channel_write_layer5_out_6 <= ((layer5_out_6_full_n and ap_channel_done_layer5_out_6) or ap_sync_reg_channel_write_layer5_out_6);
    ap_sync_channel_write_layer5_out_7 <= ((layer5_out_7_full_n and ap_channel_done_layer5_out_7) or ap_sync_reg_channel_write_layer5_out_7);
    ap_sync_channel_write_layer5_out_8 <= ((layer5_out_8_full_n and ap_channel_done_layer5_out_8) or ap_sync_reg_channel_write_layer5_out_8);
    ap_sync_channel_write_layer5_out_9 <= ((layer5_out_9_full_n and ap_channel_done_layer5_out_9) or ap_sync_reg_channel_write_layer5_out_9);
    ap_sync_channel_write_layer7_out <= ((layer7_out_full_n and ap_channel_done_layer7_out) or ap_sync_reg_channel_write_layer7_out);
    ap_sync_channel_write_layer7_out_1 <= ((layer7_out_1_full_n and ap_channel_done_layer7_out_1) or ap_sync_reg_channel_write_layer7_out_1);
    ap_sync_channel_write_layer7_out_10 <= ((layer7_out_10_full_n and ap_channel_done_layer7_out_10) or ap_sync_reg_channel_write_layer7_out_10);
    ap_sync_channel_write_layer7_out_11 <= ((layer7_out_11_full_n and ap_channel_done_layer7_out_11) or ap_sync_reg_channel_write_layer7_out_11);
    ap_sync_channel_write_layer7_out_12 <= ((layer7_out_12_full_n and ap_channel_done_layer7_out_12) or ap_sync_reg_channel_write_layer7_out_12);
    ap_sync_channel_write_layer7_out_13 <= ((layer7_out_13_full_n and ap_channel_done_layer7_out_13) or ap_sync_reg_channel_write_layer7_out_13);
    ap_sync_channel_write_layer7_out_14 <= ((layer7_out_14_full_n and ap_channel_done_layer7_out_14) or ap_sync_reg_channel_write_layer7_out_14);
    ap_sync_channel_write_layer7_out_15 <= ((layer7_out_15_full_n and ap_channel_done_layer7_out_15) or ap_sync_reg_channel_write_layer7_out_15);
    ap_sync_channel_write_layer7_out_16 <= ((layer7_out_16_full_n and ap_channel_done_layer7_out_16) or ap_sync_reg_channel_write_layer7_out_16);
    ap_sync_channel_write_layer7_out_17 <= ((layer7_out_17_full_n and ap_channel_done_layer7_out_17) or ap_sync_reg_channel_write_layer7_out_17);
    ap_sync_channel_write_layer7_out_18 <= ((layer7_out_18_full_n and ap_channel_done_layer7_out_18) or ap_sync_reg_channel_write_layer7_out_18);
    ap_sync_channel_write_layer7_out_19 <= ((layer7_out_19_full_n and ap_channel_done_layer7_out_19) or ap_sync_reg_channel_write_layer7_out_19);
    ap_sync_channel_write_layer7_out_2 <= ((layer7_out_2_full_n and ap_channel_done_layer7_out_2) or ap_sync_reg_channel_write_layer7_out_2);
    ap_sync_channel_write_layer7_out_20 <= ((layer7_out_20_full_n and ap_channel_done_layer7_out_20) or ap_sync_reg_channel_write_layer7_out_20);
    ap_sync_channel_write_layer7_out_21 <= ((layer7_out_21_full_n and ap_channel_done_layer7_out_21) or ap_sync_reg_channel_write_layer7_out_21);
    ap_sync_channel_write_layer7_out_22 <= ((layer7_out_22_full_n and ap_channel_done_layer7_out_22) or ap_sync_reg_channel_write_layer7_out_22);
    ap_sync_channel_write_layer7_out_23 <= ((layer7_out_23_full_n and ap_channel_done_layer7_out_23) or ap_sync_reg_channel_write_layer7_out_23);
    ap_sync_channel_write_layer7_out_24 <= ((layer7_out_24_full_n and ap_channel_done_layer7_out_24) or ap_sync_reg_channel_write_layer7_out_24);
    ap_sync_channel_write_layer7_out_25 <= ((layer7_out_25_full_n and ap_channel_done_layer7_out_25) or ap_sync_reg_channel_write_layer7_out_25);
    ap_sync_channel_write_layer7_out_26 <= ((layer7_out_26_full_n and ap_channel_done_layer7_out_26) or ap_sync_reg_channel_write_layer7_out_26);
    ap_sync_channel_write_layer7_out_27 <= ((layer7_out_27_full_n and ap_channel_done_layer7_out_27) or ap_sync_reg_channel_write_layer7_out_27);
    ap_sync_channel_write_layer7_out_28 <= ((layer7_out_28_full_n and ap_channel_done_layer7_out_28) or ap_sync_reg_channel_write_layer7_out_28);
    ap_sync_channel_write_layer7_out_29 <= ((layer7_out_29_full_n and ap_channel_done_layer7_out_29) or ap_sync_reg_channel_write_layer7_out_29);
    ap_sync_channel_write_layer7_out_3 <= ((layer7_out_3_full_n and ap_channel_done_layer7_out_3) or ap_sync_reg_channel_write_layer7_out_3);
    ap_sync_channel_write_layer7_out_30 <= ((layer7_out_30_full_n and ap_channel_done_layer7_out_30) or ap_sync_reg_channel_write_layer7_out_30);
    ap_sync_channel_write_layer7_out_31 <= ((layer7_out_31_full_n and ap_channel_done_layer7_out_31) or ap_sync_reg_channel_write_layer7_out_31);
    ap_sync_channel_write_layer7_out_4 <= ((layer7_out_4_full_n and ap_channel_done_layer7_out_4) or ap_sync_reg_channel_write_layer7_out_4);
    ap_sync_channel_write_layer7_out_5 <= ((layer7_out_5_full_n and ap_channel_done_layer7_out_5) or ap_sync_reg_channel_write_layer7_out_5);
    ap_sync_channel_write_layer7_out_6 <= ((layer7_out_6_full_n and ap_channel_done_layer7_out_6) or ap_sync_reg_channel_write_layer7_out_6);
    ap_sync_channel_write_layer7_out_7 <= ((layer7_out_7_full_n and ap_channel_done_layer7_out_7) or ap_sync_reg_channel_write_layer7_out_7);
    ap_sync_channel_write_layer7_out_8 <= ((layer7_out_8_full_n and ap_channel_done_layer7_out_8) or ap_sync_reg_channel_write_layer7_out_8);
    ap_sync_channel_write_layer7_out_9 <= ((layer7_out_9_full_n and ap_channel_done_layer7_out_9) or ap_sync_reg_channel_write_layer7_out_9);
    dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_continue <= (ap_sync_channel_write_layer2_out_9 and ap_sync_channel_write_layer2_out_8 and ap_sync_channel_write_layer2_out_7 and ap_sync_channel_write_layer2_out_63 and ap_sync_channel_write_layer2_out_62 and ap_sync_channel_write_layer2_out_61 and ap_sync_channel_write_layer2_out_60 and ap_sync_channel_write_layer2_out_6 and ap_sync_channel_write_layer2_out_59 and ap_sync_channel_write_layer2_out_58 and ap_sync_channel_write_layer2_out_57 and ap_sync_channel_write_layer2_out_56 and ap_sync_channel_write_layer2_out_55 and ap_sync_channel_write_layer2_out_54 and ap_sync_channel_write_layer2_out_53 and ap_sync_channel_write_layer2_out_52 and ap_sync_channel_write_layer2_out_51 and ap_sync_channel_write_layer2_out_50 and ap_sync_channel_write_layer2_out_5 and ap_sync_channel_write_layer2_out_49 and ap_sync_channel_write_layer2_out_48 and ap_sync_channel_write_layer2_out_47 and ap_sync_channel_write_layer2_out_46 and ap_sync_channel_write_layer2_out_45 and ap_sync_channel_write_layer2_out_44 and ap_sync_channel_write_layer2_out_43 
    and ap_sync_channel_write_layer2_out_42 and ap_sync_channel_write_layer2_out_41 and ap_sync_channel_write_layer2_out_40 and ap_sync_channel_write_layer2_out_4 and ap_sync_channel_write_layer2_out_39 and ap_sync_channel_write_layer2_out_38 and ap_sync_channel_write_layer2_out_37 and ap_sync_channel_write_layer2_out_36 and ap_sync_channel_write_layer2_out_35 and ap_sync_channel_write_layer2_out_34 and ap_sync_channel_write_layer2_out_33 and ap_sync_channel_write_layer2_out_32 and ap_sync_channel_write_layer2_out_31 and ap_sync_channel_write_layer2_out_30 and ap_sync_channel_write_layer2_out_3 and ap_sync_channel_write_layer2_out_29 and ap_sync_channel_write_layer2_out_28 and ap_sync_channel_write_layer2_out_27 and ap_sync_channel_write_layer2_out_26 and ap_sync_channel_write_layer2_out_25 and ap_sync_channel_write_layer2_out_24 and ap_sync_channel_write_layer2_out_23 and ap_sync_channel_write_layer2_out_22 and ap_sync_channel_write_layer2_out_21 and ap_sync_channel_write_layer2_out_20 and ap_sync_channel_write_layer2_out_2 
    and ap_sync_channel_write_layer2_out_19 and ap_sync_channel_write_layer2_out_18 and ap_sync_channel_write_layer2_out_17 and ap_sync_channel_write_layer2_out_16 and ap_sync_channel_write_layer2_out_15 and ap_sync_channel_write_layer2_out_14 and ap_sync_channel_write_layer2_out_13 and ap_sync_channel_write_layer2_out_12 and ap_sync_channel_write_layer2_out_11 and ap_sync_channel_write_layer2_out_10 and ap_sync_channel_write_layer2_out_1 and ap_sync_channel_write_layer2_out);
    dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_U0_ap_start <= ap_start;
    dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_continue <= (ap_sync_channel_write_layer5_out_9 and ap_sync_channel_write_layer5_out_8 and ap_sync_channel_write_layer5_out_7 and ap_sync_channel_write_layer5_out_6 and ap_sync_channel_write_layer5_out_5 and ap_sync_channel_write_layer5_out_4 and ap_sync_channel_write_layer5_out_31 and ap_sync_channel_write_layer5_out_30 and ap_sync_channel_write_layer5_out_3 and ap_sync_channel_write_layer5_out_29 and ap_sync_channel_write_layer5_out_28 and ap_sync_channel_write_layer5_out_27 and ap_sync_channel_write_layer5_out_26 and ap_sync_channel_write_layer5_out_25 and ap_sync_channel_write_layer5_out_24 and ap_sync_channel_write_layer5_out_23 and ap_sync_channel_write_layer5_out_22 and ap_sync_channel_write_layer5_out_21 and ap_sync_channel_write_layer5_out_20 and ap_sync_channel_write_layer5_out_2 and ap_sync_channel_write_layer5_out_19 and ap_sync_channel_write_layer5_out_18 and ap_sync_channel_write_layer5_out_17 and ap_sync_channel_write_layer5_out_16 and ap_sync_channel_write_layer5_out_15 and ap_sync_channel_write_layer5_out_14 
    and ap_sync_channel_write_layer5_out_13 and ap_sync_channel_write_layer5_out_12 and ap_sync_channel_write_layer5_out_11 and ap_sync_channel_write_layer5_out_10 and ap_sync_channel_write_layer5_out_1 and ap_sync_channel_write_layer5_out);
    dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config5_U0_ap_start <= (layer4_out_empty_n and layer4_out_9_empty_n and layer4_out_8_empty_n and layer4_out_7_empty_n and layer4_out_6_empty_n and layer4_out_63_empty_n and layer4_out_62_empty_n and layer4_out_61_empty_n and layer4_out_60_empty_n and layer4_out_5_empty_n and layer4_out_59_empty_n and layer4_out_58_empty_n and layer4_out_57_empty_n and layer4_out_56_empty_n and layer4_out_55_empty_n and layer4_out_54_empty_n and layer4_out_53_empty_n and layer4_out_52_empty_n and layer4_out_51_empty_n and layer4_out_50_empty_n and layer4_out_4_empty_n and layer4_out_49_empty_n and layer4_out_48_empty_n and layer4_out_47_empty_n and layer4_out_46_empty_n and layer4_out_45_empty_n and layer4_out_44_empty_n and layer4_out_43_empty_n and layer4_out_42_empty_n and layer4_out_41_empty_n and layer4_out_40_empty_n and layer4_out_3_empty_n and layer4_out_39_empty_n and layer4_out_38_empty_n and layer4_out_37_empty_n and layer4_out_36_empty_n and layer4_out_35_empty_n and layer4_out_34_empty_n and layer4_out_33_empty_n and layer4_out_32_empty_n 
    and layer4_out_31_empty_n and layer4_out_30_empty_n and layer4_out_2_empty_n and layer4_out_29_empty_n and layer4_out_28_empty_n and layer4_out_27_empty_n and layer4_out_26_empty_n and layer4_out_25_empty_n and layer4_out_24_empty_n and layer4_out_23_empty_n and layer4_out_22_empty_n and layer4_out_21_empty_n and layer4_out_20_empty_n and layer4_out_1_empty_n and layer4_out_19_empty_n and layer4_out_18_empty_n and layer4_out_17_empty_n and layer4_out_16_empty_n and layer4_out_15_empty_n and layer4_out_14_empty_n and layer4_out_13_empty_n and layer4_out_12_empty_n and layer4_out_11_empty_n and layer4_out_10_empty_n);
    dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config8_U0_ap_continue <= layer8_out_full_n;
    dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_10_5_3_0_config8_U0_ap_start <= (layer7_out_empty_n and layer7_out_9_empty_n and layer7_out_8_empty_n and layer7_out_7_empty_n and layer7_out_6_empty_n and layer7_out_5_empty_n and layer7_out_4_empty_n and layer7_out_3_empty_n and layer7_out_31_empty_n and layer7_out_30_empty_n and layer7_out_2_empty_n and layer7_out_29_empty_n and layer7_out_28_empty_n and layer7_out_27_empty_n and layer7_out_26_empty_n and layer7_out_25_empty_n and layer7_out_24_empty_n and layer7_out_23_empty_n and layer7_out_22_empty_n and layer7_out_21_empty_n and layer7_out_20_empty_n and layer7_out_1_empty_n and layer7_out_19_empty_n and layer7_out_18_empty_n and layer7_out_17_empty_n and layer7_out_16_empty_n and layer7_out_15_empty_n and layer7_out_14_empty_n and layer7_out_13_empty_n and layer7_out_12_empty_n and layer7_out_11_empty_n and layer7_out_10_empty_n);
    layer9_out <= linear_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_linear_config9_U0_layer9_out;
    layer9_out_ap_vld <= linear_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_linear_config9_U0_layer9_out_ap_vld;
    linear_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_linear_config9_U0_ap_continue <= ap_const_logic_1;
    linear_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_linear_config9_U0_ap_start <= layer8_out_empty_n;
    normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_continue <= (ap_sync_channel_write_layer10_out_9 and ap_sync_channel_write_layer10_out_8 and ap_sync_channel_write_layer10_out_7 and ap_sync_channel_write_layer10_out_63 and ap_sync_channel_write_layer10_out_62 and ap_sync_channel_write_layer10_out_61 and ap_sync_channel_write_layer10_out_60 and ap_sync_channel_write_layer10_out_6 and ap_sync_channel_write_layer10_out_59 and ap_sync_channel_write_layer10_out_58 and ap_sync_channel_write_layer10_out_57 and ap_sync_channel_write_layer10_out_56 and ap_sync_channel_write_layer10_out_55 and ap_sync_channel_write_layer10_out_54 and ap_sync_channel_write_layer10_out_53 and ap_sync_channel_write_layer10_out_52 and ap_sync_channel_write_layer10_out_51 and ap_sync_channel_write_layer10_out_50 and ap_sync_channel_write_layer10_out_5 and ap_sync_channel_write_layer10_out_49 and ap_sync_channel_write_layer10_out_48 and ap_sync_channel_write_layer10_out_47 and ap_sync_channel_write_layer10_out_46 and ap_sync_channel_write_layer10_out_45 and ap_sync_channel_write_layer10_out_44 and ap_sync_channel_write_layer10_out_43 
    and ap_sync_channel_write_layer10_out_42 and ap_sync_channel_write_layer10_out_41 and ap_sync_channel_write_layer10_out_40 and ap_sync_channel_write_layer10_out_4 and ap_sync_channel_write_layer10_out_39 and ap_sync_channel_write_layer10_out_38 and ap_sync_channel_write_layer10_out_37 and ap_sync_channel_write_layer10_out_36 and ap_sync_channel_write_layer10_out_35 and ap_sync_channel_write_layer10_out_34 and ap_sync_channel_write_layer10_out_33 and ap_sync_channel_write_layer10_out_32 and ap_sync_channel_write_layer10_out_31 and ap_sync_channel_write_layer10_out_30 and ap_sync_channel_write_layer10_out_3 and ap_sync_channel_write_layer10_out_29 and ap_sync_channel_write_layer10_out_28 and ap_sync_channel_write_layer10_out_27 and ap_sync_channel_write_layer10_out_26 and ap_sync_channel_write_layer10_out_25 and ap_sync_channel_write_layer10_out_24 and ap_sync_channel_write_layer10_out_23 and ap_sync_channel_write_layer10_out_22 and ap_sync_channel_write_layer10_out_21 and ap_sync_channel_write_layer10_out_20 and 
    ap_sync_channel_write_layer10_out_2 and ap_sync_channel_write_layer10_out_19 and ap_sync_channel_write_layer10_out_18 and ap_sync_channel_write_layer10_out_17 and ap_sync_channel_write_layer10_out_16 and ap_sync_channel_write_layer10_out_15 and ap_sync_channel_write_layer10_out_14 and ap_sync_channel_write_layer10_out_13 and ap_sync_channel_write_layer10_out_12 and ap_sync_channel_write_layer10_out_11 and ap_sync_channel_write_layer10_out_10 and ap_sync_channel_write_layer10_out_1 and ap_sync_channel_write_layer10_out);
    normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_start <= (layer2_out_empty_n and layer2_out_9_empty_n and layer2_out_8_empty_n and layer2_out_7_empty_n and layer2_out_6_empty_n and layer2_out_63_empty_n and layer2_out_62_empty_n and layer2_out_61_empty_n and layer2_out_60_empty_n and layer2_out_5_empty_n and layer2_out_59_empty_n and layer2_out_58_empty_n and layer2_out_57_empty_n and layer2_out_56_empty_n and layer2_out_55_empty_n and layer2_out_54_empty_n and layer2_out_53_empty_n and layer2_out_52_empty_n and layer2_out_51_empty_n and layer2_out_50_empty_n and layer2_out_4_empty_n and layer2_out_49_empty_n and layer2_out_48_empty_n and layer2_out_47_empty_n and layer2_out_46_empty_n and layer2_out_45_empty_n and layer2_out_44_empty_n and layer2_out_43_empty_n and layer2_out_42_empty_n and layer2_out_41_empty_n and layer2_out_40_empty_n and layer2_out_3_empty_n and layer2_out_39_empty_n and layer2_out_38_empty_n and layer2_out_37_empty_n and layer2_out_36_empty_n and layer2_out_35_empty_n and layer2_out_34_empty_n and layer2_out_33_empty_n and layer2_out_32_empty_n 
    and layer2_out_31_empty_n and layer2_out_30_empty_n and layer2_out_2_empty_n and layer2_out_29_empty_n and layer2_out_28_empty_n and layer2_out_27_empty_n and layer2_out_26_empty_n and layer2_out_25_empty_n and layer2_out_24_empty_n and layer2_out_23_empty_n and layer2_out_22_empty_n and layer2_out_21_empty_n and layer2_out_20_empty_n and layer2_out_1_empty_n and layer2_out_19_empty_n and layer2_out_18_empty_n and layer2_out_17_empty_n and layer2_out_16_empty_n and layer2_out_15_empty_n and layer2_out_14_empty_n and layer2_out_13_empty_n and layer2_out_12_empty_n and layer2_out_11_empty_n and layer2_out_10_empty_n);
    normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_continue <= (ap_sync_channel_write_layer11_out_9 and ap_sync_channel_write_layer11_out_8 and ap_sync_channel_write_layer11_out_7 and ap_sync_channel_write_layer11_out_6 and ap_sync_channel_write_layer11_out_5 and ap_sync_channel_write_layer11_out_4 and ap_sync_channel_write_layer11_out_31 and ap_sync_channel_write_layer11_out_30 and ap_sync_channel_write_layer11_out_3 and ap_sync_channel_write_layer11_out_29 and ap_sync_channel_write_layer11_out_28 and ap_sync_channel_write_layer11_out_27 and ap_sync_channel_write_layer11_out_26 and ap_sync_channel_write_layer11_out_25 and ap_sync_channel_write_layer11_out_24 and ap_sync_channel_write_layer11_out_23 and ap_sync_channel_write_layer11_out_22 and ap_sync_channel_write_layer11_out_21 and ap_sync_channel_write_layer11_out_20 and ap_sync_channel_write_layer11_out_2 and ap_sync_channel_write_layer11_out_19 and ap_sync_channel_write_layer11_out_18 and ap_sync_channel_write_layer11_out_17 and ap_sync_channel_write_layer11_out_16 and ap_sync_channel_write_layer11_out_15 and ap_sync_channel_write_layer11_out_14 
    and ap_sync_channel_write_layer11_out_13 and ap_sync_channel_write_layer11_out_12 and ap_sync_channel_write_layer11_out_11 and ap_sync_channel_write_layer11_out_10 and ap_sync_channel_write_layer11_out_1 and ap_sync_channel_write_layer11_out);
    normalize_ap_fixed_16_10_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_ap_start <= (layer5_out_empty_n and layer5_out_9_empty_n and layer5_out_8_empty_n and layer5_out_7_empty_n and layer5_out_6_empty_n and layer5_out_5_empty_n and layer5_out_4_empty_n and layer5_out_3_empty_n and layer5_out_31_empty_n and layer5_out_30_empty_n and layer5_out_2_empty_n and layer5_out_29_empty_n and layer5_out_28_empty_n and layer5_out_27_empty_n and layer5_out_26_empty_n and layer5_out_25_empty_n and layer5_out_24_empty_n and layer5_out_23_empty_n and layer5_out_22_empty_n and layer5_out_21_empty_n and layer5_out_20_empty_n and layer5_out_1_empty_n and layer5_out_19_empty_n and layer5_out_18_empty_n and layer5_out_17_empty_n and layer5_out_16_empty_n and layer5_out_15_empty_n and layer5_out_14_empty_n and layer5_out_13_empty_n and layer5_out_12_empty_n and layer5_out_11_empty_n and layer5_out_10_empty_n);
    relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_continue <= (ap_sync_channel_write_layer4_out_9 and ap_sync_channel_write_layer4_out_8 and ap_sync_channel_write_layer4_out_7 and ap_sync_channel_write_layer4_out_63 and ap_sync_channel_write_layer4_out_62 and ap_sync_channel_write_layer4_out_61 and ap_sync_channel_write_layer4_out_60 and ap_sync_channel_write_layer4_out_6 and ap_sync_channel_write_layer4_out_59 and ap_sync_channel_write_layer4_out_58 and ap_sync_channel_write_layer4_out_57 and ap_sync_channel_write_layer4_out_56 and ap_sync_channel_write_layer4_out_55 and ap_sync_channel_write_layer4_out_54 and ap_sync_channel_write_layer4_out_53 and ap_sync_channel_write_layer4_out_52 and ap_sync_channel_write_layer4_out_51 and ap_sync_channel_write_layer4_out_50 and ap_sync_channel_write_layer4_out_5 and ap_sync_channel_write_layer4_out_49 and ap_sync_channel_write_layer4_out_48 and ap_sync_channel_write_layer4_out_47 and ap_sync_channel_write_layer4_out_46 and ap_sync_channel_write_layer4_out_45 and ap_sync_channel_write_layer4_out_44 and ap_sync_channel_write_layer4_out_43 
    and ap_sync_channel_write_layer4_out_42 and ap_sync_channel_write_layer4_out_41 and ap_sync_channel_write_layer4_out_40 and ap_sync_channel_write_layer4_out_4 and ap_sync_channel_write_layer4_out_39 and ap_sync_channel_write_layer4_out_38 and ap_sync_channel_write_layer4_out_37 and ap_sync_channel_write_layer4_out_36 and ap_sync_channel_write_layer4_out_35 and ap_sync_channel_write_layer4_out_34 and ap_sync_channel_write_layer4_out_33 and ap_sync_channel_write_layer4_out_32 and ap_sync_channel_write_layer4_out_31 and ap_sync_channel_write_layer4_out_30 and ap_sync_channel_write_layer4_out_3 and ap_sync_channel_write_layer4_out_29 and ap_sync_channel_write_layer4_out_28 and ap_sync_channel_write_layer4_out_27 and ap_sync_channel_write_layer4_out_26 and ap_sync_channel_write_layer4_out_25 and ap_sync_channel_write_layer4_out_24 and ap_sync_channel_write_layer4_out_23 and ap_sync_channel_write_layer4_out_22 and ap_sync_channel_write_layer4_out_21 and ap_sync_channel_write_layer4_out_20 and ap_sync_channel_write_layer4_out_2 
    and ap_sync_channel_write_layer4_out_19 and ap_sync_channel_write_layer4_out_18 and ap_sync_channel_write_layer4_out_17 and ap_sync_channel_write_layer4_out_16 and ap_sync_channel_write_layer4_out_15 and ap_sync_channel_write_layer4_out_14 and ap_sync_channel_write_layer4_out_13 and ap_sync_channel_write_layer4_out_12 and ap_sync_channel_write_layer4_out_11 and ap_sync_channel_write_layer4_out_10 and ap_sync_channel_write_layer4_out_1 and ap_sync_channel_write_layer4_out);
    relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config4_U0_ap_start <= (layer10_out_empty_n and layer10_out_9_empty_n and layer10_out_8_empty_n and layer10_out_7_empty_n and layer10_out_6_empty_n and layer10_out_63_empty_n and layer10_out_62_empty_n and layer10_out_61_empty_n and layer10_out_60_empty_n and layer10_out_5_empty_n and layer10_out_59_empty_n and layer10_out_58_empty_n and layer10_out_57_empty_n and layer10_out_56_empty_n and layer10_out_55_empty_n and layer10_out_54_empty_n and layer10_out_53_empty_n and layer10_out_52_empty_n and layer10_out_51_empty_n and layer10_out_50_empty_n and layer10_out_4_empty_n and layer10_out_49_empty_n and layer10_out_48_empty_n and layer10_out_47_empty_n and layer10_out_46_empty_n and layer10_out_45_empty_n and layer10_out_44_empty_n and layer10_out_43_empty_n and layer10_out_42_empty_n and layer10_out_41_empty_n and layer10_out_40_empty_n and layer10_out_3_empty_n and layer10_out_39_empty_n and layer10_out_38_empty_n and layer10_out_37_empty_n and layer10_out_36_empty_n and layer10_out_35_empty_n and layer10_out_34_empty_n and layer10_out_33_empty_n 
    and layer10_out_32_empty_n and layer10_out_31_empty_n and layer10_out_30_empty_n and layer10_out_2_empty_n and layer10_out_29_empty_n and layer10_out_28_empty_n and layer10_out_27_empty_n and layer10_out_26_empty_n and layer10_out_25_empty_n and layer10_out_24_empty_n and layer10_out_23_empty_n and layer10_out_22_empty_n and layer10_out_21_empty_n and layer10_out_20_empty_n and layer10_out_1_empty_n and layer10_out_19_empty_n and layer10_out_18_empty_n and layer10_out_17_empty_n and layer10_out_16_empty_n and layer10_out_15_empty_n and layer10_out_14_empty_n and layer10_out_13_empty_n and layer10_out_12_empty_n and layer10_out_11_empty_n and layer10_out_10_empty_n);
    relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_continue <= (ap_sync_channel_write_layer7_out_9 and ap_sync_channel_write_layer7_out_8 and ap_sync_channel_write_layer7_out_7 and ap_sync_channel_write_layer7_out_6 and ap_sync_channel_write_layer7_out_5 and ap_sync_channel_write_layer7_out_4 and ap_sync_channel_write_layer7_out_31 and ap_sync_channel_write_layer7_out_30 and ap_sync_channel_write_layer7_out_3 and ap_sync_channel_write_layer7_out_29 and ap_sync_channel_write_layer7_out_28 and ap_sync_channel_write_layer7_out_27 and ap_sync_channel_write_layer7_out_26 and ap_sync_channel_write_layer7_out_25 and ap_sync_channel_write_layer7_out_24 and ap_sync_channel_write_layer7_out_23 and ap_sync_channel_write_layer7_out_22 and ap_sync_channel_write_layer7_out_21 and ap_sync_channel_write_layer7_out_20 and ap_sync_channel_write_layer7_out_2 and ap_sync_channel_write_layer7_out_19 and ap_sync_channel_write_layer7_out_18 and ap_sync_channel_write_layer7_out_17 and ap_sync_channel_write_layer7_out_16 and ap_sync_channel_write_layer7_out_15 and ap_sync_channel_write_layer7_out_14 
    and ap_sync_channel_write_layer7_out_13 and ap_sync_channel_write_layer7_out_12 and ap_sync_channel_write_layer7_out_11 and ap_sync_channel_write_layer7_out_10 and ap_sync_channel_write_layer7_out_1 and ap_sync_channel_write_layer7_out);
    relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_4_4_0_0_relu_config7_U0_ap_start <= (layer11_out_empty_n and layer11_out_9_empty_n and layer11_out_8_empty_n and layer11_out_7_empty_n and layer11_out_6_empty_n and layer11_out_5_empty_n and layer11_out_4_empty_n and layer11_out_3_empty_n and layer11_out_31_empty_n and layer11_out_30_empty_n and layer11_out_2_empty_n and layer11_out_29_empty_n and layer11_out_28_empty_n and layer11_out_27_empty_n and layer11_out_26_empty_n and layer11_out_25_empty_n and layer11_out_24_empty_n and layer11_out_23_empty_n and layer11_out_22_empty_n and layer11_out_21_empty_n and layer11_out_20_empty_n and layer11_out_1_empty_n and layer11_out_19_empty_n and layer11_out_18_empty_n and layer11_out_17_empty_n and layer11_out_16_empty_n and layer11_out_15_empty_n and layer11_out_14_empty_n and layer11_out_13_empty_n and layer11_out_12_empty_n and layer11_out_11_empty_n and layer11_out_10_empty_n);
end behav;
