/*
 * Copyright (c) 2020-2023, TaoTe Development Team
 *
 * SPDX-License-Identifier: Apache-2.0
 *
 * Change Logs:
 * Date         Author          Notes
 * 2022-03-17   wujing          first version
 */

#include "XYR3201.h"
#include "sysclock.h"
#include "drv_common.h"
#include "xprintf.h"

#ifdef USE_OS_FREERTOS
#include "FreeRTOS.h"
#include "task.h"
#endif

#include "lwipopts.h"

#ifdef LWIP_FREERTOS_WITH_INTERRUPT
extern SemaphoreHandle_t g_eth_semaphore_tx;
extern SemaphoreHandle_t g_eth_semaphore_rx;
#endif

typedef struct
{
    char *name;
    uint32_t addr;
} IrqInfo_t;

// only record information for external interrupts
// we assert that the irqn read from 'mcause' is legal

const IrqInfo_t g_irqinfo[IRQn_Max - 16] =
    {
        {
         .name = "AHB_1e",
         .addr = (uint32_t)0,
         }, // irqn: 16
        {
         .name = "SRIO0_1e",
         .addr = (uint32_t)0,
         }, // irqn: 17
        {
         .name = "AXI_1e",
         .addr = (uint32_t)0,
         }, // irqn: 18
        {
         .name = "CPU_1e",
         .addr = (uint32_t)0,
         }, // irqn: 19
        {
         .name = "AMC_1e",
         .addr = (uint32_t)0,
         }, // irqn: 20
        {
         .name = "SRIO0",
         .addr = (uint32_t)0,
         }, // irqn: 21
        {
         .name = "DMAC",
         .addr = (uint32_t)0,
         }, // irqn: 22
        {
         .name = "GMAC1",
         .addr = (uint32_t)GMAC1,
         }, // irqn: 23
        {
         .name = "GMAC0",
         .addr = (uint32_t)GMAC0,
         }, // irqn: 24
        {
         .name = "PWM5",
         .addr = (uint32_t)PWM5,
         }, // irqn: 25
        {
         .name = "PWM4",
         .addr = (uint32_t)PWM4,
         }, // irqn: 26
        {
         .name = "PWM3",
         .addr = (uint32_t)PWM3,
         }, // irqn: 27
        {
         .name = "PWM2",
         .addr = (uint32_t)PWM2,
         }, // irqn: 28
        {
         .name = "PWM1",
         .addr = (uint32_t)PWM1,
         }, // irqn: 29
        {
         .name = "PWM0",
         .addr = (uint32_t)PWM0,
         }, // irqn: 30
        {
         .name = "EPWM7",
         .addr = (uint32_t)EPWM7,
         }, // irqn: 31
        {
         .name = "EPWM6",
         .addr = (uint32_t)EPWM6,
         }, // irqn: 32
        {
         .name = "EPWM5",
         .addr = (uint32_t)EPWM5,
         }, // irqn: 33
        {
         .name = "EPWM4",
         .addr = (uint32_t)EPWM4,
         }, // irqn: 34
        {
         .name = "EPWM3",
         .addr = (uint32_t)EPWM3,
         }, // irqn: 35
        {
         .name = "EPWM2",
         .addr = (uint32_t)EPWM2,
         }, // irqn: 36
        {
         .name = "EPWM1",
         .addr = (uint32_t)EPWM1,
         }, // irqn: 37
        {
         .name = "EPWM0",
         .addr = (uint32_t)EPWM0,
         }, // irqn: 38
        {
         .name = "RTC",
         .addr = (uint32_t)0,
         }, // irqn: 39
        {
         .name = "SMC",
         .addr = (uint32_t)0,
         }, // irqn: 40
        {
         .name = "I2C1",
         .addr = (uint32_t)I2C1,
         }, // irqn: 41
        {
         .name = "I2C0",
         .addr = (uint32_t)I2C0,
         }, // irqn: 42
        {
         .name = "SPI7",
         .addr = (uint32_t)0,
         }, // irqn: 43
        {
         .name = "SPI6",
         .addr = (uint32_t)0,
         }, // irqn: 44
        {
         .name = "SPI5",
         .addr = (uint32_t)0,
         }, // irqn: 45
        {
         .name = "SPI4",
         .addr = (uint32_t)0,
         }, // irqn: 46
        {
         .name = "SPI3",
         .addr = (uint32_t)0,
         }, // irqn: 47
        {
         .name = "SPI2",
         .addr = (uint32_t)0,
         }, // irqn: 48
        {
         .name = "SPI1",
         .addr = (uint32_t)0,
         }, // irqn: 49
        {
         .name = "SPI0",
         .addr = (uint32_t)0,
         }, // irqn: 50
        {.name = "UART21", .addr = (uint32_t)UART21}, // irqn: 51
        {.name = "UART20", .addr = (uint32_t)UART20}, // irqn: 52
        {.name = "UART19", .addr = (uint32_t)UART19}, // irqn: 53
        {.name = "UART18", .addr = (uint32_t)UART18}, // irqn: 54
        {.name = "UART17", .addr = (uint32_t)UART17}, // irqn: 55
        {.name = "UART16", .addr = (uint32_t)UART16}, // irqn: 56
        {.name = "UART15", .addr = (uint32_t)UART15}, // irqn: 57
        {.name = "UART14", .addr = (uint32_t)UART14}, // irqn: 58
        {.name = "UART13", .addr = (uint32_t)UART13}, // irqn: 59
        {.name = "UART12", .addr = (uint32_t)UART12}, // irqn: 60
        {.name = "UART11", .addr = (uint32_t)UART11}, // irqn: 61
        {.name = "UART10", .addr = (uint32_t)UART10}, // irqn: 62
        {
         .name = "UART9",
         .addr = (uint32_t)UART9,
         }, // irqn: 63
        {
         .name = "UART8",
         .addr = (uint32_t)UART8,
         }, // irqn: 64
        {
         .name = "UART7",
         .addr = (uint32_t)UART7,
         }, // irqn: 65
        {
         .name = "UART6",
         .addr = (uint32_t)UART6,
         }, // irqn: 66
        {
         .name = "UART5",
         .addr = (uint32_t)UART5,
         }, // irqn: 67
        {
         .name = "UART4",
         .addr = (uint32_t)UART4,
         }, // irqn: 68
        {
         .name = "UART3",
         .addr = (uint32_t)UART3,
         }, // irqn: 69
        {
         .name = "UART2",
         .addr = (uint32_t)UART2,
         }, // irqn: 70
        {
         .name = "UART1",
         .addr = (uint32_t)UART1,
         }, // irqn: 71
        {
         .name = "UART0",
         .addr = (uint32_t)UART0,
         }, // irqn: 72
        {
         .name = "QSPI",
         .addr = (uint32_t)0,
         }, // irqn: 73
        {
         .name = "AMC",
         .addr = (uint32_t)0,
         }, // irqn: 74
        {.name = "TIMER1", .addr = (uint32_t)TIMER1}, // irqn: 75
        {.name = "TIMER0", .addr = (uint32_t)TIMER0}, // irqn: 76
        {
         .name = "SPW3",
         .addr = (uint32_t)0,
         }, // irqn: 77
        {
         .name = "SPW2",
         .addr = (uint32_t)0,
         }, // irqn: 78
        {
         .name = "SPW1",
         .addr = (uint32_t)0,
         }, // irqn: 79
        {
         .name = "SPW0",
         .addr = (uint32_t)0,
         }, // irqn: 80
        {
         .name = "CAN1",
         .addr = (uint32_t)0,
         }, // irqn: 81
        {
         .name = "CAN0",
         .addr = (uint32_t)0,
         }, // irqn: 82
        {
         .name = "BRM1553B1",
         .addr = (uint32_t)0,
         }, // irqn: 83
        {
         .name = "BRM1553B0",
         .addr = (uint32_t)0,
         }, // irqn: 84
        {
         .name = "GPIO15",
         .addr = (uint32_t)GPIOA,
         }, // irqn: 85
        {
         .name = "GPIO14",
         .addr = (uint32_t)GPIOA,
         }, // irqn: 86
        {
         .name = "GPIO13",
         .addr = (uint32_t)GPIOA,
         }, // irqn: 87
        {
         .name = "GPIO12",
         .addr = (uint32_t)GPIOA,
         }, // irqn: 88
        {
         .name = "GPIO11",
         .addr = (uint32_t)GPIOA,
         }, // irqn: 89
        {
         .name = "GPIO10",
         .addr = (uint32_t)GPIOA,
         }, // irqn: 90
        {
         .name = "GPIO9",
         .addr = (uint32_t)GPIOA,
         }, // irqn: 91
        {
         .name = "GPIO8",
         .addr = (uint32_t)GPIOA,
         }, // irqn: 92
        {
         .name = "GPIO7",
         .addr = (uint32_t)GPIOA,
         }, // irqn: 93
        {
         .name = "GPIO6",
         .addr = (uint32_t)GPIOA,
         }, // irqn: 94
        {
         .name = "GPIO5",
         .addr = (uint32_t)GPIOA,
         }, // irqn: 95
        {
         .name = "GPIO4",
         .addr = (uint32_t)GPIOA,
         }, // irqn: 96
        {
         .name = "GPIO3",
         .addr = (uint32_t)GPIOA,
         }, // irqn: 97
        {
         .name = "GPIO2",
         .addr = (uint32_t)GPIOA,
         }, // irqn: 98
        {
         .name = "GPIO1",
         .addr = (uint32_t)GPIOA,
         }, // irqn: 99
        {
         .name = "GPIO0",
         .addr = (uint32_t)GPIOA,
         }, // irqn: 100
        {
         .name = "APBG_BUS_2e",
         .addr = (uint32_t)0,
         }, // irqn: 101
        {
         .name = "AHB_2e",
         .addr = (uint32_t)0,
         }, // irqn: 102
        {
         .name = "AXI_SRIO_2e",
         .addr = (uint32_t)0,
         }, // irqn: 103
        {
         .name = "AXI_BUS_2e",
         .addr = (uint32_t)0,
         }, // irqn: 104
        {
         .name = "DCACHE_2e",
         .addr = (uint32_t)0,
         }, // irqn: 105
        {
         .name = "SMC_2e",
         .addr = (uint32_t)0,
         }, // irqn: 106
        {
         .name = "AMC_2e",
         .addr = (uint32_t)0,
         }, // irqn: 107
        {
         .name = "SRAM_2e",
         .addr = (uint32_t)0,
         }, // irqn: 108
        {
         .name = "IRAM_2e",
         .addr = (uint32_t)0,
         }, // irqn: 109
};

static uint32_t GetIrqDeviceFromIrqn(IRQn_Type irqn)
{
    if (irqn < __IRQn_Ext_Start) {
        return 0;
    } else if (irqn > __IRQn_Ext_End) {
        return 0;
    } else {
        return g_irqinfo[irqn - __IRQn_Ext_Start].addr;
    }
}

static char *GetIrqNameFromIrqn(IRQn_Type irqn)
{
    if (irqn < __IRQn_Ext_Start) {
        return "Core";
    } else if (irqn > __IRQn_Ext_End) {
        return "Unknown";
    } else {
        return g_irqinfo[irqn - __IRQn_Ext_Start].name;
    }
}

// these functions are the handler of vetor interrtupts
// you should add in the corresponding handler

#define ATTRIBUTE_ISR

/* SYSTICK */
ATTRIBUTE_ISR void CORET_IRQHandler(void)
{
#ifdef USE_OS_FREERTOS
#if (INCLUDE_xTaskGetSchedulerState == 1)
    if (taskSCHEDULER_NOT_STARTED != xTaskGetSchedulerState()) {
#endif /* INCLUDE_xTaskGetSchedulerState */
        extern void xPortSysTickHandler(void);
        xPortSysTickHandler();
#if (INCLUDE_xTaskGetSchedulerState == 1)
    }
#endif /* INCLUDE_xTaskGetSchedulerState */
#endif // #ifdef USE_OS_FREERTOS

    uint32_t freq = 1000 / CONFIG_SYSTICK_MS;
    CORET->MTIMECMP = CORET->MTIME + (drv_get_sys_freq() / freq);
}

/* NMI */
ATTRIBUTE_ISR void NMI_IRQHandler(void)
{
    char *name = "NMI";
    WDT_TypeDef *device = WDT0;

    DEBUG_ASSERT(0 != device);

#ifdef DEBUG_PRINT_IN_INTERRUPT
    xprintf("%s trig interrupt.\n", name);
#endif

    HW_WDT_Feed(device);
}

/* UART */
ATTRIBUTE_ISR void UART_IRQHandler(void)
{
    char *name = GetIrqNameFromIrqn(MCAUSE_IRQN);
    UART_TypeDef *device = (UART_TypeDef *)GetIrqDeviceFromIrqn(MCAUSE_IRQN);

    DEBUG_ASSERT(0 != device);

    uint32_t status = HW_UART_GetStatus(device);
    UNUSED(status);

    HW_UART_DisableSendInterrupt(device);
    HW_UART_EnableTHRE(device);

#ifdef DEBUG_PRINT_IN_INTERRUPT
    xprintf("%s interrupt [0x%x].\n", name, status & 0xf);
    xprintf("\tcurrent tx fifo [%d].\n", HW_UART_GetCurrentSendFIFOLength(device));
    xprintf("\tcurrent rx fifo [%d].\n", HW_UART_GetCurrentRecvFIFOLength(device));
#endif
}

/* TIMER */
ATTRIBUTE_ISR void TIMER_IRQHandler(void)
{
    char *name = GetIrqNameFromIrqn(MCAUSE_IRQN);
    TIM_TypeDef *device = (TIM_TypeDef *)GetIrqDeviceFromIrqn(MCAUSE_IRQN);

    DEBUG_ASSERT(0 != device);

    uint32_t status = HW_TIMER_GetStatus(device);
    UNUSED(status);

    for (uint32_t chn = 0; chn < eTimerChannel_Max; chn++) {
        if (GET_BIT(status, chn)) {
#ifdef DEBUG_PRINT_IN_INTERRUPT
            xprintf("%s chn [%d] trig interrupt.\n", name, chn);
#endif
            HW_TIMER_ClearInterrupt(device, chn);
        }
    }
}

/* GPIO */
ATTRIBUTE_ISR void GPIO_IRQHandler(void)
{
    char *name = GetIrqNameFromIrqn(MCAUSE_IRQN);
    GPIO_TypeDef *device = (GPIO_TypeDef *)GetIrqDeviceFromIrqn(MCAUSE_IRQN);

    DEBUG_ASSERT(0 != device);

    uint32_t pin = (GPIO0_IRQn - MCAUSE_IRQN);

    DEBUG_ASSERT(pin >= 0);

#ifdef DEBUG_PRINT_IN_INTERRUPT
    xprintf("%s interrupt, pin %d.\n", name, pin);
    xprintf("\tcurrent pin level %d, target pin level %d.\n", PAin(pin), PAstate(1)); // NOTE: GPIOA[1] out to GPIOA[2]
#endif

    HW_GPIO_ClearInterrupt(device, pin);
}

/* PWM */
ATTRIBUTE_ISR void PWM_IRQHandler(void)
{
    char *name = GetIrqNameFromIrqn(MCAUSE_IRQN);
    PWM_TypeDef *device = (PWM_TypeDef *)GetIrqDeviceFromIrqn(MCAUSE_IRQN);

    DEBUG_ASSERT(0 != device);

#ifdef DEBUG_PRINT_IN_INTERRUPT
    uint32_t fval, rval;
    HW_PWM_GetCaptureValue(device, ePwmChannel_1, &fval, &rval);
    xprintf("%s interrupt. fval: %d, rval: %d.\n", name, fval, rval);
#endif

    HW_PWM_ClearInterrupt(device, ePwmChannel_1);
}

/* EPWM */
ATTRIBUTE_ISR void EPWM_IRQHandler(void)
{
    char *name = GetIrqNameFromIrqn(MCAUSE_IRQN);
    EPWM_TypeDef *device = (EPWM_TypeDef *)GetIrqDeviceFromIrqn(MCAUSE_IRQN);

    DEBUG_ASSERT(0 != device);

    HW_EPWM_CaptureStop(device, eEPwmChannel_1);

#ifdef DEBUG_PRINT_IN_INTERRUPT
    uint32_t val;
    val = HW_EPWM_GetCaptureValue(device, eEPwmChannel_1);
    xprintf("%s interrupt. val: %d.\n", name, val);
#endif

#if defined(DEBUG) && defined(DEBUG_PRINT_IN_INTERRUPT)
    // xprintf("EPWMx: Old SR Register = %08x\n", device->SR);
#endif

    HW_EPWM_ClearInterrupt(device, eEPwmChannel_1);

#if defined(DEBUG) && defined(DEBUG_PRINT_IN_INTERRUPT)
    // xprintf("EPWMx: New SR Register = %08x\n", device->SR);
    HW_EPWM_ClearInterrupt(device, eEPwmChannel_1);
#endif

    HW_EPWM_CaptureStart(device, eEPwmChannel_1);
}

/* I2C */
ATTRIBUTE_ISR void I2C_IRQHandler(void)
{
    char *name = GetIrqNameFromIrqn(MCAUSE_IRQN);
    I2C_TypeDef *device = (I2C_TypeDef *)GetIrqDeviceFromIrqn(MCAUSE_IRQN);

    DEBUG_ASSERT(0 != device);

#ifdef DEBUG
    static uint8_t _tx_buffer[8] = {0x01, 0x02, 0x03, 0x04, 0x05, 0x06, 0x07, 0x08};
    static uint8_t _tx_index = 0;
#endif

    uint32_t status = HW_I2C_GetInterruptStatus(device);
    UNUSED(status);

#ifdef DEBUG
    if (GET_BIT(status, I2C_INTR_MASK_M_RD_REQ_POS)) {
        device->DATA_CMD = _tx_buffer[_tx_index];
        _tx_index = (_tx_index + 1) % sizeof(_tx_buffer);
    }
    if (GET_BIT(status, I2C_INTR_MASK_M_RX_DONE_POS)) {
        UNUSED(device->DATA_CMD);
    }
#endif

    HW_I2C_ClearInterrupt(device, 0xffffffff);

    UNUSED(name);
}

/* GMAC */
ATTRIBUTE_ISR void GMAC_IRQHandler(void)
{
    char *name = GetIrqNameFromIrqn(MCAUSE_IRQN);
    GMAC_TypeDef *device = (GMAC_TypeDef *)GetIrqDeviceFromIrqn(MCAUSE_IRQN);

    uint8_t index = (GMAC0 == device) ? 0 : 1;

    DEBUG_ASSERT(0 != device);

    GDMA_TypeDef *gdma = GET_GDMA_HANDLE(device);
    uint32_t status = gdma->Register5;

#ifdef LWIP_FREERTOS_XFER_COMPENSATION
    yprintf("eth %x\n", status);
#endif
    gdma->Register5 = 0xffffffff & ~(BIT(6) | BIT(0));

    if (status & BIT(0)) {
        g_gmac_tx_flag[index] = 1;
        gdma->Register5 = BIT(0);
    }

    if (status & BIT(6)) {
        g_gmac_rx_flag[index] = 1;
        gdma->Register5 = BIT(6);
    }

#ifdef LWIP_FREERTOS_WITH_INTERRUPT
    if (g_gmac_tx_flag[index] > 0) {
        g_gmac_tx_flag[index] = 0;

        portBASE_TYPE xHigherPriorityTaskWoken = pdFALSE;
        xSemaphoreGiveFromISR(g_eth_semaphore_tx, &xHigherPriorityTaskWoken);
        portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
    }

    if (g_gmac_rx_flag[index] > 0) {
        g_gmac_rx_flag[index] = 0;

        portBASE_TYPE xHigherPriorityTaskWoken = pdFALSE;
        xSemaphoreGiveFromISR(g_eth_semaphore_rx, &xHigherPriorityTaskWoken);
        portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
    }
#endif

    UNUSED(name);
}

// these functions are the initial of non-vetor interrtupts
// you should install one interrupt before enable

void (*g_irqvector[IRQn_Max])(void);
void (*g_nmivector)(void);

extern void Default_Handler(void);
extern void Default_IRQHandler(void);

extern void TSPEND_IRQHandler(void);

void drv_irq_vectors_init(void)
{
    g_nmivector = NMI_IRQHandler;

    for (int i = 0; i < IRQn_Max; i++) {
        g_irqvector[i] = Default_IRQHandler;
    }

    g_irqvector[UART0_IRQn] = UART_IRQHandler;
    g_irqvector[UART1_IRQn] = UART_IRQHandler;
    g_irqvector[UART2_IRQn] = UART_IRQHandler;
    g_irqvector[UART3_IRQn] = UART_IRQHandler;
    g_irqvector[UART4_IRQn] = UART_IRQHandler;
    g_irqvector[UART5_IRQn] = UART_IRQHandler;
    g_irqvector[UART6_IRQn] = UART_IRQHandler;
    g_irqvector[UART7_IRQn] = UART_IRQHandler;
    g_irqvector[UART8_IRQn] = UART_IRQHandler;
    g_irqvector[UART9_IRQn] = UART_IRQHandler;
    g_irqvector[UART10_IRQn] = UART_IRQHandler;
    g_irqvector[UART11_IRQn] = UART_IRQHandler;
    g_irqvector[UART12_IRQn] = UART_IRQHandler;
    g_irqvector[UART13_IRQn] = UART_IRQHandler;
    g_irqvector[UART14_IRQn] = UART_IRQHandler;
    g_irqvector[UART15_IRQn] = UART_IRQHandler;
    g_irqvector[UART16_IRQn] = UART_IRQHandler;
    g_irqvector[UART17_IRQn] = UART_IRQHandler;
    g_irqvector[UART18_IRQn] = UART_IRQHandler;
    g_irqvector[UART19_IRQn] = UART_IRQHandler;
    g_irqvector[UART20_IRQn] = UART_IRQHandler;
    g_irqvector[UART21_IRQn] = UART_IRQHandler;

    g_irqvector[TIMER0_IRQn] = TIMER_IRQHandler;
    g_irqvector[TIMER1_IRQn] = TIMER_IRQHandler;

    g_irqvector[GPIO0_IRQn] = GPIO_IRQHandler;
    g_irqvector[GPIO1_IRQn] = GPIO_IRQHandler;
    g_irqvector[GPIO2_IRQn] = GPIO_IRQHandler;
    g_irqvector[GPIO3_IRQn] = GPIO_IRQHandler;
    g_irqvector[GPIO4_IRQn] = GPIO_IRQHandler;
    g_irqvector[GPIO5_IRQn] = GPIO_IRQHandler;
    g_irqvector[GPIO6_IRQn] = GPIO_IRQHandler;
    g_irqvector[GPIO7_IRQn] = GPIO_IRQHandler;
    g_irqvector[GPIO8_IRQn] = GPIO_IRQHandler;
    g_irqvector[GPIO9_IRQn] = GPIO_IRQHandler;
    g_irqvector[GPIO10_IRQn] = GPIO_IRQHandler;
    g_irqvector[GPIO11_IRQn] = GPIO_IRQHandler;
    g_irqvector[GPIO12_IRQn] = GPIO_IRQHandler;
    g_irqvector[GPIO13_IRQn] = GPIO_IRQHandler;
    g_irqvector[GPIO14_IRQn] = GPIO_IRQHandler;
    g_irqvector[GPIO15_IRQn] = GPIO_IRQHandler;

    g_irqvector[PWM0_IRQn] = PWM_IRQHandler;
    g_irqvector[PWM1_IRQn] = PWM_IRQHandler;
    g_irqvector[PWM2_IRQn] = PWM_IRQHandler;
    g_irqvector[PWM3_IRQn] = PWM_IRQHandler;
    g_irqvector[PWM4_IRQn] = PWM_IRQHandler;
    g_irqvector[PWM5_IRQn] = PWM_IRQHandler;

    g_irqvector[EPWM0_IRQn] = EPWM_IRQHandler;
    g_irqvector[EPWM1_IRQn] = EPWM_IRQHandler;
    g_irqvector[EPWM2_IRQn] = EPWM_IRQHandler;
    g_irqvector[EPWM3_IRQn] = EPWM_IRQHandler;
    g_irqvector[EPWM4_IRQn] = EPWM_IRQHandler;
    g_irqvector[EPWM5_IRQn] = EPWM_IRQHandler;
    g_irqvector[EPWM6_IRQn] = EPWM_IRQHandler;
    g_irqvector[EPWM7_IRQn] = EPWM_IRQHandler;

    g_irqvector[I2C0_IRQn] = I2C_IRQHandler;
    g_irqvector[I2C1_IRQn] = I2C_IRQHandler;

    g_irqvector[GMAC0_IRQn] = GMAC_IRQHandler;
    g_irqvector[GMAC1_IRQn] = GMAC_IRQHandler;

    g_irqvector[Machine_Software_IRQn] = TSPEND_IRQHandler;
    g_irqvector[CORET_IRQn] = CORET_IRQHandler;
}

void drv_irq_register(uint32_t irq_num, void *irq_handler)
{
    if (NMI_EXPn != irq_num) {
        g_irqvector[irq_num] = irq_handler;
    } else {
        g_nmivector = irq_handler;
    }
}

void drv_irq_unregister(uint32_t irq_num)
{
    if (NMI_EXPn != irq_num) {
        g_irqvector[irq_num] = (void *)Default_IRQHandler;
    } else {
        g_nmivector = (void *)Default_Handler;
    }
}
