{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1713518937311 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713518937311 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 19 10:28:57 2024 " "Processing started: Fri Apr 19 10:28:57 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713518937311 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713518937311 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Counter4 -c Counter4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Counter4 -c Counter4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713518937311 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1713518937568 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1713518937568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BinUDCntEnRst8Tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file BinUDCntEnRst8Tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BinUDCntEnRst8Tb-Stimulus " "Found design unit 1: BinUDCntEnRst8Tb-Stimulus" {  } { { "BinUDCntEnRst8Tb.vhd" "" { Text "/home/tiago/Documents/LSD/Aula07/Parte 2 (Counter4)/BinUDCntEnRst8Tb.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713518945453 ""} { "Info" "ISGN_ENTITY_NAME" "1 BinUDCntEnRst8Tb " "Found entity 1: BinUDCntEnRst8Tb" {  } { { "BinUDCntEnRst8Tb.vhd" "" { Text "/home/tiago/Documents/LSD/Aula07/Parte 2 (Counter4)/BinUDCntEnRst8Tb.vhd" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713518945453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713518945453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BinUDCntEnRst4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file BinUDCntEnRst4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BinUDCntEnRst4-Behavioral " "Found design unit 1: BinUDCntEnRst4-Behavioral" {  } { { "BinUDCntEnRst4.vhd" "" { Text "/home/tiago/Documents/LSD/Aula07/Parte 2 (Counter4)/BinUDCntEnRst4.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713518945454 ""} { "Info" "ISGN_ENTITY_NAME" "1 BinUDCntEnRst4 " "Found entity 1: BinUDCntEnRst4" {  } { { "BinUDCntEnRst4.vhd" "" { Text "/home/tiago/Documents/LSD/Aula07/Parte 2 (Counter4)/BinUDCntEnRst4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713518945454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713518945454 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "std_logic BinUDCntEnRst8Tb.vhd(7) " "VHDL error at BinUDCntEnRst8Tb.vhd(7): object \"std_logic\" is used but not declared" {  } { { "BinUDCntEnRst8Tb.vhd" "" { Text "/home/tiago/Documents/LSD/Aula07/Parte 2 (Counter4)/BinUDCntEnRst8Tb.vhd" 7 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1713518945454 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "408 " "Peak virtual memory: 408 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713518945525 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Apr 19 10:29:05 2024 " "Processing ended: Fri Apr 19 10:29:05 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713518945525 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713518945525 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713518945525 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1713518945525 ""}
