Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.27 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.28 secs
 
--> Reading design: TEST_TOP.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "TEST_TOP.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "TEST_TOP"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : TEST_TOP
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 2
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : YES
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\Naimul Hoque\Documents\Uni Work\Year 2\Digital Design\Assignment 2\UART\uart_rx_tx_stripped\UART\UART_TX_CTRL.vhd" into library work
Parsing entity <UART_TX_CTRL>.
Parsing architecture <Behavioral> of entity <uart_tx_ctrl>.
Parsing VHDL file "C:\Users\Naimul Hoque\Documents\Uni Work\Year 2\Digital Design\Assignment 2\UART\uart_rx_tx_stripped\UART\UART_RX_CTRL.vhd" into library work
Parsing entity <UART_RX_CTRL>.
Parsing architecture <rcvr2> of entity <uart_rx_ctrl>.
Parsing VHDL file "C:\Users\Naimul Hoque\Documents\Uni Work\Year 2\Digital Design\Assignment 2\UART\uart_rx_tx_stripped\UART\control_unit_tst.vhd" into library work
Parsing package <state_pack>.
Parsing entity <control_unit_tst>.
Parsing architecture <control_unit_arch> of entity <control_unit_tst>.
Parsing VHDL file "C:\Users\Naimul Hoque\Documents\Uni Work\Year 2\Digital Design\Assignment 2\UART\uart_rx_tx_stripped\UART\test_top.vhd" into library work
Parsing entity <TEST_TOP>.
Parsing architecture <STRUCT> of entity <test_top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <TEST_TOP> (architecture <STRUCT>) from library <work>.

Elaborating entity <control_unit_tst> (architecture <control_unit_arch>) from library <work>.
INFO:HDLCompiler:679 - "C:\Users\Naimul Hoque\Documents\Uni Work\Year 2\Digital Design\Assignment 2\UART\uart_rx_tx_stripped\UART\control_unit_tst.vhd" Line 96. Case statement is complete. others clause is never selected

Elaborating entity <UART_TX_CTRL> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "C:\Users\Naimul Hoque\Documents\Uni Work\Year 2\Digital Design\Assignment 2\UART\uart_rx_tx_stripped\UART\UART_TX_CTRL.vhd" Line 97. Case statement is complete. others clause is never selected

Elaborating entity <UART_RX_CTRL> (architecture <rcvr2>) from library <work>.
INFO:HDLCompiler:679 - "C:\Users\Naimul Hoque\Documents\Uni Work\Year 2\Digital Design\Assignment 2\UART\uart_rx_tx_stripped\UART\UART_RX_CTRL.vhd" Line 159. Case statement is complete. others clause is never selected

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <TEST_TOP>.
    Related source file is "C:\Users\Naimul Hoque\Documents\Uni Work\Year 2\Digital Design\Assignment 2\UART\uart_rx_tx_stripped\UART\test_top.vhd".
    Summary:
	no macro.
Unit <TEST_TOP> synthesized.

Synthesizing Unit <control_unit_tst>.
    Related source file is "C:\Users\Naimul Hoque\Documents\Uni Work\Year 2\Digital Design\Assignment 2\UART\uart_rx_tx_stripped\UART\control_unit_tst.vhd".
WARNING:Xst:647 - Input <ovrErr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <framErr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 2-bit register for signal <curState>.
    Found finite state machine <FSM_0> for signal <curState>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 8                                              |
    | Inputs             | 3                                              |
    | Outputs            | 1                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | clear (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | init                                           |
    | Power Up State     | init                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <control_unit_tst> synthesized.

Synthesizing Unit <UART_TX_CTRL>.
    Related source file is "C:\Users\Naimul Hoque\Documents\Uni Work\Year 2\Digital Design\Assignment 2\UART\uart_rx_tx_stripped\UART\UART_TX_CTRL.vhd".
    Found 14-bit register for signal <bitTmr>.
    Found 31-bit register for signal <bitIndex>.
    Found 10-bit register for signal <txData>.
    Found 1-bit register for signal <txBit>.
    Found 2-bit register for signal <txState>.
    Found finite state machine <FSM_1> for signal <txState>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 3                                              |
    | Outputs            | 3                                              |
    | Clock              | CLK (rising_edge)                              |
    | Power Up State     | rdy                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 14-bit adder for signal <bitTmr[13]_GND_9_o_add_7_OUT> created at line 112.
    Found 31-bit adder for signal <bitIndex[30]_GND_9_o_add_14_OUT> created at line 127.
    Found 1-bit 10-to-1 multiplexer for signal <bitIndex[3]_X_9_o_Mux_22_o> created at line 147.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  56 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <UART_TX_CTRL> synthesized.

Synthesizing Unit <UART_RX_CTRL>.
    Related source file is "C:\Users\Naimul Hoque\Documents\Uni Work\Year 2\Digital Design\Assignment 2\UART\uart_rx_tx_stripped\UART\UART_RX_CTRL.vhd".
    Found 11-bit register for signal <bitTmr>.
    Found 4-bit register for signal <baudClkX8Count>.
    Found 4-bit register for signal <bitCount>.
    Found 10-bit register for signal <rcvShiftReg>.
    Found 8-bit register for signal <rcvDataReg>.
    Found 1-bit register for signal <regFull>.
    Found 3-bit register for signal <currentState>.
    Found finite state machine <FSM_2> for signal <currentState>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 11                                             |
    | Inputs             | 4                                              |
    | Outputs            | 7                                              |
    | Clock              | sysclk (rising_edge)                           |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <baudClkX8Count[3]_GND_10_o_add_15_OUT> created at line 186.
    Found 11-bit adder for signal <bitTmr[10]_GND_10_o_add_16_OUT> created at line 188.
    Found 4-bit adder for signal <bitCount[3]_GND_10_o_add_28_OUT> created at line 207.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  38 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <UART_RX_CTRL> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 5
 11-bit adder                                          : 1
 14-bit adder                                          : 1
 31-bit adder                                          : 1
 4-bit adder                                           : 2
# Registers                                            : 10
 1-bit register                                        : 2
 10-bit register                                       : 2
 11-bit register                                       : 1
 14-bit register                                       : 1
 31-bit register                                       : 1
 4-bit register                                        : 2
 8-bit register                                        : 1
# Multiplexers                                         : 7
 1-bit 10-to-1 multiplexer                             : 1
 1-bit 2-to-1 multiplexer                              : 1
 11-bit 2-to-1 multiplexer                             : 2
 14-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 2
# FSMs                                                 : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <txData_0> (without init value) has a constant value of 0 in block <tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <txData_9> (without init value) has a constant value of 1 in block <tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <rcvShiftReg_0> of sequential type is unconnected in block <rx>.

Synthesizing (advanced) Unit <UART_RX_CTRL>.
The following registers are absorbed into counter <bitCount>: 1 register on signal <bitCount>.
The following registers are absorbed into counter <baudClkX8Count>: 1 register on signal <baudClkX8Count>.
Unit <UART_RX_CTRL> synthesized (advanced).

Synthesizing (advanced) Unit <UART_TX_CTRL>.
The following registers are absorbed into counter <bitTmr>: 1 register on signal <bitTmr>.
The following registers are absorbed into counter <bitIndex>: 1 register on signal <bitIndex>.
Unit <UART_TX_CTRL> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 11-bit adder                                          : 1
# Counters                                             : 4
 14-bit up counter                                     : 1
 31-bit up counter                                     : 1
 4-bit up counter                                      : 2
# Registers                                            : 41
 Flip-Flops                                            : 41
# Multiplexers                                         : 4
 1-bit 10-to-1 multiplexer                             : 1
 1-bit 2-to-1 multiplexer                              : 1
 11-bit 2-to-1 multiplexer                             : 2
# FSMs                                                 : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <txData_0> (without init value) has a constant value of 0 in block <UART_TX_CTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <txData_9> (without init value) has a constant value of 1 in block <UART_TX_CTRL>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <curState[1:2]> with user encoding.
----------------------------
 State          | Encoding
----------------------------
 init           | 00
 start_transmit | 01
 transmit_data  | 10
----------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <tx/FSM_1> on signal <txState[1:2]> with user encoding.
----------------------
 State    | Encoding
----------------------
 rdy      | 00
 load_bit | 01
 send_bit | 10
----------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <rx/FSM_2> on signal <currentState[1:3]> with user encoding.
----------------------------
 State          | Encoding
----------------------------
 idle           | 000
 start_detected | 001
 wait_4         | 010
 wait_8         | 011
 recv_data      | 100
 data_ready     | 101
----------------------------

Optimizing unit <TEST_TOP> ...

Optimizing unit <UART_TX_CTRL> ...

Optimizing unit <UART_RX_CTRL> ...
WARNING:Xst:2677 - Node <rx/rcvShiftReg_0> of sequential type is unconnected in block <TEST_TOP>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block TEST_TOP, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 98
 Flip-Flops                                            : 98

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : TEST_TOP.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 226
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 43
#      LUT2                        : 18
#      LUT3                        : 8
#      LUT4                        : 14
#      LUT5                        : 13
#      LUT6                        : 36
#      MUXCY                       : 43
#      MUXF7                       : 1
#      VCC                         : 1
#      XORCY                       : 45
# FlipFlops/Latches                : 98
#      FD                          : 16
#      FDC                         : 2
#      FDE                         : 8
#      FDR                         : 8
#      FDRE                        : 46
#      FDSE                        : 18
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 4
#      IBUF                        : 3
#      OBUF                        : 1

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              98  out of  18224     0%  
 Number of Slice LUTs:                  135  out of   9112     1%  
    Number used as Logic:               135  out of   9112     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    157
   Number with an unused Flip Flop:      59  out of    157    37%  
   Number with an unused LUT:            22  out of    157    14%  
   Number of fully used LUT-FF pairs:    76  out of    157    48%  
   Number of unique control sets:         9

IO Utilization: 
 Number of IOs:                          13
 Number of bonded IOBs:                   5  out of    232     2%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 98    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.862ns (Maximum Frequency: 258.916MHz)
   Minimum input arrival time before clock: 3.305ns
   Maximum output required time after clock: 3.597ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.862ns (frequency: 258.916MHz)
  Total number of paths / destination ports: 1473 / 201
-------------------------------------------------------------------------
Delay:               3.862ns (Levels of Logic = 3)
  Source:            tx/bitTmr_2 (FF)
  Destination:       tx/bitTmr_13 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: tx/bitTmr_2 to tx/bitTmr_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.981  tx/bitTmr_2 (tx/bitTmr_2)
     LUT6:I0->O            4   0.203   0.788  tx/bitDone<13>2 (tx/bitDone<13>1)
     LUT6:I4->O           13   0.203   0.933  tx/bitDone_01 (tx/bitDone_0)
     LUT2:I1->O            1   0.205   0.000  tx/bitTmr_13_rstpot (tx/bitTmr_13_rstpot)
     FD:D                      0.102          tx/bitTmr_13
    ----------------------------------------
    Total                      3.862ns (1.160ns logic, 2.702ns route)
                                       (30.0% logic, 70.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 47 / 47
-------------------------------------------------------------------------
Offset:              3.305ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       control/curState_FSM_FFd1 (FF)
  Destination Clock: clk rising

  Data Path: reset to control/curState_FSM_FFd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            42   1.222   1.778  reset_IBUF (reset_IBUF)
     LUT5:I0->O            1   0.203   0.000  control/curState_FSM_FFd1-In1 (control/curState_FSM_FFd1-In)
     FDC:D                     0.102          control/curState_FSM_FFd1
    ----------------------------------------
    Total                      3.305ns (1.527ns logic, 1.778ns route)
                                       (46.2% logic, 53.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            tx/txBit (FF)
  Destination:       txdata (PAD)
  Source Clock:      clk rising

  Data Path: tx/txBit to txdata
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDSE:C->Q             1   0.447   0.579  tx/txBit (tx/txBit)
     OBUF:I->O                 2.571          txdata_OBUF (txdata)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.862|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 7.73 secs
 
--> 

Total memory usage is 250196 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    8 (   0 filtered)
Number of infos    :    0 (   0 filtered)

