{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701405756836 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701405756836 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 01 11:42:36 2023 " "Processing started: Fri Dec 01 11:42:36 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701405756836 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1701405756836 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off OFDM -c OFDM --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off OFDM -c OFDM --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1701405756836 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1701405775345 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1701405775346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_divider " "Found entity 1: clk_divider" {  } { { "clk_divider.v" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/clk_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405784995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405784995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "complex_conj.v 1 1 " "Found 1 design units, including 1 entities, in source file complex_conj.v" { { "Info" "ISGN_ENTITY_NAME" "1 Complex_Conj " "Found entity 1: Complex_Conj" {  } { { "Complex_Conj.v" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/Complex_Conj.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405785015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405785015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/ifft.v 1 1 " "Found 1 design units, including 1 entities, in source file ifft/synthesis/ifft.v" { { "Info" "ISGN_ENTITY_NAME" "1 IFFT " "Found entity 1: IFFT" {  } { { "IFFT/synthesis/IFFT.v" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/IFFT.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405785027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405785027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/auk_dspip_text_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file ifft/synthesis/submodules/auk_dspip_text_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_text_pkg (ifft) " "Found design unit 1: auk_dspip_text_pkg (ifft)" {  } { { "IFFT/synthesis/submodules/auk_dspip_text_pkg.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/auk_dspip_text_pkg.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405785828 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_text_pkg-body " "Found design unit 2: auk_dspip_text_pkg-body" {  } { { "IFFT/synthesis/submodules/auk_dspip_text_pkg.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/auk_dspip_text_pkg.vhd" 76 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405785828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405785828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/auk_dspip_math_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file ifft/synthesis/submodules/auk_dspip_math_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_math_pkg (ifft) " "Found design unit 1: auk_dspip_math_pkg (ifft)" {  } { { "IFFT/synthesis/submodules/auk_dspip_math_pkg.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/auk_dspip_math_pkg.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405785857 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_math_pkg-body " "Found design unit 2: auk_dspip_math_pkg-body" {  } { { "IFFT/synthesis/submodules/auk_dspip_math_pkg.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/auk_dspip_math_pkg.vhd" 128 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405785857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405785857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/auk_dspip_lib_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file ifft/synthesis/submodules/auk_dspip_lib_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_lib_pkg (ifft) " "Found design unit 1: auk_dspip_lib_pkg (ifft)" {  } { { "IFFT/synthesis/submodules/auk_dspip_lib_pkg.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/auk_dspip_lib_pkg.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405785874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405785874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_block_sink-rtl " "Found design unit 1: auk_dspip_avalon_streaming_block_sink-rtl" {  } { { "IFFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405786043 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_block_sink " "Found entity 1: auk_dspip_avalon_streaming_block_sink" {  } { { "IFFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405786043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405786043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_block_source-rtl " "Found design unit 1: auk_dspip_avalon_streaming_block_source-rtl" {  } { { "IFFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405786120 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_block_source " "Found entity 1: auk_dspip_avalon_streaming_block_source" {  } { { "IFFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405786120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405786120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/auk_dspip_roundsat.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/auk_dspip_roundsat.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_roundsat-beh " "Found design unit 1: auk_dspip_roundsat-beh" {  } { { "IFFT/synthesis/submodules/auk_dspip_roundsat.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/auk_dspip_roundsat.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405786133 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_roundsat " "Found entity 1: auk_dspip_roundsat" {  } { { "IFFT/synthesis/submodules/auk_dspip_roundsat.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/auk_dspip_roundsat.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405786133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405786133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_sink-rtl " "Found design unit 1: auk_dspip_avalon_streaming_sink-rtl" {  } { { "IFFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 106 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405786145 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_sink " "Found entity 1: auk_dspip_avalon_streaming_sink" {  } { { "IFFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405786145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405786145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_source-rtl " "Found design unit 1: auk_dspip_avalon_streaming_source-rtl" {  } { { "IFFT/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" 105 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405786157 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_source " "Found entity 1: auk_dspip_avalon_streaming_source" {  } { { "IFFT/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405786157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405786157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_controller-struct " "Found design unit 1: auk_dspip_avalon_streaming_controller-struct" {  } { { "IFFT/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd" 80 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405786169 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_controller " "Found entity 1: auk_dspip_avalon_streaming_controller" {  } { { "IFFT/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405786169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405786169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/altera_fft_dual_port_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/altera_fft_dual_port_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_fft_dual_port_ram-rtl " "Found design unit 1: altera_fft_dual_port_ram-rtl" {  } { { "IFFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405786242 ""} { "Info" "ISGN_ENTITY_NAME" "1 altera_fft_dual_port_ram " "Found entity 1: altera_fft_dual_port_ram" {  } { { "IFFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405786242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405786242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/altera_fft_dual_port_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/altera_fft_dual_port_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_fft_dual_port_rom-rtl " "Found design unit 1: altera_fft_dual_port_rom-rtl" {  } { { "IFFT/synthesis/submodules/altera_fft_dual_port_rom.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/altera_fft_dual_port_rom.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405786314 ""} { "Info" "ISGN_ENTITY_NAME" "1 altera_fft_dual_port_rom " "Found entity 1: altera_fft_dual_port_rom" {  } { { "IFFT/synthesis/submodules/altera_fft_dual_port_rom.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/altera_fft_dual_port_rom.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405786314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405786314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/altera_fft_mult_add.vhd 6 3 " "Found 6 design units, including 3 entities, in source file ifft/synthesis/submodules/altera_fft_mult_add.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_fft_mult_add-rtl " "Found design unit 1: altera_fft_mult_add-rtl" {  } { { "IFFT/synthesis/submodules/altera_fft_mult_add.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/altera_fft_mult_add.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405786403 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 altera_fft_mult_add_new-rtl " "Found design unit 2: altera_fft_mult_add_new-rtl" {  } { { "IFFT/synthesis/submodules/altera_fft_mult_add.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/altera_fft_mult_add.vhd" 159 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405786403 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 altera_fft_mult_add_old-rtl " "Found design unit 3: altera_fft_mult_add_old-rtl" {  } { { "IFFT/synthesis/submodules/altera_fft_mult_add.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/altera_fft_mult_add.vhd" 415 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405786403 ""} { "Info" "ISGN_ENTITY_NAME" "1 altera_fft_mult_add " "Found entity 1: altera_fft_mult_add" {  } { { "IFFT/synthesis/submodules/altera_fft_mult_add.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/altera_fft_mult_add.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405786403 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_fft_mult_add_new " "Found entity 2: altera_fft_mult_add_new" {  } { { "IFFT/synthesis/submodules/altera_fft_mult_add.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/altera_fft_mult_add.vhd" 140 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405786403 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_fft_mult_add_old " "Found entity 3: altera_fft_mult_add_old" {  } { { "IFFT/synthesis/submodules/altera_fft_mult_add.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/altera_fft_mult_add.vhd" 396 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405786403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405786403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/altera_fft_single_port_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/altera_fft_single_port_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_fft_single_port_rom-rtl " "Found design unit 1: altera_fft_single_port_rom-rtl" {  } { { "IFFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405786478 ""} { "Info" "ISGN_ENTITY_NAME" "1 altera_fft_single_port_rom " "Found entity 1: altera_fft_single_port_rom" {  } { { "IFFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405786478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405786478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/auk_fft_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file ifft/synthesis/submodules/auk_fft_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_fft_pkg (ifft) " "Found design unit 1: auk_fft_pkg (ifft)" {  } { { "IFFT/synthesis/submodules/auk_fft_pkg.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/auk_fft_pkg.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405786548 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_fft_pkg-body " "Found design unit 2: auk_fft_pkg-body" {  } { { "IFFT/synthesis/submodules/auk_fft_pkg.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/auk_fft_pkg.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405786548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405786548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/hyper_pipeline_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file ifft/synthesis/submodules/hyper_pipeline_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 hyper_pipeline_interface " "Found entity 1: hyper_pipeline_interface" {  } { { "IFFT/synthesis/submodules/hyper_pipeline_interface.v" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/hyper_pipeline_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405786614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405786614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/counter_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file ifft/synthesis/submodules/counter_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter_module " "Found entity 1: counter_module" {  } { { "IFFT/synthesis/submodules/counter_module.sv" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/counter_module.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405786692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405786692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/fft_pack.vhd 2 0 " "Found 2 design units, including 0 entities, in source file ifft/synthesis/submodules/fft_pack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fft_pack (ifft) " "Found design unit 1: fft_pack (ifft)" {  } { { "IFFT/synthesis/submodules/fft_pack.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/fft_pack.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405786863 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 fft_pack-body " "Found design unit 2: fft_pack-body" {  } { { "IFFT/synthesis/submodules/fft_pack.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/fft_pack.vhd" 2136 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405786863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405786863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/apn_fft_cmult_cpx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/apn_fft_cmult_cpx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 apn_fft_cmult_cpx-model " "Found design unit 1: apn_fft_cmult_cpx-model" {  } { { "IFFT/synthesis/submodules/apn_fft_cmult_cpx.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/apn_fft_cmult_cpx.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405786932 ""} { "Info" "ISGN_ENTITY_NAME" "1 apn_fft_cmult_cpx " "Found entity 1: apn_fft_cmult_cpx" {  } { { "IFFT/synthesis/submodules/apn_fft_cmult_cpx.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/apn_fft_cmult_cpx.vhd" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405786932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405786932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/apn_fft_cmult_cpx2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/apn_fft_cmult_cpx2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 apn_fft_cmult_cpx2-model " "Found design unit 1: apn_fft_cmult_cpx2-model" {  } { { "IFFT/synthesis/submodules/apn_fft_cmult_cpx2.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/apn_fft_cmult_cpx2.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405787004 ""} { "Info" "ISGN_ENTITY_NAME" "1 apn_fft_cmult_cpx2 " "Found entity 1: apn_fft_cmult_cpx2" {  } { { "IFFT/synthesis/submodules/apn_fft_cmult_cpx2.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/apn_fft_cmult_cpx2.vhd" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405787004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405787004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/apn_fft_mult_can.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/apn_fft_mult_can.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 apn_fft_mult_can-rtl " "Found design unit 1: apn_fft_mult_can-rtl" {  } { { "IFFT/synthesis/submodules/apn_fft_mult_can.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/apn_fft_mult_can.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405787072 ""} { "Info" "ISGN_ENTITY_NAME" "1 apn_fft_mult_can " "Found entity 1: apn_fft_mult_can" {  } { { "IFFT/synthesis/submodules/apn_fft_mult_can.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/apn_fft_mult_can.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405787072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405787072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/apn_fft_mult_cpx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/apn_fft_mult_cpx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 apn_fft_mult_cpx-rtl " "Found design unit 1: apn_fft_mult_cpx-rtl" {  } { { "IFFT/synthesis/submodules/apn_fft_mult_cpx.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/apn_fft_mult_cpx.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405787138 ""} { "Info" "ISGN_ENTITY_NAME" "1 apn_fft_mult_cpx " "Found entity 1: apn_fft_mult_cpx" {  } { { "IFFT/synthesis/submodules/apn_fft_mult_cpx.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/apn_fft_mult_cpx.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405787138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405787138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/asj_fft_1dp_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_1dp_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_1dp_ram-syn " "Found design unit 1: asj_fft_1dp_ram-syn" {  } { { "IFFT/synthesis/submodules/asj_fft_1dp_ram.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_1dp_ram.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405787207 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_1dp_ram " "Found entity 1: asj_fft_1dp_ram" {  } { { "IFFT/synthesis/submodules/asj_fft_1dp_ram.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_1dp_ram.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405787207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405787207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/asj_fft_1tdp_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_1tdp_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_1tdp_rom-syn " "Found design unit 1: asj_fft_1tdp_rom-syn" {  } { { "IFFT/synthesis/submodules/asj_fft_1tdp_rom.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_1tdp_rom.vhd" 69 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405787276 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_1tdp_rom " "Found entity 1: asj_fft_1tdp_rom" {  } { { "IFFT/synthesis/submodules/asj_fft_1tdp_rom.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_1tdp_rom.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405787276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405787276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/asj_fft_3dp_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_3dp_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_3dp_rom-syn " "Found design unit 1: asj_fft_3dp_rom-syn" {  } { { "IFFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 73 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405787357 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_3dp_rom " "Found entity 1: asj_fft_3dp_rom" {  } { { "IFFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405787357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405787357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/asj_fft_3pi_mram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_3pi_mram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_3pi_mram-syn " "Found design unit 1: asj_fft_3pi_mram-syn" {  } { { "IFFT/synthesis/submodules/asj_fft_3pi_mram.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_3pi_mram.vhd" 100 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405787439 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_3pi_mram " "Found entity 1: asj_fft_3pi_mram" {  } { { "IFFT/synthesis/submodules/asj_fft_3pi_mram.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_3pi_mram.vhd" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405787439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405787439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/asj_fft_3tdp_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_3tdp_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_3tdp_rom-syn " "Found design unit 1: asj_fft_3tdp_rom-syn" {  } { { "IFFT/synthesis/submodules/asj_fft_3tdp_rom.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_3tdp_rom.vhd" 87 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405787524 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_3tdp_rom " "Found entity 1: asj_fft_3tdp_rom" {  } { { "IFFT/synthesis/submodules/asj_fft_3tdp_rom.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_3tdp_rom.vhd" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405787524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405787524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/asj_fft_4dp_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_4dp_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_4dp_ram-syn " "Found design unit 1: asj_fft_4dp_ram-syn" {  } { { "IFFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405787592 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_4dp_ram " "Found entity 1: asj_fft_4dp_ram" {  } { { "IFFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405787592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405787592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/asj_fft_6tdp_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_6tdp_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_6tdp_rom-syn " "Found design unit 1: asj_fft_6tdp_rom-syn" {  } { { "IFFT/synthesis/submodules/asj_fft_6tdp_rom.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_6tdp_rom.vhd" 96 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405787699 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_6tdp_rom " "Found entity 1: asj_fft_6tdp_rom" {  } { { "IFFT/synthesis/submodules/asj_fft_6tdp_rom.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_6tdp_rom.vhd" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405787699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405787699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/asj_fft_alt_shift_tdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_alt_shift_tdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_alt_shift_tdl-SYN " "Found design unit 1: asj_fft_alt_shift_tdl-SYN" {  } { { "IFFT/synthesis/submodules/asj_fft_alt_shift_tdl.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_alt_shift_tdl.vhd" 100 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405787772 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_alt_shift_tdl " "Found entity 1: asj_fft_alt_shift_tdl" {  } { { "IFFT/synthesis/submodules/asj_fft_alt_shift_tdl.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_alt_shift_tdl.vhd" 82 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405787772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405787772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/asj_fft_bfp_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_bfp_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_bfp_ctrl-syn " "Found design unit 1: asj_fft_bfp_ctrl-syn" {  } { { "IFFT/synthesis/submodules/asj_fft_bfp_ctrl.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_bfp_ctrl.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405787868 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_bfp_ctrl " "Found entity 1: asj_fft_bfp_ctrl" {  } { { "IFFT/synthesis/submodules/asj_fft_bfp_ctrl.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_bfp_ctrl.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405787868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405787868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/asj_fft_bfp_i.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_bfp_i.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_bfp_i-input_bfp " "Found design unit 1: asj_fft_bfp_i-input_bfp" {  } { { "IFFT/synthesis/submodules/asj_fft_bfp_i.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_bfp_i.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405787944 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_bfp_i " "Found entity 1: asj_fft_bfp_i" {  } { { "IFFT/synthesis/submodules/asj_fft_bfp_i.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_bfp_i.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405787944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405787944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/asj_fft_bfp_i_1pt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_bfp_i_1pt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_bfp_i_1pt-input_bfp " "Found design unit 1: asj_fft_bfp_i_1pt-input_bfp" {  } { { "IFFT/synthesis/submodules/asj_fft_bfp_i_1pt.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_bfp_i_1pt.vhd" 69 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405788016 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_bfp_i_1pt " "Found entity 1: asj_fft_bfp_i_1pt" {  } { { "IFFT/synthesis/submodules/asj_fft_bfp_i_1pt.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_bfp_i_1pt.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405788016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405788016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/asj_fft_bfp_o.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_bfp_o.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_bfp_o-output_bfp " "Found design unit 1: asj_fft_bfp_o-output_bfp" {  } { { "IFFT/synthesis/submodules/asj_fft_bfp_o.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_bfp_o.vhd" 76 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405788137 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_bfp_o " "Found entity 1: asj_fft_bfp_o" {  } { { "IFFT/synthesis/submodules/asj_fft_bfp_o.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_bfp_o.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405788137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405788137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/asj_fft_bfp_o_1pt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_bfp_o_1pt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_bfp_o_1pt-output_bfp " "Found design unit 1: asj_fft_bfp_o_1pt-output_bfp" {  } { { "IFFT/synthesis/submodules/asj_fft_bfp_o_1pt.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_bfp_o_1pt.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405788214 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_bfp_o_1pt " "Found entity 1: asj_fft_bfp_o_1pt" {  } { { "IFFT/synthesis/submodules/asj_fft_bfp_o_1pt.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_bfp_o_1pt.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405788214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405788214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/asj_fft_burst_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_burst_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_burst_ctrl-burst_sw " "Found design unit 1: asj_fft_burst_ctrl-burst_sw" {  } { { "IFFT/synthesis/submodules/asj_fft_burst_ctrl.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_burst_ctrl.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405788288 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_burst_ctrl " "Found entity 1: asj_fft_burst_ctrl" {  } { { "IFFT/synthesis/submodules/asj_fft_burst_ctrl.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_burst_ctrl.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405788288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405788288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/asj_fft_burst_ctrl_de.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_burst_ctrl_de.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_burst_ctrl_de-cnt_sw " "Found design unit 1: asj_fft_burst_ctrl_de-cnt_sw" {  } { { "IFFT/synthesis/submodules/asj_fft_burst_ctrl_de.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_burst_ctrl_de.vhd" 101 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405788362 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_burst_ctrl_de " "Found entity 1: asj_fft_burst_ctrl_de" {  } { { "IFFT/synthesis/submodules/asj_fft_burst_ctrl_de.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_burst_ctrl_de.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405788362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405788362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/asj_fft_burst_ctrl_qe.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_burst_ctrl_qe.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_burst_ctrl_qe-cnt_sw " "Found design unit 1: asj_fft_burst_ctrl_qe-cnt_sw" {  } { { "IFFT/synthesis/submodules/asj_fft_burst_ctrl_qe.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_burst_ctrl_qe.vhd" 126 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405788454 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_burst_ctrl_qe " "Found entity 1: asj_fft_burst_ctrl_qe" {  } { { "IFFT/synthesis/submodules/asj_fft_burst_ctrl_qe.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_burst_ctrl_qe.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405788454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405788454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/asj_fft_cmult_can.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_cmult_can.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_cmult_can-model " "Found design unit 1: asj_fft_cmult_can-model" {  } { { "IFFT/synthesis/submodules/asj_fft_cmult_can.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_cmult_can.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405788542 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_cmult_can " "Found entity 1: asj_fft_cmult_can" {  } { { "IFFT/synthesis/submodules/asj_fft_cmult_can.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_cmult_can.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405788542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405788542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/asj_fft_cmult_std.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_cmult_std.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_cmult_std-model " "Found design unit 1: asj_fft_cmult_std-model" {  } { { "IFFT/synthesis/submodules/asj_fft_cmult_std.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_cmult_std.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405788648 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_cmult_std " "Found entity 1: asj_fft_cmult_std" {  } { { "IFFT/synthesis/submodules/asj_fft_cmult_std.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_cmult_std.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405788648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405788648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/asj_fft_cnt_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_cnt_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_cnt_ctrl-cnt_sw " "Found design unit 1: asj_fft_cnt_ctrl-cnt_sw" {  } { { "IFFT/synthesis/submodules/asj_fft_cnt_ctrl.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_cnt_ctrl.vhd" 86 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405788717 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_cnt_ctrl " "Found entity 1: asj_fft_cnt_ctrl" {  } { { "IFFT/synthesis/submodules/asj_fft_cnt_ctrl.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_cnt_ctrl.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405788717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405788717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/asj_fft_cnt_ctrl_de.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_cnt_ctrl_de.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_cnt_ctrl_de-cnt_sw " "Found design unit 1: asj_fft_cnt_ctrl_de-cnt_sw" {  } { { "IFFT/synthesis/submodules/asj_fft_cnt_ctrl_de.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_cnt_ctrl_de.vhd" 98 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405788792 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_cnt_ctrl_de " "Found entity 1: asj_fft_cnt_ctrl_de" {  } { { "IFFT/synthesis/submodules/asj_fft_cnt_ctrl_de.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_cnt_ctrl_de.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405788792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405788792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/asj_fft_cxb_addr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_cxb_addr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_cxb_addr-syn " "Found design unit 1: asj_fft_cxb_addr-syn" {  } { { "IFFT/synthesis/submodules/asj_fft_cxb_addr.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_cxb_addr.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405788864 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_cxb_addr " "Found entity 1: asj_fft_cxb_addr" {  } { { "IFFT/synthesis/submodules/asj_fft_cxb_addr.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_cxb_addr.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405788864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405788864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/asj_fft_cxb_data.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_cxb_data.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_cxb_data-syn " "Found design unit 1: asj_fft_cxb_data-syn" {  } { { "IFFT/synthesis/submodules/asj_fft_cxb_data.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_cxb_data.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405788939 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_cxb_data " "Found entity 1: asj_fft_cxb_data" {  } { { "IFFT/synthesis/submodules/asj_fft_cxb_data.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_cxb_data.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405788939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405788939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/asj_fft_cxb_data_mram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_cxb_data_mram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_cxb_data_mram-syn " "Found design unit 1: asj_fft_cxb_data_mram-syn" {  } { { "IFFT/synthesis/submodules/asj_fft_cxb_data_mram.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_cxb_data_mram.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405789013 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_cxb_data_mram " "Found entity 1: asj_fft_cxb_data_mram" {  } { { "IFFT/synthesis/submodules/asj_fft_cxb_data_mram.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_cxb_data_mram.vhd" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405789013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405789013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/asj_fft_cxb_data_r.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_cxb_data_r.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_cxb_data_r-syn " "Found design unit 1: asj_fft_cxb_data_r-syn" {  } { { "IFFT/synthesis/submodules/asj_fft_cxb_data_r.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_cxb_data_r.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405789091 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_cxb_data_r " "Found entity 1: asj_fft_cxb_data_r" {  } { { "IFFT/synthesis/submodules/asj_fft_cxb_data_r.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_cxb_data_r.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405789091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405789091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/asj_fft_dataadgen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_dataadgen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_dataadgen-gen_all " "Found design unit 1: asj_fft_dataadgen-gen_all" {  } { { "IFFT/synthesis/submodules/asj_fft_dataadgen.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_dataadgen.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405789377 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_dataadgen " "Found entity 1: asj_fft_dataadgen" {  } { { "IFFT/synthesis/submodules/asj_fft_dataadgen.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_dataadgen.vhd" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405789377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405789377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/asj_fft_data_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_data_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_data_ram-SYN " "Found design unit 1: asj_fft_data_ram-SYN" {  } { { "IFFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_data_ram.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405789452 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_data_ram " "Found entity 1: asj_fft_data_ram" {  } { { "IFFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_data_ram.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405789452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405789452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/asj_fft_data_ram_dp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_data_ram_dp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_data_ram_dp-SYN " "Found design unit 1: asj_fft_data_ram_dp-SYN" {  } { { "IFFT/synthesis/submodules/asj_fft_data_ram_dp.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_data_ram_dp.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405789527 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_data_ram_dp " "Found entity 1: asj_fft_data_ram_dp" {  } { { "IFFT/synthesis/submodules/asj_fft_data_ram_dp.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_data_ram_dp.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405789527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405789527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/asj_fft_dft_bfp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_dft_bfp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_dft_bfp-dft_r4 " "Found design unit 1: asj_fft_dft_bfp-dft_r4" {  } { { "IFFT/synthesis/submodules/asj_fft_dft_bfp.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_dft_bfp.vhd" 95 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405789646 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_dft_bfp " "Found entity 1: asj_fft_dft_bfp" {  } { { "IFFT/synthesis/submodules/asj_fft_dft_bfp.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_dft_bfp.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405789646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405789646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/asj_fft_dft_bfp_sgl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_dft_bfp_sgl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_dft_bfp_sgl-dft_r4 " "Found design unit 1: asj_fft_dft_bfp_sgl-dft_r4" {  } { { "IFFT/synthesis/submodules/asj_fft_dft_bfp_sgl.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_dft_bfp_sgl.vhd" 80 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405789766 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_dft_bfp_sgl " "Found entity 1: asj_fft_dft_bfp_sgl" {  } { { "IFFT/synthesis/submodules/asj_fft_dft_bfp_sgl.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_dft_bfp_sgl.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405789766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405789766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/asj_fft_dpi_mram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_dpi_mram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_dpi_mram-syn " "Found design unit 1: asj_fft_dpi_mram-syn" {  } { { "IFFT/synthesis/submodules/asj_fft_dpi_mram.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_dpi_mram.vhd" 98 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405789845 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_dpi_mram " "Found entity 1: asj_fft_dpi_mram" {  } { { "IFFT/synthesis/submodules/asj_fft_dpi_mram.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_dpi_mram.vhd" 76 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405789845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405789845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/asj_fft_dp_mram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_dp_mram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_dp_mram-syn " "Found design unit 1: asj_fft_dp_mram-syn" {  } { { "IFFT/synthesis/submodules/asj_fft_dp_mram.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_dp_mram.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405789918 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_dp_mram " "Found entity 1: asj_fft_dp_mram" {  } { { "IFFT/synthesis/submodules/asj_fft_dp_mram.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_dp_mram.vhd" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405789918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405789918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/asj_fft_dualstream.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_dualstream.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_dualstream-transform " "Found design unit 1: asj_fft_dualstream-transform" {  } { { "IFFT/synthesis/submodules/asj_fft_dualstream.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_dualstream.vhd" 88 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405790118 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_dualstream " "Found entity 1: asj_fft_dualstream" {  } { { "IFFT/synthesis/submodules/asj_fft_dualstream.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_dualstream.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405790118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405790118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/asj_fft_in_write_sgl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_in_write_sgl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_in_write_sgl-writer " "Found design unit 1: asj_fft_in_write_sgl-writer" {  } { { "IFFT/synthesis/submodules/asj_fft_in_write_sgl.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_in_write_sgl.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405790249 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_in_write_sgl " "Found entity 1: asj_fft_in_write_sgl" {  } { { "IFFT/synthesis/submodules/asj_fft_in_write_sgl.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_in_write_sgl.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405790249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405790249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/asj_fft_lcm_mult.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_lcm_mult.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_lcm_mult-mult " "Found design unit 1: asj_fft_lcm_mult-mult" {  } { { "IFFT/synthesis/submodules/asj_fft_lcm_mult.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_lcm_mult.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405790327 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_lcm_mult " "Found entity 1: asj_fft_lcm_mult" {  } { { "IFFT/synthesis/submodules/asj_fft_lcm_mult.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_lcm_mult.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405790327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405790327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/asj_fft_lcm_mult_2m.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_lcm_mult_2m.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_lcm_mult_2m-mult " "Found design unit 1: asj_fft_lcm_mult_2m-mult" {  } { { "IFFT/synthesis/submodules/asj_fft_lcm_mult_2m.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_lcm_mult_2m.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405790403 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_lcm_mult_2m " "Found entity 1: asj_fft_lcm_mult_2m" {  } { { "IFFT/synthesis/submodules/asj_fft_lcm_mult_2m.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_lcm_mult_2m.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405790403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405790403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/asj_fft_lpp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_lpp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_lpp-dft " "Found design unit 1: asj_fft_lpp-dft" {  } { { "IFFT/synthesis/submodules/asj_fft_lpp.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_lpp.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405790482 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_lpp " "Found entity 1: asj_fft_lpp" {  } { { "IFFT/synthesis/submodules/asj_fft_lpp.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_lpp.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405790482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405790482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/asj_fft_lpprdadgen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_lpprdadgen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_lpprdadgen-gen_all " "Found design unit 1: asj_fft_lpprdadgen-gen_all" {  } { { "IFFT/synthesis/submodules/asj_fft_lpprdadgen.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_lpprdadgen.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405790583 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_lpprdadgen " "Found entity 1: asj_fft_lpprdadgen" {  } { { "IFFT/synthesis/submodules/asj_fft_lpprdadgen.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_lpprdadgen.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405790583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405790583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/asj_fft_lpprdadr2gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_lpprdadr2gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_lpprdadr2gen-gen_all " "Found design unit 1: asj_fft_lpprdadr2gen-gen_all" {  } { { "IFFT/synthesis/submodules/asj_fft_lpprdadr2gen.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_lpprdadr2gen.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405790680 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_lpprdadr2gen " "Found entity 1: asj_fft_lpprdadr2gen" {  } { { "IFFT/synthesis/submodules/asj_fft_lpprdadr2gen.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_lpprdadr2gen.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405790680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405790680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/asj_fft_lpp_serial.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_lpp_serial.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_lpp_serial-lp " "Found design unit 1: asj_fft_lpp_serial-lp" {  } { { "IFFT/synthesis/submodules/asj_fft_lpp_serial.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_lpp_serial.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405790768 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_lpp_serial " "Found entity 1: asj_fft_lpp_serial" {  } { { "IFFT/synthesis/submodules/asj_fft_lpp_serial.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_lpp_serial.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405790768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405790768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/asj_fft_lpp_serial_r2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_lpp_serial_r2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_lpp_serial_r2-lp " "Found design unit 1: asj_fft_lpp_serial_r2-lp" {  } { { "IFFT/synthesis/submodules/asj_fft_lpp_serial_r2.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_lpp_serial_r2.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405790847 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_lpp_serial_r2 " "Found entity 1: asj_fft_lpp_serial_r2" {  } { { "IFFT/synthesis/submodules/asj_fft_lpp_serial_r2.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_lpp_serial_r2.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405790847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405790847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/asj_fft_mult_add.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_mult_add.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_mult_add-syn " "Found design unit 1: asj_fft_mult_add-syn" {  } { { "IFFT/synthesis/submodules/asj_fft_mult_add.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_mult_add.vhd" 97 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405790925 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_mult_add " "Found entity 1: asj_fft_mult_add" {  } { { "IFFT/synthesis/submodules/asj_fft_mult_add.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_mult_add.vhd" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405790925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405790925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/asj_fft_m_k_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_m_k_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_m_k_counter-gen_all " "Found design unit 1: asj_fft_m_k_counter-gen_all" {  } { { "IFFT/synthesis/submodules/asj_fft_m_k_counter.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_m_k_counter.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405791021 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_m_k_counter " "Found entity 1: asj_fft_m_k_counter" {  } { { "IFFT/synthesis/submodules/asj_fft_m_k_counter.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_m_k_counter.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405791021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405791021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/asj_fft_pround.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_pround.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_pround-AROUNDPIPE_SYNTH " "Found design unit 1: asj_fft_pround-AROUNDPIPE_SYNTH" {  } { { "IFFT/synthesis/submodules/asj_fft_pround.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_pround.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405791090 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_pround " "Found entity 1: asj_fft_pround" {  } { { "IFFT/synthesis/submodules/asj_fft_pround.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_pround.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405791090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405791090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/asj_fft_sglstream.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_sglstream.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_sglstream-transform " "Found design unit 1: asj_fft_sglstream-transform" {  } { { "IFFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_sglstream.vhd" 90 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405791286 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_sglstream " "Found entity 1: asj_fft_sglstream" {  } { { "IFFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_sglstream.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405791286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405791286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/asj_fft_si_de_so_b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_si_de_so_b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_si_de_so_b-transform " "Found design unit 1: asj_fft_si_de_so_b-transform" {  } { { "IFFT/synthesis/submodules/asj_fft_si_de_so_b.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_si_de_so_b.vhd" 89 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405791450 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_si_de_so_b " "Found entity 1: asj_fft_si_de_so_b" {  } { { "IFFT/synthesis/submodules/asj_fft_si_de_so_b.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_si_de_so_b.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405791450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405791450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/asj_fft_si_de_so_bb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_si_de_so_bb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_si_de_so_bb-transform " "Found design unit 1: asj_fft_si_de_so_bb-transform" {  } { { "IFFT/synthesis/submodules/asj_fft_si_de_so_bb.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_si_de_so_bb.vhd" 90 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405791632 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_si_de_so_bb " "Found entity 1: asj_fft_si_de_so_bb" {  } { { "IFFT/synthesis/submodules/asj_fft_si_de_so_bb.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_si_de_so_bb.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405791632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405791632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/asj_fft_si_qe_so_b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_si_qe_so_b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_si_qe_so_b-transform " "Found design unit 1: asj_fft_si_qe_so_b-transform" {  } { { "IFFT/synthesis/submodules/asj_fft_si_qe_so_b.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_si_qe_so_b.vhd" 96 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405791827 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_si_qe_so_b " "Found entity 1: asj_fft_si_qe_so_b" {  } { { "IFFT/synthesis/submodules/asj_fft_si_qe_so_b.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_si_qe_so_b.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405791827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405791827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/asj_fft_si_qe_so_bb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_si_qe_so_bb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_si_qe_so_bb-transform " "Found design unit 1: asj_fft_si_qe_so_bb-transform" {  } { { "IFFT/synthesis/submodules/asj_fft_si_qe_so_bb.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_si_qe_so_bb.vhd" 97 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405792033 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_si_qe_so_bb " "Found entity 1: asj_fft_si_qe_so_bb" {  } { { "IFFT/synthesis/submodules/asj_fft_si_qe_so_bb.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_si_qe_so_bb.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405792033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405792033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/asj_fft_si_se_so_b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_si_se_so_b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_si_se_so_b-transform " "Found design unit 1: asj_fft_si_se_so_b-transform" {  } { { "IFFT/synthesis/submodules/asj_fft_si_se_so_b.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_si_se_so_b.vhd" 85 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405792191 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_si_se_so_b " "Found entity 1: asj_fft_si_se_so_b" {  } { { "IFFT/synthesis/submodules/asj_fft_si_se_so_b.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_si_se_so_b.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405792191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405792191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/asj_fft_si_se_so_bb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_si_se_so_bb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_si_se_so_bb-transform " "Found design unit 1: asj_fft_si_se_so_bb-transform" {  } { { "IFFT/synthesis/submodules/asj_fft_si_se_so_bb.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_si_se_so_bb.vhd" 88 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405792358 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_si_se_so_bb " "Found entity 1: asj_fft_si_se_so_bb" {  } { { "IFFT/synthesis/submodules/asj_fft_si_se_so_bb.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_si_se_so_bb.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405792358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405792358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/asj_fft_si_sose_so_b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_si_sose_so_b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_si_sose_so_b-transform " "Found design unit 1: asj_fft_si_sose_so_b-transform" {  } { { "IFFT/synthesis/submodules/asj_fft_si_sose_so_b.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_si_sose_so_b.vhd" 85 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405792539 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_si_sose_so_b " "Found entity 1: asj_fft_si_sose_so_b" {  } { { "IFFT/synthesis/submodules/asj_fft_si_sose_so_b.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_si_sose_so_b.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405792539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405792539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/asj_fft_tdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_tdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_tdl-syn " "Found design unit 1: asj_fft_tdl-syn" {  } { { "IFFT/synthesis/submodules/asj_fft_tdl.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_tdl.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405792605 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_tdl " "Found entity 1: asj_fft_tdl" {  } { { "IFFT/synthesis/submodules/asj_fft_tdl.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_tdl.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405792605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405792605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/asj_fft_tdl_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_tdl_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_tdl_bit-syn " "Found design unit 1: asj_fft_tdl_bit-syn" {  } { { "IFFT/synthesis/submodules/asj_fft_tdl_bit.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_tdl_bit.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405792673 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_tdl_bit " "Found entity 1: asj_fft_tdl_bit" {  } { { "IFFT/synthesis/submodules/asj_fft_tdl_bit.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_tdl_bit.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405792673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405792673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/asj_fft_tdl_bit_rst.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_tdl_bit_rst.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_tdl_bit_rst-syn " "Found design unit 1: asj_fft_tdl_bit_rst-syn" {  } { { "IFFT/synthesis/submodules/asj_fft_tdl_bit_rst.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_tdl_bit_rst.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405792741 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_tdl_bit_rst " "Found entity 1: asj_fft_tdl_bit_rst" {  } { { "IFFT/synthesis/submodules/asj_fft_tdl_bit_rst.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_tdl_bit_rst.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405792741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405792741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/asj_fft_tdl_rst.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_tdl_rst.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_tdl_rst-syn " "Found design unit 1: asj_fft_tdl_rst-syn" {  } { { "IFFT/synthesis/submodules/asj_fft_tdl_rst.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_tdl_rst.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405792809 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_tdl_rst " "Found entity 1: asj_fft_tdl_rst" {  } { { "IFFT/synthesis/submodules/asj_fft_tdl_rst.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_tdl_rst.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405792809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405792809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/asj_fft_twadgen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_twadgen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_twadgen-gen_all " "Found design unit 1: asj_fft_twadgen-gen_all" {  } { { "IFFT/synthesis/submodules/asj_fft_twadgen.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_twadgen.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405792902 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_twadgen " "Found entity 1: asj_fft_twadgen" {  } { { "IFFT/synthesis/submodules/asj_fft_twadgen.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_twadgen.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405792902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405792902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/asj_fft_twadgen_dual.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_twadgen_dual.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_twadgen_dual-gen_all " "Found design unit 1: asj_fft_twadgen_dual-gen_all" {  } { { "IFFT/synthesis/submodules/asj_fft_twadgen_dual.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_twadgen_dual.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405793027 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_twadgen_dual " "Found entity 1: asj_fft_twadgen_dual" {  } { { "IFFT/synthesis/submodules/asj_fft_twadgen_dual.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_twadgen_dual.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405793027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405793027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/asj_fft_twadsogen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_twadsogen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_twadsogen-gen_all " "Found design unit 1: asj_fft_twadsogen-gen_all" {  } { { "IFFT/synthesis/submodules/asj_fft_twadsogen.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_twadsogen.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405793130 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_twadsogen " "Found entity 1: asj_fft_twadsogen" {  } { { "IFFT/synthesis/submodules/asj_fft_twadsogen.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_twadsogen.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405793130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405793130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/asj_fft_twadsogen_q.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_twadsogen_q.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_twadsogen_q-gen_all " "Found design unit 1: asj_fft_twadsogen_q-gen_all" {  } { { "IFFT/synthesis/submodules/asj_fft_twadsogen_q.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_twadsogen_q.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405793239 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_twadsogen_q " "Found entity 1: asj_fft_twadsogen_q" {  } { { "IFFT/synthesis/submodules/asj_fft_twadsogen_q.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_twadsogen_q.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405793239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405793239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/asj_fft_twiddle_ctrl_qe.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_twiddle_ctrl_qe.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_twiddle_ctrl_qe-cnt_sw " "Found design unit 1: asj_fft_twiddle_ctrl_qe-cnt_sw" {  } { { "IFFT/synthesis/submodules/asj_fft_twiddle_ctrl_qe.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_twiddle_ctrl_qe.vhd" 86 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405793387 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_twiddle_ctrl_qe " "Found entity 1: asj_fft_twiddle_ctrl_qe" {  } { { "IFFT/synthesis/submodules/asj_fft_twiddle_ctrl_qe.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_twiddle_ctrl_qe.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405793387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405793387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/asj_fft_twid_rom_tdp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_twid_rom_tdp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_twid_rom_tdp-SYN " "Found design unit 1: asj_fft_twid_rom_tdp-SYN" {  } { { "IFFT/synthesis/submodules/asj_fft_twid_rom_tdp.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_twid_rom_tdp.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405793466 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_twid_rom_tdp " "Found entity 1: asj_fft_twid_rom_tdp" {  } { { "IFFT/synthesis/submodules/asj_fft_twid_rom_tdp.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_twid_rom_tdp.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405793466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405793466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/asj_fft_unbburst_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_unbburst_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_unbburst_ctrl-burst_sw " "Found design unit 1: asj_fft_unbburst_ctrl-burst_sw" {  } { { "IFFT/synthesis/submodules/asj_fft_unbburst_ctrl.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_unbburst_ctrl.vhd" 85 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405793536 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_unbburst_ctrl " "Found entity 1: asj_fft_unbburst_ctrl" {  } { { "IFFT/synthesis/submodules/asj_fft_unbburst_ctrl.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_unbburst_ctrl.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405793536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405793536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/asj_fft_unbburst_ctrl_de.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_unbburst_ctrl_de.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_unbburst_ctrl_de-cnt_sw " "Found design unit 1: asj_fft_unbburst_ctrl_de-cnt_sw" {  } { { "IFFT/synthesis/submodules/asj_fft_unbburst_ctrl_de.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_unbburst_ctrl_de.vhd" 94 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405793609 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_unbburst_ctrl_de " "Found entity 1: asj_fft_unbburst_ctrl_de" {  } { { "IFFT/synthesis/submodules/asj_fft_unbburst_ctrl_de.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_unbburst_ctrl_de.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405793609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405793609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/asj_fft_unbburst_ctrl_qe.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_unbburst_ctrl_qe.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_unbburst_ctrl_qe-cnt_sw " "Found design unit 1: asj_fft_unbburst_ctrl_qe-cnt_sw" {  } { { "IFFT/synthesis/submodules/asj_fft_unbburst_ctrl_qe.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_unbburst_ctrl_qe.vhd" 119 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405793690 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_unbburst_ctrl_qe " "Found entity 1: asj_fft_unbburst_ctrl_qe" {  } { { "IFFT/synthesis/submodules/asj_fft_unbburst_ctrl_qe.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_unbburst_ctrl_qe.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405793690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405793690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/asj_fft_unbburst_sose_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_unbburst_sose_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_unbburst_sose_ctrl-burst_sw " "Found design unit 1: asj_fft_unbburst_sose_ctrl-burst_sw" {  } { { "IFFT/synthesis/submodules/asj_fft_unbburst_sose_ctrl.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_unbburst_sose_ctrl.vhd" 72 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405793765 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_unbburst_sose_ctrl " "Found entity 1: asj_fft_unbburst_sose_ctrl" {  } { { "IFFT/synthesis/submodules/asj_fft_unbburst_sose_ctrl.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_unbburst_sose_ctrl.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405793765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405793765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/asj_fft_wrengen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_wrengen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_wrengen-gen_all " "Found design unit 1: asj_fft_wrengen-gen_all" {  } { { "IFFT/synthesis/submodules/asj_fft_wrengen.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_wrengen.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405793842 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_wrengen " "Found entity 1: asj_fft_wrengen" {  } { { "IFFT/synthesis/submodules/asj_fft_wrengen.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_wrengen.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405793842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405793842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/asj_fft_wrswgen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_wrswgen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_wrswgen-gen_all " "Found design unit 1: asj_fft_wrswgen-gen_all" {  } { { "IFFT/synthesis/submodules/asj_fft_wrswgen.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_wrswgen.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405793989 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_wrswgen " "Found entity 1: asj_fft_wrswgen" {  } { { "IFFT/synthesis/submodules/asj_fft_wrswgen.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_wrswgen.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405793989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405793989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/twid_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/twid_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 twid_rom-SYN " "Found design unit 1: twid_rom-SYN" {  } { { "IFFT/synthesis/submodules/twid_rom.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/twid_rom.vhd" 77 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405794062 ""} { "Info" "ISGN_ENTITY_NAME" "1 twid_rom " "Found entity 1: twid_rom" {  } { { "IFFT/synthesis/submodules/twid_rom.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/twid_rom.vhd" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405794062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405794062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/apn_fft_mult_cpx_1825.v 1 1 " "Found 1 design units, including 1 entities, in source file ifft/synthesis/submodules/apn_fft_mult_cpx_1825.v" { { "Info" "ISGN_ENTITY_NAME" "1 apn_fft_mult_cpx_1825 " "Found entity 1: apn_fft_mult_cpx_1825" {  } { { "IFFT/synthesis/submodules/apn_fft_mult_cpx_1825.v" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/apn_fft_mult_cpx_1825.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405794136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405794136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/ifft_fft_ii_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file ifft/synthesis/submodules/ifft_fft_ii_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IFFT_fft_ii_0 " "Found entity 1: IFFT_fft_ii_0" {  } { { "IFFT/synthesis/submodules/IFFT_fft_ii_0.sv" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/IFFT_fft_ii_0.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405794153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405794153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco/synthesis/nco.v 1 1 " "Found 1 design units, including 1 entities, in source file nco/synthesis/nco.v" { { "Info" "ISGN_ENTITY_NAME" "1 NCO " "Found entity 1: NCO" {  } { { "NCO/synthesis/NCO.v" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/NCO/synthesis/NCO.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405794169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405794169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco/synthesis/submodules/asj_nco_mob_rw.v 1 1 " "Found 1 design units, including 1 entities, in source file nco/synthesis/submodules/asj_nco_mob_rw.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_mob_rw " "Found entity 1: asj_nco_mob_rw" {  } { { "NCO/synthesis/submodules/asj_nco_mob_rw.v" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/NCO/synthesis/submodules/asj_nco_mob_rw.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405794311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405794311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco/synthesis/submodules/asj_nco_isdr.v 1 1 " "Found 1 design units, including 1 entities, in source file nco/synthesis/submodules/asj_nco_isdr.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_isdr " "Found entity 1: asj_nco_isdr" {  } { { "NCO/synthesis/submodules/asj_nco_isdr.v" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/NCO/synthesis/submodules/asj_nco_isdr.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405794387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405794387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco/synthesis/submodules/asj_nco_apr_dxx.v 1 1 " "Found 1 design units, including 1 entities, in source file nco/synthesis/submodules/asj_nco_apr_dxx.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_apr_dxx " "Found entity 1: asj_nco_apr_dxx" {  } { { "NCO/synthesis/submodules/asj_nco_apr_dxx.v" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/NCO/synthesis/submodules/asj_nco_apr_dxx.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405794461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405794461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco/synthesis/submodules/asj_dxx_g.v 1 1 " "Found 1 design units, including 1 entities, in source file nco/synthesis/submodules/asj_dxx_g.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_dxx_g " "Found entity 1: asj_dxx_g" {  } { { "NCO/synthesis/submodules/asj_dxx_g.v" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/NCO/synthesis/submodules/asj_dxx_g.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405794533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405794533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco/synthesis/submodules/asj_dxx.v 1 1 " "Found 1 design units, including 1 entities, in source file nco/synthesis/submodules/asj_dxx.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_dxx " "Found entity 1: asj_dxx" {  } { { "NCO/synthesis/submodules/asj_dxx.v" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/NCO/synthesis/submodules/asj_dxx.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405794604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405794604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco/synthesis/submodules/asj_gal.v 1 1 " "Found 1 design units, including 1 entities, in source file nco/synthesis/submodules/asj_gal.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_gal " "Found entity 1: asj_gal" {  } { { "NCO/synthesis/submodules/asj_gal.v" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/NCO/synthesis/submodules/asj_gal.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405794675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405794675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco/synthesis/submodules/asj_nco_as_m_cen.v 1 1 " "Found 1 design units, including 1 entities, in source file nco/synthesis/submodules/asj_nco_as_m_cen.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_as_m_cen " "Found entity 1: asj_nco_as_m_cen" {  } { { "NCO/synthesis/submodules/asj_nco_as_m_cen.v" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/NCO/synthesis/submodules/asj_nco_as_m_cen.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405794747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405794747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco/synthesis/submodules/asj_altqmcpipe.v 1 1 " "Found 1 design units, including 1 entities, in source file nco/synthesis/submodules/asj_altqmcpipe.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_altqmcpipe " "Found entity 1: asj_altqmcpipe" {  } { { "NCO/synthesis/submodules/asj_altqmcpipe.v" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/NCO/synthesis/submodules/asj_altqmcpipe.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405794818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405794818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco/synthesis/submodules/nco_nco_ii_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nco/synthesis/submodules/nco_nco_ii_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 NCO_nco_ii_0 " "Found entity 1: NCO_nco_ii_0" {  } { { "NCO/synthesis/submodules/NCO_nco_ii_0.v" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/NCO/synthesis/submodules/NCO_nco_ii_0.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405794836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405794836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/fft.v 1 1 " "Found 1 design units, including 1 entities, in source file fft/synthesis/fft.v" { { "Info" "ISGN_ENTITY_NAME" "1 FFT " "Found entity 1: FFT" {  } { { "FFT/synthesis/FFT.v" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/FFT.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405794853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405794853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_text_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file fft/synthesis/submodules/auk_dspip_text_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_text_pkg (fft) " "Found design unit 1: auk_dspip_text_pkg (fft)" {  } { { "FFT/synthesis/submodules/auk_dspip_text_pkg.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/auk_dspip_text_pkg.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405794860 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_text_pkg-body " "Found design unit 2: auk_dspip_text_pkg-body" {  } { { "FFT/synthesis/submodules/auk_dspip_text_pkg.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/auk_dspip_text_pkg.vhd" 76 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405794860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405794860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_math_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file fft/synthesis/submodules/auk_dspip_math_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_math_pkg (fft) " "Found design unit 1: auk_dspip_math_pkg (fft)" {  } { { "FFT/synthesis/submodules/auk_dspip_math_pkg.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/auk_dspip_math_pkg.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405794872 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_math_pkg-body " "Found design unit 2: auk_dspip_math_pkg-body" {  } { { "FFT/synthesis/submodules/auk_dspip_math_pkg.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/auk_dspip_math_pkg.vhd" 128 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405794872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405794872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_lib_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file fft/synthesis/submodules/auk_dspip_lib_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_lib_pkg (fft) " "Found design unit 1: auk_dspip_lib_pkg (fft)" {  } { { "FFT/synthesis/submodules/auk_dspip_lib_pkg.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/auk_dspip_lib_pkg.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405794884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405794884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_block_sink-rtl " "Found design unit 1: auk_dspip_avalon_streaming_block_sink-rtl" {  } { { "FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405794961 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_block_sink " "Found entity 1: auk_dspip_avalon_streaming_block_sink" {  } { { "FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405794961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405794961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_block_source-rtl " "Found design unit 1: auk_dspip_avalon_streaming_block_source-rtl" {  } { { "FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405795031 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_block_source " "Found entity 1: auk_dspip_avalon_streaming_block_source" {  } { { "FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405795031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405795031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_roundsat.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_roundsat.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_roundsat-beh " "Found design unit 1: auk_dspip_roundsat-beh" {  } { { "FFT/synthesis/submodules/auk_dspip_roundsat.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/auk_dspip_roundsat.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405795043 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_roundsat " "Found entity 1: auk_dspip_roundsat" {  } { { "FFT/synthesis/submodules/auk_dspip_roundsat.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/auk_dspip_roundsat.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405795043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405795043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_sink-rtl " "Found design unit 1: auk_dspip_avalon_streaming_sink-rtl" {  } { { "FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 106 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405795056 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_sink " "Found entity 1: auk_dspip_avalon_streaming_sink" {  } { { "FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405795056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405795056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_source-rtl " "Found design unit 1: auk_dspip_avalon_streaming_source-rtl" {  } { { "FFT/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" 105 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405795069 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_source " "Found entity 1: auk_dspip_avalon_streaming_source" {  } { { "FFT/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405795069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405795069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_controller-struct " "Found design unit 1: auk_dspip_avalon_streaming_controller-struct" {  } { { "FFT/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd" 80 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405795078 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_controller " "Found entity 1: auk_dspip_avalon_streaming_controller" {  } { { "FFT/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405795078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405795078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/altera_fft_dual_port_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/altera_fft_dual_port_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_fft_dual_port_ram-rtl " "Found design unit 1: altera_fft_dual_port_ram-rtl" {  } { { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405795150 ""} { "Info" "ISGN_ENTITY_NAME" "1 altera_fft_dual_port_ram " "Found entity 1: altera_fft_dual_port_ram" {  } { { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405795150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405795150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/altera_fft_dual_port_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/altera_fft_dual_port_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_fft_dual_port_rom-rtl " "Found design unit 1: altera_fft_dual_port_rom-rtl" {  } { { "FFT/synthesis/submodules/altera_fft_dual_port_rom.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/altera_fft_dual_port_rom.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405795220 ""} { "Info" "ISGN_ENTITY_NAME" "1 altera_fft_dual_port_rom " "Found entity 1: altera_fft_dual_port_rom" {  } { { "FFT/synthesis/submodules/altera_fft_dual_port_rom.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/altera_fft_dual_port_rom.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405795220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405795220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/altera_fft_mult_add.vhd 6 3 " "Found 6 design units, including 3 entities, in source file fft/synthesis/submodules/altera_fft_mult_add.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_fft_mult_add-rtl " "Found design unit 1: altera_fft_mult_add-rtl" {  } { { "FFT/synthesis/submodules/altera_fft_mult_add.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/altera_fft_mult_add.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405795314 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 altera_fft_mult_add_new-rtl " "Found design unit 2: altera_fft_mult_add_new-rtl" {  } { { "FFT/synthesis/submodules/altera_fft_mult_add.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/altera_fft_mult_add.vhd" 159 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405795314 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 altera_fft_mult_add_old-rtl " "Found design unit 3: altera_fft_mult_add_old-rtl" {  } { { "FFT/synthesis/submodules/altera_fft_mult_add.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/altera_fft_mult_add.vhd" 415 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405795314 ""} { "Info" "ISGN_ENTITY_NAME" "1 altera_fft_mult_add " "Found entity 1: altera_fft_mult_add" {  } { { "FFT/synthesis/submodules/altera_fft_mult_add.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/altera_fft_mult_add.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405795314 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_fft_mult_add_new " "Found entity 2: altera_fft_mult_add_new" {  } { { "FFT/synthesis/submodules/altera_fft_mult_add.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/altera_fft_mult_add.vhd" 140 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405795314 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_fft_mult_add_old " "Found entity 3: altera_fft_mult_add_old" {  } { { "FFT/synthesis/submodules/altera_fft_mult_add.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/altera_fft_mult_add.vhd" 396 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405795314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405795314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/altera_fft_single_port_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/altera_fft_single_port_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_fft_single_port_rom-rtl " "Found design unit 1: altera_fft_single_port_rom-rtl" {  } { { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405795379 ""} { "Info" "ISGN_ENTITY_NAME" "1 altera_fft_single_port_rom " "Found entity 1: altera_fft_single_port_rom" {  } { { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405795379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405795379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_fft_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file fft/synthesis/submodules/auk_fft_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_fft_pkg (fft) " "Found design unit 1: auk_fft_pkg (fft)" {  } { { "FFT/synthesis/submodules/auk_fft_pkg.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/auk_fft_pkg.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405795446 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_fft_pkg-body " "Found design unit 2: auk_fft_pkg-body" {  } { { "FFT/synthesis/submodules/auk_fft_pkg.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/auk_fft_pkg.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405795446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405795446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/hyper_pipeline_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file fft/synthesis/submodules/hyper_pipeline_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 hyper_pipeline_interface " "Found entity 1: hyper_pipeline_interface" {  } { { "FFT/synthesis/submodules/hyper_pipeline_interface.v" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/hyper_pipeline_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405795517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405795517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/counter_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file fft/synthesis/submodules/counter_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter_module " "Found entity 1: counter_module" {  } { { "FFT/synthesis/submodules/counter_module.sv" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/counter_module.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405795598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405795598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/fft_pack.vhd 2 0 " "Found 2 design units, including 0 entities, in source file fft/synthesis/submodules/fft_pack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fft_pack (fft) " "Found design unit 1: fft_pack (fft)" {  } { { "FFT/synthesis/submodules/fft_pack.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/fft_pack.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405795766 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 fft_pack-body " "Found design unit 2: fft_pack-body" {  } { { "FFT/synthesis/submodules/fft_pack.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/fft_pack.vhd" 2136 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405795766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405795766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/apn_fft_cmult_cpx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/apn_fft_cmult_cpx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 apn_fft_cmult_cpx-model " "Found design unit 1: apn_fft_cmult_cpx-model" {  } { { "FFT/synthesis/submodules/apn_fft_cmult_cpx.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/apn_fft_cmult_cpx.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405795831 ""} { "Info" "ISGN_ENTITY_NAME" "1 apn_fft_cmult_cpx " "Found entity 1: apn_fft_cmult_cpx" {  } { { "FFT/synthesis/submodules/apn_fft_cmult_cpx.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/apn_fft_cmult_cpx.vhd" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405795831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405795831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/apn_fft_cmult_cpx2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/apn_fft_cmult_cpx2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 apn_fft_cmult_cpx2-model " "Found design unit 1: apn_fft_cmult_cpx2-model" {  } { { "FFT/synthesis/submodules/apn_fft_cmult_cpx2.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/apn_fft_cmult_cpx2.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405795897 ""} { "Info" "ISGN_ENTITY_NAME" "1 apn_fft_cmult_cpx2 " "Found entity 1: apn_fft_cmult_cpx2" {  } { { "FFT/synthesis/submodules/apn_fft_cmult_cpx2.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/apn_fft_cmult_cpx2.vhd" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405795897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405795897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/apn_fft_mult_can.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/apn_fft_mult_can.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 apn_fft_mult_can-rtl " "Found design unit 1: apn_fft_mult_can-rtl" {  } { { "FFT/synthesis/submodules/apn_fft_mult_can.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/apn_fft_mult_can.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405795964 ""} { "Info" "ISGN_ENTITY_NAME" "1 apn_fft_mult_can " "Found entity 1: apn_fft_mult_can" {  } { { "FFT/synthesis/submodules/apn_fft_mult_can.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/apn_fft_mult_can.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405795964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405795964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/apn_fft_mult_cpx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/apn_fft_mult_cpx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 apn_fft_mult_cpx-rtl " "Found design unit 1: apn_fft_mult_cpx-rtl" {  } { { "FFT/synthesis/submodules/apn_fft_mult_cpx.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/apn_fft_mult_cpx.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405796026 ""} { "Info" "ISGN_ENTITY_NAME" "1 apn_fft_mult_cpx " "Found entity 1: apn_fft_mult_cpx" {  } { { "FFT/synthesis/submodules/apn_fft_mult_cpx.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/apn_fft_mult_cpx.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405796026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405796026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_1dp_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_1dp_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_1dp_ram-syn " "Found design unit 1: asj_fft_1dp_ram-syn" {  } { { "FFT/synthesis/submodules/asj_fft_1dp_ram.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_1dp_ram.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405796093 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_1dp_ram " "Found entity 1: asj_fft_1dp_ram" {  } { { "FFT/synthesis/submodules/asj_fft_1dp_ram.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_1dp_ram.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405796093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405796093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_1tdp_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_1tdp_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_1tdp_rom-syn " "Found design unit 1: asj_fft_1tdp_rom-syn" {  } { { "FFT/synthesis/submodules/asj_fft_1tdp_rom.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_1tdp_rom.vhd" 69 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405796159 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_1tdp_rom " "Found entity 1: asj_fft_1tdp_rom" {  } { { "FFT/synthesis/submodules/asj_fft_1tdp_rom.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_1tdp_rom.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405796159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405796159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_3dp_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_3dp_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_3dp_rom-syn " "Found design unit 1: asj_fft_3dp_rom-syn" {  } { { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 73 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405796233 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_3dp_rom " "Found entity 1: asj_fft_3dp_rom" {  } { { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405796233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405796233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_3pi_mram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_3pi_mram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_3pi_mram-syn " "Found design unit 1: asj_fft_3pi_mram-syn" {  } { { "FFT/synthesis/submodules/asj_fft_3pi_mram.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_3pi_mram.vhd" 100 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405796314 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_3pi_mram " "Found entity 1: asj_fft_3pi_mram" {  } { { "FFT/synthesis/submodules/asj_fft_3pi_mram.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_3pi_mram.vhd" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405796314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405796314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_3tdp_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_3tdp_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_3tdp_rom-syn " "Found design unit 1: asj_fft_3tdp_rom-syn" {  } { { "FFT/synthesis/submodules/asj_fft_3tdp_rom.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_3tdp_rom.vhd" 87 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405796396 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_3tdp_rom " "Found entity 1: asj_fft_3tdp_rom" {  } { { "FFT/synthesis/submodules/asj_fft_3tdp_rom.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_3tdp_rom.vhd" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405796396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405796396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_4dp_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_4dp_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_4dp_ram-syn " "Found design unit 1: asj_fft_4dp_ram-syn" {  } { { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405796464 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_4dp_ram " "Found entity 1: asj_fft_4dp_ram" {  } { { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405796464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405796464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_6tdp_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_6tdp_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_6tdp_rom-syn " "Found design unit 1: asj_fft_6tdp_rom-syn" {  } { { "FFT/synthesis/submodules/asj_fft_6tdp_rom.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_6tdp_rom.vhd" 96 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405796570 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_6tdp_rom " "Found entity 1: asj_fft_6tdp_rom" {  } { { "FFT/synthesis/submodules/asj_fft_6tdp_rom.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_6tdp_rom.vhd" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405796570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405796570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_alt_shift_tdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_alt_shift_tdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_alt_shift_tdl-SYN " "Found design unit 1: asj_fft_alt_shift_tdl-SYN" {  } { { "FFT/synthesis/submodules/asj_fft_alt_shift_tdl.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_alt_shift_tdl.vhd" 100 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405796639 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_alt_shift_tdl " "Found entity 1: asj_fft_alt_shift_tdl" {  } { { "FFT/synthesis/submodules/asj_fft_alt_shift_tdl.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_alt_shift_tdl.vhd" 82 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405796639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405796639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_bfp_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_bfp_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_bfp_ctrl-syn " "Found design unit 1: asj_fft_bfp_ctrl-syn" {  } { { "FFT/synthesis/submodules/asj_fft_bfp_ctrl.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_bfp_ctrl.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405796737 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_bfp_ctrl " "Found entity 1: asj_fft_bfp_ctrl" {  } { { "FFT/synthesis/submodules/asj_fft_bfp_ctrl.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_bfp_ctrl.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405796737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405796737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_bfp_i.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_bfp_i.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_bfp_i-input_bfp " "Found design unit 1: asj_fft_bfp_i-input_bfp" {  } { { "FFT/synthesis/submodules/asj_fft_bfp_i.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_bfp_i.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405796810 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_bfp_i " "Found entity 1: asj_fft_bfp_i" {  } { { "FFT/synthesis/submodules/asj_fft_bfp_i.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_bfp_i.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405796810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405796810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_bfp_i_1pt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_bfp_i_1pt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_bfp_i_1pt-input_bfp " "Found design unit 1: asj_fft_bfp_i_1pt-input_bfp" {  } { { "FFT/synthesis/submodules/asj_fft_bfp_i_1pt.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_bfp_i_1pt.vhd" 69 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405796881 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_bfp_i_1pt " "Found entity 1: asj_fft_bfp_i_1pt" {  } { { "FFT/synthesis/submodules/asj_fft_bfp_i_1pt.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_bfp_i_1pt.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405796881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405796881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_bfp_o.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_bfp_o.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_bfp_o-output_bfp " "Found design unit 1: asj_fft_bfp_o-output_bfp" {  } { { "FFT/synthesis/submodules/asj_fft_bfp_o.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_bfp_o.vhd" 76 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405797003 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_bfp_o " "Found entity 1: asj_fft_bfp_o" {  } { { "FFT/synthesis/submodules/asj_fft_bfp_o.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_bfp_o.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405797003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405797003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_bfp_o_1pt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_bfp_o_1pt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_bfp_o_1pt-output_bfp " "Found design unit 1: asj_fft_bfp_o_1pt-output_bfp" {  } { { "FFT/synthesis/submodules/asj_fft_bfp_o_1pt.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_bfp_o_1pt.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405797081 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_bfp_o_1pt " "Found entity 1: asj_fft_bfp_o_1pt" {  } { { "FFT/synthesis/submodules/asj_fft_bfp_o_1pt.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_bfp_o_1pt.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405797081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405797081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_burst_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_burst_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_burst_ctrl-burst_sw " "Found design unit 1: asj_fft_burst_ctrl-burst_sw" {  } { { "FFT/synthesis/submodules/asj_fft_burst_ctrl.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_burst_ctrl.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405797154 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_burst_ctrl " "Found entity 1: asj_fft_burst_ctrl" {  } { { "FFT/synthesis/submodules/asj_fft_burst_ctrl.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_burst_ctrl.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405797154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405797154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_burst_ctrl_de.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_burst_ctrl_de.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_burst_ctrl_de-cnt_sw " "Found design unit 1: asj_fft_burst_ctrl_de-cnt_sw" {  } { { "FFT/synthesis/submodules/asj_fft_burst_ctrl_de.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_burst_ctrl_de.vhd" 101 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405797228 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_burst_ctrl_de " "Found entity 1: asj_fft_burst_ctrl_de" {  } { { "FFT/synthesis/submodules/asj_fft_burst_ctrl_de.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_burst_ctrl_de.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405797228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405797228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_burst_ctrl_qe.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_burst_ctrl_qe.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_burst_ctrl_qe-cnt_sw " "Found design unit 1: asj_fft_burst_ctrl_qe-cnt_sw" {  } { { "FFT/synthesis/submodules/asj_fft_burst_ctrl_qe.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_burst_ctrl_qe.vhd" 126 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405797316 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_burst_ctrl_qe " "Found entity 1: asj_fft_burst_ctrl_qe" {  } { { "FFT/synthesis/submodules/asj_fft_burst_ctrl_qe.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_burst_ctrl_qe.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405797316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405797316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_cmult_can.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_cmult_can.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_cmult_can-model " "Found design unit 1: asj_fft_cmult_can-model" {  } { { "FFT/synthesis/submodules/asj_fft_cmult_can.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_cmult_can.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405797405 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_cmult_can " "Found entity 1: asj_fft_cmult_can" {  } { { "FFT/synthesis/submodules/asj_fft_cmult_can.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_cmult_can.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405797405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405797405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_cmult_std.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_cmult_std.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_cmult_std-model " "Found design unit 1: asj_fft_cmult_std-model" {  } { { "FFT/synthesis/submodules/asj_fft_cmult_std.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_cmult_std.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405797513 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_cmult_std " "Found entity 1: asj_fft_cmult_std" {  } { { "FFT/synthesis/submodules/asj_fft_cmult_std.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_cmult_std.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405797513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405797513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_cnt_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_cnt_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_cnt_ctrl-cnt_sw " "Found design unit 1: asj_fft_cnt_ctrl-cnt_sw" {  } { { "FFT/synthesis/submodules/asj_fft_cnt_ctrl.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_cnt_ctrl.vhd" 86 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405797582 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_cnt_ctrl " "Found entity 1: asj_fft_cnt_ctrl" {  } { { "FFT/synthesis/submodules/asj_fft_cnt_ctrl.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_cnt_ctrl.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405797582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405797582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_cnt_ctrl_de.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_cnt_ctrl_de.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_cnt_ctrl_de-cnt_sw " "Found design unit 1: asj_fft_cnt_ctrl_de-cnt_sw" {  } { { "FFT/synthesis/submodules/asj_fft_cnt_ctrl_de.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_cnt_ctrl_de.vhd" 98 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405797655 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_cnt_ctrl_de " "Found entity 1: asj_fft_cnt_ctrl_de" {  } { { "FFT/synthesis/submodules/asj_fft_cnt_ctrl_de.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_cnt_ctrl_de.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405797655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405797655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_cxb_addr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_cxb_addr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_cxb_addr-syn " "Found design unit 1: asj_fft_cxb_addr-syn" {  } { { "FFT/synthesis/submodules/asj_fft_cxb_addr.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_cxb_addr.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405797725 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_cxb_addr " "Found entity 1: asj_fft_cxb_addr" {  } { { "FFT/synthesis/submodules/asj_fft_cxb_addr.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_cxb_addr.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405797725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405797725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_cxb_data.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_cxb_data.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_cxb_data-syn " "Found design unit 1: asj_fft_cxb_data-syn" {  } { { "FFT/synthesis/submodules/asj_fft_cxb_data.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_cxb_data.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405797799 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_cxb_data " "Found entity 1: asj_fft_cxb_data" {  } { { "FFT/synthesis/submodules/asj_fft_cxb_data.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_cxb_data.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405797799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405797799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_cxb_data_mram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_cxb_data_mram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_cxb_data_mram-syn " "Found design unit 1: asj_fft_cxb_data_mram-syn" {  } { { "FFT/synthesis/submodules/asj_fft_cxb_data_mram.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_cxb_data_mram.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405797867 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_cxb_data_mram " "Found entity 1: asj_fft_cxb_data_mram" {  } { { "FFT/synthesis/submodules/asj_fft_cxb_data_mram.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_cxb_data_mram.vhd" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405797867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405797867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_cxb_data_r.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_cxb_data_r.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_cxb_data_r-syn " "Found design unit 1: asj_fft_cxb_data_r-syn" {  } { { "FFT/synthesis/submodules/asj_fft_cxb_data_r.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_cxb_data_r.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405797947 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_cxb_data_r " "Found entity 1: asj_fft_cxb_data_r" {  } { { "FFT/synthesis/submodules/asj_fft_cxb_data_r.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_cxb_data_r.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405797947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405797947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_dataadgen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_dataadgen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_dataadgen-gen_all " "Found design unit 1: asj_fft_dataadgen-gen_all" {  } { { "FFT/synthesis/submodules/asj_fft_dataadgen.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_dataadgen.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405798236 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_dataadgen " "Found entity 1: asj_fft_dataadgen" {  } { { "FFT/synthesis/submodules/asj_fft_dataadgen.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_dataadgen.vhd" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405798236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405798236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_data_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_data_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_data_ram-SYN " "Found design unit 1: asj_fft_data_ram-SYN" {  } { { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405798309 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_data_ram " "Found entity 1: asj_fft_data_ram" {  } { { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405798309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405798309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_data_ram_dp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_data_ram_dp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_data_ram_dp-SYN " "Found design unit 1: asj_fft_data_ram_dp-SYN" {  } { { "FFT/synthesis/submodules/asj_fft_data_ram_dp.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_data_ram_dp.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405798385 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_data_ram_dp " "Found entity 1: asj_fft_data_ram_dp" {  } { { "FFT/synthesis/submodules/asj_fft_data_ram_dp.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_data_ram_dp.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405798385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405798385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_dft_bfp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_dft_bfp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_dft_bfp-dft_r4 " "Found design unit 1: asj_fft_dft_bfp-dft_r4" {  } { { "FFT/synthesis/submodules/asj_fft_dft_bfp.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_dft_bfp.vhd" 95 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405798504 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_dft_bfp " "Found entity 1: asj_fft_dft_bfp" {  } { { "FFT/synthesis/submodules/asj_fft_dft_bfp.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_dft_bfp.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405798504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405798504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_dft_bfp_sgl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_dft_bfp_sgl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_dft_bfp_sgl-dft_r4 " "Found design unit 1: asj_fft_dft_bfp_sgl-dft_r4" {  } { { "FFT/synthesis/submodules/asj_fft_dft_bfp_sgl.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_dft_bfp_sgl.vhd" 80 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405798625 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_dft_bfp_sgl " "Found entity 1: asj_fft_dft_bfp_sgl" {  } { { "FFT/synthesis/submodules/asj_fft_dft_bfp_sgl.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_dft_bfp_sgl.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405798625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405798625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_dpi_mram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_dpi_mram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_dpi_mram-syn " "Found design unit 1: asj_fft_dpi_mram-syn" {  } { { "FFT/synthesis/submodules/asj_fft_dpi_mram.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_dpi_mram.vhd" 98 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405798703 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_dpi_mram " "Found entity 1: asj_fft_dpi_mram" {  } { { "FFT/synthesis/submodules/asj_fft_dpi_mram.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_dpi_mram.vhd" 76 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405798703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405798703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_dp_mram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_dp_mram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_dp_mram-syn " "Found design unit 1: asj_fft_dp_mram-syn" {  } { { "FFT/synthesis/submodules/asj_fft_dp_mram.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_dp_mram.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405798779 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_dp_mram " "Found entity 1: asj_fft_dp_mram" {  } { { "FFT/synthesis/submodules/asj_fft_dp_mram.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_dp_mram.vhd" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405798779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405798779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_dualstream.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_dualstream.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_dualstream-transform " "Found design unit 1: asj_fft_dualstream-transform" {  } { { "FFT/synthesis/submodules/asj_fft_dualstream.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_dualstream.vhd" 88 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405798981 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_dualstream " "Found entity 1: asj_fft_dualstream" {  } { { "FFT/synthesis/submodules/asj_fft_dualstream.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_dualstream.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405798981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405798981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_in_write_sgl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_in_write_sgl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_in_write_sgl-writer " "Found design unit 1: asj_fft_in_write_sgl-writer" {  } { { "FFT/synthesis/submodules/asj_fft_in_write_sgl.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_in_write_sgl.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405799110 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_in_write_sgl " "Found entity 1: asj_fft_in_write_sgl" {  } { { "FFT/synthesis/submodules/asj_fft_in_write_sgl.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_in_write_sgl.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405799110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405799110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_lcm_mult.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_lcm_mult.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_lcm_mult-mult " "Found design unit 1: asj_fft_lcm_mult-mult" {  } { { "FFT/synthesis/submodules/asj_fft_lcm_mult.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_lcm_mult.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405799188 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_lcm_mult " "Found entity 1: asj_fft_lcm_mult" {  } { { "FFT/synthesis/submodules/asj_fft_lcm_mult.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_lcm_mult.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405799188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405799188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_lcm_mult_2m.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_lcm_mult_2m.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_lcm_mult_2m-mult " "Found design unit 1: asj_fft_lcm_mult_2m-mult" {  } { { "FFT/synthesis/submodules/asj_fft_lcm_mult_2m.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_lcm_mult_2m.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405799257 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_lcm_mult_2m " "Found entity 1: asj_fft_lcm_mult_2m" {  } { { "FFT/synthesis/submodules/asj_fft_lcm_mult_2m.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_lcm_mult_2m.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405799257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405799257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_lpp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_lpp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_lpp-dft " "Found design unit 1: asj_fft_lpp-dft" {  } { { "FFT/synthesis/submodules/asj_fft_lpp.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_lpp.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405799337 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_lpp " "Found entity 1: asj_fft_lpp" {  } { { "FFT/synthesis/submodules/asj_fft_lpp.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_lpp.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405799337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405799337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_lpprdadgen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_lpprdadgen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_lpprdadgen-gen_all " "Found design unit 1: asj_fft_lpprdadgen-gen_all" {  } { { "FFT/synthesis/submodules/asj_fft_lpprdadgen.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_lpprdadgen.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405799434 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_lpprdadgen " "Found entity 1: asj_fft_lpprdadgen" {  } { { "FFT/synthesis/submodules/asj_fft_lpprdadgen.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_lpprdadgen.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405799434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405799434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_lpprdadr2gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_lpprdadr2gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_lpprdadr2gen-gen_all " "Found design unit 1: asj_fft_lpprdadr2gen-gen_all" {  } { { "FFT/synthesis/submodules/asj_fft_lpprdadr2gen.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_lpprdadr2gen.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405799539 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_lpprdadr2gen " "Found entity 1: asj_fft_lpprdadr2gen" {  } { { "FFT/synthesis/submodules/asj_fft_lpprdadr2gen.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_lpprdadr2gen.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405799539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405799539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_lpp_serial.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_lpp_serial.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_lpp_serial-lp " "Found design unit 1: asj_fft_lpp_serial-lp" {  } { { "FFT/synthesis/submodules/asj_fft_lpp_serial.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_lpp_serial.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405799625 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_lpp_serial " "Found entity 1: asj_fft_lpp_serial" {  } { { "FFT/synthesis/submodules/asj_fft_lpp_serial.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_lpp_serial.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405799625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405799625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_lpp_serial_r2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_lpp_serial_r2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_lpp_serial_r2-lp " "Found design unit 1: asj_fft_lpp_serial_r2-lp" {  } { { "FFT/synthesis/submodules/asj_fft_lpp_serial_r2.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_lpp_serial_r2.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405799705 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_lpp_serial_r2 " "Found entity 1: asj_fft_lpp_serial_r2" {  } { { "FFT/synthesis/submodules/asj_fft_lpp_serial_r2.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_lpp_serial_r2.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405799705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405799705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_mult_add.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_mult_add.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_mult_add-syn " "Found design unit 1: asj_fft_mult_add-syn" {  } { { "FFT/synthesis/submodules/asj_fft_mult_add.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_mult_add.vhd" 97 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405799784 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_mult_add " "Found entity 1: asj_fft_mult_add" {  } { { "FFT/synthesis/submodules/asj_fft_mult_add.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_mult_add.vhd" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405799784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405799784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_m_k_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_m_k_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_m_k_counter-gen_all " "Found design unit 1: asj_fft_m_k_counter-gen_all" {  } { { "FFT/synthesis/submodules/asj_fft_m_k_counter.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_m_k_counter.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405799877 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_m_k_counter " "Found entity 1: asj_fft_m_k_counter" {  } { { "FFT/synthesis/submodules/asj_fft_m_k_counter.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_m_k_counter.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405799877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405799877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_pround.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_pround.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_pround-AROUNDPIPE_SYNTH " "Found design unit 1: asj_fft_pround-AROUNDPIPE_SYNTH" {  } { { "FFT/synthesis/submodules/asj_fft_pround.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_pround.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405799948 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_pround " "Found entity 1: asj_fft_pround" {  } { { "FFT/synthesis/submodules/asj_fft_pround.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_pround.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405799948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405799948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_sglstream.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_sglstream.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_sglstream-transform " "Found design unit 1: asj_fft_sglstream-transform" {  } { { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 90 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405800143 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_sglstream " "Found entity 1: asj_fft_sglstream" {  } { { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405800143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405800143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_si_de_so_b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_si_de_so_b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_si_de_so_b-transform " "Found design unit 1: asj_fft_si_de_so_b-transform" {  } { { "FFT/synthesis/submodules/asj_fft_si_de_so_b.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_si_de_so_b.vhd" 89 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405800306 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_si_de_so_b " "Found entity 1: asj_fft_si_de_so_b" {  } { { "FFT/synthesis/submodules/asj_fft_si_de_so_b.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_si_de_so_b.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405800306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405800306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_si_de_so_bb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_si_de_so_bb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_si_de_so_bb-transform " "Found design unit 1: asj_fft_si_de_so_bb-transform" {  } { { "FFT/synthesis/submodules/asj_fft_si_de_so_bb.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_si_de_so_bb.vhd" 90 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405800490 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_si_de_so_bb " "Found entity 1: asj_fft_si_de_so_bb" {  } { { "FFT/synthesis/submodules/asj_fft_si_de_so_bb.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_si_de_so_bb.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405800490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405800490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_si_qe_so_b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_si_qe_so_b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_si_qe_so_b-transform " "Found design unit 1: asj_fft_si_qe_so_b-transform" {  } { { "FFT/synthesis/submodules/asj_fft_si_qe_so_b.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_si_qe_so_b.vhd" 96 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405800683 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_si_qe_so_b " "Found entity 1: asj_fft_si_qe_so_b" {  } { { "FFT/synthesis/submodules/asj_fft_si_qe_so_b.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_si_qe_so_b.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405800683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405800683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_si_qe_so_bb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_si_qe_so_bb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_si_qe_so_bb-transform " "Found design unit 1: asj_fft_si_qe_so_bb-transform" {  } { { "FFT/synthesis/submodules/asj_fft_si_qe_so_bb.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_si_qe_so_bb.vhd" 97 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405800889 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_si_qe_so_bb " "Found entity 1: asj_fft_si_qe_so_bb" {  } { { "FFT/synthesis/submodules/asj_fft_si_qe_so_bb.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_si_qe_so_bb.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405800889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405800889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_si_se_so_b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_si_se_so_b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_si_se_so_b-transform " "Found design unit 1: asj_fft_si_se_so_b-transform" {  } { { "FFT/synthesis/submodules/asj_fft_si_se_so_b.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_si_se_so_b.vhd" 85 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405801043 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_si_se_so_b " "Found entity 1: asj_fft_si_se_so_b" {  } { { "FFT/synthesis/submodules/asj_fft_si_se_so_b.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_si_se_so_b.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405801043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405801043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_si_se_so_bb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_si_se_so_bb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_si_se_so_bb-transform " "Found design unit 1: asj_fft_si_se_so_bb-transform" {  } { { "FFT/synthesis/submodules/asj_fft_si_se_so_bb.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_si_se_so_bb.vhd" 88 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405801213 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_si_se_so_bb " "Found entity 1: asj_fft_si_se_so_bb" {  } { { "FFT/synthesis/submodules/asj_fft_si_se_so_bb.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_si_se_so_bb.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405801213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405801213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_si_sose_so_b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_si_sose_so_b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_si_sose_so_b-transform " "Found design unit 1: asj_fft_si_sose_so_b-transform" {  } { { "FFT/synthesis/submodules/asj_fft_si_sose_so_b.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_si_sose_so_b.vhd" 85 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405801388 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_si_sose_so_b " "Found entity 1: asj_fft_si_sose_so_b" {  } { { "FFT/synthesis/submodules/asj_fft_si_sose_so_b.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_si_sose_so_b.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405801388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405801388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_tdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_tdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_tdl-syn " "Found design unit 1: asj_fft_tdl-syn" {  } { { "FFT/synthesis/submodules/asj_fft_tdl.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_tdl.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405801459 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_tdl " "Found entity 1: asj_fft_tdl" {  } { { "FFT/synthesis/submodules/asj_fft_tdl.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_tdl.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405801459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405801459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_tdl_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_tdl_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_tdl_bit-syn " "Found design unit 1: asj_fft_tdl_bit-syn" {  } { { "FFT/synthesis/submodules/asj_fft_tdl_bit.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_tdl_bit.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405801526 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_tdl_bit " "Found entity 1: asj_fft_tdl_bit" {  } { { "FFT/synthesis/submodules/asj_fft_tdl_bit.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_tdl_bit.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405801526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405801526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_tdl_bit_rst.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_tdl_bit_rst.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_tdl_bit_rst-syn " "Found design unit 1: asj_fft_tdl_bit_rst-syn" {  } { { "FFT/synthesis/submodules/asj_fft_tdl_bit_rst.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_tdl_bit_rst.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405801590 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_tdl_bit_rst " "Found entity 1: asj_fft_tdl_bit_rst" {  } { { "FFT/synthesis/submodules/asj_fft_tdl_bit_rst.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_tdl_bit_rst.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405801590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405801590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_tdl_rst.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_tdl_rst.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_tdl_rst-syn " "Found design unit 1: asj_fft_tdl_rst-syn" {  } { { "FFT/synthesis/submodules/asj_fft_tdl_rst.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_tdl_rst.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405801654 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_tdl_rst " "Found entity 1: asj_fft_tdl_rst" {  } { { "FFT/synthesis/submodules/asj_fft_tdl_rst.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_tdl_rst.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405801654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405801654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_twadgen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_twadgen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_twadgen-gen_all " "Found design unit 1: asj_fft_twadgen-gen_all" {  } { { "FFT/synthesis/submodules/asj_fft_twadgen.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_twadgen.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405801752 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_twadgen " "Found entity 1: asj_fft_twadgen" {  } { { "FFT/synthesis/submodules/asj_fft_twadgen.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_twadgen.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405801752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405801752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_twadgen_dual.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_twadgen_dual.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_twadgen_dual-gen_all " "Found design unit 1: asj_fft_twadgen_dual-gen_all" {  } { { "FFT/synthesis/submodules/asj_fft_twadgen_dual.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_twadgen_dual.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405801877 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_twadgen_dual " "Found entity 1: asj_fft_twadgen_dual" {  } { { "FFT/synthesis/submodules/asj_fft_twadgen_dual.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_twadgen_dual.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405801877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405801877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_twadsogen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_twadsogen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_twadsogen-gen_all " "Found design unit 1: asj_fft_twadsogen-gen_all" {  } { { "FFT/synthesis/submodules/asj_fft_twadsogen.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_twadsogen.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405801982 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_twadsogen " "Found entity 1: asj_fft_twadsogen" {  } { { "FFT/synthesis/submodules/asj_fft_twadsogen.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_twadsogen.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405801982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405801982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_twadsogen_q.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_twadsogen_q.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_twadsogen_q-gen_all " "Found design unit 1: asj_fft_twadsogen_q-gen_all" {  } { { "FFT/synthesis/submodules/asj_fft_twadsogen_q.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_twadsogen_q.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405802092 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_twadsogen_q " "Found entity 1: asj_fft_twadsogen_q" {  } { { "FFT/synthesis/submodules/asj_fft_twadsogen_q.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_twadsogen_q.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405802092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405802092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_twiddle_ctrl_qe.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_twiddle_ctrl_qe.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_twiddle_ctrl_qe-cnt_sw " "Found design unit 1: asj_fft_twiddle_ctrl_qe-cnt_sw" {  } { { "FFT/synthesis/submodules/asj_fft_twiddle_ctrl_qe.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_twiddle_ctrl_qe.vhd" 86 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405802235 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_twiddle_ctrl_qe " "Found entity 1: asj_fft_twiddle_ctrl_qe" {  } { { "FFT/synthesis/submodules/asj_fft_twiddle_ctrl_qe.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_twiddle_ctrl_qe.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405802235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405802235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_twid_rom_tdp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_twid_rom_tdp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_twid_rom_tdp-SYN " "Found design unit 1: asj_fft_twid_rom_tdp-SYN" {  } { { "FFT/synthesis/submodules/asj_fft_twid_rom_tdp.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_twid_rom_tdp.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405802308 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_twid_rom_tdp " "Found entity 1: asj_fft_twid_rom_tdp" {  } { { "FFT/synthesis/submodules/asj_fft_twid_rom_tdp.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_twid_rom_tdp.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405802308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405802308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_unbburst_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_unbburst_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_unbburst_ctrl-burst_sw " "Found design unit 1: asj_fft_unbburst_ctrl-burst_sw" {  } { { "FFT/synthesis/submodules/asj_fft_unbburst_ctrl.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_unbburst_ctrl.vhd" 85 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405802376 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_unbburst_ctrl " "Found entity 1: asj_fft_unbburst_ctrl" {  } { { "FFT/synthesis/submodules/asj_fft_unbburst_ctrl.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_unbburst_ctrl.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405802376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405802376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_unbburst_ctrl_de.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_unbburst_ctrl_de.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_unbburst_ctrl_de-cnt_sw " "Found design unit 1: asj_fft_unbburst_ctrl_de-cnt_sw" {  } { { "FFT/synthesis/submodules/asj_fft_unbburst_ctrl_de.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_unbburst_ctrl_de.vhd" 94 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405802452 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_unbburst_ctrl_de " "Found entity 1: asj_fft_unbburst_ctrl_de" {  } { { "FFT/synthesis/submodules/asj_fft_unbburst_ctrl_de.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_unbburst_ctrl_de.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405802452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405802452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_unbburst_ctrl_qe.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_unbburst_ctrl_qe.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_unbburst_ctrl_qe-cnt_sw " "Found design unit 1: asj_fft_unbburst_ctrl_qe-cnt_sw" {  } { { "FFT/synthesis/submodules/asj_fft_unbburst_ctrl_qe.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_unbburst_ctrl_qe.vhd" 119 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405802535 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_unbburst_ctrl_qe " "Found entity 1: asj_fft_unbburst_ctrl_qe" {  } { { "FFT/synthesis/submodules/asj_fft_unbburst_ctrl_qe.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_unbburst_ctrl_qe.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405802535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405802535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_unbburst_sose_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_unbburst_sose_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_unbburst_sose_ctrl-burst_sw " "Found design unit 1: asj_fft_unbburst_sose_ctrl-burst_sw" {  } { { "FFT/synthesis/submodules/asj_fft_unbburst_sose_ctrl.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_unbburst_sose_ctrl.vhd" 72 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405802608 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_unbburst_sose_ctrl " "Found entity 1: asj_fft_unbburst_sose_ctrl" {  } { { "FFT/synthesis/submodules/asj_fft_unbburst_sose_ctrl.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_unbburst_sose_ctrl.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405802608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405802608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_wrengen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_wrengen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_wrengen-gen_all " "Found design unit 1: asj_fft_wrengen-gen_all" {  } { { "FFT/synthesis/submodules/asj_fft_wrengen.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_wrengen.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405802690 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_wrengen " "Found entity 1: asj_fft_wrengen" {  } { { "FFT/synthesis/submodules/asj_fft_wrengen.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_wrengen.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405802690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405802690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_wrswgen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_wrswgen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_wrswgen-gen_all " "Found design unit 1: asj_fft_wrswgen-gen_all" {  } { { "FFT/synthesis/submodules/asj_fft_wrswgen.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_wrswgen.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405802838 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_wrswgen " "Found entity 1: asj_fft_wrswgen" {  } { { "FFT/synthesis/submodules/asj_fft_wrswgen.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_wrswgen.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405802838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405802838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/twid_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/twid_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 twid_rom-SYN " "Found design unit 1: twid_rom-SYN" {  } { { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/twid_rom.vhd" 77 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405802911 ""} { "Info" "ISGN_ENTITY_NAME" "1 twid_rom " "Found entity 1: twid_rom" {  } { { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/twid_rom.vhd" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405802911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405802911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/apn_fft_mult_cpx_1825.v 1 1 " "Found 1 design units, including 1 entities, in source file fft/synthesis/submodules/apn_fft_mult_cpx_1825.v" { { "Info" "ISGN_ENTITY_NAME" "1 apn_fft_mult_cpx_1825 " "Found entity 1: apn_fft_mult_cpx_1825" {  } { { "FFT/synthesis/submodules/apn_fft_mult_cpx_1825.v" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/apn_fft_mult_cpx_1825.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405802986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405802986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/fft_fft_ii_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file fft/synthesis/submodules/fft_fft_ii_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FFT_fft_ii_0 " "Found entity 1: FFT_fft_ii_0" {  } { { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405803008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405803008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.v" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405803032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405803032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_module.v 1 1 " "Found 1 design units, including 1 entities, in source file fft_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 FFT_Module " "Found entity 1: FFT_Module" {  } { { "FFT_Module.v" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT_Module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405803062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405803062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file fft_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 FFT_Controller " "Found entity 1: FFT_Controller" {  } { { "FFT_Controller.v" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405803089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405803089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_8bits.v 1 1 " "Found 1 design units, including 1 entities, in source file counter_8bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counter_8bits " "Found entity 1: Counter_8bits" {  } { { "Counter_8bits.v" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/Counter_8bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405803118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405803118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg8bits.v 1 1 " "Found 1 design units, including 1 entities, in source file reg8bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reg8bits " "Found entity 1: Reg8bits" {  } { { "Reg8bits.v" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/Reg8bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405803147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405803147 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "RegLoadSel.v(46) " "Verilog HDL warning at RegLoadSel.v(46): extended using \"x\" or \"z\"" {  } { { "RegLoadSel.v" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/RegLoadSel.v" 46 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1701405803161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regloadsel.v 1 1 " "Found 1 design units, including 1 entities, in source file regloadsel.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegLoadSel " "Found entity 1: RegLoadSel" {  } { { "RegLoadSel.v" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/RegLoadSel.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405803181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405803181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL.v" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/PLL.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405803197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405803197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll/pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_0002 " "Found entity 1: PLL_0002" {  } { { "PLL/PLL_0002.v" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/PLL/PLL_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405803220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405803220 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "load_sel_controller.v(20) " "Verilog HDL information at load_sel_controller.v(20): always construct contains both blocking and non-blocking assignments" {  } { { "load_sel_controller.v" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/load_sel_controller.v" 20 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1701405803229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "load_sel_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file load_sel_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 load_sel_controller " "Found entity 1: load_sel_controller" {  } { { "load_sel_controller.v" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/load_sel_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405803249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405803249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sorter_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file sorter_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sorter_tb " "Found entity 1: Sorter_tb" {  } { { "Sorter_tb.v" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/Sorter_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405803279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405803279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sorter.v 2 2 " "Found 2 design units, including 2 entities, in source file sorter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sorter " "Found entity 1: Sorter" {  } { { "Sorter.v" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/Sorter.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405803331 ""} { "Info" "ISGN_ENTITY_NAME" "2 lpm_constant_0 " "Found entity 2: lpm_constant_0" {  } { { "Sorter.v" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/Sorter.v" 1275 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405803331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405803331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_tb " "Found entity 1: PLL_tb" {  } { { "PLL_tb.v" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/PLL_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405803363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405803363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll2.v 1 1 " "Found 1 design units, including 1 entities, in source file pll2.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL2 " "Found entity 1: PLL2" {  } { { "PLL2.v" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/PLL2.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405803378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405803378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll2/pll2_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll2/pll2_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL2_0002 " "Found entity 1: PLL2_0002" {  } { { "PLL2/PLL2_0002.v" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/PLL2/PLL2_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405803401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405803401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_block.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_Block " "Found entity 1: PLL_Block" {  } { { "PLL_Block.v" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/PLL_Block.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405803432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405803432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg2bits.v 1 1 " "Found 1 design units, including 1 entities, in source file reg2bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reg2bits " "Found entity 1: Reg2bits" {  } { { "Reg2bits.v" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/Reg2bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405803465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405803465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delay_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file delay_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 Delay_Reg " "Found entity 1: Delay_Reg" {  } { { "Delay_Reg.v" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/Delay_Reg.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405803496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405803496 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "IFFT_sink_sop_sig testbench.v(106) " "Verilog HDL Implicit Net warning at testbench.v(106): created implicit net for \"IFFT_sink_sop_sig\"" {  } { { "testbench.v" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/testbench.v" 106 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1701405803836 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "IFFT_sink_eop_sig testbench.v(107) " "Verilog HDL Implicit Net warning at testbench.v(107): created implicit net for \"IFFT_sink_eop_sig\"" {  } { { "testbench.v" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/testbench.v" 107 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1701405803836 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "IFFT_sink_valid_sig testbench.v(108) " "Verilog HDL Implicit Net warning at testbench.v(108): created implicit net for \"IFFT_sink_valid_sig\"" {  } { { "testbench.v" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/testbench.v" 108 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1701405803836 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "source_valid testbench.v(126) " "Verilog HDL Implicit Net warning at testbench.v(126): created implicit net for \"source_valid\"" {  } { { "testbench.v" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/testbench.v" 126 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1701405803836 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "source_error testbench.v(128) " "Verilog HDL Implicit Net warning at testbench.v(128): created implicit net for \"source_error\"" {  } { { "testbench.v" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/testbench.v" 128 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1701405803836 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "fft_source_sop testbench.v(129) " "Verilog HDL Implicit Net warning at testbench.v(129): created implicit net for \"fft_source_sop\"" {  } { { "testbench.v" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/testbench.v" 129 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1701405803836 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "fft_source_eop testbench.v(130) " "Verilog HDL Implicit Net warning at testbench.v(130): created implicit net for \"fft_source_eop\"" {  } { { "testbench.v" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/testbench.v" 130 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1701405803836 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "inverse FFT_Module.v(30) " "Verilog HDL Implicit Net warning at FFT_Module.v(30): created implicit net for \"inverse\"" {  } { { "FFT_Module.v" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT_Module.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1701405803836 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sink_error FFT_Module.v(36) " "Verilog HDL Implicit Net warning at FFT_Module.v(36): created implicit net for \"sink_error\"" {  } { { "FFT_Module.v" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT_Module.v" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1701405803836 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "testbench " "Elaborating entity \"testbench\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1701405808082 ""}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "clk testbench.v(31) " "Verilog HDL warning at testbench.v(31): assignments to clk create a combinational loop" {  } { { "testbench.v" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/testbench.v" 31 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Design Software" 0 -1 1701405808083 "|testbench"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter_8bits Counter_8bits:Counter_8bits_inst " "Elaborating entity \"Counter_8bits\" for hierarchy \"Counter_8bits:Counter_8bits_inst\"" {  } { { "testbench.v" "Counter_8bits_inst" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/testbench.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405808159 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Counter_8bits.v(36) " "Verilog HDL assignment warning at Counter_8bits.v(36): truncated value with size 32 to match size of target (8)" {  } { { "Counter_8bits.v" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/Counter_8bits.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1701405808159 "|testbench|Counter_8bits:Counter_8bits_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Counter_8bits.v(37) " "Verilog HDL assignment warning at Counter_8bits.v(37): truncated value with size 32 to match size of target (8)" {  } { { "Counter_8bits.v" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/Counter_8bits.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1701405808159 "|testbench|Counter_8bits:Counter_8bits_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_Block PLL_Block:PLL_Block_inst " "Elaborating entity \"PLL_Block\" for hierarchy \"PLL_Block:PLL_Block_inst\"" {  } { { "testbench.v" "PLL_Block_inst" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/testbench.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405808192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL PLL_Block:PLL_Block_inst\|PLL:PLL_inst " "Elaborating entity \"PLL\" for hierarchy \"PLL_Block:PLL_Block_inst\|PLL:PLL_inst\"" {  } { { "PLL_Block.v" "PLL_inst" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/PLL_Block.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405808227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_0002 PLL_Block:PLL_Block_inst\|PLL:PLL_inst\|PLL_0002:pll_inst " "Elaborating entity \"PLL_0002\" for hierarchy \"PLL_Block:PLL_Block_inst\|PLL:PLL_inst\|PLL_0002:pll_inst\"" {  } { { "PLL.v" "pll_inst" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/PLL.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405808266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll PLL_Block:PLL_Block_inst\|PLL:PLL_inst\|PLL_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"PLL_Block:PLL_Block_inst\|PLL:PLL_inst\|PLL_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "PLL/PLL_0002.v" "altera_pll_i" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/PLL/PLL_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405808406 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Design Software" 0 -1 1701405808417 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL_Block:PLL_Block_inst\|PLL:PLL_inst\|PLL_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"PLL_Block:PLL_Block_inst\|PLL:PLL_inst\|PLL_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "PLL/PLL_0002.v" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/PLL/PLL_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1701405808430 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL_Block:PLL_Block_inst\|PLL:PLL_inst\|PLL_0002:pll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"PLL_Block:PLL_Block_inst\|PLL:PLL_inst\|PLL_0002:pll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405808431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 310.0 MHz " "Parameter \"reference_clock_frequency\" = \"310.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405808431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405808431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405808431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 10.000000 MHz " "Parameter \"output_clock_frequency0\" = \"10.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405808431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405808431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405808431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405808431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405808431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405808431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405808431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405808431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405808431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405808431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405808431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405808431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405808431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405808431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405808431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405808431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405808431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405808431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405808431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405808431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405808431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405808431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405808431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405808431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405808431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405808431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405808431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405808431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405808431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405808431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405808431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405808431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405808431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405808431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405808431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405808431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405808431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405808431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405808431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405808431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405808431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405808431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405808431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405808431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405808431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405808431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405808431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405808431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405808431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405808431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405808431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405808431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405808431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405808431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405808431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405808431 ""}  } { { "PLL/PLL_0002.v" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/PLL/PLL_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1701405808431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL2 PLL_Block:PLL_Block_inst\|PLL2:PLL2_inst " "Elaborating entity \"PLL2\" for hierarchy \"PLL_Block:PLL_Block_inst\|PLL2:PLL2_inst\"" {  } { { "PLL_Block.v" "PLL2_inst" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/PLL_Block.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405808477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL2_0002 PLL_Block:PLL_Block_inst\|PLL2:PLL2_inst\|PLL2_0002:pll2_inst " "Elaborating entity \"PLL2_0002\" for hierarchy \"PLL_Block:PLL_Block_inst\|PLL2:PLL2_inst\|PLL2_0002:pll2_inst\"" {  } { { "PLL2.v" "pll2_inst" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/PLL2.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405808519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll PLL_Block:PLL_Block_inst\|PLL2:PLL2_inst\|PLL2_0002:pll2_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"PLL_Block:PLL_Block_inst\|PLL2:PLL2_inst\|PLL2_0002:pll2_inst\|altera_pll:altera_pll_i\"" {  } { { "PLL2/PLL2_0002.v" "altera_pll_i" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/PLL2/PLL2_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405808566 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Design Software" 0 -1 1701405808577 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL_Block:PLL_Block_inst\|PLL2:PLL2_inst\|PLL2_0002:pll2_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"PLL_Block:PLL_Block_inst\|PLL2:PLL2_inst\|PLL2_0002:pll2_inst\|altera_pll:altera_pll_i\"" {  } { { "PLL2/PLL2_0002.v" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/PLL2/PLL2_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1701405808585 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL_Block:PLL_Block_inst\|PLL2:PLL2_inst\|PLL2_0002:pll2_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"PLL_Block:PLL_Block_inst\|PLL2:PLL2_inst\|PLL2_0002:pll2_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405808586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 10.0 MHz " "Parameter \"reference_clock_frequency\" = \"10.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405808586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405808586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405808586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 20.000000 MHz " "Parameter \"output_clock_frequency0\" = \"20.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405808586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405808586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405808586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405808586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405808586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405808586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405808586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405808586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405808586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405808586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405808586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405808586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405808586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405808586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405808586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405808586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405808586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405808586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405808586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405808586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405808586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405808586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405808586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405808586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405808586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405808586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405808586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405808586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405808586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405808586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405808586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405808586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405808586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405808586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405808586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405808586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405808586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405808586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405808586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405808586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405808586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405808586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405808586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405808586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405808586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405808586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405808586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405808586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405808586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405808586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405808586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405808586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405808586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405808586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405808586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405808586 ""}  } { { "PLL2/PLL2_0002.v" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/PLL2/PLL2_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1701405808586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Complex_Conj Complex_Conj:Complex_Conj_inst " "Elaborating entity \"Complex_Conj\" for hierarchy \"Complex_Conj:Complex_Conj_inst\"" {  } { { "testbench.v" "Complex_Conj_inst" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/testbench.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405809028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sorter Sorter:Sorter_inst " "Elaborating entity \"Sorter\" for hierarchy \"Sorter:Sorter_inst\"" {  } { { "testbench.v" "Sorter_inst" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/testbench.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405809050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg8bits Sorter:Sorter_inst\|Reg8bits:b2v_inst " "Elaborating entity \"Reg8bits\" for hierarchy \"Sorter:Sorter_inst\|Reg8bits:b2v_inst\"" {  } { { "Sorter.v" "b2v_inst" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/Sorter.v" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405809100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegLoadSel Sorter:Sorter_inst\|RegLoadSel:b2v_inst100 " "Elaborating entity \"RegLoadSel\" for hierarchy \"Sorter:Sorter_inst\|RegLoadSel:b2v_inst100\"" {  } { { "Sorter.v" "b2v_inst100" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/Sorter.v" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405809167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "load_sel_controller Sorter:Sorter_inst\|load_sel_controller:b2v_inst64 " "Elaborating entity \"load_sel_controller\" for hierarchy \"Sorter:Sorter_inst\|load_sel_controller:b2v_inst64\"" {  } { { "Sorter.v" "b2v_inst64" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/Sorter.v" 936 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405810947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant_0 Sorter:Sorter_inst\|lpm_constant_0:b2v_Zero_Constant1 " "Elaborating entity \"lpm_constant_0\" for hierarchy \"Sorter:Sorter_inst\|lpm_constant_0:b2v_Zero_Constant1\"" {  } { { "Sorter.v" "b2v_Zero_Constant1" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/Sorter.v" 1270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405811751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FFT_Module FFT_Module:FFT_Module_inst " "Elaborating entity \"FFT_Module\" for hierarchy \"FFT_Module:FFT_Module_inst\"" {  } { { "testbench.v" "FFT_Module_inst" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/testbench.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405814553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FFT_Controller FFT_Module:FFT_Module_inst\|FFT_Controller:FFT_Controller_inst " "Elaborating entity \"FFT_Controller\" for hierarchy \"FFT_Module:FFT_Module_inst\|FFT_Controller:FFT_Controller_inst\"" {  } { { "FFT_Module.v" "FFT_Controller_inst" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT_Module.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405814585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FFT FFT_Module:FFT_Module_inst\|FFT:u0 " "Elaborating entity \"FFT\" for hierarchy \"FFT_Module:FFT_Module_inst\|FFT:u0\"" {  } { { "FFT_Module.v" "u0" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT_Module.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405814611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FFT_fft_ii_0 FFT_Module:FFT_Module_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0 " "Elaborating entity \"FFT_fft_ii_0\" for hierarchy \"FFT_Module:FFT_Module_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\"" {  } { { "FFT/synthesis/FFT.v" "fft_ii_0" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/FFT.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405814645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_sglstream FFT_Module:FFT_Module_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst " "Elaborating entity \"asj_fft_sglstream\" for hierarchy \"FFT_Module:FFT_Module_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\"" {  } { { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "asj_fft_sglstream_inst" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405814716 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "data_in_bfp " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"data_in_bfp\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Design Software" 0 -1 1701405814839 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "twiddle_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"twiddle_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Design Software" 0 -1 1701405814839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_sink FFT_Module:FFT_Module_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1 " "Elaborating entity \"auk_dspip_avalon_streaming_sink\" for hierarchy \"FFT_Module:FFT_Module_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\"" {  } { { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "auk_dsp_atlantic_sink_1" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 466 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405814995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo FFT_Module:FFT_Module_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo " "Elaborating entity \"scfifo\" for hierarchy \"FFT_Module:FFT_Module_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\"" {  } { { "FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "\\normal_fifo:fifo_eab_on:in_fifo" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 635 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405815549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_d9p1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_d9p1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_d9p1 " "Found entity 1: scfifo_d9p1" {  } { { "db/scfifo_d9p1.tdf" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/db/scfifo_d9p1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405815683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405815683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_d9p1 FFT_Module:FFT_Module_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_d9p1:auto_generated " "Elaborating entity \"scfifo_d9p1\" for hierarchy \"FFT_Module:FFT_Module_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_d9p1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/program/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405815704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_1je1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_1je1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_1je1 " "Found entity 1: a_dpfifo_1je1" {  } { { "db/a_dpfifo_1je1.tdf" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/db/a_dpfifo_1je1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405815768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405815768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_1je1 FFT_Module:FFT_Module_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_d9p1:auto_generated\|a_dpfifo_1je1:dpfifo " "Elaborating entity \"a_dpfifo_1je1\" for hierarchy \"FFT_Module:FFT_Module_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_d9p1:auto_generated\|a_dpfifo_1je1:dpfifo\"" {  } { { "db/scfifo_d9p1.tdf" "dpfifo" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/db/scfifo_d9p1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405815794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_afp1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_afp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_afp1 " "Found entity 1: altsyncram_afp1" {  } { { "db/altsyncram_afp1.tdf" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/db/altsyncram_afp1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405815894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405815894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_afp1 FFT_Module:FFT_Module_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_d9p1:auto_generated\|a_dpfifo_1je1:dpfifo\|altsyncram_afp1:FIFOram " "Elaborating entity \"altsyncram_afp1\" for hierarchy \"FFT_Module:FFT_Module_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_d9p1:auto_generated\|a_dpfifo_1je1:dpfifo\|altsyncram_afp1:FIFOram\"" {  } { { "db/a_dpfifo_1je1.tdf" "FIFOram" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/db/a_dpfifo_1je1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405815937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_2l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_2l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_2l8 " "Found entity 1: cmpr_2l8" {  } { { "db/cmpr_2l8.tdf" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/db/cmpr_2l8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405816038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405816038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_2l8 FFT_Module:FFT_Module_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_d9p1:auto_generated\|a_dpfifo_1je1:dpfifo\|cmpr_2l8:almost_full_comparer " "Elaborating entity \"cmpr_2l8\" for hierarchy \"FFT_Module:FFT_Module_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_d9p1:auto_generated\|a_dpfifo_1je1:dpfifo\|cmpr_2l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_1je1.tdf" "almost_full_comparer" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/db/a_dpfifo_1je1.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405816074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_2l8 FFT_Module:FFT_Module_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_d9p1:auto_generated\|a_dpfifo_1je1:dpfifo\|cmpr_2l8:two_comparison " "Elaborating entity \"cmpr_2l8\" for hierarchy \"FFT_Module:FFT_Module_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_d9p1:auto_generated\|a_dpfifo_1je1:dpfifo\|cmpr_2l8:two_comparison\"" {  } { { "db/a_dpfifo_1je1.tdf" "two_comparison" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/db/a_dpfifo_1je1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405816132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fgb " "Found entity 1: cntr_fgb" {  } { { "db/cntr_fgb.tdf" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/db/cntr_fgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405816231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405816231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_fgb FFT_Module:FFT_Module_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_d9p1:auto_generated\|a_dpfifo_1je1:dpfifo\|cntr_fgb:rd_ptr_msb " "Elaborating entity \"cntr_fgb\" for hierarchy \"FFT_Module:FFT_Module_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_d9p1:auto_generated\|a_dpfifo_1je1:dpfifo\|cntr_fgb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_1je1.tdf" "rd_ptr_msb" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/db/a_dpfifo_1je1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405816270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_sg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_sg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_sg7 " "Found entity 1: cntr_sg7" {  } { { "db/cntr_sg7.tdf" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/db/cntr_sg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405816359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405816359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_sg7 FFT_Module:FFT_Module_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_d9p1:auto_generated\|a_dpfifo_1je1:dpfifo\|cntr_sg7:usedw_counter " "Elaborating entity \"cntr_sg7\" for hierarchy \"FFT_Module:FFT_Module_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_d9p1:auto_generated\|a_dpfifo_1je1:dpfifo\|cntr_sg7:usedw_counter\"" {  } { { "db/a_dpfifo_1je1.tdf" "usedw_counter" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/db/a_dpfifo_1je1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405816394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ggb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ggb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ggb " "Found entity 1: cntr_ggb" {  } { { "db/cntr_ggb.tdf" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/db/cntr_ggb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405816484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405816484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ggb FFT_Module:FFT_Module_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_d9p1:auto_generated\|a_dpfifo_1je1:dpfifo\|cntr_ggb:wr_ptr " "Elaborating entity \"cntr_ggb\" for hierarchy \"FFT_Module:FFT_Module_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_d9p1:auto_generated\|a_dpfifo_1je1:dpfifo\|cntr_ggb:wr_ptr\"" {  } { { "db/a_dpfifo_1je1.tdf" "wr_ptr" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/db/a_dpfifo_1je1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405816520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_source FFT_Module:FFT_Module_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1 " "Elaborating entity \"auk_dspip_avalon_streaming_source\" for hierarchy \"FFT_Module:FFT_Module_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1\"" {  } { { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "auk_dsp_atlantic_source_1" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 496 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405816609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_controller FFT_Module:FFT_Module_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_controller:auk_dsp_interface_controller_1 " "Elaborating entity \"auk_dspip_avalon_streaming_controller\" for hierarchy \"FFT_Module:FFT_Module_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_controller:auk_dsp_interface_controller_1\"" {  } { { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "auk_dsp_interface_controller_1" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 541 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405816658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_m_k_counter FFT_Module:FFT_Module_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_m_k_counter:\\gen_le256_mk:ctrl " "Elaborating entity \"asj_fft_m_k_counter\" for hierarchy \"FFT_Module:FFT_Module_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_m_k_counter:\\gen_le256_mk:ctrl\"" {  } { { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "\\gen_le256_mk:ctrl" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 636 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405816711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_bit_rst FFT_Module:FFT_Module_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_tdl_bit_rst:delay_ctrl_np " "Elaborating entity \"asj_fft_tdl_bit_rst\" for hierarchy \"FFT_Module:FFT_Module_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_tdl_bit_rst:delay_ctrl_np\"" {  } { { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "delay_ctrl_np" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405816827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_bit_rst FFT_Module:FFT_Module_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_tdl_bit_rst:delay_npd " "Elaborating entity \"asj_fft_tdl_bit_rst\" for hierarchy \"FFT_Module:FFT_Module_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_tdl_bit_rst:delay_npd\"" {  } { { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "delay_npd" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 720 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405816941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_wrengen FFT_Module:FFT_Module_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_wrengen:sel_we " "Elaborating entity \"asj_fft_wrengen\" for hierarchy \"FFT_Module:FFT_Module_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_wrengen:sel_we\"" {  } { { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "sel_we" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 808 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405817070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_in_write_sgl FFT_Module:FFT_Module_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_in_write_sgl:writer " "Elaborating entity \"asj_fft_in_write_sgl\" for hierarchy \"FFT_Module:FFT_Module_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_in_write_sgl:writer\"" {  } { { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "writer" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 905 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405817176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_cnt_ctrl FFT_Module:FFT_Module_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_cnt_ctrl:ccc " "Elaborating entity \"asj_fft_cnt_ctrl\" for hierarchy \"FFT_Module:FFT_Module_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_cnt_ctrl:ccc\"" {  } { { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "ccc" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 943 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405817284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_4dp_ram FFT_Module:FFT_Module_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A " "Elaborating entity \"asj_fft_4dp_ram\" for hierarchy \"FFT_Module:FFT_Module_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\"" {  } { { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "dat_A" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405817405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_data_ram FFT_Module:FFT_Module_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A " "Elaborating entity \"asj_fft_data_ram\" for hierarchy \"FFT_Module:FFT_Module_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\"" {  } { { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "\\gen_rams:0:dat_A" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405817510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fft_dual_port_ram FFT_Module:FFT_Module_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component " "Elaborating entity \"altera_fft_dual_port_ram\" for hierarchy \"FFT_Module:FFT_Module_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\"" {  } { { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "\\gen_M4K:ram_component" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405817606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram FFT_Module:FFT_Module_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component " "Elaborating entity \"altsyncram\" for hierarchy \"FFT_Module:FFT_Module_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\"" {  } { { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "\\old_ram_gen:old_ram_component" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405817931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j304.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_j304.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j304 " "Found entity 1: altsyncram_j304" {  } { { "db/altsyncram_j304.tdf" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/db/altsyncram_j304.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405818067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405818067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_j304 FFT_Module:FFT_Module_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_j304:auto_generated " "Elaborating entity \"altsyncram_j304\" for hierarchy \"FFT_Module:FFT_Module_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_j304:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/program/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405818088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_dataadgen FFT_Module:FFT_Module_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_dataadgen:rd_adgen " "Elaborating entity \"asj_fft_dataadgen\" for hierarchy \"FFT_Module:FFT_Module_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_dataadgen:rd_adgen\"" {  } { { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "rd_adgen" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405821533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_cxb_addr FFT_Module:FFT_Module_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_cxb_addr:ram_cxb_rd " "Elaborating entity \"asj_fft_cxb_addr\" for hierarchy \"FFT_Module:FFT_Module_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_cxb_addr:ram_cxb_rd\"" {  } { { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "ram_cxb_rd" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405821629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_wrswgen FFT_Module:FFT_Module_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_wrswgen:\\gen_wrsw_1:get_wr_swtiches " "Elaborating entity \"asj_fft_wrswgen\" for hierarchy \"FFT_Module:FFT_Module_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_wrswgen:\\gen_wrsw_1:get_wr_swtiches\"" {  } { { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "\\gen_wrsw_1:get_wr_swtiches" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405821726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_cxb_addr FFT_Module:FFT_Module_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_cxb_addr:\\gen_wrsw_1:ram_cxb_wr " "Elaborating entity \"asj_fft_cxb_addr\" for hierarchy \"FFT_Module:FFT_Module_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_cxb_addr:\\gen_wrsw_1:ram_cxb_wr\"" {  } { { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "\\gen_wrsw_1:ram_cxb_wr" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405821826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_cxb_data FFT_Module:FFT_Module_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_cxb_data:ram_cxb_wr_data " "Elaborating entity \"asj_fft_cxb_data\" for hierarchy \"FFT_Module:FFT_Module_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_cxb_data:ram_cxb_wr_data\"" {  } { { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "ram_cxb_wr_data" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405821908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_cxb_data_r FFT_Module:FFT_Module_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_cxb_data_r:ram_cxb_bfp_data " "Elaborating entity \"asj_fft_cxb_data_r\" for hierarchy \"FFT_Module:FFT_Module_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_cxb_data_r:ram_cxb_bfp_data\"" {  } { { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "ram_cxb_bfp_data" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1424 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405822010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_dft_bfp FFT_Module:FFT_Module_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_dft_bfp:\\gen_dft_1:bfpdft " "Elaborating entity \"asj_fft_dft_bfp\" for hierarchy \"FFT_Module:FFT_Module_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_dft_bfp:\\gen_dft_1:bfpdft\"" {  } { { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "\\gen_dft_1:bfpdft" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1486 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405822112 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "data_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"data_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Design Software" 0 -1 1701405822138 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "data_in_sc " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"data_in_sc\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Design Software" 0 -1 1701405822138 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "butterfly_st1 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"butterfly_st1\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Design Software" 0 -1 1701405822138 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "butterfly_st2 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"butterfly_st2\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Design Software" 0 -1 1701405822138 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "butterfly_out " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"butterfly_out\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Design Software" 0 -1 1701405822138 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "butterfly_rnd " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"butterfly_rnd\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Design Software" 0 -1 1701405822138 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "reg_no_twiddle " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"reg_no_twiddle\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Design Software" 0 -1 1701405822139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_pround FFT_Module:FFT_Module_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_dft_bfp:\\gen_dft_1:bfpdft\|asj_fft_pround:\\gen_full_rnd:gen_rounding_blk:0:u0 " "Elaborating entity \"asj_fft_pround\" for hierarchy \"FFT_Module:FFT_Module_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_dft_bfp:\\gen_dft_1:bfpdft\|asj_fft_pround:\\gen_full_rnd:gen_rounding_blk:0:u0\"" {  } { { "FFT/synthesis/submodules/asj_fft_dft_bfp.vhd" "\\gen_full_rnd:gen_rounding_blk:0:u0" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_dft_bfp.vhd" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405822231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB FFT_Module:FFT_Module_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_dft_bfp:\\gen_dft_1:bfpdft\|asj_fft_pround:\\gen_full_rnd:gen_rounding_blk:0:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"FFT_Module:FFT_Module_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_dft_bfp:\\gen_dft_1:bfpdft\|asj_fft_pround:\\gen_full_rnd:gen_rounding_blk:0:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component\"" {  } { { "FFT/synthesis/submodules/asj_fft_pround.vhd" "\\gbrnd:nev:gp:lpm_add_sub_component" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_pround.vhd" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405822503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_2gj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_2gj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_2gj " "Found entity 1: add_sub_2gj" {  } { { "db/add_sub_2gj.tdf" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/db/add_sub_2gj.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405822640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405822640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_2gj FFT_Module:FFT_Module_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_dft_bfp:\\gen_dft_1:bfpdft\|asj_fft_pround:\\gen_full_rnd:gen_rounding_blk:0:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component\|add_sub_2gj:auto_generated " "Elaborating entity \"add_sub_2gj\" for hierarchy \"FFT_Module:FFT_Module_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_dft_bfp:\\gen_dft_1:bfpdft\|asj_fft_pround:\\gen_full_rnd:gen_rounding_blk:0:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component\|add_sub_2gj:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/program/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405822663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_bit FFT_Module:FFT_Module_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_dft_bfp:\\gen_dft_1:bfpdft\|asj_fft_tdl_bit:\\gen_disc:delay_next_pass " "Elaborating entity \"asj_fft_tdl_bit\" for hierarchy \"FFT_Module:FFT_Module_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_dft_bfp:\\gen_dft_1:bfpdft\|asj_fft_tdl_bit:\\gen_disc:delay_next_pass\"" {  } { { "FFT/synthesis/submodules/asj_fft_dft_bfp.vhd" "\\gen_disc:delay_next_pass" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_dft_bfp.vhd" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405823850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_bfp_o FFT_Module:FFT_Module_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_dft_bfp:\\gen_dft_1:bfpdft\|asj_fft_bfp_o:\\gen_disc:bfp_detect " "Elaborating entity \"asj_fft_bfp_o\" for hierarchy \"FFT_Module:FFT_Module_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_dft_bfp:\\gen_dft_1:bfpdft\|asj_fft_bfp_o:\\gen_disc:bfp_detect\"" {  } { { "FFT/synthesis/submodules/asj_fft_dft_bfp.vhd" "\\gen_disc:bfp_detect" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_dft_bfp.vhd" 365 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405823949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_bit_rst FFT_Module:FFT_Module_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_dft_bfp:\\gen_dft_1:bfpdft\|asj_fft_bfp_o:\\gen_disc:bfp_detect\|asj_fft_tdl_bit_rst:\\gen_blk_float:gen_streaming:gen_disc:delay_next_blk " "Elaborating entity \"asj_fft_tdl_bit_rst\" for hierarchy \"FFT_Module:FFT_Module_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_dft_bfp:\\gen_dft_1:bfpdft\|asj_fft_bfp_o:\\gen_disc:bfp_detect\|asj_fft_tdl_bit_rst:\\gen_blk_float:gen_streaming:gen_disc:delay_next_blk\"" {  } { { "FFT/synthesis/submodules/asj_fft_bfp_o.vhd" "\\gen_blk_float:gen_streaming:gen_disc:delay_next_blk" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_bfp_o.vhd" 395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405824075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_bit FFT_Module:FFT_Module_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_dft_bfp:\\gen_dft_1:bfpdft\|asj_fft_bfp_o:\\gen_disc:bfp_detect\|asj_fft_tdl_bit:\\gen_blk_float:gen_streaming:gen_disc:delay_next_pass3 " "Elaborating entity \"asj_fft_tdl_bit\" for hierarchy \"FFT_Module:FFT_Module_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_dft_bfp:\\gen_dft_1:bfpdft\|asj_fft_bfp_o:\\gen_disc:bfp_detect\|asj_fft_tdl_bit:\\gen_blk_float:gen_streaming:gen_disc:delay_next_pass3\"" {  } { { "FFT/synthesis/submodules/asj_fft_bfp_o.vhd" "\\gen_blk_float:gen_streaming:gen_disc:delay_next_pass3" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_bfp_o.vhd" 409 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405824153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_bit_rst FFT_Module:FFT_Module_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_dft_bfp:\\gen_dft_1:bfpdft\|asj_fft_bfp_o:\\gen_disc:bfp_detect\|asj_fft_tdl_bit_rst:\\gen_blk_float:gen_streaming:gen_disc:gen_consts_64:delay_next_pass " "Elaborating entity \"asj_fft_tdl_bit_rst\" for hierarchy \"FFT_Module:FFT_Module_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_dft_bfp:\\gen_dft_1:bfpdft\|asj_fft_bfp_o:\\gen_disc:bfp_detect\|asj_fft_tdl_bit_rst:\\gen_blk_float:gen_streaming:gen_disc:gen_consts_64:delay_next_pass\"" {  } { { "FFT/synthesis/submodules/asj_fft_bfp_o.vhd" "\\gen_blk_float:gen_streaming:gen_disc:gen_consts_64:delay_next_pass" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_bfp_o.vhd" 442 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405824225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_bfp_i FFT_Module:FFT_Module_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_dft_bfp:\\gen_dft_1:bfpdft\|asj_fft_bfp_i:\\gen_disc:bfp_scale " "Elaborating entity \"asj_fft_bfp_i\" for hierarchy \"FFT_Module:FFT_Module_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_dft_bfp:\\gen_dft_1:bfpdft\|asj_fft_bfp_i:\\gen_disc:bfp_scale\"" {  } { { "FFT/synthesis/submodules/asj_fft_dft_bfp.vhd" "\\gen_disc:bfp_scale" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_dft_bfp.vhd" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405824307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "apn_fft_cmult_cpx2 FFT_Module:FFT_Module_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_dft_bfp:\\gen_dft_1:bfpdft\|apn_fft_cmult_cpx2:\\gen_da2:cm1 " "Elaborating entity \"apn_fft_cmult_cpx2\" for hierarchy \"FFT_Module:FFT_Module_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_dft_bfp:\\gen_dft_1:bfpdft\|apn_fft_cmult_cpx2:\\gen_da2:cm1\"" {  } { { "FFT/synthesis/submodules/asj_fft_dft_bfp.vhd" "\\gen_da2:cm1" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_dft_bfp.vhd" 1100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405824409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "apn_fft_mult_cpx FFT_Module:FFT_Module_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_dft_bfp:\\gen_dft_1:bfpdft\|apn_fft_cmult_cpx2:\\gen_da2:cm1\|apn_fft_mult_cpx:\\gen_infr_4cpx:calc_mult_4cpx " "Elaborating entity \"apn_fft_mult_cpx\" for hierarchy \"FFT_Module:FFT_Module_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_dft_bfp:\\gen_dft_1:bfpdft\|apn_fft_cmult_cpx2:\\gen_da2:cm1\|apn_fft_mult_cpx:\\gen_infr_4cpx:calc_mult_4cpx\"" {  } { { "FFT/synthesis/submodules/apn_fft_cmult_cpx2.vhd" "\\gen_infr_4cpx:calc_mult_4cpx" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/apn_fft_cmult_cpx2.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405824502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_pround FFT_Module:FFT_Module_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_dft_bfp:\\gen_dft_1:bfpdft\|apn_fft_cmult_cpx2:\\gen_da2:cm1\|asj_fft_pround:u0 " "Elaborating entity \"asj_fft_pround\" for hierarchy \"FFT_Module:FFT_Module_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_dft_bfp:\\gen_dft_1:bfpdft\|apn_fft_cmult_cpx2:\\gen_da2:cm1\|asj_fft_pround:u0\"" {  } { { "FFT/synthesis/submodules/apn_fft_cmult_cpx2.vhd" "u0" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/apn_fft_cmult_cpx2.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405824590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB FFT_Module:FFT_Module_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_dft_bfp:\\gen_dft_1:bfpdft\|apn_fft_cmult_cpx2:\\gen_da2:cm1\|asj_fft_pround:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"FFT_Module:FFT_Module_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_dft_bfp:\\gen_dft_1:bfpdft\|apn_fft_cmult_cpx2:\\gen_da2:cm1\|asj_fft_pround:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component\"" {  } { { "FFT/synthesis/submodules/asj_fft_pround.vhd" "\\gbrnd:nev:gp:lpm_add_sub_component" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_pround.vhd" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405824639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8gj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8gj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8gj " "Found entity 1: add_sub_8gj" {  } { { "db/add_sub_8gj.tdf" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/db/add_sub_8gj.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405824754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405824754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_8gj FFT_Module:FFT_Module_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_dft_bfp:\\gen_dft_1:bfpdft\|apn_fft_cmult_cpx2:\\gen_da2:cm1\|asj_fft_pround:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component\|add_sub_8gj:auto_generated " "Elaborating entity \"add_sub_8gj\" for hierarchy \"FFT_Module:FFT_Module_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_dft_bfp:\\gen_dft_1:bfpdft\|apn_fft_cmult_cpx2:\\gen_da2:cm1\|asj_fft_pround:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component\|add_sub_8gj:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/program/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405824777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl FFT_Module:FFT_Module_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_dft_bfp:\\gen_dft_1:bfpdft\|apn_fft_cmult_cpx2:\\gen_da2:cm1\|asj_fft_tdl:real_delay " "Elaborating entity \"asj_fft_tdl\" for hierarchy \"FFT_Module:FFT_Module_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_dft_bfp:\\gen_dft_1:bfpdft\|apn_fft_cmult_cpx2:\\gen_da2:cm1\|asj_fft_tdl:real_delay\"" {  } { { "FFT/synthesis/submodules/apn_fft_cmult_cpx2.vhd" "real_delay" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/apn_fft_cmult_cpx2.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405825035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_bit_rst FFT_Module:FFT_Module_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_tdl_bit_rst:\\gen_dft_1:delay_blk_done " "Elaborating entity \"asj_fft_tdl_bit_rst\" for hierarchy \"FFT_Module:FFT_Module_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_tdl_bit_rst:\\gen_dft_1:delay_blk_done\"" {  } { { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "\\gen_dft_1:delay_blk_done" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1549 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405826247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_bfp_ctrl FFT_Module:FFT_Module_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_bfp_ctrl:\\gen_dft_1:bfpc " "Elaborating entity \"asj_fft_bfp_ctrl\" for hierarchy \"FFT_Module:FFT_Module_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_bfp_ctrl:\\gen_dft_1:bfpc\"" {  } { { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "\\gen_dft_1:bfpc" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1578 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405826337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_bit_rst FFT_Module:FFT_Module_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_bfp_ctrl:\\gen_dft_1:bfpc\|asj_fft_tdl_bit_rst:\\gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_disc:delay_next_pass " "Elaborating entity \"asj_fft_tdl_bit_rst\" for hierarchy \"FFT_Module:FFT_Module_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_bfp_ctrl:\\gen_dft_1:bfpc\|asj_fft_tdl_bit_rst:\\gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_disc:delay_next_pass\"" {  } { { "FFT/synthesis/submodules/asj_fft_bfp_ctrl.vhd" "\\gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_disc:delay_next_pass" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_bfp_ctrl.vhd" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405826434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_bit_rst FFT_Module:FFT_Module_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_tdl_bit_rst:\\gen_dft_1:delay_blk_done2 " "Elaborating entity \"asj_fft_tdl_bit_rst\" for hierarchy \"FFT_Module:FFT_Module_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_tdl_bit_rst:\\gen_dft_1:delay_blk_done2\"" {  } { { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "\\gen_dft_1:delay_blk_done2" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1601 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405826572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_twadgen FFT_Module:FFT_Module_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_twadgen:twid_factors " "Elaborating entity \"asj_fft_twadgen\" for hierarchy \"FFT_Module:FFT_Module_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_twadgen:twid_factors\"" {  } { { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "twid_factors" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1745 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405826651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_3dp_rom FFT_Module:FFT_Module_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom " "Elaborating entity \"asj_fft_3dp_rom\" for hierarchy \"FFT_Module:FFT_Module_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\"" {  } { { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "twrom" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405826752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twid_rom FFT_Module:FFT_Module_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_1n " "Elaborating entity \"twid_rom\" for hierarchy \"FFT_Module:FFT_Module_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_1n\"" {  } { { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "\\gen_M4K:sin_1n" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405826844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fft_single_port_rom FFT_Module:FFT_Module_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component " "Elaborating entity \"altera_fft_single_port_rom\" for hierarchy \"FFT_Module:FFT_Module_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\"" {  } { { "FFT/synthesis/submodules/twid_rom.vhd" "\\gen_auto:rom_component" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405826934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram FFT_Module:FFT_Module_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component " "Elaborating entity \"altsyncram\" for hierarchy \"FFT_Module:FFT_Module_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\"" {  } { { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "\\old_ram_gen:old_ram_component" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405827008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0b34.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0b34.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0b34 " "Found entity 1: altsyncram_0b34" {  } { { "db/altsyncram_0b34.tdf" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/db/altsyncram_0b34.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405827147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405827147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0b34 FFT_Module:FFT_Module_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_0b34:auto_generated " "Elaborating entity \"altsyncram_0b34\" for hierarchy \"FFT_Module:FFT_Module_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_0b34:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/program/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405827167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twid_rom FFT_Module:FFT_Module_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_2n " "Elaborating entity \"twid_rom\" for hierarchy \"FFT_Module:FFT_Module_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_2n\"" {  } { { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "\\gen_M4K:sin_2n" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405827421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fft_single_port_rom FFT_Module:FFT_Module_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component " "Elaborating entity \"altera_fft_single_port_rom\" for hierarchy \"FFT_Module:FFT_Module_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\"" {  } { { "FFT/synthesis/submodules/twid_rom.vhd" "\\gen_auto:rom_component" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405827485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram FFT_Module:FFT_Module_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component " "Elaborating entity \"altsyncram\" for hierarchy \"FFT_Module:FFT_Module_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\"" {  } { { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "\\old_ram_gen:old_ram_component" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405827532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1b34.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1b34.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1b34 " "Found entity 1: altsyncram_1b34" {  } { { "db/altsyncram_1b34.tdf" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/db/altsyncram_1b34.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405827664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405827664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1b34 FFT_Module:FFT_Module_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_1b34:auto_generated " "Elaborating entity \"altsyncram_1b34\" for hierarchy \"FFT_Module:FFT_Module_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_1b34:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/program/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405827684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twid_rom FFT_Module:FFT_Module_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_3n " "Elaborating entity \"twid_rom\" for hierarchy \"FFT_Module:FFT_Module_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_3n\"" {  } { { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "\\gen_M4K:sin_3n" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405827940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fft_single_port_rom FFT_Module:FFT_Module_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component " "Elaborating entity \"altera_fft_single_port_rom\" for hierarchy \"FFT_Module:FFT_Module_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\"" {  } { { "FFT/synthesis/submodules/twid_rom.vhd" "\\gen_auto:rom_component" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405828006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram FFT_Module:FFT_Module_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component " "Elaborating entity \"altsyncram\" for hierarchy \"FFT_Module:FFT_Module_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\"" {  } { { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "\\old_ram_gen:old_ram_component" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405828060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2b34.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2b34.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2b34 " "Found entity 1: altsyncram_2b34" {  } { { "db/altsyncram_2b34.tdf" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/db/altsyncram_2b34.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405828203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405828203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2b34 FFT_Module:FFT_Module_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2b34:auto_generated " "Elaborating entity \"altsyncram_2b34\" for hierarchy \"FFT_Module:FFT_Module_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2b34:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/program/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405828223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twid_rom FFT_Module:FFT_Module_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_1n " "Elaborating entity \"twid_rom\" for hierarchy \"FFT_Module:FFT_Module_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_1n\"" {  } { { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "\\gen_M4K:cos_1n" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405828485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fft_single_port_rom FFT_Module:FFT_Module_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component " "Elaborating entity \"altera_fft_single_port_rom\" for hierarchy \"FFT_Module:FFT_Module_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\"" {  } { { "FFT/synthesis/submodules/twid_rom.vhd" "\\gen_auto:rom_component" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405828545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram FFT_Module:FFT_Module_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component " "Elaborating entity \"altsyncram\" for hierarchy \"FFT_Module:FFT_Module_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\"" {  } { { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "\\old_ram_gen:old_ram_component" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405828598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ra34.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ra34.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ra34 " "Found entity 1: altsyncram_ra34" {  } { { "db/altsyncram_ra34.tdf" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/db/altsyncram_ra34.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405828743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405828743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ra34 FFT_Module:FFT_Module_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ra34:auto_generated " "Elaborating entity \"altsyncram_ra34\" for hierarchy \"FFT_Module:FFT_Module_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ra34:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/program/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405828765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twid_rom FFT_Module:FFT_Module_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_2n " "Elaborating entity \"twid_rom\" for hierarchy \"FFT_Module:FFT_Module_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_2n\"" {  } { { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "\\gen_M4K:cos_2n" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405829028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fft_single_port_rom FFT_Module:FFT_Module_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component " "Elaborating entity \"altera_fft_single_port_rom\" for hierarchy \"FFT_Module:FFT_Module_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\"" {  } { { "FFT/synthesis/submodules/twid_rom.vhd" "\\gen_auto:rom_component" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405829091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram FFT_Module:FFT_Module_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component " "Elaborating entity \"altsyncram\" for hierarchy \"FFT_Module:FFT_Module_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\"" {  } { { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "\\old_ram_gen:old_ram_component" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405829141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sa34.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sa34.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sa34 " "Found entity 1: altsyncram_sa34" {  } { { "db/altsyncram_sa34.tdf" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/db/altsyncram_sa34.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405829284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405829284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_sa34 FFT_Module:FFT_Module_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_sa34:auto_generated " "Elaborating entity \"altsyncram_sa34\" for hierarchy \"FFT_Module:FFT_Module_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_sa34:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/program/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405829304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twid_rom FFT_Module:FFT_Module_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_3n " "Elaborating entity \"twid_rom\" for hierarchy \"FFT_Module:FFT_Module_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_3n\"" {  } { { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "\\gen_M4K:cos_3n" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405829571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fft_single_port_rom FFT_Module:FFT_Module_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component " "Elaborating entity \"altera_fft_single_port_rom\" for hierarchy \"FFT_Module:FFT_Module_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\"" {  } { { "FFT/synthesis/submodules/twid_rom.vhd" "\\gen_auto:rom_component" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405829634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram FFT_Module:FFT_Module_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component " "Elaborating entity \"altsyncram\" for hierarchy \"FFT_Module:FFT_Module_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\"" {  } { { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "\\old_ram_gen:old_ram_component" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405829680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ta34.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ta34.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ta34 " "Found entity 1: altsyncram_ta34" {  } { { "db/altsyncram_ta34.tdf" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/db/altsyncram_ta34.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405829817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405829817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ta34 FFT_Module:FFT_Module_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ta34:auto_generated " "Elaborating entity \"altsyncram_ta34\" for hierarchy \"FFT_Module:FFT_Module_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ta34:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/program/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405829838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_lpprdadgen FFT_Module:FFT_Module_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_lpprdadgen:\\gen_radix_4_last_pass:gen_lpp_addr " "Elaborating entity \"asj_fft_lpprdadgen\" for hierarchy \"FFT_Module:FFT_Module_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_lpprdadgen:\\gen_radix_4_last_pass:gen_lpp_addr\"" {  } { { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "\\gen_radix_4_last_pass:gen_lpp_addr" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405830161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_bit_rst FFT_Module:FFT_Module_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_lpprdadgen:\\gen_radix_4_last_pass:gen_lpp_addr\|asj_fft_tdl_bit_rst:delay_en " "Elaborating entity \"asj_fft_tdl_bit_rst\" for hierarchy \"FFT_Module:FFT_Module_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_lpprdadgen:\\gen_radix_4_last_pass:gen_lpp_addr\|asj_fft_tdl_bit_rst:delay_en\"" {  } { { "FFT/synthesis/submodules/asj_fft_lpprdadgen.vhd" "delay_en" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_lpprdadgen.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405830274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_rst FFT_Module:FFT_Module_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_lpprdadgen:\\gen_radix_4_last_pass:gen_lpp_addr\|asj_fft_tdl_rst:\\gen_M4K:delay_swd " "Elaborating entity \"asj_fft_tdl_rst\" for hierarchy \"FFT_Module:FFT_Module_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_lpprdadgen:\\gen_radix_4_last_pass:gen_lpp_addr\|asj_fft_tdl_rst:\\gen_M4K:delay_swd\"" {  } { { "FFT/synthesis/submodules/asj_fft_lpprdadgen.vhd" "\\gen_M4K:delay_swd" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_lpprdadgen.vhd" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405830352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_lpp_serial FFT_Module:FFT_Module_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_lpp_serial:\\gen_radix_4_last_pass:lpp " "Elaborating entity \"asj_fft_lpp_serial\" for hierarchy \"FFT_Module:FFT_Module_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_lpp_serial:\\gen_radix_4_last_pass:lpp\"" {  } { { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "\\gen_radix_4_last_pass:lpp" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1982 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405830522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_bit FFT_Module:FFT_Module_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_lpp_serial:\\gen_radix_4_last_pass:lpp\|asj_fft_tdl_bit:\\gen_str_val:delay_val " "Elaborating entity \"asj_fft_tdl_bit\" for hierarchy \"FFT_Module:FFT_Module_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_lpp_serial:\\gen_radix_4_last_pass:lpp\|asj_fft_tdl_bit:\\gen_str_val:delay_val\"" {  } { { "FFT/synthesis/submodules/asj_fft_lpp_serial.vhd" "\\gen_str_val:delay_val" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_lpp_serial.vhd" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405830624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IFFT IFFT:IFFT_inst " "Elaborating entity \"IFFT\" for hierarchy \"IFFT:IFFT_inst\"" {  } { { "testbench.v" "IFFT_inst" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/testbench.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405831070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IFFT_fft_ii_0 IFFT:IFFT_inst\|IFFT_fft_ii_0:fft_ii_0 " "Elaborating entity \"IFFT_fft_ii_0\" for hierarchy \"IFFT:IFFT_inst\|IFFT_fft_ii_0:fft_ii_0\"" {  } { { "IFFT/synthesis/IFFT.v" "fft_ii_0" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/IFFT.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405831084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_sglstream IFFT:IFFT_inst\|IFFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst " "Elaborating entity \"asj_fft_sglstream\" for hierarchy \"IFFT:IFFT_inst\|IFFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\"" {  } { { "IFFT/synthesis/submodules/IFFT_fft_ii_0.sv" "asj_fft_sglstream_inst" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/IFFT_fft_ii_0.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405831126 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "data_in_bfp " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"data_in_bfp\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Design Software" 0 -1 1701405831184 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "twiddle_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"twiddle_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Design Software" 0 -1 1701405831184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_sink IFFT:IFFT_inst\|IFFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1 " "Elaborating entity \"auk_dspip_avalon_streaming_sink\" for hierarchy \"IFFT:IFFT_inst\|IFFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\"" {  } { { "IFFT/synthesis/submodules/asj_fft_sglstream.vhd" "auk_dsp_atlantic_sink_1" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_sglstream.vhd" 466 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405831295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_source IFFT:IFFT_inst\|IFFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1 " "Elaborating entity \"auk_dspip_avalon_streaming_source\" for hierarchy \"IFFT:IFFT_inst\|IFFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1\"" {  } { { "IFFT/synthesis/submodules/asj_fft_sglstream.vhd" "auk_dsp_atlantic_source_1" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_sglstream.vhd" 496 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405831858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_controller IFFT:IFFT_inst\|IFFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_controller:auk_dsp_interface_controller_1 " "Elaborating entity \"auk_dspip_avalon_streaming_controller\" for hierarchy \"IFFT:IFFT_inst\|IFFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_controller:auk_dsp_interface_controller_1\"" {  } { { "IFFT/synthesis/submodules/asj_fft_sglstream.vhd" "auk_dsp_interface_controller_1" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_sglstream.vhd" 541 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405831880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_m_k_counter IFFT:IFFT_inst\|IFFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_m_k_counter:\\gen_le256_mk:ctrl " "Elaborating entity \"asj_fft_m_k_counter\" for hierarchy \"IFFT:IFFT_inst\|IFFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_m_k_counter:\\gen_le256_mk:ctrl\"" {  } { { "IFFT/synthesis/submodules/asj_fft_sglstream.vhd" "\\gen_le256_mk:ctrl" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_sglstream.vhd" 636 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405831922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_bit_rst IFFT:IFFT_inst\|IFFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_tdl_bit_rst:delay_ctrl_np " "Elaborating entity \"asj_fft_tdl_bit_rst\" for hierarchy \"IFFT:IFFT_inst\|IFFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_tdl_bit_rst:delay_ctrl_np\"" {  } { { "IFFT/synthesis/submodules/asj_fft_sglstream.vhd" "delay_ctrl_np" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_sglstream.vhd" 705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405832001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_bit_rst IFFT:IFFT_inst\|IFFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_tdl_bit_rst:delay_npd " "Elaborating entity \"asj_fft_tdl_bit_rst\" for hierarchy \"IFFT:IFFT_inst\|IFFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_tdl_bit_rst:delay_npd\"" {  } { { "IFFT/synthesis/submodules/asj_fft_sglstream.vhd" "delay_npd" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_sglstream.vhd" 720 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405832081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_wrengen IFFT:IFFT_inst\|IFFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_wrengen:sel_we " "Elaborating entity \"asj_fft_wrengen\" for hierarchy \"IFFT:IFFT_inst\|IFFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_wrengen:sel_we\"" {  } { { "IFFT/synthesis/submodules/asj_fft_sglstream.vhd" "sel_we" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_sglstream.vhd" 808 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405832180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_in_write_sgl IFFT:IFFT_inst\|IFFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_in_write_sgl:writer " "Elaborating entity \"asj_fft_in_write_sgl\" for hierarchy \"IFFT:IFFT_inst\|IFFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_in_write_sgl:writer\"" {  } { { "IFFT/synthesis/submodules/asj_fft_sglstream.vhd" "writer" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_sglstream.vhd" 905 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405832260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_cnt_ctrl IFFT:IFFT_inst\|IFFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_cnt_ctrl:ccc " "Elaborating entity \"asj_fft_cnt_ctrl\" for hierarchy \"IFFT:IFFT_inst\|IFFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_cnt_ctrl:ccc\"" {  } { { "IFFT/synthesis/submodules/asj_fft_sglstream.vhd" "ccc" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_sglstream.vhd" 943 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405832335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_4dp_ram IFFT:IFFT_inst\|IFFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A " "Elaborating entity \"asj_fft_4dp_ram\" for hierarchy \"IFFT:IFFT_inst\|IFFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\"" {  } { { "IFFT/synthesis/submodules/asj_fft_sglstream.vhd" "dat_A" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405832426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_data_ram IFFT:IFFT_inst\|IFFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A " "Elaborating entity \"asj_fft_data_ram\" for hierarchy \"IFFT:IFFT_inst\|IFFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\"" {  } { { "IFFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "\\gen_rams:0:dat_A" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405832502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fft_dual_port_ram IFFT:IFFT_inst\|IFFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component " "Elaborating entity \"altera_fft_dual_port_ram\" for hierarchy \"IFFT:IFFT_inst\|IFFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\"" {  } { { "IFFT/synthesis/submodules/asj_fft_data_ram.vhd" "\\gen_M4K:ram_component" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405832573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_dataadgen IFFT:IFFT_inst\|IFFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_dataadgen:rd_adgen " "Elaborating entity \"asj_fft_dataadgen\" for hierarchy \"IFFT:IFFT_inst\|IFFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_dataadgen:rd_adgen\"" {  } { { "IFFT/synthesis/submodules/asj_fft_sglstream.vhd" "rd_adgen" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_sglstream.vhd" 1200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405835325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_cxb_addr IFFT:IFFT_inst\|IFFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_cxb_addr:ram_cxb_rd " "Elaborating entity \"asj_fft_cxb_addr\" for hierarchy \"IFFT:IFFT_inst\|IFFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_cxb_addr:ram_cxb_rd\"" {  } { { "IFFT/synthesis/submodules/asj_fft_sglstream.vhd" "ram_cxb_rd" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_sglstream.vhd" 1224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405835398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_wrswgen IFFT:IFFT_inst\|IFFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_wrswgen:\\gen_wrsw_1:get_wr_swtiches " "Elaborating entity \"asj_fft_wrswgen\" for hierarchy \"IFFT:IFFT_inst\|IFFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_wrswgen:\\gen_wrsw_1:get_wr_swtiches\"" {  } { { "IFFT/synthesis/submodules/asj_fft_sglstream.vhd" "\\gen_wrsw_1:get_wr_swtiches" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_sglstream.vhd" 1247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405835484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_cxb_addr IFFT:IFFT_inst\|IFFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_cxb_addr:\\gen_wrsw_1:ram_cxb_wr " "Elaborating entity \"asj_fft_cxb_addr\" for hierarchy \"IFFT:IFFT_inst\|IFFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_cxb_addr:\\gen_wrsw_1:ram_cxb_wr\"" {  } { { "IFFT/synthesis/submodules/asj_fft_sglstream.vhd" "\\gen_wrsw_1:ram_cxb_wr" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_sglstream.vhd" 1269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405835566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_cxb_data IFFT:IFFT_inst\|IFFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_cxb_data:ram_cxb_wr_data " "Elaborating entity \"asj_fft_cxb_data\" for hierarchy \"IFFT:IFFT_inst\|IFFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_cxb_data:ram_cxb_wr_data\"" {  } { { "IFFT/synthesis/submodules/asj_fft_sglstream.vhd" "ram_cxb_wr_data" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_sglstream.vhd" 1392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405835626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_cxb_data_r IFFT:IFFT_inst\|IFFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_cxb_data_r:ram_cxb_bfp_data " "Elaborating entity \"asj_fft_cxb_data_r\" for hierarchy \"IFFT:IFFT_inst\|IFFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_cxb_data_r:ram_cxb_bfp_data\"" {  } { { "IFFT/synthesis/submodules/asj_fft_sglstream.vhd" "ram_cxb_bfp_data" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_sglstream.vhd" 1424 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405835709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_dft_bfp IFFT:IFFT_inst\|IFFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_dft_bfp:\\gen_dft_1:bfpdft " "Elaborating entity \"asj_fft_dft_bfp\" for hierarchy \"IFFT:IFFT_inst\|IFFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_dft_bfp:\\gen_dft_1:bfpdft\"" {  } { { "IFFT/synthesis/submodules/asj_fft_sglstream.vhd" "\\gen_dft_1:bfpdft" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_sglstream.vhd" 1486 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405835792 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "data_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"data_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Design Software" 0 -1 1701405835817 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "data_in_sc " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"data_in_sc\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Design Software" 0 -1 1701405835817 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "butterfly_st1 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"butterfly_st1\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Design Software" 0 -1 1701405835817 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "butterfly_st2 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"butterfly_st2\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Design Software" 0 -1 1701405835817 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "butterfly_out " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"butterfly_out\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Design Software" 0 -1 1701405835817 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "butterfly_rnd " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"butterfly_rnd\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Design Software" 0 -1 1701405835817 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "reg_no_twiddle " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"reg_no_twiddle\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Design Software" 0 -1 1701405835817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_pround IFFT:IFFT_inst\|IFFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_dft_bfp:\\gen_dft_1:bfpdft\|asj_fft_pround:\\gen_full_rnd:gen_rounding_blk:0:u0 " "Elaborating entity \"asj_fft_pround\" for hierarchy \"IFFT:IFFT_inst\|IFFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_dft_bfp:\\gen_dft_1:bfpdft\|asj_fft_pround:\\gen_full_rnd:gen_rounding_blk:0:u0\"" {  } { { "IFFT/synthesis/submodules/asj_fft_dft_bfp.vhd" "\\gen_full_rnd:gen_rounding_blk:0:u0" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_dft_bfp.vhd" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405835895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_bit IFFT:IFFT_inst\|IFFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_dft_bfp:\\gen_dft_1:bfpdft\|asj_fft_tdl_bit:\\gen_disc:delay_next_pass " "Elaborating entity \"asj_fft_tdl_bit\" for hierarchy \"IFFT:IFFT_inst\|IFFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_dft_bfp:\\gen_dft_1:bfpdft\|asj_fft_tdl_bit:\\gen_disc:delay_next_pass\"" {  } { { "IFFT/synthesis/submodules/asj_fft_dft_bfp.vhd" "\\gen_disc:delay_next_pass" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_dft_bfp.vhd" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405836928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_bfp_o IFFT:IFFT_inst\|IFFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_dft_bfp:\\gen_dft_1:bfpdft\|asj_fft_bfp_o:\\gen_disc:bfp_detect " "Elaborating entity \"asj_fft_bfp_o\" for hierarchy \"IFFT:IFFT_inst\|IFFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_dft_bfp:\\gen_dft_1:bfpdft\|asj_fft_bfp_o:\\gen_disc:bfp_detect\"" {  } { { "IFFT/synthesis/submodules/asj_fft_dft_bfp.vhd" "\\gen_disc:bfp_detect" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_dft_bfp.vhd" 365 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405837000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_bit_rst IFFT:IFFT_inst\|IFFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_dft_bfp:\\gen_dft_1:bfpdft\|asj_fft_bfp_o:\\gen_disc:bfp_detect\|asj_fft_tdl_bit_rst:\\gen_blk_float:gen_streaming:gen_disc:delay_next_blk " "Elaborating entity \"asj_fft_tdl_bit_rst\" for hierarchy \"IFFT:IFFT_inst\|IFFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_dft_bfp:\\gen_dft_1:bfpdft\|asj_fft_bfp_o:\\gen_disc:bfp_detect\|asj_fft_tdl_bit_rst:\\gen_blk_float:gen_streaming:gen_disc:delay_next_blk\"" {  } { { "IFFT/synthesis/submodules/asj_fft_bfp_o.vhd" "\\gen_blk_float:gen_streaming:gen_disc:delay_next_blk" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_bfp_o.vhd" 395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405837079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_bit IFFT:IFFT_inst\|IFFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_dft_bfp:\\gen_dft_1:bfpdft\|asj_fft_bfp_o:\\gen_disc:bfp_detect\|asj_fft_tdl_bit:\\gen_blk_float:gen_streaming:gen_disc:delay_next_pass3 " "Elaborating entity \"asj_fft_tdl_bit\" for hierarchy \"IFFT:IFFT_inst\|IFFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_dft_bfp:\\gen_dft_1:bfpdft\|asj_fft_bfp_o:\\gen_disc:bfp_detect\|asj_fft_tdl_bit:\\gen_blk_float:gen_streaming:gen_disc:delay_next_pass3\"" {  } { { "IFFT/synthesis/submodules/asj_fft_bfp_o.vhd" "\\gen_blk_float:gen_streaming:gen_disc:delay_next_pass3" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_bfp_o.vhd" 409 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405837126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_bit_rst IFFT:IFFT_inst\|IFFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_dft_bfp:\\gen_dft_1:bfpdft\|asj_fft_bfp_o:\\gen_disc:bfp_detect\|asj_fft_tdl_bit_rst:\\gen_blk_float:gen_streaming:gen_disc:gen_consts_64:delay_next_pass " "Elaborating entity \"asj_fft_tdl_bit_rst\" for hierarchy \"IFFT:IFFT_inst\|IFFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_dft_bfp:\\gen_dft_1:bfpdft\|asj_fft_bfp_o:\\gen_disc:bfp_detect\|asj_fft_tdl_bit_rst:\\gen_blk_float:gen_streaming:gen_disc:gen_consts_64:delay_next_pass\"" {  } { { "IFFT/synthesis/submodules/asj_fft_bfp_o.vhd" "\\gen_blk_float:gen_streaming:gen_disc:gen_consts_64:delay_next_pass" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_bfp_o.vhd" 442 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405837176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_bfp_i IFFT:IFFT_inst\|IFFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_dft_bfp:\\gen_dft_1:bfpdft\|asj_fft_bfp_i:\\gen_disc:bfp_scale " "Elaborating entity \"asj_fft_bfp_i\" for hierarchy \"IFFT:IFFT_inst\|IFFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_dft_bfp:\\gen_dft_1:bfpdft\|asj_fft_bfp_i:\\gen_disc:bfp_scale\"" {  } { { "IFFT/synthesis/submodules/asj_fft_dft_bfp.vhd" "\\gen_disc:bfp_scale" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_dft_bfp.vhd" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405837223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "apn_fft_cmult_cpx2 IFFT:IFFT_inst\|IFFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_dft_bfp:\\gen_dft_1:bfpdft\|apn_fft_cmult_cpx2:\\gen_da2:cm1 " "Elaborating entity \"apn_fft_cmult_cpx2\" for hierarchy \"IFFT:IFFT_inst\|IFFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_dft_bfp:\\gen_dft_1:bfpdft\|apn_fft_cmult_cpx2:\\gen_da2:cm1\"" {  } { { "IFFT/synthesis/submodules/asj_fft_dft_bfp.vhd" "\\gen_da2:cm1" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_dft_bfp.vhd" 1100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405837301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "apn_fft_mult_cpx IFFT:IFFT_inst\|IFFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_dft_bfp:\\gen_dft_1:bfpdft\|apn_fft_cmult_cpx2:\\gen_da2:cm1\|apn_fft_mult_cpx:\\gen_infr_4cpx:calc_mult_4cpx " "Elaborating entity \"apn_fft_mult_cpx\" for hierarchy \"IFFT:IFFT_inst\|IFFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_dft_bfp:\\gen_dft_1:bfpdft\|apn_fft_cmult_cpx2:\\gen_da2:cm1\|apn_fft_mult_cpx:\\gen_infr_4cpx:calc_mult_4cpx\"" {  } { { "IFFT/synthesis/submodules/apn_fft_cmult_cpx2.vhd" "\\gen_infr_4cpx:calc_mult_4cpx" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/apn_fft_cmult_cpx2.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405837374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_pround IFFT:IFFT_inst\|IFFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_dft_bfp:\\gen_dft_1:bfpdft\|apn_fft_cmult_cpx2:\\gen_da2:cm1\|asj_fft_pround:u0 " "Elaborating entity \"asj_fft_pround\" for hierarchy \"IFFT:IFFT_inst\|IFFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_dft_bfp:\\gen_dft_1:bfpdft\|apn_fft_cmult_cpx2:\\gen_da2:cm1\|asj_fft_pround:u0\"" {  } { { "IFFT/synthesis/submodules/apn_fft_cmult_cpx2.vhd" "u0" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/apn_fft_cmult_cpx2.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405837456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl IFFT:IFFT_inst\|IFFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_dft_bfp:\\gen_dft_1:bfpdft\|apn_fft_cmult_cpx2:\\gen_da2:cm1\|asj_fft_tdl:real_delay " "Elaborating entity \"asj_fft_tdl\" for hierarchy \"IFFT:IFFT_inst\|IFFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_dft_bfp:\\gen_dft_1:bfpdft\|apn_fft_cmult_cpx2:\\gen_da2:cm1\|asj_fft_tdl:real_delay\"" {  } { { "IFFT/synthesis/submodules/apn_fft_cmult_cpx2.vhd" "real_delay" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/apn_fft_cmult_cpx2.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405837714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_bit_rst IFFT:IFFT_inst\|IFFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_tdl_bit_rst:\\gen_dft_1:delay_blk_done " "Elaborating entity \"asj_fft_tdl_bit_rst\" for hierarchy \"IFFT:IFFT_inst\|IFFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_tdl_bit_rst:\\gen_dft_1:delay_blk_done\"" {  } { { "IFFT/synthesis/submodules/asj_fft_sglstream.vhd" "\\gen_dft_1:delay_blk_done" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_sglstream.vhd" 1549 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405838610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_bfp_ctrl IFFT:IFFT_inst\|IFFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_bfp_ctrl:\\gen_dft_1:bfpc " "Elaborating entity \"asj_fft_bfp_ctrl\" for hierarchy \"IFFT:IFFT_inst\|IFFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_bfp_ctrl:\\gen_dft_1:bfpc\"" {  } { { "IFFT/synthesis/submodules/asj_fft_sglstream.vhd" "\\gen_dft_1:bfpc" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_sglstream.vhd" 1578 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405838660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_bit_rst IFFT:IFFT_inst\|IFFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_bfp_ctrl:\\gen_dft_1:bfpc\|asj_fft_tdl_bit_rst:\\gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_disc:delay_next_pass " "Elaborating entity \"asj_fft_tdl_bit_rst\" for hierarchy \"IFFT:IFFT_inst\|IFFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_bfp_ctrl:\\gen_dft_1:bfpc\|asj_fft_tdl_bit_rst:\\gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_disc:delay_next_pass\"" {  } { { "IFFT/synthesis/submodules/asj_fft_bfp_ctrl.vhd" "\\gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_disc:delay_next_pass" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_bfp_ctrl.vhd" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405838734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_bit_rst IFFT:IFFT_inst\|IFFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_tdl_bit_rst:\\gen_dft_1:delay_blk_done2 " "Elaborating entity \"asj_fft_tdl_bit_rst\" for hierarchy \"IFFT:IFFT_inst\|IFFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_tdl_bit_rst:\\gen_dft_1:delay_blk_done2\"" {  } { { "IFFT/synthesis/submodules/asj_fft_sglstream.vhd" "\\gen_dft_1:delay_blk_done2" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_sglstream.vhd" 1601 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405838819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_twadgen IFFT:IFFT_inst\|IFFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_twadgen:twid_factors " "Elaborating entity \"asj_fft_twadgen\" for hierarchy \"IFFT:IFFT_inst\|IFFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_twadgen:twid_factors\"" {  } { { "IFFT/synthesis/submodules/asj_fft_sglstream.vhd" "twid_factors" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_sglstream.vhd" 1745 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405838868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_3dp_rom IFFT:IFFT_inst\|IFFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom " "Elaborating entity \"asj_fft_3dp_rom\" for hierarchy \"IFFT:IFFT_inst\|IFFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\"" {  } { { "IFFT/synthesis/submodules/asj_fft_sglstream.vhd" "twrom" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405838943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twid_rom IFFT:IFFT_inst\|IFFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_1n " "Elaborating entity \"twid_rom\" for hierarchy \"IFFT:IFFT_inst\|IFFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_1n\"" {  } { { "IFFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "\\gen_M4K:sin_1n" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405839023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fft_single_port_rom IFFT:IFFT_inst\|IFFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component " "Elaborating entity \"altera_fft_single_port_rom\" for hierarchy \"IFFT:IFFT_inst\|IFFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\"" {  } { { "IFFT/synthesis/submodules/twid_rom.vhd" "\\gen_auto:rom_component" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405839091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram IFFT:IFFT_inst\|IFFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component " "Elaborating entity \"altsyncram\" for hierarchy \"IFFT:IFFT_inst\|IFFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\"" {  } { { "IFFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "\\old_ram_gen:old_ram_component" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405839155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9e34.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9e34.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9e34 " "Found entity 1: altsyncram_9e34" {  } { { "db/altsyncram_9e34.tdf" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/db/altsyncram_9e34.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405839324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405839324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9e34 IFFT:IFFT_inst\|IFFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_9e34:auto_generated " "Elaborating entity \"altsyncram_9e34\" for hierarchy \"IFFT:IFFT_inst\|IFFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_9e34:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/program/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405839342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twid_rom IFFT:IFFT_inst\|IFFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_2n " "Elaborating entity \"twid_rom\" for hierarchy \"IFFT:IFFT_inst\|IFFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_2n\"" {  } { { "IFFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "\\gen_M4K:sin_2n" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405839567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fft_single_port_rom IFFT:IFFT_inst\|IFFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component " "Elaborating entity \"altera_fft_single_port_rom\" for hierarchy \"IFFT:IFFT_inst\|IFFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\"" {  } { { "IFFT/synthesis/submodules/twid_rom.vhd" "\\gen_auto:rom_component" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405839613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram IFFT:IFFT_inst\|IFFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component " "Elaborating entity \"altsyncram\" for hierarchy \"IFFT:IFFT_inst\|IFFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\"" {  } { { "IFFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "\\old_ram_gen:old_ram_component" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405839649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ae34.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ae34.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ae34 " "Found entity 1: altsyncram_ae34" {  } { { "db/altsyncram_ae34.tdf" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/db/altsyncram_ae34.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405839786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405839786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ae34 IFFT:IFFT_inst\|IFFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ae34:auto_generated " "Elaborating entity \"altsyncram_ae34\" for hierarchy \"IFFT:IFFT_inst\|IFFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ae34:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/program/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405839800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twid_rom IFFT:IFFT_inst\|IFFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_3n " "Elaborating entity \"twid_rom\" for hierarchy \"IFFT:IFFT_inst\|IFFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_3n\"" {  } { { "IFFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "\\gen_M4K:sin_3n" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405839998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fft_single_port_rom IFFT:IFFT_inst\|IFFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component " "Elaborating entity \"altera_fft_single_port_rom\" for hierarchy \"IFFT:IFFT_inst\|IFFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\"" {  } { { "IFFT/synthesis/submodules/twid_rom.vhd" "\\gen_auto:rom_component" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405840042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram IFFT:IFFT_inst\|IFFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component " "Elaborating entity \"altsyncram\" for hierarchy \"IFFT:IFFT_inst\|IFFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\"" {  } { { "IFFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "\\old_ram_gen:old_ram_component" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405840077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_be34.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_be34.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_be34 " "Found entity 1: altsyncram_be34" {  } { { "db/altsyncram_be34.tdf" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/db/altsyncram_be34.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405840212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405840212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_be34 IFFT:IFFT_inst\|IFFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_be34:auto_generated " "Elaborating entity \"altsyncram_be34\" for hierarchy \"IFFT:IFFT_inst\|IFFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_be34:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/program/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405840227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twid_rom IFFT:IFFT_inst\|IFFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_1n " "Elaborating entity \"twid_rom\" for hierarchy \"IFFT:IFFT_inst\|IFFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_1n\"" {  } { { "IFFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "\\gen_M4K:cos_1n" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405840429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fft_single_port_rom IFFT:IFFT_inst\|IFFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component " "Elaborating entity \"altera_fft_single_port_rom\" for hierarchy \"IFFT:IFFT_inst\|IFFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\"" {  } { { "IFFT/synthesis/submodules/twid_rom.vhd" "\\gen_auto:rom_component" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405840478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram IFFT:IFFT_inst\|IFFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component " "Elaborating entity \"altsyncram\" for hierarchy \"IFFT:IFFT_inst\|IFFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\"" {  } { { "IFFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "\\old_ram_gen:old_ram_component" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405840519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4e34.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4e34.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4e34 " "Found entity 1: altsyncram_4e34" {  } { { "db/altsyncram_4e34.tdf" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/db/altsyncram_4e34.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405840667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405840667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4e34 IFFT:IFFT_inst\|IFFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_4e34:auto_generated " "Elaborating entity \"altsyncram_4e34\" for hierarchy \"IFFT:IFFT_inst\|IFFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_4e34:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/program/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405840682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twid_rom IFFT:IFFT_inst\|IFFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_2n " "Elaborating entity \"twid_rom\" for hierarchy \"IFFT:IFFT_inst\|IFFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_2n\"" {  } { { "IFFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "\\gen_M4K:cos_2n" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405840878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fft_single_port_rom IFFT:IFFT_inst\|IFFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component " "Elaborating entity \"altera_fft_single_port_rom\" for hierarchy \"IFFT:IFFT_inst\|IFFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\"" {  } { { "IFFT/synthesis/submodules/twid_rom.vhd" "\\gen_auto:rom_component" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405840921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram IFFT:IFFT_inst\|IFFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component " "Elaborating entity \"altsyncram\" for hierarchy \"IFFT:IFFT_inst\|IFFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\"" {  } { { "IFFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "\\old_ram_gen:old_ram_component" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405840958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5e34.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5e34.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5e34 " "Found entity 1: altsyncram_5e34" {  } { { "db/altsyncram_5e34.tdf" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/db/altsyncram_5e34.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405841095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405841095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5e34 IFFT:IFFT_inst\|IFFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_5e34:auto_generated " "Elaborating entity \"altsyncram_5e34\" for hierarchy \"IFFT:IFFT_inst\|IFFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_5e34:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/program/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405841110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twid_rom IFFT:IFFT_inst\|IFFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_3n " "Elaborating entity \"twid_rom\" for hierarchy \"IFFT:IFFT_inst\|IFFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_3n\"" {  } { { "IFFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "\\gen_M4K:cos_3n" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405841316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fft_single_port_rom IFFT:IFFT_inst\|IFFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component " "Elaborating entity \"altera_fft_single_port_rom\" for hierarchy \"IFFT:IFFT_inst\|IFFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\"" {  } { { "IFFT/synthesis/submodules/twid_rom.vhd" "\\gen_auto:rom_component" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405841359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram IFFT:IFFT_inst\|IFFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component " "Elaborating entity \"altsyncram\" for hierarchy \"IFFT:IFFT_inst\|IFFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\"" {  } { { "IFFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "\\old_ram_gen:old_ram_component" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405841392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6e34.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6e34.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6e34 " "Found entity 1: altsyncram_6e34" {  } { { "db/altsyncram_6e34.tdf" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/db/altsyncram_6e34.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405841526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405841526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6e34 IFFT:IFFT_inst\|IFFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6e34:auto_generated " "Elaborating entity \"altsyncram_6e34\" for hierarchy \"IFFT:IFFT_inst\|IFFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6e34:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/program/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405841541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_lpprdadgen IFFT:IFFT_inst\|IFFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_lpprdadgen:\\gen_radix_4_last_pass:gen_lpp_addr " "Elaborating entity \"asj_fft_lpprdadgen\" for hierarchy \"IFFT:IFFT_inst\|IFFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_lpprdadgen:\\gen_radix_4_last_pass:gen_lpp_addr\"" {  } { { "IFFT/synthesis/submodules/asj_fft_sglstream.vhd" "\\gen_radix_4_last_pass:gen_lpp_addr" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_sglstream.vhd" 1937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405841778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_bit_rst IFFT:IFFT_inst\|IFFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_lpprdadgen:\\gen_radix_4_last_pass:gen_lpp_addr\|asj_fft_tdl_bit_rst:delay_en " "Elaborating entity \"asj_fft_tdl_bit_rst\" for hierarchy \"IFFT:IFFT_inst\|IFFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_lpprdadgen:\\gen_radix_4_last_pass:gen_lpp_addr\|asj_fft_tdl_bit_rst:delay_en\"" {  } { { "IFFT/synthesis/submodules/asj_fft_lpprdadgen.vhd" "delay_en" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_lpprdadgen.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405841856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_rst IFFT:IFFT_inst\|IFFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_lpprdadgen:\\gen_radix_4_last_pass:gen_lpp_addr\|asj_fft_tdl_rst:\\gen_M4K:delay_swd " "Elaborating entity \"asj_fft_tdl_rst\" for hierarchy \"IFFT:IFFT_inst\|IFFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_lpprdadgen:\\gen_radix_4_last_pass:gen_lpp_addr\|asj_fft_tdl_rst:\\gen_M4K:delay_swd\"" {  } { { "IFFT/synthesis/submodules/asj_fft_lpprdadgen.vhd" "\\gen_M4K:delay_swd" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_lpprdadgen.vhd" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405841902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_lpp_serial IFFT:IFFT_inst\|IFFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_lpp_serial:\\gen_radix_4_last_pass:lpp " "Elaborating entity \"asj_fft_lpp_serial\" for hierarchy \"IFFT:IFFT_inst\|IFFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_lpp_serial:\\gen_radix_4_last_pass:lpp\"" {  } { { "IFFT/synthesis/submodules/asj_fft_sglstream.vhd" "\\gen_radix_4_last_pass:lpp" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_sglstream.vhd" 1982 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405842013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_bit IFFT:IFFT_inst\|IFFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_lpp_serial:\\gen_radix_4_last_pass:lpp\|asj_fft_tdl_bit:\\gen_str_val:delay_val " "Elaborating entity \"asj_fft_tdl_bit\" for hierarchy \"IFFT:IFFT_inst\|IFFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_lpp_serial:\\gen_radix_4_last_pass:lpp\|asj_fft_tdl_bit:\\gen_str_val:delay_val\"" {  } { { "IFFT/synthesis/submodules/asj_fft_lpp_serial.vhd" "\\gen_str_val:delay_val" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_lpp_serial.vhd" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701405842097 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clk " "Net \"clk\" is missing source, defaulting to GND" {  } { { "testbench.v" "clk" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/testbench.v" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1701405842997 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1701405842997 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Design Software" 0 -1 1701405843928 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.12.01.11:44:08 Progress: Loading sld2a3d9584/alt_sld_fab_wrapper_hw.tcl " "2023.12.01.11:44:08 Progress: Loading sld2a3d9584/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1701405848217 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1701405851969 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1701405852110 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1701405856647 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1701405856795 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1701405856940 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1701405857107 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1701405857129 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1701405857129 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Design Software" 0 -1 1701405857851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2a3d9584/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2a3d9584/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld2a3d9584/alt_sld_fab.v" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/db/ip/sld2a3d9584/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405858255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405858255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2a3d9584/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2a3d9584/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld2a3d9584/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/db/ip/sld2a3d9584/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405858364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405858364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2a3d9584/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2a3d9584/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld2a3d9584/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/db/ip/sld2a3d9584/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405858415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405858415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2a3d9584/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2a3d9584/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld2a3d9584/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/db/ip/sld2a3d9584/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405858511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405858511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2a3d9584/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld2a3d9584/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld2a3d9584/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/db/ip/sld2a3d9584/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405858613 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld2a3d9584/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/db/ip/sld2a3d9584/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405858613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405858613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2a3d9584/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2a3d9584/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld2a3d9584/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/db/ip/sld2a3d9584/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701405858707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701405858707 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "altera_fft_ii " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature altera_fft_ii" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The output signals source_real, source_imag and source_exp are forced low when the evaluation time expires " "The output signals source_real, source_imag and source_exp are forced low when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1701405862526 ""} { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The output signals source_real, source_imag and source_exp are forced low when the evaluation time expires " "The output signals source_real, source_imag and source_exp are forced low when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1701405862526 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1701405862526 ""}  } {  } 0 265072 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1701405862526 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in %1!s! after device is programmed" 0 0 "Design Software" 0 -1 1701405862526 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" 0 0 "Design Software" 0 -1 1701405862526 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1701405862529 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "NCO 22 " "Ignored 22 assignments for entity \"NCO\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME Qsys -entity NCO -sip NCO/simulation/NCO.sip -library lib_NCO " "Assignment for entity set_global_assignment -name IP_TOOL_NAME Qsys -entity NCO -sip NCO/simulation/NCO.sip -library lib_NCO was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701405862775 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity NCO -sip NCO/simulation/NCO.sip -library lib_NCO " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity NCO -sip NCO/simulation/NCO.sip -library lib_NCO was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701405862775 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity NCO -sip NCO/simulation/NCO.sip -library lib_NCO " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity NCO -sip NCO/simulation/NCO.sip -library lib_NCO was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701405862775 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Design Software" 0 -1 1701405862775 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "NCO_nco_ii_0 32 " "Ignored 32 assignments for entity \"NCO_nco_ii_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Design Software" 0 -1 1701405862775 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/output_files/OFDM.map.smsg " "Generated suppressed messages file C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/output_files/OFDM.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1701405864953 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 26 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5038 " "Peak virtual memory: 5038 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701405865001 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 01 11:44:25 2023 " "Processing ended: Fri Dec 01 11:44:25 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701405865001 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:49 " "Elapsed time: 00:01:49" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701405865001 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:14 " "Total CPU time (on all processors): 00:01:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701405865001 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1701405865001 ""}
