Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Dec 17 18:21:16 2024
| Host         : eren running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file func_control_sets_placed.rpt
| Design       : func
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    11 |
|    Minimum number of control sets                        |    11 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    36 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    11 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     3 |
| >= 14 to < 16      |     1 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            1 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               5 |            3 |
| Yes          | No                    | No                     |              40 |           15 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              53 |           20 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+----------------------+--------------------+------------------+----------------+
|   Clock Signal   |     Enable Signal    |  Set/Reset Signal  | Slice Load Count | Bel Load Count |
+------------------+----------------------+--------------------+------------------+----------------+
|  clk_i_IBUF_BUFG |                      |                    |                1 |              2 |
|  clk_i_IBUF_BUFG | sqrt/y_bo[3]_i_1_n_0 | rst_i_IBUF         |                1 |              4 |
|  clk_i_IBUF_BUFG | sqrt/E[0]            |                    |                2 |              4 |
|  clk_i_IBUF_BUFG |                      | rst_i_IBUF         |                3 |              5 |
|  clk_i_IBUF_BUFG | sqrt/x               |                    |                2 |              8 |
|  clk_i_IBUF_BUFG | sqrt/busy_sqrt       | sqrt/m__0[3]       |                3 |             10 |
|  clk_i_IBUF_BUFG | mul/a                |                    |                5 |             12 |
|  clk_i_IBUF_BUFG | mul/E[0]             | rst_i_IBUF         |                7 |             12 |
|  clk_i_IBUF_BUFG | mul/y_bo[11]_i_1_n_0 | rst_i_IBUF         |                4 |             12 |
|  clk_i_IBUF_BUFG | mul/busy_mul         | mul/partial_result |                5 |             15 |
|  clk_i_IBUF_BUFG | a[7]_i_1_n_0         |                    |                6 |             16 |
+------------------+----------------------+--------------------+------------------+----------------+


