{
  "module_name": "dw9768.c",
  "hash_id": "ae56898fcb7baf78f6043c99c9ed809d88d89f4661e0d193c8d6e242e2813177",
  "original_prompt": "Ingested from linux-6.6.14/drivers/media/i2c/dw9768.c",
  "human_readable_source": "\n\n\n#include <linux/delay.h>\n#include <linux/i2c.h>\n#include <linux/module.h>\n#include <linux/pm_runtime.h>\n#include <linux/regulator/consumer.h>\n#include <media/v4l2-async.h>\n#include <media/v4l2-ctrls.h>\n#include <media/v4l2-device.h>\n#include <media/v4l2-fwnode.h>\n#include <media/v4l2-subdev.h>\n\n#define DW9768_NAME\t\t\t\t\"dw9768\"\n#define DW9768_MAX_FOCUS_POS\t\t\t(1024 - 1)\n \n#define DW9768_FOCUS_STEPS\t\t\t1\n\n \n#define DW9768_RING_PD_CONTROL_REG\t\t0x02\n#define DW9768_PD_MODE_OFF\t\t\t0x00\n#define DW9768_PD_MODE_EN\t\t\tBIT(0)\n#define DW9768_AAC_MODE_EN\t\t\tBIT(1)\n\n \n#define DW9768_MSB_ADDR\t\t\t\t0x03\n#define DW9768_LSB_ADDR\t\t\t\t0x04\n#define DW9768_STATUS_ADDR\t\t\t0x05\n\n \n#define DW9768_AAC_PRESC_REG\t\t\t0x06\n#define DW9768_AAC_MODE_SEL_MASK\t\tGENMASK(7, 5)\n#define DW9768_CLOCK_PRE_SCALE_SEL_MASK\t\tGENMASK(2, 0)\n\n \n#define DW9768_AAC_TIME_REG\t\t\t0x07\n\n \n#define DW9768_T_OPR_US\t\t\t\t1000\n#define DW9768_TVIB_MS_BASE10\t\t\t(64 - 1)\n#define DW9768_AAC_MODE_DEFAULT\t\t\t2\n#define DW9768_AAC_TIME_DEFAULT\t\t\t0x20\n#define DW9768_CLOCK_PRE_SCALE_DEFAULT\t\t1\n\n \n#define DW9768_MOVE_STEPS\t\t\t16\n\nstatic const char * const dw9768_supply_names[] = {\n\t\"vin\",\t \n\t\"vdd\",\t \n};\n\n \nstruct dw9768 {\n\tstruct regulator_bulk_data supplies[ARRAY_SIZE(dw9768_supply_names)];\n\tstruct v4l2_ctrl_handler ctrls;\n\tstruct v4l2_ctrl *focus;\n\tstruct v4l2_subdev sd;\n\n\tu32 aac_mode;\n\tu32 aac_timing;\n\tu32 clock_presc;\n\tu32 move_delay_us;\n};\n\nstatic inline struct dw9768 *sd_to_dw9768(struct v4l2_subdev *subdev)\n{\n\treturn container_of(subdev, struct dw9768, sd);\n}\n\nstruct regval_list {\n\tu8 reg_num;\n\tu8 value;\n};\n\nstruct dw9768_aac_mode_ot_multi {\n\tu32 aac_mode_enum;\n\tu32 ot_multi_base100;\n};\n\nstruct dw9768_clk_presc_dividing_rate {\n\tu32 clk_presc_enum;\n\tu32 dividing_rate_base100;\n};\n\nstatic const struct dw9768_aac_mode_ot_multi aac_mode_ot_multi[] = {\n\t{1,  48},\n\t{2,  70},\n\t{3,  75},\n\t{5, 113},\n};\n\nstatic const struct dw9768_clk_presc_dividing_rate presc_dividing_rate[] = {\n\t{0, 200},\n\t{1, 100},\n\t{2,  50},\n\t{3,  25},\n\t{4, 800},\n\t{5, 400},\n};\n\nstatic u32 dw9768_find_ot_multi(u32 aac_mode_param)\n{\n\tu32 cur_ot_multi_base100 = 70;\n\tunsigned int i;\n\n\tfor (i = 0; i < ARRAY_SIZE(aac_mode_ot_multi); i++) {\n\t\tif (aac_mode_ot_multi[i].aac_mode_enum == aac_mode_param) {\n\t\t\tcur_ot_multi_base100 =\n\t\t\t\taac_mode_ot_multi[i].ot_multi_base100;\n\t\t}\n\t}\n\n\treturn cur_ot_multi_base100;\n}\n\nstatic u32 dw9768_find_dividing_rate(u32 presc_param)\n{\n\tu32 cur_clk_dividing_rate_base100 = 100;\n\tunsigned int i;\n\n\tfor (i = 0; i < ARRAY_SIZE(presc_dividing_rate); i++) {\n\t\tif (presc_dividing_rate[i].clk_presc_enum == presc_param) {\n\t\t\tcur_clk_dividing_rate_base100 =\n\t\t\t\tpresc_dividing_rate[i].dividing_rate_base100;\n\t\t}\n\t}\n\n\treturn cur_clk_dividing_rate_base100;\n}\n\n \nstatic inline u32 dw9768_cal_move_delay(u32 aac_mode_param, u32 presc_param,\n\t\t\t\t\tu32 aac_timing_param)\n{\n\tu32 Tvib_us;\n\tu32 ot_multi_base100;\n\tu32 clk_dividing_rate_base100;\n\n\tot_multi_base100 = dw9768_find_ot_multi(aac_mode_param);\n\n\tclk_dividing_rate_base100 = dw9768_find_dividing_rate(presc_param);\n\n\tTvib_us = (DW9768_TVIB_MS_BASE10 + aac_timing_param) *\n\t\t  clk_dividing_rate_base100;\n\n\treturn Tvib_us * ot_multi_base100 / 100;\n}\n\nstatic int dw9768_mod_reg(struct dw9768 *dw9768, u8 reg, u8 mask, u8 val)\n{\n\tstruct i2c_client *client = v4l2_get_subdevdata(&dw9768->sd);\n\tint ret;\n\n\tret = i2c_smbus_read_byte_data(client, reg);\n\tif (ret < 0)\n\t\treturn ret;\n\n\tval = ((unsigned char)ret & ~mask) | (val & mask);\n\n\treturn i2c_smbus_write_byte_data(client, reg, val);\n}\n\nstatic int dw9768_set_dac(struct dw9768 *dw9768, u16 val)\n{\n\tstruct i2c_client *client = v4l2_get_subdevdata(&dw9768->sd);\n\n\t \n\treturn i2c_smbus_write_word_swapped(client, DW9768_MSB_ADDR, val);\n}\n\nstatic int dw9768_init(struct dw9768 *dw9768)\n{\n\tstruct i2c_client *client = v4l2_get_subdevdata(&dw9768->sd);\n\tint ret, val;\n\n\t \n\tret = i2c_smbus_write_byte_data(client, DW9768_RING_PD_CONTROL_REG,\n\t\t\t\t\tDW9768_PD_MODE_OFF);\n\tif (ret < 0)\n\t\treturn ret;\n\n\t \n\tusleep_range(DW9768_T_OPR_US, DW9768_T_OPR_US + 100);\n\n\t \n\tret = i2c_smbus_write_byte_data(client, DW9768_RING_PD_CONTROL_REG,\n\t\t\t\t\tDW9768_AAC_MODE_EN);\n\tif (ret < 0)\n\t\treturn ret;\n\n\t \n\tret = dw9768_mod_reg(dw9768, DW9768_AAC_PRESC_REG,\n\t\t\t     DW9768_AAC_MODE_SEL_MASK,\n\t\t\t     dw9768->aac_mode << 5);\n\tif (ret < 0)\n\t\treturn ret;\n\n\t \n\tif (dw9768->clock_presc != DW9768_CLOCK_PRE_SCALE_DEFAULT) {\n\t\tret = dw9768_mod_reg(dw9768, DW9768_AAC_PRESC_REG,\n\t\t\t\t     DW9768_CLOCK_PRE_SCALE_SEL_MASK,\n\t\t\t\t     dw9768->clock_presc);\n\t\tif (ret < 0)\n\t\t\treturn ret;\n\t}\n\n\t \n\tif (dw9768->aac_timing != DW9768_AAC_TIME_DEFAULT) {\n\t\tret = i2c_smbus_write_byte_data(client, DW9768_AAC_TIME_REG,\n\t\t\t\t\t\tdw9768->aac_timing);\n\t\tif (ret < 0)\n\t\t\treturn ret;\n\t}\n\n\tfor (val = dw9768->focus->val % DW9768_MOVE_STEPS;\n\t     val <= dw9768->focus->val;\n\t     val += DW9768_MOVE_STEPS) {\n\t\tret = dw9768_set_dac(dw9768, val);\n\t\tif (ret) {\n\t\t\tdev_err(&client->dev, \"I2C failure: %d\", ret);\n\t\t\treturn ret;\n\t\t}\n\t\tusleep_range(dw9768->move_delay_us,\n\t\t\t     dw9768->move_delay_us + 1000);\n\t}\n\n\treturn 0;\n}\n\nstatic int dw9768_release(struct dw9768 *dw9768)\n{\n\tstruct i2c_client *client = v4l2_get_subdevdata(&dw9768->sd);\n\tint ret, val;\n\n\tval = round_down(dw9768->focus->val, DW9768_MOVE_STEPS);\n\tfor ( ; val >= 0; val -= DW9768_MOVE_STEPS) {\n\t\tret = dw9768_set_dac(dw9768, val);\n\t\tif (ret) {\n\t\t\tdev_err(&client->dev, \"I2C write fail: %d\", ret);\n\t\t\treturn ret;\n\t\t}\n\t\tusleep_range(dw9768->move_delay_us,\n\t\t\t     dw9768->move_delay_us + 1000);\n\t}\n\n\tret = i2c_smbus_write_byte_data(client, DW9768_RING_PD_CONTROL_REG,\n\t\t\t\t\tDW9768_PD_MODE_EN);\n\tif (ret < 0)\n\t\treturn ret;\n\n\t \n\tusleep_range(DW9768_T_OPR_US, DW9768_T_OPR_US + 100);\n\n\treturn 0;\n}\n\nstatic int dw9768_runtime_suspend(struct device *dev)\n{\n\tstruct v4l2_subdev *sd = dev_get_drvdata(dev);\n\tstruct dw9768 *dw9768 = sd_to_dw9768(sd);\n\n\tdw9768_release(dw9768);\n\tregulator_bulk_disable(ARRAY_SIZE(dw9768_supply_names),\n\t\t\t       dw9768->supplies);\n\n\treturn 0;\n}\n\nstatic int dw9768_runtime_resume(struct device *dev)\n{\n\tstruct v4l2_subdev *sd = dev_get_drvdata(dev);\n\tstruct dw9768 *dw9768 = sd_to_dw9768(sd);\n\tint ret;\n\n\tret = regulator_bulk_enable(ARRAY_SIZE(dw9768_supply_names),\n\t\t\t\t    dw9768->supplies);\n\tif (ret < 0) {\n\t\tdev_err(dev, \"failed to enable regulators\\n\");\n\t\treturn ret;\n\t}\n\n\t \n\tusleep_range(DW9768_T_OPR_US, DW9768_T_OPR_US + 100);\n\n\tret = dw9768_init(dw9768);\n\tif (ret < 0)\n\t\tgoto disable_regulator;\n\n\treturn 0;\n\ndisable_regulator:\n\tregulator_bulk_disable(ARRAY_SIZE(dw9768_supply_names),\n\t\t\t       dw9768->supplies);\n\n\treturn ret;\n}\n\nstatic int dw9768_set_ctrl(struct v4l2_ctrl *ctrl)\n{\n\tstruct dw9768 *dw9768 = container_of(ctrl->handler,\n\t\t\t\t\t     struct dw9768, ctrls);\n\n\tif (ctrl->id == V4L2_CID_FOCUS_ABSOLUTE)\n\t\treturn dw9768_set_dac(dw9768, ctrl->val);\n\n\treturn 0;\n}\n\nstatic const struct v4l2_ctrl_ops dw9768_ctrl_ops = {\n\t.s_ctrl = dw9768_set_ctrl,\n};\n\nstatic int dw9768_open(struct v4l2_subdev *sd, struct v4l2_subdev_fh *fh)\n{\n\treturn pm_runtime_resume_and_get(sd->dev);\n}\n\nstatic int dw9768_close(struct v4l2_subdev *sd, struct v4l2_subdev_fh *fh)\n{\n\tpm_runtime_put(sd->dev);\n\n\treturn 0;\n}\n\nstatic const struct v4l2_subdev_internal_ops dw9768_int_ops = {\n\t.open = dw9768_open,\n\t.close = dw9768_close,\n};\n\nstatic const struct v4l2_subdev_ops dw9768_ops = { };\n\nstatic int dw9768_init_controls(struct dw9768 *dw9768)\n{\n\tstruct v4l2_ctrl_handler *hdl = &dw9768->ctrls;\n\tconst struct v4l2_ctrl_ops *ops = &dw9768_ctrl_ops;\n\n\tv4l2_ctrl_handler_init(hdl, 1);\n\n\tdw9768->focus = v4l2_ctrl_new_std(hdl, ops, V4L2_CID_FOCUS_ABSOLUTE, 0,\n\t\t\t\t\t  DW9768_MAX_FOCUS_POS,\n\t\t\t\t\t  DW9768_FOCUS_STEPS, 0);\n\n\tif (hdl->error)\n\t\treturn hdl->error;\n\n\tdw9768->sd.ctrl_handler = hdl;\n\n\treturn 0;\n}\n\nstatic int dw9768_probe(struct i2c_client *client)\n{\n\tstruct device *dev = &client->dev;\n\tstruct dw9768 *dw9768;\n\tbool full_power;\n\tunsigned int i;\n\tint ret;\n\n\tdw9768 = devm_kzalloc(dev, sizeof(*dw9768), GFP_KERNEL);\n\tif (!dw9768)\n\t\treturn -ENOMEM;\n\n\t \n\tv4l2_i2c_subdev_init(&dw9768->sd, client, &dw9768_ops);\n\n\tdw9768->aac_mode = DW9768_AAC_MODE_DEFAULT;\n\tdw9768->aac_timing = DW9768_AAC_TIME_DEFAULT;\n\tdw9768->clock_presc = DW9768_CLOCK_PRE_SCALE_DEFAULT;\n\n\t \n\tfwnode_property_read_u32(dev_fwnode(dev), \"dongwoon,aac-mode\",\n\t\t\t\t &dw9768->aac_mode);\n\n\t \n\tfwnode_property_read_u32(dev_fwnode(dev), \"dongwoon,clock-presc\",\n\t\t\t\t &dw9768->clock_presc);\n\n\t \n\tfwnode_property_read_u32(dev_fwnode(dev), \"dongwoon,aac-timing\",\n\t\t\t\t &dw9768->aac_timing);\n\n\tdw9768->move_delay_us = dw9768_cal_move_delay(dw9768->aac_mode,\n\t\t\t\t\t\t      dw9768->clock_presc,\n\t\t\t\t\t\t      dw9768->aac_timing);\n\n\tfor (i = 0; i < ARRAY_SIZE(dw9768_supply_names); i++)\n\t\tdw9768->supplies[i].supply = dw9768_supply_names[i];\n\n\tret = devm_regulator_bulk_get(dev, ARRAY_SIZE(dw9768_supply_names),\n\t\t\t\t      dw9768->supplies);\n\tif (ret) {\n\t\tdev_err(dev, \"failed to get regulators\\n\");\n\t\treturn ret;\n\t}\n\n\t \n\tret = dw9768_init_controls(dw9768);\n\tif (ret)\n\t\tgoto err_free_handler;\n\n\t \n\tdw9768->sd.flags |= V4L2_SUBDEV_FL_HAS_DEVNODE;\n\tdw9768->sd.internal_ops = &dw9768_int_ops;\n\n\tret = media_entity_pads_init(&dw9768->sd.entity, 0, NULL);\n\tif (ret < 0)\n\t\tgoto err_free_handler;\n\n\tdw9768->sd.entity.function = MEDIA_ENT_F_LENS;\n\n\t \n\tpm_runtime_enable(dev);\n\tfull_power = (is_acpi_node(dev_fwnode(dev)) &&\n\t\t      acpi_dev_state_d0(dev)) ||\n\t\t     (is_of_node(dev_fwnode(dev)) && !pm_runtime_enabled(dev));\n\tif (full_power) {\n\t\tret = dw9768_runtime_resume(dev);\n\t\tif (ret < 0) {\n\t\t\tdev_err(dev, \"failed to power on: %d\\n\", ret);\n\t\t\tgoto err_clean_entity;\n\t\t}\n\t\tpm_runtime_set_active(dev);\n\t}\n\n\tret = v4l2_async_register_subdev(&dw9768->sd);\n\tif (ret < 0) {\n\t\tdev_err(dev, \"failed to register V4L2 subdev: %d\", ret);\n\t\tgoto err_power_off;\n\t}\n\n\tpm_runtime_idle(dev);\n\n\treturn 0;\n\nerr_power_off:\n\tif (full_power) {\n\t\tdw9768_runtime_suspend(dev);\n\t\tpm_runtime_set_suspended(dev);\n\t}\nerr_clean_entity:\n\tpm_runtime_disable(dev);\n\tmedia_entity_cleanup(&dw9768->sd.entity);\nerr_free_handler:\n\tv4l2_ctrl_handler_free(&dw9768->ctrls);\n\n\treturn ret;\n}\n\nstatic void dw9768_remove(struct i2c_client *client)\n{\n\tstruct v4l2_subdev *sd = i2c_get_clientdata(client);\n\tstruct dw9768 *dw9768 = sd_to_dw9768(sd);\n\tstruct device *dev = &client->dev;\n\n\tv4l2_async_unregister_subdev(&dw9768->sd);\n\tv4l2_ctrl_handler_free(&dw9768->ctrls);\n\tmedia_entity_cleanup(&dw9768->sd.entity);\n\tif ((is_acpi_node(dev_fwnode(dev)) && acpi_dev_state_d0(dev)) ||\n\t    (is_of_node(dev_fwnode(dev)) && !pm_runtime_enabled(dev))) {\n\t\tdw9768_runtime_suspend(dev);\n\t\tpm_runtime_set_suspended(dev);\n\t}\n\tpm_runtime_disable(dev);\n}\n\nstatic const struct of_device_id dw9768_of_table[] = {\n\t{ .compatible = \"dongwoon,dw9768\" },\n\t{ .compatible = \"giantec,gt9769\" },\n\t{}\n};\nMODULE_DEVICE_TABLE(of, dw9768_of_table);\n\nstatic const struct dev_pm_ops dw9768_pm_ops = {\n\tSET_SYSTEM_SLEEP_PM_OPS(pm_runtime_force_suspend,\n\t\t\t\tpm_runtime_force_resume)\n\tSET_RUNTIME_PM_OPS(dw9768_runtime_suspend, dw9768_runtime_resume, NULL)\n};\n\nstatic struct i2c_driver dw9768_i2c_driver = {\n\t.driver = {\n\t\t.name = DW9768_NAME,\n\t\t.pm = &dw9768_pm_ops,\n\t\t.of_match_table = dw9768_of_table,\n\t},\n\t.probe = dw9768_probe,\n\t.remove = dw9768_remove,\n};\nmodule_i2c_driver(dw9768_i2c_driver);\n\nMODULE_AUTHOR(\"Dongchun Zhu <dongchun.zhu@mediatek.com>\");\nMODULE_DESCRIPTION(\"DW9768 VCM driver\");\nMODULE_LICENSE(\"GPL v2\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}