$date
	Sun Oct 23 02:30:42 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#594445
b100 !
1"
#594446
b100 &
b100 %
1$
#594447
0"
#594450
b10 &
b10 %
#594454
b1 &
1#
b1 %
#594458
b0 &
b0 %
0#
0$
#1530827
b1101 !
1"
#1530830
b1101 &
b1101 %
1$
#1530831
0"
#1530834
b101000 &
b101000 %
#1530838
b10100 &
b10100 %
#1530842
b1010 &
b1010 %
#1530846
b101 &
b101 %
#1530850
b10000 &
b10000 %
#1530854
b1000 &
b1000 %
#1530858
b100 &
b100 %
#1530862
b10 &
b10 %
#1530866
b1 &
b1 %
1#
#1530870
b0 &
0#
b0 %
0$
#2554740
b10001 !
1"
#2554742
b10001 &
b10001 %
1$
#2554743
0"
#2554746
b110100 &
b110100 %
#2554750
b11010 &
b11010 %
#2554754
b1101 &
b1101 %
#2554758
b101000 &
b101000 %
#2554762
b10100 &
b10100 %
#2554766
b1010 &
b1010 %
#2554770
b101 &
b101 %
#2554774
b10000 &
b10000 %
#2554778
b1000 &
b1000 %
#2554782
b100 &
b100 %
#2554786
b10 &
b10 %
#2554790
b1 &
1#
b1 %
#2554794
b0 &
b0 %
0#
0$
#4500012
