

================================================================
== Vivado HLS Report for 'example'
================================================================
* Date:           Tue May 02 00:10:03 2017

* Version:        2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)
* Project:        proj_axi_stream_no_side_channel_data
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  13.33|      2.00|        1.67|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   51|   51|   52|   52|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   50|   50|         1|          -|          -|    50|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     44|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      8|
|Register         |        -|      -|       9|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       9|     52|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------+----------+-------+---+----+------------+------------+
    |   Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------+----------+-------+---+----+------------+------------+
    |B_TDATA            |     +    |      0|  0|  32|          32|           3|
    |i_1_fu_64_p2       |     +    |      0|  0|   6|           6|           1|
    |ap_sig_bdd_100     |    and   |      0|  0|   1|           1|           1|
    |ap_sig_bdd_47      |    and   |      0|  0|   1|           1|           1|
    |ap_sig_bdd_99      |    and   |      0|  0|   1|           1|           1|
    |exitcond_fu_58_p2  |   icmp   |      0|  0|   3|           6|           5|
    +-------------------+----------+-------+---+----+------------+------------+
    |Total              |          |      0|  0|  44|          47|          12|
    +-------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |   1|          3|    1|          3|
    |ap_sig_ioackin_B_TREADY  |   1|          2|    1|          2|
    |i_reg_47                 |   6|          2|    6|         12|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |   8|          7|    8|         17|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  2|   0|    2|          0|
    |ap_reg_ioackin_B_TREADY  |  1|   0|    1|          0|
    |i_reg_47                 |  6|   0|    6|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    |  9|   0|    9|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+------------+--------------+--------------+
| RTL Ports| Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------+-----+-----+------------+--------------+--------------+
|ap_clk    |  in |    1| ap_ctrl_hs |    example   | return value |
|ap_rst_n  |  in |    1| ap_ctrl_hs |    example   | return value |
|ap_start  |  in |    1| ap_ctrl_hs |    example   | return value |
|ap_done   | out |    1| ap_ctrl_hs |    example   | return value |
|ap_idle   | out |    1| ap_ctrl_hs |    example   | return value |
|ap_ready  | out |    1| ap_ctrl_hs |    example   | return value |
|A_TDATA   |  in |   32|    axis    |       A      |    pointer   |
|A_TVALID  |  in |    1|    axis    |       A      |    pointer   |
|A_TREADY  | out |    1|    axis    |       A      |    pointer   |
|B_TDATA   | out |   32|    axis    |       B      |    pointer   |
|B_TVALID  | out |    1|    axis    |       B      |    pointer   |
|B_TREADY  |  in |    1|    axis    |       B      |    pointer   |
+----------+-----+-----+------------+--------------+--------------+

