Release 14.7 Drc P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Fri May 31 17:49:56 2019

drc -z ParallelTest_Top.ncd ParallelTest_Top.pcf

WARNING:PhysDesignRules:367 - The signal <SUPPIN_IBUF> is incomplete. The signal
   does not drive any load pins in the design.
DRC detected 0 errors and 1 warnings.  Please see the previously displayed
individual error or warning messages for more details.
