// ==============================================================
// Generated by Vitis HLS v2025.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module Gemv_Test_Scale_Loader_Distributor (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        p_read,
        scale_mem_dout,
        scale_mem_empty_n,
        scale_mem_read,
        scale_mem_num_data_valid,
        scale_mem_fifo_cap,
        scale_dispacher_0_din,
        scale_dispacher_0_full_n,
        scale_dispacher_0_write,
        scale_dispacher_0_num_data_valid,
        scale_dispacher_0_fifo_cap,
        scale_dispacher_1_din,
        scale_dispacher_1_full_n,
        scale_dispacher_1_write,
        scale_dispacher_1_num_data_valid,
        scale_dispacher_1_fifo_cap,
        scale_dispacher_2_din,
        scale_dispacher_2_full_n,
        scale_dispacher_2_write,
        scale_dispacher_2_num_data_valid,
        scale_dispacher_2_fifo_cap,
        scale_dispacher_3_din,
        scale_dispacher_3_full_n,
        scale_dispacher_3_write,
        scale_dispacher_3_num_data_valid,
        scale_dispacher_3_fifo_cap
);

parameter    ap_ST_fsm_state1 = 3'd1;
parameter    ap_ST_fsm_state2 = 3'd2;
parameter    ap_ST_fsm_state3 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [31:0] p_read;
input  [511:0] scale_mem_dout;
input   scale_mem_empty_n;
output   scale_mem_read;
input  [2:0] scale_mem_num_data_valid;
input  [2:0] scale_mem_fifo_cap;
output  [31:0] scale_dispacher_0_din;
input   scale_dispacher_0_full_n;
output   scale_dispacher_0_write;
input  [2:0] scale_dispacher_0_num_data_valid;
input  [2:0] scale_dispacher_0_fifo_cap;
output  [31:0] scale_dispacher_1_din;
input   scale_dispacher_1_full_n;
output   scale_dispacher_1_write;
input  [2:0] scale_dispacher_1_num_data_valid;
input  [2:0] scale_dispacher_1_fifo_cap;
output  [31:0] scale_dispacher_2_din;
input   scale_dispacher_2_full_n;
output   scale_dispacher_2_write;
input  [2:0] scale_dispacher_2_num_data_valid;
input  [2:0] scale_dispacher_2_fifo_cap;
output  [31:0] scale_dispacher_3_din;
input   scale_dispacher_3_full_n;
output   scale_dispacher_3_write;
input  [2:0] scale_dispacher_3_num_data_valid;
input  [2:0] scale_dispacher_3_fifo_cap;

reg ap_done;
reg ap_idle;
reg ap_ready;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    scale_mem_blk_n;
wire   [20:0] Iterations_fu_171_p3;
reg   [20:0] Iterations_reg_303;
reg    ap_block_state1;
wire   [31:0] trunc_ln35_fu_179_p1;
reg   [31:0] trunc_ln35_reg_308;
reg   [31:0] data_1_reg_313;
reg   [31:0] data_2_reg_318;
reg   [31:0] data_3_reg_323;
reg   [31:0] data_4_reg_328;
reg   [31:0] data_5_reg_333;
reg   [31:0] data_6_reg_338;
reg   [31:0] data_7_reg_343;
reg   [31:0] data_8_reg_348;
reg   [31:0] data_9_reg_353;
reg   [31:0] data_s_reg_358;
reg   [31:0] data_10_reg_363;
reg   [31:0] data_11_reg_368;
reg   [31:0] data_12_reg_373;
reg   [31:0] data_13_reg_378;
reg   [31:0] data_14_reg_383;
wire    grp_Scale_Loader_Distributor_Pipeline_load_from_hbm_fu_100_ap_start;
wire    grp_Scale_Loader_Distributor_Pipeline_load_from_hbm_fu_100_ap_done;
wire    grp_Scale_Loader_Distributor_Pipeline_load_from_hbm_fu_100_ap_idle;
wire    grp_Scale_Loader_Distributor_Pipeline_load_from_hbm_fu_100_ap_ready;
wire   [31:0] grp_Scale_Loader_Distributor_Pipeline_load_from_hbm_fu_100_scale_dispacher_0_din;
wire    grp_Scale_Loader_Distributor_Pipeline_load_from_hbm_fu_100_scale_dispacher_0_write;
wire   [31:0] grp_Scale_Loader_Distributor_Pipeline_load_from_hbm_fu_100_scale_dispacher_1_din;
wire    grp_Scale_Loader_Distributor_Pipeline_load_from_hbm_fu_100_scale_dispacher_1_write;
wire   [31:0] grp_Scale_Loader_Distributor_Pipeline_load_from_hbm_fu_100_scale_dispacher_2_din;
wire    grp_Scale_Loader_Distributor_Pipeline_load_from_hbm_fu_100_scale_dispacher_2_write;
wire   [31:0] grp_Scale_Loader_Distributor_Pipeline_load_from_hbm_fu_100_scale_dispacher_3_din;
wire    grp_Scale_Loader_Distributor_Pipeline_load_from_hbm_fu_100_scale_dispacher_3_write;
reg    grp_Scale_Loader_Distributor_Pipeline_load_from_hbm_fu_100_ap_start_reg;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state3;
reg    scale_mem_read_local;
wire   [31:0] sub_ln61_fu_139_p2;
wire   [20:0] tmp_fu_145_p4;
wire   [0:0] tmp_10_fu_131_p3;
wire   [20:0] sub_ln61_1_fu_155_p2;
wire   [20:0] tmp_8_fu_161_p4;
reg   [2:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 3'd1;
#0 grp_Scale_Loader_Distributor_Pipeline_load_from_hbm_fu_100_ap_start_reg = 1'b0;
end

Gemv_Test_Scale_Loader_Distributor_Pipeline_load_from_hbm grp_Scale_Loader_Distributor_Pipeline_load_from_hbm_fu_100(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_Scale_Loader_Distributor_Pipeline_load_from_hbm_fu_100_ap_start),
    .ap_done(grp_Scale_Loader_Distributor_Pipeline_load_from_hbm_fu_100_ap_done),
    .ap_idle(grp_Scale_Loader_Distributor_Pipeline_load_from_hbm_fu_100_ap_idle),
    .ap_ready(grp_Scale_Loader_Distributor_Pipeline_load_from_hbm_fu_100_ap_ready),
    .scale_dispacher_0_din(grp_Scale_Loader_Distributor_Pipeline_load_from_hbm_fu_100_scale_dispacher_0_din),
    .scale_dispacher_0_full_n(scale_dispacher_0_full_n),
    .scale_dispacher_0_write(grp_Scale_Loader_Distributor_Pipeline_load_from_hbm_fu_100_scale_dispacher_0_write),
    .scale_dispacher_0_num_data_valid(3'd0),
    .scale_dispacher_0_fifo_cap(3'd0),
    .scale_dispacher_1_din(grp_Scale_Loader_Distributor_Pipeline_load_from_hbm_fu_100_scale_dispacher_1_din),
    .scale_dispacher_1_full_n(scale_dispacher_1_full_n),
    .scale_dispacher_1_write(grp_Scale_Loader_Distributor_Pipeline_load_from_hbm_fu_100_scale_dispacher_1_write),
    .scale_dispacher_1_num_data_valid(3'd0),
    .scale_dispacher_1_fifo_cap(3'd0),
    .scale_dispacher_2_din(grp_Scale_Loader_Distributor_Pipeline_load_from_hbm_fu_100_scale_dispacher_2_din),
    .scale_dispacher_2_full_n(scale_dispacher_2_full_n),
    .scale_dispacher_2_write(grp_Scale_Loader_Distributor_Pipeline_load_from_hbm_fu_100_scale_dispacher_2_write),
    .scale_dispacher_2_num_data_valid(3'd0),
    .scale_dispacher_2_fifo_cap(3'd0),
    .scale_dispacher_3_din(grp_Scale_Loader_Distributor_Pipeline_load_from_hbm_fu_100_scale_dispacher_3_din),
    .scale_dispacher_3_full_n(scale_dispacher_3_full_n),
    .scale_dispacher_3_write(grp_Scale_Loader_Distributor_Pipeline_load_from_hbm_fu_100_scale_dispacher_3_write),
    .scale_dispacher_3_num_data_valid(3'd0),
    .scale_dispacher_3_fifo_cap(3'd0),
    .Iterations(Iterations_reg_303),
    .empty(trunc_ln35_reg_308),
    .data_1(data_1_reg_313),
    .data_2(data_2_reg_318),
    .data_3(data_3_reg_323),
    .data_4(data_4_reg_328),
    .data_5(data_5_reg_333),
    .data_6(data_6_reg_338),
    .data_7(data_7_reg_343),
    .data_8(data_8_reg_348),
    .data_9(data_9_reg_353),
    .data_15(data_s_reg_358),
    .data_10(data_10_reg_363),
    .data_11(data_11_reg_368),
    .data_12(data_12_reg_373),
    .data_13(data_13_reg_378),
    .data_14(data_14_reg_383)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state3) & (grp_Scale_Loader_Distributor_Pipeline_load_from_hbm_fu_100_ap_done == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_Scale_Loader_Distributor_Pipeline_load_from_hbm_fu_100_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state2)) begin
            grp_Scale_Loader_Distributor_Pipeline_load_from_hbm_fu_100_ap_start_reg <= 1'b1;
        end else if ((grp_Scale_Loader_Distributor_Pipeline_load_from_hbm_fu_100_ap_ready == 1'b1)) begin
            grp_Scale_Loader_Distributor_Pipeline_load_from_hbm_fu_100_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        Iterations_reg_303 <= Iterations_fu_171_p3;
        data_10_reg_363 <= {{scale_mem_dout[383:352]}};
        data_11_reg_368 <= {{scale_mem_dout[415:384]}};
        data_12_reg_373 <= {{scale_mem_dout[447:416]}};
        data_13_reg_378 <= {{scale_mem_dout[479:448]}};
        data_14_reg_383 <= {{scale_mem_dout[511:480]}};
        data_1_reg_313 <= {{scale_mem_dout[63:32]}};
        data_2_reg_318 <= {{scale_mem_dout[95:64]}};
        data_3_reg_323 <= {{scale_mem_dout[127:96]}};
        data_4_reg_328 <= {{scale_mem_dout[159:128]}};
        data_5_reg_333 <= {{scale_mem_dout[191:160]}};
        data_6_reg_338 <= {{scale_mem_dout[223:192]}};
        data_7_reg_343 <= {{scale_mem_dout[255:224]}};
        data_8_reg_348 <= {{scale_mem_dout[287:256]}};
        data_9_reg_353 <= {{scale_mem_dout[319:288]}};
        data_s_reg_358 <= {{scale_mem_dout[351:320]}};
        trunc_ln35_reg_308 <= trunc_ln35_fu_179_p1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state1)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

always @ (*) begin
    if ((grp_Scale_Loader_Distributor_Pipeline_load_from_hbm_fu_100_ap_done == 1'b0)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (grp_Scale_Loader_Distributor_Pipeline_load_from_hbm_fu_100_ap_done == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (grp_Scale_Loader_Distributor_Pipeline_load_from_hbm_fu_100_ap_done == 1'b1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        scale_mem_blk_n = scale_mem_empty_n;
    end else begin
        scale_mem_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        scale_mem_read_local = 1'b1;
    end else begin
        scale_mem_read_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (grp_Scale_Loader_Distributor_Pipeline_load_from_hbm_fu_100_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign Iterations_fu_171_p3 = ((tmp_10_fu_131_p3[0:0] == 1'b1) ? sub_ln61_1_fu_155_p2 : tmp_8_fu_161_p4);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

always @ (*) begin
    ap_block_state1 = ((ap_start == 1'b0) | (scale_mem_empty_n == 1'b0) | (ap_done_reg == 1'b1));
end

assign grp_Scale_Loader_Distributor_Pipeline_load_from_hbm_fu_100_ap_start = grp_Scale_Loader_Distributor_Pipeline_load_from_hbm_fu_100_ap_start_reg;

assign scale_dispacher_0_din = grp_Scale_Loader_Distributor_Pipeline_load_from_hbm_fu_100_scale_dispacher_0_din;

assign scale_dispacher_0_write = grp_Scale_Loader_Distributor_Pipeline_load_from_hbm_fu_100_scale_dispacher_0_write;

assign scale_dispacher_1_din = grp_Scale_Loader_Distributor_Pipeline_load_from_hbm_fu_100_scale_dispacher_1_din;

assign scale_dispacher_1_write = grp_Scale_Loader_Distributor_Pipeline_load_from_hbm_fu_100_scale_dispacher_1_write;

assign scale_dispacher_2_din = grp_Scale_Loader_Distributor_Pipeline_load_from_hbm_fu_100_scale_dispacher_2_din;

assign scale_dispacher_2_write = grp_Scale_Loader_Distributor_Pipeline_load_from_hbm_fu_100_scale_dispacher_2_write;

assign scale_dispacher_3_din = grp_Scale_Loader_Distributor_Pipeline_load_from_hbm_fu_100_scale_dispacher_3_din;

assign scale_dispacher_3_write = grp_Scale_Loader_Distributor_Pipeline_load_from_hbm_fu_100_scale_dispacher_3_write;

assign scale_mem_read = scale_mem_read_local;

assign sub_ln61_1_fu_155_p2 = (21'd0 - tmp_fu_145_p4);

assign sub_ln61_fu_139_p2 = (32'd0 - p_read);

assign tmp_10_fu_131_p3 = p_read[32'd31];

assign tmp_8_fu_161_p4 = {{p_read[31:11]}};

assign tmp_fu_145_p4 = {{sub_ln61_fu_139_p2[31:11]}};

assign trunc_ln35_fu_179_p1 = scale_mem_dout[31:0];

endmodule //Gemv_Test_Scale_Loader_Distributor
