0.7
2020.2
Oct 13 2023
20:47:58
D:/DVCON/VHDL/Assignment/Assignment1/Assignment1.sim/sim_1/behav/xsim/glbl.v,1697210495,verilog,,,,glbl,,uvm,,,,,,
D:/DVCON/VHDL/Assignment/src/count_sum.sv,1717601401,systemVerilog,,D:/DVCON/VHDL/Assignment/src/count_sum_tb.sv,,count_sum,,uvm,,,,,,
D:/DVCON/VHDL/Assignment/src/count_sum_tb.sv,1717600760,systemVerilog,,,,count_sum_tb,,uvm,,,,,,
