{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1702510929401 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1702510929401 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "dcsk_modem 5CSEBA6U19I7ES " "Selected device 5CSEBA6U19I7ES for design \"dcsk_modem\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1702510929410 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1702510929447 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1702510929447 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1702510929828 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1702510929845 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1702510929917 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "87 87 " "No exact pin location assignment(s) for 87 pins of 87 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1702510930172 ""}
{ "Error" "ECIO_NUM_USER_IO_CAPACITY_EXCEEDED" "87 66 " "Design requires 87 user-specified I/O pins -- too many to fit in the 66 user I/O pin locations available in the selected device" { { "Info" "ICIO_NUM_USER_IO_CAPACITY_EXCEEDED_SUBMSG1" "87 87 0 " "Current design requires 87 user-specified I/O pins -- 87 normal user-specified I/O pins and 0 programming pins that have been constrained to use dual-purpose I/O pin locations" {  } {  } 0 179001 "Current design requires %1!d! user-specified I/O pins -- %2!d! normal user-specified I/O pins and %3!d! programming pins that have been constrained to use dual-purpose I/O pin locations" 0 0 "Design Software" 0 -1 1702510938883 ""} { "Info" "ICIO_NUM_USER_IO_CAPACITY_EXCEEDED_SUBMSG2" "66 38 28 " "Targeted device has 66 I/O pin locations available for user I/O -- 38 general-purpose I/O pins and 28 dual-purpose I/O pins" {  } {  } 0 179002 "Targeted device has %1!d! I/O pin locations available for user I/O -- %2!d! general-purpose I/O pins and %3!d! dual-purpose I/O pins" 0 0 "Design Software" 0 -1 1702510938883 ""}  } {  } 0 179000 "Design requires %1!d! user-specified I/O pins -- too many to fit in the %2!d! user I/O pin locations available in the selected device" 0 0 "Fitter" 0 -1 1702510938883 ""}
{ "Error" "EFSV_FITCC_ERROR_DURING_CONSTRAINTS_PROPAGATION" "" "An error occurred while applying the periphery constraints. Review the offending constraints and rerun the Fitter." {  } {  } 0 12289 "An error occurred while applying the periphery constraints. Review the offending constraints and rerun the Fitter." 0 0 "Fitter" 0 -1 1702510938884 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:09 " "Fitter preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702510938884 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "80 " "Following 80 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.o_is_sending a permanently enabled " "Pin tx_if.o_is_sending has a permanently enabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.o_is_sending } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702510939237 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.o_tx a permanently enabled " "Pin tx_if.o_tx has a permanently enabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.o_tx } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702510939237 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_sf\[0\] a permanently disabled " "Pin tx_if.i_sf\[0\] has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_sf[0] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702510939237 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_sf\[1\] a permanently disabled " "Pin tx_if.i_sf\[1\] has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_sf[1] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702510939237 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_load_seed a permanently disabled " "Pin tx_if.i_load_seed has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_load_seed } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702510939237 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_seed\[0\] a permanently disabled " "Pin tx_if.i_seed\[0\] has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_seed[0] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702510939237 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_seed\[1\] a permanently disabled " "Pin tx_if.i_seed\[1\] has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_seed[1] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702510939237 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_seed\[2\] a permanently disabled " "Pin tx_if.i_seed\[2\] has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_seed[2] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702510939237 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_seed\[3\] a permanently disabled " "Pin tx_if.i_seed\[3\] has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_seed[3] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702510939237 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_seed\[4\] a permanently disabled " "Pin tx_if.i_seed\[4\] has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_seed[4] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702510939237 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_seed\[5\] a permanently disabled " "Pin tx_if.i_seed\[5\] has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_seed[5] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702510939237 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_seed\[6\] a permanently disabled " "Pin tx_if.i_seed\[6\] has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_seed[6] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702510939237 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_seed\[7\] a permanently disabled " "Pin tx_if.i_seed\[7\] has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_seed[7] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702510939237 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_send a permanently disabled " "Pin tx_if.i_send has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_send } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702510939237 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_msg\[0\] a permanently disabled " "Pin tx_if.i_msg\[0\] has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[0] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 68 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702510939237 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_msg\[1\] a permanently disabled " "Pin tx_if.i_msg\[1\] has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[1] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702510939237 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_msg\[2\] a permanently disabled " "Pin tx_if.i_msg\[2\] has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[2] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702510939237 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_msg\[3\] a permanently disabled " "Pin tx_if.i_msg\[3\] has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[3] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702510939237 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_msg\[4\] a permanently disabled " "Pin tx_if.i_msg\[4\] has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[4] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702510939237 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_msg\[5\] a permanently disabled " "Pin tx_if.i_msg\[5\] has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[5] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 73 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702510939237 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_msg\[6\] a permanently disabled " "Pin tx_if.i_msg\[6\] has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[6] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 74 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702510939237 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_msg\[7\] a permanently disabled " "Pin tx_if.i_msg\[7\] has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[7] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 75 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702510939237 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_msg\[8\] a permanently disabled " "Pin tx_if.i_msg\[8\] has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[8] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 76 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702510939237 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_msg\[9\] a permanently disabled " "Pin tx_if.i_msg\[9\] has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[9] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702510939237 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_msg\[10\] a permanently disabled " "Pin tx_if.i_msg\[10\] has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[10] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 78 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702510939237 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_msg\[11\] a permanently disabled " "Pin tx_if.i_msg\[11\] has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[11] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702510939237 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_msg\[12\] a permanently disabled " "Pin tx_if.i_msg\[12\] has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[12] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 80 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702510939237 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_msg\[13\] a permanently disabled " "Pin tx_if.i_msg\[13\] has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[13] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 81 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702510939237 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_msg\[14\] a permanently disabled " "Pin tx_if.i_msg\[14\] has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[14] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 82 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702510939237 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_msg\[15\] a permanently disabled " "Pin tx_if.i_msg\[15\] has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[15] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 83 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702510939237 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_msg\[16\] a permanently disabled " "Pin tx_if.i_msg\[16\] has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[16] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 84 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702510939237 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_msg\[17\] a permanently disabled " "Pin tx_if.i_msg\[17\] has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[17] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 85 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702510939237 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_msg\[18\] a permanently disabled " "Pin tx_if.i_msg\[18\] has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[18] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 86 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702510939237 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_msg\[19\] a permanently disabled " "Pin tx_if.i_msg\[19\] has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[19] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 87 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702510939237 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_msg\[20\] a permanently disabled " "Pin tx_if.i_msg\[20\] has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[20] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 88 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702510939237 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_msg\[21\] a permanently disabled " "Pin tx_if.i_msg\[21\] has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[21] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 89 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702510939237 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_msg\[22\] a permanently disabled " "Pin tx_if.i_msg\[22\] has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[22] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 90 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702510939237 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_msg\[23\] a permanently disabled " "Pin tx_if.i_msg\[23\] has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[23] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 91 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702510939237 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_msg\[24\] a permanently disabled " "Pin tx_if.i_msg\[24\] has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[24] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702510939237 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_msg\[25\] a permanently disabled " "Pin tx_if.i_msg\[25\] has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[25] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 93 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702510939237 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_msg\[26\] a permanently disabled " "Pin tx_if.i_msg\[26\] has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[26] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 94 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702510939237 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_msg\[27\] a permanently disabled " "Pin tx_if.i_msg\[27\] has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[27] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 95 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702510939237 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_msg\[28\] a permanently disabled " "Pin tx_if.i_msg\[28\] has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[28] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702510939237 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_msg\[29\] a permanently disabled " "Pin tx_if.i_msg\[29\] has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[29] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 97 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702510939237 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_msg\[30\] a permanently disabled " "Pin tx_if.i_msg\[30\] has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[30] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 98 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702510939237 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_msg\[31\] a permanently disabled " "Pin tx_if.i_msg\[31\] has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[31] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 99 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702510939237 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_arst_n a permanently disabled " "Pin tx_if.i_arst_n has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_arst_n } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702510939237 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_clk a permanently disabled " "Pin tx_if.i_clk has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_clk } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702510939237 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Out_Data\[0\] a permanently enabled " "Pin Out_Data\[0\] has a permanently enabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { Out_Data[0] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 22 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702510939237 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Out_Data\[1\] a permanently enabled " "Pin Out_Data\[1\] has a permanently enabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { Out_Data[1] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 22 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702510939237 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Out_Data\[2\] a permanently enabled " "Pin Out_Data\[2\] has a permanently enabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { Out_Data[2] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 22 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702510939237 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Out_Data\[3\] a permanently enabled " "Pin Out_Data\[3\] has a permanently enabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { Out_Data[3] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 22 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702510939237 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Out_Data\[4\] a permanently enabled " "Pin Out_Data\[4\] has a permanently enabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { Out_Data[4] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 22 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702510939237 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Out_Data\[5\] a permanently enabled " "Pin Out_Data\[5\] has a permanently enabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { Out_Data[5] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 22 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702510939237 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Out_Data\[6\] a permanently enabled " "Pin Out_Data\[6\] has a permanently enabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { Out_Data[6] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 22 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702510939237 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Out_Data\[7\] a permanently enabled " "Pin Out_Data\[7\] has a permanently enabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { Out_Data[7] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 22 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702510939237 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Out_Data\[8\] a permanently enabled " "Pin Out_Data\[8\] has a permanently enabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { Out_Data[8] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 22 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702510939237 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Out_Data\[9\] a permanently enabled " "Pin Out_Data\[9\] has a permanently enabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { Out_Data[9] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 22 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702510939237 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Out_Data\[10\] a permanently enabled " "Pin Out_Data\[10\] has a permanently enabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { Out_Data[10] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 22 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702510939237 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Out_Data\[11\] a permanently enabled " "Pin Out_Data\[11\] has a permanently enabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { Out_Data[11] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 22 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702510939237 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Out_Data\[12\] a permanently enabled " "Pin Out_Data\[12\] has a permanently enabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { Out_Data[12] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 22 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702510939237 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Out_Data\[13\] a permanently enabled " "Pin Out_Data\[13\] has a permanently enabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { Out_Data[13] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 22 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702510939237 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Out_Data\[14\] a permanently enabled " "Pin Out_Data\[14\] has a permanently enabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { Out_Data[14] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 22 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702510939237 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Out_Data\[15\] a permanently enabled " "Pin Out_Data\[15\] has a permanently enabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { Out_Data[15] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 22 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702510939237 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Out_Data\[16\] a permanently enabled " "Pin Out_Data\[16\] has a permanently enabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { Out_Data[16] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 22 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702510939237 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Out_Data\[17\] a permanently enabled " "Pin Out_Data\[17\] has a permanently enabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { Out_Data[17] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 22 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702510939237 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Out_Data\[18\] a permanently enabled " "Pin Out_Data\[18\] has a permanently enabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { Out_Data[18] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 22 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702510939237 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Out_Data\[19\] a permanently enabled " "Pin Out_Data\[19\] has a permanently enabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { Out_Data[19] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 22 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702510939237 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Out_Data\[20\] a permanently enabled " "Pin Out_Data\[20\] has a permanently enabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { Out_Data[20] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 22 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702510939237 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Out_Data\[21\] a permanently enabled " "Pin Out_Data\[21\] has a permanently enabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { Out_Data[21] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 22 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702510939237 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Out_Data\[22\] a permanently enabled " "Pin Out_Data\[22\] has a permanently enabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { Out_Data[22] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 22 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702510939237 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Out_Data\[23\] a permanently enabled " "Pin Out_Data\[23\] has a permanently enabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { Out_Data[23] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 22 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702510939237 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Out_Data\[24\] a permanently enabled " "Pin Out_Data\[24\] has a permanently enabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { Out_Data[24] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 22 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702510939237 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Out_Data\[25\] a permanently enabled " "Pin Out_Data\[25\] has a permanently enabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { Out_Data[25] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 22 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 26 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702510939237 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Out_Data\[26\] a permanently enabled " "Pin Out_Data\[26\] has a permanently enabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { Out_Data[26] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 22 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 27 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702510939237 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Out_Data\[27\] a permanently enabled " "Pin Out_Data\[27\] has a permanently enabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { Out_Data[27] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 22 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 28 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702510939237 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Out_Data\[28\] a permanently enabled " "Pin Out_Data\[28\] has a permanently enabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { Out_Data[28] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 22 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 29 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702510939237 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Out_Data\[29\] a permanently enabled " "Pin Out_Data\[29\] has a permanently enabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { Out_Data[29] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 22 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702510939237 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Out_Data\[30\] a permanently enabled " "Pin Out_Data\[30\] has a permanently enabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { Out_Data[30] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 22 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702510939237 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Out_Data\[31\] a permanently enabled " "Pin Out_Data\[31\] has a permanently enabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { Out_Data[31] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 22 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702510939237 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1702510939237 ""}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "46 " "Following 46 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "tx_if.i_sf\[0\] VCC " "Pin tx_if.i_sf\[0\] has VCC driving its datain port" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_sf[0] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1702510939239 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "tx_if.i_sf\[1\] VCC " "Pin tx_if.i_sf\[1\] has VCC driving its datain port" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_sf[1] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1702510939239 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "tx_if.i_load_seed VCC " "Pin tx_if.i_load_seed has VCC driving its datain port" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_load_seed } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1702510939239 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "tx_if.i_seed\[0\] VCC " "Pin tx_if.i_seed\[0\] has VCC driving its datain port" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_seed[0] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1702510939239 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "tx_if.i_seed\[1\] VCC " "Pin tx_if.i_seed\[1\] has VCC driving its datain port" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_seed[1] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1702510939239 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "tx_if.i_seed\[2\] VCC " "Pin tx_if.i_seed\[2\] has VCC driving its datain port" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_seed[2] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1702510939239 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "tx_if.i_seed\[3\] VCC " "Pin tx_if.i_seed\[3\] has VCC driving its datain port" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_seed[3] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1702510939239 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "tx_if.i_seed\[4\] VCC " "Pin tx_if.i_seed\[4\] has VCC driving its datain port" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_seed[4] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1702510939239 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "tx_if.i_seed\[5\] VCC " "Pin tx_if.i_seed\[5\] has VCC driving its datain port" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_seed[5] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1702510939239 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "tx_if.i_seed\[6\] VCC " "Pin tx_if.i_seed\[6\] has VCC driving its datain port" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_seed[6] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1702510939239 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "tx_if.i_seed\[7\] VCC " "Pin tx_if.i_seed\[7\] has VCC driving its datain port" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_seed[7] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1702510939239 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "tx_if.i_send VCC " "Pin tx_if.i_send has VCC driving its datain port" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_send } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1702510939239 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "tx_if.i_msg\[0\] VCC " "Pin tx_if.i_msg\[0\] has VCC driving its datain port" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[0] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 68 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1702510939239 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "tx_if.i_msg\[1\] VCC " "Pin tx_if.i_msg\[1\] has VCC driving its datain port" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[1] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1702510939239 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "tx_if.i_msg\[2\] VCC " "Pin tx_if.i_msg\[2\] has VCC driving its datain port" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[2] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1702510939239 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "tx_if.i_msg\[3\] VCC " "Pin tx_if.i_msg\[3\] has VCC driving its datain port" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[3] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1702510939239 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "tx_if.i_msg\[4\] VCC " "Pin tx_if.i_msg\[4\] has VCC driving its datain port" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[4] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1702510939239 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "tx_if.i_msg\[5\] VCC " "Pin tx_if.i_msg\[5\] has VCC driving its datain port" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[5] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 73 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1702510939239 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "tx_if.i_msg\[6\] VCC " "Pin tx_if.i_msg\[6\] has VCC driving its datain port" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[6] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 74 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1702510939239 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "tx_if.i_msg\[7\] VCC " "Pin tx_if.i_msg\[7\] has VCC driving its datain port" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[7] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 75 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1702510939239 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "tx_if.i_msg\[8\] VCC " "Pin tx_if.i_msg\[8\] has VCC driving its datain port" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[8] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 76 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1702510939239 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "tx_if.i_msg\[9\] VCC " "Pin tx_if.i_msg\[9\] has VCC driving its datain port" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[9] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1702510939239 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "tx_if.i_msg\[10\] VCC " "Pin tx_if.i_msg\[10\] has VCC driving its datain port" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[10] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 78 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1702510939239 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "tx_if.i_msg\[11\] VCC " "Pin tx_if.i_msg\[11\] has VCC driving its datain port" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[11] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1702510939239 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "tx_if.i_msg\[12\] VCC " "Pin tx_if.i_msg\[12\] has VCC driving its datain port" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[12] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 80 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1702510939239 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "tx_if.i_msg\[13\] VCC " "Pin tx_if.i_msg\[13\] has VCC driving its datain port" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[13] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 81 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1702510939239 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "tx_if.i_msg\[14\] VCC " "Pin tx_if.i_msg\[14\] has VCC driving its datain port" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[14] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 82 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1702510939239 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "tx_if.i_msg\[15\] VCC " "Pin tx_if.i_msg\[15\] has VCC driving its datain port" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[15] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 83 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1702510939239 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "tx_if.i_msg\[16\] VCC " "Pin tx_if.i_msg\[16\] has VCC driving its datain port" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[16] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 84 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1702510939239 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "tx_if.i_msg\[17\] VCC " "Pin tx_if.i_msg\[17\] has VCC driving its datain port" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[17] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 85 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1702510939239 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "tx_if.i_msg\[18\] VCC " "Pin tx_if.i_msg\[18\] has VCC driving its datain port" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[18] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 86 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1702510939239 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "tx_if.i_msg\[19\] VCC " "Pin tx_if.i_msg\[19\] has VCC driving its datain port" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[19] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 87 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1702510939239 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "tx_if.i_msg\[20\] VCC " "Pin tx_if.i_msg\[20\] has VCC driving its datain port" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[20] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 88 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1702510939239 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "tx_if.i_msg\[21\] VCC " "Pin tx_if.i_msg\[21\] has VCC driving its datain port" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[21] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 89 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1702510939239 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "tx_if.i_msg\[22\] VCC " "Pin tx_if.i_msg\[22\] has VCC driving its datain port" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[22] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 90 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1702510939239 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "tx_if.i_msg\[23\] VCC " "Pin tx_if.i_msg\[23\] has VCC driving its datain port" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[23] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 91 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1702510939239 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "tx_if.i_msg\[24\] VCC " "Pin tx_if.i_msg\[24\] has VCC driving its datain port" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[24] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1702510939239 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "tx_if.i_msg\[25\] VCC " "Pin tx_if.i_msg\[25\] has VCC driving its datain port" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[25] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 93 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1702510939239 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "tx_if.i_msg\[26\] VCC " "Pin tx_if.i_msg\[26\] has VCC driving its datain port" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[26] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 94 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1702510939239 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "tx_if.i_msg\[27\] VCC " "Pin tx_if.i_msg\[27\] has VCC driving its datain port" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[27] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 95 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1702510939239 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "tx_if.i_msg\[28\] VCC " "Pin tx_if.i_msg\[28\] has VCC driving its datain port" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[28] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1702510939239 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "tx_if.i_msg\[29\] VCC " "Pin tx_if.i_msg\[29\] has VCC driving its datain port" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[29] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 97 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1702510939239 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "tx_if.i_msg\[30\] VCC " "Pin tx_if.i_msg\[30\] has VCC driving its datain port" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[30] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 98 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1702510939239 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "tx_if.i_msg\[31\] VCC " "Pin tx_if.i_msg\[31\] has VCC driving its datain port" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[31] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 99 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1702510939239 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "tx_if.i_arst_n VCC " "Pin tx_if.i_arst_n has VCC driving its datain port" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_arst_n } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1702510939239 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "tx_if.i_clk VCC " "Pin tx_if.i_clk has VCC driving its datain port" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_clk } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1702510939239 ""}  } {  } 0 169069 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1702510939239 ""}
{ "Error" "EFSV_FITCC_FAIL" "" "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 11802 "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1702510939241 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 3 s 6 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 3 errors, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "5463 " "Peak virtual memory: 5463 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702510943861 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Dec 14 01:42:23 2023 " "Processing ended: Thu Dec 14 01:42:23 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702510943861 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702510943861 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702510943861 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1702510943861 ""}
