{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1734372974342 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1734372974346 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 16 15:16:14 2024 " "Processing started: Mon Dec 16 15:16:14 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1734372974346 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734372974346 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sensor_system -c sensor_system " "Command: quartus_map --read_settings_files=on --write_settings_files=off sensor_system -c sensor_system" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734372974346 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1734372974749 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1734372974749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sensor_system.v 1 1 " "Found 1 design units, including 1 entities, in source file sensor_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 sensor_system " "Found entity 1: sensor_system" {  } { { "sensor_system.v" "" { Text "C:/intelFPGA_lite/18.1/Sistema/sensor_system.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734372980483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734372980483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_8to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_8to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_8to1 " "Found entity 1: mux_8to1" {  } { { "mux_8to1.v" "" { Text "C:/intelFPGA_lite/18.1/Sistema/mux_8to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734372980483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734372980483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parity_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file parity_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 parity_generator " "Found entity 1: parity_generator" {  } { { "parity_generator.v" "" { Text "C:/intelFPGA_lite/18.1/Sistema/parity_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734372980499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734372980499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "packet_transmitter.v 1 1 " "Found 1 design units, including 1 entities, in source file packet_transmitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 packet_transmitter " "Found entity 1: packet_transmitter" {  } { { "packet_transmitter.v" "" { Text "C:/intelFPGA_lite/18.1/Sistema/packet_transmitter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734372980499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734372980499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux_1to8.v 1 1 " "Found 1 design units, including 1 entities, in source file demux_1to8.v" { { "Info" "ISGN_ENTITY_NAME" "1 demux_1to8 " "Found entity 1: demux_1to8" {  } { { "demux_1to8.v" "" { Text "C:/intelFPGA_lite/18.1/Sistema/demux_1to8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734372980499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734372980499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parity_checker.v 1 1 " "Found 1 design units, including 1 entities, in source file parity_checker.v" { { "Info" "ISGN_ENTITY_NAME" "1 parity_checker " "Found entity 1: parity_checker" {  } { { "parity_checker.v" "" { Text "C:/intelFPGA_lite/18.1/Sistema/parity_checker.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734372980499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734372980499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sensor_system_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file sensor_system_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 sensor_system_tb " "Found entity 1: sensor_system_tb" {  } { { "sensor_system_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Sistema/sensor_system_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734372980499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734372980499 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sensor_data sensor_system.v(31) " "Verilog HDL Implicit Net warning at sensor_system.v(31): created implicit net for \"sensor_data\"" {  } { { "sensor_system.v" "" { Text "C:/intelFPGA_lite/18.1/Sistema/sensor_system.v" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734372980499 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "erro parity_checker.v(7) " "Verilog HDL Implicit Net warning at parity_checker.v(7): created implicit net for \"erro\"" {  } { { "parity_checker.v" "" { Text "C:/intelFPGA_lite/18.1/Sistema/parity_checker.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734372980499 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sensor_system " "Elaborating entity \"sensor_system\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1734372980530 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 sensor_system.v(24) " "Verilog HDL assignment warning at sensor_system.v(24): truncated value with size 32 to match size of target (3)" {  } { { "sensor_system.v" "" { Text "C:/intelFPGA_lite/18.1/Sistema/sensor_system.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734372980530 "|sensor_system"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_8to1 mux_8to1:mux " "Elaborating entity \"mux_8to1\" for hierarchy \"mux_8to1:mux\"" {  } { { "sensor_system.v" "mux" { Text "C:/intelFPGA_lite/18.1/Sistema/sensor_system.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734372980530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parity_generator parity_generator:parity_gen " "Elaborating entity \"parity_generator\" for hierarchy \"parity_generator:parity_gen\"" {  } { { "sensor_system.v" "parity_gen" { Text "C:/intelFPGA_lite/18.1/Sistema/sensor_system.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734372980530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "packet_transmitter packet_transmitter:pkt_tx " "Elaborating entity \"packet_transmitter\" for hierarchy \"packet_transmitter:pkt_tx\"" {  } { { "sensor_system.v" "pkt_tx" { Text "C:/intelFPGA_lite/18.1/Sistema/sensor_system.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734372980546 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 packet_transmitter.v(9) " "Verilog HDL assignment warning at packet_transmitter.v(9): truncated value with size 12 to match size of target (11)" {  } { { "packet_transmitter.v" "" { Text "C:/intelFPGA_lite/18.1/Sistema/packet_transmitter.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734372980546 "|sensor_system|packet_transmitter:pkt_tx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux_1to8 demux_1to8:demux " "Elaborating entity \"demux_1to8\" for hierarchy \"demux_1to8:demux\"" {  } { { "sensor_system.v" "demux" { Text "C:/intelFPGA_lite/18.1/Sistema/sensor_system.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734372980546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parity_checker parity_checker:parity_chk " "Elaborating entity \"parity_checker\" for hierarchy \"parity_checker:parity_chk\"" {  } { { "sensor_system.v" "parity_chk" { Text "C:/intelFPGA_lite/18.1/Sistema/sensor_system.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734372980546 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "erro parity_checker.v(7) " "Verilog HDL or VHDL warning at parity_checker.v(7): object \"erro\" assigned a value but never read" {  } { { "parity_checker.v" "" { Text "C:/intelFPGA_lite/18.1/Sistema/parity_checker.v" 7 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1734372980546 "|sensor_system|parity_checker:parity_chk"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "error parity_checker.v(5) " "Output port \"error\" at parity_checker.v(5) has no driver" {  } { { "parity_checker.v" "" { Text "C:/intelFPGA_lite/18.1/Sistema/parity_checker.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1734372980546 "|sensor_system|parity_checker:parity_chk"}
{ "Warning" "WSGN_EMPTY_SHELL" "parity_checker " "Entity \"parity_checker\" contains only dangling pins" {  } { { "sensor_system.v" "parity_chk" { Text "C:/intelFPGA_lite/18.1/Sistema/sensor_system.v" 58 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1734372980546 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "sensor_out demux " "Port \"sensor_out\" does not exist in macrofunction \"demux\"" {  } { { "sensor_system.v" "demux" { Text "C:/intelFPGA_lite/18.1/Sistema/sensor_system.v" 52 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734372980562 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "sensor_data mux " "Port \"sensor_data\" does not exist in macrofunction \"mux\"" {  } { { "sensor_system.v" "mux" { Text "C:/intelFPGA_lite/18.1/Sistema/sensor_system.v" 34 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734372980562 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1734372980562 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 9 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4767 " "Peak virtual memory: 4767 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1734372980624 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Dec 16 15:16:20 2024 " "Processing ended: Mon Dec 16 15:16:20 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1734372980624 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1734372980624 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1734372980624 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1734372980624 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 9 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 9 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1734372981187 ""}
