
BLUETOOTH_P2P_EXAMPLE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00001244  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000434  20400000  00401244  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          000000b8  20400434  00401678  00020434  2**2
                  ALLOC
  3 .stack        00002004  204004ec  00401730  00020434  2**0
                  ALLOC
  4 .heap         00000200  204024f0  00403734  00020434  2**0
                  ALLOC
  5 .ARM.attributes 0000002e  00000000  00000000  00020434  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  00020462  2**0
                  CONTENTS, READONLY
  7 .debug_info   00011ec0  00000000  00000000  000204bb  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 000023bf  00000000  00000000  0003237b  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    00003f44  00000000  00000000  0003473a  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000950  00000000  00000000  0003867e  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 000009e0  00000000  00000000  00038fce  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  0001da13  00000000  00000000  000399ae  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00009517  00000000  00000000  000573c1  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    0008ad4f  00000000  00000000  000608d8  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  000015ac  00000000  00000000  000eb628  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	f0 24 40 20 69 09 40 00 65 09 40 00 65 09 40 00     .$@ i.@.e.@.e.@.
  400010:	65 09 40 00 65 09 40 00 65 09 40 00 00 00 00 00     e.@.e.@.e.@.....
	...
  40002c:	65 09 40 00 65 09 40 00 00 00 00 00 65 09 40 00     e.@.e.@.....e.@.
  40003c:	c9 0b 40 00 65 09 40 00 65 09 40 00 65 09 40 00     ..@.e.@.e.@.e.@.
  40004c:	65 09 40 00 65 09 40 00 65 09 40 00 65 09 40 00     e.@.e.@.e.@.e.@.
  40005c:	65 09 40 00 65 09 40 00 00 00 00 00 8d 07 40 00     e.@.e.@.......@.
  40006c:	a1 07 40 00 b5 07 40 00 65 09 40 00 65 09 40 00     ..@...@.e.@.e.@.
  40007c:	65 09 40 00 c9 07 40 00 dd 07 40 00 65 09 40 00     e.@...@...@.e.@.
  40008c:	65 09 40 00 65 09 40 00 65 09 40 00 65 09 40 00     e.@.e.@.e.@.e.@.
  40009c:	65 09 40 00 65 09 40 00 65 09 40 00 65 09 40 00     e.@.e.@.e.@.e.@.
  4000ac:	65 09 40 00 65 09 40 00 65 09 40 00 65 09 40 00     e.@.e.@.e.@.e.@.
  4000bc:	65 09 40 00 65 09 40 00 65 09 40 00 65 09 40 00     e.@.e.@.e.@.e.@.
  4000cc:	65 09 40 00 00 00 00 00 65 09 40 00 00 00 00 00     e.@.....e.@.....
  4000dc:	65 09 40 00 65 09 40 00 65 09 40 00 65 09 40 00     e.@.e.@.e.@.e.@.
  4000ec:	65 09 40 00 65 09 40 00 65 09 40 00 65 09 40 00     e.@.e.@.e.@.e.@.
  4000fc:	65 09 40 00 65 09 40 00 65 09 40 00 65 09 40 00     e.@.e.@.e.@.e.@.
  40010c:	65 09 40 00 65 09 40 00 00 00 00 00 00 00 00 00     e.@.e.@.........
  40011c:	00 00 00 00 65 09 40 00 65 09 40 00 65 09 40 00     ....e.@.e.@.e.@.
  40012c:	65 09 40 00 65 09 40 00 00 00 00 00 65 09 40 00     e.@.e.@.....e.@.
  40013c:	65 09 40 00                                         e.@.

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	20400434 	.word	0x20400434
  40015c:	00000000 	.word	0x00000000
  400160:	00401244 	.word	0x00401244

00400164 <frame_dummy>:
  400164:	4b0c      	ldr	r3, [pc, #48]	; (400198 <frame_dummy+0x34>)
  400166:	b143      	cbz	r3, 40017a <frame_dummy+0x16>
  400168:	480c      	ldr	r0, [pc, #48]	; (40019c <frame_dummy+0x38>)
  40016a:	490d      	ldr	r1, [pc, #52]	; (4001a0 <frame_dummy+0x3c>)
  40016c:	b510      	push	{r4, lr}
  40016e:	f3af 8000 	nop.w
  400172:	480c      	ldr	r0, [pc, #48]	; (4001a4 <frame_dummy+0x40>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b923      	cbnz	r3, 400182 <frame_dummy+0x1e>
  400178:	bd10      	pop	{r4, pc}
  40017a:	480a      	ldr	r0, [pc, #40]	; (4001a4 <frame_dummy+0x40>)
  40017c:	6803      	ldr	r3, [r0, #0]
  40017e:	b933      	cbnz	r3, 40018e <frame_dummy+0x2a>
  400180:	4770      	bx	lr
  400182:	4b09      	ldr	r3, [pc, #36]	; (4001a8 <frame_dummy+0x44>)
  400184:	2b00      	cmp	r3, #0
  400186:	d0f7      	beq.n	400178 <frame_dummy+0x14>
  400188:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40018c:	4718      	bx	r3
  40018e:	4b06      	ldr	r3, [pc, #24]	; (4001a8 <frame_dummy+0x44>)
  400190:	2b00      	cmp	r3, #0
  400192:	d0f5      	beq.n	400180 <frame_dummy+0x1c>
  400194:	4718      	bx	r3
  400196:	bf00      	nop
  400198:	00000000 	.word	0x00000000
  40019c:	00401244 	.word	0x00401244
  4001a0:	20400438 	.word	0x20400438
  4001a4:	00401244 	.word	0x00401244
  4001a8:	00000000 	.word	0x00000000

004001ac <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
  4001ac:	b410      	push	{r4}
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
  4001ae:	010b      	lsls	r3, r1, #4
  4001b0:	4293      	cmp	r3, r2
  4001b2:	d914      	bls.n	4001de <usart_set_async_baudrate+0x32>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  4001b4:	00c9      	lsls	r1, r1, #3
  4001b6:	084b      	lsrs	r3, r1, #1
  4001b8:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
  4001bc:	fbb2 f2f1 	udiv	r2, r2, r1
	cd = cd_fp >> 3;
  4001c0:	08d3      	lsrs	r3, r2, #3
	fp = cd_fp & 0x07;
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  4001c2:	1e5c      	subs	r4, r3, #1
  4001c4:	f64f 71fe 	movw	r1, #65534	; 0xfffe
  4001c8:	428c      	cmp	r4, r1
  4001ca:	d901      	bls.n	4001d0 <usart_set_async_baudrate+0x24>
		return 1;
  4001cc:	2001      	movs	r0, #1
  4001ce:	e017      	b.n	400200 <usart_set_async_baudrate+0x54>
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
		p_usart->US_MR |= US_MR_OVER;
  4001d0:	6841      	ldr	r1, [r0, #4]
  4001d2:	f441 2100 	orr.w	r1, r1, #524288	; 0x80000
  4001d6:	6041      	str	r1, [r0, #4]
  4001d8:	e00c      	b.n	4001f4 <usart_set_async_baudrate+0x48>
		return 1;
  4001da:	2001      	movs	r0, #1
  4001dc:	e010      	b.n	400200 <usart_set_async_baudrate+0x54>
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  4001de:	0859      	lsrs	r1, r3, #1
  4001e0:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
  4001e4:	fbb2 f2f3 	udiv	r2, r2, r3
	cd = cd_fp >> 3;
  4001e8:	08d3      	lsrs	r3, r2, #3
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  4001ea:	1e5c      	subs	r4, r3, #1
  4001ec:	f64f 71fe 	movw	r1, #65534	; 0xfffe
  4001f0:	428c      	cmp	r4, r1
  4001f2:	d8f2      	bhi.n	4001da <usart_set_async_baudrate+0x2e>
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
  4001f4:	0412      	lsls	r2, r2, #16
  4001f6:	f402 22e0 	and.w	r2, r2, #458752	; 0x70000
  4001fa:	431a      	orrs	r2, r3
  4001fc:	6202      	str	r2, [r0, #32]

	return 0;
  4001fe:	2000      	movs	r0, #0
}
  400200:	f85d 4b04 	ldr.w	r4, [sp], #4
  400204:	4770      	bx	lr
	...

00400208 <usart_reset>:
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
  400208:	4b08      	ldr	r3, [pc, #32]	; (40022c <usart_reset+0x24>)
  40020a:	f8c0 30e4 	str.w	r3, [r0, #228]	; 0xe4
	p_usart->US_MR = 0;
  40020e:	2300      	movs	r3, #0
  400210:	6043      	str	r3, [r0, #4]
	p_usart->US_RTOR = 0;
  400212:	6243      	str	r3, [r0, #36]	; 0x24
	p_usart->US_TTGR = 0;
  400214:	6283      	str	r3, [r0, #40]	; 0x28
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
  400216:	2388      	movs	r3, #136	; 0x88
  400218:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
  40021a:	2324      	movs	r3, #36	; 0x24
  40021c:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RSTSTA;
  40021e:	f44f 7380 	mov.w	r3, #256	; 0x100
  400222:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RTSDIS;
  400224:	f44f 2300 	mov.w	r3, #524288	; 0x80000
  400228:	6003      	str	r3, [r0, #0]
  40022a:	4770      	bx	lr
  40022c:	55534100 	.word	0x55534100

00400230 <usart_init_rs232>:
{
  400230:	b570      	push	{r4, r5, r6, lr}
  400232:	4605      	mov	r5, r0
  400234:	460c      	mov	r4, r1
  400236:	4616      	mov	r6, r2
	usart_reset(p_usart);
  400238:	4b0f      	ldr	r3, [pc, #60]	; (400278 <usart_init_rs232+0x48>)
  40023a:	4798      	blx	r3
	ul_reg_val = 0;
  40023c:	2200      	movs	r2, #0
  40023e:	4b0f      	ldr	r3, [pc, #60]	; (40027c <usart_init_rs232+0x4c>)
  400240:	601a      	str	r2, [r3, #0]
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
  400242:	b1a4      	cbz	r4, 40026e <usart_init_rs232+0x3e>
  400244:	4632      	mov	r2, r6
  400246:	6821      	ldr	r1, [r4, #0]
  400248:	4628      	mov	r0, r5
  40024a:	4b0d      	ldr	r3, [pc, #52]	; (400280 <usart_init_rs232+0x50>)
  40024c:	4798      	blx	r3
  40024e:	4602      	mov	r2, r0
  400250:	b978      	cbnz	r0, 400272 <usart_init_rs232+0x42>
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  400252:	6863      	ldr	r3, [r4, #4]
  400254:	68a1      	ldr	r1, [r4, #8]
  400256:	430b      	orrs	r3, r1
  400258:	6921      	ldr	r1, [r4, #16]
  40025a:	430b      	orrs	r3, r1
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  40025c:	68e1      	ldr	r1, [r4, #12]
  40025e:	430b      	orrs	r3, r1
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  400260:	4906      	ldr	r1, [pc, #24]	; (40027c <usart_init_rs232+0x4c>)
  400262:	600b      	str	r3, [r1, #0]
	p_usart->US_MR |= ul_reg_val;
  400264:	6869      	ldr	r1, [r5, #4]
  400266:	430b      	orrs	r3, r1
  400268:	606b      	str	r3, [r5, #4]
}
  40026a:	4610      	mov	r0, r2
  40026c:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
  40026e:	2201      	movs	r2, #1
  400270:	e7fb      	b.n	40026a <usart_init_rs232+0x3a>
  400272:	2201      	movs	r2, #1
  400274:	e7f9      	b.n	40026a <usart_init_rs232+0x3a>
  400276:	bf00      	nop
  400278:	00400209 	.word	0x00400209
  40027c:	20400450 	.word	0x20400450
  400280:	004001ad 	.word	0x004001ad

00400284 <usart_enable_tx>:
	p_usart->US_CR = US_CR_TXEN;
  400284:	2340      	movs	r3, #64	; 0x40
  400286:	6003      	str	r3, [r0, #0]
  400288:	4770      	bx	lr

0040028a <usart_enable_rx>:
	p_usart->US_CR = US_CR_RXEN;
  40028a:	2310      	movs	r3, #16
  40028c:	6003      	str	r3, [r0, #0]
  40028e:	4770      	bx	lr

00400290 <usart_write>:
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  400290:	6943      	ldr	r3, [r0, #20]
  400292:	f013 0f02 	tst.w	r3, #2
  400296:	d004      	beq.n	4002a2 <usart_write+0x12>
	p_usart->US_THR = US_THR_TXCHR(c);
  400298:	f3c1 0108 	ubfx	r1, r1, #0, #9
  40029c:	61c1      	str	r1, [r0, #28]
	return 0;
  40029e:	2000      	movs	r0, #0
  4002a0:	4770      	bx	lr
		return 1;
  4002a2:	2001      	movs	r0, #1
}
  4002a4:	4770      	bx	lr

004002a6 <usart_read>:
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  4002a6:	6943      	ldr	r3, [r0, #20]
  4002a8:	f013 0f01 	tst.w	r3, #1
  4002ac:	d005      	beq.n	4002ba <usart_read+0x14>
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  4002ae:	6983      	ldr	r3, [r0, #24]
  4002b0:	f3c3 0308 	ubfx	r3, r3, #0, #9
  4002b4:	600b      	str	r3, [r1, #0]
	return 0;
  4002b6:	2000      	movs	r0, #0
  4002b8:	4770      	bx	lr
		return 1;
  4002ba:	2001      	movs	r0, #1
}
  4002bc:	4770      	bx	lr
	...

004002c0 <usart_serial_write_packet>:
 *
 */
status_code_t usart_serial_write_packet(usart_if usart, const uint8_t *data,
		size_t len)
{
	while (len) {
  4002c0:	2a00      	cmp	r2, #0
  4002c2:	d054      	beq.n	40036e <usart_serial_write_packet+0xae>
{
  4002c4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4002c8:	4692      	mov	sl, r2
  4002ca:	4606      	mov	r6, r0
  4002cc:	460f      	mov	r7, r1
  4002ce:	448a      	add	sl, r1
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  4002d0:	f8df 80b8 	ldr.w	r8, [pc, #184]	; 40038c <usart_serial_write_packet+0xcc>
		while (uart_write((Uart*)p_usart, c)!=0);
  4002d4:	4d27      	ldr	r5, [pc, #156]	; (400374 <usart_serial_write_packet+0xb4>)
		return 1;
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  4002d6:	f8df 90b8 	ldr.w	r9, [pc, #184]	; 400390 <usart_serial_write_packet+0xd0>
  4002da:	e006      	b.n	4002ea <usart_serial_write_packet+0x2a>
		while (uart_write((Uart*)p_usart, c)!=0);
  4002dc:	4621      	mov	r1, r4
  4002de:	4640      	mov	r0, r8
  4002e0:	47a8      	blx	r5
  4002e2:	2800      	cmp	r0, #0
  4002e4:	d1fa      	bne.n	4002dc <usart_serial_write_packet+0x1c>
	while (len) {
  4002e6:	45ba      	cmp	sl, r7
  4002e8:	d03e      	beq.n	400368 <usart_serial_write_packet+0xa8>
		usart_serial_putchar(usart, *data);
  4002ea:	f817 4b01 	ldrb.w	r4, [r7], #1
	if (UART0 == (Uart*)p_usart) {
  4002ee:	4546      	cmp	r6, r8
  4002f0:	d0f4      	beq.n	4002dc <usart_serial_write_packet+0x1c>
	if (UART1 == (Uart*)p_usart) {
  4002f2:	454e      	cmp	r6, r9
  4002f4:	d016      	beq.n	400324 <usart_serial_write_packet+0x64>
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  4002f6:	4b20      	ldr	r3, [pc, #128]	; (400378 <usart_serial_write_packet+0xb8>)
  4002f8:	429e      	cmp	r6, r3
  4002fa:	d019      	beq.n	400330 <usart_serial_write_packet+0x70>
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  4002fc:	4b1f      	ldr	r3, [pc, #124]	; (40037c <usart_serial_write_packet+0xbc>)
  4002fe:	429e      	cmp	r6, r3
  400300:	d01c      	beq.n	40033c <usart_serial_write_packet+0x7c>
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  400302:	4b1f      	ldr	r3, [pc, #124]	; (400380 <usart_serial_write_packet+0xc0>)
  400304:	429e      	cmp	r6, r3
  400306:	d01f      	beq.n	400348 <usart_serial_write_packet+0x88>
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  400308:	4b1e      	ldr	r3, [pc, #120]	; (400384 <usart_serial_write_packet+0xc4>)
  40030a:	429e      	cmp	r6, r3
  40030c:	d024      	beq.n	400358 <usart_serial_write_packet+0x98>
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  40030e:	4b1e      	ldr	r3, [pc, #120]	; (400388 <usart_serial_write_packet+0xc8>)
  400310:	429e      	cmp	r6, r3
  400312:	d1e8      	bne.n	4002e6 <usart_serial_write_packet+0x26>
		while (usart_write(p_usart, c)!=0);
  400314:	f8df b07c 	ldr.w	fp, [pc, #124]	; 400394 <usart_serial_write_packet+0xd4>
  400318:	4621      	mov	r1, r4
  40031a:	481b      	ldr	r0, [pc, #108]	; (400388 <usart_serial_write_packet+0xc8>)
  40031c:	47d8      	blx	fp
  40031e:	2800      	cmp	r0, #0
  400320:	d1fa      	bne.n	400318 <usart_serial_write_packet+0x58>
  400322:	e7e0      	b.n	4002e6 <usart_serial_write_packet+0x26>
		while (uart_write((Uart*)p_usart, c)!=0);
  400324:	4621      	mov	r1, r4
  400326:	4648      	mov	r0, r9
  400328:	47a8      	blx	r5
  40032a:	2800      	cmp	r0, #0
  40032c:	d1fa      	bne.n	400324 <usart_serial_write_packet+0x64>
  40032e:	e7da      	b.n	4002e6 <usart_serial_write_packet+0x26>
		while (uart_write((Uart*)p_usart, c)!=0);
  400330:	4621      	mov	r1, r4
  400332:	4811      	ldr	r0, [pc, #68]	; (400378 <usart_serial_write_packet+0xb8>)
  400334:	47a8      	blx	r5
  400336:	2800      	cmp	r0, #0
  400338:	d1fa      	bne.n	400330 <usart_serial_write_packet+0x70>
  40033a:	e7d4      	b.n	4002e6 <usart_serial_write_packet+0x26>
		while (uart_write((Uart*)p_usart, c)!=0);
  40033c:	4621      	mov	r1, r4
  40033e:	480f      	ldr	r0, [pc, #60]	; (40037c <usart_serial_write_packet+0xbc>)
  400340:	47a8      	blx	r5
  400342:	2800      	cmp	r0, #0
  400344:	d1fa      	bne.n	40033c <usart_serial_write_packet+0x7c>
  400346:	e7ce      	b.n	4002e6 <usart_serial_write_packet+0x26>
		while (usart_write(p_usart, c)!=0);
  400348:	f8df b048 	ldr.w	fp, [pc, #72]	; 400394 <usart_serial_write_packet+0xd4>
  40034c:	4621      	mov	r1, r4
  40034e:	480c      	ldr	r0, [pc, #48]	; (400380 <usart_serial_write_packet+0xc0>)
  400350:	47d8      	blx	fp
  400352:	2800      	cmp	r0, #0
  400354:	d1fa      	bne.n	40034c <usart_serial_write_packet+0x8c>
  400356:	e7c6      	b.n	4002e6 <usart_serial_write_packet+0x26>
		while (usart_write(p_usart, c)!=0);
  400358:	f8df b038 	ldr.w	fp, [pc, #56]	; 400394 <usart_serial_write_packet+0xd4>
  40035c:	4621      	mov	r1, r4
  40035e:	4809      	ldr	r0, [pc, #36]	; (400384 <usart_serial_write_packet+0xc4>)
  400360:	47d8      	blx	fp
  400362:	2800      	cmp	r0, #0
  400364:	d1fa      	bne.n	40035c <usart_serial_write_packet+0x9c>
  400366:	e7be      	b.n	4002e6 <usart_serial_write_packet+0x26>
		len--;
		data++;
	}
	return STATUS_OK;
}
  400368:	2000      	movs	r0, #0
  40036a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40036e:	2000      	movs	r0, #0
  400370:	4770      	bx	lr
  400372:	bf00      	nop
  400374:	00400399 	.word	0x00400399
  400378:	400e1a00 	.word	0x400e1a00
  40037c:	400e1c00 	.word	0x400e1c00
  400380:	40024000 	.word	0x40024000
  400384:	40028000 	.word	0x40028000
  400388:	4002c000 	.word	0x4002c000
  40038c:	400e0800 	.word	0x400e0800
  400390:	400e0a00 	.word	0x400e0a00
  400394:	00400291 	.word	0x00400291

00400398 <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  400398:	6943      	ldr	r3, [r0, #20]
  40039a:	f013 0f02 	tst.w	r3, #2
  40039e:	d002      	beq.n	4003a6 <uart_write+0xe>
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
  4003a0:	61c1      	str	r1, [r0, #28]
	return 0;
  4003a2:	2000      	movs	r0, #0
  4003a4:	4770      	bx	lr
		return 1;
  4003a6:	2001      	movs	r0, #1
}
  4003a8:	4770      	bx	lr
	...

004003ac <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  4003ac:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  4003ae:	4810      	ldr	r0, [pc, #64]	; (4003f0 <sysclk_init+0x44>)
  4003b0:	4b10      	ldr	r3, [pc, #64]	; (4003f4 <sysclk_init+0x48>)
  4003b2:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  4003b4:	213e      	movs	r1, #62	; 0x3e
  4003b6:	2000      	movs	r0, #0
  4003b8:	4b0f      	ldr	r3, [pc, #60]	; (4003f8 <sysclk_init+0x4c>)
  4003ba:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  4003bc:	4c0f      	ldr	r4, [pc, #60]	; (4003fc <sysclk_init+0x50>)
  4003be:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  4003c0:	2800      	cmp	r0, #0
  4003c2:	d0fc      	beq.n	4003be <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  4003c4:	4b0e      	ldr	r3, [pc, #56]	; (400400 <sysclk_init+0x54>)
  4003c6:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  4003c8:	4a0e      	ldr	r2, [pc, #56]	; (400404 <sysclk_init+0x58>)
  4003ca:	4b0f      	ldr	r3, [pc, #60]	; (400408 <sysclk_init+0x5c>)
  4003cc:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
	return pmc_is_locked_pllack();
  4003ce:	4c0f      	ldr	r4, [pc, #60]	; (40040c <sysclk_init+0x60>)
  4003d0:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  4003d2:	2800      	cmp	r0, #0
  4003d4:	d0fc      	beq.n	4003d0 <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  4003d6:	2002      	movs	r0, #2
  4003d8:	4b0d      	ldr	r3, [pc, #52]	; (400410 <sysclk_init+0x64>)
  4003da:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  4003dc:	2000      	movs	r0, #0
  4003de:	4b0d      	ldr	r3, [pc, #52]	; (400414 <sysclk_init+0x68>)
  4003e0:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  4003e2:	4b0d      	ldr	r3, [pc, #52]	; (400418 <sysclk_init+0x6c>)
  4003e4:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  4003e6:	4802      	ldr	r0, [pc, #8]	; (4003f0 <sysclk_init+0x44>)
  4003e8:	4b02      	ldr	r3, [pc, #8]	; (4003f4 <sysclk_init+0x48>)
  4003ea:	4798      	blx	r3
  4003ec:	bd10      	pop	{r4, pc}
  4003ee:	bf00      	nop
  4003f0:	11e1a300 	.word	0x11e1a300
  4003f4:	00400b3d 	.word	0x00400b3d
  4003f8:	0040088d 	.word	0x0040088d
  4003fc:	004008e1 	.word	0x004008e1
  400400:	004008f1 	.word	0x004008f1
  400404:	20183f01 	.word	0x20183f01
  400408:	400e0600 	.word	0x400e0600
  40040c:	00400901 	.word	0x00400901
  400410:	004007f1 	.word	0x004007f1
  400414:	00400829 	.word	0x00400829
  400418:	00400a31 	.word	0x00400a31

0040041c <board_init>:
	__ISB();
}
#endif

void board_init(void)
{
  40041c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  40041e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  400422:	4b5c      	ldr	r3, [pc, #368]	; (400594 <board_init+0x178>)
  400424:	605a      	str	r2, [r3, #4]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  400426:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  40042a:	f3bf 8f6f 	isb	sy
__STATIC_INLINE void SCB_EnableICache(void)
{
  #if (__ICACHE_PRESENT == 1)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0;                       // invalidate I-Cache
  40042e:	4b5a      	ldr	r3, [pc, #360]	; (400598 <board_init+0x17c>)
  400430:	2200      	movs	r2, #0
  400432:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
    SCB->CCR |=  SCB_CCR_IC_Msk;            // enable I-Cache
  400436:	695a      	ldr	r2, [r3, #20]
  400438:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
  40043c:	615a      	str	r2, [r3, #20]
  __ASM volatile ("dsb");
  40043e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400442:	f3bf 8f6f 	isb	sy
{
  #if (__DCACHE_PRESENT == 1)
    uint32_t ccsidr, sshift, wshift, sw;
    uint32_t sets, ways;

    ccsidr  = SCB->CCSIDR;
  400446:	f8d3 7080 	ldr.w	r7, [r3, #128]	; 0x80
    sets    = CCSIDR_SETS(ccsidr);
  40044a:	f3c7 364e 	ubfx	r6, r7, #13, #15
    sshift  = CCSIDR_LSSHIFT(ccsidr) + 4;
  40044e:	f007 0007 	and.w	r0, r7, #7
  400452:	3004      	adds	r0, #4
    ways    = CCSIDR_WAYS(ccsidr);
  400454:	f3c7 07c9 	ubfx	r7, r7, #3, #10
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
  400458:	fab7 fe87 	clz	lr, r7
    wshift  = __CLZ(ways) & 0x1f;
  40045c:	f00e 0e1f 	and.w	lr, lr, #31
  __ASM volatile ("dsb");
  400460:	f3bf 8f4f 	dsb	sy
  400464:	f04f 34ff 	mov.w	r4, #4294967295
  400468:	fa04 fc00 	lsl.w	ip, r4, r0
  40046c:	fa06 f000 	lsl.w	r0, r6, r0
  400470:	fa04 f40e 	lsl.w	r4, r4, lr
  400474:	fa07 fe0e 	lsl.w	lr, r7, lr

    do {                                    // invalidate D-Cache
         int32_t tmpways = ways;
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
              SCB->DCISW = sw;
  400478:	461d      	mov	r5, r3
         int32_t tmpways = ways;
  40047a:	463a      	mov	r2, r7
  40047c:	4673      	mov	r3, lr
              sw = ((tmpways << wshift) | (sets << sshift));
  40047e:	ea40 0103 	orr.w	r1, r0, r3
              SCB->DCISW = sw;
  400482:	f8c5 1260 	str.w	r1, [r5, #608]	; 0x260
            } while(tmpways--);
  400486:	3a01      	subs	r2, #1
  400488:	4423      	add	r3, r4
  40048a:	f1b2 3fff 	cmp.w	r2, #4294967295
  40048e:	d1f6      	bne.n	40047e <board_init+0x62>
        } while(sets--);
  400490:	3e01      	subs	r6, #1
  400492:	4460      	add	r0, ip
  400494:	f1b6 3fff 	cmp.w	r6, #4294967295
  400498:	d1ef      	bne.n	40047a <board_init+0x5e>
  40049a:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  SCB_CCR_DC_Msk;            // enable D-Cache
  40049e:	4b3e      	ldr	r3, [pc, #248]	; (400598 <board_init+0x17c>)
  4004a0:	695a      	ldr	r2, [r3, #20]
  4004a2:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
  4004a6:	615a      	str	r2, [r3, #20]
  4004a8:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4004ac:	f3bf 8f6f 	isb	sy
		*dst++ = *src++;
	}
#endif
#else
	/* TCM Configuration */
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  4004b0:	4a3a      	ldr	r2, [pc, #232]	; (40059c <board_init+0x180>)
  4004b2:	493b      	ldr	r1, [pc, #236]	; (4005a0 <board_init+0x184>)
  4004b4:	6051      	str	r1, [r2, #4]
					| EEFC_FCR_FARG(8));
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  4004b6:	f5a1 7180 	sub.w	r1, r1, #256	; 0x100
  4004ba:	6051      	str	r1, [r2, #4]
  __ASM volatile ("dsb");
  4004bc:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4004c0:	f3bf 8f6f 	isb	sy
	SCB->ITCMCR &= ~(uint32_t)(1UL);
  4004c4:	f8d3 2290 	ldr.w	r2, [r3, #656]	; 0x290
  4004c8:	f022 0201 	bic.w	r2, r2, #1
  4004cc:	f8c3 2290 	str.w	r2, [r3, #656]	; 0x290
	SCB->DTCMCR &= ~(uint32_t)SCB_DTCMCR_EN_Msk;
  4004d0:	f8d3 2294 	ldr.w	r2, [r3, #660]	; 0x294
  4004d4:	f022 0201 	bic.w	r2, r2, #1
  4004d8:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  __ASM volatile ("dsb");
  4004dc:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4004e0:	f3bf 8f6f 	isb	sy
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  4004e4:	200a      	movs	r0, #10
  4004e6:	4c2f      	ldr	r4, [pc, #188]	; (4005a4 <board_init+0x188>)
  4004e8:	47a0      	blx	r4
  4004ea:	200b      	movs	r0, #11
  4004ec:	47a0      	blx	r4
  4004ee:	200c      	movs	r0, #12
  4004f0:	47a0      	blx	r4
  4004f2:	2010      	movs	r0, #16
  4004f4:	47a0      	blx	r4
  4004f6:	2011      	movs	r0, #17
  4004f8:	47a0      	blx	r4
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  4004fa:	4b2b      	ldr	r3, [pc, #172]	; (4005a8 <board_init+0x18c>)
  4004fc:	f44f 7280 	mov.w	r2, #256	; 0x100
  400500:	611a      	str	r2, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400502:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400506:	631a      	str	r2, [r3, #48]	; 0x30
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  400508:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
  40050c:	f44f 6200 	mov.w	r2, #2048	; 0x800
  400510:	615a      	str	r2, [r3, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400512:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_PUER = mask;
  400516:	665a      	str	r2, [r3, #100]	; 0x64
		base->PIO_PPDDR = mask;
  400518:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  40051c:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFER = mask;
  40051e:	621a      	str	r2, [r3, #32]
		base->PIO_IFSCER = mask;
  400520:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
		base->PIO_ABCDSR[0] &= ~mask;
  400524:	6f19      	ldr	r1, [r3, #112]	; 0x70
  400526:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  40052a:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  40052c:	6f59      	ldr	r1, [r3, #116]	; 0x74
  40052e:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  400532:	6759      	str	r1, [r3, #116]	; 0x74
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
		base->PIO_FELLSR = mask;
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  400534:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  400538:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
		break;
	default:
		base->PIO_AIMDR = mask;
		return;
	}
	base->PIO_AIMER = mask;
  40053c:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
		base->PIO_PUDR = mask;
  400540:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  400544:	661a      	str	r2, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  400546:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  40054a:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  40054c:	625a      	str	r2, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  40054e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  400552:	6f19      	ldr	r1, [r3, #112]	; 0x70
  400554:	f421 1100 	bic.w	r1, r1, #2097152	; 0x200000
  400558:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  40055a:	6f59      	ldr	r1, [r3, #116]	; 0x74
  40055c:	f421 1100 	bic.w	r1, r1, #2097152	; 0x200000
  400560:	6759      	str	r1, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  400562:	605a      	str	r2, [r3, #4]
			GPIO_PUSH_BUTTON_1_SENSE);

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	ioport_set_pin_peripheral_mode(USART1_RXD_GPIO, USART1_RXD_FLAGS);
	MATRIX->CCFG_SYSIO |= CCFG_SYSIO_SYSIO4;
  400564:	4a11      	ldr	r2, [pc, #68]	; (4005ac <board_init+0x190>)
  400566:	f8d2 3114 	ldr.w	r3, [r2, #276]	; 0x114
  40056a:	f043 0310 	orr.w	r3, r3, #16
  40056e:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114
		base->PIO_PUDR = mask;
  400572:	4b0f      	ldr	r3, [pc, #60]	; (4005b0 <board_init+0x194>)
  400574:	2210      	movs	r2, #16
  400576:	661a      	str	r2, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  400578:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  40057c:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  40057e:	625a      	str	r2, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  400580:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] |= mask;
  400584:	6f19      	ldr	r1, [r3, #112]	; 0x70
  400586:	4311      	orrs	r1, r2
  400588:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] |= mask;
  40058a:	6f59      	ldr	r1, [r3, #116]	; 0x74
  40058c:	4311      	orrs	r1, r2
  40058e:	6759      	str	r1, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  400590:	605a      	str	r2, [r3, #4]
  400592:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400594:	400e1850 	.word	0x400e1850
  400598:	e000ed00 	.word	0xe000ed00
  40059c:	400e0c00 	.word	0x400e0c00
  4005a0:	5a00080c 	.word	0x5a00080c
  4005a4:	00400911 	.word	0x00400911
  4005a8:	400e1200 	.word	0x400e1200
  4005ac:	40088000 	.word	0x40088000
  4005b0:	400e1000 	.word	0x400e1000

004005b4 <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  4005b4:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  4005b6:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  4005ba:	d03a      	beq.n	400632 <pio_set_peripheral+0x7e>
  4005bc:	d813      	bhi.n	4005e6 <pio_set_peripheral+0x32>
  4005be:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  4005c2:	d025      	beq.n	400610 <pio_set_peripheral+0x5c>
  4005c4:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  4005c8:	d10a      	bne.n	4005e0 <pio_set_peripheral+0x2c>

		ul_sr = p_pio->PIO_ABCDSR[1];
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
		break;
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4005ca:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  4005cc:	4313      	orrs	r3, r2
  4005ce:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4005d0:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  4005d2:	6f41      	ldr	r1, [r0, #116]	; 0x74
  4005d4:	400b      	ands	r3, r1
  4005d6:	ea23 0302 	bic.w	r3, r3, r2
  4005da:	6743      	str	r3, [r0, #116]	; 0x74
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  4005dc:	6042      	str	r2, [r0, #4]
  4005de:	4770      	bx	lr
	switch (ul_type) {
  4005e0:	2900      	cmp	r1, #0
  4005e2:	d1fb      	bne.n	4005dc <pio_set_peripheral+0x28>
  4005e4:	4770      	bx	lr
  4005e6:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  4005ea:	d021      	beq.n	400630 <pio_set_peripheral+0x7c>
  4005ec:	d809      	bhi.n	400602 <pio_set_peripheral+0x4e>
  4005ee:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  4005f2:	d1f3      	bne.n	4005dc <pio_set_peripheral+0x28>
		ul_sr = p_pio->PIO_ABCDSR[0];
  4005f4:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  4005f6:	4313      	orrs	r3, r2
  4005f8:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  4005fa:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  4005fc:	4313      	orrs	r3, r2
  4005fe:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400600:	e7ec      	b.n	4005dc <pio_set_peripheral+0x28>
	switch (ul_type) {
  400602:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  400606:	d013      	beq.n	400630 <pio_set_peripheral+0x7c>
  400608:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  40060c:	d010      	beq.n	400630 <pio_set_peripheral+0x7c>
  40060e:	e7e5      	b.n	4005dc <pio_set_peripheral+0x28>
{
  400610:	b410      	push	{r4}
		ul_sr = p_pio->PIO_ABCDSR[0];
  400612:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400614:	6f04      	ldr	r4, [r0, #112]	; 0x70
  400616:	43d3      	mvns	r3, r2
  400618:	4021      	ands	r1, r4
  40061a:	461c      	mov	r4, r3
  40061c:	4019      	ands	r1, r3
  40061e:	6701      	str	r1, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400620:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400622:	6f41      	ldr	r1, [r0, #116]	; 0x74
  400624:	400b      	ands	r3, r1
  400626:	4023      	ands	r3, r4
  400628:	6743      	str	r3, [r0, #116]	; 0x74
	p_pio->PIO_PDR = ul_mask;
  40062a:	6042      	str	r2, [r0, #4]
}
  40062c:	f85d 4b04 	ldr.w	r4, [sp], #4
  400630:	4770      	bx	lr
		ul_sr = p_pio->PIO_ABCDSR[0];
  400632:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400634:	6f01      	ldr	r1, [r0, #112]	; 0x70
  400636:	400b      	ands	r3, r1
  400638:	ea23 0302 	bic.w	r3, r3, r2
  40063c:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  40063e:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400640:	4313      	orrs	r3, r2
  400642:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400644:	e7ca      	b.n	4005dc <pio_set_peripheral+0x28>

00400646 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  400646:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  400648:	f012 0f01 	tst.w	r2, #1
  40064c:	d10d      	bne.n	40066a <pio_set_input+0x24>
		p_pio->PIO_PUDR = ul_mask;
  40064e:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  400650:	f012 0f0a 	tst.w	r2, #10
  400654:	d00b      	beq.n	40066e <pio_set_input+0x28>
		p_pio->PIO_IFER = ul_mask;
  400656:	6201      	str	r1, [r0, #32]
	if (ul_attribute & PIO_DEGLITCH) {
  400658:	f012 0f02 	tst.w	r2, #2
  40065c:	d109      	bne.n	400672 <pio_set_input+0x2c>
		if (ul_attribute & PIO_DEBOUNCE) {
  40065e:	f012 0f08 	tst.w	r2, #8
  400662:	d008      	beq.n	400676 <pio_set_input+0x30>
			p_pio->PIO_IFSCER = ul_mask;
  400664:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
  400668:	e005      	b.n	400676 <pio_set_input+0x30>
		p_pio->PIO_PUER = ul_mask;
  40066a:	6641      	str	r1, [r0, #100]	; 0x64
  40066c:	e7f0      	b.n	400650 <pio_set_input+0xa>
		p_pio->PIO_IFDR = ul_mask;
  40066e:	6241      	str	r1, [r0, #36]	; 0x24
  400670:	e7f2      	b.n	400658 <pio_set_input+0x12>
		p_pio->PIO_IFSCDR = ul_mask;
  400672:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
	p_pio->PIO_ODR = ul_mask;
  400676:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  400678:	6001      	str	r1, [r0, #0]
  40067a:	4770      	bx	lr

0040067c <pio_set_output>:
{
  40067c:	b410      	push	{r4}
  40067e:	9c01      	ldr	r4, [sp, #4]
	p_pio->PIO_IDR = ul_mask;
  400680:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  400682:	b94c      	cbnz	r4, 400698 <pio_set_output+0x1c>
		p_pio->PIO_PUDR = ul_mask;
  400684:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_multidrive_enable) {
  400686:	b14b      	cbz	r3, 40069c <pio_set_output+0x20>
		p_pio->PIO_MDER = ul_mask;
  400688:	6501      	str	r1, [r0, #80]	; 0x50
	if (ul_default_level) {
  40068a:	b94a      	cbnz	r2, 4006a0 <pio_set_output+0x24>
		p_pio->PIO_CODR = ul_mask;
  40068c:	6341      	str	r1, [r0, #52]	; 0x34
	p_pio->PIO_OER = ul_mask;
  40068e:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  400690:	6001      	str	r1, [r0, #0]
}
  400692:	f85d 4b04 	ldr.w	r4, [sp], #4
  400696:	4770      	bx	lr
		p_pio->PIO_PUER = ul_mask;
  400698:	6641      	str	r1, [r0, #100]	; 0x64
  40069a:	e7f4      	b.n	400686 <pio_set_output+0xa>
		p_pio->PIO_MDDR = ul_mask;
  40069c:	6541      	str	r1, [r0, #84]	; 0x54
  40069e:	e7f4      	b.n	40068a <pio_set_output+0xe>
		p_pio->PIO_SODR = ul_mask;
  4006a0:	6301      	str	r1, [r0, #48]	; 0x30
  4006a2:	e7f4      	b.n	40068e <pio_set_output+0x12>

004006a4 <pio_configure>:
{
  4006a4:	b570      	push	{r4, r5, r6, lr}
  4006a6:	b082      	sub	sp, #8
  4006a8:	4605      	mov	r5, r0
  4006aa:	4616      	mov	r6, r2
  4006ac:	461c      	mov	r4, r3
	switch (ul_type) {
  4006ae:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  4006b2:	d014      	beq.n	4006de <pio_configure+0x3a>
  4006b4:	d90a      	bls.n	4006cc <pio_configure+0x28>
  4006b6:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  4006ba:	d024      	beq.n	400706 <pio_configure+0x62>
  4006bc:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  4006c0:	d021      	beq.n	400706 <pio_configure+0x62>
  4006c2:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  4006c6:	d017      	beq.n	4006f8 <pio_configure+0x54>
		return 0;
  4006c8:	2000      	movs	r0, #0
  4006ca:	e01a      	b.n	400702 <pio_configure+0x5e>
	switch (ul_type) {
  4006cc:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  4006d0:	d005      	beq.n	4006de <pio_configure+0x3a>
  4006d2:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  4006d6:	d002      	beq.n	4006de <pio_configure+0x3a>
  4006d8:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  4006dc:	d1f4      	bne.n	4006c8 <pio_configure+0x24>
		pio_set_peripheral(p_pio, ul_type, ul_mask);
  4006de:	4632      	mov	r2, r6
  4006e0:	4628      	mov	r0, r5
  4006e2:	4b11      	ldr	r3, [pc, #68]	; (400728 <pio_configure+0x84>)
  4006e4:	4798      	blx	r3
	if (ul_pull_up_enable) {
  4006e6:	f014 0f01 	tst.w	r4, #1
  4006ea:	d102      	bne.n	4006f2 <pio_configure+0x4e>
		p_pio->PIO_PUDR = ul_mask;
  4006ec:	662e      	str	r6, [r5, #96]	; 0x60
	return 1;
  4006ee:	2001      	movs	r0, #1
  4006f0:	e007      	b.n	400702 <pio_configure+0x5e>
		p_pio->PIO_PUER = ul_mask;
  4006f2:	666e      	str	r6, [r5, #100]	; 0x64
	return 1;
  4006f4:	2001      	movs	r0, #1
  4006f6:	e004      	b.n	400702 <pio_configure+0x5e>
		pio_set_input(p_pio, ul_mask, ul_attribute);
  4006f8:	461a      	mov	r2, r3
  4006fa:	4631      	mov	r1, r6
  4006fc:	4b0b      	ldr	r3, [pc, #44]	; (40072c <pio_configure+0x88>)
  4006fe:	4798      	blx	r3
	return 1;
  400700:	2001      	movs	r0, #1
}
  400702:	b002      	add	sp, #8
  400704:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
  400706:	f004 0301 	and.w	r3, r4, #1
  40070a:	9300      	str	r3, [sp, #0]
  40070c:	f3c4 0380 	ubfx	r3, r4, #2, #1
  400710:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400714:	bf14      	ite	ne
  400716:	2200      	movne	r2, #0
  400718:	2201      	moveq	r2, #1
  40071a:	4631      	mov	r1, r6
  40071c:	4628      	mov	r0, r5
  40071e:	4c04      	ldr	r4, [pc, #16]	; (400730 <pio_configure+0x8c>)
  400720:	47a0      	blx	r4
	return 1;
  400722:	2001      	movs	r0, #1
		break;
  400724:	e7ed      	b.n	400702 <pio_configure+0x5e>
  400726:	bf00      	nop
  400728:	004005b5 	.word	0x004005b5
  40072c:	00400647 	.word	0x00400647
  400730:	0040067d 	.word	0x0040067d

00400734 <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  400734:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  400736:	4770      	bx	lr

00400738 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  400738:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  40073a:	4770      	bx	lr

0040073c <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  40073c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400740:	4604      	mov	r4, r0
  400742:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  400744:	4b0e      	ldr	r3, [pc, #56]	; (400780 <pio_handler_process+0x44>)
  400746:	4798      	blx	r3
  400748:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  40074a:	4620      	mov	r0, r4
  40074c:	4b0d      	ldr	r3, [pc, #52]	; (400784 <pio_handler_process+0x48>)
  40074e:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  400750:	4005      	ands	r5, r0
  400752:	d013      	beq.n	40077c <pio_handler_process+0x40>
  400754:	4c0c      	ldr	r4, [pc, #48]	; (400788 <pio_handler_process+0x4c>)
  400756:	f104 0660 	add.w	r6, r4, #96	; 0x60
  40075a:	e003      	b.n	400764 <pio_handler_process+0x28>
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  40075c:	42b4      	cmp	r4, r6
  40075e:	d00d      	beq.n	40077c <pio_handler_process+0x40>
  400760:	3410      	adds	r4, #16
		while (status != 0) {
  400762:	b15d      	cbz	r5, 40077c <pio_handler_process+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
  400764:	6820      	ldr	r0, [r4, #0]
  400766:	4540      	cmp	r0, r8
  400768:	d1f8      	bne.n	40075c <pio_handler_process+0x20>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  40076a:	6861      	ldr	r1, [r4, #4]
  40076c:	4229      	tst	r1, r5
  40076e:	d0f5      	beq.n	40075c <pio_handler_process+0x20>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  400770:	68e3      	ldr	r3, [r4, #12]
  400772:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  400774:	6863      	ldr	r3, [r4, #4]
  400776:	ea25 0503 	bic.w	r5, r5, r3
  40077a:	e7ef      	b.n	40075c <pio_handler_process+0x20>
  40077c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400780:	00400735 	.word	0x00400735
  400784:	00400739 	.word	0x00400739
  400788:	20400454 	.word	0x20400454

0040078c <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  40078c:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  40078e:	210a      	movs	r1, #10
  400790:	4801      	ldr	r0, [pc, #4]	; (400798 <PIOA_Handler+0xc>)
  400792:	4b02      	ldr	r3, [pc, #8]	; (40079c <PIOA_Handler+0x10>)
  400794:	4798      	blx	r3
  400796:	bd08      	pop	{r3, pc}
  400798:	400e0e00 	.word	0x400e0e00
  40079c:	0040073d 	.word	0x0040073d

004007a0 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  4007a0:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  4007a2:	210b      	movs	r1, #11
  4007a4:	4801      	ldr	r0, [pc, #4]	; (4007ac <PIOB_Handler+0xc>)
  4007a6:	4b02      	ldr	r3, [pc, #8]	; (4007b0 <PIOB_Handler+0x10>)
  4007a8:	4798      	blx	r3
  4007aa:	bd08      	pop	{r3, pc}
  4007ac:	400e1000 	.word	0x400e1000
  4007b0:	0040073d 	.word	0x0040073d

004007b4 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  4007b4:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  4007b6:	210c      	movs	r1, #12
  4007b8:	4801      	ldr	r0, [pc, #4]	; (4007c0 <PIOC_Handler+0xc>)
  4007ba:	4b02      	ldr	r3, [pc, #8]	; (4007c4 <PIOC_Handler+0x10>)
  4007bc:	4798      	blx	r3
  4007be:	bd08      	pop	{r3, pc}
  4007c0:	400e1200 	.word	0x400e1200
  4007c4:	0040073d 	.word	0x0040073d

004007c8 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  4007c8:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
  4007ca:	2110      	movs	r1, #16
  4007cc:	4801      	ldr	r0, [pc, #4]	; (4007d4 <PIOD_Handler+0xc>)
  4007ce:	4b02      	ldr	r3, [pc, #8]	; (4007d8 <PIOD_Handler+0x10>)
  4007d0:	4798      	blx	r3
  4007d2:	bd08      	pop	{r3, pc}
  4007d4:	400e1400 	.word	0x400e1400
  4007d8:	0040073d 	.word	0x0040073d

004007dc <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  4007dc:	b508      	push	{r3, lr}
	pio_handler_process(PIOE, ID_PIOE);
  4007de:	2111      	movs	r1, #17
  4007e0:	4801      	ldr	r0, [pc, #4]	; (4007e8 <PIOE_Handler+0xc>)
  4007e2:	4b02      	ldr	r3, [pc, #8]	; (4007ec <PIOE_Handler+0x10>)
  4007e4:	4798      	blx	r3
  4007e6:	bd08      	pop	{r3, pc}
  4007e8:	400e1600 	.word	0x400e1600
  4007ec:	0040073d 	.word	0x0040073d

004007f0 <pmc_mck_set_division>:
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
	switch (ul_div) {
  4007f0:	2803      	cmp	r0, #3
  4007f2:	d011      	beq.n	400818 <pmc_mck_set_division+0x28>
  4007f4:	2804      	cmp	r0, #4
  4007f6:	d012      	beq.n	40081e <pmc_mck_set_division+0x2e>
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  4007f8:	2802      	cmp	r0, #2
  4007fa:	bf0c      	ite	eq
  4007fc:	f44f 7180 	moveq.w	r1, #256	; 0x100
  400800:	2100      	movne	r1, #0
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
			break;
	}
	PMC->PMC_MCKR =
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  400802:	4a08      	ldr	r2, [pc, #32]	; (400824 <pmc_mck_set_division+0x34>)
  400804:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400806:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  40080a:	430b      	orrs	r3, r1
	PMC->PMC_MCKR =
  40080c:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  40080e:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400810:	f013 0f08 	tst.w	r3, #8
  400814:	d0fb      	beq.n	40080e <pmc_mck_set_division+0x1e>
}
  400816:	4770      	bx	lr
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  400818:	f44f 7140 	mov.w	r1, #768	; 0x300
			break;
  40081c:	e7f1      	b.n	400802 <pmc_mck_set_division+0x12>
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  40081e:	f44f 7100 	mov.w	r1, #512	; 0x200
			break;
  400822:	e7ee      	b.n	400802 <pmc_mck_set_division+0x12>
  400824:	400e0600 	.word	0x400e0600

00400828 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  400828:	4a17      	ldr	r2, [pc, #92]	; (400888 <pmc_switch_mck_to_pllack+0x60>)
  40082a:	6b13      	ldr	r3, [r2, #48]	; 0x30
  40082c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  400830:	4318      	orrs	r0, r3
  400832:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400834:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400836:	f013 0f08 	tst.w	r3, #8
  40083a:	d10a      	bne.n	400852 <pmc_switch_mck_to_pllack+0x2a>
  40083c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400840:	4911      	ldr	r1, [pc, #68]	; (400888 <pmc_switch_mck_to_pllack+0x60>)
  400842:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400844:	f012 0f08 	tst.w	r2, #8
  400848:	d103      	bne.n	400852 <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  40084a:	3b01      	subs	r3, #1
  40084c:	d1f9      	bne.n	400842 <pmc_switch_mck_to_pllack+0x1a>
			return 1;
  40084e:	2001      	movs	r0, #1
  400850:	4770      	bx	lr
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  400852:	4a0d      	ldr	r2, [pc, #52]	; (400888 <pmc_switch_mck_to_pllack+0x60>)
  400854:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400856:	f023 0303 	bic.w	r3, r3, #3
  40085a:	f043 0302 	orr.w	r3, r3, #2
  40085e:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400860:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400862:	f013 0f08 	tst.w	r3, #8
  400866:	d10a      	bne.n	40087e <pmc_switch_mck_to_pllack+0x56>
  400868:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  40086c:	4906      	ldr	r1, [pc, #24]	; (400888 <pmc_switch_mck_to_pllack+0x60>)
  40086e:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400870:	f012 0f08 	tst.w	r2, #8
  400874:	d105      	bne.n	400882 <pmc_switch_mck_to_pllack+0x5a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400876:	3b01      	subs	r3, #1
  400878:	d1f9      	bne.n	40086e <pmc_switch_mck_to_pllack+0x46>
			return 1;
  40087a:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  40087c:	4770      	bx	lr
	return 0;
  40087e:	2000      	movs	r0, #0
  400880:	4770      	bx	lr
  400882:	2000      	movs	r0, #0
  400884:	4770      	bx	lr
  400886:	bf00      	nop
  400888:	400e0600 	.word	0x400e0600

0040088c <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  40088c:	b9a0      	cbnz	r0, 4008b8 <pmc_switch_mainck_to_xtal+0x2c>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  40088e:	480e      	ldr	r0, [pc, #56]	; (4008c8 <pmc_switch_mainck_to_xtal+0x3c>)
  400890:	6a03      	ldr	r3, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  400892:	0209      	lsls	r1, r1, #8
  400894:	b289      	uxth	r1, r1
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  400896:	4a0d      	ldr	r2, [pc, #52]	; (4008cc <pmc_switch_mainck_to_xtal+0x40>)
  400898:	401a      	ands	r2, r3
  40089a:	4b0d      	ldr	r3, [pc, #52]	; (4008d0 <pmc_switch_mainck_to_xtal+0x44>)
  40089c:	4313      	orrs	r3, r2
  40089e:	4319      	orrs	r1, r3
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4008a0:	6201      	str	r1, [r0, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  4008a2:	4602      	mov	r2, r0
  4008a4:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4008a6:	f013 0f01 	tst.w	r3, #1
  4008aa:	d0fb      	beq.n	4008a4 <pmc_switch_mainck_to_xtal+0x18>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  4008ac:	4a06      	ldr	r2, [pc, #24]	; (4008c8 <pmc_switch_mainck_to_xtal+0x3c>)
  4008ae:	6a11      	ldr	r1, [r2, #32]
  4008b0:	4b08      	ldr	r3, [pc, #32]	; (4008d4 <pmc_switch_mainck_to_xtal+0x48>)
  4008b2:	430b      	orrs	r3, r1
  4008b4:	6213      	str	r3, [r2, #32]
  4008b6:	4770      	bx	lr
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4008b8:	4903      	ldr	r1, [pc, #12]	; (4008c8 <pmc_switch_mainck_to_xtal+0x3c>)
  4008ba:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  4008bc:	4a06      	ldr	r2, [pc, #24]	; (4008d8 <pmc_switch_mainck_to_xtal+0x4c>)
  4008be:	401a      	ands	r2, r3
  4008c0:	4b06      	ldr	r3, [pc, #24]	; (4008dc <pmc_switch_mainck_to_xtal+0x50>)
  4008c2:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4008c4:	620b      	str	r3, [r1, #32]
  4008c6:	4770      	bx	lr
  4008c8:	400e0600 	.word	0x400e0600
  4008cc:	ffc8fffc 	.word	0xffc8fffc
  4008d0:	00370001 	.word	0x00370001
  4008d4:	01370000 	.word	0x01370000
  4008d8:	fec8fffc 	.word	0xfec8fffc
  4008dc:	01370002 	.word	0x01370002

004008e0 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  4008e0:	4b02      	ldr	r3, [pc, #8]	; (4008ec <pmc_osc_is_ready_mainck+0xc>)
  4008e2:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  4008e4:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  4008e8:	4770      	bx	lr
  4008ea:	bf00      	nop
  4008ec:	400e0600 	.word	0x400e0600

004008f0 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  4008f0:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  4008f4:	4b01      	ldr	r3, [pc, #4]	; (4008fc <pmc_disable_pllack+0xc>)
  4008f6:	629a      	str	r2, [r3, #40]	; 0x28
  4008f8:	4770      	bx	lr
  4008fa:	bf00      	nop
  4008fc:	400e0600 	.word	0x400e0600

00400900 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  400900:	4b02      	ldr	r3, [pc, #8]	; (40090c <pmc_is_locked_pllack+0xc>)
  400902:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  400904:	f000 0002 	and.w	r0, r0, #2
  400908:	4770      	bx	lr
  40090a:	bf00      	nop
  40090c:	400e0600 	.word	0x400e0600

00400910 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  400910:	283f      	cmp	r0, #63	; 0x3f
  400912:	d81e      	bhi.n	400952 <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  400914:	281f      	cmp	r0, #31
  400916:	d80c      	bhi.n	400932 <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  400918:	4b11      	ldr	r3, [pc, #68]	; (400960 <pmc_enable_periph_clk+0x50>)
  40091a:	699a      	ldr	r2, [r3, #24]
  40091c:	2301      	movs	r3, #1
  40091e:	4083      	lsls	r3, r0
  400920:	4393      	bics	r3, r2
  400922:	d018      	beq.n	400956 <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  400924:	2301      	movs	r3, #1
  400926:	fa03 f000 	lsl.w	r0, r3, r0
  40092a:	4b0d      	ldr	r3, [pc, #52]	; (400960 <pmc_enable_periph_clk+0x50>)
  40092c:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  40092e:	2000      	movs	r0, #0
  400930:	4770      	bx	lr
		ul_id -= 32;
  400932:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  400934:	4b0a      	ldr	r3, [pc, #40]	; (400960 <pmc_enable_periph_clk+0x50>)
  400936:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  40093a:	2301      	movs	r3, #1
  40093c:	4083      	lsls	r3, r0
  40093e:	4393      	bics	r3, r2
  400940:	d00b      	beq.n	40095a <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  400942:	2301      	movs	r3, #1
  400944:	fa03 f000 	lsl.w	r0, r3, r0
  400948:	4b05      	ldr	r3, [pc, #20]	; (400960 <pmc_enable_periph_clk+0x50>)
  40094a:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
	return 0;
  40094e:	2000      	movs	r0, #0
  400950:	4770      	bx	lr
		return 1;
  400952:	2001      	movs	r0, #1
  400954:	4770      	bx	lr
	return 0;
  400956:	2000      	movs	r0, #0
  400958:	4770      	bx	lr
  40095a:	2000      	movs	r0, #0
}
  40095c:	4770      	bx	lr
  40095e:	bf00      	nop
  400960:	400e0600 	.word	0x400e0600

00400964 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  400964:	e7fe      	b.n	400964 <Dummy_Handler>
	...

00400968 <Reset_Handler>:
{
  400968:	b500      	push	{lr}
  40096a:	b083      	sub	sp, #12
        if (pSrc != pDest) {
  40096c:	4b25      	ldr	r3, [pc, #148]	; (400a04 <Reset_Handler+0x9c>)
  40096e:	4a26      	ldr	r2, [pc, #152]	; (400a08 <Reset_Handler+0xa0>)
  400970:	429a      	cmp	r2, r3
  400972:	d010      	beq.n	400996 <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
  400974:	4b25      	ldr	r3, [pc, #148]	; (400a0c <Reset_Handler+0xa4>)
  400976:	4a23      	ldr	r2, [pc, #140]	; (400a04 <Reset_Handler+0x9c>)
  400978:	429a      	cmp	r2, r3
  40097a:	d20c      	bcs.n	400996 <Reset_Handler+0x2e>
  40097c:	3b01      	subs	r3, #1
  40097e:	1a9b      	subs	r3, r3, r2
  400980:	f023 0303 	bic.w	r3, r3, #3
  400984:	3304      	adds	r3, #4
  400986:	4413      	add	r3, r2
  400988:	491f      	ldr	r1, [pc, #124]	; (400a08 <Reset_Handler+0xa0>)
                        *pDest++ = *pSrc++;
  40098a:	f851 0b04 	ldr.w	r0, [r1], #4
  40098e:	f842 0b04 	str.w	r0, [r2], #4
                for (; pDest < &_erelocate;) {
  400992:	429a      	cmp	r2, r3
  400994:	d1f9      	bne.n	40098a <Reset_Handler+0x22>
        for (pDest = &_szero; pDest < &_ezero;) {
  400996:	4b1e      	ldr	r3, [pc, #120]	; (400a10 <Reset_Handler+0xa8>)
  400998:	4a1e      	ldr	r2, [pc, #120]	; (400a14 <Reset_Handler+0xac>)
  40099a:	429a      	cmp	r2, r3
  40099c:	d20a      	bcs.n	4009b4 <Reset_Handler+0x4c>
  40099e:	3b01      	subs	r3, #1
  4009a0:	1a9b      	subs	r3, r3, r2
  4009a2:	f023 0303 	bic.w	r3, r3, #3
  4009a6:	3304      	adds	r3, #4
  4009a8:	4413      	add	r3, r2
                *pDest++ = 0;
  4009aa:	2100      	movs	r1, #0
  4009ac:	f842 1b04 	str.w	r1, [r2], #4
        for (pDest = &_szero; pDest < &_ezero;) {
  4009b0:	4293      	cmp	r3, r2
  4009b2:	d1fb      	bne.n	4009ac <Reset_Handler+0x44>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  4009b4:	4a18      	ldr	r2, [pc, #96]	; (400a18 <Reset_Handler+0xb0>)
  4009b6:	4b19      	ldr	r3, [pc, #100]	; (400a1c <Reset_Handler+0xb4>)
  4009b8:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  4009bc:	6093      	str	r3, [r2, #8]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  4009be:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
  4009c2:	fab3 f383 	clz	r3, r3
  4009c6:	095b      	lsrs	r3, r3, #5
  4009c8:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  4009ca:	b672      	cpsid	i
  __ASM volatile ("dmb");
  4009cc:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  4009d0:	2200      	movs	r2, #0
  4009d2:	4b13      	ldr	r3, [pc, #76]	; (400a20 <Reset_Handler+0xb8>)
  4009d4:	701a      	strb	r2, [r3, #0]
	return flags;
  4009d6:	9901      	ldr	r1, [sp, #4]
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
	REG_CPACR |=  (0xFu << 20);
  4009d8:	4a12      	ldr	r2, [pc, #72]	; (400a24 <Reset_Handler+0xbc>)
  4009da:	6813      	ldr	r3, [r2, #0]
  4009dc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  4009e0:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb");
  4009e2:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4009e6:	f3bf 8f6f 	isb	sy
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  4009ea:	b129      	cbz	r1, 4009f8 <Reset_Handler+0x90>
		cpu_irq_enable();
  4009ec:	2201      	movs	r2, #1
  4009ee:	4b0c      	ldr	r3, [pc, #48]	; (400a20 <Reset_Handler+0xb8>)
  4009f0:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb");
  4009f2:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  4009f6:	b662      	cpsie	i
        __libc_init_array();
  4009f8:	4b0b      	ldr	r3, [pc, #44]	; (400a28 <Reset_Handler+0xc0>)
  4009fa:	4798      	blx	r3
        main();
  4009fc:	4b0b      	ldr	r3, [pc, #44]	; (400a2c <Reset_Handler+0xc4>)
  4009fe:	4798      	blx	r3
  400a00:	e7fe      	b.n	400a00 <Reset_Handler+0x98>
  400a02:	bf00      	nop
  400a04:	20400000 	.word	0x20400000
  400a08:	00401244 	.word	0x00401244
  400a0c:	20400434 	.word	0x20400434
  400a10:	204004ec 	.word	0x204004ec
  400a14:	20400434 	.word	0x20400434
  400a18:	e000ed00 	.word	0xe000ed00
  400a1c:	00400000 	.word	0x00400000
  400a20:	20400000 	.word	0x20400000
  400a24:	e000ed88 	.word	0xe000ed88
  400a28:	00400f19 	.word	0x00400f19
  400a2c:	00400e6d 	.word	0x00400e6d

00400a30 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate( void )
{
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  400a30:	4b3b      	ldr	r3, [pc, #236]	; (400b20 <SystemCoreClockUpdate+0xf0>)
  400a32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400a34:	f003 0303 	and.w	r3, r3, #3
  400a38:	2b01      	cmp	r3, #1
  400a3a:	d01d      	beq.n	400a78 <SystemCoreClockUpdate+0x48>
  400a3c:	b183      	cbz	r3, 400a60 <SystemCoreClockUpdate+0x30>
  400a3e:	2b02      	cmp	r3, #2
  400a40:	d036      	beq.n	400ab0 <SystemCoreClockUpdate+0x80>

    default:
    break;
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  400a42:	4b37      	ldr	r3, [pc, #220]	; (400b20 <SystemCoreClockUpdate+0xf0>)
  400a44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400a46:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400a4a:	2b70      	cmp	r3, #112	; 0x70
  400a4c:	d05f      	beq.n	400b0e <SystemCoreClockUpdate+0xde>
  {
    SystemCoreClock /= 3U;
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  400a4e:	4b34      	ldr	r3, [pc, #208]	; (400b20 <SystemCoreClockUpdate+0xf0>)
  400a50:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  400a52:	4934      	ldr	r1, [pc, #208]	; (400b24 <SystemCoreClockUpdate+0xf4>)
  400a54:	f3c2 1202 	ubfx	r2, r2, #4, #3
  400a58:	680b      	ldr	r3, [r1, #0]
  400a5a:	40d3      	lsrs	r3, r2
  400a5c:	600b      	str	r3, [r1, #0]
  400a5e:	4770      	bx	lr
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  400a60:	4b31      	ldr	r3, [pc, #196]	; (400b28 <SystemCoreClockUpdate+0xf8>)
  400a62:	695b      	ldr	r3, [r3, #20]
  400a64:	f013 0f80 	tst.w	r3, #128	; 0x80
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  400a68:	bf14      	ite	ne
  400a6a:	f44f 4200 	movne.w	r2, #32768	; 0x8000
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  400a6e:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  400a72:	4b2c      	ldr	r3, [pc, #176]	; (400b24 <SystemCoreClockUpdate+0xf4>)
  400a74:	601a      	str	r2, [r3, #0]
  400a76:	e7e4      	b.n	400a42 <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  400a78:	4b29      	ldr	r3, [pc, #164]	; (400b20 <SystemCoreClockUpdate+0xf0>)
  400a7a:	6a1b      	ldr	r3, [r3, #32]
  400a7c:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  400a80:	d003      	beq.n	400a8a <SystemCoreClockUpdate+0x5a>
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  400a82:	4a2a      	ldr	r2, [pc, #168]	; (400b2c <SystemCoreClockUpdate+0xfc>)
  400a84:	4b27      	ldr	r3, [pc, #156]	; (400b24 <SystemCoreClockUpdate+0xf4>)
  400a86:	601a      	str	r2, [r3, #0]
  400a88:	e7db      	b.n	400a42 <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  400a8a:	4a29      	ldr	r2, [pc, #164]	; (400b30 <SystemCoreClockUpdate+0x100>)
  400a8c:	4b25      	ldr	r3, [pc, #148]	; (400b24 <SystemCoreClockUpdate+0xf4>)
  400a8e:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  400a90:	4b23      	ldr	r3, [pc, #140]	; (400b20 <SystemCoreClockUpdate+0xf0>)
  400a92:	6a1b      	ldr	r3, [r3, #32]
  400a94:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400a98:	2b10      	cmp	r3, #16
  400a9a:	d005      	beq.n	400aa8 <SystemCoreClockUpdate+0x78>
  400a9c:	2b20      	cmp	r3, #32
  400a9e:	d1d0      	bne.n	400a42 <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 3U;
  400aa0:	4a22      	ldr	r2, [pc, #136]	; (400b2c <SystemCoreClockUpdate+0xfc>)
  400aa2:	4b20      	ldr	r3, [pc, #128]	; (400b24 <SystemCoreClockUpdate+0xf4>)
  400aa4:	601a      	str	r2, [r3, #0]
          break;
  400aa6:	e7cc      	b.n	400a42 <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 2U;
  400aa8:	4a22      	ldr	r2, [pc, #136]	; (400b34 <SystemCoreClockUpdate+0x104>)
  400aaa:	4b1e      	ldr	r3, [pc, #120]	; (400b24 <SystemCoreClockUpdate+0xf4>)
  400aac:	601a      	str	r2, [r3, #0]
          break;
  400aae:	e7c8      	b.n	400a42 <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  400ab0:	4b1b      	ldr	r3, [pc, #108]	; (400b20 <SystemCoreClockUpdate+0xf0>)
  400ab2:	6a1b      	ldr	r3, [r3, #32]
  400ab4:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  400ab8:	d016      	beq.n	400ae8 <SystemCoreClockUpdate+0xb8>
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  400aba:	4a1c      	ldr	r2, [pc, #112]	; (400b2c <SystemCoreClockUpdate+0xfc>)
  400abc:	4b19      	ldr	r3, [pc, #100]	; (400b24 <SystemCoreClockUpdate+0xf4>)
  400abe:	601a      	str	r2, [r3, #0]
      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  400ac0:	4b17      	ldr	r3, [pc, #92]	; (400b20 <SystemCoreClockUpdate+0xf0>)
  400ac2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400ac4:	f003 0303 	and.w	r3, r3, #3
  400ac8:	2b02      	cmp	r3, #2
  400aca:	d1ba      	bne.n	400a42 <SystemCoreClockUpdate+0x12>
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  400acc:	4a14      	ldr	r2, [pc, #80]	; (400b20 <SystemCoreClockUpdate+0xf0>)
  400ace:	6a91      	ldr	r1, [r2, #40]	; 0x28
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  400ad0:	6a92      	ldr	r2, [r2, #40]	; 0x28
  400ad2:	4814      	ldr	r0, [pc, #80]	; (400b24 <SystemCoreClockUpdate+0xf4>)
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  400ad4:	f3c1 410a 	ubfx	r1, r1, #16, #11
  400ad8:	6803      	ldr	r3, [r0, #0]
  400ada:	fb01 3303 	mla	r3, r1, r3, r3
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  400ade:	b2d2      	uxtb	r2, r2
  400ae0:	fbb3 f3f2 	udiv	r3, r3, r2
  400ae4:	6003      	str	r3, [r0, #0]
  400ae6:	e7ac      	b.n	400a42 <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  400ae8:	4a11      	ldr	r2, [pc, #68]	; (400b30 <SystemCoreClockUpdate+0x100>)
  400aea:	4b0e      	ldr	r3, [pc, #56]	; (400b24 <SystemCoreClockUpdate+0xf4>)
  400aec:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  400aee:	4b0c      	ldr	r3, [pc, #48]	; (400b20 <SystemCoreClockUpdate+0xf0>)
  400af0:	6a1b      	ldr	r3, [r3, #32]
  400af2:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400af6:	2b10      	cmp	r3, #16
  400af8:	d005      	beq.n	400b06 <SystemCoreClockUpdate+0xd6>
  400afa:	2b20      	cmp	r3, #32
  400afc:	d1e0      	bne.n	400ac0 <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 3U;
  400afe:	4a0b      	ldr	r2, [pc, #44]	; (400b2c <SystemCoreClockUpdate+0xfc>)
  400b00:	4b08      	ldr	r3, [pc, #32]	; (400b24 <SystemCoreClockUpdate+0xf4>)
  400b02:	601a      	str	r2, [r3, #0]
          break;
  400b04:	e7dc      	b.n	400ac0 <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 2U;
  400b06:	4a0b      	ldr	r2, [pc, #44]	; (400b34 <SystemCoreClockUpdate+0x104>)
  400b08:	4b06      	ldr	r3, [pc, #24]	; (400b24 <SystemCoreClockUpdate+0xf4>)
  400b0a:	601a      	str	r2, [r3, #0]
          break;
  400b0c:	e7d8      	b.n	400ac0 <SystemCoreClockUpdate+0x90>
    SystemCoreClock /= 3U;
  400b0e:	4a05      	ldr	r2, [pc, #20]	; (400b24 <SystemCoreClockUpdate+0xf4>)
  400b10:	6813      	ldr	r3, [r2, #0]
  400b12:	4909      	ldr	r1, [pc, #36]	; (400b38 <SystemCoreClockUpdate+0x108>)
  400b14:	fba1 1303 	umull	r1, r3, r1, r3
  400b18:	085b      	lsrs	r3, r3, #1
  400b1a:	6013      	str	r3, [r2, #0]
  400b1c:	4770      	bx	lr
  400b1e:	bf00      	nop
  400b20:	400e0600 	.word	0x400e0600
  400b24:	20400004 	.word	0x20400004
  400b28:	400e1810 	.word	0x400e1810
  400b2c:	00b71b00 	.word	0x00b71b00
  400b30:	003d0900 	.word	0x003d0900
  400b34:	007a1200 	.word	0x007a1200
  400b38:	aaaaaaab 	.word	0xaaaaaaab

00400b3c <system_init_flash>:
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  400b3c:	4b16      	ldr	r3, [pc, #88]	; (400b98 <system_init_flash+0x5c>)
  400b3e:	4298      	cmp	r0, r3
  400b40:	d913      	bls.n	400b6a <system_init_flash+0x2e>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  }
  else
  {
    if (ul_clk < CHIP_FREQ_FWS_1)
  400b42:	4b16      	ldr	r3, [pc, #88]	; (400b9c <system_init_flash+0x60>)
  400b44:	4298      	cmp	r0, r3
  400b46:	d915      	bls.n	400b74 <system_init_flash+0x38>
    {
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
    }
    else
    {
      if (ul_clk < CHIP_FREQ_FWS_2)
  400b48:	4b15      	ldr	r3, [pc, #84]	; (400ba0 <system_init_flash+0x64>)
  400b4a:	4298      	cmp	r0, r3
  400b4c:	d916      	bls.n	400b7c <system_init_flash+0x40>
      {
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
      }
      else
      {
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  400b4e:	4b15      	ldr	r3, [pc, #84]	; (400ba4 <system_init_flash+0x68>)
  400b50:	4298      	cmp	r0, r3
  400b52:	d917      	bls.n	400b84 <system_init_flash+0x48>
        {
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
        }
        else
        {
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  400b54:	4b14      	ldr	r3, [pc, #80]	; (400ba8 <system_init_flash+0x6c>)
  400b56:	4298      	cmp	r0, r3
  400b58:	d918      	bls.n	400b8c <system_init_flash+0x50>
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
          }
          else
          {
            if ( ul_clk < CHIP_FREQ_FWS_5 )
  400b5a:	4b14      	ldr	r3, [pc, #80]	; (400bac <system_init_flash+0x70>)
  400b5c:	4298      	cmp	r0, r3
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  400b5e:	bf94      	ite	ls
  400b60:	4a13      	ldrls	r2, [pc, #76]	; (400bb0 <system_init_flash+0x74>)
            }
            else
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(6)|EEFC_FMR_CLOE;
  400b62:	4a14      	ldrhi	r2, [pc, #80]	; (400bb4 <system_init_flash+0x78>)
  400b64:	4b14      	ldr	r3, [pc, #80]	; (400bb8 <system_init_flash+0x7c>)
  400b66:	601a      	str	r2, [r3, #0]
  400b68:	4770      	bx	lr
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  400b6a:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  400b6e:	4b12      	ldr	r3, [pc, #72]	; (400bb8 <system_init_flash+0x7c>)
  400b70:	601a      	str	r2, [r3, #0]
  400b72:	4770      	bx	lr
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  400b74:	4a11      	ldr	r2, [pc, #68]	; (400bbc <system_init_flash+0x80>)
  400b76:	4b10      	ldr	r3, [pc, #64]	; (400bb8 <system_init_flash+0x7c>)
  400b78:	601a      	str	r2, [r3, #0]
  400b7a:	4770      	bx	lr
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  400b7c:	4a10      	ldr	r2, [pc, #64]	; (400bc0 <system_init_flash+0x84>)
  400b7e:	4b0e      	ldr	r3, [pc, #56]	; (400bb8 <system_init_flash+0x7c>)
  400b80:	601a      	str	r2, [r3, #0]
  400b82:	4770      	bx	lr
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  400b84:	4a0f      	ldr	r2, [pc, #60]	; (400bc4 <system_init_flash+0x88>)
  400b86:	4b0c      	ldr	r3, [pc, #48]	; (400bb8 <system_init_flash+0x7c>)
  400b88:	601a      	str	r2, [r3, #0]
  400b8a:	4770      	bx	lr
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  400b8c:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  400b90:	4b09      	ldr	r3, [pc, #36]	; (400bb8 <system_init_flash+0x7c>)
  400b92:	601a      	str	r2, [r3, #0]
  400b94:	4770      	bx	lr
  400b96:	bf00      	nop
  400b98:	015ef3bf 	.word	0x015ef3bf
  400b9c:	02bde77f 	.word	0x02bde77f
  400ba0:	041cdb3f 	.word	0x041cdb3f
  400ba4:	057bceff 	.word	0x057bceff
  400ba8:	06dac2bf 	.word	0x06dac2bf
  400bac:	0839b67f 	.word	0x0839b67f
  400bb0:	04000500 	.word	0x04000500
  400bb4:	04000600 	.word	0x04000600
  400bb8:	400e0c00 	.word	0x400e0c00
  400bbc:	04000100 	.word	0x04000100
  400bc0:	04000200 	.word	0x04000200
  400bc4:	04000300 	.word	0x04000300

00400bc8 <SysTick_Handler>:
#include <string.h>

volatile long g_systimer = 0;

void SysTick_Handler() {
	g_systimer++;	
  400bc8:	4a02      	ldr	r2, [pc, #8]	; (400bd4 <SysTick_Handler+0xc>)
  400bca:	6813      	ldr	r3, [r2, #0]
  400bcc:	3301      	adds	r3, #1
  400bce:	6013      	str	r3, [r2, #0]
  400bd0:	4770      	bx	lr
  400bd2:	bf00      	nop
  400bd4:	204004c4 	.word	0x204004c4

00400bd8 <usart_put_string>:
}

void usart_put_string(Usart *usart, char str[]) {
  400bd8:	b538      	push	{r3, r4, r5, lr}
  400bda:	4605      	mov	r5, r0
  400bdc:	460c      	mov	r4, r1
	usart_serial_write_packet(usart, str, strlen(str));
  400bde:	4608      	mov	r0, r1
  400be0:	4b03      	ldr	r3, [pc, #12]	; (400bf0 <usart_put_string+0x18>)
  400be2:	4798      	blx	r3
  400be4:	4602      	mov	r2, r0
  400be6:	4621      	mov	r1, r4
  400be8:	4628      	mov	r0, r5
  400bea:	4b02      	ldr	r3, [pc, #8]	; (400bf4 <usart_put_string+0x1c>)
  400bec:	4798      	blx	r3
  400bee:	bd38      	pop	{r3, r4, r5, pc}
  400bf0:	00400f81 	.word	0x00400f81
  400bf4:	004002c1 	.word	0x004002c1

00400bf8 <usart_get_string>:
}

int usart_get_string(Usart *usart, char buffer[], int bufferlen, int timeout_ms) {
  400bf8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400bfc:	b085      	sub	sp, #20
  400bfe:	9001      	str	r0, [sp, #4]
  400c00:	468b      	mov	fp, r1
  400c02:	461f      	mov	r7, r3
	long timestart = g_systimer;
  400c04:	4b10      	ldr	r3, [pc, #64]	; (400c48 <usart_get_string+0x50>)
  400c06:	681e      	ldr	r6, [r3, #0]
  400c08:	f101 3aff 	add.w	sl, r1, #4294967295
  400c0c:	f102 38ff 	add.w	r8, r2, #4294967295
	uint32_t rx;
	uint32_t counter = 0;
  400c10:	2400      	movs	r4, #0
	
	while(g_systimer - timestart < timeout_ms && counter < bufferlen - 1) {
  400c12:	461d      	mov	r5, r3
		if(usart_read(usart, &rx) == 0) {
  400c14:	f8df 9034 	ldr.w	r9, [pc, #52]	; 400c4c <usart_get_string+0x54>
	while(g_systimer - timestart < timeout_ms && counter < bufferlen - 1) {
  400c18:	682b      	ldr	r3, [r5, #0]
  400c1a:	1b9b      	subs	r3, r3, r6
  400c1c:	42bb      	cmp	r3, r7
  400c1e:	da0b      	bge.n	400c38 <usart_get_string+0x40>
  400c20:	4544      	cmp	r4, r8
  400c22:	d009      	beq.n	400c38 <usart_get_string+0x40>
		if(usart_read(usart, &rx) == 0) {
  400c24:	a903      	add	r1, sp, #12
  400c26:	9801      	ldr	r0, [sp, #4]
  400c28:	47c8      	blx	r9
  400c2a:	2800      	cmp	r0, #0
  400c2c:	d1f4      	bne.n	400c18 <usart_get_string+0x20>
			//timestart = g_systimer; // reset timeout
			buffer[counter++] = rx;
  400c2e:	3401      	adds	r4, #1
  400c30:	9b03      	ldr	r3, [sp, #12]
  400c32:	f80a 3f01 	strb.w	r3, [sl, #1]!
  400c36:	e7ef      	b.n	400c18 <usart_get_string+0x20>
		}
	}
	buffer[counter] = 0x00;
  400c38:	2300      	movs	r3, #0
  400c3a:	f80b 3004 	strb.w	r3, [fp, r4]
	return counter;
}
  400c3e:	4620      	mov	r0, r4
  400c40:	b005      	add	sp, #20
  400c42:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  400c46:	bf00      	nop
  400c48:	204004c4 	.word	0x204004c4
  400c4c:	004002a7 	.word	0x004002a7

00400c50 <usart_send_command>:

void usart_send_command(Usart *usart, char buffer_rx[], int bufferlen, char buffer_tx[], int timeout) {
  400c50:	b570      	push	{r4, r5, r6, lr}
  400c52:	4604      	mov	r4, r0
  400c54:	460d      	mov	r5, r1
  400c56:	4616      	mov	r6, r2
	usart_put_string(usart, buffer_tx);
  400c58:	4619      	mov	r1, r3
  400c5a:	4b04      	ldr	r3, [pc, #16]	; (400c6c <usart_send_command+0x1c>)
  400c5c:	4798      	blx	r3
	usart_get_string(usart, buffer_rx, bufferlen, timeout);
  400c5e:	9b04      	ldr	r3, [sp, #16]
  400c60:	4632      	mov	r2, r6
  400c62:	4629      	mov	r1, r5
  400c64:	4620      	mov	r0, r4
  400c66:	4c02      	ldr	r4, [pc, #8]	; (400c70 <usart_send_command+0x20>)
  400c68:	47a0      	blx	r4
  400c6a:	bd70      	pop	{r4, r5, r6, pc}
  400c6c:	00400bd9 	.word	0x00400bd9
  400c70:	00400bf9 	.word	0x00400bf9

00400c74 <usart_log>:
}

void usart_log(char* name, char* log) {
  400c74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  400c76:	4607      	mov	r7, r0
  400c78:	460e      	mov	r6, r1
	usart_put_string(USART1, "[");
  400c7a:	4d09      	ldr	r5, [pc, #36]	; (400ca0 <usart_log+0x2c>)
  400c7c:	4909      	ldr	r1, [pc, #36]	; (400ca4 <usart_log+0x30>)
  400c7e:	4628      	mov	r0, r5
  400c80:	4c09      	ldr	r4, [pc, #36]	; (400ca8 <usart_log+0x34>)
  400c82:	47a0      	blx	r4
	usart_put_string(USART1, name);
  400c84:	4639      	mov	r1, r7
  400c86:	4628      	mov	r0, r5
  400c88:	47a0      	blx	r4
	usart_put_string(USART1, "] ");
  400c8a:	4908      	ldr	r1, [pc, #32]	; (400cac <usart_log+0x38>)
  400c8c:	4628      	mov	r0, r5
  400c8e:	47a0      	blx	r4
	usart_put_string(USART1, log);
  400c90:	4631      	mov	r1, r6
  400c92:	4628      	mov	r0, r5
  400c94:	47a0      	blx	r4
	usart_put_string(USART1, "\r\n");
  400c96:	4906      	ldr	r1, [pc, #24]	; (400cb0 <usart_log+0x3c>)
  400c98:	4628      	mov	r0, r5
  400c9a:	47a0      	blx	r4
  400c9c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400c9e:	bf00      	nop
  400ca0:	40028000 	.word	0x40028000
  400ca4:	00401214 	.word	0x00401214
  400ca8:	00400bd9 	.word	0x00400bd9
  400cac:	00401218 	.word	0x00401218
  400cb0:	004011e8 	.word	0x004011e8

00400cb4 <config_console>:
}

void config_console(void) {
  400cb4:	b570      	push	{r4, r5, r6, lr}
  400cb6:	b086      	sub	sp, #24
	usart_settings.baudrate = opt->baudrate;
  400cb8:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  400cbc:	9300      	str	r3, [sp, #0]
	usart_settings.char_length = opt->charlength;
  400cbe:	23c0      	movs	r3, #192	; 0xc0
  400cc0:	9301      	str	r3, [sp, #4]
	usart_settings.parity_type = opt->paritytype;
  400cc2:	f44f 6300 	mov.w	r3, #2048	; 0x800
  400cc6:	9302      	str	r3, [sp, #8]
	usart_settings.stop_bits= opt->stopbits;
  400cc8:	2300      	movs	r3, #0
  400cca:	9303      	str	r3, [sp, #12]
	usart_settings.channel_mode= US_MR_CHMODE_NORMAL;
  400ccc:	9304      	str	r3, [sp, #16]
  400cce:	200e      	movs	r0, #14
  400cd0:	4b09      	ldr	r3, [pc, #36]	; (400cf8 <config_console+0x44>)
  400cd2:	4798      	blx	r3
		usart_init_rs232(p_usart, &usart_settings,
  400cd4:	4c09      	ldr	r4, [pc, #36]	; (400cfc <config_console+0x48>)
  400cd6:	4a0a      	ldr	r2, [pc, #40]	; (400d00 <config_console+0x4c>)
  400cd8:	4669      	mov	r1, sp
  400cda:	4620      	mov	r0, r4
  400cdc:	4b09      	ldr	r3, [pc, #36]	; (400d04 <config_console+0x50>)
  400cde:	4798      	blx	r3
		usart_enable_tx(p_usart);
  400ce0:	4620      	mov	r0, r4
  400ce2:	4e09      	ldr	r6, [pc, #36]	; (400d08 <config_console+0x54>)
  400ce4:	47b0      	blx	r6
		usart_enable_rx(p_usart);
  400ce6:	4620      	mov	r0, r4
  400ce8:	4d08      	ldr	r5, [pc, #32]	; (400d0c <config_console+0x58>)
  400cea:	47a8      	blx	r5
	config.baudrate = 115200;
	config.charlength = US_MR_CHRL_8_BIT;
	config.paritytype = US_MR_PAR_NO;
	config.stopbits = false;
	usart_serial_init(USART1, &config);
	usart_enable_tx(USART1);
  400cec:	4620      	mov	r0, r4
  400cee:	47b0      	blx	r6
	usart_enable_rx(USART1);
  400cf0:	4620      	mov	r0, r4
  400cf2:	47a8      	blx	r5
}
  400cf4:	b006      	add	sp, #24
  400cf6:	bd70      	pop	{r4, r5, r6, pc}
  400cf8:	00400911 	.word	0x00400911
  400cfc:	40028000 	.word	0x40028000
  400d00:	08f0d180 	.word	0x08f0d180
  400d04:	00400231 	.word	0x00400231
  400d08:	00400285 	.word	0x00400285
  400d0c:	0040028b 	.word	0x0040028b

00400d10 <hm10_config_server>:

void hm10_config_server(void) {
  400d10:	b5f0      	push	{r4, r5, r6, r7, lr}
  400d12:	b087      	sub	sp, #28
	usart_settings.baudrate = opt->baudrate;
  400d14:	f44f 5316 	mov.w	r3, #9600	; 0x2580
  400d18:	9300      	str	r3, [sp, #0]
	usart_settings.char_length = opt->charlength;
  400d1a:	23c0      	movs	r3, #192	; 0xc0
  400d1c:	9301      	str	r3, [sp, #4]
	usart_settings.parity_type = opt->paritytype;
  400d1e:	f44f 6300 	mov.w	r3, #2048	; 0x800
  400d22:	9302      	str	r3, [sp, #8]
	usart_settings.stop_bits= opt->stopbits;
  400d24:	2500      	movs	r5, #0
  400d26:	9503      	str	r5, [sp, #12]
	usart_settings.channel_mode= US_MR_CHMODE_NORMAL;
  400d28:	9504      	str	r5, [sp, #16]
  400d2a:	200d      	movs	r0, #13
  400d2c:	4b10      	ldr	r3, [pc, #64]	; (400d70 <hm10_config_server+0x60>)
  400d2e:	4798      	blx	r3
		usart_init_rs232(p_usart, &usart_settings,
  400d30:	4c10      	ldr	r4, [pc, #64]	; (400d74 <hm10_config_server+0x64>)
  400d32:	4a11      	ldr	r2, [pc, #68]	; (400d78 <hm10_config_server+0x68>)
  400d34:	4669      	mov	r1, sp
  400d36:	4620      	mov	r0, r4
  400d38:	4b10      	ldr	r3, [pc, #64]	; (400d7c <hm10_config_server+0x6c>)
  400d3a:	4798      	blx	r3
		usart_enable_tx(p_usart);
  400d3c:	4620      	mov	r0, r4
  400d3e:	4f10      	ldr	r7, [pc, #64]	; (400d80 <hm10_config_server+0x70>)
  400d40:	47b8      	blx	r7
		usart_enable_rx(p_usart);
  400d42:	4620      	mov	r0, r4
  400d44:	4e0f      	ldr	r6, [pc, #60]	; (400d84 <hm10_config_server+0x74>)
  400d46:	47b0      	blx	r6
	config.baudrate = 9600;
	config.charlength = US_MR_CHRL_8_BIT;
	config.paritytype = US_MR_PAR_NO;
	config.stopbits = false;
	usart_serial_init(USART0, &config);
	usart_enable_tx(USART0);
  400d48:	4620      	mov	r0, r4
  400d4a:	47b8      	blx	r7
	usart_enable_rx(USART0);
  400d4c:	4620      	mov	r0, r4
  400d4e:	47b0      	blx	r6
	
	 // RX - PB0  TX - PB1 
	 pio_configure(PIOB, PIO_PERIPH_C, (1 << 0), PIO_DEFAULT);
  400d50:	4e0d      	ldr	r6, [pc, #52]	; (400d88 <hm10_config_server+0x78>)
  400d52:	462b      	mov	r3, r5
  400d54:	2201      	movs	r2, #1
  400d56:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  400d5a:	4630      	mov	r0, r6
  400d5c:	4c0b      	ldr	r4, [pc, #44]	; (400d8c <hm10_config_server+0x7c>)
  400d5e:	47a0      	blx	r4
	 pio_configure(PIOB, PIO_PERIPH_C, (1 << 1), PIO_DEFAULT);
  400d60:	462b      	mov	r3, r5
  400d62:	2202      	movs	r2, #2
  400d64:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  400d68:	4630      	mov	r0, r6
  400d6a:	47a0      	blx	r4
}
  400d6c:	b007      	add	sp, #28
  400d6e:	bdf0      	pop	{r4, r5, r6, r7, pc}
  400d70:	00400911 	.word	0x00400911
  400d74:	40024000 	.word	0x40024000
  400d78:	08f0d180 	.word	0x08f0d180
  400d7c:	00400231 	.word	0x00400231
  400d80:	00400285 	.word	0x00400285
  400d84:	0040028b 	.word	0x0040028b
  400d88:	400e1000 	.word	0x400e1000
  400d8c:	004006a5 	.word	0x004006a5

00400d90 <hm10_server_init>:
	// RX - PD28 TX - PD30
	pio_configure(PIOD, PIO_PERIPH_A, (1 << 28), PIO_DEFAULT);
	pio_configure(PIOD, PIO_PERIPH_A, (1 << 30), PIO_DEFAULT);
}

int hm10_server_init(void) {
  400d90:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400d94:	b0a2      	sub	sp, #136	; 0x88
	char buffer_rx[128];
	usart_send_command(USART0, buffer_rx, 1000, "AT\r\n", 200);
  400d96:	4e2b      	ldr	r6, [pc, #172]	; (400e44 <hm10_server_init+0xb4>)
  400d98:	4d2b      	ldr	r5, [pc, #172]	; (400e48 <hm10_server_init+0xb8>)
  400d9a:	27c8      	movs	r7, #200	; 0xc8
  400d9c:	9700      	str	r7, [sp, #0]
  400d9e:	4633      	mov	r3, r6
  400da0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
  400da4:	a902      	add	r1, sp, #8
  400da6:	4628      	mov	r0, r5
  400da8:	4c28      	ldr	r4, [pc, #160]	; (400e4c <hm10_server_init+0xbc>)
  400daa:	47a0      	blx	r4
	usart_send_command(USART0, buffer_rx, 1000, "AT\r\n", 200);
  400dac:	9700      	str	r7, [sp, #0]
  400dae:	4633      	mov	r3, r6
  400db0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
  400db4:	a902      	add	r1, sp, #8
  400db6:	4628      	mov	r0, r5
  400db8:	47a0      	blx	r4
	usart_send_command(USART0, buffer_rx, 1000, "AT\r\n", 200);
  400dba:	9700      	str	r7, [sp, #0]
  400dbc:	4633      	mov	r3, r6
  400dbe:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
  400dc2:	a902      	add	r1, sp, #8
  400dc4:	4628      	mov	r0, r5
  400dc6:	47a0      	blx	r4
	usart_send_command(USART0, buffer_rx, 1000, "AT+RESET\r\n", 400);
  400dc8:	f44f 78c8 	mov.w	r8, #400	; 0x190
  400dcc:	f8cd 8000 	str.w	r8, [sp]
  400dd0:	4b1f      	ldr	r3, [pc, #124]	; (400e50 <hm10_server_init+0xc0>)
  400dd2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
  400dd6:	a902      	add	r1, sp, #8
  400dd8:	4628      	mov	r0, r5
  400dda:	47a0      	blx	r4
	usart_log("hm10_server_init", buffer_rx);	
  400ddc:	4f1d      	ldr	r7, [pc, #116]	; (400e54 <hm10_server_init+0xc4>)
  400dde:	a902      	add	r1, sp, #8
  400de0:	4638      	mov	r0, r7
  400de2:	4e1d      	ldr	r6, [pc, #116]	; (400e58 <hm10_server_init+0xc8>)
  400de4:	47b0      	blx	r6
	usart_send_command(USART0, buffer_rx, 1000, "AT+NAMEServer\r\n", 400);
  400de6:	f8cd 8000 	str.w	r8, [sp]
  400dea:	4b1c      	ldr	r3, [pc, #112]	; (400e5c <hm10_server_init+0xcc>)
  400dec:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
  400df0:	a902      	add	r1, sp, #8
  400df2:	4628      	mov	r0, r5
  400df4:	47a0      	blx	r4
	usart_log("hm10_server_init", buffer_rx);
  400df6:	a902      	add	r1, sp, #8
  400df8:	4638      	mov	r0, r7
  400dfa:	47b0      	blx	r6
	usart_send_command(USART0, buffer_rx, 1000, "AT+FILT0\r\n", 400);
  400dfc:	f8cd 8000 	str.w	r8, [sp]
  400e00:	4b17      	ldr	r3, [pc, #92]	; (400e60 <hm10_server_init+0xd0>)
  400e02:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
  400e06:	a902      	add	r1, sp, #8
  400e08:	4628      	mov	r0, r5
  400e0a:	47a0      	blx	r4
	usart_log("hm10_server_init", buffer_rx);
  400e0c:	a902      	add	r1, sp, #8
  400e0e:	4638      	mov	r0, r7
  400e10:	47b0      	blx	r6
	usart_send_command(USART0, buffer_rx, 1000, "AT+SHOW1\r\n", 400);
  400e12:	f8cd 8000 	str.w	r8, [sp]
  400e16:	4b13      	ldr	r3, [pc, #76]	; (400e64 <hm10_server_init+0xd4>)
  400e18:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
  400e1c:	a902      	add	r1, sp, #8
  400e1e:	4628      	mov	r0, r5
  400e20:	47a0      	blx	r4
	usart_log("hm10_server_init", buffer_rx);
  400e22:	a902      	add	r1, sp, #8
  400e24:	4638      	mov	r0, r7
  400e26:	47b0      	blx	r6
	usart_send_command(USART0, buffer_rx, 1000, "AT+ROLE0\r\n", 400);
  400e28:	f8cd 8000 	str.w	r8, [sp]
  400e2c:	4b0e      	ldr	r3, [pc, #56]	; (400e68 <hm10_server_init+0xd8>)
  400e2e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
  400e32:	a902      	add	r1, sp, #8
  400e34:	4628      	mov	r0, r5
  400e36:	47a0      	blx	r4
	usart_log("hm10_server_init", buffer_rx);
  400e38:	a902      	add	r1, sp, #8
  400e3a:	4638      	mov	r0, r7
  400e3c:	47b0      	blx	r6
}
  400e3e:	b022      	add	sp, #136	; 0x88
  400e40:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400e44:	0040117c 	.word	0x0040117c
  400e48:	40024000 	.word	0x40024000
  400e4c:	00400c51 	.word	0x00400c51
  400e50:	00401184 	.word	0x00401184
  400e54:	00401190 	.word	0x00401190
  400e58:	00400c75 	.word	0x00400c75
  400e5c:	004011a4 	.word	0x004011a4
  400e60:	004011b4 	.word	0x004011b4
  400e64:	004011c0 	.word	0x004011c0
  400e68:	004011cc 	.word	0x004011cc

00400e6c <main>:
	usart_log("hm10_client_init", buffer_rx);
	
}

int main (void)
{
  400e6c:	b580      	push	{r7, lr}
  400e6e:	f5ad 6d80 	sub.w	sp, sp, #1024	; 0x400
	board_init();
  400e72:	4b18      	ldr	r3, [pc, #96]	; (400ed4 <main+0x68>)
  400e74:	4798      	blx	r3
	sysclk_init();
  400e76:	4b18      	ldr	r3, [pc, #96]	; (400ed8 <main+0x6c>)
  400e78:	4798      	blx	r3
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk)  return (1);      /* Reload value impossible */

  SysTick->LOAD  = ticks - 1;                                  /* set reload register */
  400e7a:	4b18      	ldr	r3, [pc, #96]	; (400edc <main+0x70>)
  400e7c:	4a18      	ldr	r2, [pc, #96]	; (400ee0 <main+0x74>)
  400e7e:	605a      	str	r2, [r3, #4]
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  400e80:	21e0      	movs	r1, #224	; 0xe0
  400e82:	4a18      	ldr	r2, [pc, #96]	; (400ee4 <main+0x78>)
  400e84:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
  400e88:	2200      	movs	r2, #0
  400e8a:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
  400e8c:	2207      	movs	r2, #7
  400e8e:	601a      	str	r2, [r3, #0]
	delay_init();
	SysTick_Config(sysclk_get_cpu_hz() / 1000); // 1 ms
	config_console();
  400e90:	4b15      	ldr	r3, [pc, #84]	; (400ee8 <main+0x7c>)
  400e92:	4798      	blx	r3
	
	usart_put_string(USART1, "Inicializando...\r\n");
  400e94:	4d15      	ldr	r5, [pc, #84]	; (400eec <main+0x80>)
  400e96:	4916      	ldr	r1, [pc, #88]	; (400ef0 <main+0x84>)
  400e98:	4628      	mov	r0, r5
  400e9a:	4c16      	ldr	r4, [pc, #88]	; (400ef4 <main+0x88>)
  400e9c:	47a0      	blx	r4
	usart_put_string(USART1, "Config HC05 Server...\r\n");
  400e9e:	4916      	ldr	r1, [pc, #88]	; (400ef8 <main+0x8c>)
  400ea0:	4628      	mov	r0, r5
  400ea2:	47a0      	blx	r4
	hm10_config_server();
  400ea4:	4b15      	ldr	r3, [pc, #84]	; (400efc <main+0x90>)
  400ea6:	4798      	blx	r3
	hm10_server_init();
  400ea8:	4b15      	ldr	r3, [pc, #84]	; (400f00 <main+0x94>)
  400eaa:	4798      	blx	r3
	char buffer[1024];
	
	while(1) {
		usart_put_string(USART0, "HM10-OI");
  400eac:	4f15      	ldr	r7, [pc, #84]	; (400f04 <main+0x98>)
  400eae:	4c16      	ldr	r4, [pc, #88]	; (400f08 <main+0x9c>)
  400eb0:	4e10      	ldr	r6, [pc, #64]	; (400ef4 <main+0x88>)
  400eb2:	4639      	mov	r1, r7
  400eb4:	4620      	mov	r0, r4
  400eb6:	47b0      	blx	r6
		usart_get_string(USART0, buffer, 1024, 1000);
  400eb8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
  400ebc:	f44f 6280 	mov.w	r2, #1024	; 0x400
  400ec0:	4669      	mov	r1, sp
  400ec2:	4620      	mov	r0, r4
  400ec4:	4d11      	ldr	r5, [pc, #68]	; (400f0c <main+0xa0>)
  400ec6:	47a8      	blx	r5
		usart_log("main", buffer);
  400ec8:	4669      	mov	r1, sp
  400eca:	4811      	ldr	r0, [pc, #68]	; (400f10 <main+0xa4>)
  400ecc:	4b11      	ldr	r3, [pc, #68]	; (400f14 <main+0xa8>)
  400ece:	4798      	blx	r3
  400ed0:	e7ef      	b.n	400eb2 <main+0x46>
  400ed2:	bf00      	nop
  400ed4:	0040041d 	.word	0x0040041d
  400ed8:	004003ad 	.word	0x004003ad
  400edc:	e000e010 	.word	0xe000e010
  400ee0:	000493df 	.word	0x000493df
  400ee4:	e000ed00 	.word	0xe000ed00
  400ee8:	00400cb5 	.word	0x00400cb5
  400eec:	40028000 	.word	0x40028000
  400ef0:	004011d8 	.word	0x004011d8
  400ef4:	00400bd9 	.word	0x00400bd9
  400ef8:	004011ec 	.word	0x004011ec
  400efc:	00400d11 	.word	0x00400d11
  400f00:	00400d91 	.word	0x00400d91
  400f04:	00401204 	.word	0x00401204
  400f08:	40024000 	.word	0x40024000
  400f0c:	00400bf9 	.word	0x00400bf9
  400f10:	0040120c 	.word	0x0040120c
  400f14:	00400c75 	.word	0x00400c75

00400f18 <__libc_init_array>:
  400f18:	b570      	push	{r4, r5, r6, lr}
  400f1a:	4e0f      	ldr	r6, [pc, #60]	; (400f58 <__libc_init_array+0x40>)
  400f1c:	4d0f      	ldr	r5, [pc, #60]	; (400f5c <__libc_init_array+0x44>)
  400f1e:	1b76      	subs	r6, r6, r5
  400f20:	10b6      	asrs	r6, r6, #2
  400f22:	bf18      	it	ne
  400f24:	2400      	movne	r4, #0
  400f26:	d005      	beq.n	400f34 <__libc_init_array+0x1c>
  400f28:	3401      	adds	r4, #1
  400f2a:	f855 3b04 	ldr.w	r3, [r5], #4
  400f2e:	4798      	blx	r3
  400f30:	42a6      	cmp	r6, r4
  400f32:	d1f9      	bne.n	400f28 <__libc_init_array+0x10>
  400f34:	4e0a      	ldr	r6, [pc, #40]	; (400f60 <__libc_init_array+0x48>)
  400f36:	4d0b      	ldr	r5, [pc, #44]	; (400f64 <__libc_init_array+0x4c>)
  400f38:	1b76      	subs	r6, r6, r5
  400f3a:	f000 f971 	bl	401220 <_init>
  400f3e:	10b6      	asrs	r6, r6, #2
  400f40:	bf18      	it	ne
  400f42:	2400      	movne	r4, #0
  400f44:	d006      	beq.n	400f54 <__libc_init_array+0x3c>
  400f46:	3401      	adds	r4, #1
  400f48:	f855 3b04 	ldr.w	r3, [r5], #4
  400f4c:	4798      	blx	r3
  400f4e:	42a6      	cmp	r6, r4
  400f50:	d1f9      	bne.n	400f46 <__libc_init_array+0x2e>
  400f52:	bd70      	pop	{r4, r5, r6, pc}
  400f54:	bd70      	pop	{r4, r5, r6, pc}
  400f56:	bf00      	nop
  400f58:	0040122c 	.word	0x0040122c
  400f5c:	0040122c 	.word	0x0040122c
  400f60:	00401234 	.word	0x00401234
  400f64:	0040122c 	.word	0x0040122c
	...

00400f80 <strlen>:
  400f80:	f890 f000 	pld	[r0]
  400f84:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  400f88:	f020 0107 	bic.w	r1, r0, #7
  400f8c:	f06f 0c00 	mvn.w	ip, #0
  400f90:	f010 0407 	ands.w	r4, r0, #7
  400f94:	f891 f020 	pld	[r1, #32]
  400f98:	f040 8049 	bne.w	40102e <strlen+0xae>
  400f9c:	f04f 0400 	mov.w	r4, #0
  400fa0:	f06f 0007 	mvn.w	r0, #7
  400fa4:	e9d1 2300 	ldrd	r2, r3, [r1]
  400fa8:	f891 f040 	pld	[r1, #64]	; 0x40
  400fac:	f100 0008 	add.w	r0, r0, #8
  400fb0:	fa82 f24c 	uadd8	r2, r2, ip
  400fb4:	faa4 f28c 	sel	r2, r4, ip
  400fb8:	fa83 f34c 	uadd8	r3, r3, ip
  400fbc:	faa2 f38c 	sel	r3, r2, ip
  400fc0:	bb4b      	cbnz	r3, 401016 <strlen+0x96>
  400fc2:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  400fc6:	fa82 f24c 	uadd8	r2, r2, ip
  400fca:	f100 0008 	add.w	r0, r0, #8
  400fce:	faa4 f28c 	sel	r2, r4, ip
  400fd2:	fa83 f34c 	uadd8	r3, r3, ip
  400fd6:	faa2 f38c 	sel	r3, r2, ip
  400fda:	b9e3      	cbnz	r3, 401016 <strlen+0x96>
  400fdc:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  400fe0:	fa82 f24c 	uadd8	r2, r2, ip
  400fe4:	f100 0008 	add.w	r0, r0, #8
  400fe8:	faa4 f28c 	sel	r2, r4, ip
  400fec:	fa83 f34c 	uadd8	r3, r3, ip
  400ff0:	faa2 f38c 	sel	r3, r2, ip
  400ff4:	b97b      	cbnz	r3, 401016 <strlen+0x96>
  400ff6:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  400ffa:	f101 0120 	add.w	r1, r1, #32
  400ffe:	fa82 f24c 	uadd8	r2, r2, ip
  401002:	f100 0008 	add.w	r0, r0, #8
  401006:	faa4 f28c 	sel	r2, r4, ip
  40100a:	fa83 f34c 	uadd8	r3, r3, ip
  40100e:	faa2 f38c 	sel	r3, r2, ip
  401012:	2b00      	cmp	r3, #0
  401014:	d0c6      	beq.n	400fa4 <strlen+0x24>
  401016:	2a00      	cmp	r2, #0
  401018:	bf04      	itt	eq
  40101a:	3004      	addeq	r0, #4
  40101c:	461a      	moveq	r2, r3
  40101e:	ba12      	rev	r2, r2
  401020:	fab2 f282 	clz	r2, r2
  401024:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  401028:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  40102c:	4770      	bx	lr
  40102e:	e9d1 2300 	ldrd	r2, r3, [r1]
  401032:	f004 0503 	and.w	r5, r4, #3
  401036:	f1c4 0000 	rsb	r0, r4, #0
  40103a:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  40103e:	f014 0f04 	tst.w	r4, #4
  401042:	f891 f040 	pld	[r1, #64]	; 0x40
  401046:	fa0c f505 	lsl.w	r5, ip, r5
  40104a:	ea62 0205 	orn	r2, r2, r5
  40104e:	bf1c      	itt	ne
  401050:	ea63 0305 	ornne	r3, r3, r5
  401054:	4662      	movne	r2, ip
  401056:	f04f 0400 	mov.w	r4, #0
  40105a:	e7a9      	b.n	400fb0 <strlen+0x30>

0040105c <register_fini>:
  40105c:	4b02      	ldr	r3, [pc, #8]	; (401068 <register_fini+0xc>)
  40105e:	b113      	cbz	r3, 401066 <register_fini+0xa>
  401060:	4802      	ldr	r0, [pc, #8]	; (40106c <register_fini+0x10>)
  401062:	f000 b805 	b.w	401070 <atexit>
  401066:	4770      	bx	lr
  401068:	00000000 	.word	0x00000000
  40106c:	0040107d 	.word	0x0040107d

00401070 <atexit>:
  401070:	2300      	movs	r3, #0
  401072:	4601      	mov	r1, r0
  401074:	461a      	mov	r2, r3
  401076:	4618      	mov	r0, r3
  401078:	f000 b81e 	b.w	4010b8 <__register_exitproc>

0040107c <__libc_fini_array>:
  40107c:	b538      	push	{r3, r4, r5, lr}
  40107e:	4c0a      	ldr	r4, [pc, #40]	; (4010a8 <__libc_fini_array+0x2c>)
  401080:	4d0a      	ldr	r5, [pc, #40]	; (4010ac <__libc_fini_array+0x30>)
  401082:	1b64      	subs	r4, r4, r5
  401084:	10a4      	asrs	r4, r4, #2
  401086:	d00a      	beq.n	40109e <__libc_fini_array+0x22>
  401088:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  40108c:	3b01      	subs	r3, #1
  40108e:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  401092:	3c01      	subs	r4, #1
  401094:	f855 3904 	ldr.w	r3, [r5], #-4
  401098:	4798      	blx	r3
  40109a:	2c00      	cmp	r4, #0
  40109c:	d1f9      	bne.n	401092 <__libc_fini_array+0x16>
  40109e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  4010a2:	f000 b8c7 	b.w	401234 <_fini>
  4010a6:	bf00      	nop
  4010a8:	00401244 	.word	0x00401244
  4010ac:	00401240 	.word	0x00401240

004010b0 <__retarget_lock_acquire_recursive>:
  4010b0:	4770      	bx	lr
  4010b2:	bf00      	nop

004010b4 <__retarget_lock_release_recursive>:
  4010b4:	4770      	bx	lr
  4010b6:	bf00      	nop

004010b8 <__register_exitproc>:
  4010b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4010bc:	4d2c      	ldr	r5, [pc, #176]	; (401170 <__register_exitproc+0xb8>)
  4010be:	4606      	mov	r6, r0
  4010c0:	6828      	ldr	r0, [r5, #0]
  4010c2:	4698      	mov	r8, r3
  4010c4:	460f      	mov	r7, r1
  4010c6:	4691      	mov	r9, r2
  4010c8:	f7ff fff2 	bl	4010b0 <__retarget_lock_acquire_recursive>
  4010cc:	4b29      	ldr	r3, [pc, #164]	; (401174 <__register_exitproc+0xbc>)
  4010ce:	681c      	ldr	r4, [r3, #0]
  4010d0:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  4010d4:	2b00      	cmp	r3, #0
  4010d6:	d03e      	beq.n	401156 <__register_exitproc+0x9e>
  4010d8:	685a      	ldr	r2, [r3, #4]
  4010da:	2a1f      	cmp	r2, #31
  4010dc:	dc1c      	bgt.n	401118 <__register_exitproc+0x60>
  4010de:	f102 0e01 	add.w	lr, r2, #1
  4010e2:	b176      	cbz	r6, 401102 <__register_exitproc+0x4a>
  4010e4:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  4010e8:	2401      	movs	r4, #1
  4010ea:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  4010ee:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  4010f2:	4094      	lsls	r4, r2
  4010f4:	4320      	orrs	r0, r4
  4010f6:	2e02      	cmp	r6, #2
  4010f8:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  4010fc:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  401100:	d023      	beq.n	40114a <__register_exitproc+0x92>
  401102:	3202      	adds	r2, #2
  401104:	f8c3 e004 	str.w	lr, [r3, #4]
  401108:	6828      	ldr	r0, [r5, #0]
  40110a:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  40110e:	f7ff ffd1 	bl	4010b4 <__retarget_lock_release_recursive>
  401112:	2000      	movs	r0, #0
  401114:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  401118:	4b17      	ldr	r3, [pc, #92]	; (401178 <__register_exitproc+0xc0>)
  40111a:	b30b      	cbz	r3, 401160 <__register_exitproc+0xa8>
  40111c:	f44f 70c8 	mov.w	r0, #400	; 0x190
  401120:	f3af 8000 	nop.w
  401124:	4603      	mov	r3, r0
  401126:	b1d8      	cbz	r0, 401160 <__register_exitproc+0xa8>
  401128:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  40112c:	6002      	str	r2, [r0, #0]
  40112e:	2100      	movs	r1, #0
  401130:	6041      	str	r1, [r0, #4]
  401132:	460a      	mov	r2, r1
  401134:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  401138:	f04f 0e01 	mov.w	lr, #1
  40113c:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  401140:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  401144:	2e00      	cmp	r6, #0
  401146:	d0dc      	beq.n	401102 <__register_exitproc+0x4a>
  401148:	e7cc      	b.n	4010e4 <__register_exitproc+0x2c>
  40114a:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  40114e:	430c      	orrs	r4, r1
  401150:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  401154:	e7d5      	b.n	401102 <__register_exitproc+0x4a>
  401156:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  40115a:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  40115e:	e7bb      	b.n	4010d8 <__register_exitproc+0x20>
  401160:	6828      	ldr	r0, [r5, #0]
  401162:	f7ff ffa7 	bl	4010b4 <__retarget_lock_release_recursive>
  401166:	f04f 30ff 	mov.w	r0, #4294967295
  40116a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40116e:	bf00      	nop
  401170:	20400430 	.word	0x20400430
  401174:	0040121c 	.word	0x0040121c
  401178:	00000000 	.word	0x00000000
  40117c:	0a0d5441 	.word	0x0a0d5441
  401180:	00000000 	.word	0x00000000
  401184:	522b5441 	.word	0x522b5441
  401188:	54455345 	.word	0x54455345
  40118c:	00000a0d 	.word	0x00000a0d
  401190:	30316d68 	.word	0x30316d68
  401194:	7265735f 	.word	0x7265735f
  401198:	5f726576 	.word	0x5f726576
  40119c:	74696e69 	.word	0x74696e69
  4011a0:	00000000 	.word	0x00000000
  4011a4:	4e2b5441 	.word	0x4e2b5441
  4011a8:	53454d41 	.word	0x53454d41
  4011ac:	65767265 	.word	0x65767265
  4011b0:	000a0d72 	.word	0x000a0d72
  4011b4:	462b5441 	.word	0x462b5441
  4011b8:	30544c49 	.word	0x30544c49
  4011bc:	00000a0d 	.word	0x00000a0d
  4011c0:	532b5441 	.word	0x532b5441
  4011c4:	31574f48 	.word	0x31574f48
  4011c8:	00000a0d 	.word	0x00000a0d
  4011cc:	522b5441 	.word	0x522b5441
  4011d0:	30454c4f 	.word	0x30454c4f
  4011d4:	00000a0d 	.word	0x00000a0d
  4011d8:	63696e49 	.word	0x63696e49
  4011dc:	696c6169 	.word	0x696c6169
  4011e0:	646e617a 	.word	0x646e617a
  4011e4:	2e2e2e6f 	.word	0x2e2e2e6f
  4011e8:	00000a0d 	.word	0x00000a0d
  4011ec:	666e6f43 	.word	0x666e6f43
  4011f0:	48206769 	.word	0x48206769
  4011f4:	20353043 	.word	0x20353043
  4011f8:	76726553 	.word	0x76726553
  4011fc:	2e2e7265 	.word	0x2e2e7265
  401200:	000a0d2e 	.word	0x000a0d2e
  401204:	30314d48 	.word	0x30314d48
  401208:	00494f2d 	.word	0x00494f2d
  40120c:	6e69616d 	.word	0x6e69616d
  401210:	00000000 	.word	0x00000000
  401214:	0000005b 	.word	0x0000005b
  401218:	0000205d 	.word	0x0000205d

0040121c <_global_impure_ptr>:
  40121c:	20400008                                ..@ 

00401220 <_init>:
  401220:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  401222:	bf00      	nop
  401224:	bcf8      	pop	{r3, r4, r5, r6, r7}
  401226:	bc08      	pop	{r3}
  401228:	469e      	mov	lr, r3
  40122a:	4770      	bx	lr

0040122c <__init_array_start>:
  40122c:	0040105d 	.word	0x0040105d

00401230 <__frame_dummy_init_array_entry>:
  401230:	00400165                                e.@.

00401234 <_fini>:
  401234:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  401236:	bf00      	nop
  401238:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40123a:	bc08      	pop	{r3}
  40123c:	469e      	mov	lr, r3
  40123e:	4770      	bx	lr

00401240 <__fini_array_start>:
  401240:	00400141 	.word	0x00400141
