#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Fri Jan 14 22:51:46 2022
# Process ID: 18476
# Current directory: G:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.runs/impl_1
# Command line: vivado.exe -log design_reciever_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_reciever_wrapper.tcl -notrace
# Log file: G:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.runs/impl_1/design_reciever_wrapper.vdi
# Journal file: G:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source design_reciever_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'g:/Chiro/Programs/urllc-demo-pynq/ips'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
WARNING: [Vivado 12-8448] Reference module source file g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.srcs/sources_1/bd/urllc_core/urllc_core.bd referred in sub-design design_reciever is not added in project.
add_files: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1258.723 ; gain = 0.000
add_files: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1258.723 ; gain = 0.000
Command: link_design -top design_reciever_wrapper -part xc7z020clg400-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [Project 1-454] Reading design checkpoint 'g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_2/ip/urllc_core_inst_2_ila_0_0/urllc_core_inst_2_ila_0_0.dcp' for cell 'design_reciever_i/urllc_core_0/ila_0'
INFO: [Project 1-454] Reading design checkpoint 'g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_2/ip/urllc_core_inst_2_processing_system7_0_0/urllc_core_inst_2_processing_system7_0_0.dcp' for cell 'design_reciever_i/urllc_core_0/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_2/ip/urllc_core_inst_2_smartconnect_outer_1/urllc_core_inst_2_smartconnect_outer_1.dcp' for cell 'design_reciever_i/urllc_core_0/smartconnect_outer'
INFO: [Project 1-454] Reading design checkpoint 'g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_2/ip/urllc_core_inst_2_ad_buf_0_0/urllc_core_inst_2_ad_buf_0_0.dcp' for cell 'design_reciever_i/urllc_core_0/data_area/ad_buf_0'
INFO: [Project 1-454] Reading design checkpoint 'g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_2/ip/urllc_core_inst_2_mux_0_1/urllc_core_inst_2_mux_0_1.dcp' for cell 'design_reciever_i/urllc_core_0/data_area/mux_0'
INFO: [Project 1-454] Reading design checkpoint 'g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_2/ip/urllc_core_inst_2_mux_disable_sel2_0/urllc_core_inst_2_mux_disable_sel2_0.dcp' for cell 'design_reciever_i/urllc_core_0/data_area/mux_disable_sel2'
INFO: [Project 1-454] Reading design checkpoint 'g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_2/ip/urllc_core_inst_2_div_n_0_0/urllc_core_inst_2_div_n_0_0.dcp' for cell 'design_reciever_i/urllc_core_0/data_area/mux/div_n_0'
INFO: [Project 1-454] Reading design checkpoint 'g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_2/ip/urllc_core_inst_2_mux_rtl_0/urllc_core_inst_2_mux_rtl_0.dcp' for cell 'design_reciever_i/urllc_core_0/data_area/mux/mux_rtl'
INFO: [Project 1-454] Reading design checkpoint 'g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_2/ip/urllc_core_inst_2_DDCWrapper_0_0/urllc_core_inst_2_DDCWrapper_0_0.dcp' for cell 'design_reciever_i/urllc_core_0/data_area/reciever/DDCWrapper_0'
INFO: [Project 1-454] Reading design checkpoint 'g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_2/ip/urllc_core_inst_2_FrameTrigger_0_0/urllc_core_inst_2_FrameTrigger_0_0.dcp' for cell 'design_reciever_i/urllc_core_0/data_area/reciever/FrameTrigger_0'
INFO: [Project 1-454] Reading design checkpoint 'g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_2/ip/urllc_core_inst_2_ad2dma_rtl_0_0/urllc_core_inst_2_ad2dma_rtl_0_0.dcp' for cell 'design_reciever_i/urllc_core_0/data_area/reciever/ad2dma_rtl_0'
INFO: [Project 1-454] Reading design checkpoint 'g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_2/ip/urllc_core_inst_2_axi_dma_1_0/urllc_core_inst_2_axi_dma_1_0.dcp' for cell 'design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1'
INFO: [Project 1-454] Reading design checkpoint 'g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_2/ip/urllc_core_inst_2_mux_0_0/urllc_core_inst_2_mux_0_0.dcp' for cell 'design_reciever_i/urllc_core_0/data_area/reciever/mux_0'
INFO: [Project 1-454] Reading design checkpoint 'g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_2/ip/urllc_core_inst_2_mux_1_0/urllc_core_inst_2_mux_1_0.dcp' for cell 'design_reciever_i/urllc_core_0/data_area/reciever/mux_1'
INFO: [Project 1-454] Reading design checkpoint 'g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_2/ip/urllc_core_inst_2_mux_2_0/urllc_core_inst_2_mux_2_0.dcp' for cell 'design_reciever_i/urllc_core_0/data_area/reciever/mux_2'
INFO: [Project 1-454] Reading design checkpoint 'g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_2/ip/urllc_core_inst_2_mux_3_0/urllc_core_inst_2_mux_3_0.dcp' for cell 'design_reciever_i/urllc_core_0/data_area/reciever/mux_3'
INFO: [Project 1-454] Reading design checkpoint 'g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_2/ip/urllc_core_inst_2_rst_ps7_0_200M_0/urllc_core_inst_2_rst_ps7_0_200M_0.dcp' for cell 'design_reciever_i/urllc_core_0/data_area/reciever/rst_ps7_0_200M'
INFO: [Project 1-454] Reading design checkpoint 'g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_2/ip/urllc_core_inst_2_DUCWrapper_0_0/urllc_core_inst_2_DUCWrapper_0_0.dcp' for cell 'design_reciever_i/urllc_core_0/data_area/sender/DUCWrapper_0'
INFO: [Project 1-454] Reading design checkpoint 'g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_2/ip/urllc_core_inst_2_ad2dma_rtl_0_1/urllc_core_inst_2_ad2dma_rtl_0_1.dcp' for cell 'design_reciever_i/urllc_core_0/data_area/sender/ad2dma_rtl_0'
INFO: [Project 1-454] Reading design checkpoint 'g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_2/ip/urllc_core_inst_2_axi_dma_0_0/urllc_core_inst_2_axi_dma_0_0.dcp' for cell 'design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0'
INFO: [Project 1-454] Reading design checkpoint 'g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_2/ip/urllc_core_inst_2_rst_ps7_0_120M_0/urllc_core_inst_2_rst_ps7_0_120M_0.dcp' for cell 'design_reciever_i/urllc_core_0/data_area/sender/rst_ps7_0_120M'
INFO: [Project 1-454] Reading design checkpoint 'g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_2/ip/urllc_core_inst_2_axi_gpio_0_0/urllc_core_inst_2_axi_gpio_0_0.dcp' for cell 'design_reciever_i/urllc_core_0/debug_ports/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_2/ip/urllc_core_inst_2_axi_gpio_1_0/urllc_core_inst_2_axi_gpio_1_0.dcp' for cell 'design_reciever_i/urllc_core_0/debug_ports/axi_gpio_1'
INFO: [Project 1-454] Reading design checkpoint 'g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_2/ip/urllc_core_inst_2_clk_wiz_100M_0/urllc_core_inst_2_clk_wiz_100M_0.dcp' for cell 'design_reciever_i/urllc_core_0/multi_clock/clk_wiz_100M'
INFO: [Project 1-454] Reading design checkpoint 'g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_2/ip/urllc_core_inst_2_clk_wiz_dynamic_0/urllc_core_inst_2_clk_wiz_dynamic_0.dcp' for cell 'design_reciever_i/urllc_core_0/multi_clock/clk_wiz_dynamic'
INFO: [Project 1-454] Reading design checkpoint 'g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_2/ip/urllc_core_inst_2_clk_wiz_static_0/urllc_core_inst_2_clk_wiz_static_0.dcp' for cell 'design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static'
INFO: [Project 1-454] Reading design checkpoint 'g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_2/ip/urllc_core_inst_2_proc_clock_reset_0/urllc_core_inst_2_proc_clock_reset_0.dcp' for cell 'design_reciever_i/urllc_core_0/multi_clock/proc_clock_reset'
INFO: [Project 1-454] Reading design checkpoint 'g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_2/ip/urllc_core_inst_2_proc_data_reset_8M_0/urllc_core_inst_2_proc_data_reset_8M_0.dcp' for cell 'design_reciever_i/urllc_core_0/multi_clock/proc_data_reset_8M'
INFO: [Project 1-454] Reading design checkpoint 'g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_2/ip/urllc_core_inst_2_smartconnect_outer_0/urllc_core_inst_2_smartconnect_outer_0.dcp' for cell 'design_reciever_i/urllc_core_0/multi_clock/smartconnect_outer'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1258.723 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 841 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: design_reciever_i/urllc_core_0/ila_0 UUID: 24be3dda-fee1-515a-8bb9-6f349fd4e411 
Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_2/ip/urllc_core_inst_2_axi_dma_1_0/urllc_core_inst_2_axi_dma_1_0.xdc] for cell 'design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_2/ip/urllc_core_inst_2_axi_dma_1_0/urllc_core_inst_2_axi_dma_1_0.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_2/ip/urllc_core_inst_2_axi_dma_1_0/urllc_core_inst_2_axi_dma_1_0.xdc:56]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_2/ip/urllc_core_inst_2_axi_dma_1_0/urllc_core_inst_2_axi_dma_1_0.xdc:61]
Finished Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_2/ip/urllc_core_inst_2_axi_dma_1_0/urllc_core_inst_2_axi_dma_1_0.xdc] for cell 'design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0'
Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_2/ip/urllc_core_inst_2_rst_ps7_0_200M_0/urllc_core_inst_2_rst_ps7_0_200M_0_board.xdc] for cell 'design_reciever_i/urllc_core_0/data_area/reciever/rst_ps7_0_200M/U0'
Finished Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_2/ip/urllc_core_inst_2_rst_ps7_0_200M_0/urllc_core_inst_2_rst_ps7_0_200M_0_board.xdc] for cell 'design_reciever_i/urllc_core_0/data_area/reciever/rst_ps7_0_200M/U0'
Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_2/ip/urllc_core_inst_2_rst_ps7_0_200M_0/urllc_core_inst_2_rst_ps7_0_200M_0.xdc] for cell 'design_reciever_i/urllc_core_0/data_area/reciever/rst_ps7_0_200M/U0'
Finished Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_2/ip/urllc_core_inst_2_rst_ps7_0_200M_0/urllc_core_inst_2_rst_ps7_0_200M_0.xdc] for cell 'design_reciever_i/urllc_core_0/data_area/reciever/rst_ps7_0_200M/U0'
Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_2/ip/urllc_core_inst_2_axi_dma_0_0/urllc_core_inst_2_axi_dma_0_0.xdc] for cell 'design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_2/ip/urllc_core_inst_2_axi_dma_0_0/urllc_core_inst_2_axi_dma_0_0.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_2/ip/urllc_core_inst_2_axi_dma_0_0/urllc_core_inst_2_axi_dma_0_0.xdc:56]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_2/ip/urllc_core_inst_2_axi_dma_0_0/urllc_core_inst_2_axi_dma_0_0.xdc:61]
Finished Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_2/ip/urllc_core_inst_2_axi_dma_0_0/urllc_core_inst_2_axi_dma_0_0.xdc] for cell 'design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0'
Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_2/ip/urllc_core_inst_2_rst_ps7_0_120M_0/urllc_core_inst_2_rst_ps7_0_120M_0_board.xdc] for cell 'design_reciever_i/urllc_core_0/data_area/sender/rst_ps7_0_120M/U0'
Finished Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_2/ip/urllc_core_inst_2_rst_ps7_0_120M_0/urllc_core_inst_2_rst_ps7_0_120M_0_board.xdc] for cell 'design_reciever_i/urllc_core_0/data_area/sender/rst_ps7_0_120M/U0'
Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_2/ip/urllc_core_inst_2_rst_ps7_0_120M_0/urllc_core_inst_2_rst_ps7_0_120M_0.xdc] for cell 'design_reciever_i/urllc_core_0/data_area/sender/rst_ps7_0_120M/U0'
Finished Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_2/ip/urllc_core_inst_2_rst_ps7_0_120M_0/urllc_core_inst_2_rst_ps7_0_120M_0.xdc] for cell 'design_reciever_i/urllc_core_0/data_area/sender/rst_ps7_0_120M/U0'
Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_2/ip/urllc_core_inst_2_axi_gpio_0_0/urllc_core_inst_2_axi_gpio_0_0_board.xdc] for cell 'design_reciever_i/urllc_core_0/debug_ports/axi_gpio_0/U0'
Finished Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_2/ip/urllc_core_inst_2_axi_gpio_0_0/urllc_core_inst_2_axi_gpio_0_0_board.xdc] for cell 'design_reciever_i/urllc_core_0/debug_ports/axi_gpio_0/U0'
Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_2/ip/urllc_core_inst_2_axi_gpio_0_0/urllc_core_inst_2_axi_gpio_0_0.xdc] for cell 'design_reciever_i/urllc_core_0/debug_ports/axi_gpio_0/U0'
Finished Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_2/ip/urllc_core_inst_2_axi_gpio_0_0/urllc_core_inst_2_axi_gpio_0_0.xdc] for cell 'design_reciever_i/urllc_core_0/debug_ports/axi_gpio_0/U0'
Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_2/ip/urllc_core_inst_2_axi_gpio_1_0/urllc_core_inst_2_axi_gpio_1_0_board.xdc] for cell 'design_reciever_i/urllc_core_0/debug_ports/axi_gpio_1/U0'
Finished Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_2/ip/urllc_core_inst_2_axi_gpio_1_0/urllc_core_inst_2_axi_gpio_1_0_board.xdc] for cell 'design_reciever_i/urllc_core_0/debug_ports/axi_gpio_1/U0'
Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_2/ip/urllc_core_inst_2_axi_gpio_1_0/urllc_core_inst_2_axi_gpio_1_0.xdc] for cell 'design_reciever_i/urllc_core_0/debug_ports/axi_gpio_1/U0'
Finished Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_2/ip/urllc_core_inst_2_axi_gpio_1_0/urllc_core_inst_2_axi_gpio_1_0.xdc] for cell 'design_reciever_i/urllc_core_0/debug_ports/axi_gpio_1/U0'
Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_2/ip/urllc_core_inst_2_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'design_reciever_i/urllc_core_0/ila_0/inst'
Finished Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_2/ip/urllc_core_inst_2_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'design_reciever_i/urllc_core_0/ila_0/inst'
Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_2/ip/urllc_core_inst_2_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'design_reciever_i/urllc_core_0/ila_0/inst'
Finished Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_2/ip/urllc_core_inst_2_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'design_reciever_i/urllc_core_0/ila_0/inst'
Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_2/ip/urllc_core_inst_2_proc_clock_reset_0/urllc_core_inst_2_proc_clock_reset_0_board.xdc] for cell 'design_reciever_i/urllc_core_0/multi_clock/proc_clock_reset/U0'
Finished Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_2/ip/urllc_core_inst_2_proc_clock_reset_0/urllc_core_inst_2_proc_clock_reset_0_board.xdc] for cell 'design_reciever_i/urllc_core_0/multi_clock/proc_clock_reset/U0'
Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_2/ip/urllc_core_inst_2_proc_clock_reset_0/urllc_core_inst_2_proc_clock_reset_0.xdc] for cell 'design_reciever_i/urllc_core_0/multi_clock/proc_clock_reset/U0'
Finished Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_2/ip/urllc_core_inst_2_proc_clock_reset_0/urllc_core_inst_2_proc_clock_reset_0.xdc] for cell 'design_reciever_i/urllc_core_0/multi_clock/proc_clock_reset/U0'
Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_2/ip/urllc_core_inst_2_clk_wiz_static_0/urllc_core_inst_2_clk_wiz_static_0_board.xdc] for cell 'design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst'
Finished Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_2/ip/urllc_core_inst_2_clk_wiz_static_0/urllc_core_inst_2_clk_wiz_static_0_board.xdc] for cell 'design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst'
Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_2/ip/urllc_core_inst_2_clk_wiz_static_0/urllc_core_inst_2_clk_wiz_static_0.xdc] for cell 'design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst'
Finished Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_2/ip/urllc_core_inst_2_clk_wiz_static_0/urllc_core_inst_2_clk_wiz_static_0.xdc] for cell 'design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst'
Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_2/ip/urllc_core_inst_2_proc_data_reset_8M_0/urllc_core_inst_2_proc_data_reset_8M_0_board.xdc] for cell 'design_reciever_i/urllc_core_0/multi_clock/proc_data_reset_8M/U0'
Finished Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_2/ip/urllc_core_inst_2_proc_data_reset_8M_0/urllc_core_inst_2_proc_data_reset_8M_0_board.xdc] for cell 'design_reciever_i/urllc_core_0/multi_clock/proc_data_reset_8M/U0'
Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_2/ip/urllc_core_inst_2_proc_data_reset_8M_0/urllc_core_inst_2_proc_data_reset_8M_0.xdc] for cell 'design_reciever_i/urllc_core_0/multi_clock/proc_data_reset_8M/U0'
Finished Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_2/ip/urllc_core_inst_2_proc_data_reset_8M_0/urllc_core_inst_2_proc_data_reset_8M_0.xdc] for cell 'design_reciever_i/urllc_core_0/multi_clock/proc_data_reset_8M/U0'
Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_2/ip/urllc_core_inst_2_smartconnect_outer_0/bd_0/ip/ip_1/bd_b046_psr_aclk_0_board.xdc] for cell 'design_reciever_i/urllc_core_0/multi_clock/smartconnect_outer/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_2/ip/urllc_core_inst_2_smartconnect_outer_0/bd_0/ip/ip_1/bd_b046_psr_aclk_0_board.xdc] for cell 'design_reciever_i/urllc_core_0/multi_clock/smartconnect_outer/inst/clk_map/psr_aclk/U0'
Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_2/ip/urllc_core_inst_2_smartconnect_outer_0/bd_0/ip/ip_1/bd_b046_psr_aclk_0.xdc] for cell 'design_reciever_i/urllc_core_0/multi_clock/smartconnect_outer/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_2/ip/urllc_core_inst_2_smartconnect_outer_0/bd_0/ip/ip_1/bd_b046_psr_aclk_0.xdc] for cell 'design_reciever_i/urllc_core_0/multi_clock/smartconnect_outer/inst/clk_map/psr_aclk/U0'
Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_2/ip/urllc_core_inst_2_clk_wiz_dynamic_0/urllc_core_inst_2_clk_wiz_dynamic_0_board.xdc] for cell 'design_reciever_i/urllc_core_0/multi_clock/clk_wiz_dynamic/inst'
Finished Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_2/ip/urllc_core_inst_2_clk_wiz_dynamic_0/urllc_core_inst_2_clk_wiz_dynamic_0_board.xdc] for cell 'design_reciever_i/urllc_core_0/multi_clock/clk_wiz_dynamic/inst'
Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_2/ip/urllc_core_inst_2_clk_wiz_dynamic_0/urllc_core_inst_2_clk_wiz_dynamic_0.xdc] for cell 'design_reciever_i/urllc_core_0/multi_clock/clk_wiz_dynamic/inst'
Finished Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_2/ip/urllc_core_inst_2_clk_wiz_dynamic_0/urllc_core_inst_2_clk_wiz_dynamic_0.xdc] for cell 'design_reciever_i/urllc_core_0/multi_clock/clk_wiz_dynamic/inst'
Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_2/ip/urllc_core_inst_2_clk_wiz_100M_0/urllc_core_inst_2_clk_wiz_100M_0_board.xdc] for cell 'design_reciever_i/urllc_core_0/multi_clock/clk_wiz_100M/inst'
Finished Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_2/ip/urllc_core_inst_2_clk_wiz_100M_0/urllc_core_inst_2_clk_wiz_100M_0_board.xdc] for cell 'design_reciever_i/urllc_core_0/multi_clock/clk_wiz_100M/inst'
Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_2/ip/urllc_core_inst_2_clk_wiz_100M_0/urllc_core_inst_2_clk_wiz_100M_0.xdc] for cell 'design_reciever_i/urllc_core_0/multi_clock/clk_wiz_100M/inst'
Finished Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_2/ip/urllc_core_inst_2_clk_wiz_100M_0/urllc_core_inst_2_clk_wiz_100M_0.xdc] for cell 'design_reciever_i/urllc_core_0/multi_clock/clk_wiz_100M/inst'
Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_2/ip/urllc_core_inst_2_processing_system7_0_0/urllc_core_inst_2_processing_system7_0_0.xdc] for cell 'design_reciever_i/urllc_core_0/processing_system7_0/inst'
Finished Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_2/ip/urllc_core_inst_2_processing_system7_0_0/urllc_core_inst_2_processing_system7_0_0.xdc] for cell 'design_reciever_i/urllc_core_0/processing_system7_0/inst'
Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_2/ip/urllc_core_inst_2_smartconnect_outer_1/bd_0/ip/ip_1/bd_7087_psr_aclk_0_board.xdc] for cell 'design_reciever_i/urllc_core_0/smartconnect_outer/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_2/ip/urllc_core_inst_2_smartconnect_outer_1/bd_0/ip/ip_1/bd_7087_psr_aclk_0_board.xdc] for cell 'design_reciever_i/urllc_core_0/smartconnect_outer/inst/clk_map/psr_aclk/U0'
Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_2/ip/urllc_core_inst_2_smartconnect_outer_1/bd_0/ip/ip_1/bd_7087_psr_aclk_0.xdc] for cell 'design_reciever_i/urllc_core_0/smartconnect_outer/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_2/ip/urllc_core_inst_2_smartconnect_outer_1/bd_0/ip/ip_1/bd_7087_psr_aclk_0.xdc] for cell 'design_reciever_i/urllc_core_0/smartconnect_outer/inst/clk_map/psr_aclk/U0'
Parsing XDC File [G:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.srcs/constrs_1/new/urllc.xdc]
WARNING: [Vivado 12-584] No ports matched 'sender_ad[7]'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.srcs/constrs_1/new/urllc.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.srcs/constrs_1/new/urllc.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sender_ad[6]'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.srcs/constrs_1/new/urllc.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.srcs/constrs_1/new/urllc.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sender_ad[5]'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.srcs/constrs_1/new/urllc.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.srcs/constrs_1/new/urllc.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sender_ad[4]'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.srcs/constrs_1/new/urllc.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.srcs/constrs_1/new/urllc.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sender_ad[3]'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.srcs/constrs_1/new/urllc.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.srcs/constrs_1/new/urllc.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sender_ad[2]'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.srcs/constrs_1/new/urllc.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.srcs/constrs_1/new/urllc.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sender_ad[1]'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.srcs/constrs_1/new/urllc.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.srcs/constrs_1/new/urllc.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sender_ad[0]'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.srcs/constrs_1/new/urllc.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.srcs/constrs_1/new/urllc.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sender_ad[7]'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.srcs/constrs_1/new/urllc.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.srcs/constrs_1/new/urllc.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sender_ad[6]'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.srcs/constrs_1/new/urllc.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.srcs/constrs_1/new/urllc.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sender_ad[5]'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.srcs/constrs_1/new/urllc.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.srcs/constrs_1/new/urllc.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sender_ad[4]'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.srcs/constrs_1/new/urllc.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.srcs/constrs_1/new/urllc.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sender_ad[3]'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.srcs/constrs_1/new/urllc.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.srcs/constrs_1/new/urllc.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sender_ad[2]'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.srcs/constrs_1/new/urllc.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.srcs/constrs_1/new/urllc.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sender_ad[1]'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.srcs/constrs_1/new/urllc.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.srcs/constrs_1/new/urllc.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sender_ad[0]'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.srcs/constrs_1/new/urllc.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.srcs/constrs_1/new/urllc.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sender_da[7]'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.srcs/constrs_1/new/urllc.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.srcs/constrs_1/new/urllc.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sender_da[6]'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.srcs/constrs_1/new/urllc.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.srcs/constrs_1/new/urllc.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sender_da[5]'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.srcs/constrs_1/new/urllc.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.srcs/constrs_1/new/urllc.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sender_da[4]'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.srcs/constrs_1/new/urllc.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.srcs/constrs_1/new/urllc.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sender_da[3]'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.srcs/constrs_1/new/urllc.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.srcs/constrs_1/new/urllc.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sender_da[2]'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.srcs/constrs_1/new/urllc.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.srcs/constrs_1/new/urllc.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sender_da[1]'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.srcs/constrs_1/new/urllc.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.srcs/constrs_1/new/urllc.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sender_da[0]'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.srcs/constrs_1/new/urllc.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.srcs/constrs_1/new/urllc.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sender_da[7]'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.srcs/constrs_1/new/urllc.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.srcs/constrs_1/new/urllc.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sender_da[6]'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.srcs/constrs_1/new/urllc.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.srcs/constrs_1/new/urllc.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sender_da[5]'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.srcs/constrs_1/new/urllc.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.srcs/constrs_1/new/urllc.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sender_da[4]'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.srcs/constrs_1/new/urllc.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.srcs/constrs_1/new/urllc.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sender_da[3]'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.srcs/constrs_1/new/urllc.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.srcs/constrs_1/new/urllc.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sender_da[2]'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.srcs/constrs_1/new/urllc.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.srcs/constrs_1/new/urllc.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sender_da[1]'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.srcs/constrs_1/new/urllc.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.srcs/constrs_1/new/urllc.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sender_da[0]'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.srcs/constrs_1/new/urllc.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.srcs/constrs_1/new/urllc.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sender_da_clk_120M'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.srcs/constrs_1/new/urllc.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.srcs/constrs_1/new/urllc.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sender_da_clk_120M'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.srcs/constrs_1/new/urllc.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.srcs/constrs_1/new/urllc.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sender_da_clk_120M'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.srcs/constrs_1/new/urllc.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.srcs/constrs_1/new/urllc.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sender_ad_clk_8M'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.srcs/constrs_1/new/urllc.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.srcs/constrs_1/new/urllc.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sender_ad_clk_8M'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.srcs/constrs_1/new/urllc.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.srcs/constrs_1/new/urllc.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sender_serial_out'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.srcs/constrs_1/new/urllc.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.srcs/constrs_1/new/urllc.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sender_serial_out'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.srcs/constrs_1/new/urllc.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.srcs/constrs_1/new/urllc.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sender_frame_avaliable'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.srcs/constrs_1/new/urllc.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.srcs/constrs_1/new/urllc.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sender_frame_avaliable'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.srcs/constrs_1/new/urllc.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.srcs/constrs_1/new/urllc.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'reciever_ad_sel1_ready'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.srcs/constrs_1/new/urllc.xdc:136]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.srcs/constrs_1/new/urllc.xdc:136]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'reciever_ad_sel1_ready'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.srcs/constrs_1/new/urllc.xdc:137]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.srcs/constrs_1/new/urllc.xdc:137]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'reciever_ad_sel2_ready'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.srcs/constrs_1/new/urllc.xdc:138]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.srcs/constrs_1/new/urllc.xdc:138]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'reciever_ad_sel2_ready'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.srcs/constrs_1/new/urllc.xdc:139]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.srcs/constrs_1/new/urllc.xdc:139]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'reciever_ad_clk_200M'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.srcs/constrs_1/new/urllc.xdc:141]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.srcs/constrs_1/new/urllc.xdc:141]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'reciever_ad_clk_200M'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.srcs/constrs_1/new/urllc.xdc:142]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.srcs/constrs_1/new/urllc.xdc:142]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'reciever_ad_clk_200M'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.srcs/constrs_1/new/urllc.xdc:143]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.srcs/constrs_1/new/urllc.xdc:143]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [G:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.srcs/constrs_1/new/urllc.xdc]
Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_2/ip/urllc_core_inst_2_axi_dma_1_0/urllc_core_inst_2_axi_dma_1_0_clocks.xdc] for cell 'design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0'
Finished Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_2/ip/urllc_core_inst_2_axi_dma_1_0/urllc_core_inst_2_axi_dma_1_0_clocks.xdc] for cell 'design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0'
Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_2/ip/urllc_core_inst_2_axi_dma_0_0/urllc_core_inst_2_axi_dma_0_0_clocks.xdc] for cell 'design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0'
Finished Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_2/ip/urllc_core_inst_2_axi_dma_0_0/urllc_core_inst_2_axi_dma_0_0_clocks.xdc] for cell 'design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0'
Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_2/ip/urllc_core_inst_2_clk_wiz_static_0/urllc_core_inst_2_clk_wiz_static_0_late.xdc] for cell 'design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst'
Finished Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_2/ip/urllc_core_inst_2_clk_wiz_static_0/urllc_core_inst_2_clk_wiz_static_0_late.xdc] for cell 'design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst'
Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_2/ip/urllc_core_inst_2_clk_wiz_dynamic_0/urllc_core_inst_2_clk_wiz_dynamic_0_late.xdc] for cell 'design_reciever_i/urllc_core_0/multi_clock/clk_wiz_dynamic/inst'
Finished Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_2/ip/urllc_core_inst_2_clk_wiz_dynamic_0/urllc_core_inst_2_clk_wiz_dynamic_0_late.xdc] for cell 'design_reciever_i/urllc_core_0/multi_clock/clk_wiz_dynamic/inst'
INFO: [Project 1-1714] 200 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 1437.004 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 301 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 68 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 4 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 226 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 3 instances

41 Infos, 55 Warnings, 48 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:33 . Memory (MB): peak = 1437.004 ; gain = 178.281
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1473.262 ; gain = 36.258

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1108013a5

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2047.789 ; gain = 574.527

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.runs/impl_1/.Xil/Vivado-18476-WIN-544SHHHOI8Q/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "wr_clk_period": no such variable
 [g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.runs/impl_1/.Xil/Vivado-18476-WIN-544SHHHOI8Q/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:12]
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "skew_value": no such variable
 [g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.runs/impl_1/.Xil/Vivado-18476-WIN-544SHHHOI8Q/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:17]
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.runs/impl_1/.Xil/Vivado-18476-WIN-544SHHHOI8Q/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "skew_value": no such variable
 [g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.runs/impl_1/.Xil/Vivado-18476-WIN-544SHHHOI8Q/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:20]
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.runs/impl_1/.Xil/Vivado-18476-WIN-544SHHHOI8Q/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "rd_clk_period_2": no such variable
 [g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.runs/impl_1/.Xil/Vivado-18476-WIN-544SHHHOI8Q/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:25]
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.runs/impl_1/.Xil/Vivado-18476-WIN-544SHHHOI8Q/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "skew_value_2": no such variable
 [g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.runs/impl_1/.Xil/Vivado-18476-WIN-544SHHHOI8Q/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:33]
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "skew_value_2": no such variable
 [g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.runs/impl_1/.Xil/Vivado-18476-WIN-544SHHHOI8Q/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:36]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 2319.656 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 1067e9fd4

Time (s): cpu = 00:00:03 ; elapsed = 00:01:14 . Memory (MB): peak = 2319.656 ; gain = 43.562

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 41 inverter(s) to 223 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 1307ef95b

Time (s): cpu = 00:00:05 ; elapsed = 00:01:15 . Memory (MB): peak = 2319.656 ; gain = 43.562
INFO: [Opt 31-389] Phase Retarget created 117 cells and removed 348 cells
INFO: [Opt 31-1021] In phase Retarget, 246 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 2 inverter(s) to 4 load pin(s).
Phase 3 Constant propagation | Checksum: c79a129a

Time (s): cpu = 00:00:06 ; elapsed = 00:01:16 . Memory (MB): peak = 2319.656 ; gain = 43.562
INFO: [Opt 31-389] Phase Constant propagation created 203 cells and removed 1259 cells
INFO: [Opt 31-1021] In phase Constant propagation, 289 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 14b2b142f

Time (s): cpu = 00:00:08 ; elapsed = 00:01:18 . Memory (MB): peak = 2319.656 ; gain = 43.562
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1352 cells
INFO: [Opt 31-1021] In phase Sweep, 1239 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
INFO: [Opt 31-274] Optimized connectivity to 1 cascaded buffer cells
Phase 5 BUFG optimization | Checksum: 13d0a86c3

Time (s): cpu = 00:00:08 ; elapsed = 00:01:18 . Memory (MB): peak = 2319.656 ; gain = 43.562
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 1 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 13d0a86c3

Time (s): cpu = 00:00:08 ; elapsed = 00:01:19 . Memory (MB): peak = 2319.656 ; gain = 43.562
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: f2959a53

Time (s): cpu = 00:00:09 ; elapsed = 00:01:19 . Memory (MB): peak = 2319.656 ; gain = 43.562
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 262 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             117  |             348  |                                            246  |
|  Constant propagation         |             203  |            1259  |                                            289  |
|  Sweep                        |               0  |            1352  |                                           1239  |
|  BUFG optimization            |               0  |               1  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            262  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.064 . Memory (MB): peak = 2319.656 ; gain = 0.000
Ending Logic Optimization Task | Checksum: a00909e9

Time (s): cpu = 00:00:09 ; elapsed = 00:01:19 . Memory (MB): peak = 2319.656 ; gain = 43.562

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...
WARNING: [Power 33-230] Invalid input clock frequency for design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clkout1_buf. Out of range!
Resolution: Please refer to Clocking Resources User Guide for valid input clock frequency.
WARNING: [Power 33-230] Invalid input clock frequency for design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clkout2_buf. Out of range!
Resolution: Please refer to Clocking Resources User Guide for valid input clock frequency.
WARNING: [Power 33-230] Invalid input clock frequency for design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clkout3_buf. Out of range!
Resolution: Please refer to Clocking Resources User Guide for valid input clock frequency.
WARNING: [Power 33-230] Invalid input clock frequency for design_reciever_i/urllc_core_0/multi_clock/clk_wiz_dynamic/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf. Out of range!
Resolution: Please refer to Clocking Resources User Guide for valid input clock frequency.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
WARNING: [Power 33-230] Invalid input clock frequency for design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clkout1_buf. Out of range!
Resolution: Please refer to Clocking Resources User Guide for valid input clock frequency.
WARNING: [Power 33-230] Invalid input clock frequency for design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clkout2_buf. Out of range!
Resolution: Please refer to Clocking Resources User Guide for valid input clock frequency.
WARNING: [Power 33-230] Invalid input clock frequency for design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clkout3_buf. Out of range!
Resolution: Please refer to Clocking Resources User Guide for valid input clock frequency.
WARNING: [Power 33-230] Invalid input clock frequency for design_reciever_i/urllc_core_0/multi_clock/clk_wiz_dynamic/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf. Out of range!
Resolution: Please refer to Clocking Resources User Guide for valid input clock frequency.
WARNING: [Power 33-230] Invalid input clock frequency for design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clkout1_buf. Out of range!
Resolution: Please refer to Clocking Resources User Guide for valid input clock frequency.
WARNING: [Power 33-230] Invalid input clock frequency for design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clkout2_buf. Out of range!
Resolution: Please refer to Clocking Resources User Guide for valid input clock frequency.
WARNING: [Power 33-230] Invalid input clock frequency for design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clkout3_buf. Out of range!
Resolution: Please refer to Clocking Resources User Guide for valid input clock frequency.
WARNING: [Power 33-230] Invalid input clock frequency for design_reciever_i/urllc_core_0/multi_clock/clk_wiz_dynamic/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf. Out of range!
Resolution: Please refer to Clocking Resources User Guide for valid input clock frequency.

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 59 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 76 newly gated: 0 Total Ports: 118
Ending PowerOpt Patch Enables Task | Checksum: 13bc193c7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.452 . Memory (MB): peak = 2619.391 ; gain = 0.000
Ending Power Optimization Task | Checksum: 13bc193c7

Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 2619.391 ; gain = 299.734

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 15ffae683

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2619.391 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 15ffae683

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2619.391 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 2619.391 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 15ffae683

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 2619.391 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
77 Infos, 69 Warnings, 58 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:49 ; elapsed = 00:01:48 . Memory (MB): peak = 2619.391 ; gain = 1182.387
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.072 . Memory (MB): peak = 2619.391 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'G:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.runs/impl_1/design_reciever_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 2619.391 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file design_reciever_wrapper_drc_opted.rpt -pb design_reciever_wrapper_drc_opted.pb -rpx design_reciever_wrapper_drc_opted.rpx
Command: report_drc -file design_reciever_wrapper_drc_opted.rpt -pb design_reciever_wrapper_drc_opted.pb -rpx design_reciever_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file G:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.runs/impl_1/design_reciever_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2619.391 ; gain = 0.000
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 2619.391 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: dd6caf35

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 2619.391 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 2619.391 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: dfa1b716

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2619.391 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 226e106f5

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2619.391 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 226e106f5

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2619.391 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 226e106f5

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2619.391 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1c05c1ef7

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2619.391 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1d4b0ff46

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 2619.391 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1d4b0ff46

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 2619.391 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 1205 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 469 nets or LUTs. Breaked 0 LUT, combined 469 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 2619.391 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            469  |                   469  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            469  |                   469  |           0  |           4  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 1eb391236

Time (s): cpu = 00:00:35 ; elapsed = 00:00:23 . Memory (MB): peak = 2619.391 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 124b695d2

Time (s): cpu = 00:00:36 ; elapsed = 00:00:24 . Memory (MB): peak = 2619.391 ; gain = 0.000
Phase 2 Global Placement | Checksum: 124b695d2

Time (s): cpu = 00:00:36 ; elapsed = 00:00:24 . Memory (MB): peak = 2619.391 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1230c593a

Time (s): cpu = 00:00:37 ; elapsed = 00:00:24 . Memory (MB): peak = 2619.391 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 174fa1772

Time (s): cpu = 00:00:39 ; elapsed = 00:00:26 . Memory (MB): peak = 2619.391 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 19020a2dc

Time (s): cpu = 00:00:39 ; elapsed = 00:00:26 . Memory (MB): peak = 2619.391 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 18f55aa04

Time (s): cpu = 00:00:39 ; elapsed = 00:00:26 . Memory (MB): peak = 2619.391 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 169e2ca1a

Time (s): cpu = 00:00:48 ; elapsed = 00:00:35 . Memory (MB): peak = 2619.391 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1e95237be

Time (s): cpu = 00:00:49 ; elapsed = 00:00:37 . Memory (MB): peak = 2619.391 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1ea252126

Time (s): cpu = 00:00:49 ; elapsed = 00:00:37 . Memory (MB): peak = 2619.391 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1ea252126

Time (s): cpu = 00:00:49 ; elapsed = 00:00:38 . Memory (MB): peak = 2619.391 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 286381ca6

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=11.250 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 2237aa4e6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.525 . Memory (MB): peak = 2619.391 ; gain = 0.000
INFO: [Place 46-33] Processed net design_reciever_i/urllc_core_0/multi_clock/clk_wiz_dynamic/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 22fd92e41

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.678 . Memory (MB): peak = 2619.391 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 286381ca6

Time (s): cpu = 00:00:59 ; elapsed = 00:00:44 . Memory (MB): peak = 2619.391 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=11.250. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 2651c5367

Time (s): cpu = 00:00:59 ; elapsed = 00:00:44 . Memory (MB): peak = 2619.391 ; gain = 0.000

Time (s): cpu = 00:00:59 ; elapsed = 00:00:44 . Memory (MB): peak = 2619.391 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 2651c5367

Time (s): cpu = 00:00:59 ; elapsed = 00:00:44 . Memory (MB): peak = 2619.391 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2651c5367

Time (s): cpu = 00:01:00 ; elapsed = 00:00:45 . Memory (MB): peak = 2619.391 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                4x4|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                2x2|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 2651c5367

Time (s): cpu = 00:01:00 ; elapsed = 00:00:45 . Memory (MB): peak = 2619.391 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 2651c5367

Time (s): cpu = 00:01:00 ; elapsed = 00:00:45 . Memory (MB): peak = 2619.391 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 2619.391 ; gain = 0.000

Time (s): cpu = 00:01:00 ; elapsed = 00:00:45 . Memory (MB): peak = 2619.391 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1b9980572

Time (s): cpu = 00:01:00 ; elapsed = 00:00:45 . Memory (MB): peak = 2619.391 ; gain = 0.000
Ending Placer Task | Checksum: 101c6a8fe

Time (s): cpu = 00:01:00 ; elapsed = 00:00:45 . Memory (MB): peak = 2619.391 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
114 Infos, 69 Warnings, 58 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:04 ; elapsed = 00:00:47 . Memory (MB): peak = 2619.391 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2619.391 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'G:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.runs/impl_1/design_reciever_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 2619.391 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file design_reciever_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 2619.391 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file design_reciever_wrapper_utilization_placed.rpt -pb design_reciever_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_reciever_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.131 . Memory (MB): peak = 2619.391 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
123 Infos, 69 Warnings, 58 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2619.391 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'G:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.runs/impl_1/design_reciever_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 2619.391 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: e54baf0e ConstDB: 0 ShapeSum: 1c7af9f0 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: b80e9197

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 2619.391 ; gain = 0.000
Post Restoration Checksum: NetGraph: 3794660a NumContArr: 807a2b8d Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: b80e9197

Time (s): cpu = 00:00:28 ; elapsed = 00:00:21 . Memory (MB): peak = 2619.391 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: b80e9197

Time (s): cpu = 00:00:28 ; elapsed = 00:00:21 . Memory (MB): peak = 2622.938 ; gain = 3.547

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: b80e9197

Time (s): cpu = 00:00:28 ; elapsed = 00:00:21 . Memory (MB): peak = 2622.938 ; gain = 3.547
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 12aa24c80

Time (s): cpu = 00:00:41 ; elapsed = 00:00:30 . Memory (MB): peak = 2681.059 ; gain = 61.668
INFO: [Route 35-416] Intermediate Timing Summary | WNS=11.371 | TNS=0.000  | WHS=-0.909 | THS=-1260.152|

Phase 2 Router Initialization | Checksum: 10d8ef881

Time (s): cpu = 00:00:45 ; elapsed = 00:00:33 . Memory (MB): peak = 2681.434 ; gain = 62.043

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.275603 %
  Global Horizontal Routing Utilization  = 0.224391 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 25123
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 25122
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 10d8ef881

Time (s): cpu = 00:00:45 ; elapsed = 00:00:33 . Memory (MB): peak = 2681.434 ; gain = 62.043
Phase 3 Initial Routing | Checksum: 177f7f2ca

Time (s): cpu = 00:00:52 ; elapsed = 00:00:37 . Memory (MB): peak = 2688.371 ; gain = 68.980

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1477
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=10.786 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 19b1af132

Time (s): cpu = 00:01:03 ; elapsed = 00:00:44 . Memory (MB): peak = 2695.410 ; gain = 76.020
Phase 4 Rip-up And Reroute | Checksum: 19b1af132

Time (s): cpu = 00:01:03 ; elapsed = 00:00:44 . Memory (MB): peak = 2695.410 ; gain = 76.020

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 19b1af132

Time (s): cpu = 00:01:03 ; elapsed = 00:00:44 . Memory (MB): peak = 2695.410 ; gain = 76.020

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 19b1af132

Time (s): cpu = 00:01:03 ; elapsed = 00:00:44 . Memory (MB): peak = 2695.410 ; gain = 76.020
Phase 5 Delay and Skew Optimization | Checksum: 19b1af132

Time (s): cpu = 00:01:03 ; elapsed = 00:00:44 . Memory (MB): peak = 2695.410 ; gain = 76.020

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1af95ec06

Time (s): cpu = 00:01:05 ; elapsed = 00:00:45 . Memory (MB): peak = 2695.410 ; gain = 76.020
INFO: [Route 35-416] Intermediate Timing Summary | WNS=10.786 | TNS=0.000  | WHS=0.046  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1f80b23fe

Time (s): cpu = 00:01:05 ; elapsed = 00:00:45 . Memory (MB): peak = 2695.410 ; gain = 76.020
Phase 6 Post Hold Fix | Checksum: 1f80b23fe

Time (s): cpu = 00:01:05 ; elapsed = 00:00:45 . Memory (MB): peak = 2695.410 ; gain = 76.020

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 6.30253 %
  Global Horizontal Routing Utilization  = 7.69228 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 199247bd5

Time (s): cpu = 00:01:05 ; elapsed = 00:00:45 . Memory (MB): peak = 2695.410 ; gain = 76.020

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 199247bd5

Time (s): cpu = 00:01:05 ; elapsed = 00:00:45 . Memory (MB): peak = 2695.410 ; gain = 76.020

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 189806117

Time (s): cpu = 00:01:08 ; elapsed = 00:00:48 . Memory (MB): peak = 2695.410 ; gain = 76.020

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=10.786 | TNS=0.000  | WHS=0.046  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 189806117

Time (s): cpu = 00:01:09 ; elapsed = 00:00:48 . Memory (MB): peak = 2695.410 ; gain = 76.020
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:09 ; elapsed = 00:00:48 . Memory (MB): peak = 2695.410 ; gain = 76.020

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
137 Infos, 69 Warnings, 58 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:20 ; elapsed = 00:00:54 . Memory (MB): peak = 2695.410 ; gain = 76.020
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2697.758 ; gain = 2.348
INFO: [Common 17-1381] The checkpoint 'G:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.runs/impl_1/design_reciever_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 2697.758 ; gain = 2.348
INFO: [runtcl-4] Executing : report_drc -file design_reciever_wrapper_drc_routed.rpt -pb design_reciever_wrapper_drc_routed.pb -rpx design_reciever_wrapper_drc_routed.rpx
Command: report_drc -file design_reciever_wrapper_drc_routed.rpt -pb design_reciever_wrapper_drc_routed.pb -rpx design_reciever_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file G:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.runs/impl_1/design_reciever_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 2725.395 ; gain = 27.637
INFO: [runtcl-4] Executing : report_methodology -file design_reciever_wrapper_methodology_drc_routed.rpt -pb design_reciever_wrapper_methodology_drc_routed.pb -rpx design_reciever_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_reciever_wrapper_methodology_drc_routed.rpt -pb design_reciever_wrapper_methodology_drc_routed.pb -rpx design_reciever_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file G:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.runs/impl_1/design_reciever_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_reciever_wrapper_power_routed.rpt -pb design_reciever_wrapper_power_summary_routed.pb -rpx design_reciever_wrapper_power_routed.rpx
Command: report_power -file design_reciever_wrapper_power_routed.rpt -pb design_reciever_wrapper_power_summary_routed.pb -rpx design_reciever_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...
WARNING: [Power 33-230] Invalid input clock frequency for design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clkout1_buf. Out of range!
Resolution: Please refer to Clocking Resources User Guide for valid input clock frequency.
WARNING: [Power 33-230] Invalid input clock frequency for design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clkout3_buf. Out of range!
Resolution: Please refer to Clocking Resources User Guide for valid input clock frequency.
WARNING: [Power 33-230] Invalid input clock frequency for design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clkout2_buf. Out of range!
Resolution: Please refer to Clocking Resources User Guide for valid input clock frequency.
WARNING: [Power 33-230] Invalid input clock frequency for design_reciever_i/urllc_core_0/multi_clock/clk_wiz_dynamic/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf. Out of range!
Resolution: Please refer to Clocking Resources User Guide for valid input clock frequency.
WARNING: [Power 33-230] Invalid input clock frequency for design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clkout1_buf. Out of range!
Resolution: Please refer to Clocking Resources User Guide for valid input clock frequency.
WARNING: [Power 33-230] Invalid input clock frequency for design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clkout3_buf. Out of range!
Resolution: Please refer to Clocking Resources User Guide for valid input clock frequency.
WARNING: [Power 33-230] Invalid input clock frequency for design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clkout2_buf. Out of range!
Resolution: Please refer to Clocking Resources User Guide for valid input clock frequency.
WARNING: [Power 33-230] Invalid input clock frequency for design_reciever_i/urllc_core_0/multi_clock/clk_wiz_dynamic/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf. Out of range!
Resolution: Please refer to Clocking Resources User Guide for valid input clock frequency.
WARNING: [Power 33-230] Invalid input clock frequency for design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clkout1_buf. Out of range!
Resolution: Please refer to Clocking Resources User Guide for valid input clock frequency.
WARNING: [Power 33-230] Invalid input clock frequency for design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clkout3_buf. Out of range!
Resolution: Please refer to Clocking Resources User Guide for valid input clock frequency.
WARNING: [Power 33-230] Invalid input clock frequency for design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clkout2_buf. Out of range!
Resolution: Please refer to Clocking Resources User Guide for valid input clock frequency.
WARNING: [Power 33-230] Invalid input clock frequency for design_reciever_i/urllc_core_0/multi_clock/clk_wiz_dynamic/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf. Out of range!
Resolution: Please refer to Clocking Resources User Guide for valid input clock frequency.

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
149 Infos, 82 Warnings, 58 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 2747.418 ; gain = 10.137
INFO: [runtcl-4] Executing : report_route_status -file design_reciever_wrapper_route_status.rpt -pb design_reciever_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_reciever_wrapper_timing_summary_routed.rpt -pb design_reciever_wrapper_timing_summary_routed.pb -rpx design_reciever_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_reciever_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_reciever_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_reciever_wrapper_bus_skew_routed.rpt -pb design_reciever_wrapper_bus_skew_routed.pb -rpx design_reciever_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Fri Jan 14 22:57:21 2022...
