-- ==============================================================
-- Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- ==============================================================
library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_unsigned.all;

entity krnl_lstm_readVec2Stream_float_4u_144_W_hi_60_rom is 
    generic(
             DWIDTH     : integer := 32; 
             AWIDTH     : integer := 6; 
             MEM_SIZE    : integer := 64
    ); 
    port (
          addr0      : in std_logic_vector(AWIDTH-1 downto 0); 
          ce0       : in std_logic; 
          q0         : out std_logic_vector(DWIDTH-1 downto 0);
          clk       : in std_logic
    ); 
end entity; 


architecture rtl of krnl_lstm_readVec2Stream_float_4u_144_W_hi_60_rom is 

signal addr0_tmp : std_logic_vector(AWIDTH-1 downto 0); 
type mem_array is array (0 to MEM_SIZE-1) of std_logic_vector (DWIDTH-1 downto 0); 
signal mem : mem_array := (
    0 => "00111101000110000010000111001100", 
    1 => "00111101010000000110011000000011", 
    2 => "00111101000100100001011111011101", 
    3 => "00111101000001111011010010111101", 
    4 => "00111101011000110000011101100101", 
    5 => "00111110000100101000100111111111", 
    6 => "00111101111101000101101101101001", 
    7 => "00111101100010110101011010010011", 
    8 => "00111101010010011011101100111001", 
    9 => "00111101011111110110101011011010", 
    10 => "00111101000101110010111101111110", 
    11 => "00111101000100011110111101110010", 
    12 => "10111100001000010001010111010010", 
    13 => "00111101001101100011100000001101", 
    14 => "00111110100011011000011110100110", 
    15 => "00111111010101010100111001011010", 
    16 => "00111111010110000101010000011110", 
    17 => "00111101000101111001000101100011", 
    18 => "10111110000111111100000101101110", 
    19 => "00111101001000011011111010001000", 
    20 => "00111111010110000010000000010110", 
    21 => "00111101000111110011001111111011", 
    22 => "10111101010000110101111101001001", 
    23 => "00111100110110101110001110110010", 
    24 => "00111101010101110011100111101010", 
    25 => "00111110010111010111110101100111", 
    26 => "00111101000111110101010100010011", 
    27 => "00111101000111110011110100111011", 
    28 => "00111101000111100010110000101010", 
    29 => "00111110111001111010011001011000", 
    30 => "00111101010101000001010110110110", 
    31 => "00111101000101100001111001011110", 
    32 => "00111011011110001100100100100010", 
    33 => "00111101000101000001011111110101", 
    34 => "00111101100000010001110101110001", 
    35 => "00111101001110100001101011101101", 
    36 => "00111110101110111101011111001111", 
    37 => "00111101000100100011001100101101", 
    38 => "00111101001000111101110001001011", 
    39 => "00111100011001100011100000011010", 
    40 => "00111100011001101010000110111100", 
    41 => "00111101010111011000001010001001", 
    42 => "00111101001100100110101011000100", 
    43 => "00111101100001100111101000001010", 
    44 => "00111101010101010000011111110001", 
    45 => "00111101000000001101001101111110", 
    46 => "00111101011010010110111101111010", 
    47 => "00111101010010011101111001111110", 
    48 => "00111101000010100011110101001111", 
    49 => "00111101001010001010100111001100", 
    50 => "10111100000111001011000000010000", 
    51 => "00111101110111110111101000000111", 
    52 => "00111101000010110001100000011110", 
    53 => "00111101010111100001000011011111", 
    54 => "00111111010011000111001111110101", 
    55 => "00111101000111011110110111110111", 
    56 => "00111101010010001001010011001011", 
    57 => "00111101000110111010001110100111", 
    58 => "00111101011011001111111110111010", 
    59 => "00111100010111110100101110111110", 
    60 => "00111101011101111111001001100010", 
    61 => "00111101001100101000001101111001", 
    62 => "00111101000111100000000000101110", 
    63 => "00111101011101101001011010001101" );


begin 


memory_access_guard_0: process (addr0) 
begin
      addr0_tmp <= addr0;
--synthesis translate_off
      if (CONV_INTEGER(addr0) > mem_size-1) then
           addr0_tmp <= (others => '0');
      else 
           addr0_tmp <= addr0;
      end if;
--synthesis translate_on
end process;

p_rom_access: process (clk)  
begin 
    if (clk'event and clk = '1') then
        if (ce0 = '1') then 
            q0 <= mem(CONV_INTEGER(addr0_tmp)); 
        end if;
    end if;
end process;

end rtl;

Library IEEE;
use IEEE.std_logic_1164.all;

entity krnl_lstm_readVec2Stream_float_4u_144_W_hi_60 is
    generic (
        DataWidth : INTEGER := 32;
        AddressRange : INTEGER := 64;
        AddressWidth : INTEGER := 6);
    port (
        reset : IN STD_LOGIC;
        clk : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR(AddressWidth - 1 DOWNTO 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR(DataWidth - 1 DOWNTO 0));
end entity;

architecture arch of krnl_lstm_readVec2Stream_float_4u_144_W_hi_60 is
    component krnl_lstm_readVec2Stream_float_4u_144_W_hi_60_rom is
        port (
            clk : IN STD_LOGIC;
            addr0 : IN STD_LOGIC_VECTOR;
            ce0 : IN STD_LOGIC;
            q0 : OUT STD_LOGIC_VECTOR);
    end component;



begin
    krnl_lstm_readVec2Stream_float_4u_144_W_hi_60_rom_U :  component krnl_lstm_readVec2Stream_float_4u_144_W_hi_60_rom
    port map (
        clk => clk,
        addr0 => address0,
        ce0 => ce0,
        q0 => q0);

end architecture;


