# compile vhdl design source files
vhdl xil_defaultlib  "../../../project_1.srcs/sources_1/new/ex9_3_flipflop.vhd"
vhdl xil_defaultlib  "../../../project_1.srcs/sources_1/new/ex9_3_flipflop_test.vhd"

# Do not sort compile order
nosort
