{
  "module_name": "nic0_qm0_regs.h",
  "hash_id": "1d7b9d779c3a6326491fb54eef367003a5634ede7fa0ad346a28cf8f38c80879",
  "original_prompt": "Ingested from linux-6.6.14/drivers/accel/habanalabs/include/gaudi/asic_reg/nic0_qm0_regs.h",
  "human_readable_source": " \n\n \n\n#ifndef ASIC_REG_NIC0_QM0_REGS_H_\n#define ASIC_REG_NIC0_QM0_REGS_H_\n\n \n\n#define mmNIC0_QM0_GLBL_CFG0                                         0xCE0000\n\n#define mmNIC0_QM0_GLBL_CFG1                                         0xCE0004\n\n#define mmNIC0_QM0_GLBL_PROT                                         0xCE0008\n\n#define mmNIC0_QM0_GLBL_ERR_CFG                                      0xCE000C\n\n#define mmNIC0_QM0_GLBL_SECURE_PROPS_0                               0xCE0010\n\n#define mmNIC0_QM0_GLBL_SECURE_PROPS_1                               0xCE0014\n\n#define mmNIC0_QM0_GLBL_SECURE_PROPS_2                               0xCE0018\n\n#define mmNIC0_QM0_GLBL_SECURE_PROPS_3                               0xCE001C\n\n#define mmNIC0_QM0_GLBL_SECURE_PROPS_4                               0xCE0020\n\n#define mmNIC0_QM0_GLBL_NON_SECURE_PROPS_0                           0xCE0024\n\n#define mmNIC0_QM0_GLBL_NON_SECURE_PROPS_1                           0xCE0028\n\n#define mmNIC0_QM0_GLBL_NON_SECURE_PROPS_2                           0xCE002C\n\n#define mmNIC0_QM0_GLBL_NON_SECURE_PROPS_3                           0xCE0030\n\n#define mmNIC0_QM0_GLBL_NON_SECURE_PROPS_4                           0xCE0034\n\n#define mmNIC0_QM0_GLBL_STS0                                         0xCE0038\n\n#define mmNIC0_QM0_GLBL_STS1_0                                       0xCE0040\n\n#define mmNIC0_QM0_GLBL_STS1_1                                       0xCE0044\n\n#define mmNIC0_QM0_GLBL_STS1_2                                       0xCE0048\n\n#define mmNIC0_QM0_GLBL_STS1_3                                       0xCE004C\n\n#define mmNIC0_QM0_GLBL_STS1_4                                       0xCE0050\n\n#define mmNIC0_QM0_GLBL_MSG_EN_0                                     0xCE0054\n\n#define mmNIC0_QM0_GLBL_MSG_EN_1                                     0xCE0058\n\n#define mmNIC0_QM0_GLBL_MSG_EN_2                                     0xCE005C\n\n#define mmNIC0_QM0_GLBL_MSG_EN_3                                     0xCE0060\n\n#define mmNIC0_QM0_GLBL_MSG_EN_4                                     0xCE0068\n\n#define mmNIC0_QM0_PQ_BASE_LO_0                                      0xCE0070\n\n#define mmNIC0_QM0_PQ_BASE_LO_1                                      0xCE0074\n\n#define mmNIC0_QM0_PQ_BASE_LO_2                                      0xCE0078\n\n#define mmNIC0_QM0_PQ_BASE_LO_3                                      0xCE007C\n\n#define mmNIC0_QM0_PQ_BASE_HI_0                                      0xCE0080\n\n#define mmNIC0_QM0_PQ_BASE_HI_1                                      0xCE0084\n\n#define mmNIC0_QM0_PQ_BASE_HI_2                                      0xCE0088\n\n#define mmNIC0_QM0_PQ_BASE_HI_3                                      0xCE008C\n\n#define mmNIC0_QM0_PQ_SIZE_0                                         0xCE0090\n\n#define mmNIC0_QM0_PQ_SIZE_1                                         0xCE0094\n\n#define mmNIC0_QM0_PQ_SIZE_2                                         0xCE0098\n\n#define mmNIC0_QM0_PQ_SIZE_3                                         0xCE009C\n\n#define mmNIC0_QM0_PQ_PI_0                                           0xCE00A0\n\n#define mmNIC0_QM0_PQ_PI_1                                           0xCE00A4\n\n#define mmNIC0_QM0_PQ_PI_2                                           0xCE00A8\n\n#define mmNIC0_QM0_PQ_PI_3                                           0xCE00AC\n\n#define mmNIC0_QM0_PQ_CI_0                                           0xCE00B0\n\n#define mmNIC0_QM0_PQ_CI_1                                           0xCE00B4\n\n#define mmNIC0_QM0_PQ_CI_2                                           0xCE00B8\n\n#define mmNIC0_QM0_PQ_CI_3                                           0xCE00BC\n\n#define mmNIC0_QM0_PQ_CFG0_0                                         0xCE00C0\n\n#define mmNIC0_QM0_PQ_CFG0_1                                         0xCE00C4\n\n#define mmNIC0_QM0_PQ_CFG0_2                                         0xCE00C8\n\n#define mmNIC0_QM0_PQ_CFG0_3                                         0xCE00CC\n\n#define mmNIC0_QM0_PQ_CFG1_0                                         0xCE00D0\n\n#define mmNIC0_QM0_PQ_CFG1_1                                         0xCE00D4\n\n#define mmNIC0_QM0_PQ_CFG1_2                                         0xCE00D8\n\n#define mmNIC0_QM0_PQ_CFG1_3                                         0xCE00DC\n\n#define mmNIC0_QM0_PQ_ARUSER_31_11_0                                 0xCE00E0\n\n#define mmNIC0_QM0_PQ_ARUSER_31_11_1                                 0xCE00E4\n\n#define mmNIC0_QM0_PQ_ARUSER_31_11_2                                 0xCE00E8\n\n#define mmNIC0_QM0_PQ_ARUSER_31_11_3                                 0xCE00EC\n\n#define mmNIC0_QM0_PQ_STS0_0                                         0xCE00F0\n\n#define mmNIC0_QM0_PQ_STS0_1                                         0xCE00F4\n\n#define mmNIC0_QM0_PQ_STS0_2                                         0xCE00F8\n\n#define mmNIC0_QM0_PQ_STS0_3                                         0xCE00FC\n\n#define mmNIC0_QM0_PQ_STS1_0                                         0xCE0100\n\n#define mmNIC0_QM0_PQ_STS1_1                                         0xCE0104\n\n#define mmNIC0_QM0_PQ_STS1_2                                         0xCE0108\n\n#define mmNIC0_QM0_PQ_STS1_3                                         0xCE010C\n\n#define mmNIC0_QM0_CQ_CFG0_0                                         0xCE0110\n\n#define mmNIC0_QM0_CQ_CFG0_1                                         0xCE0114\n\n#define mmNIC0_QM0_CQ_CFG0_2                                         0xCE0118\n\n#define mmNIC0_QM0_CQ_CFG0_3                                         0xCE011C\n\n#define mmNIC0_QM0_CQ_CFG0_4                                         0xCE0120\n\n#define mmNIC0_QM0_CQ_CFG1_0                                         0xCE0124\n\n#define mmNIC0_QM0_CQ_CFG1_1                                         0xCE0128\n\n#define mmNIC0_QM0_CQ_CFG1_2                                         0xCE012C\n\n#define mmNIC0_QM0_CQ_CFG1_3                                         0xCE0130\n\n#define mmNIC0_QM0_CQ_CFG1_4                                         0xCE0134\n\n#define mmNIC0_QM0_CQ_ARUSER_31_11_0                                 0xCE0138\n\n#define mmNIC0_QM0_CQ_ARUSER_31_11_1                                 0xCE013C\n\n#define mmNIC0_QM0_CQ_ARUSER_31_11_2                                 0xCE0140\n\n#define mmNIC0_QM0_CQ_ARUSER_31_11_3                                 0xCE0144\n\n#define mmNIC0_QM0_CQ_ARUSER_31_11_4                                 0xCE0148\n\n#define mmNIC0_QM0_CQ_STS0_0                                         0xCE014C\n\n#define mmNIC0_QM0_CQ_STS0_1                                         0xCE0150\n\n#define mmNIC0_QM0_CQ_STS0_2                                         0xCE0154\n\n#define mmNIC0_QM0_CQ_STS0_3                                         0xCE0158\n\n#define mmNIC0_QM0_CQ_STS0_4                                         0xCE015C\n\n#define mmNIC0_QM0_CQ_STS1_0                                         0xCE0160\n\n#define mmNIC0_QM0_CQ_STS1_1                                         0xCE0164\n\n#define mmNIC0_QM0_CQ_STS1_2                                         0xCE0168\n\n#define mmNIC0_QM0_CQ_STS1_3                                         0xCE016C\n\n#define mmNIC0_QM0_CQ_STS1_4                                         0xCE0170\n\n#define mmNIC0_QM0_CQ_PTR_LO_0                                       0xCE0174\n\n#define mmNIC0_QM0_CQ_PTR_HI_0                                       0xCE0178\n\n#define mmNIC0_QM0_CQ_TSIZE_0                                        0xCE017C\n\n#define mmNIC0_QM0_CQ_CTL_0                                          0xCE0180\n\n#define mmNIC0_QM0_CQ_PTR_LO_1                                       0xCE0184\n\n#define mmNIC0_QM0_CQ_PTR_HI_1                                       0xCE0188\n\n#define mmNIC0_QM0_CQ_TSIZE_1                                        0xCE018C\n\n#define mmNIC0_QM0_CQ_CTL_1                                          0xCE0190\n\n#define mmNIC0_QM0_CQ_PTR_LO_2                                       0xCE0194\n\n#define mmNIC0_QM0_CQ_PTR_HI_2                                       0xCE0198\n\n#define mmNIC0_QM0_CQ_TSIZE_2                                        0xCE019C\n\n#define mmNIC0_QM0_CQ_CTL_2                                          0xCE01A0\n\n#define mmNIC0_QM0_CQ_PTR_LO_3                                       0xCE01A4\n\n#define mmNIC0_QM0_CQ_PTR_HI_3                                       0xCE01A8\n\n#define mmNIC0_QM0_CQ_TSIZE_3                                        0xCE01AC\n\n#define mmNIC0_QM0_CQ_CTL_3                                          0xCE01B0\n\n#define mmNIC0_QM0_CQ_PTR_LO_4                                       0xCE01B4\n\n#define mmNIC0_QM0_CQ_PTR_HI_4                                       0xCE01B8\n\n#define mmNIC0_QM0_CQ_TSIZE_4                                        0xCE01BC\n\n#define mmNIC0_QM0_CQ_CTL_4                                          0xCE01C0\n\n#define mmNIC0_QM0_CQ_PTR_LO_STS_0                                   0xCE01C4\n\n#define mmNIC0_QM0_CQ_PTR_LO_STS_1                                   0xCE01C8\n\n#define mmNIC0_QM0_CQ_PTR_LO_STS_2                                   0xCE01CC\n\n#define mmNIC0_QM0_CQ_PTR_LO_STS_3                                   0xCE01D0\n\n#define mmNIC0_QM0_CQ_PTR_LO_STS_4                                   0xCE01D4\n\n#define mmNIC0_QM0_CQ_PTR_HI_STS_0                                   0xCE01D8\n\n#define mmNIC0_QM0_CQ_PTR_HI_STS_1                                   0xCE01DC\n\n#define mmNIC0_QM0_CQ_PTR_HI_STS_2                                   0xCE01E0\n\n#define mmNIC0_QM0_CQ_PTR_HI_STS_3                                   0xCE01E4\n\n#define mmNIC0_QM0_CQ_PTR_HI_STS_4                                   0xCE01E8\n\n#define mmNIC0_QM0_CQ_TSIZE_STS_0                                    0xCE01EC\n\n#define mmNIC0_QM0_CQ_TSIZE_STS_1                                    0xCE01F0\n\n#define mmNIC0_QM0_CQ_TSIZE_STS_2                                    0xCE01F4\n\n#define mmNIC0_QM0_CQ_TSIZE_STS_3                                    0xCE01F8\n\n#define mmNIC0_QM0_CQ_TSIZE_STS_4                                    0xCE01FC\n\n#define mmNIC0_QM0_CQ_CTL_STS_0                                      0xCE0200\n\n#define mmNIC0_QM0_CQ_CTL_STS_1                                      0xCE0204\n\n#define mmNIC0_QM0_CQ_CTL_STS_2                                      0xCE0208\n\n#define mmNIC0_QM0_CQ_CTL_STS_3                                      0xCE020C\n\n#define mmNIC0_QM0_CQ_CTL_STS_4                                      0xCE0210\n\n#define mmNIC0_QM0_CQ_IFIFO_CNT_0                                    0xCE0214\n\n#define mmNIC0_QM0_CQ_IFIFO_CNT_1                                    0xCE0218\n\n#define mmNIC0_QM0_CQ_IFIFO_CNT_2                                    0xCE021C\n\n#define mmNIC0_QM0_CQ_IFIFO_CNT_3                                    0xCE0220\n\n#define mmNIC0_QM0_CQ_IFIFO_CNT_4                                    0xCE0224\n\n#define mmNIC0_QM0_CP_MSG_BASE0_ADDR_LO_0                            0xCE0228\n\n#define mmNIC0_QM0_CP_MSG_BASE0_ADDR_LO_1                            0xCE022C\n\n#define mmNIC0_QM0_CP_MSG_BASE0_ADDR_LO_2                            0xCE0230\n\n#define mmNIC0_QM0_CP_MSG_BASE0_ADDR_LO_3                            0xCE0234\n\n#define mmNIC0_QM0_CP_MSG_BASE0_ADDR_LO_4                            0xCE0238\n\n#define mmNIC0_QM0_CP_MSG_BASE0_ADDR_HI_0                            0xCE023C\n\n#define mmNIC0_QM0_CP_MSG_BASE0_ADDR_HI_1                            0xCE0240\n\n#define mmNIC0_QM0_CP_MSG_BASE0_ADDR_HI_2                            0xCE0244\n\n#define mmNIC0_QM0_CP_MSG_BASE0_ADDR_HI_3                            0xCE0248\n\n#define mmNIC0_QM0_CP_MSG_BASE0_ADDR_HI_4                            0xCE024C\n\n#define mmNIC0_QM0_CP_MSG_BASE1_ADDR_LO_0                            0xCE0250\n\n#define mmNIC0_QM0_CP_MSG_BASE1_ADDR_LO_1                            0xCE0254\n\n#define mmNIC0_QM0_CP_MSG_BASE1_ADDR_LO_2                            0xCE0258\n\n#define mmNIC0_QM0_CP_MSG_BASE1_ADDR_LO_3                            0xCE025C\n\n#define mmNIC0_QM0_CP_MSG_BASE1_ADDR_LO_4                            0xCE0260\n\n#define mmNIC0_QM0_CP_MSG_BASE1_ADDR_HI_0                            0xCE0264\n\n#define mmNIC0_QM0_CP_MSG_BASE1_ADDR_HI_1                            0xCE0268\n\n#define mmNIC0_QM0_CP_MSG_BASE1_ADDR_HI_2                            0xCE026C\n\n#define mmNIC0_QM0_CP_MSG_BASE1_ADDR_HI_3                            0xCE0270\n\n#define mmNIC0_QM0_CP_MSG_BASE1_ADDR_HI_4                            0xCE0274\n\n#define mmNIC0_QM0_CP_MSG_BASE2_ADDR_LO_0                            0xCE0278\n\n#define mmNIC0_QM0_CP_MSG_BASE2_ADDR_LO_1                            0xCE027C\n\n#define mmNIC0_QM0_CP_MSG_BASE2_ADDR_LO_2                            0xCE0280\n\n#define mmNIC0_QM0_CP_MSG_BASE2_ADDR_LO_3                            0xCE0284\n\n#define mmNIC0_QM0_CP_MSG_BASE2_ADDR_LO_4                            0xCE0288\n\n#define mmNIC0_QM0_CP_MSG_BASE2_ADDR_HI_0                            0xCE028C\n\n#define mmNIC0_QM0_CP_MSG_BASE2_ADDR_HI_1                            0xCE0290\n\n#define mmNIC0_QM0_CP_MSG_BASE2_ADDR_HI_2                            0xCE0294\n\n#define mmNIC0_QM0_CP_MSG_BASE2_ADDR_HI_3                            0xCE0298\n\n#define mmNIC0_QM0_CP_MSG_BASE2_ADDR_HI_4                            0xCE029C\n\n#define mmNIC0_QM0_CP_MSG_BASE3_ADDR_LO_0                            0xCE02A0\n\n#define mmNIC0_QM0_CP_MSG_BASE3_ADDR_LO_1                            0xCE02A4\n\n#define mmNIC0_QM0_CP_MSG_BASE3_ADDR_LO_2                            0xCE02A8\n\n#define mmNIC0_QM0_CP_MSG_BASE3_ADDR_LO_3                            0xCE02AC\n\n#define mmNIC0_QM0_CP_MSG_BASE3_ADDR_LO_4                            0xCE02B0\n\n#define mmNIC0_QM0_CP_MSG_BASE3_ADDR_HI_0                            0xCE02B4\n\n#define mmNIC0_QM0_CP_MSG_BASE3_ADDR_HI_1                            0xCE02B8\n\n#define mmNIC0_QM0_CP_MSG_BASE3_ADDR_HI_2                            0xCE02BC\n\n#define mmNIC0_QM0_CP_MSG_BASE3_ADDR_HI_3                            0xCE02C0\n\n#define mmNIC0_QM0_CP_MSG_BASE3_ADDR_HI_4                            0xCE02C4\n\n#define mmNIC0_QM0_CP_LDMA_TSIZE_OFFSET_0                            0xCE02C8\n\n#define mmNIC0_QM0_CP_LDMA_TSIZE_OFFSET_1                            0xCE02CC\n\n#define mmNIC0_QM0_CP_LDMA_TSIZE_OFFSET_2                            0xCE02D0\n\n#define mmNIC0_QM0_CP_LDMA_TSIZE_OFFSET_3                            0xCE02D4\n\n#define mmNIC0_QM0_CP_LDMA_TSIZE_OFFSET_4                            0xCE02D8\n\n#define mmNIC0_QM0_CP_LDMA_SRC_BASE_LO_OFFSET_0                      0xCE02E0\n\n#define mmNIC0_QM0_CP_LDMA_SRC_BASE_LO_OFFSET_1                      0xCE02E4\n\n#define mmNIC0_QM0_CP_LDMA_SRC_BASE_LO_OFFSET_2                      0xCE02E8\n\n#define mmNIC0_QM0_CP_LDMA_SRC_BASE_LO_OFFSET_3                      0xCE02EC\n\n#define mmNIC0_QM0_CP_LDMA_SRC_BASE_LO_OFFSET_4                      0xCE02F0\n\n#define mmNIC0_QM0_CP_LDMA_DST_BASE_LO_OFFSET_0                      0xCE02F4\n\n#define mmNIC0_QM0_CP_LDMA_DST_BASE_LO_OFFSET_1                      0xCE02F8\n\n#define mmNIC0_QM0_CP_LDMA_DST_BASE_LO_OFFSET_2                      0xCE02FC\n\n#define mmNIC0_QM0_CP_LDMA_DST_BASE_LO_OFFSET_3                      0xCE0300\n\n#define mmNIC0_QM0_CP_LDMA_DST_BASE_LO_OFFSET_4                      0xCE0304\n\n#define mmNIC0_QM0_CP_FENCE0_RDATA_0                                 0xCE0308\n\n#define mmNIC0_QM0_CP_FENCE0_RDATA_1                                 0xCE030C\n\n#define mmNIC0_QM0_CP_FENCE0_RDATA_2                                 0xCE0310\n\n#define mmNIC0_QM0_CP_FENCE0_RDATA_3                                 0xCE0314\n\n#define mmNIC0_QM0_CP_FENCE0_RDATA_4                                 0xCE0318\n\n#define mmNIC0_QM0_CP_FENCE1_RDATA_0                                 0xCE031C\n\n#define mmNIC0_QM0_CP_FENCE1_RDATA_1                                 0xCE0320\n\n#define mmNIC0_QM0_CP_FENCE1_RDATA_2                                 0xCE0324\n\n#define mmNIC0_QM0_CP_FENCE1_RDATA_3                                 0xCE0328\n\n#define mmNIC0_QM0_CP_FENCE1_RDATA_4                                 0xCE032C\n\n#define mmNIC0_QM0_CP_FENCE2_RDATA_0                                 0xCE0330\n\n#define mmNIC0_QM0_CP_FENCE2_RDATA_1                                 0xCE0334\n\n#define mmNIC0_QM0_CP_FENCE2_RDATA_2                                 0xCE0338\n\n#define mmNIC0_QM0_CP_FENCE2_RDATA_3                                 0xCE033C\n\n#define mmNIC0_QM0_CP_FENCE2_RDATA_4                                 0xCE0340\n\n#define mmNIC0_QM0_CP_FENCE3_RDATA_0                                 0xCE0344\n\n#define mmNIC0_QM0_CP_FENCE3_RDATA_1                                 0xCE0348\n\n#define mmNIC0_QM0_CP_FENCE3_RDATA_2                                 0xCE034C\n\n#define mmNIC0_QM0_CP_FENCE3_RDATA_3                                 0xCE0350\n\n#define mmNIC0_QM0_CP_FENCE3_RDATA_4                                 0xCE0354\n\n#define mmNIC0_QM0_CP_FENCE0_CNT_0                                   0xCE0358\n\n#define mmNIC0_QM0_CP_FENCE0_CNT_1                                   0xCE035C\n\n#define mmNIC0_QM0_CP_FENCE0_CNT_2                                   0xCE0360\n\n#define mmNIC0_QM0_CP_FENCE0_CNT_3                                   0xCE0364\n\n#define mmNIC0_QM0_CP_FENCE0_CNT_4                                   0xCE0368\n\n#define mmNIC0_QM0_CP_FENCE1_CNT_0                                   0xCE036C\n\n#define mmNIC0_QM0_CP_FENCE1_CNT_1                                   0xCE0370\n\n#define mmNIC0_QM0_CP_FENCE1_CNT_2                                   0xCE0374\n\n#define mmNIC0_QM0_CP_FENCE1_CNT_3                                   0xCE0378\n\n#define mmNIC0_QM0_CP_FENCE1_CNT_4                                   0xCE037C\n\n#define mmNIC0_QM0_CP_FENCE2_CNT_0                                   0xCE0380\n\n#define mmNIC0_QM0_CP_FENCE2_CNT_1                                   0xCE0384\n\n#define mmNIC0_QM0_CP_FENCE2_CNT_2                                   0xCE0388\n\n#define mmNIC0_QM0_CP_FENCE2_CNT_3                                   0xCE038C\n\n#define mmNIC0_QM0_CP_FENCE2_CNT_4                                   0xCE0390\n\n#define mmNIC0_QM0_CP_FENCE3_CNT_0                                   0xCE0394\n\n#define mmNIC0_QM0_CP_FENCE3_CNT_1                                   0xCE0398\n\n#define mmNIC0_QM0_CP_FENCE3_CNT_2                                   0xCE039C\n\n#define mmNIC0_QM0_CP_FENCE3_CNT_3                                   0xCE03A0\n\n#define mmNIC0_QM0_CP_FENCE3_CNT_4                                   0xCE03A4\n\n#define mmNIC0_QM0_CP_STS_0                                          0xCE03A8\n\n#define mmNIC0_QM0_CP_STS_1                                          0xCE03AC\n\n#define mmNIC0_QM0_CP_STS_2                                          0xCE03B0\n\n#define mmNIC0_QM0_CP_STS_3                                          0xCE03B4\n\n#define mmNIC0_QM0_CP_STS_4                                          0xCE03B8\n\n#define mmNIC0_QM0_CP_CURRENT_INST_LO_0                              0xCE03BC\n\n#define mmNIC0_QM0_CP_CURRENT_INST_LO_1                              0xCE03C0\n\n#define mmNIC0_QM0_CP_CURRENT_INST_LO_2                              0xCE03C4\n\n#define mmNIC0_QM0_CP_CURRENT_INST_LO_3                              0xCE03C8\n\n#define mmNIC0_QM0_CP_CURRENT_INST_LO_4                              0xCE03CC\n\n#define mmNIC0_QM0_CP_CURRENT_INST_HI_0                              0xCE03D0\n\n#define mmNIC0_QM0_CP_CURRENT_INST_HI_1                              0xCE03D4\n\n#define mmNIC0_QM0_CP_CURRENT_INST_HI_2                              0xCE03D8\n\n#define mmNIC0_QM0_CP_CURRENT_INST_HI_3                              0xCE03DC\n\n#define mmNIC0_QM0_CP_CURRENT_INST_HI_4                              0xCE03E0\n\n#define mmNIC0_QM0_CP_BARRIER_CFG_0                                  0xCE03F4\n\n#define mmNIC0_QM0_CP_BARRIER_CFG_1                                  0xCE03F8\n\n#define mmNIC0_QM0_CP_BARRIER_CFG_2                                  0xCE03FC\n\n#define mmNIC0_QM0_CP_BARRIER_CFG_3                                  0xCE0400\n\n#define mmNIC0_QM0_CP_BARRIER_CFG_4                                  0xCE0404\n\n#define mmNIC0_QM0_CP_DBG_0_0                                        0xCE0408\n\n#define mmNIC0_QM0_CP_DBG_0_1                                        0xCE040C\n\n#define mmNIC0_QM0_CP_DBG_0_2                                        0xCE0410\n\n#define mmNIC0_QM0_CP_DBG_0_3                                        0xCE0414\n\n#define mmNIC0_QM0_CP_DBG_0_4                                        0xCE0418\n\n#define mmNIC0_QM0_CP_ARUSER_31_11_0                                 0xCE041C\n\n#define mmNIC0_QM0_CP_ARUSER_31_11_1                                 0xCE0420\n\n#define mmNIC0_QM0_CP_ARUSER_31_11_2                                 0xCE0424\n\n#define mmNIC0_QM0_CP_ARUSER_31_11_3                                 0xCE0428\n\n#define mmNIC0_QM0_CP_ARUSER_31_11_4                                 0xCE042C\n\n#define mmNIC0_QM0_CP_AWUSER_31_11_0                                 0xCE0430\n\n#define mmNIC0_QM0_CP_AWUSER_31_11_1                                 0xCE0434\n\n#define mmNIC0_QM0_CP_AWUSER_31_11_2                                 0xCE0438\n\n#define mmNIC0_QM0_CP_AWUSER_31_11_3                                 0xCE043C\n\n#define mmNIC0_QM0_CP_AWUSER_31_11_4                                 0xCE0440\n\n#define mmNIC0_QM0_ARB_CFG_0                                         0xCE0A00\n\n#define mmNIC0_QM0_ARB_CHOISE_Q_PUSH                                 0xCE0A04\n\n#define mmNIC0_QM0_ARB_WRR_WEIGHT_0                                  0xCE0A08\n\n#define mmNIC0_QM0_ARB_WRR_WEIGHT_1                                  0xCE0A0C\n\n#define mmNIC0_QM0_ARB_WRR_WEIGHT_2                                  0xCE0A10\n\n#define mmNIC0_QM0_ARB_WRR_WEIGHT_3                                  0xCE0A14\n\n#define mmNIC0_QM0_ARB_CFG_1                                         0xCE0A18\n\n#define mmNIC0_QM0_ARB_MST_AVAIL_CRED_0                              0xCE0A20\n\n#define mmNIC0_QM0_ARB_MST_AVAIL_CRED_1                              0xCE0A24\n\n#define mmNIC0_QM0_ARB_MST_AVAIL_CRED_2                              0xCE0A28\n\n#define mmNIC0_QM0_ARB_MST_AVAIL_CRED_3                              0xCE0A2C\n\n#define mmNIC0_QM0_ARB_MST_AVAIL_CRED_4                              0xCE0A30\n\n#define mmNIC0_QM0_ARB_MST_AVAIL_CRED_5                              0xCE0A34\n\n#define mmNIC0_QM0_ARB_MST_AVAIL_CRED_6                              0xCE0A38\n\n#define mmNIC0_QM0_ARB_MST_AVAIL_CRED_7                              0xCE0A3C\n\n#define mmNIC0_QM0_ARB_MST_AVAIL_CRED_8                              0xCE0A40\n\n#define mmNIC0_QM0_ARB_MST_AVAIL_CRED_9                              0xCE0A44\n\n#define mmNIC0_QM0_ARB_MST_AVAIL_CRED_10                             0xCE0A48\n\n#define mmNIC0_QM0_ARB_MST_AVAIL_CRED_11                             0xCE0A4C\n\n#define mmNIC0_QM0_ARB_MST_AVAIL_CRED_12                             0xCE0A50\n\n#define mmNIC0_QM0_ARB_MST_AVAIL_CRED_13                             0xCE0A54\n\n#define mmNIC0_QM0_ARB_MST_AVAIL_CRED_14                             0xCE0A58\n\n#define mmNIC0_QM0_ARB_MST_AVAIL_CRED_15                             0xCE0A5C\n\n#define mmNIC0_QM0_ARB_MST_AVAIL_CRED_16                             0xCE0A60\n\n#define mmNIC0_QM0_ARB_MST_AVAIL_CRED_17                             0xCE0A64\n\n#define mmNIC0_QM0_ARB_MST_AVAIL_CRED_18                             0xCE0A68\n\n#define mmNIC0_QM0_ARB_MST_AVAIL_CRED_19                             0xCE0A6C\n\n#define mmNIC0_QM0_ARB_MST_AVAIL_CRED_20                             0xCE0A70\n\n#define mmNIC0_QM0_ARB_MST_AVAIL_CRED_21                             0xCE0A74\n\n#define mmNIC0_QM0_ARB_MST_AVAIL_CRED_22                             0xCE0A78\n\n#define mmNIC0_QM0_ARB_MST_AVAIL_CRED_23                             0xCE0A7C\n\n#define mmNIC0_QM0_ARB_MST_AVAIL_CRED_24                             0xCE0A80\n\n#define mmNIC0_QM0_ARB_MST_AVAIL_CRED_25                             0xCE0A84\n\n#define mmNIC0_QM0_ARB_MST_AVAIL_CRED_26                             0xCE0A88\n\n#define mmNIC0_QM0_ARB_MST_AVAIL_CRED_27                             0xCE0A8C\n\n#define mmNIC0_QM0_ARB_MST_AVAIL_CRED_28                             0xCE0A90\n\n#define mmNIC0_QM0_ARB_MST_AVAIL_CRED_29                             0xCE0A94\n\n#define mmNIC0_QM0_ARB_MST_AVAIL_CRED_30                             0xCE0A98\n\n#define mmNIC0_QM0_ARB_MST_AVAIL_CRED_31                             0xCE0A9C\n\n#define mmNIC0_QM0_ARB_MST_CRED_INC                                  0xCE0AA0\n\n#define mmNIC0_QM0_ARB_MST_CHOISE_PUSH_OFST_0                        0xCE0AA4\n\n#define mmNIC0_QM0_ARB_MST_CHOISE_PUSH_OFST_1                        0xCE0AA8\n\n#define mmNIC0_QM0_ARB_MST_CHOISE_PUSH_OFST_2                        0xCE0AAC\n\n#define mmNIC0_QM0_ARB_MST_CHOISE_PUSH_OFST_3                        0xCE0AB0\n\n#define mmNIC0_QM0_ARB_MST_CHOISE_PUSH_OFST_4                        0xCE0AB4\n\n#define mmNIC0_QM0_ARB_MST_CHOISE_PUSH_OFST_5                        0xCE0AB8\n\n#define mmNIC0_QM0_ARB_MST_CHOISE_PUSH_OFST_6                        0xCE0ABC\n\n#define mmNIC0_QM0_ARB_MST_CHOISE_PUSH_OFST_7                        0xCE0AC0\n\n#define mmNIC0_QM0_ARB_MST_CHOISE_PUSH_OFST_8                        0xCE0AC4\n\n#define mmNIC0_QM0_ARB_MST_CHOISE_PUSH_OFST_9                        0xCE0AC8\n\n#define mmNIC0_QM0_ARB_MST_CHOISE_PUSH_OFST_10                       0xCE0ACC\n\n#define mmNIC0_QM0_ARB_MST_CHOISE_PUSH_OFST_11                       0xCE0AD0\n\n#define mmNIC0_QM0_ARB_MST_CHOISE_PUSH_OFST_12                       0xCE0AD4\n\n#define mmNIC0_QM0_ARB_MST_CHOISE_PUSH_OFST_13                       0xCE0AD8\n\n#define mmNIC0_QM0_ARB_MST_CHOISE_PUSH_OFST_14                       0xCE0ADC\n\n#define mmNIC0_QM0_ARB_MST_CHOISE_PUSH_OFST_15                       0xCE0AE0\n\n#define mmNIC0_QM0_ARB_MST_CHOISE_PUSH_OFST_16                       0xCE0AE4\n\n#define mmNIC0_QM0_ARB_MST_CHOISE_PUSH_OFST_17                       0xCE0AE8\n\n#define mmNIC0_QM0_ARB_MST_CHOISE_PUSH_OFST_18                       0xCE0AEC\n\n#define mmNIC0_QM0_ARB_MST_CHOISE_PUSH_OFST_19                       0xCE0AF0\n\n#define mmNIC0_QM0_ARB_MST_CHOISE_PUSH_OFST_20                       0xCE0AF4\n\n#define mmNIC0_QM0_ARB_MST_CHOISE_PUSH_OFST_21                       0xCE0AF8\n\n#define mmNIC0_QM0_ARB_MST_CHOISE_PUSH_OFST_22                       0xCE0AFC\n\n#define mmNIC0_QM0_ARB_MST_CHOISE_PUSH_OFST_23                       0xCE0B00\n\n#define mmNIC0_QM0_ARB_MST_CHOISE_PUSH_OFST_24                       0xCE0B04\n\n#define mmNIC0_QM0_ARB_MST_CHOISE_PUSH_OFST_25                       0xCE0B08\n\n#define mmNIC0_QM0_ARB_MST_CHOISE_PUSH_OFST_26                       0xCE0B0C\n\n#define mmNIC0_QM0_ARB_MST_CHOISE_PUSH_OFST_27                       0xCE0B10\n\n#define mmNIC0_QM0_ARB_MST_CHOISE_PUSH_OFST_28                       0xCE0B14\n\n#define mmNIC0_QM0_ARB_MST_CHOISE_PUSH_OFST_29                       0xCE0B18\n\n#define mmNIC0_QM0_ARB_MST_CHOISE_PUSH_OFST_30                       0xCE0B1C\n\n#define mmNIC0_QM0_ARB_MST_CHOISE_PUSH_OFST_31                       0xCE0B20\n\n#define mmNIC0_QM0_ARB_SLV_MASTER_INC_CRED_OFST                      0xCE0B28\n\n#define mmNIC0_QM0_ARB_MST_SLAVE_EN                                  0xCE0B2C\n\n#define mmNIC0_QM0_ARB_MST_QUIET_PER                                 0xCE0B34\n\n#define mmNIC0_QM0_ARB_SLV_CHOISE_WDT                                0xCE0B38\n\n#define mmNIC0_QM0_ARB_SLV_ID                                        0xCE0B3C\n\n#define mmNIC0_QM0_ARB_MSG_MAX_INFLIGHT                              0xCE0B44\n\n#define mmNIC0_QM0_ARB_MSG_AWUSER_31_11                              0xCE0B48\n\n#define mmNIC0_QM0_ARB_MSG_AWUSER_SEC_PROP                           0xCE0B4C\n\n#define mmNIC0_QM0_ARB_MSG_AWUSER_NON_SEC_PROP                       0xCE0B50\n\n#define mmNIC0_QM0_ARB_BASE_LO                                       0xCE0B54\n\n#define mmNIC0_QM0_ARB_BASE_HI                                       0xCE0B58\n\n#define mmNIC0_QM0_ARB_STATE_STS                                     0xCE0B80\n\n#define mmNIC0_QM0_ARB_CHOISE_FULLNESS_STS                           0xCE0B84\n\n#define mmNIC0_QM0_ARB_MSG_STS                                       0xCE0B88\n\n#define mmNIC0_QM0_ARB_SLV_CHOISE_Q_HEAD                             0xCE0B8C\n\n#define mmNIC0_QM0_ARB_ERR_CAUSE                                     0xCE0B9C\n\n#define mmNIC0_QM0_ARB_ERR_MSG_EN                                    0xCE0BA0\n\n#define mmNIC0_QM0_ARB_ERR_STS_DRP                                   0xCE0BA8\n\n#define mmNIC0_QM0_ARB_MST_CRED_STS_0                                0xCE0BB0\n\n#define mmNIC0_QM0_ARB_MST_CRED_STS_1                                0xCE0BB4\n\n#define mmNIC0_QM0_ARB_MST_CRED_STS_2                                0xCE0BB8\n\n#define mmNIC0_QM0_ARB_MST_CRED_STS_3                                0xCE0BBC\n\n#define mmNIC0_QM0_ARB_MST_CRED_STS_4                                0xCE0BC0\n\n#define mmNIC0_QM0_ARB_MST_CRED_STS_5                                0xCE0BC4\n\n#define mmNIC0_QM0_ARB_MST_CRED_STS_6                                0xCE0BC8\n\n#define mmNIC0_QM0_ARB_MST_CRED_STS_7                                0xCE0BCC\n\n#define mmNIC0_QM0_ARB_MST_CRED_STS_8                                0xCE0BD0\n\n#define mmNIC0_QM0_ARB_MST_CRED_STS_9                                0xCE0BD4\n\n#define mmNIC0_QM0_ARB_MST_CRED_STS_10                               0xCE0BD8\n\n#define mmNIC0_QM0_ARB_MST_CRED_STS_11                               0xCE0BDC\n\n#define mmNIC0_QM0_ARB_MST_CRED_STS_12                               0xCE0BE0\n\n#define mmNIC0_QM0_ARB_MST_CRED_STS_13                               0xCE0BE4\n\n#define mmNIC0_QM0_ARB_MST_CRED_STS_14                               0xCE0BE8\n\n#define mmNIC0_QM0_ARB_MST_CRED_STS_15                               0xCE0BEC\n\n#define mmNIC0_QM0_ARB_MST_CRED_STS_16                               0xCE0BF0\n\n#define mmNIC0_QM0_ARB_MST_CRED_STS_17                               0xCE0BF4\n\n#define mmNIC0_QM0_ARB_MST_CRED_STS_18                               0xCE0BF8\n\n#define mmNIC0_QM0_ARB_MST_CRED_STS_19                               0xCE0BFC\n\n#define mmNIC0_QM0_ARB_MST_CRED_STS_20                               0xCE0C00\n\n#define mmNIC0_QM0_ARB_MST_CRED_STS_21                               0xCE0C04\n\n#define mmNIC0_QM0_ARB_MST_CRED_STS_22                               0xCE0C08\n\n#define mmNIC0_QM0_ARB_MST_CRED_STS_23                               0xCE0C0C\n\n#define mmNIC0_QM0_ARB_MST_CRED_STS_24                               0xCE0C10\n\n#define mmNIC0_QM0_ARB_MST_CRED_STS_25                               0xCE0C14\n\n#define mmNIC0_QM0_ARB_MST_CRED_STS_26                               0xCE0C18\n\n#define mmNIC0_QM0_ARB_MST_CRED_STS_27                               0xCE0C1C\n\n#define mmNIC0_QM0_ARB_MST_CRED_STS_28                               0xCE0C20\n\n#define mmNIC0_QM0_ARB_MST_CRED_STS_29                               0xCE0C24\n\n#define mmNIC0_QM0_ARB_MST_CRED_STS_30                               0xCE0C28\n\n#define mmNIC0_QM0_ARB_MST_CRED_STS_31                               0xCE0C2C\n\n#define mmNIC0_QM0_CGM_CFG                                           0xCE0C70\n\n#define mmNIC0_QM0_CGM_STS                                           0xCE0C74\n\n#define mmNIC0_QM0_CGM_CFG1                                          0xCE0C78\n\n#define mmNIC0_QM0_LOCAL_RANGE_BASE                                  0xCE0C80\n\n#define mmNIC0_QM0_LOCAL_RANGE_SIZE                                  0xCE0C84\n\n#define mmNIC0_QM0_CSMR_STRICT_PRIO_CFG                              0xCE0C90\n\n#define mmNIC0_QM0_HBW_RD_RATE_LIM_CFG_1                             0xCE0C94\n\n#define mmNIC0_QM0_LBW_WR_RATE_LIM_CFG_0                             0xCE0C98\n\n#define mmNIC0_QM0_LBW_WR_RATE_LIM_CFG_1                             0xCE0C9C\n\n#define mmNIC0_QM0_HBW_RD_RATE_LIM_CFG_0                             0xCE0CA0\n\n#define mmNIC0_QM0_GLBL_AXCACHE                                      0xCE0CA4\n\n#define mmNIC0_QM0_IND_GW_APB_CFG                                    0xCE0CB0\n\n#define mmNIC0_QM0_IND_GW_APB_WDATA                                  0xCE0CB4\n\n#define mmNIC0_QM0_IND_GW_APB_RDATA                                  0xCE0CB8\n\n#define mmNIC0_QM0_IND_GW_APB_STATUS                                 0xCE0CBC\n\n#define mmNIC0_QM0_GLBL_ERR_ADDR_LO                                  0xCE0CD0\n\n#define mmNIC0_QM0_GLBL_ERR_ADDR_HI                                  0xCE0CD4\n\n#define mmNIC0_QM0_GLBL_ERR_WDATA                                    0xCE0CD8\n\n#define mmNIC0_QM0_GLBL_MEM_INIT_BUSY                                0xCE0D00\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}