Warning (10268): Verilog HDL information at uart.v(47): always construct contains both blocking and non-blocking assignments File: /home/kuba/programing/git/Uart/uart.v Line: 47
