{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1498450219924 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1498450219926 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 26 01:10:19 2017 " "Processing started: Mon Jun 26 01:10:19 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1498450219926 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1498450219926 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE2Gen1x1If64 -c DE2Gen1x1If64 " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE2Gen1x1If64 -c DE2Gen1x1If64" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1498450219926 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1498450220406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/image_processing/get_weight_mn.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/image_processing/get_weight_mn.sv" { { "Info" "ISGN_ENTITY_NAME" "1 get_weight_mn " "Found entity 1: get_weight_mn" {  } { { "../hdl/image_processing/get_weight_mn.sv" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/image_processing/get_weight_mn.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450237341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498450237341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/image_processing/get_r_value.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/image_processing/get_r_value.sv" { { "Info" "ISGN_ENTITY_NAME" "1 get_r_value " "Found entity 1: get_r_value" {  } { { "../hdl/image_processing/get_r_value.sv" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/image_processing/get_r_value.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450237344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498450237344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/image_processing/filter_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/image_processing/filter_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 filter_controller " "Found entity 1: filter_controller" {  } { { "../hdl/image_processing/filter_controller.sv" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/image_processing/filter_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450237348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498450237348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/image_processing/control_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/image_processing/control_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "../hdl/image_processing/control_unit.sv" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/image_processing/control_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450237350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498450237350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/image_processing/buffer_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/image_processing/buffer_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 buffer_control " "Found entity 1: buffer_control" {  } { { "../hdl/image_processing/buffer_control.sv" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/image_processing/buffer_control.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450237353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498450237353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/memories/buffer_image.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/memories/buffer_image.v" { { "Info" "ISGN_ENTITY_NAME" "1 buffer_image " "Found entity 1: buffer_image" {  } { { "../hdl/memories/buffer_image.v" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/memories/buffer_image.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450237364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498450237364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/laoj2/tg/FPGA/riffa/riffa_hdl/reset_extender.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/laoj2/tg/FPGA/riffa/riffa_hdl/reset_extender.v" { { "Info" "ISGN_ENTITY_NAME" "1 reset_extender " "Found entity 1: reset_extender" {  } { { "../../../../riffa_hdl/reset_extender.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/reset_extender.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450237368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498450237368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/laoj2/tg/FPGA/riffa/altera/de2i/riffa_wrapper_de2i.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/laoj2/tg/FPGA/riffa/altera/de2i/riffa_wrapper_de2i.v" { { "Info" "ISGN_ENTITY_NAME" "1 riffa_wrapper_de2i " "Found entity 1: riffa_wrapper_de2i" {  } { { "../../riffa_wrapper_de2i.v" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/riffa_wrapper_de2i.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450237379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498450237379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/laoj2/tg/FPGA/riffa/riffa_hdl/txr_engine_ultrascale.v 3 3 " "Found 3 design units, including 3 entities, in source file /home/laoj2/tg/FPGA/riffa/riffa_hdl/txr_engine_ultrascale.v" { { "Info" "ISGN_ENTITY_NAME" "1 txr_engine_ultrascale " "Found entity 1: txr_engine_ultrascale" {  } { { "../../../../riffa_hdl/txr_engine_ultrascale.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/txr_engine_ultrascale.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450237383 ""} { "Info" "ISGN_ENTITY_NAME" "2 txr_formatter_ultrascale " "Found entity 2: txr_formatter_ultrascale" {  } { { "../../../../riffa_hdl/txr_engine_ultrascale.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/txr_engine_ultrascale.v" 273 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450237383 ""} { "Info" "ISGN_ENTITY_NAME" "3 txr_translation_layer " "Found entity 3: txr_translation_layer" {  } { { "../../../../riffa_hdl/txr_engine_ultrascale.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/txr_engine_ultrascale.v" 404 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450237383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498450237383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/laoj2/tg/FPGA/riffa/riffa_hdl/txr_engine_classic.v 2 2 " "Found 2 design units, including 2 entities, in source file /home/laoj2/tg/FPGA/riffa/riffa_hdl/txr_engine_classic.v" { { "Info" "ISGN_ENTITY_NAME" "1 txr_engine_classic " "Found entity 1: txr_engine_classic" {  } { { "../../../../riffa_hdl/txr_engine_classic.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/txr_engine_classic.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450237388 ""} { "Info" "ISGN_ENTITY_NAME" "2 txr_formatter_classic " "Found entity 2: txr_formatter_classic" {  } { { "../../../../riffa_hdl/txr_engine_classic.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/txr_engine_classic.v" 207 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450237388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498450237388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/laoj2/tg/FPGA/riffa/riffa_hdl/txc_engine_ultrascale.v 3 3 " "Found 3 design units, including 3 entities, in source file /home/laoj2/tg/FPGA/riffa/riffa_hdl/txc_engine_ultrascale.v" { { "Info" "ISGN_ENTITY_NAME" "1 txc_engine_ultrascale " "Found entity 1: txc_engine_ultrascale" {  } { { "../../../../riffa_hdl/txc_engine_ultrascale.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/txc_engine_ultrascale.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450237393 ""} { "Info" "ISGN_ENTITY_NAME" "2 txc_formatter_ultrascale " "Found entity 2: txc_formatter_ultrascale" {  } { { "../../../../riffa_hdl/txc_engine_ultrascale.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/txc_engine_ultrascale.v" 278 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450237393 ""} { "Info" "ISGN_ENTITY_NAME" "3 txc_translation_layer " "Found entity 3: txc_translation_layer" {  } { { "../../../../riffa_hdl/txc_engine_ultrascale.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/txc_engine_ultrascale.v" 402 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450237393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498450237393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/laoj2/tg/FPGA/riffa/riffa_hdl/txc_engine_classic.v 2 2 " "Found 2 design units, including 2 entities, in source file /home/laoj2/tg/FPGA/riffa/riffa_hdl/txc_engine_classic.v" { { "Info" "ISGN_ENTITY_NAME" "1 txc_engine_classic " "Found entity 1: txc_engine_classic" {  } { { "../../../../riffa_hdl/txc_engine_classic.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/txc_engine_classic.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450237400 ""} { "Info" "ISGN_ENTITY_NAME" "2 txc_formatter_classic " "Found entity 2: txc_formatter_classic" {  } { { "../../../../riffa_hdl/txc_engine_classic.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/txc_engine_classic.v" 209 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450237400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498450237400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/laoj2/tg/FPGA/riffa/riffa_hdl/tx_port_writer.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/laoj2/tg/FPGA/riffa/riffa_hdl/tx_port_writer.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_port_writer " "Found entity 1: tx_port_writer" {  } { { "../../../../riffa_hdl/tx_port_writer.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/tx_port_writer.v" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450237404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498450237404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/laoj2/tg/FPGA/riffa/riffa_hdl/tx_port_monitor_128.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/laoj2/tg/FPGA/riffa/riffa_hdl/tx_port_monitor_128.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_port_monitor_128 " "Found entity 1: tx_port_monitor_128" {  } { { "../../../../riffa_hdl/tx_port_monitor_128.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/tx_port_monitor_128.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450237409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498450237409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/laoj2/tg/FPGA/riffa/riffa_hdl/tx_port_monitor_64.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/laoj2/tg/FPGA/riffa/riffa_hdl/tx_port_monitor_64.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_port_monitor_64 " "Found entity 1: tx_port_monitor_64" {  } { { "../../../../riffa_hdl/tx_port_monitor_64.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/tx_port_monitor_64.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450237412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498450237412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/laoj2/tg/FPGA/riffa/riffa_hdl/tx_port_monitor_32.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/laoj2/tg/FPGA/riffa/riffa_hdl/tx_port_monitor_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_port_monitor_32 " "Found entity 1: tx_port_monitor_32" {  } { { "../../../../riffa_hdl/tx_port_monitor_32.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/tx_port_monitor_32.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450237417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498450237417 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE ../../../../riffa_hdl/tx_port_channel_gate_128.v(110) " "Unrecognized synthesis attribute \"RAM_STYLE\" at ../../../../riffa_hdl/tx_port_channel_gate_128.v(110)" {  } { { "../../../../riffa_hdl/tx_port_channel_gate_128.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/tx_port_channel_gate_128.v" 110 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1498450237419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/laoj2/tg/FPGA/riffa/riffa_hdl/tx_port_channel_gate_128.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/laoj2/tg/FPGA/riffa/riffa_hdl/tx_port_channel_gate_128.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_port_channel_gate_128 " "Found entity 1: tx_port_channel_gate_128" {  } { { "../../../../riffa_hdl/tx_port_channel_gate_128.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/tx_port_channel_gate_128.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450237421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498450237421 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE ../../../../riffa_hdl/tx_port_channel_gate_64.v(110) " "Unrecognized synthesis attribute \"RAM_STYLE\" at ../../../../riffa_hdl/tx_port_channel_gate_64.v(110)" {  } { { "../../../../riffa_hdl/tx_port_channel_gate_64.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/tx_port_channel_gate_64.v" 110 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1498450237423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/laoj2/tg/FPGA/riffa/riffa_hdl/tx_port_channel_gate_64.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/laoj2/tg/FPGA/riffa/riffa_hdl/tx_port_channel_gate_64.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_port_channel_gate_64 " "Found entity 1: tx_port_channel_gate_64" {  } { { "../../../../riffa_hdl/tx_port_channel_gate_64.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/tx_port_channel_gate_64.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450237424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498450237424 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE ../../../../riffa_hdl/tx_port_channel_gate_32.v(110) " "Unrecognized synthesis attribute \"RAM_STYLE\" at ../../../../riffa_hdl/tx_port_channel_gate_32.v(110)" {  } { { "../../../../riffa_hdl/tx_port_channel_gate_32.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/tx_port_channel_gate_32.v" 110 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1498450237426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/laoj2/tg/FPGA/riffa/riffa_hdl/tx_port_channel_gate_32.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/laoj2/tg/FPGA/riffa/riffa_hdl/tx_port_channel_gate_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_port_channel_gate_32 " "Found entity 1: tx_port_channel_gate_32" {  } { { "../../../../riffa_hdl/tx_port_channel_gate_32.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/tx_port_channel_gate_32.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450237428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498450237428 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE ../../../../riffa_hdl/tx_port_buffer_128.v(113) " "Unrecognized synthesis attribute \"RAM_STYLE\" at ../../../../riffa_hdl/tx_port_buffer_128.v(113)" {  } { { "../../../../riffa_hdl/tx_port_buffer_128.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/tx_port_buffer_128.v" 113 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1498450237429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/laoj2/tg/FPGA/riffa/riffa_hdl/tx_port_buffer_128.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/laoj2/tg/FPGA/riffa/riffa_hdl/tx_port_buffer_128.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_port_buffer_128 " "Found entity 1: tx_port_buffer_128" {  } { { "../../../../riffa_hdl/tx_port_buffer_128.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/tx_port_buffer_128.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450237430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498450237430 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE ../../../../riffa_hdl/tx_port_buffer_64.v(112) " "Unrecognized synthesis attribute \"RAM_STYLE\" at ../../../../riffa_hdl/tx_port_buffer_64.v(112)" {  } { { "../../../../riffa_hdl/tx_port_buffer_64.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/tx_port_buffer_64.v" 112 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1498450237432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/laoj2/tg/FPGA/riffa/riffa_hdl/tx_port_buffer_64.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/laoj2/tg/FPGA/riffa/riffa_hdl/tx_port_buffer_64.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_port_buffer_64 " "Found entity 1: tx_port_buffer_64" {  } { { "../../../../riffa_hdl/tx_port_buffer_64.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/tx_port_buffer_64.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450237434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498450237434 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE ../../../../riffa_hdl/tx_port_buffer_32.v(85) " "Unrecognized synthesis attribute \"RAM_STYLE\" at ../../../../riffa_hdl/tx_port_buffer_32.v(85)" {  } { { "../../../../riffa_hdl/tx_port_buffer_32.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/tx_port_buffer_32.v" 85 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1498450237435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/laoj2/tg/FPGA/riffa/riffa_hdl/tx_port_buffer_32.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/laoj2/tg/FPGA/riffa/riffa_hdl/tx_port_buffer_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_port_buffer_32 " "Found entity 1: tx_port_buffer_32" {  } { { "../../../../riffa_hdl/tx_port_buffer_32.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/tx_port_buffer_32.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450237436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498450237436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/laoj2/tg/FPGA/riffa/riffa_hdl/tx_port_128.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/laoj2/tg/FPGA/riffa/riffa_hdl/tx_port_128.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_port_128 " "Found entity 1: tx_port_128" {  } { { "../../../../riffa_hdl/tx_port_128.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/tx_port_128.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450237439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498450237439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/laoj2/tg/FPGA/riffa/riffa_hdl/tx_port_64.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/laoj2/tg/FPGA/riffa/riffa_hdl/tx_port_64.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_port_64 " "Found entity 1: tx_port_64" {  } { { "../../../../riffa_hdl/tx_port_64.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/tx_port_64.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450237441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498450237441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/laoj2/tg/FPGA/riffa/riffa_hdl/tx_port_32.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/laoj2/tg/FPGA/riffa/riffa_hdl/tx_port_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_port_32 " "Found entity 1: tx_port_32" {  } { { "../../../../riffa_hdl/tx_port_32.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/tx_port_32.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450237444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498450237444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/laoj2/tg/FPGA/riffa/riffa_hdl/tx_multiplexer_128.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/laoj2/tg/FPGA/riffa/riffa_hdl/tx_multiplexer_128.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_multiplexer_128 " "Found entity 1: tx_multiplexer_128" {  } { { "../../../../riffa_hdl/tx_multiplexer_128.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/tx_multiplexer_128.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450237448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498450237448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/laoj2/tg/FPGA/riffa/riffa_hdl/tx_multiplexer_64.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/laoj2/tg/FPGA/riffa/riffa_hdl/tx_multiplexer_64.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_multiplexer_64 " "Found entity 1: tx_multiplexer_64" {  } { { "../../../../riffa_hdl/tx_multiplexer_64.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/tx_multiplexer_64.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450237452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498450237452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/laoj2/tg/FPGA/riffa/riffa_hdl/tx_multiplexer_32.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/laoj2/tg/FPGA/riffa/riffa_hdl/tx_multiplexer_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_multiplexer_32 " "Found entity 1: tx_multiplexer_32" {  } { { "../../../../riffa_hdl/tx_multiplexer_32.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/tx_multiplexer_32.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450237456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498450237456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/laoj2/tg/FPGA/riffa/riffa_hdl/tx_multiplexer.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/laoj2/tg/FPGA/riffa/riffa_hdl/tx_multiplexer.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_multiplexer " "Found entity 1: tx_multiplexer" {  } { { "../../../../riffa_hdl/tx_multiplexer.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/tx_multiplexer.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450237461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498450237461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/laoj2/tg/FPGA/riffa/riffa_hdl/tx_hdr_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/laoj2/tg/FPGA/riffa/riffa_hdl/tx_hdr_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_hdr_fifo " "Found entity 1: tx_hdr_fifo" {  } { { "../../../../riffa_hdl/tx_hdr_fifo.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/tx_hdr_fifo.v" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450237465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498450237465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/laoj2/tg/FPGA/riffa/riffa_hdl/tx_engine_ultrascale.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/laoj2/tg/FPGA/riffa/riffa_hdl/tx_engine_ultrascale.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_engine_ultrascale " "Found entity 1: tx_engine_ultrascale" {  } { { "../../../../riffa_hdl/tx_engine_ultrascale.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/tx_engine_ultrascale.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450237470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498450237470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/laoj2/tg/FPGA/riffa/riffa_hdl/tx_engine_selector.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/laoj2/tg/FPGA/riffa/riffa_hdl/tx_engine_selector.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_engine_selector " "Found entity 1: tx_engine_selector" {  } { { "../../../../riffa_hdl/tx_engine_selector.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/tx_engine_selector.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450237474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498450237474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/laoj2/tg/FPGA/riffa/riffa_hdl/tx_engine_classic.v 4 4 " "Found 4 design units, including 4 entities, in source file /home/laoj2/tg/FPGA/riffa/riffa_hdl/tx_engine_classic.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_engine_classic " "Found entity 1: tx_engine_classic" {  } { { "../../../../riffa_hdl/tx_engine_classic.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/tx_engine_classic.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450237483 ""} { "Info" "ISGN_ENTITY_NAME" "2 tx_mux " "Found entity 2: tx_mux" {  } { { "../../../../riffa_hdl/tx_engine_classic.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/tx_engine_classic.v" 436 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450237483 ""} { "Info" "ISGN_ENTITY_NAME" "3 tx_arbiter " "Found entity 3: tx_arbiter" {  } { { "../../../../riffa_hdl/tx_engine_classic.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/tx_engine_classic.v" 656 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450237483 ""} { "Info" "ISGN_ENTITY_NAME" "4 tx_phi " "Found entity 4: tx_phi" {  } { { "../../../../riffa_hdl/tx_engine_classic.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/tx_engine_classic.v" 836 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450237483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498450237483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/laoj2/tg/FPGA/riffa/riffa_hdl/tx_engine.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/laoj2/tg/FPGA/riffa/riffa_hdl/tx_engine.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_engine " "Found entity 1: tx_engine" {  } { { "../../../../riffa_hdl/tx_engine.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/tx_engine.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450237486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498450237486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/laoj2/tg/FPGA/riffa/riffa_hdl/tx_data_shift.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/laoj2/tg/FPGA/riffa/riffa_hdl/tx_data_shift.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_data_shift " "Found entity 1: tx_data_shift" {  } { { "../../../../riffa_hdl/tx_data_shift.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/tx_data_shift.v" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450237488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498450237488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/laoj2/tg/FPGA/riffa/riffa_hdl/tx_data_pipeline.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/laoj2/tg/FPGA/riffa/riffa_hdl/tx_data_pipeline.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_data_pipeline " "Found entity 1: tx_data_pipeline" {  } { { "../../../../riffa_hdl/tx_data_pipeline.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/tx_data_pipeline.v" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450237491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498450237491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/laoj2/tg/FPGA/riffa/riffa_hdl/tx_data_fifo.v 2 2 " "Found 2 design units, including 2 entities, in source file /home/laoj2/tg/FPGA/riffa/riffa_hdl/tx_data_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_data_fifo " "Found entity 1: tx_data_fifo" {  } { { "../../../../riffa_hdl/tx_data_fifo.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/tx_data_fifo.v" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450237494 ""} { "Info" "ISGN_ENTITY_NAME" "2 counter_v2 " "Found entity 2: counter_v2" {  } { { "../../../../riffa_hdl/tx_data_fifo.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/tx_data_fifo.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450237494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498450237494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/laoj2/tg/FPGA/riffa/riffa_hdl/tx_alignment_pipeline.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/laoj2/tg/FPGA/riffa/riffa_hdl/tx_alignment_pipeline.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_alignment_pipeline " "Found entity 1: tx_alignment_pipeline" {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/tx_alignment_pipeline.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450237499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498450237499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/laoj2/tg/FPGA/riffa/riffa_hdl/translation_xilinx.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/laoj2/tg/FPGA/riffa/riffa_hdl/translation_xilinx.v" { { "Info" "ISGN_ENTITY_NAME" "1 translation_xilinx " "Found entity 1: translation_xilinx" {  } { { "../../../../riffa_hdl/translation_xilinx.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/translation_xilinx.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450237504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498450237504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/laoj2/tg/FPGA/riffa/riffa_hdl/translation_altera.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/laoj2/tg/FPGA/riffa/riffa_hdl/translation_altera.v" { { "Info" "ISGN_ENTITY_NAME" "1 translation_altera " "Found entity 1: translation_altera" {  } { { "../../../../riffa_hdl/translation_altera.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/translation_altera.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450237507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498450237507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/laoj2/tg/FPGA/riffa/riffa_hdl/syncff.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/laoj2/tg/FPGA/riffa/riffa_hdl/syncff.v" { { "Info" "ISGN_ENTITY_NAME" "1 syncff " "Found entity 1: syncff" {  } { { "../../../../riffa_hdl/syncff.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/syncff.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450237509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498450237509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/laoj2/tg/FPGA/riffa/riffa_hdl/sync_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/laoj2/tg/FPGA/riffa/riffa_hdl/sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 sync_fifo " "Found entity 1: sync_fifo" {  } { { "../../../../riffa_hdl/sync_fifo.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/sync_fifo.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450237512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498450237512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/laoj2/tg/FPGA/riffa/riffa_hdl/shiftreg.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/laoj2/tg/FPGA/riffa/riffa_hdl/shiftreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 shiftreg " "Found entity 1: shiftreg" {  } { { "../../../../riffa_hdl/shiftreg.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/shiftreg.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450237514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498450237514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/laoj2/tg/FPGA/riffa/riffa_hdl/sg_list_requester.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/laoj2/tg/FPGA/riffa/riffa_hdl/sg_list_requester.v" { { "Info" "ISGN_ENTITY_NAME" "1 sg_list_requester " "Found entity 1: sg_list_requester" {  } { { "../../../../riffa_hdl/sg_list_requester.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/sg_list_requester.v" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450237516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498450237516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/laoj2/tg/FPGA/riffa/riffa_hdl/sg_list_reader_128.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/laoj2/tg/FPGA/riffa/riffa_hdl/sg_list_reader_128.v" { { "Info" "ISGN_ENTITY_NAME" "1 sg_list_reader_128 " "Found entity 1: sg_list_reader_128" {  } { { "../../../../riffa_hdl/sg_list_reader_128.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/sg_list_reader_128.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450237518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498450237518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/laoj2/tg/FPGA/riffa/riffa_hdl/sg_list_reader_64.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/laoj2/tg/FPGA/riffa/riffa_hdl/sg_list_reader_64.v" { { "Info" "ISGN_ENTITY_NAME" "1 sg_list_reader_64 " "Found entity 1: sg_list_reader_64" {  } { { "../../../../riffa_hdl/sg_list_reader_64.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/sg_list_reader_64.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450237521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498450237521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/laoj2/tg/FPGA/riffa/riffa_hdl/sg_list_reader_32.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/laoj2/tg/FPGA/riffa/riffa_hdl/sg_list_reader_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 sg_list_reader_32 " "Found entity 1: sg_list_reader_32" {  } { { "../../../../riffa_hdl/sg_list_reader_32.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/sg_list_reader_32.v" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450237524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498450237524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/laoj2/tg/FPGA/riffa/riffa_hdl/scsdpram.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/laoj2/tg/FPGA/riffa/riffa_hdl/scsdpram.v" { { "Info" "ISGN_ENTITY_NAME" "1 scsdpram " "Found entity 1: scsdpram" {  } { { "../../../../riffa_hdl/scsdpram.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/scsdpram.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450237527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498450237527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/laoj2/tg/FPGA/riffa/riffa_hdl/rxr_engine_ultrascale.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/laoj2/tg/FPGA/riffa/riffa_hdl/rxr_engine_ultrascale.v" { { "Info" "ISGN_ENTITY_NAME" "1 rxr_engine_ultrascale " "Found entity 1: rxr_engine_ultrascale" {  } { { "../../../../riffa_hdl/rxr_engine_ultrascale.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/rxr_engine_ultrascale.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450237532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498450237532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/laoj2/tg/FPGA/riffa/riffa_hdl/rxr_engine_classic.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/laoj2/tg/FPGA/riffa/riffa_hdl/rxr_engine_classic.v" { { "Info" "ISGN_ENTITY_NAME" "1 rxr_engine_classic " "Found entity 1: rxr_engine_classic" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/rxr_engine_classic.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450237536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498450237536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/laoj2/tg/FPGA/riffa/riffa_hdl/rxr_engine_128.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/laoj2/tg/FPGA/riffa/riffa_hdl/rxr_engine_128.v" { { "Info" "ISGN_ENTITY_NAME" "1 rxr_engine_128 " "Found entity 1: rxr_engine_128" {  } { { "../../../../riffa_hdl/rxr_engine_128.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/rxr_engine_128.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450237541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498450237541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/laoj2/tg/FPGA/riffa/riffa_hdl/rxc_engine_ultrascale.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/laoj2/tg/FPGA/riffa/riffa_hdl/rxc_engine_ultrascale.v" { { "Info" "ISGN_ENTITY_NAME" "1 rxc_engine_ultrascale " "Found entity 1: rxc_engine_ultrascale" {  } { { "../../../../riffa_hdl/rxc_engine_ultrascale.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/rxc_engine_ultrascale.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450237545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498450237545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/laoj2/tg/FPGA/riffa/riffa_hdl/rxc_engine_classic.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/laoj2/tg/FPGA/riffa/riffa_hdl/rxc_engine_classic.v" { { "Info" "ISGN_ENTITY_NAME" "1 rxc_engine_classic " "Found entity 1: rxc_engine_classic" {  } { { "../../../../riffa_hdl/rxc_engine_classic.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/rxc_engine_classic.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450237550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498450237550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/laoj2/tg/FPGA/riffa/riffa_hdl/rxc_engine_128.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/laoj2/tg/FPGA/riffa/riffa_hdl/rxc_engine_128.v" { { "Info" "ISGN_ENTITY_NAME" "1 rxc_engine_128 " "Found entity 1: rxc_engine_128" {  } { { "../../../../riffa_hdl/rxc_engine_128.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/rxc_engine_128.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450237557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498450237557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/laoj2/tg/FPGA/riffa/riffa_hdl/rx_port_requester_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/laoj2/tg/FPGA/riffa/riffa_hdl/rx_port_requester_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx_port_requester_mux " "Found entity 1: rx_port_requester_mux" {  } { { "../../../../riffa_hdl/rx_port_requester_mux.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/rx_port_requester_mux.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450237560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498450237560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/laoj2/tg/FPGA/riffa/riffa_hdl/rx_port_reader.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/laoj2/tg/FPGA/riffa/riffa_hdl/rx_port_reader.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx_port_reader " "Found entity 1: rx_port_reader" {  } { { "../../../../riffa_hdl/rx_port_reader.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/rx_port_reader.v" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450237564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498450237564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/laoj2/tg/FPGA/riffa/riffa_hdl/rx_port_channel_gate.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/laoj2/tg/FPGA/riffa/riffa_hdl/rx_port_channel_gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx_port_channel_gate " "Found entity 1: rx_port_channel_gate" {  } { { "../../../../riffa_hdl/rx_port_channel_gate.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/rx_port_channel_gate.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450237567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498450237567 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE ../../../../riffa_hdl/rx_port_128.v(248) " "Unrecognized synthesis attribute \"RAM_STYLE\" at ../../../../riffa_hdl/rx_port_128.v(248)" {  } { { "../../../../riffa_hdl/rx_port_128.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/rx_port_128.v" 248 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1498450237568 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE ../../../../riffa_hdl/rx_port_128.v(262) " "Unrecognized synthesis attribute \"RAM_STYLE\" at ../../../../riffa_hdl/rx_port_128.v(262)" {  } { { "../../../../riffa_hdl/rx_port_128.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/rx_port_128.v" 262 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1498450237568 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE ../../../../riffa_hdl/rx_port_128.v(275) " "Unrecognized synthesis attribute \"RAM_STYLE\" at ../../../../riffa_hdl/rx_port_128.v(275)" {  } { { "../../../../riffa_hdl/rx_port_128.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/rx_port_128.v" 275 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1498450237569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/laoj2/tg/FPGA/riffa/riffa_hdl/rx_port_128.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/laoj2/tg/FPGA/riffa/riffa_hdl/rx_port_128.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx_port_128 " "Found entity 1: rx_port_128" {  } { { "../../../../riffa_hdl/rx_port_128.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/rx_port_128.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450237570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498450237570 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE ../../../../riffa_hdl/rx_port_64.v(248) " "Unrecognized synthesis attribute \"RAM_STYLE\" at ../../../../riffa_hdl/rx_port_64.v(248)" {  } { { "../../../../riffa_hdl/rx_port_64.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/rx_port_64.v" 248 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1498450237572 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE ../../../../riffa_hdl/rx_port_64.v(262) " "Unrecognized synthesis attribute \"RAM_STYLE\" at ../../../../riffa_hdl/rx_port_64.v(262)" {  } { { "../../../../riffa_hdl/rx_port_64.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/rx_port_64.v" 262 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1498450237572 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE ../../../../riffa_hdl/rx_port_64.v(275) " "Unrecognized synthesis attribute \"RAM_STYLE\" at ../../../../riffa_hdl/rx_port_64.v(275)" {  } { { "../../../../riffa_hdl/rx_port_64.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/rx_port_64.v" 275 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1498450237573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/laoj2/tg/FPGA/riffa/riffa_hdl/rx_port_64.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/laoj2/tg/FPGA/riffa/riffa_hdl/rx_port_64.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx_port_64 " "Found entity 1: rx_port_64" {  } { { "../../../../riffa_hdl/rx_port_64.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/rx_port_64.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450237575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498450237575 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE ../../../../riffa_hdl/rx_port_32.v(248) " "Unrecognized synthesis attribute \"RAM_STYLE\" at ../../../../riffa_hdl/rx_port_32.v(248)" {  } { { "../../../../riffa_hdl/rx_port_32.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/rx_port_32.v" 248 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1498450237577 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE ../../../../riffa_hdl/rx_port_32.v(262) " "Unrecognized synthesis attribute \"RAM_STYLE\" at ../../../../riffa_hdl/rx_port_32.v(262)" {  } { { "../../../../riffa_hdl/rx_port_32.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/rx_port_32.v" 262 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1498450237577 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE ../../../../riffa_hdl/rx_port_32.v(275) " "Unrecognized synthesis attribute \"RAM_STYLE\" at ../../../../riffa_hdl/rx_port_32.v(275)" {  } { { "../../../../riffa_hdl/rx_port_32.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/rx_port_32.v" 275 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1498450237577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/laoj2/tg/FPGA/riffa/riffa_hdl/rx_port_32.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/laoj2/tg/FPGA/riffa/riffa_hdl/rx_port_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx_port_32 " "Found entity 1: rx_port_32" {  } { { "../../../../riffa_hdl/rx_port_32.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/rx_port_32.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450237579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498450237579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/laoj2/tg/FPGA/riffa/riffa_hdl/rx_engine_ultrascale.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/laoj2/tg/FPGA/riffa/riffa_hdl/rx_engine_ultrascale.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx_engine_ultrascale " "Found entity 1: rx_engine_ultrascale" {  } { { "../../../../riffa_hdl/rx_engine_ultrascale.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/rx_engine_ultrascale.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450237582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498450237582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/laoj2/tg/FPGA/riffa/riffa_hdl/rx_engine_classic.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/laoj2/tg/FPGA/riffa/riffa_hdl/rx_engine_classic.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx_engine_classic " "Found entity 1: rx_engine_classic" {  } { { "../../../../riffa_hdl/rx_engine_classic.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/rx_engine_classic.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450237587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498450237587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/laoj2/tg/FPGA/riffa/riffa_hdl/rotate.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/laoj2/tg/FPGA/riffa/riffa_hdl/rotate.v" { { "Info" "ISGN_ENTITY_NAME" "1 rotate " "Found entity 1: rotate" {  } { { "../../../../riffa_hdl/rotate.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/rotate.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450237589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498450237589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/laoj2/tg/FPGA/riffa/riffa_hdl/riffa.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/laoj2/tg/FPGA/riffa/riffa_hdl/riffa.v" { { "Info" "ISGN_ENTITY_NAME" "1 riffa " "Found entity 1: riffa" {  } { { "../../../../riffa_hdl/riffa.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/riffa.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450237594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498450237594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/laoj2/tg/FPGA/riffa/riffa_hdl/reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/laoj2/tg/FPGA/riffa/riffa_hdl/reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 reset_controller " "Found entity 1: reset_controller" {  } { { "../../../../riffa_hdl/reset_controller.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/reset_controller.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450237597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498450237597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/laoj2/tg/FPGA/riffa/riffa_hdl/reorder_queue_output.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/laoj2/tg/FPGA/riffa/riffa_hdl/reorder_queue_output.v" { { "Info" "ISGN_ENTITY_NAME" "1 reorder_queue_output " "Found entity 1: reorder_queue_output" {  } { { "../../../../riffa_hdl/reorder_queue_output.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/reorder_queue_output.v" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450237600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498450237600 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE ../../../../riffa_hdl/reorder_queue_input.v(311) " "Unrecognized synthesis attribute \"RAM_STYLE\" at ../../../../riffa_hdl/reorder_queue_input.v(311)" {  } { { "../../../../riffa_hdl/reorder_queue_input.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/reorder_queue_input.v" 311 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1498450237603 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE ../../../../riffa_hdl/reorder_queue_input.v(328) " "Unrecognized synthesis attribute \"RAM_STYLE\" at ../../../../riffa_hdl/reorder_queue_input.v(328)" {  } { { "../../../../riffa_hdl/reorder_queue_input.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/reorder_queue_input.v" 328 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1498450237603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/laoj2/tg/FPGA/riffa/riffa_hdl/reorder_queue_input.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/laoj2/tg/FPGA/riffa/riffa_hdl/reorder_queue_input.v" { { "Info" "ISGN_ENTITY_NAME" "1 reorder_queue_input " "Found entity 1: reorder_queue_input" {  } { { "../../../../riffa_hdl/reorder_queue_input.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/reorder_queue_input.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450237604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498450237604 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE ../../../../riffa_hdl/reorder_queue.v(179) " "Unrecognized synthesis attribute \"RAM_STYLE\" at ../../../../riffa_hdl/reorder_queue.v(179)" {  } { { "../../../../riffa_hdl/reorder_queue.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/reorder_queue.v" 179 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1498450237606 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE ../../../../riffa_hdl/reorder_queue.v(198) " "Unrecognized synthesis attribute \"RAM_STYLE\" at ../../../../riffa_hdl/reorder_queue.v(198)" {  } { { "../../../../riffa_hdl/reorder_queue.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/reorder_queue.v" 198 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1498450237607 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE ../../../../riffa_hdl/reorder_queue.v(214) " "Unrecognized synthesis attribute \"RAM_STYLE\" at ../../../../riffa_hdl/reorder_queue.v(214)" {  } { { "../../../../riffa_hdl/reorder_queue.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/reorder_queue.v" 214 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1498450237607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/laoj2/tg/FPGA/riffa/riffa_hdl/reorder_queue.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/laoj2/tg/FPGA/riffa/riffa_hdl/reorder_queue.v" { { "Info" "ISGN_ENTITY_NAME" "1 reorder_queue " "Found entity 1: reorder_queue" {  } { { "../../../../riffa_hdl/reorder_queue.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/reorder_queue.v" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450237608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498450237608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/laoj2/tg/FPGA/riffa/riffa_hdl/registers.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/laoj2/tg/FPGA/riffa/riffa_hdl/registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 registers " "Found entity 1: registers" {  } { { "../../../../riffa_hdl/registers.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/registers.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450237612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498450237612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/laoj2/tg/FPGA/riffa/riffa_hdl/register.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/laoj2/tg/FPGA/riffa/riffa_hdl/register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "../../../../riffa_hdl/register.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/register.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450237614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498450237614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/laoj2/tg/FPGA/riffa/riffa_hdl/recv_credit_flow_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/laoj2/tg/FPGA/riffa/riffa_hdl/recv_credit_flow_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 recv_credit_flow_ctrl " "Found entity 1: recv_credit_flow_ctrl" {  } { { "../../../../riffa_hdl/recv_credit_flow_ctrl.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/recv_credit_flow_ctrl.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450237617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498450237617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/laoj2/tg/FPGA/riffa/riffa_hdl/ram_2clk_1w_1r.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/laoj2/tg/FPGA/riffa/riffa_hdl/ram_2clk_1w_1r.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_2clk_1w_1r " "Found entity 1: ram_2clk_1w_1r" {  } { { "../../../../riffa_hdl/ram_2clk_1w_1r.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/ram_2clk_1w_1r.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450237619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498450237619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/laoj2/tg/FPGA/riffa/riffa_hdl/ram_1clk_1w_1r.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/laoj2/tg/FPGA/riffa/riffa_hdl/ram_1clk_1w_1r.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_1clk_1w_1r " "Found entity 1: ram_1clk_1w_1r" {  } { { "../../../../riffa_hdl/ram_1clk_1w_1r.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/ram_1clk_1w_1r.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450237622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498450237622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/laoj2/tg/FPGA/riffa/riffa_hdl/pipeline.v 3 3 " "Found 3 design units, including 3 entities, in source file /home/laoj2/tg/FPGA/riffa/riffa_hdl/pipeline.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipeline " "Found entity 1: pipeline" {  } { { "../../../../riffa_hdl/pipeline.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/pipeline.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450237625 ""} { "Info" "ISGN_ENTITY_NAME" "2 mem_pipeline " "Found entity 2: mem_pipeline" {  } { { "../../../../riffa_hdl/pipeline.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/pipeline.v" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450237625 ""} { "Info" "ISGN_ENTITY_NAME" "3 reg_pipeline " "Found entity 3: reg_pipeline" {  } { { "../../../../riffa_hdl/pipeline.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/pipeline.v" 214 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450237625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498450237625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/laoj2/tg/FPGA/riffa/riffa_hdl/one_hot_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/laoj2/tg/FPGA/riffa/riffa_hdl/one_hot_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 one_hot_mux " "Found entity 1: one_hot_mux" {  } { { "../../../../riffa_hdl/one_hot_mux.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/one_hot_mux.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450237628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498450237628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/laoj2/tg/FPGA/riffa/riffa_hdl/offset_to_mask.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/laoj2/tg/FPGA/riffa/riffa_hdl/offset_to_mask.v" { { "Info" "ISGN_ENTITY_NAME" "1 offset_to_mask " "Found entity 1: offset_to_mask" {  } { { "../../../../riffa_hdl/offset_to_mask.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/offset_to_mask.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450237630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498450237630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/laoj2/tg/FPGA/riffa/riffa_hdl/offset_flag_to_one_hot.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/laoj2/tg/FPGA/riffa/riffa_hdl/offset_flag_to_one_hot.v" { { "Info" "ISGN_ENTITY_NAME" "1 offset_flag_to_one_hot " "Found entity 1: offset_flag_to_one_hot" {  } { { "../../../../riffa_hdl/offset_flag_to_one_hot.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/offset_flag_to_one_hot.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450237633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498450237633 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux ../../../../riffa_hdl/mux.v " "Entity \"mux\" obtained from \"../../../../riffa_hdl/mux.v\" instead of from Quartus II megafunction library" {  } { { "../../../../riffa_hdl/mux.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/mux.v" 45 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1498450237636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/laoj2/tg/FPGA/riffa/riffa_hdl/mux.v 3 3 " "Found 3 design units, including 3 entities, in source file /home/laoj2/tg/FPGA/riffa/riffa_hdl/mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "../../../../riffa_hdl/mux.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/mux.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450237636 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux_select " "Found entity 2: mux_select" {  } { { "../../../../riffa_hdl/mux.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/mux.v" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450237636 ""} { "Info" "ISGN_ENTITY_NAME" "3 mux_shift " "Found entity 3: mux_shift" {  } { { "../../../../riffa_hdl/mux.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/mux.v" 111 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450237636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498450237636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/laoj2/tg/FPGA/riffa/riffa_hdl/interrupt_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/laoj2/tg/FPGA/riffa/riffa_hdl/interrupt_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 interrupt_controller " "Found entity 1: interrupt_controller" {  } { { "../../../../riffa_hdl/interrupt_controller.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/interrupt_controller.v" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450237639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498450237639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/laoj2/tg/FPGA/riffa/riffa_hdl/interrupt.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/laoj2/tg/FPGA/riffa/riffa_hdl/interrupt.v" { { "Info" "ISGN_ENTITY_NAME" "1 interrupt " "Found entity 1: interrupt" {  } { { "../../../../riffa_hdl/interrupt.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/interrupt.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450237641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498450237641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/laoj2/tg/FPGA/riffa/riffa_hdl/fifo_packer_128.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/laoj2/tg/FPGA/riffa/riffa_hdl/fifo_packer_128.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_packer_128 " "Found entity 1: fifo_packer_128" {  } { { "../../../../riffa_hdl/fifo_packer_128.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/fifo_packer_128.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450237644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498450237644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/laoj2/tg/FPGA/riffa/riffa_hdl/fifo_packer_64.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/laoj2/tg/FPGA/riffa/riffa_hdl/fifo_packer_64.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_packer_64 " "Found entity 1: fifo_packer_64" {  } { { "../../../../riffa_hdl/fifo_packer_64.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/fifo_packer_64.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450237647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498450237647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/laoj2/tg/FPGA/riffa/riffa_hdl/fifo_packer_32.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/laoj2/tg/FPGA/riffa/riffa_hdl/fifo_packer_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_packer_32 " "Found entity 1: fifo_packer_32" {  } { { "../../../../riffa_hdl/fifo_packer_32.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/fifo_packer_32.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450237650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498450237650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/laoj2/tg/FPGA/riffa/riffa_hdl/fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/laoj2/tg/FPGA/riffa/riffa_hdl/fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "../../../../riffa_hdl/fifo.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/fifo.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450237652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498450237652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/laoj2/tg/FPGA/riffa/riffa_hdl/ff.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/laoj2/tg/FPGA/riffa/riffa_hdl/ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 ff " "Found entity 1: ff" {  } { { "../../../../riffa_hdl/ff.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/ff.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450237655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498450237655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/laoj2/tg/FPGA/riffa/riffa_hdl/engine_layer.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/laoj2/tg/FPGA/riffa/riffa_hdl/engine_layer.v" { { "Info" "ISGN_ENTITY_NAME" "1 engine_layer " "Found entity 1: engine_layer" {  } { { "../../../../riffa_hdl/engine_layer.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/engine_layer.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450237659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498450237659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/laoj2/tg/FPGA/riffa/riffa_hdl/demux.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/laoj2/tg/FPGA/riffa/riffa_hdl/demux.v" { { "Info" "ISGN_ENTITY_NAME" "1 demux " "Found entity 1: demux" {  } { { "../../../../riffa_hdl/demux.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/demux.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450237661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498450237661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/laoj2/tg/FPGA/riffa/riffa_hdl/cross_domain_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/laoj2/tg/FPGA/riffa/riffa_hdl/cross_domain_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 cross_domain_signal " "Found entity 1: cross_domain_signal" {  } { { "../../../../riffa_hdl/cross_domain_signal.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/cross_domain_signal.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450237664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498450237664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/laoj2/tg/FPGA/riffa/riffa_hdl/counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/laoj2/tg/FPGA/riffa/riffa_hdl/counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "../../../../riffa_hdl/counter.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/counter.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450237666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498450237666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/laoj2/tg/FPGA/riffa/riffa_hdl/chnl_tester.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/laoj2/tg/FPGA/riffa/riffa_hdl/chnl_tester.v" { { "Info" "ISGN_ENTITY_NAME" "1 chnl_tester " "Found entity 1: chnl_tester" {  } { { "../../../../riffa_hdl/chnl_tester.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/chnl_tester.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450237670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498450237670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/laoj2/tg/FPGA/riffa/riffa_hdl/channel_128.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/laoj2/tg/FPGA/riffa/riffa_hdl/channel_128.v" { { "Info" "ISGN_ENTITY_NAME" "1 channel_128 " "Found entity 1: channel_128" {  } { { "../../../../riffa_hdl/channel_128.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/channel_128.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450237673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498450237673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/laoj2/tg/FPGA/riffa/riffa_hdl/channel_64.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/laoj2/tg/FPGA/riffa/riffa_hdl/channel_64.v" { { "Info" "ISGN_ENTITY_NAME" "1 channel_64 " "Found entity 1: channel_64" {  } { { "../../../../riffa_hdl/channel_64.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/channel_64.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450237676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498450237676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/laoj2/tg/FPGA/riffa/riffa_hdl/channel_32.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/laoj2/tg/FPGA/riffa/riffa_hdl/channel_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 channel_32 " "Found entity 1: channel_32" {  } { { "../../../../riffa_hdl/channel_32.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/channel_32.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450237679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498450237679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/laoj2/tg/FPGA/riffa/riffa_hdl/channel.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/laoj2/tg/FPGA/riffa/riffa_hdl/channel.v" { { "Info" "ISGN_ENTITY_NAME" "1 channel " "Found entity 1: channel" {  } { { "../../../../riffa_hdl/channel.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/channel.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450237682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498450237682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/laoj2/tg/FPGA/riffa/riffa_hdl/async_fifo_fwft.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/laoj2/tg/FPGA/riffa/riffa_hdl/async_fifo_fwft.v" { { "Info" "ISGN_ENTITY_NAME" "1 async_fifo_fwft " "Found entity 1: async_fifo_fwft" {  } { { "../../../../riffa_hdl/async_fifo_fwft.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/async_fifo_fwft.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450237686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498450237686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/laoj2/tg/FPGA/riffa/riffa_hdl/async_fifo.v 4 4 " "Found 4 design units, including 4 entities, in source file /home/laoj2/tg/FPGA/riffa/riffa_hdl/async_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 async_fifo " "Found entity 1: async_fifo" {  } { { "../../../../riffa_hdl/async_fifo.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/async_fifo.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450237691 ""} { "Info" "ISGN_ENTITY_NAME" "2 async_cmp " "Found entity 2: async_cmp" {  } { { "../../../../riffa_hdl/async_fifo.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/async_fifo.v" 138 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450237691 ""} { "Info" "ISGN_ENTITY_NAME" "3 rd_ptr_empty " "Found entity 3: rd_ptr_empty" {  } { { "../../../../riffa_hdl/async_fifo.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/async_fifo.v" 191 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450237691 ""} { "Info" "ISGN_ENTITY_NAME" "4 wr_ptr_full " "Found entity 4: wr_ptr_full" {  } { { "../../../../riffa_hdl/async_fifo.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/async_fifo.v" 251 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450237691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498450237691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2Gen1x1If64 " "Found entity 1: DE2Gen1x1If64" {  } { { "../hdl/DE2Gen1x1If64.v" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450237694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498450237694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/ip/ALTGXPCIeGen1x1.v 3 3 " "Found 3 design units, including 3 entities, in source file /home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/ip/ALTGXPCIeGen1x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALTGXPCIeGen1x1_alt_dprio_v5k " "Found entity 1: ALTGXPCIeGen1x1_alt_dprio_v5k" {  } { { "../ip/ALTGXPCIeGen1x1.v" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/ip/ALTGXPCIeGen1x1.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450237754 ""} { "Info" "ISGN_ENTITY_NAME" "2 ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801 " "Found entity 2: ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801" {  } { { "../ip/ALTGXPCIeGen1x1.v" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/ip/ALTGXPCIeGen1x1.v" 367 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450237754 ""} { "Info" "ISGN_ENTITY_NAME" "3 ALTGXPCIeGen1x1 " "Found entity 3: ALTGXPCIeGen1x1" {  } { { "../ip/ALTGXPCIeGen1x1.v" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/ip/ALTGXPCIeGen1x1.v" 481 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450237754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498450237754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.v" { { "Info" "ISGN_ENTITY_NAME" "1 PCIeGen1x1If64 " "Found entity 1: PCIeGen1x1If64" {  } { { "../ip/PCIeGen1x1If64.v" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450237759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498450237759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64_core.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 PCIeGen1x1If64_core " "Found entity 1: PCIeGen1x1If64_core" {  } { { "../ip/PCIeGen1x1If64_core.v" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64_core.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450237762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498450237762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/ip/ALTPLL50I50O125O250O.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/ip/ALTPLL50I50O125O250O.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALTPLL50I50O125O250O " "Found entity 1: ALTPLL50I50O125O250O" {  } { { "../ip/ALTPLL50I50O125O250O.v" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/ip/ALTPLL50I50O125O250O.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450237765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498450237765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/memories/fifo_out.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/memories/fifo_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_out " "Found entity 1: fifo_out" {  } { { "../hdl/memories/fifo_out.v" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/memories/fifo_out.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450237767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498450237767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/memories/fifo_in.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/memories/fifo_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_in " "Found entity 1: fifo_in" {  } { { "../hdl/memories/fifo_in.v" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/memories/fifo_in.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450237769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498450237769 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wDoneEngRst tx_engine_classic.v(179) " "Verilog HDL Implicit Net warning at tx_engine_classic.v(179): created implicit net for \"wDoneEngRst\"" {  } { { "../../../../riffa_hdl/tx_engine_classic.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/tx_engine_classic.v" 179 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498450237769 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rRst rxr_engine_ultrascale.v(384) " "Verilog HDL Implicit Net warning at rxr_engine_ultrascale.v(384): created implicit net for \"rRst\"" {  } { { "../../../../riffa_hdl/rxr_engine_ultrascale.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/rxr_engine_ultrascale.v" 384 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498450237769 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wPendingRst riffa.v(425) " "Verilog HDL Implicit Net warning at riffa.v(425): created implicit net for \"wPendingRst\"" {  } { { "../../../../riffa_hdl/riffa.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/riffa.v" 425 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498450237770 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE2Gen1x1If64 " "Elaborating entity \"DE2Gen1x1If64\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1498450238420 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 DE2Gen1x1If64.v(160) " "Verilog HDL assignment warning at DE2Gen1x1If64.v(160): truncated value with size 32 to match size of target (5)" {  } { { "../hdl/DE2Gen1x1If64.v" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1498450238492 "|DE2Gen1x1If64"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED_G DE2Gen1x1If64.v(64) " "Output port \"LED_G\" at DE2Gen1x1If64.v(64) has no driver" {  } { { "../hdl/DE2Gen1x1If64.v" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v" 64 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1498450238492 "|DE2Gen1x1If64"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED_R DE2Gen1x1If64.v(65) " "Output port \"LED_R\" at DE2Gen1x1If64.v(65) has no driver" {  } { { "../hdl/DE2Gen1x1If64.v" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v" 65 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1498450238492 "|DE2Gen1x1If64"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALTPLL50I50O125O250O ALTPLL50I50O125O250O:ALTPLL50I50O125O250O_inst " "Elaborating entity \"ALTPLL50I50O125O250O\" for hierarchy \"ALTPLL50I50O125O250O:ALTPLL50I50O125O250O_inst\"" {  } { { "../hdl/DE2Gen1x1If64.v" "ALTPLL50I50O125O250O_inst" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450238495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll ALTPLL50I50O125O250O:ALTPLL50I50O125O250O_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"ALTPLL50I50O125O250O:ALTPLL50I50O125O250O_inst\|altpll:altpll_component\"" {  } { { "../ip/ALTPLL50I50O125O250O.v" "altpll_component" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/ip/ALTPLL50I50O125O250O.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450239020 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALTPLL50I50O125O250O:ALTPLL50I50O125O250O_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"ALTPLL50I50O125O250O:ALTPLL50I50O125O250O_inst\|altpll:altpll_component\"" {  } { { "../ip/ALTPLL50I50O125O250O.v" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/ip/ALTPLL50I50O125O250O.v" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498450239024 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALTPLL50I50O125O250O:ALTPLL50I50O125O250O_inst\|altpll:altpll_component " "Instantiated megafunction \"ALTPLL50I50O125O250O:ALTPLL50I50O125O250O_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450239025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450239025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450239025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450239025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450239025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 2 " "Parameter \"clk1_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450239025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450239025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 5 " "Parameter \"clk1_multiply_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450239025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450239025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450239025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450239025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 5 " "Parameter \"clk2_multiply_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450239025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450239025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450239025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450239025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450239025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=ALTPLL50I50O125O250O " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=ALTPLL50I50O125O250O\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450239025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450239025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450239025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450239025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450239025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450239025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450239025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450239025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450239025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450239025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450239025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450239025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450239025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450239025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450239025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450239025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450239025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450239025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450239025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450239025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450239025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450239025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450239025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450239025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450239025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450239025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450239025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450239025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450239025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450239025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450239025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450239025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450239025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450239025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450239025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450239025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450239025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450239025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450239025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450239025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450239025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450239025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450239025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450239025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450239025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450239025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450239025 ""}  } { { "../ip/ALTPLL50I50O125O250O.v" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/ip/ALTPLL50I50O125O250O.v" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1498450239025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ALTPLL50I50O125O250O_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ALTPLL50I50O125O250O_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALTPLL50I50O125O250O_altpll " "Found entity 1: ALTPLL50I50O125O250O_altpll" {  } { { "db/ALTPLL50I50O125O250O_altpll.v" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/prj/db/ALTPLL50I50O125O250O_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450239088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498450239088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALTPLL50I50O125O250O_altpll ALTPLL50I50O125O250O:ALTPLL50I50O125O250O_inst\|altpll:altpll_component\|ALTPLL50I50O125O250O_altpll:auto_generated " "Elaborating entity \"ALTPLL50I50O125O250O_altpll\" for hierarchy \"ALTPLL50I50O125O250O:ALTPLL50I50O125O250O_inst\|altpll:altpll_component\|ALTPLL50I50O125O250O_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/laoj2/altera/14.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450239090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALTGXPCIeGen1x1 ALTGXPCIeGen1x1:altgx_inst " "Elaborating entity \"ALTGXPCIeGen1x1\" for hierarchy \"ALTGXPCIeGen1x1:altgx_inst\"" {  } { { "../hdl/DE2Gen1x1If64.v" "altgx_inst" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450239110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801 ALTGXPCIeGen1x1:altgx_inst\|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component " "Elaborating entity \"ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801\" for hierarchy \"ALTGXPCIeGen1x1:altgx_inst\|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component\"" {  } { { "../ip/ALTGXPCIeGen1x1.v" "ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/ip/ALTGXPCIeGen1x1.v" 503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450239112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cal_c3gxb ALTGXPCIeGen1x1:altgx_inst\|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component\|alt_cal_c3gxb:calibration_c3gxb " "Elaborating entity \"alt_cal_c3gxb\" for hierarchy \"ALTGXPCIeGen1x1:altgx_inst\|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component\|alt_cal_c3gxb:calibration_c3gxb\"" {  } { { "../ip/ALTGXPCIeGen1x1.v" "calibration_c3gxb" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/ip/ALTGXPCIeGen1x1.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450239126 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALTGXPCIeGen1x1:altgx_inst\|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component\|alt_cal_c3gxb:calibration_c3gxb " "Elaborated megafunction instantiation \"ALTGXPCIeGen1x1:altgx_inst\|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component\|alt_cal_c3gxb:calibration_c3gxb\"" {  } { { "../ip/ALTGXPCIeGen1x1.v" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/ip/ALTGXPCIeGen1x1.v" 434 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498450239130 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALTGXPCIeGen1x1:altgx_inst\|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component\|alt_cal_c3gxb:calibration_c3gxb " "Instantiated megafunction \"ALTGXPCIeGen1x1:altgx_inst\|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component\|alt_cal_c3gxb:calibration_c3gxb\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "channel_address_width 0 " "Parameter \"channel_address_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450239130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_channels 1 " "Parameter \"number_of_channels\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450239130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sim_model_mode FALSE " "Parameter \"sim_model_mode\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450239130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type alt_cal_c3gxb " "Parameter \"lpm_type\" = \"alt_cal_c3gxb\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450239130 ""}  } { { "../ip/ALTGXPCIeGen1x1.v" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/ip/ALTGXPCIeGen1x1.v" 434 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1498450239130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALTGXPCIeGen1x1_alt_dprio_v5k ALTGXPCIeGen1x1:altgx_inst\|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component\|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio " "Elaborating entity \"ALTGXPCIeGen1x1_alt_dprio_v5k\" for hierarchy \"ALTGXPCIeGen1x1:altgx_inst\|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component\|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio\"" {  } { { "../ip/ALTGXPCIeGen1x1.v" "dprio" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/ip/ALTGXPCIeGen1x1.v" 455 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450239135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare ALTGXPCIeGen1x1:altgx_inst\|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component\|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio\|lpm_compare:pre_amble_cmpr " "Elaborating entity \"lpm_compare\" for hierarchy \"ALTGXPCIeGen1x1:altgx_inst\|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component\|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio\|lpm_compare:pre_amble_cmpr\"" {  } { { "../ip/ALTGXPCIeGen1x1.v" "pre_amble_cmpr" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/ip/ALTGXPCIeGen1x1.v" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450239157 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALTGXPCIeGen1x1:altgx_inst\|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component\|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio\|lpm_compare:pre_amble_cmpr " "Elaborated megafunction instantiation \"ALTGXPCIeGen1x1:altgx_inst\|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component\|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio\|lpm_compare:pre_amble_cmpr\"" {  } { { "../ip/ALTGXPCIeGen1x1.v" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/ip/ALTGXPCIeGen1x1.v" 229 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498450239159 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALTGXPCIeGen1x1:altgx_inst\|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component\|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio\|lpm_compare:pre_amble_cmpr " "Instantiated megafunction \"ALTGXPCIeGen1x1:altgx_inst\|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component\|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio\|lpm_compare:pre_amble_cmpr\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450239159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450239159 ""}  } { { "../ip/ALTGXPCIeGen1x1.v" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/ip/ALTGXPCIeGen1x1.v" 229 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1498450239159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_87e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_87e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_87e " "Found entity 1: cmpr_87e" {  } { { "db/cmpr_87e.tdf" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/prj/db/cmpr_87e.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450239216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498450239216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_87e ALTGXPCIeGen1x1:altgx_inst\|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component\|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio\|lpm_compare:pre_amble_cmpr\|cmpr_87e:auto_generated " "Elaborating entity \"cmpr_87e\" for hierarchy \"ALTGXPCIeGen1x1:altgx_inst\|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component\|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio\|lpm_compare:pre_amble_cmpr\|cmpr_87e:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "/home/laoj2/altera/14.1/quartus/libraries/megafunctions/lpm_compare.tdf" 281 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450239217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare ALTGXPCIeGen1x1:altgx_inst\|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component\|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio\|lpm_compare:rd_data_output_cmpr " "Elaborating entity \"lpm_compare\" for hierarchy \"ALTGXPCIeGen1x1:altgx_inst\|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component\|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio\|lpm_compare:rd_data_output_cmpr\"" {  } { { "../ip/ALTGXPCIeGen1x1.v" "rd_data_output_cmpr" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/ip/ALTGXPCIeGen1x1.v" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450239226 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALTGXPCIeGen1x1:altgx_inst\|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component\|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio\|lpm_compare:rd_data_output_cmpr " "Elaborated megafunction instantiation \"ALTGXPCIeGen1x1:altgx_inst\|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component\|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio\|lpm_compare:rd_data_output_cmpr\"" {  } { { "../ip/ALTGXPCIeGen1x1.v" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/ip/ALTGXPCIeGen1x1.v" 253 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498450239228 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALTGXPCIeGen1x1:altgx_inst\|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component\|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio\|lpm_compare:rd_data_output_cmpr " "Instantiated megafunction \"ALTGXPCIeGen1x1:altgx_inst\|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component\|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio\|lpm_compare:rd_data_output_cmpr\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450239228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450239228 ""}  } { { "../ip/ALTGXPCIeGen1x1.v" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/ip/ALTGXPCIeGen1x1.v" 253 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1498450239228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_kae.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_kae.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_kae " "Found entity 1: cmpr_kae" {  } { { "db/cmpr_kae.tdf" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/prj/db/cmpr_kae.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450239282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498450239282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_kae ALTGXPCIeGen1x1:altgx_inst\|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component\|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio\|lpm_compare:rd_data_output_cmpr\|cmpr_kae:auto_generated " "Elaborating entity \"cmpr_kae\" for hierarchy \"ALTGXPCIeGen1x1:altgx_inst\|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component\|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio\|lpm_compare:rd_data_output_cmpr\|cmpr_kae:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "/home/laoj2/altera/14.1/quartus/libraries/megafunctions/lpm_compare.tdf" 281 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450239283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare ALTGXPCIeGen1x1:altgx_inst\|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component\|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio\|lpm_compare:state_mc_cmpr " "Elaborating entity \"lpm_compare\" for hierarchy \"ALTGXPCIeGen1x1:altgx_inst\|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component\|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio\|lpm_compare:state_mc_cmpr\"" {  } { { "../ip/ALTGXPCIeGen1x1.v" "state_mc_cmpr" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/ip/ALTGXPCIeGen1x1.v" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450239289 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALTGXPCIeGen1x1:altgx_inst\|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component\|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio\|lpm_compare:state_mc_cmpr " "Elaborated megafunction instantiation \"ALTGXPCIeGen1x1:altgx_inst\|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component\|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio\|lpm_compare:state_mc_cmpr\"" {  } { { "../ip/ALTGXPCIeGen1x1.v" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/ip/ALTGXPCIeGen1x1.v" 277 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498450239290 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALTGXPCIeGen1x1:altgx_inst\|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component\|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio\|lpm_compare:state_mc_cmpr " "Instantiated megafunction \"ALTGXPCIeGen1x1:altgx_inst\|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component\|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio\|lpm_compare:state_mc_cmpr\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450239290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450239290 ""}  } { { "../ip/ALTGXPCIeGen1x1.v" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/ip/ALTGXPCIeGen1x1.v" 277 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1498450239290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_usd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_usd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_usd " "Found entity 1: cmpr_usd" {  } { { "db/cmpr_usd.tdf" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/prj/db/cmpr_usd.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450239339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498450239339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_usd ALTGXPCIeGen1x1:altgx_inst\|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component\|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio\|lpm_compare:state_mc_cmpr\|cmpr_usd:auto_generated " "Elaborating entity \"cmpr_usd\" for hierarchy \"ALTGXPCIeGen1x1:altgx_inst\|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component\|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio\|lpm_compare:state_mc_cmpr\|cmpr_usd:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "/home/laoj2/altera/14.1/quartus/libraries/megafunctions/lpm_compare.tdf" 281 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450239340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter ALTGXPCIeGen1x1:altgx_inst\|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component\|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio\|lpm_counter:state_mc_counter " "Elaborating entity \"lpm_counter\" for hierarchy \"ALTGXPCIeGen1x1:altgx_inst\|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component\|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio\|lpm_counter:state_mc_counter\"" {  } { { "../ip/ALTGXPCIeGen1x1.v" "state_mc_counter" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/ip/ALTGXPCIeGen1x1.v" 305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450239368 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALTGXPCIeGen1x1:altgx_inst\|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component\|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio\|lpm_counter:state_mc_counter " "Elaborated megafunction instantiation \"ALTGXPCIeGen1x1:altgx_inst\|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component\|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio\|lpm_counter:state_mc_counter\"" {  } { { "../ip/ALTGXPCIeGen1x1.v" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/ip/ALTGXPCIeGen1x1.v" 305 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498450239369 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALTGXPCIeGen1x1:altgx_inst\|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component\|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio\|lpm_counter:state_mc_counter " "Instantiated megafunction \"ALTGXPCIeGen1x1:altgx_inst\|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component\|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio\|lpm_counter:state_mc_counter\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450239369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450239369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_counter " "Parameter \"lpm_type\" = \"lpm_counter\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450239369 ""}  } { { "../ip/ALTGXPCIeGen1x1.v" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/ip/ALTGXPCIeGen1x1.v" 305 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1498450239369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_29h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_29h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_29h " "Found entity 1: cntr_29h" {  } { { "db/cntr_29h.tdf" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/prj/db/cntr_29h.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450239424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498450239424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_29h ALTGXPCIeGen1x1:altgx_inst\|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component\|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio\|lpm_counter:state_mc_counter\|cntr_29h:auto_generated " "Elaborating entity \"cntr_29h\" for hierarchy \"ALTGXPCIeGen1x1:altgx_inst\|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component\|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio\|lpm_counter:state_mc_counter\|cntr_29h:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "/home/laoj2/altera/14.1/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450239425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode ALTGXPCIeGen1x1:altgx_inst\|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component\|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio\|lpm_decode:state_mc_decode " "Elaborating entity \"lpm_decode\" for hierarchy \"ALTGXPCIeGen1x1:altgx_inst\|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component\|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio\|lpm_decode:state_mc_decode\"" {  } { { "../ip/ALTGXPCIeGen1x1.v" "state_mc_decode" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/ip/ALTGXPCIeGen1x1.v" 325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450239444 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALTGXPCIeGen1x1:altgx_inst\|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component\|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio\|lpm_decode:state_mc_decode " "Elaborated megafunction instantiation \"ALTGXPCIeGen1x1:altgx_inst\|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component\|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio\|lpm_decode:state_mc_decode\"" {  } { { "../ip/ALTGXPCIeGen1x1.v" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/ip/ALTGXPCIeGen1x1.v" 325 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498450239446 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALTGXPCIeGen1x1:altgx_inst\|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component\|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio\|lpm_decode:state_mc_decode " "Instantiated megafunction \"ALTGXPCIeGen1x1:altgx_inst\|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component\|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio\|lpm_decode:state_mc_decode\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_decodes 8 " "Parameter \"lpm_decodes\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450239446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 3 " "Parameter \"lpm_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450239446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_decode " "Parameter \"lpm_type\" = \"lpm_decode\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450239446 ""}  } { { "../ip/ALTGXPCIeGen1x1.v" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/ip/ALTGXPCIeGen1x1.v" 325 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1498450239446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_8ff.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_8ff.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_8ff " "Found entity 1: decode_8ff" {  } { { "db/decode_8ff.tdf" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/prj/db/decode_8ff.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450239506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498450239506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_8ff ALTGXPCIeGen1x1:altgx_inst\|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component\|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio\|lpm_decode:state_mc_decode\|decode_8ff:auto_generated " "Elaborating entity \"decode_8ff\" for hierarchy \"ALTGXPCIeGen1x1:altgx_inst\|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component\|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio\|lpm_decode:state_mc_decode\|decode_8ff:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "/home/laoj2/altera/14.1/quartus/libraries/megafunctions/lpm_decode.tdf" 77 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450239507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCIeGen1x1If64 PCIeGen1x1If64:pcie_inst " "Elaborating entity \"PCIeGen1x1If64\" for hierarchy \"PCIeGen1x1If64:pcie_inst\"" {  } { { "../hdl/DE2Gen1x1If64.v" "pcie_inst" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v" 272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450239512 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64_serdes.v 2 2 " "Using design file /home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64_serdes.v, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 PCIeGen1x1If64_serdes_alt_c3gxb_mmf8 " "Found entity 1: PCIeGen1x1If64_serdes_alt_c3gxb_mmf8" {  } { { "PCIeGen1x1If64_serdes.v" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64_serdes.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450239579 ""} { "Info" "ISGN_ENTITY_NAME" "2 PCIeGen1x1If64_serdes " "Found entity 2: PCIeGen1x1If64_serdes" {  } { { "PCIeGen1x1If64_serdes.v" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64_serdes.v" 995 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450239579 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1498450239579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCIeGen1x1If64_serdes PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes " "Elaborating entity \"PCIeGen1x1If64_serdes\" for hierarchy \"PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\"" {  } { { "../ip/PCIeGen1x1If64.v" "serdes" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.v" 495 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450239585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCIeGen1x1If64_serdes_alt_c3gxb_mmf8 PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component " "Elaborating entity \"PCIeGen1x1If64_serdes_alt_c3gxb_mmf8\" for hierarchy \"PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\"" {  } { { "PCIeGen1x1If64_serdes.v" "PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64_serdes.v" 1129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450239588 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rx_patterndetect\[0\] PCIeGen1x1If64_serdes.v(106) " "Output port \"rx_patterndetect\[0\]\" at PCIeGen1x1If64_serdes.v(106) has no driver" {  } { { "PCIeGen1x1If64_serdes.v" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64_serdes.v" 106 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1498450239600 "|DE2Gen1x1If64|PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rx_syncstatus\[0\] PCIeGen1x1If64_serdes.v(107) " "Output port \"rx_syncstatus\[0\]\" at PCIeGen1x1If64_serdes.v(107) has no driver" {  } { { "PCIeGen1x1If64_serdes.v" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64_serdes.v" 107 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1498450239600 "|DE2Gen1x1If64|PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|altpll:pll0 " "Elaborating entity \"altpll\" for hierarchy \"PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|altpll:pll0\"" {  } { { "PCIeGen1x1If64_serdes.v" "pll0" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64_serdes.v" 332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450239609 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|altpll:pll0 " "Elaborated megafunction instantiation \"PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|altpll:pll0\"" {  } { { "PCIeGen1x1If64_serdes.v" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64_serdes.v" 332 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498450239614 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|altpll:pll0 " "Instantiated megafunction \"PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|altpll:pll0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450239614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450239614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 25 " "Parameter \"clk0_multiply_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450239614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 10 " "Parameter \"clk1_divide_by\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450239614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 25 " "Parameter \"clk1_multiply_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450239614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 10 " "Parameter \"clk2_divide_by\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450239614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 20 " "Parameter \"clk2_duty_cycle\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450239614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 25 " "Parameter \"clk2_multiply_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450239614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dpa_divide_by 2 " "Parameter \"dpa_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450239614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dpa_multiply_by 25 " "Parameter \"dpa_multiply_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450239614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 10000 " "Parameter \"inclk0_input_frequency\" = \"10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450239614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode no_compensation " "Parameter \"operation_mode\" = \"no_compensation\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450239614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450239614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450239614 ""}  } { { "PCIeGen1x1If64_serdes.v" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64_serdes.v" 332 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1498450239614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_nn81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_nn81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_nn81 " "Found entity 1: altpll_nn81" {  } { { "db/altpll_nn81.tdf" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/prj/db/altpll_nn81.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450239669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498450239669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_nn81 PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|altpll:pll0\|altpll_nn81:auto_generated " "Elaborating entity \"altpll_nn81\" for hierarchy \"PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|altpll:pll0\|altpll_nn81:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/laoj2/altera/14.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450239670 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/ip/ip_compiler_for_pci_express-library/altpcie_rs_serdes.v 1 1 " "Using design file /home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/ip/ip_compiler_for_pci_express-library/altpcie_rs_serdes.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_rs_serdes " "Found entity 1: altpcie_rs_serdes" {  } { { "altpcie_rs_serdes.v" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/ip/ip_compiler_for_pci_express-library/altpcie_rs_serdes.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450239681 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1498450239681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_rs_serdes PCIeGen1x1If64:pcie_inst\|altpcie_rs_serdes:rs_serdes " "Elaborating entity \"altpcie_rs_serdes\" for hierarchy \"PCIeGen1x1If64:pcie_inst\|altpcie_rs_serdes:rs_serdes\"" {  } { { "../ip/PCIeGen1x1If64.v" "rs_serdes" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.v" 516 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450239684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCIeGen1x1If64_core PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_core:wrapper " "Elaborating entity \"PCIeGen1x1If64_core\" for hierarchy \"PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_core:wrapper\"" {  } { { "../ip/PCIeGen1x1If64.v" "wrapper" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.v" 657 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450239688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/ip/ip_compiler_for_pci_express-library/altpcie_hip_pipen1b.v 5 5 " "Found 5 design units, including 5 entities, in source file /home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/ip/ip_compiler_for_pci_express-library/altpcie_hip_pipen1b.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_hip_pipen1b " "Found entity 1: altpcie_hip_pipen1b" {  } { { "altpcie_hip_pipen1b.v" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/ip/ip_compiler_for_pci_express-library/altpcie_hip_pipen1b.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450240152 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt4gxb_reset_controller " "Found entity 2: alt4gxb_reset_controller" {  } { { "altpcie_hip_pipen1b.v" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/ip/ip_compiler_for_pci_express-library/altpcie_hip_pipen1b.v" 3153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450240152 ""} { "Info" "ISGN_ENTITY_NAME" "3 altpcie_txcred_patch " "Found entity 3: altpcie_txcred_patch" {  } { { "altpcie_hip_pipen1b.v" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/ip/ip_compiler_for_pci_express-library/altpcie_hip_pipen1b.v" 3397 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450240152 ""} { "Info" "ISGN_ENTITY_NAME" "4 altpcie_tl_cfg_pipe " "Found entity 4: altpcie_tl_cfg_pipe" {  } { { "altpcie_hip_pipen1b.v" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/ip/ip_compiler_for_pci_express-library/altpcie_hip_pipen1b.v" 3800 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450240152 ""} { "Info" "ISGN_ENTITY_NAME" "5 altpcie_pcie_reconfig_bridge " "Found entity 5: altpcie_pcie_reconfig_bridge" {  } { { "altpcie_hip_pipen1b.v" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/ip/ip_compiler_for_pci_express-library/altpcie_hip_pipen1b.v" 3914 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450240152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498450240152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_hip_pipen1b PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst " "Elaborating entity \"altpcie_hip_pipen1b\" for hierarchy \"PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\"" {  } { { "../ip/PCIeGen1x1If64_core.v" "altpcie_hip_pipen1b_inst" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64_core.v" 743 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450240169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_pcie_reconfig_bridge PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0 " "Elaborating entity \"altpcie_pcie_reconfig_bridge\" for hierarchy \"PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0\"" {  } { { "altpcie_hip_pipen1b.v" "altpcie_pcie_reconfig_bridge0" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/ip/ip_compiler_for_pci_express-library/altpcie_hip_pipen1b.v" 2549 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450240391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_txcred_patch PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|altpcie_txcred_patch:txcred_patch0 " "Elaborating entity \"altpcie_txcred_patch\" for hierarchy \"PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|altpcie_txcred_patch:txcred_patch0\"" {  } { { "altpcie_hip_pipen1b.v" "txcred_patch0" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/ip/ip_compiler_for_pci_express-library/altpcie_hip_pipen1b.v" 3067 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450240534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_tl_cfg_pipe PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst " "Elaborating entity \"altpcie_tl_cfg_pipe\" for hierarchy \"PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst\"" {  } { { "altpcie_hip_pipen1b.v" "altpcie_tl_cfg_pipe_inst" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/ip/ip_compiler_for_pci_express-library/altpcie_hip_pipen1b.v" 3108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450240608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "riffa_wrapper_de2i riffa_wrapper_de2i:riffa " "Elaborating entity \"riffa_wrapper_de2i\" for hierarchy \"riffa_wrapper_de2i:riffa\"" {  } { { "../hdl/DE2Gen1x1If64.v" "riffa" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v" 354 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450240650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "translation_altera riffa_wrapper_de2i:riffa\|translation_altera:trans " "Elaborating entity \"translation_altera\" for hierarchy \"riffa_wrapper_de2i:riffa\|translation_altera:trans\"" {  } { { "../../riffa_wrapper_de2i.v" "trans" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/riffa_wrapper_de2i.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450240778 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "RX_TLP_BAR_DECODE translation_altera.v(95) " "Output port \"RX_TLP_BAR_DECODE\" at translation_altera.v(95) has no driver" {  } { { "../../../../riffa_hdl/translation_altera.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/translation_altera.v" 95 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1498450240864 "|DE2Gen1x1If64|riffa_wrapper_de2i:riffa|translation_altera:trans"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "engine_layer riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst " "Elaborating entity \"engine_layer\" for hierarchy \"riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\"" {  } { { "../../riffa_wrapper_de2i.v" "engine_layer_inst" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/riffa_wrapper_de2i.v" 486 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450240868 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TX_TLP_START_OFFSET\[3..1\] engine_layer.v(81) " "Output port \"TX_TLP_START_OFFSET\[3..1\]\" at engine_layer.v(81) has no driver" {  } { { "../../../../riffa_hdl/engine_layer.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/engine_layer.v" 81 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1498450241095 "|DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TX_TLP_END_OFFSET\[3..1\] engine_layer.v(83) " "Output port \"TX_TLP_END_OFFSET\[3..1\]\" at engine_layer.v(83) has no driver" {  } { { "../../../../riffa_hdl/engine_layer.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/engine_layer.v" 83 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1498450241095 "|DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_engine_classic riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst " "Elaborating entity \"rx_engine_classic\" for hierarchy \"riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\"" {  } { { "../../../../riffa_hdl/engine_layer.v" "rx_engine_classic_inst" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/engine_layer.v" 281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450241097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftreg riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|shiftreg:data_shiftreg_inst " "Elaborating entity \"shiftreg\" for hierarchy \"riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|shiftreg:data_shiftreg_inst\"" {  } { { "../../../../riffa_hdl/rx_engine_classic.v" "data_shiftreg_inst" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/rx_engine_classic.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450241298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftreg riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|shiftreg:sop_shiftreg_inst " "Elaborating entity \"shiftreg\" for hierarchy \"riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|shiftreg:sop_shiftreg_inst\"" {  } { { "../../../../riffa_hdl/rx_engine_classic.v" "sop_shiftreg_inst" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/rx_engine_classic.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450241366 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 shiftreg.v(76) " "Verilog HDL assignment warning at shiftreg.v(76): truncated value with size 32 to match size of target (1)" {  } { { "../../../../riffa_hdl/shiftreg.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/shiftreg.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1498450241372 "|DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|shiftreg:sop_shiftreg_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftreg riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|shiftreg:eoff_shiftreg_inst " "Elaborating entity \"shiftreg\" for hierarchy \"riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|shiftreg:eoff_shiftreg_inst\"" {  } { { "../../../../riffa_hdl/rx_engine_classic.v" "eoff_shiftreg_inst" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/rx_engine_classic.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450241378 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 shiftreg.v(76) " "Verilog HDL assignment warning at shiftreg.v(76): truncated value with size 32 to match size of target (4)" {  } { { "../../../../riffa_hdl/shiftreg.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/shiftreg.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1498450241423 "|DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|shiftreg:eoff_shiftreg_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rxr_engine_classic riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst " "Elaborating entity \"rxr_engine_classic\" for hierarchy \"riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\"" {  } { { "../../../../riffa_hdl/rx_engine_classic.v" "rxr_engine_inst" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/rx_engine_classic.v" 402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450241427 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_wEndFlag rxr_engine_classic.v(146) " "Verilog HDL or VHDL warning at rxr_engine_classic.v(146): object \"_wEndFlag\" assigned a value but never read" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/rxr_engine_classic.v" 146 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1498450241458 "|DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wRxrDataReady rxr_engine_classic.v(163) " "Verilog HDL or VHDL warning at rxr_engine_classic.v(163): object \"wRxrDataReady\" assigned a value but never read" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/rxr_engine_classic.v" 163 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1498450241459 "|DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 1 rxr_engine_classic.v(192) " "Verilog HDL assignment warning at rxr_engine_classic.v(192): truncated value with size 10 to match size of target (1)" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/rxr_engine_classic.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1498450241459 "|DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "offset_to_mask riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|offset_to_mask:o2m_ef " "Elaborating entity \"offset_to_mask\" for hierarchy \"riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|offset_to_mask:o2m_ef\"" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "o2m_ef" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/rxr_engine_classic.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450241462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|register:dw_enable " "Elaborating entity \"register\" for hierarchy \"riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|register:dw_enable\"" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "dw_enable" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/rxr_engine_classic.v" 308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450241471 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 register.v(59) " "Verilog HDL assignment warning at register.v(59): truncated value with size 32 to match size of target (2)" {  } { { "../../../../riffa_hdl/register.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/register.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1498450241503 "|DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst|register:dw_enable"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|pipeline:dw_pipeline " "Elaborating entity \"pipeline\" for hierarchy \"riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|pipeline:dw_pipeline\"" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "dw_pipeline" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/rxr_engine_classic.v" 329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450241506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_pipeline riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|pipeline:dw_pipeline\|reg_pipeline:pipeline_inst " "Elaborating entity \"reg_pipeline\" for hierarchy \"riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|pipeline:dw_pipeline\|reg_pipeline:pipeline_inst\"" {  } { { "../../../../riffa_hdl/pipeline.v" "pipeline_inst" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/pipeline.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450241519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|register:metadata_DW0_register " "Elaborating entity \"register\" for hierarchy \"riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|register:metadata_DW0_register\"" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "metadata_DW0_register" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/rxr_engine_classic.v" 349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450241530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|register:metadata_type_register " "Elaborating entity \"register\" for hierarchy \"riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|register:metadata_type_register\"" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "metadata_type_register" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/rxr_engine_classic.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450241562 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 register.v(59) " "Verilog HDL assignment warning at register.v(59): truncated value with size 32 to match size of target (5)" {  } { { "../../../../riffa_hdl/register.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/register.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1498450241598 "|DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst|register:metadata_type_register"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|register:metadata_length_register " "Elaborating entity \"register\" for hierarchy \"riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|register:metadata_length_register\"" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "metadata_length_register" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/rxr_engine_classic.v" 445 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450241600 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 register.v(59) " "Verilog HDL assignment warning at register.v(59): truncated value with size 32 to match size of target (10)" {  } { { "../../../../riffa_hdl/register.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/register.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1498450241603 "|DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst|register:metadata_length_register"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|register:addr_DW0_bit_2_register " "Elaborating entity \"register\" for hierarchy \"riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|register:addr_DW0_bit_2_register\"" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "addr_DW0_bit_2_register" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/rxr_engine_classic.v" 462 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450241606 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 register.v(59) " "Verilog HDL assignment warning at register.v(59): truncated value with size 32 to match size of target (1)" {  } { { "../../../../riffa_hdl/register.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/register.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1498450241627 "|DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst|register:addr_DW0_bit_2_register"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|pipeline:output_pipeline " "Elaborating entity \"pipeline\" for hierarchy \"riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|pipeline:output_pipeline\"" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "output_pipeline" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/rxr_engine_classic.v" 514 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450241633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_pipeline riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|pipeline:output_pipeline\|reg_pipeline:pipeline_inst " "Elaborating entity \"reg_pipeline\" for hierarchy \"riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|pipeline:output_pipeline\|reg_pipeline:pipeline_inst\"" {  } { { "../../../../riffa_hdl/pipeline.v" "pipeline_inst" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/pipeline.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450241717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rxc_engine_classic riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst " "Elaborating entity \"rxc_engine_classic\" for hierarchy \"riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\"" {  } { { "../../../../riffa_hdl/rx_engine_classic.v" "rxc_engine_inst" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/rx_engine_classic.v" 448 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450241849 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 1 rxc_engine_classic.v(168) " "Verilog HDL assignment warning at rxc_engine_classic.v(168): truncated value with size 10 to match size of target (1)" {  } { { "../../../../riffa_hdl/rxc_engine_classic.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/rxc_engine_classic.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1498450241965 "|DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxc_engine_classic:rxc_engine_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|register:metadata_DW0_register " "Elaborating entity \"register\" for hierarchy \"riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|register:metadata_DW0_register\"" {  } { { "../../../../riffa_hdl/rxc_engine_classic.v" "metadata_DW0_register" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/rxc_engine_classic.v" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450241967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|register:metadata_type_register " "Elaborating entity \"register\" for hierarchy \"riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|register:metadata_type_register\"" {  } { { "../../../../riffa_hdl/rxc_engine_classic.v" "metadata_type_register" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/rxc_engine_classic.v" 300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450242056 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 register.v(59) " "Verilog HDL assignment warning at register.v(59): truncated value with size 32 to match size of target (5)" {  } { { "../../../../riffa_hdl/register.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/register.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1498450242140 "|DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxc_engine_classic:rxc_engine_inst|register:metadata_type_register"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|register:metadata_length_register " "Elaborating entity \"register\" for hierarchy \"riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|register:metadata_length_register\"" {  } { { "../../../../riffa_hdl/rxc_engine_classic.v" "metadata_length_register" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/rxc_engine_classic.v" 314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450242142 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 register.v(59) " "Verilog HDL assignment warning at register.v(59): truncated value with size 32 to match size of target (10)" {  } { { "../../../../riffa_hdl/register.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/register.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1498450242154 "|DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxc_engine_classic:rxc_engine_inst|register:metadata_length_register"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|register:metadata_address_register " "Elaborating entity \"register\" for hierarchy \"riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|register:metadata_address_register\"" {  } { { "../../../../riffa_hdl/rxc_engine_classic.v" "metadata_address_register" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/rxc_engine_classic.v" 328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450242156 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 register.v(59) " "Verilog HDL assignment warning at register.v(59): truncated value with size 32 to match size of target (7)" {  } { { "../../../../riffa_hdl/register.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/register.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1498450242157 "|DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxc_engine_classic:rxc_engine_inst|register:metadata_address_register"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|pipeline:output_pipeline " "Elaborating entity \"pipeline\" for hierarchy \"riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|pipeline:output_pipeline\"" {  } { { "../../../../riffa_hdl/rxc_engine_classic.v" "output_pipeline" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/rxc_engine_classic.v" 422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450242166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_pipeline riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|pipeline:output_pipeline\|reg_pipeline:pipeline_inst " "Elaborating entity \"reg_pipeline\" for hierarchy \"riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|pipeline:output_pipeline\|reg_pipeline:pipeline_inst\"" {  } { { "../../../../riffa_hdl/pipeline.v" "pipeline_inst" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/pipeline.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450242173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_engine_classic riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst " "Elaborating entity \"tx_engine_classic\" for hierarchy \"riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\"" {  } { { "../../../../riffa_hdl/engine_layer.v" "tx_engine_classic_inst" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/engine_layer.v" 347 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450242223 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wDoneEngRst tx_engine_classic.v(179) " "Verilog HDL or VHDL warning at tx_engine_classic.v(179): object \"wDoneEngRst\" assigned a value but never read" {  } { { "../../../../riffa_hdl/tx_engine_classic.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/tx_engine_classic.v" 179 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1498450242267 "|DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "txc_engine_classic riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst " "Elaborating entity \"txc_engine_classic\" for hierarchy \"riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\"" {  } { { "../../../../riffa_hdl/tx_engine_classic.v" "txc_engine_inst" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/tx_engine_classic.v" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450242269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "txc_formatter_classic riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|txc_formatter_classic:txc_formatter_inst " "Elaborating entity \"txc_formatter_classic\" for hierarchy \"riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|txc_formatter_classic:txc_formatter_inst\"" {  } { { "../../../../riffa_hdl/txc_engine_classic.v" "txc_formatter_inst" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/txc_engine_classic.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450242288 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 txc_engine_classic.v(298) " "Verilog HDL assignment warning at txc_engine_classic.v(298): truncated value with size 32 to match size of target (4)" {  } { { "../../../../riffa_hdl/txc_engine_classic.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/txc_engine_classic.v" 298 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1498450242296 "|DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 txc_engine_classic.v(299) " "Verilog HDL assignment warning at txc_engine_classic.v(299): truncated value with size 32 to match size of target (10)" {  } { { "../../../../riffa_hdl/txc_engine_classic.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/txc_engine_classic.v" 299 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1498450242296 "|DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|txc_formatter_classic:txc_formatter_inst\|pipeline:input_inst " "Elaborating entity \"pipeline\" for hierarchy \"riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|txc_formatter_classic:txc_formatter_inst\|pipeline:input_inst\"" {  } { { "../../../../riffa_hdl/txc_engine_classic.v" "input_inst" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/txc_engine_classic.v" 320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450242299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_pipeline riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|txc_formatter_classic:txc_formatter_inst\|pipeline:input_inst\|reg_pipeline:pipeline_inst " "Elaborating entity \"reg_pipeline\" for hierarchy \"riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|txc_formatter_classic:txc_formatter_inst\|pipeline:input_inst\|reg_pipeline:pipeline_inst\"" {  } { { "../../../../riffa_hdl/pipeline.v" "pipeline_inst" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/pipeline.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450242348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|txc_formatter_classic:txc_formatter_inst\|pipeline:output_inst " "Elaborating entity \"pipeline\" for hierarchy \"riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|txc_formatter_classic:txc_formatter_inst\|pipeline:output_inst\"" {  } { { "../../../../riffa_hdl/txc_engine_classic.v" "output_inst" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/txc_engine_classic.v" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450242380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_pipeline riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|txc_formatter_classic:txc_formatter_inst\|pipeline:output_inst\|reg_pipeline:pipeline_inst " "Elaborating entity \"reg_pipeline\" for hierarchy \"riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|txc_formatter_classic:txc_formatter_inst\|pipeline:output_inst\|reg_pipeline:pipeline_inst\"" {  } { { "../../../../riffa_hdl/pipeline.v" "pipeline_inst" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/pipeline.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450242452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_engine riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst " "Elaborating entity \"tx_engine\" for hierarchy \"riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\"" {  } { { "../../../../riffa_hdl/txc_engine_classic.v" "txc_engine_inst" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/txc_engine_classic.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450242488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_data_pipeline riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst " "Elaborating entity \"tx_data_pipeline\" for hierarchy \"riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\"" {  } { { "../../../../riffa_hdl/tx_engine.v" "tx_data_pipeline_inst" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/tx_engine.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450242538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_data_shift riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_shift:tx_shift_inst " "Elaborating entity \"tx_data_shift\" for hierarchy \"riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_shift:tx_shift_inst\"" {  } { { "../../../../riffa_hdl/tx_data_pipeline.v" "tx_shift_inst" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/tx_data_pipeline.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450242569 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 tx_data_shift.v(152) " "Verilog HDL assignment warning at tx_data_shift.v(152): truncated value with size 32 to match size of target (2)" {  } { { "../../../../riffa_hdl/tx_data_shift.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/tx_data_shift.v" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1498450242582 "|DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_shift:tx_shift_inst\|pipeline:input_register " "Elaborating entity \"pipeline\" for hierarchy \"riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_shift:tx_shift_inst\|pipeline:input_register\"" {  } { { "../../../../riffa_hdl/tx_data_shift.v" "input_register" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/tx_data_shift.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450242584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_pipeline riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_shift:tx_shift_inst\|pipeline:input_register\|reg_pipeline:pipeline_inst " "Elaborating entity \"reg_pipeline\" for hierarchy \"riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_shift:tx_shift_inst\|pipeline:input_register\|reg_pipeline:pipeline_inst\"" {  } { { "../../../../riffa_hdl/pipeline.v" "pipeline_inst" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/pipeline.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450242605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_shift:tx_shift_inst\|pipeline:output_register " "Elaborating entity \"pipeline\" for hierarchy \"riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_shift:tx_shift_inst\|pipeline:output_register\"" {  } { { "../../../../riffa_hdl/tx_data_shift.v" "output_register" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/tx_data_shift.v" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450242623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_pipeline riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_shift:tx_shift_inst\|pipeline:output_register\|reg_pipeline:pipeline_inst " "Elaborating entity \"reg_pipeline\" for hierarchy \"riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_shift:tx_shift_inst\|pipeline:output_register\|reg_pipeline:pipeline_inst\"" {  } { { "../../../../riffa_hdl/pipeline.v" "pipeline_inst" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/pipeline.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450242643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rotate riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_shift:tx_shift_inst\|rotate:em_rotate_inst " "Elaborating entity \"rotate\" for hierarchy \"riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_shift:tx_shift_inst\|rotate:em_rotate_inst\"" {  } { { "../../../../riffa_hdl/tx_data_shift.v" "em_rotate_inst" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/tx_data_shift.v" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450242659 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wShiftL rotate.v(59) " "Verilog HDL or VHDL warning at rotate.v(59): object \"wShiftL\" assigned a value but never read" {  } { { "../../../../riffa_hdl/rotate.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/rotate.v" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1498450242678 "|DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|rotate:em_rotate_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "offset_flag_to_one_hot riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_shift:tx_shift_inst\|offset_flag_to_one_hot:ef_onehot_inst " "Elaborating entity \"offset_flag_to_one_hot\" for hierarchy \"riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_shift:tx_shift_inst\|offset_flag_to_one_hot:ef_onehot_inst\"" {  } { { "../../../../riffa_hdl/tx_data_shift.v" "ef_onehot_inst" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/tx_data_shift.v" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450242682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rotate riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_shift:tx_shift_inst\|rotate:gen_rotates\[0\].select_rotate_inst_ " "Elaborating entity \"rotate\" for hierarchy \"riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_shift:tx_shift_inst\|rotate:gen_rotates\[0\].select_rotate_inst_\"" {  } { { "../../../../riffa_hdl/tx_data_shift.v" "gen_rotates\[0\].select_rotate_inst_" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/tx_data_shift.v" 299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450242711 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wShiftR rotate.v(58) " "Verilog HDL or VHDL warning at rotate.v(58): object \"wShiftR\" assigned a value but never read" {  } { { "../../../../riffa_hdl/rotate.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/rotate.v" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1498450242728 "|DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|rotate:gen_rotates[0].select_rotate_inst_"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "one_hot_mux riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_shift:tx_shift_inst\|one_hot_mux:gen_multiplexers\[0\].mux_inst_ " "Elaborating entity \"one_hot_mux\" for hierarchy \"riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_shift:tx_shift_inst\|one_hot_mux:gen_multiplexers\[0\].mux_inst_\"" {  } { { "../../../../riffa_hdl/tx_data_shift.v" "gen_multiplexers\[0\].mux_inst_" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/tx_data_shift.v" 319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450242735 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "one_hot_mux.v(70) " "Verilog HDL Case Statement information at one_hot_mux.v(70): all case item expressions in this case statement are onehot" {  } { { "../../../../riffa_hdl/one_hot_mux.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/one_hot_mux.v" 70 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1498450242816 "|DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|one_hot_mux:gen_multiplexers[0].mux_inst_"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_data_fifo riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst " "Elaborating entity \"tx_data_fifo\" for hierarchy \"riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\"" {  } { { "../../../../riffa_hdl/tx_data_pipeline.v" "txdf_inst" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/tx_data_pipeline.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450242823 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wRdTxDataPacketValid tx_data_fifo.v(115) " "Verilog HDL or VHDL warning at tx_data_fifo.v(115): object \"wRdTxDataPacketValid\" assigned a value but never read" {  } { { "../../../../riffa_hdl/tx_data_fifo.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/tx_data_fifo.v" 115 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1498450242881 "|DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_v2 riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|counter_v2:packet_ctr_inst " "Elaborating entity \"counter_v2\" for hierarchy \"riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|counter_v2:packet_ctr_inst\"" {  } { { "../../../../riffa_hdl/tx_data_fifo.v" "packet_ctr_inst" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/tx_data_fifo.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450242882 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 tx_data_fifo.v(314) " "Verilog HDL assignment warning at tx_data_fifo.v(314): truncated value with size 32 to match size of target (5)" {  } { { "../../../../riffa_hdl/tx_data_fifo.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/tx_data_fifo.v" 314 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1498450242952 "|DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|counter_v2:packet_ctr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 tx_data_fifo.v(316) " "Verilog HDL assignment warning at tx_data_fifo.v(316): truncated value with size 32 to match size of target (5)" {  } { { "../../../../riffa_hdl/tx_data_fifo.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/tx_data_fifo.v" 316 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1498450242952 "|DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|counter_v2:packet_ctr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 tx_data_fifo.v(318) " "Verilog HDL assignment warning at tx_data_fifo.v(318): truncated value with size 32 to match size of target (5)" {  } { { "../../../../riffa_hdl/tx_data_fifo.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/tx_data_fifo.v" 318 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1498450242952 "|DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|counter_v2:packet_ctr_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|pipeline:gen_regs_fifos\[0\].input_pipeline_inst_ " "Elaborating entity \"pipeline\" for hierarchy \"riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|pipeline:gen_regs_fifos\[0\].input_pipeline_inst_\"" {  } { { "../../../../riffa_hdl/tx_data_fifo.v" "gen_regs_fifos\[0\].input_pipeline_inst_" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/tx_data_fifo.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450242954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_pipeline riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|pipeline:gen_regs_fifos\[0\].input_pipeline_inst_\|reg_pipeline:pipeline_inst " "Elaborating entity \"reg_pipeline\" for hierarchy \"riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|pipeline:gen_regs_fifos\[0\].input_pipeline_inst_\|reg_pipeline:pipeline_inst\"" {  } { { "../../../../riffa_hdl/pipeline.v" "pipeline_inst" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/pipeline.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450242996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[0\].fifo_inst_ " "Elaborating entity \"fifo\" for hierarchy \"riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[0\].fifo_inst_\"" {  } { { "../../../../riffa_hdl/tx_data_fifo.v" "gen_regs_fifos\[0\].fifo_inst_" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/tx_data_fifo.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450243068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scsdpram riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[0\].fifo_inst_\|scsdpram:mem " "Elaborating entity \"scsdpram\" for hierarchy \"riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[0\].fifo_inst_\|scsdpram:mem\"" {  } { { "../../../../riffa_hdl/fifo.v" "mem" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/fifo.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450243124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftreg riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[0\].fifo_inst_\|shiftreg:shiftreg_wr_delay_inst " "Elaborating entity \"shiftreg\" for hierarchy \"riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[0\].fifo_inst_\|shiftreg:shiftreg_wr_delay_inst\"" {  } { { "../../../../riffa_hdl/fifo.v" "shiftreg_wr_delay_inst" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/fifo.v" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450243202 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rDataShift shiftreg.v(63) " "Verilog HDL or VHDL warning at shiftreg.v(63): object \"rDataShift\" assigned a value but never read" {  } { { "../../../../riffa_hdl/shiftreg.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/shiftreg.v" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1498450243204 "|DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|shiftreg:shiftreg_wr_delay_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|pipeline:packet_valid_reg " "Elaborating entity \"pipeline\" for hierarchy \"riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|pipeline:packet_valid_reg\"" {  } { { "../../../../riffa_hdl/tx_data_fifo.v" "packet_valid_reg" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/tx_data_fifo.v" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450243235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_pipeline riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|pipeline:packet_valid_reg\|reg_pipeline:pipeline_inst " "Elaborating entity \"reg_pipeline\" for hierarchy \"riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|pipeline:packet_valid_reg\|reg_pipeline:pipeline_inst\"" {  } { { "../../../../riffa_hdl/pipeline.v" "pipeline_inst" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/pipeline.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450243245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_hdr_fifo riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_hdr_fifo:txhf_inst " "Elaborating entity \"tx_hdr_fifo\" for hierarchy \"riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_hdr_fifo:txhf_inst\"" {  } { { "../../../../riffa_hdl/tx_engine.v" "txhf_inst" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/tx_engine.v" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450243284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_hdr_fifo:txhf_inst\|pipeline:input_pipeline_inst " "Elaborating entity \"pipeline\" for hierarchy \"riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_hdr_fifo:txhf_inst\|pipeline:input_pipeline_inst\"" {  } { { "../../../../riffa_hdl/tx_hdr_fifo.v" "input_pipeline_inst" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/tx_hdr_fifo.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450243321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_pipeline riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_hdr_fifo:txhf_inst\|pipeline:input_pipeline_inst\|reg_pipeline:pipeline_inst " "Elaborating entity \"reg_pipeline\" for hierarchy \"riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_hdr_fifo:txhf_inst\|pipeline:input_pipeline_inst\|reg_pipeline:pipeline_inst\"" {  } { { "../../../../riffa_hdl/pipeline.v" "pipeline_inst" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/pipeline.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450243386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_hdr_fifo:txhf_inst\|fifo:fifo_inst " "Elaborating entity \"fifo\" for hierarchy \"riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_hdr_fifo:txhf_inst\|fifo:fifo_inst\"" {  } { { "../../../../riffa_hdl/tx_hdr_fifo.v" "fifo_inst" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/tx_hdr_fifo.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450243426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scsdpram riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_hdr_fifo:txhf_inst\|fifo:fifo_inst\|scsdpram:mem " "Elaborating entity \"scsdpram\" for hierarchy \"riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_hdr_fifo:txhf_inst\|fifo:fifo_inst\|scsdpram:mem\"" {  } { { "../../../../riffa_hdl/fifo.v" "mem" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/fifo.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450243460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_alignment_pipeline riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_alignment_pipeline:tx_alignment_inst " "Elaborating entity \"tx_alignment_pipeline\" for hierarchy \"riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\"" {  } { { "../../../../riffa_hdl/tx_engine.v" "tx_alignment_inst" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/tx_engine.v" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450243483 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 tx_alignment_pipeline.v(212) " "Verilog HDL assignment warning at tx_alignment_pipeline.v(212): truncated value with size 32 to match size of target (16)" {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/tx_alignment_pipeline.v" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1498450243520 "|DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 tx_alignment_pipeline.v(216) " "Verilog HDL assignment warning at tx_alignment_pipeline.v(216): truncated value with size 4 to match size of target (2)" {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/tx_alignment_pipeline.v" 216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1498450243520 "|DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 tx_alignment_pipeline.v(250) " "Verilog HDL assignment warning at tx_alignment_pipeline.v(250): truncated value with size 32 to match size of target (2)" {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/tx_alignment_pipeline.v" 250 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1498450243520 "|DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wSchedule\[1\]\[31..24\] 0 tx_alignment_pipeline.v(163) " "Net \"wSchedule\[1\]\[31..24\]\" at tx_alignment_pipeline.v(163) has no driver or initial value, using a default initial value '0'" {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/tx_alignment_pipeline.v" 163 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1498450243520 "|DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wSchedule\[1\]\[11..0\] 0 tx_alignment_pipeline.v(163) " "Net \"wSchedule\[1\]\[11..0\]\" at tx_alignment_pipeline.v(163) has no driver or initial value, using a default initial value '0'" {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/tx_alignment_pipeline.v" 163 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1498450243520 "|DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wSchedule\[0\]\[31..24\] 0 tx_alignment_pipeline.v(163) " "Net \"wSchedule\[0\]\[31..24\]\" at tx_alignment_pipeline.v(163) has no driver or initial value, using a default initial value '0'" {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/tx_alignment_pipeline.v" 163 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1498450243520 "|DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wSchedule\[0\]\[11..0\] 0 tx_alignment_pipeline.v(163) " "Net \"wSchedule\[0\]\[11..0\]\" at tx_alignment_pipeline.v(163) has no driver or initial value, using a default initial value '0'" {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/tx_alignment_pipeline.v" 163 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1498450243520 "|DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wSchedule " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wSchedule\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1498450243521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|pipeline:compute_reg " "Elaborating entity \"pipeline\" for hierarchy \"riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|pipeline:compute_reg\"" {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "compute_reg" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/tx_alignment_pipeline.v" 346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450243533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_pipeline riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|pipeline:compute_reg\|reg_pipeline:pipeline_inst " "Elaborating entity \"reg_pipeline\" for hierarchy \"riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|pipeline:compute_reg\|reg_pipeline:pipeline_inst\"" {  } { { "../../../../riffa_hdl/pipeline.v" "pipeline_inst" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/pipeline.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450243540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|pipeline:select_reg " "Elaborating entity \"pipeline\" for hierarchy \"riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|pipeline:select_reg\"" {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "select_reg" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/tx_alignment_pipeline.v" 392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450243573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_pipeline riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|pipeline:select_reg\|reg_pipeline:pipeline_inst " "Elaborating entity \"reg_pipeline\" for hierarchy \"riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|pipeline:select_reg\|reg_pipeline:pipeline_inst\"" {  } { { "../../../../riffa_hdl/pipeline.v" "pipeline_inst" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/pipeline.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450243588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|counter:satctr_inst " "Elaborating entity \"counter\" for hierarchy \"riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|counter:satctr_inst\"" {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "satctr_inst" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/tx_alignment_pipeline.v" 407 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450243618 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 counter.v(69) " "Verilog HDL assignment warning at counter.v(69): truncated value with size 32 to match size of target (2)" {  } { { "../../../../riffa_hdl/counter.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/counter.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1498450243644 "|DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:satctr_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|counter:pktctr_inst " "Elaborating entity \"counter\" for hierarchy \"riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|counter:pktctr_inst\"" {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "pktctr_inst" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/tx_alignment_pipeline.v" 422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450243648 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 counter.v(69) " "Verilog HDL assignment warning at counter.v(69): truncated value with size 32 to match size of target (16)" {  } { { "../../../../riffa_hdl/counter.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/counter.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1498450243668 "|DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|pipeline:gen_data_input_regs\[0\].data_register_ " "Elaborating entity \"pipeline\" for hierarchy \"riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|pipeline:gen_data_input_regs\[0\].data_register_\"" {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "gen_data_input_regs\[0\].data_register_" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/tx_alignment_pipeline.v" 470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450243672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_pipeline riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|pipeline:gen_data_input_regs\[0\].data_register_\|reg_pipeline:pipeline_inst " "Elaborating entity \"reg_pipeline\" for hierarchy \"riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|pipeline:gen_data_input_regs\[0\].data_register_\|reg_pipeline:pipeline_inst\"" {  } { { "../../../../riffa_hdl/pipeline.v" "pipeline_inst" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/pipeline.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450243687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|mux:gen_packet_format_multiplexers\[0\].dw_mux_ " "Elaborating entity \"mux\" for hierarchy \"riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|mux:gen_packet_format_multiplexers\[0\].dw_mux_\"" {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "gen_packet_format_multiplexers\[0\].dw_mux_" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/tx_alignment_pipeline.v" 510 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450243735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_select riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|mux:gen_packet_format_multiplexers\[0\].dw_mux_\|mux_select:mux_select_inst " "Elaborating entity \"mux_select\" for hierarchy \"riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|mux:gen_packet_format_multiplexers\[0\].dw_mux_\|mux_select:mux_select_inst\"" {  } { { "../../../../riffa_hdl/mux.v" "mux_select_inst" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/mux.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450243755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|pipeline:output_register_inst " "Elaborating entity \"pipeline\" for hierarchy \"riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|pipeline:output_register_inst\"" {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "output_register_inst" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/tx_alignment_pipeline.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450243774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_pipeline riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|pipeline:output_register_inst\|reg_pipeline:pipeline_inst " "Elaborating entity \"reg_pipeline\" for hierarchy \"riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|pipeline:output_register_inst\|reg_pipeline:pipeline_inst\"" {  } { { "../../../../riffa_hdl/pipeline.v" "pipeline_inst" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/pipeline.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450243795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "txr_engine_classic riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst " "Elaborating entity \"txr_engine_classic\" for hierarchy \"riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\"" {  } { { "../../../../riffa_hdl/tx_engine_classic.v" "txr_engine_inst" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/tx_engine_classic.v" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450243821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "txr_formatter_classic riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|txr_formatter_classic:txr_formatter_inst " "Elaborating entity \"txr_formatter_classic\" for hierarchy \"riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|txr_formatter_classic:txr_formatter_inst\"" {  } { { "../../../../riffa_hdl/txr_engine_classic.v" "txr_formatter_inst" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/txr_engine_classic.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450243828 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 txr_engine_classic.v(303) " "Verilog HDL assignment warning at txr_engine_classic.v(303): truncated value with size 32 to match size of target (4)" {  } { { "../../../../riffa_hdl/txr_engine_classic.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/txr_engine_classic.v" 303 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1498450243888 "|DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|txr_formatter_classic:txr_formatter_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 txr_engine_classic.v(304) " "Verilog HDL assignment warning at txr_engine_classic.v(304): truncated value with size 32 to match size of target (10)" {  } { { "../../../../riffa_hdl/txr_engine_classic.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/txr_engine_classic.v" 304 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1498450243889 "|DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|txr_formatter_classic:txr_formatter_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_mux riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|tx_mux:tx_mux_inst " "Elaborating entity \"tx_mux\" for hierarchy \"riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|tx_mux:tx_mux_inst\"" {  } { { "../../../../riffa_hdl/tx_engine_classic.v" "tx_mux_inst" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/tx_engine_classic.v" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450244077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|tx_mux:tx_mux_inst\|pipeline:txr_capture_inst " "Elaborating entity \"pipeline\" for hierarchy \"riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|tx_mux:tx_mux_inst\|pipeline:txr_capture_inst\"" {  } { { "../../../../riffa_hdl/tx_engine_classic.v" "txr_capture_inst" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/tx_engine_classic.v" 530 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450244187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_pipeline riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|tx_mux:tx_mux_inst\|pipeline:txr_capture_inst\|reg_pipeline:pipeline_inst " "Elaborating entity \"reg_pipeline\" for hierarchy \"riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|tx_mux:tx_mux_inst\|pipeline:txr_capture_inst\|reg_pipeline:pipeline_inst\"" {  } { { "../../../../riffa_hdl/pipeline.v" "pipeline_inst" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/pipeline.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450244260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_arbiter riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|tx_mux:tx_mux_inst\|tx_arbiter:tx_arbiter_inst " "Elaborating entity \"tx_arbiter\" for hierarchy \"riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|tx_mux:tx_mux_inst\|tx_arbiter:tx_arbiter_inst\"" {  } { { "../../../../riffa_hdl/tx_engine_classic.v" "tx_arbiter_inst" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/tx_engine_classic.v" 576 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450244366 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 tx_engine_classic.v(728) " "Verilog HDL assignment warning at tx_engine_classic.v(728): truncated value with size 32 to match size of target (1)" {  } { { "../../../../riffa_hdl/tx_engine_classic.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/tx_engine_classic.v" 728 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1498450244489 "|DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|tx_mux:tx_mux_inst|tx_arbiter:tx_arbiter_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 tx_engine_classic.v(765) " "Verilog HDL assignment warning at tx_engine_classic.v(765): truncated value with size 32 to match size of target (1)" {  } { { "../../../../riffa_hdl/tx_engine_classic.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/tx_engine_classic.v" 765 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1498450244489 "|DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|tx_mux:tx_mux_inst|tx_arbiter:tx_arbiter_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_phi riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|tx_mux:tx_mux_inst\|tx_phi:tx_phi_inst " "Elaborating entity \"tx_phi\" for hierarchy \"riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|tx_mux:tx_mux_inst\|tx_phi:tx_phi_inst\"" {  } { { "../../../../riffa_hdl/tx_engine_classic.v" "tx_phi_inst" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/tx_engine_classic.v" 614 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450244493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|tx_mux:tx_mux_inst\|tx_phi:tx_phi_inst\|mux:mux_inst " "Elaborating entity \"mux\" for hierarchy \"riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|tx_mux:tx_mux_inst\|tx_phi:tx_phi_inst\|mux:mux_inst\"" {  } { { "../../../../riffa_hdl/tx_engine_classic.v" "mux_inst" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/tx_engine_classic.v" 901 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450244552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_select riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|tx_mux:tx_mux_inst\|tx_phi:tx_phi_inst\|mux:mux_inst\|mux_select:mux_select_inst " "Elaborating entity \"mux_select\" for hierarchy \"riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|tx_mux:tx_mux_inst\|tx_phi:tx_phi_inst\|mux:mux_inst\|mux_select:mux_select_inst\"" {  } { { "../../../../riffa_hdl/mux.v" "mux_select_inst" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/mux.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450244603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftreg riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|shiftreg:rst_shiftreg " "Elaborating entity \"shiftreg\" for hierarchy \"riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|shiftreg:rst_shiftreg\"" {  } { { "../../../../riffa_hdl/tx_engine_classic.v" "rst_shiftreg" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/tx_engine_classic.v" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450244833 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 shiftreg.v(76) " "Verilog HDL assignment warning at shiftreg.v(76): truncated value with size 32 to match size of target (1)" {  } { { "../../../../riffa_hdl/shiftreg.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/shiftreg.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1498450244840 "|DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|shiftreg:rst_shiftreg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reset_controller riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|reset_controller:rc_inst " "Elaborating entity \"reset_controller\" for hierarchy \"riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|reset_controller:rc_inst\"" {  } { { "../../../../riffa_hdl/tx_engine_classic.v" "rc_inst" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/tx_engine_classic.v" 378 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450244842 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "reset_controller.v(101) " "Verilog HDL Case Statement information at reset_controller.v(101): all case item expressions in this case statement are onehot" {  } { { "../../../../riffa_hdl/reset_controller.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/reset_controller.v" 101 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1498450244885 "|DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|reset_controller:rc_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|reset_controller:rc_inst\|counter:rst_counter " "Elaborating entity \"counter\" for hierarchy \"riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|reset_controller:rc_inst\|counter:rst_counter\"" {  } { { "../../../../riffa_hdl/reset_controller.v" "rst_counter" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/reset_controller.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450244886 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 counter.v(69) " "Verilog HDL assignment warning at counter.v(69): truncated value with size 32 to match size of target (5)" {  } { { "../../../../riffa_hdl/counter.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/counter.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1498450244952 "|DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|reset_controller:rc_inst|counter:rst_counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "riffa riffa_wrapper_de2i:riffa\|riffa:riffa_inst " "Elaborating entity \"riffa\" for hierarchy \"riffa_wrapper_de2i:riffa\|riffa:riffa_inst\"" {  } { { "../../riffa_wrapper_de2i.v" "riffa_inst" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/riffa_wrapper_de2i.v" 621 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450244962 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "56 32 riffa.v(290) " "Verilog HDL assignment warning at riffa.v(290): truncated value with size 56 to match size of target (32)" {  } { { "../../../../riffa_hdl/riffa.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/riffa.v" 290 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1498450245062 "|DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|pipeline:txc_meta_hold " "Elaborating entity \"pipeline\" for hierarchy \"riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|pipeline:txc_meta_hold\"" {  } { { "../../../../riffa_hdl/riffa.v" "txc_meta_hold" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/riffa.v" 393 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450245065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_pipeline riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|pipeline:txc_meta_hold\|reg_pipeline:pipeline_inst " "Elaborating entity \"reg_pipeline\" for hierarchy \"riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|pipeline:txc_meta_hold\|reg_pipeline:pipeline_inst\"" {  } { { "../../../../riffa_hdl/pipeline.v" "pipeline_inst" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/pipeline.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450245086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reset_extender riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|reset_extender:reset_extender_inst " "Elaborating entity \"reset_extender\" for hierarchy \"riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|reset_extender:reset_extender_inst\"" {  } { { "../../../../riffa_hdl/riffa.v" "reset_extender_inst" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/riffa.v" 433 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450245149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|reset_extender:reset_extender_inst\|counter:rst_counter " "Elaborating entity \"counter\" for hierarchy \"riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|reset_extender:reset_extender_inst\|counter:rst_counter\"" {  } { { "../../../../riffa_hdl/reset_extender.v" "rst_counter" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/reset_extender.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450245175 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 counter.v(69) " "Verilog HDL assignment warning at counter.v(69): truncated value with size 32 to match size of target (4)" {  } { { "../../../../riffa_hdl/counter.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/counter.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1498450245188 "|DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|counter:rst_counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reorder_queue riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue " "Elaborating entity \"reorder_queue\" for hierarchy \"riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\"" {  } { { "../../../../riffa_hdl/riffa.v" "reorderQueue" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/riffa.v" 468 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450245192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_1clk_1w_1r riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:rams\[0\].ram " "Elaborating entity \"ram_1clk_1w_1r\" for hierarchy \"riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:rams\[0\].ram\"" {  } { { "../../../../riffa_hdl/reorder_queue.v" "rams\[0\].ram" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/reorder_queue.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450245230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_1clk_1w_1r riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:pktRam " "Elaborating entity \"ram_1clk_1w_1r\" for hierarchy \"riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:pktRam\"" {  } { { "../../../../riffa_hdl/reorder_queue.v" "pktRam" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/reorder_queue.v" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450245247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_1clk_1w_1r riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:mapRam " "Elaborating entity \"ram_1clk_1w_1r\" for hierarchy \"riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:mapRam\"" {  } { { "../../../../riffa_hdl/reorder_queue.v" "mapRam" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/reorder_queue.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450245262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reorder_queue_input riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_input:data_input " "Elaborating entity \"reorder_queue_input\" for hierarchy \"riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_input:data_input\"" {  } { { "../../../../riffa_hdl/reorder_queue.v" "data_input" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/reorder_queue.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450245266 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 reorder_queue_input.v(146) " "Verilog HDL assignment warning at reorder_queue_input.v(146): truncated value with size 32 to match size of target (2)" {  } { { "../../../../riffa_hdl/reorder_queue_input.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/reorder_queue_input.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1498450245343 "|DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 reorder_queue_input.v(205) " "Verilog HDL assignment warning at reorder_queue_input.v(205): truncated value with size 32 to match size of target (1)" {  } { { "../../../../riffa_hdl/reorder_queue_input.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/reorder_queue_input.v" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1498450245343 "|DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 reorder_queue_input.v(235) " "Verilog HDL assignment warning at reorder_queue_input.v(235): truncated value with size 32 to match size of target (1)" {  } { { "../../../../riffa_hdl/reorder_queue_input.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/reorder_queue_input.v" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1498450245343 "|DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_1clk_1w_1r riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_input:data_input\|ram_1clk_1w_1r:countRam " "Elaborating entity \"ram_1clk_1w_1r\" for hierarchy \"riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_input:data_input\|ram_1clk_1w_1r:countRam\"" {  } { { "../../../../riffa_hdl/reorder_queue_input.v" "countRam" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/reorder_queue_input.v" 324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450245345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reorder_queue_output riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_output:data_output " "Elaborating entity \"reorder_queue_output\" for hierarchy \"riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_output:data_output\"" {  } { { "../../../../riffa_hdl/reorder_queue.v" "data_output" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/reorder_queue.v" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450245357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|registers:reg_inst " "Elaborating entity \"registers\" for hierarchy \"riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|registers:reg_inst\"" {  } { { "../../../../riffa_hdl/riffa.v" "reg_inst" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/riffa.v" 551 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450245411 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wRdMemory registers.v(162) " "Verilog HDL or VHDL warning at registers.v(162): object \"wRdMemory\" assigned a value but never read" {  } { { "../../../../riffa_hdl/registers.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/registers.v" 162 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1498450245510 "|DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 registers.v(235) " "Verilog HDL assignment warning at registers.v(235): truncated value with size 64 to match size of target (32)" {  } { { "../../../../riffa_hdl/registers.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/registers.v" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1498450245510 "|DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "registers.v(237) " "Verilog HDL or VHDL warning at the registers.v(237): index expression is not wide enough to address all of the elements in the array" {  } { { "../../../../riffa_hdl/registers.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/registers.v" 237 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1498450245510 "|DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "__wRdMemory\[31..16\] 0 registers.v(160) " "Net \"__wRdMemory\[31..16\]\" at registers.v(160) has no driver or initial value, using a default initial value '0'" {  } { { "../../../../riffa_hdl/registers.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/registers.v" 160 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1498450245511 "|DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "__wRdMemory\[7..0\] 0 registers.v(160) " "Net \"__wRdMemory\[7..0\]\" at registers.v(160) has no driver or initial value, using a default initial value '0'" {  } { { "../../../../riffa_hdl/registers.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/registers.v" 160 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1498450245511 "|DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|registers:reg_inst\|pipeline:rxr_input_register " "Elaborating entity \"pipeline\" for hierarchy \"riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|registers:reg_inst\|pipeline:rxr_input_register\"" {  } { { "../../../../riffa_hdl/registers.v" "rxr_input_register" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/registers.v" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450245513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_pipeline riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|registers:reg_inst\|pipeline:rxr_input_register\|reg_pipeline:pipeline_inst " "Elaborating entity \"reg_pipeline\" for hierarchy \"riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|registers:reg_inst\|pipeline:rxr_input_register\|reg_pipeline:pipeline_inst\"" {  } { { "../../../../riffa_hdl/pipeline.v" "pipeline_inst" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/pipeline.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450245573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|registers:reg_inst\|demux:field_demux " "Elaborating entity \"demux\" for hierarchy \"riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|registers:reg_inst\|demux:field_demux\"" {  } { { "../../../../riffa_hdl/registers.v" "field_demux" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/registers.v" 318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450245619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|registers:reg_inst\|demux:tx_len_ready_demux " "Elaborating entity \"demux\" for hierarchy \"riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|registers:reg_inst\|demux:tx_len_ready_demux\"" {  } { { "../../../../riffa_hdl/registers.v" "tx_len_ready_demux" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/registers.v" 333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450245652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|registers:reg_inst\|pipeline:chnl_output_register " "Elaborating entity \"pipeline\" for hierarchy \"riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|registers:reg_inst\|pipeline:chnl_output_register\"" {  } { { "../../../../riffa_hdl/registers.v" "chnl_output_register" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/registers.v" 529 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450245686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_pipeline riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|registers:reg_inst\|pipeline:chnl_output_register\|reg_pipeline:pipeline_inst " "Elaborating entity \"reg_pipeline\" for hierarchy \"riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|registers:reg_inst\|pipeline:chnl_output_register\|reg_pipeline:pipeline_inst\"" {  } { { "../../../../riffa_hdl/pipeline.v" "pipeline_inst" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/pipeline.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450245691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|registers:reg_inst\|pipeline:txc_output_register " "Elaborating entity \"pipeline\" for hierarchy \"riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|registers:reg_inst\|pipeline:txc_output_register\"" {  } { { "../../../../riffa_hdl/registers.v" "txc_output_register" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/registers.v" 561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450245732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_pipeline riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|registers:reg_inst\|pipeline:txc_output_register\|reg_pipeline:pipeline_inst " "Elaborating entity \"reg_pipeline\" for hierarchy \"riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|registers:reg_inst\|pipeline:txc_output_register\|reg_pipeline:pipeline_inst\"" {  } { { "../../../../riffa_hdl/pipeline.v" "pipeline_inst" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/pipeline.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450245737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "recv_credit_flow_ctrl riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|recv_credit_flow_ctrl:rc_fc " "Elaborating entity \"recv_credit_flow_ctrl\" for hierarchy \"riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|recv_credit_flow_ctrl:rc_fc\"" {  } { { "../../../../riffa_hdl/riffa.v" "rc_fc" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/riffa.v" 567 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450245753 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "13 8 recv_credit_flow_ctrl.v(81) " "Verilog HDL assignment warning at recv_credit_flow_ctrl.v(81): truncated value with size 13 to match size of target (8)" {  } { { "../../../../riffa_hdl/recv_credit_flow_ctrl.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/recv_credit_flow_ctrl.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1498450245763 "|DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|recv_credit_flow_ctrl:rc_fc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "13 12 recv_credit_flow_ctrl.v(82) " "Verilog HDL assignment warning at recv_credit_flow_ctrl.v(82): truncated value with size 13 to match size of target (12)" {  } { { "../../../../riffa_hdl/recv_credit_flow_ctrl.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/recv_credit_flow_ctrl.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1498450245763 "|DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|recv_credit_flow_ctrl:rc_fc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interrupt riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|interrupt:intr " "Elaborating entity \"interrupt\" for hierarchy \"riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|interrupt:intr\"" {  } { { "../../../../riffa_hdl/riffa.v" "intr" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/riffa.v" 591 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450245764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interrupt_controller riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|interrupt:intr\|interrupt_controller:intrCtlr " "Elaborating entity \"interrupt_controller\" for hierarchy \"riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|interrupt:intr\|interrupt_controller:intrCtlr\"" {  } { { "../../../../riffa_hdl/interrupt.v" "intrCtlr" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/interrupt.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450245802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_multiplexer riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|tx_multiplexer:tx_mux_inst " "Elaborating entity \"tx_multiplexer\" for hierarchy \"riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|tx_multiplexer:tx_mux_inst\"" {  } { { "../../../../riffa_hdl/riffa.v" "tx_mux_inst" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/riffa.v" 647 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450245807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|tx_multiplexer:tx_mux_inst\|fifo:req_ack_fifo " "Elaborating entity \"fifo\" for hierarchy \"riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|tx_multiplexer:tx_mux_inst\|fifo:req_ack_fifo\"" {  } { { "../../../../riffa_hdl/tx_multiplexer.v" "req_ack_fifo" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/tx_multiplexer.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450245864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scsdpram riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|tx_multiplexer:tx_mux_inst\|fifo:req_ack_fifo\|scsdpram:mem " "Elaborating entity \"scsdpram\" for hierarchy \"riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|tx_multiplexer:tx_mux_inst\|fifo:req_ack_fifo\|scsdpram:mem\"" {  } { { "../../../../riffa_hdl/fifo.v" "mem" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/fifo.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450245900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_multiplexer_64 riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|tx_multiplexer:tx_mux_inst\|tx_multiplexer_64:tx_mux " "Elaborating entity \"tx_multiplexer_64\" for hierarchy \"riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|tx_multiplexer:tx_mux_inst\|tx_multiplexer_64:tx_mux\"" {  } { { "../../../../riffa_hdl/tx_multiplexer.v" "tx_mux" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/tx_multiplexer.v" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450245927 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wCountChnlShiftDW tx_multiplexer_64.v(136) " "Verilog HDL or VHDL warning at tx_multiplexer_64.v(136): object \"wCountChnlShiftDW\" assigned a value but never read" {  } { { "../../../../riffa_hdl/tx_multiplexer_64.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/tx_multiplexer_64.v" 136 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1498450245986 "|DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_64:tx_mux"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rCapAddr64 tx_multiplexer_64.v(168) " "Verilog HDL or VHDL warning at tx_multiplexer_64.v(168): object \"rCapAddr64\" assigned a value but never read" {  } { { "../../../../riffa_hdl/tx_multiplexer_64.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/tx_multiplexer_64.v" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1498450245986 "|DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_64:tx_mux"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 tx_multiplexer_64.v(136) " "Verilog HDL assignment warning at tx_multiplexer_64.v(136): truncated value with size 32 to match size of target (12)" {  } { { "../../../../riffa_hdl/tx_multiplexer_64.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/tx_multiplexer_64.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1498450245986 "|DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_64:tx_mux"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "tx_multiplexer_64.v(257) " "Verilog HDL Case Statement information at tx_multiplexer_64.v(257): all case item expressions in this case statement are onehot" {  } { { "../../../../riffa_hdl/tx_multiplexer_64.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/tx_multiplexer_64.v" 257 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1498450245986 "|DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_64:tx_mux"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 tx_multiplexer_64.v(320) " "Verilog HDL assignment warning at tx_multiplexer_64.v(320): truncated value with size 32 to match size of target (1)" {  } { { "../../../../riffa_hdl/tx_multiplexer_64.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/tx_multiplexer_64.v" 320 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1498450245986 "|DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_64:tx_mux"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "tx_multiplexer_64.v(336) " "Verilog HDL Case Statement information at tx_multiplexer_64.v(336): all case item expressions in this case statement are onehot" {  } { { "../../../../riffa_hdl/tx_multiplexer_64.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/tx_multiplexer_64.v" 336 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1498450245986 "|DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_64:tx_mux"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 tx_multiplexer_64.v(409) " "Verilog HDL assignment warning at tx_multiplexer_64.v(409): truncated value with size 32 to match size of target (1)" {  } { { "../../../../riffa_hdl/tx_multiplexer_64.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/tx_multiplexer_64.v" 409 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1498450245986 "|DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_64:tx_mux"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 tx_multiplexer_64.v(414) " "Verilog HDL assignment warning at tx_multiplexer_64.v(414): truncated value with size 32 to match size of target (4)" {  } { { "../../../../riffa_hdl/tx_multiplexer_64.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/tx_multiplexer_64.v" 414 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1498450245987 "|DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_64:tx_mux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_engine_selector riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|tx_multiplexer:tx_mux_inst\|tx_multiplexer_64:tx_mux\|tx_engine_selector:selRd " "Elaborating entity \"tx_engine_selector\" for hierarchy \"riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|tx_multiplexer:tx_mux_inst\|tx_multiplexer_64:tx_mux\|tx_engine_selector:selRd\"" {  } { { "../../../../riffa_hdl/tx_multiplexer_64.v" "selRd" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/tx_multiplexer_64.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450245989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "channel riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel " "Elaborating entity \"channel\" for hierarchy \"riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\"" {  } { { "../../../../riffa_hdl/riffa.v" "channels\[0\].channel" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/riffa.v" 737 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450245994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "channel_64 riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel " "Elaborating entity \"channel_64\" for hierarchy \"riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\"" {  } { { "../../../../riffa_hdl/channel.v" "channel" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/channel.v" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450246039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_port_64 riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|rx_port_64:rxPort " "Elaborating entity \"rx_port_64\" for hierarchy \"riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|rx_port_64:rxPort\"" {  } { { "../../../../riffa_hdl/channel_64.v" "rxPort" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/channel_64.v" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450246093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_packer_64 riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|rx_port_64:rxPort\|fifo_packer_64:mainFifoPacker " "Elaborating entity \"fifo_packer_64\" for hierarchy \"riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|rx_port_64:rxPort\|fifo_packer_64:mainFifoPacker\"" {  } { { "../../../../riffa_hdl/rx_port_64.v" "mainFifoPacker" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/rx_port_64.v" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450246123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "async_fifo_fwft riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|rx_port_64:rxPort\|async_fifo_fwft:mainFifo " "Elaborating entity \"async_fifo_fwft\" for hierarchy \"riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|rx_port_64:rxPort\|async_fifo_fwft:mainFifo\"" {  } { { "../../../../riffa_hdl/rx_port_64.v" "mainFifo" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/rx_port_64.v" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450246151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "async_fifo riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|rx_port_64:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo " "Elaborating entity \"async_fifo\" for hierarchy \"riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|rx_port_64:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\"" {  } { { "../../../../riffa_hdl/async_fifo_fwft.v" "fifo" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/async_fifo_fwft.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450246165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_2clk_1w_1r riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|rx_port_64:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|ram_2clk_1w_1r:mem " "Elaborating entity \"ram_2clk_1w_1r\" for hierarchy \"riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|rx_port_64:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|ram_2clk_1w_1r:mem\"" {  } { { "../../../../riffa_hdl/async_fifo.v" "mem" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/async_fifo.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450246205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "async_cmp riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|rx_port_64:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|async_cmp:asyncCompare " "Elaborating entity \"async_cmp\" for hierarchy \"riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|rx_port_64:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|async_cmp:asyncCompare\"" {  } { { "../../../../riffa_hdl/async_fifo.v" "asyncCompare" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/async_fifo.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450246222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rd_ptr_empty riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|rx_port_64:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty " "Elaborating entity \"rd_ptr_empty\" for hierarchy \"riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|rx_port_64:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\"" {  } { { "../../../../riffa_hdl/async_fifo.v" "rdPtrEmpty" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/async_fifo.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450246249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wr_ptr_full riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|rx_port_64:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|wr_ptr_full:wrPtrFull " "Elaborating entity \"wr_ptr_full\" for hierarchy \"riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|rx_port_64:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|wr_ptr_full:wrPtrFull\"" {  } { { "../../../../riffa_hdl/async_fifo.v" "wrPtrFull" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/async_fifo.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450246270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_fifo riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|rx_port_64:rxPort\|sync_fifo:sgRxFifo " "Elaborating entity \"sync_fifo\" for hierarchy \"riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|rx_port_64:rxPort\|sync_fifo:sgRxFifo\"" {  } { { "../../../../riffa_hdl/rx_port_64.v" "sgRxFifo" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/rx_port_64.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450246282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_1clk_1w_1r riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|rx_port_64:rxPort\|sync_fifo:sgRxFifo\|ram_1clk_1w_1r:mem " "Elaborating entity \"ram_1clk_1w_1r\" for hierarchy \"riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|rx_port_64:rxPort\|sync_fifo:sgRxFifo\|ram_1clk_1w_1r:mem\"" {  } { { "../../../../riffa_hdl/sync_fifo.v" "mem" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/sync_fifo.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450246299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sg_list_requester riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|rx_port_64:rxPort\|sg_list_requester:sgRxReq " "Elaborating entity \"sg_list_requester\" for hierarchy \"riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|rx_port_64:rxPort\|sg_list_requester:sgRxReq\"" {  } { { "../../../../riffa_hdl/rx_port_64.v" "sgRxReq" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/rx_port_64.v" 311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450246349 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sg_list_requester.v(197) " "Verilog HDL Case Statement information at sg_list_requester.v(197): all case item expressions in this case statement are onehot" {  } { { "../../../../riffa_hdl/sg_list_requester.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/sg_list_requester.v" 197 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1498450246421 "|DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_requester:sgRxReq"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_port_requester_mux riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|rx_port_64:rxPort\|rx_port_requester_mux:requesterMux " "Elaborating entity \"rx_port_requester_mux\" for hierarchy \"riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|rx_port_64:rxPort\|rx_port_requester_mux:requesterMux\"" {  } { { "../../../../riffa_hdl/rx_port_64.v" "requesterMux" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/rx_port_64.v" 357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450246425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sg_list_reader_64 riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|rx_port_64:rxPort\|sg_list_reader_64:sgListReader " "Elaborating entity \"sg_list_reader_64\" for hierarchy \"riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|rx_port_64:rxPort\|sg_list_reader_64:sgListReader\"" {  } { { "../../../../riffa_hdl/rx_port_64.v" "sgListReader" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/rx_port_64.v" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450246464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_port_reader riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|rx_port_64:rxPort\|rx_port_reader:reader " "Elaborating entity \"rx_port_reader\" for hierarchy \"riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|rx_port_64:rxPort\|rx_port_reader:reader\"" {  } { { "../../../../riffa_hdl/rx_port_64.v" "reader" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/rx_port_64.v" 411 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450246534 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "rx_port_reader.v(238) " "Verilog HDL Case Statement information at rx_port_reader.v(238): all case item expressions in this case statement are onehot" {  } { { "../../../../riffa_hdl/rx_port_reader.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/rx_port_reader.v" 238 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1498450246640 "|DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "rx_port_reader.v(348) " "Verilog HDL Case Statement information at rx_port_reader.v(348): all case item expressions in this case statement are onehot" {  } { { "../../../../riffa_hdl/rx_port_reader.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/rx_port_reader.v" 348 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1498450246640 "|DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_port_channel_gate riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|rx_port_64:rxPort\|rx_port_channel_gate:gate " "Elaborating entity \"rx_port_channel_gate\" for hierarchy \"riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|rx_port_64:rxPort\|rx_port_channel_gate:gate\"" {  } { { "../../../../riffa_hdl/rx_port_64.v" "gate" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/rx_port_64.v" 437 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450246645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cross_domain_signal riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|rx_port_64:rxPort\|rx_port_channel_gate:gate\|cross_domain_signal:rxSig " "Elaborating entity \"cross_domain_signal\" for hierarchy \"riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|rx_port_64:rxPort\|rx_port_channel_gate:gate\|cross_domain_signal:rxSig\"" {  } { { "../../../../riffa_hdl/rx_port_channel_gate.v" "rxSig" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/rx_port_channel_gate.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450246684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "syncff riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|rx_port_64:rxPort\|rx_port_channel_gate:gate\|cross_domain_signal:rxSig\|syncff:sigAtoB " "Elaborating entity \"syncff\" for hierarchy \"riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|rx_port_64:rxPort\|rx_port_channel_gate:gate\|cross_domain_signal:rxSig\|syncff:sigAtoB\"" {  } { { "../../../../riffa_hdl/cross_domain_signal.v" "sigAtoB" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/cross_domain_signal.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450246718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ff riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|rx_port_64:rxPort\|rx_port_channel_gate:gate\|cross_domain_signal:rxSig\|syncff:sigAtoB\|ff:syncFF " "Elaborating entity \"ff\" for hierarchy \"riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|rx_port_64:rxPort\|rx_port_channel_gate:gate\|cross_domain_signal:rxSig\|syncff:sigAtoB\|ff:syncFF\"" {  } { { "../../../../riffa_hdl/syncff.v" "syncFF" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/syncff.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450246746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_port_64 riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|tx_port_64:txPort " "Elaborating entity \"tx_port_64\" for hierarchy \"riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|tx_port_64:txPort\"" {  } { { "../../../../riffa_hdl/channel_64.v" "txPort" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/channel_64.v" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450246788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_port_channel_gate_64 riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|tx_port_64:txPort\|tx_port_channel_gate_64:gate " "Elaborating entity \"tx_port_channel_gate_64\" for hierarchy \"riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|tx_port_64:txPort\|tx_port_channel_gate_64:gate\"" {  } { { "../../../../riffa_hdl/tx_port_64.v" "gate" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/tx_port_64.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450246811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "async_fifo riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|tx_port_64:txPort\|tx_port_channel_gate_64:gate\|async_fifo:fifo " "Elaborating entity \"async_fifo\" for hierarchy \"riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|tx_port_64:txPort\|tx_port_channel_gate_64:gate\|async_fifo:fifo\"" {  } { { "../../../../riffa_hdl/tx_port_channel_gate_64.v" "fifo" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/tx_port_channel_gate_64.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450246918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_2clk_1w_1r riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|tx_port_64:txPort\|tx_port_channel_gate_64:gate\|async_fifo:fifo\|ram_2clk_1w_1r:mem " "Elaborating entity \"ram_2clk_1w_1r\" for hierarchy \"riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|tx_port_64:txPort\|tx_port_channel_gate_64:gate\|async_fifo:fifo\|ram_2clk_1w_1r:mem\"" {  } { { "../../../../riffa_hdl/async_fifo.v" "mem" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/async_fifo.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450246969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "async_cmp riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|tx_port_64:txPort\|tx_port_channel_gate_64:gate\|async_fifo:fifo\|async_cmp:asyncCompare " "Elaborating entity \"async_cmp\" for hierarchy \"riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|tx_port_64:txPort\|tx_port_channel_gate_64:gate\|async_fifo:fifo\|async_cmp:asyncCompare\"" {  } { { "../../../../riffa_hdl/async_fifo.v" "asyncCompare" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/async_fifo.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450246984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rd_ptr_empty riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|tx_port_64:txPort\|tx_port_channel_gate_64:gate\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty " "Elaborating entity \"rd_ptr_empty\" for hierarchy \"riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|tx_port_64:txPort\|tx_port_channel_gate_64:gate\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\"" {  } { { "../../../../riffa_hdl/async_fifo.v" "rdPtrEmpty" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/async_fifo.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450246989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wr_ptr_full riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|tx_port_64:txPort\|tx_port_channel_gate_64:gate\|async_fifo:fifo\|wr_ptr_full:wrPtrFull " "Elaborating entity \"wr_ptr_full\" for hierarchy \"riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|tx_port_64:txPort\|tx_port_channel_gate_64:gate\|async_fifo:fifo\|wr_ptr_full:wrPtrFull\"" {  } { { "../../../../riffa_hdl/async_fifo.v" "wrPtrFull" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/async_fifo.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450246994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_port_monitor_64 riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|tx_port_64:txPort\|tx_port_monitor_64:monitor " "Elaborating entity \"tx_port_monitor_64\" for hierarchy \"riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|tx_port_64:txPort\|tx_port_monitor_64:monitor\"" {  } { { "../../../../riffa_hdl/tx_port_64.v" "monitor" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/tx_port_64.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450247014 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "tx_port_monitor_64.v(138) " "Verilog HDL Case Statement information at tx_port_monitor_64.v(138): all case item expressions in this case statement are onehot" {  } { { "../../../../riffa_hdl/tx_port_monitor_64.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/tx_port_monitor_64.v" 138 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1498450247078 "|DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_monitor_64:monitor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_port_buffer_64 riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|tx_port_64:txPort\|tx_port_buffer_64:buffer " "Elaborating entity \"tx_port_buffer_64\" for hierarchy \"riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|tx_port_64:txPort\|tx_port_buffer_64:buffer\"" {  } { { "../../../../riffa_hdl/tx_port_64.v" "buffer" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/tx_port_64.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450247080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_fifo riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|tx_port_64:txPort\|tx_port_buffer_64:buffer\|sync_fifo:fifo " "Elaborating entity \"sync_fifo\" for hierarchy \"riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|tx_port_64:txPort\|tx_port_buffer_64:buffer\|sync_fifo:fifo\"" {  } { { "../../../../riffa_hdl/tx_port_buffer_64.v" "fifo" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/tx_port_buffer_64.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450247181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_1clk_1w_1r riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|tx_port_64:txPort\|tx_port_buffer_64:buffer\|sync_fifo:fifo\|ram_1clk_1w_1r:mem " "Elaborating entity \"ram_1clk_1w_1r\" for hierarchy \"riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|tx_port_64:txPort\|tx_port_buffer_64:buffer\|sync_fifo:fifo\|ram_1clk_1w_1r:mem\"" {  } { { "../../../../riffa_hdl/sync_fifo.v" "mem" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/sync_fifo.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450247201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_port_writer riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|tx_port_64:txPort\|tx_port_writer:writer " "Elaborating entity \"tx_port_writer\" for hierarchy \"riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|tx_port_64:txPort\|tx_port_writer:writer\"" {  } { { "../../../../riffa_hdl/tx_port_64.v" "writer" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/tx_port_64.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450247248 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "tx_port_writer.v(217) " "Verilog HDL Case Statement information at tx_port_writer.v(217): all case item expressions in this case statement are onehot" {  } { { "../../../../riffa_hdl/tx_port_writer.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/tx_port_writer.v" 217 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1498450247394 "|DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_writer:writer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 tx_port_writer.v(279) " "Verilog HDL assignment warning at tx_port_writer.v(279): truncated value with size 32 to match size of target (10)" {  } { { "../../../../riffa_hdl/tx_port_writer.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/tx_port_writer.v" 279 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1498450247394 "|DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_writer:writer"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "tx_port_writer.v(348) " "Verilog HDL Case Statement information at tx_port_writer.v(348): all case item expressions in this case statement are onehot" {  } { { "../../../../riffa_hdl/tx_port_writer.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/tx_port_writer.v" 348 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1498450247394 "|DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_writer:writer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "chnl_tester chnl_tester:test_channels\[0\].chnl_tester_i " "Elaborating entity \"chnl_tester\" for hierarchy \"chnl_tester:test_channels\[0\].chnl_tester_i\"" {  } { { "../hdl/DE2Gen1x1If64.v" "test_channels\[0\].chnl_tester_i" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450247400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit " "Elaborating entity \"control_unit\" for hierarchy \"chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\"" {  } { { "../../../../riffa_hdl/chnl_tester.v" "c_unit" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/chnl_tester.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450247464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_in chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|fifo_in:fifo_input " "Elaborating entity \"fifo_in\" for hierarchy \"chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|fifo_in:fifo_input\"" {  } { { "../hdl/image_processing/control_unit.sv" "fifo_input" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/image_processing/control_unit.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450247532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_mixed_widths chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|fifo_in:fifo_input\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborating entity \"dcfifo_mixed_widths\" for hierarchy \"chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|fifo_in:fifo_input\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "../hdl/memories/fifo_in.v" "dcfifo_mixed_widths_component" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/memories/fifo_in.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450247753 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|fifo_in:fifo_input\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborated megafunction instantiation \"chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|fifo_in:fifo_input\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "../hdl/memories/fifo_in.v" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/memories/fifo_in.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498450247826 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|fifo_in:fifo_input\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Instantiated megafunction \"chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|fifo_in:fifo_input\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450247826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 4096 " "Parameter \"lpm_numwords\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450247826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450247826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo_mixed_widths " "Parameter \"lpm_type\" = \"dcfifo_mixed_widths\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450247826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 64 " "Parameter \"lpm_width\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450247826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 12 " "Parameter \"lpm_widthu\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450247826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu_r 13 " "Parameter \"lpm_widthu_r\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450247826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width_r 32 " "Parameter \"lpm_width_r\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450247826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450247826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450247826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450247826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450247826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450247826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450247826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450247826 ""}  } { { "../hdl/memories/fifo_in.v" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/memories/fifo_in.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1498450247826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_vgk1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_vgk1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_vgk1 " "Found entity 1: dcfifo_vgk1" {  } { { "db/dcfifo_vgk1.tdf" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/prj/db/dcfifo_vgk1.tdf" 39 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450247869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498450247869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_vgk1 chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|fifo_in:fifo_input\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_vgk1:auto_generated " "Elaborating entity \"dcfifo_vgk1\" for hierarchy \"chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|fifo_in:fifo_input\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_vgk1:auto_generated\"" {  } { { "dcfifo_mixed_widths.tdf" "auto_generated" { Text "/home/laoj2/altera/14.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450247870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_1b7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_1b7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_1b7 " "Found entity 1: a_graycounter_1b7" {  } { { "db/a_graycounter_1b7.tdf" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/prj/db/a_graycounter_1b7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450248009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498450248009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_1b7 chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|fifo_in:fifo_input\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_vgk1:auto_generated\|a_graycounter_1b7:rdptr_g1p " "Elaborating entity \"a_graycounter_1b7\" for hierarchy \"chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|fifo_in:fifo_input\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_vgk1:auto_generated\|a_graycounter_1b7:rdptr_g1p\"" {  } { { "db/dcfifo_vgk1.tdf" "rdptr_g1p" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/prj/db/dcfifo_vgk1.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450248011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_uoc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_uoc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_uoc " "Found entity 1: a_graycounter_uoc" {  } { { "db/a_graycounter_uoc.tdf" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/prj/db/a_graycounter_uoc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450248159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498450248159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_uoc chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|fifo_in:fifo_input\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_vgk1:auto_generated\|a_graycounter_uoc:wrptr_g1p " "Elaborating entity \"a_graycounter_uoc\" for hierarchy \"chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|fifo_in:fifo_input\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_vgk1:auto_generated\|a_graycounter_uoc:wrptr_g1p\"" {  } { { "db/dcfifo_vgk1.tdf" "wrptr_g1p" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/prj/db/dcfifo_vgk1.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450248160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5j11.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5j11.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5j11 " "Found entity 1: altsyncram_5j11" {  } { { "db/altsyncram_5j11.tdf" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/prj/db/altsyncram_5j11.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450248231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498450248231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5j11 chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|fifo_in:fifo_input\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_vgk1:auto_generated\|altsyncram_5j11:fifo_ram " "Elaborating entity \"altsyncram_5j11\" for hierarchy \"chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|fifo_in:fifo_input\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_vgk1:auto_generated\|altsyncram_5j11:fifo_ram\"" {  } { { "db/dcfifo_vgk1.tdf" "fifo_ram" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/prj/db/dcfifo_vgk1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450248232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_tld.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_tld.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_tld " "Found entity 1: alt_synch_pipe_tld" {  } { { "db/alt_synch_pipe_tld.tdf" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/prj/db/alt_synch_pipe_tld.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450248271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498450248271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_tld chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|fifo_in:fifo_input\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_vgk1:auto_generated\|alt_synch_pipe_tld:rs_dgwp " "Elaborating entity \"alt_synch_pipe_tld\" for hierarchy \"chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|fifo_in:fifo_input\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_vgk1:auto_generated\|alt_synch_pipe_tld:rs_dgwp\"" {  } { { "db/dcfifo_vgk1.tdf" "rs_dgwp" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/prj/db/dcfifo_vgk1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450248272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_se9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_se9 " "Found entity 1: dffpipe_se9" {  } { { "db/dffpipe_se9.tdf" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/prj/db/dffpipe_se9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450248295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498450248295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_se9 chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|fifo_in:fifo_input\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_vgk1:auto_generated\|alt_synch_pipe_tld:rs_dgwp\|dffpipe_se9:dffpipe12 " "Elaborating entity \"dffpipe_se9\" for hierarchy \"chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|fifo_in:fifo_input\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_vgk1:auto_generated\|alt_synch_pipe_tld:rs_dgwp\|dffpipe_se9:dffpipe12\"" {  } { { "db/alt_synch_pipe_tld.tdf" "dffpipe12" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/prj/db/alt_synch_pipe_tld.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450248296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_uld.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_uld.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_uld " "Found entity 1: alt_synch_pipe_uld" {  } { { "db/alt_synch_pipe_uld.tdf" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/prj/db/alt_synch_pipe_uld.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450248308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498450248308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_uld chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|fifo_in:fifo_input\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_vgk1:auto_generated\|alt_synch_pipe_uld:ws_dgrp " "Elaborating entity \"alt_synch_pipe_uld\" for hierarchy \"chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|fifo_in:fifo_input\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_vgk1:auto_generated\|alt_synch_pipe_uld:ws_dgrp\"" {  } { { "db/dcfifo_vgk1.tdf" "ws_dgrp" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/prj/db/dcfifo_vgk1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450248309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_te9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_te9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_te9 " "Found entity 1: dffpipe_te9" {  } { { "db/dffpipe_te9.tdf" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/prj/db/dffpipe_te9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450248318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498450248318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_te9 chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|fifo_in:fifo_input\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_vgk1:auto_generated\|alt_synch_pipe_uld:ws_dgrp\|dffpipe_te9:dffpipe15 " "Elaborating entity \"dffpipe_te9\" for hierarchy \"chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|fifo_in:fifo_input\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_vgk1:auto_generated\|alt_synch_pipe_uld:ws_dgrp\|dffpipe_te9:dffpipe15\"" {  } { { "db/alt_synch_pipe_uld.tdf" "dffpipe15" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/prj/db/alt_synch_pipe_uld.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450248320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_kb6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_kb6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_kb6 " "Found entity 1: cmpr_kb6" {  } { { "db/cmpr_kb6.tdf" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/prj/db/cmpr_kb6.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450248365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498450248365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_kb6 chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|fifo_in:fifo_input\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_vgk1:auto_generated\|cmpr_kb6:rdempty_eq_comp " "Elaborating entity \"cmpr_kb6\" for hierarchy \"chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|fifo_in:fifo_input\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_vgk1:auto_generated\|cmpr_kb6:rdempty_eq_comp\"" {  } { { "db/dcfifo_vgk1.tdf" "rdempty_eq_comp" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/prj/db/dcfifo_vgk1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450248366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_v7e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_v7e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_v7e " "Found entity 1: cntr_v7e" {  } { { "db/cntr_v7e.tdf" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/prj/db/cntr_v7e.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450248429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498450248429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_v7e chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|fifo_in:fifo_input\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_vgk1:auto_generated\|cntr_v7e:cntr_b " "Elaborating entity \"cntr_v7e\" for hierarchy \"chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|fifo_in:fifo_input\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_vgk1:auto_generated\|cntr_v7e:cntr_b\"" {  } { { "db/dcfifo_vgk1.tdf" "cntr_b" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/prj/db/dcfifo_vgk1.tdf" 63 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450248430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buffer_control chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|buffer_control:buffer_control_1 " "Elaborating entity \"buffer_control\" for hierarchy \"chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|buffer_control:buffer_control_1\"" {  } { { "../hdl/image_processing/control_unit.sv" "buffer_control_1" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/image_processing/control_unit.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450248487 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "current_pixel buffer_control.sv(19) " "Verilog HDL Always Construct warning at buffer_control.sv(19): inferring latch(es) for variable \"current_pixel\", which holds its previous value in one or more paths through the always construct" {  } { { "../hdl/image_processing/buffer_control.sv" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/image_processing/buffer_control.sv" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1498450248578 "|DE2Gen1x1If64|chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_control:buffer_control_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_pixel\[0\] buffer_control.sv(19) " "Inferred latch for \"current_pixel\[0\]\" at buffer_control.sv(19)" {  } { { "../hdl/image_processing/buffer_control.sv" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/image_processing/buffer_control.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1498450248578 "|DE2Gen1x1If64|chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_control:buffer_control_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_pixel\[1\] buffer_control.sv(19) " "Inferred latch for \"current_pixel\[1\]\" at buffer_control.sv(19)" {  } { { "../hdl/image_processing/buffer_control.sv" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/image_processing/buffer_control.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1498450248578 "|DE2Gen1x1If64|chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_control:buffer_control_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "filter_controller chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|filter_controller:filter_p " "Elaborating entity \"filter_controller\" for hierarchy \"chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|filter_controller:filter_p\"" {  } { { "../hdl/image_processing/control_unit.sv" "filter_p" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/image_processing/control_unit.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450248579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "get_weight_mn chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|filter_controller:filter_p\|get_weight_mn:mn_t " "Elaborating entity \"get_weight_mn\" for hierarchy \"chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|filter_controller:filter_p\|get_weight_mn:mn_t\"" {  } { { "../hdl/image_processing/filter_controller.sv" "mn_t" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/image_processing/filter_controller.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450248755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "get_r_value chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|filter_controller:filter_p\|get_weight_mn:mn_t\|get_r_value:r_value_x " "Elaborating entity \"get_r_value\" for hierarchy \"chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|filter_controller:filter_p\|get_weight_mn:mn_t\|get_r_value:r_value_x\"" {  } { { "../hdl/image_processing/get_weight_mn.sv" "r_value_x" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/image_processing/get_weight_mn.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450248817 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "get_r_value.sv(9) " "Verilog HDL Case Statement warning at get_r_value.sv(9): can't check case statement for completeness because the case expression has too many possible states" {  } { { "../hdl/image_processing/get_r_value.sv" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/image_processing/get_r_value.sv" 9 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1498450248878 "|DE2Gen1x1If64|chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|get_weight_mn:mn_t|get_r_value:r_value_x"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buffer_image chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|buffer_image:buffer_image_0 " "Elaborating entity \"buffer_image\" for hierarchy \"chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|buffer_image:buffer_image_0\"" {  } { { "../hdl/image_processing/control_unit.sv" "buffer_image_0" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/image_processing/control_unit.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450248929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|buffer_image:buffer_image_0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|buffer_image:buffer_image_0\|altsyncram:altsyncram_component\"" {  } { { "../hdl/memories/buffer_image.v" "altsyncram_component" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/memories/buffer_image.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450249021 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|buffer_image:buffer_image_0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|buffer_image:buffer_image_0\|altsyncram:altsyncram_component\"" {  } { { "../hdl/memories/buffer_image.v" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/memories/buffer_image.v" 92 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498450249063 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|buffer_image:buffer_image_0\|altsyncram:altsyncram_component " "Instantiated megafunction \"chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|buffer_image:buffer_image_0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b CLEAR0 " "Parameter \"address_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450249064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450249064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450249064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450249064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450249064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450249064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450249064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 81000 " "Parameter \"numwords_a\" = \"81000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450249064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 81000 " "Parameter \"numwords_b\" = \"81000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450249064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450249064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR0 " "Parameter \"outdata_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450249064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450249064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450249064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450249064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 17 " "Parameter \"widthad_a\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450249064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 17 " "Parameter \"widthad_b\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450249064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450249064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450249064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450249064 ""}  } { { "../hdl/memories/buffer_image.v" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/memories/buffer_image.v" 92 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1498450249064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pgo1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pgo1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pgo1 " "Found entity 1: altsyncram_pgo1" {  } { { "db/altsyncram_pgo1.tdf" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/prj/db/altsyncram_pgo1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450249132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498450249132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pgo1 chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|buffer_image:buffer_image_0\|altsyncram:altsyncram_component\|altsyncram_pgo1:auto_generated " "Elaborating entity \"altsyncram_pgo1\" for hierarchy \"chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|buffer_image:buffer_image_0\|altsyncram:altsyncram_component\|altsyncram_pgo1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/laoj2/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450249133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_v1b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_v1b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_v1b " "Found entity 1: decode_v1b" {  } { { "db/decode_v1b.tdf" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/prj/db/decode_v1b.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450249240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498450249240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_v1b chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|buffer_image:buffer_image_0\|altsyncram:altsyncram_component\|altsyncram_pgo1:auto_generated\|decode_v1b:decode2 " "Elaborating entity \"decode_v1b\" for hierarchy \"chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|buffer_image:buffer_image_0\|altsyncram:altsyncram_component\|altsyncram_pgo1:auto_generated\|decode_v1b:decode2\"" {  } { { "db/altsyncram_pgo1.tdf" "decode2" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/prj/db/altsyncram_pgo1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450249241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_fsb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_fsb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_fsb " "Found entity 1: mux_fsb" {  } { { "db/mux_fsb.tdf" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/prj/db/mux_fsb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450249356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498450249356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_fsb chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|buffer_image:buffer_image_0\|altsyncram:altsyncram_component\|altsyncram_pgo1:auto_generated\|mux_fsb:mux3 " "Elaborating entity \"mux_fsb\" for hierarchy \"chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|buffer_image:buffer_image_0\|altsyncram:altsyncram_component\|altsyncram_pgo1:auto_generated\|mux_fsb:mux3\"" {  } { { "db/altsyncram_pgo1.tdf" "mux3" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/prj/db/altsyncram_pgo1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450249358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_out chnl_tester:test_channels\[0\].chnl_tester_i\|fifo_out:fifo_c_unit_to_riffa " "Elaborating entity \"fifo_out\" for hierarchy \"chnl_tester:test_channels\[0\].chnl_tester_i\|fifo_out:fifo_c_unit_to_riffa\"" {  } { { "../../../../riffa_hdl/chnl_tester.v" "fifo_c_unit_to_riffa" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/chnl_tester.v" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450249433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_mixed_widths chnl_tester:test_channels\[0\].chnl_tester_i\|fifo_out:fifo_c_unit_to_riffa\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborating entity \"dcfifo_mixed_widths\" for hierarchy \"chnl_tester:test_channels\[0\].chnl_tester_i\|fifo_out:fifo_c_unit_to_riffa\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "../hdl/memories/fifo_out.v" "dcfifo_mixed_widths_component" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/memories/fifo_out.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450249515 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "chnl_tester:test_channels\[0\].chnl_tester_i\|fifo_out:fifo_c_unit_to_riffa\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborated megafunction instantiation \"chnl_tester:test_channels\[0\].chnl_tester_i\|fifo_out:fifo_c_unit_to_riffa\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "../hdl/memories/fifo_out.v" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/memories/fifo_out.v" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498450249525 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "chnl_tester:test_channels\[0\].chnl_tester_i\|fifo_out:fifo_c_unit_to_riffa\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Instantiated megafunction \"chnl_tester:test_channels\[0\].chnl_tester_i\|fifo_out:fifo_c_unit_to_riffa\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450249526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16384 " "Parameter \"lpm_numwords\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450249526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450249526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo_mixed_widths " "Parameter \"lpm_type\" = \"dcfifo_mixed_widths\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450249526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450249526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 14 " "Parameter \"lpm_widthu\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450249526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu_r 11 " "Parameter \"lpm_widthu_r\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450249526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width_r 64 " "Parameter \"lpm_width_r\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450249526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450249526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450249526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450249526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450249526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450249526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450249526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450249526 ""}  } { { "../hdl/memories/fifo_out.v" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/memories/fifo_out.v" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1498450249526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_9rj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_9rj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_9rj1 " "Found entity 1: dcfifo_9rj1" {  } { { "db/dcfifo_9rj1.tdf" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/prj/db/dcfifo_9rj1.tdf" 39 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450249574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498450249574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_9rj1 chnl_tester:test_channels\[0\].chnl_tester_i\|fifo_out:fifo_c_unit_to_riffa\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_9rj1:auto_generated " "Elaborating entity \"dcfifo_9rj1\" for hierarchy \"chnl_tester:test_channels\[0\].chnl_tester_i\|fifo_out:fifo_c_unit_to_riffa\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_9rj1:auto_generated\"" {  } { { "dcfifo_mixed_widths.tdf" "auto_generated" { Text "/home/laoj2/altera/14.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450249575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_2b7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_2b7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_2b7 " "Found entity 1: a_graycounter_2b7" {  } { { "db/a_graycounter_2b7.tdf" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/prj/db/a_graycounter_2b7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450249653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498450249653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_2b7 chnl_tester:test_channels\[0\].chnl_tester_i\|fifo_out:fifo_c_unit_to_riffa\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_9rj1:auto_generated\|a_graycounter_2b7:rdptr_g1p " "Elaborating entity \"a_graycounter_2b7\" for hierarchy \"chnl_tester:test_channels\[0\].chnl_tester_i\|fifo_out:fifo_c_unit_to_riffa\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_9rj1:auto_generated\|a_graycounter_2b7:rdptr_g1p\"" {  } { { "db/dcfifo_9rj1.tdf" "rdptr_g1p" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/prj/db/dcfifo_9rj1.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450249654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_soc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_soc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_soc " "Found entity 1: a_graycounter_soc" {  } { { "db/a_graycounter_soc.tdf" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/prj/db/a_graycounter_soc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450249707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498450249707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_soc chnl_tester:test_channels\[0\].chnl_tester_i\|fifo_out:fifo_c_unit_to_riffa\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_9rj1:auto_generated\|a_graycounter_soc:wrptr_g1p " "Elaborating entity \"a_graycounter_soc\" for hierarchy \"chnl_tester:test_channels\[0\].chnl_tester_i\|fifo_out:fifo_c_unit_to_riffa\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_9rj1:auto_generated\|a_graycounter_soc:wrptr_g1p\"" {  } { { "db/dcfifo_9rj1.tdf" "wrptr_g1p" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/prj/db/dcfifo_9rj1.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450249708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_oh11.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_oh11.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_oh11 " "Found entity 1: altsyncram_oh11" {  } { { "db/altsyncram_oh11.tdf" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/prj/db/altsyncram_oh11.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450249780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498450249780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_oh11 chnl_tester:test_channels\[0\].chnl_tester_i\|fifo_out:fifo_c_unit_to_riffa\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_9rj1:auto_generated\|altsyncram_oh11:fifo_ram " "Elaborating entity \"altsyncram_oh11\" for hierarchy \"chnl_tester:test_channels\[0\].chnl_tester_i\|fifo_out:fifo_c_unit_to_riffa\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_9rj1:auto_generated\|altsyncram_oh11:fifo_ram\"" {  } { { "db/dcfifo_9rj1.tdf" "fifo_ram" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/prj/db/dcfifo_9rj1.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450249782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_4c7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_4c7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_4c7 " "Found entity 1: decode_4c7" {  } { { "db/decode_4c7.tdf" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/prj/db/decode_4c7.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450249829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498450249829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_4c7 chnl_tester:test_channels\[0\].chnl_tester_i\|fifo_out:fifo_c_unit_to_riffa\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_9rj1:auto_generated\|altsyncram_oh11:fifo_ram\|decode_4c7:decode12 " "Elaborating entity \"decode_4c7\" for hierarchy \"chnl_tester:test_channels\[0\].chnl_tester_i\|fifo_out:fifo_c_unit_to_riffa\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_9rj1:auto_generated\|altsyncram_oh11:fifo_ram\|decode_4c7:decode12\"" {  } { { "db/altsyncram_oh11.tdf" "decode12" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/prj/db/altsyncram_oh11.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450249831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_tn6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_tn6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_tn6 " "Found entity 1: decode_tn6" {  } { { "db/decode_tn6.tdf" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/prj/db/decode_tn6.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450249885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498450249885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_tn6 chnl_tester:test_channels\[0\].chnl_tester_i\|fifo_out:fifo_c_unit_to_riffa\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_9rj1:auto_generated\|altsyncram_oh11:fifo_ram\|decode_tn6:rden_decode_b " "Elaborating entity \"decode_tn6\" for hierarchy \"chnl_tester:test_channels\[0\].chnl_tester_i\|fifo_out:fifo_c_unit_to_riffa\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_9rj1:auto_generated\|altsyncram_oh11:fifo_ram\|decode_tn6:rden_decode_b\"" {  } { { "db/altsyncram_oh11.tdf" "rden_decode_b" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/prj/db/altsyncram_oh11.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450249887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_688.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_688.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_688 " "Found entity 1: mux_688" {  } { { "db/mux_688.tdf" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/prj/db/mux_688.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450249953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498450249953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_688 chnl_tester:test_channels\[0\].chnl_tester_i\|fifo_out:fifo_c_unit_to_riffa\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_9rj1:auto_generated\|altsyncram_oh11:fifo_ram\|mux_688:mux13 " "Elaborating entity \"mux_688\" for hierarchy \"chnl_tester:test_channels\[0\].chnl_tester_i\|fifo_out:fifo_c_unit_to_riffa\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_9rj1:auto_generated\|altsyncram_oh11:fifo_ram\|mux_688:mux13\"" {  } { { "db/altsyncram_oh11.tdf" "mux13" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/prj/db/altsyncram_oh11.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450249956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_sld.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_sld.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_sld " "Found entity 1: alt_synch_pipe_sld" {  } { { "db/alt_synch_pipe_sld.tdf" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/prj/db/alt_synch_pipe_sld.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450249997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498450249997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_sld chnl_tester:test_channels\[0\].chnl_tester_i\|fifo_out:fifo_c_unit_to_riffa\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_9rj1:auto_generated\|alt_synch_pipe_sld:rs_dgwp " "Elaborating entity \"alt_synch_pipe_sld\" for hierarchy \"chnl_tester:test_channels\[0\].chnl_tester_i\|fifo_out:fifo_c_unit_to_riffa\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_9rj1:auto_generated\|alt_synch_pipe_sld:rs_dgwp\"" {  } { { "db/dcfifo_9rj1.tdf" "rs_dgwp" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/prj/db/dcfifo_9rj1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450249998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_re9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_re9 " "Found entity 1: dffpipe_re9" {  } { { "db/dffpipe_re9.tdf" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/prj/db/dffpipe_re9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450250064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498450250064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_re9 chnl_tester:test_channels\[0\].chnl_tester_i\|fifo_out:fifo_c_unit_to_riffa\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_9rj1:auto_generated\|alt_synch_pipe_sld:rs_dgwp\|dffpipe_re9:dffpipe14 " "Elaborating entity \"dffpipe_re9\" for hierarchy \"chnl_tester:test_channels\[0\].chnl_tester_i\|fifo_out:fifo_c_unit_to_riffa\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_9rj1:auto_generated\|alt_synch_pipe_sld:rs_dgwp\|dffpipe_re9:dffpipe14\"" {  } { { "db/alt_synch_pipe_sld.tdf" "dffpipe14" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/prj/db/alt_synch_pipe_sld.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450250065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_vld.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_vld.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_vld " "Found entity 1: alt_synch_pipe_vld" {  } { { "db/alt_synch_pipe_vld.tdf" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/prj/db/alt_synch_pipe_vld.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450250099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498450250099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_vld chnl_tester:test_channels\[0\].chnl_tester_i\|fifo_out:fifo_c_unit_to_riffa\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_9rj1:auto_generated\|alt_synch_pipe_vld:ws_dgrp " "Elaborating entity \"alt_synch_pipe_vld\" for hierarchy \"chnl_tester:test_channels\[0\].chnl_tester_i\|fifo_out:fifo_c_unit_to_riffa\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_9rj1:auto_generated\|alt_synch_pipe_vld:ws_dgrp\"" {  } { { "db/dcfifo_9rj1.tdf" "ws_dgrp" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/prj/db/dcfifo_9rj1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450250100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ue9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_ue9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ue9 " "Found entity 1: dffpipe_ue9" {  } { { "db/dffpipe_ue9.tdf" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/prj/db/dffpipe_ue9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450250154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498450250154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ue9 chnl_tester:test_channels\[0\].chnl_tester_i\|fifo_out:fifo_c_unit_to_riffa\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_9rj1:auto_generated\|alt_synch_pipe_vld:ws_dgrp\|dffpipe_ue9:dffpipe17 " "Elaborating entity \"dffpipe_ue9\" for hierarchy \"chnl_tester:test_channels\[0\].chnl_tester_i\|fifo_out:fifo_c_unit_to_riffa\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_9rj1:auto_generated\|alt_synch_pipe_vld:ws_dgrp\|dffpipe_ue9:dffpipe17\"" {  } { { "db/alt_synch_pipe_vld.tdf" "dffpipe17" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/prj/db/alt_synch_pipe_vld.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450250156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_jb6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_jb6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_jb6 " "Found entity 1: cmpr_jb6" {  } { { "db/cmpr_jb6.tdf" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/prj/db/cmpr_jb6.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450250211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498450250211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_jb6 chnl_tester:test_channels\[0\].chnl_tester_i\|fifo_out:fifo_c_unit_to_riffa\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_9rj1:auto_generated\|cmpr_jb6:rdempty_eq_comp " "Elaborating entity \"cmpr_jb6\" for hierarchy \"chnl_tester:test_channels\[0\].chnl_tester_i\|fifo_out:fifo_c_unit_to_riffa\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_9rj1:auto_generated\|cmpr_jb6:rdempty_eq_comp\"" {  } { { "db/dcfifo_9rj1.tdf" "rdempty_eq_comp" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/prj/db/dcfifo_9rj1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450250212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_18e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_18e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_18e " "Found entity 1: cntr_18e" {  } { { "db/cntr_18e.tdf" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/prj/db/cntr_18e.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450250274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498450250274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_18e chnl_tester:test_channels\[0\].chnl_tester_i\|fifo_out:fifo_c_unit_to_riffa\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_9rj1:auto_generated\|cntr_18e:cntr_b " "Elaborating entity \"cntr_18e\" for hierarchy \"chnl_tester:test_channels\[0\].chnl_tester_i\|fifo_out:fifo_c_unit_to_riffa\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_9rj1:auto_generated\|cntr_18e:cntr_b\"" {  } { { "db/dcfifo_9rj1.tdf" "cntr_b" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/prj/db/dcfifo_9rj1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450250275 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "VALUE pktctr_inst 15 16 " "Port \"VALUE\" on the entity instantiation of \"pktctr_inst\" is connected to a signal of width 15. The formal width of the signal in the module is 16.  The extra bits will be left dangling without any fan-out logic." {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "pktctr_inst" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/tx_alignment_pipeline.v" 422 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1498450253345 "|DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "WR_DATA rot_inst 4 2 " "Port \"WR_DATA\" on the entity instantiation of \"rot_inst\" is connected to a signal of width 4. The formal width of the signal in the module is 2.  The extra bits will be ignored." {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "rot_inst" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/tx_alignment_pipeline.v" 304 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1498450253357 "|DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|rotate:rot_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "MASK len_mask 4 2 " "Port \"MASK\" on the entity instantiation of \"len_mask\" is connected to a signal of width 4. The formal width of the signal in the module is 2.  The extra bits will be left dangling without any fan-out logic." {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "len_mask" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/tx_alignment_pipeline.v" 291 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1498450253357 "|DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|offset_to_mask:len_mask"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "OFFSET len_mask 32 1 " "Port \"OFFSET\" on the entity instantiation of \"len_mask\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "len_mask" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/tx_alignment_pipeline.v" 291 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1498450253357 "|DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|offset_to_mask:len_mask"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "OFFSET_ENABLE len_mask 32 1 " "Port \"OFFSET_ENABLE\" on the entity instantiation of \"len_mask\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "len_mask" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/tx_alignment_pipeline.v" 291 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1498450253357 "|DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|offset_to_mask:len_mask"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "MASK packet_mask 4 2 " "Port \"MASK\" on the entity instantiation of \"packet_mask\" is connected to a signal of width 4. The formal width of the signal in the module is 2.  The extra bits will be left dangling without any fan-out logic." {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "packet_mask" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/tx_alignment_pipeline.v" 278 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1498450253357 "|DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|offset_to_mask:packet_mask"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "OFFSET_ENABLE packet_mask 32 1 " "Port \"OFFSET_ENABLE\" on the entity instantiation of \"packet_mask\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "packet_mask" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/tx_alignment_pipeline.v" 278 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1498450253357 "|DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|offset_to_mask:packet_mask"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|tx_engine:txr_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|__wTxHdrPacketMask\[3\] " "Net \"riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|tx_engine:txr_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|__wTxHdrPacketMask\[3\]\" is missing source, defaulting to GND" {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "__wTxHdrPacketMask\[3\]" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/tx_alignment_pipeline.v" 159 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1498450253360 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|tx_engine:txr_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|__wTxHdrPacketMask\[2\] " "Net \"riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|tx_engine:txr_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|__wTxHdrPacketMask\[2\]\" is missing source, defaulting to GND" {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "__wTxHdrPacketMask\[2\]" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/tx_alignment_pipeline.v" 159 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1498450253360 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1498450253360 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|tx_engine:txr_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|__wTxHdrPacketMask\[3\] " "Net \"riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|tx_engine:txr_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|__wTxHdrPacketMask\[3\]\" is missing source, defaulting to GND" {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "__wTxHdrPacketMask\[3\]" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/tx_alignment_pipeline.v" 159 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1498450253390 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|tx_engine:txr_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|__wTxHdrPacketMask\[2\] " "Net \"riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|tx_engine:txr_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|__wTxHdrPacketMask\[2\]\" is missing source, defaulting to GND" {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "__wTxHdrPacketMask\[2\]" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/tx_alignment_pipeline.v" 159 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1498450253390 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1498450253390 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|tx_engine:txr_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|__wTxHdrPacketMask\[3\] " "Net \"riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|tx_engine:txr_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|__wTxHdrPacketMask\[3\]\" is missing source, defaulting to GND" {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "__wTxHdrPacketMask\[3\]" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/tx_alignment_pipeline.v" 159 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1498450253403 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|tx_engine:txr_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|__wTxHdrPacketMask\[2\] " "Net \"riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|tx_engine:txr_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|__wTxHdrPacketMask\[2\]\" is missing source, defaulting to GND" {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "__wTxHdrPacketMask\[2\]" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/tx_alignment_pipeline.v" 159 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1498450253403 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1498450253403 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|__wTxHdrPacketMask\[3\] " "Net \"riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|__wTxHdrPacketMask\[3\]\" is missing source, defaulting to GND" {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "__wTxHdrPacketMask\[3\]" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/tx_alignment_pipeline.v" 159 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1498450253432 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|__wTxHdrPacketMask\[2\] " "Net \"riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|__wTxHdrPacketMask\[2\]\" is missing source, defaulting to GND" {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "__wTxHdrPacketMask\[2\]" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/tx_alignment_pipeline.v" 159 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1498450253432 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1498450253432 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "TxsAddress_i altpcie_hip_pipen1b_inst 17 21 " "Port \"TxsAddress_i\" on the entity instantiation of \"altpcie_hip_pipen1b_inst\" is connected to a signal of width 17. The formal width of the signal in the module is 21.  The extra bits will be driven by GND." {  } { { "../ip/PCIeGen1x1If64_core.v" "altpcie_hip_pipen1b_inst" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64_core.v" 743 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1498450253616 "|DE2Gen1x1If64|PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst"}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "2 " "Ignored 2 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "2 " "Ignored 2 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1498450257340 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1498450257340 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|tx_engine:txr_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[0\].fifo_inst_\|scsdpram:mem\|rMemory_rtl_0 " "Inferred RAM node \"riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|tx_engine:txr_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[0\].fifo_inst_\|scsdpram:mem\|rMemory_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1498450271430 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|tx_engine:txr_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[1\].fifo_inst_\|scsdpram:mem\|rMemory_rtl_0 " "Inferred RAM node \"riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|tx_engine:txr_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[1\].fifo_inst_\|scsdpram:mem\|rMemory_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1498450271431 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[0\].fifo_inst_\|scsdpram:mem\|rMemory_rtl_0 " "Inferred RAM node \"riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[0\].fifo_inst_\|scsdpram:mem\|rMemory_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1498450271433 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|tx_engine:txr_engine_inst\|tx_hdr_fifo:txhf_inst\|fifo:fifo_inst\|scsdpram:mem\|rMemory_rtl_0 " "Inferred RAM node \"riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|tx_engine:txr_engine_inst\|tx_hdr_fifo:txhf_inst\|fifo:fifo_inst\|scsdpram:mem\|rMemory_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1498450271434 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_hdr_fifo:txhf_inst\|fifo:fifo_inst\|scsdpram:mem\|rMemory_rtl_0 " "Inferred RAM node \"riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_hdr_fifo:txhf_inst\|fifo:fifo_inst\|scsdpram:mem\|rMemory_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1498450271436 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|tx_port_64:txPort\|tx_port_channel_gate_64:gate\|async_fifo:fifo\|ram_2clk_1w_1r:mem\|rRAM " "RAM logic \"riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|tx_port_64:txPort\|tx_port_channel_gate_64:gate\|async_fifo:fifo\|ram_2clk_1w_1r:mem\|rRAM\" is uninferred due to inappropriate RAM size" {  } { { "../../../../riffa_hdl/ram_2clk_1w_1r.v" "rRAM" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/ram_2clk_1w_1r.v" 64 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1498450271452 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|tx_multiplexer:tx_mux_inst\|fifo:req_ack_fifo\|scsdpram:mem\|rMemory " "RAM logic \"riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|tx_multiplexer:tx_mux_inst\|fifo:req_ack_fifo\|scsdpram:mem\|rMemory\" is uninferred due to inappropriate RAM size" {  } { { "../../../../riffa_hdl/scsdpram.v" "rMemory" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/scsdpram.v" 67 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1498450271452 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1498450271452 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "18 " "Inferred 18 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:pktRam\|rRAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:pktRam\|rRAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 12 " "Parameter WIDTH_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 12 " "Parameter WIDTH_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|tx_engine:txr_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[0\].fifo_inst_\|scsdpram:mem\|rMemory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|tx_engine:txr_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[0\].fifo_inst_\|scsdpram:mem\|rMemory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 33 " "Parameter WIDTH_A set to 33" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 33 " "Parameter WIDTH_B set to 33" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|tx_engine:txr_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[1\].fifo_inst_\|scsdpram:mem\|rMemory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|tx_engine:txr_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[1\].fifo_inst_\|scsdpram:mem\|rMemory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 33 " "Parameter WIDTH_A set to 33" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 33 " "Parameter WIDTH_B set to 33" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[0\].fifo_inst_\|scsdpram:mem\|rMemory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[0\].fifo_inst_\|scsdpram:mem\|rMemory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 33 " "Parameter WIDTH_A set to 33" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 33 " "Parameter WIDTH_B set to 33" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|tx_engine:txr_engine_inst\|tx_hdr_fifo:txhf_inst\|fifo:fifo_inst\|scsdpram:mem\|rMemory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|tx_engine:txr_engine_inst\|tx_hdr_fifo:txhf_inst\|fifo:fifo_inst\|scsdpram:mem\|rMemory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 121 " "Parameter WIDTH_A set to 121" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 121 " "Parameter WIDTH_B set to 121" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_hdr_fifo:txhf_inst\|fifo:fifo_inst\|scsdpram:mem\|rMemory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_hdr_fifo:txhf_inst\|fifo:fifo_inst\|scsdpram:mem\|rMemory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 61 " "Parameter WIDTH_A set to 61" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 61 " "Parameter WIDTH_B set to 61" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:mapRam\|rRAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:mapRam\|rRAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 6 " "Parameter WIDTH_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 6 " "Parameter WIDTH_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_input:data_input\|ram_1clk_1w_1r:countRam\|rRAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_input:data_input\|ram_1clk_1w_1r:countRam\|rRAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|rx_port_64:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|ram_2clk_1w_1r:mem\|rRAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|rx_port_64:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|ram_2clk_1w_1r:mem\|rRAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 64 " "Parameter WIDTH_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 64 " "Parameter WIDTH_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|rx_port_64:rxPort\|sync_fifo:sgTxFifo\|ram_1clk_1w_1r:mem\|rRAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|rx_port_64:rxPort\|sync_fifo:sgTxFifo\|ram_1clk_1w_1r:mem\|rRAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 64 " "Parameter WIDTH_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 64 " "Parameter WIDTH_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|rx_port_64:rxPort\|sync_fifo:sgRxFifo\|ram_1clk_1w_1r:mem\|rRAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|rx_port_64:rxPort\|sync_fifo:sgRxFifo\|ram_1clk_1w_1r:mem\|rRAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 64 " "Parameter WIDTH_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 64 " "Parameter WIDTH_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|tx_port_64:txPort\|tx_port_buffer_64:buffer\|sync_fifo:fifo\|ram_1clk_1w_1r:mem\|rRAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|tx_port_64:txPort\|tx_port_buffer_64:buffer\|sync_fifo:fifo\|ram_1clk_1w_1r:mem\|rRAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 64 " "Parameter WIDTH_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 64 " "Parameter WIDTH_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:rams\[1\].ram\|rRAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:rams\[1\].ram\|rRAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 2048 " "Parameter NUMWORDS_B set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:rams\[0\].ram\|rRAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:rams\[0\].ram\|rRAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 2048 " "Parameter NUMWORDS_B set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_input:data_input\|ram_1clk_1w_1r:posRam\|rRAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_input:data_input\|ram_1clk_1w_1r:posRam\|rRAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 12 " "Parameter WIDTH_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 12 " "Parameter WIDTH_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|rx_port_64:rxPort\|fifo_packer_64:mainFifoPacker\|rPackedFlushed_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|rx_port_64:rxPort\|fifo_packer_64:mainFifoPacker\|rPackedFlushed_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 5 " "Parameter TAP_DISTANCE set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 66 " "Parameter WIDTH set to 66" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_output:data_output\|rData_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_output:data_output\|rData_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 64 " "Parameter WIDTH set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|rx_port_64:rxPort\|rx_port_reader:reader\|rValsProp_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|rx_port_64:rxPort\|rx_port_reader:reader\|rValsProp_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 11 " "Parameter WIDTH set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1498450495441 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498450495441 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1498450495441 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "39 " "Inferred 39 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|filter_controller:filter_p\|Mult51 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|filter_controller:filter_p\|Mult51\"" {  } { { "../hdl/image_processing/filter_controller.sv" "Mult51" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/image_processing/filter_controller.sv" 286 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498450495456 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|filter_controller:filter_p\|get_weight_mn:mn_1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|filter_controller:filter_p\|get_weight_mn:mn_1\|Mult0\"" {  } { { "../hdl/image_processing/get_weight_mn.sv" "Mult0" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/image_processing/get_weight_mn.sv" 23 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498450495456 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|filter_controller:filter_p\|Mult12 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|filter_controller:filter_p\|Mult12\"" {  } { { "../hdl/image_processing/filter_controller.sv" "Mult12" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/image_processing/filter_controller.sv" 213 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498450495456 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|filter_controller:filter_p\|get_weight_mn:mn_1\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|filter_controller:filter_p\|get_weight_mn:mn_1\|Mult1\"" {  } { { "../hdl/image_processing/get_weight_mn.sv" "Mult1" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/image_processing/get_weight_mn.sv" 24 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498450495456 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|filter_controller:filter_p\|Mult13 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|filter_controller:filter_p\|Mult13\"" {  } { { "../hdl/image_processing/filter_controller.sv" "Mult13" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/image_processing/filter_controller.sv" 213 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498450495456 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|filter_controller:filter_p\|Mult50 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|filter_controller:filter_p\|Mult50\"" {  } { { "../hdl/image_processing/filter_controller.sv" "Mult50" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/image_processing/filter_controller.sv" 282 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498450495456 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|filter_controller:filter_p\|Mult52 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|filter_controller:filter_p\|Mult52\"" {  } { { "../hdl/image_processing/filter_controller.sv" "Mult52" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/image_processing/filter_controller.sv" 287 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498450495456 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|filter_controller:filter_p\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|filter_controller:filter_p\|Mult0\"" {  } { { "../hdl/image_processing/filter_controller.sv" "Mult0" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/image_processing/filter_controller.sv" 83 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498450495456 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|filter_controller:filter_p\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|filter_controller:filter_p\|Mult1\"" {  } { { "../hdl/image_processing/filter_controller.sv" "Mult1" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/image_processing/filter_controller.sv" 99 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498450495456 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|filter_controller:filter_p\|Mult34 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|filter_controller:filter_p\|Mult34\"" {  } { { "../hdl/image_processing/filter_controller.sv" "Mult34" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/image_processing/filter_controller.sv" 252 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498450495456 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|filter_controller:filter_p\|Mult35 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|filter_controller:filter_p\|Mult35\"" {  } { { "../hdl/image_processing/filter_controller.sv" "Mult35" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/image_processing/filter_controller.sv" 252 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498450495456 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|filter_controller:filter_p\|Mult36 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|filter_controller:filter_p\|Mult36\"" {  } { { "../hdl/image_processing/filter_controller.sv" "Mult36" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/image_processing/filter_controller.sv" 253 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498450495456 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|filter_controller:filter_p\|Mult37 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|filter_controller:filter_p\|Mult37\"" {  } { { "../hdl/image_processing/filter_controller.sv" "Mult37" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/image_processing/filter_controller.sv" 253 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498450495456 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|filter_controller:filter_p\|Mult32 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|filter_controller:filter_p\|Mult32\"" {  } { { "../hdl/image_processing/filter_controller.sv" "Mult32" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/image_processing/filter_controller.sv" 251 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498450495456 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|filter_controller:filter_p\|Mult33 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|filter_controller:filter_p\|Mult33\"" {  } { { "../hdl/image_processing/filter_controller.sv" "Mult33" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/image_processing/filter_controller.sv" 251 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498450495456 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|filter_controller:filter_p\|Mult24 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|filter_controller:filter_p\|Mult24\"" {  } { { "../hdl/image_processing/filter_controller.sv" "Mult24" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/image_processing/filter_controller.sv" 233 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498450495456 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|filter_controller:filter_p\|Mult25 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|filter_controller:filter_p\|Mult25\"" {  } { { "../hdl/image_processing/filter_controller.sv" "Mult25" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/image_processing/filter_controller.sv" 233 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498450495456 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|filter_controller:filter_p\|Mult14 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|filter_controller:filter_p\|Mult14\"" {  } { { "../hdl/image_processing/filter_controller.sv" "Mult14" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/image_processing/filter_controller.sv" 224 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498450495456 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|filter_controller:filter_p\|Mult15 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|filter_controller:filter_p\|Mult15\"" {  } { { "../hdl/image_processing/filter_controller.sv" "Mult15" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/image_processing/filter_controller.sv" 224 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498450495456 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|filter_controller:filter_p\|Mult22 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|filter_controller:filter_p\|Mult22\"" {  } { { "../hdl/image_processing/filter_controller.sv" "Mult22" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/image_processing/filter_controller.sv" 232 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498450495456 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|filter_controller:filter_p\|Mult23 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|filter_controller:filter_p\|Mult23\"" {  } { { "../hdl/image_processing/filter_controller.sv" "Mult23" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/image_processing/filter_controller.sv" 232 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498450495456 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|filter_controller:filter_p\|Mult20 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|filter_controller:filter_p\|Mult20\"" {  } { { "../hdl/image_processing/filter_controller.sv" "Mult20" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/image_processing/filter_controller.sv" 231 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498450495456 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|filter_controller:filter_p\|Mult21 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|filter_controller:filter_p\|Mult21\"" {  } { { "../hdl/image_processing/filter_controller.sv" "Mult21" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/image_processing/filter_controller.sv" 231 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498450495456 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|filter_controller:filter_p\|Mult26 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|filter_controller:filter_p\|Mult26\"" {  } { { "../hdl/image_processing/filter_controller.sv" "Mult26" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/image_processing/filter_controller.sv" 243 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498450495456 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|filter_controller:filter_p\|Mult27 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|filter_controller:filter_p\|Mult27\"" {  } { { "../hdl/image_processing/filter_controller.sv" "Mult27" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/image_processing/filter_controller.sv" 243 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498450495456 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|filter_controller:filter_p\|Mult46 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|filter_controller:filter_p\|Mult46\"" {  } { { "../hdl/image_processing/filter_controller.sv" "Mult46" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/image_processing/filter_controller.sv" 271 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498450495456 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|filter_controller:filter_p\|Mult47 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|filter_controller:filter_p\|Mult47\"" {  } { { "../hdl/image_processing/filter_controller.sv" "Mult47" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/image_processing/filter_controller.sv" 271 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498450495456 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|filter_controller:filter_p\|Mult48 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|filter_controller:filter_p\|Mult48\"" {  } { { "../hdl/image_processing/filter_controller.sv" "Mult48" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/image_processing/filter_controller.sv" 272 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498450495456 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|filter_controller:filter_p\|Mult49 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|filter_controller:filter_p\|Mult49\"" {  } { { "../hdl/image_processing/filter_controller.sv" "Mult49" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/image_processing/filter_controller.sv" 272 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498450495456 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|filter_controller:filter_p\|Mult44 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|filter_controller:filter_p\|Mult44\"" {  } { { "../hdl/image_processing/filter_controller.sv" "Mult44" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/image_processing/filter_controller.sv" 270 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498450495456 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|filter_controller:filter_p\|Mult45 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|filter_controller:filter_p\|Mult45\"" {  } { { "../hdl/image_processing/filter_controller.sv" "Mult45" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/image_processing/filter_controller.sv" 270 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498450495456 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|filter_controller:filter_p\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|filter_controller:filter_p\|Mult2\"" {  } { { "../hdl/image_processing/filter_controller.sv" "Mult2" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/image_processing/filter_controller.sv" 205 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498450495456 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|filter_controller:filter_p\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|filter_controller:filter_p\|Mult3\"" {  } { { "../hdl/image_processing/filter_controller.sv" "Mult3" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/image_processing/filter_controller.sv" 205 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498450495456 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|filter_controller:filter_p\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|filter_controller:filter_p\|Mult4\"" {  } { { "../hdl/image_processing/filter_controller.sv" "Mult4" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/image_processing/filter_controller.sv" 206 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498450495456 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|filter_controller:filter_p\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|filter_controller:filter_p\|Mult5\"" {  } { { "../hdl/image_processing/filter_controller.sv" "Mult5" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/image_processing/filter_controller.sv" 206 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498450495456 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|filter_controller:filter_p\|Mult10 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|filter_controller:filter_p\|Mult10\"" {  } { { "../hdl/image_processing/filter_controller.sv" "Mult10" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/image_processing/filter_controller.sv" 212 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498450495456 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|filter_controller:filter_p\|Mult11 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|filter_controller:filter_p\|Mult11\"" {  } { { "../hdl/image_processing/filter_controller.sv" "Mult11" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/image_processing/filter_controller.sv" 212 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498450495456 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|filter_controller:filter_p\|Mult38 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|filter_controller:filter_p\|Mult38\"" {  } { { "../hdl/image_processing/filter_controller.sv" "Mult38" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/image_processing/filter_controller.sv" 262 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498450495456 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|filter_controller:filter_p\|Mult39 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|filter_controller:filter_p\|Mult39\"" {  } { { "../hdl/image_processing/filter_controller.sv" "Mult39" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/image_processing/filter_controller.sv" 262 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498450495456 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1498450495456 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:pktRam\|altsyncram:rRAM_rtl_0 " "Elaborated megafunction instantiation \"riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:pktRam\|altsyncram:rRAM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498450495506 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:pktRam\|altsyncram:rRAM_rtl_0 " "Instantiated megafunction \"riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:pktRam\|altsyncram:rRAM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450495506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 12 " "Parameter \"WIDTH_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450495506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450495506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450495506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 12 " "Parameter \"WIDTH_B\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450495506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450495506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450495506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450495506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450495506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450495506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450495506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450495506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450495506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450495506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450495506 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1498450495506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_40h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_40h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_40h1 " "Found entity 1: altsyncram_40h1" {  } { { "db/altsyncram_40h1.tdf" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/prj/db/altsyncram_40h1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450495555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498450495555 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|tx_engine:txr_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[0\].fifo_inst_\|scsdpram:mem\|altsyncram:rMemory_rtl_0 " "Elaborated megafunction instantiation \"riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|tx_engine:txr_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[0\].fifo_inst_\|scsdpram:mem\|altsyncram:rMemory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498450495568 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|tx_engine:txr_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[0\].fifo_inst_\|scsdpram:mem\|altsyncram:rMemory_rtl_0 " "Instantiated megafunction \"riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|tx_engine:txr_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[0\].fifo_inst_\|scsdpram:mem\|altsyncram:rMemory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450495568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 33 " "Parameter \"WIDTH_A\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450495568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450495568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450495568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 33 " "Parameter \"WIDTH_B\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450495568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450495568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450495568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450495568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450495568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450495568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450495568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450495568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450495568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450495568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450495568 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1498450495568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_69h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_69h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_69h1 " "Found entity 1: altsyncram_69h1" {  } { { "db/altsyncram_69h1.tdf" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/prj/db/altsyncram_69h1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450495628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498450495628 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[0\].fifo_inst_\|scsdpram:mem\|altsyncram:rMemory_rtl_0 " "Elaborated megafunction instantiation \"riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[0\].fifo_inst_\|scsdpram:mem\|altsyncram:rMemory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498450495660 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[0\].fifo_inst_\|scsdpram:mem\|altsyncram:rMemory_rtl_0 " "Instantiated megafunction \"riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[0\].fifo_inst_\|scsdpram:mem\|altsyncram:rMemory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450495660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 33 " "Parameter \"WIDTH_A\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450495660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450495660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450495660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 33 " "Parameter \"WIDTH_B\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450495660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450495660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450495660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450495660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450495660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450495660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450495660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450495660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450495660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450495660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450495660 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1498450495660 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|tx_engine:txr_engine_inst\|tx_hdr_fifo:txhf_inst\|fifo:fifo_inst\|scsdpram:mem\|altsyncram:rMemory_rtl_0 " "Elaborated megafunction instantiation \"riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|tx_engine:txr_engine_inst\|tx_hdr_fifo:txhf_inst\|fifo:fifo_inst\|scsdpram:mem\|altsyncram:rMemory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498450495675 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|tx_engine:txr_engine_inst\|tx_hdr_fifo:txhf_inst\|fifo:fifo_inst\|scsdpram:mem\|altsyncram:rMemory_rtl_0 " "Instantiated megafunction \"riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|tx_engine:txr_engine_inst\|tx_hdr_fifo:txhf_inst\|fifo:fifo_inst\|scsdpram:mem\|altsyncram:rMemory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450495676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 121 " "Parameter \"WIDTH_A\" = \"121\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450495676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450495676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450495676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 121 " "Parameter \"WIDTH_B\" = \"121\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450495676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450495676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450495676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450495676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450495676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450495676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450495676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450495676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450495676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450495676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450495676 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1498450495676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_83h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_83h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_83h1 " "Found entity 1: altsyncram_83h1" {  } { { "db/altsyncram_83h1.tdf" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/prj/db/altsyncram_83h1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450495756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498450495756 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_hdr_fifo:txhf_inst\|fifo:fifo_inst\|scsdpram:mem\|altsyncram:rMemory_rtl_0 " "Elaborated megafunction instantiation \"riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_hdr_fifo:txhf_inst\|fifo:fifo_inst\|scsdpram:mem\|altsyncram:rMemory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498450495781 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_hdr_fifo:txhf_inst\|fifo:fifo_inst\|scsdpram:mem\|altsyncram:rMemory_rtl_0 " "Instantiated megafunction \"riffa_wrapper_de2i:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_hdr_fifo:txhf_inst\|fifo:fifo_inst\|scsdpram:mem\|altsyncram:rMemory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450495781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 61 " "Parameter \"WIDTH_A\" = \"61\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450495781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450495781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450495781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 61 " "Parameter \"WIDTH_B\" = \"61\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450495781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450495781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450495781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450495781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450495781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450495781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450495781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450495781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450495781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450495781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450495781 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1498450495781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e0h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e0h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e0h1 " "Found entity 1: altsyncram_e0h1" {  } { { "db/altsyncram_e0h1.tdf" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/prj/db/altsyncram_e0h1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450495838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498450495838 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:mapRam\|altsyncram:rRAM_rtl_0 " "Elaborated megafunction instantiation \"riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:mapRam\|altsyncram:rRAM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498450495851 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:mapRam\|altsyncram:rRAM_rtl_0 " "Instantiated megafunction \"riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:mapRam\|altsyncram:rRAM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450495852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 6 " "Parameter \"WIDTH_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450495852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450495852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450495852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 6 " "Parameter \"WIDTH_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450495852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450495852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450495852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450495852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450495852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450495852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450495852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450495852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450495852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450495852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450495852 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1498450495852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_atg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_atg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_atg1 " "Found entity 1: altsyncram_atg1" {  } { { "db/altsyncram_atg1.tdf" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/prj/db/altsyncram_atg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450495900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498450495900 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_input:data_input\|ram_1clk_1w_1r:countRam\|altsyncram:rRAM_rtl_0 " "Elaborated megafunction instantiation \"riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_input:data_input\|ram_1clk_1w_1r:countRam\|altsyncram:rRAM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498450495937 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_input:data_input\|ram_1clk_1w_1r:countRam\|altsyncram:rRAM_rtl_0 " "Instantiated megafunction \"riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_input:data_input\|ram_1clk_1w_1r:countRam\|altsyncram:rRAM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450495938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450495938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450495938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450495938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450495938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450495938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450495938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450495938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450495938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450495938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450495938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450495938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450495938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450495938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450495938 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1498450495938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_etg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_etg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_etg1 " "Found entity 1: altsyncram_etg1" {  } { { "db/altsyncram_etg1.tdf" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/prj/db/altsyncram_etg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450495986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498450495986 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|rx_port_64:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|ram_2clk_1w_1r:mem\|altsyncram:rRAM_rtl_0 " "Elaborated megafunction instantiation \"riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|rx_port_64:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|ram_2clk_1w_1r:mem\|altsyncram:rRAM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498450495997 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|rx_port_64:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|ram_2clk_1w_1r:mem\|altsyncram:rRAM_rtl_0 " "Instantiated megafunction \"riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|rx_port_64:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|ram_2clk_1w_1r:mem\|altsyncram:rRAM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450495997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 64 " "Parameter \"WIDTH_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450495997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450495997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450495997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 64 " "Parameter \"WIDTH_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450495997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450495997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450495997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450495997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450495997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450495997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450495997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450495997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450495997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450495997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450495997 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1498450495997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e9h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e9h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e9h1 " "Found entity 1: altsyncram_e9h1" {  } { { "db/altsyncram_e9h1.tdf" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/prj/db/altsyncram_e9h1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450496055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498450496055 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|tx_port_64:txPort\|tx_port_buffer_64:buffer\|sync_fifo:fifo\|ram_1clk_1w_1r:mem\|altsyncram:rRAM_rtl_0 " "Elaborated megafunction instantiation \"riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|tx_port_64:txPort\|tx_port_buffer_64:buffer\|sync_fifo:fifo\|ram_1clk_1w_1r:mem\|altsyncram:rRAM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498450496090 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|tx_port_64:txPort\|tx_port_buffer_64:buffer\|sync_fifo:fifo\|ram_1clk_1w_1r:mem\|altsyncram:rRAM_rtl_0 " "Instantiated megafunction \"riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|tx_port_64:txPort\|tx_port_buffer_64:buffer\|sync_fifo:fifo\|ram_1clk_1w_1r:mem\|altsyncram:rRAM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450496090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 64 " "Parameter \"WIDTH_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450496090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450496090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450496090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 64 " "Parameter \"WIDTH_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450496090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 9 " "Parameter \"WIDTHAD_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450496090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 512 " "Parameter \"NUMWORDS_B\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450496090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450496090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450496090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450496090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450496090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450496090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450496090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450496090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450496090 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1498450496090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_04h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_04h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_04h1 " "Found entity 1: altsyncram_04h1" {  } { { "db/altsyncram_04h1.tdf" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/prj/db/altsyncram_04h1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450496163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498450496163 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:rams\[1\].ram\|altsyncram:rRAM_rtl_0 " "Elaborated megafunction instantiation \"riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:rams\[1\].ram\|altsyncram:rRAM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498450496181 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:rams\[1\].ram\|altsyncram:rRAM_rtl_0 " "Instantiated megafunction \"riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:rams\[1\].ram\|altsyncram:rRAM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450496182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450496182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450496182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450496182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450496182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 11 " "Parameter \"WIDTHAD_B\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450496182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 2048 " "Parameter \"NUMWORDS_B\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450496182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450496182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450496182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450496182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450496182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450496182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450496182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450496182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450496182 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1498450496182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k9h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_k9h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k9h1 " "Found entity 1: altsyncram_k9h1" {  } { { "db/altsyncram_k9h1.tdf" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/prj/db/altsyncram_k9h1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450496231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498450496231 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|rx_port_64:rxPort\|fifo_packer_64:mainFifoPacker\|altshift_taps:rPackedFlushed_rtl_0 " "Elaborated megafunction instantiation \"riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|rx_port_64:rxPort\|fifo_packer_64:mainFifoPacker\|altshift_taps:rPackedFlushed_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498450496318 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|rx_port_64:rxPort\|fifo_packer_64:mainFifoPacker\|altshift_taps:rPackedFlushed_rtl_0 " "Instantiated megafunction \"riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|rx_port_64:rxPort\|fifo_packer_64:mainFifoPacker\|altshift_taps:rPackedFlushed_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450496319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 5 " "Parameter \"TAP_DISTANCE\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450496319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 66 " "Parameter \"WIDTH\" = \"66\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450496319 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1498450496319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_dam.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_dam.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_dam " "Found entity 1: shift_taps_dam" {  } { { "db/shift_taps_dam.tdf" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/prj/db/shift_taps_dam.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450496364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498450496364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6i81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6i81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6i81 " "Found entity 1: altsyncram_6i81" {  } { { "db/altsyncram_6i81.tdf" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/prj/db/altsyncram_6i81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450496427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498450496427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0tf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0tf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0tf " "Found entity 1: cntr_0tf" {  } { { "db/cntr_0tf.tdf" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/prj/db/cntr_0tf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450496477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498450496477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ikc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ikc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ikc " "Found entity 1: cmpr_ikc" {  } { { "db/cmpr_ikc.tdf" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/prj/db/cmpr_ikc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450496518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498450496518 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_output:data_output\|altshift_taps:rData_rtl_0 " "Elaborated megafunction instantiation \"riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_output:data_output\|altshift_taps:rData_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498450496540 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_output:data_output\|altshift_taps:rData_rtl_0 " "Instantiated megafunction \"riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_output:data_output\|altshift_taps:rData_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450496540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450496540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 64 " "Parameter \"WIDTH\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450496540 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1498450496540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_9am.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_9am.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_9am " "Found entity 1: shift_taps_9am" {  } { { "db/shift_taps_9am.tdf" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/prj/db/shift_taps_9am.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450496604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498450496604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3p31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3p31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3p31 " "Found entity 1: altsyncram_3p31" {  } { { "db/altsyncram_3p31.tdf" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/prj/db/altsyncram_3p31.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450496688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498450496688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_s7e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_s7e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_s7e " "Found entity 1: add_sub_s7e" {  } { { "db/add_sub_s7e.tdf" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/prj/db/add_sub_s7e.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450496746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498450496746 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|rx_port_64:rxPort\|rx_port_reader:reader\|altshift_taps:rValsProp_rtl_0 " "Elaborated megafunction instantiation \"riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|rx_port_64:rxPort\|rx_port_reader:reader\|altshift_taps:rValsProp_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498450496781 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|rx_port_64:rxPort\|rx_port_reader:reader\|altshift_taps:rValsProp_rtl_0 " "Instantiated megafunction \"riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|rx_port_64:rxPort\|rx_port_reader:reader\|altshift_taps:rValsProp_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450496781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450496781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 11 " "Parameter \"WIDTH\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450496781 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1498450496781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_1am.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_1am.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_1am " "Found entity 1: shift_taps_1am" {  } { { "db/shift_taps_1am.tdf" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/prj/db/shift_taps_1am.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450496820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498450496820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jo31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jo31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jo31 " "Found entity 1: altsyncram_jo31" {  } { { "db/altsyncram_jo31.tdf" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/prj/db/altsyncram_jo31.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450496885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498450496885 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|filter_controller:filter_p\|lpm_mult:Mult51 " "Elaborated megafunction instantiation \"chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|filter_controller:filter_p\|lpm_mult:Mult51\"" {  } { { "../hdl/image_processing/filter_controller.sv" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/image_processing/filter_controller.sv" 286 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498450496963 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|filter_controller:filter_p\|lpm_mult:Mult51 " "Instantiated megafunction \"chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|filter_controller:filter_p\|lpm_mult:Mult51\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450496963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450496963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450496963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450496963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450496963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450496963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450496963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450496963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450496963 ""}  } { { "../hdl/image_processing/filter_controller.sv" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/image_processing/filter_controller.sv" 286 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1498450496963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_u9t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_u9t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_u9t " "Found entity 1: mult_u9t" {  } { { "db/mult_u9t.tdf" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/prj/db/mult_u9t.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450497007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498450497007 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|filter_controller:filter_p\|get_weight_mn:mn_1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|filter_controller:filter_p\|get_weight_mn:mn_1\|lpm_mult:Mult0\"" {  } { { "../hdl/image_processing/get_weight_mn.sv" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/image_processing/get_weight_mn.sv" 23 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498450497015 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|filter_controller:filter_p\|get_weight_mn:mn_1\|lpm_mult:Mult0 " "Instantiated megafunction \"chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|filter_controller:filter_p\|get_weight_mn:mn_1\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450497015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450497015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450497015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450497015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450497015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450497015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450497015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450497015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450497015 ""}  } { { "../hdl/image_processing/get_weight_mn.sv" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/image_processing/get_weight_mn.sv" 23 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1498450497015 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|filter_controller:filter_p\|lpm_mult:Mult12 " "Elaborated megafunction instantiation \"chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|filter_controller:filter_p\|lpm_mult:Mult12\"" {  } { { "../hdl/image_processing/filter_controller.sv" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/image_processing/filter_controller.sv" 213 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498450497033 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|filter_controller:filter_p\|lpm_mult:Mult12 " "Instantiated megafunction \"chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|filter_controller:filter_p\|lpm_mult:Mult12\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450497033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450497033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450497033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450497033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450497033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450497033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450497033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450497033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450497033 ""}  } { { "../hdl/image_processing/filter_controller.sv" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/image_processing/filter_controller.sv" 213 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1498450497033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_4et.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_4et.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_4et " "Found entity 1: mult_4et" {  } { { "db/mult_4et.tdf" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/prj/db/mult_4et.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450497080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498450497080 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|filter_controller:filter_p\|lpm_mult:Mult13 " "Elaborated megafunction instantiation \"chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|filter_controller:filter_p\|lpm_mult:Mult13\"" {  } { { "../hdl/image_processing/filter_controller.sv" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/image_processing/filter_controller.sv" 213 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498450497094 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|filter_controller:filter_p\|lpm_mult:Mult13 " "Instantiated megafunction \"chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|filter_controller:filter_p\|lpm_mult:Mult13\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450497094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450497094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 24 " "Parameter \"LPM_WIDTHP\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450497094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 24 " "Parameter \"LPM_WIDTHR\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450497094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450497094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450497094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450497094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450497094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450497094 ""}  } { { "../hdl/image_processing/filter_controller.sv" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/image_processing/filter_controller.sv" 213 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1498450497094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_jft.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_jft.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_jft " "Found entity 1: mult_jft" {  } { { "db/mult_jft.tdf" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/prj/db/mult_jft.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450497145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498450497145 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|filter_controller:filter_p\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|filter_controller:filter_p\|lpm_mult:Mult0\"" {  } { { "../hdl/image_processing/filter_controller.sv" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/image_processing/filter_controller.sv" 83 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498450497181 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|filter_controller:filter_p\|lpm_mult:Mult0 " "Instantiated megafunction \"chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|filter_controller:filter_p\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 25 " "Parameter \"LPM_WIDTHA\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450497181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450497181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 57 " "Parameter \"LPM_WIDTHP\" = \"57\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450497181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 57 " "Parameter \"LPM_WIDTHR\" = \"57\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450497181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450497181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450497181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450497181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450497181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450497181 ""}  } { { "../hdl/image_processing/filter_controller.sv" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/image_processing/filter_controller.sv" 83 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1498450497181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_2at.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_2at.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_2at " "Found entity 1: mult_2at" {  } { { "db/mult_2at.tdf" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/prj/db/mult_2at.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498450497224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498450497224 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|filter_controller:filter_p\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|filter_controller:filter_p\|lpm_mult:Mult1\"" {  } { { "../hdl/image_processing/filter_controller.sv" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/image_processing/filter_controller.sv" 99 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498450497235 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|filter_controller:filter_p\|lpm_mult:Mult1 " "Instantiated megafunction \"chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|filter_controller:filter_p\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 2 " "Parameter \"LPM_WIDTHA\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450497235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 2 " "Parameter \"LPM_WIDTHB\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450497235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 4 " "Parameter \"LPM_WIDTHP\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450497235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 4 " "Parameter \"LPM_WIDTHR\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450497235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450497235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450497235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450497235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450497235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450497235 ""}  } { { "../hdl/image_processing/filter_controller.sv" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/image_processing/filter_controller.sv" 99 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1498450497235 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|filter_controller:filter_p\|lpm_mult:Mult1\|multcore:mult_core chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|filter_controller:filter_p\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|filter_controller:filter_p\|lpm_mult:Mult1\|multcore:mult_core\", which is child of megafunction instantiation \"chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|filter_controller:filter_p\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "/home/laoj2/altera/14.1/quartus/libraries/megafunctions/lpm_mult.tdf" 323 5 0 } } { "../hdl/image_processing/filter_controller.sv" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/image_processing/filter_controller.sv" 99 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450497271 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|filter_controller:filter_p\|lpm_mult:Mult1\|altshift:external_latency_ffs chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|filter_controller:filter_p\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|filter_controller:filter_p\|lpm_mult:Mult1\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|filter_controller:filter_p\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "/home/laoj2/altera/14.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "../hdl/image_processing/filter_controller.sv" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/image_processing/filter_controller.sv" 99 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498450497283 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|filter_controller:filter_p\|lpm_mult:Mult0\|mult_2at:auto_generated\|mac_mult7 " "Synthesized away node \"chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|filter_controller:filter_p\|lpm_mult:Mult0\|mult_2at:auto_generated\|mac_mult7\"" {  } { { "db/mult_2at.tdf" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/prj/db/mult_2at.tdf" 68 2 0 } } { "lpm_mult.tdf" "" { Text "/home/laoj2/altera/14.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "../hdl/image_processing/filter_controller.sv" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/image_processing/filter_controller.sv" 83 -1 0 } } { "../hdl/image_processing/control_unit.sv" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/image_processing/control_unit.sv" 68 0 0 } } { "../../../../riffa_hdl/chnl_tester.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/chnl_tester.v" 193 0 0 } } { "../hdl/DE2Gen1x1If64.v" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v" 388 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498450498166 "|DE2Gen1x1If64|chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|lpm_mult:Mult0|mult_2at:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|filter_controller:filter_p\|lpm_mult:Mult0\|mult_2at:auto_generated\|mac_out8 " "Synthesized away node \"chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|filter_controller:filter_p\|lpm_mult:Mult0\|mult_2at:auto_generated\|mac_out8\"" {  } { { "db/mult_2at.tdf" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/prj/db/mult_2at.tdf" 92 2 0 } } { "lpm_mult.tdf" "" { Text "/home/laoj2/altera/14.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "../hdl/image_processing/filter_controller.sv" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/image_processing/filter_controller.sv" 83 -1 0 } } { "../hdl/image_processing/control_unit.sv" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/image_processing/control_unit.sv" 68 0 0 } } { "../../../../riffa_hdl/chnl_tester.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/chnl_tester.v" 193 0 0 } } { "../hdl/DE2Gen1x1If64.v" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v" 388 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498450498166 "|DE2Gen1x1If64|chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|lpm_mult:Mult0|mult_2at:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|filter_controller:filter_p\|lpm_mult:Mult52\|mult_u9t:auto_generated\|mac_mult7 " "Synthesized away node \"chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|filter_controller:filter_p\|lpm_mult:Mult52\|mult_u9t:auto_generated\|mac_mult7\"" {  } { { "db/mult_u9t.tdf" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/prj/db/mult_u9t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/laoj2/altera/14.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "../hdl/image_processing/filter_controller.sv" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/image_processing/filter_controller.sv" 287 -1 0 } } { "../hdl/image_processing/control_unit.sv" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/image_processing/control_unit.sv" 68 0 0 } } { "../../../../riffa_hdl/chnl_tester.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/chnl_tester.v" 193 0 0 } } { "../hdl/DE2Gen1x1If64.v" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v" 388 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498450498166 "|DE2Gen1x1If64|chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|lpm_mult:Mult52|mult_u9t:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|filter_controller:filter_p\|lpm_mult:Mult52\|mult_u9t:auto_generated\|mac_out8 " "Synthesized away node \"chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|filter_controller:filter_p\|lpm_mult:Mult52\|mult_u9t:auto_generated\|mac_out8\"" {  } { { "db/mult_u9t.tdf" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/prj/db/mult_u9t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/laoj2/altera/14.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "../hdl/image_processing/filter_controller.sv" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/image_processing/filter_controller.sv" 287 -1 0 } } { "../hdl/image_processing/control_unit.sv" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/image_processing/control_unit.sv" 68 0 0 } } { "../../../../riffa_hdl/chnl_tester.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/chnl_tester.v" 193 0 0 } } { "../hdl/DE2Gen1x1If64.v" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v" 388 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498450498166 "|DE2Gen1x1If64|chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|lpm_mult:Mult52|mult_u9t:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|filter_controller:filter_p\|lpm_mult:Mult50\|mult_u9t:auto_generated\|mac_mult7 " "Synthesized away node \"chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|filter_controller:filter_p\|lpm_mult:Mult50\|mult_u9t:auto_generated\|mac_mult7\"" {  } { { "db/mult_u9t.tdf" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/prj/db/mult_u9t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/laoj2/altera/14.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "../hdl/image_processing/filter_controller.sv" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/image_processing/filter_controller.sv" 282 -1 0 } } { "../hdl/image_processing/control_unit.sv" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/image_processing/control_unit.sv" 68 0 0 } } { "../../../../riffa_hdl/chnl_tester.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/chnl_tester.v" 193 0 0 } } { "../hdl/DE2Gen1x1If64.v" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v" 388 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498450498166 "|DE2Gen1x1If64|chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|lpm_mult:Mult50|mult_u9t:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|filter_controller:filter_p\|lpm_mult:Mult50\|mult_u9t:auto_generated\|mac_out8 " "Synthesized away node \"chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|filter_controller:filter_p\|lpm_mult:Mult50\|mult_u9t:auto_generated\|mac_out8\"" {  } { { "db/mult_u9t.tdf" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/prj/db/mult_u9t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/laoj2/altera/14.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "../hdl/image_processing/filter_controller.sv" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/image_processing/filter_controller.sv" 282 -1 0 } } { "../hdl/image_processing/control_unit.sv" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/image_processing/control_unit.sv" 68 0 0 } } { "../../../../riffa_hdl/chnl_tester.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/chnl_tester.v" 193 0 0 } } { "../hdl/DE2Gen1x1If64.v" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v" 388 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498450498166 "|DE2Gen1x1If64|chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|lpm_mult:Mult50|mult_u9t:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|filter_controller:filter_p\|get_weight_mn:mn_1\|lpm_mult:Mult1\|mult_u9t:auto_generated\|mac_mult7 " "Synthesized away node \"chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|filter_controller:filter_p\|get_weight_mn:mn_1\|lpm_mult:Mult1\|mult_u9t:auto_generated\|mac_mult7\"" {  } { { "db/mult_u9t.tdf" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/prj/db/mult_u9t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/laoj2/altera/14.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "../hdl/image_processing/get_weight_mn.sv" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/image_processing/get_weight_mn.sv" 24 -1 0 } } { "../hdl/image_processing/filter_controller.sv" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/image_processing/filter_controller.sv" 56 0 0 } } { "../hdl/image_processing/control_unit.sv" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/image_processing/control_unit.sv" 68 0 0 } } { "../../../../riffa_hdl/chnl_tester.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/chnl_tester.v" 193 0 0 } } { "../hdl/DE2Gen1x1If64.v" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v" 388 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498450498166 "|DE2Gen1x1If64|chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|get_weight_mn:mn_1|lpm_mult:Mult1|mult_u9t:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|filter_controller:filter_p\|get_weight_mn:mn_1\|lpm_mult:Mult1\|mult_u9t:auto_generated\|mac_out8 " "Synthesized away node \"chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|filter_controller:filter_p\|get_weight_mn:mn_1\|lpm_mult:Mult1\|mult_u9t:auto_generated\|mac_out8\"" {  } { { "db/mult_u9t.tdf" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/prj/db/mult_u9t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/laoj2/altera/14.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "../hdl/image_processing/get_weight_mn.sv" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/image_processing/get_weight_mn.sv" 24 -1 0 } } { "../hdl/image_processing/filter_controller.sv" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/image_processing/filter_controller.sv" 56 0 0 } } { "../hdl/image_processing/control_unit.sv" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/image_processing/control_unit.sv" 68 0 0 } } { "../../../../riffa_hdl/chnl_tester.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/chnl_tester.v" 193 0 0 } } { "../hdl/DE2Gen1x1If64.v" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v" 388 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498450498166 "|DE2Gen1x1If64|chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|get_weight_mn:mn_1|lpm_mult:Mult1|mult_u9t:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|filter_controller:filter_p\|get_weight_mn:mn_1\|lpm_mult:Mult0\|mult_u9t:auto_generated\|mac_mult7 " "Synthesized away node \"chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|filter_controller:filter_p\|get_weight_mn:mn_1\|lpm_mult:Mult0\|mult_u9t:auto_generated\|mac_mult7\"" {  } { { "db/mult_u9t.tdf" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/prj/db/mult_u9t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/laoj2/altera/14.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "../hdl/image_processing/get_weight_mn.sv" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/image_processing/get_weight_mn.sv" 23 -1 0 } } { "../hdl/image_processing/filter_controller.sv" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/image_processing/filter_controller.sv" 56 0 0 } } { "../hdl/image_processing/control_unit.sv" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/image_processing/control_unit.sv" 68 0 0 } } { "../../../../riffa_hdl/chnl_tester.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/chnl_tester.v" 193 0 0 } } { "../hdl/DE2Gen1x1If64.v" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v" 388 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498450498166 "|DE2Gen1x1If64|chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|get_weight_mn:mn_1|lpm_mult:Mult0|mult_u9t:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|filter_controller:filter_p\|get_weight_mn:mn_1\|lpm_mult:Mult0\|mult_u9t:auto_generated\|mac_out8 " "Synthesized away node \"chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|filter_controller:filter_p\|get_weight_mn:mn_1\|lpm_mult:Mult0\|mult_u9t:auto_generated\|mac_out8\"" {  } { { "db/mult_u9t.tdf" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/prj/db/mult_u9t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/laoj2/altera/14.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "../hdl/image_processing/get_weight_mn.sv" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/image_processing/get_weight_mn.sv" 23 -1 0 } } { "../hdl/image_processing/filter_controller.sv" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/image_processing/filter_controller.sv" 56 0 0 } } { "../hdl/image_processing/control_unit.sv" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/image_processing/control_unit.sv" 68 0 0 } } { "../../../../riffa_hdl/chnl_tester.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/chnl_tester.v" 193 0 0 } } { "../hdl/DE2Gen1x1If64.v" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v" 388 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498450498166 "|DE2Gen1x1If64|chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|get_weight_mn:mn_1|lpm_mult:Mult0|mult_u9t:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|filter_controller:filter_p\|lpm_mult:Mult51\|mult_u9t:auto_generated\|mac_mult7 " "Synthesized away node \"chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|filter_controller:filter_p\|lpm_mult:Mult51\|mult_u9t:auto_generated\|mac_mult7\"" {  } { { "db/mult_u9t.tdf" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/prj/db/mult_u9t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/laoj2/altera/14.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "../hdl/image_processing/filter_controller.sv" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/image_processing/filter_controller.sv" 286 -1 0 } } { "../hdl/image_processing/control_unit.sv" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/image_processing/control_unit.sv" 68 0 0 } } { "../../../../riffa_hdl/chnl_tester.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/chnl_tester.v" 193 0 0 } } { "../hdl/DE2Gen1x1If64.v" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v" 388 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498450498166 "|DE2Gen1x1If64|chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|lpm_mult:Mult51|mult_u9t:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|filter_controller:filter_p\|lpm_mult:Mult51\|mult_u9t:auto_generated\|mac_out8 " "Synthesized away node \"chnl_tester:test_channels\[0\].chnl_tester_i\|control_unit:c_unit\|filter_controller:filter_p\|lpm_mult:Mult51\|mult_u9t:auto_generated\|mac_out8\"" {  } { { "db/mult_u9t.tdf" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/prj/db/mult_u9t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/laoj2/altera/14.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "../hdl/image_processing/filter_controller.sv" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/image_processing/filter_controller.sv" 286 -1 0 } } { "../hdl/image_processing/control_unit.sv" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/image_processing/control_unit.sv" 68 0 0 } } { "../../../../riffa_hdl/chnl_tester.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/chnl_tester.v" 193 0 0 } } { "../hdl/DE2Gen1x1If64.v" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v" 388 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498450498166 "|DE2Gen1x1If64|chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|lpm_mult:Mult51|mult_u9t:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1498450498166 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1498450498166 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "40 " "40 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1498450501581 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "504 " "Ignored 504 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "504 " "Ignored 504 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1498450501968 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1498450501968 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "altpcie_rs_serdes.v" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/ip/ip_compiler_for_pci_express-library/altpcie_rs_serdes.v" 74 -1 0 } } { "altpcie_rs_serdes.v" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/ip/ip_compiler_for_pci_express-library/altpcie_rs_serdes.v" 197 -1 0 } } { "altpcie_rs_serdes.v" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/ip/ip_compiler_for_pci_express-library/altpcie_rs_serdes.v" 63 -1 0 } } { "altpcie_rs_serdes.v" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/ip/ip_compiler_for_pci_express-library/altpcie_rs_serdes.v" 125 -1 0 } } { "altpcie_rs_serdes.v" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/ip/ip_compiler_for_pci_express-library/altpcie_rs_serdes.v" 76 -1 0 } } { "../../../../riffa_hdl/async_fifo.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/async_fifo.v" 228 -1 0 } } { "../../../../riffa_hdl/async_fifo.v" "" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/async_fifo.v" 288 -1 0 } } { "db/a_graycounter_2b7.tdf" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/prj/db/a_graycounter_2b7.tdf" 33 2 0 } } { "db/a_graycounter_2b7.tdf" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/prj/db/a_graycounter_2b7.tdf" 48 2 0 } } { "../hdl/image_processing/buffer_control.sv" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/image_processing/buffer_control.sv" 33 -1 0 } } { "../hdl/image_processing/filter_controller.sv" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/image_processing/filter_controller.sv" 97 -1 0 } } { "db/a_graycounter_soc.tdf" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/prj/db/a_graycounter_soc.tdf" 38 2 0 } } { "db/a_graycounter_1b7.tdf" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/prj/db/a_graycounter_1b7.tdf" 38 2 0 } } { "db/a_graycounter_uoc.tdf" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/prj/db/a_graycounter_uoc.tdf" 33 2 0 } } { "db/a_graycounter_uoc.tdf" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/prj/db/a_graycounter_uoc.tdf" 49 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1498450502297 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1498450502297 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED_G\[0\] GND " "Pin \"LED_G\[0\]\" is stuck at GND" {  } { { "../hdl/DE2Gen1x1If64.v" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1498450526284 "|DE2Gen1x1If64|LED_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_G\[1\] GND " "Pin \"LED_G\[1\]\" is stuck at GND" {  } { { "../hdl/DE2Gen1x1If64.v" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1498450526284 "|DE2Gen1x1If64|LED_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_G\[2\] GND " "Pin \"LED_G\[2\]\" is stuck at GND" {  } { { "../hdl/DE2Gen1x1If64.v" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1498450526284 "|DE2Gen1x1If64|LED_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_G\[3\] GND " "Pin \"LED_G\[3\]\" is stuck at GND" {  } { { "../hdl/DE2Gen1x1If64.v" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1498450526284 "|DE2Gen1x1If64|LED_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_G\[4\] GND " "Pin \"LED_G\[4\]\" is stuck at GND" {  } { { "../hdl/DE2Gen1x1If64.v" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1498450526284 "|DE2Gen1x1If64|LED_G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_G\[5\] GND " "Pin \"LED_G\[5\]\" is stuck at GND" {  } { { "../hdl/DE2Gen1x1If64.v" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1498450526284 "|DE2Gen1x1If64|LED_G[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_G\[6\] GND " "Pin \"LED_G\[6\]\" is stuck at GND" {  } { { "../hdl/DE2Gen1x1If64.v" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1498450526284 "|DE2Gen1x1If64|LED_G[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_G\[7\] GND " "Pin \"LED_G\[7\]\" is stuck at GND" {  } { { "../hdl/DE2Gen1x1If64.v" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1498450526284 "|DE2Gen1x1If64|LED_G[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_G\[8\] GND " "Pin \"LED_G\[8\]\" is stuck at GND" {  } { { "../hdl/DE2Gen1x1If64.v" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1498450526284 "|DE2Gen1x1If64|LED_G[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_R\[0\] GND " "Pin \"LED_R\[0\]\" is stuck at GND" {  } { { "../hdl/DE2Gen1x1If64.v" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1498450526284 "|DE2Gen1x1If64|LED_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_R\[1\] GND " "Pin \"LED_R\[1\]\" is stuck at GND" {  } { { "../hdl/DE2Gen1x1If64.v" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1498450526284 "|DE2Gen1x1If64|LED_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_R\[2\] GND " "Pin \"LED_R\[2\]\" is stuck at GND" {  } { { "../hdl/DE2Gen1x1If64.v" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1498450526284 "|DE2Gen1x1If64|LED_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_R\[3\] GND " "Pin \"LED_R\[3\]\" is stuck at GND" {  } { { "../hdl/DE2Gen1x1If64.v" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1498450526284 "|DE2Gen1x1If64|LED_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_R\[4\] GND " "Pin \"LED_R\[4\]\" is stuck at GND" {  } { { "../hdl/DE2Gen1x1If64.v" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1498450526284 "|DE2Gen1x1If64|LED_R[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_R\[5\] GND " "Pin \"LED_R\[5\]\" is stuck at GND" {  } { { "../hdl/DE2Gen1x1If64.v" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1498450526284 "|DE2Gen1x1If64|LED_R[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_R\[6\] GND " "Pin \"LED_R\[6\]\" is stuck at GND" {  } { { "../hdl/DE2Gen1x1If64.v" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1498450526284 "|DE2Gen1x1If64|LED_R[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_R\[7\] GND " "Pin \"LED_R\[7\]\" is stuck at GND" {  } { { "../hdl/DE2Gen1x1If64.v" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1498450526284 "|DE2Gen1x1If64|LED_R[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_R\[8\] GND " "Pin \"LED_R\[8\]\" is stuck at GND" {  } { { "../hdl/DE2Gen1x1If64.v" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1498450526284 "|DE2Gen1x1If64|LED_R[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_R\[9\] GND " "Pin \"LED_R\[9\]\" is stuck at GND" {  } { { "../hdl/DE2Gen1x1If64.v" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1498450526284 "|DE2Gen1x1If64|LED_R[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_R\[10\] GND " "Pin \"LED_R\[10\]\" is stuck at GND" {  } { { "../hdl/DE2Gen1x1If64.v" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1498450526284 "|DE2Gen1x1If64|LED_R[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_R\[11\] GND " "Pin \"LED_R\[11\]\" is stuck at GND" {  } { { "../hdl/DE2Gen1x1If64.v" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1498450526284 "|DE2Gen1x1If64|LED_R[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_R\[12\] GND " "Pin \"LED_R\[12\]\" is stuck at GND" {  } { { "../hdl/DE2Gen1x1If64.v" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1498450526284 "|DE2Gen1x1If64|LED_R[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_R\[13\] GND " "Pin \"LED_R\[13\]\" is stuck at GND" {  } { { "../hdl/DE2Gen1x1If64.v" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1498450526284 "|DE2Gen1x1If64|LED_R[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_R\[14\] GND " "Pin \"LED_R\[14\]\" is stuck at GND" {  } { { "../hdl/DE2Gen1x1If64.v" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1498450526284 "|DE2Gen1x1If64|LED_R[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_R\[15\] GND " "Pin \"LED_R\[15\]\" is stuck at GND" {  } { { "../hdl/DE2Gen1x1If64.v" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1498450526284 "|DE2Gen1x1If64|LED_R[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_R\[16\] GND " "Pin \"LED_R\[16\]\" is stuck at GND" {  } { { "../hdl/DE2Gen1x1If64.v" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1498450526284 "|DE2Gen1x1If64|LED_R[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_R\[17\] GND " "Pin \"LED_R\[17\]\" is stuck at GND" {  } { { "../hdl/DE2Gen1x1If64.v" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1498450526284 "|DE2Gen1x1If64|LED_R[17]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1498450526284 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1498450527538 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "221 " "221 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1498450547591 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "chnl_tester:test_channels\[0\].chnl_tester_i\|rData\[28\]~32 " "Logic cell \"chnl_tester:test_channels\[0\].chnl_tester_i\|rData\[28\]~32\"" {  } { { "../../../../riffa_hdl/chnl_tester.v" "rData\[28\]~32" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/chnl_tester.v" 114 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498450547883 ""} { "Info" "ISCL_SCL_CELL_NAME" "chnl_tester:test_channels\[0\].chnl_tester_i\|rData\[20\]~35 " "Logic cell \"chnl_tester:test_channels\[0\].chnl_tester_i\|rData\[20\]~35\"" {  } { { "../../../../riffa_hdl/chnl_tester.v" "rData\[20\]~35" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/chnl_tester.v" 114 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498450547883 ""} { "Info" "ISCL_SCL_CELL_NAME" "chnl_tester:test_channels\[0\].chnl_tester_i\|rData\[12\]~37 " "Logic cell \"chnl_tester:test_channels\[0\].chnl_tester_i\|rData\[12\]~37\"" {  } { { "../../../../riffa_hdl/chnl_tester.v" "rData\[12\]~37" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/chnl_tester.v" 114 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498450547883 ""} { "Info" "ISCL_SCL_CELL_NAME" "chnl_tester:test_channels\[0\].chnl_tester_i\|rData\[4\]~39 " "Logic cell \"chnl_tester:test_channels\[0\].chnl_tester_i\|rData\[4\]~39\"" {  } { { "../../../../riffa_hdl/chnl_tester.v" "rData\[4\]~39" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/chnl_tester.v" 114 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498450547883 ""} { "Info" "ISCL_SCL_CELL_NAME" "chnl_tester:test_channels\[0\].chnl_tester_i\|rData\[24\]~41 " "Logic cell \"chnl_tester:test_channels\[0\].chnl_tester_i\|rData\[24\]~41\"" {  } { { "../../../../riffa_hdl/chnl_tester.v" "rData\[24\]~41" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/chnl_tester.v" 114 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498450547883 ""} { "Info" "ISCL_SCL_CELL_NAME" "chnl_tester:test_channels\[0\].chnl_tester_i\|rData\[16\]~43 " "Logic cell \"chnl_tester:test_channels\[0\].chnl_tester_i\|rData\[16\]~43\"" {  } { { "../../../../riffa_hdl/chnl_tester.v" "rData\[16\]~43" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/chnl_tester.v" 114 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498450547883 ""} { "Info" "ISCL_SCL_CELL_NAME" "chnl_tester:test_channels\[0\].chnl_tester_i\|rData\[8\]~45 " "Logic cell \"chnl_tester:test_channels\[0\].chnl_tester_i\|rData\[8\]~45\"" {  } { { "../../../../riffa_hdl/chnl_tester.v" "rData\[8\]~45" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/chnl_tester.v" 114 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498450547883 ""} { "Info" "ISCL_SCL_CELL_NAME" "chnl_tester:test_channels\[0\].chnl_tester_i\|rData\[26\]~47 " "Logic cell \"chnl_tester:test_channels\[0\].chnl_tester_i\|rData\[26\]~47\"" {  } { { "../../../../riffa_hdl/chnl_tester.v" "rData\[26\]~47" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/chnl_tester.v" 114 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498450547883 ""} { "Info" "ISCL_SCL_CELL_NAME" "chnl_tester:test_channels\[0\].chnl_tester_i\|rData\[18\]~49 " "Logic cell \"chnl_tester:test_channels\[0\].chnl_tester_i\|rData\[18\]~49\"" {  } { { "../../../../riffa_hdl/chnl_tester.v" "rData\[18\]~49" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/chnl_tester.v" 114 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498450547883 ""} { "Info" "ISCL_SCL_CELL_NAME" "chnl_tester:test_channels\[0\].chnl_tester_i\|rData\[10\]~51 " "Logic cell \"chnl_tester:test_channels\[0\].chnl_tester_i\|rData\[10\]~51\"" {  } { { "../../../../riffa_hdl/chnl_tester.v" "rData\[10\]~51" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/chnl_tester.v" 114 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498450547883 ""} { "Info" "ISCL_SCL_CELL_NAME" "chnl_tester:test_channels\[0\].chnl_tester_i\|rData\[2\]~53 " "Logic cell \"chnl_tester:test_channels\[0\].chnl_tester_i\|rData\[2\]~53\"" {  } { { "../../../../riffa_hdl/chnl_tester.v" "rData\[2\]~53" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/chnl_tester.v" 114 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498450547883 ""} { "Info" "ISCL_SCL_CELL_NAME" "chnl_tester:test_channels\[0\].chnl_tester_i\|rData\[27\]~55 " "Logic cell \"chnl_tester:test_channels\[0\].chnl_tester_i\|rData\[27\]~55\"" {  } { { "../../../../riffa_hdl/chnl_tester.v" "rData\[27\]~55" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/chnl_tester.v" 114 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498450547883 ""} { "Info" "ISCL_SCL_CELL_NAME" "chnl_tester:test_channels\[0\].chnl_tester_i\|rData\[19\]~57 " "Logic cell \"chnl_tester:test_channels\[0\].chnl_tester_i\|rData\[19\]~57\"" {  } { { "../../../../riffa_hdl/chnl_tester.v" "rData\[19\]~57" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/chnl_tester.v" 114 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498450547883 ""} { "Info" "ISCL_SCL_CELL_NAME" "chnl_tester:test_channels\[0\].chnl_tester_i\|rData\[11\]~59 " "Logic cell \"chnl_tester:test_channels\[0\].chnl_tester_i\|rData\[11\]~59\"" {  } { { "../../../../riffa_hdl/chnl_tester.v" "rData\[11\]~59" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/chnl_tester.v" 114 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498450547883 ""} { "Info" "ISCL_SCL_CELL_NAME" "chnl_tester:test_channels\[0\].chnl_tester_i\|rData\[3\]~61 " "Logic cell \"chnl_tester:test_channels\[0\].chnl_tester_i\|rData\[3\]~61\"" {  } { { "../../../../riffa_hdl/chnl_tester.v" "rData\[3\]~61" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/chnl_tester.v" 114 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498450547883 ""} { "Info" "ISCL_SCL_CELL_NAME" "chnl_tester:test_channels\[0\].chnl_tester_i\|rData\[29\]~63 " "Logic cell \"chnl_tester:test_channels\[0\].chnl_tester_i\|rData\[29\]~63\"" {  } { { "../../../../riffa_hdl/chnl_tester.v" "rData\[29\]~63" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/chnl_tester.v" 114 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498450547883 ""} { "Info" "ISCL_SCL_CELL_NAME" "chnl_tester:test_channels\[0\].chnl_tester_i\|rData\[21\]~65 " "Logic cell \"chnl_tester:test_channels\[0\].chnl_tester_i\|rData\[21\]~65\"" {  } { { "../../../../riffa_hdl/chnl_tester.v" "rData\[21\]~65" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/chnl_tester.v" 114 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498450547883 ""} { "Info" "ISCL_SCL_CELL_NAME" "chnl_tester:test_channels\[0\].chnl_tester_i\|rData\[13\]~67 " "Logic cell \"chnl_tester:test_channels\[0\].chnl_tester_i\|rData\[13\]~67\"" {  } { { "../../../../riffa_hdl/chnl_tester.v" "rData\[13\]~67" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/chnl_tester.v" 114 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498450547883 ""} { "Info" "ISCL_SCL_CELL_NAME" "chnl_tester:test_channels\[0\].chnl_tester_i\|rData\[5\]~69 " "Logic cell \"chnl_tester:test_channels\[0\].chnl_tester_i\|rData\[5\]~69\"" {  } { { "../../../../riffa_hdl/chnl_tester.v" "rData\[5\]~69" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/chnl_tester.v" 114 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498450547883 ""} { "Info" "ISCL_SCL_CELL_NAME" "chnl_tester:test_channels\[0\].chnl_tester_i\|rData\[30\]~71 " "Logic cell \"chnl_tester:test_channels\[0\].chnl_tester_i\|rData\[30\]~71\"" {  } { { "../../../../riffa_hdl/chnl_tester.v" "rData\[30\]~71" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/chnl_tester.v" 114 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498450547883 ""} { "Info" "ISCL_SCL_CELL_NAME" "chnl_tester:test_channels\[0\].chnl_tester_i\|rData\[22\]~73 " "Logic cell \"chnl_tester:test_channels\[0\].chnl_tester_i\|rData\[22\]~73\"" {  } { { "../../../../riffa_hdl/chnl_tester.v" "rData\[22\]~73" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/chnl_tester.v" 114 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498450547883 ""} { "Info" "ISCL_SCL_CELL_NAME" "chnl_tester:test_channels\[0\].chnl_tester_i\|rData\[14\]~75 " "Logic cell \"chnl_tester:test_channels\[0\].chnl_tester_i\|rData\[14\]~75\"" {  } { { "../../../../riffa_hdl/chnl_tester.v" "rData\[14\]~75" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/chnl_tester.v" 114 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498450547883 ""} { "Info" "ISCL_SCL_CELL_NAME" "chnl_tester:test_channels\[0\].chnl_tester_i\|rData\[6\]~77 " "Logic cell \"chnl_tester:test_channels\[0\].chnl_tester_i\|rData\[6\]~77\"" {  } { { "../../../../riffa_hdl/chnl_tester.v" "rData\[6\]~77" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/chnl_tester.v" 114 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498450547883 ""} { "Info" "ISCL_SCL_CELL_NAME" "chnl_tester:test_channels\[0\].chnl_tester_i\|rData\[31\]~79 " "Logic cell \"chnl_tester:test_channels\[0\].chnl_tester_i\|rData\[31\]~79\"" {  } { { "../../../../riffa_hdl/chnl_tester.v" "rData\[31\]~79" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/chnl_tester.v" 114 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498450547883 ""} { "Info" "ISCL_SCL_CELL_NAME" "chnl_tester:test_channels\[0\].chnl_tester_i\|rData\[23\]~81 " "Logic cell \"chnl_tester:test_channels\[0\].chnl_tester_i\|rData\[23\]~81\"" {  } { { "../../../../riffa_hdl/chnl_tester.v" "rData\[23\]~81" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/chnl_tester.v" 114 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498450547883 ""} { "Info" "ISCL_SCL_CELL_NAME" "chnl_tester:test_channels\[0\].chnl_tester_i\|rData\[15\]~83 " "Logic cell \"chnl_tester:test_channels\[0\].chnl_tester_i\|rData\[15\]~83\"" {  } { { "../../../../riffa_hdl/chnl_tester.v" "rData\[15\]~83" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/chnl_tester.v" 114 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498450547883 ""} { "Info" "ISCL_SCL_CELL_NAME" "chnl_tester:test_channels\[0\].chnl_tester_i\|rData\[7\]~85 " "Logic cell \"chnl_tester:test_channels\[0\].chnl_tester_i\|rData\[7\]~85\"" {  } { { "../../../../riffa_hdl/chnl_tester.v" "rData\[7\]~85" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/chnl_tester.v" 114 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498450547883 ""} { "Info" "ISCL_SCL_CELL_NAME" "chnl_tester:test_channels\[0\].chnl_tester_i\|rData\[25\]~87 " "Logic cell \"chnl_tester:test_channels\[0\].chnl_tester_i\|rData\[25\]~87\"" {  } { { "../../../../riffa_hdl/chnl_tester.v" "rData\[25\]~87" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/chnl_tester.v" 114 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498450547883 ""} { "Info" "ISCL_SCL_CELL_NAME" "chnl_tester:test_channels\[0\].chnl_tester_i\|rData\[17\]~89 " "Logic cell \"chnl_tester:test_channels\[0\].chnl_tester_i\|rData\[17\]~89\"" {  } { { "../../../../riffa_hdl/chnl_tester.v" "rData\[17\]~89" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/chnl_tester.v" 114 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498450547883 ""} { "Info" "ISCL_SCL_CELL_NAME" "chnl_tester:test_channels\[0\].chnl_tester_i\|rData\[9\]~91 " "Logic cell \"chnl_tester:test_channels\[0\].chnl_tester_i\|rData\[9\]~91\"" {  } { { "../../../../riffa_hdl/chnl_tester.v" "rData\[9\]~91" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/chnl_tester.v" 114 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498450547883 ""} { "Info" "ISCL_SCL_CELL_NAME" "chnl_tester:test_channels\[0\].chnl_tester_i\|rData\[1\]~93 " "Logic cell \"chnl_tester:test_channels\[0\].chnl_tester_i\|rData\[1\]~93\"" {  } { { "../../../../riffa_hdl/chnl_tester.v" "rData\[1\]~93" { Text "/home/laoj2/tg/FPGA/riffa/riffa_hdl/chnl_tester.v" 114 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498450547883 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1498450547883 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "de2i_150_qsys_pcie " "Ignored assignments for entity \"de2i_150_qsys_pcie\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity de2i_150_qsys_pcie -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity de2i_150_qsys_pcie -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1498450549434 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity de2i_150_qsys_pcie -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity de2i_150_qsys_pcie -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1498450549434 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity de2i_150_qsys_pcie -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity de2i_150_qsys_pcie -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1498450549434 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity de2i_150_qsys_pcie -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity de2i_150_qsys_pcie -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1498450549434 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity de2i_150_qsys_pcie -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity de2i_150_qsys_pcie -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1498450549434 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity de2i_150_qsys_pcie -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity de2i_150_qsys_pcie -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1498450549434 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity de2i_150_qsys_pcie -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity de2i_150_qsys_pcie -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1498450549434 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity de2i_150_qsys_pcie -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity de2i_150_qsys_pcie -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1498450549434 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity de2i_150_qsys_pcie -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity de2i_150_qsys_pcie -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1498450549434 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity de2i_150_qsys_pcie -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity de2i_150_qsys_pcie -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1498450549434 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity de2i_150_qsys_pcie -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity de2i_150_qsys_pcie -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1498450549434 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity de2i_150_qsys_pcie -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity de2i_150_qsys_pcie -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1498450549434 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity de2i_150_qsys_pcie -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity de2i_150_qsys_pcie -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1498450549434 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity de2i_150_qsys_pcie -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity de2i_150_qsys_pcie -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1498450549434 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity de2i_150_qsys_pcie -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity de2i_150_qsys_pcie -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1498450549434 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity de2i_150_qsys_pcie -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity de2i_150_qsys_pcie -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1498450549434 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity de2i_150_qsys_pcie -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity de2i_150_qsys_pcie -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1498450549434 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity de2i_150_qsys_pcie -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity de2i_150_qsys_pcie -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1498450549434 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity de2i_150_qsys_pcie -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity de2i_150_qsys_pcie -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1498450549434 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity de2i_150_qsys_pcie -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity de2i_150_qsys_pcie -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1498450549434 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity de2i_150_qsys_pcie -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity de2i_150_qsys_pcie -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1498450549434 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity de2i_150_qsys_pcie -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity de2i_150_qsys_pcie -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1498450549434 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity de2i_150_qsys_pcie -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity de2i_150_qsys_pcie -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1498450549434 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity de2i_150_qsys_pcie -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity de2i_150_qsys_pcie -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1498450549434 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1498450549434 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 2 0 0 " "Adding 9 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1498450553004 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498450553004 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "ALTPLL50I50O125O250O:ALTPLL50I50O125O250O_inst\|altpll:altpll_component\|ALTPLL50I50O125O250O_altpll:auto_generated\|pll1 CLK\[2\] clk2_multiply_by clk2_divide_by " "PLL \"ALTPLL50I50O125O250O:ALTPLL50I50O125O250O_inst\|altpll:altpll_component\|ALTPLL50I50O125O250O_altpll:auto_generated\|pll1\" has parameters clk2_multiply_by and clk2_divide_by specified but port CLK\[2\] is not connected" {  } { { "db/ALTPLL50I50O125O250O_altpll.v" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/prj/db/ALTPLL50I50O125O250O_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "/home/laoj2/altera/14.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "../ip/ALTPLL50I50O125O250O.v" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/ip/ALTPLL50I50O125O250O.v" 103 0 0 } } { "../hdl/DE2Gen1x1If64.v" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v" 200 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Quartus II" 0 -1 1498450555615 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK2_50 " "No output dependent on input pin \"CLK2_50\"" {  } { { "../hdl/DE2Gen1x1If64.v" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v" 57 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498450557082 "|DE2Gen1x1If64|CLK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK3_50 " "No output dependent on input pin \"CLK3_50\"" {  } { { "../hdl/DE2Gen1x1If64.v" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498450557082 "|DE2Gen1x1If64|CLK3_50"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1498450557082 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "18780 " "Implemented 18780 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1498450557094 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1498450557094 ""} { "Info" "ICUT_CUT_TM_LCELLS" "17505 " "Implemented 17505 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1498450557094 ""} { "Info" "ICUT_CUT_TM_RAMS" "1148 " "Implemented 1148 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1498450557094 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1498450557094 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "84 " "Implemented 84 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1498450557094 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1498450557094 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 192 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 192 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1292 " "Peak virtual memory: 1292 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1498450557287 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 26 01:15:57 2017 " "Processing ended: Mon Jun 26 01:15:57 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1498450557287 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:05:38 " "Elapsed time: 00:05:38" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1498450557287 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:05:32 " "Total CPU time (on all processors): 00:05:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1498450557287 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1498450557287 ""}
