Fitter Status : Successful - Sat Oct 21 10:22:39 2023
Quartus Prime Version : 18.1.0 Build 625 09/12/2018 SJ Lite Edition
Revision Name : FPGA_SOC
Top-level Entity Name : FPGA_SOC
Family : Cyclone V
Device : 5CSXFC6D6F31C6
Timing Models : Final
Logic utilization (in ALMs) : 5,948 / 41,910 ( 14 % )
Total registers : 7093
Total pins : 12 / 499 ( 2 % )
Total virtual pins : 0
Total block memory bits : 273,408 / 5,662,720 ( 5 % )
Total RAM Blocks : 37 / 553 ( 7 % )
Total DSP Blocks : 0 / 112 ( 0 % )
Total HSSI RX PCSs : 0 / 9 ( 0 % )
Total HSSI PMA RX Deserializers : 0 / 9 ( 0 % )
Total HSSI TX PCSs : 0 / 9 ( 0 % )
Total HSSI PMA TX Serializers : 0 / 9 ( 0 % )
Total PLLs : 0 / 15 ( 0 % )
Total DLLs : 0 / 4 ( 0 % )
