// Seed: 1544489587
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  module_2 modCall_1 (
      id_2,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_2,
      id_1,
      id_1,
      id_1,
      id_2,
      id_1,
      id_1
  );
  assign id_1 = 1;
  assign id_2 = id_1;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    input wand id_0,
    input wire id_1,
    input wand id_2,
    input tri  id_3
);
  genvar id_5;
  module_0 modCall_1 (
      id_5,
      id_5
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    module_2
);
  output wire id_16;
  output wire id_15;
  output wire id_14;
  input wire id_13;
  inout wire id_12;
  output wire id_11;
  output wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_17;
  assign module_0.id_2 = 0;
  assign id_14 = 1;
endmodule
