#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000026c43e505c0 .scope module, "doe_tb_verbose" "doe_tb_verbose" 2 4;
 .timescale -9 -9;
v0000026c43ece680_0 .net *"_ivl_53", 3 0, L_0000026c43eddd20;  1 drivers
v0000026c43ece900_0 .net "alarm", 0 0, v0000026c43ece860_0;  1 drivers
v0000026c43ece9a0_0 .net "alarm_not_on", 0 0, L_0000026c43d9ccf0;  1 drivers
v0000026c43ed96e0_0 .net "attempt_count", 3 0, v0000026c43e48c30_0;  1 drivers
v0000026c43ed8880_0 .net "comp_out", 0 0, L_0000026c43edce20;  1 drivers
v0000026c43ed82e0_0 .net "mode_out", 1 0, v0000026c43e48d70_0;  1 drivers
v0000026c43ed8240_0 .net "out", 4 0, v0000026c43e49130_0;  1 drivers
v0000026c43ed9b40_0 .net "q1_sp", 0 0, L_0000026c43e695e0;  1 drivers
v0000026c43ed81a0_0 .net "q1_ui", 0 0, L_0000026c43e69650;  1 drivers
v0000026c43ed90a0_0 .net "q2_sp", 0 0, L_0000026c43e696c0;  1 drivers
v0000026c43ed9780_0 .net "q2_ui", 0 0, L_0000026c43e69960;  1 drivers
v0000026c43ed9be0_0 .net "q3_sp", 0 0, L_0000026c43e69810;  1 drivers
v0000026c43ed9820_0 .net "q3_ui", 0 0, L_0000026c43e69730;  1 drivers
v0000026c43ed9000_0 .net "q4_sp", 0 0, v0000026c43ecd1b0_0;  1 drivers
v0000026c43ed9c80_0 .net "q4_ui", 0 0, v0000026c43ec9690_0;  1 drivers
v0000026c43ed9d20_0 .net "q5_sp", 0 0, v0000026c43ecd6b0_0;  1 drivers
v0000026c43ed8420_0 .net "q5_ui", 0 0, v0000026c43ec9a50_0;  1 drivers
v0000026c43ed8920_0 .net "q6_sp", 0 0, v0000026c43ecdf70_0;  1 drivers
v0000026c43ed84c0_0 .net "q6_ui", 0 0, v0000026c43ec8bf0_0;  1 drivers
v0000026c43ed8380_0 .net "q7_sp", 0 0, v0000026c43eceb80_0;  1 drivers
v0000026c43ed9140_0 .net "q7_ui", 0 0, v0000026c43ec8830_0;  1 drivers
v0000026c43ed93c0_0 .net "qbar1_sp", 0 0, L_0000026c43e69490;  1 drivers
v0000026c43ed9a00_0 .net "qbar1_ui", 0 0, L_0000026c43e69b20;  1 drivers
v0000026c43ed8560_0 .net "qbar2_sp", 0 0, L_0000026c43e69ab0;  1 drivers
v0000026c43ed91e0_0 .net "qbar2_ui", 0 0, L_0000026c43e699d0;  1 drivers
v0000026c43ed9fa0_0 .net "qbar3_sp", 0 0, L_0000026c43e69c00;  1 drivers
v0000026c43ed9640_0 .net "qbar3_ui", 0 0, L_0000026c43e697a0;  1 drivers
v0000026c43ed8740_0 .net "qbar4_sp", 0 0, L_0000026c43e693b0;  1 drivers
v0000026c43ed8a60_0 .net "qbar4_ui", 0 0, L_0000026c43e69d50;  1 drivers
v0000026c43ed8c40_0 .net "qbar5_sp", 0 0, L_0000026c43e69420;  1 drivers
v0000026c43ed98c0_0 .net "qbar5_ui", 0 0, L_0000026c43e69340;  1 drivers
v0000026c43ed9aa0_0 .net "qbar6_sp", 0 0, L_0000026c43e69a40;  1 drivers
v0000026c43ed8ce0_0 .net "qbar6_ui", 0 0, L_0000026c43e69dc0;  1 drivers
v0000026c43ed9280_0 .net "qbar7_sp", 0 0, L_0000026c43e69570;  1 drivers
v0000026c43ed87e0_0 .net "qbar7_ui", 0 0, L_0000026c43e691f0;  1 drivers
v0000026c43ed9320_0 .net "reg_out1", 3 0, v0000026c43dbb0b0_0;  1 drivers
v0000026c43ed9460_0 .net "reg_out2", 3 0, v0000026c43dbaf70_0;  1 drivers
v0000026c43ed9960_0 .net "reg_out3", 3 0, v0000026c43da48f0_0;  1 drivers
v0000026c43ed9dc0_0 .net "reg_out4", 3 0, v0000026c43ec55d0_0;  1 drivers
v0000026c43ed8600_0 .net "reg_out5", 3 0, v0000026c43ec50d0_0;  1 drivers
v0000026c43ed9500_0 .net "reg_out6", 3 0, v0000026c43ec5350_0;  1 drivers
v0000026c43ed9e60_0 .net "reg_out7", 3 0, v0000026c43ec4b30_0;  1 drivers
v0000026c43ed9f00_0 .net "reg_out8", 3 0, v0000026c43ec53f0_0;  1 drivers
v0000026c43ed8100_0 .var "rst_alarm", 0 0;
v0000026c43ed86a0_0 .var "rst_attempts", 0 0;
v0000026c43ed95a0_0 .var "rst_sp", 0 0;
v0000026c43ed8b00_0 .var "rst_ui", 0 0;
v0000026c43ed89c0_0 .net "seg_out", 7 0, v0000026c43e48cd0_0;  1 drivers
v0000026c43ed8ba0_0 .var "sel", 1 0;
v0000026c43ed8d80_0 .net "sp_reg_out1", 3 0, v0000026c43ec6c80_0;  1 drivers
v0000026c43ed8e20_0 .net "sp_reg_out2", 3 0, v0000026c43ec6be0_0;  1 drivers
v0000026c43ed8ec0_0 .net "sp_reg_out3", 3 0, v0000026c43ec63c0_0;  1 drivers
v0000026c43ed8f60_0 .net "sp_reg_out4", 3 0, v0000026c43ec7720_0;  1 drivers
v0000026c43edb5c0_0 .net "sp_reg_out5", 3 0, v0000026c43ec7900_0;  1 drivers
v0000026c43edb480_0 .net "sp_reg_out6", 3 0, v0000026c43ec65a0_0;  1 drivers
v0000026c43edc740_0 .net "sp_reg_out7", 3 0, v0000026c43ec72c0_0;  1 drivers
v0000026c43edc880_0 .net "sp_reg_out8", 3 0, v0000026c43ec7400_0;  1 drivers
v0000026c43edaa80_0 .var "t", 0 0;
v0000026c43edab20_0 .net "unlocked", 0 0, L_0000026c43d9d620;  1 drivers
v0000026c43edb8e0_0 .var "x", 9 0;
L_0000026c43eddbe0 .part v0000026c43e49130_0, 4, 1;
L_0000026c43edcce0 .part v0000026c43e48d70_0, 0, 1;
L_0000026c43edd640 .part v0000026c43e49130_0, 0, 4;
L_0000026c43edc9c0 .part v0000026c43e49130_0, 0, 4;
L_0000026c43edcf60 .part v0000026c43e49130_0, 0, 4;
L_0000026c43edc920 .part v0000026c43e49130_0, 0, 4;
L_0000026c43edda00 .part v0000026c43e49130_0, 0, 4;
L_0000026c43edcc40 .part v0000026c43e49130_0, 0, 4;
L_0000026c43edd320 .part v0000026c43e49130_0, 0, 4;
L_0000026c43edd5a0 .part v0000026c43e49130_0, 0, 4;
L_0000026c43eddaa0 .part v0000026c43e48d70_0, 1, 1;
L_0000026c43edd820 .part v0000026c43e49130_0, 0, 4;
L_0000026c43edcba0 .part v0000026c43e49130_0, 0, 4;
L_0000026c43eddc80 .part v0000026c43e49130_0, 0, 4;
L_0000026c43edd6e0 .part v0000026c43e49130_0, 0, 4;
L_0000026c43edde60 .part v0000026c43e49130_0, 0, 4;
L_0000026c43edddc0 .part v0000026c43e49130_0, 0, 4;
L_0000026c43edcd80 .part v0000026c43e49130_0, 0, 4;
L_0000026c43eddb40 .part v0000026c43e49130_0, 0, 4;
LS_0000026c43edd780_0_0 .concat [ 4 4 4 4], v0000026c43ec53f0_0, v0000026c43ec4b30_0, v0000026c43ec5350_0, v0000026c43ec50d0_0;
LS_0000026c43edd780_0_4 .concat [ 4 4 4 4], v0000026c43ec55d0_0, v0000026c43da48f0_0, v0000026c43dbaf70_0, v0000026c43dbb0b0_0;
L_0000026c43edd780 .concat [ 16 16 0 0], LS_0000026c43edd780_0_0, LS_0000026c43edd780_0_4;
LS_0000026c43edd8c0_0_0 .concat [ 4 4 4 4], v0000026c43ec7400_0, v0000026c43ec72c0_0, v0000026c43ec65a0_0, v0000026c43ec7900_0;
LS_0000026c43edd8c0_0_4 .concat [ 4 4 4 4], v0000026c43ec7720_0, v0000026c43ec63c0_0, v0000026c43ec6be0_0, v0000026c43ec6c80_0;
L_0000026c43edd8c0 .concat [ 16 16 0 0], LS_0000026c43edd8c0_0_0, LS_0000026c43edd8c0_0_4;
L_0000026c43eddfa0 .part v0000026c43e48c30_0, 0, 1;
L_0000026c43edcec0 .part v0000026c43e48c30_0, 2, 1;
L_0000026c43edd000 .part v0000026c43ed8ba0_0, 1, 1;
L_0000026c43eddd20 .part v0000026c43e49130_0, 0, 4;
L_0000026c43edca60 .concat [ 4 2 0 0], L_0000026c43eddd20, v0000026c43e48d70_0;
S_0000026c43e54970 .scope module, "attempts" "attempt_bcd_counter" 2 50, 3 159 0, S_0000026c43e505c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 4 "count";
v0000026c43e491d0_0 .net "clk", 0 0, L_0000026c43e691f0;  alias, 1 drivers
v0000026c43e48c30_0 .var "count", 3 0;
v0000026c43e48870_0 .net "reset", 0 0, v0000026c43ed86a0_0;  1 drivers
E_0000026c43e5f510 .event posedge, v0000026c43e491d0_0;
S_0000026c43d1eea0 .scope module, "comp_circ" "eq_32_bit_comparator" 2 46, 3 152 0, S_0000026c43e505c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "in_1";
    .port_info 1 /INPUT 32 "in_2";
    .port_info 2 /OUTPUT 1 "eq";
v0000026c43e480f0_0 .net "eq", 0 0, L_0000026c43edce20;  alias, 1 drivers
v0000026c43e48a50_0 .net "in_1", 31 0, L_0000026c43edd780;  1 drivers
v0000026c43e499f0_0 .net "in_2", 31 0, L_0000026c43edd8c0;  1 drivers
L_0000026c43edce20 .cmp/eq 32, L_0000026c43edd780, L_0000026c43edd8c0;
S_0000026c43d1f030 .scope module, "display_circ" "bcd_to_7seg" 2 54, 3 200 0, S_0000026c43e505c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 6 "bcd";
    .port_info 1 /OUTPUT 8 "seg";
v0000026c43e48b90_0 .net "bcd", 5 0, L_0000026c43edca60;  1 drivers
v0000026c43e48cd0_0 .var "seg", 7 0;
E_0000026c43e5fa10 .event anyedge, v0000026c43e48b90_0;
S_0000026c43d1b2d0 .scope module, "dmx" "demux1_2" 2 28, 3 24 0, S_0000026c43e505c0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 2 "Mode_out";
    .port_info 1 /INPUT 1 "Press_in";
    .port_info 2 /INPUT 2 "select";
v0000026c43e48d70_0 .var "Mode_out", 1 0;
v0000026c43e49bd0_0 .net "Press_in", 0 0, L_0000026c43eddbe0;  1 drivers
v0000026c43e49090_0 .net "select", 1 0, v0000026c43ed8ba0_0;  1 drivers
E_0000026c43e5f190 .event anyedge, v0000026c43e49090_0, v0000026c43e49bd0_0;
S_0000026c43d1b460 .scope module, "enc" "input_encoder" 2 26, 3 2 0, S_0000026c43e505c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 10 "D_in";
    .port_info 1 /OUTPUT 5 "BCD_out";
v0000026c43e49130_0 .var "BCD_out", 4 0;
v0000026c43e49310_0 .net "D_in", 9 0, v0000026c43edb8e0_0;  1 drivers
E_0000026c43e5f450 .event anyedge, v0000026c43e49310_0;
S_0000026c43d17fc0 .scope module, "input_array_1" "shift_reg_array_upscaled" 2 34, 3 136 0, S_0000026c43e505c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk1";
    .port_info 1 /INPUT 1 "clk2";
    .port_info 2 /INPUT 1 "clk3";
    .port_info 3 /INPUT 1 "clk4";
    .port_info 4 /INPUT 1 "clk5";
    .port_info 5 /INPUT 1 "clk6";
    .port_info 6 /INPUT 1 "clk7";
    .port_info 7 /INPUT 1 "clk8";
    .port_info 8 /INPUT 1 "clear";
    .port_info 9 /INPUT 4 "reg_in1";
    .port_info 10 /INPUT 4 "reg_in2";
    .port_info 11 /INPUT 4 "reg_in3";
    .port_info 12 /INPUT 4 "reg_in4";
    .port_info 13 /INPUT 4 "reg_in5";
    .port_info 14 /INPUT 4 "reg_in6";
    .port_info 15 /INPUT 4 "reg_in7";
    .port_info 16 /INPUT 4 "reg_in8";
    .port_info 17 /INPUT 2 "reg_mode";
    .port_info 18 /OUTPUT 4 "reg_out1";
    .port_info 19 /OUTPUT 4 "reg_out2";
    .port_info 20 /OUTPUT 4 "reg_out3";
    .port_info 21 /OUTPUT 4 "reg_out4";
    .port_info 22 /OUTPUT 4 "reg_out5";
    .port_info 23 /OUTPUT 4 "reg_out6";
    .port_info 24 /OUTPUT 4 "reg_out7";
    .port_info 25 /OUTPUT 4 "reg_out8";
v0000026c43ec5850_0 .net "clear", 0 0, v0000026c43ed8b00_0;  1 drivers
v0000026c43ec5df0_0 .net "clk1", 0 0, v0000026c43ec9690_0;  alias, 1 drivers
v0000026c43ec4c70_0 .net "clk2", 0 0, v0000026c43ec8bf0_0;  alias, 1 drivers
v0000026c43ec5e90_0 .net "clk3", 0 0, v0000026c43ec9a50_0;  alias, 1 drivers
v0000026c43ec5a30_0 .net "clk4", 0 0, v0000026c43ec8830_0;  alias, 1 drivers
v0000026c43ec5670_0 .net "clk5", 0 0, L_0000026c43e69d50;  alias, 1 drivers
v0000026c43ec41d0_0 .net "clk6", 0 0, L_0000026c43e69dc0;  alias, 1 drivers
v0000026c43ec58f0_0 .net "clk7", 0 0, L_0000026c43e69340;  alias, 1 drivers
v0000026c43ec4810_0 .net "clk8", 0 0, L_0000026c43e691f0;  alias, 1 drivers
v0000026c43ec4950_0 .net "reg_in1", 3 0, L_0000026c43edd640;  1 drivers
v0000026c43ec5170_0 .net "reg_in2", 3 0, L_0000026c43edc9c0;  1 drivers
v0000026c43ec5cb0_0 .net "reg_in3", 3 0, L_0000026c43edcf60;  1 drivers
v0000026c43ec4130_0 .net "reg_in4", 3 0, L_0000026c43edc920;  1 drivers
v0000026c43ec4310_0 .net "reg_in5", 3 0, L_0000026c43edda00;  1 drivers
v0000026c43ec5990_0 .net "reg_in6", 3 0, L_0000026c43edcc40;  1 drivers
v0000026c43ec4630_0 .net "reg_in7", 3 0, L_0000026c43edd320;  1 drivers
v0000026c43ec5210_0 .net "reg_in8", 3 0, L_0000026c43edd5a0;  1 drivers
L_0000026c43eea108 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0000026c43ec4270_0 .net "reg_mode", 1 0, L_0000026c43eea108;  1 drivers
v0000026c43ec43b0_0 .net "reg_out1", 3 0, v0000026c43dbb0b0_0;  alias, 1 drivers
v0000026c43ec4f90_0 .net "reg_out2", 3 0, v0000026c43dbaf70_0;  alias, 1 drivers
v0000026c43ec46d0_0 .net "reg_out3", 3 0, v0000026c43da48f0_0;  alias, 1 drivers
v0000026c43ec4450_0 .net "reg_out4", 3 0, v0000026c43ec55d0_0;  alias, 1 drivers
v0000026c43ec48b0_0 .net "reg_out5", 3 0, v0000026c43ec50d0_0;  alias, 1 drivers
v0000026c43ec49f0_0 .net "reg_out6", 3 0, v0000026c43ec5350_0;  alias, 1 drivers
v0000026c43ec4d10_0 .net "reg_out7", 3 0, v0000026c43ec4b30_0;  alias, 1 drivers
v0000026c43ec4db0_0 .net "reg_out8", 3 0, v0000026c43ec53f0_0;  alias, 1 drivers
S_0000026c43d2e1b0 .scope module, "reg1" "univ_shift_reg" 3 140, 3 97 0, S_0000026c43d17fc0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 4 "reg_out";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 2 "reg_mode";
    .port_info 4 /INPUT 4 "reg_in";
v0000026c43e494f0_0 .net "clock", 0 0, v0000026c43ec9690_0;  alias, 1 drivers
v0000026c43e49630_0 .net "reg_in", 3 0, L_0000026c43edd640;  alias, 1 drivers
v0000026c43dbba10_0 .net "reg_mode", 1 0, L_0000026c43eea108;  alias, 1 drivers
v0000026c43dbb0b0_0 .var "reg_out", 3 0;
v0000026c43dbc230_0 .net "reset", 0 0, v0000026c43ed8b00_0;  alias, 1 drivers
E_0000026c43e5f210 .event posedge, v0000026c43e494f0_0;
E_0000026c43e5f010 .event anyedge, v0000026c43dbc230_0;
S_0000026c43d2e340 .scope module, "reg2" "univ_shift_reg" 3 141, 3 97 0, S_0000026c43d17fc0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 4 "reg_out";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 2 "reg_mode";
    .port_info 4 /INPUT 4 "reg_in";
v0000026c43dbb330_0 .net "clock", 0 0, v0000026c43ec8bf0_0;  alias, 1 drivers
v0000026c43dbc2d0_0 .net "reg_in", 3 0, L_0000026c43edc9c0;  alias, 1 drivers
v0000026c43dbc370_0 .net "reg_mode", 1 0, L_0000026c43eea108;  alias, 1 drivers
v0000026c43dbaf70_0 .var "reg_out", 3 0;
v0000026c43dbc410_0 .net "reset", 0 0, v0000026c43ed8b00_0;  alias, 1 drivers
E_0000026c43e5ff50 .event posedge, v0000026c43dbb330_0;
S_0000026c43d29820 .scope module, "reg3" "univ_shift_reg" 3 142, 3 97 0, S_0000026c43d17fc0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 4 "reg_out";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 2 "reg_mode";
    .port_info 4 /INPUT 4 "reg_in";
v0000026c43da4490_0 .net "clock", 0 0, v0000026c43ec9a50_0;  alias, 1 drivers
v0000026c43da4530_0 .net "reg_in", 3 0, L_0000026c43edcf60;  alias, 1 drivers
v0000026c43da4670_0 .net "reg_mode", 1 0, L_0000026c43eea108;  alias, 1 drivers
v0000026c43da48f0_0 .var "reg_out", 3 0;
v0000026c43da4a30_0 .net "reset", 0 0, v0000026c43ed8b00_0;  alias, 1 drivers
E_0000026c43e5f0d0 .event posedge, v0000026c43da4490_0;
S_0000026c43d299b0 .scope module, "reg4" "univ_shift_reg" 3 143, 3 97 0, S_0000026c43d17fc0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 4 "reg_out";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 2 "reg_mode";
    .port_info 4 /INPUT 4 "reg_in";
v0000026c43da4b70_0 .net "clock", 0 0, v0000026c43ec8830_0;  alias, 1 drivers
v0000026c43da4c10_0 .net "reg_in", 3 0, L_0000026c43edc920;  alias, 1 drivers
v0000026c43ec5ad0_0 .net "reg_mode", 1 0, L_0000026c43eea108;  alias, 1 drivers
v0000026c43ec55d0_0 .var "reg_out", 3 0;
v0000026c43ec5490_0 .net "reset", 0 0, v0000026c43ed8b00_0;  alias, 1 drivers
E_0000026c43e5f690 .event posedge, v0000026c43da4b70_0;
S_0000026c43d3d080 .scope module, "reg5" "univ_shift_reg" 3 144, 3 97 0, S_0000026c43d17fc0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 4 "reg_out";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 2 "reg_mode";
    .port_info 4 /INPUT 4 "reg_in";
v0000026c43ec5c10_0 .net "clock", 0 0, L_0000026c43e69d50;  alias, 1 drivers
v0000026c43ec4770_0 .net "reg_in", 3 0, L_0000026c43edda00;  alias, 1 drivers
v0000026c43ec52b0_0 .net "reg_mode", 1 0, L_0000026c43eea108;  alias, 1 drivers
v0000026c43ec50d0_0 .var "reg_out", 3 0;
v0000026c43ec5530_0 .net "reset", 0 0, v0000026c43ed8b00_0;  alias, 1 drivers
E_0000026c43e5f590 .event posedge, v0000026c43ec5c10_0;
S_0000026c43d3d210 .scope module, "reg6" "univ_shift_reg" 3 145, 3 97 0, S_0000026c43d17fc0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 4 "reg_out";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 2 "reg_mode";
    .port_info 4 /INPUT 4 "reg_in";
v0000026c43ec57b0_0 .net "clock", 0 0, L_0000026c43e69dc0;  alias, 1 drivers
v0000026c43ec5b70_0 .net "reg_in", 3 0, L_0000026c43edcc40;  alias, 1 drivers
v0000026c43ec4e50_0 .net "reg_mode", 1 0, L_0000026c43eea108;  alias, 1 drivers
v0000026c43ec5350_0 .var "reg_out", 3 0;
v0000026c43ec4590_0 .net "reset", 0 0, v0000026c43ed8b00_0;  alias, 1 drivers
E_0000026c43e5f710 .event posedge, v0000026c43ec57b0_0;
S_0000026c43d38ae0 .scope module, "reg7" "univ_shift_reg" 3 146, 3 97 0, S_0000026c43d17fc0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 4 "reg_out";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 2 "reg_mode";
    .port_info 4 /INPUT 4 "reg_in";
v0000026c43ec4ef0_0 .net "clock", 0 0, L_0000026c43e69340;  alias, 1 drivers
v0000026c43ec44f0_0 .net "reg_in", 3 0, L_0000026c43edd320;  alias, 1 drivers
v0000026c43ec4a90_0 .net "reg_mode", 1 0, L_0000026c43eea108;  alias, 1 drivers
v0000026c43ec4b30_0 .var "reg_out", 3 0;
v0000026c43ec5f30_0 .net "reset", 0 0, v0000026c43ed8b00_0;  alias, 1 drivers
E_0000026c43e5f110 .event posedge, v0000026c43ec4ef0_0;
S_0000026c43d38c70 .scope module, "reg8" "univ_shift_reg" 3 147, 3 97 0, S_0000026c43d17fc0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 4 "reg_out";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 2 "reg_mode";
    .port_info 4 /INPUT 4 "reg_in";
v0000026c43ec5d50_0 .net "clock", 0 0, L_0000026c43e691f0;  alias, 1 drivers
v0000026c43ec4090_0 .net "reg_in", 3 0, L_0000026c43edd5a0;  alias, 1 drivers
v0000026c43ec5710_0 .net "reg_mode", 1 0, L_0000026c43eea108;  alias, 1 drivers
v0000026c43ec53f0_0 .var "reg_out", 3 0;
v0000026c43ec4bd0_0 .net "reset", 0 0, v0000026c43ed8b00_0;  alias, 1 drivers
S_0000026c43d45410 .scope module, "input_array_2" "shift_reg_array_upscaled" 2 42, 3 136 0, S_0000026c43e505c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk1";
    .port_info 1 /INPUT 1 "clk2";
    .port_info 2 /INPUT 1 "clk3";
    .port_info 3 /INPUT 1 "clk4";
    .port_info 4 /INPUT 1 "clk5";
    .port_info 5 /INPUT 1 "clk6";
    .port_info 6 /INPUT 1 "clk7";
    .port_info 7 /INPUT 1 "clk8";
    .port_info 8 /INPUT 1 "clear";
    .port_info 9 /INPUT 4 "reg_in1";
    .port_info 10 /INPUT 4 "reg_in2";
    .port_info 11 /INPUT 4 "reg_in3";
    .port_info 12 /INPUT 4 "reg_in4";
    .port_info 13 /INPUT 4 "reg_in5";
    .port_info 14 /INPUT 4 "reg_in6";
    .port_info 15 /INPUT 4 "reg_in7";
    .port_info 16 /INPUT 4 "reg_in8";
    .port_info 17 /INPUT 2 "reg_mode";
    .port_info 18 /OUTPUT 4 "reg_out1";
    .port_info 19 /OUTPUT 4 "reg_out2";
    .port_info 20 /OUTPUT 4 "reg_out3";
    .port_info 21 /OUTPUT 4 "reg_out4";
    .port_info 22 /OUTPUT 4 "reg_out5";
    .port_info 23 /OUTPUT 4 "reg_out6";
    .port_info 24 /OUTPUT 4 "reg_out7";
    .port_info 25 /OUTPUT 4 "reg_out8";
v0000026c43ec7ea0_0 .net "clear", 0 0, v0000026c43ed95a0_0;  1 drivers
v0000026c43ec6280_0 .net "clk1", 0 0, v0000026c43ecd1b0_0;  alias, 1 drivers
v0000026c43ec74a0_0 .net "clk2", 0 0, v0000026c43ecdf70_0;  alias, 1 drivers
v0000026c43ec6780_0 .net "clk3", 0 0, v0000026c43ecd6b0_0;  alias, 1 drivers
v0000026c43ec6140_0 .net "clk4", 0 0, v0000026c43eceb80_0;  alias, 1 drivers
v0000026c43ec6320_0 .net "clk5", 0 0, L_0000026c43e693b0;  alias, 1 drivers
v0000026c43ec6460_0 .net "clk6", 0 0, L_0000026c43e69a40;  alias, 1 drivers
v0000026c43ec6960_0 .net "clk7", 0 0, L_0000026c43e69420;  alias, 1 drivers
v0000026c43ec6a00_0 .net "clk8", 0 0, L_0000026c43e69570;  alias, 1 drivers
v0000026c43ec6aa0_0 .net "reg_in1", 3 0, L_0000026c43edd820;  1 drivers
v0000026c43ec6b40_0 .net "reg_in2", 3 0, L_0000026c43edcba0;  1 drivers
v0000026c43ec9c30_0 .net "reg_in3", 3 0, L_0000026c43eddc80;  1 drivers
v0000026c43ec85b0_0 .net "reg_in4", 3 0, L_0000026c43edd6e0;  1 drivers
v0000026c43ec90f0_0 .net "reg_in5", 3 0, L_0000026c43edde60;  1 drivers
v0000026c43ec92d0_0 .net "reg_in6", 3 0, L_0000026c43edddc0;  1 drivers
v0000026c43ec94b0_0 .net "reg_in7", 3 0, L_0000026c43edcd80;  1 drivers
v0000026c43ec80b0_0 .net "reg_in8", 3 0, L_0000026c43eddb40;  1 drivers
L_0000026c43eea150 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0000026c43ec9190_0 .net "reg_mode", 1 0, L_0000026c43eea150;  1 drivers
v0000026c43ec9af0_0 .net "reg_out1", 3 0, v0000026c43ec6c80_0;  alias, 1 drivers
v0000026c43ec9550_0 .net "reg_out2", 3 0, v0000026c43ec6be0_0;  alias, 1 drivers
v0000026c43ec8e70_0 .net "reg_out3", 3 0, v0000026c43ec63c0_0;  alias, 1 drivers
v0000026c43ec9870_0 .net "reg_out4", 3 0, v0000026c43ec7720_0;  alias, 1 drivers
v0000026c43ec9b90_0 .net "reg_out5", 3 0, v0000026c43ec7900_0;  alias, 1 drivers
v0000026c43ec99b0_0 .net "reg_out6", 3 0, v0000026c43ec65a0_0;  alias, 1 drivers
v0000026c43ec81f0_0 .net "reg_out7", 3 0, v0000026c43ec72c0_0;  alias, 1 drivers
v0000026c43ec8d30_0 .net "reg_out8", 3 0, v0000026c43ec7400_0;  alias, 1 drivers
S_0000026c43e4d1b0 .scope module, "reg1" "univ_shift_reg" 3 140, 3 97 0, S_0000026c43d45410;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 4 "reg_out";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 2 "reg_mode";
    .port_info 4 /INPUT 4 "reg_in";
v0000026c43ec5030_0 .net "clock", 0 0, v0000026c43ecd1b0_0;  alias, 1 drivers
v0000026c43ec6dc0_0 .net "reg_in", 3 0, L_0000026c43edd820;  alias, 1 drivers
v0000026c43ec6d20_0 .net "reg_mode", 1 0, L_0000026c43eea150;  alias, 1 drivers
v0000026c43ec6c80_0 .var "reg_out", 3 0;
v0000026c43ec7540_0 .net "reset", 0 0, v0000026c43ed95a0_0;  alias, 1 drivers
E_0000026c43e5f910 .event posedge, v0000026c43ec5030_0;
E_0000026c43e5f1d0 .event anyedge, v0000026c43ec7540_0;
S_0000026c43e4d660 .scope module, "reg2" "univ_shift_reg" 3 141, 3 97 0, S_0000026c43d45410;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 4 "reg_out";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 2 "reg_mode";
    .port_info 4 /INPUT 4 "reg_in";
v0000026c43ec6500_0 .net "clock", 0 0, v0000026c43ecdf70_0;  alias, 1 drivers
v0000026c43ec79a0_0 .net "reg_in", 3 0, L_0000026c43edcba0;  alias, 1 drivers
v0000026c43ec61e0_0 .net "reg_mode", 1 0, L_0000026c43eea150;  alias, 1 drivers
v0000026c43ec6be0_0 .var "reg_out", 3 0;
v0000026c43ec6820_0 .net "reset", 0 0, v0000026c43ed95a0_0;  alias, 1 drivers
E_0000026c43e5f750 .event posedge, v0000026c43ec6500_0;
S_0000026c43e4d7f0 .scope module, "reg3" "univ_shift_reg" 3 142, 3 97 0, S_0000026c43d45410;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 4 "reg_out";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 2 "reg_mode";
    .port_info 4 /INPUT 4 "reg_in";
v0000026c43ec7a40_0 .net "clock", 0 0, v0000026c43ecd6b0_0;  alias, 1 drivers
v0000026c43ec77c0_0 .net "reg_in", 3 0, L_0000026c43eddc80;  alias, 1 drivers
v0000026c43ec7b80_0 .net "reg_mode", 1 0, L_0000026c43eea150;  alias, 1 drivers
v0000026c43ec63c0_0 .var "reg_out", 3 0;
v0000026c43ec68c0_0 .net "reset", 0 0, v0000026c43ed95a0_0;  alias, 1 drivers
E_0000026c43e5f810 .event posedge, v0000026c43ec7a40_0;
S_0000026c43e4d340 .scope module, "reg4" "univ_shift_reg" 3 143, 3 97 0, S_0000026c43d45410;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 4 "reg_out";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 2 "reg_mode";
    .port_info 4 /INPUT 4 "reg_in";
v0000026c43ec7f40_0 .net "clock", 0 0, v0000026c43eceb80_0;  alias, 1 drivers
v0000026c43ec7220_0 .net "reg_in", 3 0, L_0000026c43edd6e0;  alias, 1 drivers
v0000026c43ec6e60_0 .net "reg_mode", 1 0, L_0000026c43eea150;  alias, 1 drivers
v0000026c43ec7720_0 .var "reg_out", 3 0;
v0000026c43ec75e0_0 .net "reset", 0 0, v0000026c43ed95a0_0;  alias, 1 drivers
E_0000026c43e5fcd0 .event posedge, v0000026c43ec7f40_0;
S_0000026c43e4d980 .scope module, "reg5" "univ_shift_reg" 3 144, 3 97 0, S_0000026c43d45410;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 4 "reg_out";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 2 "reg_mode";
    .port_info 4 /INPUT 4 "reg_in";
v0000026c43ec60a0_0 .net "clock", 0 0, L_0000026c43e693b0;  alias, 1 drivers
v0000026c43ec7860_0 .net "reg_in", 3 0, L_0000026c43edde60;  alias, 1 drivers
v0000026c43ec6fa0_0 .net "reg_mode", 1 0, L_0000026c43eea150;  alias, 1 drivers
v0000026c43ec7900_0 .var "reg_out", 3 0;
v0000026c43ec7ae0_0 .net "reset", 0 0, v0000026c43ed95a0_0;  alias, 1 drivers
E_0000026c43e5fd10 .event posedge, v0000026c43ec60a0_0;
S_0000026c43e4d020 .scope module, "reg6" "univ_shift_reg" 3 145, 3 97 0, S_0000026c43d45410;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 4 "reg_out";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 2 "reg_mode";
    .port_info 4 /INPUT 4 "reg_in";
v0000026c43ec7c20_0 .net "clock", 0 0, L_0000026c43e69a40;  alias, 1 drivers
v0000026c43ec6f00_0 .net "reg_in", 3 0, L_0000026c43edddc0;  alias, 1 drivers
v0000026c43ec7cc0_0 .net "reg_mode", 1 0, L_0000026c43eea150;  alias, 1 drivers
v0000026c43ec65a0_0 .var "reg_out", 3 0;
v0000026c43ec7040_0 .net "reset", 0 0, v0000026c43ed95a0_0;  alias, 1 drivers
E_0000026c43e5fdd0 .event posedge, v0000026c43ec7c20_0;
S_0000026c43e4d4d0 .scope module, "reg7" "univ_shift_reg" 3 146, 3 97 0, S_0000026c43d45410;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 4 "reg_out";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 2 "reg_mode";
    .port_info 4 /INPUT 4 "reg_in";
v0000026c43ec6640_0 .net "clock", 0 0, L_0000026c43e69420;  alias, 1 drivers
v0000026c43ec7180_0 .net "reg_in", 3 0, L_0000026c43edcd80;  alias, 1 drivers
v0000026c43ec70e0_0 .net "reg_mode", 1 0, L_0000026c43eea150;  alias, 1 drivers
v0000026c43ec72c0_0 .var "reg_out", 3 0;
v0000026c43ec7680_0 .net "reset", 0 0, v0000026c43ed95a0_0;  alias, 1 drivers
E_0000026c43e5fe10 .event posedge, v0000026c43ec6640_0;
S_0000026c43e4cb70 .scope module, "reg8" "univ_shift_reg" 3 147, 3 97 0, S_0000026c43d45410;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 4 "reg_out";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 2 "reg_mode";
    .port_info 4 /INPUT 4 "reg_in";
v0000026c43ec7d60_0 .net "clock", 0 0, L_0000026c43e69570;  alias, 1 drivers
v0000026c43ec7e00_0 .net "reg_in", 3 0, L_0000026c43eddb40;  alias, 1 drivers
v0000026c43ec7360_0 .net "reg_mode", 1 0, L_0000026c43eea150;  alias, 1 drivers
v0000026c43ec7400_0 .var "reg_out", 3 0;
v0000026c43ec66e0_0 .net "reset", 0 0, v0000026c43ed95a0_0;  alias, 1 drivers
E_0000026c43e5f790 .event posedge, v0000026c43ec7d60_0;
S_0000026c43e4cd00 .scope module, "input_t_ff_1" "t_ff_circuit_upscaled" 2 30, 3 74 0, S_0000026c43e505c0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "q1";
    .port_info 1 /OUTPUT 1 "q2";
    .port_info 2 /OUTPUT 1 "q3";
    .port_info 3 /OUTPUT 1 "q4";
    .port_info 4 /OUTPUT 1 "q5";
    .port_info 5 /OUTPUT 1 "q6";
    .port_info 6 /OUTPUT 1 "q7";
    .port_info 7 /OUTPUT 1 "qbar1";
    .port_info 8 /OUTPUT 1 "qbar2";
    .port_info 9 /OUTPUT 1 "qbar3";
    .port_info 10 /OUTPUT 1 "qbar4";
    .port_info 11 /OUTPUT 1 "qbar5";
    .port_info 12 /OUTPUT 1 "qbar6";
    .port_info 13 /OUTPUT 1 "qbar7";
    .port_info 14 /INPUT 1 "clk";
    .port_info 15 /INPUT 1 "rst";
    .port_info 16 /INPUT 1 "t";
L_0000026c43e69650 .functor BUFZ 1, v0000026c43ec8dd0_0, C4<0>, C4<0>, C4<0>;
L_0000026c43e69b20 .functor BUFZ 1, L_0000026c43e69110, C4<0>, C4<0>, C4<0>;
L_0000026c43e69960 .functor BUFZ 1, v0000026c43ec8c90_0, C4<0>, C4<0>, C4<0>;
L_0000026c43e699d0 .functor BUFZ 1, L_0000026c43e692d0, C4<0>, C4<0>, C4<0>;
L_0000026c43e69730 .functor BUFZ 1, v0000026c43ec9eb0_0, C4<0>, C4<0>, C4<0>;
L_0000026c43e697a0 .functor BUFZ 1, L_0000026c43e69180, C4<0>, C4<0>, C4<0>;
v0000026c43eccc10_0 .net "clk", 0 0, L_0000026c43edcce0;  1 drivers
v0000026c43ecda70_0 .net "q1", 0 0, L_0000026c43e69650;  alias, 1 drivers
v0000026c43ecd930_0 .net "q2", 0 0, L_0000026c43e69960;  alias, 1 drivers
v0000026c43ecc850_0 .net "q3", 0 0, L_0000026c43e69730;  alias, 1 drivers
v0000026c43ecd2f0_0 .net "q4", 0 0, v0000026c43ec9690_0;  alias, 1 drivers
v0000026c43ecc0d0_0 .net "q5", 0 0, v0000026c43ec9a50_0;  alias, 1 drivers
v0000026c43ecc210_0 .net "q6", 0 0, v0000026c43ec8bf0_0;  alias, 1 drivers
v0000026c43eccdf0_0 .net "q7", 0 0, v0000026c43ec8830_0;  alias, 1 drivers
v0000026c43ecd9d0_0 .net "qbar1", 0 0, L_0000026c43e69b20;  alias, 1 drivers
v0000026c43eccd50_0 .net "qbar2", 0 0, L_0000026c43e699d0;  alias, 1 drivers
v0000026c43ecc170_0 .net "qbar3", 0 0, L_0000026c43e697a0;  alias, 1 drivers
v0000026c43ecccb0_0 .net "qbar4", 0 0, L_0000026c43e69d50;  alias, 1 drivers
v0000026c43ecd750_0 .net "qbar5", 0 0, L_0000026c43e69340;  alias, 1 drivers
v0000026c43ecca30_0 .net "qbar6", 0 0, L_0000026c43e69dc0;  alias, 1 drivers
v0000026c43ecc8f0_0 .net "qbar7", 0 0, L_0000026c43e691f0;  alias, 1 drivers
v0000026c43ecc2b0_0 .net "rst", 0 0, v0000026c43ed8b00_0;  alias, 1 drivers
v0000026c43ecc350_0 .net "t", 0 0, v0000026c43edaa80_0;  1 drivers
v0000026c43eccfd0_0 .net "t1_q", 0 0, v0000026c43ec8dd0_0;  1 drivers
v0000026c43ecc3f0_0 .net "t1_qbar", 0 0, L_0000026c43e69110;  1 drivers
v0000026c43ecc490_0 .net "t2_q", 0 0, v0000026c43ec8c90_0;  1 drivers
v0000026c43eccf30_0 .net "t2_qbar", 0 0, L_0000026c43e692d0;  1 drivers
v0000026c43ecc990_0 .net "t3_q", 0 0, v0000026c43ec9eb0_0;  1 drivers
v0000026c43ecdb10_0 .net "t3_qbar", 0 0, L_0000026c43e69180;  1 drivers
S_0000026c43e4ce90 .scope module, "t1" "t_ff" 3 79, 3 38 0, S_0000026c43e4cd00;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /OUTPUT 1 "qbar";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "rst";
    .port_info 4 /INPUT 1 "t";
L_0000026c43e69110 .functor NOT 1, v0000026c43ec8dd0_0, C4<0>, C4<0>, C4<0>;
v0000026c43ec9910_0 .net "clk", 0 0, L_0000026c43edcce0;  alias, 1 drivers
v0000026c43ec8dd0_0 .var "q", 0 0;
v0000026c43ec95f0_0 .net "qbar", 0 0, L_0000026c43e69110;  alias, 1 drivers
v0000026c43ec88d0_0 .net "rst", 0 0, v0000026c43ed8b00_0;  alias, 1 drivers
v0000026c43ec86f0_0 .net "t", 0 0, v0000026c43edaa80_0;  alias, 1 drivers
E_0000026c43e5fe50 .event negedge, v0000026c43ec9910_0;
E_0000026c43e5f850 .event posedge, v0000026c43ec9910_0;
S_0000026c43ecb1f0 .scope module, "t2" "t_ff" 3 80, 3 38 0, S_0000026c43e4cd00;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /OUTPUT 1 "qbar";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "rst";
    .port_info 4 /INPUT 1 "t";
L_0000026c43e692d0 .functor NOT 1, v0000026c43ec8c90_0, C4<0>, C4<0>, C4<0>;
v0000026c43ec8290_0 .net "clk", 0 0, v0000026c43ec8dd0_0;  alias, 1 drivers
v0000026c43ec8c90_0 .var "q", 0 0;
v0000026c43ec8970_0 .net "qbar", 0 0, L_0000026c43e692d0;  alias, 1 drivers
v0000026c43ec8330_0 .net "rst", 0 0, v0000026c43ed8b00_0;  alias, 1 drivers
v0000026c43ec9230_0 .net "t", 0 0, v0000026c43edaa80_0;  alias, 1 drivers
E_0000026c43e5fe90 .event negedge, v0000026c43ec8dd0_0;
E_0000026c43e5f990 .event posedge, v0000026c43ec8dd0_0;
S_0000026c43eca0c0 .scope module, "t3" "t_ff" 3 81, 3 38 0, S_0000026c43e4cd00;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /OUTPUT 1 "qbar";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "rst";
    .port_info 4 /INPUT 1 "t";
L_0000026c43e69180 .functor NOT 1, v0000026c43ec9eb0_0, C4<0>, C4<0>, C4<0>;
v0000026c43ec9cd0_0 .net "clk", 0 0, L_0000026c43e69110;  alias, 1 drivers
v0000026c43ec9eb0_0 .var "q", 0 0;
v0000026c43ec9730_0 .net "qbar", 0 0, L_0000026c43e69180;  alias, 1 drivers
v0000026c43ec8470_0 .net "rst", 0 0, v0000026c43ed8b00_0;  alias, 1 drivers
v0000026c43ec9d70_0 .net "t", 0 0, v0000026c43edaa80_0;  alias, 1 drivers
E_0000026c43e5f9d0 .event negedge, v0000026c43ec95f0_0;
E_0000026c43e60050 .event posedge, v0000026c43ec95f0_0;
S_0000026c43eca570 .scope module, "t4" "t_ff" 3 82, 3 38 0, S_0000026c43e4cd00;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /OUTPUT 1 "qbar";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "rst";
    .port_info 4 /INPUT 1 "t";
L_0000026c43e69d50 .functor NOT 1, v0000026c43ec9690_0, C4<0>, C4<0>, C4<0>;
v0000026c43ec8ab0_0 .net "clk", 0 0, v0000026c43ec8c90_0;  alias, 1 drivers
v0000026c43ec9690_0 .var "q", 0 0;
v0000026c43ec9e10_0 .net "qbar", 0 0, L_0000026c43e69d50;  alias, 1 drivers
v0000026c43ec8a10_0 .net "rst", 0 0, v0000026c43ed8b00_0;  alias, 1 drivers
v0000026c43ec9050_0 .net "t", 0 0, v0000026c43edaa80_0;  alias, 1 drivers
E_0000026c43e60f90 .event negedge, v0000026c43ec8c90_0;
E_0000026c43e608d0 .event posedge, v0000026c43ec8c90_0;
S_0000026c43eca3e0 .scope module, "t5" "t_ff" 3 83, 3 38 0, S_0000026c43e4cd00;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /OUTPUT 1 "qbar";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "rst";
    .port_info 4 /INPUT 1 "t";
L_0000026c43e69340 .functor NOT 1, v0000026c43ec9a50_0, C4<0>, C4<0>, C4<0>;
v0000026c43ec97d0_0 .net "clk", 0 0, L_0000026c43e692d0;  alias, 1 drivers
v0000026c43ec9a50_0 .var "q", 0 0;
v0000026c43ec9370_0 .net "qbar", 0 0, L_0000026c43e69340;  alias, 1 drivers
v0000026c43ec83d0_0 .net "rst", 0 0, v0000026c43ed8b00_0;  alias, 1 drivers
v0000026c43ec9f50_0 .net "t", 0 0, v0000026c43edaa80_0;  alias, 1 drivers
E_0000026c43e5ffd0 .event negedge, v0000026c43ec8970_0;
E_0000026c43e60b10 .event posedge, v0000026c43ec8970_0;
S_0000026c43ecaed0 .scope module, "t6" "t_ff" 3 84, 3 38 0, S_0000026c43e4cd00;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /OUTPUT 1 "qbar";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "rst";
    .port_info 4 /INPUT 1 "t";
L_0000026c43e69dc0 .functor NOT 1, v0000026c43ec8bf0_0, C4<0>, C4<0>, C4<0>;
v0000026c43ec8b50_0 .net "clk", 0 0, v0000026c43ec9eb0_0;  alias, 1 drivers
v0000026c43ec8bf0_0 .var "q", 0 0;
v0000026c43ec8790_0 .net "qbar", 0 0, L_0000026c43e69dc0;  alias, 1 drivers
v0000026c43ec8150_0 .net "rst", 0 0, v0000026c43ed8b00_0;  alias, 1 drivers
v0000026c43ec9410_0 .net "t", 0 0, v0000026c43edaa80_0;  alias, 1 drivers
E_0000026c43e60a50 .event negedge, v0000026c43ec9eb0_0;
E_0000026c43e60710 .event posedge, v0000026c43ec9eb0_0;
S_0000026c43ecb830 .scope module, "t7" "t_ff" 3 85, 3 38 0, S_0000026c43e4cd00;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /OUTPUT 1 "qbar";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "rst";
    .port_info 4 /INPUT 1 "t";
L_0000026c43e691f0 .functor NOT 1, v0000026c43ec8830_0, C4<0>, C4<0>, C4<0>;
v0000026c43ec8510_0 .net "clk", 0 0, L_0000026c43e69180;  alias, 1 drivers
v0000026c43ec8830_0 .var "q", 0 0;
v0000026c43ec8650_0 .net "qbar", 0 0, L_0000026c43e691f0;  alias, 1 drivers
v0000026c43ec8fb0_0 .net "rst", 0 0, v0000026c43ed8b00_0;  alias, 1 drivers
v0000026c43ec8f10_0 .net "t", 0 0, v0000026c43edaa80_0;  alias, 1 drivers
E_0000026c43e60bd0 .event negedge, v0000026c43ec9730_0;
E_0000026c43e60810 .event posedge, v0000026c43ec9730_0;
S_0000026c43ecaa20 .scope module, "input_t_ff_2" "t_ff_circuit_upscaled" 2 38, 3 74 0, S_0000026c43e505c0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "q1";
    .port_info 1 /OUTPUT 1 "q2";
    .port_info 2 /OUTPUT 1 "q3";
    .port_info 3 /OUTPUT 1 "q4";
    .port_info 4 /OUTPUT 1 "q5";
    .port_info 5 /OUTPUT 1 "q6";
    .port_info 6 /OUTPUT 1 "q7";
    .port_info 7 /OUTPUT 1 "qbar1";
    .port_info 8 /OUTPUT 1 "qbar2";
    .port_info 9 /OUTPUT 1 "qbar3";
    .port_info 10 /OUTPUT 1 "qbar4";
    .port_info 11 /OUTPUT 1 "qbar5";
    .port_info 12 /OUTPUT 1 "qbar6";
    .port_info 13 /OUTPUT 1 "qbar7";
    .port_info 14 /INPUT 1 "clk";
    .port_info 15 /INPUT 1 "rst";
    .port_info 16 /INPUT 1 "t";
L_0000026c43e695e0 .functor BUFZ 1, v0000026c43ecc5d0_0, C4<0>, C4<0>, C4<0>;
L_0000026c43e69490 .functor BUFZ 1, L_0000026c43e69500, C4<0>, C4<0>, C4<0>;
L_0000026c43e696c0 .functor BUFZ 1, v0000026c43ecdd90_0, C4<0>, C4<0>, C4<0>;
L_0000026c43e69ab0 .functor BUFZ 1, L_0000026c43e69ce0, C4<0>, C4<0>, C4<0>;
L_0000026c43e69810 .functor BUFZ 1, v0000026c43ecce90_0, C4<0>, C4<0>, C4<0>;
L_0000026c43e69c00 .functor BUFZ 1, L_0000026c43e69260, C4<0>, C4<0>, C4<0>;
v0000026c43ecec20_0 .net "clk", 0 0, L_0000026c43eddaa0;  1 drivers
v0000026c43ece720_0 .net "q1", 0 0, L_0000026c43e695e0;  alias, 1 drivers
v0000026c43ecff80_0 .net "q2", 0 0, L_0000026c43e696c0;  alias, 1 drivers
v0000026c43ecf440_0 .net "q3", 0 0, L_0000026c43e69810;  alias, 1 drivers
v0000026c43ecf4e0_0 .net "q4", 0 0, v0000026c43ecd1b0_0;  alias, 1 drivers
v0000026c43eced60_0 .net "q5", 0 0, v0000026c43ecd6b0_0;  alias, 1 drivers
v0000026c43ece540_0 .net "q6", 0 0, v0000026c43ecdf70_0;  alias, 1 drivers
v0000026c43ecfb20_0 .net "q7", 0 0, v0000026c43eceb80_0;  alias, 1 drivers
v0000026c43ecea40_0 .net "qbar1", 0 0, L_0000026c43e69490;  alias, 1 drivers
v0000026c43ecfd00_0 .net "qbar2", 0 0, L_0000026c43e69ab0;  alias, 1 drivers
v0000026c43ecfee0_0 .net "qbar3", 0 0, L_0000026c43e69c00;  alias, 1 drivers
v0000026c43ecf1c0_0 .net "qbar4", 0 0, L_0000026c43e693b0;  alias, 1 drivers
v0000026c43ecf760_0 .net "qbar5", 0 0, L_0000026c43e69420;  alias, 1 drivers
v0000026c43ecf800_0 .net "qbar6", 0 0, L_0000026c43e69a40;  alias, 1 drivers
v0000026c43ecf3a0_0 .net "qbar7", 0 0, L_0000026c43e69570;  alias, 1 drivers
v0000026c43ecf080_0 .net "rst", 0 0, v0000026c43ed95a0_0;  alias, 1 drivers
v0000026c43ece180_0 .net "t", 0 0, v0000026c43edaa80_0;  alias, 1 drivers
v0000026c43ecf260_0 .net "t1_q", 0 0, v0000026c43ecc5d0_0;  1 drivers
v0000026c43ece220_0 .net "t1_qbar", 0 0, L_0000026c43e69500;  1 drivers
v0000026c43ecf620_0 .net "t2_q", 0 0, v0000026c43ecdd90_0;  1 drivers
v0000026c43ecf300_0 .net "t2_qbar", 0 0, L_0000026c43e69ce0;  1 drivers
v0000026c43eceea0_0 .net "t3_q", 0 0, v0000026c43ecce90_0;  1 drivers
v0000026c43ece7c0_0 .net "t3_qbar", 0 0, L_0000026c43e69260;  1 drivers
S_0000026c43eca250 .scope module, "t1" "t_ff" 3 79, 3 38 0, S_0000026c43ecaa20;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /OUTPUT 1 "qbar";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "rst";
    .port_info 4 /INPUT 1 "t";
L_0000026c43e69500 .functor NOT 1, v0000026c43ecc5d0_0, C4<0>, C4<0>, C4<0>;
v0000026c43ecc530_0 .net "clk", 0 0, L_0000026c43eddaa0;  alias, 1 drivers
v0000026c43ecc5d0_0 .var "q", 0 0;
v0000026c43ecdc50_0 .net "qbar", 0 0, L_0000026c43e69500;  alias, 1 drivers
v0000026c43eccad0_0 .net "rst", 0 0, v0000026c43ed95a0_0;  alias, 1 drivers
v0000026c43ecc670_0 .net "t", 0 0, v0000026c43edaa80_0;  alias, 1 drivers
E_0000026c43e60d50 .event negedge, v0000026c43ecc530_0;
E_0000026c43e60090 .event posedge, v0000026c43ecc530_0;
S_0000026c43ecabb0 .scope module, "t2" "t_ff" 3 80, 3 38 0, S_0000026c43ecaa20;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /OUTPUT 1 "qbar";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "rst";
    .port_info 4 /INPUT 1 "t";
L_0000026c43e69ce0 .functor NOT 1, v0000026c43ecdd90_0, C4<0>, C4<0>, C4<0>;
v0000026c43ecd390_0 .net "clk", 0 0, v0000026c43ecc5d0_0;  alias, 1 drivers
v0000026c43ecdd90_0 .var "q", 0 0;
v0000026c43ecdbb0_0 .net "qbar", 0 0, L_0000026c43e69ce0;  alias, 1 drivers
v0000026c43ecd610_0 .net "rst", 0 0, v0000026c43ed95a0_0;  alias, 1 drivers
v0000026c43eccb70_0 .net "t", 0 0, v0000026c43edaa80_0;  alias, 1 drivers
E_0000026c43e60a10 .event negedge, v0000026c43ecc5d0_0;
E_0000026c43e60350 .event posedge, v0000026c43ecc5d0_0;
S_0000026c43ecbce0 .scope module, "t3" "t_ff" 3 81, 3 38 0, S_0000026c43ecaa20;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /OUTPUT 1 "qbar";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "rst";
    .port_info 4 /INPUT 1 "t";
L_0000026c43e69260 .functor NOT 1, v0000026c43ecce90_0, C4<0>, C4<0>, C4<0>;
v0000026c43ecd570_0 .net "clk", 0 0, L_0000026c43e69500;  alias, 1 drivers
v0000026c43ecce90_0 .var "q", 0 0;
v0000026c43ecd070_0 .net "qbar", 0 0, L_0000026c43e69260;  alias, 1 drivers
v0000026c43ecdcf0_0 .net "rst", 0 0, v0000026c43ed95a0_0;  alias, 1 drivers
v0000026c43ecc710_0 .net "t", 0 0, v0000026c43edaa80_0;  alias, 1 drivers
E_0000026c43e605d0 .event negedge, v0000026c43ecdc50_0;
E_0000026c43e60750 .event posedge, v0000026c43ecdc50_0;
S_0000026c43ecb380 .scope module, "t4" "t_ff" 3 82, 3 38 0, S_0000026c43ecaa20;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /OUTPUT 1 "qbar";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "rst";
    .port_info 4 /INPUT 1 "t";
L_0000026c43e693b0 .functor NOT 1, v0000026c43ecd1b0_0, C4<0>, C4<0>, C4<0>;
v0000026c43ecd110_0 .net "clk", 0 0, v0000026c43ecdd90_0;  alias, 1 drivers
v0000026c43ecd1b0_0 .var "q", 0 0;
v0000026c43ecd250_0 .net "qbar", 0 0, L_0000026c43e693b0;  alias, 1 drivers
v0000026c43ecc7b0_0 .net "rst", 0 0, v0000026c43ed95a0_0;  alias, 1 drivers
v0000026c43ecd430_0 .net "t", 0 0, v0000026c43edaa80_0;  alias, 1 drivers
E_0000026c43e60a90 .event negedge, v0000026c43ecdd90_0;
E_0000026c43e60790 .event posedge, v0000026c43ecdd90_0;
S_0000026c43ecbe70 .scope module, "t5" "t_ff" 3 83, 3 38 0, S_0000026c43ecaa20;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /OUTPUT 1 "qbar";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "rst";
    .port_info 4 /INPUT 1 "t";
L_0000026c43e69420 .functor NOT 1, v0000026c43ecd6b0_0, C4<0>, C4<0>, C4<0>;
v0000026c43ecd4d0_0 .net "clk", 0 0, L_0000026c43e69ce0;  alias, 1 drivers
v0000026c43ecd6b0_0 .var "q", 0 0;
v0000026c43ecd7f0_0 .net "qbar", 0 0, L_0000026c43e69420;  alias, 1 drivers
v0000026c43ecd890_0 .net "rst", 0 0, v0000026c43ed95a0_0;  alias, 1 drivers
v0000026c43ecde30_0 .net "t", 0 0, v0000026c43edaa80_0;  alias, 1 drivers
E_0000026c43e60290 .event negedge, v0000026c43ecdbb0_0;
E_0000026c43e60850 .event posedge, v0000026c43ecdbb0_0;
S_0000026c43eca700 .scope module, "t6" "t_ff" 3 84, 3 38 0, S_0000026c43ecaa20;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /OUTPUT 1 "qbar";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "rst";
    .port_info 4 /INPUT 1 "t";
L_0000026c43e69a40 .functor NOT 1, v0000026c43ecdf70_0, C4<0>, C4<0>, C4<0>;
v0000026c43ecded0_0 .net "clk", 0 0, v0000026c43ecce90_0;  alias, 1 drivers
v0000026c43ecdf70_0 .var "q", 0 0;
v0000026c43ecf9e0_0 .net "qbar", 0 0, L_0000026c43e69a40;  alias, 1 drivers
v0000026c43ece0e0_0 .net "rst", 0 0, v0000026c43ed95a0_0;  alias, 1 drivers
v0000026c43ececc0_0 .net "t", 0 0, v0000026c43edaa80_0;  alias, 1 drivers
E_0000026c43e60b90 .event negedge, v0000026c43ecce90_0;
E_0000026c43e60d90 .event posedge, v0000026c43ecce90_0;
S_0000026c43ecbb50 .scope module, "t7" "t_ff" 3 85, 3 38 0, S_0000026c43ecaa20;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /OUTPUT 1 "qbar";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "rst";
    .port_info 4 /INPUT 1 "t";
L_0000026c43e69570 .functor NOT 1, v0000026c43eceb80_0, C4<0>, C4<0>, C4<0>;
v0000026c43ecf940_0 .net "clk", 0 0, L_0000026c43e69260;  alias, 1 drivers
v0000026c43eceb80_0 .var "q", 0 0;
v0000026c43ecf8a0_0 .net "qbar", 0 0, L_0000026c43e69570;  alias, 1 drivers
v0000026c43ecf580_0 .net "rst", 0 0, v0000026c43ed95a0_0;  alias, 1 drivers
v0000026c43ecfa80_0 .net "t", 0 0, v0000026c43edaa80_0;  alias, 1 drivers
E_0000026c43e60c90 .event negedge, v0000026c43ecd070_0;
E_0000026c43e60e90 .event posedge, v0000026c43ecd070_0;
S_0000026c43eca890 .scope module, "out_circ" "output_circuit" 2 52, 3 189 0, S_0000026c43e505c0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "alarm";
    .port_info 1 /OUTPUT 1 "unlocked";
    .port_info 2 /OUTPUT 1 "qbar";
    .port_info 3 /INPUT 1 "is_equal";
    .port_info 4 /INPUT 1 "reset_alarm";
    .port_info 5 /INPUT 1 "bit_0";
    .port_info 6 /INPUT 1 "bit_2";
    .port_info 7 /INPUT 1 "is_null";
L_0000026c43d9c970 .functor NOT 1, L_0000026c43edce20, C4<0>, C4<0>, C4<0>;
L_0000026c43d9d5b0 .functor NOT 1, L_0000026c43edd000, C4<0>, C4<0>, C4<0>;
L_0000026c43d9d7e0 .functor AND 1, L_0000026c43eddfa0, L_0000026c43edcec0, L_0000026c43d9c970, L_0000026c43d9d5b0;
L_0000026c43d9d620 .functor AND 1, L_0000026c43d9ccf0, L_0000026c43edce20, L_0000026c43d9d5b0, C4<1>;
v0000026c43ecfc60_0 .net "alarm", 0 0, v0000026c43ece860_0;  alias, 1 drivers
v0000026c43ecfda0_0 .net "bit_0", 0 0, L_0000026c43eddfa0;  1 drivers
v0000026c43eceae0_0 .net "bit_2", 0 0, L_0000026c43edcec0;  1 drivers
v0000026c43ecee00_0 .net "is_equal", 0 0, L_0000026c43edce20;  alias, 1 drivers
v0000026c43ece360_0 .net "is_null", 0 0, L_0000026c43edd000;  1 drivers
v0000026c43ecfe40_0 .net "qbar", 0 0, L_0000026c43d9ccf0;  alias, 1 drivers
v0000026c43ecef40_0 .net "reset_alarm", 0 0, v0000026c43ed8100_0;  1 drivers
v0000026c43ece2c0_0 .net "unlocked", 0 0, L_0000026c43d9d620;  alias, 1 drivers
v0000026c43ecf6c0_0 .net "w1", 0 0, L_0000026c43d9c970;  1 drivers
v0000026c43ece4a0_0 .net "w2", 0 0, L_0000026c43d9d7e0;  1 drivers
v0000026c43ece5e0_0 .net "w3", 0 0, L_0000026c43d9d5b0;  1 drivers
S_0000026c43ecb510 .scope module, "d1" "d_ff" 3 193, 3 173 0, S_0000026c43eca890;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /OUTPUT 1 "qbar";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "rst";
    .port_info 4 /INPUT 1 "d";
L_0000026c43d9ccf0 .functor NOT 1, v0000026c43ece860_0, C4<0>, C4<0>, C4<0>;
v0000026c43ece400_0 .net "clk", 0 0, L_0000026c43d9d7e0;  alias, 1 drivers
v0000026c43ecf120_0 .net "d", 0 0, L_0000026c43d9d7e0;  alias, 1 drivers
v0000026c43ece860_0 .var "q", 0 0;
v0000026c43ecfbc0_0 .net "qbar", 0 0, L_0000026c43d9ccf0;  alias, 1 drivers
v0000026c43ecefe0_0 .net "rst", 0 0, v0000026c43ed8100_0;  alias, 1 drivers
E_0000026c43e60dd0/0 .event negedge, v0000026c43ecefe0_0;
E_0000026c43e60dd0/1 .event posedge, v0000026c43ece400_0;
E_0000026c43e60dd0 .event/or E_0000026c43e60dd0/0, E_0000026c43e60dd0/1;
S_0000026c43e4a3e0 .scope module, "shift_reg_array" "shift_reg_array" 3 124;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk1";
    .port_info 1 /INPUT 1 "clk2";
    .port_info 2 /INPUT 1 "clk3";
    .port_info 3 /INPUT 1 "clk4";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /INPUT 4 "reg_in1";
    .port_info 6 /INPUT 4 "reg_in2";
    .port_info 7 /INPUT 4 "reg_in3";
    .port_info 8 /INPUT 4 "reg_in4";
    .port_info 9 /INPUT 2 "reg_mode";
    .port_info 10 /OUTPUT 4 "reg_out1";
    .port_info 11 /OUTPUT 4 "reg_out2";
    .port_info 12 /OUTPUT 4 "reg_out3";
    .port_info 13 /OUTPUT 4 "reg_out4";
o0000026c43e784b8 .functor BUFZ 1, C4<z>; HiZ drive
v0000026c43edb840_0 .net "clear", 0 0, o0000026c43e784b8;  0 drivers
o0000026c43e783f8 .functor BUFZ 1, C4<z>; HiZ drive
v0000026c43eda300_0 .net "clk1", 0 0, o0000026c43e783f8;  0 drivers
o0000026c43e785d8 .functor BUFZ 1, C4<z>; HiZ drive
v0000026c43edbde0_0 .net "clk2", 0 0, o0000026c43e785d8;  0 drivers
o0000026c43e78758 .functor BUFZ 1, C4<z>; HiZ drive
v0000026c43edb980_0 .net "clk3", 0 0, o0000026c43e78758;  0 drivers
o0000026c43e788d8 .functor BUFZ 1, C4<z>; HiZ drive
v0000026c43edbc00_0 .net "clk4", 0 0, o0000026c43e788d8;  0 drivers
o0000026c43e78428 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0000026c43edabc0_0 .net "reg_in1", 3 0, o0000026c43e78428;  0 drivers
o0000026c43e78608 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0000026c43eda3a0_0 .net "reg_in2", 3 0, o0000026c43e78608;  0 drivers
o0000026c43e78788 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0000026c43edb0c0_0 .net "reg_in3", 3 0, o0000026c43e78788;  0 drivers
o0000026c43e78908 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0000026c43edb2a0_0 .net "reg_in4", 3 0, o0000026c43e78908;  0 drivers
o0000026c43e78458 .functor BUFZ 2, C4<zz>; HiZ drive
v0000026c43eda8a0_0 .net "reg_mode", 1 0, o0000026c43e78458;  0 drivers
v0000026c43edbe80_0 .net "reg_out1", 3 0, v0000026c43edc2e0_0;  1 drivers
v0000026c43edbf20_0 .net "reg_out2", 3 0, v0000026c43edbb60_0;  1 drivers
v0000026c43edc060_0 .net "reg_out3", 3 0, v0000026c43edc380_0;  1 drivers
v0000026c43edc100_0 .net "reg_out4", 3 0, v0000026c43edaf80_0;  1 drivers
S_0000026c43ecad40 .scope module, "reg1" "univ_shift_reg" 3 128, 3 97 0, S_0000026c43e4a3e0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 4 "reg_out";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 2 "reg_mode";
    .port_info 4 /INPUT 4 "reg_in";
v0000026c43edb200_0 .net "clock", 0 0, o0000026c43e783f8;  alias, 0 drivers
v0000026c43edbac0_0 .net "reg_in", 3 0, o0000026c43e78428;  alias, 0 drivers
v0000026c43edb340_0 .net "reg_mode", 1 0, o0000026c43e78458;  alias, 0 drivers
v0000026c43edc2e0_0 .var "reg_out", 3 0;
v0000026c43edbca0_0 .net "reset", 0 0, o0000026c43e784b8;  alias, 0 drivers
E_0000026c43e60ad0 .event posedge, v0000026c43edb200_0;
E_0000026c43e60f50 .event anyedge, v0000026c43edbca0_0;
S_0000026c43ecb6a0 .scope module, "reg2" "univ_shift_reg" 3 129, 3 97 0, S_0000026c43e4a3e0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 4 "reg_out";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 2 "reg_mode";
    .port_info 4 /INPUT 4 "reg_in";
v0000026c43edb520_0 .net "clock", 0 0, o0000026c43e785d8;  alias, 0 drivers
v0000026c43edc6a0_0 .net "reg_in", 3 0, o0000026c43e78608;  alias, 0 drivers
v0000026c43edbd40_0 .net "reg_mode", 1 0, o0000026c43e78458;  alias, 0 drivers
v0000026c43edbb60_0 .var "reg_out", 3 0;
v0000026c43eda120_0 .net "reset", 0 0, o0000026c43e784b8;  alias, 0 drivers
E_0000026c43e60c10 .event posedge, v0000026c43edb520_0;
S_0000026c43ecb060 .scope module, "reg3" "univ_shift_reg" 3 130, 3 97 0, S_0000026c43e4a3e0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 4 "reg_out";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 2 "reg_mode";
    .port_info 4 /INPUT 4 "reg_in";
v0000026c43edc7e0_0 .net "clock", 0 0, o0000026c43e78758;  alias, 0 drivers
v0000026c43edbfc0_0 .net "reg_in", 3 0, o0000026c43e78788;  alias, 0 drivers
v0000026c43edc240_0 .net "reg_mode", 1 0, o0000026c43e78458;  alias, 0 drivers
v0000026c43edc380_0 .var "reg_out", 3 0;
v0000026c43eda260_0 .net "reset", 0 0, o0000026c43e784b8;  alias, 0 drivers
E_0000026c43e60150 .event posedge, v0000026c43edc7e0_0;
S_0000026c43ecb9c0 .scope module, "reg4" "univ_shift_reg" 3 131, 3 97 0, S_0000026c43e4a3e0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 4 "reg_out";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 2 "reg_mode";
    .port_info 4 /INPUT 4 "reg_in";
v0000026c43eda1c0_0 .net "clock", 0 0, o0000026c43e788d8;  alias, 0 drivers
v0000026c43edae40_0 .net "reg_in", 3 0, o0000026c43e78908;  alias, 0 drivers
v0000026c43edb660_0 .net "reg_mode", 1 0, o0000026c43e78458;  alias, 0 drivers
v0000026c43edaf80_0 .var "reg_out", 3 0;
v0000026c43edc1a0_0 .net "reset", 0 0, o0000026c43e784b8;  alias, 0 drivers
E_0000026c43e60190 .event posedge, v0000026c43eda1c0_0;
S_0000026c43e547e0 .scope module, "t_ff_circuit" "t_ff_circuit" 3 61;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "q1";
    .port_info 1 /OUTPUT 1 "q2";
    .port_info 2 /OUTPUT 1 "q3";
    .port_info 3 /OUTPUT 1 "qbar1";
    .port_info 4 /OUTPUT 1 "qbar2";
    .port_info 5 /OUTPUT 1 "qbar3";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "t";
L_0000026c43dc3680 .functor BUFZ 1, v0000026c43eda440_0, C4<0>, C4<0>, C4<0>;
L_0000026c43dc3220 .functor BUFZ 1, L_0000026c43d9cdd0, C4<0>, C4<0>, C4<0>;
o0000026c43e78cf8 .functor BUFZ 1, C4<z>; HiZ drive
v0000026c43edc600_0 .net "clk", 0 0, o0000026c43e78cf8;  0 drivers
v0000026c43edba20_0 .net "q1", 0 0, L_0000026c43dc3680;  1 drivers
v0000026c43eda800_0 .net "q2", 0 0, v0000026c43edb020_0;  1 drivers
v0000026c43eda760_0 .net "q3", 0 0, v0000026c43edb3e0_0;  1 drivers
v0000026c43eda940_0 .net "qbar1", 0 0, L_0000026c43dc3220;  1 drivers
v0000026c43edac60_0 .net "qbar2", 0 0, L_0000026c43d9d070;  1 drivers
v0000026c43edad00_0 .net "qbar3", 0 0, L_0000026c43d9d690;  1 drivers
o0000026c43e78d88 .functor BUFZ 1, C4<z>; HiZ drive
v0000026c43edada0_0 .net "rst", 0 0, o0000026c43e78d88;  0 drivers
o0000026c43e78db8 .functor BUFZ 1, C4<z>; HiZ drive
v0000026c43edd500_0 .net "t", 0 0, o0000026c43e78db8;  0 drivers
v0000026c43edd960_0 .net "t1_q", 0 0, v0000026c43eda440_0;  1 drivers
v0000026c43edd460_0 .net "t1_qbar", 0 0, L_0000026c43d9cdd0;  1 drivers
S_0000026c43ede8f0 .scope module, "t1" "t_ff" 3 64, 3 38 0, S_0000026c43e547e0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /OUTPUT 1 "qbar";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "rst";
    .port_info 4 /INPUT 1 "t";
L_0000026c43d9cdd0 .functor NOT 1, v0000026c43eda440_0, C4<0>, C4<0>, C4<0>;
v0000026c43edc420_0 .net "clk", 0 0, o0000026c43e78cf8;  alias, 0 drivers
v0000026c43eda440_0 .var "q", 0 0;
v0000026c43edaee0_0 .net "qbar", 0 0, L_0000026c43d9cdd0;  alias, 1 drivers
v0000026c43edb700_0 .net "rst", 0 0, o0000026c43e78d88;  alias, 0 drivers
v0000026c43eda4e0_0 .net "t", 0 0, o0000026c43e78db8;  alias, 0 drivers
E_0000026c43e60c50 .event negedge, v0000026c43edc420_0;
E_0000026c43e60950 .event posedge, v0000026c43edc420_0;
S_0000026c43edf570 .scope module, "t2" "t_ff" 3 65, 3 38 0, S_0000026c43e547e0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /OUTPUT 1 "qbar";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "rst";
    .port_info 4 /INPUT 1 "t";
L_0000026c43d9d070 .functor NOT 1, v0000026c43edb020_0, C4<0>, C4<0>, C4<0>;
v0000026c43edb7a0_0 .net "clk", 0 0, v0000026c43eda440_0;  alias, 1 drivers
v0000026c43edb020_0 .var "q", 0 0;
v0000026c43eda9e0_0 .net "qbar", 0 0, L_0000026c43d9d070;  alias, 1 drivers
v0000026c43edc4c0_0 .net "rst", 0 0, o0000026c43e78d88;  alias, 0 drivers
v0000026c43eda580_0 .net "t", 0 0, o0000026c43e78db8;  alias, 0 drivers
E_0000026c43e60610 .event negedge, v0000026c43eda440_0;
E_0000026c43e600d0 .event posedge, v0000026c43eda440_0;
S_0000026c43edf250 .scope module, "t3" "t_ff" 3 66, 3 38 0, S_0000026c43e547e0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /OUTPUT 1 "qbar";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "rst";
    .port_info 4 /INPUT 1 "t";
L_0000026c43d9d690 .functor NOT 1, v0000026c43edb3e0_0, C4<0>, C4<0>, C4<0>;
v0000026c43eda620_0 .net "clk", 0 0, L_0000026c43d9cdd0;  alias, 1 drivers
v0000026c43edb3e0_0 .var "q", 0 0;
v0000026c43edc560_0 .net "qbar", 0 0, L_0000026c43d9d690;  alias, 1 drivers
v0000026c43eda6c0_0 .net "rst", 0 0, o0000026c43e78d88;  alias, 0 drivers
v0000026c43edb160_0 .net "t", 0 0, o0000026c43e78db8;  alias, 0 drivers
E_0000026c43e60b50 .event negedge, v0000026c43edaee0_0;
E_0000026c43e60cd0 .event posedge, v0000026c43edaee0_0;
    .scope S_0000026c43d1b460;
T_0 ;
    %wait E_0000026c43e5f450;
    %load/vec4 v0000026c43e49310_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 10;
    %cmp/z;
    %jmp/1 T_0.0, 4;
    %dup/vec4;
    %pushi/vec4 2, 1, 10;
    %cmp/z;
    %jmp/1 T_0.1, 4;
    %dup/vec4;
    %pushi/vec4 4, 3, 10;
    %cmp/z;
    %jmp/1 T_0.2, 4;
    %dup/vec4;
    %pushi/vec4 8, 7, 10;
    %cmp/z;
    %jmp/1 T_0.3, 4;
    %dup/vec4;
    %pushi/vec4 16, 15, 10;
    %cmp/z;
    %jmp/1 T_0.4, 4;
    %dup/vec4;
    %pushi/vec4 32, 31, 10;
    %cmp/z;
    %jmp/1 T_0.5, 4;
    %dup/vec4;
    %pushi/vec4 64, 63, 10;
    %cmp/z;
    %jmp/1 T_0.6, 4;
    %dup/vec4;
    %pushi/vec4 128, 127, 10;
    %cmp/z;
    %jmp/1 T_0.7, 4;
    %dup/vec4;
    %pushi/vec4 256, 255, 10;
    %cmp/z;
    %jmp/1 T_0.8, 4;
    %dup/vec4;
    %pushi/vec4 512, 511, 10;
    %cmp/z;
    %jmp/1 T_0.9, 4;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000026c43e49130_0, 0, 5;
    %jmp T_0.11;
T_0.0 ;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0000026c43e49130_0, 0, 5;
    %jmp T_0.11;
T_0.1 ;
    %pushi/vec4 17, 0, 5;
    %store/vec4 v0000026c43e49130_0, 0, 5;
    %jmp T_0.11;
T_0.2 ;
    %pushi/vec4 18, 0, 5;
    %store/vec4 v0000026c43e49130_0, 0, 5;
    %jmp T_0.11;
T_0.3 ;
    %pushi/vec4 19, 0, 5;
    %store/vec4 v0000026c43e49130_0, 0, 5;
    %jmp T_0.11;
T_0.4 ;
    %pushi/vec4 20, 0, 5;
    %store/vec4 v0000026c43e49130_0, 0, 5;
    %jmp T_0.11;
T_0.5 ;
    %pushi/vec4 21, 0, 5;
    %store/vec4 v0000026c43e49130_0, 0, 5;
    %jmp T_0.11;
T_0.6 ;
    %pushi/vec4 22, 0, 5;
    %store/vec4 v0000026c43e49130_0, 0, 5;
    %jmp T_0.11;
T_0.7 ;
    %pushi/vec4 23, 0, 5;
    %store/vec4 v0000026c43e49130_0, 0, 5;
    %jmp T_0.11;
T_0.8 ;
    %pushi/vec4 24, 0, 5;
    %store/vec4 v0000026c43e49130_0, 0, 5;
    %jmp T_0.11;
T_0.9 ;
    %pushi/vec4 25, 0, 5;
    %store/vec4 v0000026c43e49130_0, 0, 5;
    %jmp T_0.11;
T_0.11 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000026c43d1b2d0;
T_1 ;
    %wait E_0000026c43e5f190;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000026c43e48d70_0, 0, 2;
    %load/vec4 v0000026c43e49090_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000026c43e48d70_0, 0, 2;
    %jmp T_1.3;
T_1.0 ;
    %load/vec4 v0000026c43e49bd0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000026c43e48d70_0, 4, 1;
    %jmp T_1.3;
T_1.1 ;
    %load/vec4 v0000026c43e49bd0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000026c43e48d70_0, 4, 1;
    %jmp T_1.3;
T_1.3 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000026c43e4ce90;
T_2 ;
    %wait E_0000026c43e5f850;
    %load/vec4 v0000026c43ec88d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c43ec8dd0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000026c43ec86f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %jmp T_2.4;
T_2.2 ;
    %load/vec4 v0000026c43ec8dd0_0;
    %assign/vec4 v0000026c43ec8dd0_0, 0;
    %jmp T_2.4;
T_2.3 ;
    %load/vec4 v0000026c43ec8dd0_0;
    %inv;
    %assign/vec4 v0000026c43ec8dd0_0, 0;
    %jmp T_2.4;
T_2.4 ;
    %pop/vec4 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000026c43e4ce90;
T_3 ;
    %wait E_0000026c43e5fe50;
    %load/vec4 v0000026c43ec88d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c43ec8dd0_0, 0;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000026c43ecb1f0;
T_4 ;
    %wait E_0000026c43e5f990;
    %load/vec4 v0000026c43ec8330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c43ec8c90_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000026c43ec9230_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %jmp T_4.4;
T_4.2 ;
    %load/vec4 v0000026c43ec8c90_0;
    %assign/vec4 v0000026c43ec8c90_0, 0;
    %jmp T_4.4;
T_4.3 ;
    %load/vec4 v0000026c43ec8c90_0;
    %inv;
    %assign/vec4 v0000026c43ec8c90_0, 0;
    %jmp T_4.4;
T_4.4 ;
    %pop/vec4 1;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000026c43ecb1f0;
T_5 ;
    %wait E_0000026c43e5fe90;
    %load/vec4 v0000026c43ec8330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c43ec8c90_0, 0;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000026c43eca0c0;
T_6 ;
    %wait E_0000026c43e60050;
    %load/vec4 v0000026c43ec8470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c43ec9eb0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000026c43ec9d70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %jmp T_6.4;
T_6.2 ;
    %load/vec4 v0000026c43ec9eb0_0;
    %assign/vec4 v0000026c43ec9eb0_0, 0;
    %jmp T_6.4;
T_6.3 ;
    %load/vec4 v0000026c43ec9eb0_0;
    %inv;
    %assign/vec4 v0000026c43ec9eb0_0, 0;
    %jmp T_6.4;
T_6.4 ;
    %pop/vec4 1;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000026c43eca0c0;
T_7 ;
    %wait E_0000026c43e5f9d0;
    %load/vec4 v0000026c43ec8470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c43ec9eb0_0, 0;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000026c43eca570;
T_8 ;
    %wait E_0000026c43e608d0;
    %load/vec4 v0000026c43ec8a10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c43ec9690_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000026c43ec9050_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %jmp T_8.4;
T_8.2 ;
    %load/vec4 v0000026c43ec9690_0;
    %assign/vec4 v0000026c43ec9690_0, 0;
    %jmp T_8.4;
T_8.3 ;
    %load/vec4 v0000026c43ec9690_0;
    %inv;
    %assign/vec4 v0000026c43ec9690_0, 0;
    %jmp T_8.4;
T_8.4 ;
    %pop/vec4 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000026c43eca570;
T_9 ;
    %wait E_0000026c43e60f90;
    %load/vec4 v0000026c43ec8a10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c43ec9690_0, 0;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000026c43eca3e0;
T_10 ;
    %wait E_0000026c43e60b10;
    %load/vec4 v0000026c43ec83d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c43ec9a50_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000026c43ec9f50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %jmp T_10.4;
T_10.2 ;
    %load/vec4 v0000026c43ec9a50_0;
    %assign/vec4 v0000026c43ec9a50_0, 0;
    %jmp T_10.4;
T_10.3 ;
    %load/vec4 v0000026c43ec9a50_0;
    %inv;
    %assign/vec4 v0000026c43ec9a50_0, 0;
    %jmp T_10.4;
T_10.4 ;
    %pop/vec4 1;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000026c43eca3e0;
T_11 ;
    %wait E_0000026c43e5ffd0;
    %load/vec4 v0000026c43ec83d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c43ec9a50_0, 0;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0000026c43ecaed0;
T_12 ;
    %wait E_0000026c43e60710;
    %load/vec4 v0000026c43ec8150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c43ec8bf0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0000026c43ec9410_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %jmp T_12.4;
T_12.2 ;
    %load/vec4 v0000026c43ec8bf0_0;
    %assign/vec4 v0000026c43ec8bf0_0, 0;
    %jmp T_12.4;
T_12.3 ;
    %load/vec4 v0000026c43ec8bf0_0;
    %inv;
    %assign/vec4 v0000026c43ec8bf0_0, 0;
    %jmp T_12.4;
T_12.4 ;
    %pop/vec4 1;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0000026c43ecaed0;
T_13 ;
    %wait E_0000026c43e60a50;
    %load/vec4 v0000026c43ec8150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c43ec8bf0_0, 0;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0000026c43ecb830;
T_14 ;
    %wait E_0000026c43e60810;
    %load/vec4 v0000026c43ec8fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c43ec8830_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0000026c43ec8f10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %jmp T_14.4;
T_14.2 ;
    %load/vec4 v0000026c43ec8830_0;
    %assign/vec4 v0000026c43ec8830_0, 0;
    %jmp T_14.4;
T_14.3 ;
    %load/vec4 v0000026c43ec8830_0;
    %inv;
    %assign/vec4 v0000026c43ec8830_0, 0;
    %jmp T_14.4;
T_14.4 ;
    %pop/vec4 1;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0000026c43ecb830;
T_15 ;
    %wait E_0000026c43e60bd0;
    %load/vec4 v0000026c43ec8fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c43ec8830_0, 0;
T_15.0 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0000026c43d2e1b0;
T_16 ;
    %wait E_0000026c43e5f010;
    %load/vec4 v0000026c43dbc230_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %load/vec4 v0000026c43dbb0b0_0;
    %store/vec4 v0000026c43dbb0b0_0, 0, 4;
    %jmp T_16.2;
T_16.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000026c43dbb0b0_0, 0, 4;
    %jmp T_16.2;
T_16.2 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0000026c43d2e1b0;
T_17 ;
    %wait E_0000026c43e5f210;
    %load/vec4 v0000026c43dbc230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000026c43dbb0b0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0000026c43dbba10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_17.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_17.5, 6;
    %jmp T_17.6;
T_17.2 ;
    %load/vec4 v0000026c43dbb0b0_0;
    %assign/vec4 v0000026c43dbb0b0_0, 0;
    %jmp T_17.6;
T_17.3 ;
    %load/vec4 v0000026c43e49630_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000026c43dbb0b0_0;
    %parti/s 3, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000026c43dbb0b0_0, 0;
    %jmp T_17.6;
T_17.4 ;
    %load/vec4 v0000026c43dbb0b0_0;
    %parti/s 3, 0, 2;
    %load/vec4 v0000026c43e49630_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000026c43dbb0b0_0, 0;
    %jmp T_17.6;
T_17.5 ;
    %load/vec4 v0000026c43e49630_0;
    %assign/vec4 v0000026c43dbb0b0_0, 0;
    %jmp T_17.6;
T_17.6 ;
    %pop/vec4 1;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0000026c43d2e340;
T_18 ;
    %wait E_0000026c43e5f010;
    %load/vec4 v0000026c43dbc410_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_18.0, 6;
    %load/vec4 v0000026c43dbaf70_0;
    %store/vec4 v0000026c43dbaf70_0, 0, 4;
    %jmp T_18.2;
T_18.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000026c43dbaf70_0, 0, 4;
    %jmp T_18.2;
T_18.2 ;
    %pop/vec4 1;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0000026c43d2e340;
T_19 ;
    %wait E_0000026c43e5ff50;
    %load/vec4 v0000026c43dbc410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000026c43dbaf70_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0000026c43dbc370_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_19.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_19.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_19.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_19.5, 6;
    %jmp T_19.6;
T_19.2 ;
    %load/vec4 v0000026c43dbaf70_0;
    %assign/vec4 v0000026c43dbaf70_0, 0;
    %jmp T_19.6;
T_19.3 ;
    %load/vec4 v0000026c43dbc2d0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000026c43dbaf70_0;
    %parti/s 3, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000026c43dbaf70_0, 0;
    %jmp T_19.6;
T_19.4 ;
    %load/vec4 v0000026c43dbaf70_0;
    %parti/s 3, 0, 2;
    %load/vec4 v0000026c43dbc2d0_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000026c43dbaf70_0, 0;
    %jmp T_19.6;
T_19.5 ;
    %load/vec4 v0000026c43dbc2d0_0;
    %assign/vec4 v0000026c43dbaf70_0, 0;
    %jmp T_19.6;
T_19.6 ;
    %pop/vec4 1;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0000026c43d29820;
T_20 ;
    %wait E_0000026c43e5f010;
    %load/vec4 v0000026c43da4a30_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_20.0, 6;
    %load/vec4 v0000026c43da48f0_0;
    %store/vec4 v0000026c43da48f0_0, 0, 4;
    %jmp T_20.2;
T_20.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000026c43da48f0_0, 0, 4;
    %jmp T_20.2;
T_20.2 ;
    %pop/vec4 1;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0000026c43d29820;
T_21 ;
    %wait E_0000026c43e5f0d0;
    %load/vec4 v0000026c43da4a30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000026c43da48f0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0000026c43da4670_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_21.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_21.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_21.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_21.5, 6;
    %jmp T_21.6;
T_21.2 ;
    %load/vec4 v0000026c43da48f0_0;
    %assign/vec4 v0000026c43da48f0_0, 0;
    %jmp T_21.6;
T_21.3 ;
    %load/vec4 v0000026c43da4530_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000026c43da48f0_0;
    %parti/s 3, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000026c43da48f0_0, 0;
    %jmp T_21.6;
T_21.4 ;
    %load/vec4 v0000026c43da48f0_0;
    %parti/s 3, 0, 2;
    %load/vec4 v0000026c43da4530_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000026c43da48f0_0, 0;
    %jmp T_21.6;
T_21.5 ;
    %load/vec4 v0000026c43da4530_0;
    %assign/vec4 v0000026c43da48f0_0, 0;
    %jmp T_21.6;
T_21.6 ;
    %pop/vec4 1;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0000026c43d299b0;
T_22 ;
    %wait E_0000026c43e5f010;
    %load/vec4 v0000026c43ec5490_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_22.0, 6;
    %load/vec4 v0000026c43ec55d0_0;
    %store/vec4 v0000026c43ec55d0_0, 0, 4;
    %jmp T_22.2;
T_22.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000026c43ec55d0_0, 0, 4;
    %jmp T_22.2;
T_22.2 ;
    %pop/vec4 1;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0000026c43d299b0;
T_23 ;
    %wait E_0000026c43e5f690;
    %load/vec4 v0000026c43ec5490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000026c43ec55d0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0000026c43ec5ad0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_23.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_23.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_23.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_23.5, 6;
    %jmp T_23.6;
T_23.2 ;
    %load/vec4 v0000026c43ec55d0_0;
    %assign/vec4 v0000026c43ec55d0_0, 0;
    %jmp T_23.6;
T_23.3 ;
    %load/vec4 v0000026c43da4c10_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000026c43ec55d0_0;
    %parti/s 3, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000026c43ec55d0_0, 0;
    %jmp T_23.6;
T_23.4 ;
    %load/vec4 v0000026c43ec55d0_0;
    %parti/s 3, 0, 2;
    %load/vec4 v0000026c43da4c10_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000026c43ec55d0_0, 0;
    %jmp T_23.6;
T_23.5 ;
    %load/vec4 v0000026c43da4c10_0;
    %assign/vec4 v0000026c43ec55d0_0, 0;
    %jmp T_23.6;
T_23.6 ;
    %pop/vec4 1;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0000026c43d3d080;
T_24 ;
    %wait E_0000026c43e5f010;
    %load/vec4 v0000026c43ec5530_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_24.0, 6;
    %load/vec4 v0000026c43ec50d0_0;
    %store/vec4 v0000026c43ec50d0_0, 0, 4;
    %jmp T_24.2;
T_24.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000026c43ec50d0_0, 0, 4;
    %jmp T_24.2;
T_24.2 ;
    %pop/vec4 1;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0000026c43d3d080;
T_25 ;
    %wait E_0000026c43e5f590;
    %load/vec4 v0000026c43ec5530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000026c43ec50d0_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0000026c43ec52b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_25.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_25.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_25.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_25.5, 6;
    %jmp T_25.6;
T_25.2 ;
    %load/vec4 v0000026c43ec50d0_0;
    %assign/vec4 v0000026c43ec50d0_0, 0;
    %jmp T_25.6;
T_25.3 ;
    %load/vec4 v0000026c43ec4770_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000026c43ec50d0_0;
    %parti/s 3, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000026c43ec50d0_0, 0;
    %jmp T_25.6;
T_25.4 ;
    %load/vec4 v0000026c43ec50d0_0;
    %parti/s 3, 0, 2;
    %load/vec4 v0000026c43ec4770_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000026c43ec50d0_0, 0;
    %jmp T_25.6;
T_25.5 ;
    %load/vec4 v0000026c43ec4770_0;
    %assign/vec4 v0000026c43ec50d0_0, 0;
    %jmp T_25.6;
T_25.6 ;
    %pop/vec4 1;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0000026c43d3d210;
T_26 ;
    %wait E_0000026c43e5f010;
    %load/vec4 v0000026c43ec4590_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_26.0, 6;
    %load/vec4 v0000026c43ec5350_0;
    %store/vec4 v0000026c43ec5350_0, 0, 4;
    %jmp T_26.2;
T_26.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000026c43ec5350_0, 0, 4;
    %jmp T_26.2;
T_26.2 ;
    %pop/vec4 1;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0000026c43d3d210;
T_27 ;
    %wait E_0000026c43e5f710;
    %load/vec4 v0000026c43ec4590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000026c43ec5350_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0000026c43ec4e50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_27.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_27.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_27.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_27.5, 6;
    %jmp T_27.6;
T_27.2 ;
    %load/vec4 v0000026c43ec5350_0;
    %assign/vec4 v0000026c43ec5350_0, 0;
    %jmp T_27.6;
T_27.3 ;
    %load/vec4 v0000026c43ec5b70_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000026c43ec5350_0;
    %parti/s 3, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000026c43ec5350_0, 0;
    %jmp T_27.6;
T_27.4 ;
    %load/vec4 v0000026c43ec5350_0;
    %parti/s 3, 0, 2;
    %load/vec4 v0000026c43ec5b70_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000026c43ec5350_0, 0;
    %jmp T_27.6;
T_27.5 ;
    %load/vec4 v0000026c43ec5b70_0;
    %assign/vec4 v0000026c43ec5350_0, 0;
    %jmp T_27.6;
T_27.6 ;
    %pop/vec4 1;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0000026c43d38ae0;
T_28 ;
    %wait E_0000026c43e5f010;
    %load/vec4 v0000026c43ec5f30_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_28.0, 6;
    %load/vec4 v0000026c43ec4b30_0;
    %store/vec4 v0000026c43ec4b30_0, 0, 4;
    %jmp T_28.2;
T_28.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000026c43ec4b30_0, 0, 4;
    %jmp T_28.2;
T_28.2 ;
    %pop/vec4 1;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0000026c43d38ae0;
T_29 ;
    %wait E_0000026c43e5f110;
    %load/vec4 v0000026c43ec5f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000026c43ec4b30_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0000026c43ec4a90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_29.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_29.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_29.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_29.5, 6;
    %jmp T_29.6;
T_29.2 ;
    %load/vec4 v0000026c43ec4b30_0;
    %assign/vec4 v0000026c43ec4b30_0, 0;
    %jmp T_29.6;
T_29.3 ;
    %load/vec4 v0000026c43ec44f0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000026c43ec4b30_0;
    %parti/s 3, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000026c43ec4b30_0, 0;
    %jmp T_29.6;
T_29.4 ;
    %load/vec4 v0000026c43ec4b30_0;
    %parti/s 3, 0, 2;
    %load/vec4 v0000026c43ec44f0_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000026c43ec4b30_0, 0;
    %jmp T_29.6;
T_29.5 ;
    %load/vec4 v0000026c43ec44f0_0;
    %assign/vec4 v0000026c43ec4b30_0, 0;
    %jmp T_29.6;
T_29.6 ;
    %pop/vec4 1;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0000026c43d38c70;
T_30 ;
    %wait E_0000026c43e5f010;
    %load/vec4 v0000026c43ec4bd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_30.0, 6;
    %load/vec4 v0000026c43ec53f0_0;
    %store/vec4 v0000026c43ec53f0_0, 0, 4;
    %jmp T_30.2;
T_30.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000026c43ec53f0_0, 0, 4;
    %jmp T_30.2;
T_30.2 ;
    %pop/vec4 1;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0000026c43d38c70;
T_31 ;
    %wait E_0000026c43e5f510;
    %load/vec4 v0000026c43ec4bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000026c43ec53f0_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0000026c43ec5710_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_31.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_31.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_31.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_31.5, 6;
    %jmp T_31.6;
T_31.2 ;
    %load/vec4 v0000026c43ec53f0_0;
    %assign/vec4 v0000026c43ec53f0_0, 0;
    %jmp T_31.6;
T_31.3 ;
    %load/vec4 v0000026c43ec4090_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000026c43ec53f0_0;
    %parti/s 3, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000026c43ec53f0_0, 0;
    %jmp T_31.6;
T_31.4 ;
    %load/vec4 v0000026c43ec53f0_0;
    %parti/s 3, 0, 2;
    %load/vec4 v0000026c43ec4090_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000026c43ec53f0_0, 0;
    %jmp T_31.6;
T_31.5 ;
    %load/vec4 v0000026c43ec4090_0;
    %assign/vec4 v0000026c43ec53f0_0, 0;
    %jmp T_31.6;
T_31.6 ;
    %pop/vec4 1;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0000026c43eca250;
T_32 ;
    %wait E_0000026c43e60090;
    %load/vec4 v0000026c43eccad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c43ecc5d0_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0000026c43ecc670_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_32.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_32.3, 6;
    %jmp T_32.4;
T_32.2 ;
    %load/vec4 v0000026c43ecc5d0_0;
    %assign/vec4 v0000026c43ecc5d0_0, 0;
    %jmp T_32.4;
T_32.3 ;
    %load/vec4 v0000026c43ecc5d0_0;
    %inv;
    %assign/vec4 v0000026c43ecc5d0_0, 0;
    %jmp T_32.4;
T_32.4 ;
    %pop/vec4 1;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0000026c43eca250;
T_33 ;
    %wait E_0000026c43e60d50;
    %load/vec4 v0000026c43eccad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c43ecc5d0_0, 0;
T_33.0 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0000026c43ecabb0;
T_34 ;
    %wait E_0000026c43e60350;
    %load/vec4 v0000026c43ecd610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c43ecdd90_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0000026c43eccb70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_34.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_34.3, 6;
    %jmp T_34.4;
T_34.2 ;
    %load/vec4 v0000026c43ecdd90_0;
    %assign/vec4 v0000026c43ecdd90_0, 0;
    %jmp T_34.4;
T_34.3 ;
    %load/vec4 v0000026c43ecdd90_0;
    %inv;
    %assign/vec4 v0000026c43ecdd90_0, 0;
    %jmp T_34.4;
T_34.4 ;
    %pop/vec4 1;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0000026c43ecabb0;
T_35 ;
    %wait E_0000026c43e60a10;
    %load/vec4 v0000026c43ecd610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c43ecdd90_0, 0;
T_35.0 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0000026c43ecbce0;
T_36 ;
    %wait E_0000026c43e60750;
    %load/vec4 v0000026c43ecdcf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c43ecce90_0, 0;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0000026c43ecc710_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_36.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_36.3, 6;
    %jmp T_36.4;
T_36.2 ;
    %load/vec4 v0000026c43ecce90_0;
    %assign/vec4 v0000026c43ecce90_0, 0;
    %jmp T_36.4;
T_36.3 ;
    %load/vec4 v0000026c43ecce90_0;
    %inv;
    %assign/vec4 v0000026c43ecce90_0, 0;
    %jmp T_36.4;
T_36.4 ;
    %pop/vec4 1;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0000026c43ecbce0;
T_37 ;
    %wait E_0000026c43e605d0;
    %load/vec4 v0000026c43ecdcf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c43ecce90_0, 0;
T_37.0 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0000026c43ecb380;
T_38 ;
    %wait E_0000026c43e60790;
    %load/vec4 v0000026c43ecc7b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c43ecd1b0_0, 0;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v0000026c43ecd430_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_38.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_38.3, 6;
    %jmp T_38.4;
T_38.2 ;
    %load/vec4 v0000026c43ecd1b0_0;
    %assign/vec4 v0000026c43ecd1b0_0, 0;
    %jmp T_38.4;
T_38.3 ;
    %load/vec4 v0000026c43ecd1b0_0;
    %inv;
    %assign/vec4 v0000026c43ecd1b0_0, 0;
    %jmp T_38.4;
T_38.4 ;
    %pop/vec4 1;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0000026c43ecb380;
T_39 ;
    %wait E_0000026c43e60a90;
    %load/vec4 v0000026c43ecc7b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c43ecd1b0_0, 0;
T_39.0 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0000026c43ecbe70;
T_40 ;
    %wait E_0000026c43e60850;
    %load/vec4 v0000026c43ecd890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c43ecd6b0_0, 0;
    %jmp T_40.1;
T_40.0 ;
    %load/vec4 v0000026c43ecde30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_40.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_40.3, 6;
    %jmp T_40.4;
T_40.2 ;
    %load/vec4 v0000026c43ecd6b0_0;
    %assign/vec4 v0000026c43ecd6b0_0, 0;
    %jmp T_40.4;
T_40.3 ;
    %load/vec4 v0000026c43ecd6b0_0;
    %inv;
    %assign/vec4 v0000026c43ecd6b0_0, 0;
    %jmp T_40.4;
T_40.4 ;
    %pop/vec4 1;
T_40.1 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0000026c43ecbe70;
T_41 ;
    %wait E_0000026c43e60290;
    %load/vec4 v0000026c43ecd890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c43ecd6b0_0, 0;
T_41.0 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0000026c43eca700;
T_42 ;
    %wait E_0000026c43e60d90;
    %load/vec4 v0000026c43ece0e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c43ecdf70_0, 0;
    %jmp T_42.1;
T_42.0 ;
    %load/vec4 v0000026c43ececc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_42.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_42.3, 6;
    %jmp T_42.4;
T_42.2 ;
    %load/vec4 v0000026c43ecdf70_0;
    %assign/vec4 v0000026c43ecdf70_0, 0;
    %jmp T_42.4;
T_42.3 ;
    %load/vec4 v0000026c43ecdf70_0;
    %inv;
    %assign/vec4 v0000026c43ecdf70_0, 0;
    %jmp T_42.4;
T_42.4 ;
    %pop/vec4 1;
T_42.1 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0000026c43eca700;
T_43 ;
    %wait E_0000026c43e60b90;
    %load/vec4 v0000026c43ece0e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c43ecdf70_0, 0;
T_43.0 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0000026c43ecbb50;
T_44 ;
    %wait E_0000026c43e60e90;
    %load/vec4 v0000026c43ecf580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c43eceb80_0, 0;
    %jmp T_44.1;
T_44.0 ;
    %load/vec4 v0000026c43ecfa80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_44.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_44.3, 6;
    %jmp T_44.4;
T_44.2 ;
    %load/vec4 v0000026c43eceb80_0;
    %assign/vec4 v0000026c43eceb80_0, 0;
    %jmp T_44.4;
T_44.3 ;
    %load/vec4 v0000026c43eceb80_0;
    %inv;
    %assign/vec4 v0000026c43eceb80_0, 0;
    %jmp T_44.4;
T_44.4 ;
    %pop/vec4 1;
T_44.1 ;
    %jmp T_44;
    .thread T_44;
    .scope S_0000026c43ecbb50;
T_45 ;
    %wait E_0000026c43e60c90;
    %load/vec4 v0000026c43ecf580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c43eceb80_0, 0;
T_45.0 ;
    %jmp T_45;
    .thread T_45;
    .scope S_0000026c43e4d1b0;
T_46 ;
    %wait E_0000026c43e5f1d0;
    %load/vec4 v0000026c43ec7540_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_46.0, 6;
    %load/vec4 v0000026c43ec6c80_0;
    %store/vec4 v0000026c43ec6c80_0, 0, 4;
    %jmp T_46.2;
T_46.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000026c43ec6c80_0, 0, 4;
    %jmp T_46.2;
T_46.2 ;
    %pop/vec4 1;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_0000026c43e4d1b0;
T_47 ;
    %wait E_0000026c43e5f910;
    %load/vec4 v0000026c43ec7540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000026c43ec6c80_0, 0;
    %jmp T_47.1;
T_47.0 ;
    %load/vec4 v0000026c43ec6d20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_47.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_47.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_47.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_47.5, 6;
    %jmp T_47.6;
T_47.2 ;
    %load/vec4 v0000026c43ec6c80_0;
    %assign/vec4 v0000026c43ec6c80_0, 0;
    %jmp T_47.6;
T_47.3 ;
    %load/vec4 v0000026c43ec6dc0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000026c43ec6c80_0;
    %parti/s 3, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000026c43ec6c80_0, 0;
    %jmp T_47.6;
T_47.4 ;
    %load/vec4 v0000026c43ec6c80_0;
    %parti/s 3, 0, 2;
    %load/vec4 v0000026c43ec6dc0_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000026c43ec6c80_0, 0;
    %jmp T_47.6;
T_47.5 ;
    %load/vec4 v0000026c43ec6dc0_0;
    %assign/vec4 v0000026c43ec6c80_0, 0;
    %jmp T_47.6;
T_47.6 ;
    %pop/vec4 1;
T_47.1 ;
    %jmp T_47;
    .thread T_47;
    .scope S_0000026c43e4d660;
T_48 ;
    %wait E_0000026c43e5f1d0;
    %load/vec4 v0000026c43ec6820_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_48.0, 6;
    %load/vec4 v0000026c43ec6be0_0;
    %store/vec4 v0000026c43ec6be0_0, 0, 4;
    %jmp T_48.2;
T_48.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000026c43ec6be0_0, 0, 4;
    %jmp T_48.2;
T_48.2 ;
    %pop/vec4 1;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0000026c43e4d660;
T_49 ;
    %wait E_0000026c43e5f750;
    %load/vec4 v0000026c43ec6820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000026c43ec6be0_0, 0;
    %jmp T_49.1;
T_49.0 ;
    %load/vec4 v0000026c43ec61e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_49.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_49.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_49.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_49.5, 6;
    %jmp T_49.6;
T_49.2 ;
    %load/vec4 v0000026c43ec6be0_0;
    %assign/vec4 v0000026c43ec6be0_0, 0;
    %jmp T_49.6;
T_49.3 ;
    %load/vec4 v0000026c43ec79a0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000026c43ec6be0_0;
    %parti/s 3, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000026c43ec6be0_0, 0;
    %jmp T_49.6;
T_49.4 ;
    %load/vec4 v0000026c43ec6be0_0;
    %parti/s 3, 0, 2;
    %load/vec4 v0000026c43ec79a0_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000026c43ec6be0_0, 0;
    %jmp T_49.6;
T_49.5 ;
    %load/vec4 v0000026c43ec79a0_0;
    %assign/vec4 v0000026c43ec6be0_0, 0;
    %jmp T_49.6;
T_49.6 ;
    %pop/vec4 1;
T_49.1 ;
    %jmp T_49;
    .thread T_49;
    .scope S_0000026c43e4d7f0;
T_50 ;
    %wait E_0000026c43e5f1d0;
    %load/vec4 v0000026c43ec68c0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_50.0, 6;
    %load/vec4 v0000026c43ec63c0_0;
    %store/vec4 v0000026c43ec63c0_0, 0, 4;
    %jmp T_50.2;
T_50.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000026c43ec63c0_0, 0, 4;
    %jmp T_50.2;
T_50.2 ;
    %pop/vec4 1;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0000026c43e4d7f0;
T_51 ;
    %wait E_0000026c43e5f810;
    %load/vec4 v0000026c43ec68c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000026c43ec63c0_0, 0;
    %jmp T_51.1;
T_51.0 ;
    %load/vec4 v0000026c43ec7b80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_51.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_51.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_51.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_51.5, 6;
    %jmp T_51.6;
T_51.2 ;
    %load/vec4 v0000026c43ec63c0_0;
    %assign/vec4 v0000026c43ec63c0_0, 0;
    %jmp T_51.6;
T_51.3 ;
    %load/vec4 v0000026c43ec77c0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000026c43ec63c0_0;
    %parti/s 3, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000026c43ec63c0_0, 0;
    %jmp T_51.6;
T_51.4 ;
    %load/vec4 v0000026c43ec63c0_0;
    %parti/s 3, 0, 2;
    %load/vec4 v0000026c43ec77c0_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000026c43ec63c0_0, 0;
    %jmp T_51.6;
T_51.5 ;
    %load/vec4 v0000026c43ec77c0_0;
    %assign/vec4 v0000026c43ec63c0_0, 0;
    %jmp T_51.6;
T_51.6 ;
    %pop/vec4 1;
T_51.1 ;
    %jmp T_51;
    .thread T_51;
    .scope S_0000026c43e4d340;
T_52 ;
    %wait E_0000026c43e5f1d0;
    %load/vec4 v0000026c43ec75e0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_52.0, 6;
    %load/vec4 v0000026c43ec7720_0;
    %store/vec4 v0000026c43ec7720_0, 0, 4;
    %jmp T_52.2;
T_52.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000026c43ec7720_0, 0, 4;
    %jmp T_52.2;
T_52.2 ;
    %pop/vec4 1;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_0000026c43e4d340;
T_53 ;
    %wait E_0000026c43e5fcd0;
    %load/vec4 v0000026c43ec75e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000026c43ec7720_0, 0;
    %jmp T_53.1;
T_53.0 ;
    %load/vec4 v0000026c43ec6e60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_53.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_53.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_53.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_53.5, 6;
    %jmp T_53.6;
T_53.2 ;
    %load/vec4 v0000026c43ec7720_0;
    %assign/vec4 v0000026c43ec7720_0, 0;
    %jmp T_53.6;
T_53.3 ;
    %load/vec4 v0000026c43ec7220_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000026c43ec7720_0;
    %parti/s 3, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000026c43ec7720_0, 0;
    %jmp T_53.6;
T_53.4 ;
    %load/vec4 v0000026c43ec7720_0;
    %parti/s 3, 0, 2;
    %load/vec4 v0000026c43ec7220_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000026c43ec7720_0, 0;
    %jmp T_53.6;
T_53.5 ;
    %load/vec4 v0000026c43ec7220_0;
    %assign/vec4 v0000026c43ec7720_0, 0;
    %jmp T_53.6;
T_53.6 ;
    %pop/vec4 1;
T_53.1 ;
    %jmp T_53;
    .thread T_53;
    .scope S_0000026c43e4d980;
T_54 ;
    %wait E_0000026c43e5f1d0;
    %load/vec4 v0000026c43ec7ae0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_54.0, 6;
    %load/vec4 v0000026c43ec7900_0;
    %store/vec4 v0000026c43ec7900_0, 0, 4;
    %jmp T_54.2;
T_54.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000026c43ec7900_0, 0, 4;
    %jmp T_54.2;
T_54.2 ;
    %pop/vec4 1;
    %jmp T_54;
    .thread T_54, $push;
    .scope S_0000026c43e4d980;
T_55 ;
    %wait E_0000026c43e5fd10;
    %load/vec4 v0000026c43ec7ae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000026c43ec7900_0, 0;
    %jmp T_55.1;
T_55.0 ;
    %load/vec4 v0000026c43ec6fa0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_55.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_55.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_55.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_55.5, 6;
    %jmp T_55.6;
T_55.2 ;
    %load/vec4 v0000026c43ec7900_0;
    %assign/vec4 v0000026c43ec7900_0, 0;
    %jmp T_55.6;
T_55.3 ;
    %load/vec4 v0000026c43ec7860_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000026c43ec7900_0;
    %parti/s 3, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000026c43ec7900_0, 0;
    %jmp T_55.6;
T_55.4 ;
    %load/vec4 v0000026c43ec7900_0;
    %parti/s 3, 0, 2;
    %load/vec4 v0000026c43ec7860_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000026c43ec7900_0, 0;
    %jmp T_55.6;
T_55.5 ;
    %load/vec4 v0000026c43ec7860_0;
    %assign/vec4 v0000026c43ec7900_0, 0;
    %jmp T_55.6;
T_55.6 ;
    %pop/vec4 1;
T_55.1 ;
    %jmp T_55;
    .thread T_55;
    .scope S_0000026c43e4d020;
T_56 ;
    %wait E_0000026c43e5f1d0;
    %load/vec4 v0000026c43ec7040_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_56.0, 6;
    %load/vec4 v0000026c43ec65a0_0;
    %store/vec4 v0000026c43ec65a0_0, 0, 4;
    %jmp T_56.2;
T_56.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000026c43ec65a0_0, 0, 4;
    %jmp T_56.2;
T_56.2 ;
    %pop/vec4 1;
    %jmp T_56;
    .thread T_56, $push;
    .scope S_0000026c43e4d020;
T_57 ;
    %wait E_0000026c43e5fdd0;
    %load/vec4 v0000026c43ec7040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000026c43ec65a0_0, 0;
    %jmp T_57.1;
T_57.0 ;
    %load/vec4 v0000026c43ec7cc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_57.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_57.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_57.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_57.5, 6;
    %jmp T_57.6;
T_57.2 ;
    %load/vec4 v0000026c43ec65a0_0;
    %assign/vec4 v0000026c43ec65a0_0, 0;
    %jmp T_57.6;
T_57.3 ;
    %load/vec4 v0000026c43ec6f00_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000026c43ec65a0_0;
    %parti/s 3, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000026c43ec65a0_0, 0;
    %jmp T_57.6;
T_57.4 ;
    %load/vec4 v0000026c43ec65a0_0;
    %parti/s 3, 0, 2;
    %load/vec4 v0000026c43ec6f00_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000026c43ec65a0_0, 0;
    %jmp T_57.6;
T_57.5 ;
    %load/vec4 v0000026c43ec6f00_0;
    %assign/vec4 v0000026c43ec65a0_0, 0;
    %jmp T_57.6;
T_57.6 ;
    %pop/vec4 1;
T_57.1 ;
    %jmp T_57;
    .thread T_57;
    .scope S_0000026c43e4d4d0;
T_58 ;
    %wait E_0000026c43e5f1d0;
    %load/vec4 v0000026c43ec7680_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_58.0, 6;
    %load/vec4 v0000026c43ec72c0_0;
    %store/vec4 v0000026c43ec72c0_0, 0, 4;
    %jmp T_58.2;
T_58.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000026c43ec72c0_0, 0, 4;
    %jmp T_58.2;
T_58.2 ;
    %pop/vec4 1;
    %jmp T_58;
    .thread T_58, $push;
    .scope S_0000026c43e4d4d0;
T_59 ;
    %wait E_0000026c43e5fe10;
    %load/vec4 v0000026c43ec7680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000026c43ec72c0_0, 0;
    %jmp T_59.1;
T_59.0 ;
    %load/vec4 v0000026c43ec70e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_59.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_59.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_59.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_59.5, 6;
    %jmp T_59.6;
T_59.2 ;
    %load/vec4 v0000026c43ec72c0_0;
    %assign/vec4 v0000026c43ec72c0_0, 0;
    %jmp T_59.6;
T_59.3 ;
    %load/vec4 v0000026c43ec7180_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000026c43ec72c0_0;
    %parti/s 3, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000026c43ec72c0_0, 0;
    %jmp T_59.6;
T_59.4 ;
    %load/vec4 v0000026c43ec72c0_0;
    %parti/s 3, 0, 2;
    %load/vec4 v0000026c43ec7180_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000026c43ec72c0_0, 0;
    %jmp T_59.6;
T_59.5 ;
    %load/vec4 v0000026c43ec7180_0;
    %assign/vec4 v0000026c43ec72c0_0, 0;
    %jmp T_59.6;
T_59.6 ;
    %pop/vec4 1;
T_59.1 ;
    %jmp T_59;
    .thread T_59;
    .scope S_0000026c43e4cb70;
T_60 ;
    %wait E_0000026c43e5f1d0;
    %load/vec4 v0000026c43ec66e0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_60.0, 6;
    %load/vec4 v0000026c43ec7400_0;
    %store/vec4 v0000026c43ec7400_0, 0, 4;
    %jmp T_60.2;
T_60.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000026c43ec7400_0, 0, 4;
    %jmp T_60.2;
T_60.2 ;
    %pop/vec4 1;
    %jmp T_60;
    .thread T_60, $push;
    .scope S_0000026c43e4cb70;
T_61 ;
    %wait E_0000026c43e5f790;
    %load/vec4 v0000026c43ec66e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000026c43ec7400_0, 0;
    %jmp T_61.1;
T_61.0 ;
    %load/vec4 v0000026c43ec7360_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_61.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_61.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_61.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_61.5, 6;
    %jmp T_61.6;
T_61.2 ;
    %load/vec4 v0000026c43ec7400_0;
    %assign/vec4 v0000026c43ec7400_0, 0;
    %jmp T_61.6;
T_61.3 ;
    %load/vec4 v0000026c43ec7e00_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000026c43ec7400_0;
    %parti/s 3, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000026c43ec7400_0, 0;
    %jmp T_61.6;
T_61.4 ;
    %load/vec4 v0000026c43ec7400_0;
    %parti/s 3, 0, 2;
    %load/vec4 v0000026c43ec7e00_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000026c43ec7400_0, 0;
    %jmp T_61.6;
T_61.5 ;
    %load/vec4 v0000026c43ec7e00_0;
    %assign/vec4 v0000026c43ec7400_0, 0;
    %jmp T_61.6;
T_61.6 ;
    %pop/vec4 1;
T_61.1 ;
    %jmp T_61;
    .thread T_61;
    .scope S_0000026c43e54970;
T_62 ;
    %wait E_0000026c43e5f510;
    %load/vec4 v0000026c43e48870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000026c43e48c30_0, 0;
    %jmp T_62.1;
T_62.0 ;
    %load/vec4 v0000026c43e48c30_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000026c43e48c30_0, 0;
T_62.1 ;
    %jmp T_62;
    .thread T_62;
    .scope S_0000026c43ecb510;
T_63 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026c43ece860_0, 0, 1;
    %end;
    .thread T_63;
    .scope S_0000026c43ecb510;
T_64 ;
    %wait E_0000026c43e60dd0;
    %load/vec4 v0000026c43ecefe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c43ece860_0, 0;
    %jmp T_64.1;
T_64.0 ;
    %load/vec4 v0000026c43ecf120_0;
    %assign/vec4 v0000026c43ece860_0, 0;
T_64.1 ;
    %jmp T_64;
    .thread T_64;
    .scope S_0000026c43d1f030;
T_65 ;
    %wait E_0000026c43e5fa10;
    %load/vec4 v0000026c43e48b90_0;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/z;
    %jmp/1 T_65.0, 4;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/z;
    %jmp/1 T_65.1, 4;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/z;
    %jmp/1 T_65.2, 4;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/z;
    %jmp/1 T_65.3, 4;
    %dup/vec4;
    %pushi/vec4 20, 0, 6;
    %cmp/z;
    %jmp/1 T_65.4, 4;
    %dup/vec4;
    %pushi/vec4 21, 0, 6;
    %cmp/z;
    %jmp/1 T_65.5, 4;
    %dup/vec4;
    %pushi/vec4 22, 0, 6;
    %cmp/z;
    %jmp/1 T_65.6, 4;
    %dup/vec4;
    %pushi/vec4 23, 0, 6;
    %cmp/z;
    %jmp/1 T_65.7, 4;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/z;
    %jmp/1 T_65.8, 4;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/z;
    %jmp/1 T_65.9, 4;
    %dup/vec4;
    %pushi/vec4 32, 15, 6;
    %cmp/z;
    %jmp/1 T_65.10, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000026c43e48cd0_0, 0, 8;
    %jmp T_65.12;
T_65.0 ;
    %pushi/vec4 252, 0, 8;
    %store/vec4 v0000026c43e48cd0_0, 0, 8;
    %jmp T_65.12;
T_65.1 ;
    %pushi/vec4 96, 0, 8;
    %store/vec4 v0000026c43e48cd0_0, 0, 8;
    %jmp T_65.12;
T_65.2 ;
    %pushi/vec4 218, 0, 8;
    %store/vec4 v0000026c43e48cd0_0, 0, 8;
    %jmp T_65.12;
T_65.3 ;
    %pushi/vec4 242, 0, 8;
    %store/vec4 v0000026c43e48cd0_0, 0, 8;
    %jmp T_65.12;
T_65.4 ;
    %pushi/vec4 102, 0, 8;
    %store/vec4 v0000026c43e48cd0_0, 0, 8;
    %jmp T_65.12;
T_65.5 ;
    %pushi/vec4 182, 0, 8;
    %store/vec4 v0000026c43e48cd0_0, 0, 8;
    %jmp T_65.12;
T_65.6 ;
    %pushi/vec4 190, 0, 8;
    %store/vec4 v0000026c43e48cd0_0, 0, 8;
    %jmp T_65.12;
T_65.7 ;
    %pushi/vec4 224, 0, 8;
    %store/vec4 v0000026c43e48cd0_0, 0, 8;
    %jmp T_65.12;
T_65.8 ;
    %pushi/vec4 254, 0, 8;
    %store/vec4 v0000026c43e48cd0_0, 0, 8;
    %jmp T_65.12;
T_65.9 ;
    %pushi/vec4 246, 0, 8;
    %store/vec4 v0000026c43e48cd0_0, 0, 8;
    %jmp T_65.12;
T_65.10 ;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0000026c43e48cd0_0, 0, 8;
    %jmp T_65.12;
T_65.12 ;
    %pop/vec4 1;
    %jmp T_65;
    .thread T_65, $push;
    .scope S_0000026c43e505c0;
T_66 ;
    %vpi_call 2 66 "$dumpfile", "doe_tb_verbose.vcd" {0 0 0};
    %vpi_call 2 66 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000026c43e505c0 {0 0 0};
    %vpi_call 2 68 "$display", "\011\011\011\011\011\011\011\011\011\011\011\011\011\011\011\011\011\011\011*** SIMULATING HDL DESIGN OF EXPERIMENT: 8-DIGIT DIGITAL PASSCODE LOCK WITH ATTEMPTS, ALARM, AND 7-SEGMENT DISPLAY ***\012" {0 0 0};
    %vpi_call 2 69 "$display", "\011 BCD Output\011   Keypad Input\011    Demux Output\011\011\011\011     TFF Output\011\011\011\011\011\011\011\011\011        (UI) Shift Register Output\011\011\011\011\011\011\011\011        (SP) Shift Register Output\011\011\011\011  Comparator Output\011   Attempt\011 Unlocked  Alarm   7-Segment Display (abcdefg[DP])" {0 0 0};
    %vpi_call 2 70 "$monitor", "\011   %b\011    %b\011         %b\011\011     clk1=%b, clk2=%b, clk3=%b, clk4=%b, clk5=%b, clk6=%b, clk7=%b, clk8=%b\011\011       SR1=%b, SR2=%b, SR3=%b, SR4=%b, SR5=%b, SR6=%b, SR7=%b, SR8=%b\011\011       SR1=%b, SR2=%b, SR3=%b, SR4=%b, SR5=%b, SR6=%b, SR7=%b, SR8=%b\011\011   %b\011\011    %b\011     %b\011     %b\011\011      %b", v0000026c43ed8240_0, v0000026c43edb8e0_0, v0000026c43ed82e0_0, v0000026c43ed9c80_0, v0000026c43ed84c0_0, v0000026c43ed8420_0, v0000026c43ed9140_0, v0000026c43ed8a60_0, v0000026c43ed8ce0_0, v0000026c43ed98c0_0, v0000026c43ed87e0_0, v0000026c43ed9320_0, v0000026c43ed9460_0, v0000026c43ed9960_0, v0000026c43ed9dc0_0, v0000026c43ed8600_0, v0000026c43ed9500_0, v0000026c43ed9e60_0, v0000026c43ed9f00_0, v0000026c43ed8d80_0, v0000026c43ed8e20_0, v0000026c43ed8ec0_0, v0000026c43ed8f60_0, v0000026c43edb5c0_0, v0000026c43edb480_0, v0000026c43edc740_0, v0000026c43edc880_0, v0000026c43ed8880_0, v0000026c43ed96e0_0, v0000026c43edab20_0, v0000026c43ece900_0, v0000026c43ed89c0_0 {0 0 0};
    %end;
    .thread T_66;
    .scope S_0000026c43e505c0;
T_67 ;
    %fork t_1, S_0000026c43e505c0;
    %fork t_2, S_0000026c43e505c0;
    %fork t_3, S_0000026c43e505c0;
    %fork t_4, S_0000026c43e505c0;
    %fork t_5, S_0000026c43e505c0;
    %fork t_6, S_0000026c43e505c0;
    %fork t_7, S_0000026c43e505c0;
    %fork t_8, S_0000026c43e505c0;
    %fork t_9, S_0000026c43e505c0;
    %fork t_10, S_0000026c43e505c0;
    %fork t_11, S_0000026c43e505c0;
    %fork t_12, S_0000026c43e505c0;
    %fork t_13, S_0000026c43e505c0;
    %fork t_14, S_0000026c43e505c0;
    %fork t_15, S_0000026c43e505c0;
    %fork t_16, S_0000026c43e505c0;
    %fork t_17, S_0000026c43e505c0;
    %fork t_18, S_0000026c43e505c0;
    %fork t_19, S_0000026c43e505c0;
    %fork t_20, S_0000026c43e505c0;
    %fork t_21, S_0000026c43e505c0;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %jmp t_0;
t_1 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000026c43edb8e0_0, 4, 1;
    %end;
t_2 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000026c43edb8e0_0, 4, 1;
    %end;
t_3 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000026c43edb8e0_0, 4, 1;
    %end;
t_4 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000026c43edb8e0_0, 4, 1;
    %end;
t_5 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000026c43edb8e0_0, 4, 1;
    %end;
t_6 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000026c43edb8e0_0, 4, 1;
    %end;
t_7 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000026c43edb8e0_0, 4, 1;
    %end;
t_8 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000026c43edb8e0_0, 4, 1;
    %end;
t_9 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000026c43edb8e0_0, 4, 1;
    %end;
t_10 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000026c43edb8e0_0, 4, 1;
    %end;
t_11 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000026c43ed8ba0_0, 0, 2;
    %end;
t_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026c43edaa80_0, 0, 1;
    %end;
t_13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026c43ed8b00_0, 0, 1;
    %end;
t_14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026c43ed86a0_0, 0, 1;
    %end;
t_15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026c43ed95a0_0, 0, 1;
    %end;
t_16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026c43ed8100_0, 0, 1;
    %end;
t_17 ;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026c43edaa80_0, 0, 1;
    %end;
t_18 ;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026c43ed8b00_0, 0, 1;
    %end;
t_19 ;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026c43ed95a0_0, 0, 1;
    %end;
t_20 ;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026c43ed86a0_0, 0, 1;
    %end;
t_21 ;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026c43ed8100_0, 0, 1;
    %end;
    .scope S_0000026c43e505c0;
t_0 ;
    %end;
    .thread T_67;
    .scope S_0000026c43e505c0;
T_68 ;
    %fork t_23, S_0000026c43e505c0;
    %fork t_24, S_0000026c43e505c0;
    %join;
    %join;
    %jmp t_22;
t_23 ;
    %delay 5, 0;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000026c43ed8ba0_0, 0, 2;
    %end;
t_24 ;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000026c43edb8e0_0, 4, 1;
    %end;
    .scope S_0000026c43e505c0;
t_22 ;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000026c43edb8e0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000026c43edb8e0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000026c43edb8e0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000026c43edb8e0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000026c43edb8e0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000026c43edb8e0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000026c43edb8e0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000026c43edb8e0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000026c43edb8e0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000026c43edb8e0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000026c43edb8e0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000026c43edb8e0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000026c43edb8e0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000026c43edb8e0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000026c43edb8e0_0, 4, 1;
    %fork t_26, S_0000026c43e505c0;
    %fork t_27, S_0000026c43e505c0;
    %join;
    %join;
    %jmp t_25;
t_26 ;
    %delay 5, 0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000026c43ed8ba0_0, 0, 2;
    %end;
t_27 ;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000026c43edb8e0_0, 4, 1;
    %end;
    .scope S_0000026c43e505c0;
t_25 ;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000026c43edb8e0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000026c43edb8e0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000026c43edb8e0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000026c43edb8e0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000026c43edb8e0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000026c43edb8e0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000026c43edb8e0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000026c43edb8e0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000026c43edb8e0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000026c43edb8e0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000026c43edb8e0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000026c43edb8e0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000026c43edb8e0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000026c43edb8e0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000026c43edb8e0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000026c43edb8e0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000026c43edb8e0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000026c43edb8e0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000026c43edb8e0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000026c43edb8e0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000026c43edb8e0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000026c43edb8e0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000026c43edb8e0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000026c43edb8e0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000026c43edb8e0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000026c43edb8e0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000026c43edb8e0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000026c43edb8e0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000026c43edb8e0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000026c43edb8e0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000026c43edb8e0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000026c43edb8e0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000026c43edb8e0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000026c43edb8e0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000026c43edb8e0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000026c43edb8e0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000026c43edb8e0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000026c43edb8e0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000026c43edb8e0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000026c43edb8e0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000026c43edb8e0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000026c43edb8e0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000026c43edb8e0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000026c43edb8e0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000026c43edb8e0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000026c43edb8e0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000026c43edb8e0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000026c43edb8e0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000026c43edb8e0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000026c43edb8e0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000026c43edb8e0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000026c43edb8e0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000026c43edb8e0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000026c43edb8e0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000026c43edb8e0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000026c43edb8e0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000026c43edb8e0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000026c43edb8e0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000026c43edb8e0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000026c43edb8e0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000026c43edb8e0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000026c43edb8e0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000026c43edb8e0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000026c43edb8e0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000026c43edb8e0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000026c43edb8e0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000026c43edb8e0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000026c43edb8e0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000026c43edb8e0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000026c43edb8e0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000026c43edb8e0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000026c43edb8e0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000026c43edb8e0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000026c43edb8e0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000026c43edb8e0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000026c43edb8e0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000026c43edb8e0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000026c43edb8e0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000026c43edb8e0_0, 4, 1;
    %delay 20, 0;
    %vpi_call 2 206 "$finish" {0 0 0};
    %end;
    .thread T_68;
    .scope S_0000026c43ecad40;
T_69 ;
    %wait E_0000026c43e60f50;
    %load/vec4 v0000026c43edbca0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_69.0, 6;
    %load/vec4 v0000026c43edc2e0_0;
    %store/vec4 v0000026c43edc2e0_0, 0, 4;
    %jmp T_69.2;
T_69.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000026c43edc2e0_0, 0, 4;
    %jmp T_69.2;
T_69.2 ;
    %pop/vec4 1;
    %jmp T_69;
    .thread T_69, $push;
    .scope S_0000026c43ecad40;
T_70 ;
    %wait E_0000026c43e60ad0;
    %load/vec4 v0000026c43edbca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000026c43edc2e0_0, 0;
    %jmp T_70.1;
T_70.0 ;
    %load/vec4 v0000026c43edb340_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_70.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_70.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_70.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_70.5, 6;
    %jmp T_70.6;
T_70.2 ;
    %load/vec4 v0000026c43edc2e0_0;
    %assign/vec4 v0000026c43edc2e0_0, 0;
    %jmp T_70.6;
T_70.3 ;
    %load/vec4 v0000026c43edbac0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000026c43edc2e0_0;
    %parti/s 3, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000026c43edc2e0_0, 0;
    %jmp T_70.6;
T_70.4 ;
    %load/vec4 v0000026c43edc2e0_0;
    %parti/s 3, 0, 2;
    %load/vec4 v0000026c43edbac0_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000026c43edc2e0_0, 0;
    %jmp T_70.6;
T_70.5 ;
    %load/vec4 v0000026c43edbac0_0;
    %assign/vec4 v0000026c43edc2e0_0, 0;
    %jmp T_70.6;
T_70.6 ;
    %pop/vec4 1;
T_70.1 ;
    %jmp T_70;
    .thread T_70;
    .scope S_0000026c43ecb6a0;
T_71 ;
    %wait E_0000026c43e60f50;
    %load/vec4 v0000026c43eda120_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_71.0, 6;
    %load/vec4 v0000026c43edbb60_0;
    %store/vec4 v0000026c43edbb60_0, 0, 4;
    %jmp T_71.2;
T_71.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000026c43edbb60_0, 0, 4;
    %jmp T_71.2;
T_71.2 ;
    %pop/vec4 1;
    %jmp T_71;
    .thread T_71, $push;
    .scope S_0000026c43ecb6a0;
T_72 ;
    %wait E_0000026c43e60c10;
    %load/vec4 v0000026c43eda120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000026c43edbb60_0, 0;
    %jmp T_72.1;
T_72.0 ;
    %load/vec4 v0000026c43edbd40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_72.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_72.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_72.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_72.5, 6;
    %jmp T_72.6;
T_72.2 ;
    %load/vec4 v0000026c43edbb60_0;
    %assign/vec4 v0000026c43edbb60_0, 0;
    %jmp T_72.6;
T_72.3 ;
    %load/vec4 v0000026c43edc6a0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000026c43edbb60_0;
    %parti/s 3, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000026c43edbb60_0, 0;
    %jmp T_72.6;
T_72.4 ;
    %load/vec4 v0000026c43edbb60_0;
    %parti/s 3, 0, 2;
    %load/vec4 v0000026c43edc6a0_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000026c43edbb60_0, 0;
    %jmp T_72.6;
T_72.5 ;
    %load/vec4 v0000026c43edc6a0_0;
    %assign/vec4 v0000026c43edbb60_0, 0;
    %jmp T_72.6;
T_72.6 ;
    %pop/vec4 1;
T_72.1 ;
    %jmp T_72;
    .thread T_72;
    .scope S_0000026c43ecb060;
T_73 ;
    %wait E_0000026c43e60f50;
    %load/vec4 v0000026c43eda260_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_73.0, 6;
    %load/vec4 v0000026c43edc380_0;
    %store/vec4 v0000026c43edc380_0, 0, 4;
    %jmp T_73.2;
T_73.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000026c43edc380_0, 0, 4;
    %jmp T_73.2;
T_73.2 ;
    %pop/vec4 1;
    %jmp T_73;
    .thread T_73, $push;
    .scope S_0000026c43ecb060;
T_74 ;
    %wait E_0000026c43e60150;
    %load/vec4 v0000026c43eda260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000026c43edc380_0, 0;
    %jmp T_74.1;
T_74.0 ;
    %load/vec4 v0000026c43edc240_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_74.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_74.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_74.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_74.5, 6;
    %jmp T_74.6;
T_74.2 ;
    %load/vec4 v0000026c43edc380_0;
    %assign/vec4 v0000026c43edc380_0, 0;
    %jmp T_74.6;
T_74.3 ;
    %load/vec4 v0000026c43edbfc0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000026c43edc380_0;
    %parti/s 3, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000026c43edc380_0, 0;
    %jmp T_74.6;
T_74.4 ;
    %load/vec4 v0000026c43edc380_0;
    %parti/s 3, 0, 2;
    %load/vec4 v0000026c43edbfc0_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000026c43edc380_0, 0;
    %jmp T_74.6;
T_74.5 ;
    %load/vec4 v0000026c43edbfc0_0;
    %assign/vec4 v0000026c43edc380_0, 0;
    %jmp T_74.6;
T_74.6 ;
    %pop/vec4 1;
T_74.1 ;
    %jmp T_74;
    .thread T_74;
    .scope S_0000026c43ecb9c0;
T_75 ;
    %wait E_0000026c43e60f50;
    %load/vec4 v0000026c43edc1a0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_75.0, 6;
    %load/vec4 v0000026c43edaf80_0;
    %store/vec4 v0000026c43edaf80_0, 0, 4;
    %jmp T_75.2;
T_75.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000026c43edaf80_0, 0, 4;
    %jmp T_75.2;
T_75.2 ;
    %pop/vec4 1;
    %jmp T_75;
    .thread T_75, $push;
    .scope S_0000026c43ecb9c0;
T_76 ;
    %wait E_0000026c43e60190;
    %load/vec4 v0000026c43edc1a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000026c43edaf80_0, 0;
    %jmp T_76.1;
T_76.0 ;
    %load/vec4 v0000026c43edb660_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_76.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_76.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_76.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_76.5, 6;
    %jmp T_76.6;
T_76.2 ;
    %load/vec4 v0000026c43edaf80_0;
    %assign/vec4 v0000026c43edaf80_0, 0;
    %jmp T_76.6;
T_76.3 ;
    %load/vec4 v0000026c43edae40_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000026c43edaf80_0;
    %parti/s 3, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000026c43edaf80_0, 0;
    %jmp T_76.6;
T_76.4 ;
    %load/vec4 v0000026c43edaf80_0;
    %parti/s 3, 0, 2;
    %load/vec4 v0000026c43edae40_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000026c43edaf80_0, 0;
    %jmp T_76.6;
T_76.5 ;
    %load/vec4 v0000026c43edae40_0;
    %assign/vec4 v0000026c43edaf80_0, 0;
    %jmp T_76.6;
T_76.6 ;
    %pop/vec4 1;
T_76.1 ;
    %jmp T_76;
    .thread T_76;
    .scope S_0000026c43ede8f0;
T_77 ;
    %wait E_0000026c43e60950;
    %load/vec4 v0000026c43edb700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c43eda440_0, 0;
    %jmp T_77.1;
T_77.0 ;
    %load/vec4 v0000026c43eda4e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_77.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_77.3, 6;
    %jmp T_77.4;
T_77.2 ;
    %load/vec4 v0000026c43eda440_0;
    %assign/vec4 v0000026c43eda440_0, 0;
    %jmp T_77.4;
T_77.3 ;
    %load/vec4 v0000026c43eda440_0;
    %inv;
    %assign/vec4 v0000026c43eda440_0, 0;
    %jmp T_77.4;
T_77.4 ;
    %pop/vec4 1;
T_77.1 ;
    %jmp T_77;
    .thread T_77;
    .scope S_0000026c43ede8f0;
T_78 ;
    %wait E_0000026c43e60c50;
    %load/vec4 v0000026c43edb700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c43eda440_0, 0;
T_78.0 ;
    %jmp T_78;
    .thread T_78;
    .scope S_0000026c43edf570;
T_79 ;
    %wait E_0000026c43e600d0;
    %load/vec4 v0000026c43edc4c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c43edb020_0, 0;
    %jmp T_79.1;
T_79.0 ;
    %load/vec4 v0000026c43eda580_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_79.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_79.3, 6;
    %jmp T_79.4;
T_79.2 ;
    %load/vec4 v0000026c43edb020_0;
    %assign/vec4 v0000026c43edb020_0, 0;
    %jmp T_79.4;
T_79.3 ;
    %load/vec4 v0000026c43edb020_0;
    %inv;
    %assign/vec4 v0000026c43edb020_0, 0;
    %jmp T_79.4;
T_79.4 ;
    %pop/vec4 1;
T_79.1 ;
    %jmp T_79;
    .thread T_79;
    .scope S_0000026c43edf570;
T_80 ;
    %wait E_0000026c43e60610;
    %load/vec4 v0000026c43edc4c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c43edb020_0, 0;
T_80.0 ;
    %jmp T_80;
    .thread T_80;
    .scope S_0000026c43edf250;
T_81 ;
    %wait E_0000026c43e60cd0;
    %load/vec4 v0000026c43eda6c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c43edb3e0_0, 0;
    %jmp T_81.1;
T_81.0 ;
    %load/vec4 v0000026c43edb160_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_81.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_81.3, 6;
    %jmp T_81.4;
T_81.2 ;
    %load/vec4 v0000026c43edb3e0_0;
    %assign/vec4 v0000026c43edb3e0_0, 0;
    %jmp T_81.4;
T_81.3 ;
    %load/vec4 v0000026c43edb3e0_0;
    %inv;
    %assign/vec4 v0000026c43edb3e0_0, 0;
    %jmp T_81.4;
T_81.4 ;
    %pop/vec4 1;
T_81.1 ;
    %jmp T_81;
    .thread T_81;
    .scope S_0000026c43edf250;
T_82 ;
    %wait E_0000026c43e60b50;
    %load/vec4 v0000026c43eda6c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c43edb3e0_0, 0;
T_82.0 ;
    %jmp T_82;
    .thread T_82;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "doe_tb_verbose.v";
    "./desc_lib.v";
