
---------- Begin Simulation Statistics ----------
final_tick                               164773257000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 316416                       # Simulator instruction rate (inst/s)
host_mem_usage                                8524040                       # Number of bytes of host memory used
host_op_rate                                   317037                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   316.04                       # Real time elapsed on the host
host_tick_rate                              521367994                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196356                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.164773                       # Number of seconds simulated
sim_ticks                                164773257000                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196356                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.647733                       # CPI: cycles per instruction
system.cpu.discardedOps                        189431                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        32055217                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.606895                       # IPC: instructions per cycle
system.cpu.numCycles                        164773257                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526863     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20723      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42690537     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958215     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196356                       # Class of committed instruction
system.cpu.tickCycles                       132718040                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       268914                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        546450                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           75                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            8                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       682108                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          755                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1365676                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            763                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4485802                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3735494                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             81005                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2103810                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2101808                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.904839                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65380                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 14                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             692                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                288                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              404                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          171                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     51337515                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51337515                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51338025                       # number of overall hits
system.cpu.dcache.overall_hits::total        51338025                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       727240                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         727240                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       735149                       # number of overall misses
system.cpu.dcache.overall_misses::total        735149                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  42193549000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  42193549000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  42193549000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  42193549000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52064755                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52064755                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52073174                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52073174                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.013968                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.013968                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014118                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014118                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 58018.740718                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 58018.740718                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 57394.554029                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 57394.554029                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        91449                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3299                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    27.720218                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       587564                       # number of writebacks
system.cpu.dcache.writebacks::total            587564                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        52348                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        52348                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        52348                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        52348                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       674892                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       674892                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       682797                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       682797                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  39211343000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  39211343000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  39982510999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  39982510999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.012963                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012963                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.013112                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013112                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 58100.174546                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 58100.174546                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 58556.951772                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 58556.951772                       # average overall mshr miss latency
system.cpu.dcache.replacements                 681773                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40727557                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40727557                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       388116                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        388116                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  18376245000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  18376245000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41115673                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41115673                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.009440                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009440                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 47347.300807                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 47347.300807                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           11                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       388105                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       388105                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  17599087000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  17599087000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.009439                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009439                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45346.200126                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45346.200126                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10609958                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10609958                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       339124                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       339124                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  23817304000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  23817304000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949082                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949082                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.030973                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.030973                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 70231.844399                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 70231.844399                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        52337                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        52337                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       286787                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       286787                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  21612256000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  21612256000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.026193                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.026193                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 75359.957041                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 75359.957041                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          510                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           510                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7909                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7909                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.939423                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.939423                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7905                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7905                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    771167999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    771167999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.938948                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.938948                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 97554.459077                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 97554.459077                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 164773257000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1012.898494                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52020898                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            682797                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             76.187942                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1012.898494                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.989159                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.989159                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          211                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          724                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         104829297                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        104829297                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 164773257000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 164773257000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 164773257000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42685775                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43474981                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11024867                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     10277949                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10277949                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10277949                       # number of overall hits
system.cpu.icache.overall_hits::total        10277949                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          773                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            773                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          773                       # number of overall misses
system.cpu.icache.overall_misses::total           773                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     74323000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     74323000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     74323000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     74323000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10278722                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10278722                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10278722                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10278722                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000075                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000075                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000075                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000075                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 96148.771022                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 96148.771022                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 96148.771022                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 96148.771022                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          333                       # number of writebacks
system.cpu.icache.writebacks::total               333                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          773                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          773                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          773                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          773                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     72777000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     72777000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     72777000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     72777000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000075                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000075                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000075                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000075                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 94148.771022                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 94148.771022                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 94148.771022                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 94148.771022                       # average overall mshr miss latency
system.cpu.icache.replacements                    333                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10277949                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10277949                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          773                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           773                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     74323000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     74323000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10278722                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10278722                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000075                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000075                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 96148.771022                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 96148.771022                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          773                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          773                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     72777000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     72777000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000075                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000075                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 94148.771022                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 94148.771022                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 164773257000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           357.766232                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10278722                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               773                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          13297.182406                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   357.766232                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.698762                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.698762                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          440                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          440                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.859375                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          20558217                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         20558217                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 164773257000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 164773257000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 164773257000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 164773257000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100196356                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   93                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               405926                       # number of demand (read+write) hits
system.l2.demand_hits::total                   406019                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  93                       # number of overall hits
system.l2.overall_hits::.cpu.data              405926                       # number of overall hits
system.l2.overall_hits::total                  406019                       # number of overall hits
system.l2.demand_misses::.cpu.inst                680                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             276871                       # number of demand (read+write) misses
system.l2.demand_misses::total                 277551                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               680                       # number of overall misses
system.l2.overall_misses::.cpu.data            276871                       # number of overall misses
system.l2.overall_misses::total                277551                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     68471000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  29393526000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      29461997000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     68471000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  29393526000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     29461997000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              773                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           682797                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               683570                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             773                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          682797                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              683570                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.879690                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.405495                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.406032                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.879690                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.405495                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.406032                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 100692.647059                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 106163.252923                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 106149.849937                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 100692.647059                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 106163.252923                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 106149.849937                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              190748                       # number of writebacks
system.l2.writebacks::total                    190748                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           680                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        276866                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            277546                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          680                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       276866                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           277546                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     54871000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  23855788000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  23910659000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     54871000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  23855788000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  23910659000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.879690                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.405488                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.406024                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.879690                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.405488                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.406024                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 80692.647059                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 86163.660399                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 86150.256174                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 80692.647059                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 86163.660399                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 86150.256174                       # average overall mshr miss latency
system.l2.replacements                         269646                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       587564                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           587564                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       587564                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       587564                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          324                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              324                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          324                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          324                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           21                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            21                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            118578                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                118578                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          168209                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              168209                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  18250475000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   18250475000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        286787                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            286787                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.586529                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.586529                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 108498.802086                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 108498.802086                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       168209                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         168209                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  14886295000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  14886295000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.586529                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.586529                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 88498.802086                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88498.802086                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             93                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 93                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          680                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              680                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     68471000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     68471000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          773                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            773                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.879690                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.879690                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 100692.647059                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 100692.647059                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          680                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          680                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     54871000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     54871000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.879690                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.879690                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 80692.647059                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 80692.647059                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        287348                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            287348                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       108662                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          108662                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  11143051000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  11143051000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       396010                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        396010                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.274392                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.274392                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 102547.818004                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 102547.818004                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data       108657                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       108657                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   8969493000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   8969493000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.274379                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.274379                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 82548.689914                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 82548.689914                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 164773257000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8083.508407                       # Cycle average of tags in use
system.l2.tags.total_refs                     1365575                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    277838                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.915004                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      24.799949                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        25.917985                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      8032.790473                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.003027                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003164                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.980565                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.986756                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          233                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2601                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5258                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          100                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  11202646                       # Number of tag accesses
system.l2.tags.data_accesses                 11202646                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 164773257000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    190748.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       680.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    276262.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.025266342500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        11189                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        11189                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              774773                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             179806                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      277546                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     190748                       # Number of write requests accepted
system.mem_ctrls.readBursts                    277546                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   190748                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    604                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.61                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                277546                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               190748                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  222846                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   54002                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      61                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      32                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  10947                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  11276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  11266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  11263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  11249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  11241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  11235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  11244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  11236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  11226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  11217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  11252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  11211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  11192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  11367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  11189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        11189                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.749397                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.126095                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     40.013275                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127         11131     99.48%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           15      0.13%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           32      0.29%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            2      0.02%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            2      0.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            2      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         11189                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        11189                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.045134                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.012245                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.061827                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             5506     49.21%     49.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              213      1.90%     51.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             4943     44.18%     95.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              517      4.62%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                7      0.06%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         11189                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   38656                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                17762944                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             12207872                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    107.80                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     74.09                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  164757651000                       # Total gap between requests
system.mem_ctrls.avgGap                     351825.24                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        43520                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     17680768                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     12205952                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 264120.530190163059                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 107303626.340286508203                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 74077263.642363995314                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          680                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       276866                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       190748                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     19955000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   9613610250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 3861389283250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     29345.59                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     34722.97                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  20243406.40                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        43520                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     17719424                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      17762944                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        43520                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        43520                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     12207872                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     12207872                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          680                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       276866                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         277546                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       190748                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        190748                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       264121                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    107538228                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        107802348                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       264121                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       264121                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     74088916                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        74088916                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     74088916                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       264121                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    107538228                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       181891264                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               276942                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              190718                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        17287                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        17172                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        16666                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        17023                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        17467                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        16838                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        17451                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        18086                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        17586                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        16697                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        16401                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        17543                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        17187                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        17802                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        17775                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        17961                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        11776                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        11719                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        11310                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        11708                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        12052                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        11651                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        12150                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        12744                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        12312                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        11572                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        11100                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        12116                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        11606                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        12201                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        12227                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        12474                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              4440902750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1384710000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         9633565250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                16035.50                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           34785.50                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              147310                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              97009                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            53.19                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           50.87                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       223341                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   134.011400                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    89.714179                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   191.365350                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       170169     76.19%     76.19% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        27785     12.44%     88.63% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         5736      2.57%     91.20% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         2062      0.92%     92.12% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         9921      4.44%     96.57% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          598      0.27%     96.83% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          400      0.18%     97.01% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          449      0.20%     97.21% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         6221      2.79%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       223341                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              17724288                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           12205952                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              107.567747                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               74.077264                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.42                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.84                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.58                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               52.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 164773257000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       791611800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       420751650                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      985248600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     496474200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 13007011680.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  40418845920                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  29236008000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   85355951850                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   518.020663                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  75593499750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   5502120000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  83677637250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       803042940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       426827445                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      992117280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     499073760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 13007011680.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  40271537970                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  29360056800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   85359667875                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   518.043215                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  75915164500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   5502120000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  83355972500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 164773257000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             109337                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       190748                       # Transaction distribution
system.membus.trans_dist::CleanEvict            78156                       # Transaction distribution
system.membus.trans_dist::ReadExReq            168209                       # Transaction distribution
system.membus.trans_dist::ReadExResp           168209                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        109337                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       823996                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 823996                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     29970816                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                29970816                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            277546                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  277546    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              277546                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 164773257000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          1309442000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1509279000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            396783                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       778312                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          333                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          173107                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           286787                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          286787                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           773                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       396010                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1879                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2047367                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2049246                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        70784                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     81303104                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               81373888                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          269646                       # Total snoops (count)
system.tol2bus.snoopTraffic                  12207872                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           953216                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000890                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.030093                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 952376     99.91%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    832      0.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      8      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             953216                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 164773257000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         2541470000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2319000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2048395995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
