

================================================================
== Vivado HLS Report for 'top'
================================================================
* Date:           Fri Apr  9 19:32:18 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        dasd
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.375 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      258|      258| 1.290 us | 1.290 us |  258|  258|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------+---------+---------+---------+----------+----------+-----+-----+----------+
        |                         |         |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |         Instance        |  Module |   min   |   max   |    min   |    max   | min | max |   Type   |
        +-------------------------+---------+---------+---------+----------+----------+-----+-----+----------+
        |grp_BLOCK0_fu_52         |BLOCK0   |      257|      257| 1.285 us | 1.285 us |  255|  255| function |
        |grp_BLOCK1_fu_61         |BLOCK1   |      256|      256| 1.280 us | 1.280 us |  255|  255| function |
        |call_ln53_CONTROL_fu_70  |CONTROL  |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        +-------------------------+---------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|      6|    -|
|FIFO             |        0|      -|      10|     40|    -|
|Instance         |        -|      -|    2072|  15659|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|   1311|    -|
|Register         |        -|      -|     261|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|    2343|  17016|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|       2|     31|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+---------+---------+-------+------+-------+-----+
    |         Instance        |  Module | BRAM_18K| DSP48E|  FF  |  LUT  | URAM|
    +-------------------------+---------+---------+-------+------+-------+-----+
    |grp_BLOCK0_fu_52         |BLOCK0   |        0|      0|  1546|  10140|    0|
    |grp_BLOCK1_fu_61         |BLOCK1   |        0|      0|   525|   5490|    0|
    |call_ln53_CONTROL_fu_70  |CONTROL  |        0|      0|     1|     29|    0|
    +-------------------------+---------+---------+-------+------+-------+-----+
    |Total                    |         |        0|      0|  2072|  15659|    0|
    +-------------------------+---------+---------+-------+------+-------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +-----------------------+---------+---+----+-----+------+-----+---------+
    |          Name         | BRAM_18K| FF| LUT| URAM| Depth| Bits| Size:D*B|
    +-----------------------+---------+---+----+-----+------+-----+---------+
    |inst_ctrl0_V_V_fifo_U  |        0|  5|   0|    -|     1|    8|        8|
    |inst_ctrl1_V_V_fifo_U  |        0|  5|   0|    -|     1|    8|        8|
    +-----------------------+---------+---+----+-----+------+-----+---------+
    |Total                  |        0| 10|   0|    0|     2|   16|       16|
    +-----------------------+---------+---+----+-----+------+-----+---------+

    * Expression: 
    +------------------+----------+-------+---+----+------------+------------+
    |   Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------+----------+-------+---+----+------------+------------+
    |ap_block_state1   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state10  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state2   |    or    |      0|  0|   2|           1|           1|
    +------------------+----------+-------+---+----+------------+------------+
    |Total             |          |      0|  0|   6|           3|           3|
    +------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+------+-----------+-----+-----------+
    |         Name         |  LUT | Input Size| Bits| Total Bits|
    +----------------------+------+-----------+-----+-----------+
    |ap_NS_fsm             |  1185|        260|    1|        260|
    |ctrl_V_V_blk_n        |     9|          2|    1|          2|
    |ctrl_V_V_read         |     9|          2|    1|          2|
    |din0_V_V_blk_n        |     9|          2|    1|          2|
    |din0_V_V_read         |     9|          2|    1|          2|
    |din1_V_V_blk_n        |     9|          2|    1|          2|
    |din1_V_V_read         |     9|          2|    1|          2|
    |dout0_V_V_blk_n       |     9|          2|    1|          2|
    |dout0_V_V_write       |     9|          2|    1|          2|
    |dout1_V_V_blk_n       |     9|          2|    1|          2|
    |dout1_V_V_write       |     9|          2|    1|          2|
    |inst_ctrl0_V_V_read   |     9|          2|    1|          2|
    |inst_ctrl0_V_V_write  |     9|          2|    1|          2|
    |inst_ctrl1_V_V_read   |     9|          2|    1|          2|
    |inst_ctrl1_V_V_write  |     9|          2|    1|          2|
    +----------------------+------+-----------+-----+-----------+
    |Total                 |  1311|        288|   15|        288|
    +----------------------+------+-----------+-----+-----------+

    * Register: 
    +-------------------------------+-----+----+-----+-----------+
    |              Name             |  FF | LUT| Bits| Const Bits|
    +-------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                      |  259|   0|  259|          0|
    |grp_BLOCK0_fu_52_ap_start_reg  |    1|   0|    1|          0|
    |grp_BLOCK1_fu_61_ap_start_reg  |    1|   0|    1|          0|
    +-------------------------------+-----+----+-----+-----------+
    |Total                          |  261|   0|  261|          0|
    +-------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs |      top     | return value |
|ap_rst            |  in |    1| ap_ctrl_hs |      top     | return value |
|ap_start          |  in |    1| ap_ctrl_hs |      top     | return value |
|ap_done           | out |    1| ap_ctrl_hs |      top     | return value |
|ap_idle           | out |    1| ap_ctrl_hs |      top     | return value |
|ap_ready          | out |    1| ap_ctrl_hs |      top     | return value |
|din0_V_V_dout     |  in |    4|   ap_fifo  |   din0_V_V   |    pointer   |
|din0_V_V_empty_n  |  in |    1|   ap_fifo  |   din0_V_V   |    pointer   |
|din0_V_V_read     | out |    1|   ap_fifo  |   din0_V_V   |    pointer   |
|din1_V_V_dout     |  in |    4|   ap_fifo  |   din1_V_V   |    pointer   |
|din1_V_V_empty_n  |  in |    1|   ap_fifo  |   din1_V_V   |    pointer   |
|din1_V_V_read     | out |    1|   ap_fifo  |   din1_V_V   |    pointer   |
|dout0_V_V_din     | out |    4|   ap_fifo  |   dout0_V_V  |    pointer   |
|dout0_V_V_full_n  |  in |    1|   ap_fifo  |   dout0_V_V  |    pointer   |
|dout0_V_V_write   | out |    1|   ap_fifo  |   dout0_V_V  |    pointer   |
|dout1_V_V_din     | out |    4|   ap_fifo  |   dout1_V_V  |    pointer   |
|dout1_V_V_full_n  |  in |    1|   ap_fifo  |   dout1_V_V  |    pointer   |
|dout1_V_V_write   | out |    1|   ap_fifo  |   dout1_V_V  |    pointer   |
|ctrl_V_V_dout     |  in |    8|   ap_fifo  |   ctrl_V_V   |    pointer   |
|ctrl_V_V_empty_n  |  in |    1|   ap_fifo  |   ctrl_V_V   |    pointer   |
|ctrl_V_V_read     | out |    1|   ap_fifo  |   ctrl_V_V   |    pointer   |
+------------------+-----+-----+------------+--------------+--------------+

