{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1755908488344 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1755908488344 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 22 19:21:28 2025 " "Processing started: Fri Aug 22 19:21:28 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1755908488344 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755908488344 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fpga -c fpga " "Command: quartus_map --read_settings_files=on --write_settings_files=off fpga -c fpga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755908488344 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1755908488706 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1755908488707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_level.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "top_level.sv" "" { Text "C:/Users/tomas/Documents/GitHub/Lab-1/labs/Lab 1/top_level.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755908494905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755908494905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_level_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_level_tb " "Found entity 1: top_level_tb" {  } { { "top_level_tb.sv" "" { Text "C:/Users/tomas/Documents/GitHub/Lab-1/labs/Lab 1/top_level_tb.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755908494906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755908494906 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level " "Elaborating entity \"top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1755908494925 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 top_level.sv(62) " "Verilog HDL assignment warning at top_level.sv(62): truncated value with size 32 to match size of target (4)" {  } { { "top_level.sv" "" { Text "C:/Users/tomas/Documents/GitHub/Lab-1/labs/Lab 1/top_level.sv" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755908494926 "|top_level"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 top_level.sv(63) " "Verilog HDL assignment warning at top_level.sv(63): truncated value with size 32 to match size of target (4)" {  } { { "top_level.sv" "" { Text "C:/Users/tomas/Documents/GitHub/Lab-1/labs/Lab 1/top_level.sv" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755908494926 "|top_level"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 top_level.sv(64) " "Verilog HDL assignment warning at top_level.sv(64): truncated value with size 32 to match size of target (4)" {  } { { "top_level.sv" "" { Text "C:/Users/tomas/Documents/GitHub/Lab-1/labs/Lab 1/top_level.sv" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755908494926 "|top_level"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 top_level.sv(66) " "Verilog HDL assignment warning at top_level.sv(66): truncated value with size 32 to match size of target (4)" {  } { { "top_level.sv" "" { Text "C:/Users/tomas/Documents/GitHub/Lab-1/labs/Lab 1/top_level.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755908494926 "|top_level"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 top_level.sv(67) " "Verilog HDL assignment warning at top_level.sv(67): truncated value with size 32 to match size of target (4)" {  } { { "top_level.sv" "" { Text "C:/Users/tomas/Documents/GitHub/Lab-1/labs/Lab 1/top_level.sv" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755908494926 "|top_level"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 top_level.sv(68) " "Verilog HDL assignment warning at top_level.sv(68): truncated value with size 32 to match size of target (4)" {  } { { "top_level.sv" "" { Text "C:/Users/tomas/Documents/GitHub/Lab-1/labs/Lab 1/top_level.sv" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755908494926 "|top_level"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_b VCC " "Pin \"HEX3_b\" is stuck at VCC" {  } { { "top_level.sv" "" { Text "C:/Users/tomas/Documents/GitHub/Lab-1/labs/Lab 1/top_level.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755908495293 "|top_level|HEX3_b"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_c VCC " "Pin \"HEX3_c\" is stuck at VCC" {  } { { "top_level.sv" "" { Text "C:/Users/tomas/Documents/GitHub/Lab-1/labs/Lab 1/top_level.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755908495293 "|top_level|HEX3_c"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_d VCC " "Pin \"HEX3_d\" is stuck at VCC" {  } { { "top_level.sv" "" { Text "C:/Users/tomas/Documents/GitHub/Lab-1/labs/Lab 1/top_level.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755908495293 "|top_level|HEX3_d"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_e VCC " "Pin \"HEX3_e\" is stuck at VCC" {  } { { "top_level.sv" "" { Text "C:/Users/tomas/Documents/GitHub/Lab-1/labs/Lab 1/top_level.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755908495293 "|top_level|HEX3_e"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_f VCC " "Pin \"HEX3_f\" is stuck at VCC" {  } { { "top_level.sv" "" { Text "C:/Users/tomas/Documents/GitHub/Lab-1/labs/Lab 1/top_level.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755908495293 "|top_level|HEX3_f"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_g VCC " "Pin \"HEX3_g\" is stuck at VCC" {  } { { "top_level.sv" "" { Text "C:/Users/tomas/Documents/GitHub/Lab-1/labs/Lab 1/top_level.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755908495293 "|top_level|HEX3_g"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1755908495293 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1755908495351 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1755908495623 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755908495623 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "95 " "Implemented 95 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1755908495669 ""} { "Info" "ICUT_CUT_TM_OPINS" "38 " "Implemented 38 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1755908495669 ""} { "Info" "ICUT_CUT_TM_LCELLS" "46 " "Implemented 46 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1755908495669 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1755908495669 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4863 " "Peak virtual memory: 4863 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1755908495688 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 22 19:21:35 2025 " "Processing ended: Fri Aug 22 19:21:35 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1755908495688 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1755908495688 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1755908495688 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1755908495688 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1755908496774 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1755908496774 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 22 19:21:36 2025 " "Processing started: Fri Aug 22 19:21:36 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1755908496774 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1755908496774 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off fpga -c fpga " "Command: quartus_fit --read_settings_files=off --write_settings_files=off fpga -c fpga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1755908496774 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1755908496847 ""}
{ "Info" "0" "" "Project  = fpga" {  } {  } 0 0 "Project  = fpga" 0 0 "Fitter" 0 0 1755908496847 ""}
{ "Info" "0" "" "Revision = fpga" {  } {  } 0 0 "Revision = fpga" 0 0 "Fitter" 0 0 1755908496847 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1755908496948 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1755908496948 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "fpga 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"fpga\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1755908496954 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1755908496990 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1755908496991 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1755908497295 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1755908497308 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1755908497388 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1755908504194 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1755908504223 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1755908504225 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1755908504225 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1755908504225 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1755908504225 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1755908504225 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1755908504225 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1755908504225 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1755908504226 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1755908504226 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:07 " "Fitter preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1755908504253 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "fpga.sdc " "Synopsys Design Constraints File file not found: 'fpga.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1755908508866 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1755908508866 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1755908508867 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1755908508868 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1755908508869 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1755908508869 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1755908508869 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1755908508873 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1755908508969 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:04 " "Fitter placement preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1755908512462 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1755908516370 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1755908516858 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1755908516859 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1755908518344 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X78_Y0 X89_Y10 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X78_Y0 to location X89_Y10" {  } { { "loc" "" { Generic "C:/Users/tomas/Documents/GitHub/Lab-1/labs/Lab 1/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X78_Y0 to location X89_Y10"} { { 12 { 0 ""} 78 0 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1755908521825 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1755908521825 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1755908522232 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1755908522232 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1755908522232 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1755908522239 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.37 " "Total time spent on timing analysis during the Fitter is 0.37 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1755908523874 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1755908523949 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1755908524467 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1755908524467 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1755908524979 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1755908527995 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/tomas/Documents/GitHub/Lab-1/labs/Lab 1/output_files/fpga.fit.smsg " "Generated suppressed messages file C:/Users/tomas/Documents/GitHub/Lab-1/labs/Lab 1/output_files/fpga.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1755908528329 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7000 " "Peak virtual memory: 7000 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1755908529137 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 22 19:22:09 2025 " "Processing ended: Fri Aug 22 19:22:09 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1755908529137 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1755908529137 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:30 " "Total CPU time (on all processors): 00:01:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1755908529137 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1755908529137 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1755908530273 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1755908530273 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 22 19:22:10 2025 " "Processing started: Fri Aug 22 19:22:10 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1755908530273 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1755908530273 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off fpga -c fpga " "Command: quartus_asm --read_settings_files=off --write_settings_files=off fpga -c fpga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1755908530273 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1755908530826 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1755908534159 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5225 " "Peak virtual memory: 5225 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1755908534449 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 22 19:22:14 2025 " "Processing ended: Fri Aug 22 19:22:14 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1755908534449 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1755908534449 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1755908534449 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1755908534449 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1755908535227 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1755908535678 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1755908535678 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 22 19:22:15 2025 " "Processing started: Fri Aug 22 19:22:15 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1755908535678 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1755908535678 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta fpga -c fpga " "Command: quartus_sta fpga -c fpga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1755908535678 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1755908535755 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1755908536136 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1755908536136 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1755908536172 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1755908536173 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "fpga.sdc " "Synopsys Design Constraints File file not found: 'fpga.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1755908536600 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1755908536601 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1755908536601 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1755908536601 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1755908536601 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1755908536601 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1755908536602 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Timing Analyzer" 0 -1 1755908536611 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1755908536618 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1755908536621 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1755908536649 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1755908536658 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1755908536667 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1755908536676 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1755908536683 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1755908536692 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1755908536717 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1755908537347 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1755908537396 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1755908537396 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1755908537396 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1755908537396 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1755908537398 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1755908537415 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1755908537424 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1755908537432 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1755908537442 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1755908537450 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1755908537458 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1755908537579 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1755908538103 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1755908538150 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1755908538151 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1755908538151 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1755908538151 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1755908538160 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1755908538168 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1755908538178 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1755908538188 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1755908538196 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1755908538205 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1755908538329 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1755908538329 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1755908538329 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1755908538329 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1755908538340 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1755908538348 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1755908538357 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1755908538365 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1755908538372 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1755908539578 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1755908539578 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5386 " "Peak virtual memory: 5386 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1755908539656 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 22 19:22:19 2025 " "Processing ended: Fri Aug 22 19:22:19 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1755908539656 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1755908539656 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1755908539656 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1755908539656 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1755908540695 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1755908540696 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 22 19:22:20 2025 " "Processing started: Fri Aug 22 19:22:20 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1755908540696 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1755908540696 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off fpga -c fpga " "Command: quartus_eda --read_settings_files=off --write_settings_files=off fpga -c fpga" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1755908540696 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1755908541327 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "fpga.svo C:/Users/tomas/Documents/GitHub/Lab-1/labs/Lab 1/simulation/questa/ simulation " "Generated file fpga.svo in folder \"C:/Users/tomas/Documents/GitHub/Lab-1/labs/Lab 1/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1755908541365 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4758 " "Peak virtual memory: 4758 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1755908541408 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 22 19:22:21 2025 " "Processing ended: Fri Aug 22 19:22:21 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1755908541408 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1755908541408 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1755908541408 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1755908541408 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "EDA Netlist Writer" 0 -1 1755908542506 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1755908542506 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 22 19:22:22 2025 " "Processing started: Fri Aug 22 19:22:22 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1755908542506 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1755908542506 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t c:/intelfpga_lite/24.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl --block_on_gui fpga fpga " "Command: quartus_sh -t c:/intelfpga_lite/24.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl --block_on_gui fpga fpga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1755908542506 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--block_on_gui fpga fpga " "Quartus(args): --block_on_gui fpga fpga" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1755908542506 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1755908542580 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with Questa Intel FPGA software" {  } {  } 0 0 "Info: Starting NativeLink simulation with Questa Intel FPGA software" 0 0 "Shell" 0 0 1755908542661 ""}
{ "Warning" "0" "" "Warning: File fpga_run_msim_gate_systemverilog.do already exists - backing up current file as fpga_run_msim_gate_systemverilog.do.bak" {  } {  } 0 0 "Warning: File fpga_run_msim_gate_systemverilog.do already exists - backing up current file as fpga_run_msim_gate_systemverilog.do.bak" 0 0 "Shell" 0 0 1755908542734 ""}
{ "Info" "0" "" "Info: Generated Questa Intel FPGA script file C:/Users/tomas/Documents/GitHub/Lab-1/labs/Lab 1/simulation/questa/fpga_run_msim_gate_systemverilog.do" {  } { { "C:/Users/tomas/Documents/GitHub/Lab-1/labs/Lab 1/simulation/questa/fpga_run_msim_gate_systemverilog.do" "0" { Text "C:/Users/tomas/Documents/GitHub/Lab-1/labs/Lab 1/simulation/questa/fpga_run_msim_gate_systemverilog.do" 0 0 0 } }  } 0 0 "Info: Generated Questa Intel FPGA script file C:/Users/tomas/Documents/GitHub/Lab-1/labs/Lab 1/simulation/questa/fpga_run_msim_gate_systemverilog.do" 0 0 "Shell" 0 0 1755908542739 ""}
{ "Info" "0" "" "Probing transcript" {  } {  } 0 0 "Probing transcript" 0 0 "Shell" 0 0 1755908604825 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Reading C:/intelFPGA/19.1/modelsim_ase/tcl/vsim/pref.tcl" {  } {  } 0 0 "Questa Intel FPGA Info: # Reading C:/intelFPGA/19.1/modelsim_ase/tcl/vsim/pref.tcl" 0 0 "Shell" 0 0 1755908604825 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # do fpga_run_msim_gate_systemverilog.do" {  } {  } 0 0 "Questa Intel FPGA Info: # do fpga_run_msim_gate_systemverilog.do" 0 0 "Shell" 0 0 1755908604825 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # if \{\[file exists gate_work\]\} \{" {  } {  } 0 0 "Questa Intel FPGA Info: # if \{\[file exists gate_work\]\} \{" 0 0 "Shell" 0 0 1755908604825 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #     vdel -lib gate_work -all" {  } {  } 0 0 "Questa Intel FPGA Info: #     vdel -lib gate_work -all" 0 0 "Shell" 0 0 1755908604825 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # \}" {  } {  } 0 0 "Questa Intel FPGA Info: # \}" 0 0 "Shell" 0 0 1755908604825 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # vlib gate_work" {  } {  } 0 0 "Questa Intel FPGA Info: # vlib gate_work" 0 0 "Shell" 0 0 1755908604825 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # vmap work gate_work" {  } {  } 0 0 "Questa Intel FPGA Info: # vmap work gate_work" 0 0 "Shell" 0 0 1755908604825 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016" {  } {  } 0 0 "Questa Intel FPGA Info: # Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016" 0 0 "Shell" 0 0 1755908604826 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # vmap work gate_work " {  } {  } 0 0 "Questa Intel FPGA Info: # vmap work gate_work " 0 0 "Shell" 0 0 1755908604826 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Copying C:/intelFPGA/19.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini" {  } {  } 0 0 "Questa Intel FPGA Info: # Copying C:/intelFPGA/19.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini" 0 0 "Shell" 0 0 1755908604826 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Modifying modelsim.ini" {  } {  } 0 0 "Questa Intel FPGA Info: # Modifying modelsim.ini" 0 0 "Shell" 0 0 1755908604826 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1755908604826 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # vlog -sv -work work +incdir+. \{fpga.svo\}" {  } {  } 0 0 "Questa Intel FPGA Info: # vlog -sv -work work +incdir+. \{fpga.svo\}" 0 0 "Shell" 0 0 1755908604826 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016" {  } {  } 0 0 "Questa Intel FPGA Info: # Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016" 0 0 "Shell" 0 0 1755908604826 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Start time: 19:22:28 on Aug 22,2025" {  } {  } 0 0 "Questa Intel FPGA Info: # Start time: 19:22:28 on Aug 22,2025" 0 0 "Shell" 0 0 1755908604826 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # vlog -reportprogress 300 -sv -work work \"+incdir+.\" fpga.svo " {  } {  } 0 0 "Questa Intel FPGA Info: # vlog -reportprogress 300 -sv -work work \"+incdir+.\" fpga.svo " 0 0 "Shell" 0 0 1755908604826 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # -- Compiling module top_level" {  } {  } 0 0 "Questa Intel FPGA Info: # -- Compiling module top_level" 0 0 "Shell" 0 0 1755908604826 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1755908604826 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Top level modules:" {  } {  } 0 0 "Questa Intel FPGA Info: # Top level modules:" 0 0 "Shell" 0 0 1755908604826 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #     top_level" {  } {  } 0 0 "Questa Intel FPGA Info: #     top_level" 0 0 "Shell" 0 0 1755908604826 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # End time: 19:22:28 on Aug 22,2025, Elapsed time: 0:00:00" {  } {  } 0 0 "Questa Intel FPGA Info: # End time: 19:22:28 on Aug 22,2025, Elapsed time: 0:00:00" 0 0 "Shell" 0 0 1755908604827 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Errors: 0, Warnings: 0" {  } {  } 0 0 "Questa Intel FPGA Info: # Errors: 0, Warnings: 0" 0 0 "Shell" 0 0 1755908604827 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1755908604827 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # vlog -sv -work work +incdir+C:/Users/tomas/Documents/GitHub/Lab-1/labs/Lab\\ 1 \{C:/Users/tomas/Documents/GitHub/Lab-1/labs/Lab 1/top_level_tb.sv\}" {  } {  } 0 0 "Questa Intel FPGA Info: # vlog -sv -work work +incdir+C:/Users/tomas/Documents/GitHub/Lab-1/labs/Lab\\ 1 \{C:/Users/tomas/Documents/GitHub/Lab-1/labs/Lab 1/top_level_tb.sv\}" 0 0 "Shell" 0 0 1755908604827 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016" {  } {  } 0 0 "Questa Intel FPGA Info: # Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016" 0 0 "Shell" 0 0 1755908604827 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Start time: 19:22:28 on Aug 22,2025" {  } {  } 0 0 "Questa Intel FPGA Info: # Start time: 19:22:28 on Aug 22,2025" 0 0 "Shell" 0 0 1755908604827 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # vlog -reportprogress 300 -sv -work work \"+incdir+C:/Users/tomas/Documents/GitHub/Lab-1/labs/Lab 1\" C:/Users/tomas/Documents/GitHub/Lab-1/labs/Lab 1/top_level_tb.sv " {  } {  } 0 0 "Questa Intel FPGA Info: # vlog -reportprogress 300 -sv -work work \"+incdir+C:/Users/tomas/Documents/GitHub/Lab-1/labs/Lab 1\" C:/Users/tomas/Documents/GitHub/Lab-1/labs/Lab 1/top_level_tb.sv " 0 0 "Shell" 0 0 1755908604827 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # -- Compiling module top_level_tb" {  } {  } 0 0 "Questa Intel FPGA Info: # -- Compiling module top_level_tb" 0 0 "Shell" 0 0 1755908604827 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1755908604827 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Top level modules:" {  } {  } 0 0 "Questa Intel FPGA Info: # Top level modules:" 0 0 "Shell" 0 0 1755908604827 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #     top_level_tb" {  } {  } 0 0 "Questa Intel FPGA Info: #     top_level_tb" 0 0 "Shell" 0 0 1755908604827 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # End time: 19:22:28 on Aug 22,2025, Elapsed time: 0:00:00" {  } {  } 0 0 "Questa Intel FPGA Info: # End time: 19:22:28 on Aug 22,2025, Elapsed time: 0:00:00" 0 0 "Shell" 0 0 1755908604827 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Errors: 0, Warnings: 0" {  } {  } 0 0 "Questa Intel FPGA Info: # Errors: 0, Warnings: 0" 0 0 "Shell" 0 0 1755908604827 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1755908604827 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # vsim -t 1ps -L altera_ver -L altera_lnsim_ver -L cyclonev_ver -L lpm_ver -L sgate_ver -L cyclonev_hssi_ver -L altera_mf_ver -L cyclonev_pcie_hip_ver -L gate_work -L work -voptargs=\"+acc\"  top_level_tb" {  } {  } 0 0 "Questa Intel FPGA Info: # vsim -t 1ps -L altera_ver -L altera_lnsim_ver -L cyclonev_ver -L lpm_ver -L sgate_ver -L cyclonev_hssi_ver -L altera_mf_ver -L cyclonev_pcie_hip_ver -L gate_work -L work -voptargs=\"+acc\"  top_level_tb" 0 0 "Shell" 0 0 1755908604827 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # vsim -t 1ps -L altera_ver -L altera_lnsim_ver -L cyclonev_ver -L lpm_ver -L sgate_ver -L cyclonev_hssi_ver -L altera_mf_ver -L cyclonev_pcie_hip_ver -L gate_work -L work -voptargs=\"\"+acc\"\" top_level_tb " {  } {  } 0 0 "Questa Intel FPGA Info: # vsim -t 1ps -L altera_ver -L altera_lnsim_ver -L cyclonev_ver -L lpm_ver -L sgate_ver -L cyclonev_hssi_ver -L altera_mf_ver -L cyclonev_pcie_hip_ver -L gate_work -L work -voptargs=\"\"+acc\"\" top_level_tb " 0 0 "Shell" 0 0 1755908604827 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Start time: 19:22:28 on Aug 22,2025" {  } {  } 0 0 "Questa Intel FPGA Info: # Start time: 19:22:28 on Aug 22,2025" 0 0 "Shell" 0 0 1755908604827 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading sv_std.std" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading sv_std.std" 0 0 "Shell" 0 0 1755908604827 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading work.top_level_tb" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading work.top_level_tb" 0 0 "Shell" 0 0 1755908604827 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading work.top_level" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading work.top_level" 0 0 "Shell" 0 0 1755908604827 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_io_obuf" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_io_obuf" 0 0 "Shell" 0 0 1755908604827 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_io_ibuf" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_io_ibuf" 0 0 "Shell" 0 0 1755908604827 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb" 0 0 "Shell" 0 0 1755908604827 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1755908604827 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # add wave *" {  } {  } 0 0 "Questa Intel FPGA Info: # add wave *" 0 0 "Shell" 0 0 1755908604827 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # view structure" {  } {  } 0 0 "Questa Intel FPGA Info: # view structure" 0 0 "Shell" 0 0 1755908604827 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # .main_pane.structure.interior.cs.body.struct" {  } {  } 0 0 "Questa Intel FPGA Info: # .main_pane.structure.interior.cs.body.struct" 0 0 "Shell" 0 0 1755908604827 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # view signals" {  } {  } 0 0 "Questa Intel FPGA Info: # view signals" 0 0 "Shell" 0 0 1755908604827 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # .main_pane.objects.interior.cs.body.tree" {  } {  } 0 0 "Questa Intel FPGA Info: # .main_pane.objects.interior.cs.body.tree" 0 0 "Shell" 0 0 1755908604827 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # run -all" {  } {  } 0 0 "Questa Intel FPGA Info: # run -all" 0 0 "Shell" 0 0 1755908604827 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # t=0 \| SW=0000000000 \| KEY0=1 \| LEDR=0000000000 \| HEX0=1000000 HEX1=1000000 HEX2=1000000 HEX3=1111111" {  } {  } 0 0 "Questa Intel FPGA Info: # t=0 \| SW=0000000000 \| KEY0=1 \| LEDR=0000000000 \| HEX0=1000000 HEX1=1000000 HEX2=1000000 HEX3=1111111" 0 0 "Shell" 0 0 1755908604827 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # t=10000 \| SW=0000011001 \| KEY0=1 \| LEDR=0000011001 \| HEX0=0010000 HEX1=1111001 HEX2=1000000 HEX3=1111111" {  } {  } 0 0 "Questa Intel FPGA Info: # t=10000 \| SW=0000011001 \| KEY0=1 \| LEDR=0000011001 \| HEX0=0010000 HEX1=1111001 HEX2=1000000 HEX3=1111111" 0 0 "Shell" 0 0 1755908604827 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # t=30000 \| SW=1000000000 \| KEY0=1 \| LEDR=1000000000 \| HEX0=1000000 HEX1=1000000 HEX2=0100100 HEX3=1111111" {  } {  } 0 0 "Questa Intel FPGA Info: # t=30000 \| SW=1000000000 \| KEY0=1 \| LEDR=1000000000 \| HEX0=1000000 HEX1=1000000 HEX2=0100100 HEX3=1111111" 0 0 "Shell" 0 0 1755908604828 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # t=50000 \| SW=0001100100 \| KEY0=0 \| LEDR=0001100100 \| HEX0=0011001 HEX1=0000010 HEX2=1000000 HEX3=1111111" {  } {  } 0 0 "Questa Intel FPGA Info: # t=50000 \| SW=0001100100 \| KEY0=0 \| LEDR=0001100100 \| HEX0=0011001 HEX1=0000010 HEX2=1000000 HEX3=1111111" 0 0 "Shell" 0 0 1755908604828 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # t=70000 \| SW=1111111000 \| KEY0=0 \| LEDR=1111111000 \| HEX0=0000000 HEX1=1000000 HEX2=1000000 HEX3=0111111" {  } {  } 0 0 "Questa Intel FPGA Info: # t=70000 \| SW=1111111000 \| KEY0=0 \| LEDR=1111111000 \| HEX0=0000000 HEX1=1000000 HEX2=1000000 HEX3=0111111" 0 0 "Shell" 0 0 1755908604828 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # t=90000 \| SW=0111111111 \| KEY0=0 \| LEDR=0111111111 \| HEX0=0001110 HEX1=0001110 HEX2=1111001 HEX3=1111111" {  } {  } 0 0 "Questa Intel FPGA Info: # t=90000 \| SW=0111111111 \| KEY0=0 \| LEDR=0111111111 \| HEX0=0001110 HEX1=0001110 HEX2=1111001 HEX3=1111111" 0 0 "Shell" 0 0 1755908604828 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # t=110000 \| SW=1000000000 \| KEY0=0 \| LEDR=1000000000 \| HEX0=1000000 HEX1=1000000 HEX2=0100100 HEX3=0111111" {  } {  } 0 0 "Questa Intel FPGA Info: # t=110000 \| SW=1000000000 \| KEY0=0 \| LEDR=1000000000 \| HEX0=1000000 HEX1=1000000 HEX2=0100100 HEX3=0111111" 0 0 "Shell" 0 0 1755908604828 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # ** Note: \$finish    : C:/Users/tomas/Documents/GitHub/Lab-1/labs/Lab 1/top_level_tb.sv(72)" {  } {  } 0 0 "Questa Intel FPGA Info: # ** Note: \$finish    : C:/Users/tomas/Documents/GitHub/Lab-1/labs/Lab 1/top_level_tb.sv(72)" 0 0 "Shell" 0 0 1755908604828 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #    Time: 170 ns  Iteration: 0  Instance: /top_level_tb" {  } {  } 0 0 "Questa Intel FPGA Info: #    Time: 170 ns  Iteration: 0  Instance: /top_level_tb" 0 0 "Shell" 0 0 1755908604828 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # 1" {  } {  } 0 0 "Questa Intel FPGA Info: # 1" 0 0 "Shell" 0 0 1755908604828 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Break in Module top_level_tb at C:/Users/tomas/Documents/GitHub/Lab-1/labs/Lab 1/top_level_tb.sv line 72" {  } {  } 0 0 "Questa Intel FPGA Info: # Break in Module top_level_tb at C:/Users/tomas/Documents/GitHub/Lab-1/labs/Lab 1/top_level_tb.sv line 72" 0 0 "Shell" 0 0 1755908604828 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # WARNING: No extended dataflow license exists" {  } {  } 0 0 "Questa Intel FPGA Info: # WARNING: No extended dataflow license exists" 0 0 "Shell" 0 0 1755908604828 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # End time: 19:23:20 on Aug 22,2025, Elapsed time: 0:00:52" {  } {  } 0 0 "Questa Intel FPGA Info: # End time: 19:23:20 on Aug 22,2025, Elapsed time: 0:00:52" 0 0 "Shell" 0 0 1755908604828 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Errors: 0, Warnings: 1" {  } {  } 0 0 "Questa Intel FPGA Info: # Errors: 0, Warnings: 1" 0 0 "Shell" 0 0 1755908604828 ""}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "Shell" 0 0 1755908604937 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file C:/Users/tomas/Documents/GitHub/Lab-1/labs/Lab 1/fpga_nativelink_simulation.rpt" {  } { { "C:/Users/tomas/Documents/GitHub/Lab-1/labs/Lab 1/fpga_nativelink_simulation.rpt" "0" { Text "C:/Users/tomas/Documents/GitHub/Lab-1/labs/Lab 1/fpga_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file C:/Users/tomas/Documents/GitHub/Lab-1/labs/Lab 1/fpga_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1755908604937 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/24.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script c:/intelfpga_lite/24.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1755908604937 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 1  Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4701 " "Peak virtual memory: 4701 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1755908604937 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 22 19:23:24 2025 " "Processing ended: Fri Aug 22 19:23:24 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1755908604937 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:02 " "Elapsed time: 00:01:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1755908604937 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1755908604937 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1755908604937 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 28 s " "Quartus Prime Full Compilation was successful. 0 errors, 28 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1755908605550 ""}
