<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="API documentation for the Rust `enet` mod in crate `imxrt_ral`."><meta name="keywords" content="rust, rustlang, rust-lang, enet"><title>imxrt_ral::imxrt105::peripherals::enet - Rust</title><link rel="stylesheet" type="text/css" href="../../../../normalize.css"><link rel="stylesheet" type="text/css" href="../../../../rustdoc.css" id="mainThemeStyle"><link rel="stylesheet" type="text/css" href="../../../../light.css"  id="themeStyle"><link rel="stylesheet" type="text/css" href="../../../../dark.css" disabled ><link rel="stylesheet" type="text/css" href="../../../../ayu.css" disabled ><script id="default-settings"></script><script src="../../../../storage.js"></script><noscript><link rel="stylesheet" href="../../../../noscript.css"></noscript><link rel="icon" type="image/svg+xml" href="../../../../favicon.svg">
<link rel="alternate icon" type="image/png" href="../../../../favicon-16x16.png">
<link rel="alternate icon" type="image/png" href="../../../../favicon-32x32.png"><style type="text/css">#crate-search{background-image:url("../../../../down-arrow.svg");}</style></head><body class="rustdoc mod"><!--[if lte IE 8]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"><div class="sidebar-menu">&#9776;</div><a href='../../../../imxrt_ral/index.html'><div class='logo-container rust-logo'><img src='../../../../rust-logo.png' alt='logo'></div></a><p class="location">Module enet</p><div class="sidebar-elems"><div class="block items"><ul><li><a href="#modules">Modules</a></li><li><a href="#structs">Structs</a></li></ul></div><p class="location"><a href="../../../index.html">imxrt_ral</a>::<wbr><a href="../../index.html">imxrt105</a>::<wbr><a href="../index.html">peripherals</a></p><script>window.sidebarCurrent = {name: "enet", ty: "mod", relpath: "../"};</script><script defer src="../sidebar-items.js"></script></div></nav><div class="theme-picker"><button id="theme-picker" aria-label="Pick another theme!" aria-haspopup="menu"><img src="../../../../brush.svg" width="18" alt="Pick another theme!"></button><div id="theme-choices" role="menu"></div></div><script src="../../../../theme.js"></script><nav class="sub"><form class="search-form"><div class="search-container"><div><select id="crate-search"><option value="All crates">All crates</option></select><input class="search-input" name="search" disabled autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"></div><button type="button" class="help-button">?</button>
                <a id="settings-menu" href="../../../../settings.html"><img src="../../../../wheel.svg" width="18" alt="Change settings"></a></div></form></nav><section id="main" class="content"><h1 class="fqn"><span class="out-of-band"><span id="render-detail"><a id="toggle-all-docs" href="javascript:void(0)" title="collapse all docs">[<span class="inner">&#x2212;</span>]</a></span><a class="srclink" href="../../../../src/imxrt_ral/imxrt105/peripherals/enet.rs.html#1-3383" title="goto source code">[src]</a></span><span class="in-band">Module <a href="../../../index.html">imxrt_ral</a>::<wbr><a href="../../index.html">imxrt105</a>::<wbr><a href="../index.html">peripherals</a>::<wbr><a class="mod" href="">enet</a></span></h1><div class="docblock"><p>Ethernet MAC-NET Core</p>
<p>Used by: imxrt1051, imxrt1052</p>
</div><h2 id="modules" class="section-header"><a href="#modules">Modules</a></h2>
<table><tr class="module-item"><td><a class="mod" href="ATCOR/index.html" title="imxrt_ral::imxrt105::peripherals::enet::ATCOR mod">ATCOR</a></td><td class="docblock-short"><p>Timer Correction Register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ATCR/index.html" title="imxrt_ral::imxrt105::peripherals::enet::ATCR mod">ATCR</a></td><td class="docblock-short"><p>Adjustable Timer Control Register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ATINC/index.html" title="imxrt_ral::imxrt105::peripherals::enet::ATINC mod">ATINC</a></td><td class="docblock-short"><p>Time-Stamping Clock Period Register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ATOFF/index.html" title="imxrt_ral::imxrt105::peripherals::enet::ATOFF mod">ATOFF</a></td><td class="docblock-short"><p>Timer Offset Register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ATPER/index.html" title="imxrt_ral::imxrt105::peripherals::enet::ATPER mod">ATPER</a></td><td class="docblock-short"><p>Timer Period Register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ATSTMP/index.html" title="imxrt_ral::imxrt105::peripherals::enet::ATSTMP mod">ATSTMP</a></td><td class="docblock-short"><p>Timestamp of Last Transmitted Frame</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ATVR/index.html" title="imxrt_ral::imxrt105::peripherals::enet::ATVR mod">ATVR</a></td><td class="docblock-short"><p>Timer Value Register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ECR/index.html" title="imxrt_ral::imxrt105::peripherals::enet::ECR mod">ECR</a></td><td class="docblock-short"><p>Ethernet Control Register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="EIMR/index.html" title="imxrt_ral::imxrt105::peripherals::enet::EIMR mod">EIMR</a></td><td class="docblock-short"><p>Interrupt Mask Register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="EIR/index.html" title="imxrt_ral::imxrt105::peripherals::enet::EIR mod">EIR</a></td><td class="docblock-short"><p>Interrupt Event Register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="FTRL/index.html" title="imxrt_ral::imxrt105::peripherals::enet::FTRL mod">FTRL</a></td><td class="docblock-short"><p>Frame Truncation Length</p>
</td></tr><tr class="module-item"><td><a class="mod" href="GALR/index.html" title="imxrt_ral::imxrt105::peripherals::enet::GALR mod">GALR</a></td><td class="docblock-short"><p>Descriptor Group Lower Address Register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="GAUR/index.html" title="imxrt_ral::imxrt105::peripherals::enet::GAUR mod">GAUR</a></td><td class="docblock-short"><p>Descriptor Group Upper Address Register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="IALR/index.html" title="imxrt_ral::imxrt105::peripherals::enet::IALR mod">IALR</a></td><td class="docblock-short"><p>Descriptor Individual Lower Address Register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="IAUR/index.html" title="imxrt_ral::imxrt105::peripherals::enet::IAUR mod">IAUR</a></td><td class="docblock-short"><p>Descriptor Individual Upper Address Register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="IEEE_R_ALIGN/index.html" title="imxrt_ral::imxrt105::peripherals::enet::IEEE_R_ALIGN mod">IEEE_R_ALIGN</a></td><td class="docblock-short"><p>Frames Received with Alignment Error Statistic Register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="IEEE_R_CRC/index.html" title="imxrt_ral::imxrt105::peripherals::enet::IEEE_R_CRC mod">IEEE_R_CRC</a></td><td class="docblock-short"><p>Frames Received with CRC Error Statistic Register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="IEEE_R_DROP/index.html" title="imxrt_ral::imxrt105::peripherals::enet::IEEE_R_DROP mod">IEEE_R_DROP</a></td><td class="docblock-short"><p>Frames not Counted Correctly Statistic Register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="IEEE_R_FDXFC/index.html" title="imxrt_ral::imxrt105::peripherals::enet::IEEE_R_FDXFC mod">IEEE_R_FDXFC</a></td><td class="docblock-short"><p>Flow Control Pause Frames Received Statistic Register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="IEEE_R_FRAME_OK/index.html" title="imxrt_ral::imxrt105::peripherals::enet::IEEE_R_FRAME_OK mod">IEEE_R_FRAME_OK</a></td><td class="docblock-short"><p>Frames Received OK Statistic Register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="IEEE_R_MACERR/index.html" title="imxrt_ral::imxrt105::peripherals::enet::IEEE_R_MACERR mod">IEEE_R_MACERR</a></td><td class="docblock-short"><p>Receive FIFO Overflow Count Statistic Register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="IEEE_R_OCTETS_OK/index.html" title="imxrt_ral::imxrt105::peripherals::enet::IEEE_R_OCTETS_OK mod">IEEE_R_OCTETS_OK</a></td><td class="docblock-short"><p>Octet Count for Frames Received without Error Statistic Register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="IEEE_T_1COL/index.html" title="imxrt_ral::imxrt105::peripherals::enet::IEEE_T_1COL mod">IEEE_T_1COL</a></td><td class="docblock-short"><p>Frames Transmitted with Single Collision Statistic Register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="IEEE_T_CSERR/index.html" title="imxrt_ral::imxrt105::peripherals::enet::IEEE_T_CSERR mod">IEEE_T_CSERR</a></td><td class="docblock-short"><p>Frames Transmitted with Carrier Sense Error Statistic Register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="IEEE_T_DEF/index.html" title="imxrt_ral::imxrt105::peripherals::enet::IEEE_T_DEF mod">IEEE_T_DEF</a></td><td class="docblock-short"><p>Frames Transmitted after Deferral Delay Statistic Register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="IEEE_T_DROP/index.html" title="imxrt_ral::imxrt105::peripherals::enet::IEEE_T_DROP mod">IEEE_T_DROP</a></td><td class="docblock-short"><p>Reserved Statistic Register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="IEEE_T_EXCOL/index.html" title="imxrt_ral::imxrt105::peripherals::enet::IEEE_T_EXCOL mod">IEEE_T_EXCOL</a></td><td class="docblock-short"><p>Frames Transmitted with Excessive Collisions Statistic Register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="IEEE_T_FDXFC/index.html" title="imxrt_ral::imxrt105::peripherals::enet::IEEE_T_FDXFC mod">IEEE_T_FDXFC</a></td><td class="docblock-short"><p>Flow Control Pause Frames Transmitted Statistic Register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="IEEE_T_FRAME_OK/index.html" title="imxrt_ral::imxrt105::peripherals::enet::IEEE_T_FRAME_OK mod">IEEE_T_FRAME_OK</a></td><td class="docblock-short"><p>Frames Transmitted OK Statistic Register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="IEEE_T_LCOL/index.html" title="imxrt_ral::imxrt105::peripherals::enet::IEEE_T_LCOL mod">IEEE_T_LCOL</a></td><td class="docblock-short"><p>Frames Transmitted with Late Collision Statistic Register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="IEEE_T_MACERR/index.html" title="imxrt_ral::imxrt105::peripherals::enet::IEEE_T_MACERR mod">IEEE_T_MACERR</a></td><td class="docblock-short"><p>Frames Transmitted with Tx FIFO Underrun Statistic Register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="IEEE_T_MCOL/index.html" title="imxrt_ral::imxrt105::peripherals::enet::IEEE_T_MCOL mod">IEEE_T_MCOL</a></td><td class="docblock-short"><p>Frames Transmitted with Multiple Collisions Statistic Register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="IEEE_T_OCTETS_OK/index.html" title="imxrt_ral::imxrt105::peripherals::enet::IEEE_T_OCTETS_OK mod">IEEE_T_OCTETS_OK</a></td><td class="docblock-short"><p>Octet Count for Frames Transmitted w/o Error Statistic Register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="IEEE_T_SQE/index.html" title="imxrt_ral::imxrt105::peripherals::enet::IEEE_T_SQE mod">IEEE_T_SQE</a></td><td class="docblock-short"><p>Reserved Statistic Register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="MIBC/index.html" title="imxrt_ral::imxrt105::peripherals::enet::MIBC mod">MIBC</a></td><td class="docblock-short"><p>MIB Control Register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="MMFR/index.html" title="imxrt_ral::imxrt105::peripherals::enet::MMFR mod">MMFR</a></td><td class="docblock-short"><p>MII Management Frame Register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="MRBR/index.html" title="imxrt_ral::imxrt105::peripherals::enet::MRBR mod">MRBR</a></td><td class="docblock-short"><p>Maximum Receive Buffer Size Register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="MSCR/index.html" title="imxrt_ral::imxrt105::peripherals::enet::MSCR mod">MSCR</a></td><td class="docblock-short"><p>MII Speed Control Register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="OPD/index.html" title="imxrt_ral::imxrt105::peripherals::enet::OPD mod">OPD</a></td><td class="docblock-short"><p>Opcode/Pause Duration Register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="PALR/index.html" title="imxrt_ral::imxrt105::peripherals::enet::PALR mod">PALR</a></td><td class="docblock-short"><p>Physical Address Lower Register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="PAUR/index.html" title="imxrt_ral::imxrt105::peripherals::enet::PAUR mod">PAUR</a></td><td class="docblock-short"><p>Physical Address Upper Register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="RACC/index.html" title="imxrt_ral::imxrt105::peripherals::enet::RACC mod">RACC</a></td><td class="docblock-short"><p>Receive Accelerator Function Configuration</p>
</td></tr><tr class="module-item"><td><a class="mod" href="RAEM/index.html" title="imxrt_ral::imxrt105::peripherals::enet::RAEM mod">RAEM</a></td><td class="docblock-short"><p>Receive FIFO Almost Empty Threshold</p>
</td></tr><tr class="module-item"><td><a class="mod" href="RAFL/index.html" title="imxrt_ral::imxrt105::peripherals::enet::RAFL mod">RAFL</a></td><td class="docblock-short"><p>Receive FIFO Almost Full Threshold</p>
</td></tr><tr class="module-item"><td><a class="mod" href="RCR/index.html" title="imxrt_ral::imxrt105::peripherals::enet::RCR mod">RCR</a></td><td class="docblock-short"><p>Receive Control Register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="RDAR/index.html" title="imxrt_ral::imxrt105::peripherals::enet::RDAR mod">RDAR</a></td><td class="docblock-short"><p>Receive Descriptor Active Register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="RDSR/index.html" title="imxrt_ral::imxrt105::peripherals::enet::RDSR mod">RDSR</a></td><td class="docblock-short"><p>Receive Descriptor Ring Start Register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="RMON_R_BC_PKT/index.html" title="imxrt_ral::imxrt105::peripherals::enet::RMON_R_BC_PKT mod">RMON_R_BC_PKT</a></td><td class="docblock-short"><p>Rx Broadcast Packets Statistic Register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="RMON_R_CRC_ALIGN/index.html" title="imxrt_ral::imxrt105::peripherals::enet::RMON_R_CRC_ALIGN mod">RMON_R_CRC_ALIGN</a></td><td class="docblock-short"><p>Rx Packets with CRC/Align Error Statistic Register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="RMON_R_FRAG/index.html" title="imxrt_ral::imxrt105::peripherals::enet::RMON_R_FRAG mod">RMON_R_FRAG</a></td><td class="docblock-short"><p>Rx Packets Less Than 64 Bytes and Bad CRC Statistic Register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="RMON_R_JAB/index.html" title="imxrt_ral::imxrt105::peripherals::enet::RMON_R_JAB mod">RMON_R_JAB</a></td><td class="docblock-short"><p>Rx Packets Greater Than MAX_FL Bytes and Bad CRC Statistic Register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="RMON_R_MC_PKT/index.html" title="imxrt_ral::imxrt105::peripherals::enet::RMON_R_MC_PKT mod">RMON_R_MC_PKT</a></td><td class="docblock-short"><p>Rx Multicast Packets Statistic Register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="RMON_R_OCTETS/index.html" title="imxrt_ral::imxrt105::peripherals::enet::RMON_R_OCTETS mod">RMON_R_OCTETS</a></td><td class="docblock-short"><p>Rx Octets Statistic Register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="RMON_R_OVERSIZE/index.html" title="imxrt_ral::imxrt105::peripherals::enet::RMON_R_OVERSIZE mod">RMON_R_OVERSIZE</a></td><td class="docblock-short"><p>Rx Packets Greater Than MAX_FL and Good CRC Statistic Register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="RMON_R_P64/index.html" title="imxrt_ral::imxrt105::peripherals::enet::RMON_R_P64 mod">RMON_R_P64</a></td><td class="docblock-short"><p>Rx 64-Byte Packets Statistic Register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="RMON_R_P65TO127/index.html" title="imxrt_ral::imxrt105::peripherals::enet::RMON_R_P65TO127 mod">RMON_R_P65TO127</a></td><td class="docblock-short"><p>Rx 65- to 127-Byte Packets Statistic Register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="RMON_R_P128TO255/index.html" title="imxrt_ral::imxrt105::peripherals::enet::RMON_R_P128TO255 mod">RMON_R_P128TO255</a></td><td class="docblock-short"><p>Rx 128- to 255-Byte Packets Statistic Register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="RMON_R_P256TO511/index.html" title="imxrt_ral::imxrt105::peripherals::enet::RMON_R_P256TO511 mod">RMON_R_P256TO511</a></td><td class="docblock-short"><p>Rx 256- to 511-Byte Packets Statistic Register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="RMON_R_P512TO1023/index.html" title="imxrt_ral::imxrt105::peripherals::enet::RMON_R_P512TO1023 mod">RMON_R_P512TO1023</a></td><td class="docblock-short"><p>Rx 512- to 1023-Byte Packets Statistic Register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="RMON_R_P1024TO2047/index.html" title="imxrt_ral::imxrt105::peripherals::enet::RMON_R_P1024TO2047 mod">RMON_R_P1024TO2047</a></td><td class="docblock-short"><p>Rx 1024- to 2047-Byte Packets Statistic Register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="RMON_R_PACKETS/index.html" title="imxrt_ral::imxrt105::peripherals::enet::RMON_R_PACKETS mod">RMON_R_PACKETS</a></td><td class="docblock-short"><p>Rx Packet Count Statistic Register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="RMON_R_P_GTE2048/index.html" title="imxrt_ral::imxrt105::peripherals::enet::RMON_R_P_GTE2048 mod">RMON_R_P_GTE2048</a></td><td class="docblock-short"><p>Rx Packets Greater than 2048 Bytes Statistic Register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="RMON_R_RESVD_0/index.html" title="imxrt_ral::imxrt105::peripherals::enet::RMON_R_RESVD_0 mod">RMON_R_RESVD_0</a></td><td class="docblock-short"><p>Reserved Statistic Register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="RMON_R_UNDERSIZE/index.html" title="imxrt_ral::imxrt105::peripherals::enet::RMON_R_UNDERSIZE mod">RMON_R_UNDERSIZE</a></td><td class="docblock-short"><p>Rx Packets with Less Than 64 Bytes and Good CRC Statistic Register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="RMON_T_BC_PKT/index.html" title="imxrt_ral::imxrt105::peripherals::enet::RMON_T_BC_PKT mod">RMON_T_BC_PKT</a></td><td class="docblock-short"><p>Tx Broadcast Packets Statistic Register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="RMON_T_COL/index.html" title="imxrt_ral::imxrt105::peripherals::enet::RMON_T_COL mod">RMON_T_COL</a></td><td class="docblock-short"><p>Tx Collision Count Statistic Register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="RMON_T_CRC_ALIGN/index.html" title="imxrt_ral::imxrt105::peripherals::enet::RMON_T_CRC_ALIGN mod">RMON_T_CRC_ALIGN</a></td><td class="docblock-short"><p>Tx Packets with CRC/Align Error Statistic Register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="RMON_T_DROP/index.html" title="imxrt_ral::imxrt105::peripherals::enet::RMON_T_DROP mod">RMON_T_DROP</a></td><td class="docblock-short"><p>Reserved Statistic Register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="RMON_T_FRAG/index.html" title="imxrt_ral::imxrt105::peripherals::enet::RMON_T_FRAG mod">RMON_T_FRAG</a></td><td class="docblock-short"><p>Tx Packets Less Than 64 Bytes and Bad CRC Statistic Register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="RMON_T_JAB/index.html" title="imxrt_ral::imxrt105::peripherals::enet::RMON_T_JAB mod">RMON_T_JAB</a></td><td class="docblock-short"><p>Tx Packets Greater Than MAX_FL bytes and Bad CRC Statistic Register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="RMON_T_MC_PKT/index.html" title="imxrt_ral::imxrt105::peripherals::enet::RMON_T_MC_PKT mod">RMON_T_MC_PKT</a></td><td class="docblock-short"><p>Tx Multicast Packets Statistic Register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="RMON_T_OCTETS/index.html" title="imxrt_ral::imxrt105::peripherals::enet::RMON_T_OCTETS mod">RMON_T_OCTETS</a></td><td class="docblock-short"><p>Tx Octets Statistic Register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="RMON_T_OVERSIZE/index.html" title="imxrt_ral::imxrt105::peripherals::enet::RMON_T_OVERSIZE mod">RMON_T_OVERSIZE</a></td><td class="docblock-short"><p>Tx Packets GT MAX_FL bytes and Good CRC Statistic Register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="RMON_T_P64/index.html" title="imxrt_ral::imxrt105::peripherals::enet::RMON_T_P64 mod">RMON_T_P64</a></td><td class="docblock-short"><p>Tx 64-Byte Packets Statistic Register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="RMON_T_P65TO127/index.html" title="imxrt_ral::imxrt105::peripherals::enet::RMON_T_P65TO127 mod">RMON_T_P65TO127</a></td><td class="docblock-short"><p>Tx 65- to 127-byte Packets Statistic Register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="RMON_T_P128TO255/index.html" title="imxrt_ral::imxrt105::peripherals::enet::RMON_T_P128TO255 mod">RMON_T_P128TO255</a></td><td class="docblock-short"><p>Tx 128- to 255-byte Packets Statistic Register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="RMON_T_P256TO511/index.html" title="imxrt_ral::imxrt105::peripherals::enet::RMON_T_P256TO511 mod">RMON_T_P256TO511</a></td><td class="docblock-short"><p>Tx 256- to 511-byte Packets Statistic Register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="RMON_T_P512TO1023/index.html" title="imxrt_ral::imxrt105::peripherals::enet::RMON_T_P512TO1023 mod">RMON_T_P512TO1023</a></td><td class="docblock-short"><p>Tx 512- to 1023-byte Packets Statistic Register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="RMON_T_P1024TO2047/index.html" title="imxrt_ral::imxrt105::peripherals::enet::RMON_T_P1024TO2047 mod">RMON_T_P1024TO2047</a></td><td class="docblock-short"><p>Tx 1024- to 2047-byte Packets Statistic Register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="RMON_T_PACKETS/index.html" title="imxrt_ral::imxrt105::peripherals::enet::RMON_T_PACKETS mod">RMON_T_PACKETS</a></td><td class="docblock-short"><p>Tx Packet Count Statistic Register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="RMON_T_P_GTE2048/index.html" title="imxrt_ral::imxrt105::peripherals::enet::RMON_T_P_GTE2048 mod">RMON_T_P_GTE2048</a></td><td class="docblock-short"><p>Tx Packets Greater Than 2048 Bytes Statistic Register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="RMON_T_UNDERSIZE/index.html" title="imxrt_ral::imxrt105::peripherals::enet::RMON_T_UNDERSIZE mod">RMON_T_UNDERSIZE</a></td><td class="docblock-short"><p>Tx Packets Less Than Bytes and Good CRC Statistic Register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="RSEM/index.html" title="imxrt_ral::imxrt105::peripherals::enet::RSEM mod">RSEM</a></td><td class="docblock-short"><p>Receive FIFO Section Empty Threshold</p>
</td></tr><tr class="module-item"><td><a class="mod" href="RSFL/index.html" title="imxrt_ral::imxrt105::peripherals::enet::RSFL mod">RSFL</a></td><td class="docblock-short"><p>Receive FIFO Section Full Threshold</p>
</td></tr><tr class="module-item"><td><a class="mod" href="RXIC/index.html" title="imxrt_ral::imxrt105::peripherals::enet::RXIC mod">RXIC</a></td><td class="docblock-short"><p>Receive Interrupt Coalescing Register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="TACC/index.html" title="imxrt_ral::imxrt105::peripherals::enet::TACC mod">TACC</a></td><td class="docblock-short"><p>Transmit Accelerator Function Configuration</p>
</td></tr><tr class="module-item"><td><a class="mod" href="TAEM/index.html" title="imxrt_ral::imxrt105::peripherals::enet::TAEM mod">TAEM</a></td><td class="docblock-short"><p>Transmit FIFO Almost Empty Threshold</p>
</td></tr><tr class="module-item"><td><a class="mod" href="TAFL/index.html" title="imxrt_ral::imxrt105::peripherals::enet::TAFL mod">TAFL</a></td><td class="docblock-short"><p>Transmit FIFO Almost Full Threshold</p>
</td></tr><tr class="module-item"><td><a class="mod" href="TCCR0/index.html" title="imxrt_ral::imxrt105::peripherals::enet::TCCR0 mod">TCCR0</a></td><td class="docblock-short"><p>Timer Compare Capture Register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="TCCR1/index.html" title="imxrt_ral::imxrt105::peripherals::enet::TCCR1 mod">TCCR1</a></td><td class="docblock-short"><p>Timer Compare Capture Register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="TCCR2/index.html" title="imxrt_ral::imxrt105::peripherals::enet::TCCR2 mod">TCCR2</a></td><td class="docblock-short"><p>Timer Compare Capture Register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="TCCR3/index.html" title="imxrt_ral::imxrt105::peripherals::enet::TCCR3 mod">TCCR3</a></td><td class="docblock-short"><p>Timer Compare Capture Register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="TCR/index.html" title="imxrt_ral::imxrt105::peripherals::enet::TCR mod">TCR</a></td><td class="docblock-short"><p>Transmit Control Register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="TCSR0/index.html" title="imxrt_ral::imxrt105::peripherals::enet::TCSR0 mod">TCSR0</a></td><td class="docblock-short"><p>Timer Control Status Register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="TCSR1/index.html" title="imxrt_ral::imxrt105::peripherals::enet::TCSR1 mod">TCSR1</a></td><td class="docblock-short"><p>Timer Control Status Register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="TCSR2/index.html" title="imxrt_ral::imxrt105::peripherals::enet::TCSR2 mod">TCSR2</a></td><td class="docblock-short"><p>Timer Control Status Register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="TCSR3/index.html" title="imxrt_ral::imxrt105::peripherals::enet::TCSR3 mod">TCSR3</a></td><td class="docblock-short"><p>Timer Control Status Register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="TDAR/index.html" title="imxrt_ral::imxrt105::peripherals::enet::TDAR mod">TDAR</a></td><td class="docblock-short"><p>Transmit Descriptor Active Register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="TDSR/index.html" title="imxrt_ral::imxrt105::peripherals::enet::TDSR mod">TDSR</a></td><td class="docblock-short"><p>Transmit Buffer Descriptor Ring Start Register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="TFWR/index.html" title="imxrt_ral::imxrt105::peripherals::enet::TFWR mod">TFWR</a></td><td class="docblock-short"><p>Transmit FIFO Watermark Register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="TGSR/index.html" title="imxrt_ral::imxrt105::peripherals::enet::TGSR mod">TGSR</a></td><td class="docblock-short"><p>Timer Global Status Register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="TIPG/index.html" title="imxrt_ral::imxrt105::peripherals::enet::TIPG mod">TIPG</a></td><td class="docblock-short"><p>Transmit Inter-Packet Gap</p>
</td></tr><tr class="module-item"><td><a class="mod" href="TSEM/index.html" title="imxrt_ral::imxrt105::peripherals::enet::TSEM mod">TSEM</a></td><td class="docblock-short"><p>Transmit FIFO Section Empty Threshold</p>
</td></tr><tr class="module-item"><td><a class="mod" href="TXIC/index.html" title="imxrt_ral::imxrt105::peripherals::enet::TXIC mod">TXIC</a></td><td class="docblock-short"><p>Transmit Interrupt Coalescing Register</p>
</td></tr></table><h2 id="structs" class="section-header"><a href="#structs">Structs</a></h2>
<table><tr class="module-item"><td><a class="struct" href="struct.Instance.html" title="imxrt_ral::imxrt105::peripherals::enet::Instance struct">Instance</a></td><td class="docblock-short"></td></tr><tr class="module-item"><td><a class="struct" href="struct.RegisterBlock.html" title="imxrt_ral::imxrt105::peripherals::enet::RegisterBlock struct">RegisterBlock</a></td><td class="docblock-short"></td></tr><tr class="module-item"><td><a class="struct" href="struct.ResetValues.html" title="imxrt_ral::imxrt105::peripherals::enet::ResetValues struct">ResetValues</a></td><td class="docblock-short"></td></tr></table></section><section id="search" class="content hidden"></section><section class="footer"></section><script>window.rootPath = "../../../../";window.currentCrate = "imxrt_ral";</script><script src="../../../../main.js"></script><script defer src="../../../../search-index.js"></script></body></html>