#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon May 13 17:48:00 2019
# Process ID: 5244
# Current directory: C:/Users/ECE/Desktop/LSTM_IOT_SEC/branch_test1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5304 C:\Users\ECE\Desktop\LSTM_IOT_SEC\branch_test1\branch_test1.xpr
# Log file: C:/Users/ECE/Desktop/LSTM_IOT_SEC/branch_test1/vivado.log
# Journal file: C:/Users/ECE/Desktop/LSTM_IOT_SEC/branch_test1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/ECE/Desktop/LSTM_IOT_SEC/branch_test1/branch_test1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 774.531 ; gain = 176.688
update_compile_order -fileset sources_1
set_property is_enabled false [get_files  C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/backups/lstm_5.11_branch_implementation_bias_fixed.v]
update_compile_order -fileset sources_1
add_files -norecurse {{C:/Users/ECE/Desktop/implementation test.5.13/lstm_5.12_convert_verified.v}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
add_files -norecurse {{C:/Users/ECE/Desktop/implementation test.5.13/inpdt_mid.v}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ECE/Desktop/LSTM_IOT_SEC/branch_test1/branch_test1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lstm_tb_br' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ECE/Desktop/LSTM_IOT_SEC/branch_test1/branch_test1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lstm_tb_br_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/implementation test.5.13/inpdt_mid.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inpdt_16_mid
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/implementation test.5.13/lstm_5.12_convert_verified.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSTM
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ECE/Desktop/LSTM_IOT_SEC/branch_test1/branch_test1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 270e93d2f5744b93bcb78f30da9ff7ec --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lstm_tb_br_behav xil_defaultlib.lstm_tb_br xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'iBr_Ht_load' on this module [C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/branch/branch_lstm_tb.v:72]
ERROR: [VRFC 10-3180] cannot find port 'iBr_Ct_load' on this module [C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/branch/branch_lstm_tb.v:71]
ERROR: [VRFC 10-3180] cannot find port 'iLoad_valid' on this module [C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/branch/branch_lstm_tb.v:70]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/ECE/Desktop/LSTM_IOT_SEC/branch_test1/branch_test1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/ECE/Desktop/LSTM_IOT_SEC/branch_test1/branch_test1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ECE/Desktop/LSTM_IOT_SEC/branch_test1/branch_test1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lstm_tb_br' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ECE/Desktop/LSTM_IOT_SEC/branch_test1/branch_test1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lstm_tb_br_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/SRAM_128x2048.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SRAM_128x2048
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/SRAM_32x512.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SRAM_32x512
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/branch/branch_bias_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module br_bias_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/branch/branch_input_data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module br_input_data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/branch/branch_output_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module br_output_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/branch/branch_weight_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module br_weight_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/implementation test.5.13/inpdt_mid.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inpdt_16_mid
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/implementation test.5.13/lstm_5.12_convert_verified.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSTM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/sigmoid_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/tanh_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/branch/branch_lstm_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lstm_tb_br
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ECE/Desktop/LSTM_IOT_SEC/branch_test1/branch_test1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 270e93d2f5744b93bcb78f30da9ff7ec --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lstm_tb_br_behav xil_defaultlib.lstm_tb_br xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/SRAM_128x2048.v" Line 5. Module SRAM_128x2048 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/SRAM_128x2048.v" Line 5. Module SRAM_128x2048 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/SRAM_32x512.v" Line 5. Module SRAM_32x512 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.inpdt_16_mid
Compiling module xil_defaultlib.SRAM_128x2048
Compiling module xil_defaultlib.SRAM_32x512
Compiling module xil_defaultlib.sigmoid_LUT
Compiling module xil_defaultlib.tanh_LUT
Compiling module xil_defaultlib.LSTM
Compiling module xil_defaultlib.br_weight_memory
Compiling module xil_defaultlib.br_bias_memory
Compiling module xil_defaultlib.br_input_data_memory
Compiling module xil_defaultlib.br_output_memory
Compiling module xil_defaultlib.lstm_tb_br
Compiling module xil_defaultlib.glbl
Built simulation snapshot lstm_tb_br_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 833.699 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ECE/Desktop/LSTM_IOT_SEC/branch_test1/branch_test1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "lstm_tb_br_behav -key {Behavioral:sim_1:Functional:lstm_tb_br} -tclbatch {lstm_tb_br.tcl} -view {C:/Users/ECE/Desktop/LSTM_IOT_SEC/branch_test1/lstm_tb_br_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/ECE/Desktop/LSTM_IOT_SEC/branch_test1/lstm_tb_br_behav.wcfg
source lstm_tb_br.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lstm_tb_br_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 1223.656 ; gain = 389.957
run all
test          0 is failed
result is 0x80808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080
answer is 0x95959595959595959595959595959595959595959595959595959595959595959595959595959595959595959595959595959595959595959595959595959595

test          1 is failed
result is 0x80808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080
answer is 0x339d8abb7ed5a0807c8180629aa684b975807e7d8d82739d808b7c90b580838280779687c77f8c819d85df8a6fa59181818f808d90dcd99a4d744e7679927d84

test          2 is failed
result is 0x80808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080
answer is 0xc69870b03188d54c8880426795888ec680d8724f8bc8d3807680877f8445dfca669386ac8062cda4895a82bf8550809475a44eda868080827f7764d99857de42

$finish called at time : 362855 ns : File "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/branch/branch_lstm_tb.v" Line 246
export_ip_user_files -of_objects  [get_files {{C:/Users/ECE/Desktop/implementation test.5.13/lstm_5.12_convert_verified.v}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/ECE/Desktop/implementation test.5.13/lstm_5.12_convert_verified.v}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{C:/Users/ECE/Desktop/implementation test.5.13/inpdt_mid.v}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/ECE/Desktop/implementation test.5.13/inpdt_mid.v}}
create_project project_1 C:/Users/ECE/Desktop/LSTM_IOT_SEC/project_1 -part xa7a12tcpg238-2I
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1529.184 ; gain = 14.836
add_files -norecurse {C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/SRAM_128x2048.v C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/tanh_LUT.v C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/backups/lstm_5.12_convert_verified.v C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/inpdt_mid.v C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/SRAM_32x512.v C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/sigmoid_LUT.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse {C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/branch/branch_context_memory.v C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/branch/branch_weight_memory.v C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/branch/branch_input_data_memory.v C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/branch/branch_bias_memory.v C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/branch/branch_output_memory.v C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/branch/branch_lstm_tb.v}
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
ERROR: [Simtcl 6-165] Wave configuration has been modified. Use -force to close simulation without saving wave configuration.
ERROR: [Simtcl 6-165] Wave configuration has been modified. Use -force to close simulation without saving wave configuration.
save_wave_config {C:/Users/ECE/Desktop/LSTM_IOT_SEC/branch_test1/lstm_tb_br_behav.wcfg}
current_project branch_test1
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ECE/Desktop/LSTM_IOT_SEC/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lstm_tb_br' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ECE/Desktop/LSTM_IOT_SEC/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lstm_tb_br_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/SRAM_128x2048.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SRAM_128x2048
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/SRAM_32x512.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SRAM_32x512
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/branch/branch_bias_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module br_bias_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/branch/branch_input_data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module br_input_data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/branch/branch_output_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module br_output_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/branch/branch_weight_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module br_weight_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/inpdt_mid.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inpdt_16_mid
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/backups/lstm_5.12_convert_verified.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSTM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/sigmoid_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/tanh_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/branch/branch_lstm_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lstm_tb_br
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ECE/Desktop/LSTM_IOT_SEC/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 94fb33c9514f4a1b864ca541008e68a6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lstm_tb_br_behav xil_defaultlib.lstm_tb_br xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/SRAM_128x2048.v" Line 5. Module SRAM_128x2048 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/SRAM_128x2048.v" Line 5. Module SRAM_128x2048 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/SRAM_32x512.v" Line 5. Module SRAM_32x512 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.inpdt_16_mid
Compiling module xil_defaultlib.SRAM_128x2048
Compiling module xil_defaultlib.SRAM_32x512
Compiling module xil_defaultlib.sigmoid_LUT
Compiling module xil_defaultlib.tanh_LUT
Compiling module xil_defaultlib.LSTM
Compiling module xil_defaultlib.br_weight_memory
Compiling module xil_defaultlib.br_bias_memory
Compiling module xil_defaultlib.br_input_data_memory
Compiling module xil_defaultlib.br_output_memory
Compiling module xil_defaultlib.lstm_tb_br
Compiling module xil_defaultlib.glbl
Built simulation snapshot lstm_tb_br_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/ECE/Desktop/LSTM_IOT_SEC/project_1/project_1.sim/sim_1/behav/xsim/xsim.dir/lstm_tb_br_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/ECE/Desktop/LSTM_IOT_SEC/project_1/project_1.sim/sim_1/behav/xsim/xsim.dir/lstm_tb_br_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon May 13 18:41:57 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2018.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon May 13 18:41:57 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 1540.160 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '15' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ECE/Desktop/LSTM_IOT_SEC/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "lstm_tb_br_behav -key {Behavioral:sim_1:Functional:lstm_tb_br} -tclbatch {lstm_tb_br.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source lstm_tb_br.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lstm_tb_br_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 1540.160 ; gain = 0.000
run all
test          0 is failed
result is 0x80808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080
answer is 0x95959595959595959595959595959595959595959595959595959595959595959595959595959595959595959595959595959595959595959595959595959595

test          1 is failed
result is 0x80808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080
answer is 0x339d8abb7ed5a0807c8180629aa684b975807e7d8d82739d808b7c90b580838280779687c77f8c819d85df8a6fa59181818f808d90dcd99a4d744e7679927d84

test          2 is failed
result is 0x80808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080
answer is 0xc69870b03188d54c8880426795888ec680d8724f8bc8d3807680877f8445dfca669386ac8062cda4895a82bf8550809475a44eda868080827f7764d99857de42

$finish called at time : 362855 ns : File "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/branch/branch_lstm_tb.v" Line 246
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
test          0 is failed
result is 0x80808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080
answer is 0x95959595959595959595959595959595959595959595959595959595959595959595959595959595959595959595959595959595959595959595959595959595

test          1 is failed
result is 0x80808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080
answer is 0x339d8abb7ed5a0807c8180629aa684b975807e7d8d82739d808b7c90b580838280779687c77f8c819d85df8a6fa59181818f808d90dcd99a4d744e7679927d84

test          2 is failed
result is 0x80808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080
answer is 0xc69870b03188d54c8880426795888ec680d8724f8bc8d3807680877f8445dfca669386ac8062cda4895a82bf8550809475a44eda868080827f7764d99857de42

$finish called at time : 362855 ns : File "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/branch/branch_lstm_tb.v" Line 246
save_wave_config {C:/Users/ECE/Desktop/LSTM_IOT_SEC/project_1/lstm_tb_br_behav.wcfg}
add_files -fileset sim_1 -norecurse C:/Users/ECE/Desktop/LSTM_IOT_SEC/project_1/lstm_tb_br_behav.wcfg
set_property xsim.view C:/Users/ECE/Desktop/LSTM_IOT_SEC/project_1/lstm_tb_br_behav.wcfg [get_filesets sim_1]
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
test          0 is failed
result is 0x80808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080
answer is 0x95959595959595959595959595959595959595959595959595959595959595959595959595959595959595959595959595959595959595959595959595959595

test          1 is failed
result is 0x80808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080
answer is 0x339d8abb7ed5a0807c8180629aa684b975807e7d8d82739d808b7c90b580838280779687c77f8c819d85df8a6fa59181818f808d90dcd99a4d744e7679927d84

test          2 is failed
result is 0x80808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080
answer is 0xc69870b03188d54c8880426795888ec680d8724f8bc8d3807680877f8445dfca669386ac8062cda4895a82bf8550809475a44eda868080827f7764d99857de42

$finish called at time : 362855 ns : File "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/branch/branch_lstm_tb.v" Line 246
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
test          0 is failed
result is 0x80808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080
answer is 0x95959595959595959595959595959595959595959595959595959595959595959595959595959595959595959595959595959595959595959595959595959595

test          1 is failed
result is 0x80808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080
answer is 0x339d8abb7ed5a0807c8180629aa684b975807e7d8d82739d808b7c90b580838280779687c77f8c819d85df8a6fa59181818f808d90dcd99a4d744e7679927d84

test          2 is failed
result is 0x80808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080
answer is 0xc69870b03188d54c8880426795888ec680d8724f8bc8d3807680877f8445dfca669386ac8062cda4895a82bf8550809475a44eda868080827f7764d99857de42

$finish called at time : 362855 ns : File "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/branch/branch_lstm_tb.v" Line 246
save_wave_config {C:/Users/ECE/Desktop/LSTM_IOT_SEC/project_1/lstm_tb_br_behav.wcfg}
restart
INFO: [Simtcl 6-17] Simulation restarted
run 353 us
test          0 is failed
result is 0x80808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080
answer is 0x95959595959595959595959595959595959595959595959595959595959595959595959595959595959595959595959595959595959595959595959595959595

test          1 is failed
result is 0x80808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080
answer is 0x339d8abb7ed5a0807c8180629aa684b975807e7d8d82739d808b7c90b580838280779687c77f8c819d85df8a6fa59181818f808d90dcd99a4d744e7679927d84

set_property is_enabled false [get_files  C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/backups/lstm_5.12_convert_verified.v]
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/backups/lstm_5.11_branch_implementation_bias_fixed.v
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/backups/lstm_5.11_branch_implementation_bias_fixed.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/backups/lstm_5.11_branch_implementation_bias_fixed.v
add_files -norecurse C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/backups/lstm_5.11_branch_implementation_bias_fixed.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
add_files -norecurse C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/inpdt.v
update_compile_order -fileset sources_1
restart
INFO: [Simtcl 6-17] Simulation restarted
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1540.160 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ECE/Desktop/LSTM_IOT_SEC/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lstm_tb_br' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ECE/Desktop/LSTM_IOT_SEC/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lstm_tb_br_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/inpdt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inpdt_16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/backups/lstm_5.11_branch_implementation_bias_fixed.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSTM
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ECE/Desktop/LSTM_IOT_SEC/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 94fb33c9514f4a1b864ca541008e68a6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lstm_tb_br_behav xil_defaultlib.lstm_tb_br xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/backups/lstm_5.11_branch_implementation_bias_fixed.v" Line 23. Module LSTM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/inpdt.v" Line 5. Module inpdt_16 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/inpdt.v" Line 5. Module inpdt_16 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/SRAM_128x2048.v" Line 5. Module SRAM_128x2048 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/SRAM_128x2048.v" Line 5. Module SRAM_128x2048 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/SRAM_32x512.v" Line 5. Module SRAM_32x512 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.inpdt_16
Compiling module xil_defaultlib.SRAM_128x2048
Compiling module xil_defaultlib.SRAM_32x512
Compiling module xil_defaultlib.sigmoid_LUT
Compiling module xil_defaultlib.tanh_LUT
Compiling module xil_defaultlib.LSTM
Compiling module xil_defaultlib.br_weight_memory
Compiling module xil_defaultlib.br_bias_memory
Compiling module xil_defaultlib.br_input_data_memory
Compiling module xil_defaultlib.br_output_memory
Compiling module xil_defaultlib.lstm_tb_br
Compiling module xil_defaultlib.glbl
Built simulation snapshot lstm_tb_br_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1540.160 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ECE/Desktop/LSTM_IOT_SEC/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "lstm_tb_br_behav -key {Behavioral:sim_1:Functional:lstm_tb_br} -tclbatch {lstm_tb_br.tcl} -view {C:/Users/ECE/Desktop/LSTM_IOT_SEC/project_1/lstm_tb_br_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/ECE/Desktop/LSTM_IOT_SEC/project_1/lstm_tb_br_behav.wcfg
WARNING: Simulation object /lstm_tb_br/UUT/ctxt_counter was not found in the design.
source lstm_tb_br.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lstm_tb_br_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 1540.160 ; gain = 0.000
run all
test          0 is passed

test          1 is passed

test          2 is passed

$finish called at time : 362855 ns : File "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/branch/branch_lstm_tb.v" Line 246
set_property is_enabled false [get_files  C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/backups/lstm_5.11_branch_implementation_bias_fixed.v]
set_property is_enabled true [get_files  C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/backups/lstm_5.12_convert_verified.v]
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ECE/Desktop/LSTM_IOT_SEC/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lstm_tb_br' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ECE/Desktop/LSTM_IOT_SEC/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lstm_tb_br_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/backups/lstm_5.12_convert_verified.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSTM
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ECE/Desktop/LSTM_IOT_SEC/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 94fb33c9514f4a1b864ca541008e68a6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lstm_tb_br_behav xil_defaultlib.lstm_tb_br xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/backups/lstm_5.12_convert_verified.v" Line 15. Module LSTM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/SRAM_128x2048.v" Line 5. Module SRAM_128x2048 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/SRAM_128x2048.v" Line 5. Module SRAM_128x2048 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/SRAM_32x512.v" Line 5. Module SRAM_32x512 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.inpdt_16_mid
Compiling module xil_defaultlib.SRAM_128x2048
Compiling module xil_defaultlib.SRAM_32x512
Compiling module xil_defaultlib.sigmoid_LUT
Compiling module xil_defaultlib.tanh_LUT
Compiling module xil_defaultlib.LSTM
Compiling module xil_defaultlib.br_weight_memory
Compiling module xil_defaultlib.br_bias_memory
Compiling module xil_defaultlib.br_input_data_memory
Compiling module xil_defaultlib.br_output_memory
Compiling module xil_defaultlib.lstm_tb_br
Compiling module xil_defaultlib.glbl
Built simulation snapshot lstm_tb_br_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1540.160 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ECE/Desktop/LSTM_IOT_SEC/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "lstm_tb_br_behav -key {Behavioral:sim_1:Functional:lstm_tb_br} -tclbatch {lstm_tb_br.tcl} -view {C:/Users/ECE/Desktop/LSTM_IOT_SEC/project_1/lstm_tb_br_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/ECE/Desktop/LSTM_IOT_SEC/project_1/lstm_tb_br_behav.wcfg
source lstm_tb_br.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lstm_tb_br_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 1540.160 ; gain = 0.000
run 353 us
test          0 is failed
result is 0x80808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080
answer is 0x95959595959595959595959595959595959595959595959595959595959595959595959595959595959595959595959595959595959595959595959595959595

test          1 is failed
result is 0x80808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080
answer is 0x339d8abb7ed5a0807c8180629aa684b975807e7d8d82739d808b7c90b580838280779687c77f8c819d85df8a6fa59181818f808d90dcd99a4d744e7679927d84

restart
INFO: [Simtcl 6-17] Simulation restarted
run 353 us
test          0 is failed
result is 0x80808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080
answer is 0x95959595959595959595959595959595959595959595959595959595959595959595959595959595959595959595959595959595959595959595959595959595

test          1 is failed
result is 0x80808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080
answer is 0x339d8abb7ed5a0807c8180629aa684b975807e7d8d82739d808b7c90b580838280779687c77f8c819d85df8a6fa59181818f808d90dcd99a4d744e7679927d84

restart
INFO: [Simtcl 6-17] Simulation restarted
run 353 us
test          0 is failed
result is 0x80808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080
answer is 0x95959595959595959595959595959595959595959595959595959595959595959595959595959595959595959595959595959595959595959595959595959595

test          1 is failed
result is 0x80808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080
answer is 0x339d8abb7ed5a0807c8180629aa684b975807e7d8d82739d808b7c90b580838280779687c77f8c819d85df8a6fa59181818f808d90dcd99a4d744e7679927d84

restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run 353 us
test          0 is failed
result is 0x80808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080
answer is 0x95959595959595959595959595959595959595959595959595959595959595959595959595959595959595959595959595959595959595959595959595959595

test          1 is failed
result is 0x80808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080
answer is 0x339d8abb7ed5a0807c8180629aa684b975807e7d8d82739d808b7c90b580838280779687c77f8c819d85df8a6fa59181818f808d90dcd99a4d744e7679927d84

restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run 353 us
test          0 is failed
result is 0x80808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080
answer is 0x95959595959595959595959595959595959595959595959595959595959595959595959595959595959595959595959595959595959595959595959595959595

test          1 is failed
result is 0x80808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080
answer is 0x339d8abb7ed5a0807c8180629aa684b975807e7d8d82739d808b7c90b580838280779687c77f8c819d85df8a6fa59181818f808d90dcd99a4d744e7679927d84

restart
INFO: [Simtcl 6-17] Simulation restarted
run 353 us
test          0 is failed
result is 0x80808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080
answer is 0x95959595959595959595959595959595959595959595959595959595959595959595959595959595959595959595959595959595959595959595959595959595

test          1 is failed
result is 0x80808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080
answer is 0x339d8abb7ed5a0807c8180629aa684b975807e7d8d82739d808b7c90b580838280779687c77f8c819d85df8a6fa59181818f808d90dcd99a4d744e7679927d84

restart
INFO: [Simtcl 6-17] Simulation restarted
run 353 us
test          0 is failed
result is 0x80808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080
answer is 0x95959595959595959595959595959595959595959595959595959595959595959595959595959595959595959595959595959595959595959595959595959595

test          1 is failed
result is 0x80808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080
answer is 0x339d8abb7ed5a0807c8180629aa684b975807e7d8d82739d808b7c90b580838280779687c77f8c819d85df8a6fa59181818f808d90dcd99a4d744e7679927d84

restart
INFO: [Simtcl 6-17] Simulation restarted
run 353 us
test          0 is failed
result is 0x80808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080
answer is 0x95959595959595959595959595959595959595959595959595959595959595959595959595959595959595959595959595959595959595959595959595959595

test          1 is failed
result is 0x80808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080
answer is 0x339d8abb7ed5a0807c8180629aa684b975807e7d8d82739d808b7c90b580838280779687c77f8c819d85df8a6fa59181818f808d90dcd99a4d744e7679927d84

restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run 353 us
test          0 is failed
result is 0x80808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080
answer is 0x95959595959595959595959595959595959595959595959595959595959595959595959595959595959595959595959595959595959595959595959595959595

test          1 is failed
result is 0x80808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080
answer is 0x339d8abb7ed5a0807c8180629aa684b975807e7d8d82739d808b7c90b580838280779687c77f8c819d85df8a6fa59181818f808d90dcd99a4d744e7679927d84

restart
INFO: [Simtcl 6-17] Simulation restarted
run 353 us
test          0 is failed
result is 0x80808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080
answer is 0x95959595959595959595959595959595959595959595959595959595959595959595959595959595959595959595959595959595959595959595959595959595

test          1 is failed
result is 0x80808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080
answer is 0x339d8abb7ed5a0807c8180629aa684b975807e7d8d82739d808b7c90b580838280779687c77f8c819d85df8a6fa59181818f808d90dcd99a4d744e7679927d84

run 353 us
test          2 is failed
result is 0x80808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080
answer is 0xc69870b03188d54c8880426795888ec680d8724f8bc8d3807680877f8445dfca669386ac8062cda4895a82bf8550809475a44eda868080827f7764d99857de42

$finish called at time : 362855 ns : File "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/branch/branch_lstm_tb.v" Line 246
save_wave_config {C:/Users/ECE/Desktop/LSTM_IOT_SEC/project_1/lstm_tb_br_behav.wcfg}
restart
INFO: [Simtcl 6-17] Simulation restarted
run 353 us
test          0 is failed
result is 0x80808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080
answer is 0x95959595959595959595959595959595959595959595959595959595959595959595959595959595959595959595959595959595959595959595959595959595

test          1 is failed
result is 0x80808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080
answer is 0x339d8abb7ed5a0807c8180629aa684b975807e7d8d82739d808b7c90b580838280779687c77f8c819d85df8a6fa59181818f808d90dcd99a4d744e7679927d84

restart
INFO: [Simtcl 6-17] Simulation restarted
run 353 us
test          0 is failed
result is 0x80808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080
answer is 0x95959595959595959595959595959595959595959595959595959595959595959595959595959595959595959595959595959595959595959595959595959595

test          1 is failed
result is 0x80808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080
answer is 0x339d8abb7ed5a0807c8180629aa684b975807e7d8d82739d808b7c90b580838280779687c77f8c819d85df8a6fa59181818f808d90dcd99a4d744e7679927d84

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ECE/Desktop/LSTM_IOT_SEC/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lstm_tb_br' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ECE/Desktop/LSTM_IOT_SEC/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lstm_tb_br_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ECE/Desktop/LSTM_IOT_SEC/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ECE/Desktop/LSTM_IOT_SEC/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 94fb33c9514f4a1b864ca541008e68a6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lstm_tb_br_behav xil_defaultlib.lstm_tb_br xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1540.160 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 353 us
test          0 is failed
result is 0x80808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080
answer is 0x95959595959595959595959595959595959595959595959595959595959595959595959595959595959595959595959595959595959595959595959595959595

test          1 is failed
result is 0x80808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080
answer is 0x339d8abb7ed5a0807c8180629aa684b975807e7d8d82739d808b7c90b580838280779687c77f8c819d85df8a6fa59181818f808d90dcd99a4d744e7679927d84

restart
INFO: [Simtcl 6-17] Simulation restarted
run 353 us
test          0 is failed
result is 0x80808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080
answer is 0x95959595959595959595959595959595959595959595959595959595959595959595959595959595959595959595959595959595959595959595959595959595

test          1 is failed
result is 0x80808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080
answer is 0x339d8abb7ed5a0807c8180629aa684b975807e7d8d82739d808b7c90b580838280779687c77f8c819d85df8a6fa59181818f808d90dcd99a4d744e7679927d84

save_wave_config {C:/Users/ECE/Desktop/LSTM_IOT_SEC/project_1/lstm_tb_br_behav.wcfg}
restart
INFO: [Simtcl 6-17] Simulation restarted
run 353 us
test          0 is failed
result is 0x80808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080
answer is 0x95959595959595959595959595959595959595959595959595959595959595959595959595959595959595959595959595959595959595959595959595959595

test          1 is failed
result is 0x80808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080
answer is 0x339d8abb7ed5a0807c8180629aa684b975807e7d8d82739d808b7c90b580838280779687c77f8c819d85df8a6fa59181818f808d90dcd99a4d744e7679927d84

restart
INFO: [Simtcl 6-17] Simulation restarted
run 353 us
test          0 is failed
result is 0x80808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080
answer is 0x95959595959595959595959595959595959595959595959595959595959595959595959595959595959595959595959595959595959595959595959595959595

test          1 is failed
result is 0x80808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080
answer is 0x339d8abb7ed5a0807c8180629aa684b975807e7d8d82739d808b7c90b580838280779687c77f8c819d85df8a6fa59181818f808d90dcd99a4d744e7679927d84

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ECE/Desktop/LSTM_IOT_SEC/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lstm_tb_br' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ECE/Desktop/LSTM_IOT_SEC/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lstm_tb_br_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/SRAM_128x2048.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SRAM_128x2048
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/SRAM_32x512.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SRAM_32x512
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/branch/branch_bias_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module br_bias_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/branch/branch_input_data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module br_input_data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/branch/branch_output_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module br_output_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/branch/branch_weight_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module br_weight_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/inpdt_mid.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inpdt_16_mid
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/backups/lstm_5.12_convert_verified.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSTM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/sigmoid_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/tanh_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/branch/branch_lstm_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lstm_tb_br
ERROR: [VRFC 10-1214] parameter initial value cannot be omitted in this mode of verilog [C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/branch/branch_lstm_tb.v:62]
ERROR: [VRFC 10-1412] syntax error near UUT [C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/branch/branch_lstm_tb.v:62]
ERROR: [VRFC 10-2989] 'branch_context' is not declared [C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/branch/branch_lstm_tb.v:156]
ERROR: [VRFC 10-2989] 'branch_context' is not declared [C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/branch/branch_lstm_tb.v:209]
ERROR: [VRFC 10-2865] module 'lstm_tb_br' ignored due to previous errors [C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/branch/branch_lstm_tb.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/ECE/Desktop/LSTM_IOT_SEC/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/ECE/Desktop/LSTM_IOT_SEC/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ECE/Desktop/LSTM_IOT_SEC/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lstm_tb_br' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ECE/Desktop/LSTM_IOT_SEC/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lstm_tb_br_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/SRAM_128x2048.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SRAM_128x2048
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/SRAM_32x512.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SRAM_32x512
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/branch/branch_bias_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module br_bias_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/branch/branch_input_data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module br_input_data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/branch/branch_output_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module br_output_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/branch/branch_weight_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module br_weight_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/inpdt_mid.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inpdt_16_mid
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/backups/lstm_5.12_convert_verified.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSTM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/sigmoid_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/tanh_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/branch/branch_lstm_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lstm_tb_br
ERROR: [VRFC 10-2989] 'branch_context' is not declared [C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/branch/branch_lstm_tb.v:156]
ERROR: [VRFC 10-2989] 'branch_context' is not declared [C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/branch/branch_lstm_tb.v:209]
ERROR: [VRFC 10-2865] module 'lstm_tb_br' ignored due to previous errors [C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/branch/branch_lstm_tb.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/ECE/Desktop/LSTM_IOT_SEC/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/ECE/Desktop/LSTM_IOT_SEC/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ECE/Desktop/LSTM_IOT_SEC/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lstm_tb_br' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ECE/Desktop/LSTM_IOT_SEC/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lstm_tb_br_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/SRAM_128x2048.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SRAM_128x2048
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/SRAM_32x512.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SRAM_32x512
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/branch/branch_bias_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module br_bias_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/branch/branch_input_data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module br_input_data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/branch/branch_output_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module br_output_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/branch/branch_weight_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module br_weight_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/inpdt_mid.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inpdt_16_mid
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/backups/lstm_5.12_convert_verified.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSTM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/sigmoid_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/tanh_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/branch/branch_lstm_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lstm_tb_br
ERROR: [VRFC 10-1412] syntax error near = [C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/branch/branch_lstm_tb.v:59]
ERROR: [VRFC 10-2939] 'branch_context' is an unknown type [C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/branch/branch_lstm_tb.v:59]
ERROR: [VRFC 10-2989] 'branch_context' is not declared [C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/branch/branch_lstm_tb.v:156]
ERROR: [VRFC 10-2989] 'branch_context' is not declared [C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/branch/branch_lstm_tb.v:209]
ERROR: [VRFC 10-2865] module 'lstm_tb_br' ignored due to previous errors [C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/branch/branch_lstm_tb.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/ECE/Desktop/LSTM_IOT_SEC/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/ECE/Desktop/LSTM_IOT_SEC/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ECE/Desktop/LSTM_IOT_SEC/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lstm_tb_br' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ECE/Desktop/LSTM_IOT_SEC/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lstm_tb_br_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/SRAM_128x2048.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SRAM_128x2048
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/SRAM_32x512.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SRAM_32x512
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/branch/branch_bias_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module br_bias_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/branch/branch_input_data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module br_input_data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/branch/branch_output_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module br_output_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/branch/branch_weight_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module br_weight_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/inpdt_mid.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inpdt_16_mid
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/backups/lstm_5.12_convert_verified.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSTM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/sigmoid_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/tanh_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/branch/branch_lstm_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lstm_tb_br
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ECE/Desktop/LSTM_IOT_SEC/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ECE/Desktop/LSTM_IOT_SEC/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 94fb33c9514f4a1b864ca541008e68a6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lstm_tb_br_behav xil_defaultlib.lstm_tb_br xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/SRAM_128x2048.v" Line 5. Module SRAM_128x2048 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/SRAM_128x2048.v" Line 5. Module SRAM_128x2048 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/SRAM_32x512.v" Line 5. Module SRAM_32x512 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.inpdt_16_mid
Compiling module xil_defaultlib.SRAM_128x2048
Compiling module xil_defaultlib.SRAM_32x512
Compiling module xil_defaultlib.sigmoid_LUT
Compiling module xil_defaultlib.tanh_LUT
Compiling module xil_defaultlib.LSTM
Compiling module xil_defaultlib.br_weight_memory
Compiling module xil_defaultlib.br_bias_memory
Compiling module xil_defaultlib.br_input_data_memory
Compiling module xil_defaultlib.br_output_memory
Compiling module xil_defaultlib.lstm_tb_br
Compiling module xil_defaultlib.glbl
Built simulation snapshot lstm_tb_br_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1540.160 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1540.160 ; gain = 0.000
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 1540.160 ; gain = 0.000
run all
test          0 is passed

test          1 is passed

test          2 is passed

$finish called at time : 362855 ns : File "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/branch/branch_lstm_tb.v" Line 246
save_wave_config {C:/Users/ECE/Desktop/LSTM_IOT_SEC/project_1/lstm_tb_br_behav.wcfg}
set_property is_enabled false [get_files  C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/branch/branch_lstm_tb.v]
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
set_property SOURCE_SET {} [get_filesets sim_1]
add_files -fileset sim_1 -norecurse C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/overall/lstm_tb_ctxt_convert.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
set_property is_enabled false [get_files  C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/overall/lstm_tb_ctxt_convert.v]
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/overall/lstm_tb_ctxt_convert.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/overall/lstm_tb_ctxt_convert.v
update_compile_order -fileset sim_1
set_property SOURCE_SET {} [get_filesets sim_1]
add_files -fileset sim_1 -norecurse {C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/overall/lstm_tb_ctxt_convert.v C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/syscall/input_data_memory.v C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/syscall/bias_memory.v C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/syscall/output_memory.v C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/syscall/weight_memory.v}
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/overall/lstm_tb_ctxt_convert.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/overall/lstm_tb_ctxt_convert.v
update_compile_order -fileset sim_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/overall/lstm_tb_ctxt_convert.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
test          0 is passed

test          1 is passed

test          2 is passed

$finish called at time : 362855 ns : File "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/branch/branch_lstm_tb.v" Line 246
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ECE/Desktop/LSTM_IOT_SEC/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lstm_tb_ctxt_convert' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ECE/Desktop/LSTM_IOT_SEC/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lstm_tb_ctxt_convert_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/syscall/bias_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/syscall/input_data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module input_data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/syscall/output_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module output_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/syscall/weight_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/overall/lstm_tb_ctxt_convert.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lstm_tb_ctxt_convert
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ECE/Desktop/LSTM_IOT_SEC/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 94fb33c9514f4a1b864ca541008e68a6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lstm_tb_ctxt_convert_behav xil_defaultlib.lstm_tb_ctxt_convert xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/SRAM_128x2048.v" Line 5. Module SRAM_128x2048 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/SRAM_128x2048.v" Line 5. Module SRAM_128x2048 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/SRAM_32x512.v" Line 5. Module SRAM_32x512 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.inpdt_16_mid
Compiling module xil_defaultlib.SRAM_128x2048
Compiling module xil_defaultlib.SRAM_32x512
Compiling module xil_defaultlib.sigmoid_LUT
Compiling module xil_defaultlib.tanh_LUT
Compiling module xil_defaultlib.LSTM
Compiling module xil_defaultlib.weight_memory
Compiling module xil_defaultlib.bias_memory
Compiling module xil_defaultlib.br_weight_memory
Compiling module xil_defaultlib.br_bias_memory
Compiling module xil_defaultlib.input_data_memory
Compiling module xil_defaultlib.output_memory
Compiling module xil_defaultlib.br_input_data_memory
Compiling module xil_defaultlib.br_output_memory
Compiling module xil_defaultlib.lstm_tb_ctxt_convert
Compiling module xil_defaultlib.glbl
Built simulation snapshot lstm_tb_ctxt_convert_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/ECE/Desktop/LSTM_IOT_SEC/project_1/project_1.sim/sim_1/behav/xsim/xsim.dir/lstm_tb_ctxt_convert_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/ECE/Desktop/LSTM_IOT_SEC/project_1/project_1.sim/sim_1/behav/xsim/xsim.dir/lstm_tb_ctxt_convert_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon May 13 19:19:59 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2018.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon May 13 19:19:59 2019...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:39 . Memory (MB): peak = 1540.160 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '38' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ECE/Desktop/LSTM_IOT_SEC/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "lstm_tb_ctxt_convert_behav -key {Behavioral:sim_1:Functional:lstm_tb_ctxt_convert} -tclbatch {lstm_tb_ctxt_convert.tcl} -view {C:/Users/ECE/Desktop/LSTM_IOT_SEC/project_1/lstm_tb_br_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/ECE/Desktop/LSTM_IOT_SEC/project_1/lstm_tb_br_behav.wcfg
WARNING: Simulation object /lstm_tb_br/iInit_valid was not found in the design.
WARNING: Simulation object /lstm_tb_br/iNext_valid was not found in the design.
WARNING: Simulation object /lstm_tb_br/oLstm_done was not found in the design.
WARNING: Simulation object /lstm_tb_br/result was not found in the design.
WARNING: Simulation object /lstm_tb_br/iInit_data was not found in the design.
WARNING: Simulation object /lstm_tb_br/read_input was not found in the design.
WARNING: Simulation object /lstm_tb_br/read_output was not found in the design.
WARNING: Simulation object /lstm_tb_br/read_b was not found in the design.
WARNING: Simulation object /lstm_tb_br/read_w was not found in the design.
WARNING: Simulation object /lstm_tb_br/read_context was not found in the design.
WARNING: Simulation object /lstm_tb_br/b_data was not found in the design.
WARNING: Simulation object /lstm_tb_br/context_data was not found in the design.
WARNING: Simulation object /lstm_tb_br/input_data was not found in the design.
WARNING: Simulation object /lstm_tb_br/w_data was not found in the design.
WARNING: Simulation object /lstm_tb_br/output_data was not found in the design.
WARNING: Simulation object /lstm_tb_br/ready_mem_weight was not found in the design.
WARNING: Simulation object /lstm_tb_br/ready_mem_context was not found in the design.
WARNING: Simulation object /lstm_tb_br/ready_mem_bias was not found in the design.
WARNING: Simulation object /lstm_tb_br/input_mem_address was not found in the design.
WARNING: Simulation object /lstm_tb_br/output_mem_address was not found in the design.
WARNING: Simulation object /lstm_tb_br/clk was not found in the design.
WARNING: Simulation object /lstm_tb_br/clk_cnt was not found in the design.
WARNING: Simulation object /lstm_tb_br/reset_n was not found in the design.
WARNING: Simulation object /lstm_tb_br/set_param was not found in the design.
WARNING: Simulation object /lstm_tb_br/iData was not found in the design.
WARNING: Simulation object /lstm_tb_br/input_array was not found in the design.
WARNING: Simulation object /lstm_tb_br/output_array was not found in the design.
WARNING: Simulation object /lstm_tb_br/iInit_type was not found in the design.
WARNING: Simulation object /lstm_tb_br/input_counter was not found in the design.
WARNING: Simulation object /lstm_tb_br/output_counter was not found in the design.
WARNING: Simulation object /lstm_tb_br/k was not found in the design.
WARNING: Simulation object /lstm_tb_br/i was not found in the design.
WARNING: Simulation object /lstm_tb_br/syscall_w was not found in the design.
WARNING: Simulation object /lstm_tb_br/syscall_b was not found in the design.
WARNING: Simulation object /lstm_tb_br/idle was not found in the design.
WARNING: Simulation object /lstm_tb_br/branch_w was not found in the design.
WARNING: Simulation object /lstm_tb_br/branch_b was not found in the design.
WARNING: Simulation object /lstm_tb_br/branch_context was not found in the design.
WARNING: Simulation object /lstm_tb_br/UUT/WEIGHT_BRAM1/EN_M was not found in the design.
WARNING: Simulation object /lstm_tb_br/UUT/WEIGHT_BRAM1/WE was not found in the design.
WARNING: Simulation object /lstm_tb_br/UUT/WEIGHT_BRAM1/ADDR was not found in the design.
WARNING: Simulation object /lstm_tb_br/UUT/WEIGHT_BRAM1/ADDR_WRITE was not found in the design.
WARNING: Simulation object /lstm_tb_br/UUT/WEIGHT_BRAM1/mem[0] was not found in the design.
WARNING: Simulation object /lstm_tb_br/UUT/WEIGHT_BRAM1/mem[1] was not found in the design.
WARNING: Simulation object /lstm_tb_br/UUT/WEIGHT_BRAM1/mem[2] was not found in the design.
WARNING: Simulation object /lstm_tb_br/UUT/WEIGHT_BRAM1/mem[3] was not found in the design.
WARNING: Simulation object /lstm_tb_br/UUT/WEIGHT_BRAM1/mem[4] was not found in the design.
WARNING: Simulation object /lstm_tb_br/UUT/WEIGHT_BRAM1/mem[5] was not found in the design.
WARNING: Simulation object /lstm_tb_br/UUT/WEIGHT_BRAM1/mem[6] was not found in the design.
WARNING: Simulation object /lstm_tb_br/UUT/WEIGHT_BRAM1/mem[7] was not found in the design.
WARNING: Simulation object /lstm_tb_br/UUT/WEIGHT_BRAM1/mem[8] was not found in the design.
WARNING: Simulation object /lstm_tb_br/UUT/WEIGHT_BRAM1/mem[9] was not found in the design.
WARNING: Simulation object /lstm_tb_br/UUT/WEIGHT_BRAM1/mem[10] was not found in the design.
WARNING: Simulation object /lstm_tb_br/UUT/WEIGHT_BRAM1/mem[11] was not found in the design.
WARNING: Simulation object /lstm_tb_br/UUT/WEIGHT_BRAM1/mem[12] was not found in the design.
WARNING: Simulation object /lstm_tb_br/UUT/WEIGHT_BRAM1/mem[13] was not found in the design.
WARNING: Simulation object /lstm_tb_br/UUT/WEIGHT_BRAM1/mem[14] was not found in the design.
WARNING: Simulation object /lstm_tb_br/UUT/WEIGHT_BRAM1/mem[15] was not found in the design.
WARNING: Simulation object /lstm_tb_br/UUT/WEIGHT_BRAM1/mem[16] was not found in the design.
WARNING: Simulation object /lstm_tb_br/UUT/WEIGHT_BRAM1/mem[17] was not found in the design.
WARNING: Simulation object /lstm_tb_br/UUT/WEIGHT_BRAM1/mem[18] was not found in the design.
WARNING: Simulation object /lstm_tb_br/UUT/WEIGHT_BRAM1/mem[19] was not found in the design.
WARNING: Simulation object /lstm_tb_br/UUT/WEIGHT_BRAM1/mem[20] was not found in the design.
WARNING: Simulation object /lstm_tb_br/UUT/WEIGHT_BRAM1/mem[21] was not found in the design.
WARNING: Simulation object /lstm_tb_br/UUT/WEIGHT_BRAM1/mem[22] was not found in the design.
WARNING: Simulation object /lstm_tb_br/UUT/WEIGHT_BRAM1/mem[23] was not found in the design.
WARNING: Simulation object /lstm_tb_br/UUT/WEIGHT_BRAM1/mem[24] was not found in the design.
WARNING: Simulation object /lstm_tb_br/UUT/WEIGHT_BRAM1/mem[25] was not found in the design.
WARNING: Simulation object /lstm_tb_br/UUT/WEIGHT_BRAM1/mem[26] was not found in the design.
WARNING: Simulation object /lstm_tb_br/UUT/WEIGHT_BRAM1/mem[27] was not found in the design.
WARNING: Simulation object /lstm_tb_br/UUT/WEIGHT_BRAM1/mem[28] was not found in the design.
WARNING: Simulation object /lstm_tb_br/UUT/WEIGHT_BRAM1/mem[29] was not found in the design.
WARNING: Simulation object /lstm_tb_br/UUT/WEIGHT_BRAM1/mem[30] was not found in the design.
WARNING: Simulation object /lstm_tb_br/UUT/WEIGHT_BRAM1/mem[31] was not found in the design.
WARNING: Simulation object /lstm_tb_br/UUT/WEIGHT_BRAM1/mem[32] was not found in the design.
WARNING: Simulation object /lstm_tb_br/UUT/WEIGHT_BRAM1/mem[33] was not found in the design.
WARNING: Simulation object /lstm_tb_br/UUT/WEIGHT_BRAM1/mem[34] was not found in the design.
WARNING: Simulation object /lstm_tb_br/UUT/WEIGHT_BRAM1/mem[35] was not found in the design.
WARNING: Simulation object /lstm_tb_br/UUT/WEIGHT_BRAM1/mem[36] was not found in the design.
WARNING: Simulation object /lstm_tb_br/UUT/WEIGHT_BRAM1/mem[37] was not found in the design.
WARNING: Simulation object /lstm_tb_br/UUT/WEIGHT_BRAM1/mem[38] was not found in the design.
WARNING: Simulation object /lstm_tb_br/UUT/WEIGHT_BRAM1/mem[39] was not found in the design.
WARNING: Simulation object /lstm_tb_br/UUT/WEIGHT_BRAM1/mem[40] was not found in the design.
WARNING: Simulation object /lstm_tb_br/UUT/WEIGHT_BRAM1/mem[41] was not found in the design.
WARNING: Simulation object /lstm_tb_br/UUT/WEIGHT_BRAM1/mem[42] was not found in the design.
WARNING: Simulation object /lstm_tb_br/UUT/WEIGHT_BRAM1/mem[43] was not found in the design.
WARNING: Simulation object /lstm_tb_br/UUT/WEIGHT_BRAM1/mem[44] was not found in the design.
WARNING: Simulation object /lstm_tb_br/UUT/WEIGHT_BRAM1/mem[45] was not found in the design.
WARNING: Simulation object /lstm_tb_br/UUT/WEIGHT_BRAM1/mem[46] was not found in the design.
WARNING: Simulation object /lstm_tb_br/UUT/WEIGHT_BRAM1/mem[47] was not found in the design.
WARNING: Simulation object /lstm_tb_br/UUT/WEIGHT_BRAM1/mem[48] was not found in the design.
WARNING: Simulation object /lstm_tb_br/UUT/WEIGHT_BRAM1/mem[49] was not found in the design.
WARNING: Simulation object /lstm_tb_br/UUT/WEIGHT_BRAM1/mem[50] was not found in the design.
WARNING: Simulation object /lstm_tb_br/UUT/WEIGHT_BRAM1/mem[51] was not found in the design.
WARNING: Simulation object /lstm_tb_br/UUT/WEIGHT_BRAM1/mem[52] was not found in the design.
WARNING: Simulation object /lstm_tb_br/UUT/WEIGHT_BRAM1/mem[53] was not found in the design.
WARNING: Simulation object /lstm_tb_br/UUT/WEIGHT_BRAM1/mem[54] was not found in the design.
WARNING: Simulation object /lstm_tb_br/UUT/WEIGHT_BRAM1/mem[55] was not found in the design.
WARNING: Simulation object /lstm_tb_br/UUT/WEIGHT_BRAM1/mem[56] was not found in the design.
WARNING: Simulation object /lstm_tb_br/UUT/WEIGHT_BRAM1/mem[57] was not found in the design.
WARNING: Simulation object /lstm_tb_br/UUT/WEIGHT_BRAM1/mem[58] was not found in the design.
WARNING: Simulation object /lstm_tb_br/UUT/WEIGHT_BRAM1/mem[59] was not found in the design.
WARNING: Simulation object /lstm_tb_br/UUT/WEIGHT_BRAM1/mem[60] was not found in the design.
WARNING: Simulation object /lstm_tb_br/UUT/WEIGHT_BRAM1/mem[61] was not found in the design.
WARNING: Simulation object /lstm_tb_br/UUT/WEIGHT_BRAM1/mem[62] was not found in the design.
WARNING: Simulation object /lstm_tb_br/UUT/WEIGHT_BRAM1/mem[63] was not found in the design.
WARNING: Simulation object /lstm_tb_br/UUT/WEIGHT_BRAM1/mem[64] was not found in the design.
WARNING: Simulation object /lstm_tb_br/UUT/WEIGHT_BRAM1/mem[65] was not found in the design.
WARNING: Simulation object /lstm_tb_br/UUT/WEIGHT_BRAM1/mem[66] was not found in the design.
WARNING: Simulation object /lstm_tb_br/UUT/WEIGHT_BRAM1/mem[67] was not found in the design.
WARNING: Simulation object /lstm_tb_br/UUT/WEIGHT_BRAM1/mem[68] was not found in the design.
WARNING: Simulation object /lstm_tb_br/UUT/WEIGHT_BRAM1/mem[69] was not found in the design.
WARNING: Simulation object /lstm_tb_br/UUT/WEIGHT_BRAM1/mem[70] was not found in the design.
WARNING: Simulation object /lstm_tb_br/UUT/WEIGHT_BRAM1/mem[71] was not found in the design.
WARNING: Simulation object /lstm_tb_br/UUT/WEIGHT_BRAM1/mem[72] was not found in the design.
WARNING: Simulation object /lstm_tb_br/UUT/WEIGHT_BRAM1/mem[73] was not found in the design.
WARNING: Simulation object /lstm_tb_br/UUT/WEIGHT_BRAM1/mem[74] was not found in the design.
WARNING: Simulation object /lstm_tb_br/UUT/WEIGHT_BRAM1/mem[75] was not found in the design.
WARNING: Simulation object /lstm_tb_br/UUT/WEIGHT_BRAM1/mem[76] was not found in the design.
WARNING: Simulation object /lstm_tb_br/UUT/WEIGHT_BRAM1/mem[77] was not found in the design.
WARNING: Simulation object /lstm_tb_br/UUT/WEIGHT_BRAM1/mem[78] was not found in the design.
WARNING: Simulation object /lstm_tb_br/UUT/WEIGHT_BRAM1/mem[79] was not found in the design.
WARNING: Simulation object /lstm_tb_br/UUT/WEIGHT_BRAM1/mem[80] was not found in the design.
WARNING: Simulation object /lstm_tb_br/UUT/WEIGHT_BRAM1/mem[81] was not found in the design.
WARNING: Simulation object /lstm_tb_br/UUT/WEIGHT_BRAM1/mem[82] was not found in the design.
WARNING: Simulation object /lstm_tb_br/UUT/WEIGHT_BRAM1/mem[83] was not found in the design.
WARNING: Simulation object /lstm_tb_br/UUT/WEIGHT_BRAM1/mem[84] was not found in the design.
WARNING: Simulation object /lstm_tb_br/UUT/WEIGHT_BRAM1/mem[85] was not found in the design.
WARNING: Simulation object /lstm_tb_br/UUT/WEIGHT_BRAM1/mem[86] was not found in the design.
WARNING: Simulation object /lstm_tb_br/UUT/WEIGHT_BRAM1/mem[87] was not found in the design.
WARNING: Simulation object /lstm_tb_br/UUT/WEIGHT_BRAM1/mem[88] was not found in the design.
WARNING: Simulation object /lstm_tb_br/UUT/WEIGHT_BRAM1/mem[89] was not found in the design.
WARNING: Simulation object /lstm_tb_br/UUT/WEIGHT_BRAM1/mem[90] was not found in the design.
WARNING: Simulation object /lstm_tb_br/UUT/WEIGHT_BRAM1/mem[91] was not found in the design.
WARNING: Simulation object /lstm_tb_br/UUT/WEIGHT_BRAM1/mem[92] was not found in the design.
WARNING: Simulation object /lstm_tb_br/UUT/WEIGHT_BRAM1/mem[93] was not found in the design.
WARNING: Simulation object /lstm_tb_br/UUT/WEIGHT_BRAM1/mem[94] was not found in the design.
WARNING: Simulation object /lstm_tb_br/UUT/WEIGHT_BRAM1/mem[95] was not found in the design.
WARNING: Simulation object /lstm_tb_br/UUT/WEIGHT_BRAM1/mem[96] was not found in the design.
WARNING: Simulation object /lstm_tb_br/UUT/WEIGHT_BRAM1/mem[97] was not found in the design.
WARNING: Simulation object /lstm_tb_br/UUT/iInit_type was not found in the design.
WARNING: Simulation object /lstm_tb_br/UUT/weight_buffer was not found in the design.
WARNING: Simulation object /lstm_tb_br/UUT/iNext_valid was not found in the design.
WARNING: Simulation object /lstm_tb_br/UUT/iData was not found in the design.
WARNING: Simulation object /lstm_tb_br/UUT/lstm_done was not found in the design.
WARNING: Simulation object /lstm_tb_br/UUT/Sys_Ct was not found in the design.
WARNING: Simulation object /lstm_tb_br/UUT/Sys_Ht was not found in the design.
WARNING: Simulation object /lstm_tb_br/UUT/Sys_Ht_temp was not found in the design.
WARNING: Simulation object /lstm_tb_br/UUT/Br_Ct was not found in the design.
WARNING: Simulation object /lstm_tb_br/UUT/Br_Ht was not found in the design.
WARNING: Simulation object /lstm_tb_br/UUT/Br_Ht_temp was not found in the design.
WARNING: Simulation object /lstm_tb_br/UUT/comb_ctrl was not found in the design.
WARNING: Simulation object /lstm_tb_br/UUT/lstm_state was not found in the design.
WARNING: Simulation object /lstm_tb_br/UUT/counter was not found in the design.
WARNING: Simulation object /lstm_tb_br/UUT/ctxt_counter was not found in the design.
WARNING: Simulation object /lstm_tb_br/UUT/B_real_inpdt_sumBQS1 was not found in the design.
WARNING: Simulation object /lstm_tb_br/UUT/B_real_biasBQS1 was not found in the design.
WARNING: Simulation object /lstm_tb_br/UUT/B_unsat_BQS1 was not found in the design.
WARNING: Simulation object /lstm_tb_br/UUT/B_sat_BQS1 was not found in the design.
WARNING: Simulation object /lstm_tb_br/UUT/B_real_inpdt_sumBQT1 was not found in the design.
WARNING: Simulation object /lstm_tb_br/UUT/B_real_biasBQT1 was not found in the design.
WARNING: Simulation object /lstm_tb_br/UUT/B_unsat_BQT1 was not found in the design.
WARNING: Simulation object /lstm_tb_br/UUT/B_sat_BQT1 was not found in the design.
WARNING: Simulation object /lstm_tb_br/UUT/B_real_ctf_MAQ1 was not found in the design.
WARNING: Simulation object /lstm_tb_br/UUT/B_real_ig_MAQ1 was not found in the design.
WARNING: Simulation object /lstm_tb_br/UUT/B_real_sum_MAQ1 was not found in the design.
WARNING: Simulation object /lstm_tb_br/UUT/B_unsat_MAQ1 was not found in the design.
WARNING: Simulation object /lstm_tb_br/UUT/B_sat_MAQ1 was not found in the design.
WARNING: Simulation object /lstm_tb_br/UUT/B_unsat_ct_TMQ1 was not found in the design.
WARNING: Simulation object /lstm_tb_br/UUT/B_sat_ct_TMQ1 was not found in the design.
WARNING: Simulation object /lstm_tb_br/UUT/B_unscale_ht_TMQ1 was not found in the design.
WARNING: Simulation object /lstm_tb_br/UUT/B_unsat_ht_TMQ1 was not found in the design.
WARNING: Simulation object /lstm_tb_br/UUT/B_unsat_Z_ht_TMQ1 was not found in the design.
WARNING: Simulation object /lstm_tb_br/UUT/B_sat_ht_TMQ1 was not found in the design.
WARNING: Simulation object /lstm_tb_br/UUT/Ct_real_inpdt_sum1 was not found in the design.
WARNING: Simulation object /lstm_tb_br/UUT/Ct_real_inpdt_sum2 was not found in the design.
WARNING: Simulation object /lstm_tb_br/UUT/Ct_real_bias1 was not found in the design.
WARNING: Simulation object /lstm_tb_br/UUT/Ct_real_bias2 was not found in the design.
WARNING: Simulation object /lstm_tb_br/UUT/Ct_unsat1 was not found in the design.
WARNING: Simulation object /lstm_tb_br/UUT/Ct_unsat2 was not found in the design.
WARNING: Simulation object /lstm_tb_br/UUT/Ct_sat1 was not found in the design.
WARNING: Simulation object /lstm_tb_br/UUT/Ct_sat2 was not found in the design.
WARNING: Simulation object /lstm_tb_br/UUT/Ht_real_inpdt_sum1 was not found in the design.
WARNING: Simulation object /lstm_tb_br/UUT/Ht_real_inpdt_sum2 was not found in the design.
WARNING: Simulation object /lstm_tb_br/UUT/Ht_real_bias1 was not found in the design.
WARNING: Simulation object /lstm_tb_br/UUT/Ht_real_bias2 was not found in the design.
WARNING: Simulation object /lstm_tb_br/UUT/Ht_unsat1 was not found in the design.
WARNING: Simulation object /lstm_tb_br/UUT/Ht_unsat2 was not found in the design.
WARNING: Simulation object /lstm_tb_br/UUT/Ht_sat1 was not found in the design.
WARNING: Simulation object /lstm_tb_br/UUT/Ht_sat2 was not found in the design.
source lstm_tb_ctxt_convert.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lstm_tb_ctxt_convert_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:44 . Memory (MB): peak = 1540.160 ; gain = 0.000
run 200 us
save_wave_config {C:/Users/ECE/Desktop/LSTM_IOT_SEC/project_1/lstm_tb_br_behav.wcfg}
restart
INFO: [Simtcl 6-17] Simulation restarted
run 200 us
save_wave_config {C:/Users/ECE/Desktop/LSTM_IOT_SEC/project_1/lstm_tb_br_behav.wcfg}
restart
INFO: [Simtcl 6-17] Simulation restarted
run 200 us
run 200 us
test          0 is failed
result is 0x8080808080808080
answer is 0x9595959595959595

test          1 is failed
result is 0x8080808080808080
answer is 0xaa6d8ea586b6b17d

test          2 is failed
result is 0x8080808080808080
answer is 0x9d9a89a688d5cd7e

test          3 is failed
result is 0x8080808080808080
answer is 0xc19c5d9bb6c0bda2

test          4 is failed
result is 0x8080808080808080
answer is 0x89bd5badc6ceb7ab

run 200 us
test          5 is failed
result is 0x8080808080808080
answer is 0xb6b273b4bbc8cda9

test          6 is failed
result is 0x8080808080808080
answer is 0xce4f5ea5aebabf9b

test          7 is failed
result is 0x8080808080808080
answer is 0x973b99b498bfdeb8

test          8 is failed
result is 0x8080808080808080
answer is 0xb9b9a499a5a7dcc0

test          9 is failed
result is 0x8080808080808080
answer is 0x79a5c584af9bc197

restart
INFO: [Simtcl 6-17] Simulation restarted
run 400 us
test          0 is failed
result is 0x8080808080808080
answer is 0x9595959595959595

test          1 is failed
result is 0x8080808080808080
answer is 0xaa6d8ea586b6b17d

test          2 is failed
result is 0x8080808080808080
answer is 0x9d9a89a688d5cd7e

test          3 is failed
result is 0x8080808080808080
answer is 0xc19c5d9bb6c0bda2

test          4 is failed
result is 0x8080808080808080
answer is 0x89bd5badc6ceb7ab

restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run 400 us
test          0 is failed
result is 0x8080808080808080
answer is 0x9595959595959595

test          1 is failed
result is 0x8080808080808080
answer is 0xaa6d8ea586b6b17d

test          2 is failed
result is 0x8080808080808080
answer is 0x9d9a89a688d5cd7e

test          3 is failed
result is 0x8080808080808080
answer is 0xc19c5d9bb6c0bda2

test          4 is failed
result is 0x8080808080808080
answer is 0x89bd5badc6ceb7ab

relaunch_sim
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1540.160 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ECE/Desktop/LSTM_IOT_SEC/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lstm_tb_ctxt_convert' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ECE/Desktop/LSTM_IOT_SEC/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lstm_tb_ctxt_convert_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ECE/Desktop/LSTM_IOT_SEC/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ECE/Desktop/LSTM_IOT_SEC/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 94fb33c9514f4a1b864ca541008e68a6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lstm_tb_ctxt_convert_behav xil_defaultlib.lstm_tb_ctxt_convert xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1540.160 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 400 us
test          0 is failed
result is 0x8080808080808080
answer is 0x9595959595959595

test          1 is failed
result is 0x8080808080808080
answer is 0xaa6d8ea586b6b17d

test          2 is failed
result is 0x8080808080808080
answer is 0x9d9a89a688d5cd7e

test          3 is failed
result is 0x8080808080808080
answer is 0xc19c5d9bb6c0bda2

test          4 is failed
result is 0x8080808080808080
answer is 0x89bd5badc6ceb7ab

restart
INFO: [Simtcl 6-17] Simulation restarted
run 400 us
test          0 is failed
result is 0x8080808080808080
answer is 0x9595959595959595

test          1 is failed
result is 0x8080808080808080
answer is 0xaa6d8ea586b6b17d

test          2 is failed
result is 0x8080808080808080
answer is 0x9d9a89a688d5cd7e

test          3 is failed
result is 0x8080808080808080
answer is 0xc19c5d9bb6c0bda2

test          4 is failed
result is 0x8080808080808080
answer is 0x89bd5badc6ceb7ab

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ECE/Desktop/LSTM_IOT_SEC/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lstm_tb_ctxt_convert' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ECE/Desktop/LSTM_IOT_SEC/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lstm_tb_ctxt_convert_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ECE/Desktop/LSTM_IOT_SEC/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ECE/Desktop/LSTM_IOT_SEC/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 94fb33c9514f4a1b864ca541008e68a6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lstm_tb_ctxt_convert_behav xil_defaultlib.lstm_tb_ctxt_convert xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1813.105 ; gain = 0.000
run 400 us
test          0 is failed
result is 0x8080808080808080
answer is 0x9595959595959595

test          1 is failed
result is 0x8080808080808080
answer is 0xaa6d8ea586b6b17d

test          2 is failed
result is 0x8080808080808080
answer is 0x9d9a89a688d5cd7e

test          3 is failed
result is 0x8080808080808080
answer is 0xc19c5d9bb6c0bda2

test          4 is failed
result is 0x8080808080808080
answer is 0x89bd5badc6ceb7ab

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ECE/Desktop/LSTM_IOT_SEC/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lstm_tb_ctxt_convert' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ECE/Desktop/LSTM_IOT_SEC/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lstm_tb_ctxt_convert_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/SRAM_128x2048.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SRAM_128x2048
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/SRAM_32x512.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SRAM_32x512
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/syscall/bias_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/branch/branch_bias_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module br_bias_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/branch/branch_input_data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module br_input_data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/branch/branch_output_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module br_output_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/branch/branch_weight_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module br_weight_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/inpdt_mid.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inpdt_16_mid
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/syscall/input_data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module input_data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/backups/lstm_5.12_convert_verified.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSTM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/syscall/output_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module output_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/sigmoid_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/tanh_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/syscall/weight_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/overall/lstm_tb_ctxt_convert.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lstm_tb_ctxt_convert
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ECE/Desktop/LSTM_IOT_SEC/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ECE/Desktop/LSTM_IOT_SEC/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 94fb33c9514f4a1b864ca541008e68a6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lstm_tb_ctxt_convert_behav xil_defaultlib.lstm_tb_ctxt_convert xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/SRAM_128x2048.v" Line 5. Module SRAM_128x2048 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/SRAM_128x2048.v" Line 5. Module SRAM_128x2048 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/SRAM_32x512.v" Line 5. Module SRAM_32x512 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.inpdt_16_mid
Compiling module xil_defaultlib.SRAM_128x2048
Compiling module xil_defaultlib.SRAM_32x512
Compiling module xil_defaultlib.sigmoid_LUT
Compiling module xil_defaultlib.tanh_LUT
Compiling module xil_defaultlib.LSTM
Compiling module xil_defaultlib.weight_memory
Compiling module xil_defaultlib.bias_memory
Compiling module xil_defaultlib.br_weight_memory
Compiling module xil_defaultlib.br_bias_memory
Compiling module xil_defaultlib.input_data_memory
Compiling module xil_defaultlib.output_memory
Compiling module xil_defaultlib.br_input_data_memory
Compiling module xil_defaultlib.br_output_memory
Compiling module xil_defaultlib.lstm_tb_ctxt_convert
Compiling module xil_defaultlib.glbl
Built simulation snapshot lstm_tb_ctxt_convert_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 1813.105 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '17' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 1813.105 ; gain = 0.000
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 1813.105 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 400 us
test          0 is failed
result is 0x8080808080808080
answer is 0x9595959595959595

test          1 is failed
result is 0x8080808080808080
answer is 0xaa6d8ea586b6b17d

test          2 is failed
result is 0x8080808080808080
answer is 0x9d9a89a688d5cd7e

test          3 is failed
result is 0x8080808080808080
answer is 0xc19c5d9bb6c0bda2

test          4 is failed
result is 0x8080808080808080
answer is 0x89bd5badc6ceb7ab

run 100 us
test          5 is failed
result is 0x8080808080808080
answer is 0xb6b273b4bbc8cda9

test          6 is failed
result is 0x8080808080808080
answer is 0xce4f5ea5aebabf9b

test          7 is failed
result is 0x8080808080808080
answer is 0x973b99b498bfdeb8

test          8 is failed
result is 0x8080808080808080
answer is 0xb9b9a499a5a7dcc0

test          9 is failed
result is 0x8080808080808080
answer is 0x79a5c584af9bc197

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ECE/Desktop/LSTM_IOT_SEC/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lstm_tb_ctxt_convert' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ECE/Desktop/LSTM_IOT_SEC/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lstm_tb_ctxt_convert_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/SRAM_128x2048.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SRAM_128x2048
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/SRAM_32x512.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SRAM_32x512
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/syscall/bias_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/branch/branch_bias_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module br_bias_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/branch/branch_input_data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module br_input_data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/branch/branch_output_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module br_output_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/branch/branch_weight_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module br_weight_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/inpdt_mid.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inpdt_16_mid
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/syscall/input_data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module input_data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/backups/lstm_5.12_convert_verified.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSTM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/syscall/output_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module output_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/sigmoid_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/tanh_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/syscall/weight_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/overall/lstm_tb_ctxt_convert.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lstm_tb_ctxt_convert
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ECE/Desktop/LSTM_IOT_SEC/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ECE/Desktop/LSTM_IOT_SEC/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 94fb33c9514f4a1b864ca541008e68a6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lstm_tb_ctxt_convert_behav xil_defaultlib.lstm_tb_ctxt_convert xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/SRAM_128x2048.v" Line 5. Module SRAM_128x2048 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/SRAM_128x2048.v" Line 5. Module SRAM_128x2048 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/SRAM_32x512.v" Line 5. Module SRAM_32x512 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.inpdt_16_mid
Compiling module xil_defaultlib.SRAM_128x2048
Compiling module xil_defaultlib.SRAM_32x512
Compiling module xil_defaultlib.sigmoid_LUT
Compiling module xil_defaultlib.tanh_LUT
Compiling module xil_defaultlib.LSTM
Compiling module xil_defaultlib.weight_memory
Compiling module xil_defaultlib.bias_memory
Compiling module xil_defaultlib.br_weight_memory
Compiling module xil_defaultlib.br_bias_memory
Compiling module xil_defaultlib.input_data_memory
Compiling module xil_defaultlib.output_memory
Compiling module xil_defaultlib.br_input_data_memory
Compiling module xil_defaultlib.br_output_memory
Compiling module xil_defaultlib.lstm_tb_ctxt_convert
Compiling module xil_defaultlib.glbl
Built simulation snapshot lstm_tb_ctxt_convert_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:32 . Memory (MB): peak = 1813.105 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '32' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:32 . Memory (MB): peak = 1813.105 ; gain = 0.000
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:38 . Memory (MB): peak = 1813.105 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ECE/Desktop/LSTM_IOT_SEC/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lstm_tb_ctxt_convert' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ECE/Desktop/LSTM_IOT_SEC/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lstm_tb_ctxt_convert_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/SRAM_128x2048.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SRAM_128x2048
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/SRAM_32x512.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SRAM_32x512
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/syscall/bias_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/branch/branch_bias_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module br_bias_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/branch/branch_input_data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module br_input_data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/branch/branch_output_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module br_output_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/branch/branch_weight_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module br_weight_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/inpdt_mid.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inpdt_16_mid
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/syscall/input_data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module input_data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/backups/lstm_5.12_convert_verified.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSTM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/syscall/output_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module output_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/sigmoid_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/tanh_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/syscall/weight_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/overall/lstm_tb_ctxt_convert.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lstm_tb_ctxt_convert
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ECE/Desktop/LSTM_IOT_SEC/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ECE/Desktop/LSTM_IOT_SEC/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 94fb33c9514f4a1b864ca541008e68a6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lstm_tb_ctxt_convert_behav xil_defaultlib.lstm_tb_ctxt_convert xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3149] bit-select or part-select is not allowed in a force statement for non-net 'Br_Ht' [C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/overall/lstm_tb_ctxt_convert.v:345]
ERROR: [VRFC 10-3149] bit-select or part-select is not allowed in a force statement for non-net 'Br_Ct' [C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/overall/lstm_tb_ctxt_convert.v:346]
ERROR: [VRFC 10-3149] bit-select or part-select is not allowed in a release statement for non-net 'Br_Ht' [C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/overall/lstm_tb_ctxt_convert.v:347]
ERROR: [VRFC 10-3149] bit-select or part-select is not allowed in a release statement for non-net 'Br_Ct' [C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/overall/lstm_tb_ctxt_convert.v:348]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/ECE/Desktop/LSTM_IOT_SEC/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/ECE/Desktop/LSTM_IOT_SEC/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ECE/Desktop/LSTM_IOT_SEC/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lstm_tb_ctxt_convert' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ECE/Desktop/LSTM_IOT_SEC/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lstm_tb_ctxt_convert_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/SRAM_128x2048.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SRAM_128x2048
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/SRAM_32x512.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SRAM_32x512
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/syscall/bias_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/branch/branch_bias_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module br_bias_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/branch/branch_input_data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module br_input_data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/branch/branch_output_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module br_output_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/branch/branch_weight_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module br_weight_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/inpdt_mid.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inpdt_16_mid
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/syscall/input_data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module input_data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/backups/lstm_5.12_convert_verified.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSTM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/syscall/output_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module output_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/sigmoid_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/tanh_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/syscall/weight_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/overall/lstm_tb_ctxt_convert.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lstm_tb_ctxt_convert
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ECE/Desktop/LSTM_IOT_SEC/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ECE/Desktop/LSTM_IOT_SEC/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 94fb33c9514f4a1b864ca541008e68a6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lstm_tb_ctxt_convert_behav xil_defaultlib.lstm_tb_ctxt_convert xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3149] bit-select or part-select is not allowed in a force statement for non-net 'Br_Ht' [C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/overall/lstm_tb_ctxt_convert.v:345]
ERROR: [VRFC 10-3149] bit-select or part-select is not allowed in a force statement for non-net 'Br_Ct' [C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/overall/lstm_tb_ctxt_convert.v:346]
ERROR: [VRFC 10-3149] bit-select or part-select is not allowed in a release statement for non-net 'Br_Ht' [C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/overall/lstm_tb_ctxt_convert.v:347]
ERROR: [VRFC 10-3149] bit-select or part-select is not allowed in a release statement for non-net 'Br_Ct' [C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/overall/lstm_tb_ctxt_convert.v:348]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/ECE/Desktop/LSTM_IOT_SEC/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/ECE/Desktop/LSTM_IOT_SEC/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ECE/Desktop/LSTM_IOT_SEC/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lstm_tb_ctxt_convert' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ECE/Desktop/LSTM_IOT_SEC/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lstm_tb_ctxt_convert_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/SRAM_128x2048.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SRAM_128x2048
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/SRAM_32x512.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SRAM_32x512
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/syscall/bias_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/branch/branch_bias_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module br_bias_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/branch/branch_input_data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module br_input_data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/branch/branch_output_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module br_output_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/branch/branch_weight_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module br_weight_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/inpdt_mid.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inpdt_16_mid
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/syscall/input_data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module input_data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/backups/lstm_5.12_convert_verified.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSTM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/syscall/output_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module output_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/sigmoid_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/tanh_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/syscall/weight_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/overall/lstm_tb_ctxt_convert.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lstm_tb_ctxt_convert
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ECE/Desktop/LSTM_IOT_SEC/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ECE/Desktop/LSTM_IOT_SEC/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 94fb33c9514f4a1b864ca541008e68a6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lstm_tb_ctxt_convert_behav xil_defaultlib.lstm_tb_ctxt_convert xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3149] bit-select or part-select is not allowed in a force statement for non-net 'Br_Ht' [C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/overall/lstm_tb_ctxt_convert.v:352]
ERROR: [VRFC 10-3149] bit-select or part-select is not allowed in a release statement for non-net 'Br_Ht' [C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/overall/lstm_tb_ctxt_convert.v:353]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/ECE/Desktop/LSTM_IOT_SEC/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/ECE/Desktop/LSTM_IOT_SEC/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ECE/Desktop/LSTM_IOT_SEC/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lstm_tb_ctxt_convert' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ECE/Desktop/LSTM_IOT_SEC/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lstm_tb_ctxt_convert_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/SRAM_128x2048.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SRAM_128x2048
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/SRAM_32x512.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SRAM_32x512
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/syscall/bias_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/branch/branch_bias_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module br_bias_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/branch/branch_input_data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module br_input_data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/branch/branch_output_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module br_output_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/branch/branch_weight_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module br_weight_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/inpdt_mid.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inpdt_16_mid
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/syscall/input_data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module input_data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/backups/lstm_5.12_convert_verified.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSTM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/syscall/output_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module output_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/sigmoid_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/tanh_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/syscall/weight_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/overall/lstm_tb_ctxt_convert.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lstm_tb_ctxt_convert
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ECE/Desktop/LSTM_IOT_SEC/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ECE/Desktop/LSTM_IOT_SEC/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 94fb33c9514f4a1b864ca541008e68a6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lstm_tb_ctxt_convert_behav xil_defaultlib.lstm_tb_ctxt_convert xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3149] bit-select or part-select is not allowed in a force statement for non-net 'Br_Ht' [C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/overall/lstm_tb_ctxt_convert.v:352]
ERROR: [VRFC 10-3149] bit-select or part-select is not allowed in a release statement for non-net 'Br_Ht' [C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/overall/lstm_tb_ctxt_convert.v:353]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/ECE/Desktop/LSTM_IOT_SEC/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/ECE/Desktop/LSTM_IOT_SEC/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ECE/Desktop/LSTM_IOT_SEC/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lstm_tb_ctxt_convert' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ECE/Desktop/LSTM_IOT_SEC/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lstm_tb_ctxt_convert_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/SRAM_128x2048.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SRAM_128x2048
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/SRAM_32x512.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SRAM_32x512
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/syscall/bias_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/branch/branch_bias_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module br_bias_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/branch/branch_input_data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module br_input_data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/branch/branch_output_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module br_output_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/branch/branch_weight_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module br_weight_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/inpdt_mid.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inpdt_16_mid
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/syscall/input_data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module input_data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/backups/lstm_5.12_convert_verified.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSTM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/syscall/output_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module output_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/sigmoid_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/tanh_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/syscall/weight_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/overall/lstm_tb_ctxt_convert.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lstm_tb_ctxt_convert
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ECE/Desktop/LSTM_IOT_SEC/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ECE/Desktop/LSTM_IOT_SEC/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 94fb33c9514f4a1b864ca541008e68a6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lstm_tb_ctxt_convert_behav xil_defaultlib.lstm_tb_ctxt_convert xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/SRAM_128x2048.v" Line 5. Module SRAM_128x2048 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/SRAM_128x2048.v" Line 5. Module SRAM_128x2048 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/SRAM_32x512.v" Line 5. Module SRAM_32x512 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.inpdt_16_mid
Compiling module xil_defaultlib.SRAM_128x2048
Compiling module xil_defaultlib.SRAM_32x512
Compiling module xil_defaultlib.sigmoid_LUT
Compiling module xil_defaultlib.tanh_LUT
Compiling module xil_defaultlib.LSTM
Compiling module xil_defaultlib.weight_memory
Compiling module xil_defaultlib.bias_memory
Compiling module xil_defaultlib.br_weight_memory
Compiling module xil_defaultlib.br_bias_memory
Compiling module xil_defaultlib.input_data_memory
Compiling module xil_defaultlib.output_memory
Compiling module xil_defaultlib.br_input_data_memory
Compiling module xil_defaultlib.br_output_memory
Compiling module xil_defaultlib.lstm_tb_ctxt_convert
Compiling module xil_defaultlib.glbl
Built simulation snapshot lstm_tb_ctxt_convert_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:19 . Memory (MB): peak = 1813.105 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '19' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:19 . Memory (MB): peak = 1813.105 ; gain = 0.000
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 1813.105 ; gain = 0.000
run 100 us
run 100 us
run 100 us
run 100 us
test          0 is passed

test          1 is passed

test          2 is passed

test          3 is passed

test          4 is passed

test          5 is passed

test          6 is passed

test          7 is passed

test          8 is passed

test          9 is passed

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ECE/Desktop/LSTM_IOT_SEC/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lstm_tb_ctxt_convert' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ECE/Desktop/LSTM_IOT_SEC/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lstm_tb_ctxt_convert_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/SRAM_128x2048.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SRAM_128x2048
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/SRAM_32x512.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SRAM_32x512
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/syscall/bias_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/branch/branch_bias_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module br_bias_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/branch/branch_input_data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module br_input_data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/branch/branch_output_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module br_output_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/branch/branch_weight_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module br_weight_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/inpdt_mid.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inpdt_16_mid
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/syscall/input_data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module input_data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/backups/lstm_5.12_convert_verified.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSTM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/syscall/output_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module output_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/sigmoid_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/tanh_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/syscall/weight_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/overall/lstm_tb_ctxt_convert.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lstm_tb_ctxt_convert
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ECE/Desktop/LSTM_IOT_SEC/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ECE/Desktop/LSTM_IOT_SEC/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 94fb33c9514f4a1b864ca541008e68a6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lstm_tb_ctxt_convert_behav xil_defaultlib.lstm_tb_ctxt_convert xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/SRAM_128x2048.v" Line 5. Module SRAM_128x2048 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/SRAM_128x2048.v" Line 5. Module SRAM_128x2048 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/SRAM_32x512.v" Line 5. Module SRAM_32x512 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.inpdt_16_mid
Compiling module xil_defaultlib.SRAM_128x2048
Compiling module xil_defaultlib.SRAM_32x512
Compiling module xil_defaultlib.sigmoid_LUT
Compiling module xil_defaultlib.tanh_LUT
Compiling module xil_defaultlib.LSTM
Compiling module xil_defaultlib.weight_memory
Compiling module xil_defaultlib.bias_memory
Compiling module xil_defaultlib.br_weight_memory
Compiling module xil_defaultlib.br_bias_memory
Compiling module xil_defaultlib.input_data_memory
Compiling module xil_defaultlib.output_memory
Compiling module xil_defaultlib.br_input_data_memory
Compiling module xil_defaultlib.br_output_memory
Compiling module xil_defaultlib.lstm_tb_ctxt_convert
Compiling module xil_defaultlib.glbl
Built simulation snapshot lstm_tb_ctxt_convert_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 1813.105 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '15' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 1813.105 ; gain = 0.000
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 1813.105 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ECE/Desktop/LSTM_IOT_SEC/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lstm_tb_ctxt_convert' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ECE/Desktop/LSTM_IOT_SEC/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lstm_tb_ctxt_convert_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/SRAM_128x2048.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SRAM_128x2048
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/SRAM_32x512.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SRAM_32x512
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/syscall/bias_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/branch/branch_bias_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module br_bias_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/branch/branch_input_data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module br_input_data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/branch/branch_output_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module br_output_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/branch/branch_weight_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module br_weight_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/inpdt_mid.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inpdt_16_mid
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/syscall/input_data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module input_data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/backups/lstm_5.12_convert_verified.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSTM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/syscall/output_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module output_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/sigmoid_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/tanh_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/syscall/weight_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/overall/lstm_tb_ctxt_convert.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lstm_tb_ctxt_convert
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ECE/Desktop/LSTM_IOT_SEC/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ECE/Desktop/LSTM_IOT_SEC/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 94fb33c9514f4a1b864ca541008e68a6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lstm_tb_ctxt_convert_behav xil_defaultlib.lstm_tb_ctxt_convert xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/SRAM_128x2048.v" Line 5. Module SRAM_128x2048 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/SRAM_128x2048.v" Line 5. Module SRAM_128x2048 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/SRAM_32x512.v" Line 5. Module SRAM_32x512 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.inpdt_16_mid
Compiling module xil_defaultlib.SRAM_128x2048
Compiling module xil_defaultlib.SRAM_32x512
Compiling module xil_defaultlib.sigmoid_LUT
Compiling module xil_defaultlib.tanh_LUT
Compiling module xil_defaultlib.LSTM
Compiling module xil_defaultlib.weight_memory
Compiling module xil_defaultlib.bias_memory
Compiling module xil_defaultlib.br_weight_memory
Compiling module xil_defaultlib.br_bias_memory
Compiling module xil_defaultlib.input_data_memory
Compiling module xil_defaultlib.output_memory
Compiling module xil_defaultlib.br_input_data_memory
Compiling module xil_defaultlib.br_output_memory
Compiling module xil_defaultlib.lstm_tb_ctxt_convert
Compiling module xil_defaultlib.glbl
Built simulation snapshot lstm_tb_ctxt_convert_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1813.105 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '15' seconds
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 1813.105 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ECE/Desktop/LSTM_IOT_SEC/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lstm_tb_ctxt_convert' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ECE/Desktop/LSTM_IOT_SEC/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lstm_tb_ctxt_convert_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/SRAM_128x2048.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SRAM_128x2048
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/SRAM_32x512.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SRAM_32x512
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/syscall/bias_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/branch/branch_bias_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module br_bias_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/branch/branch_input_data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module br_input_data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/branch/branch_output_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module br_output_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/branch/branch_weight_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module br_weight_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/inpdt_mid.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inpdt_16_mid
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/syscall/input_data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module input_data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/backups/lstm_5.12_convert_verified.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSTM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/syscall/output_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module output_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/sigmoid_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/tanh_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/syscall/weight_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/overall/lstm_tb_ctxt_convert.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lstm_tb_ctxt_convert
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ECE/Desktop/LSTM_IOT_SEC/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ECE/Desktop/LSTM_IOT_SEC/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 94fb33c9514f4a1b864ca541008e68a6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lstm_tb_ctxt_convert_behav xil_defaultlib.lstm_tb_ctxt_convert xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/SRAM_128x2048.v" Line 5. Module SRAM_128x2048 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/SRAM_128x2048.v" Line 5. Module SRAM_128x2048 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/SRAM_32x512.v" Line 5. Module SRAM_32x512 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.inpdt_16_mid
Compiling module xil_defaultlib.SRAM_128x2048
Compiling module xil_defaultlib.SRAM_32x512
Compiling module xil_defaultlib.sigmoid_LUT
Compiling module xil_defaultlib.tanh_LUT
Compiling module xil_defaultlib.LSTM
Compiling module xil_defaultlib.weight_memory
Compiling module xil_defaultlib.bias_memory
Compiling module xil_defaultlib.br_weight_memory
Compiling module xil_defaultlib.br_bias_memory
Compiling module xil_defaultlib.input_data_memory
Compiling module xil_defaultlib.output_memory
Compiling module xil_defaultlib.br_input_data_memory
Compiling module xil_defaultlib.br_output_memory
Compiling module xil_defaultlib.lstm_tb_ctxt_convert
Compiling module xil_defaultlib.glbl
Built simulation snapshot lstm_tb_ctxt_convert_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 1813.105 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 1813.105 ; gain = 0.000
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 1813.105 ; gain = 0.000
run 100 us
run 100 us
run 100 us
run 100 us
test          0 is failed
result is 0x828bc43aa78c8085
answer is 0x9595959595959595

test          1 is failed
result is 0xa2788c838c9ea071
answer is 0xaa6d8ea586b6b17d

test          2 is failed
result is 0x9a9b889399c4c276
answer is 0x9d9a89a688d5cd7e

test          3 is failed
result is 0xb1b05d9bcbb6b99f
answer is 0xc19c5d9bb6c0bda2

test          4 is failed
result is 0x7cc95dadd5ceb3a7
answer is 0x89bd5badc6ceb7ab

test          5 is failed
result is 0xaebc74b4c7c6cbaa
answer is 0xb6b273b4bbc8cda9

test          6 is failed
result is 0xc95562a6b5b8bd9a
answer is 0xce4f5ea5aebabf9b

test          7 is failed
result is 0x974498b29abfddba
answer is 0x973b99b498bfdeb8

test          8 is failed
result is 0xb7bca399a7a3dcbe
answer is 0xb9b9a499a5a7dcc0

test          9 is failed
result is 0x79a5c584af98c197
answer is 0x79a5c584af9bc197

test          0 is failed
result is 0x83cbc2827922d27adad4cc80b6807e80da51a6c2c54d6380c6be9722d880daa182547f9a9579808c89777c83d68cab77c6808fc03f81808aadc28080abdf80c6
answer is 0x95959595959595959595959595959595959595959595959595959595959595959595959595959595959595959595959595959595959595959595959595959595

test          1 is failed
result is 0x84cacf807f20df80b3a78380cc807a805d44c5cbc470388081bcba23df80a88c8d6c7aaa8f808083838079b6d4bbc67fac8080c6358db6265fc87a80de8c8089
answer is 0x339d8abb7ed5a0807c8180629aa684b975807e7d8d82739d808b7c90b580838280779687c77f8c819d85df8a6fa59181818f808d90dcd99a4d744e7679927d84

test          2 is failed
result is 0x918758808021df46cadfde8083808080d32080ceb832d980d8b88a323e80d38f80707ebd828080888c514189d773c94ead8062df2c8080206e9e807e88da82c9
answer is 0xc69870b03188d54c8880426795888ec680d8724f8bc8d3807680877f8445dfca669386ac8062cda4895a82bf8550809475a44eda868080827f7764d99857de42

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ECE/Desktop/LSTM_IOT_SEC/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lstm_tb_ctxt_convert' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ECE/Desktop/LSTM_IOT_SEC/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lstm_tb_ctxt_convert_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/SRAM_128x2048.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SRAM_128x2048
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/SRAM_32x512.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SRAM_32x512
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/syscall/bias_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/branch/branch_bias_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module br_bias_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/branch/branch_input_data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module br_input_data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/branch/branch_output_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module br_output_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/branch/branch_weight_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module br_weight_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/inpdt_mid.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inpdt_16_mid
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/syscall/input_data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module input_data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/backups/lstm_5.12_convert_verified.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSTM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/syscall/output_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module output_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/sigmoid_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/tanh_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/syscall/weight_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/overall/lstm_tb_ctxt_convert.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lstm_tb_ctxt_convert
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ECE/Desktop/LSTM_IOT_SEC/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ECE/Desktop/LSTM_IOT_SEC/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 94fb33c9514f4a1b864ca541008e68a6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lstm_tb_ctxt_convert_behav xil_defaultlib.lstm_tb_ctxt_convert xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/SRAM_128x2048.v" Line 5. Module SRAM_128x2048 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/SRAM_128x2048.v" Line 5. Module SRAM_128x2048 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/SRAM_32x512.v" Line 5. Module SRAM_32x512 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.inpdt_16_mid
Compiling module xil_defaultlib.SRAM_128x2048
Compiling module xil_defaultlib.SRAM_32x512
Compiling module xil_defaultlib.sigmoid_LUT
Compiling module xil_defaultlib.tanh_LUT
Compiling module xil_defaultlib.LSTM
Compiling module xil_defaultlib.weight_memory
Compiling module xil_defaultlib.bias_memory
Compiling module xil_defaultlib.br_weight_memory
Compiling module xil_defaultlib.br_bias_memory
Compiling module xil_defaultlib.input_data_memory
Compiling module xil_defaultlib.output_memory
Compiling module xil_defaultlib.br_input_data_memory
Compiling module xil_defaultlib.br_output_memory
Compiling module xil_defaultlib.lstm_tb_ctxt_convert
Compiling module xil_defaultlib.glbl
Built simulation snapshot lstm_tb_ctxt_convert_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:22 . Memory (MB): peak = 1813.105 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '22' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:22 . Memory (MB): peak = 1813.105 ; gain = 0.000
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:28 . Memory (MB): peak = 1813.105 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 350 us
test          0 is failed
result is 0x878aa87e98808099
answer is 0x9595959595959595

test          1 is failed
result is 0xa177979793a6a682
answer is 0xaa6d8ea586b6b17d

test          2 is failed
result is 0x989c8a9d9bcdc77c
answer is 0x9d9a89a688d5cd7e

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ECE/Desktop/LSTM_IOT_SEC/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lstm_tb_ctxt_convert' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ECE/Desktop/LSTM_IOT_SEC/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lstm_tb_ctxt_convert_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/SRAM_128x2048.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SRAM_128x2048
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/SRAM_32x512.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SRAM_32x512
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/syscall/bias_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/branch/branch_bias_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module br_bias_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/branch/branch_input_data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module br_input_data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/branch/branch_output_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module br_output_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/branch/branch_weight_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module br_weight_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/inpdt_mid.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inpdt_16_mid
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/syscall/input_data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module input_data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/backups/lstm_5.12_convert_verified.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSTM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/syscall/output_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module output_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/sigmoid_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/tanh_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/syscall/weight_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/overall/lstm_tb_ctxt_convert.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lstm_tb_ctxt_convert
WARNING: [VRFC 10-2659] decimal constant 8080808080808080808080808080808080808080808080808080808080808080 is too large, should be smaller than 2147483648; using 867670160 instead [C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/overall/lstm_tb_ctxt_convert.v:354]
ERROR: [VRFC 10-1412] syntax error near 8080808080808080808080808080808080808080808080808080808080808080 [C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/overall/lstm_tb_ctxt_convert.v:354]
WARNING: [VRFC 10-2659] decimal constant 8080808080808080808080808080808080808080808080808080808080808080 is too large, should be smaller than 2147483648; using 867670160 instead [C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/overall/lstm_tb_ctxt_convert.v:355]
WARNING: [VRFC 10-2659] decimal constant 8080808080808080808080808080808080808080808080808080808080808080 is too large, should be smaller than 2147483648; using 867670160 instead [C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/overall/lstm_tb_ctxt_convert.v:356]
WARNING: [VRFC 10-2659] decimal constant 8080808080808080808080808080808080808080808080808080808080808080 is too large, should be smaller than 2147483648; using 867670160 instead [C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/overall/lstm_tb_ctxt_convert.v:358]
ERROR: [VRFC 10-1412] syntax error near 8080808080808080808080808080808080808080808080808080808080808080 [C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/overall/lstm_tb_ctxt_convert.v:358]
WARNING: [VRFC 10-2659] decimal constant 8080808080808080808080808080808080808080808080808080808080808080 is too large, should be smaller than 2147483648; using 867670160 instead [C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/overall/lstm_tb_ctxt_convert.v:359]
WARNING: [VRFC 10-2659] decimal constant 8080808080808080808080808080808080808080808080808080808080808080 is too large, should be smaller than 2147483648; using 867670160 instead [C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/overall/lstm_tb_ctxt_convert.v:360]
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/overall/lstm_tb_ctxt_convert.v:352]
ERROR: [VRFC 10-2865] module 'lstm_tb_ctxt_convert' ignored due to previous errors [C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/overall/lstm_tb_ctxt_convert.v:30]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/ECE/Desktop/LSTM_IOT_SEC/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/ECE/Desktop/LSTM_IOT_SEC/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ECE/Desktop/LSTM_IOT_SEC/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lstm_tb_ctxt_convert' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ECE/Desktop/LSTM_IOT_SEC/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lstm_tb_ctxt_convert_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/SRAM_128x2048.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SRAM_128x2048
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/SRAM_32x512.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SRAM_32x512
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/syscall/bias_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/branch/branch_bias_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module br_bias_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/branch/branch_input_data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module br_input_data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/branch/branch_output_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module br_output_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/branch/branch_weight_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module br_weight_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/inpdt_mid.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inpdt_16_mid
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/syscall/input_data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module input_data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/backups/lstm_5.12_convert_verified.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSTM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/syscall/output_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module output_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/sigmoid_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/tanh_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/syscall/weight_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/overall/lstm_tb_ctxt_convert.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lstm_tb_ctxt_convert
WARNING: [VRFC 10-986] literal value truncated to fit in 512 bits [C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/overall/lstm_tb_ctxt_convert.v:353]
WARNING: [VRFC 10-2659] decimal constant 8080808080808080808080808080808080808080808080808080808080808080 is too large, should be smaller than 2147483648; using 867670160 instead [C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/overall/lstm_tb_ctxt_convert.v:355]
ERROR: [VRFC 10-1412] syntax error near 8080808080808080808080808080808080808080808080808080808080808080 [C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/overall/lstm_tb_ctxt_convert.v:355]
WARNING: [VRFC 10-2659] decimal constant 8080808080808080808080808080808080808080808080808080808080808080 is too large, should be smaller than 2147483648; using 867670160 instead [C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/overall/lstm_tb_ctxt_convert.v:356]
WARNING: [VRFC 10-2659] decimal constant 8080808080808080808080808080808080808080808080808080808080808080 is too large, should be smaller than 2147483648; using 867670160 instead [C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/overall/lstm_tb_ctxt_convert.v:357]
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/overall/lstm_tb_ctxt_convert.v:352]
ERROR: [VRFC 10-2865] module 'lstm_tb_ctxt_convert' ignored due to previous errors [C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/overall/lstm_tb_ctxt_convert.v:30]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/ECE/Desktop/LSTM_IOT_SEC/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/ECE/Desktop/LSTM_IOT_SEC/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ECE/Desktop/LSTM_IOT_SEC/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lstm_tb_ctxt_convert' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ECE/Desktop/LSTM_IOT_SEC/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lstm_tb_ctxt_convert_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/SRAM_128x2048.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SRAM_128x2048
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/SRAM_32x512.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SRAM_32x512
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/syscall/bias_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/branch/branch_bias_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module br_bias_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/branch/branch_input_data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module br_input_data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/branch/branch_output_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module br_output_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/branch/branch_weight_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module br_weight_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/inpdt_mid.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inpdt_16_mid
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/syscall/input_data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module input_data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/backups/lstm_5.12_convert_verified.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSTM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/syscall/output_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module output_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/sigmoid_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/tanh_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/syscall/weight_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/overall/lstm_tb_ctxt_convert.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lstm_tb_ctxt_convert
WARNING: [VRFC 10-986] literal value truncated to fit in 512 bits [C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/overall/lstm_tb_ctxt_convert.v:353]
WARNING: [VRFC 10-986] literal value truncated to fit in 512 bits [C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/overall/lstm_tb_ctxt_convert.v:354]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ECE/Desktop/LSTM_IOT_SEC/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ECE/Desktop/LSTM_IOT_SEC/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 94fb33c9514f4a1b864ca541008e68a6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lstm_tb_ctxt_convert_behav xil_defaultlib.lstm_tb_ctxt_convert xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/SRAM_128x2048.v" Line 5. Module SRAM_128x2048 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/SRAM_128x2048.v" Line 5. Module SRAM_128x2048 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/SRAM_32x512.v" Line 5. Module SRAM_32x512 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.inpdt_16_mid
Compiling module xil_defaultlib.SRAM_128x2048
Compiling module xil_defaultlib.SRAM_32x512
Compiling module xil_defaultlib.sigmoid_LUT
Compiling module xil_defaultlib.tanh_LUT
Compiling module xil_defaultlib.LSTM
Compiling module xil_defaultlib.weight_memory
Compiling module xil_defaultlib.bias_memory
Compiling module xil_defaultlib.br_weight_memory
Compiling module xil_defaultlib.br_bias_memory
Compiling module xil_defaultlib.input_data_memory
Compiling module xil_defaultlib.output_memory
Compiling module xil_defaultlib.br_input_data_memory
Compiling module xil_defaultlib.br_output_memory
Compiling module xil_defaultlib.lstm_tb_ctxt_convert
Compiling module xil_defaultlib.glbl
Built simulation snapshot lstm_tb_ctxt_convert_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 1813.105 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '21' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 1813.105 ; gain = 0.000
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:26 . Memory (MB): peak = 1813.105 ; gain = 0.000
run all
test          0 is passed

test          1 is passed

test          2 is passed

test          3 is passed

test          4 is passed

test          5 is passed

test          6 is passed

test          7 is passed

test          8 is passed

test          9 is passed

test          0 is passed

test          1 is passed

test          2 is passed

run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 1813.105 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
test          0 is passed

test          1 is passed

test          2 is passed

test          3 is passed

test          4 is passed

test          5 is passed

test          6 is passed

test          7 is passed

test          8 is passed

test          9 is passed

test          0 is passed

test          1 is passed

test          2 is passed

run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1813.105 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ECE/Desktop/LSTM_IOT_SEC/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lstm_tb_ctxt_convert' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ECE/Desktop/LSTM_IOT_SEC/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lstm_tb_ctxt_convert_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/SRAM_128x2048.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SRAM_128x2048
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/SRAM_32x512.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SRAM_32x512
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/syscall/bias_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/branch/branch_bias_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module br_bias_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/branch/branch_input_data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module br_input_data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/branch/branch_output_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module br_output_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/branch/branch_weight_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module br_weight_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/inpdt_mid.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inpdt_16_mid
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/syscall/input_data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module input_data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/backups/lstm_5.12_convert_verified.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSTM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/syscall/output_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module output_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/sigmoid_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/tanh_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/syscall/weight_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/overall/lstm_tb_ctxt_convert.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lstm_tb_ctxt_convert
WARNING: [VRFC 10-986] literal value truncated to fit in 512 bits [C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/overall/lstm_tb_ctxt_convert.v:353]
WARNING: [VRFC 10-986] literal value truncated to fit in 512 bits [C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/overall/lstm_tb_ctxt_convert.v:354]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ECE/Desktop/LSTM_IOT_SEC/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ECE/Desktop/LSTM_IOT_SEC/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 94fb33c9514f4a1b864ca541008e68a6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lstm_tb_ctxt_convert_behav xil_defaultlib.lstm_tb_ctxt_convert xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/SRAM_128x2048.v" Line 5. Module SRAM_128x2048 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/SRAM_128x2048.v" Line 5. Module SRAM_128x2048 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/SRAM_32x512.v" Line 5. Module SRAM_32x512 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.inpdt_16_mid
Compiling module xil_defaultlib.SRAM_128x2048
Compiling module xil_defaultlib.SRAM_32x512
Compiling module xil_defaultlib.sigmoid_LUT
Compiling module xil_defaultlib.tanh_LUT
Compiling module xil_defaultlib.LSTM
Compiling module xil_defaultlib.weight_memory
Compiling module xil_defaultlib.bias_memory
Compiling module xil_defaultlib.br_weight_memory
Compiling module xil_defaultlib.br_bias_memory
Compiling module xil_defaultlib.input_data_memory
Compiling module xil_defaultlib.output_memory
Compiling module xil_defaultlib.br_input_data_memory
Compiling module xil_defaultlib.br_output_memory
Compiling module xil_defaultlib.lstm_tb_ctxt_convert
Compiling module xil_defaultlib.glbl
Built simulation snapshot lstm_tb_ctxt_convert_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 1813.105 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 1813.105 ; gain = 0.000
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 1813.105 ; gain = 0.000
run all
test          0 is passed

test          1 is passed

test          2 is passed

test          3 is passed

test          4 is passed

test          5 is passed

test          6 is passed

test          7 is passed

test          8 is passed

test          9 is passed

test          0 is passed

test          1 is passed

test          2 is passed

$finish called at time : 385355 ns : File "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/overall/lstm_tb_ctxt_convert.v" Line 404
save_wave_config {C:/Users/ECE/Desktop/LSTM_IOT_SEC/project_1/lstm_tb_br_behav.wcfg}
save_wave_config {C:/Users/ECE/Desktop/LSTM_IOT_SEC/project_1/lstm_tb_br_behav.wcfg}
save_wave_config {C:/Users/ECE/Desktop/LSTM_IOT_SEC/project_1/lstm_tb_br_behav.wcfg}
save_wave_config {C:/Users/ECE/Desktop/LSTM_IOT_SEC/project_1/lstm_tb_br_behav.wcfg}
save_wave_config {C:/Users/ECE/Desktop/LSTM_IOT_SEC/project_1/lstm_tb_br_behav.wcfg}
export_ip_user_files -of_objects  [get_files C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/backups/lstm_5.12_convert_verified.v] -no_script -reset -force -quiet
remove_files  C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/backups/lstm_5.12_convert_verified.v
export_ip_user_files -of_objects  [get_files C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/overall/lstm_tb_ctxt_convert.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/overall/lstm_tb_ctxt_convert.v
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
add_files -norecurse C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/backups/lstm_5.13_convert_verified.v
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/overall/lstm_tb_ctxt_convert_5.13.v
update_compile_order -fileset sim_1
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ECE/Desktop/LSTM_IOT_SEC/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lstm_tb_ctxt_convert' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ECE/Desktop/LSTM_IOT_SEC/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lstm_tb_ctxt_convert_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/backups/lstm_5.13_convert_verified.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSTM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/overall/lstm_tb_ctxt_convert_5.13.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lstm_tb_ctxt_convert
WARNING: [VRFC 10-986] literal value truncated to fit in 512 bits [C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/overall/lstm_tb_ctxt_convert_5.13.v:353]
WARNING: [VRFC 10-986] literal value truncated to fit in 512 bits [C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/overall/lstm_tb_ctxt_convert_5.13.v:354]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ECE/Desktop/LSTM_IOT_SEC/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ECE/Desktop/LSTM_IOT_SEC/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 94fb33c9514f4a1b864ca541008e68a6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lstm_tb_ctxt_convert_behav xil_defaultlib.lstm_tb_ctxt_convert xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/backups/lstm_5.13_convert_verified.v" Line 15. Module LSTM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/SRAM_128x2048.v" Line 5. Module SRAM_128x2048 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/SRAM_128x2048.v" Line 5. Module SRAM_128x2048 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/SRAM_32x512.v" Line 5. Module SRAM_32x512 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.inpdt_16_mid
Compiling module xil_defaultlib.SRAM_128x2048
Compiling module xil_defaultlib.SRAM_32x512
Compiling module xil_defaultlib.sigmoid_LUT
Compiling module xil_defaultlib.tanh_LUT
Compiling module xil_defaultlib.LSTM
Compiling module xil_defaultlib.weight_memory
Compiling module xil_defaultlib.bias_memory
Compiling module xil_defaultlib.br_weight_memory
Compiling module xil_defaultlib.br_bias_memory
Compiling module xil_defaultlib.input_data_memory
Compiling module xil_defaultlib.output_memory
Compiling module xil_defaultlib.br_input_data_memory
Compiling module xil_defaultlib.br_output_memory
Compiling module xil_defaultlib.lstm_tb_ctxt_convert
Compiling module xil_defaultlib.glbl
Built simulation snapshot lstm_tb_ctxt_convert_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:31 . Memory (MB): peak = 1813.105 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '31' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:31 . Memory (MB): peak = 1813.105 ; gain = 0.000
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 1813.105 ; gain = 0.000
update_compile_order -fileset sim_1
run all
test          0 is passed

test          1 is passed

test          2 is passed

test          3 is passed

test          4 is passed

test          5 is passed

test          6 is passed

test          7 is passed

test          8 is passed

test          9 is passed

test          0 is passed

test          1 is passed

test          2 is passed

$finish called at time : 385355 ns : File "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/overall/lstm_tb_ctxt_convert_5.13.v" Line 404
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon May 13 19:57:26 2019...
