#! /opt/local/bin/vvp
:ivl_version "11.0 (stable)" "(v11_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/local/lib/ivl/system.vpi";
:vpi_module "/opt/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/local/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/local/lib/ivl/va_math.vpi";
S_0x7fef14b05da0 .scope module, "regfile_test" "regfile_test" 2 36;
 .timescale 0 0;
v0x7fef14b16ee0_0 .var "clock", 0 0;
v0x7fef14b16f70_0 .var/i "k", 31 0;
v0x7fef14b17000_0 .net "rdData1", 31 0, L_0x7fef14b177e0;  1 drivers
v0x7fef14b17090_0 .net "rdData2", 31 0, L_0x7fef14b17ad0;  1 drivers
v0x7fef14b17120_0 .var "rdReg1", 4 0;
v0x7fef14b171f0_0 .var "rdReg2", 4 0;
v0x7fef14b17280_0 .var "reset", 0 0;
v0x7fef14b17330_0 .var "wrData", 31 0;
v0x7fef14b173e0_0 .var "wrReg", 4 0;
v0x7fef14b17510_0 .var "write", 0 0;
S_0x7fef14b05f10 .scope module, "RF" "REGFILE_v2" 2 45, 2 2 0, S_0x7fef14b05da0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "rdData1";
    .port_info 1 /OUTPUT 32 "rdData2";
    .port_info 2 /INPUT 32 "wrData";
    .port_info 3 /INPUT 5 "rdReg1";
    .port_info 4 /INPUT 5 "rdReg2";
    .port_info 5 /INPUT 5 "wrReg";
    .port_info 6 /INPUT 1 "write";
    .port_info 7 /INPUT 1 "clock";
    .port_info 8 /INPUT 1 "reset";
L_0x7fef14b177e0 .functor BUFZ 32, L_0x7fef14b175a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fef14b17ad0 .functor BUFZ 32, L_0x7fef14b178d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fef14b061e0_0 .net *"_ivl_0", 31 0, L_0x7fef14b175a0;  1 drivers
v0x7fef14b161f0_0 .net *"_ivl_10", 6 0, L_0x7fef14b17970;  1 drivers
L_0x7fef14963050 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fef14b16290_0 .net *"_ivl_13", 1 0, L_0x7fef14963050;  1 drivers
v0x7fef14b16340_0 .net *"_ivl_2", 6 0, L_0x7fef14b17660;  1 drivers
L_0x7fef14963008 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fef14b163f0_0 .net *"_ivl_5", 1 0, L_0x7fef14963008;  1 drivers
v0x7fef14b164e0_0 .net *"_ivl_8", 31 0, L_0x7fef14b178d0;  1 drivers
v0x7fef14b16590_0 .net "clock", 0 0, v0x7fef14b16ee0_0;  1 drivers
v0x7fef14b16630_0 .var/i "k", 31 0;
v0x7fef14b166e0_0 .net "rdData1", 31 0, L_0x7fef14b177e0;  alias, 1 drivers
v0x7fef14b167f0_0 .net "rdData2", 31 0, L_0x7fef14b17ad0;  alias, 1 drivers
v0x7fef14b168a0_0 .net "rdReg1", 4 0, v0x7fef14b17120_0;  1 drivers
v0x7fef14b16950_0 .net "rdReg2", 4 0, v0x7fef14b171f0_0;  1 drivers
v0x7fef14b16a00 .array "regfile", 31 0, 31 0;
v0x7fef14b16aa0_0 .net "reset", 0 0, v0x7fef14b17280_0;  1 drivers
v0x7fef14b16b40_0 .net "wrData", 31 0, v0x7fef14b17330_0;  1 drivers
v0x7fef14b16bf0_0 .net "wrReg", 4 0, v0x7fef14b173e0_0;  1 drivers
v0x7fef14b16ca0_0 .net "write", 0 0, v0x7fef14b17510_0;  1 drivers
E_0x7fef14b061b0 .event posedge, v0x7fef14b16590_0;
L_0x7fef14b175a0 .array/port v0x7fef14b16a00, L_0x7fef14b17660;
L_0x7fef14b17660 .concat [ 5 2 0 0], v0x7fef14b17120_0, L_0x7fef14963008;
L_0x7fef14b178d0 .array/port v0x7fef14b16a00, L_0x7fef14b17970;
L_0x7fef14b17970 .concat [ 5 2 0 0], v0x7fef14b171f0_0, L_0x7fef14963050;
    .scope S_0x7fef14b05f10;
T_0 ;
    %wait E_0x7fef14b061b0;
    %load/vec4 v0x7fef14b16aa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fef14b16630_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x7fef14b16630_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x7fef14b16630_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fef14b16a00, 0, 4;
    %load/vec4 v0x7fef14b16630_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fef14b16630_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fef14b16ca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x7fef14b16b40_0;
    %load/vec4 v0x7fef14b16bf0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fef14b16a00, 0, 4;
T_0.4 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fef14b05da0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fef14b16ee0_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0x7fef14b05da0;
T_2 ;
    %delay 5, 0;
    %load/vec4 v0x7fef14b16ee0_0;
    %inv;
    %store/vec4 v0x7fef14b16ee0_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fef14b05da0;
T_3 ;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fef14b17280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fef14b17510_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fef14b17280_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x7fef14b05da0;
T_4 ;
    %delay 7, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fef14b16f70_0, 0, 32;
T_4.0 ;
    %load/vec4 v0x7fef14b16f70_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.1, 5;
    %load/vec4 v0x7fef14b16f70_0;
    %pad/s 5;
    %store/vec4 v0x7fef14b173e0_0, 0, 5;
    %load/vec4 v0x7fef14b16f70_0;
    %muli 10, 0, 32;
    %store/vec4 v0x7fef14b17330_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fef14b17510_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fef14b17510_0, 0, 1;
    %load/vec4 v0x7fef14b16f70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fef14b16f70_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %delay 20, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fef14b16f70_0, 0, 32;
T_4.2 ;
    %load/vec4 v0x7fef14b16f70_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %load/vec4 v0x7fef14b16f70_0;
    %pad/s 5;
    %store/vec4 v0x7fef14b17120_0, 0, 5;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0x7fef14b16f70_0;
    %sub;
    %pad/s 5;
    %store/vec4 v0x7fef14b171f0_0, 0, 5;
    %delay 5, 0;
    %vpi_call 2 74 "$display", "reg[%2d] = %d, reg[%2d] = %d", v0x7fef14b17120_0, v0x7fef14b17000_0, v0x7fef14b171f0_0, v0x7fef14b17090_0 {0 0 0};
    %load/vec4 v0x7fef14b16f70_0;
    %addi 2, 0, 32;
    %store/vec4 v0x7fef14b16f70_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %delay 2000, 0;
    %vpi_call 2 77 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "MEMORY/REGISTER BANKS/MIPS_REG_FILE_1.v";
