// Seed: 1274254742
module module_0 (
    output tri1 id_0,
    input wor id_1,
    input wor id_2,
    output tri0 id_3,
    input supply1 id_4,
    input wand id_5,
    input tri1 id_6,
    input tri id_7,
    input wire id_8,
    input tri0 id_9,
    input tri id_10,
    input wand id_11,
    input wand id_12,
    input uwire id_13,
    input tri0 id_14,
    input supply1 id_15,
    input wand id_16,
    output wand id_17,
    inout uwire id_18,
    input wand id_19
);
  assign (strong1, strong0) id_3 = id_5;
  wire id_21;
endmodule
module module_1 (
    inout tri0 id_0,
    input tri1 id_1,
    output uwire id_2,
    output wire id_3,
    output wire id_4,
    output wand id_5,
    output tri0 id_6,
    input supply0 id_7,
    input tri0 id_8,
    input tri1 id_9,
    input tri id_10,
    input tri0 id_11,
    input supply1 id_12
);
  assign id_6 = 1;
  module_0(
      id_0,
      id_11,
      id_8,
      id_5,
      id_11,
      id_12,
      id_7,
      id_12,
      id_10,
      id_8,
      id_1,
      id_0,
      id_0,
      id_8,
      id_8,
      id_12,
      id_7,
      id_6,
      id_0,
      id_7
  );
  wire id_14, id_15;
endmodule
