/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  reg [3:0] celloutsig_0_13z;
  wire [8:0] celloutsig_0_14z;
  wire celloutsig_0_1z;
  wire [22:0] celloutsig_0_2z;
  wire [7:0] celloutsig_0_3z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [10:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [5:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [8:0] celloutsig_1_3z;
  wire [30:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [3:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_12z = !(celloutsig_0_3z[1] ? celloutsig_0_2z[16] : celloutsig_0_0z);
  assign celloutsig_1_7z = !(celloutsig_1_1z[3] ? celloutsig_1_0z : celloutsig_1_2z);
  assign celloutsig_1_10z = !(celloutsig_1_0z ? celloutsig_1_9z : in_data[137]);
  assign celloutsig_0_11z = ~celloutsig_0_2z[18];
  assign celloutsig_0_1z = ~in_data[24];
  assign celloutsig_1_16z = ~celloutsig_1_15z;
  assign celloutsig_1_17z = celloutsig_1_6z[3] ^ celloutsig_1_10z;
  assign celloutsig_1_19z = celloutsig_1_14z[5] ^ celloutsig_1_4z[8];
  assign celloutsig_0_3z = celloutsig_0_2z[17:10] + { celloutsig_0_2z[15:9], celloutsig_0_0z };
  assign celloutsig_1_18z = in_data[119:114] + { in_data[124], celloutsig_1_7z, celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_17z, celloutsig_1_16z };
  assign celloutsig_1_14z = { celloutsig_1_4z[29:20], celloutsig_1_2z } / { 1'h1, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_1z };
  assign celloutsig_0_0z = in_data[83:60] == in_data[38:15];
  assign celloutsig_1_5z = { celloutsig_1_3z[3], celloutsig_1_3z } <= in_data[130:121];
  assign celloutsig_1_3z = in_data[134:126] % { 1'h1, in_data[114:108], celloutsig_1_0z };
  assign celloutsig_1_4z = celloutsig_1_2z ? { in_data[147:130], celloutsig_1_0z, celloutsig_1_0z, 1'h1, celloutsig_1_3z, celloutsig_1_0z } : { in_data[172:153], celloutsig_1_0z, 1'h0, celloutsig_1_3z };
  assign celloutsig_0_2z[22:1] = celloutsig_0_0z ? in_data[40:19] : { in_data[87:72], 5'h00, celloutsig_0_1z };
  assign celloutsig_1_6z = celloutsig_1_2z ? { celloutsig_1_3z[2:0], celloutsig_1_5z } : in_data[185:182];
  assign celloutsig_0_14z = { in_data[63:57], celloutsig_0_0z, celloutsig_0_11z } | { celloutsig_0_2z[22:15], celloutsig_0_12z };
  assign celloutsig_1_1z = in_data[159:156] | in_data[157:154];
  assign celloutsig_1_0z = ^ in_data[168:163];
  assign celloutsig_1_2z = ^ in_data[143:129];
  assign celloutsig_1_9z = ^ { in_data[134:127], celloutsig_1_7z };
  assign celloutsig_1_15z = ^ { in_data[180:178], celloutsig_1_6z, celloutsig_1_0z };
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_13z = 4'h0;
    else if (!clkin_data[0]) celloutsig_0_13z = in_data[90:87];
  assign celloutsig_0_2z[0] = celloutsig_0_1z;
  assign { out_data[133:128], out_data[96], out_data[35:32], out_data[8:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_13z, celloutsig_0_14z };
endmodule
