{
   ExpandedHierarchyInLayout: "",
   guistr: "# # String gsaved with Nlview 6.6.11  2017-06-12 bk=1.3860 VDI=40 GEI=35 GUI=JA:1.6
#  -string -flagsOSRD
preplace port ddr3_sdram -pg 1 -y 240 -defaultsOSRD
preplace port sys_clock -pg 1 -y 140 -defaultsOSRD
preplace port usb_uart -pg 1 -y 420 -defaultsOSRD
preplace port reset -pg 1 -y 90 -defaultsOSRD
preplace inst rst_mig_7series_0_83M -pg 1 -lvl 6 -y -20 -defaultsOSRD
preplace inst smallpond_axi4_interface_0 -pg 1 -lvl 2 -y 350 -defaultsOSRD
preplace inst rst_clk_wiz_0_100M -pg 1 -lvl 3 -y 180 -defaultsOSRD
preplace inst mig_7series_0 -pg 1 -lvl 5 -y 280 -defaultsOSRD
preplace inst util_vector_logic_0 -pg 1 -lvl 1 -y 180 -defaultsOSRD
preplace inst axi_uartlite_0 -pg 1 -lvl 5 -y 430 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 4 -y 420 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 2 -y 150 -defaultsOSRD
preplace netloc mig_7series_0_mmcm_locked 1 5 1 1710
preplace netloc clk_wiz_0_locked 1 2 1 670
preplace netloc mig_7series_0_DDR3 1 5 2 NJ 240 N
preplace netloc smallpond_axi4_interface_0_M00_AXI 1 2 2 NJ 300 NJ
preplace netloc rst_mig_7series_0_83M_peripheral_aresetn 1 3 4 1110 220 1420 70 NJ 70 2090J
preplace netloc util_vector_logic_0_Res 1 1 1 310J
preplace netloc sys_clock_1 1 0 2 -10J 120 300J
preplace netloc mig_7series_0_ui_clk 1 3 3 1100 190 NJ 190 1690
preplace netloc clk_wiz_0_clk_out1 1 1 4 300 230 680 270 1090 240 1390J
preplace netloc axi_uartlite_0_UART 1 5 2 NJ 420 N
preplace netloc axi_interconnect_0_M00_AXI 1 4 1 1400
preplace netloc mig_7series_0_ui_clk_sync_rst 1 5 1 1700
preplace netloc axi_interconnect_0_M01_AXI 1 4 1 N
preplace netloc rst_clk_wiz_0_100M_peripheral_aresetn 1 1 4 300 470 NJ 470 1070 600 1410J
preplace netloc reset_1 1 0 5 -20 90 NJ 90 690 90 NJ 90 1410J
preplace netloc rst_clk_wiz_0_100M_interconnect_aresetn 1 3 1 1080J
levelinfo -pg 1 -40 150 500 890 1250 1560 1910 2110 -top -270 -bot 940
",
}
{
   da_axi4_cnt: "1",
   da_board_cnt: "9",
   da_clkrst_cnt: "25",
}
