Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Jun 26 19:44:58 2023
| Host         : DESKTOP-F1T6GG3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     63          
TIMING-20  Warning           Non-clocked latch               31          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (125)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (162)
5. checking no_input_delay (2)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (125)
--------------------------
 There are 32 register/latch pins with no clock driven by root clock pin: CLK (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: SENSOR (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: Inst_REL/Salida_reg/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: Inst_SEM/FSM_onehot_current_state_reg[0]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (162)
--------------------------------------------------
 There are 162 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  168          inf        0.000                      0                  168           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           168 Endpoints
Min Delay           168 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_SEM/FSM_onehot_current_state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LUZ_R[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.569ns  (logic 4.499ns (52.503%)  route 4.070ns (47.497%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE                         0.000     0.000 r  Inst_SEM/FSM_onehot_current_state_reg[2]/C
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  Inst_SEM/FSM_onehot_current_state_reg[2]/Q
                         net (fo=5, routed)           0.740     1.159    Inst_SEM/FSM_onehot_current_state_reg_n_0_[2]
    SLICE_X0Y100         LUT3 (Prop_lut3_I0_O)        0.324     1.483 r  Inst_SEM/LUZ_R_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.330     4.813    LUZ_R_OBUF[1]
    V14                  OBUF (Prop_obuf_I_O)         3.756     8.569 r  LUZ_R_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.569    LUZ_R[1]
    V14                                                               r  LUZ_R[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_SEM/k_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_SEM/FSM_onehot_current_state_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.385ns  (logic 2.195ns (29.721%)  route 5.190ns (70.279%))
  Logic Levels:           12  (CARRY4=8 FDRE=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE                         0.000     0.000 r  Inst_SEM/k_reg[1]/C
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Inst_SEM/k_reg[1]/Q
                         net (fo=4, routed)           0.921     1.439    Inst_SEM/k_reg[1]
    SLICE_X3Y99          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     1.946 r  Inst_SEM/FSM_onehot_current_state_reg[4]_i_19/CO[3]
                         net (fo=1, routed)           0.001     1.947    Inst_SEM/FSM_onehot_current_state_reg[4]_i_19_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.061 r  Inst_SEM/FSM_onehot_current_state_reg[4]_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.061    Inst_SEM/FSM_onehot_current_state_reg[4]_i_13_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.175 r  Inst_SEM/FSM_onehot_current_state_reg[4]_i_12/CO[3]
                         net (fo=1, routed)           0.000     2.175    Inst_SEM/FSM_onehot_current_state_reg[4]_i_12_n_0
    SLICE_X3Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.289 r  Inst_SEM/FSM_onehot_current_state_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000     2.289    Inst_SEM/FSM_onehot_current_state_reg[4]_i_10_n_0
    SLICE_X3Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.403 r  Inst_SEM/FSM_onehot_current_state_reg[4]_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.403    Inst_SEM/FSM_onehot_current_state_reg[4]_i_9_n_0
    SLICE_X3Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.517 r  Inst_SEM/FSM_onehot_current_state_reg[4]_i_17/CO[3]
                         net (fo=1, routed)           0.000     2.517    Inst_SEM/FSM_onehot_current_state_reg[4]_i_17_n_0
    SLICE_X3Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.631 r  Inst_SEM/FSM_onehot_current_state_reg[4]_i_16/CO[3]
                         net (fo=1, routed)           0.000     2.631    Inst_SEM/FSM_onehot_current_state_reg[4]_i_16_n_0
    SLICE_X3Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.745 r  Inst_SEM/FSM_onehot_current_state_reg[4]_i_36/CO[3]
                         net (fo=1, routed)           1.356     4.101    Inst_SEM/FSM_onehot_current_state_reg[4]_i_36_n_0
    SLICE_X4Y100         LUT4 (Prop_lut4_I0_O)        0.124     4.225 f  Inst_SEM/FSM_onehot_current_state[4]_i_18/O
                         net (fo=1, routed)           1.137     5.361    Inst_SEM/FSM_onehot_current_state[4]_i_18_n_0
    SLICE_X1Y105         LUT6 (Prop_lut6_I5_O)        0.124     5.485 f  Inst_SEM/FSM_onehot_current_state[4]_i_5/O
                         net (fo=3, routed)           1.104     6.589    Inst_SEM/FSM_onehot_current_state[4]_i_5_n_0
    SLICE_X1Y100         LUT6 (Prop_lut6_I2_O)        0.124     6.713 r  Inst_SEM/FSM_onehot_current_state[4]_i_2/O
                         net (fo=5, routed)           0.672     7.385    Inst_SEM/FSM_onehot_current_state[4]_i_2_n_0
    SLICE_X0Y100         FDSE                                         r  Inst_SEM/FSM_onehot_current_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_SEM/k_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_SEM/FSM_onehot_current_state_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.385ns  (logic 2.195ns (29.721%)  route 5.190ns (70.279%))
  Logic Levels:           12  (CARRY4=8 FDRE=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE                         0.000     0.000 r  Inst_SEM/k_reg[1]/C
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Inst_SEM/k_reg[1]/Q
                         net (fo=4, routed)           0.921     1.439    Inst_SEM/k_reg[1]
    SLICE_X3Y99          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     1.946 r  Inst_SEM/FSM_onehot_current_state_reg[4]_i_19/CO[3]
                         net (fo=1, routed)           0.001     1.947    Inst_SEM/FSM_onehot_current_state_reg[4]_i_19_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.061 r  Inst_SEM/FSM_onehot_current_state_reg[4]_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.061    Inst_SEM/FSM_onehot_current_state_reg[4]_i_13_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.175 r  Inst_SEM/FSM_onehot_current_state_reg[4]_i_12/CO[3]
                         net (fo=1, routed)           0.000     2.175    Inst_SEM/FSM_onehot_current_state_reg[4]_i_12_n_0
    SLICE_X3Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.289 r  Inst_SEM/FSM_onehot_current_state_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000     2.289    Inst_SEM/FSM_onehot_current_state_reg[4]_i_10_n_0
    SLICE_X3Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.403 r  Inst_SEM/FSM_onehot_current_state_reg[4]_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.403    Inst_SEM/FSM_onehot_current_state_reg[4]_i_9_n_0
    SLICE_X3Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.517 r  Inst_SEM/FSM_onehot_current_state_reg[4]_i_17/CO[3]
                         net (fo=1, routed)           0.000     2.517    Inst_SEM/FSM_onehot_current_state_reg[4]_i_17_n_0
    SLICE_X3Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.631 r  Inst_SEM/FSM_onehot_current_state_reg[4]_i_16/CO[3]
                         net (fo=1, routed)           0.000     2.631    Inst_SEM/FSM_onehot_current_state_reg[4]_i_16_n_0
    SLICE_X3Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.745 r  Inst_SEM/FSM_onehot_current_state_reg[4]_i_36/CO[3]
                         net (fo=1, routed)           1.356     4.101    Inst_SEM/FSM_onehot_current_state_reg[4]_i_36_n_0
    SLICE_X4Y100         LUT4 (Prop_lut4_I0_O)        0.124     4.225 f  Inst_SEM/FSM_onehot_current_state[4]_i_18/O
                         net (fo=1, routed)           1.137     5.361    Inst_SEM/FSM_onehot_current_state[4]_i_18_n_0
    SLICE_X1Y105         LUT6 (Prop_lut6_I5_O)        0.124     5.485 f  Inst_SEM/FSM_onehot_current_state[4]_i_5/O
                         net (fo=3, routed)           1.104     6.589    Inst_SEM/FSM_onehot_current_state[4]_i_5_n_0
    SLICE_X1Y100         LUT6 (Prop_lut6_I2_O)        0.124     6.713 r  Inst_SEM/FSM_onehot_current_state[4]_i_2/O
                         net (fo=5, routed)           0.672     7.385    Inst_SEM/FSM_onehot_current_state[4]_i_2_n_0
    SLICE_X0Y100         FDRE                                         r  Inst_SEM/FSM_onehot_current_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_SEM/k_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_SEM/FSM_onehot_current_state_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.385ns  (logic 2.195ns (29.721%)  route 5.190ns (70.279%))
  Logic Levels:           12  (CARRY4=8 FDRE=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE                         0.000     0.000 r  Inst_SEM/k_reg[1]/C
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Inst_SEM/k_reg[1]/Q
                         net (fo=4, routed)           0.921     1.439    Inst_SEM/k_reg[1]
    SLICE_X3Y99          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     1.946 r  Inst_SEM/FSM_onehot_current_state_reg[4]_i_19/CO[3]
                         net (fo=1, routed)           0.001     1.947    Inst_SEM/FSM_onehot_current_state_reg[4]_i_19_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.061 r  Inst_SEM/FSM_onehot_current_state_reg[4]_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.061    Inst_SEM/FSM_onehot_current_state_reg[4]_i_13_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.175 r  Inst_SEM/FSM_onehot_current_state_reg[4]_i_12/CO[3]
                         net (fo=1, routed)           0.000     2.175    Inst_SEM/FSM_onehot_current_state_reg[4]_i_12_n_0
    SLICE_X3Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.289 r  Inst_SEM/FSM_onehot_current_state_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000     2.289    Inst_SEM/FSM_onehot_current_state_reg[4]_i_10_n_0
    SLICE_X3Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.403 r  Inst_SEM/FSM_onehot_current_state_reg[4]_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.403    Inst_SEM/FSM_onehot_current_state_reg[4]_i_9_n_0
    SLICE_X3Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.517 r  Inst_SEM/FSM_onehot_current_state_reg[4]_i_17/CO[3]
                         net (fo=1, routed)           0.000     2.517    Inst_SEM/FSM_onehot_current_state_reg[4]_i_17_n_0
    SLICE_X3Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.631 r  Inst_SEM/FSM_onehot_current_state_reg[4]_i_16/CO[3]
                         net (fo=1, routed)           0.000     2.631    Inst_SEM/FSM_onehot_current_state_reg[4]_i_16_n_0
    SLICE_X3Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.745 r  Inst_SEM/FSM_onehot_current_state_reg[4]_i_36/CO[3]
                         net (fo=1, routed)           1.356     4.101    Inst_SEM/FSM_onehot_current_state_reg[4]_i_36_n_0
    SLICE_X4Y100         LUT4 (Prop_lut4_I0_O)        0.124     4.225 f  Inst_SEM/FSM_onehot_current_state[4]_i_18/O
                         net (fo=1, routed)           1.137     5.361    Inst_SEM/FSM_onehot_current_state[4]_i_18_n_0
    SLICE_X1Y105         LUT6 (Prop_lut6_I5_O)        0.124     5.485 f  Inst_SEM/FSM_onehot_current_state[4]_i_5/O
                         net (fo=3, routed)           1.104     6.589    Inst_SEM/FSM_onehot_current_state[4]_i_5_n_0
    SLICE_X1Y100         LUT6 (Prop_lut6_I2_O)        0.124     6.713 r  Inst_SEM/FSM_onehot_current_state[4]_i_2/O
                         net (fo=5, routed)           0.672     7.385    Inst_SEM/FSM_onehot_current_state[4]_i_2_n_0
    SLICE_X0Y100         FDRE                                         r  Inst_SEM/FSM_onehot_current_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_SEM/k_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_SEM/FSM_onehot_current_state_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.385ns  (logic 2.195ns (29.721%)  route 5.190ns (70.279%))
  Logic Levels:           12  (CARRY4=8 FDRE=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE                         0.000     0.000 r  Inst_SEM/k_reg[1]/C
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Inst_SEM/k_reg[1]/Q
                         net (fo=4, routed)           0.921     1.439    Inst_SEM/k_reg[1]
    SLICE_X3Y99          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     1.946 r  Inst_SEM/FSM_onehot_current_state_reg[4]_i_19/CO[3]
                         net (fo=1, routed)           0.001     1.947    Inst_SEM/FSM_onehot_current_state_reg[4]_i_19_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.061 r  Inst_SEM/FSM_onehot_current_state_reg[4]_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.061    Inst_SEM/FSM_onehot_current_state_reg[4]_i_13_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.175 r  Inst_SEM/FSM_onehot_current_state_reg[4]_i_12/CO[3]
                         net (fo=1, routed)           0.000     2.175    Inst_SEM/FSM_onehot_current_state_reg[4]_i_12_n_0
    SLICE_X3Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.289 r  Inst_SEM/FSM_onehot_current_state_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000     2.289    Inst_SEM/FSM_onehot_current_state_reg[4]_i_10_n_0
    SLICE_X3Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.403 r  Inst_SEM/FSM_onehot_current_state_reg[4]_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.403    Inst_SEM/FSM_onehot_current_state_reg[4]_i_9_n_0
    SLICE_X3Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.517 r  Inst_SEM/FSM_onehot_current_state_reg[4]_i_17/CO[3]
                         net (fo=1, routed)           0.000     2.517    Inst_SEM/FSM_onehot_current_state_reg[4]_i_17_n_0
    SLICE_X3Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.631 r  Inst_SEM/FSM_onehot_current_state_reg[4]_i_16/CO[3]
                         net (fo=1, routed)           0.000     2.631    Inst_SEM/FSM_onehot_current_state_reg[4]_i_16_n_0
    SLICE_X3Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.745 r  Inst_SEM/FSM_onehot_current_state_reg[4]_i_36/CO[3]
                         net (fo=1, routed)           1.356     4.101    Inst_SEM/FSM_onehot_current_state_reg[4]_i_36_n_0
    SLICE_X4Y100         LUT4 (Prop_lut4_I0_O)        0.124     4.225 f  Inst_SEM/FSM_onehot_current_state[4]_i_18/O
                         net (fo=1, routed)           1.137     5.361    Inst_SEM/FSM_onehot_current_state[4]_i_18_n_0
    SLICE_X1Y105         LUT6 (Prop_lut6_I5_O)        0.124     5.485 f  Inst_SEM/FSM_onehot_current_state[4]_i_5/O
                         net (fo=3, routed)           1.104     6.589    Inst_SEM/FSM_onehot_current_state[4]_i_5_n_0
    SLICE_X1Y100         LUT6 (Prop_lut6_I2_O)        0.124     6.713 r  Inst_SEM/FSM_onehot_current_state[4]_i_2/O
                         net (fo=5, routed)           0.672     7.385    Inst_SEM/FSM_onehot_current_state[4]_i_2_n_0
    SLICE_X0Y100         FDRE                                         r  Inst_SEM/FSM_onehot_current_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_SEM/k_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_SEM/FSM_onehot_current_state_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.385ns  (logic 2.195ns (29.721%)  route 5.190ns (70.279%))
  Logic Levels:           12  (CARRY4=8 FDRE=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE                         0.000     0.000 r  Inst_SEM/k_reg[1]/C
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Inst_SEM/k_reg[1]/Q
                         net (fo=4, routed)           0.921     1.439    Inst_SEM/k_reg[1]
    SLICE_X3Y99          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     1.946 r  Inst_SEM/FSM_onehot_current_state_reg[4]_i_19/CO[3]
                         net (fo=1, routed)           0.001     1.947    Inst_SEM/FSM_onehot_current_state_reg[4]_i_19_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.061 r  Inst_SEM/FSM_onehot_current_state_reg[4]_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.061    Inst_SEM/FSM_onehot_current_state_reg[4]_i_13_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.175 r  Inst_SEM/FSM_onehot_current_state_reg[4]_i_12/CO[3]
                         net (fo=1, routed)           0.000     2.175    Inst_SEM/FSM_onehot_current_state_reg[4]_i_12_n_0
    SLICE_X3Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.289 r  Inst_SEM/FSM_onehot_current_state_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000     2.289    Inst_SEM/FSM_onehot_current_state_reg[4]_i_10_n_0
    SLICE_X3Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.403 r  Inst_SEM/FSM_onehot_current_state_reg[4]_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.403    Inst_SEM/FSM_onehot_current_state_reg[4]_i_9_n_0
    SLICE_X3Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.517 r  Inst_SEM/FSM_onehot_current_state_reg[4]_i_17/CO[3]
                         net (fo=1, routed)           0.000     2.517    Inst_SEM/FSM_onehot_current_state_reg[4]_i_17_n_0
    SLICE_X3Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.631 r  Inst_SEM/FSM_onehot_current_state_reg[4]_i_16/CO[3]
                         net (fo=1, routed)           0.000     2.631    Inst_SEM/FSM_onehot_current_state_reg[4]_i_16_n_0
    SLICE_X3Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.745 r  Inst_SEM/FSM_onehot_current_state_reg[4]_i_36/CO[3]
                         net (fo=1, routed)           1.356     4.101    Inst_SEM/FSM_onehot_current_state_reg[4]_i_36_n_0
    SLICE_X4Y100         LUT4 (Prop_lut4_I0_O)        0.124     4.225 f  Inst_SEM/FSM_onehot_current_state[4]_i_18/O
                         net (fo=1, routed)           1.137     5.361    Inst_SEM/FSM_onehot_current_state[4]_i_18_n_0
    SLICE_X1Y105         LUT6 (Prop_lut6_I5_O)        0.124     5.485 f  Inst_SEM/FSM_onehot_current_state[4]_i_5/O
                         net (fo=3, routed)           1.104     6.589    Inst_SEM/FSM_onehot_current_state[4]_i_5_n_0
    SLICE_X1Y100         LUT6 (Prop_lut6_I2_O)        0.124     6.713 r  Inst_SEM/FSM_onehot_current_state[4]_i_2/O
                         net (fo=5, routed)           0.672     7.385    Inst_SEM/FSM_onehot_current_state[4]_i_2_n_0
    SLICE_X1Y100         FDRE                                         r  Inst_SEM/FSM_onehot_current_state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_SEM/FSM_onehot_current_state_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LUZ_V[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.331ns  (logic 4.025ns (54.900%)  route 3.306ns (45.100%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE                         0.000     0.000 r  Inst_SEM/FSM_onehot_current_state_reg[3]/C
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Inst_SEM/FSM_onehot_current_state_reg[3]/Q
                         net (fo=4, routed)           3.306     3.762    LUZ_V_OBUF[1]
    V11                  OBUF (Prop_obuf_I_O)         3.569     7.331 r  LUZ_V_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.331    LUZ_V[1]
    V11                                                               r  LUZ_V[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_SEM/FSM_onehot_current_state_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LUZ_A[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.196ns  (logic 4.026ns (55.953%)  route 3.170ns (44.047%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y100         FDRE                         0.000     0.000 r  Inst_SEM/FSM_onehot_current_state_reg[4]/C
    SLICE_X1Y100         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Inst_SEM/FSM_onehot_current_state_reg[4]/Q
                         net (fo=4, routed)           3.170     3.626    LUZ_A_OBUF[1]
    V12                  OBUF (Prop_obuf_I_O)         3.570     7.196 r  LUZ_A_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.196    LUZ_A[1]
    V12                                                               r  LUZ_A[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_SEM/FSM_onehot_current_state_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LUZ_R[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.016ns  (logic 4.100ns (58.445%)  route 2.915ns (41.555%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE                         0.000     0.000 r  Inst_SEM/FSM_onehot_current_state_reg[3]/C
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Inst_SEM/FSM_onehot_current_state_reg[3]/Q
                         net (fo=4, routed)           0.699     1.155    Inst_SEM/Q[2]
    SLICE_X0Y100         LUT3 (Prop_lut3_I1_O)        0.124     1.279 r  Inst_SEM/LUZ_R_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.217     3.495    LUZ_R_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.520     7.016 r  LUZ_R_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.016    LUZ_R[0]
    H17                                                               r  LUZ_R[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            Inst_REL/Cont1_reg[21]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.489ns  (logic 1.631ns (25.135%)  route 4.858ns (74.865%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=1, routed)           2.399     3.906    Inst_SEM/RESET_IBUF
    SLICE_X0Y110         LUT1 (Prop_lut1_I0_O)        0.124     4.030 f  Inst_SEM/FSM_onehot_current_state[4]_i_1/O
                         net (fo=63, routed)          2.459     6.489    Inst_REL/SS[0]
    SLICE_X8Y102         FDCE                                         f  Inst_REL/Cont1_reg[21]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_SEM/k_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_SEM/tiempo_inicio_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.164ns (46.295%)  route 0.190ns (53.705%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y102         FDRE                         0.000     0.000 r  Inst_SEM/k_reg[13]/C
    SLICE_X2Y102         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Inst_SEM/k_reg[13]/Q
                         net (fo=4, routed)           0.190     0.354    Inst_SEM/k_reg[13]
    SLICE_X3Y102         LDCE                                         r  Inst_SEM/tiempo_inicio_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_SEM/k_reg[17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_SEM/tiempo_inicio_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.164ns (46.295%)  route 0.190ns (53.705%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y103         FDRE                         0.000     0.000 r  Inst_SEM/k_reg[17]/C
    SLICE_X2Y103         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Inst_SEM/k_reg[17]/Q
                         net (fo=4, routed)           0.190     0.354    Inst_SEM/k_reg[17]
    SLICE_X3Y103         LDCE                                         r  Inst_SEM/tiempo_inicio_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_SEM/k_reg[21]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_SEM/tiempo_inicio_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.164ns (46.295%)  route 0.190ns (53.705%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y104         FDRE                         0.000     0.000 r  Inst_SEM/k_reg[21]/C
    SLICE_X2Y104         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Inst_SEM/k_reg[21]/Q
                         net (fo=4, routed)           0.190     0.354    Inst_SEM/k_reg[21]
    SLICE_X3Y104         LDCE                                         r  Inst_SEM/tiempo_inicio_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_SEM/k_reg[25]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_SEM/tiempo_inicio_reg[25]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.164ns (46.295%)  route 0.190ns (53.705%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y105         FDRE                         0.000     0.000 r  Inst_SEM/k_reg[25]/C
    SLICE_X2Y105         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Inst_SEM/k_reg[25]/Q
                         net (fo=4, routed)           0.190     0.354    Inst_SEM/k_reg[25]
    SLICE_X3Y105         LDCE                                         r  Inst_SEM/tiempo_inicio_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_SEM/k_reg[29]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_SEM/tiempo_inicio_reg[29]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.164ns (45.984%)  route 0.193ns (54.016%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         FDRE                         0.000     0.000 r  Inst_SEM/k_reg[29]/C
    SLICE_X2Y106         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Inst_SEM/k_reg[29]/Q
                         net (fo=4, routed)           0.193     0.357    Inst_SEM/k_reg[29]
    SLICE_X3Y106         LDCE                                         r  Inst_SEM/tiempo_inicio_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_SEM/FSM_onehot_current_state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_SEM/FSM_onehot_current_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.391ns  (logic 0.226ns (57.823%)  route 0.165ns (42.177%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE                         0.000     0.000 r  Inst_SEM/FSM_onehot_current_state_reg[2]/C
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  Inst_SEM/FSM_onehot_current_state_reg[2]/Q
                         net (fo=5, routed)           0.165     0.293    Inst_SEM/FSM_onehot_current_state_reg_n_0_[2]
    SLICE_X0Y100         LUT5 (Prop_lut5_I0_O)        0.098     0.391 r  Inst_SEM/FSM_onehot_current_state[3]_i_1/O
                         net (fo=1, routed)           0.000     0.391    Inst_SEM/FSM_onehot_current_state[3]_i_1_n_0
    SLICE_X0Y100         FDRE                                         r  Inst_SEM/FSM_onehot_current_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_SEM/k_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_SEM/tiempo_inicio_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.405ns  (logic 0.164ns (40.492%)  route 0.241ns (59.508%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDRE                         0.000     0.000 r  Inst_SEM/k_reg[9]/C
    SLICE_X2Y101         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Inst_SEM/k_reg[9]/Q
                         net (fo=4, routed)           0.241     0.405    Inst_SEM/k_reg[9]
    SLICE_X3Y101         LDCE                                         r  Inst_SEM/tiempo_inicio_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_SEM/k_reg[28]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_SEM/tiempo_inicio_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.406ns  (logic 0.164ns (40.429%)  route 0.242ns (59.571%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         FDRE                         0.000     0.000 r  Inst_SEM/k_reg[28]/C
    SLICE_X2Y106         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Inst_SEM/k_reg[28]/Q
                         net (fo=4, routed)           0.242     0.406    Inst_SEM/k_reg[28]
    SLICE_X3Y106         LDCE                                         r  Inst_SEM/tiempo_inicio_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_SEM/k_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_SEM/tiempo_inicio_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.407ns  (logic 0.164ns (40.255%)  route 0.243ns (59.745%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDRE                         0.000     0.000 r  Inst_SEM/k_reg[11]/C
    SLICE_X2Y101         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Inst_SEM/k_reg[11]/Q
                         net (fo=4, routed)           0.243     0.407    Inst_SEM/k_reg[11]
    SLICE_X3Y101         LDCE                                         r  Inst_SEM/tiempo_inicio_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_SEM/k_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_SEM/tiempo_inicio_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.409ns  (logic 0.164ns (40.058%)  route 0.245ns (59.942%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDRE                         0.000     0.000 r  Inst_SEM/k_reg[8]/C
    SLICE_X2Y101         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Inst_SEM/k_reg[8]/Q
                         net (fo=4, routed)           0.245     0.409    Inst_SEM/k_reg[8]
    SLICE_X3Y101         LDCE                                         r  Inst_SEM/tiempo_inicio_reg[8]/D
  -------------------------------------------------------------------    -------------------





