static inline T_1 F_1 ( T_2 V_1 )\r\n{\r\nreturn ( V_1 >> 8 ) & 0xfffffc00 ;\r\n}\r\nstatic void T_3 F_2 ( T_1 V_2 )\r\n{\r\nF_3 ( 0xe6180000 , V_2 ) ;\r\n}\r\nstatic inline void F_2 ( T_1 V_2 ) {}\r\nvoid T_3 F_4 ( void )\r\n{\r\nvoid T_4 * V_3 ;\r\nT_1 V_4 ;\r\nstatic int V_5 ;\r\nstruct V_6 * V_7 , * V_8 ;\r\nbool V_9 = false ;\r\nbool V_10 = false ;\r\nT_2 V_11 = V_12 ;\r\nT_1 V_2 = 0 ;\r\nif ( V_5 ++ )\r\nreturn;\r\nV_8 = F_5 ( L_1 ) ;\r\nif ( ! V_8 )\r\nreturn;\r\nF_6 (cpus, np) {\r\nif ( F_7 ( V_7 , L_2 ) )\r\nV_10 = true ;\r\nelse if ( F_7 ( V_7 , L_3 ) )\r\nV_9 = true ;\r\n}\r\nif ( F_8 ( L_4 ) )\r\nV_2 = 0x013111ef ;\r\nelse if ( F_8 ( L_5 ) )\r\nV_2 = 0x00111003 ;\r\nV_3 = F_9 ( V_11 , V_13 ) ;\r\nF_10 ( V_3 , V_14 , V_13 ) ;\r\nF_11 ( V_3 ) ;\r\nV_3 = F_9 ( V_15 , 0x63 ) ;\r\nV_4 = F_1 ( V_11 ) ;\r\nif ( V_10 ) {\r\nF_12 ( V_4 , V_3 + V_16 ) ;\r\nF_12 ( V_4 | V_17 , V_3 + V_16 ) ;\r\nF_12 ( ( F_13 ( V_3 + V_18 ) &\r\n~ V_19 ) | V_20 ,\r\nV_3 + V_18 ) ;\r\n}\r\nif ( V_9 ) {\r\nF_12 ( V_4 , V_3 + V_21 ) ;\r\nF_12 ( V_4 | V_17 , V_3 + V_21 ) ;\r\nF_12 ( ( F_13 ( V_3 + V_22 ) &\r\n~ V_23 ) | V_24 ,\r\nV_3 + V_22 ) ;\r\n}\r\nF_11 ( V_3 ) ;\r\nF_2 ( V_2 ) ;\r\nF_14 () ;\r\n}
