// Seed: 86063749
module module_0 (
    output tri  id_0,
    input  tri0 id_1,
    input  tri0 id_2
);
  logic id_4 = -1;
  assign id_0 = id_1;
  logic [7:0] id_5;
  logic id_6 = -1;
  assign module_1.id_2 = 0;
  assign id_5[1] = -1;
endmodule
module module_1 #(
    parameter id_10 = 32'd8
) (
    input wire id_0,
    input tri id_1,
    input tri1 id_2,
    input tri0 id_3,
    input uwire id_4,
    input tri id_5,
    output wire id_6,
    input tri id_7,
    input supply0 id_8,
    input tri0 id_9,
    input supply1 _id_10,
    input wor id_11
);
  logic [id_10 : id_10] id_13;
  ;
  wire id_14, id_15, id_16, id_17, id_18, id_19, id_20, id_21;
  initial begin : LABEL_0
    id_13 <= id_3;
  end
  module_0 modCall_1 (
      id_6,
      id_1,
      id_5
  );
endmodule
