{
  "design": {
    "design_info": {
      "boundary_crc": "0x2E42F1602E42F160",
      "device": "xc7k70tfbv676-1",
      "gen_directory": "../../../../project_2.gen/sources_1/bd/top2",
      "name": "top2",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2020.2",
      "validated": "true"
    },
    "design_tree": {
      "fulladder_0": "",
      "fulladder_1": "",
      "fulladder_2": "",
      "fulladder_3": ""
    },
    "ports": {
      "a_0": {
        "direction": "I"
      },
      "b_0": {
        "direction": "I"
      },
      "cin_0": {
        "direction": "I"
      },
      "s_0": {
        "direction": "O"
      },
      "a_1": {
        "direction": "I"
      },
      "b_1": {
        "direction": "I"
      },
      "s_1": {
        "direction": "O"
      },
      "a_2": {
        "direction": "I"
      },
      "b_2": {
        "direction": "I"
      },
      "s_2": {
        "direction": "O"
      },
      "a_3": {
        "direction": "I"
      },
      "b_3": {
        "direction": "I"
      },
      "cout_0": {
        "direction": "O"
      },
      "s_3": {
        "direction": "O"
      }
    },
    "components": {
      "fulladder_0": {
        "vlnv": "xilinx.com:module_ref:fulladder:1.0",
        "xci_name": "top2_fulladder_0_0",
        "xci_path": "ip\\top2_fulladder_0_0\\top2_fulladder_0_0.xci",
        "inst_hier_path": "fulladder_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "fulladder",
          "boundary_crc": "0x0"
        },
        "ports": {
          "a": {
            "direction": "I"
          },
          "b": {
            "direction": "I"
          },
          "cin": {
            "direction": "I"
          },
          "s": {
            "direction": "O"
          },
          "cout": {
            "direction": "O"
          }
        }
      },
      "fulladder_1": {
        "vlnv": "xilinx.com:module_ref:fulladder:1.0",
        "xci_name": "top2_fulladder_1_0",
        "xci_path": "ip\\top2_fulladder_1_0\\top2_fulladder_1_0.xci",
        "inst_hier_path": "fulladder_1",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "fulladder",
          "boundary_crc": "0x0"
        },
        "ports": {
          "a": {
            "direction": "I"
          },
          "b": {
            "direction": "I"
          },
          "cin": {
            "direction": "I"
          },
          "s": {
            "direction": "O"
          },
          "cout": {
            "direction": "O"
          }
        }
      },
      "fulladder_2": {
        "vlnv": "xilinx.com:module_ref:fulladder:1.0",
        "xci_name": "top2_fulladder_2_0",
        "xci_path": "ip\\top2_fulladder_2_0\\top2_fulladder_2_0.xci",
        "inst_hier_path": "fulladder_2",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "fulladder",
          "boundary_crc": "0x0"
        },
        "ports": {
          "a": {
            "direction": "I"
          },
          "b": {
            "direction": "I"
          },
          "cin": {
            "direction": "I"
          },
          "s": {
            "direction": "O"
          },
          "cout": {
            "direction": "O"
          }
        }
      },
      "fulladder_3": {
        "vlnv": "xilinx.com:module_ref:fulladder:1.0",
        "xci_name": "top2_fulladder_3_0",
        "xci_path": "ip\\top2_fulladder_3_0\\top2_fulladder_3_0.xci",
        "inst_hier_path": "fulladder_3",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "fulladder",
          "boundary_crc": "0x0"
        },
        "ports": {
          "a": {
            "direction": "I"
          },
          "b": {
            "direction": "I"
          },
          "cin": {
            "direction": "I"
          },
          "s": {
            "direction": "O"
          },
          "cout": {
            "direction": "O"
          }
        }
      }
    },
    "nets": {
      "fulladder_0_cout": {
        "ports": [
          "fulladder_0/cout",
          "fulladder_1/cin"
        ]
      },
      "fulladder_1_cout": {
        "ports": [
          "fulladder_1/cout",
          "fulladder_2/cin"
        ]
      },
      "fulladder_2_cout": {
        "ports": [
          "fulladder_2/cout",
          "fulladder_3/cin"
        ]
      },
      "a_0_1": {
        "ports": [
          "a_0",
          "fulladder_0/a"
        ]
      },
      "b_0_1": {
        "ports": [
          "b_0",
          "fulladder_0/b"
        ]
      },
      "cin_0_1": {
        "ports": [
          "cin_0",
          "fulladder_0/cin"
        ]
      },
      "fulladder_0_s": {
        "ports": [
          "fulladder_0/s",
          "s_0"
        ]
      },
      "a_1_1": {
        "ports": [
          "a_1",
          "fulladder_1/a"
        ]
      },
      "b_1_1": {
        "ports": [
          "b_1",
          "fulladder_1/b"
        ]
      },
      "fulladder_1_s": {
        "ports": [
          "fulladder_1/s",
          "s_1"
        ]
      },
      "a_2_1": {
        "ports": [
          "a_2",
          "fulladder_2/a"
        ]
      },
      "b_2_1": {
        "ports": [
          "b_2",
          "fulladder_2/b"
        ]
      },
      "fulladder_2_s": {
        "ports": [
          "fulladder_2/s",
          "s_2"
        ]
      },
      "a_3_1": {
        "ports": [
          "a_3",
          "fulladder_3/a"
        ]
      },
      "b_3_1": {
        "ports": [
          "b_3",
          "fulladder_3/b"
        ]
      },
      "fulladder_3_cout": {
        "ports": [
          "fulladder_3/cout",
          "cout_0"
        ]
      },
      "fulladder_3_s": {
        "ports": [
          "fulladder_3/s",
          "s_3"
        ]
      }
    }
  }
}