$date
	Thu Aug 13 19:22:15 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 1 ! out $end
$var reg 1 " clk $end
$var reg 1 # d $end
$var reg 1 $ enable $end
$var reg 1 % reset $end
$scope module inst1 $end
$var wire 1 " clk $end
$var wire 1 # d $end
$var wire 1 $ enable $end
$var wire 1 ! q $end
$var wire 1 % reset $end
$var reg 1 & r_next $end
$var reg 1 ' r_reg $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x'
x&
x%
x$
x#
0"
x!
$end
#1
1"
#2
0&
0!
0'
0"
1%
#3
1"
#4
0"
1#
#5
1"
#6
0"
0%
#7
1"
#8
1&
0"
1$
#9
1!
1'
1"
#10
0"
#11
1"
#12
0"
