# PLCT 开源进展·第 54 期·2024 年 2 月 1 日

## 卷首语


## 本期亮点

（请从 RuyiSDK、CNRV、openEuler 等公众号以及相关群聊中汇总素材）

## RuyiSDK IDE

## RuyiSDK 包管理器

## V8

## Spidermonkey

## OpenJDK Upstream
1. Co-authored JDK-mainline PRs:
- https://github.com/openjdk/jdk/pull/17103 (8321972: test runtime/Unsafe/InternalErrorTest.java timeout on linux-riscv64 platform)

2. Reviewed JDK-mainline PRs:
- https://github.com/openjdk/jdk/pull/16743 (JDK-8320368: Per-CPU optimization of Klass range reservation)
- https://github.com/openjdk/jdk/pull/16608 (8319801: Recursive lightweight locking: aarch64 implementation)
- https://github.com/openjdk/jdk/pull/17122 (8320069: RISC-V: Add Zcb instructions)
- https://github.com/openjdk/jdk/pull/16816 (8320697: RISC-V: Small refactoring for runtime calls)
- https://github.com/openjdk/jdk/pull/16802 (8318227: RISC-V: C2 ConvHF2F)
- https://github.com/openjdk/jdk/pull/16808 (8318157: RISC-V: implement ensureMaterializedForStackWalk intrinsic)
- https://github.com/openjdk/jdk/pull/16857 (8320911: RISC-V: Enable hotspot/jtreg/compiler/intrinsics/chacha/TestChaCha20.java)
- https://github.com/openjdk/jdk/pull/16910 (8315856: RISC-V: Use Zacas extension for cmpxchg)
- https://github.com/openjdk/jdk/pull/16925 (8321001: RISC-V: C2 SignumVF)
- https://github.com/openjdk/jdk/pull/16880 (8320397: RISC-V: Avoid passing t0 as temp register to MacroAssembler:: cmpxchg_obj_header/cmpxchgptr)
- https://github.com/openjdk/jdk/pull/17117 (8322154: RISC-V: JDK-8315743 missed change in MacroAssembler::load_reserved)
- https://github.com/openjdk/jdk/pull/17123 (8322195: RISC-V: Minor improvement of MD5 instrinsic)
- https://github.com/openjdk/jdk/pull/17126 (8322209: RISC-V: Enable some tests related to MD5 instrinsic)
- https://github.com/openjdk/jdk/pull/17192 (8322583: RISC-V: Enable fast class initialization checks)
- https://github.com/openjdk/jdk/pull/17215 (8322816: RISC-V: Incorrect guarantee in patch_vtype)
- https://github.com/openjdk/jdk/pull/17216 (8322817: RISC-V: Eliminate -Wparentheses warnings in riscv code)

3. Reviewed JDK22 upstream PRs:
- https://github.com/openjdk/jdk22/pull/19 (8322154: RISC-V: JDK-8315743 missed change in MacroAssembler::load_reserved)

4. Reviewed JDK17u upstream PRs:
- https://github.com/openjdk/jdk17u-dev/pull/2095 (8322968: [17u] Amend Atomics gtest with 1-byte tests)

5. JDK-mainline PRs:
- https://github.com/openjdk/jdk/pull/17192 (8322583: RISC-V: Enable fast class initialization checks)
- https://github.com/openjdk/jdk/pull/17436 (8323694: RISC-V: Unnecessary ResourceMark in NativeCall::set_destination_mt_safe)
- https://github.com/openjdk/jdk/pull/17548 (8324125: Improve class initialization barrier in TemplateTable::_new for RISC-V)

6. JDK22U backport PRs:
- https://github.com/openjdk/jdk22u/pull/34 (8324280: RISC-V: Incorrect implementation in VM_Version::parse_satp_mode)

7. JDK21U backport PRs:
- https://github.com/openjdk/jdk21u-dev/pull/132 (8322583: RISC-V: Enable fast class initialization checks)
- https://github.com/openjdk/jdk21u-dev/pull/218 (8324280: RISC-V: Incorrect implementation in VM_Version::parse_satp_mode)

8. JDK17U backport PRs:
- https://github.com/openjdk/jdk17u-dev/pull/2110 (8322583: RISC-V: Enable fast class initialization checks)
- https://github.com/openjdk/jdk17u-dev/pull/2178 (8324280: RISC-V: Incorrect implementation in VM_Version::parse_satp_mode)

## OpenJDK RV32G
- https://github.com/openjdk-riscv/jdk11u/pull/597 (Add x9 to non_allocatable_reg32 group)

## OpenJDK8 Backporting

## OpenCV RISC-V 优化

## GNU Toolchain

(可以根据每个人的产出分开，按照人名增加三级缩进，也可以由 leader/mentor 汇总后统一PR)

### Jiawei Chen

### Shihua Liao

### Yixuan Chen

### Yulong Shi

### Yang Liu

去年提的一个 binutils-gdb patch 已经合入主线：

[gdb: RISC-V: Refine lr/sc sequence support](https://sourceware.org/git/?p=binutils-gdb.git;a=commit;h=b273287f4e7f111c1bb667267c6bde4fdd8418c7)

## LLVM Monorepo
- [RISCV][ISel] Use vaaddu with rounding mode rnu for ISD::AVGCEILU. (https://github.com/llvm/llvm-project/pull/77473) Merged
- [RISCV][ISel] Use vaaddu with rounding mode rdn for ISD::AVGFLOORU. (https://github.com/llvm/llvm-project/pull/76550) Merged
- [RISCV][ISel] Remove redundant vmerge for the vwadd.(https://github.com/llvm/llvm-project/pull/78403) Merged
- [RISCV][ISel] Combine scalable vector add/sub/mul with zero/sign extension (Recommit) (https://github.com/llvm/llvm-project/pull/72340) Merged
- [FuncAttrs] Don't infer noundef for functions with sanitize_memory attribute https://github.com/llvm/llvm-project/pull/76691 
- [InstCombine] Refactor folding of commutative binops over select/phi/minmaxhttps://github.com/llvm/llvm-project/pull/76692 
- [InstCombine] Revert the signed icmp -> unsigned icmp canonicalization when folding icmp Pred min|max(X, Y), Z  https://github.com/llvm/llvm-project/pull/76685 
- [InstCombine] Canonicalize switch(C-X) to switch(X)  https://github.com/llvm/llvm-project/pull/77051 
- [InstCombine] Canonicalize switch(X << C) into switch(X) https://github.com/llvm/llvm-project/pull/77068
- [InstCombine] Fold switch(zext/sext(X)) into switch(X) https://github.com/llvm/llvm-project/pull/76988
- [CVP] Improve the value solving of select at use https://github.com/llvm/llvm-project/pull/76700
- [InstCombine] Fold bitwise logic with intrinsics https://github.com/llvm/llvm-project/pull/77460
- [SimplifyCFG] Emit rotl directly in ReduceSwitchRange https://github.com/llvm/llvm-project/pull/77603
- [InstCombine] Handle a bitreverse idiom which ends with a bswap https://github.com/llvm/llvm-project/pull/77677
- [InstCombine] Recognize more rotation patterns (shl ShVal, X) | (lshr ShVal, ((-X) & (Width - 1))) -> rotl X, ShVal https://github.com/llvm/llvm-project/pull/78107 
- [InstCombine] Relax the one-use constraints for icmp pred (binop X, Z), (binop Y, Z)  https://github.com/llvm/llvm-project/pull/76384 
- [SCCP] Check whether the default case is reachable https://github.com/llvm/llvm-project/pull/76295 
- [InstCombine] Fold the log2_ceil idiom https://github.com/llvm/llvm-project/pull/76661 

针对中端添加了回归测试, https://github.com/dtcxzyw/llvm-opt-benchmark

### Chunyu Liao
- [DAGCombiner] Use generalized pattern matcher in foldBoolSelectToLogic https://github.com/llvm/llvm-project/pull/79101
- [RISCV] Codegen support for XCVmem extension https://github.com/llvm/llvm-project/pull/76916

### Kiva

- [[Clang][XTHeadVector] Add vector strided load/store intrinsics #49](https://github.com/ruyisdk/llvm-project/pull/49)
- [[Clang][XTHeadVector] Add unit-stride fault-only-first load intrinsics #50](https://github.com/ruyisdk/llvm-project/pull/50)
- [[LLVM][Clang][XTHeadVector] Add indexed load/store intrinsics #54](https://github.com/ruyisdk/llvm-project/pull/54)
- [[Clang][XTHeadVector] Add vector unit-stride segment load/store intrinsics #56](https://github.com/ruyisdk/llvm-project/pull/56)
- [[Clang][XTHeadVector] Implement vadd/vsub/vrsub/vneg intrinsics #58](https://github.com/ruyisdk/llvm-project/pull/58)
- [[Clang][XTHeadVector] Implement vwadd/vwsub/vwaddu/vwsubu intrinsics #59](https://github.com/ruyisdk/llvm-project/pull/59)

### Yongtai Li

- [flang] Remove duplicate tests. https://github.com/llvm/llvm-project/pull/77059
- [flang][runtime] Fix seg fault in intrinsic execute_command_line. https://github.com/llvm/llvm-project/pull/78126

### Junjie Zheng

## gollvm

## LIBCXX Experimental/simd

本期共有4个PR提交至LLVM上游，其中，2个已合并，2个正在等待审核：

- [[libc++] <experimental/simd> Fix conversion constructor (Open)](https://github.com/llvm/llvm-project/pull/74693)
- [[libc++] <experimental/simd> Add load constructor for class simd/simd_mask (Merged)](https://github.com/llvm/llvm-project/pull/76610)
- [[libc++] <experimental/simd> Fix vector_aligned_tag to pass #76610 (Merged)](https://github.com/llvm/llvm-project/pull/76611)
- [[libc++] <experimental/simd> Add copy functions for class simd/simd_mask (Draft)](https://github.com/llvm/llvm-project/pull/78935)

目前项目共有17个patch已合并进入LLVM上游仓库。

## LuaJIT RV64G Porting

We discovered that `riscv_flush_icache` would not work properly in musl libc, which is used by our LuaJIT port and pratically many other JIT compilers. We have sent a patch to musl and have it merged, while also applied a workaround ourside.

- LuaJIT Port
  - [support: fix lj_mcode_sync, plus musl workaround](https://github.com/ruyisdk/LuaJIT/commit/3b6f3409e494efe178bd16849b5ff0df5dc885c2)
- musl libc
  - [riscv: correct symbol version of __vdso_flush_icache](https://www.openwall.com/lists/musl/2024/01/25/13)

## gem5

## Spike

## QEMU

## DynamoRIO RV64GC

- [i#5926: Update elfutils submodule to https protocol](https://github.com/DynamoRIO/dynamorio/pull/6560)
- [i#6508: Fix a compilation error in release build](https://github.com/DynamoRIO/dynamorio/pull/6555)
- [i#3544, i#1551, i#1569 signal: Remove a non-existing field in sigframe_rt_t](https://github.com/DynamoRIO/dynamorio/pull/6554)
- [i#3544 RV64: Enable reuse_distance test](https://github.com/DynamoRIO/dynamorio/pull/6540)
- [i#3544 RV64: Treat atomic instructions as load/store instructions](https://github.com/DynamoRIO/dynamorio/pull/6528)

## box64

xctan

  - [\[RV64_DYNAREC\] Fixed 66 87 XCHG opcode](https://github.com/ptitSeb/box64/pull/1198)
  - [\[RV64_DYNAREC\] Fixed 66 0F B6 MOVZX opcode](https://github.com/ptitSeb/box64/pull/1196)

ksco

  - [\[DYNAREC_RV64\] Enable basic simple wrapper optimization](https://github.com/ptitSeb/box64/pull/1215)
  - [\[DYNAREC_RV64\] Added more opcodes and fixed X87_PUSH/POP macros](https://github.com/ptitSeb/box64/pull/1194)
  - [\[DYNAREC_RV64\] Fixed a wrong Zba optimization](https://github.com/ptitSeb/box64/pull/1193)
  - [\[DYNAREC_RV64\] Added CALL/RET optimization](https://github.com/ptitSeb/box64/pull/1183)

## dynarmic

dynarmic 作为 AArch32 和 AArch64 的二进制翻译器被 Citra、yuzu 等模拟器使用，我们已经开始尝试为它增加 RISC-V backend，目前已提交的代码被合并到了上游的 [feature/rv64](https://github.com/merryhime/dynarmic/tree/feature/rv64) 分支中，待真正可用后会合并进主线。

- [backend/rv64: Initial implementation of terminals](https://github.com/merryhime/dynarmic/commit/5a8654d6efcbec7733b41779a2b6fa0e2a0142ba)
- [backend/rv64: Add StackLayout to stack](https://github.com/merryhime/dynarmic/commit/69864b7bab687a29eb470a3a584689ed0ea938cf)
- [backend/rv64: Implement UpdateAllUses](https://github.com/merryhime/dynarmic/commit/249cf18eedb170fcc9145fdd6b76efce689b7be5)
- [backend/rv64: Implement AssertNoMoreUses and some minor tweaks](https://github.com/merryhime/dynarmic/commit/66366ba10469d5cb3642326e47a8ceec52b94f4e)
- [backend/rv64: Use biscuit LI()](https://github.com/merryhime/dynarmic/commit/eab106e28210abfc6556d79c66cc405b64ac8665)
- [backend/rv64: Add minimal toy implementation enough to execute LSLS](https://github.com/merryhime/dynarmic/commit/7b6af427d1daf4b07d5996189a0932fb821863f5)
- [backend/rv64: Initial implementation of register allocator](https://github.com/merryhime/dynarmic/commit/4e7000a8b9bb71e1f15611ff779f638a1e2f06f2)
- [backend/rv64: Adjust how relocations are stored](https://github.com/merryhime/dynarmic/commit/2c182de503a85a1ae811f7e0b3ba6d4b4c8a9d17)
- [backend/rv64: Rework on pointer types](https://github.com/merryhime/dynarmic/commit/e8585fd8f59c51e12a90cafacea721c88f93d17a)
- [backend/rv64: Add a dummy code generation](https://github.com/merryhime/dynarmic/commit/1267ffb5e9bf5dbc45eb9907bc1296d3d0e672cd)
- [backend/rv64: Add biscuit as the assembler](https://github.com/merryhime/dynarmic/commit/7e47102a09bf3384c87c38d7e65ae5e5882acf8e)
- [backend/rv64: Add initial RISC-V framework](https://github.com/merryhime/dynarmic/commit/4fda3d331414a7c9f4477243bef91e754f430178)
- [github: Add basic RISC-V CI](https://github.com/merryhime/dynarmic/commit/17e0766152654be62ab282b78da5bd7159d1c4c0)

biscuit 是类似于 Xbyak 的运行时 RISC-V 汇编器，作为 dynarmic 的依赖用于代码生成。下面是 biscuit 的 PR：

- [assembler: Include  for std::exchange](https://github.com/lioncash/biscuit/pull/12)
- [assembler: Refine LI() and add LI64() to the assembler](https://github.com/lioncash/biscuit/pull/11)

## riscv-vector-tests

日常维护 RVV 测试集。

- [Add vxsat support](https://github.com/ksco/riscv-vector-tests/commit/4dc7375d8992fbe44dffc5a6bdff2361d9290808)
- [Fix a large imm issue for vlen 4096](https://github.com/ksco/riscv-vector-tests/commit/01c2ca1fcf1a3fa2e6631ba7bb6eec632ec583d1)
- [Add more cases for vl](https://github.com/ksco/riscv-vector-tests/commit/c3b739eeebda1d5c7be010ded5492b9f8dd1c5f8)

## SAIL/ACT

## openArkCompiler community

## MLIR

## CAAT

## coreboot for riscv

## openocd

## opensbi

## u-boot

## Aya Theorem Prover

## eBPF

## Benchmarking

## LibreOffice

- [Current State](https://lists.debian.org/debian-riscv/2024/01/msg00018.html)
- [Patch - Java Fix](https://gerrit.libreoffice.org/c/core/+/160970)
- [Patch - Bridge Code Tidy](https://gerrit.libreoffice.org/c/core/+/162607)
- [Debugging Memo - UITest](https://github.com/Sakura286/libreoffice-riscv-port-memo/blob/main/doc/Debug_UITest.md)
- [Debugging Memo - Java](https://github.com/Sakura286/libreoffice-riscv-port-memo/blob/main/doc/Debug_Java.md)
- [Debugging Memo - GDB Symbol Issue](https://github.com/Sakura286/libreoffice-riscv-port-memo/commit/5bcfe93)

## Arch Linux

(可以根据每个人的产出分开，按照人名增加三级缩进，也可以由 leader/mentor 汇总后统一PR)

## Gentoo

## Nixpkgs
- starfive visionfive2: update u-boot to SDK version v5.10.3 https://github.com/NixOS/nixos-hardware/pull/818
- starfive visionfive2: use upstream u-boot v2024.01-rc5 https://github.com/NixOS/nixos-hardware/pull/819
- starfive visionfive2: update u-boot to 2024.01 https://github.com/NixOS/nixos-hardware/pull/842
- starfive visionfive2: update kernel to 6.6.0 https://github.com/NixOS/nixos-hardware/pull/849
- buildUBoot: specify absolute path of dtc, fix building u-boot 2023.10+ https://github.com/NixOS/nixpkgs/pull/277997
- libewf: fix cross compilation https://github.com/NixOS/nixpkgs/pull/280624
- aemu: restrict to supported platforms https://github.com/NixOS/nixpkgs/pull/280627
- nss_ldap: fix cross compilation https://github.com/NixOS/nixpkgs/pull/281253
- mingetty: fix cross compilation https://github.com/NixOS/nixpkgs/pull/281254
- testers.hasPkgConfigModules: misc fixes https://github.com/NixOS/nixpkgs/pull/284652

## openEuler

(可以根据每个人的产出分开，按照人名增加三级缩进，也可以由 leader/mentor 汇总后统一PR)

## Fedora

(可以根据每个人的产出分开，按照人名增加三级缩进，也可以由 leader/mentor 汇总后统一PR)

## openKylin

## openAnolis

## RT-Thread

## 第3测试小队

## SG2042 Upstream

- linux upstream 工作进展：

  - [[PATCH v7 0/4] riscv: sophgo: add clock support for sg2042][lk-1]: 为 SG2042 添加 clock 支持，第 7 版。
  - [[PATCH v8 0/5] riscv: sophgo: add clock support for sg2042][lk-3]: 为 SG2042 添加 clock 支持，第 8 版。
  - [[PATCH 0/4] riscv: sophgo: add reset support for SG2042][lk-2]: 为 SG2042 添加 reset 支持，第 1 版。
  - [[PATCH v2 0/4] riscv: sophgo: add reset support for SG2042][lk-4]: 为 SG2042 添加 reset 支持，第 2 版。
  - [[PATCH v3 0/4] riscv: sophgo: add reset support for SG2042][lk-6]: 为 SG2042 添加 reset 支持，第 3 版。
  - 新建了 Sophgo Platform Maintain 仓库: https://github.com/sophgo/linux。目前主要用于搜集和维护 Sophgo 相关产品的 DTS 以及 Driver 等 patch，并向上游提交。具体参考:
    - [[PATCH] MAINTAINERS: Setup proper info for SOPHGO vendor support][lk-5]
    - [Include in next: sophgo/linux.git][lk-7]

[lk-1]: https://lore.kernel.org/linux-riscv/cover.1704694903.git.unicorn_wang@outlook.com/
[lk-2]: https://lore.kernel.org/linux-riscv/cover.1704790558.git.unicorn_wang@outlook.com/
[lk-3]: https://lore.kernel.org/linux-riscv/cover.1705388518.git.unicorn_wang@outlook.com/
[lk-4]: https://lore.kernel.org/linux-riscv/cover.1706161530.git.unicorn_wang@outlook.com/
[lk-5]: https://lore.kernel.org/linux-riscv/IA1PR20MB49534A5DE79A6CEE57301737BB792@IA1PR20MB4953.namprd20.prod.outlook.com/
[lk-6]: https://lore.kernel.org/linux-riscv/cover.1706577450.git.unicorn_wang@outlook.com/
[lk-7]: https://lore.kernel.org/linux-next/MA0P287MB2822E0B2A8CCC033CC5AB2CDFE7D2@MA0P287MB2822.INDP287.PROD.OUTLOOK.COM/

## Duo Upstream

## RVI Collaborations

### Jie Wu

## 参考链接

- [PLCT 实验室的开放职位（实习生）](https://github.com/plctlab/weloveinterns/blob/master/open-internships.md)
- [PLCT 开源进展 (PLCT Weekly)](https://github.com/plctlab/PLCT-Weekly)
- [PLCT 公开报告幻灯片（选集）](https://github.com/plctlab/PLCT-Open-Reports)
