

<!DOCTYPE html>


<html lang="zh-CN" >

  <head>
    <meta charset="utf-8" />
    <meta name="viewport" content="width=device-width, initial-scale=1.0" /><meta name="generator" content="Docutils 0.19: https://docutils.sourceforge.io/" />

    <title>FPGA片内RAM读写测试实验 &#8212; ZYNQ 7000开发平台FPGA教程 1.0 文档</title>
  
  
  
  <script data-cfasync="false">
    document.documentElement.dataset.mode = localStorage.getItem("mode") || "";
    document.documentElement.dataset.theme = localStorage.getItem("theme") || "light";
  </script>
  
  <!-- Loaded before other Sphinx assets -->
  <link href="../_static/styles/theme.css?digest=e353d410970836974a52" rel="stylesheet" />
<link href="../_static/styles/bootstrap.css?digest=e353d410970836974a52" rel="stylesheet" />
<link href="../_static/styles/pydata-sphinx-theme.css?digest=e353d410970836974a52" rel="stylesheet" />

  
  <link href="../_static/vendor/fontawesome/6.1.2/css/all.min.css?digest=e353d410970836974a52" rel="stylesheet" />
  <link rel="preload" as="font" type="font/woff2" crossorigin href="../_static/vendor/fontawesome/6.1.2/webfonts/fa-solid-900.woff2" />
<link rel="preload" as="font" type="font/woff2" crossorigin href="../_static/vendor/fontawesome/6.1.2/webfonts/fa-brands-400.woff2" />
<link rel="preload" as="font" type="font/woff2" crossorigin href="../_static/vendor/fontawesome/6.1.2/webfonts/fa-regular-400.woff2" />

    <link rel="stylesheet" type="text/css" href="../_static/pygments.css" />
    <link rel="stylesheet" href="../_static/styles/sphinx-book-theme.css?digest=14f4ca6b54d191a8c7657f6c759bf11a5fb86285" type="text/css" />
  
  <!-- Pre-loaded scripts that we'll load fully later -->
  <link rel="preload" as="script" href="../_static/scripts/bootstrap.js?digest=e353d410970836974a52" />
<link rel="preload" as="script" href="../_static/scripts/pydata-sphinx-theme.js?digest=e353d410970836974a52" />

    <script data-url_root="../" id="documentation_options" src="../_static/documentation_options.js"></script>
    <script src="../_static/doctools.js"></script>
    <script src="../_static/sphinx_highlight.js"></script>
    <script src="../_static/scripts/sphinx-book-theme.js?digest=5a5c038af52cf7bc1a1ec88eea08e6366ee68824"></script>
    <script src="../_static/translations.js"></script>
    <script>DOCUMENTATION_OPTIONS.pagename = '7450B_S1_RSTdocument_CN/05_FPGA片内RAM读写测试实验_CN';</script>
    <link rel="index" title="索引" href="../genindex.html" />
    <link rel="search" title="搜索" href="../search.html" />
    <link rel="next" title="FPGA片内ROM读写测试实验" href="06_FPGA%E7%89%87%E5%86%85ROM%E8%AF%BB%E5%86%99%E6%B5%8B%E8%AF%95%E5%AE%9E%E9%AA%8C_CN.html" />
    <link rel="prev" title="PL的”Hello World”LED实验" href="04_PL%E7%9A%84LED%E5%AE%9E%E9%AA%8C_CN.html" />
  <meta name="viewport" content="width=device-width, initial-scale=1"/>
  <meta name="docsearch:language" content="zh-CN"/>
  </head>
  
  
  <body data-bs-spy="scroll" data-bs-target=".bd-toc-nav" data-offset="180" data-bs-root-margin="0px 0px -60%" data-default-mode="">

  
  
  <a class="skip-link" href="#main-content">Skip to main content</a>
  
  <input type="checkbox"
          class="sidebar-toggle"
          name="__primary"
          id="__primary"/>
  <label class="overlay overlay-primary" for="__primary"></label>
  
  <input type="checkbox"
          class="sidebar-toggle"
          name="__secondary"
          id="__secondary"/>
  <label class="overlay overlay-secondary" for="__secondary"></label>
  
  <div class="search-button__wrapper">
    <div class="search-button__overlay"></div>
    <div class="search-button__search-container">
<form class="bd-search d-flex align-items-center"
      action="../search.html"
      method="get">
  <i class="fa-solid fa-magnifying-glass"></i>
  <input type="search"
         class="form-control"
         name="q"
         id="search-input"
         placeholder="Search..."
         aria-label="Search..."
         autocomplete="off"
         autocorrect="off"
         autocapitalize="off"
         spellcheck="false"/>
  <span class="search-button__kbd-shortcut"><kbd class="kbd-shortcut__modifier">Ctrl</kbd>+<kbd>K</kbd></span>
</form></div>
  </div>
  
    <nav class="bd-header navbar navbar-expand-lg bd-navbar">
    </nav>
  
  <div class="bd-container">
    <div class="bd-container__inner bd-page-width">
      
      <div class="bd-sidebar-primary bd-sidebar">
        

  
  <div class="sidebar-header-items sidebar-primary__section">
    
    
    
    
  </div>
  
    <div class="sidebar-primary-items__start sidebar-primary__section">
        <div class="sidebar-primary-item">
  

<a class="navbar-brand logo" href="../index.html">
  
  
  
  
    
    
      
    
    
    <img src="../_static/8.png" class="logo__image only-light" alt="Logo image"/>
    <script>document.write(`<img src="../_static/8.png" class="logo__image only-dark" alt="Logo image"/>`);</script>
  
  
</a></div>
        <div class="sidebar-primary-item"><nav class="bd-links" id="bd-docs-nav" aria-label="Main">
    <div class="bd-toc-item navbar-nav active">
        
        <ul class="nav bd-sidenav bd-sidenav__home-link">
            <li class="toctree-l1">
                <a class="reference internal" href="../index.html">
                    ZYNQ 7000 开发平台
                </a>
            </li>
        </ul>
        <p aria-level="2" class="caption" role="heading"><span class="caption-text">公司简介</span></p>
<ul class="nav bd-sidenav">
<li class="toctree-l1"><a class="reference internal" href="00_%E5%85%B3%E4%BA%8EALINX_CN.html">关于ALINX</a></li>
<li class="toctree-l1"><a class="reference internal" href="00_%E5%BA%8F_CN.html">序</a></li>
</ul>
<p aria-level="2" class="caption" role="heading"><span class="caption-text">用户手册</span></p>
<ul class="nav bd-sidenav">
<li class="toctree-l1"><a class="reference internal" href="../AX7450B_UserManual_CN/AX7450B_UserManual.html">开发板简介</a></li>



















</ul>
<p aria-level="2" class="caption" role="heading"><span class="caption-text">AX7450B型号板卡S1_FPGA教程</span></p>
<ul class="current nav bd-sidenav">
<li class="toctree-l1"><a class="reference internal" href="01_%E5%BC%80%E5%8F%91%E6%9D%BF%E7%AE%80%E4%BB%8B%E5%92%8C%E6%A3%80%E6%B5%8B_CN.html">开发板简介和检测</a></li>
<li class="toctree-l1"><a class="reference internal" href="02_ZYNQ%E7%AE%80%E4%BB%8B_CN.html">ZYNQ简介</a></li>
<li class="toctree-l1"><a class="reference internal" href="03_Vivado%E5%BC%80%E5%8F%91%E7%8E%AF%E5%A2%83_CN.html">Vivado开发环境</a></li>
<li class="toctree-l1"><a class="reference internal" href="04_PL%E7%9A%84LED%E5%AE%9E%E9%AA%8C_CN.html">PL的”Hello World”LED实验</a></li>
<li class="toctree-l1 current active"><a class="current reference internal" href="#">FPGA片内RAM读写测试实验</a></li>
<li class="toctree-l1"><a class="reference internal" href="06_FPGA%E7%89%87%E5%86%85ROM%E8%AF%BB%E5%86%99%E6%B5%8B%E8%AF%95%E5%AE%9E%E9%AA%8C_CN.html">FPGA片内ROM读写测试实验</a></li>
<li class="toctree-l1"><a class="reference internal" href="07_FPGA%E7%89%87%E5%86%85FIFO%E8%AF%BB%E5%86%99%E6%B5%8B%E8%AF%95%E5%AE%9E%E9%AA%8C_CN.html">FPGA片内FIFO读写测试实验</a></li>
<li class="toctree-l1"><a class="reference internal" href="08_%E5%8F%AF%E7%BC%96%E7%A8%8B%E6%97%B6%E9%92%9FSI5338%E5%AE%9E%E9%AA%8C_CN.html">可编程时钟SI5338实验</a></li>
<li class="toctree-l1"><a class="reference internal" href="09_PL%E7%AB%AFDDR3%E8%AF%BB%E5%86%99%E6%B5%8B%E8%AF%95%E5%AE%9E%E9%AA%8C_CN.html">PL端DDR3读写测试实验</a></li>
<li class="toctree-l1"><a class="reference internal" href="10_%E4%BD%93%E9%AA%8CARM%E8%BE%93%E5%87%BAHello%20World_CN.html">体验ARM，裸机输出“Hello World”</a></li>
<li class="toctree-l1"><a class="reference internal" href="11_PS%E5%AE%9A%E6%97%B6%E5%99%A8%E4%B8%AD%E6%96%AD%E5%AE%9E%E9%AA%8C_CN.html">PS定时器中断实验</a></li>
<li class="toctree-l1"><a class="reference internal" href="12_PS%E7%AB%AFEMIO%E7%9A%84%E4%BD%BF%E7%94%A8_CN.html">PS端EMIO的使用</a></li>
<li class="toctree-l1"><a class="reference internal" href="13_PL%E7%AB%AFAXI%20GPIO%E7%9A%84%E4%BD%BF%E7%94%A8_CN.html">PL端AXI GPIO的使用</a></li>
<li class="toctree-l1"><a class="reference internal" href="14_%E4%BB%A5%E5%A4%AA%E7%BD%91%E5%AE%9E%E9%AA%8C_CN.html">以太网实验（LWIP）</a></li>
<li class="toctree-l1"><a class="reference internal" href="15_%E8%87%AA%E5%AE%9A%E4%B9%89IP%E5%AE%9E%E9%AA%8C_CN.html">自定义IP实验</a></li>
<li class="toctree-l1"><a class="reference internal" href="16_PCIe%E6%B5%8B%E8%AF%95_CN.html">PCIe测试</a></li>
<li class="toctree-l1"><a class="reference internal" href="17_%E5%AE%89%E8%A3%85%E8%99%9A%E6%8B%9F%E6%9C%BA%E5%92%8CUbuntu%E7%B3%BB%E7%BB%9F_CN.html">安装虚拟机和Ubuntu系统</a></li>
<li class="toctree-l1"><a class="reference internal" href="18_Ubuntu%E5%AE%89%E8%A3%85Linux%E7%89%88Vitis%E8%BD%AF%E4%BB%B6_CN.html">Ubuntu安装Linux版Vitis软件</a></li>
<li class="toctree-l1"><a class="reference internal" href="19_Petalinux%E5%B7%A5%E5%85%B7%E5%AE%89%E8%A3%85_CN.html">Petalinux工具安装</a></li>
<li class="toctree-l1"><a class="reference internal" href="20_NFS%E6%9C%8D%E5%8A%A1%E8%BD%AF%E4%BB%B6%E5%AE%89%E8%A3%85_CN.html">NFS服务软件安装</a></li>
<li class="toctree-l1"><a class="reference internal" href="21_%E4%BD%BF%E7%94%A8Petalinux%E5%AE%9A%E5%88%B6Linux%E7%B3%BB%E7%BB%9F_CN.html">使用Petalinux定制Linux系统</a></li>
<li class="toctree-l1"><a class="reference internal" href="22_%E4%BD%BF%E7%94%A8Vitis%E5%BC%80%E5%8F%91Linux%E7%A8%8B%E5%BA%8F_CN.html">使用Vitis开发Linux程序</a></li>
<li class="toctree-l1"><a class="reference internal" href="23_Linux%E4%B8%8BGPIO%E5%AE%9E%E9%AA%8C_CN.html">Linux下GPIO实验</a></li>
</ul>
<p aria-level="2" class="caption" role="heading"><span class="caption-text">Alinx版权</span></p>
<ul class="nav bd-sidenav">
<li class="toctree-l1"><a class="reference internal" href="00_%E8%B4%A3%E4%BB%BB%E5%A3%B0%E6%98%8E_CN.html">版权说明</a></li>
</ul>

    </div>
</nav></div>
    </div>
  
  
  <div class="sidebar-primary-items__end sidebar-primary__section">
  </div>
  
  <div id="rtd-footer-container"></div>


      </div>
      
      <main id="main-content" class="bd-main">
        
        

<div class="sbt-scroll-pixel-helper"></div>

          <div class="bd-content">
            <div class="bd-article-container">
              
              <div class="bd-header-article">
<div class="header-article-items header-article__inner">
  
    <div class="header-article-items__start">
      
        <div class="header-article-item"><label class="sidebar-toggle primary-toggle btn btn-sm" for="__primary" title="Toggle primary sidebar" data-bs-placement="bottom" data-bs-toggle="tooltip">
  <span class="fa-solid fa-bars"></span>
</label></div>
      
    </div>
  
  
    <div class="header-article-items__end">
      
        <div class="header-article-item">

<div class="article-header-buttons">


<a href="https://github.com/alinxalinx/AX7450B_2023.1" target="_blank"
   class="btn btn-sm btn-source-repository-button"
   title="源码库"
   data-bs-placement="bottom" data-bs-toggle="tooltip"
>
  

<span class="btn__icon-container">
  <i class="fab fa-github"></i>
  </span>

</a>






<div class="dropdown dropdown-download-buttons">
  <button class="btn dropdown-toggle" type="button" data-bs-toggle="dropdown" aria-expanded="false" aria-label="下载此页面">
    <i class="fas fa-download"></i>
  </button>
  <ul class="dropdown-menu">
      
      
      
      <li><a href="../_sources/7450B_S1_RSTdocument_CN/05_FPGA片内RAM读写测试实验_CN.rst" target="_blank"
   class="btn btn-sm btn-download-source-button dropdown-item"
   title="下载源文件"
   data-bs-placement="left" data-bs-toggle="tooltip"
>
  

<span class="btn__icon-container">
  <i class="fas fa-file"></i>
  </span>
<span class="btn__text-container">.rst</span>
</a>
</li>
      
      
      
      
      <li>
<button onclick="window.print()"
  class="btn btn-sm btn-download-pdf-button dropdown-item"
  title="列印成 PDF"
  data-bs-placement="left" data-bs-toggle="tooltip"
>
  

<span class="btn__icon-container">
  <i class="fas fa-file-pdf"></i>
  </span>
<span class="btn__text-container">.pdf</span>
</button>
</li>
      
  </ul>
</div>




<button onclick="toggleFullScreen()"
  class="btn btn-sm btn-fullscreen-button"
  title="全屏模式"
  data-bs-placement="bottom" data-bs-toggle="tooltip"
>
  

<span class="btn__icon-container">
  <i class="fas fa-expand"></i>
  </span>

</button>


<script>
document.write(`
  <button class="theme-switch-button btn btn-sm btn-outline-primary navbar-btn rounded-circle" title="light/dark" aria-label="light/dark" data-bs-placement="bottom" data-bs-toggle="tooltip">
    <span class="theme-switch" data-mode="light"><i class="fa-solid fa-sun"></i></span>
    <span class="theme-switch" data-mode="dark"><i class="fa-solid fa-moon"></i></span>
    <span class="theme-switch" data-mode="auto"><i class="fa-solid fa-circle-half-stroke"></i></span>
  </button>
`);
</script>

<script>
document.write(`
  <button class="btn btn-sm navbar-btn search-button search-button__button" title="搜索" aria-label="搜索" data-bs-placement="bottom" data-bs-toggle="tooltip">
    <i class="fa-solid fa-magnifying-glass"></i>
  </button>
`);
</script>
<label class="sidebar-toggle secondary-toggle btn btn-sm" for="__secondary"title="Toggle secondary sidebar" data-bs-placement="bottom" data-bs-toggle="tooltip">
    <span class="fa-solid fa-list"></span>
</label>
</div></div>
      
    </div>
  
</div>
</div>
              
              

<div id="jb-print-docs-body" class="onlyprint">
    <h1>FPGA片内RAM读写测试实验</h1>
    <!-- Table of contents -->
    <div id="print-main-content">
        <div id="jb-print-toc">
            
            <div>
                <h2> 目录 </h2>
            </div>
            <nav aria-label="Page">
                <ul class="visible nav section-nav flex-column">
<li class="toc-h2 nav-item toc-entry"><a class="reference internal nav-link" href="#id1">实验原理</a></li>
<li class="toc-h2 nav-item toc-entry"><a class="reference internal nav-link" href="#vivado">创建Vivado工程</a></li>
<li class="toc-h2 nav-item toc-entry"><a class="reference internal nav-link" href="#ram">RAM的端口定义和时序</a></li>
<li class="toc-h2 nav-item toc-entry"><a class="reference internal nav-link" href="#id2">测试程序编写</a></li>
<li class="toc-h2 nav-item toc-entry"><a class="reference internal nav-link" href="#id3">仿真</a></li>
<li class="toc-h2 nav-item toc-entry"><a class="reference internal nav-link" href="#id4">板上验证</a></li>
</ul>
            </nav>
        </div>
    </div>
</div>

              
                
<div id="searchbox"></div>
                <article class="bd-article" role="main">
                  
  <section id="fpgaram">
<h1>FPGA片内RAM读写测试实验<a class="headerlink" href="#fpgaram" title="此标题的永久链接">#</a></h1>
<p><strong>实验Vivado工程为“ram_test”。</strong></p>
<p>RAM是FPGA中常用的基础模块，可广泛用于缓存数据的情况，同样它也是ROM，FIFO的基础。本实验将为大家介绍如何使用FPGA内部的RAM以及程序对该RAM的数据读写操作。</p>
<section id="id1">
<h2>实验原理<a class="headerlink" href="#id1" title="此标题的永久链接">#</a></h2>
<p>Xilinx在VIVADO里为我们已经提供了RAM的IP核,
我们只需通过IP核例化一个RAM，根据RAM的读写时序来写入和读取RAM中存储的数据。实验中会通过VIVADO集成的在线逻辑分析仪ila，我们可以观察RAM的读写时序和从RAM中读取的数据。</p>
</section>
<section id="vivado">
<h2>创建Vivado工程<a class="headerlink" href="#vivado" title="此标题的永久链接">#</a></h2>
<p>在添加RAM IP之前先新建一个ram_test的工程, 然后在工程中添加RAM
IP，方法如下：</p>
<ol class="arabic simple">
<li><p>点击下图中IP Catalog，在右侧弹出的界面中搜索ram，找到Block Memory
Generator,双击打开。</p></li>
</ol>
<img alt="../_images/image114.png" src="../_images/image114.png" />
<ol class="arabic simple" start="2">
<li><p>将Component Name改为ram_ip,在Basic栏目下，将Memory Type改为Simple
Dual Prot RAM，也就是伪双口RAM。一般来讲”Simple Dual Port
RAM”是最常用的，因为它是两个端口，输入和输出信号独立。</p></li>
</ol>
<img alt="../_images/image210.png" src="../_images/image210.png" />
<ol class="arabic simple" start="3">
<li><p>切换到Port A Options栏目下，将RAM位宽Port A
Width改为16，也就是数据宽度。将RAM深度Port A
Depth改为512，深度指的是RAM里可以存放多少个数据。使能管脚Enable Port
Type改为Always Enable。<img alt="image1" src="../_images/image310.png" /></p></li>
<li><p>切换到Port B Options栏目下，将RAM位宽Port B
Width改为16，使能管脚Enable Port Type改为Always Enable，当然也可以Use
ENB Pin，相当于读使能信号。而Primitives Output
Register取消勾选，其功能是在输出数据加上寄存器，可以有效改善时序，但读出的数据会落后地址两个周期。很多情况下，不使能这项功能，保持数据落后地址一个周期。</p></li>
</ol>
<img alt="../_images/image410.png" src="../_images/image410.png" />
<ol class="arabic simple" start="5">
<li><p>在Other
Options栏目中，这里不像ROM那样需要初始化RAM的数据，我们可以在程序中写入，所以配置默认即可，直接点击OK。</p></li>
</ol>
<img alt="../_images/image510.png" src="../_images/image510.png" />
<ol class="arabic simple" start="6">
<li><p>点击“Generate”生成RAM IP。</p></li>
</ol>
<img alt="../_images/image610.png" src="../_images/image610.png" />
</section>
<section id="ram">
<h2>RAM的端口定义和时序<a class="headerlink" href="#ram" title="此标题的永久链接">#</a></h2>
<p>Simple Dual Port RAM 模块端口的说明如下：</p>
<table class="table">
<thead>
<tr class="row-odd"><th class="head"><p>信号名称</p></th>
<th class="head"><p>方向</p></th>
<th class="head"><p>说明</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>clka</p></td>
<td><p>in</p></td>
<td><p>端口A时钟输入</p></td>
</tr>
<tr class="row-odd"><td><p>wea</p></td>
<td><p>in</p></td>
<td><p>端口A使能</p></td>
</tr>
<tr class="row-even"><td><p>addra</p></td>
<td><p>in</p></td>
<td><p>端口A地址输入</p></td>
</tr>
<tr class="row-odd"><td><p>dina</p></td>
<td><p>in</p></td>
<td><p>端口A数据输入</p></td>
</tr>
<tr class="row-even"><td><p>clkb</p></td>
<td><p>in</p></td>
<td><p>端口B时钟输入</p></td>
</tr>
<tr class="row-odd"><td><p>addrb</p></td>
<td><p>in</p></td>
<td><p>端口B地址输入</p></td>
</tr>
<tr class="row-even"><td><p>doutb</p></td>
<td><p>out</p></td>
<td><p>端口B数据输输出</p></td>
</tr>
</tbody>
</table>
<p>RAM的数据写入和读出都是按时钟的上升沿操作的，端口A数据写入的时候需要置高wea信号，同时提供地址和要写入的数据。下图为输入写入到RAM的时序图。</p>
<img alt="../_images/image710.png" src="../_images/image710.png" />
<p><strong>RAM写时序</strong></p>
<p>而端口B是不能写入数据的，只能从RAM中读出数据，只要提供地址就可以了，一般情况下可以在下一个周期采集到有效的数据。</p>
<img alt="../_images/image85.png" src="../_images/image85.png" />
<p><strong>RAM读时序</strong></p>
</section>
<section id="id2">
<h2>测试程序编写<a class="headerlink" href="#id2" title="此标题的永久链接">#</a></h2>
<p>下面进行RAM的测试程序的编写，由于测试RAM的功能，我们向RAM的端口A写入一串连续的数据，只写一次，并从端口B中读出，使用逻辑分析仪查看数据。代码如下</p>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="no">`timescale</span><span class="w"> </span><span class="mh">1</span><span class="n">ns</span><span class="w"> </span><span class="o">/</span><span class="w"> </span><span class="mh">1</span><span class="n">ps</span>
<span class="c1">//////////////////////////////////////////////////////////////////////////////////</span>
<span class="k">module</span><span class="w"> </span><span class="n">ram_test</span><span class="p">(</span>
<span class="w">                       </span><span class="k">input</span><span class="w"> </span><span class="n">clk</span><span class="p">,</span><span class="w">                              </span><span class="c1">//50MHz时钟</span>
<span class="w">                       </span><span class="k">input</span><span class="w"> </span><span class="n">rst_n</span><span class="w">                     </span><span class="c1">//复位信号，低电平有效</span>
<span class="w">               </span><span class="p">);</span>

<span class="c1">//-----------------------------------------------------------</span>
<span class="kt">reg</span><span class="w">            </span><span class="p">[</span><span class="mh">8</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">           </span><span class="n">w_addr</span><span class="p">;</span><span class="w">                 </span><span class="c1">//RAM PORTA写地址</span>
<span class="kt">reg</span><span class="w">            </span><span class="p">[</span><span class="mh">15</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">          </span><span class="n">w_data</span><span class="p">;</span><span class="w">                 </span><span class="c1">//RAM PORTA写数据</span>
<span class="kt">reg</span><span class="w">                    </span><span class="n">wea</span><span class="p">;</span><span class="w">            </span><span class="c1">//RAM PORTA使能</span>
<span class="kt">reg</span><span class="w">            </span><span class="p">[</span><span class="mh">8</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">           </span><span class="n">r_addr</span><span class="p">;</span><span class="w">                 </span><span class="c1">//RAM PORTB读地址</span>
<span class="kt">wire</span><span class="w">   </span><span class="p">[</span><span class="mh">15</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">          </span><span class="n">r_data</span><span class="p">;</span><span class="w">                 </span><span class="c1">//RAM PORTB读数据</span>

<span class="c1">//产生RAM PORTB读地址</span>
<span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">clk</span><span class="w"> </span><span class="k">or</span><span class="w"> </span><span class="k">negedge</span><span class="w"> </span><span class="n">rst_n</span><span class="p">)</span>
<span class="k">begin</span>
<span class="w">  </span><span class="k">if</span><span class="p">(</span><span class="o">!</span><span class="n">rst_n</span><span class="p">)</span>
<span class="w">       </span><span class="n">r_addr</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">9</span><span class="mi">&#39;d0</span><span class="p">;</span>
<span class="w">  </span><span class="k">else</span><span class="w"> </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="o">|</span><span class="n">w_addr</span><span class="p">)</span><span class="w">                    </span><span class="c1">//w_addr位或，不等于0</span>
<span class="w">    </span><span class="n">r_addr</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">r_addr</span><span class="o">+</span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span>
<span class="w">  </span><span class="k">else</span>
<span class="w">       </span><span class="n">r_addr</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">9</span><span class="mi">&#39;d0</span><span class="p">;</span>
<span class="k">end</span>

<span class="c1">//产生RAM PORTA写使能信号</span>
<span class="k">always</span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">clk</span><span class="w"> </span><span class="k">or</span><span class="w"> </span><span class="k">negedge</span><span class="w"> </span><span class="n">rst_n</span><span class="p">)</span>
<span class="k">begin</span>
<span class="w">  </span><span class="k">if</span><span class="p">(</span><span class="o">!</span><span class="n">rst_n</span><span class="p">)</span>
<span class="w">         </span><span class="n">wea</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
<span class="w">  </span><span class="k">else</span>
<span class="w">  </span><span class="k">begin</span>
<span class="w">     </span><span class="k">if</span><span class="p">(</span><span class="o">&amp;</span><span class="n">w_addr</span><span class="p">)</span><span class="w">                       </span><span class="c1">//w_addr的bit位全为1，共写入512个数据，写入完成</span>
<span class="w">        </span><span class="n">wea</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
<span class="w">     </span><span class="k">else</span>
<span class="w">        </span><span class="n">wea</span><span class="w">    </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span><span class="w">        </span><span class="c1">//ram写使能</span>
<span class="w">  </span><span class="k">end</span>
<span class="k">end</span>

<span class="c1">//产生RAM PORTA写入的地址及数据</span>
<span class="k">always</span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">clk</span><span class="w"> </span><span class="k">or</span><span class="w"> </span><span class="k">negedge</span><span class="w"> </span><span class="n">rst_n</span><span class="p">)</span>
<span class="k">begin</span>
<span class="w">  </span><span class="k">if</span><span class="p">(</span><span class="o">!</span><span class="n">rst_n</span><span class="p">)</span>
<span class="w">  </span><span class="k">begin</span>
<span class="w">         </span><span class="n">w_addr</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">9</span><span class="mi">&#39;d0</span><span class="p">;</span>
<span class="w">         </span><span class="n">w_data</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">16</span><span class="mi">&#39;d1</span><span class="p">;</span>
<span class="w">  </span><span class="k">end</span>
<span class="w">  </span><span class="k">else</span>
<span class="w">  </span><span class="k">begin</span>
<span class="w">     </span><span class="k">if</span><span class="p">(</span><span class="n">wea</span><span class="p">)</span><span class="w">                                   </span><span class="c1">//ram写使能有效</span>
<span class="w">        </span><span class="k">begin</span>
<span class="w">               </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="o">&amp;</span><span class="n">w_addr</span><span class="p">)</span><span class="w">                    </span><span class="c1">//w_addr的bit位全为1，共写入512个数据，写入完成</span>
<span class="w">               </span><span class="k">begin</span>
<span class="w">                       </span><span class="n">w_addr</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">w_addr</span><span class="w"> </span><span class="p">;</span><span class="w">      </span><span class="c1">//将地址和数据的值保持住，只写一次RAM</span>
<span class="w">                       </span><span class="n">w_data</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">w_data</span><span class="w"> </span><span class="p">;</span>
<span class="w">               </span><span class="k">end</span>
<span class="w">               </span><span class="k">else</span>
<span class="w">               </span><span class="k">begin</span>
<span class="w">                       </span><span class="n">w_addr</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">w_addr</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span>
<span class="w">                       </span><span class="n">w_data</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">w_data</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span>
<span class="w">               </span><span class="k">end</span>
<span class="w">        </span><span class="k">end</span>
<span class="w">  </span><span class="k">end</span>
<span class="k">end</span>

<span class="c1">//-----------------------------------------------------------</span>
<span class="c1">//实例化RAM</span>
<span class="n">ram_ip</span><span class="w"> </span><span class="n">ram_ip_inst</span><span class="w"> </span><span class="p">(</span>
<span class="w">  </span><span class="p">.</span><span class="n">clka</span><span class="w">      </span><span class="p">(</span><span class="n">clk</span><span class="w">          </span><span class="p">),</span><span class="w">     </span><span class="c1">// input clka</span>
<span class="w">  </span><span class="p">.</span><span class="n">wea</span><span class="w">       </span><span class="p">(</span><span class="n">wea</span><span class="w">          </span><span class="p">),</span><span class="w">     </span><span class="c1">// input [0 : 0] wea</span>
<span class="w">  </span><span class="p">.</span><span class="n">addra</span><span class="w">     </span><span class="p">(</span><span class="n">w_addr</span><span class="w">       </span><span class="p">),</span><span class="w">     </span><span class="c1">// input [8 : 0] addra</span>
<span class="w">  </span><span class="p">.</span><span class="n">dina</span><span class="w">      </span><span class="p">(</span><span class="n">w_data</span><span class="w">       </span><span class="p">),</span><span class="w">     </span><span class="c1">// input [15 : 0] dina</span>
<span class="w">  </span><span class="p">.</span><span class="n">clkb</span><span class="w">      </span><span class="p">(</span><span class="n">clk</span><span class="w">          </span><span class="p">),</span><span class="w">     </span><span class="c1">// input clkb</span>
<span class="w">  </span><span class="p">.</span><span class="n">addrb</span><span class="w">     </span><span class="p">(</span><span class="n">r_addr</span><span class="w">       </span><span class="p">),</span><span class="w">     </span><span class="c1">// input [8 : 0] addrb</span>
<span class="w">  </span><span class="p">.</span><span class="n">doutb</span><span class="w">     </span><span class="p">(</span><span class="n">r_data</span><span class="w">       </span><span class="p">)</span><span class="w">      </span><span class="c1">// output [15 : 0] doutb</span>
<span class="p">);</span>

<span class="c1">//实例化ila逻辑分析仪</span>
<span class="n">ila_0</span><span class="w"> </span><span class="n">ila_0_inst</span><span class="w"> </span><span class="p">(</span>
<span class="w">       </span><span class="p">.</span><span class="n">clk</span><span class="w">    </span><span class="p">(</span><span class="n">clk</span><span class="w">    </span><span class="p">),</span>
<span class="w">       </span><span class="p">.</span><span class="n">probe0</span><span class="w"> </span><span class="p">(</span><span class="n">r_data</span><span class="w"> </span><span class="p">),</span>
<span class="w">       </span><span class="p">.</span><span class="n">probe1</span><span class="w"> </span><span class="p">(</span><span class="n">r_addr</span><span class="w"> </span><span class="p">)</span>
<span class="p">);</span>


<span class="k">endmodule</span>
</pre></div>
</div>
<p>为了能实时看到RAM中读取的数据值，我们这里添加了ila工具来观察RAM
PORTB的数据信号和地址信号。关于如何生成ila大家请参考”PL的”Hello
World”LED实验”。</p>
<img alt="../_images/image94.png" src="../_images/image94.png" />
<p>程序结构如下：</p>
<img alt="../_images/image104.png" src="../_images/image104.png" />
<p>绑定引脚</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="c1">##################Compress Bitstream############################</span>
<span class="n">set_property</span> <span class="n">BITSTREAM</span><span class="o">.</span><span class="n">GENERAL</span><span class="o">.</span><span class="n">COMPRESS</span> <span class="n">TRUE</span> <span class="p">[</span><span class="n">current_design</span><span class="p">]</span>

<span class="n">create_clock</span> <span class="o">-</span><span class="n">period</span> <span class="mi">20</span> <span class="p">[</span><span class="n">get_ports</span> <span class="n">clk</span><span class="p">]</span>
<span class="n">set_property</span> <span class="n">IOSTANDARD</span> <span class="n">LVCMOS33</span> <span class="p">[</span><span class="n">get_ports</span> <span class="p">{</span><span class="n">clk</span><span class="p">}]</span>
<span class="n">set_property</span> <span class="n">PACKAGE_PIN</span> <span class="n">AB19</span>  <span class="p">[</span><span class="n">get_ports</span> <span class="p">{</span><span class="n">clk</span><span class="p">}]</span>

<span class="n">set_property</span> <span class="n">IOSTANDARD</span> <span class="n">LVCMOS25</span> <span class="p">[</span><span class="n">get_ports</span> <span class="p">{</span><span class="n">rst_n</span><span class="p">}]</span>
<span class="n">set_property</span> <span class="n">PACKAGE_PIN</span> <span class="n">AC12</span>  <span class="p">[</span><span class="n">get_ports</span> <span class="p">{</span><span class="n">rst_n</span><span class="p">}]</span>
</pre></div>
</div>
</section>
<section id="id3">
<h2>仿真<a class="headerlink" href="#id3" title="此标题的永久链接">#</a></h2>
<p>仿真方法参考”PL的”Hello
World”LED实验”，仿真结果如下，从图中可以看出地址1写入的数据是0002，在下个周期，也就是时刻2，有效数据读出。</p>
<img alt="../_images/image115.png" src="../_images/image115.png" />
</section>
<section id="id4">
<h2>板上验证<a class="headerlink" href="#id4" title="此标题的永久链接">#</a></h2>
<p>生成bitstream，并下载bit文件到FPGA。接下来我们通过ila来观察一下从RAM中读出的数据是否为我们初始化的数据。</p>
<p>在Waveform的窗口设置r_addr地址为0作为触发条件，我们可以看到r_addr在不断的从0累加到1ff,
随着r_addr的变化, r_data也在变化,
r_data的数据正是我们写入到RAM中的512个数据，这里需要注意，r_addr出现新地址时，r_data对应的数据要延时两个时钟周期才会出现，数据比地址出现晚两个时钟周期，与仿真结果一致。</p>
<img alt="../_images/image123.png" src="../_images/image123.png" />
</section>
</section>


                </article>
              

              
              
                <footer class="bd-footer-article">
                  
<div class="footer-article-items footer-article__inner">
  
    <div class="footer-article-item"><!-- Previous / next buttons -->
<div class="prev-next-area">
    <a class="left-prev"
       href="04_PL%E7%9A%84LED%E5%AE%9E%E9%AA%8C_CN.html"
       title="previous page">
      <i class="fa-solid fa-angle-left"></i>
      <div class="prev-next-info">
        <p class="prev-next-subtitle">上一页</p>
        <p class="prev-next-title">PL的”Hello World”LED实验</p>
      </div>
    </a>
    <a class="right-next"
       href="06_FPGA%E7%89%87%E5%86%85ROM%E8%AF%BB%E5%86%99%E6%B5%8B%E8%AF%95%E5%AE%9E%E9%AA%8C_CN.html"
       title="next page">
      <div class="prev-next-info">
        <p class="prev-next-subtitle">下一页</p>
        <p class="prev-next-title">FPGA片内ROM读写测试实验</p>
      </div>
      <i class="fa-solid fa-angle-right"></i>
    </a>
</div></div>
  
</div>

                </footer>
              
            </div>
            
            
              
                <div class="bd-sidebar-secondary bd-toc"><div class="sidebar-secondary-items sidebar-secondary__inner">

  <div class="sidebar-secondary-item">
  <div class="page-toc tocsection onthispage">
    <i class="fa-solid fa-list"></i> 目录
  </div>
  <nav class="bd-toc-nav page-toc">
    <ul class="visible nav section-nav flex-column">
<li class="toc-h2 nav-item toc-entry"><a class="reference internal nav-link" href="#id1">实验原理</a></li>
<li class="toc-h2 nav-item toc-entry"><a class="reference internal nav-link" href="#vivado">创建Vivado工程</a></li>
<li class="toc-h2 nav-item toc-entry"><a class="reference internal nav-link" href="#ram">RAM的端口定义和时序</a></li>
<li class="toc-h2 nav-item toc-entry"><a class="reference internal nav-link" href="#id2">测试程序编写</a></li>
<li class="toc-h2 nav-item toc-entry"><a class="reference internal nav-link" href="#id3">仿真</a></li>
<li class="toc-h2 nav-item toc-entry"><a class="reference internal nav-link" href="#id4">板上验证</a></li>
</ul>
  </nav></div>

</div></div>
              
            
          </div>
          <footer class="bd-footer-content">
            
<div class="bd-footer-content__inner container">
  
  <div class="footer-item">
    
<p class="component-author">
作者： JunFN
</p>

  </div>
  
  <div class="footer-item">
    
  <p class="copyright">
    
      © Copyright 2024 , ALINX .
      <br/>
    
  </p>

  </div>
  
  <div class="footer-item">
    
  </div>
  
  <div class="footer-item">
    
<div class="extra_footer">
  
        These engineering documents are copyrighted by
            <a
                href="https://www.alinx.com/"
            >ALINX official website</a>
            &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
            &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
            &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
            &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
            &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
            <a href="https://www.en.alinx.com/">English</a> | <a href="https://ax7450b-20231-v101.readthedocs.io/zh-cn/latest/7450B_S1_RSTdocument_CN/00_%E5%85%B3%E4%BA%8EALINX_CN.html">中文</a>
    
</div>
  </div>
  
</div>
          </footer>
        

      </main>
    </div>
  </div>
  
  <!-- Scripts loaded after <body> so the DOM is not blocked -->
  <script src="../_static/scripts/bootstrap.js?digest=e353d410970836974a52"></script>
<script src="../_static/scripts/pydata-sphinx-theme.js?digest=e353d410970836974a52"></script>

  <footer class="bd-footer">
  </footer>
  </body>
</html>