	component soc_simple_De1_SoC is
		port (
			clk_clk         : in  std_logic                    := 'X';             -- clk
			leds_export     : out std_logic_vector(9 downto 0);                    -- export
			locked_export   : out std_logic;                                       -- export
			reset_reset_n   : in  std_logic                    := 'X';             -- reset_n
			switches_export : in  std_logic_vector(9 downto 0) := (others => 'X')  -- export
		);
	end component soc_simple_De1_SoC;

