

================================================================
== Vivado HLS Report for 'conv_test'
================================================================
* Date:           Thu Jun  6 02:15:23 2024

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        gp_project
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-1lv-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.435|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  3179219|  3179219|  3179219|  3179219|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +---------------------------+----------------+--------+--------+--------+--------+---------+
        |                           |                |     Latency     |     Interval    | Pipeline|
        |          Instance         |     Module     |   min  |   max  |   min  |   max  |   Type  |
        +---------------------------+----------------+--------+--------+--------+--------+---------+
        |grp_padding_r_test_fu_227  |padding_r_test  |  309770|  309770|  309770|  309770|   none  |
        +---------------------------+----------------+--------+--------+--------+--------+---------+

        * Loop: 
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                        |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- memset_image_padded   |   104005|   104005|       323|          -|          -|   322|    no    |
        | + memset_image_padded  |      321|      321|         1|          -|          -|   322|    no    |
        |- Loop 2                |  2765440|  2765440|      8642|          -|          -|   320|    no    |
        | + Loop 2.1             |     8640|     8640|        27|          -|          -|   320|    no    |
        |  ++ conv_ref_label2    |       24|       24|         8|          -|          -|     3|    no    |
        |   +++ conv_ref_label1  |        6|        6|         2|          -|          -|     3|    no    |
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      3|       0|     483|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      0|     148|     401|    -|
|Memory           |      186|      -|       0|       0|    -|
|Multiplexer      |        -|      -|       -|     215|    -|
|Register         |        -|      -|     232|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |      186|      3|     380|    1099|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      624|   1728|  460800|  230400|   96|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |       29|   ~0  |   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+----------------+---------+-------+-----+-----+
    |          Instance         |     Module     | BRAM_18K| DSP48E|  FF | LUT |
    +---------------------------+----------------+---------+-------+-----+-----+
    |grp_padding_r_test_fu_227  |padding_r_test  |        0|      0|  148|  401|
    +---------------------------+----------------+---------+-------+-----+-----+
    |Total                      |                |        0|      0|  148|  401|
    +---------------------------+----------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +------------------+----------------------+---------+---+----+--------+-----+------+-------------+
    |      Memory      |        Module        | BRAM_18K| FF| LUT|  Words | Bits| Banks| W*Bits*Banks|
    +------------------+----------------------+---------+---+----+--------+-----+------+-------------+
    |image_padded_0_U  |conv_test_image_pbkb  |      186|  0|   0|  103684|   32|     1|      3317888|
    +------------------+----------------------+---------+---+----+--------+-----+------+-------------+
    |Total             |                      |      186|  0|   0|  103684|   32|     1|      3317888|
    +------------------+----------------------+---------+---+----+--------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |tmp_12_fu_359_p2      |     *    |      0|  0|  50|           9|           9|
    |tmp_13_fu_451_p2      |     *    |      3|  0|  20|          32|          32|
    |i_3_fu_285_p2         |     +    |      0|  0|  16|           9|           1|
    |indvarinc1_fu_246_p2  |     +    |      0|  0|  16|           9|           1|
    |indvarinc_fu_240_p2   |     +    |      0|  0|  16|           9|           1|
    |j_3_fu_327_p2         |     +    |      0|  0|  16|           9|           1|
    |next_mul_fu_234_p2    |     +    |      0|  0|  24|          17|           9|
    |output_conv_d0        |     +    |      0|  0|  39|          32|          32|
    |r_1_fu_343_p2         |     +    |      0|  0|   9|           2|           1|
    |s_1_fu_411_p2         |     +    |      0|  0|   9|           2|           1|
    |sum_3_fu_457_p2       |     +    |      0|  0|  39|          32|          32|
    |tmp_10_fu_417_p2      |     +    |      0|  0|  16|           9|           9|
    |tmp_11_fu_391_p2      |     +    |      0|  0|  25|          18|          18|
    |tmp_16_fu_427_p2      |     +    |      0|  0|  25|          18|          18|
    |tmp_17_fu_441_p2      |     +    |      0|  0|  15|           5|           5|
    |tmp_4_fu_349_p2       |     +    |      0|  0|  16|           9|           9|
    |tmp_9_fu_315_p2       |     +    |      0|  0|  25|          18|          18|
    |tmp_s_fu_256_p2       |     +    |      0|  0|  24|          17|          17|
    |tmp_15_fu_381_p2      |     -    |      0|  0|  15|           5|           5|
    |exitcond1_fu_405_p2   |   icmp   |      0|  0|   8|           2|           2|
    |exitcond2_fu_337_p2   |   icmp   |      0|  0|   8|           2|           2|
    |exitcond3_fu_321_p2   |   icmp   |      0|  0|  13|           9|           9|
    |exitcond4_fu_279_p2   |   icmp   |      0|  0|  13|           9|           9|
    |tmp_5_fu_267_p2       |   icmp   |      0|  0|  13|           9|           9|
    |tmp_6_fu_273_p2       |   icmp   |      0|  0|  13|           9|           9|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      3|  0| 483|         301|         259|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  53|         12|    1|         12|
    |i_reg_157                |   9|          2|    9|         18|
    |image_padded_0_address0  |  21|          4|   17|         68|
    |image_padded_0_ce0       |  15|          3|    1|          3|
    |image_padded_0_d0        |  15|          3|   32|         96|
    |image_padded_0_we0       |  15|          3|    1|          3|
    |invdar9_reg_146          |   9|          2|    9|         18|
    |invdar_reg_122           |   9|          2|    9|         18|
    |j_reg_169                |   9|          2|    9|         18|
    |output_conv_address0     |  15|          3|   17|         51|
    |phi_mul_reg_134          |   9|          2|   17|         34|
    |r_reg_193                |   9|          2|    2|          4|
    |s_reg_216                |   9|          2|    2|          4|
    |sum_1_reg_204            |   9|          2|   32|         64|
    |sum_reg_181              |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 215|         46|  190|        475|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+----+-----+-----------+
    |                  Name                  | FF | LUT| Bits| Const Bits|
    +----------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                               |  11|   0|   11|          0|
    |grp_padding_r_test_fu_227_ap_start_reg  |   1|   0|    1|          0|
    |i_3_reg_494                             |   9|   0|    9|          0|
    |i_reg_157                               |   9|   0|    9|          0|
    |indvarinc_reg_475                       |   9|   0|    9|          0|
    |invdar9_reg_146                         |   9|   0|    9|          0|
    |invdar_reg_122                          |   9|   0|    9|          0|
    |j_3_reg_507                             |   9|   0|    9|          0|
    |j_reg_169                               |   9|   0|    9|          0|
    |next_mul_reg_470                        |  17|   0|   17|          0|
    |output_conv_addr_reg_530                |  17|   0|   17|          0|
    |phi_mul_reg_134                         |  17|   0|   17|          0|
    |r_1_reg_515                             |   2|   0|    2|          0|
    |r_reg_193                               |   2|   0|    2|          0|
    |s_1_reg_538                             |   2|   0|    2|          0|
    |s_reg_216                               |   2|   0|    2|          0|
    |sum_1_reg_204                           |  32|   0|   32|          0|
    |sum_reg_181                             |  32|   0|   32|          0|
    |tmp_12_reg_520                          |  17|   0|   18|          1|
    |tmp_15_reg_525                          |   5|   0|    5|          0|
    |tmp_9_reg_499                           |  12|   0|   18|          6|
    +----------------------------------------+----+----+-----+-----------+
    |Total                                   | 232|   0|  239|          7|
    +----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs |   conv_test  | return value |
|ap_rst                |  in |    1| ap_ctrl_hs |   conv_test  | return value |
|ap_start              |  in |    1| ap_ctrl_hs |   conv_test  | return value |
|ap_done               | out |    1| ap_ctrl_hs |   conv_test  | return value |
|ap_idle               | out |    1| ap_ctrl_hs |   conv_test  | return value |
|ap_ready              | out |    1| ap_ctrl_hs |   conv_test  | return value |
|image_r_address0      | out |   17|  ap_memory |    image_r   |     array    |
|image_r_ce0           | out |    1|  ap_memory |    image_r   |     array    |
|image_r_q0            |  in |   32|  ap_memory |    image_r   |     array    |
|weights_address0      | out |    4|  ap_memory |    weights   |     array    |
|weights_ce0           | out |    1|  ap_memory |    weights   |     array    |
|weights_q0            |  in |   32|  ap_memory |    weights   |     array    |
|output_conv_address0  | out |   17|  ap_memory |  output_conv |     array    |
|output_conv_ce0       | out |    1|  ap_memory |  output_conv |     array    |
|output_conv_we0       | out |    1|  ap_memory |  output_conv |     array    |
|output_conv_d0        | out |   32|  ap_memory |  output_conv |     array    |
|output_conv_q0        |  in |   32|  ap_memory |  output_conv |     array    |
+----------------------+-----+-----+------------+--------------+--------------+

