

================================================================
== Synthesis Summary Report of 'main'
================================================================
+ General Information: 
    * Date:           Mon Aug 12 18:49:48 2024
    * Version:        2023.2 (Build 4023990 on Oct 11 2023)
    * Project:        chaosNCG
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+--------+----+-----------+------------+-----+
    |              Modules             |  Issue |       | Latency |  Latency  | Iteration|         | Trip |          |        |    |           |            |     |
    |              & Loops             |  Type  | Slack | (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM  | DSP|     FF    |     LUT    | URAM|
    +----------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+--------+----+-----------+------------+-----+
    |+ main                            |  Timing|  -1.17|    78529|  3.926e+05|         -|    78530|     -|        no|  6 (2%)|   -|  7421 (6%)|  6282 (11%)|    -|
    | + main_Pipeline_VITIS_LOOP_18_1  |  Timing|  -1.17|     2022|  1.011e+04|         -|     2022|     -|        no|       -|   -|  1474 (1%)|   1098 (2%)|    -|
    |  o VITIS_LOOP_18_1               |       -|   3.65|     2020|  1.010e+04|        22|        1|  2000|       yes|       -|   -|          -|           -|    -|
    | + main_Pipeline_VITIS_LOOP_7_1   |  Timing|  -0.69|    76504|  3.825e+05|         -|    76504|     -|        no|       -|   -|  5941 (5%)|   5039 (9%)|    -|
    |  o VITIS_LOOP_7_1                |      II|   3.65|    76502|  3.825e+05|        88|       85|   900|       yes|       -|   -|          -|           -|    -|
    +----------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+--------+----+-----------+------------+-----+


================================================================
== HW Interfaces
================================================================
* Other Ports
+-----------+-----------+----------+
| Port      | Direction | Bitwidth |
+-----------+-----------+----------+
| ap_return | out       | 32       |
+-----------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| return   | out       | int      |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+--------------+---------+
| Argument | HW Interface | HW Type |
+----------+--------------+---------+
| return   | ap_return    | port    |
+----------+--------------+---------+


================================================================
== Bind Op Report
================================================================
+----------------------------------+-----+--------+-----------+-----+--------+---------+
| Name                             | DSP | Pragma | Variable  | Op  | Impl   | Latency |
+----------------------------------+-----+--------+-----------+-----+--------+---------+
| + main                           | 0   |        |           |     |        |         |
|  + main_Pipeline_VITIS_LOOP_18_1 | 0   |        |           |     |        |         |
|    add_ln18_fu_109_p2            |     |        | add_ln18  | add | fabric | 0       |
|  + main_Pipeline_VITIS_LOOP_7_1  | 0   |        |           |     |        |         |
|    add_ln8_fu_146_p2             |     |        | add_ln8   | add | fabric | 0       |
|    add_ln8_1_fu_152_p2           |     |        | add_ln8_1 | add | fabric | 0       |
|    sub_ln5_fu_196_p2             |     |        | sub_ln5   | sub | fabric | 0       |
|    add_ln7_1_fu_311_p2           |     |        | add_ln7_1 | add | fabric | 0       |
|    out0_fu_317_p2                |     |        | out0      | sub | fabric | 0       |
|    sub_ln9_fu_335_p2             |     |        | sub_ln9   | sub | fabric | 0       |
|    add_ln9_fu_357_p2             |     |        | add_ln9   | add | fabric | 0       |
|    p1_1_fu_363_p2                |     |        | p1_1      | add | fabric | 0       |
|    p0_1_fu_409_p2                |     |        | p0_1      | add | fabric | 0       |
|    out1_fu_418_p2                |     |        | out1      | add | fabric | 0       |
|    add_ln7_fu_385_p2             |     |        | add_ln7   | add | fabric | 0       |
+----------------------------------+-----+--------+-----------+-----+--------+---------+


================================================================
== Storage Report
================================================================
+------------+---------------+------+------+------+--------+----------+------+---------+------------------+
| Name       | Usage         | Type | BRAM | URAM | Pragma | Variable | Impl | Latency | Bitwidth, Depth, |
|            |               |      |      |      |        |          |      |         | Banks            |
+------------+---------------+------+------+------+--------+----------+------+---------+------------------+
| + main     |               |      | 6    | 0    |        |          |      |         |                  |
|   M_U      | ram_s2p array |      | 2    |      |        | M        | auto | 1       | 11, 2000, 1      |
|   buffer_U | ram_t2p array |      | 4    |      |        | buffer   | auto | 1       | 32, 2000, 1      |
+------------+---------------+------+------+------+--------+----------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
  No pragmas found

