$date
	Wed Apr 21 10:18:53 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module test $end
$scope module test1 $end
$var wire 8 ! X [7:0] $end
$var wire 8 " Y [7:0] $end
$var reg 1 # XEY $end
$var reg 1 $ XGY $end
$var reg 1 % XSY $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x%
x$
x#
bx "
bx !
$end
#10000
0%
0$
1#
b101 "
b101 !
#40000
1$
0#
b1010 !
#70000
1%
0$
b10100 "
#170000
