INFO: [VRFC 10-2263] Analyzing Verilog file "C:/verilog_lab/FIFO/FIFO.srcs/sources_1/new/FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [C:/verilog_lab/FIFO/FIFO.srcs/sources_1/new/FIFO.v:66]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/verilog_lab/FIFO/FIFO.srcs/sim_1/new/FIFO_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_tb
WARNING: [VRFC 10-2938] 'clk' is already implicitly declared on line 27 [C:/verilog_lab/FIFO/FIFO.srcs/sim_1/new/FIFO_tb.v:38]
WARNING: [VRFC 10-2938] 'din' is already implicitly declared on line 28 [C:/verilog_lab/FIFO/FIFO.srcs/sim_1/new/FIFO_tb.v:39]
WARNING: [VRFC 10-2938] 'dout' is already implicitly declared on line 31 [C:/verilog_lab/FIFO/FIFO.srcs/sim_1/new/FIFO_tb.v:40]
WARNING: [VRFC 10-2938] 'empty' is already implicitly declared on line 32 [C:/verilog_lab/FIFO/FIFO.srcs/sim_1/new/FIFO_tb.v:41]
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [C:/verilog_lab/FIFO/FIFO.srcs/sim_1/new/FIFO_tb.v:68]
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [C:/verilog_lab/FIFO/FIFO.srcs/sim_1/new/FIFO_tb.v:76]
