Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date             : Tue Apr 16 14:55:33 2019
| Host             : jason-OptiPlex-9020 running 64-bit Ubuntu 16.04.3 LTS
| Command          : report_power -file system_top_power_routed.rpt -pb system_top_power_summary_routed.pb -rpx system_top_power_routed.rpx
| Design           : system_top
| Device           : xc7z045ffg900-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 3.416        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 3.170        |
| Device Static (W)        | 0.246        |
| Total Off-Chip Power (W) | 0.010        |
| Effective TJA (C/W)      | 1.8          |
| Max Ambient (C)          | 79.0         |
| Junction Temperature (C) | 31.0         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.263 |       10 |       --- |             --- |
| Slice Logic              |     0.126 |    97696 |       --- |             --- |
|   LUT as Logic           |     0.096 |    27675 |    218600 |           12.66 |
|   Register               |     0.014 |    54192 |    437200 |           12.40 |
|   LUT as Shift Register  |     0.008 |     1941 |     70400 |            2.76 |
|   CARRY4                 |     0.008 |     2108 |     54650 |            3.86 |
|   F7/F8 Muxes            |    <0.001 |     1114 |    218600 |            0.51 |
|   LUT as Distributed RAM |    <0.001 |      264 |     70400 |            0.38 |
|   Others                 |     0.000 |     2856 |       --- |             --- |
| Signals                  |     0.333 |    97508 |       --- |             --- |
| Block RAM                |     0.315 |      220 |       545 |           40.37 |
| DSPs                     |     0.151 |      390 |       900 |           43.33 |
| I/O                      |     0.405 |       77 |       362 |           21.27 |
| PS7                      |     1.576 |        1 |       --- |             --- |
| Static Power             |     0.246 |          |           |                 |
| Total                    |     3.416 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     1.240 |       1.171 |      0.070 |
| Vccaux    |       1.800 |     0.062 |       0.021 |      0.042 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.149 |       0.148 |      0.001 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.002 |       0.001 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.035 |       0.024 |      0.011 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.746 |       0.726 |      0.020 |
| Vccpaux   |       1.800 |     0.084 |       0.074 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       1.800 |     0.004 |       0.003 |      0.001 |
| Vcco_mio1 |       1.800 |     0.002 |       0.001 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.3                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+
| Clock                                                                                      | Domain                                                               | Constraint (ns) |
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+
| clk_div_sel_0_s                                                                            | i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s    |            16.3 |
| clk_div_sel_1_s                                                                            | i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s    |            16.3 |
| clk_fpga_0                                                                                 | i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]        |            10.0 |
| clk_fpga_1                                                                                 | i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]        |             5.0 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/tck_bs |            33.0 |
| rx_clk                                                                                     | rx_clk_in_p                                                          |             4.0 |
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------------------------------------------------------------+-----------+
| Name                                                                                           | Power (W) |
+------------------------------------------------------------------------------------------------+-----------+
| system_top                                                                                     |     3.170 |
|   dbg_hub                                                                                      |     0.003 |
|     inst                                                                                       |     0.003 |
|       BSCANID.u_xsdbm_id                                                                       |     0.003 |
|         CORE_XSDB.UUT_MASTER                                                                   |     0.002 |
|           U_ICON_INTERFACE                                                                     |     0.002 |
|             U_CMD1                                                                             |    <0.001 |
|             U_CMD2                                                                             |    <0.001 |
|             U_CMD3                                                                             |    <0.001 |
|             U_CMD4                                                                             |    <0.001 |
|             U_CMD5                                                                             |    <0.001 |
|             U_CMD6_RD                                                                          |    <0.001 |
|               U_RD_FIFO                                                                        |    <0.001 |
|                 SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst                                          |    <0.001 |
|                   inst_fifo_gen                                                                |    <0.001 |
|                     gconvfifo.rf                                                               |    <0.001 |
|                       grf.rf                                                                   |    <0.001 |
|                         gntv_or_sync_fifo.gcx.clkx                                             |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                                 |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                                 |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                                 |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                                 |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                               |    <0.001 |
|                           gr1.gr1_int.rfwft                                                    |    <0.001 |
|                           gras.rsts                                                            |    <0.001 |
|                           rpntr                                                                |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                               |    <0.001 |
|                           gwas.wsts                                                            |    <0.001 |
|                           wpntr                                                                |    <0.001 |
|                         gntv_or_sync_fifo.mem                                                  |    <0.001 |
|                           gdm.dm_gen.dm                                                        |    <0.001 |
|                             RAM_reg_0_15_0_5                                                   |    <0.001 |
|                             RAM_reg_0_15_12_15                                                 |    <0.001 |
|                             RAM_reg_0_15_6_11                                                  |    <0.001 |
|                         rstblk                                                                 |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst             |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst             |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst             |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst             |    <0.001 |
|             U_CMD6_WR                                                                          |    <0.001 |
|               U_WR_FIFO                                                                        |    <0.001 |
|                 SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst                                          |    <0.001 |
|                   inst_fifo_gen                                                                |    <0.001 |
|                     gconvfifo.rf                                                               |    <0.001 |
|                       grf.rf                                                                   |    <0.001 |
|                         gntv_or_sync_fifo.gcx.clkx                                             |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                                 |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                                 |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                                 |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                                 |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                               |    <0.001 |
|                           gras.rsts                                                            |    <0.001 |
|                           rpntr                                                                |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                               |    <0.001 |
|                           gwas.wsts                                                            |    <0.001 |
|                           wpntr                                                                |    <0.001 |
|                         gntv_or_sync_fifo.mem                                                  |    <0.001 |
|                           gdm.dm_gen.dm                                                        |    <0.001 |
|                             RAM_reg_0_15_0_5                                                   |    <0.001 |
|                             RAM_reg_0_15_12_15                                                 |    <0.001 |
|                             RAM_reg_0_15_6_11                                                  |    <0.001 |
|                         rstblk                                                                 |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst             |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst             |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst             |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst             |    <0.001 |
|             U_CMD7_CTL                                                                         |    <0.001 |
|             U_CMD7_STAT                                                                        |    <0.001 |
|             U_STATIC_STATUS                                                                    |    <0.001 |
|           U_XSDB_ADDRESS_CONTROLLER                                                            |    <0.001 |
|           U_XSDB_BURST_WD_LEN_CONTROLLER                                                       |    <0.001 |
|           U_XSDB_BUS_CONTROLLER                                                                |    <0.001 |
|             U_RD_ABORT_FLAG                                                                    |    <0.001 |
|             U_RD_REQ_FLAG                                                                      |    <0.001 |
|             U_TIMER                                                                            |    <0.001 |
|           U_XSDB_BUS_MSTR2SL_PORT_IFACE                                                        |    <0.001 |
|         CORE_XSDB.U_ICON                                                                       |    <0.001 |
|           U_CMD                                                                                |    <0.001 |
|           U_STAT                                                                               |    <0.001 |
|           U_SYNC                                                                               |    <0.001 |
|         SWITCH_N_EXT_BSCAN.bscan_inst                                                          |    <0.001 |
|         SWITCH_N_EXT_BSCAN.bscan_switch                                                        |    <0.001 |
|   gpio_bd_IOBUF[0]_inst                                                                        |     0.001 |
|   gpio_bd_IOBUF[11]_inst                                                                       |    <0.001 |
|   gpio_bd_IOBUF[12]_inst                                                                       |    <0.001 |
|   gpio_bd_IOBUF[13]_inst                                                                       |    <0.001 |
|   gpio_bd_IOBUF[14]_inst                                                                       |    <0.001 |
|   gpio_bd_IOBUF[1]_inst                                                                        |     0.001 |
|   gpio_bd_IOBUF[2]_inst                                                                        |     0.001 |
|   gpio_bd_IOBUF[3]_inst                                                                        |     0.001 |
|   gpio_bd_IOBUF[4]_inst                                                                        |     0.001 |
|   gpio_bd_IOBUF[5]_inst                                                                        |    <0.001 |
|   gpio_bd_IOBUF[6]_inst                                                                        |     0.001 |
|   gpio_bd_IOBUF[7]_inst                                                                        |     0.001 |
|   gpio_bd_IOBUF[9]_inst                                                                        |     0.001 |
|   gpio_ctl_IOBUF[0]_inst                                                                       |     0.001 |
|   gpio_ctl_IOBUF[1]_inst                                                                       |     0.001 |
|   gpio_ctl_IOBUF[2]_inst                                                                       |     0.001 |
|   gpio_ctl_IOBUF[3]_inst                                                                       |     0.001 |
|   gpio_en_agc_IOBUF_inst                                                                       |     0.001 |
|   gpio_muxout_rx_IOBUF_inst                                                                    |     0.001 |
|   gpio_muxout_tx_IOBUF_inst                                                                    |     0.001 |
|   gpio_resetb_IOBUF_inst                                                                       |     0.001 |
|   gpio_status_IOBUF[0]_inst                                                                    |     0.001 |
|   gpio_status_IOBUF[1]_inst                                                                    |     0.001 |
|   gpio_status_IOBUF[2]_inst                                                                    |     0.001 |
|   gpio_status_IOBUF[3]_inst                                                                    |     0.001 |
|   gpio_status_IOBUF[4]_inst                                                                    |     0.001 |
|   gpio_status_IOBUF[5]_inst                                                                    |     0.001 |
|   gpio_status_IOBUF[6]_inst                                                                    |     0.001 |
|   gpio_status_IOBUF[7]_inst                                                                    |     0.001 |
|   gpio_sync_IOBUF_inst                                                                         |     0.001 |
|   i_system_wrapper                                                                             |     3.057 |
|     iic_main_scl_iobuf                                                                         |     0.000 |
|     iic_main_sda_iobuf                                                                         |     0.000 |
|     system_i                                                                                   |     3.057 |
|       ZynqBF_2t_ip_0                                                                           |     0.613 |
|         inst                                                                                   |     0.613 |
|           u_ZynqBF_2t_ip_axi_lite_inst                                                         |    <0.001 |
|             u_ZynqBF_2t_ip_addr_decoder_inst                                                   |    <0.001 |
|             u_ZynqBF_2t_ip_axi_lite_module_inst                                                |    <0.001 |
|           u_ZynqBF_2t_ip_dut_inst                                                              |     0.612 |
|             u_ZynqBF_2t_ip_src_ZynqBF_2tx_fpga                                                 |     0.612 |
|               u_channel_estimator                                                              |     0.611 |
|                 u_correlators                                                                  |     0.603 |
|                   gen_ch_est[0].u_ch_est_i                                                     |     0.004 |
|                     ac_macc_inst                                                               |     0.001 |
|                     ad_macc_inst                                                               |     0.001 |
|                   gen_ch_est[1].u_ch_est_i                                                     |     0.003 |
|                     ac_macc_inst                                                               |     0.001 |
|                     ad_macc_inst                                                               |     0.001 |
|                   gen_ch_est[2].u_ch_est_i                                                     |     0.004 |
|                     ac_macc_inst                                                               |     0.001 |
|                     ad_macc_inst                                                               |     0.001 |
|                   gen_ch_est[3].u_ch_est_i                                                     |     0.003 |
|                     ac_macc_inst                                                               |     0.001 |
|                     ad_macc_inst                                                               |     0.001 |
|                   gen_ch_est[4].u_ch_est_i                                                     |     0.004 |
|                     ac_macc_inst                                                               |     0.001 |
|                     ad_macc_inst                                                               |     0.001 |
|                   gen_running_max[0].u_running_max_i                                           |    <0.001 |
|                   gen_running_max[1].u_running_max_i                                           |    <0.001 |
|                   gen_running_max[2].u_running_max_i                                           |    <0.001 |
|                   gen_running_max[3].u_running_max_i                                           |    <0.001 |
|                   gen_running_max[4].u_running_max_i                                           |    <0.001 |
|                   u_gs                                                                         |     0.197 |
|                     gen_rams[1].u_gs_ram_i                                                     |     0.039 |
|                       gen_gs1.u_gsram1                                                         |     0.035 |
|                         U0                                                                     |     0.035 |
|                           inst_blk_mem_gen                                                     |     0.035 |
|                             gnbram.gnativebmg.native_blk_mem_gen                               |     0.035 |
|                               valid.cstr                                                       |     0.035 |
|                                 ramloop[0].ram.r                                               |     0.003 |
|                                   prim_init.ram                                                |     0.003 |
|                                 ramloop[1].ram.r                                               |     0.005 |
|                                   prim_init.ram                                                |     0.005 |
|                                 ramloop[2].ram.r                                               |     0.005 |
|                                   prim_init.ram                                                |     0.005 |
|                                 ramloop[3].ram.r                                               |     0.005 |
|                                   prim_init.ram                                                |     0.005 |
|                                 ramloop[4].ram.r                                               |     0.005 |
|                                   prim_init.ram                                                |     0.005 |
|                                 ramloop[5].ram.r                                               |     0.005 |
|                                   prim_init.ram                                                |     0.005 |
|                                 ramloop[6].ram.r                                               |     0.005 |
|                                   prim_init.ram                                                |     0.005 |
|                                 ramloop[7].ram.r                                               |     0.005 |
|                                   prim_init.ram                                                |     0.005 |
|                     gen_rams[2].u_gs_ram_i                                                     |     0.039 |
|                       gen_gs2.u_gsram1                                                         |     0.035 |
|                         U0                                                                     |     0.035 |
|                           inst_blk_mem_gen                                                     |     0.035 |
|                             gnbram.gnativebmg.native_blk_mem_gen                               |     0.035 |
|                               valid.cstr                                                       |     0.035 |
|                                 ramloop[0].ram.r                                               |     0.002 |
|                                   prim_init.ram                                                |     0.002 |
|                                 ramloop[1].ram.r                                               |     0.005 |
|                                   prim_init.ram                                                |     0.005 |
|                                 ramloop[2].ram.r                                               |     0.005 |
|                                   prim_init.ram                                                |     0.005 |
|                                 ramloop[3].ram.r                                               |     0.005 |
|                                   prim_init.ram                                                |     0.005 |
|                                 ramloop[4].ram.r                                               |     0.005 |
|                                   prim_init.ram                                                |     0.005 |
|                                 ramloop[5].ram.r                                               |     0.005 |
|                                   prim_init.ram                                                |     0.005 |
|                                 ramloop[6].ram.r                                               |     0.005 |
|                                   prim_init.ram                                                |     0.005 |
|                                 ramloop[7].ram.r                                               |     0.005 |
|                                   prim_init.ram                                                |     0.005 |
|                     gen_rams[3].u_gs_ram_i                                                     |     0.040 |
|                       gen_gs3.u_gsram1                                                         |     0.036 |
|                         U0                                                                     |     0.036 |
|                           inst_blk_mem_gen                                                     |     0.036 |
|                             gnbram.gnativebmg.native_blk_mem_gen                               |     0.036 |
|                               valid.cstr                                                       |     0.036 |
|                                 ramloop[0].ram.r                                               |     0.002 |
|                                   prim_init.ram                                                |     0.002 |
|                                 ramloop[1].ram.r                                               |     0.005 |
|                                   prim_init.ram                                                |     0.005 |
|                                 ramloop[2].ram.r                                               |     0.005 |
|                                   prim_init.ram                                                |     0.005 |
|                                 ramloop[3].ram.r                                               |     0.005 |
|                                   prim_init.ram                                                |     0.005 |
|                                 ramloop[4].ram.r                                               |     0.005 |
|                                   prim_init.ram                                                |     0.005 |
|                                 ramloop[5].ram.r                                               |     0.005 |
|                                   prim_init.ram                                                |     0.005 |
|                                 ramloop[6].ram.r                                               |     0.005 |
|                                   prim_init.ram                                                |     0.005 |
|                                 ramloop[7].ram.r                                               |     0.005 |
|                                   prim_init.ram                                                |     0.005 |
|                     gen_rams[4].u_gs_ram_i                                                     |     0.039 |
|                       gen_gs4.u_gsram1                                                         |     0.035 |
|                         U0                                                                     |     0.035 |
|                           inst_blk_mem_gen                                                     |     0.035 |
|                             gnbram.gnativebmg.native_blk_mem_gen                               |     0.035 |
|                               valid.cstr                                                       |     0.035 |
|                                 ramloop[0].ram.r                                               |     0.002 |
|                                   prim_init.ram                                                |     0.002 |
|                                 ramloop[1].ram.r                                               |     0.005 |
|                                   prim_init.ram                                                |     0.005 |
|                                 ramloop[2].ram.r                                               |     0.005 |
|                                   prim_init.ram                                                |     0.005 |
|                                 ramloop[3].ram.r                                               |     0.005 |
|                                   prim_init.ram                                                |     0.005 |
|                                 ramloop[4].ram.r                                               |     0.005 |
|                                   prim_init.ram                                                |     0.005 |
|                                 ramloop[5].ram.r                                               |     0.005 |
|                                   prim_init.ram                                                |     0.005 |
|                                 ramloop[6].ram.r                                               |     0.005 |
|                                   prim_init.ram                                                |     0.005 |
|                                 ramloop[7].ram.r                                               |     0.005 |
|                                   prim_init.ram                                                |     0.005 |
|                     gen_rams[5].u_gs_ram_i                                                     |     0.039 |
|                       gen_gs5.u_gsram1                                                         |     0.035 |
|                         U0                                                                     |     0.035 |
|                           inst_blk_mem_gen                                                     |     0.035 |
|                             gnbram.gnativebmg.native_blk_mem_gen                               |     0.035 |
|                               valid.cstr                                                       |     0.035 |
|                                 ramloop[0].ram.r                                               |     0.002 |
|                                   prim_init.ram                                                |     0.002 |
|                                 ramloop[1].ram.r                                               |     0.005 |
|                                   prim_init.ram                                                |     0.005 |
|                                 ramloop[2].ram.r                                               |     0.005 |
|                                   prim_init.ram                                                |     0.005 |
|                                 ramloop[3].ram.r                                               |     0.005 |
|                                   prim_init.ram                                                |     0.005 |
|                                 ramloop[4].ram.r                                               |     0.005 |
|                                   prim_init.ram                                                |     0.005 |
|                                 ramloop[5].ram.r                                               |     0.005 |
|                                   prim_init.ram                                                |     0.005 |
|                                 ramloop[6].ram.r                                               |     0.005 |
|                                   prim_init.ram                                                |     0.005 |
|                                 ramloop[7].ram.r                                               |     0.005 |
|                                   prim_init.ram                                                |     0.005 |
|                   u_rx_bram                                                                    |     0.185 |
|                     rxi_ram1                                                                   |     0.073 |
|                       U0                                                                       |     0.073 |
|                         inst_blk_mem_gen                                                       |     0.073 |
|                           gnbram.gnativebmg.native_blk_mem_gen                                 |     0.073 |
|                             valid.cstr                                                         |     0.073 |
|                               ramloop[0].ram.r                                                 |     0.005 |
|                                 prim_init.ram                                                  |     0.005 |
|                               ramloop[10].ram.r                                                |     0.005 |
|                                 prim_init.ram                                                  |     0.005 |
|                               ramloop[11].ram.r                                                |     0.005 |
|                                 prim_init.ram                                                  |     0.005 |
|                               ramloop[12].ram.r                                                |     0.005 |
|                                 prim_init.ram                                                  |     0.005 |
|                               ramloop[13].ram.r                                                |     0.005 |
|                                 prim_init.ram                                                  |     0.005 |
|                               ramloop[14].ram.r                                                |     0.005 |
|                                 prim_init.ram                                                  |     0.005 |
|                               ramloop[15].ram.r                                                |     0.005 |
|                                 prim_init.ram                                                  |     0.005 |
|                               ramloop[1].ram.r                                                 |     0.005 |
|                                 prim_init.ram                                                  |     0.005 |
|                               ramloop[2].ram.r                                                 |     0.005 |
|                                 prim_init.ram                                                  |     0.005 |
|                               ramloop[3].ram.r                                                 |     0.005 |
|                                 prim_init.ram                                                  |     0.005 |
|                               ramloop[4].ram.r                                                 |     0.005 |
|                                 prim_init.ram                                                  |     0.005 |
|                               ramloop[5].ram.r                                                 |     0.005 |
|                                 prim_init.ram                                                  |     0.005 |
|                               ramloop[6].ram.r                                                 |     0.005 |
|                                 prim_init.ram                                                  |     0.005 |
|                               ramloop[7].ram.r                                                 |     0.005 |
|                                 prim_init.ram                                                  |     0.005 |
|                               ramloop[8].ram.r                                                 |     0.005 |
|                                 prim_init.ram                                                  |     0.005 |
|                               ramloop[9].ram.r                                                 |     0.005 |
|                                 prim_init.ram                                                  |     0.005 |
|                     rxq_ram1                                                                   |     0.073 |
|                       U0                                                                       |     0.073 |
|                         inst_blk_mem_gen                                                       |     0.073 |
|                           gnbram.gnativebmg.native_blk_mem_gen                                 |     0.073 |
|                             valid.cstr                                                         |     0.073 |
|                               ramloop[0].ram.r                                                 |     0.005 |
|                                 prim_init.ram                                                  |     0.005 |
|                               ramloop[10].ram.r                                                |     0.005 |
|                                 prim_init.ram                                                  |     0.005 |
|                               ramloop[11].ram.r                                                |     0.005 |
|                                 prim_init.ram                                                  |     0.005 |
|                               ramloop[12].ram.r                                                |     0.005 |
|                                 prim_init.ram                                                  |     0.005 |
|                               ramloop[13].ram.r                                                |     0.005 |
|                                 prim_init.ram                                                  |     0.005 |
|                               ramloop[14].ram.r                                                |     0.005 |
|                                 prim_init.ram                                                  |     0.005 |
|                               ramloop[15].ram.r                                                |     0.005 |
|                                 prim_init.ram                                                  |     0.005 |
|                               ramloop[1].ram.r                                                 |     0.005 |
|                                 prim_init.ram                                                  |     0.005 |
|                               ramloop[2].ram.r                                                 |     0.005 |
|                                 prim_init.ram                                                  |     0.005 |
|                               ramloop[3].ram.r                                                 |     0.005 |
|                                 prim_init.ram                                                  |     0.005 |
|                               ramloop[4].ram.r                                                 |     0.005 |
|                                 prim_init.ram                                                  |     0.005 |
|                               ramloop[5].ram.r                                                 |     0.005 |
|                                 prim_init.ram                                                  |     0.005 |
|                               ramloop[6].ram.r                                                 |     0.004 |
|                                 prim_init.ram                                                  |     0.004 |
|                               ramloop[7].ram.r                                                 |     0.005 |
|                                 prim_init.ram                                                  |     0.005 |
|                               ramloop[8].ram.r                                                 |     0.005 |
|                                 prim_init.ram                                                  |     0.005 |
|                               ramloop[9].ram.r                                                 |     0.005 |
|                                 prim_init.ram                                                  |     0.005 |
|                   u_rx_gs_mult                                                                 |     0.097 |
|                     gen_rx_gs_mult_cores[0].rx_gs_mult_core_i                                  |     0.037 |
|                     gen_rx_gs_mult_cores[1].rx_gs_mult_core_i                                  |     0.015 |
|                     gen_rx_gs_mult_cores[2].rx_gs_mult_core_i                                  |     0.015 |
|                     gen_rx_gs_mult_cores[3].rx_gs_mult_core_i                                  |     0.015 |
|                     gen_rx_gs_mult_cores[4].rx_gs_mult_core_i                                  |     0.015 |
|                   u_shift_rxi                                                                  |     0.031 |
|                   u_shift_rxq                                                                  |     0.032 |
|                 u_in_fifo                                                                      |     0.002 |
|                   u_rx_fifo                                                                    |     0.002 |
|                 u_sync_csi                                                                     |     0.006 |
|                   u_sync_fifo1                                                                 |     0.002 |
|                   u_sync_fifo2                                                                 |     0.002 |
|       axi_ad9361                                                                               |     0.787 |
|         inst                                                                                   |     0.787 |
|           i_dev_if                                                                             |     0.380 |
|             g_rx_data[0].i_rx_data                                                             |     0.007 |
|             g_rx_data[1].i_rx_data                                                             |     0.007 |
|             g_rx_data[2].i_rx_data                                                             |     0.007 |
|             g_rx_data[3].i_rx_data                                                             |     0.007 |
|             g_rx_data[4].i_rx_data                                                             |     0.007 |
|             g_rx_data[5].i_rx_data                                                             |     0.007 |
|             g_tx_data[0].i_tx_data                                                             |     0.039 |
|             g_tx_data[1].i_tx_data                                                             |     0.039 |
|             g_tx_data[2].i_tx_data                                                             |     0.039 |
|             g_tx_data[3].i_tx_data                                                             |     0.039 |
|             g_tx_data[4].i_tx_data                                                             |     0.039 |
|             g_tx_data[5].i_tx_data                                                             |     0.039 |
|             i_clk                                                                              |     0.006 |
|             i_enable                                                                           |     0.003 |
|             i_rx_frame                                                                         |     0.009 |
|             i_tx_clk                                                                           |     0.036 |
|             i_tx_frame                                                                         |     0.039 |
|             i_txnrx                                                                            |     0.003 |
|           i_rx                                                                                 |     0.093 |
|             i_delay_cntrl                                                                      |     0.002 |
|               i_delay_rst_reg                                                                  |     0.001 |
|             i_rx_channel_0                                                                     |     0.022 |
|               i_ad_datafmt                                                                     |    <0.001 |
|               i_ad_dcfilter                                                                    |     0.009 |
|               i_ad_iqcor                                                                       |     0.008 |
|                 i_mul_i                                                                        |     0.003 |
|                   i_mult_macro                                                                 |     0.003 |
|                 i_mul_q                                                                        |     0.003 |
|                   i_mult_macro                                                                 |     0.003 |
|               i_rx_pnmon                                                                       |     0.002 |
|                 i_pnmon                                                                        |    <0.001 |
|               i_up_adc_channel                                                                 |     0.003 |
|                 i_xfer_cntrl                                                                   |     0.002 |
|                 i_xfer_status                                                                  |    <0.001 |
|             i_rx_channel_1                                                                     |     0.022 |
|               i_ad_datafmt                                                                     |    <0.001 |
|               i_ad_dcfilter                                                                    |     0.009 |
|               i_ad_iqcor                                                                       |     0.009 |
|                 i_mul_i                                                                        |     0.003 |
|                   i_mult_macro                                                                 |     0.003 |
|                 i_mul_q                                                                        |     0.003 |
|                   i_mult_macro                                                                 |     0.003 |
|               i_rx_pnmon                                                                       |     0.002 |
|                 i_pnmon                                                                        |    <0.001 |
|               i_up_adc_channel                                                                 |     0.003 |
|                 i_xfer_cntrl                                                                   |     0.002 |
|                 i_xfer_status                                                                  |    <0.001 |
|             i_rx_channel_2                                                                     |     0.022 |
|               i_ad_datafmt                                                                     |    <0.001 |
|               i_ad_dcfilter                                                                    |     0.009 |
|               i_ad_iqcor                                                                       |     0.008 |
|                 i_mul_i                                                                        |     0.003 |
|                   i_mult_macro                                                                 |     0.003 |
|                 i_mul_q                                                                        |     0.003 |
|                   i_mult_macro                                                                 |     0.003 |
|               i_rx_pnmon                                                                       |     0.002 |
|                 i_pnmon                                                                        |    <0.001 |
|               i_up_adc_channel                                                                 |     0.003 |
|                 i_xfer_cntrl                                                                   |     0.002 |
|                 i_xfer_status                                                                  |    <0.001 |
|             i_rx_channel_3                                                                     |     0.023 |
|               i_ad_datafmt                                                                     |    <0.001 |
|               i_ad_dcfilter                                                                    |     0.009 |
|               i_ad_iqcor                                                                       |     0.009 |
|                 i_mul_i                                                                        |     0.003 |
|                   i_mult_macro                                                                 |     0.003 |
|                 i_mul_q                                                                        |     0.003 |
|                   i_mult_macro                                                                 |     0.003 |
|               i_rx_pnmon                                                                       |     0.002 |
|                 i_pnmon                                                                        |    <0.001 |
|               i_up_adc_channel                                                                 |     0.003 |
|                 i_xfer_cntrl                                                                   |     0.002 |
|                 i_xfer_status                                                                  |    <0.001 |
|             i_up_adc_common                                                                    |     0.003 |
|               i_clock_mon                                                                      |     0.001 |
|               i_core_rst_reg                                                                   |    <0.001 |
|               i_xfer_cntrl                                                                     |    <0.001 |
|               i_xfer_status                                                                    |    <0.001 |
|           i_tdd                                                                                |     0.027 |
|             i_tdd_control                                                                      |     0.013 |
|               i_rx_off_1_comp                                                                  |    <0.001 |
|               i_rx_off_2_comp                                                                  |    <0.001 |
|               i_rx_on_1_comp                                                                   |    <0.001 |
|               i_rx_on_2_comp                                                                   |    <0.001 |
|               i_tx_dp_off_1_comp                                                               |    <0.001 |
|               i_tx_dp_off_2_comp                                                               |    <0.001 |
|               i_tx_dp_on_1_comp                                                                |    <0.001 |
|               i_tx_dp_on_2_comp                                                                |    <0.001 |
|               i_tx_off_1_comp                                                                  |    <0.001 |
|               i_tx_off_2_comp                                                                  |    <0.001 |
|               i_tx_on_1_comp                                                                   |    <0.001 |
|               i_tx_on_2_comp                                                                   |    <0.001 |
|               i_vco_rx_off_1_comp                                                              |    <0.001 |
|               i_vco_rx_off_2_comp                                                              |    <0.001 |
|               i_vco_rx_on_1_comp                                                               |    <0.001 |
|               i_vco_rx_on_2_comp                                                               |    <0.001 |
|               i_vco_tx_off_1_comp                                                              |    <0.001 |
|               i_vco_tx_off_2_comp                                                              |    <0.001 |
|               i_vco_tx_on_1_comp                                                               |    <0.001 |
|               i_vco_tx_on_2_comp                                                               |    <0.001 |
|             i_up_tdd_cntrl                                                                     |     0.014 |
|               i_xfer_tdd_control                                                               |    <0.001 |
|               i_xfer_tdd_counter_values                                                        |     0.010 |
|               i_xfer_tdd_status                                                                |    <0.001 |
|           i_tdd_if                                                                             |    <0.001 |
|           i_tx                                                                                 |     0.279 |
|             i_tx_channel_0                                                                     |     0.069 |
|               i_ad_iqcor                                                                       |     0.004 |
|                 i_mul_i                                                                        |     0.001 |
|                   i_mult_macro                                                                 |     0.001 |
|                 i_mul_q                                                                        |     0.001 |
|                   i_mult_macro                                                                 |     0.001 |
|               i_dds                                                                            |     0.058 |
|                 i_dds_1_0                                                                      |     0.029 |
|                   i_dds_scale                                                                  |     0.003 |
|                     i_mult_macro                                                               |     0.003 |
|                   i_dds_sine                                                                   |     0.025 |
|                     i_mul_s1                                                                   |     0.003 |
|                       i_mult_macro                                                             |     0.003 |
|                     i_mul_s2                                                                   |     0.004 |
|                       i_mult_macro                                                             |     0.003 |
|                     i_mul_s3_1                                                                 |     0.003 |
|                       i_mult_macro                                                             |     0.003 |
|                     i_mul_s3_2                                                                 |     0.003 |
|                       i_mult_macro                                                             |     0.003 |
|                 i_dds_1_1                                                                      |     0.027 |
|                   i_dds_scale                                                                  |     0.003 |
|                     i_mult_macro                                                               |     0.003 |
|                   i_dds_sine                                                                   |     0.024 |
|                     i_mul_s1                                                                   |     0.003 |
|                       i_mult_macro                                                             |     0.003 |
|                     i_mul_s2                                                                   |     0.004 |
|                       i_mult_macro                                                             |     0.003 |
|                     i_mul_s3_1                                                                 |     0.003 |
|                       i_mult_macro                                                             |     0.003 |
|                     i_mul_s3_2                                                                 |     0.003 |
|                       i_mult_macro                                                             |     0.003 |
|               i_up_dac_channel                                                                 |     0.004 |
|                 i_xfer_cntrl                                                                   |     0.003 |
|             i_tx_channel_1                                                                     |     0.069 |
|               i_ad_iqcor                                                                       |     0.004 |
|                 i_mul_i                                                                        |     0.001 |
|                   i_mult_macro                                                                 |     0.001 |
|                 i_mul_q                                                                        |     0.001 |
|                   i_mult_macro                                                                 |     0.001 |
|               i_dds                                                                            |     0.058 |
|                 i_dds_1_0                                                                      |     0.029 |
|                   i_dds_scale                                                                  |     0.003 |
|                     i_mult_macro                                                               |     0.003 |
|                   i_dds_sine                                                                   |     0.025 |
|                     i_mul_s1                                                                   |     0.003 |
|                       i_mult_macro                                                             |     0.003 |
|                     i_mul_s2                                                                   |     0.004 |
|                       i_mult_macro                                                             |     0.003 |
|                     i_mul_s3_1                                                                 |     0.003 |
|                       i_mult_macro                                                             |     0.003 |
|                     i_mul_s3_2                                                                 |     0.003 |
|                       i_mult_macro                                                             |     0.003 |
|                 i_dds_1_1                                                                      |     0.027 |
|                   i_dds_scale                                                                  |     0.003 |
|                     i_mult_macro                                                               |     0.003 |
|                   i_dds_sine                                                                   |     0.024 |
|                     i_mul_s1                                                                   |     0.003 |
|                       i_mult_macro                                                             |     0.003 |
|                     i_mul_s2                                                                   |     0.004 |
|                       i_mult_macro                                                             |     0.003 |
|                     i_mul_s3_1                                                                 |     0.003 |
|                       i_mult_macro                                                             |     0.003 |
|                     i_mul_s3_2                                                                 |     0.003 |
|                       i_mult_macro                                                             |     0.003 |
|               i_up_dac_channel                                                                 |     0.004 |
|                 i_xfer_cntrl                                                                   |     0.003 |
|             i_tx_channel_2                                                                     |     0.068 |
|               i_ad_iqcor                                                                       |     0.004 |
|                 i_mul_i                                                                        |     0.001 |
|                   i_mult_macro                                                                 |    <0.001 |
|                 i_mul_q                                                                        |     0.001 |
|                   i_mult_macro                                                                 |     0.001 |
|               i_dds                                                                            |     0.057 |
|                 i_dds_1_0                                                                      |     0.027 |
|                   i_dds_scale                                                                  |     0.003 |
|                     i_mult_macro                                                               |     0.003 |
|                   i_dds_sine                                                                   |     0.024 |
|                     i_mul_s1                                                                   |     0.003 |
|                       i_mult_macro                                                             |     0.003 |
|                     i_mul_s2                                                                   |     0.004 |
|                       i_mult_macro                                                             |     0.003 |
|                     i_mul_s3_1                                                                 |     0.003 |
|                       i_mult_macro                                                             |     0.003 |
|                     i_mul_s3_2                                                                 |     0.003 |
|                       i_mult_macro                                                             |     0.003 |
|                 i_dds_1_1                                                                      |     0.028 |
|                   i_dds_scale                                                                  |     0.003 |
|                     i_mult_macro                                                               |     0.003 |
|                   i_dds_sine                                                                   |     0.024 |
|                     i_mul_s1                                                                   |     0.003 |
|                       i_mult_macro                                                             |     0.003 |
|                     i_mul_s2                                                                   |     0.004 |
|                       i_mult_macro                                                             |     0.003 |
|                     i_mul_s3_1                                                                 |     0.003 |
|                       i_mult_macro                                                             |     0.003 |
|                     i_mul_s3_2                                                                 |     0.003 |
|                       i_mult_macro                                                             |     0.003 |
|               i_up_dac_channel                                                                 |     0.004 |
|                 i_xfer_cntrl                                                                   |     0.003 |
|             i_tx_channel_3                                                                     |     0.069 |
|               i_ad_iqcor                                                                       |     0.003 |
|                 i_mul_i                                                                        |    <0.001 |
|                   i_mult_macro                                                                 |    <0.001 |
|                 i_mul_q                                                                        |    <0.001 |
|                   i_mult_macro                                                                 |    <0.001 |
|               i_dds                                                                            |     0.059 |
|                 i_dds_1_0                                                                      |     0.029 |
|                   i_dds_scale                                                                  |     0.003 |
|                     i_mult_macro                                                               |     0.003 |
|                   i_dds_sine                                                                   |     0.025 |
|                     i_mul_s1                                                                   |     0.003 |
|                       i_mult_macro                                                             |     0.003 |
|                     i_mul_s2                                                                   |     0.004 |
|                       i_mult_macro                                                             |     0.003 |
|                     i_mul_s3_1                                                                 |     0.003 |
|                       i_mult_macro                                                             |     0.003 |
|                     i_mul_s3_2                                                                 |     0.003 |
|                       i_mult_macro                                                             |     0.003 |
|                 i_dds_1_1                                                                      |     0.029 |
|                   i_dds_scale                                                                  |     0.003 |
|                     i_mult_macro                                                               |     0.003 |
|                   i_dds_sine                                                                   |     0.025 |
|                     i_mul_s1                                                                   |     0.003 |
|                       i_mult_macro                                                             |     0.003 |
|                     i_mul_s2                                                                   |     0.005 |
|                       i_mult_macro                                                             |     0.003 |
|                     i_mul_s3_1                                                                 |     0.003 |
|                       i_mult_macro                                                             |     0.003 |
|                     i_mul_s3_2                                                                 |     0.003 |
|                       i_mult_macro                                                             |     0.003 |
|               i_up_dac_channel                                                                 |     0.004 |
|                 i_xfer_cntrl                                                                   |     0.003 |
|             i_up_dac_common                                                                    |     0.004 |
|               i_clock_mon                                                                      |     0.001 |
|               i_core_rst_reg                                                                   |    <0.001 |
|               i_xfer_cntrl                                                                     |    <0.001 |
|               i_xfer_status                                                                    |    <0.001 |
|           i_up_axi                                                                             |     0.005 |
|       axi_ad9361_adc_dma                                                                       |     0.004 |
|         inst                                                                                   |     0.004 |
|           i_request_arb                                                                        |     0.003 |
|             i_dest_dma_mm                                                                      |    <0.001 |
|               i_addr_gen                                                                       |    <0.001 |
|               i_data_mover                                                                     |    <0.001 |
|               i_req_splitter                                                                   |    <0.001 |
|               i_response_handler                                                               |    <0.001 |
|             i_dest_req_fifo                                                                    |    <0.001 |
|             i_dest_response_fifo                                                               |    <0.001 |
|             i_fifo                                                                             |     0.002 |
|               i_address_gray                                                                   |    <0.001 |
|                 i_raddr_sync                                                                   |    <0.001 |
|                 i_waddr_sync                                                                   |    <0.001 |
|               i_mem                                                                            |     0.002 |
|             i_req_gen                                                                          |    <0.001 |
|             i_req_splitter                                                                     |    <0.001 |
|             i_src_dma_fifo                                                                     |    <0.001 |
|               i_data_mover                                                                     |    <0.001 |
|             i_src_req_fifo                                                                     |    <0.001 |
|               i_raddr_sync                                                                     |    <0.001 |
|               i_waddr_sync                                                                     |    <0.001 |
|             i_sync_control_src                                                                 |    <0.001 |
|             i_sync_dest_request_id                                                             |    <0.001 |
|             i_sync_src_request_id                                                              |    <0.001 |
|             i_sync_status_src                                                                  |    <0.001 |
|           i_up_axi                                                                             |     0.001 |
|       axi_ad9361_dac_dma                                                                       |     0.005 |
|         inst                                                                                   |     0.005 |
|           i_request_arb                                                                        |     0.004 |
|             i_dest_dma_fifo                                                                    |    <0.001 |
|               i_data_mover                                                                     |    <0.001 |
|               i_response_generator                                                             |    <0.001 |
|             i_dest_req_fifo                                                                    |    <0.001 |
|               i_raddr_sync                                                                     |    <0.001 |
|               i_waddr_sync                                                                     |    <0.001 |
|             i_dest_response_fifo                                                               |    <0.001 |
|               i_raddr_sync                                                                     |    <0.001 |
|               i_waddr_sync                                                                     |    <0.001 |
|             i_dest_slice                                                                       |    <0.001 |
|             i_dest_slice2                                                                      |    <0.001 |
|             i_fifo                                                                             |     0.002 |
|               i_address_gray                                                                   |    <0.001 |
|                 i_raddr_sync                                                                   |    <0.001 |
|                 i_waddr_sync                                                                   |    <0.001 |
|               i_mem                                                                            |     0.002 |
|             i_req_gen                                                                          |    <0.001 |
|             i_req_splitter                                                                     |    <0.001 |
|             i_src_dma_mm                                                                       |    <0.001 |
|               i_addr_gen                                                                       |    <0.001 |
|               i_data_mover                                                                     |    <0.001 |
|               i_req_splitter                                                                   |    <0.001 |
|             i_src_req_fifo                                                                     |    <0.001 |
|             i_sync_control_dest                                                                |    <0.001 |
|             i_sync_dest_request_id                                                             |    <0.001 |
|             i_sync_req_response_id                                                             |    <0.001 |
|             i_sync_status_dest                                                                 |    <0.001 |
|           i_up_axi                                                                             |     0.001 |
|       axi_ad9361_dac_fifo                                                                      |    <0.001 |
|         inst                                                                                   |    <0.001 |
|           i_mem                                                                                |    <0.001 |
|       axi_cpu_interconnect                                                                     |     0.044 |
|         m00_couplers                                                                           |     0.005 |
|           auto_pc                                                                              |     0.005 |
|             inst                                                                               |     0.005 |
|               gen_axilite.gen_b2s_conv.axilite_b2s                                             |     0.005 |
|                 RD.ar_channel_0                                                                |    <0.001 |
|                   ar_cmd_fsm_0                                                                 |    <0.001 |
|                   cmd_translator_0                                                             |    <0.001 |
|                     incr_cmd_0                                                                 |    <0.001 |
|                     wrap_cmd_0                                                                 |    <0.001 |
|                 RD.r_channel_0                                                                 |    <0.001 |
|                   rd_data_fifo_0                                                               |    <0.001 |
|                   transaction_fifo_0                                                           |    <0.001 |
|                 SI_REG                                                                         |     0.002 |
|                   ar.ar_pipe                                                                   |    <0.001 |
|                   aw.aw_pipe                                                                   |    <0.001 |
|                   b.b_pipe                                                                     |    <0.001 |
|                   r.r_pipe                                                                     |    <0.001 |
|                 WR.aw_channel_0                                                                |     0.001 |
|                   aw_cmd_fsm_0                                                                 |    <0.001 |
|                   cmd_translator_0                                                             |    <0.001 |
|                     incr_cmd_0                                                                 |    <0.001 |
|                     wrap_cmd_0                                                                 |    <0.001 |
|                 WR.b_channel_0                                                                 |    <0.001 |
|                   bid_fifo_0                                                                   |    <0.001 |
|                   bresp_fifo_0                                                                 |    <0.001 |
|         m01_couplers                                                                           |     0.008 |
|           auto_cc                                                                              |     0.005 |
|             inst                                                                               |     0.005 |
|               gen_clock_conv.gen_async_conv.asyncfifo_axi                                      |     0.005 |
|                 inst_fifo_gen                                                                  |     0.005 |
|                   gaxi_full_lite.gread_ch.grach2.axi_rach                                      |    <0.001 |
|                     grf.rf                                                                     |    <0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                                               |    <0.001 |
|                         rd_pntr_cdc_inst                                                       |    <0.001 |
|                         wr_pntr_cdc_inst                                                       |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                                 |    <0.001 |
|                         gr1.gr1_int.rfwft                                                      |    <0.001 |
|                         gras.rsts                                                              |    <0.001 |
|                         rpntr                                                                  |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                                 |    <0.001 |
|                         gwas.wsts                                                              |    <0.001 |
|                         wpntr                                                                  |    <0.001 |
|                       gntv_or_sync_fifo.mem                                                    |    <0.001 |
|                         gdm.dm_gen.dm                                                          |    <0.001 |
|                           RAM_reg_0_15_12_17                                                   |    <0.001 |
|                           RAM_reg_0_15_18_23                                                   |    <0.001 |
|                           RAM_reg_0_15_24_29                                                   |    <0.001 |
|                           RAM_reg_0_15_30_35                                                   |    <0.001 |
|                           RAM_reg_0_15_36_41                                                   |    <0.001 |
|                           RAM_reg_0_15_42_47                                                   |    <0.001 |
|                           RAM_reg_0_15_48_53                                                   |    <0.001 |
|                           RAM_reg_0_15_54_56                                                   |    <0.001 |
|                       rstblk                                                                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst            |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                    |    <0.001 |
|                   gaxi_full_lite.gread_ch.grdch2.axi_rdch                                      |     0.001 |
|                     grf.rf                                                                     |     0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                                               |    <0.001 |
|                         rd_pntr_cdc_inst                                                       |    <0.001 |
|                         wr_pntr_cdc_inst                                                       |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                                 |    <0.001 |
|                         gr1.gr1_int.rfwft                                                      |    <0.001 |
|                         gras.rsts                                                              |    <0.001 |
|                         rpntr                                                                  |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                                 |    <0.001 |
|                         gwas.wsts                                                              |    <0.001 |
|                         wpntr                                                                  |    <0.001 |
|                       gntv_or_sync_fifo.mem                                                    |    <0.001 |
|                         gdm.dm_gen.dm                                                          |    <0.001 |
|                           RAM_reg_0_15_0_5                                                     |    <0.001 |
|                           RAM_reg_0_15_12_17                                                   |    <0.001 |
|                           RAM_reg_0_15_18_23                                                   |    <0.001 |
|                           RAM_reg_0_15_24_29                                                   |    <0.001 |
|                           RAM_reg_0_15_30_35                                                   |    <0.001 |
|                           RAM_reg_0_15_36_41                                                   |    <0.001 |
|                           RAM_reg_0_15_42_46                                                   |    <0.001 |
|                           RAM_reg_0_15_6_11                                                    |    <0.001 |
|                       rstblk                                                                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst            |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                    |    <0.001 |
|                   gaxi_full_lite.gwrite_ch.gwach2.axi_wach                                     |    <0.001 |
|                     grf.rf                                                                     |    <0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                                               |    <0.001 |
|                         rd_pntr_cdc_inst                                                       |    <0.001 |
|                         wr_pntr_cdc_inst                                                       |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                                 |    <0.001 |
|                         gr1.gr1_int.rfwft                                                      |    <0.001 |
|                         gras.rsts                                                              |    <0.001 |
|                         rpntr                                                                  |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                                 |    <0.001 |
|                         gwas.wsts                                                              |    <0.001 |
|                         wpntr                                                                  |    <0.001 |
|                       gntv_or_sync_fifo.mem                                                    |    <0.001 |
|                         gdm.dm_gen.dm                                                          |    <0.001 |
|                           RAM_reg_0_15_12_17                                                   |    <0.001 |
|                           RAM_reg_0_15_18_23                                                   |    <0.001 |
|                           RAM_reg_0_15_24_29                                                   |    <0.001 |
|                           RAM_reg_0_15_30_35                                                   |    <0.001 |
|                           RAM_reg_0_15_36_41                                                   |    <0.001 |
|                           RAM_reg_0_15_42_47                                                   |    <0.001 |
|                           RAM_reg_0_15_48_53                                                   |    <0.001 |
|                           RAM_reg_0_15_54_56                                                   |    <0.001 |
|                       rstblk                                                                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst            |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                    |    <0.001 |
|                   gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch                                     |    <0.001 |
|                     grf.rf                                                                     |    <0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                                               |    <0.001 |
|                         rd_pntr_cdc_inst                                                       |    <0.001 |
|                         wr_pntr_cdc_inst                                                       |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                                 |    <0.001 |
|                         gr1.gr1_int.rfwft                                                      |    <0.001 |
|                         gras.rsts                                                              |    <0.001 |
|                         rpntr                                                                  |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                                 |    <0.001 |
|                         gwas.wsts                                                              |    <0.001 |
|                         wpntr                                                                  |    <0.001 |
|                       gntv_or_sync_fifo.mem                                                    |    <0.001 |
|                         gdm.dm_gen.dm                                                          |    <0.001 |
|                           RAM_reg_0_15_0_5                                                     |    <0.001 |
|                       rstblk                                                                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst            |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                    |    <0.001 |
|                   gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch                                     |    <0.001 |
|                     grf.rf                                                                     |    <0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                                               |    <0.001 |
|                         rd_pntr_cdc_inst                                                       |    <0.001 |
|                         wr_pntr_cdc_inst                                                       |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                                 |    <0.001 |
|                         gr1.gr1_int.rfwft                                                      |    <0.001 |
|                         gras.rsts                                                              |    <0.001 |
|                         rpntr                                                                  |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                                 |    <0.001 |
|                         gwas.wsts                                                              |    <0.001 |
|                         wpntr                                                                  |    <0.001 |
|                       gntv_or_sync_fifo.mem                                                    |    <0.001 |
|                         gdm.dm_gen.dm                                                          |    <0.001 |
|                           RAM_reg_0_15_0_5                                                     |    <0.001 |
|                           RAM_reg_0_15_12_13                                                   |    <0.001 |
|                           RAM_reg_0_15_6_11                                                    |    <0.001 |
|                       rstblk                                                                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst            |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                    |    <0.001 |
|           auto_pc                                                                              |     0.004 |
|             inst                                                                               |     0.004 |
|               gen_axilite.gen_b2s_conv.axilite_b2s                                             |     0.004 |
|                 RD.ar_channel_0                                                                |    <0.001 |
|                   ar_cmd_fsm_0                                                                 |    <0.001 |
|                   cmd_translator_0                                                             |    <0.001 |
|                     incr_cmd_0                                                                 |    <0.001 |
|                     wrap_cmd_0                                                                 |    <0.001 |
|                 RD.r_channel_0                                                                 |    <0.001 |
|                   rd_data_fifo_0                                                               |    <0.001 |
|                   transaction_fifo_0                                                           |    <0.001 |
|                 SI_REG                                                                         |    <0.001 |
|                   ar.ar_pipe                                                                   |    <0.001 |
|                   aw.aw_pipe                                                                   |    <0.001 |
|                   b.b_pipe                                                                     |    <0.001 |
|                   r.r_pipe                                                                     |    <0.001 |
|                 WR.aw_channel_0                                                                |    <0.001 |
|                   aw_cmd_fsm_0                                                                 |    <0.001 |
|                   cmd_translator_0                                                             |    <0.001 |
|                     incr_cmd_0                                                                 |    <0.001 |
|                     wrap_cmd_0                                                                 |    <0.001 |
|                 WR.b_channel_0                                                                 |    <0.001 |
|                   bid_fifo_0                                                                   |    <0.001 |
|                   bresp_fifo_0                                                                 |    <0.001 |
|           m01_regslice                                                                         |    <0.001 |
|             inst                                                                               |    <0.001 |
|               ar.ar_pipe                                                                       |    <0.001 |
|               aw.aw_pipe                                                                       |    <0.001 |
|               b.b_pipe                                                                         |    <0.001 |
|               r.r_pipe                                                                         |    <0.001 |
|               w.w_pipe                                                                         |    <0.001 |
|         m05_couplers                                                                           |     0.004 |
|           auto_pc                                                                              |     0.004 |
|             inst                                                                               |     0.004 |
|               gen_axilite.gen_b2s_conv.axilite_b2s                                             |     0.004 |
|                 RD.ar_channel_0                                                                |    <0.001 |
|                   ar_cmd_fsm_0                                                                 |    <0.001 |
|                   cmd_translator_0                                                             |    <0.001 |
|                     incr_cmd_0                                                                 |    <0.001 |
|                     wrap_cmd_0                                                                 |    <0.001 |
|                 RD.r_channel_0                                                                 |    <0.001 |
|                   rd_data_fifo_0                                                               |    <0.001 |
|                   transaction_fifo_0                                                           |    <0.001 |
|                 SI_REG                                                                         |     0.002 |
|                   ar.ar_pipe                                                                   |    <0.001 |
|                   aw.aw_pipe                                                                   |    <0.001 |
|                   b.b_pipe                                                                     |    <0.001 |
|                   r.r_pipe                                                                     |    <0.001 |
|                 WR.aw_channel_0                                                                |    <0.001 |
|                   aw_cmd_fsm_0                                                                 |    <0.001 |
|                   cmd_translator_0                                                             |    <0.001 |
|                     incr_cmd_0                                                                 |    <0.001 |
|                     wrap_cmd_0                                                                 |    <0.001 |
|                 WR.b_channel_0                                                                 |    <0.001 |
|                   bid_fifo_0                                                                   |    <0.001 |
|                   bresp_fifo_0                                                                 |    <0.001 |
|         m06_couplers                                                                           |     0.004 |
|           auto_pc                                                                              |     0.004 |
|             inst                                                                               |     0.004 |
|               gen_axilite.gen_b2s_conv.axilite_b2s                                             |     0.004 |
|                 RD.ar_channel_0                                                                |    <0.001 |
|                   ar_cmd_fsm_0                                                                 |    <0.001 |
|                   cmd_translator_0                                                             |    <0.001 |
|                     incr_cmd_0                                                                 |    <0.001 |
|                     wrap_cmd_0                                                                 |    <0.001 |
|                 RD.r_channel_0                                                                 |    <0.001 |
|                   rd_data_fifo_0                                                               |    <0.001 |
|                   transaction_fifo_0                                                           |    <0.001 |
|                 SI_REG                                                                         |     0.001 |
|                   ar.ar_pipe                                                                   |    <0.001 |
|                   aw.aw_pipe                                                                   |    <0.001 |
|                   b.b_pipe                                                                     |    <0.001 |
|                   r.r_pipe                                                                     |    <0.001 |
|                 WR.aw_channel_0                                                                |    <0.001 |
|                   aw_cmd_fsm_0                                                                 |    <0.001 |
|                   cmd_translator_0                                                             |    <0.001 |
|                     incr_cmd_0                                                                 |    <0.001 |
|                     wrap_cmd_0                                                                 |    <0.001 |
|                 WR.b_channel_0                                                                 |    <0.001 |
|                   bid_fifo_0                                                                   |    <0.001 |
|                   bresp_fifo_0                                                                 |    <0.001 |
|         m07_couplers                                                                           |     0.004 |
|           auto_pc                                                                              |     0.004 |
|             inst                                                                               |     0.004 |
|               gen_axilite.gen_b2s_conv.axilite_b2s                                             |     0.004 |
|                 RD.ar_channel_0                                                                |    <0.001 |
|                   ar_cmd_fsm_0                                                                 |    <0.001 |
|                   cmd_translator_0                                                             |    <0.001 |
|                     incr_cmd_0                                                                 |    <0.001 |
|                     wrap_cmd_0                                                                 |    <0.001 |
|                 RD.r_channel_0                                                                 |    <0.001 |
|                   rd_data_fifo_0                                                               |    <0.001 |
|                   transaction_fifo_0                                                           |    <0.001 |
|                 SI_REG                                                                         |     0.002 |
|                   ar.ar_pipe                                                                   |    <0.001 |
|                   aw.aw_pipe                                                                   |    <0.001 |
|                   b.b_pipe                                                                     |    <0.001 |
|                   r.r_pipe                                                                     |    <0.001 |
|                 WR.aw_channel_0                                                                |    <0.001 |
|                   aw_cmd_fsm_0                                                                 |    <0.001 |
|                   cmd_translator_0                                                             |    <0.001 |
|                     incr_cmd_0                                                                 |    <0.001 |
|                     wrap_cmd_0                                                                 |    <0.001 |
|                 WR.b_channel_0                                                                 |    <0.001 |
|                   bid_fifo_0                                                                   |    <0.001 |
|                   bresp_fifo_0                                                                 |    <0.001 |
|         m08_couplers                                                                           |     0.004 |
|           auto_pc                                                                              |     0.004 |
|             inst                                                                               |     0.004 |
|               gen_axilite.gen_b2s_conv.axilite_b2s                                             |     0.004 |
|                 RD.ar_channel_0                                                                |    <0.001 |
|                   ar_cmd_fsm_0                                                                 |    <0.001 |
|                   cmd_translator_0                                                             |    <0.001 |
|                     incr_cmd_0                                                                 |    <0.001 |
|                     wrap_cmd_0                                                                 |    <0.001 |
|                 RD.r_channel_0                                                                 |    <0.001 |
|                   rd_data_fifo_0                                                               |    <0.001 |
|                   transaction_fifo_0                                                           |    <0.001 |
|                 SI_REG                                                                         |     0.001 |
|                   ar.ar_pipe                                                                   |    <0.001 |
|                   aw.aw_pipe                                                                   |    <0.001 |
|                   b.b_pipe                                                                     |    <0.001 |
|                   r.r_pipe                                                                     |    <0.001 |
|                 WR.aw_channel_0                                                                |    <0.001 |
|                   aw_cmd_fsm_0                                                                 |    <0.001 |
|                   cmd_translator_0                                                             |    <0.001 |
|                     incr_cmd_0                                                                 |    <0.001 |
|                     wrap_cmd_0                                                                 |    <0.001 |
|                 WR.b_channel_0                                                                 |    <0.001 |
|                   bid_fifo_0                                                                   |    <0.001 |
|                   bresp_fifo_0                                                                 |    <0.001 |
|         m09_couplers                                                                           |     0.004 |
|           auto_pc                                                                              |     0.004 |
|             inst                                                                               |     0.004 |
|               gen_axilite.gen_b2s_conv.axilite_b2s                                             |     0.004 |
|                 RD.ar_channel_0                                                                |    <0.001 |
|                   ar_cmd_fsm_0                                                                 |    <0.001 |
|                   cmd_translator_0                                                             |    <0.001 |
|                     incr_cmd_0                                                                 |    <0.001 |
|                     wrap_cmd_0                                                                 |    <0.001 |
|                 RD.r_channel_0                                                                 |    <0.001 |
|                   rd_data_fifo_0                                                               |    <0.001 |
|                   transaction_fifo_0                                                           |    <0.001 |
|                 SI_REG                                                                         |     0.002 |
|                   ar.ar_pipe                                                                   |    <0.001 |
|                   aw.aw_pipe                                                                   |    <0.001 |
|                   b.b_pipe                                                                     |    <0.001 |
|                   r.r_pipe                                                                     |    <0.001 |
|                 WR.aw_channel_0                                                                |    <0.001 |
|                   aw_cmd_fsm_0                                                                 |    <0.001 |
|                   cmd_translator_0                                                             |    <0.001 |
|                     incr_cmd_0                                                                 |    <0.001 |
|                     wrap_cmd_0                                                                 |    <0.001 |
|                 WR.b_channel_0                                                                 |    <0.001 |
|                   bid_fifo_0                                                                   |    <0.001 |
|                   bresp_fifo_0                                                                 |    <0.001 |
|         s00_couplers                                                                           |     0.000 |
|           auto_pc                                                                              |     0.000 |
|         xbar                                                                                   |     0.009 |
|           inst                                                                                 |     0.009 |
|             gen_samd.crossbar_samd                                                             |     0.009 |
|               addr_arbiter_ar                                                                  |    <0.001 |
|               addr_arbiter_aw                                                                  |    <0.001 |
|               gen_decerr_slave.decerr_slave_inst                                               |    <0.001 |
|               gen_master_slots[0].reg_slice_mi                                                 |    <0.001 |
|                 b.b_pipe                                                                       |    <0.001 |
|                 r.r_pipe                                                                       |    <0.001 |
|               gen_master_slots[10].reg_slice_mi                                                |    <0.001 |
|                 b.b_pipe                                                                       |    <0.001 |
|                 r.r_pipe                                                                       |    <0.001 |
|               gen_master_slots[1].reg_slice_mi                                                 |    <0.001 |
|                 b.b_pipe                                                                       |    <0.001 |
|                 r.r_pipe                                                                       |    <0.001 |
|               gen_master_slots[2].reg_slice_mi                                                 |    <0.001 |
|                 b.b_pipe                                                                       |    <0.001 |
|                 r.r_pipe                                                                       |    <0.001 |
|               gen_master_slots[3].reg_slice_mi                                                 |    <0.001 |
|                 b.b_pipe                                                                       |    <0.001 |
|                 r.r_pipe                                                                       |    <0.001 |
|               gen_master_slots[4].reg_slice_mi                                                 |    <0.001 |
|                 b.b_pipe                                                                       |    <0.001 |
|                 r.r_pipe                                                                       |    <0.001 |
|               gen_master_slots[5].reg_slice_mi                                                 |    <0.001 |
|                 b.b_pipe                                                                       |    <0.001 |
|                 r.r_pipe                                                                       |    <0.001 |
|               gen_master_slots[6].reg_slice_mi                                                 |    <0.001 |
|                 b.b_pipe                                                                       |    <0.001 |
|                 r.r_pipe                                                                       |    <0.001 |
|               gen_master_slots[7].reg_slice_mi                                                 |    <0.001 |
|                 b.b_pipe                                                                       |    <0.001 |
|                 r.r_pipe                                                                       |    <0.001 |
|               gen_master_slots[8].reg_slice_mi                                                 |    <0.001 |
|                 b.b_pipe                                                                       |    <0.001 |
|                 r.r_pipe                                                                       |    <0.001 |
|               gen_master_slots[9].reg_slice_mi                                                 |    <0.001 |
|                 b.b_pipe                                                                       |    <0.001 |
|                 r.r_pipe                                                                       |    <0.001 |
|               gen_slave_slots[0].gen_si_read.si_transactor_ar                                  |     0.002 |
|                 gen_multi_thread.arbiter_resp_inst                                             |    <0.001 |
|                 gen_multi_thread.mux_resp_multi_thread                                         |    <0.001 |
|               gen_slave_slots[0].gen_si_write.si_transactor_aw                                 |     0.002 |
|                 gen_multi_thread.arbiter_resp_inst                                             |    <0.001 |
|                 gen_multi_thread.mux_resp_multi_thread                                         |    <0.001 |
|               gen_slave_slots[0].gen_si_write.splitter_aw_si                                   |    <0.001 |
|               gen_slave_slots[0].gen_si_write.wdata_router_w                                   |    <0.001 |
|                 wrouter_aw_fifo                                                                |    <0.001 |
|                   gen_srls[0].gen_rep[0].srl_nx1                                               |    <0.001 |
|                   gen_srls[0].gen_rep[1].srl_nx1                                               |    <0.001 |
|                   gen_srls[0].gen_rep[2].srl_nx1                                               |    <0.001 |
|                   gen_srls[0].gen_rep[3].srl_nx1                                               |    <0.001 |
|                   gen_srls[0].gen_rep[4].srl_nx1                                               |    <0.001 |
|               splitter_aw_mi                                                                   |    <0.001 |
|       axi_hp1_interconnect                                                                     |     0.000 |
|       axi_hp2_interconnect                                                                     |     0.000 |
|       axi_iic_main                                                                             |     0.002 |
|         U0                                                                                     |     0.002 |
|           X_IIC                                                                                |     0.002 |
|             DYN_MASTER_I                                                                       |    <0.001 |
|             FILTER_I                                                                           |    <0.001 |
|               SCL_DEBOUNCE                                                                     |    <0.001 |
|                 INPUT_DOUBLE_REGS                                                              |    <0.001 |
|               SDA_DEBOUNCE                                                                     |    <0.001 |
|                 INPUT_DOUBLE_REGS                                                              |    <0.001 |
|             IIC_CONTROL_I                                                                      |    <0.001 |
|               BITCNT                                                                           |    <0.001 |
|               CLKCNT                                                                           |    <0.001 |
|               I2CDATA_REG                                                                      |    <0.001 |
|               I2CHEADER_REG                                                                    |    <0.001 |
|               SETUP_CNT                                                                        |    <0.001 |
|             READ_FIFO_I                                                                        |    <0.001 |
|             REG_INTERFACE_I                                                                    |    <0.001 |
|             WRITE_FIFO_CTRL_I                                                                  |    <0.001 |
|             WRITE_FIFO_I                                                                       |    <0.001 |
|             X_AXI_IPIF_SSP1                                                                    |    <0.001 |
|               AXI_LITE_IPIF_I                                                                  |    <0.001 |
|                 I_SLAVE_ATTACHMENT                                                             |    <0.001 |
|                   I_DECODER                                                                    |    <0.001 |
|               X_INTERRUPT_CONTROL                                                              |    <0.001 |
|               X_SOFT_RESET                                                                     |    <0.001 |
|       bypass_rx                                                                                |    <0.001 |
|         inst                                                                                   |    <0.001 |
|           u_util_mw_bypass_user_logic_axi_lite_inst                                            |    <0.001 |
|             u_util_mw_bypass_user_logic_addr_decoder_inst                                      |    <0.001 |
|             u_util_mw_bypass_user_logic_axi_lite_module_inst                                   |    <0.001 |
|           u_util_mw_bypass_user_logic_dut_inst                                                 |    <0.001 |
|             u_util_mw_bypass_user_logic_src_util_mw_bypass_user_logic                          |    <0.001 |
|       bypass_tx                                                                                |    <0.001 |
|         inst                                                                                   |    <0.001 |
|           u_util_mw_bypass_user_logic_axi_lite_inst                                            |    <0.001 |
|             u_util_mw_bypass_user_logic_addr_decoder_inst                                      |    <0.001 |
|             u_util_mw_bypass_user_logic_axi_lite_module_inst                                   |    <0.001 |
|           u_util_mw_bypass_user_logic_dut_inst                                                 |    <0.001 |
|             u_util_mw_bypass_user_logic_src_util_mw_bypass_user_logic                          |    <0.001 |
|       const_intr_concat_gnd                                                                    |     0.000 |
|       dac_latch                                                                                |    <0.001 |
|         inst                                                                                   |    <0.001 |
|       gpio_mux_0                                                                               |     0.000 |
|       led_driver                                                                               |     0.002 |
|         U0                                                                                     |     0.002 |
|       sys_concat_intc                                                                          |     0.000 |
|       sys_ps7                                                                                  |     1.583 |
|         inst                                                                                   |     1.583 |
|       sys_rstgen                                                                               |    <0.001 |
|         U0                                                                                     |    <0.001 |
|           EXT_LPF                                                                              |    <0.001 |
|             ACTIVE_LOW_AUX.ACT_LO_AUX                                                          |    <0.001 |
|             ACTIVE_LOW_EXT.ACT_LO_EXT                                                          |    <0.001 |
|           SEQ                                                                                  |    <0.001 |
|             SEQ_COUNTER                                                                        |    <0.001 |
|       util_ad9361_adc_fifo                                                                     |     0.003 |
|         inst                                                                                   |     0.003 |
|           i_mem                                                                                |     0.002 |
|       util_ad9361_adc_pack                                                                     |     0.008 |
|         inst                                                                                   |     0.008 |
|           g_dsf[0].i_dsf                                                                       |     0.002 |
|           g_dsf[1].i_dsf                                                                       |     0.001 |
|           g_dsf[2].i_dsf                                                                       |     0.002 |
|           g_dsf[3].i_dsf                                                                       |    <0.001 |
|           g_mux[0].i_mux                                                                       |    <0.001 |
|       util_ad9361_dac_upack                                                                    |     0.003 |
|         inst                                                                                   |     0.003 |
|           g_dmx[0].i_dmx                                                                       |     0.001 |
|           g_dsf[0].i_dsf                                                                       |    <0.001 |
|           g_dsf[1].i_dsf                                                                       |    <0.001 |
|           g_dsf[2].i_dsf                                                                       |    <0.001 |
|           g_dsf[3].i_dsf                                                                       |    <0.001 |
|       util_ad9361_divclk                                                                       |    <0.001 |
|         inst                                                                                   |    <0.001 |
|       util_ad9361_divclk_reset                                                                 |    <0.001 |
|         U0                                                                                     |    <0.001 |
|           EXT_LPF                                                                              |    <0.001 |
|             ACTIVE_LOW_AUX.ACT_LO_AUX                                                          |    <0.001 |
|             ACTIVE_LOW_EXT.ACT_LO_EXT                                                          |    <0.001 |
|           SEQ                                                                                  |    <0.001 |
|             SEQ_COUNTER                                                                        |    <0.001 |
|       util_ad9361_divclk_sel                                                                   |    <0.001 |
|       util_ad9361_divclk_sel_concat                                                            |     0.000 |
|       util_ad9361_tdd_sync                                                                     |    <0.001 |
|         inst                                                                                   |    <0.001 |
|           i_tdd_sync                                                                           |    <0.001 |
|       util_mw_clkconstr                                                                        |     0.000 |
|         inst                                                                                   |     0.000 |
|       xlconcat_0                                                                               |     0.000 |
|   tdd_sync_IOBUF_inst                                                                          |    <0.001 |
|   u_ila_0                                                                                      |     0.071 |
|     inst                                                                                       |     0.071 |
|       ila_core_inst                                                                            |     0.071 |
|         ADV_TRIG.u_adv_trig                                                                    |    <0.001 |
|           fsm_mem_data_reg_r1_0_63_0_2                                                         |    <0.001 |
|           fsm_mem_data_reg_r1_0_63_12_14                                                       |    <0.001 |
|           fsm_mem_data_reg_r1_0_63_15_17                                                       |    <0.001 |
|           fsm_mem_data_reg_r1_0_63_18_20                                                       |    <0.001 |
|           fsm_mem_data_reg_r1_0_63_21_23                                                       |    <0.001 |
|           fsm_mem_data_reg_r1_0_63_3_5                                                         |    <0.001 |
|           fsm_mem_data_reg_r1_0_63_6_8                                                         |    <0.001 |
|           fsm_mem_data_reg_r1_0_63_9_11                                                        |    <0.001 |
|           fsm_mem_data_reg_r1_64_127_0_2                                                       |    <0.001 |
|           fsm_mem_data_reg_r1_64_127_12_14                                                     |    <0.001 |
|           fsm_mem_data_reg_r1_64_127_15_17                                                     |    <0.001 |
|           fsm_mem_data_reg_r1_64_127_18_20                                                     |    <0.001 |
|           fsm_mem_data_reg_r1_64_127_21_23                                                     |    <0.001 |
|           fsm_mem_data_reg_r1_64_127_3_5                                                       |    <0.001 |
|           fsm_mem_data_reg_r1_64_127_6_8                                                       |    <0.001 |
|           fsm_mem_data_reg_r1_64_127_9_11                                                      |    <0.001 |
|           fsm_mem_data_reg_r2_0_63_0_2                                                         |    <0.001 |
|           fsm_mem_data_reg_r2_0_63_12_14                                                       |    <0.001 |
|           fsm_mem_data_reg_r2_0_63_15_17                                                       |    <0.001 |
|           fsm_mem_data_reg_r2_0_63_18_20                                                       |    <0.001 |
|           fsm_mem_data_reg_r2_0_63_21_23                                                       |    <0.001 |
|           fsm_mem_data_reg_r2_0_63_3_5                                                         |    <0.001 |
|           fsm_mem_data_reg_r2_0_63_6_8                                                         |    <0.001 |
|           fsm_mem_data_reg_r2_0_63_9_11                                                        |    <0.001 |
|           fsm_mem_data_reg_r2_64_127_0_2                                                       |    <0.001 |
|           fsm_mem_data_reg_r2_64_127_12_14                                                     |    <0.001 |
|           fsm_mem_data_reg_r2_64_127_15_17                                                     |    <0.001 |
|           fsm_mem_data_reg_r2_64_127_18_20                                                     |    <0.001 |
|           fsm_mem_data_reg_r2_64_127_21_23                                                     |    <0.001 |
|           fsm_mem_data_reg_r2_64_127_3_5                                                       |    <0.001 |
|           fsm_mem_data_reg_r2_64_127_6_8                                                       |    <0.001 |
|           fsm_mem_data_reg_r2_64_127_9_11                                                      |    <0.001 |
|         ADV_TRIG_MEM_READ.u_fsm_memory_read_inst                                               |    <0.001 |
|         COUNTER.u_count                                                                        |    <0.001 |
|           G_COUNTER[0].U_COUNTER                                                               |    <0.001 |
|           G_COUNTER[1].U_COUNTER                                                               |    <0.001 |
|           G_COUNTER[2].U_COUNTER                                                               |    <0.001 |
|           G_COUNTER[3].U_COUNTER                                                               |    <0.001 |
|         ila_trace_memory_inst                                                                  |     0.023 |
|           SUBCORE_RAM_BLK_MEM_1.trace_block_memory                                             |     0.023 |
|             inst_blk_mem_gen                                                                   |     0.023 |
|               gnbram.gnativebmg.native_blk_mem_gen                                             |     0.023 |
|                 valid.cstr                                                                     |     0.023 |
|                   bindec_a.bindec_inst_a                                                       |    <0.001 |
|                   has_mux_b.B                                                                  |    <0.001 |
|                   ramloop[0].ram.r                                                             |    <0.001 |
|                     prim_noinit.ram                                                            |    <0.001 |
|                   ramloop[100].ram.r                                                           |    <0.001 |
|                     prim_noinit.ram                                                            |    <0.001 |
|                   ramloop[101].ram.r                                                           |    <0.001 |
|                     prim_noinit.ram                                                            |    <0.001 |
|                   ramloop[102].ram.r                                                           |    <0.001 |
|                     prim_noinit.ram                                                            |    <0.001 |
|                   ramloop[103].ram.r                                                           |    <0.001 |
|                     prim_noinit.ram                                                            |    <0.001 |
|                   ramloop[104].ram.r                                                           |    <0.001 |
|                     prim_noinit.ram                                                            |    <0.001 |
|                   ramloop[105].ram.r                                                           |    <0.001 |
|                     prim_noinit.ram                                                            |    <0.001 |
|                   ramloop[106].ram.r                                                           |    <0.001 |
|                     prim_noinit.ram                                                            |    <0.001 |
|                   ramloop[107].ram.r                                                           |    <0.001 |
|                     prim_noinit.ram                                                            |    <0.001 |
|                   ramloop[108].ram.r                                                           |    <0.001 |
|                     prim_noinit.ram                                                            |    <0.001 |
|                   ramloop[109].ram.r                                                           |    <0.001 |
|                     prim_noinit.ram                                                            |    <0.001 |
|                   ramloop[10].ram.r                                                            |    <0.001 |
|                     prim_noinit.ram                                                            |    <0.001 |
|                   ramloop[110].ram.r                                                           |    <0.001 |
|                     prim_noinit.ram                                                            |    <0.001 |
|                   ramloop[111].ram.r                                                           |    <0.001 |
|                     prim_noinit.ram                                                            |    <0.001 |
|                   ramloop[112].ram.r                                                           |    <0.001 |
|                     prim_noinit.ram                                                            |    <0.001 |
|                   ramloop[113].ram.r                                                           |    <0.001 |
|                     prim_noinit.ram                                                            |    <0.001 |
|                   ramloop[114].ram.r                                                           |    <0.001 |
|                     prim_noinit.ram                                                            |    <0.001 |
|                   ramloop[115].ram.r                                                           |    <0.001 |
|                     prim_noinit.ram                                                            |    <0.001 |
|                   ramloop[116].ram.r                                                           |    <0.001 |
|                     prim_noinit.ram                                                            |    <0.001 |
|                   ramloop[117].ram.r                                                           |    <0.001 |
|                     prim_noinit.ram                                                            |    <0.001 |
|                   ramloop[118].ram.r                                                           |    <0.001 |
|                     prim_noinit.ram                                                            |    <0.001 |
|                   ramloop[119].ram.r                                                           |    <0.001 |
|                     prim_noinit.ram                                                            |    <0.001 |
|                   ramloop[11].ram.r                                                            |    <0.001 |
|                     prim_noinit.ram                                                            |    <0.001 |
|                   ramloop[120].ram.r                                                           |    <0.001 |
|                     prim_noinit.ram                                                            |    <0.001 |
|                   ramloop[121].ram.r                                                           |    <0.001 |
|                     prim_noinit.ram                                                            |    <0.001 |
|                   ramloop[122].ram.r                                                           |    <0.001 |
|                     prim_noinit.ram                                                            |    <0.001 |
|                   ramloop[123].ram.r                                                           |    <0.001 |
|                     prim_noinit.ram                                                            |    <0.001 |
|                   ramloop[124].ram.r                                                           |    <0.001 |
|                     prim_noinit.ram                                                            |    <0.001 |
|                   ramloop[125].ram.r                                                           |    <0.001 |
|                     prim_noinit.ram                                                            |    <0.001 |
|                   ramloop[126].ram.r                                                           |    <0.001 |
|                     prim_noinit.ram                                                            |    <0.001 |
|                   ramloop[127].ram.r                                                           |    <0.001 |
|                     prim_noinit.ram                                                            |    <0.001 |
|                   ramloop[128].ram.r                                                           |    <0.001 |
|                     prim_noinit.ram                                                            |    <0.001 |
|                   ramloop[129].ram.r                                                           |    <0.001 |
|                     prim_noinit.ram                                                            |    <0.001 |
|                   ramloop[12].ram.r                                                            |    <0.001 |
|                     prim_noinit.ram                                                            |    <0.001 |
|                   ramloop[130].ram.r                                                           |    <0.001 |
|                     prim_noinit.ram                                                            |    <0.001 |
|                   ramloop[131].ram.r                                                           |    <0.001 |
|                     prim_noinit.ram                                                            |    <0.001 |
|                   ramloop[132].ram.r                                                           |    <0.001 |
|                     prim_noinit.ram                                                            |    <0.001 |
|                   ramloop[133].ram.r                                                           |    <0.001 |
|                     prim_noinit.ram                                                            |    <0.001 |
|                   ramloop[134].ram.r                                                           |    <0.001 |
|                     prim_noinit.ram                                                            |    <0.001 |
|                   ramloop[135].ram.r                                                           |    <0.001 |
|                     prim_noinit.ram                                                            |    <0.001 |
|                   ramloop[136].ram.r                                                           |    <0.001 |
|                     prim_noinit.ram                                                            |    <0.001 |
|                   ramloop[137].ram.r                                                           |    <0.001 |
|                     prim_noinit.ram                                                            |    <0.001 |
|                   ramloop[138].ram.r                                                           |    <0.001 |
|                     prim_noinit.ram                                                            |    <0.001 |
|                   ramloop[139].ram.r                                                           |    <0.001 |
|                     prim_noinit.ram                                                            |    <0.001 |
|                   ramloop[13].ram.r                                                            |    <0.001 |
|                     prim_noinit.ram                                                            |    <0.001 |
|                   ramloop[140].ram.r                                                           |    <0.001 |
|                     prim_noinit.ram                                                            |    <0.001 |
|                   ramloop[141].ram.r                                                           |    <0.001 |
|                     prim_noinit.ram                                                            |    <0.001 |
|                   ramloop[142].ram.r                                                           |    <0.001 |
|                     prim_noinit.ram                                                            |    <0.001 |
|                   ramloop[143].ram.r                                                           |    <0.001 |
|                     prim_noinit.ram                                                            |    <0.001 |
|                   ramloop[14].ram.r                                                            |    <0.001 |
|                     prim_noinit.ram                                                            |    <0.001 |
|                   ramloop[15].ram.r                                                            |    <0.001 |
|                     prim_noinit.ram                                                            |    <0.001 |
|                   ramloop[16].ram.r                                                            |    <0.001 |
|                     prim_noinit.ram                                                            |    <0.001 |
|                   ramloop[17].ram.r                                                            |    <0.001 |
|                     prim_noinit.ram                                                            |    <0.001 |
|                   ramloop[18].ram.r                                                            |    <0.001 |
|                     prim_noinit.ram                                                            |    <0.001 |
|                   ramloop[19].ram.r                                                            |    <0.001 |
|                     prim_noinit.ram                                                            |    <0.001 |
|                   ramloop[1].ram.r                                                             |    <0.001 |
|                     prim_noinit.ram                                                            |    <0.001 |
|                   ramloop[20].ram.r                                                            |    <0.001 |
|                     prim_noinit.ram                                                            |    <0.001 |
|                   ramloop[21].ram.r                                                            |    <0.001 |
|                     prim_noinit.ram                                                            |    <0.001 |
|                   ramloop[22].ram.r                                                            |    <0.001 |
|                     prim_noinit.ram                                                            |    <0.001 |
|                   ramloop[23].ram.r                                                            |    <0.001 |
|                     prim_noinit.ram                                                            |    <0.001 |
|                   ramloop[24].ram.r                                                            |    <0.001 |
|                     prim_noinit.ram                                                            |    <0.001 |
|                   ramloop[25].ram.r                                                            |    <0.001 |
|                     prim_noinit.ram                                                            |    <0.001 |
|                   ramloop[26].ram.r                                                            |    <0.001 |
|                     prim_noinit.ram                                                            |    <0.001 |
|                   ramloop[27].ram.r                                                            |    <0.001 |
|                     prim_noinit.ram                                                            |    <0.001 |
|                   ramloop[28].ram.r                                                            |    <0.001 |
|                     prim_noinit.ram                                                            |    <0.001 |
|                   ramloop[29].ram.r                                                            |    <0.001 |
|                     prim_noinit.ram                                                            |    <0.001 |
|                   ramloop[2].ram.r                                                             |    <0.001 |
|                     prim_noinit.ram                                                            |    <0.001 |
|                   ramloop[30].ram.r                                                            |    <0.001 |
|                     prim_noinit.ram                                                            |    <0.001 |
|                   ramloop[31].ram.r                                                            |    <0.001 |
|                     prim_noinit.ram                                                            |    <0.001 |
|                   ramloop[32].ram.r                                                            |    <0.001 |
|                     prim_noinit.ram                                                            |    <0.001 |
|                   ramloop[33].ram.r                                                            |    <0.001 |
|                     prim_noinit.ram                                                            |    <0.001 |
|                   ramloop[34].ram.r                                                            |    <0.001 |
|                     prim_noinit.ram                                                            |    <0.001 |
|                   ramloop[35].ram.r                                                            |    <0.001 |
|                     prim_noinit.ram                                                            |    <0.001 |
|                   ramloop[36].ram.r                                                            |    <0.001 |
|                     prim_noinit.ram                                                            |    <0.001 |
|                   ramloop[37].ram.r                                                            |    <0.001 |
|                     prim_noinit.ram                                                            |    <0.001 |
|                   ramloop[38].ram.r                                                            |    <0.001 |
|                     prim_noinit.ram                                                            |    <0.001 |
|                   ramloop[39].ram.r                                                            |    <0.001 |
|                     prim_noinit.ram                                                            |    <0.001 |
|                   ramloop[3].ram.r                                                             |    <0.001 |
|                     prim_noinit.ram                                                            |    <0.001 |
|                   ramloop[40].ram.r                                                            |    <0.001 |
|                     prim_noinit.ram                                                            |    <0.001 |
|                   ramloop[41].ram.r                                                            |    <0.001 |
|                     prim_noinit.ram                                                            |    <0.001 |
|                   ramloop[42].ram.r                                                            |    <0.001 |
|                     prim_noinit.ram                                                            |    <0.001 |
|                   ramloop[43].ram.r                                                            |    <0.001 |
|                     prim_noinit.ram                                                            |    <0.001 |
|                   ramloop[44].ram.r                                                            |    <0.001 |
|                     prim_noinit.ram                                                            |    <0.001 |
|                   ramloop[45].ram.r                                                            |    <0.001 |
|                     prim_noinit.ram                                                            |    <0.001 |
|                   ramloop[46].ram.r                                                            |    <0.001 |
|                     prim_noinit.ram                                                            |    <0.001 |
|                   ramloop[47].ram.r                                                            |    <0.001 |
|                     prim_noinit.ram                                                            |    <0.001 |
|                   ramloop[48].ram.r                                                            |    <0.001 |
|                     prim_noinit.ram                                                            |    <0.001 |
|                   ramloop[49].ram.r                                                            |    <0.001 |
|                     prim_noinit.ram                                                            |    <0.001 |
|                   ramloop[4].ram.r                                                             |    <0.001 |
|                     prim_noinit.ram                                                            |    <0.001 |
|                   ramloop[50].ram.r                                                            |    <0.001 |
|                     prim_noinit.ram                                                            |    <0.001 |
|                   ramloop[51].ram.r                                                            |    <0.001 |
|                     prim_noinit.ram                                                            |    <0.001 |
|                   ramloop[52].ram.r                                                            |    <0.001 |
|                     prim_noinit.ram                                                            |    <0.001 |
|                   ramloop[53].ram.r                                                            |    <0.001 |
|                     prim_noinit.ram                                                            |    <0.001 |
|                   ramloop[54].ram.r                                                            |    <0.001 |
|                     prim_noinit.ram                                                            |    <0.001 |
|                   ramloop[55].ram.r                                                            |    <0.001 |
|                     prim_noinit.ram                                                            |    <0.001 |
|                   ramloop[56].ram.r                                                            |    <0.001 |
|                     prim_noinit.ram                                                            |    <0.001 |
|                   ramloop[57].ram.r                                                            |    <0.001 |
|                     prim_noinit.ram                                                            |    <0.001 |
|                   ramloop[58].ram.r                                                            |    <0.001 |
|                     prim_noinit.ram                                                            |    <0.001 |
|                   ramloop[59].ram.r                                                            |    <0.001 |
|                     prim_noinit.ram                                                            |    <0.001 |
|                   ramloop[5].ram.r                                                             |    <0.001 |
|                     prim_noinit.ram                                                            |    <0.001 |
|                   ramloop[60].ram.r                                                            |    <0.001 |
|                     prim_noinit.ram                                                            |    <0.001 |
|                   ramloop[61].ram.r                                                            |    <0.001 |
|                     prim_noinit.ram                                                            |    <0.001 |
|                   ramloop[62].ram.r                                                            |    <0.001 |
|                     prim_noinit.ram                                                            |    <0.001 |
|                   ramloop[63].ram.r                                                            |    <0.001 |
|                     prim_noinit.ram                                                            |    <0.001 |
|                   ramloop[64].ram.r                                                            |    <0.001 |
|                     prim_noinit.ram                                                            |    <0.001 |
|                   ramloop[65].ram.r                                                            |    <0.001 |
|                     prim_noinit.ram                                                            |    <0.001 |
|                   ramloop[66].ram.r                                                            |    <0.001 |
|                     prim_noinit.ram                                                            |    <0.001 |
|                   ramloop[67].ram.r                                                            |    <0.001 |
|                     prim_noinit.ram                                                            |    <0.001 |
|                   ramloop[68].ram.r                                                            |    <0.001 |
|                     prim_noinit.ram                                                            |    <0.001 |
|                   ramloop[69].ram.r                                                            |    <0.001 |
|                     prim_noinit.ram                                                            |    <0.001 |
|                   ramloop[6].ram.r                                                             |    <0.001 |
|                     prim_noinit.ram                                                            |    <0.001 |
|                   ramloop[70].ram.r                                                            |    <0.001 |
|                     prim_noinit.ram                                                            |    <0.001 |
|                   ramloop[71].ram.r                                                            |    <0.001 |
|                     prim_noinit.ram                                                            |    <0.001 |
|                   ramloop[72].ram.r                                                            |    <0.001 |
|                     prim_noinit.ram                                                            |    <0.001 |
|                   ramloop[73].ram.r                                                            |    <0.001 |
|                     prim_noinit.ram                                                            |    <0.001 |
|                   ramloop[74].ram.r                                                            |    <0.001 |
|                     prim_noinit.ram                                                            |    <0.001 |
|                   ramloop[75].ram.r                                                            |    <0.001 |
|                     prim_noinit.ram                                                            |    <0.001 |
|                   ramloop[76].ram.r                                                            |    <0.001 |
|                     prim_noinit.ram                                                            |    <0.001 |
|                   ramloop[77].ram.r                                                            |    <0.001 |
|                     prim_noinit.ram                                                            |    <0.001 |
|                   ramloop[78].ram.r                                                            |    <0.001 |
|                     prim_noinit.ram                                                            |    <0.001 |
|                   ramloop[79].ram.r                                                            |    <0.001 |
|                     prim_noinit.ram                                                            |    <0.001 |
|                   ramloop[7].ram.r                                                             |    <0.001 |
|                     prim_noinit.ram                                                            |    <0.001 |
|                   ramloop[80].ram.r                                                            |    <0.001 |
|                     prim_noinit.ram                                                            |    <0.001 |
|                   ramloop[81].ram.r                                                            |    <0.001 |
|                     prim_noinit.ram                                                            |    <0.001 |
|                   ramloop[82].ram.r                                                            |    <0.001 |
|                     prim_noinit.ram                                                            |    <0.001 |
|                   ramloop[83].ram.r                                                            |    <0.001 |
|                     prim_noinit.ram                                                            |    <0.001 |
|                   ramloop[84].ram.r                                                            |    <0.001 |
|                     prim_noinit.ram                                                            |    <0.001 |
|                   ramloop[85].ram.r                                                            |    <0.001 |
|                     prim_noinit.ram                                                            |    <0.001 |
|                   ramloop[86].ram.r                                                            |    <0.001 |
|                     prim_noinit.ram                                                            |    <0.001 |
|                   ramloop[87].ram.r                                                            |    <0.001 |
|                     prim_noinit.ram                                                            |    <0.001 |
|                   ramloop[88].ram.r                                                            |    <0.001 |
|                     prim_noinit.ram                                                            |    <0.001 |
|                   ramloop[89].ram.r                                                            |    <0.001 |
|                     prim_noinit.ram                                                            |    <0.001 |
|                   ramloop[8].ram.r                                                             |    <0.001 |
|                     prim_noinit.ram                                                            |    <0.001 |
|                   ramloop[90].ram.r                                                            |    <0.001 |
|                     prim_noinit.ram                                                            |    <0.001 |
|                   ramloop[91].ram.r                                                            |    <0.001 |
|                     prim_noinit.ram                                                            |    <0.001 |
|                   ramloop[92].ram.r                                                            |    <0.001 |
|                     prim_noinit.ram                                                            |    <0.001 |
|                   ramloop[93].ram.r                                                            |    <0.001 |
|                     prim_noinit.ram                                                            |    <0.001 |
|                   ramloop[94].ram.r                                                            |    <0.001 |
|                     prim_noinit.ram                                                            |    <0.001 |
|                   ramloop[95].ram.r                                                            |    <0.001 |
|                     prim_noinit.ram                                                            |    <0.001 |
|                   ramloop[96].ram.r                                                            |    <0.001 |
|                     prim_noinit.ram                                                            |    <0.001 |
|                   ramloop[97].ram.r                                                            |    <0.001 |
|                     prim_noinit.ram                                                            |    <0.001 |
|                   ramloop[98].ram.r                                                            |    <0.001 |
|                     prim_noinit.ram                                                            |    <0.001 |
|                   ramloop[99].ram.r                                                            |    <0.001 |
|                     prim_noinit.ram                                                            |    <0.001 |
|                   ramloop[9].ram.r                                                             |    <0.001 |
|                     prim_noinit.ram                                                            |    <0.001 |
|         u_ila_cap_ctrl                                                                         |     0.002 |
|           U_CDONE                                                                              |    <0.001 |
|           U_NS0                                                                                |    <0.001 |
|           U_NS1                                                                                |    <0.001 |
|           u_cap_addrgen                                                                        |     0.002 |
|             U_CMPRESET                                                                         |    <0.001 |
|             u_cap_sample_counter                                                               |    <0.001 |
|               U_SCE                                                                            |    <0.001 |
|               U_SCMPCE                                                                         |    <0.001 |
|               U_SCRST                                                                          |    <0.001 |
|               u_scnt_cmp                                                                       |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |    <0.001 |
|                   DUT                                                                          |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |    <0.001 |
|                       u_srlA                                                                   |    <0.001 |
|                       u_srlB                                                                   |    <0.001 |
|                       u_srlC                                                                   |    <0.001 |
|                       u_srlD                                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                               |    <0.001 |
|                       u_srlA                                                                   |    <0.001 |
|                       u_srlB                                                                   |    <0.001 |
|                       u_srlC                                                                   |    <0.001 |
|                       u_srlD                                                                   |    <0.001 |
|             u_cap_window_counter                                                               |    <0.001 |
|               U_WCE                                                                            |    <0.001 |
|               U_WHCMPCE                                                                        |    <0.001 |
|               U_WLCMPCE                                                                        |    <0.001 |
|               u_wcnt_hcmp                                                                      |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |    <0.001 |
|                   DUT                                                                          |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |    <0.001 |
|                       u_srlA                                                                   |    <0.001 |
|                       u_srlB                                                                   |    <0.001 |
|                       u_srlC                                                                   |    <0.001 |
|                       u_srlD                                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                               |    <0.001 |
|                       u_srlA                                                                   |    <0.001 |
|                       u_srlB                                                                   |    <0.001 |
|                       u_srlC                                                                   |    <0.001 |
|                       u_srlD                                                                   |    <0.001 |
|               u_wcnt_lcmp                                                                      |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |    <0.001 |
|                   DUT                                                                          |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |    <0.001 |
|                       u_srlA                                                                   |    <0.001 |
|                       u_srlB                                                                   |    <0.001 |
|                       u_srlC                                                                   |    <0.001 |
|                       u_srlD                                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                               |    <0.001 |
|                       u_srlA                                                                   |    <0.001 |
|                       u_srlB                                                                   |    <0.001 |
|                       u_srlC                                                                   |    <0.001 |
|                       u_srlD                                                                   |    <0.001 |
|         u_ila_regs                                                                             |     0.013 |
|           ADV_TRIG_STREAM.reg_stream_ffc                                                       |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                 |    <0.001 |
|           ADV_TRIG_STREAM_READBACK.reg_stream_ffb                                              |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                               |    <0.001 |
|           CNT.CNT_SRL[0].cnt_srl_reg                                                           |    <0.001 |
|           CNT.CNT_SRL[1].cnt_srl_reg                                                           |    <0.001 |
|           CNT.CNT_SRL[2].cnt_srl_reg                                                           |    <0.001 |
|           CNT.CNT_SRL[3].cnt_srl_reg                                                           |    <0.001 |
|           MU_SRL[0].mu_srl_reg                                                                 |    <0.001 |
|           MU_SRL[10].mu_srl_reg                                                                |    <0.001 |
|           MU_SRL[11].mu_srl_reg                                                                |    <0.001 |
|           MU_SRL[12].mu_srl_reg                                                                |    <0.001 |
|           MU_SRL[13].mu_srl_reg                                                                |    <0.001 |
|           MU_SRL[14].mu_srl_reg                                                                |    <0.001 |
|           MU_SRL[15].mu_srl_reg                                                                |    <0.001 |
|           MU_SRL[16].mu_srl_reg                                                                |    <0.001 |
|           MU_SRL[17].mu_srl_reg                                                                |    <0.001 |
|           MU_SRL[18].mu_srl_reg                                                                |    <0.001 |
|           MU_SRL[19].mu_srl_reg                                                                |    <0.001 |
|           MU_SRL[1].mu_srl_reg                                                                 |    <0.001 |
|           MU_SRL[2].mu_srl_reg                                                                 |    <0.001 |
|           MU_SRL[3].mu_srl_reg                                                                 |    <0.001 |
|           MU_SRL[4].mu_srl_reg                                                                 |    <0.001 |
|           MU_SRL[5].mu_srl_reg                                                                 |    <0.001 |
|           MU_SRL[6].mu_srl_reg                                                                 |    <0.001 |
|           MU_SRL[7].mu_srl_reg                                                                 |    <0.001 |
|           MU_SRL[8].mu_srl_reg                                                                 |    <0.001 |
|           MU_SRL[9].mu_srl_reg                                                                 |    <0.001 |
|           STRG_QUAL.qual_strg_srl_reg                                                          |    <0.001 |
|           TC_SRL[0].tc_srl_reg                                                                 |    <0.001 |
|           TC_SRL[10].tc_srl_reg                                                                |    <0.001 |
|           TC_SRL[11].tc_srl_reg                                                                |    <0.001 |
|           TC_SRL[12].tc_srl_reg                                                                |    <0.001 |
|           TC_SRL[13].tc_srl_reg                                                                |    <0.001 |
|           TC_SRL[14].tc_srl_reg                                                                |    <0.001 |
|           TC_SRL[15].tc_srl_reg                                                                |    <0.001 |
|           TC_SRL[16].tc_srl_reg                                                                |    <0.001 |
|           TC_SRL[17].tc_srl_reg                                                                |    <0.001 |
|           TC_SRL[18].tc_srl_reg                                                                |    <0.001 |
|           TC_SRL[19].tc_srl_reg                                                                |    <0.001 |
|           TC_SRL[1].tc_srl_reg                                                                 |    <0.001 |
|           TC_SRL[20].tc_srl_reg                                                                |    <0.001 |
|           TC_SRL[21].tc_srl_reg                                                                |    <0.001 |
|           TC_SRL[22].tc_srl_reg                                                                |    <0.001 |
|           TC_SRL[23].tc_srl_reg                                                                |    <0.001 |
|           TC_SRL[24].tc_srl_reg                                                                |    <0.001 |
|           TC_SRL[25].tc_srl_reg                                                                |    <0.001 |
|           TC_SRL[26].tc_srl_reg                                                                |    <0.001 |
|           TC_SRL[27].tc_srl_reg                                                                |    <0.001 |
|           TC_SRL[28].tc_srl_reg                                                                |    <0.001 |
|           TC_SRL[29].tc_srl_reg                                                                |    <0.001 |
|           TC_SRL[2].tc_srl_reg                                                                 |    <0.001 |
|           TC_SRL[30].tc_srl_reg                                                                |    <0.001 |
|           TC_SRL[31].tc_srl_reg                                                                |    <0.001 |
|           TC_SRL[3].tc_srl_reg                                                                 |    <0.001 |
|           TC_SRL[4].tc_srl_reg                                                                 |    <0.001 |
|           TC_SRL[5].tc_srl_reg                                                                 |    <0.001 |
|           TC_SRL[6].tc_srl_reg                                                                 |    <0.001 |
|           TC_SRL[7].tc_srl_reg                                                                 |    <0.001 |
|           TC_SRL[8].tc_srl_reg                                                                 |    <0.001 |
|           TC_SRL[9].tc_srl_reg                                                                 |    <0.001 |
|           U_XSDB_SLAVE                                                                         |     0.001 |
|           reg_15                                                                               |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                 |    <0.001 |
|           reg_16                                                                               |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                 |    <0.001 |
|           reg_17                                                                               |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                 |    <0.001 |
|           reg_18                                                                               |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                 |    <0.001 |
|           reg_19                                                                               |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                 |    <0.001 |
|           reg_1a                                                                               |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                 |    <0.001 |
|           reg_6                                                                                |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                 |    <0.001 |
|           reg_7                                                                                |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                 |    <0.001 |
|           reg_8                                                                                |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                               |    <0.001 |
|           reg_80                                                                               |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                 |    <0.001 |
|           reg_81                                                                               |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                 |    <0.001 |
|           reg_82                                                                               |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                 |    <0.001 |
|           reg_83                                                                               |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                 |    <0.001 |
|           reg_84                                                                               |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                 |    <0.001 |
|           reg_85                                                                               |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                 |    <0.001 |
|           reg_887                                                                              |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                               |    <0.001 |
|           reg_88d                                                                              |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                               |    <0.001 |
|           reg_88f                                                                              |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                               |    <0.001 |
|           reg_890                                                                              |     0.000 |
|             I_EN_STAT_EQ1.U_STAT                                                               |     0.000 |
|           reg_892                                                                              |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                               |    <0.001 |
|           reg_9                                                                                |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                               |    <0.001 |
|           reg_srl_fff                                                                          |    <0.001 |
|           reg_stream_ffd                                                                       |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                 |    <0.001 |
|           reg_stream_ffe                                                                       |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                               |    <0.001 |
|         u_ila_reset_ctrl                                                                       |    <0.001 |
|           arm_detection_inst                                                                   |    <0.001 |
|           asyncrounous_transfer.arm_in_transfer_inst                                           |    <0.001 |
|           asyncrounous_transfer.arm_out_transfer_inst                                          |    <0.001 |
|           asyncrounous_transfer.halt_in_transfer_inst                                          |    <0.001 |
|           asyncrounous_transfer.halt_out_transfer_inst                                         |    <0.001 |
|           halt_detection_inst                                                                  |    <0.001 |
|         u_trig                                                                                 |     0.015 |
|           N_DDR_TC.N_DDR_TC_INST[0].U_TC                                                       |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |    <0.001 |
|               DUT                                                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |    <0.001 |
|                   u_srlA                                                                       |    <0.001 |
|                   u_srlB                                                                       |    <0.001 |
|                   u_srlC                                                                       |    <0.001 |
|                   u_srlD                                                                       |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                   |    <0.001 |
|                   u_srlA                                                                       |    <0.001 |
|                   u_srlB                                                                       |    <0.001 |
|                   u_srlC                                                                       |    <0.001 |
|                   u_srlD                                                                       |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                   |    <0.001 |
|                   u_srlA                                                                       |    <0.001 |
|                   u_srlB                                                                       |    <0.001 |
|                   u_srlC                                                                       |    <0.001 |
|                   u_srlD                                                                       |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[10].U_TC                                                      |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |    <0.001 |
|               DUT                                                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |    <0.001 |
|                   u_srlA                                                                       |    <0.001 |
|                   u_srlB                                                                       |    <0.001 |
|                   u_srlC                                                                       |    <0.001 |
|                   u_srlD                                                                       |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                   |    <0.001 |
|                   u_srlA                                                                       |    <0.001 |
|                   u_srlB                                                                       |    <0.001 |
|                   u_srlC                                                                       |    <0.001 |
|                   u_srlD                                                                       |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                   |    <0.001 |
|                   u_srlA                                                                       |    <0.001 |
|                   u_srlB                                                                       |    <0.001 |
|                   u_srlC                                                                       |    <0.001 |
|                   u_srlD                                                                       |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[11].U_TC                                                      |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |    <0.001 |
|               DUT                                                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |    <0.001 |
|                   u_srlA                                                                       |    <0.001 |
|                   u_srlB                                                                       |    <0.001 |
|                   u_srlC                                                                       |    <0.001 |
|                   u_srlD                                                                       |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                   |    <0.001 |
|                   u_srlA                                                                       |    <0.001 |
|                   u_srlB                                                                       |    <0.001 |
|                   u_srlC                                                                       |    <0.001 |
|                   u_srlD                                                                       |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                   |    <0.001 |
|                   u_srlA                                                                       |    <0.001 |
|                   u_srlB                                                                       |    <0.001 |
|                   u_srlC                                                                       |    <0.001 |
|                   u_srlD                                                                       |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[12].U_TC                                                      |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |    <0.001 |
|               DUT                                                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |    <0.001 |
|                   u_srlA                                                                       |    <0.001 |
|                   u_srlB                                                                       |    <0.001 |
|                   u_srlC                                                                       |    <0.001 |
|                   u_srlD                                                                       |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                   |    <0.001 |
|                   u_srlA                                                                       |    <0.001 |
|                   u_srlB                                                                       |    <0.001 |
|                   u_srlC                                                                       |    <0.001 |
|                   u_srlD                                                                       |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                   |    <0.001 |
|                   u_srlA                                                                       |    <0.001 |
|                   u_srlB                                                                       |    <0.001 |
|                   u_srlC                                                                       |    <0.001 |
|                   u_srlD                                                                       |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[13].U_TC                                                      |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |    <0.001 |
|               DUT                                                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |    <0.001 |
|                   u_srlA                                                                       |    <0.001 |
|                   u_srlB                                                                       |    <0.001 |
|                   u_srlC                                                                       |    <0.001 |
|                   u_srlD                                                                       |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                   |    <0.001 |
|                   u_srlA                                                                       |    <0.001 |
|                   u_srlB                                                                       |    <0.001 |
|                   u_srlC                                                                       |    <0.001 |
|                   u_srlD                                                                       |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                   |    <0.001 |
|                   u_srlA                                                                       |    <0.001 |
|                   u_srlB                                                                       |    <0.001 |
|                   u_srlC                                                                       |    <0.001 |
|                   u_srlD                                                                       |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[14].U_TC                                                      |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |    <0.001 |
|               DUT                                                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |    <0.001 |
|                   u_srlA                                                                       |    <0.001 |
|                   u_srlB                                                                       |    <0.001 |
|                   u_srlC                                                                       |    <0.001 |
|                   u_srlD                                                                       |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                   |    <0.001 |
|                   u_srlA                                                                       |    <0.001 |
|                   u_srlB                                                                       |    <0.001 |
|                   u_srlC                                                                       |    <0.001 |
|                   u_srlD                                                                       |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                   |    <0.001 |
|                   u_srlA                                                                       |    <0.001 |
|                   u_srlB                                                                       |    <0.001 |
|                   u_srlC                                                                       |    <0.001 |
|                   u_srlD                                                                       |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[15].U_TC                                                      |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |    <0.001 |
|               DUT                                                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |    <0.001 |
|                   u_srlA                                                                       |    <0.001 |
|                   u_srlB                                                                       |    <0.001 |
|                   u_srlC                                                                       |    <0.001 |
|                   u_srlD                                                                       |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                   |    <0.001 |
|                   u_srlA                                                                       |    <0.001 |
|                   u_srlB                                                                       |    <0.001 |
|                   u_srlC                                                                       |    <0.001 |
|                   u_srlD                                                                       |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                   |    <0.001 |
|                   u_srlA                                                                       |    <0.001 |
|                   u_srlB                                                                       |    <0.001 |
|                   u_srlC                                                                       |    <0.001 |
|                   u_srlD                                                                       |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[16].U_TC                                                      |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |    <0.001 |
|               DUT                                                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |    <0.001 |
|                   u_srlA                                                                       |    <0.001 |
|                   u_srlB                                                                       |    <0.001 |
|                   u_srlC                                                                       |    <0.001 |
|                   u_srlD                                                                       |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                   |    <0.001 |
|                   u_srlA                                                                       |    <0.001 |
|                   u_srlB                                                                       |    <0.001 |
|                   u_srlC                                                                       |    <0.001 |
|                   u_srlD                                                                       |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                   |    <0.001 |
|                   u_srlA                                                                       |    <0.001 |
|                   u_srlB                                                                       |    <0.001 |
|                   u_srlC                                                                       |    <0.001 |
|                   u_srlD                                                                       |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[17].U_TC                                                      |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |    <0.001 |
|               DUT                                                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |    <0.001 |
|                   u_srlA                                                                       |    <0.001 |
|                   u_srlB                                                                       |    <0.001 |
|                   u_srlC                                                                       |    <0.001 |
|                   u_srlD                                                                       |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                   |    <0.001 |
|                   u_srlA                                                                       |    <0.001 |
|                   u_srlB                                                                       |    <0.001 |
|                   u_srlC                                                                       |    <0.001 |
|                   u_srlD                                                                       |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                   |    <0.001 |
|                   u_srlA                                                                       |    <0.001 |
|                   u_srlB                                                                       |    <0.001 |
|                   u_srlC                                                                       |    <0.001 |
|                   u_srlD                                                                       |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[18].U_TC                                                      |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |    <0.001 |
|               DUT                                                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |    <0.001 |
|                   u_srlA                                                                       |    <0.001 |
|                   u_srlB                                                                       |    <0.001 |
|                   u_srlC                                                                       |    <0.001 |
|                   u_srlD                                                                       |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                   |    <0.001 |
|                   u_srlA                                                                       |    <0.001 |
|                   u_srlB                                                                       |    <0.001 |
|                   u_srlC                                                                       |    <0.001 |
|                   u_srlD                                                                       |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                   |    <0.001 |
|                   u_srlA                                                                       |    <0.001 |
|                   u_srlB                                                                       |    <0.001 |
|                   u_srlC                                                                       |    <0.001 |
|                   u_srlD                                                                       |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[19].U_TC                                                      |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |    <0.001 |
|               DUT                                                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |    <0.001 |
|                   u_srlA                                                                       |    <0.001 |
|                   u_srlB                                                                       |    <0.001 |
|                   u_srlC                                                                       |    <0.001 |
|                   u_srlD                                                                       |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                   |    <0.001 |
|                   u_srlA                                                                       |    <0.001 |
|                   u_srlB                                                                       |    <0.001 |
|                   u_srlC                                                                       |    <0.001 |
|                   u_srlD                                                                       |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                   |    <0.001 |
|                   u_srlA                                                                       |    <0.001 |
|                   u_srlB                                                                       |    <0.001 |
|                   u_srlC                                                                       |    <0.001 |
|                   u_srlD                                                                       |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[1].U_TC                                                       |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |    <0.001 |
|               DUT                                                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |    <0.001 |
|                   u_srlA                                                                       |    <0.001 |
|                   u_srlB                                                                       |    <0.001 |
|                   u_srlC                                                                       |    <0.001 |
|                   u_srlD                                                                       |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                   |    <0.001 |
|                   u_srlA                                                                       |    <0.001 |
|                   u_srlB                                                                       |    <0.001 |
|                   u_srlC                                                                       |    <0.001 |
|                   u_srlD                                                                       |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                   |    <0.001 |
|                   u_srlA                                                                       |    <0.001 |
|                   u_srlB                                                                       |    <0.001 |
|                   u_srlC                                                                       |    <0.001 |
|                   u_srlD                                                                       |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[20].U_TC                                                      |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |    <0.001 |
|               DUT                                                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |    <0.001 |
|                   u_srlA                                                                       |    <0.001 |
|                   u_srlB                                                                       |    <0.001 |
|                   u_srlC                                                                       |    <0.001 |
|                   u_srlD                                                                       |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                   |    <0.001 |
|                   u_srlA                                                                       |    <0.001 |
|                   u_srlB                                                                       |    <0.001 |
|                   u_srlC                                                                       |    <0.001 |
|                   u_srlD                                                                       |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                   |    <0.001 |
|                   u_srlA                                                                       |    <0.001 |
|                   u_srlB                                                                       |    <0.001 |
|                   u_srlC                                                                       |    <0.001 |
|                   u_srlD                                                                       |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[21].U_TC                                                      |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |    <0.001 |
|               DUT                                                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |    <0.001 |
|                   u_srlA                                                                       |    <0.001 |
|                   u_srlB                                                                       |    <0.001 |
|                   u_srlC                                                                       |    <0.001 |
|                   u_srlD                                                                       |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                   |    <0.001 |
|                   u_srlA                                                                       |    <0.001 |
|                   u_srlB                                                                       |    <0.001 |
|                   u_srlC                                                                       |    <0.001 |
|                   u_srlD                                                                       |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                   |    <0.001 |
|                   u_srlA                                                                       |    <0.001 |
|                   u_srlB                                                                       |    <0.001 |
|                   u_srlC                                                                       |    <0.001 |
|                   u_srlD                                                                       |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[22].U_TC                                                      |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |    <0.001 |
|               DUT                                                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |    <0.001 |
|                   u_srlA                                                                       |    <0.001 |
|                   u_srlB                                                                       |    <0.001 |
|                   u_srlC                                                                       |    <0.001 |
|                   u_srlD                                                                       |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                   |    <0.001 |
|                   u_srlA                                                                       |    <0.001 |
|                   u_srlB                                                                       |    <0.001 |
|                   u_srlC                                                                       |    <0.001 |
|                   u_srlD                                                                       |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                   |    <0.001 |
|                   u_srlA                                                                       |    <0.001 |
|                   u_srlB                                                                       |    <0.001 |
|                   u_srlC                                                                       |    <0.001 |
|                   u_srlD                                                                       |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[23].U_TC                                                      |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |    <0.001 |
|               DUT                                                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |    <0.001 |
|                   u_srlA                                                                       |    <0.001 |
|                   u_srlB                                                                       |    <0.001 |
|                   u_srlC                                                                       |    <0.001 |
|                   u_srlD                                                                       |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                   |    <0.001 |
|                   u_srlA                                                                       |    <0.001 |
|                   u_srlB                                                                       |    <0.001 |
|                   u_srlC                                                                       |    <0.001 |
|                   u_srlD                                                                       |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                   |    <0.001 |
|                   u_srlA                                                                       |    <0.001 |
|                   u_srlB                                                                       |    <0.001 |
|                   u_srlC                                                                       |    <0.001 |
|                   u_srlD                                                                       |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[24].U_TC                                                      |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |    <0.001 |
|               DUT                                                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |    <0.001 |
|                   u_srlA                                                                       |    <0.001 |
|                   u_srlB                                                                       |    <0.001 |
|                   u_srlC                                                                       |    <0.001 |
|                   u_srlD                                                                       |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                   |    <0.001 |
|                   u_srlA                                                                       |    <0.001 |
|                   u_srlB                                                                       |    <0.001 |
|                   u_srlC                                                                       |    <0.001 |
|                   u_srlD                                                                       |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                   |    <0.001 |
|                   u_srlA                                                                       |    <0.001 |
|                   u_srlB                                                                       |    <0.001 |
|                   u_srlC                                                                       |    <0.001 |
|                   u_srlD                                                                       |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[25].U_TC                                                      |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |    <0.001 |
|               DUT                                                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |    <0.001 |
|                   u_srlA                                                                       |    <0.001 |
|                   u_srlB                                                                       |    <0.001 |
|                   u_srlC                                                                       |    <0.001 |
|                   u_srlD                                                                       |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                   |    <0.001 |
|                   u_srlA                                                                       |    <0.001 |
|                   u_srlB                                                                       |    <0.001 |
|                   u_srlC                                                                       |    <0.001 |
|                   u_srlD                                                                       |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                   |    <0.001 |
|                   u_srlA                                                                       |    <0.001 |
|                   u_srlB                                                                       |    <0.001 |
|                   u_srlC                                                                       |    <0.001 |
|                   u_srlD                                                                       |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[26].U_TC                                                      |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |    <0.001 |
|               DUT                                                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |    <0.001 |
|                   u_srlA                                                                       |    <0.001 |
|                   u_srlB                                                                       |    <0.001 |
|                   u_srlC                                                                       |    <0.001 |
|                   u_srlD                                                                       |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                   |    <0.001 |
|                   u_srlA                                                                       |    <0.001 |
|                   u_srlB                                                                       |    <0.001 |
|                   u_srlC                                                                       |    <0.001 |
|                   u_srlD                                                                       |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                   |    <0.001 |
|                   u_srlA                                                                       |    <0.001 |
|                   u_srlB                                                                       |    <0.001 |
|                   u_srlC                                                                       |    <0.001 |
|                   u_srlD                                                                       |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[27].U_TC                                                      |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |    <0.001 |
|               DUT                                                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |    <0.001 |
|                   u_srlA                                                                       |    <0.001 |
|                   u_srlB                                                                       |    <0.001 |
|                   u_srlC                                                                       |    <0.001 |
|                   u_srlD                                                                       |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                   |    <0.001 |
|                   u_srlA                                                                       |    <0.001 |
|                   u_srlB                                                                       |    <0.001 |
|                   u_srlC                                                                       |    <0.001 |
|                   u_srlD                                                                       |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                   |    <0.001 |
|                   u_srlA                                                                       |    <0.001 |
|                   u_srlB                                                                       |    <0.001 |
|                   u_srlC                                                                       |    <0.001 |
|                   u_srlD                                                                       |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[28].U_TC                                                      |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |    <0.001 |
|               DUT                                                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |    <0.001 |
|                   u_srlA                                                                       |    <0.001 |
|                   u_srlB                                                                       |    <0.001 |
|                   u_srlC                                                                       |    <0.001 |
|                   u_srlD                                                                       |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                   |    <0.001 |
|                   u_srlA                                                                       |    <0.001 |
|                   u_srlB                                                                       |    <0.001 |
|                   u_srlC                                                                       |    <0.001 |
|                   u_srlD                                                                       |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                   |    <0.001 |
|                   u_srlA                                                                       |    <0.001 |
|                   u_srlB                                                                       |    <0.001 |
|                   u_srlC                                                                       |    <0.001 |
|                   u_srlD                                                                       |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[29].U_TC                                                      |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |    <0.001 |
|               DUT                                                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |    <0.001 |
|                   u_srlA                                                                       |    <0.001 |
|                   u_srlB                                                                       |    <0.001 |
|                   u_srlC                                                                       |    <0.001 |
|                   u_srlD                                                                       |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                   |    <0.001 |
|                   u_srlA                                                                       |    <0.001 |
|                   u_srlB                                                                       |    <0.001 |
|                   u_srlC                                                                       |    <0.001 |
|                   u_srlD                                                                       |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                   |    <0.001 |
|                   u_srlA                                                                       |    <0.001 |
|                   u_srlB                                                                       |    <0.001 |
|                   u_srlC                                                                       |    <0.001 |
|                   u_srlD                                                                       |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[2].U_TC                                                       |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |    <0.001 |
|               DUT                                                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |    <0.001 |
|                   u_srlA                                                                       |    <0.001 |
|                   u_srlB                                                                       |    <0.001 |
|                   u_srlC                                                                       |    <0.001 |
|                   u_srlD                                                                       |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                   |    <0.001 |
|                   u_srlA                                                                       |    <0.001 |
|                   u_srlB                                                                       |    <0.001 |
|                   u_srlC                                                                       |    <0.001 |
|                   u_srlD                                                                       |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                   |    <0.001 |
|                   u_srlA                                                                       |    <0.001 |
|                   u_srlB                                                                       |    <0.001 |
|                   u_srlC                                                                       |    <0.001 |
|                   u_srlD                                                                       |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[30].U_TC                                                      |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |    <0.001 |
|               DUT                                                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |    <0.001 |
|                   u_srlA                                                                       |    <0.001 |
|                   u_srlB                                                                       |    <0.001 |
|                   u_srlC                                                                       |    <0.001 |
|                   u_srlD                                                                       |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                   |    <0.001 |
|                   u_srlA                                                                       |    <0.001 |
|                   u_srlB                                                                       |    <0.001 |
|                   u_srlC                                                                       |    <0.001 |
|                   u_srlD                                                                       |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                   |    <0.001 |
|                   u_srlA                                                                       |    <0.001 |
|                   u_srlB                                                                       |    <0.001 |
|                   u_srlC                                                                       |    <0.001 |
|                   u_srlD                                                                       |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[31].U_TC                                                      |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |    <0.001 |
|               DUT                                                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |    <0.001 |
|                   u_srlA                                                                       |    <0.001 |
|                   u_srlB                                                                       |    <0.001 |
|                   u_srlC                                                                       |    <0.001 |
|                   u_srlD                                                                       |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                   |    <0.001 |
|                   u_srlA                                                                       |    <0.001 |
|                   u_srlB                                                                       |    <0.001 |
|                   u_srlC                                                                       |    <0.001 |
|                   u_srlD                                                                       |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                   |    <0.001 |
|                   u_srlA                                                                       |    <0.001 |
|                   u_srlB                                                                       |    <0.001 |
|                   u_srlC                                                                       |    <0.001 |
|                   u_srlD                                                                       |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[3].U_TC                                                       |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |    <0.001 |
|               DUT                                                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |    <0.001 |
|                   u_srlA                                                                       |    <0.001 |
|                   u_srlB                                                                       |    <0.001 |
|                   u_srlC                                                                       |    <0.001 |
|                   u_srlD                                                                       |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                   |    <0.001 |
|                   u_srlA                                                                       |    <0.001 |
|                   u_srlB                                                                       |    <0.001 |
|                   u_srlC                                                                       |    <0.001 |
|                   u_srlD                                                                       |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                   |    <0.001 |
|                   u_srlA                                                                       |    <0.001 |
|                   u_srlB                                                                       |    <0.001 |
|                   u_srlC                                                                       |    <0.001 |
|                   u_srlD                                                                       |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[4].U_TC                                                       |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |    <0.001 |
|               DUT                                                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |    <0.001 |
|                   u_srlA                                                                       |    <0.001 |
|                   u_srlB                                                                       |    <0.001 |
|                   u_srlC                                                                       |    <0.001 |
|                   u_srlD                                                                       |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                   |    <0.001 |
|                   u_srlA                                                                       |    <0.001 |
|                   u_srlB                                                                       |    <0.001 |
|                   u_srlC                                                                       |    <0.001 |
|                   u_srlD                                                                       |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                   |    <0.001 |
|                   u_srlA                                                                       |    <0.001 |
|                   u_srlB                                                                       |    <0.001 |
|                   u_srlC                                                                       |    <0.001 |
|                   u_srlD                                                                       |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[5].U_TC                                                       |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |    <0.001 |
|               DUT                                                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |    <0.001 |
|                   u_srlA                                                                       |    <0.001 |
|                   u_srlB                                                                       |    <0.001 |
|                   u_srlC                                                                       |    <0.001 |
|                   u_srlD                                                                       |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                   |    <0.001 |
|                   u_srlA                                                                       |    <0.001 |
|                   u_srlB                                                                       |    <0.001 |
|                   u_srlC                                                                       |    <0.001 |
|                   u_srlD                                                                       |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                   |    <0.001 |
|                   u_srlA                                                                       |    <0.001 |
|                   u_srlB                                                                       |    <0.001 |
|                   u_srlC                                                                       |    <0.001 |
|                   u_srlD                                                                       |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[6].U_TC                                                       |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |    <0.001 |
|               DUT                                                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |    <0.001 |
|                   u_srlA                                                                       |    <0.001 |
|                   u_srlB                                                                       |    <0.001 |
|                   u_srlC                                                                       |    <0.001 |
|                   u_srlD                                                                       |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                   |    <0.001 |
|                   u_srlA                                                                       |    <0.001 |
|                   u_srlB                                                                       |    <0.001 |
|                   u_srlC                                                                       |    <0.001 |
|                   u_srlD                                                                       |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                   |    <0.001 |
|                   u_srlA                                                                       |    <0.001 |
|                   u_srlB                                                                       |    <0.001 |
|                   u_srlC                                                                       |    <0.001 |
|                   u_srlD                                                                       |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[7].U_TC                                                       |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |    <0.001 |
|               DUT                                                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |    <0.001 |
|                   u_srlA                                                                       |    <0.001 |
|                   u_srlB                                                                       |    <0.001 |
|                   u_srlC                                                                       |    <0.001 |
|                   u_srlD                                                                       |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                   |    <0.001 |
|                   u_srlA                                                                       |    <0.001 |
|                   u_srlB                                                                       |    <0.001 |
|                   u_srlC                                                                       |    <0.001 |
|                   u_srlD                                                                       |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                   |    <0.001 |
|                   u_srlA                                                                       |    <0.001 |
|                   u_srlB                                                                       |    <0.001 |
|                   u_srlC                                                                       |    <0.001 |
|                   u_srlD                                                                       |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[8].U_TC                                                       |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |    <0.001 |
|               DUT                                                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |    <0.001 |
|                   u_srlA                                                                       |    <0.001 |
|                   u_srlB                                                                       |    <0.001 |
|                   u_srlC                                                                       |    <0.001 |
|                   u_srlD                                                                       |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                   |    <0.001 |
|                   u_srlA                                                                       |    <0.001 |
|                   u_srlB                                                                       |    <0.001 |
|                   u_srlC                                                                       |    <0.001 |
|                   u_srlD                                                                       |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                   |    <0.001 |
|                   u_srlA                                                                       |    <0.001 |
|                   u_srlB                                                                       |    <0.001 |
|                   u_srlC                                                                       |    <0.001 |
|                   u_srlD                                                                       |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[9].U_TC                                                       |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |    <0.001 |
|               DUT                                                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |    <0.001 |
|                   u_srlA                                                                       |    <0.001 |
|                   u_srlB                                                                       |    <0.001 |
|                   u_srlC                                                                       |    <0.001 |
|                   u_srlD                                                                       |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                   |    <0.001 |
|                   u_srlA                                                                       |    <0.001 |
|                   u_srlB                                                                       |    <0.001 |
|                   u_srlC                                                                       |    <0.001 |
|                   u_srlD                                                                       |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                   |    <0.001 |
|                   u_srlA                                                                       |    <0.001 |
|                   u_srlB                                                                       |    <0.001 |
|                   u_srlC                                                                       |    <0.001 |
|                   u_srlD                                                                       |    <0.001 |
|           STRG_QUAL.U_STRG_QUAL                                                                |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |    <0.001 |
|               DUT                                                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |    <0.001 |
|                   u_srlA                                                                       |    <0.001 |
|                   u_srlB                                                                       |    <0.001 |
|                   u_srlC                                                                       |    <0.001 |
|                   u_srlD                                                                       |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                   |    <0.001 |
|                   u_srlA                                                                       |    <0.001 |
|                   u_srlB                                                                       |    <0.001 |
|                   u_srlC                                                                       |    <0.001 |
|                   u_srlD                                                                       |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                   |    <0.001 |
|                   u_srlA                                                                       |    <0.001 |
|                   u_srlB                                                                       |    <0.001 |
|                   u_srlC                                                                       |    <0.001 |
|                   u_srlD                                                                       |    <0.001 |
|           U_TM                                                                                 |     0.011 |
|             N_DDR_MODE.G_NMU[0].U_M                                                            |     0.002 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |     0.002 |
|                 DUT                                                                            |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |    <0.001 |
|                     u_srlA                                                                     |    <0.001 |
|                     u_srlB                                                                     |    <0.001 |
|                     u_srlC                                                                     |    <0.001 |
|                     u_srlD                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                 |    <0.001 |
|                     u_srlA                                                                     |    <0.001 |
|                     u_srlB                                                                     |    <0.001 |
|                     u_srlC                                                                     |    <0.001 |
|                     u_srlD                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                 |    <0.001 |
|                     u_srlA                                                                     |    <0.001 |
|                     u_srlB                                                                     |    <0.001 |
|                     u_srlC                                                                     |    <0.001 |
|                     u_srlD                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                 |    <0.001 |
|                     u_srlA                                                                     |    <0.001 |
|                     u_srlB                                                                     |    <0.001 |
|                     u_srlC                                                                     |    <0.001 |
|                     u_srlD                                                                     |    <0.001 |
|             N_DDR_MODE.G_NMU[10].U_M                                                           |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |    <0.001 |
|                 DUT                                                                            |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |    <0.001 |
|                     u_srlA                                                                     |    <0.001 |
|                     u_srlB                                                                     |    <0.001 |
|                     u_srlC                                                                     |    <0.001 |
|                     u_srlD                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                 |    <0.001 |
|                     u_srlA                                                                     |    <0.001 |
|                     u_srlB                                                                     |    <0.001 |
|                     u_srlC                                                                     |    <0.001 |
|                     u_srlD                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                 |    <0.001 |
|                     u_srlA                                                                     |    <0.001 |
|                     u_srlB                                                                     |    <0.001 |
|                     u_srlC                                                                     |    <0.001 |
|                     u_srlD                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                 |    <0.001 |
|                     u_srlA                                                                     |    <0.001 |
|                     u_srlB                                                                     |    <0.001 |
|                     u_srlC                                                                     |    <0.001 |
|                     u_srlD                                                                     |    <0.001 |
|             N_DDR_MODE.G_NMU[11].U_M                                                           |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |    <0.001 |
|                 DUT                                                                            |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |    <0.001 |
|                     u_srlA                                                                     |    <0.001 |
|                     u_srlB                                                                     |    <0.001 |
|                     u_srlC                                                                     |    <0.001 |
|                     u_srlD                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                 |    <0.001 |
|                     u_srlA                                                                     |    <0.001 |
|                     u_srlB                                                                     |    <0.001 |
|                     u_srlC                                                                     |    <0.001 |
|                     u_srlD                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                 |    <0.001 |
|                     u_srlA                                                                     |    <0.001 |
|                     u_srlB                                                                     |    <0.001 |
|                     u_srlC                                                                     |    <0.001 |
|                     u_srlD                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                 |    <0.001 |
|                     u_srlA                                                                     |    <0.001 |
|                     u_srlB                                                                     |    <0.001 |
|                     u_srlC                                                                     |    <0.001 |
|                     u_srlD                                                                     |    <0.001 |
|             N_DDR_MODE.G_NMU[12].U_M                                                           |     0.002 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |     0.002 |
|                 DUT                                                                            |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |    <0.001 |
|                     u_srlA                                                                     |    <0.001 |
|                     u_srlB                                                                     |    <0.001 |
|                     u_srlC                                                                     |    <0.001 |
|                     u_srlD                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                 |    <0.001 |
|                     u_srlA                                                                     |    <0.001 |
|                     u_srlB                                                                     |    <0.001 |
|                     u_srlC                                                                     |    <0.001 |
|                     u_srlD                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                 |    <0.001 |
|                     u_srlA                                                                     |    <0.001 |
|                     u_srlB                                                                     |    <0.001 |
|                     u_srlC                                                                     |    <0.001 |
|                     u_srlD                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                 |    <0.001 |
|                     u_srlA                                                                     |    <0.001 |
|                     u_srlB                                                                     |    <0.001 |
|                     u_srlC                                                                     |    <0.001 |
|                     u_srlD                                                                     |    <0.001 |
|             N_DDR_MODE.G_NMU[13].U_M                                                           |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |    <0.001 |
|                 DUT                                                                            |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |    <0.001 |
|                     u_srlA                                                                     |    <0.001 |
|                     u_srlB                                                                     |    <0.001 |
|                     u_srlC                                                                     |    <0.001 |
|                     u_srlD                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                 |    <0.001 |
|                     u_srlA                                                                     |    <0.001 |
|                     u_srlB                                                                     |    <0.001 |
|                     u_srlC                                                                     |    <0.001 |
|                     u_srlD                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                 |    <0.001 |
|                     u_srlA                                                                     |    <0.001 |
|                     u_srlB                                                                     |    <0.001 |
|                     u_srlC                                                                     |    <0.001 |
|                     u_srlD                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                 |    <0.001 |
|                     u_srlA                                                                     |    <0.001 |
|                     u_srlB                                                                     |    <0.001 |
|                     u_srlC                                                                     |    <0.001 |
|                     u_srlD                                                                     |    <0.001 |
|             N_DDR_MODE.G_NMU[14].U_M                                                           |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |    <0.001 |
|                 DUT                                                                            |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |    <0.001 |
|                     u_srlA                                                                     |    <0.001 |
|                     u_srlB                                                                     |    <0.001 |
|                     u_srlC                                                                     |    <0.001 |
|                     u_srlD                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                 |    <0.001 |
|                     u_srlA                                                                     |    <0.001 |
|                     u_srlB                                                                     |    <0.001 |
|                     u_srlC                                                                     |    <0.001 |
|                     u_srlD                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                 |    <0.001 |
|                     u_srlA                                                                     |    <0.001 |
|                     u_srlB                                                                     |    <0.001 |
|                     u_srlC                                                                     |    <0.001 |
|                     u_srlD                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                 |    <0.001 |
|                     u_srlA                                                                     |    <0.001 |
|                     u_srlB                                                                     |    <0.001 |
|                     u_srlC                                                                     |    <0.001 |
|                     u_srlD                                                                     |    <0.001 |
|             N_DDR_MODE.G_NMU[15].U_M                                                           |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |    <0.001 |
|                 DUT                                                                            |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |    <0.001 |
|                     u_srlA                                                                     |    <0.001 |
|                     u_srlB                                                                     |    <0.001 |
|                     u_srlC                                                                     |    <0.001 |
|                     u_srlD                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                 |    <0.001 |
|                     u_srlA                                                                     |    <0.001 |
|                     u_srlB                                                                     |    <0.001 |
|                     u_srlC                                                                     |    <0.001 |
|                     u_srlD                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                 |    <0.001 |
|                     u_srlA                                                                     |    <0.001 |
|                     u_srlB                                                                     |    <0.001 |
|                     u_srlC                                                                     |    <0.001 |
|                     u_srlD                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                 |    <0.001 |
|                     u_srlA                                                                     |    <0.001 |
|                     u_srlB                                                                     |    <0.001 |
|                     u_srlC                                                                     |    <0.001 |
|                     u_srlD                                                                     |    <0.001 |
|             N_DDR_MODE.G_NMU[16].U_M                                                           |     0.002 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |     0.002 |
|                 DUT                                                                            |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |    <0.001 |
|                     u_srlA                                                                     |    <0.001 |
|                     u_srlB                                                                     |    <0.001 |
|                     u_srlC                                                                     |    <0.001 |
|                     u_srlD                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                 |    <0.001 |
|                     u_srlA                                                                     |    <0.001 |
|                     u_srlB                                                                     |    <0.001 |
|                     u_srlC                                                                     |    <0.001 |
|                     u_srlD                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                 |    <0.001 |
|                     u_srlA                                                                     |    <0.001 |
|                     u_srlB                                                                     |    <0.001 |
|                     u_srlC                                                                     |    <0.001 |
|                     u_srlD                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                 |    <0.001 |
|                     u_srlA                                                                     |    <0.001 |
|                     u_srlB                                                                     |    <0.001 |
|                     u_srlC                                                                     |    <0.001 |
|                     u_srlD                                                                     |    <0.001 |
|             N_DDR_MODE.G_NMU[17].U_M                                                           |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |    <0.001 |
|                 DUT                                                                            |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |    <0.001 |
|                     u_srlA                                                                     |    <0.001 |
|                     u_srlB                                                                     |    <0.001 |
|                     u_srlC                                                                     |    <0.001 |
|                     u_srlD                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                 |    <0.001 |
|                     u_srlA                                                                     |    <0.001 |
|                     u_srlB                                                                     |    <0.001 |
|                     u_srlC                                                                     |    <0.001 |
|                     u_srlD                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                 |    <0.001 |
|                     u_srlA                                                                     |    <0.001 |
|                     u_srlB                                                                     |    <0.001 |
|                     u_srlC                                                                     |    <0.001 |
|                     u_srlD                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                 |    <0.001 |
|                     u_srlA                                                                     |    <0.001 |
|                     u_srlB                                                                     |    <0.001 |
|                     u_srlC                                                                     |    <0.001 |
|                     u_srlD                                                                     |    <0.001 |
|             N_DDR_MODE.G_NMU[18].U_M                                                           |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |    <0.001 |
|                 DUT                                                                            |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |    <0.001 |
|                     u_srlA                                                                     |    <0.001 |
|                     u_srlB                                                                     |    <0.001 |
|                     u_srlC                                                                     |    <0.001 |
|                     u_srlD                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                 |    <0.001 |
|                     u_srlA                                                                     |    <0.001 |
|                     u_srlB                                                                     |    <0.001 |
|                     u_srlC                                                                     |    <0.001 |
|                     u_srlD                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                 |    <0.001 |
|                     u_srlA                                                                     |    <0.001 |
|                     u_srlB                                                                     |    <0.001 |
|                     u_srlC                                                                     |    <0.001 |
|                     u_srlD                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                 |    <0.001 |
|                     u_srlA                                                                     |    <0.001 |
|                     u_srlB                                                                     |    <0.001 |
|                     u_srlC                                                                     |    <0.001 |
|                     u_srlD                                                                     |    <0.001 |
|             N_DDR_MODE.G_NMU[19].U_M                                                           |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |    <0.001 |
|                 DUT                                                                            |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |    <0.001 |
|                     u_srlA                                                                     |    <0.001 |
|                     u_srlB                                                                     |    <0.001 |
|                     u_srlC                                                                     |    <0.001 |
|                     u_srlD                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                 |    <0.001 |
|                     u_srlA                                                                     |    <0.001 |
|                     u_srlB                                                                     |    <0.001 |
|                     u_srlC                                                                     |    <0.001 |
|                     u_srlD                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                 |    <0.001 |
|                     u_srlA                                                                     |    <0.001 |
|                     u_srlB                                                                     |    <0.001 |
|                     u_srlC                                                                     |    <0.001 |
|                     u_srlD                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                 |    <0.001 |
|                     u_srlA                                                                     |    <0.001 |
|                     u_srlB                                                                     |    <0.001 |
|                     u_srlC                                                                     |    <0.001 |
|                     u_srlD                                                                     |    <0.001 |
|             N_DDR_MODE.G_NMU[1].U_M                                                            |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |    <0.001 |
|                 DUT                                                                            |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |    <0.001 |
|                     u_srlA                                                                     |    <0.001 |
|                     u_srlB                                                                     |    <0.001 |
|                     u_srlC                                                                     |    <0.001 |
|                     u_srlD                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                 |    <0.001 |
|                     u_srlA                                                                     |    <0.001 |
|                     u_srlB                                                                     |    <0.001 |
|                     u_srlC                                                                     |    <0.001 |
|                     u_srlD                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                 |    <0.001 |
|                     u_srlA                                                                     |    <0.001 |
|                     u_srlB                                                                     |    <0.001 |
|                     u_srlC                                                                     |    <0.001 |
|                     u_srlD                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                 |    <0.001 |
|                     u_srlA                                                                     |    <0.001 |
|                     u_srlB                                                                     |    <0.001 |
|                     u_srlC                                                                     |    <0.001 |
|                     u_srlD                                                                     |    <0.001 |
|             N_DDR_MODE.G_NMU[2].U_M                                                            |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |    <0.001 |
|                 DUT                                                                            |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |    <0.001 |
|                     u_srlA                                                                     |    <0.001 |
|                     u_srlB                                                                     |    <0.001 |
|                     u_srlC                                                                     |    <0.001 |
|                     u_srlD                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                 |    <0.001 |
|                     u_srlA                                                                     |    <0.001 |
|                     u_srlB                                                                     |    <0.001 |
|                     u_srlC                                                                     |    <0.001 |
|                     u_srlD                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                 |    <0.001 |
|                     u_srlA                                                                     |    <0.001 |
|                     u_srlB                                                                     |    <0.001 |
|                     u_srlC                                                                     |    <0.001 |
|                     u_srlD                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                 |    <0.001 |
|                     u_srlA                                                                     |    <0.001 |
|                     u_srlB                                                                     |    <0.001 |
|                     u_srlC                                                                     |    <0.001 |
|                     u_srlD                                                                     |    <0.001 |
|             N_DDR_MODE.G_NMU[3].U_M                                                            |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |    <0.001 |
|                 DUT                                                                            |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |    <0.001 |
|                     u_srlA                                                                     |    <0.001 |
|                     u_srlB                                                                     |    <0.001 |
|                     u_srlC                                                                     |    <0.001 |
|                     u_srlD                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                 |    <0.001 |
|                     u_srlA                                                                     |    <0.001 |
|                     u_srlB                                                                     |    <0.001 |
|                     u_srlC                                                                     |    <0.001 |
|                     u_srlD                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                 |    <0.001 |
|                     u_srlA                                                                     |    <0.001 |
|                     u_srlB                                                                     |    <0.001 |
|                     u_srlC                                                                     |    <0.001 |
|                     u_srlD                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                 |    <0.001 |
|                     u_srlA                                                                     |    <0.001 |
|                     u_srlB                                                                     |    <0.001 |
|                     u_srlC                                                                     |    <0.001 |
|                     u_srlD                                                                     |    <0.001 |
|             N_DDR_MODE.G_NMU[4].U_M                                                            |     0.002 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |     0.002 |
|                 DUT                                                                            |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |    <0.001 |
|                     u_srlA                                                                     |    <0.001 |
|                     u_srlB                                                                     |    <0.001 |
|                     u_srlC                                                                     |    <0.001 |
|                     u_srlD                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                 |    <0.001 |
|                     u_srlA                                                                     |    <0.001 |
|                     u_srlB                                                                     |    <0.001 |
|                     u_srlC                                                                     |    <0.001 |
|                     u_srlD                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                 |    <0.001 |
|                     u_srlA                                                                     |    <0.001 |
|                     u_srlB                                                                     |    <0.001 |
|                     u_srlC                                                                     |    <0.001 |
|                     u_srlD                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                 |    <0.001 |
|                     u_srlA                                                                     |    <0.001 |
|                     u_srlB                                                                     |    <0.001 |
|                     u_srlC                                                                     |    <0.001 |
|                     u_srlD                                                                     |    <0.001 |
|             N_DDR_MODE.G_NMU[5].U_M                                                            |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |    <0.001 |
|                 DUT                                                                            |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |    <0.001 |
|                     u_srlA                                                                     |    <0.001 |
|                     u_srlB                                                                     |    <0.001 |
|                     u_srlC                                                                     |    <0.001 |
|                     u_srlD                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                 |    <0.001 |
|                     u_srlA                                                                     |    <0.001 |
|                     u_srlB                                                                     |    <0.001 |
|                     u_srlC                                                                     |    <0.001 |
|                     u_srlD                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                 |    <0.001 |
|                     u_srlA                                                                     |    <0.001 |
|                     u_srlB                                                                     |    <0.001 |
|                     u_srlC                                                                     |    <0.001 |
|                     u_srlD                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                 |    <0.001 |
|                     u_srlA                                                                     |    <0.001 |
|                     u_srlB                                                                     |    <0.001 |
|                     u_srlC                                                                     |    <0.001 |
|                     u_srlD                                                                     |    <0.001 |
|             N_DDR_MODE.G_NMU[6].U_M                                                            |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |    <0.001 |
|                 DUT                                                                            |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |    <0.001 |
|                     u_srlA                                                                     |    <0.001 |
|                     u_srlB                                                                     |    <0.001 |
|                     u_srlC                                                                     |    <0.001 |
|                     u_srlD                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                 |    <0.001 |
|                     u_srlA                                                                     |    <0.001 |
|                     u_srlB                                                                     |    <0.001 |
|                     u_srlC                                                                     |    <0.001 |
|                     u_srlD                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                 |    <0.001 |
|                     u_srlA                                                                     |    <0.001 |
|                     u_srlB                                                                     |    <0.001 |
|                     u_srlC                                                                     |    <0.001 |
|                     u_srlD                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                 |    <0.001 |
|                     u_srlA                                                                     |    <0.001 |
|                     u_srlB                                                                     |    <0.001 |
|                     u_srlC                                                                     |    <0.001 |
|                     u_srlD                                                                     |    <0.001 |
|             N_DDR_MODE.G_NMU[7].U_M                                                            |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |    <0.001 |
|                 DUT                                                                            |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |    <0.001 |
|                     u_srlA                                                                     |    <0.001 |
|                     u_srlB                                                                     |    <0.001 |
|                     u_srlC                                                                     |    <0.001 |
|                     u_srlD                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                 |    <0.001 |
|                     u_srlA                                                                     |    <0.001 |
|                     u_srlB                                                                     |    <0.001 |
|                     u_srlC                                                                     |    <0.001 |
|                     u_srlD                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                 |    <0.001 |
|                     u_srlA                                                                     |    <0.001 |
|                     u_srlB                                                                     |    <0.001 |
|                     u_srlC                                                                     |    <0.001 |
|                     u_srlD                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                 |    <0.001 |
|                     u_srlA                                                                     |    <0.001 |
|                     u_srlB                                                                     |    <0.001 |
|                     u_srlC                                                                     |    <0.001 |
|                     u_srlD                                                                     |    <0.001 |
|             N_DDR_MODE.G_NMU[8].U_M                                                            |     0.002 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |     0.002 |
|                 DUT                                                                            |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |    <0.001 |
|                     u_srlA                                                                     |    <0.001 |
|                     u_srlB                                                                     |    <0.001 |
|                     u_srlC                                                                     |    <0.001 |
|                     u_srlD                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                 |    <0.001 |
|                     u_srlA                                                                     |    <0.001 |
|                     u_srlB                                                                     |    <0.001 |
|                     u_srlC                                                                     |    <0.001 |
|                     u_srlD                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                 |    <0.001 |
|                     u_srlA                                                                     |    <0.001 |
|                     u_srlB                                                                     |    <0.001 |
|                     u_srlC                                                                     |    <0.001 |
|                     u_srlD                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                 |    <0.001 |
|                     u_srlA                                                                     |    <0.001 |
|                     u_srlB                                                                     |    <0.001 |
|                     u_srlC                                                                     |    <0.001 |
|                     u_srlD                                                                     |    <0.001 |
|             N_DDR_MODE.G_NMU[9].U_M                                                            |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |    <0.001 |
|                 DUT                                                                            |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |    <0.001 |
|                     u_srlA                                                                     |    <0.001 |
|                     u_srlB                                                                     |    <0.001 |
|                     u_srlC                                                                     |    <0.001 |
|                     u_srlD                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                 |    <0.001 |
|                     u_srlA                                                                     |    <0.001 |
|                     u_srlB                                                                     |    <0.001 |
|                     u_srlC                                                                     |    <0.001 |
|                     u_srlD                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                 |    <0.001 |
|                     u_srlA                                                                     |    <0.001 |
|                     u_srlB                                                                     |    <0.001 |
|                     u_srlC                                                                     |    <0.001 |
|                     u_srlD                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                 |    <0.001 |
|                     u_srlA                                                                     |    <0.001 |
|                     u_srlB                                                                     |    <0.001 |
|                     u_srlC                                                                     |    <0.001 |
|                     u_srlD                                                                     |    <0.001 |
|         xsdb_memory_read_inst                                                                  |     0.001 |
+------------------------------------------------------------------------------------------------+-----------+


