
*** Running vivado
    with args -log ram_nn.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ram_nn.tcl


****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source ram_nn.tcl -notrace
create_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2744.082 ; gain = 0.023 ; free physical = 928 ; free virtual = 7849
Command: synth_design -top ram_nn -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 202631
WARNING: [Synth 8-6901] identifier 'NumLayers' is used before its declaration [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/common/ram_nn.sv:32]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2744.215 ; gain = 0.000 ; free physical = 166 ; free virtual = 6765
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ram_nn' [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/common/ram_nn.sv:1]
INFO: [Synth 8-6157] synthesizing module 'ram_nn_layer' [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/common/ram_nn_layer.sv:1]
	Parameter NumInputLayer bound to: 32'sb00000000000000000000000000110001 
	Parameter DataWidth bound to: 32'sb00000000000000000000000000001000 
	Parameter WeigthsWidth bound to: 32'sb00000000000000000000000000001000 
	Parameter AddrWidth bound to: 32'sb00000000000000000000000000000110 
	Parameter NumNeuronsLayer bound to: 32'sb00000000000000000000000000100101 
	Parameter InputWgtWidth bound to: 32'sb00000000000000000000011100111010 
	Parameter InputWgtAddrWidth bound to: 32'sb00000000000000000000000000001011 
	Parameter FpWidth bound to: 32'sb00000000000000000000000000000100 
INFO: [Synth 8-6157] synthesizing module 'neuron_ram' [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/neurons/neuron_ram.sv:1]
	Parameter NumInputs bound to: 32'sb00000000000000000000000000110001 
	Parameter DataWidth bound to: 32'sb00000000000000000000000000001000 
	Parameter WeigthsWidth bound to: 32'sb00000000000000000000000000001000 
	Parameter Layer bound to: 32'sb00000000000000000000000000000001 
	Parameter NeuronsPerLayer bound to: 32'sb00000000000000000000000000100101 
	Parameter NeuronInstance bound to: 32'sb00000000000000000000000000000000 
	Parameter EnableBackPropagation bound to: 32'sb00000000000000000000000000000000 
WARNING: [Synth 8-3848] Net in_actv_dout_o in module/entity neuron_ram does not have driver. [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/neurons/neuron_ram.sv:21]
WARNING: [Synth 8-3848] Net wgt_dout_o in module/entity neuron_ram does not have driver. [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/neurons/neuron_ram.sv:26]
INFO: [Synth 8-6155] done synthesizing module 'neuron_ram' (1#1) [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/neurons/neuron_ram.sv:1]
WARNING: [Synth 8-689] width (11) of port connection 'wgt_addr_o' does not match port width (3) of module 'neuron_ram' [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/common/ram_nn_layer.sv:301]
INFO: [Synth 8-6157] synthesizing module 'neuron_ram__parameterized0' [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/neurons/neuron_ram.sv:1]
	Parameter NumInputs bound to: 32'sb00000000000000000000000000110001 
	Parameter DataWidth bound to: 32'sb00000000000000000000000000001000 
	Parameter WeigthsWidth bound to: 32'sb00000000000000000000000000001000 
	Parameter Layer bound to: 32'sb00000000000000000000000000000001 
	Parameter NeuronsPerLayer bound to: 32'sb00000000000000000000000000100101 
	Parameter NeuronInstance bound to: 32'sb00000000000000000000000000000001 
	Parameter EnableBackPropagation bound to: 32'sb00000000000000000000000000000000 
WARNING: [Synth 8-3848] Net in_actv_dout_o in module/entity neuron_ram__parameterized0 does not have driver. [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/neurons/neuron_ram.sv:21]
WARNING: [Synth 8-3848] Net wgt_dout_o in module/entity neuron_ram__parameterized0 does not have driver. [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/neurons/neuron_ram.sv:26]
INFO: [Synth 8-6155] done synthesizing module 'neuron_ram__parameterized0' (1#1) [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/neurons/neuron_ram.sv:1]
WARNING: [Synth 8-689] width (11) of port connection 'wgt_addr_o' does not match port width (3) of module 'neuron_ram__parameterized0' [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/common/ram_nn_layer.sv:301]
INFO: [Synth 8-6157] synthesizing module 'neuron_ram__parameterized1' [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/neurons/neuron_ram.sv:1]
	Parameter NumInputs bound to: 32'sb00000000000000000000000000110001 
	Parameter DataWidth bound to: 32'sb00000000000000000000000000001000 
	Parameter WeigthsWidth bound to: 32'sb00000000000000000000000000001000 
	Parameter Layer bound to: 32'sb00000000000000000000000000000001 
	Parameter NeuronsPerLayer bound to: 32'sb00000000000000000000000000100101 
	Parameter NeuronInstance bound to: 32'sb00000000000000000000000000000010 
	Parameter EnableBackPropagation bound to: 32'sb00000000000000000000000000000000 
WARNING: [Synth 8-3848] Net in_actv_dout_o in module/entity neuron_ram__parameterized1 does not have driver. [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/neurons/neuron_ram.sv:21]
WARNING: [Synth 8-3848] Net wgt_dout_o in module/entity neuron_ram__parameterized1 does not have driver. [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/neurons/neuron_ram.sv:26]
INFO: [Synth 8-6155] done synthesizing module 'neuron_ram__parameterized1' (1#1) [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/neurons/neuron_ram.sv:1]
WARNING: [Synth 8-689] width (11) of port connection 'wgt_addr_o' does not match port width (3) of module 'neuron_ram__parameterized1' [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/common/ram_nn_layer.sv:301]
INFO: [Synth 8-6157] synthesizing module 'neuron_ram__parameterized2' [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/neurons/neuron_ram.sv:1]
	Parameter NumInputs bound to: 32'sb00000000000000000000000000110001 
	Parameter DataWidth bound to: 32'sb00000000000000000000000000001000 
	Parameter WeigthsWidth bound to: 32'sb00000000000000000000000000001000 
	Parameter Layer bound to: 32'sb00000000000000000000000000000001 
	Parameter NeuronsPerLayer bound to: 32'sb00000000000000000000000000100101 
	Parameter NeuronInstance bound to: 32'sb00000000000000000000000000000011 
	Parameter EnableBackPropagation bound to: 32'sb00000000000000000000000000000000 
WARNING: [Synth 8-3848] Net in_actv_dout_o in module/entity neuron_ram__parameterized2 does not have driver. [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/neurons/neuron_ram.sv:21]
WARNING: [Synth 8-3848] Net wgt_dout_o in module/entity neuron_ram__parameterized2 does not have driver. [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/neurons/neuron_ram.sv:26]
INFO: [Synth 8-6155] done synthesizing module 'neuron_ram__parameterized2' (1#1) [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/neurons/neuron_ram.sv:1]
WARNING: [Synth 8-689] width (11) of port connection 'wgt_addr_o' does not match port width (3) of module 'neuron_ram__parameterized2' [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/common/ram_nn_layer.sv:301]
INFO: [Synth 8-6157] synthesizing module 'neuron_ram__parameterized3' [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/neurons/neuron_ram.sv:1]
	Parameter NumInputs bound to: 32'sb00000000000000000000000000110001 
	Parameter DataWidth bound to: 32'sb00000000000000000000000000001000 
	Parameter WeigthsWidth bound to: 32'sb00000000000000000000000000001000 
	Parameter Layer bound to: 32'sb00000000000000000000000000000001 
	Parameter NeuronsPerLayer bound to: 32'sb00000000000000000000000000100101 
	Parameter NeuronInstance bound to: 32'sb00000000000000000000000000000100 
	Parameter EnableBackPropagation bound to: 32'sb00000000000000000000000000000000 
WARNING: [Synth 8-3848] Net in_actv_dout_o in module/entity neuron_ram__parameterized3 does not have driver. [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/neurons/neuron_ram.sv:21]
WARNING: [Synth 8-3848] Net wgt_dout_o in module/entity neuron_ram__parameterized3 does not have driver. [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/neurons/neuron_ram.sv:26]
INFO: [Synth 8-6155] done synthesizing module 'neuron_ram__parameterized3' (1#1) [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/neurons/neuron_ram.sv:1]
WARNING: [Synth 8-689] width (11) of port connection 'wgt_addr_o' does not match port width (3) of module 'neuron_ram__parameterized3' [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/common/ram_nn_layer.sv:301]
INFO: [Synth 8-6157] synthesizing module 'neuron_ram__parameterized4' [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/neurons/neuron_ram.sv:1]
	Parameter NumInputs bound to: 32'sb00000000000000000000000000110001 
	Parameter DataWidth bound to: 32'sb00000000000000000000000000001000 
	Parameter WeigthsWidth bound to: 32'sb00000000000000000000000000001000 
	Parameter Layer bound to: 32'sb00000000000000000000000000000001 
	Parameter NeuronsPerLayer bound to: 32'sb00000000000000000000000000100101 
	Parameter NeuronInstance bound to: 32'sb00000000000000000000000000000101 
	Parameter EnableBackPropagation bound to: 32'sb00000000000000000000000000000000 
WARNING: [Synth 8-3848] Net in_actv_dout_o in module/entity neuron_ram__parameterized4 does not have driver. [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/neurons/neuron_ram.sv:21]
WARNING: [Synth 8-3848] Net wgt_dout_o in module/entity neuron_ram__parameterized4 does not have driver. [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/neurons/neuron_ram.sv:26]
INFO: [Synth 8-6155] done synthesizing module 'neuron_ram__parameterized4' (1#1) [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/neurons/neuron_ram.sv:1]
WARNING: [Synth 8-689] width (11) of port connection 'wgt_addr_o' does not match port width (3) of module 'neuron_ram__parameterized4' [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/common/ram_nn_layer.sv:301]
INFO: [Synth 8-6157] synthesizing module 'neuron_ram__parameterized5' [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/neurons/neuron_ram.sv:1]
	Parameter NumInputs bound to: 32'sb00000000000000000000000000110001 
	Parameter DataWidth bound to: 32'sb00000000000000000000000000001000 
	Parameter WeigthsWidth bound to: 32'sb00000000000000000000000000001000 
	Parameter Layer bound to: 32'sb00000000000000000000000000000001 
	Parameter NeuronsPerLayer bound to: 32'sb00000000000000000000000000100101 
	Parameter NeuronInstance bound to: 32'sb00000000000000000000000000000110 
	Parameter EnableBackPropagation bound to: 32'sb00000000000000000000000000000000 
WARNING: [Synth 8-3848] Net in_actv_dout_o in module/entity neuron_ram__parameterized5 does not have driver. [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/neurons/neuron_ram.sv:21]
WARNING: [Synth 8-3848] Net wgt_dout_o in module/entity neuron_ram__parameterized5 does not have driver. [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/neurons/neuron_ram.sv:26]
INFO: [Synth 8-6155] done synthesizing module 'neuron_ram__parameterized5' (1#1) [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/neurons/neuron_ram.sv:1]
WARNING: [Synth 8-689] width (11) of port connection 'wgt_addr_o' does not match port width (3) of module 'neuron_ram__parameterized5' [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/common/ram_nn_layer.sv:301]
INFO: [Synth 8-6157] synthesizing module 'neuron_ram__parameterized6' [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/neurons/neuron_ram.sv:1]
	Parameter NumInputs bound to: 32'sb00000000000000000000000000110001 
	Parameter DataWidth bound to: 32'sb00000000000000000000000000001000 
	Parameter WeigthsWidth bound to: 32'sb00000000000000000000000000001000 
	Parameter Layer bound to: 32'sb00000000000000000000000000000001 
	Parameter NeuronsPerLayer bound to: 32'sb00000000000000000000000000100101 
	Parameter NeuronInstance bound to: 32'sb00000000000000000000000000000111 
	Parameter EnableBackPropagation bound to: 32'sb00000000000000000000000000000000 
WARNING: [Synth 8-3848] Net in_actv_dout_o in module/entity neuron_ram__parameterized6 does not have driver. [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/neurons/neuron_ram.sv:21]
WARNING: [Synth 8-3848] Net wgt_dout_o in module/entity neuron_ram__parameterized6 does not have driver. [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/neurons/neuron_ram.sv:26]
INFO: [Synth 8-6155] done synthesizing module 'neuron_ram__parameterized6' (1#1) [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/neurons/neuron_ram.sv:1]
WARNING: [Synth 8-689] width (11) of port connection 'wgt_addr_o' does not match port width (3) of module 'neuron_ram__parameterized6' [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/common/ram_nn_layer.sv:301]
INFO: [Synth 8-6157] synthesizing module 'neuron_ram__parameterized7' [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/neurons/neuron_ram.sv:1]
	Parameter NumInputs bound to: 32'sb00000000000000000000000000110001 
	Parameter DataWidth bound to: 32'sb00000000000000000000000000001000 
	Parameter WeigthsWidth bound to: 32'sb00000000000000000000000000001000 
	Parameter Layer bound to: 32'sb00000000000000000000000000000001 
	Parameter NeuronsPerLayer bound to: 32'sb00000000000000000000000000100101 
	Parameter NeuronInstance bound to: 32'sb00000000000000000000000000001000 
	Parameter EnableBackPropagation bound to: 32'sb00000000000000000000000000000000 
WARNING: [Synth 8-3848] Net in_actv_dout_o in module/entity neuron_ram__parameterized7 does not have driver. [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/neurons/neuron_ram.sv:21]
WARNING: [Synth 8-3848] Net wgt_dout_o in module/entity neuron_ram__parameterized7 does not have driver. [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/neurons/neuron_ram.sv:26]
INFO: [Synth 8-6155] done synthesizing module 'neuron_ram__parameterized7' (1#1) [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/neurons/neuron_ram.sv:1]
WARNING: [Synth 8-689] width (11) of port connection 'wgt_addr_o' does not match port width (3) of module 'neuron_ram__parameterized7' [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/common/ram_nn_layer.sv:301]
INFO: [Synth 8-6157] synthesizing module 'neuron_ram__parameterized8' [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/neurons/neuron_ram.sv:1]
	Parameter NumInputs bound to: 32'sb00000000000000000000000000110001 
	Parameter DataWidth bound to: 32'sb00000000000000000000000000001000 
	Parameter WeigthsWidth bound to: 32'sb00000000000000000000000000001000 
	Parameter Layer bound to: 32'sb00000000000000000000000000000001 
	Parameter NeuronsPerLayer bound to: 32'sb00000000000000000000000000100101 
	Parameter NeuronInstance bound to: 32'sb00000000000000000000000000001001 
	Parameter EnableBackPropagation bound to: 32'sb00000000000000000000000000000000 
WARNING: [Synth 8-3848] Net in_actv_dout_o in module/entity neuron_ram__parameterized8 does not have driver. [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/neurons/neuron_ram.sv:21]
WARNING: [Synth 8-3848] Net wgt_dout_o in module/entity neuron_ram__parameterized8 does not have driver. [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/neurons/neuron_ram.sv:26]
INFO: [Synth 8-6155] done synthesizing module 'neuron_ram__parameterized8' (1#1) [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/neurons/neuron_ram.sv:1]
WARNING: [Synth 8-689] width (11) of port connection 'wgt_addr_o' does not match port width (3) of module 'neuron_ram__parameterized8' [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/common/ram_nn_layer.sv:301]
INFO: [Synth 8-6157] synthesizing module 'neuron_ram__parameterized9' [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/neurons/neuron_ram.sv:1]
	Parameter NumInputs bound to: 32'sb00000000000000000000000000110001 
	Parameter DataWidth bound to: 32'sb00000000000000000000000000001000 
	Parameter WeigthsWidth bound to: 32'sb00000000000000000000000000001000 
	Parameter Layer bound to: 32'sb00000000000000000000000000000001 
	Parameter NeuronsPerLayer bound to: 32'sb00000000000000000000000000100101 
	Parameter NeuronInstance bound to: 32'sb00000000000000000000000000001010 
	Parameter EnableBackPropagation bound to: 32'sb00000000000000000000000000000000 
WARNING: [Synth 8-3848] Net in_actv_dout_o in module/entity neuron_ram__parameterized9 does not have driver. [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/neurons/neuron_ram.sv:21]
WARNING: [Synth 8-3848] Net wgt_dout_o in module/entity neuron_ram__parameterized9 does not have driver. [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/neurons/neuron_ram.sv:26]
INFO: [Synth 8-6155] done synthesizing module 'neuron_ram__parameterized9' (1#1) [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/neurons/neuron_ram.sv:1]
WARNING: [Synth 8-689] width (11) of port connection 'wgt_addr_o' does not match port width (3) of module 'neuron_ram__parameterized9' [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/common/ram_nn_layer.sv:301]
INFO: [Synth 8-6157] synthesizing module 'neuron_ram__parameterized10' [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/neurons/neuron_ram.sv:1]
	Parameter NumInputs bound to: 32'sb00000000000000000000000000110001 
	Parameter DataWidth bound to: 32'sb00000000000000000000000000001000 
	Parameter WeigthsWidth bound to: 32'sb00000000000000000000000000001000 
	Parameter Layer bound to: 32'sb00000000000000000000000000000001 
	Parameter NeuronsPerLayer bound to: 32'sb00000000000000000000000000100101 
	Parameter NeuronInstance bound to: 32'sb00000000000000000000000000001011 
	Parameter EnableBackPropagation bound to: 32'sb00000000000000000000000000000000 
WARNING: [Synth 8-3848] Net in_actv_dout_o in module/entity neuron_ram__parameterized10 does not have driver. [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/neurons/neuron_ram.sv:21]
WARNING: [Synth 8-3848] Net wgt_dout_o in module/entity neuron_ram__parameterized10 does not have driver. [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/neurons/neuron_ram.sv:26]
INFO: [Synth 8-6155] done synthesizing module 'neuron_ram__parameterized10' (1#1) [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/neurons/neuron_ram.sv:1]
WARNING: [Synth 8-689] width (11) of port connection 'wgt_addr_o' does not match port width (3) of module 'neuron_ram__parameterized10' [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/common/ram_nn_layer.sv:301]
INFO: [Synth 8-6157] synthesizing module 'neuron_ram__parameterized11' [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/neurons/neuron_ram.sv:1]
	Parameter NumInputs bound to: 32'sb00000000000000000000000000110001 
	Parameter DataWidth bound to: 32'sb00000000000000000000000000001000 
	Parameter WeigthsWidth bound to: 32'sb00000000000000000000000000001000 
	Parameter Layer bound to: 32'sb00000000000000000000000000000001 
	Parameter NeuronsPerLayer bound to: 32'sb00000000000000000000000000100101 
	Parameter NeuronInstance bound to: 32'sb00000000000000000000000000001100 
	Parameter EnableBackPropagation bound to: 32'sb00000000000000000000000000000000 
WARNING: [Synth 8-3848] Net in_actv_dout_o in module/entity neuron_ram__parameterized11 does not have driver. [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/neurons/neuron_ram.sv:21]
WARNING: [Synth 8-3848] Net wgt_dout_o in module/entity neuron_ram__parameterized11 does not have driver. [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/neurons/neuron_ram.sv:26]
INFO: [Synth 8-6155] done synthesizing module 'neuron_ram__parameterized11' (1#1) [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/neurons/neuron_ram.sv:1]
WARNING: [Synth 8-689] width (11) of port connection 'wgt_addr_o' does not match port width (3) of module 'neuron_ram__parameterized11' [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/common/ram_nn_layer.sv:301]
INFO: [Synth 8-6157] synthesizing module 'neuron_ram__parameterized12' [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/neurons/neuron_ram.sv:1]
	Parameter NumInputs bound to: 32'sb00000000000000000000000000110001 
	Parameter DataWidth bound to: 32'sb00000000000000000000000000001000 
	Parameter WeigthsWidth bound to: 32'sb00000000000000000000000000001000 
	Parameter Layer bound to: 32'sb00000000000000000000000000000001 
	Parameter NeuronsPerLayer bound to: 32'sb00000000000000000000000000100101 
	Parameter NeuronInstance bound to: 32'sb00000000000000000000000000001101 
	Parameter EnableBackPropagation bound to: 32'sb00000000000000000000000000000000 
WARNING: [Synth 8-3848] Net in_actv_dout_o in module/entity neuron_ram__parameterized12 does not have driver. [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/neurons/neuron_ram.sv:21]
WARNING: [Synth 8-3848] Net wgt_dout_o in module/entity neuron_ram__parameterized12 does not have driver. [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/neurons/neuron_ram.sv:26]
INFO: [Synth 8-6155] done synthesizing module 'neuron_ram__parameterized12' (1#1) [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/neurons/neuron_ram.sv:1]
WARNING: [Synth 8-689] width (11) of port connection 'wgt_addr_o' does not match port width (3) of module 'neuron_ram__parameterized12' [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/common/ram_nn_layer.sv:301]
INFO: [Synth 8-6157] synthesizing module 'neuron_ram__parameterized13' [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/neurons/neuron_ram.sv:1]
	Parameter NumInputs bound to: 32'sb00000000000000000000000000110001 
	Parameter DataWidth bound to: 32'sb00000000000000000000000000001000 
	Parameter WeigthsWidth bound to: 32'sb00000000000000000000000000001000 
	Parameter Layer bound to: 32'sb00000000000000000000000000000001 
	Parameter NeuronsPerLayer bound to: 32'sb00000000000000000000000000100101 
	Parameter NeuronInstance bound to: 32'sb00000000000000000000000000001110 
	Parameter EnableBackPropagation bound to: 32'sb00000000000000000000000000000000 
WARNING: [Synth 8-3848] Net in_actv_dout_o in module/entity neuron_ram__parameterized13 does not have driver. [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/neurons/neuron_ram.sv:21]
WARNING: [Synth 8-3848] Net wgt_dout_o in module/entity neuron_ram__parameterized13 does not have driver. [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/neurons/neuron_ram.sv:26]
INFO: [Synth 8-6155] done synthesizing module 'neuron_ram__parameterized13' (1#1) [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/neurons/neuron_ram.sv:1]
WARNING: [Synth 8-689] width (11) of port connection 'wgt_addr_o' does not match port width (3) of module 'neuron_ram__parameterized13' [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/common/ram_nn_layer.sv:301]
INFO: [Synth 8-6157] synthesizing module 'neuron_ram__parameterized14' [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/neurons/neuron_ram.sv:1]
	Parameter NumInputs bound to: 32'sb00000000000000000000000000110001 
	Parameter DataWidth bound to: 32'sb00000000000000000000000000001000 
	Parameter WeigthsWidth bound to: 32'sb00000000000000000000000000001000 
	Parameter Layer bound to: 32'sb00000000000000000000000000000001 
	Parameter NeuronsPerLayer bound to: 32'sb00000000000000000000000000100101 
	Parameter NeuronInstance bound to: 32'sb00000000000000000000000000001111 
	Parameter EnableBackPropagation bound to: 32'sb00000000000000000000000000000000 
WARNING: [Synth 8-3848] Net in_actv_dout_o in module/entity neuron_ram__parameterized14 does not have driver. [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/neurons/neuron_ram.sv:21]
WARNING: [Synth 8-3848] Net wgt_dout_o in module/entity neuron_ram__parameterized14 does not have driver. [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/neurons/neuron_ram.sv:26]
INFO: [Synth 8-6155] done synthesizing module 'neuron_ram__parameterized14' (1#1) [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/neurons/neuron_ram.sv:1]
WARNING: [Synth 8-689] width (11) of port connection 'wgt_addr_o' does not match port width (3) of module 'neuron_ram__parameterized14' [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/common/ram_nn_layer.sv:301]
INFO: [Synth 8-6157] synthesizing module 'neuron_ram__parameterized15' [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/neurons/neuron_ram.sv:1]
	Parameter NumInputs bound to: 32'sb00000000000000000000000000110001 
	Parameter DataWidth bound to: 32'sb00000000000000000000000000001000 
	Parameter WeigthsWidth bound to: 32'sb00000000000000000000000000001000 
	Parameter Layer bound to: 32'sb00000000000000000000000000000001 
	Parameter NeuronsPerLayer bound to: 32'sb00000000000000000000000000100101 
	Parameter NeuronInstance bound to: 32'sb00000000000000000000000000010000 
	Parameter EnableBackPropagation bound to: 32'sb00000000000000000000000000000000 
WARNING: [Synth 8-3848] Net in_actv_dout_o in module/entity neuron_ram__parameterized15 does not have driver. [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/neurons/neuron_ram.sv:21]
WARNING: [Synth 8-3848] Net wgt_dout_o in module/entity neuron_ram__parameterized15 does not have driver. [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/neurons/neuron_ram.sv:26]
INFO: [Synth 8-6155] done synthesizing module 'neuron_ram__parameterized15' (1#1) [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/neurons/neuron_ram.sv:1]
WARNING: [Synth 8-689] width (11) of port connection 'wgt_addr_o' does not match port width (3) of module 'neuron_ram__parameterized15' [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/common/ram_nn_layer.sv:301]
INFO: [Synth 8-6157] synthesizing module 'neuron_ram__parameterized16' [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/neurons/neuron_ram.sv:1]
	Parameter NumInputs bound to: 32'sb00000000000000000000000000110001 
	Parameter DataWidth bound to: 32'sb00000000000000000000000000001000 
	Parameter WeigthsWidth bound to: 32'sb00000000000000000000000000001000 
	Parameter Layer bound to: 32'sb00000000000000000000000000000001 
	Parameter NeuronsPerLayer bound to: 32'sb00000000000000000000000000100101 
	Parameter NeuronInstance bound to: 32'sb00000000000000000000000000010001 
	Parameter EnableBackPropagation bound to: 32'sb00000000000000000000000000000000 
WARNING: [Synth 8-3848] Net in_actv_dout_o in module/entity neuron_ram__parameterized16 does not have driver. [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/neurons/neuron_ram.sv:21]
WARNING: [Synth 8-3848] Net wgt_dout_o in module/entity neuron_ram__parameterized16 does not have driver. [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/neurons/neuron_ram.sv:26]
INFO: [Synth 8-6155] done synthesizing module 'neuron_ram__parameterized16' (1#1) [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/neurons/neuron_ram.sv:1]
WARNING: [Synth 8-689] width (11) of port connection 'wgt_addr_o' does not match port width (3) of module 'neuron_ram__parameterized16' [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/common/ram_nn_layer.sv:301]
INFO: [Synth 8-6157] synthesizing module 'neuron_ram__parameterized17' [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/neurons/neuron_ram.sv:1]
	Parameter NumInputs bound to: 32'sb00000000000000000000000000110001 
	Parameter DataWidth bound to: 32'sb00000000000000000000000000001000 
	Parameter WeigthsWidth bound to: 32'sb00000000000000000000000000001000 
	Parameter Layer bound to: 32'sb00000000000000000000000000000001 
	Parameter NeuronsPerLayer bound to: 32'sb00000000000000000000000000100101 
	Parameter NeuronInstance bound to: 32'sb00000000000000000000000000010010 
	Parameter EnableBackPropagation bound to: 32'sb00000000000000000000000000000000 
WARNING: [Synth 8-3848] Net in_actv_dout_o in module/entity neuron_ram__parameterized17 does not have driver. [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/neurons/neuron_ram.sv:21]
WARNING: [Synth 8-3848] Net wgt_dout_o in module/entity neuron_ram__parameterized17 does not have driver. [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/neurons/neuron_ram.sv:26]
INFO: [Synth 8-6155] done synthesizing module 'neuron_ram__parameterized17' (1#1) [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/neurons/neuron_ram.sv:1]
WARNING: [Synth 8-689] width (11) of port connection 'wgt_addr_o' does not match port width (3) of module 'neuron_ram__parameterized17' [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/common/ram_nn_layer.sv:301]
INFO: [Synth 8-6157] synthesizing module 'neuron_ram__parameterized18' [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/neurons/neuron_ram.sv:1]
	Parameter NumInputs bound to: 32'sb00000000000000000000000000110001 
	Parameter DataWidth bound to: 32'sb00000000000000000000000000001000 
	Parameter WeigthsWidth bound to: 32'sb00000000000000000000000000001000 
	Parameter Layer bound to: 32'sb00000000000000000000000000000001 
	Parameter NeuronsPerLayer bound to: 32'sb00000000000000000000000000100101 
	Parameter NeuronInstance bound to: 32'sb00000000000000000000000000010011 
	Parameter EnableBackPropagation bound to: 32'sb00000000000000000000000000000000 
WARNING: [Synth 8-3848] Net in_actv_dout_o in module/entity neuron_ram__parameterized18 does not have driver. [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/neurons/neuron_ram.sv:21]
WARNING: [Synth 8-3848] Net wgt_dout_o in module/entity neuron_ram__parameterized18 does not have driver. [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/neurons/neuron_ram.sv:26]
INFO: [Synth 8-6155] done synthesizing module 'neuron_ram__parameterized18' (1#1) [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/neurons/neuron_ram.sv:1]
WARNING: [Synth 8-689] width (11) of port connection 'wgt_addr_o' does not match port width (3) of module 'neuron_ram__parameterized18' [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/common/ram_nn_layer.sv:301]
INFO: [Synth 8-6157] synthesizing module 'neuron_ram__parameterized19' [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/neurons/neuron_ram.sv:1]
	Parameter NumInputs bound to: 32'sb00000000000000000000000000110001 
	Parameter DataWidth bound to: 32'sb00000000000000000000000000001000 
	Parameter WeigthsWidth bound to: 32'sb00000000000000000000000000001000 
	Parameter Layer bound to: 32'sb00000000000000000000000000000001 
	Parameter NeuronsPerLayer bound to: 32'sb00000000000000000000000000100101 
	Parameter NeuronInstance bound to: 32'sb00000000000000000000000000010100 
	Parameter EnableBackPropagation bound to: 32'sb00000000000000000000000000000000 
WARNING: [Synth 8-3848] Net in_actv_dout_o in module/entity neuron_ram__parameterized19 does not have driver. [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/neurons/neuron_ram.sv:21]
WARNING: [Synth 8-3848] Net wgt_dout_o in module/entity neuron_ram__parameterized19 does not have driver. [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/neurons/neuron_ram.sv:26]
INFO: [Synth 8-6155] done synthesizing module 'neuron_ram__parameterized19' (1#1) [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/neurons/neuron_ram.sv:1]
WARNING: [Synth 8-689] width (11) of port connection 'wgt_addr_o' does not match port width (3) of module 'neuron_ram__parameterized19' [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/common/ram_nn_layer.sv:301]
INFO: [Synth 8-6157] synthesizing module 'neuron_ram__parameterized20' [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/neurons/neuron_ram.sv:1]
	Parameter NumInputs bound to: 32'sb00000000000000000000000000110001 
	Parameter DataWidth bound to: 32'sb00000000000000000000000000001000 
	Parameter WeigthsWidth bound to: 32'sb00000000000000000000000000001000 
	Parameter Layer bound to: 32'sb00000000000000000000000000000001 
	Parameter NeuronsPerLayer bound to: 32'sb00000000000000000000000000100101 
	Parameter NeuronInstance bound to: 32'sb00000000000000000000000000010101 
	Parameter EnableBackPropagation bound to: 32'sb00000000000000000000000000000000 
WARNING: [Synth 8-3848] Net in_actv_dout_o in module/entity neuron_ram__parameterized20 does not have driver. [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/neurons/neuron_ram.sv:21]
WARNING: [Synth 8-3848] Net wgt_dout_o in module/entity neuron_ram__parameterized20 does not have driver. [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/neurons/neuron_ram.sv:26]
INFO: [Synth 8-6155] done synthesizing module 'neuron_ram__parameterized20' (1#1) [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/neurons/neuron_ram.sv:1]
WARNING: [Synth 8-689] width (11) of port connection 'wgt_addr_o' does not match port width (3) of module 'neuron_ram__parameterized20' [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/common/ram_nn_layer.sv:301]
INFO: [Synth 8-6157] synthesizing module 'neuron_ram__parameterized21' [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/neurons/neuron_ram.sv:1]
	Parameter NumInputs bound to: 32'sb00000000000000000000000000110001 
	Parameter DataWidth bound to: 32'sb00000000000000000000000000001000 
	Parameter WeigthsWidth bound to: 32'sb00000000000000000000000000001000 
	Parameter Layer bound to: 32'sb00000000000000000000000000000001 
	Parameter NeuronsPerLayer bound to: 32'sb00000000000000000000000000100101 
	Parameter NeuronInstance bound to: 32'sb00000000000000000000000000010110 
	Parameter EnableBackPropagation bound to: 32'sb00000000000000000000000000000000 
WARNING: [Synth 8-3848] Net in_actv_dout_o in module/entity neuron_ram__parameterized21 does not have driver. [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/neurons/neuron_ram.sv:21]
WARNING: [Synth 8-3848] Net wgt_dout_o in module/entity neuron_ram__parameterized21 does not have driver. [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/neurons/neuron_ram.sv:26]
INFO: [Synth 8-6155] done synthesizing module 'neuron_ram__parameterized21' (1#1) [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/neurons/neuron_ram.sv:1]
WARNING: [Synth 8-689] width (11) of port connection 'wgt_addr_o' does not match port width (3) of module 'neuron_ram__parameterized21' [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/common/ram_nn_layer.sv:301]
INFO: [Synth 8-6157] synthesizing module 'neuron_ram__parameterized22' [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/neurons/neuron_ram.sv:1]
	Parameter NumInputs bound to: 32'sb00000000000000000000000000110001 
	Parameter DataWidth bound to: 32'sb00000000000000000000000000001000 
	Parameter WeigthsWidth bound to: 32'sb00000000000000000000000000001000 
	Parameter Layer bound to: 32'sb00000000000000000000000000000001 
	Parameter NeuronsPerLayer bound to: 32'sb00000000000000000000000000100101 
	Parameter NeuronInstance bound to: 32'sb00000000000000000000000000010111 
	Parameter EnableBackPropagation bound to: 32'sb00000000000000000000000000000000 
WARNING: [Synth 8-3848] Net in_actv_dout_o in module/entity neuron_ram__parameterized22 does not have driver. [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/neurons/neuron_ram.sv:21]
WARNING: [Synth 8-3848] Net wgt_dout_o in module/entity neuron_ram__parameterized22 does not have driver. [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/neurons/neuron_ram.sv:26]
INFO: [Synth 8-6155] done synthesizing module 'neuron_ram__parameterized22' (1#1) [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/neurons/neuron_ram.sv:1]
WARNING: [Synth 8-689] width (11) of port connection 'wgt_addr_o' does not match port width (3) of module 'neuron_ram__parameterized22' [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/common/ram_nn_layer.sv:301]
INFO: [Synth 8-6157] synthesizing module 'neuron_ram__parameterized23' [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/neurons/neuron_ram.sv:1]
	Parameter NumInputs bound to: 32'sb00000000000000000000000000110001 
	Parameter DataWidth bound to: 32'sb00000000000000000000000000001000 
	Parameter WeigthsWidth bound to: 32'sb00000000000000000000000000001000 
	Parameter Layer bound to: 32'sb00000000000000000000000000000001 
	Parameter NeuronsPerLayer bound to: 32'sb00000000000000000000000000100101 
	Parameter NeuronInstance bound to: 32'sb00000000000000000000000000011000 
	Parameter EnableBackPropagation bound to: 32'sb00000000000000000000000000000000 
WARNING: [Synth 8-3848] Net in_actv_dout_o in module/entity neuron_ram__parameterized23 does not have driver. [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/neurons/neuron_ram.sv:21]
WARNING: [Synth 8-3848] Net wgt_dout_o in module/entity neuron_ram__parameterized23 does not have driver. [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/neurons/neuron_ram.sv:26]
INFO: [Synth 8-6155] done synthesizing module 'neuron_ram__parameterized23' (1#1) [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/neurons/neuron_ram.sv:1]
WARNING: [Synth 8-689] width (11) of port connection 'wgt_addr_o' does not match port width (3) of module 'neuron_ram__parameterized23' [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/common/ram_nn_layer.sv:301]
INFO: [Synth 8-6157] synthesizing module 'neuron_ram__parameterized24' [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/neurons/neuron_ram.sv:1]
	Parameter NumInputs bound to: 32'sb00000000000000000000000000110001 
	Parameter DataWidth bound to: 32'sb00000000000000000000000000001000 
	Parameter WeigthsWidth bound to: 32'sb00000000000000000000000000001000 
	Parameter Layer bound to: 32'sb00000000000000000000000000000001 
	Parameter NeuronsPerLayer bound to: 32'sb00000000000000000000000000100101 
	Parameter NeuronInstance bound to: 32'sb00000000000000000000000000011001 
	Parameter EnableBackPropagation bound to: 32'sb00000000000000000000000000000000 
WARNING: [Synth 8-3848] Net in_actv_dout_o in module/entity neuron_ram__parameterized24 does not have driver. [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/neurons/neuron_ram.sv:21]
WARNING: [Synth 8-3848] Net wgt_dout_o in module/entity neuron_ram__parameterized24 does not have driver. [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/neurons/neuron_ram.sv:26]
INFO: [Synth 8-6155] done synthesizing module 'neuron_ram__parameterized24' (1#1) [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/neurons/neuron_ram.sv:1]
WARNING: [Synth 8-689] width (11) of port connection 'wgt_addr_o' does not match port width (3) of module 'neuron_ram__parameterized24' [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/common/ram_nn_layer.sv:301]
INFO: [Synth 8-6157] synthesizing module 'neuron_ram__parameterized25' [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/neurons/neuron_ram.sv:1]
	Parameter NumInputs bound to: 32'sb00000000000000000000000000110001 
	Parameter DataWidth bound to: 32'sb00000000000000000000000000001000 
	Parameter WeigthsWidth bound to: 32'sb00000000000000000000000000001000 
	Parameter Layer bound to: 32'sb00000000000000000000000000000001 
	Parameter NeuronsPerLayer bound to: 32'sb00000000000000000000000000100101 
	Parameter NeuronInstance bound to: 32'sb00000000000000000000000000011010 
	Parameter EnableBackPropagation bound to: 32'sb00000000000000000000000000000000 
WARNING: [Synth 8-3848] Net in_actv_dout_o in module/entity neuron_ram__parameterized25 does not have driver. [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/neurons/neuron_ram.sv:21]
WARNING: [Synth 8-3848] Net wgt_dout_o in module/entity neuron_ram__parameterized25 does not have driver. [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/neurons/neuron_ram.sv:26]
INFO: [Synth 8-6155] done synthesizing module 'neuron_ram__parameterized25' (1#1) [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/neurons/neuron_ram.sv:1]
WARNING: [Synth 8-689] width (11) of port connection 'wgt_addr_o' does not match port width (3) of module 'neuron_ram__parameterized25' [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/common/ram_nn_layer.sv:301]
INFO: [Synth 8-6157] synthesizing module 'neuron_ram__parameterized26' [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/neurons/neuron_ram.sv:1]
	Parameter NumInputs bound to: 32'sb00000000000000000000000000110001 
	Parameter DataWidth bound to: 32'sb00000000000000000000000000001000 
	Parameter WeigthsWidth bound to: 32'sb00000000000000000000000000001000 
	Parameter Layer bound to: 32'sb00000000000000000000000000000001 
	Parameter NeuronsPerLayer bound to: 32'sb00000000000000000000000000100101 
	Parameter NeuronInstance bound to: 32'sb00000000000000000000000000011011 
	Parameter EnableBackPropagation bound to: 32'sb00000000000000000000000000000000 
WARNING: [Synth 8-3848] Net in_actv_dout_o in module/entity neuron_ram__parameterized26 does not have driver. [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/neurons/neuron_ram.sv:21]
WARNING: [Synth 8-3848] Net wgt_dout_o in module/entity neuron_ram__parameterized26 does not have driver. [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/neurons/neuron_ram.sv:26]
INFO: [Synth 8-6155] done synthesizing module 'neuron_ram__parameterized26' (1#1) [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/neurons/neuron_ram.sv:1]
WARNING: [Synth 8-689] width (11) of port connection 'wgt_addr_o' does not match port width (3) of module 'neuron_ram__parameterized26' [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/common/ram_nn_layer.sv:301]
INFO: [Synth 8-6157] synthesizing module 'neuron_ram__parameterized27' [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/neurons/neuron_ram.sv:1]
	Parameter NumInputs bound to: 32'sb00000000000000000000000000110001 
	Parameter DataWidth bound to: 32'sb00000000000000000000000000001000 
	Parameter WeigthsWidth bound to: 32'sb00000000000000000000000000001000 
	Parameter Layer bound to: 32'sb00000000000000000000000000000001 
	Parameter NeuronsPerLayer bound to: 32'sb00000000000000000000000000100101 
	Parameter NeuronInstance bound to: 32'sb00000000000000000000000000011100 
	Parameter EnableBackPropagation bound to: 32'sb00000000000000000000000000000000 
WARNING: [Synth 8-3848] Net in_actv_dout_o in module/entity neuron_ram__parameterized27 does not have driver. [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/neurons/neuron_ram.sv:21]
WARNING: [Synth 8-3848] Net wgt_dout_o in module/entity neuron_ram__parameterized27 does not have driver. [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/neurons/neuron_ram.sv:26]
INFO: [Synth 8-6155] done synthesizing module 'neuron_ram__parameterized27' (1#1) [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/neurons/neuron_ram.sv:1]
WARNING: [Synth 8-689] width (11) of port connection 'wgt_addr_o' does not match port width (3) of module 'neuron_ram__parameterized27' [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/common/ram_nn_layer.sv:301]
INFO: [Synth 8-6157] synthesizing module 'neuron_ram__parameterized28' [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/neurons/neuron_ram.sv:1]
	Parameter NumInputs bound to: 32'sb00000000000000000000000000110001 
	Parameter DataWidth bound to: 32'sb00000000000000000000000000001000 
	Parameter WeigthsWidth bound to: 32'sb00000000000000000000000000001000 
	Parameter Layer bound to: 32'sb00000000000000000000000000000001 
	Parameter NeuronsPerLayer bound to: 32'sb00000000000000000000000000100101 
	Parameter NeuronInstance bound to: 32'sb00000000000000000000000000011101 
	Parameter EnableBackPropagation bound to: 32'sb00000000000000000000000000000000 
WARNING: [Synth 8-3848] Net in_actv_dout_o in module/entity neuron_ram__parameterized28 does not have driver. [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/neurons/neuron_ram.sv:21]
WARNING: [Synth 8-3848] Net wgt_dout_o in module/entity neuron_ram__parameterized28 does not have driver. [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/neurons/neuron_ram.sv:26]
INFO: [Synth 8-6155] done synthesizing module 'neuron_ram__parameterized28' (1#1) [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/neurons/neuron_ram.sv:1]
WARNING: [Synth 8-689] width (11) of port connection 'wgt_addr_o' does not match port width (3) of module 'neuron_ram__parameterized28' [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/common/ram_nn_layer.sv:301]
INFO: [Synth 8-6157] synthesizing module 'neuron_ram__parameterized29' [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/neurons/neuron_ram.sv:1]
	Parameter NumInputs bound to: 32'sb00000000000000000000000000110001 
	Parameter DataWidth bound to: 32'sb00000000000000000000000000001000 
	Parameter WeigthsWidth bound to: 32'sb00000000000000000000000000001000 
	Parameter Layer bound to: 32'sb00000000000000000000000000000001 
	Parameter NeuronsPerLayer bound to: 32'sb00000000000000000000000000100101 
	Parameter NeuronInstance bound to: 32'sb00000000000000000000000000011110 
	Parameter EnableBackPropagation bound to: 32'sb00000000000000000000000000000000 
WARNING: [Synth 8-3848] Net in_actv_dout_o in module/entity neuron_ram__parameterized29 does not have driver. [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/neurons/neuron_ram.sv:21]
WARNING: [Synth 8-3848] Net wgt_dout_o in module/entity neuron_ram__parameterized29 does not have driver. [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/neurons/neuron_ram.sv:26]
INFO: [Synth 8-6155] done synthesizing module 'neuron_ram__parameterized29' (1#1) [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/neurons/neuron_ram.sv:1]
WARNING: [Synth 8-689] width (11) of port connection 'wgt_addr_o' does not match port width (3) of module 'neuron_ram__parameterized29' [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/common/ram_nn_layer.sv:301]
INFO: [Synth 8-6157] synthesizing module 'neuron_ram__parameterized30' [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/neurons/neuron_ram.sv:1]
	Parameter NumInputs bound to: 32'sb00000000000000000000000000110001 
	Parameter DataWidth bound to: 32'sb00000000000000000000000000001000 
	Parameter WeigthsWidth bound to: 32'sb00000000000000000000000000001000 
	Parameter Layer bound to: 32'sb00000000000000000000000000000001 
	Parameter NeuronsPerLayer bound to: 32'sb00000000000000000000000000100101 
	Parameter NeuronInstance bound to: 32'sb00000000000000000000000000011111 
	Parameter EnableBackPropagation bound to: 32'sb00000000000000000000000000000000 
WARNING: [Synth 8-3848] Net in_actv_dout_o in module/entity neuron_ram__parameterized30 does not have driver. [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/neurons/neuron_ram.sv:21]
WARNING: [Synth 8-3848] Net wgt_dout_o in module/entity neuron_ram__parameterized30 does not have driver. [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/neurons/neuron_ram.sv:26]
INFO: [Synth 8-6155] done synthesizing module 'neuron_ram__parameterized30' (1#1) [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/neurons/neuron_ram.sv:1]
WARNING: [Synth 8-689] width (11) of port connection 'wgt_addr_o' does not match port width (3) of module 'neuron_ram__parameterized30' [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/common/ram_nn_layer.sv:301]
INFO: [Synth 8-6157] synthesizing module 'neuron_ram__parameterized31' [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/neurons/neuron_ram.sv:1]
	Parameter NumInputs bound to: 32'sb00000000000000000000000000110001 
	Parameter DataWidth bound to: 32'sb00000000000000000000000000001000 
	Parameter WeigthsWidth bound to: 32'sb00000000000000000000000000001000 
	Parameter Layer bound to: 32'sb00000000000000000000000000000001 
	Parameter NeuronsPerLayer bound to: 32'sb00000000000000000000000000100101 
	Parameter NeuronInstance bound to: 32'sb00000000000000000000000000100000 
	Parameter EnableBackPropagation bound to: 32'sb00000000000000000000000000000000 
WARNING: [Synth 8-3848] Net in_actv_dout_o in module/entity neuron_ram__parameterized31 does not have driver. [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/neurons/neuron_ram.sv:21]
WARNING: [Synth 8-3848] Net wgt_dout_o in module/entity neuron_ram__parameterized31 does not have driver. [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/neurons/neuron_ram.sv:26]
INFO: [Synth 8-6155] done synthesizing module 'neuron_ram__parameterized31' (1#1) [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/neurons/neuron_ram.sv:1]
WARNING: [Synth 8-689] width (11) of port connection 'wgt_addr_o' does not match port width (3) of module 'neuron_ram__parameterized31' [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/common/ram_nn_layer.sv:301]
INFO: [Synth 8-6157] synthesizing module 'neuron_ram__parameterized32' [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/neurons/neuron_ram.sv:1]
	Parameter NumInputs bound to: 32'sb00000000000000000000000000110001 
	Parameter DataWidth bound to: 32'sb00000000000000000000000000001000 
	Parameter WeigthsWidth bound to: 32'sb00000000000000000000000000001000 
	Parameter Layer bound to: 32'sb00000000000000000000000000000001 
	Parameter NeuronsPerLayer bound to: 32'sb00000000000000000000000000100101 
	Parameter NeuronInstance bound to: 32'sb00000000000000000000000000100001 
	Parameter EnableBackPropagation bound to: 32'sb00000000000000000000000000000000 
WARNING: [Synth 8-3848] Net in_actv_dout_o in module/entity neuron_ram__parameterized32 does not have driver. [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/neurons/neuron_ram.sv:21]
WARNING: [Synth 8-3848] Net wgt_dout_o in module/entity neuron_ram__parameterized32 does not have driver. [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/neurons/neuron_ram.sv:26]
INFO: [Synth 8-6155] done synthesizing module 'neuron_ram__parameterized32' (1#1) [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/neurons/neuron_ram.sv:1]
WARNING: [Synth 8-689] width (11) of port connection 'wgt_addr_o' does not match port width (3) of module 'neuron_ram__parameterized32' [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/common/ram_nn_layer.sv:301]
INFO: [Synth 8-6157] synthesizing module 'neuron_ram__parameterized33' [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/neurons/neuron_ram.sv:1]
	Parameter NumInputs bound to: 32'sb00000000000000000000000000110001 
	Parameter DataWidth bound to: 32'sb00000000000000000000000000001000 
	Parameter WeigthsWidth bound to: 32'sb00000000000000000000000000001000 
	Parameter Layer bound to: 32'sb00000000000000000000000000000001 
	Parameter NeuronsPerLayer bound to: 32'sb00000000000000000000000000100101 
	Parameter NeuronInstance bound to: 32'sb00000000000000000000000000100010 
	Parameter EnableBackPropagation bound to: 32'sb00000000000000000000000000000000 
WARNING: [Synth 8-3848] Net in_actv_dout_o in module/entity neuron_ram__parameterized33 does not have driver. [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/neurons/neuron_ram.sv:21]
WARNING: [Synth 8-3848] Net wgt_dout_o in module/entity neuron_ram__parameterized33 does not have driver. [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/neurons/neuron_ram.sv:26]
INFO: [Synth 8-6155] done synthesizing module 'neuron_ram__parameterized33' (1#1) [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/neurons/neuron_ram.sv:1]
WARNING: [Synth 8-689] width (11) of port connection 'wgt_addr_o' does not match port width (3) of module 'neuron_ram__parameterized33' [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/common/ram_nn_layer.sv:301]
INFO: [Synth 8-6157] synthesizing module 'neuron_ram__parameterized34' [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/neurons/neuron_ram.sv:1]
	Parameter NumInputs bound to: 32'sb00000000000000000000000000110001 
	Parameter DataWidth bound to: 32'sb00000000000000000000000000001000 
	Parameter WeigthsWidth bound to: 32'sb00000000000000000000000000001000 
	Parameter Layer bound to: 32'sb00000000000000000000000000000001 
	Parameter NeuronsPerLayer bound to: 32'sb00000000000000000000000000100101 
	Parameter NeuronInstance bound to: 32'sb00000000000000000000000000100011 
	Parameter EnableBackPropagation bound to: 32'sb00000000000000000000000000000000 
WARNING: [Synth 8-3848] Net in_actv_dout_o in module/entity neuron_ram__parameterized34 does not have driver. [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/neurons/neuron_ram.sv:21]
WARNING: [Synth 8-3848] Net wgt_dout_o in module/entity neuron_ram__parameterized34 does not have driver. [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/neurons/neuron_ram.sv:26]
INFO: [Synth 8-6155] done synthesizing module 'neuron_ram__parameterized34' (1#1) [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/neurons/neuron_ram.sv:1]
WARNING: [Synth 8-689] width (11) of port connection 'wgt_addr_o' does not match port width (3) of module 'neuron_ram__parameterized34' [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/common/ram_nn_layer.sv:301]
INFO: [Synth 8-6157] synthesizing module 'neuron_ram__parameterized35' [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/neurons/neuron_ram.sv:1]
	Parameter NumInputs bound to: 32'sb00000000000000000000000000110001 
	Parameter DataWidth bound to: 32'sb00000000000000000000000000001000 
	Parameter WeigthsWidth bound to: 32'sb00000000000000000000000000001000 
	Parameter Layer bound to: 32'sb00000000000000000000000000000001 
	Parameter NeuronsPerLayer bound to: 32'sb00000000000000000000000000100101 
	Parameter NeuronInstance bound to: 32'sb00000000000000000000000000100100 
	Parameter EnableBackPropagation bound to: 32'sb00000000000000000000000000000000 
WARNING: [Synth 8-3848] Net in_actv_dout_o in module/entity neuron_ram__parameterized35 does not have driver. [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/neurons/neuron_ram.sv:21]
WARNING: [Synth 8-3848] Net wgt_dout_o in module/entity neuron_ram__parameterized35 does not have driver. [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/neurons/neuron_ram.sv:26]
INFO: [Synth 8-6155] done synthesizing module 'neuron_ram__parameterized35' (1#1) [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/neurons/neuron_ram.sv:1]
WARNING: [Synth 8-689] width (11) of port connection 'wgt_addr_o' does not match port width (3) of module 'neuron_ram__parameterized35' [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/common/ram_nn_layer.sv:301]
INFO: [Synth 8-6157] synthesizing module 'arbiter' [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/common/arbiter.sv:5]
	Parameter NUM_PORTS bound to: 32'sb00000000000000000000000000100101 
INFO: [Synth 8-6155] done synthesizing module 'arbiter' (2#1) [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/common/arbiter.sv:5]
INFO: [Synth 8-6157] synthesizing module 'ram_mux' [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/common/ram_mux.sv:1]
	Parameter NUM_PORTS bound to: 32'sb00000000000000000000000000100101 
	Parameter DataWidth bound to: 32'sb00000000000000000000000000001000 
	Parameter AddrWidth bound to: 32'sb00000000000000000000000000001011 
INFO: [Synth 8-6155] done synthesizing module 'ram_mux' (3#1) [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/common/ram_mux.sv:1]
WARNING: [Synth 8-689] width (6) of port connection 'ram_addr_o' does not match port width (11) of module 'ram_mux' [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/common/ram_nn_layer.sv:133]
INFO: [Synth 8-6157] synthesizing module 'bram_dp' [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/bram/bram_dp.sv:1]
	Parameter RAM_DATA_WIDTH bound to: 32'sb00000000000000000000000000001000 
	Parameter RAM_ADDR_WIDTH bound to: 32'sb00000000000000000000000000001011 
INFO: [Synth 8-6155] done synthesizing module 'bram_dp' (4#1) [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/bram/bram_dp.sv:1]
INFO: [Synth 8-6157] synthesizing module 'ram_mux__parameterized0' [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/common/ram_mux.sv:1]
	Parameter NUM_PORTS bound to: 32'sb00000000000000000000000000100101 
	Parameter DataWidth bound to: 32'sb00000000000000000000000000001000 
	Parameter AddrWidth bound to: 32'sb00000000000000000000000000000110 
INFO: [Synth 8-6155] done synthesizing module 'ram_mux__parameterized0' (4#1) [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/common/ram_mux.sv:1]
INFO: [Synth 8-6157] synthesizing module 'bram_dp__parameterized0' [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/bram/bram_dp.sv:1]
	Parameter RAM_DATA_WIDTH bound to: 32'sb00000000000000000000000000001000 
	Parameter RAM_ADDR_WIDTH bound to: 32'sb00000000000000000000000000000110 
INFO: [Synth 8-6155] done synthesizing module 'bram_dp__parameterized0' (4#1) [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/bram/bram_dp.sv:1]
INFO: [Synth 8-6157] synthesizing module 'mult_mux' [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/common/mult_mux.sv:3]
	Parameter NUM_PORTS bound to: 32'sb00000000000000000000000000100101 
	Parameter DataWidth bound to: 32'sb00000000000000000000000000001000 
	Parameter AddrWidth bound to: 32'sb00000000000000000000000000000110 
INFO: [Synth 8-6155] done synthesizing module 'mult_mux' (5#1) [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/common/mult_mux.sv:3]
WARNING: [Synth 8-689] width (8) of port connection 'result_o' does not match port width (16) of module 'mult_mux' [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/common/ram_nn_layer.sv:258]
WARNING: [Synth 8-689] width (9) of port connection 'value_i' does not match port width (8) of module 'mult_mux' [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/common/ram_nn_layer.sv:261]
INFO: [Synth 8-6157] synthesizing module 'mul' [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/maths/mul.sv:7]
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter FBITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mul' (6#1) [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/maths/mul.sv:7]
WARNING: [Synth 8-689] width (9) of port connection 'val' does not match port width (8) of module 'mul' [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/common/ram_nn_layer.sv:281]
INFO: [Synth 8-6155] done synthesizing module 'ram_nn_layer' (7#1) [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/common/ram_nn_layer.sv:1]
INFO: [Synth 8-6157] synthesizing module 'ram_nn_layer__parameterized0' [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/common/ram_nn_layer.sv:1]
	Parameter NumInputLayer bound to: 32'sb00000000000000000000000000000100 
	Parameter DataWidth bound to: 32'sb00000000000000000000000000001000 
	Parameter WeigthsWidth bound to: 32'sb00000000000000000000000000001000 
	Parameter AddrWidth bound to: 32'sb00000000000000000000000000000110 
	Parameter NumNeuronsLayer bound to: 32'sb00000000000000000000000000000100 
	Parameter FpWidth bound to: 32'sb00000000000000000000000000000100 
INFO: [Synth 8-6157] synthesizing module 'neuron_ram__parameterized36' [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/neurons/neuron_ram.sv:1]
	Parameter NumInputs bound to: 32'sb00000000000000000000000000000100 
	Parameter DataWidth bound to: 32'sb00000000000000000000000000001000 
	Parameter WeigthsWidth bound to: 32'sb00000000000000000000000000001000 
	Parameter Layer bound to: 32'sb00000000000000000000000000000001 
	Parameter NeuronsPerLayer bound to: 32'sb00000000000000000000000000000100 
	Parameter NeuronInstance bound to: 32'sb00000000000000000000000000000000 
	Parameter EnableBackPropagation bound to: 32'sb00000000000000000000000000000000 
WARNING: [Synth 8-3848] Net in_actv_dout_o in module/entity neuron_ram__parameterized36 does not have driver. [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/neurons/neuron_ram.sv:21]
WARNING: [Synth 8-3848] Net wgt_dout_o in module/entity neuron_ram__parameterized36 does not have driver. [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/neurons/neuron_ram.sv:26]
INFO: [Synth 8-6155] done synthesizing module 'neuron_ram__parameterized36' (7#1) [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/neurons/neuron_ram.sv:1]
WARNING: [Synth 8-689] width (6) of port connection 'in_actv_addr_o' does not match port width (2) of module 'neuron_ram__parameterized36' [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/common/ram_nn_layer.sv:297]
WARNING: [Synth 8-689] width (5) of port connection 'wgt_addr_o' does not match port width (3) of module 'neuron_ram__parameterized36' [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/common/ram_nn_layer.sv:301]
WARNING: [Synth 8-689] width (6) of port connection 'out_actv_addr_o' does not match port width (2) of module 'neuron_ram__parameterized36' [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/common/ram_nn_layer.sv:305]
INFO: [Synth 8-6157] synthesizing module 'neuron_ram__parameterized37' [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/neurons/neuron_ram.sv:1]
	Parameter NumInputs bound to: 32'sb00000000000000000000000000000100 
	Parameter DataWidth bound to: 32'sb00000000000000000000000000001000 
	Parameter WeigthsWidth bound to: 32'sb00000000000000000000000000001000 
	Parameter Layer bound to: 32'sb00000000000000000000000000000001 
	Parameter NeuronsPerLayer bound to: 32'sb00000000000000000000000000000100 
	Parameter NeuronInstance bound to: 32'sb00000000000000000000000000000001 
	Parameter EnableBackPropagation bound to: 32'sb00000000000000000000000000000000 
WARNING: [Synth 8-3848] Net in_actv_dout_o in module/entity neuron_ram__parameterized37 does not have driver. [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/neurons/neuron_ram.sv:21]
WARNING: [Synth 8-3848] Net wgt_dout_o in module/entity neuron_ram__parameterized37 does not have driver. [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/neurons/neuron_ram.sv:26]
INFO: [Synth 8-6155] done synthesizing module 'neuron_ram__parameterized37' (7#1) [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/neurons/neuron_ram.sv:1]
WARNING: [Synth 8-689] width (6) of port connection 'in_actv_addr_o' does not match port width (2) of module 'neuron_ram__parameterized37' [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/common/ram_nn_layer.sv:297]
WARNING: [Synth 8-689] width (5) of port connection 'wgt_addr_o' does not match port width (3) of module 'neuron_ram__parameterized37' [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/common/ram_nn_layer.sv:301]
WARNING: [Synth 8-689] width (6) of port connection 'out_actv_addr_o' does not match port width (2) of module 'neuron_ram__parameterized37' [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/common/ram_nn_layer.sv:305]
INFO: [Synth 8-6157] synthesizing module 'neuron_ram__parameterized38' [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/neurons/neuron_ram.sv:1]
	Parameter NumInputs bound to: 32'sb00000000000000000000000000000100 
	Parameter DataWidth bound to: 32'sb00000000000000000000000000001000 
	Parameter WeigthsWidth bound to: 32'sb00000000000000000000000000001000 
	Parameter Layer bound to: 32'sb00000000000000000000000000000001 
	Parameter NeuronsPerLayer bound to: 32'sb00000000000000000000000000000100 
	Parameter NeuronInstance bound to: 32'sb00000000000000000000000000000010 
	Parameter EnableBackPropagation bound to: 32'sb00000000000000000000000000000000 
WARNING: [Synth 8-3848] Net in_actv_dout_o in module/entity neuron_ram__parameterized38 does not have driver. [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/neurons/neuron_ram.sv:21]
WARNING: [Synth 8-3848] Net wgt_dout_o in module/entity neuron_ram__parameterized38 does not have driver. [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/neurons/neuron_ram.sv:26]
INFO: [Synth 8-6155] done synthesizing module 'neuron_ram__parameterized38' (7#1) [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/neurons/neuron_ram.sv:1]
WARNING: [Synth 8-689] width (6) of port connection 'in_actv_addr_o' does not match port width (2) of module 'neuron_ram__parameterized38' [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/common/ram_nn_layer.sv:297]
WARNING: [Synth 8-689] width (5) of port connection 'wgt_addr_o' does not match port width (3) of module 'neuron_ram__parameterized38' [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/common/ram_nn_layer.sv:301]
WARNING: [Synth 8-689] width (6) of port connection 'out_actv_addr_o' does not match port width (2) of module 'neuron_ram__parameterized38' [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/common/ram_nn_layer.sv:305]
INFO: [Synth 8-6157] synthesizing module 'neuron_ram__parameterized39' [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/neurons/neuron_ram.sv:1]
	Parameter NumInputs bound to: 32'sb00000000000000000000000000000100 
	Parameter DataWidth bound to: 32'sb00000000000000000000000000001000 
	Parameter WeigthsWidth bound to: 32'sb00000000000000000000000000001000 
	Parameter Layer bound to: 32'sb00000000000000000000000000000001 
	Parameter NeuronsPerLayer bound to: 32'sb00000000000000000000000000000100 
	Parameter NeuronInstance bound to: 32'sb00000000000000000000000000000011 
	Parameter EnableBackPropagation bound to: 32'sb00000000000000000000000000000000 
WARNING: [Synth 8-3848] Net in_actv_dout_o in module/entity neuron_ram__parameterized39 does not have driver. [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/neurons/neuron_ram.sv:21]
WARNING: [Synth 8-3848] Net wgt_dout_o in module/entity neuron_ram__parameterized39 does not have driver. [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/neurons/neuron_ram.sv:26]
INFO: [Synth 8-6155] done synthesizing module 'neuron_ram__parameterized39' (7#1) [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/neurons/neuron_ram.sv:1]
WARNING: [Synth 8-689] width (6) of port connection 'in_actv_addr_o' does not match port width (2) of module 'neuron_ram__parameterized39' [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/common/ram_nn_layer.sv:297]
WARNING: [Synth 8-689] width (5) of port connection 'wgt_addr_o' does not match port width (3) of module 'neuron_ram__parameterized39' [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/common/ram_nn_layer.sv:301]
WARNING: [Synth 8-689] width (6) of port connection 'out_actv_addr_o' does not match port width (2) of module 'neuron_ram__parameterized39' [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/common/ram_nn_layer.sv:305]
INFO: [Synth 8-6157] synthesizing module 'arbiter__parameterized0' [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/common/arbiter.sv:5]
	Parameter NUM_PORTS bound to: 32'sb00000000000000000000000000000100 
INFO: [Synth 8-6155] done synthesizing module 'arbiter__parameterized0' (7#1) [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/common/arbiter.sv:5]
INFO: [Synth 8-6157] synthesizing module 'ram_mux__parameterized1' [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/common/ram_mux.sv:1]
	Parameter NUM_PORTS bound to: 32'sb00000000000000000000000000000100 
	Parameter DataWidth bound to: 32'sb00000000000000000000000000001000 
	Parameter AddrWidth bound to: 32'sb00000000000000000000000000000101 
INFO: [Synth 8-6155] done synthesizing module 'ram_mux__parameterized1' (7#1) [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/common/ram_mux.sv:1]
WARNING: [Synth 8-689] width (6) of port connection 'ram_addr_o' does not match port width (5) of module 'ram_mux__parameterized1' [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/common/ram_nn_layer.sv:133]
INFO: [Synth 8-6157] synthesizing module 'bram_dp__parameterized1' [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/bram/bram_dp.sv:1]
	Parameter RAM_DATA_WIDTH bound to: 32'sb00000000000000000000000000001000 
	Parameter RAM_ADDR_WIDTH bound to: 32'sb00000000000000000000000000000101 
INFO: [Synth 8-6155] done synthesizing module 'bram_dp__parameterized1' (7#1) [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/bram/bram_dp.sv:1]
WARNING: [Synth 8-689] width (6) of port connection 'a_addr' does not match port width (5) of module 'bram_dp__parameterized1' [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/common/ram_nn_layer.sv:146]
INFO: [Synth 8-6157] synthesizing module 'ram_mux__parameterized2' [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/common/ram_mux.sv:1]
	Parameter NUM_PORTS bound to: 32'sb00000000000000000000000000000100 
	Parameter DataWidth bound to: 32'sb00000000000000000000000000001000 
	Parameter AddrWidth bound to: 32'sb00000000000000000000000000000110 
INFO: [Synth 8-6155] done synthesizing module 'ram_mux__parameterized2' (7#1) [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/common/ram_mux.sv:1]
INFO: [Synth 8-6157] synthesizing module 'mult_mux__parameterized0' [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/common/mult_mux.sv:3]
	Parameter NUM_PORTS bound to: 32'sb00000000000000000000000000000100 
	Parameter DataWidth bound to: 32'sb00000000000000000000000000001000 
	Parameter AddrWidth bound to: 32'sb00000000000000000000000000000110 
INFO: [Synth 8-6155] done synthesizing module 'mult_mux__parameterized0' (7#1) [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/common/mult_mux.sv:3]
WARNING: [Synth 8-689] width (8) of port connection 'result_o' does not match port width (16) of module 'mult_mux__parameterized0' [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/common/ram_nn_layer.sv:258]
WARNING: [Synth 8-689] width (9) of port connection 'value_i' does not match port width (8) of module 'mult_mux__parameterized0' [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/common/ram_nn_layer.sv:261]
WARNING: [Synth 8-689] width (9) of port connection 'val' does not match port width (8) of module 'mul' [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/common/ram_nn_layer.sv:281]
INFO: [Synth 8-6155] done synthesizing module 'ram_nn_layer__parameterized0' (7#1) [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/common/ram_nn_layer.sv:1]
WARNING: [Synth 8-689] width (6) of port connection 'wgt_in_ram_addr' does not match port width (5) of module 'ram_nn_layer__parameterized0' [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/common/ram_nn.sv:159]
WARNING: [Synth 8-689] width (6) of port connection 'wgt_in_ram_addr' does not match port width (5) of module 'ram_nn_layer__parameterized0' [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/common/ram_nn.sv:159]
INFO: [Synth 8-6157] synthesizing module 'ram_mux_input' [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/common/ram_mux_input.sv:1]
	Parameter NUM_PORTS bound to: 32'sb00000000000000000000000000000011 
	Parameter DataWidth bound to: 32'sb00000000000000000000000000001000 
	Parameter AddrWidth bound to: 32'sb00000000000000000000000000000110 
INFO: [Synth 8-6155] done synthesizing module 'ram_mux_input' (8#1) [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/common/ram_mux_input.sv:1]
WARNING: [Synth 8-689] width (11) of port connection 'ram_addr_i' does not match port width (6) of module 'ram_mux_input' [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/common/ram_nn.sv:90]
WARNING: [Synth 8-3848] Net req_o in module/entity ram_nn does not have driver. [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/common/ram_nn.sv:20]
INFO: [Synth 8-6155] done synthesizing module 'ram_nn' (9#1) [/home/idris/projects/FPGA_VISION/NN_SHIFT/src/common/ram_nn.sv:1]
WARNING: [Synth 8-7129] Port mult_a_i[31] in module mult_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mult_a_i[30] in module mult_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mult_a_i[29] in module mult_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mult_a_i[28] in module mult_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mult_a_i[27] in module mult_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mult_a_i[26] in module mult_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mult_a_i[25] in module mult_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mult_a_i[24] in module mult_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port done_i in module mult_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port valid_i in module mult_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_actv_dout_o[7] in module neuron_ram__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_actv_dout_o[6] in module neuron_ram__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_actv_dout_o[5] in module neuron_ram__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_actv_dout_o[4] in module neuron_ram__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_actv_dout_o[3] in module neuron_ram__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_actv_dout_o[2] in module neuron_ram__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_actv_dout_o[1] in module neuron_ram__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_actv_dout_o[0] in module neuron_ram__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wgt_dout_o[7] in module neuron_ram__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wgt_dout_o[6] in module neuron_ram__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wgt_dout_o[5] in module neuron_ram__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wgt_dout_o[4] in module neuron_ram__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wgt_dout_o[3] in module neuron_ram__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wgt_dout_o[2] in module neuron_ram__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wgt_dout_o[1] in module neuron_ram__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wgt_dout_o[0] in module neuron_ram__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_actv_din_i[7] in module neuron_ram__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_actv_din_i[6] in module neuron_ram__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_actv_din_i[5] in module neuron_ram__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_actv_din_i[4] in module neuron_ram__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_actv_din_i[3] in module neuron_ram__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_actv_din_i[2] in module neuron_ram__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_actv_din_i[1] in module neuron_ram__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_actv_din_i[0] in module neuron_ram__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mult_busy_i in module neuron_ram__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_actv_dout_o[7] in module neuron_ram__parameterized38 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_actv_dout_o[6] in module neuron_ram__parameterized38 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_actv_dout_o[5] in module neuron_ram__parameterized38 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_actv_dout_o[4] in module neuron_ram__parameterized38 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_actv_dout_o[3] in module neuron_ram__parameterized38 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_actv_dout_o[2] in module neuron_ram__parameterized38 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_actv_dout_o[1] in module neuron_ram__parameterized38 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_actv_dout_o[0] in module neuron_ram__parameterized38 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wgt_dout_o[7] in module neuron_ram__parameterized38 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wgt_dout_o[6] in module neuron_ram__parameterized38 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wgt_dout_o[5] in module neuron_ram__parameterized38 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wgt_dout_o[4] in module neuron_ram__parameterized38 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wgt_dout_o[3] in module neuron_ram__parameterized38 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wgt_dout_o[2] in module neuron_ram__parameterized38 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wgt_dout_o[1] in module neuron_ram__parameterized38 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wgt_dout_o[0] in module neuron_ram__parameterized38 is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_actv_din_i[7] in module neuron_ram__parameterized38 is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_actv_din_i[6] in module neuron_ram__parameterized38 is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_actv_din_i[5] in module neuron_ram__parameterized38 is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_actv_din_i[4] in module neuron_ram__parameterized38 is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_actv_din_i[3] in module neuron_ram__parameterized38 is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_actv_din_i[2] in module neuron_ram__parameterized38 is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_actv_din_i[1] in module neuron_ram__parameterized38 is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_actv_din_i[0] in module neuron_ram__parameterized38 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mult_busy_i in module neuron_ram__parameterized38 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_actv_dout_o[7] in module neuron_ram__parameterized37 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_actv_dout_o[6] in module neuron_ram__parameterized37 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_actv_dout_o[5] in module neuron_ram__parameterized37 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_actv_dout_o[4] in module neuron_ram__parameterized37 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_actv_dout_o[3] in module neuron_ram__parameterized37 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_actv_dout_o[2] in module neuron_ram__parameterized37 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_actv_dout_o[1] in module neuron_ram__parameterized37 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_actv_dout_o[0] in module neuron_ram__parameterized37 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wgt_dout_o[7] in module neuron_ram__parameterized37 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wgt_dout_o[6] in module neuron_ram__parameterized37 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wgt_dout_o[5] in module neuron_ram__parameterized37 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wgt_dout_o[4] in module neuron_ram__parameterized37 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wgt_dout_o[3] in module neuron_ram__parameterized37 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wgt_dout_o[2] in module neuron_ram__parameterized37 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wgt_dout_o[1] in module neuron_ram__parameterized37 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wgt_dout_o[0] in module neuron_ram__parameterized37 is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_actv_din_i[7] in module neuron_ram__parameterized37 is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_actv_din_i[6] in module neuron_ram__parameterized37 is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_actv_din_i[5] in module neuron_ram__parameterized37 is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_actv_din_i[4] in module neuron_ram__parameterized37 is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_actv_din_i[3] in module neuron_ram__parameterized37 is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_actv_din_i[2] in module neuron_ram__parameterized37 is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_actv_din_i[1] in module neuron_ram__parameterized37 is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_actv_din_i[0] in module neuron_ram__parameterized37 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mult_busy_i in module neuron_ram__parameterized37 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_actv_dout_o[7] in module neuron_ram__parameterized36 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_actv_dout_o[6] in module neuron_ram__parameterized36 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_actv_dout_o[5] in module neuron_ram__parameterized36 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_actv_dout_o[4] in module neuron_ram__parameterized36 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_actv_dout_o[3] in module neuron_ram__parameterized36 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_actv_dout_o[2] in module neuron_ram__parameterized36 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_actv_dout_o[1] in module neuron_ram__parameterized36 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_actv_dout_o[0] in module neuron_ram__parameterized36 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wgt_dout_o[7] in module neuron_ram__parameterized36 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wgt_dout_o[6] in module neuron_ram__parameterized36 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wgt_dout_o[5] in module neuron_ram__parameterized36 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wgt_dout_o[4] in module neuron_ram__parameterized36 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wgt_dout_o[3] in module neuron_ram__parameterized36 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wgt_dout_o[2] in module neuron_ram__parameterized36 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wgt_dout_o[1] in module neuron_ram__parameterized36 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 2744.215 ; gain = 0.000 ; free physical = 1063 ; free virtual = 7246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2744.215 ; gain = 0.000 ; free physical = 1094 ; free virtual = 7258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2752.086 ; gain = 7.871 ; free physical = 1094 ; free virtual = 7258
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'neuron_ram'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'neuron_ram__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'neuron_ram__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'neuron_ram__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'neuron_ram__parameterized3'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'neuron_ram__parameterized4'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'neuron_ram__parameterized5'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'neuron_ram__parameterized6'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'neuron_ram__parameterized7'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'neuron_ram__parameterized8'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'neuron_ram__parameterized9'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'neuron_ram__parameterized10'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'neuron_ram__parameterized11'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'neuron_ram__parameterized12'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'neuron_ram__parameterized13'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'neuron_ram__parameterized14'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'neuron_ram__parameterized15'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'neuron_ram__parameterized16'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'neuron_ram__parameterized17'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'neuron_ram__parameterized18'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'neuron_ram__parameterized19'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'neuron_ram__parameterized20'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'neuron_ram__parameterized21'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'neuron_ram__parameterized22'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'neuron_ram__parameterized23'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'neuron_ram__parameterized24'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'neuron_ram__parameterized25'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'neuron_ram__parameterized26'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'neuron_ram__parameterized27'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'neuron_ram__parameterized28'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'neuron_ram__parameterized29'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'neuron_ram__parameterized30'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'neuron_ram__parameterized31'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'neuron_ram__parameterized32'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'neuron_ram__parameterized33'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'neuron_ram__parameterized34'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'neuron_ram__parameterized35'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'neuron_ram__parameterized36'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'neuron_ram__parameterized37'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'neuron_ram__parameterized38'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'neuron_ram__parameterized39'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ST_IDLE |                         00000001 |                             0000
              ST_GET_KEY |                         00000010 |                             0001
           ST_GET_INPUTS |                         00000100 |                             0010
             ST_GET_MULT |                         00001000 |                             0011
            ST_WAIT_MULT |                         00010000 |                             0100
             ST_GET_BIAS |                         00100000 |                             0101
             ST_GET_ACTV |                         01000000 |                             0110
               ST_OUTPUT |                         10000000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'neuron_ram'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ST_IDLE |                         00000001 |                             0000
              ST_GET_KEY |                         00000010 |                             0001
           ST_GET_INPUTS |                         00000100 |                             0010
             ST_GET_MULT |                         00001000 |                             0011
            ST_WAIT_MULT |                         00010000 |                             0100
             ST_GET_BIAS |                         00100000 |                             0101
             ST_GET_ACTV |                         01000000 |                             0110
               ST_OUTPUT |                         10000000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'neuron_ram__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ST_IDLE |                         00000001 |                             0000
              ST_GET_KEY |                         00000010 |                             0001
           ST_GET_INPUTS |                         00000100 |                             0010
             ST_GET_MULT |                         00001000 |                             0011
            ST_WAIT_MULT |                         00010000 |                             0100
             ST_GET_BIAS |                         00100000 |                             0101
             ST_GET_ACTV |                         01000000 |                             0110
               ST_OUTPUT |                         10000000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'neuron_ram__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ST_IDLE |                         00000001 |                             0000
              ST_GET_KEY |                         00000010 |                             0001
           ST_GET_INPUTS |                         00000100 |                             0010
             ST_GET_MULT |                         00001000 |                             0011
            ST_WAIT_MULT |                         00010000 |                             0100
             ST_GET_BIAS |                         00100000 |                             0101
             ST_GET_ACTV |                         01000000 |                             0110
               ST_OUTPUT |                         10000000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'neuron_ram__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ST_IDLE |                         00000001 |                             0000
              ST_GET_KEY |                         00000010 |                             0001
           ST_GET_INPUTS |                         00000100 |                             0010
             ST_GET_MULT |                         00001000 |                             0011
            ST_WAIT_MULT |                         00010000 |                             0100
             ST_GET_BIAS |                         00100000 |                             0101
             ST_GET_ACTV |                         01000000 |                             0110
               ST_OUTPUT |                         10000000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'neuron_ram__parameterized3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ST_IDLE |                         00000001 |                             0000
              ST_GET_KEY |                         00000010 |                             0001
           ST_GET_INPUTS |                         00000100 |                             0010
             ST_GET_MULT |                         00001000 |                             0011
            ST_WAIT_MULT |                         00010000 |                             0100
             ST_GET_BIAS |                         00100000 |                             0101
             ST_GET_ACTV |                         01000000 |                             0110
               ST_OUTPUT |                         10000000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'neuron_ram__parameterized4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ST_IDLE |                         00000001 |                             0000
              ST_GET_KEY |                         00000010 |                             0001
           ST_GET_INPUTS |                         00000100 |                             0010
             ST_GET_MULT |                         00001000 |                             0011
            ST_WAIT_MULT |                         00010000 |                             0100
             ST_GET_BIAS |                         00100000 |                             0101
             ST_GET_ACTV |                         01000000 |                             0110
               ST_OUTPUT |                         10000000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'neuron_ram__parameterized5'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ST_IDLE |                         00000001 |                             0000
              ST_GET_KEY |                         00000010 |                             0001
           ST_GET_INPUTS |                         00000100 |                             0010
             ST_GET_MULT |                         00001000 |                             0011
            ST_WAIT_MULT |                         00010000 |                             0100
             ST_GET_BIAS |                         00100000 |                             0101
             ST_GET_ACTV |                         01000000 |                             0110
               ST_OUTPUT |                         10000000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'neuron_ram__parameterized6'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ST_IDLE |                         00000001 |                             0000
              ST_GET_KEY |                         00000010 |                             0001
           ST_GET_INPUTS |                         00000100 |                             0010
             ST_GET_MULT |                         00001000 |                             0011
            ST_WAIT_MULT |                         00010000 |                             0100
             ST_GET_BIAS |                         00100000 |                             0101
             ST_GET_ACTV |                         01000000 |                             0110
               ST_OUTPUT |                         10000000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'neuron_ram__parameterized7'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ST_IDLE |                         00000001 |                             0000
              ST_GET_KEY |                         00000010 |                             0001
           ST_GET_INPUTS |                         00000100 |                             0010
             ST_GET_MULT |                         00001000 |                             0011
            ST_WAIT_MULT |                         00010000 |                             0100
             ST_GET_BIAS |                         00100000 |                             0101
             ST_GET_ACTV |                         01000000 |                             0110
               ST_OUTPUT |                         10000000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'neuron_ram__parameterized8'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ST_IDLE |                         00000001 |                             0000
              ST_GET_KEY |                         00000010 |                             0001
           ST_GET_INPUTS |                         00000100 |                             0010
             ST_GET_MULT |                         00001000 |                             0011
            ST_WAIT_MULT |                         00010000 |                             0100
             ST_GET_BIAS |                         00100000 |                             0101
             ST_GET_ACTV |                         01000000 |                             0110
               ST_OUTPUT |                         10000000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'neuron_ram__parameterized9'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ST_IDLE |                         00000001 |                             0000
              ST_GET_KEY |                         00000010 |                             0001
           ST_GET_INPUTS |                         00000100 |                             0010
             ST_GET_MULT |                         00001000 |                             0011
            ST_WAIT_MULT |                         00010000 |                             0100
             ST_GET_BIAS |                         00100000 |                             0101
             ST_GET_ACTV |                         01000000 |                             0110
               ST_OUTPUT |                         10000000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'neuron_ram__parameterized10'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ST_IDLE |                         00000001 |                             0000
              ST_GET_KEY |                         00000010 |                             0001
           ST_GET_INPUTS |                         00000100 |                             0010
             ST_GET_MULT |                         00001000 |                             0011
            ST_WAIT_MULT |                         00010000 |                             0100
             ST_GET_BIAS |                         00100000 |                             0101
             ST_GET_ACTV |                         01000000 |                             0110
               ST_OUTPUT |                         10000000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'neuron_ram__parameterized11'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ST_IDLE |                         00000001 |                             0000
              ST_GET_KEY |                         00000010 |                             0001
           ST_GET_INPUTS |                         00000100 |                             0010
             ST_GET_MULT |                         00001000 |                             0011
            ST_WAIT_MULT |                         00010000 |                             0100
             ST_GET_BIAS |                         00100000 |                             0101
             ST_GET_ACTV |                         01000000 |                             0110
               ST_OUTPUT |                         10000000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'neuron_ram__parameterized12'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ST_IDLE |                         00000001 |                             0000
              ST_GET_KEY |                         00000010 |                             0001
           ST_GET_INPUTS |                         00000100 |                             0010
             ST_GET_MULT |                         00001000 |                             0011
            ST_WAIT_MULT |                         00010000 |                             0100
             ST_GET_BIAS |                         00100000 |                             0101
             ST_GET_ACTV |                         01000000 |                             0110
               ST_OUTPUT |                         10000000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'neuron_ram__parameterized13'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ST_IDLE |                         00000001 |                             0000
              ST_GET_KEY |                         00000010 |                             0001
           ST_GET_INPUTS |                         00000100 |                             0010
             ST_GET_MULT |                         00001000 |                             0011
            ST_WAIT_MULT |                         00010000 |                             0100
             ST_GET_BIAS |                         00100000 |                             0101
             ST_GET_ACTV |                         01000000 |                             0110
               ST_OUTPUT |                         10000000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'neuron_ram__parameterized14'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ST_IDLE |                         00000001 |                             0000
              ST_GET_KEY |                         00000010 |                             0001
           ST_GET_INPUTS |                         00000100 |                             0010
             ST_GET_MULT |                         00001000 |                             0011
            ST_WAIT_MULT |                         00010000 |                             0100
             ST_GET_BIAS |                         00100000 |                             0101
             ST_GET_ACTV |                         01000000 |                             0110
               ST_OUTPUT |                         10000000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'neuron_ram__parameterized15'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ST_IDLE |                         00000001 |                             0000
              ST_GET_KEY |                         00000010 |                             0001
           ST_GET_INPUTS |                         00000100 |                             0010
             ST_GET_MULT |                         00001000 |                             0011
            ST_WAIT_MULT |                         00010000 |                             0100
             ST_GET_BIAS |                         00100000 |                             0101
             ST_GET_ACTV |                         01000000 |                             0110
               ST_OUTPUT |                         10000000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'neuron_ram__parameterized16'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ST_IDLE |                         00000001 |                             0000
              ST_GET_KEY |                         00000010 |                             0001
           ST_GET_INPUTS |                         00000100 |                             0010
             ST_GET_MULT |                         00001000 |                             0011
            ST_WAIT_MULT |                         00010000 |                             0100
             ST_GET_BIAS |                         00100000 |                             0101
             ST_GET_ACTV |                         01000000 |                             0110
               ST_OUTPUT |                         10000000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'neuron_ram__parameterized17'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ST_IDLE |                         00000001 |                             0000
              ST_GET_KEY |                         00000010 |                             0001
           ST_GET_INPUTS |                         00000100 |                             0010
             ST_GET_MULT |                         00001000 |                             0011
            ST_WAIT_MULT |                         00010000 |                             0100
             ST_GET_BIAS |                         00100000 |                             0101
             ST_GET_ACTV |                         01000000 |                             0110
               ST_OUTPUT |                         10000000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'neuron_ram__parameterized18'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ST_IDLE |                         00000001 |                             0000
              ST_GET_KEY |                         00000010 |                             0001
           ST_GET_INPUTS |                         00000100 |                             0010
             ST_GET_MULT |                         00001000 |                             0011
            ST_WAIT_MULT |                         00010000 |                             0100
             ST_GET_BIAS |                         00100000 |                             0101
             ST_GET_ACTV |                         01000000 |                             0110
               ST_OUTPUT |                         10000000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'neuron_ram__parameterized19'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ST_IDLE |                         00000001 |                             0000
              ST_GET_KEY |                         00000010 |                             0001
           ST_GET_INPUTS |                         00000100 |                             0010
             ST_GET_MULT |                         00001000 |                             0011
            ST_WAIT_MULT |                         00010000 |                             0100
             ST_GET_BIAS |                         00100000 |                             0101
             ST_GET_ACTV |                         01000000 |                             0110
               ST_OUTPUT |                         10000000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'neuron_ram__parameterized20'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ST_IDLE |                         00000001 |                             0000
              ST_GET_KEY |                         00000010 |                             0001
           ST_GET_INPUTS |                         00000100 |                             0010
             ST_GET_MULT |                         00001000 |                             0011
            ST_WAIT_MULT |                         00010000 |                             0100
             ST_GET_BIAS |                         00100000 |                             0101
             ST_GET_ACTV |                         01000000 |                             0110
               ST_OUTPUT |                         10000000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'neuron_ram__parameterized21'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ST_IDLE |                         00000001 |                             0000
              ST_GET_KEY |                         00000010 |                             0001
           ST_GET_INPUTS |                         00000100 |                             0010
             ST_GET_MULT |                         00001000 |                             0011
            ST_WAIT_MULT |                         00010000 |                             0100
             ST_GET_BIAS |                         00100000 |                             0101
             ST_GET_ACTV |                         01000000 |                             0110
               ST_OUTPUT |                         10000000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'neuron_ram__parameterized22'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ST_IDLE |                         00000001 |                             0000
              ST_GET_KEY |                         00000010 |                             0001
           ST_GET_INPUTS |                         00000100 |                             0010
             ST_GET_MULT |                         00001000 |                             0011
            ST_WAIT_MULT |                         00010000 |                             0100
             ST_GET_BIAS |                         00100000 |                             0101
             ST_GET_ACTV |                         01000000 |                             0110
               ST_OUTPUT |                         10000000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'neuron_ram__parameterized23'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ST_IDLE |                         00000001 |                             0000
              ST_GET_KEY |                         00000010 |                             0001
           ST_GET_INPUTS |                         00000100 |                             0010
             ST_GET_MULT |                         00001000 |                             0011
            ST_WAIT_MULT |                         00010000 |                             0100
             ST_GET_BIAS |                         00100000 |                             0101
             ST_GET_ACTV |                         01000000 |                             0110
               ST_OUTPUT |                         10000000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'neuron_ram__parameterized24'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ST_IDLE |                         00000001 |                             0000
              ST_GET_KEY |                         00000010 |                             0001
           ST_GET_INPUTS |                         00000100 |                             0010
             ST_GET_MULT |                         00001000 |                             0011
            ST_WAIT_MULT |                         00010000 |                             0100
             ST_GET_BIAS |                         00100000 |                             0101
             ST_GET_ACTV |                         01000000 |                             0110
               ST_OUTPUT |                         10000000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'neuron_ram__parameterized25'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ST_IDLE |                         00000001 |                             0000
              ST_GET_KEY |                         00000010 |                             0001
           ST_GET_INPUTS |                         00000100 |                             0010
             ST_GET_MULT |                         00001000 |                             0011
            ST_WAIT_MULT |                         00010000 |                             0100
             ST_GET_BIAS |                         00100000 |                             0101
             ST_GET_ACTV |                         01000000 |                             0110
               ST_OUTPUT |                         10000000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'neuron_ram__parameterized26'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ST_IDLE |                         00000001 |                             0000
              ST_GET_KEY |                         00000010 |                             0001
           ST_GET_INPUTS |                         00000100 |                             0010
             ST_GET_MULT |                         00001000 |                             0011
            ST_WAIT_MULT |                         00010000 |                             0100
             ST_GET_BIAS |                         00100000 |                             0101
             ST_GET_ACTV |                         01000000 |                             0110
               ST_OUTPUT |                         10000000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'neuron_ram__parameterized27'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ST_IDLE |                         00000001 |                             0000
              ST_GET_KEY |                         00000010 |                             0001
           ST_GET_INPUTS |                         00000100 |                             0010
             ST_GET_MULT |                         00001000 |                             0011
            ST_WAIT_MULT |                         00010000 |                             0100
             ST_GET_BIAS |                         00100000 |                             0101
             ST_GET_ACTV |                         01000000 |                             0110
               ST_OUTPUT |                         10000000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'neuron_ram__parameterized28'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ST_IDLE |                         00000001 |                             0000
              ST_GET_KEY |                         00000010 |                             0001
           ST_GET_INPUTS |                         00000100 |                             0010
             ST_GET_MULT |                         00001000 |                             0011
            ST_WAIT_MULT |                         00010000 |                             0100
             ST_GET_BIAS |                         00100000 |                             0101
             ST_GET_ACTV |                         01000000 |                             0110
               ST_OUTPUT |                         10000000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'neuron_ram__parameterized29'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ST_IDLE |                         00000001 |                             0000
              ST_GET_KEY |                         00000010 |                             0001
           ST_GET_INPUTS |                         00000100 |                             0010
             ST_GET_MULT |                         00001000 |                             0011
            ST_WAIT_MULT |                         00010000 |                             0100
             ST_GET_BIAS |                         00100000 |                             0101
             ST_GET_ACTV |                         01000000 |                             0110
               ST_OUTPUT |                         10000000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'neuron_ram__parameterized30'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ST_IDLE |                         00000001 |                             0000
              ST_GET_KEY |                         00000010 |                             0001
           ST_GET_INPUTS |                         00000100 |                             0010
             ST_GET_MULT |                         00001000 |                             0011
            ST_WAIT_MULT |                         00010000 |                             0100
             ST_GET_BIAS |                         00100000 |                             0101
             ST_GET_ACTV |                         01000000 |                             0110
               ST_OUTPUT |                         10000000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'neuron_ram__parameterized31'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ST_IDLE |                         00000001 |                             0000
              ST_GET_KEY |                         00000010 |                             0001
           ST_GET_INPUTS |                         00000100 |                             0010
             ST_GET_MULT |                         00001000 |                             0011
            ST_WAIT_MULT |                         00010000 |                             0100
             ST_GET_BIAS |                         00100000 |                             0101
             ST_GET_ACTV |                         01000000 |                             0110
               ST_OUTPUT |                         10000000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'neuron_ram__parameterized32'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ST_IDLE |                         00000001 |                             0000
              ST_GET_KEY |                         00000010 |                             0001
           ST_GET_INPUTS |                         00000100 |                             0010
             ST_GET_MULT |                         00001000 |                             0011
            ST_WAIT_MULT |                         00010000 |                             0100
             ST_GET_BIAS |                         00100000 |                             0101
             ST_GET_ACTV |                         01000000 |                             0110
               ST_OUTPUT |                         10000000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'neuron_ram__parameterized33'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ST_IDLE |                         00000001 |                             0000
              ST_GET_KEY |                         00000010 |                             0001
           ST_GET_INPUTS |                         00000100 |                             0010
             ST_GET_MULT |                         00001000 |                             0011
            ST_WAIT_MULT |                         00010000 |                             0100
             ST_GET_BIAS |                         00100000 |                             0101
             ST_GET_ACTV |                         01000000 |                             0110
               ST_OUTPUT |                         10000000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'neuron_ram__parameterized34'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ST_IDLE |                         00000001 |                             0000
              ST_GET_KEY |                         00000010 |                             0001
           ST_GET_INPUTS |                         00000100 |                             0010
             ST_GET_MULT |                         00001000 |                             0011
            ST_WAIT_MULT |                         00010000 |                             0100
             ST_GET_BIAS |                         00100000 |                             0101
             ST_GET_ACTV |                         01000000 |                             0110
               ST_OUTPUT |                         10000000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'neuron_ram__parameterized35'
INFO: [Synth 8-3971] The signal "bram_dp:/mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "bram_dp__parameterized0:/mem_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ST_IDLE |                         00000001 |                             0000
              ST_GET_KEY |                         00000010 |                             0001
           ST_GET_INPUTS |                         00000100 |                             0010
             ST_GET_MULT |                         00001000 |                             0011
            ST_WAIT_MULT |                         00010000 |                             0100
             ST_GET_BIAS |                         00100000 |                             0101
             ST_GET_ACTV |                         01000000 |                             0110
               ST_OUTPUT |                         10000000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'neuron_ram__parameterized36'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ST_IDLE |                         00000001 |                             0000
              ST_GET_KEY |                         00000010 |                             0001
           ST_GET_INPUTS |                         00000100 |                             0010
             ST_GET_MULT |                         00001000 |                             0011
            ST_WAIT_MULT |                         00010000 |                             0100
             ST_GET_BIAS |                         00100000 |                             0101
             ST_GET_ACTV |                         01000000 |                             0110
               ST_OUTPUT |                         10000000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'neuron_ram__parameterized37'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ST_IDLE |                         00000001 |                             0000
              ST_GET_KEY |                         00000010 |                             0001
           ST_GET_INPUTS |                         00000100 |                             0010
             ST_GET_MULT |                         00001000 |                             0011
            ST_WAIT_MULT |                         00010000 |                             0100
             ST_GET_BIAS |                         00100000 |                             0101
             ST_GET_ACTV |                         01000000 |                             0110
               ST_OUTPUT |                         10000000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'neuron_ram__parameterized38'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ST_IDLE |                         00000001 |                             0000
              ST_GET_KEY |                         00000010 |                             0001
           ST_GET_INPUTS |                         00000100 |                             0010
             ST_GET_MULT |                         00001000 |                             0011
            ST_WAIT_MULT |                         00010000 |                             0100
             ST_GET_BIAS |                         00100000 |                             0101
             ST_GET_ACTV |                         01000000 |                             0110
               ST_OUTPUT |                         10000000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'neuron_ram__parameterized39'
INFO: [Synth 8-3971] The signal "bram_dp__parameterized1:/mem_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:29 ; elapsed = 00:00:28 . Memory (MB): peak = 2752.086 ; gain = 7.871 ; free physical = 779 ; free virtual = 6982
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    8 Bit       Adders := 3     
	   2 Input    6 Bit       Adders := 37    
	   2 Input    3 Bit       Adders := 36    
	   2 Input    2 Bit       Adders := 8     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               37 Bit    Registers := 8     
	                8 Bit    Registers := 156   
	                6 Bit    Registers := 41    
	                4 Bit    Registers := 19    
	                2 Bit    Registers := 16    
	                1 Bit    Registers := 438   
+---RAMs : 
	              16K Bit	(2048 X 8 bit)          RAMs := 1     
	              512 Bit	(64 X 8 bit)          RAMs := 3     
	              256 Bit	(32 X 8 bit)          RAMs := 2     
+---Muxes : 
	   2 Input   24 Bit        Muxes := 2     
	   3 Input   24 Bit        Muxes := 1     
	   2 Input   18 Bit        Muxes := 2     
	   3 Input   18 Bit        Muxes := 1     
	   8 Input   16 Bit        Muxes := 45    
	   2 Input   11 Bit        Muxes := 1     
	   8 Input    8 Bit        Muxes := 45    
	   2 Input    8 Bit        Muxes := 102   
	   4 Input    8 Bit        Muxes := 9     
	   8 Input    6 Bit        Muxes := 37    
	   2 Input    6 Bit        Muxes := 9     
	   4 Input    6 Bit        Muxes := 6     
	   4 Input    5 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 16    
	   2 Input    3 Bit        Muxes := 5     
	   4 Input    3 Bit        Muxes := 3     
	   3 Input    3 Bit        Muxes := 1     
	   8 Input    2 Bit        Muxes := 8     
	   3 Input    2 Bit        Muxes := 8     
	   8 Input    1 Bit        Muxes := 675   
	  36 Input    1 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 205   
	   4 Input    1 Bit        Muxes := 33    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3971] The signal "ram_nn/wgt_bram_dp_inst/mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "ram_nn/actv_i_bram_dp_inst/mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "ram_nn/gen_neural_network[1].gen_hidden_layer.ram_nn_layer_inst/wgt_bram_dp_inst/mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "ram_nn/gen_neural_network[1].gen_hidden_layer.ram_nn_layer_inst/actv_i_bram_dp_inst/mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "ram_nn/gen_neural_network[2].gen_hidden_layer.ram_nn_layer_inst/wgt_bram_dp_inst/mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "ram_nn/gen_neural_network[2].gen_hidden_layer.ram_nn_layer_inst/actv_i_bram_dp_inst/mem_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:54 ; elapsed = 00:01:58 . Memory (MB): peak = 2780.086 ; gain = 35.871 ; free physical = 898 ; free virtual = 7128
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+------------+--------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                                                                           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+--------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|ram_nn      | wgt_bram_dp_inst/mem_reg                                                             | 2 K x 8(READ_FIRST)    | W | R | 2 K x 8(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
|ram_nn      | actv_i_bram_dp_inst/mem_reg                                                          | 64 x 8(READ_FIRST)     | W | R | 64 x 8(READ_FIRST)     | W | R | Port A and B     | 1      | 0      | 
|ram_nn      | gen_neural_network[1].gen_hidden_layer.ram_nn_layer_inst/wgt_bram_dp_inst/mem_reg    | 32 x 8(READ_FIRST)     | W | R | 32 x 8(READ_FIRST)     | W | R | Port A and B     | 1      | 0      | 
|ram_nn      | gen_neural_network[1].gen_hidden_layer.ram_nn_layer_inst/actv_i_bram_dp_inst/mem_reg | 64 x 8(READ_FIRST)     | W | R | 64 x 8(READ_FIRST)     | W | R | Port A and B     | 1      | 0      | 
|ram_nn      | gen_neural_network[2].gen_hidden_layer.ram_nn_layer_inst/wgt_bram_dp_inst/mem_reg    | 32 x 8(READ_FIRST)     | W | R | 32 x 8(READ_FIRST)     | W | R | Port A and B     | 1      | 0      | 
|ram_nn      | gen_neural_network[2].gen_hidden_layer.ram_nn_layer_inst/actv_i_bram_dp_inst/mem_reg | 64 x 8(NO_CHANGE)      | W |   | 64 x 8(READ_FIRST)     | W | R | Port A and B     | 1      | 0      | 
+------------+--------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:55 ; elapsed = 00:01:59 . Memory (MB): peak = 2780.086 ; gain = 35.871 ; free physical = 898 ; free virtual = 7124
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------+--------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                                                                           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+--------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|ram_nn      | wgt_bram_dp_inst/mem_reg                                                             | 2 K x 8(READ_FIRST)    | W | R | 2 K x 8(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
|ram_nn      | actv_i_bram_dp_inst/mem_reg                                                          | 64 x 8(READ_FIRST)     | W | R | 64 x 8(READ_FIRST)     | W | R | Port A and B     | 1      | 0      | 
|ram_nn      | gen_neural_network[1].gen_hidden_layer.ram_nn_layer_inst/wgt_bram_dp_inst/mem_reg    | 32 x 8(READ_FIRST)     | W | R | 32 x 8(READ_FIRST)     | W | R | Port A and B     | 1      | 0      | 
|ram_nn      | gen_neural_network[1].gen_hidden_layer.ram_nn_layer_inst/actv_i_bram_dp_inst/mem_reg | 64 x 8(READ_FIRST)     | W | R | 64 x 8(READ_FIRST)     | W | R | Port A and B     | 1      | 0      | 
|ram_nn      | gen_neural_network[2].gen_hidden_layer.ram_nn_layer_inst/wgt_bram_dp_inst/mem_reg    | 32 x 8(READ_FIRST)     | W | R | 32 x 8(READ_FIRST)     | W | R | Port A and B     | 1      | 0      | 
|ram_nn      | gen_neural_network[2].gen_hidden_layer.ram_nn_layer_inst/actv_i_bram_dp_inst/mem_reg | 64 x 8(NO_CHANGE)      | W |   | 64 x 8(READ_FIRST)     | W | R | Port A and B     | 1      | 0      | 
+------------+--------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance gen_neural_network[0].gen_input_layer.ram_nn_layer_inst/wgt_bram_dp_inst/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance gen_neural_network[0].gen_input_layer.ram_nn_layer_inst/wgt_bram_dp_inst/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance gen_neural_network[0].gen_input_layer.ram_nn_layer_inst/actv_i_bram_dp_inst/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance gen_neural_network[0].gen_input_layer.ram_nn_layer_inst/actv_i_bram_dp_inst/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance gen_neural_network[1].gen_hidden_layer.ram_nn_layer_inst/wgt_bram_dp_inst/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance gen_neural_network[1].gen_hidden_layer.ram_nn_layer_inst/wgt_bram_dp_inst/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance gen_neural_network[1].gen_hidden_layer.ram_nn_layer_inst/actv_i_bram_dp_inst/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance gen_neural_network[2].gen_hidden_layer.ram_nn_layer_inst/wgt_bram_dp_inst/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance gen_neural_network[2].gen_hidden_layer.ram_nn_layer_inst/wgt_bram_dp_inst/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance gen_neural_network[2].gen_hidden_layer.ram_nn_layer_inst/actv_i_bram_dp_inst/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:02 ; elapsed = 00:02:07 . Memory (MB): peak = 2788.094 ; gain = 43.879 ; free physical = 916 ; free virtual = 7132
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:11 ; elapsed = 00:02:16 . Memory (MB): peak = 2788.094 ; gain = 43.879 ; free physical = 932 ; free virtual = 7149
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:11 ; elapsed = 00:02:16 . Memory (MB): peak = 2788.094 ; gain = 43.879 ; free physical = 931 ; free virtual = 7148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:12 ; elapsed = 00:02:17 . Memory (MB): peak = 2788.094 ; gain = 43.879 ; free physical = 925 ; free virtual = 7144
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:12 ; elapsed = 00:02:17 . Memory (MB): peak = 2788.094 ; gain = 43.879 ; free physical = 925 ; free virtual = 7144
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:14 ; elapsed = 00:02:19 . Memory (MB): peak = 2788.094 ; gain = 43.879 ; free physical = 927 ; free virtual = 7145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:14 ; elapsed = 00:02:19 . Memory (MB): peak = 2788.094 ; gain = 43.879 ; free physical = 927 ; free virtual = 7147
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |   298|
|3     |LUT1     |    45|
|4     |LUT2     |  2100|
|5     |LUT3     |  1278|
|6     |LUT4     |  2424|
|7     |LUT5     |  1476|
|8     |LUT6     |  3316|
|9     |MUXF7    |   148|
|10    |MUXF8    |    56|
|11    |RAMB18E1 |     6|
|12    |FDRE     |  3161|
|13    |FDSE     |    57|
|14    |IBUF     |    36|
|15    |OBUF     |    32|
|16    |OBUFT    |     1|
+------+---------+------+

Report Instance Areas: 
+------+-------------------------------------------------------------+-------------------------------+------+
|      |Instance                                                     |Module                         |Cells |
+------+-------------------------------------------------------------+-------------------------------+------+
|1     |top                                                          |                               | 14435|
|2     |  \gen_neural_network[0].gen_input_layer.ram_nn_layer_inst   |ram_nn_layer                   | 12852|
|3     |    actv_i_arbiter_inst                                      |arbiter                        |  2060|
|4     |    actv_i_bram_dp_inst                                      |bram_dp__parameterized0_15     |     2|
|5     |    actv_o_arbiter_inst                                      |arbiter_16                     |  2117|
|6     |    \gen_layer_neurons[0].neuron_ram_inst                    |neuron_ram                     |   119|
|7     |    \gen_layer_neurons[10].neuron_ram_inst                   |neuron_ram__parameterized9     |   117|
|8     |    \gen_layer_neurons[11].neuron_ram_inst                   |neuron_ram__parameterized10    |   119|
|9     |    \gen_layer_neurons[12].neuron_ram_inst                   |neuron_ram__parameterized11    |   115|
|10    |    \gen_layer_neurons[13].neuron_ram_inst                   |neuron_ram__parameterized12    |   119|
|11    |    \gen_layer_neurons[14].neuron_ram_inst                   |neuron_ram__parameterized13    |   117|
|12    |    \gen_layer_neurons[15].neuron_ram_inst                   |neuron_ram__parameterized14    |   120|
|13    |    \gen_layer_neurons[16].neuron_ram_inst                   |neuron_ram__parameterized15    |   117|
|14    |    \gen_layer_neurons[17].neuron_ram_inst                   |neuron_ram__parameterized16    |   119|
|15    |    \gen_layer_neurons[18].neuron_ram_inst                   |neuron_ram__parameterized17    |   115|
|16    |    \gen_layer_neurons[19].neuron_ram_inst                   |neuron_ram__parameterized18    |   119|
|17    |    \gen_layer_neurons[1].neuron_ram_inst                    |neuron_ram__parameterized0     |   119|
|18    |    \gen_layer_neurons[20].neuron_ram_inst                   |neuron_ram__parameterized19    |   117|
|19    |    \gen_layer_neurons[21].neuron_ram_inst                   |neuron_ram__parameterized20    |   118|
|20    |    \gen_layer_neurons[22].neuron_ram_inst                   |neuron_ram__parameterized21    |   117|
|21    |    \gen_layer_neurons[23].neuron_ram_inst                   |neuron_ram__parameterized22    |   119|
|22    |    \gen_layer_neurons[24].neuron_ram_inst                   |neuron_ram__parameterized23    |   115|
|23    |    \gen_layer_neurons[25].neuron_ram_inst                   |neuron_ram__parameterized24    |   119|
|24    |    \gen_layer_neurons[26].neuron_ram_inst                   |neuron_ram__parameterized25    |   117|
|25    |    \gen_layer_neurons[27].neuron_ram_inst                   |neuron_ram__parameterized26    |   118|
|26    |    \gen_layer_neurons[28].neuron_ram_inst                   |neuron_ram__parameterized27    |   117|
|27    |    \gen_layer_neurons[29].neuron_ram_inst                   |neuron_ram__parameterized28    |   119|
|28    |    \gen_layer_neurons[2].neuron_ram_inst                    |neuron_ram__parameterized1     |   117|
|29    |    \gen_layer_neurons[30].neuron_ram_inst                   |neuron_ram__parameterized29    |   115|
|30    |    \gen_layer_neurons[31].neuron_ram_inst                   |neuron_ram__parameterized30    |   119|
|31    |    \gen_layer_neurons[32].neuron_ram_inst                   |neuron_ram__parameterized31    |   117|
|32    |    \gen_layer_neurons[33].neuron_ram_inst                   |neuron_ram__parameterized32    |   118|
|33    |    \gen_layer_neurons[34].neuron_ram_inst                   |neuron_ram__parameterized33    |   117|
|34    |    \gen_layer_neurons[35].neuron_ram_inst                   |neuron_ram__parameterized34    |   119|
|35    |    \gen_layer_neurons[36].neuron_ram_inst                   |neuron_ram__parameterized35    |   115|
|36    |    \gen_layer_neurons[3].neuron_ram_inst                    |neuron_ram__parameterized2     |   118|
|37    |    \gen_layer_neurons[4].neuron_ram_inst                    |neuron_ram__parameterized3     |   117|
|38    |    \gen_layer_neurons[5].neuron_ram_inst                    |neuron_ram__parameterized4     |   123|
|39    |    \gen_layer_neurons[6].neuron_ram_inst                    |neuron_ram__parameterized5     |   115|
|40    |    \gen_layer_neurons[7].neuron_ram_inst                    |neuron_ram__parameterized6     |   119|
|41    |    \gen_layer_neurons[8].neuron_ram_inst                    |neuron_ram__parameterized7     |   117|
|42    |    \gen_layer_neurons[9].neuron_ram_inst                    |neuron_ram__parameterized8     |   118|
|43    |    mul_inst                                                 |mul_17                         |   127|
|44    |    mult_arbiter_inst                                        |arbiter_18                     |  2193|
|45    |    wgt_arbiter_inst                                         |arbiter_19                     |  1997|
|46    |    wgt_bram_dp_inst                                         |bram_dp                        |     1|
|47    |  \gen_neural_network[1].gen_hidden_layer.ram_nn_layer_inst  |ram_nn_layer__parameterized0   |   732|
|48    |    actv_i_arbiter_inst                                      |arbiter__parameterized0_4      |    31|
|49    |    actv_i_bram_dp_inst                                      |bram_dp__parameterized0_5      |     1|
|50    |    actv_o_arbiter_inst                                      |arbiter__parameterized0_6      |    49|
|51    |    \gen_layer_neurons[0].neuron_ram_inst                    |neuron_ram__parameterized36_7  |   114|
|52    |    \gen_layer_neurons[1].neuron_ram_inst                    |neuron_ram__parameterized37_8  |   114|
|53    |    \gen_layer_neurons[2].neuron_ram_inst                    |neuron_ram__parameterized38_9  |   115|
|54    |    \gen_layer_neurons[3].neuron_ram_inst                    |neuron_ram__parameterized39_10 |   101|
|55    |    mul_inst                                                 |mul_11                         |   131|
|56    |    mult_arbiter_inst                                        |arbiter__parameterized0_12     |    39|
|57    |    wgt_arbiter_inst                                         |arbiter__parameterized0_13     |    34|
|58    |    wgt_bram_dp_inst                                         |bram_dp__parameterized1_14     |     2|
|59    |  \gen_neural_network[2].gen_hidden_layer.ram_nn_layer_inst  |ram_nn_layer__parameterized0_0 |   730|
|60    |    actv_i_arbiter_inst                                      |arbiter__parameterized0        |    31|
|61    |    actv_i_bram_dp_inst                                      |bram_dp__parameterized0        |     2|
|62    |    actv_o_arbiter_inst                                      |arbiter__parameterized0_1      |    49|
|63    |    \gen_layer_neurons[0].neuron_ram_inst                    |neuron_ram__parameterized36    |   111|
|64    |    \gen_layer_neurons[1].neuron_ram_inst                    |neuron_ram__parameterized37    |   112|
|65    |    \gen_layer_neurons[2].neuron_ram_inst                    |neuron_ram__parameterized38    |   108|
|66    |    \gen_layer_neurons[3].neuron_ram_inst                    |neuron_ram__parameterized39    |    98|
|67    |    mul_inst                                                 |mul                            |   131|
|68    |    mult_arbiter_inst                                        |arbiter__parameterized0_2      |    39|
|69    |    wgt_arbiter_inst                                         |arbiter__parameterized0_3      |    34|
|70    |    wgt_bram_dp_inst                                         |bram_dp__parameterized1        |    15|
|71    |  ram_mux_input_inst                                         |ram_mux_input                  |    36|
+------+-------------------------------------------------------------+-------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:14 ; elapsed = 00:02:19 . Memory (MB): peak = 2788.094 ; gain = 43.879 ; free physical = 927 ; free virtual = 7147
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1195 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:14 ; elapsed = 00:02:19 . Memory (MB): peak = 2788.094 ; gain = 43.879 ; free physical = 945 ; free virtual = 7165
Synthesis Optimization Complete : Time (s): cpu = 00:02:14 ; elapsed = 00:02:19 . Memory (MB): peak = 2788.102 ; gain = 43.879 ; free physical = 945 ; free virtual = 7165
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2788.102 ; gain = 0.000 ; free physical = 1021 ; free virtual = 7241
INFO: [Netlist 29-17] Analyzing 508 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2812.105 ; gain = 0.000 ; free physical = 973 ; free virtual = 7204
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 351fa65d
INFO: [Common 17-83] Releasing license: Synthesis
228 Infos, 246 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:31 ; elapsed = 00:02:26 . Memory (MB): peak = 2812.105 ; gain = 68.023 ; free physical = 1167 ; free virtual = 7397
INFO: [Common 17-1381] The checkpoint '/home/idris/projects/FPGA_VISION/NN_SHIFT/hardware/RAM_NN/RAM_NN.runs/synth_1/ram_nn.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ram_nn_utilization_synth.rpt -pb ram_nn_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Dec 14 16:22:34 2023...
