$date
	Tue Feb  1 23:54:24 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module flags_register $end
$var wire 1 ! clock $end
$var wire 3 " cur_flags [2:0] $end
$var wire 3 # new_flags [2:0] $end
$var wire 1 $ nreset $end
$var wire 1 % stall $end
$var reg 3 & value [2:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b111 &
0%
1$
b111 #
b111 "
1!
$end
#5000
1%
b11 #
0!
#10000
1!
#15000
0$
0!
#20000
b0 "
b0 &
1!
#25000
0!
#25001
