/* IBM_PROLOG_BEGIN_TAG                                                   */
/* This is an automatically generated prolog.                             */
/*                                                                        */
/* $Source: import/chips/p10/common/include/p10_scom_iohs_b_unused.H $    */
/*                                                                        */
/* OpenPOWER EKB Project                                                  */
/*                                                                        */
/* COPYRIGHT 2019,2020                                                    */
/* [+] International Business Machines Corp.                              */
/*                                                                        */
/*                                                                        */
/* Licensed under the Apache License, Version 2.0 (the "License");        */
/* you may not use this file except in compliance with the License.       */
/* You may obtain a copy of the License at                                */
/*                                                                        */
/*     http://www.apache.org/licenses/LICENSE-2.0                         */
/*                                                                        */
/* Unless required by applicable law or agreed to in writing, software    */
/* distributed under the License is distributed on an "AS IS" BASIS,      */
/* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or        */
/* implied. See the License for the specific language governing           */
/* permissions and limitations under the License.                         */
/*                                                                        */
/* IBM_PROLOG_END_TAG                                                     */

#ifndef __PPE_HCODE__
    #include "proc_scomt.H"
#endif

#ifndef __p10_scom_iohs_b_H_UNUSED__
#define __p10_scom_iohs_b_H_UNUSED__


#ifndef __PPE_HCODE__
namespace scomt
{
namespace iohs
{
#endif


//>> [AXON_EPS_DBG_INST1_COND_REG_1]
static const uint64_t AXON_EPS_DBG_INST1_COND_REG_1 = 0x180107c1ull;

static const uint32_t AXON_EPS_DBG_INST1_COND_REG_1_COND1_SEL_A = 0;
static const uint32_t AXON_EPS_DBG_INST1_COND_REG_1_COND1_SEL_A_LEN = 8;
static const uint32_t AXON_EPS_DBG_INST1_COND_REG_1_COND1_SEL_B = 8;
static const uint32_t AXON_EPS_DBG_INST1_COND_REG_1_COND1_SEL_B_LEN = 8;
static const uint32_t AXON_EPS_DBG_INST1_COND_REG_1_COND2_SEL_A = 16;
static const uint32_t AXON_EPS_DBG_INST1_COND_REG_1_COND2_SEL_A_LEN = 8;
static const uint32_t AXON_EPS_DBG_INST1_COND_REG_1_COND2_SEL_B = 24;
static const uint32_t AXON_EPS_DBG_INST1_COND_REG_1_COND2_SEL_B_LEN = 8;
static const uint32_t AXON_EPS_DBG_INST1_COND_REG_1_C1_INAROW_MODE = 32;
static const uint32_t AXON_EPS_DBG_INST1_COND_REG_1_AND_TRIGGER_MODE1 = 33;
static const uint32_t AXON_EPS_DBG_INST1_COND_REG_1_NOT_TRIGGER_MODE1 = 34;
static const uint32_t AXON_EPS_DBG_INST1_COND_REG_1_EDGE_TRIGGER_MODE1 = 35;
static const uint32_t AXON_EPS_DBG_INST1_COND_REG_1_C2_INAROW_MODE = 39;
static const uint32_t AXON_EPS_DBG_INST1_COND_REG_1_AND_TRIGGER_MODE2 = 40;
static const uint32_t AXON_EPS_DBG_INST1_COND_REG_1_NOT_TRIGGER_MODE2 = 41;
static const uint32_t AXON_EPS_DBG_INST1_COND_REG_1_EDGE_TRIGGER_MODE2 = 42;
static const uint32_t AXON_EPS_DBG_INST1_COND_REG_1_COND3_ENABLE_RESET = 46;
static const uint32_t AXON_EPS_DBG_INST1_COND_REG_1_EXACT_TO_MODE = 47;
static const uint32_t AXON_EPS_DBG_INST1_COND_REG_1_RESET_C2TIMER_ON_C1 = 48;
static const uint32_t AXON_EPS_DBG_INST1_COND_REG_1_RESET_C3_ON_C0 = 49;
static const uint32_t AXON_EPS_DBG_INST1_COND_REG_1_SLOW_TO_MODE = 50;
static const uint32_t AXON_EPS_DBG_INST1_COND_REG_1_EXACT_RESET_C3_ON_TO = 51;
static const uint32_t AXON_EPS_DBG_INST1_COND_REG_1_C1_COUNT_LT = 52;
static const uint32_t AXON_EPS_DBG_INST1_COND_REG_1_C1_COUNT_LT_LEN = 4;
static const uint32_t AXON_EPS_DBG_INST1_COND_REG_1_C2_COUNT_LT = 56;
static const uint32_t AXON_EPS_DBG_INST1_COND_REG_1_C2_COUNT_LT_LEN = 4;
static const uint32_t AXON_EPS_DBG_INST1_COND_REG_1_RESET_C3_SELECT = 60;
static const uint32_t AXON_EPS_DBG_INST1_COND_REG_1_RESET_C3_SELECT_LEN = 3;
//<< [AXON_EPS_DBG_INST1_COND_REG_1]
// iohs/reg00048.H

//>> [AXON_EPS_DBG_INST2_COND_REG_1]
static const uint64_t AXON_EPS_DBG_INST2_COND_REG_1 = 0x180107c4ull;

static const uint32_t AXON_EPS_DBG_INST2_COND_REG_1_COND1_SEL_A = 0;
static const uint32_t AXON_EPS_DBG_INST2_COND_REG_1_COND1_SEL_A_LEN = 8;
static const uint32_t AXON_EPS_DBG_INST2_COND_REG_1_COND1_SEL_B = 8;
static const uint32_t AXON_EPS_DBG_INST2_COND_REG_1_COND1_SEL_B_LEN = 8;
static const uint32_t AXON_EPS_DBG_INST2_COND_REG_1_COND2_SEL_A = 16;
static const uint32_t AXON_EPS_DBG_INST2_COND_REG_1_COND2_SEL_A_LEN = 8;
static const uint32_t AXON_EPS_DBG_INST2_COND_REG_1_COND2_SEL_B = 24;
static const uint32_t AXON_EPS_DBG_INST2_COND_REG_1_COND2_SEL_B_LEN = 8;
static const uint32_t AXON_EPS_DBG_INST2_COND_REG_1_C1_INAROW_MODE = 32;
static const uint32_t AXON_EPS_DBG_INST2_COND_REG_1_AND_TRIGGER_MODE1 = 33;
static const uint32_t AXON_EPS_DBG_INST2_COND_REG_1_NOT_TRIGGER_MODE1 = 34;
static const uint32_t AXON_EPS_DBG_INST2_COND_REG_1_EDGE_TRIGGER_MODE1 = 35;
static const uint32_t AXON_EPS_DBG_INST2_COND_REG_1_C2_INAROW_MODE = 39;
static const uint32_t AXON_EPS_DBG_INST2_COND_REG_1_AND_TRIGGER_MODE2 = 40;
static const uint32_t AXON_EPS_DBG_INST2_COND_REG_1_NOT_TRIGGER_MODE2 = 41;
static const uint32_t AXON_EPS_DBG_INST2_COND_REG_1_EDGE_TRIGGER_MODE2 = 42;
static const uint32_t AXON_EPS_DBG_INST2_COND_REG_1_COND3_ENABLE_RESET = 46;
static const uint32_t AXON_EPS_DBG_INST2_COND_REG_1_EXACT_TO_MODE = 47;
static const uint32_t AXON_EPS_DBG_INST2_COND_REG_1_RESET_C2TIMER_ON_C1 = 48;
static const uint32_t AXON_EPS_DBG_INST2_COND_REG_1_RESET_C3_ON_C0 = 49;
static const uint32_t AXON_EPS_DBG_INST2_COND_REG_1_SLOW_TO_MODE = 50;
static const uint32_t AXON_EPS_DBG_INST2_COND_REG_1_EXACT_RESET_C3_ON_TO = 51;
static const uint32_t AXON_EPS_DBG_INST2_COND_REG_1_C1_COUNT_LT = 52;
static const uint32_t AXON_EPS_DBG_INST2_COND_REG_1_C1_COUNT_LT_LEN = 4;
static const uint32_t AXON_EPS_DBG_INST2_COND_REG_1_C2_COUNT_LT = 56;
static const uint32_t AXON_EPS_DBG_INST2_COND_REG_1_C2_COUNT_LT_LEN = 4;
static const uint32_t AXON_EPS_DBG_INST2_COND_REG_1_RESET_C3_SELECT = 60;
static const uint32_t AXON_EPS_DBG_INST2_COND_REG_1_RESET_C3_SELECT_LEN = 3;
//<< [AXON_EPS_DBG_INST2_COND_REG_1]
// iohs/reg00048.H

//>> [AXON_EPS_PSC_WRITE_PROTECT_RINGS_REG]
static const uint64_t AXON_EPS_PSC_WRITE_PROTECT_RINGS_REG = 0x18010006ull;

static const uint32_t AXON_EPS_PSC_WRITE_PROTECT_RINGS_REG_WRITE_PROTECT_RINGS = 0;
static const uint32_t AXON_EPS_PSC_WRITE_PROTECT_RINGS_REG_WRITE_PROTECT_RINGS_LEN = 32;
//<< [AXON_EPS_PSC_WRITE_PROTECT_RINGS_REG]
// iohs/reg00048.H

//>> [AXON_EPS_THERM_WSUB_DTS_RESULT1]
static const uint64_t AXON_EPS_THERM_WSUB_DTS_RESULT1 = 0x18050001ull;

static const uint32_t AXON_EPS_THERM_WSUB_DTS_RESULT1_4_RESULT = 0;
static const uint32_t AXON_EPS_THERM_WSUB_DTS_RESULT1_4_RESULT_LEN = 16;
static const uint32_t AXON_EPS_THERM_WSUB_DTS_RESULT1_5_RESULT = 16;
static const uint32_t AXON_EPS_THERM_WSUB_DTS_RESULT1_5_RESULT_LEN = 16;
static const uint32_t AXON_EPS_THERM_WSUB_DTS_RESULT1_6_RESULT = 32;
static const uint32_t AXON_EPS_THERM_WSUB_DTS_RESULT1_6_RESULT_LEN = 16;
//<< [AXON_EPS_THERM_WSUB_DTS_RESULT1]
// iohs/reg00048.H

//>> [AXON_EPS_THERM_WSUB_DTS_TRC_RESULT]
static const uint64_t AXON_EPS_THERM_WSUB_DTS_TRC_RESULT = 0x18050003ull;

static const uint32_t AXON_EPS_THERM_WSUB_DTS_TRC_RESULT_TIMESTAMP_COUNTER_VALUE = 0;
static const uint32_t AXON_EPS_THERM_WSUB_DTS_TRC_RESULT_TIMESTAMP_COUNTER_VALUE_LEN = 44;
static const uint32_t AXON_EPS_THERM_WSUB_DTS_TRC_RESULT_TIMESTAMP_COUNTER_OVERFLOW_ERR = 44;
static const uint32_t AXON_EPS_THERM_WSUB_DTS_TRC_RESULT_DTS_1_RESULT = 48;
static const uint32_t AXON_EPS_THERM_WSUB_DTS_TRC_RESULT_DTS_1_RESULT_LEN = 16;
//<< [AXON_EPS_THERM_WSUB_DTS_TRC_RESULT]
// iohs/reg00048.H

//>> [AXON_EPS_THERM_WSUB_ERR_STATUS_REG]
static const uint64_t AXON_EPS_THERM_WSUB_ERR_STATUS_REG = 0x18050013ull;

static const uint32_t AXON_EPS_THERM_WSUB_ERR_STATUS_REG_SERIAL_SHIFTCNT_MODEREG_PARITY_ERR_HOLD = 0;
static const uint32_t AXON_EPS_THERM_WSUB_ERR_STATUS_REG_THERM_MODEREG_PARITY_ERR_HOLD = 1;
static const uint32_t AXON_EPS_THERM_WSUB_ERR_STATUS_REG_SKITTER_MODEREG_PARITY_ERR_HOLD = 2;
static const uint32_t AXON_EPS_THERM_WSUB_ERR_STATUS_REG_SKITTER_FORCEREG_PARITY_ERR_HOLD = 3;
static const uint32_t AXON_EPS_THERM_WSUB_ERR_STATUS_REG_SCAN_INIT_VERSION_REG_PARITY_ERR_HOLD = 4;
static const uint32_t AXON_EPS_THERM_WSUB_ERR_STATUS_REG_VOLT_MODEREG_PARITY_ERR_HOLD = 5;
static const uint32_t AXON_EPS_THERM_WSUB_ERR_STATUS_REG_SKITTER_CLKSRCREG_PARITY_ERR_HOLD = 6;
static const uint32_t AXON_EPS_THERM_WSUB_ERR_STATUS_REG_COUNT_STATE_ERR_HOLD = 7;
static const uint32_t AXON_EPS_THERM_WSUB_ERR_STATUS_REG_RUN_STATE_ERR_HOLD = 8;
static const uint32_t AXON_EPS_THERM_WSUB_ERR_STATUS_REG_THRES_THERM_STATE_ERR_HOLD = 9;
static const uint32_t AXON_EPS_THERM_WSUB_ERR_STATUS_REG_THRES_THERM_OVERFLOW_ERR_HOLD = 10;
static const uint32_t AXON_EPS_THERM_WSUB_ERR_STATUS_REG_SHIFTER_PARITY_ERR_HOLD = 11;
static const uint32_t AXON_EPS_THERM_WSUB_ERR_STATUS_REG_SHIFTER_VALID_ERR_HOLD = 12;
static const uint32_t AXON_EPS_THERM_WSUB_ERR_STATUS_REG_TIMEOUT_ERR_HOLD = 13;
static const uint32_t AXON_EPS_THERM_WSUB_ERR_STATUS_REG_F_SKITTER_ERR_HOLD = 14;
static const uint32_t AXON_EPS_THERM_WSUB_ERR_STATUS_REG_PCB_ERR_HOLD_OUT = 15;
static const uint32_t AXON_EPS_THERM_WSUB_ERR_STATUS_REG_COUNT_STATE_LT = 40;
static const uint32_t AXON_EPS_THERM_WSUB_ERR_STATUS_REG_COUNT_STATE_LT_LEN = 4;
static const uint32_t AXON_EPS_THERM_WSUB_ERR_STATUS_REG_RUN_STATE_LT = 44;
static const uint32_t AXON_EPS_THERM_WSUB_ERR_STATUS_REG_RUN_STATE_LT_LEN = 3;
static const uint32_t AXON_EPS_THERM_WSUB_ERR_STATUS_REG_SHIFT_DTS_LT = 47;
static const uint32_t AXON_EPS_THERM_WSUB_ERR_STATUS_REG_SHIFT_VOLT_LT = 48;
static const uint32_t AXON_EPS_THERM_WSUB_ERR_STATUS_REG_READ_STATE_LT = 49;
static const uint32_t AXON_EPS_THERM_WSUB_ERR_STATUS_REG_READ_STATE_LT_LEN = 2;
static const uint32_t AXON_EPS_THERM_WSUB_ERR_STATUS_REG_WRITE_STATE_LT = 51;
static const uint32_t AXON_EPS_THERM_WSUB_ERR_STATUS_REG_WRITE_STATE_LT_LEN = 4;
static const uint32_t AXON_EPS_THERM_WSUB_ERR_STATUS_REG_SAMPLE_DTS_LT = 55;
static const uint32_t AXON_EPS_THERM_WSUB_ERR_STATUS_REG_MEASURE_VOLT_LT = 56;
static const uint32_t AXON_EPS_THERM_WSUB_ERR_STATUS_REG_READ_CPM_LT = 57;
static const uint32_t AXON_EPS_THERM_WSUB_ERR_STATUS_REG_WRITE_CPM_LT = 58;
static const uint32_t AXON_EPS_THERM_WSUB_ERR_STATUS_REG_UNUSED = 59;
//<< [AXON_EPS_THERM_WSUB_ERR_STATUS_REG]
// iohs/reg00048.H

//>> [AXON_EPS_THERM_WSUB_SKITTER_MODE_REG]
static const uint64_t AXON_EPS_THERM_WSUB_SKITTER_MODE_REG = 0x18050010ull;

static const uint32_t AXON_EPS_THERM_WSUB_SKITTER_MODE_REG_SKITTER_HOLD_SAMPLE = 0;
static const uint32_t AXON_EPS_THERM_WSUB_SKITTER_MODE_REG_DISABLE_SKITTER_STICKINESS = 1;
static const uint32_t AXON_EPS_THERM_WSUB_SKITTER_MODE_REG_SKITTER_HOLD_DBGTRIG_SEL = 4;
static const uint32_t AXON_EPS_THERM_WSUB_SKITTER_MODE_REG_SKITTER_HOLD_DBGTRIG_SEL_LEN = 2;
static const uint32_t AXON_EPS_THERM_WSUB_SKITTER_MODE_REG_SKITTER_RESET_TRIG_SEL = 6;
static const uint32_t AXON_EPS_THERM_WSUB_SKITTER_MODE_REG_SKITTER_RESET_TRIG_SEL_LEN = 2;
static const uint32_t AXON_EPS_THERM_WSUB_SKITTER_MODE_REG_SKITTER_SAMPLE_GUTS = 8;
static const uint32_t AXON_EPS_THERM_WSUB_SKITTER_MODE_REG_SKITTER_SAMPLE_GUTS_LEN = 2;
static const uint32_t AXON_EPS_THERM_WSUB_SKITTER_MODE_REG_SKITTER_HOLD_SAMPLE_WITH_TRIGGER = 44;
static const uint32_t AXON_EPS_THERM_WSUB_SKITTER_MODE_REG_SKITTER_DATA_V_LT = 45;
//<< [AXON_EPS_THERM_WSUB_SKITTER_MODE_REG]
// iohs/reg00048.H

//>> [AXON_SCAN64CONTSCAN]
static const uint64_t AXON_SCAN64CONTSCAN = 0x1803f000ull;

static const uint32_t AXON_SCAN64CONTSCAN_SCAN64CONTSCAN_REG = 0;
static const uint32_t AXON_SCAN64CONTSCAN_SCAN64CONTSCAN_REG_LEN = 64;
//<< [AXON_SCAN64CONTSCAN]
// iohs/reg00048.H

//>> [AXON_SCAN_REGION_TYPE]
static const uint64_t AXON_SCAN_REGION_TYPE = 0x18030005ull;

static const uint32_t AXON_SCAN_REGION_TYPE_SYSTEM_FAST_INIT = 0;
static const uint32_t AXON_SCAN_REGION_TYPE_PARALLEL_SCAN = 1;
static const uint32_t AXON_SCAN_REGION_TYPE_PARALLEL_SCAN_AND_NOTOR = 2;
static const uint32_t AXON_SCAN_REGION_TYPE_SCAN_REGION_VITL = 3;
static const uint32_t AXON_SCAN_REGION_TYPE_SCAN_REGION_PERV = 4;
static const uint32_t AXON_SCAN_REGION_TYPE_SCAN_REGION_UNIT1 = 5;
static const uint32_t AXON_SCAN_REGION_TYPE_SCAN_REGION_UNIT2 = 6;
static const uint32_t AXON_SCAN_REGION_TYPE_SCAN_REGION_UNIT3 = 7;
static const uint32_t AXON_SCAN_REGION_TYPE_SCAN_REGION_UNIT4 = 8;
static const uint32_t AXON_SCAN_REGION_TYPE_SCAN_REGION_UNIT5 = 9;
static const uint32_t AXON_SCAN_REGION_TYPE_SCAN_REGION_UNIT6 = 10;
static const uint32_t AXON_SCAN_REGION_TYPE_SCAN_REGION_UNIT7 = 11;
static const uint32_t AXON_SCAN_REGION_TYPE_SCAN_REGION_UNIT8 = 12;
static const uint32_t AXON_SCAN_REGION_TYPE_SCAN_REGION_UNIT9 = 13;
static const uint32_t AXON_SCAN_REGION_TYPE_SCAN_REGION_UNIT10 = 14;
static const uint32_t AXON_SCAN_REGION_TYPE_SCAN_REGION_UNIT11 = 15;
static const uint32_t AXON_SCAN_REGION_TYPE_SCAN_REGION_UNIT12 = 16;
static const uint32_t AXON_SCAN_REGION_TYPE_SCAN_REGION_UNIT13 = 17;
static const uint32_t AXON_SCAN_REGION_TYPE_SCAN_REGION_UNIT14 = 18;
static const uint32_t AXON_SCAN_REGION_TYPE_SCAN_TYPE_FUNC = 48;
static const uint32_t AXON_SCAN_REGION_TYPE_SCAN_TYPE_CFG = 49;
static const uint32_t AXON_SCAN_REGION_TYPE_SCAN_TYPE_CCFG_GPTR = 50;
static const uint32_t AXON_SCAN_REGION_TYPE_SCAN_TYPE_REGF = 51;
static const uint32_t AXON_SCAN_REGION_TYPE_SCAN_TYPE_LBIST = 52;
static const uint32_t AXON_SCAN_REGION_TYPE_SCAN_TYPE_ABIST = 53;
static const uint32_t AXON_SCAN_REGION_TYPE_SCAN_TYPE_REPR = 54;
static const uint32_t AXON_SCAN_REGION_TYPE_SCAN_TYPE_TIME = 55;
static const uint32_t AXON_SCAN_REGION_TYPE_SCAN_TYPE_BNDY = 56;
static const uint32_t AXON_SCAN_REGION_TYPE_SCAN_TYPE_FARR = 57;
static const uint32_t AXON_SCAN_REGION_TYPE_SCAN_TYPE_CMSK = 58;
static const uint32_t AXON_SCAN_REGION_TYPE_SCAN_TYPE_INEX = 59;
//<< [AXON_SCAN_REGION_TYPE]
// iohs/reg00048.H

//>> [IOO_RX0_0_RD_1_RX_DAC_REGS_CNTL17_PL]
static const uint64_t IOO_RX0_0_RD_1_RX_DAC_REGS_CNTL17_PL = 0x8000880110012c3full;

static const uint32_t IOO_RX0_0_RD_1_RX_DAC_REGS_CNTL17_PL_DATA = 48;
static const uint32_t IOO_RX0_0_RD_1_RX_DAC_REGS_CNTL17_PL_DATA_LEN = 5;
static const uint32_t IOO_RX0_0_RD_1_RX_DAC_REGS_CNTL17_PL_EDGE = 54;
static const uint32_t IOO_RX0_0_RD_1_RX_DAC_REGS_CNTL17_PL_EDGE_LEN = 5;
//<< [IOO_RX0_0_RD_1_RX_DAC_REGS_CNTL17_PL]
// iohs/reg00048.H

//>> [IOO_RX0_0_RD_1_RX_DAC_REGS_LOFF_A_CNTLX34_PL]
static const uint64_t IOO_RX0_0_RD_1_RX_DAC_REGS_LOFF_A_CNTLX34_PL = 0x8001100110012c3full;

static const uint32_t IOO_RX0_0_RD_1_RX_DAC_REGS_LOFF_A_CNTLX34_PL_RX_AD_LATCH_DAC_N111 = 56;
static const uint32_t IOO_RX0_0_RD_1_RX_DAC_REGS_LOFF_A_CNTLX34_PL_RX_AD_LATCH_DAC_N111_LEN = 8;
//<< [IOO_RX0_0_RD_1_RX_DAC_REGS_LOFF_A_CNTLX34_PL]
// iohs/reg00048.H

//>> [IOO_RX0_0_RD_1_RX_DAC_REGS_LOFF_A_CNTLX44_PL]
static const uint64_t IOO_RX0_0_RD_1_RX_DAC_REGS_LOFF_A_CNTLX44_PL = 0x8001600110012c3full;

static const uint32_t IOO_RX0_0_RD_1_RX_DAC_REGS_LOFF_A_CNTLX44_PL_RX_AD_LATCH_DAC_S001 = 56;
static const uint32_t IOO_RX0_0_RD_1_RX_DAC_REGS_LOFF_A_CNTLX44_PL_RX_AD_LATCH_DAC_S001_LEN = 8;
//<< [IOO_RX0_0_RD_1_RX_DAC_REGS_LOFF_A_CNTLX44_PL]
// iohs/reg00048.H

//>> [IOO_RX0_0_RD_1_RX_DAC_REGS_LOFF_A_CNTLX54_PL]
static const uint64_t IOO_RX0_0_RD_1_RX_DAC_REGS_LOFF_A_CNTLX54_PL = 0x8001b00110012c3full;

static const uint32_t IOO_RX0_0_RD_1_RX_DAC_REGS_LOFF_A_CNTLX54_PL_RX_AD_LATCH_DAC_W011 = 56;
static const uint32_t IOO_RX0_0_RD_1_RX_DAC_REGS_LOFF_A_CNTLX54_PL_RX_AD_LATCH_DAC_W011_LEN = 8;
//<< [IOO_RX0_0_RD_1_RX_DAC_REGS_LOFF_A_CNTLX54_PL]
// iohs/reg00048.H

//>> [IOO_RX0_0_RD_1_RX_DAC_REGS_LOFF_B_CNTLX68_PL]
static const uint64_t IOO_RX0_0_RD_1_RX_DAC_REGS_LOFF_B_CNTLX68_PL = 0x8002200110012c3full;

static const uint32_t IOO_RX0_0_RD_1_RX_DAC_REGS_LOFF_B_CNTLX68_PL_RX_BD_LATCH_DAC_E001 = 56;
static const uint32_t IOO_RX0_0_RD_1_RX_DAC_REGS_LOFF_B_CNTLX68_PL_RX_BD_LATCH_DAC_E001_LEN = 8;
//<< [IOO_RX0_0_RD_1_RX_DAC_REGS_LOFF_B_CNTLX68_PL]
// iohs/reg00048.H

//>> [IOO_RX0_0_RD_1_RX_DAC_REGS_LOFF_B_CNTLX78_PL]
static const uint64_t IOO_RX0_0_RD_1_RX_DAC_REGS_LOFF_B_CNTLX78_PL = 0x8002700110012c3full;

static const uint32_t IOO_RX0_0_RD_1_RX_DAC_REGS_LOFF_B_CNTLX78_PL_RX_BD_LATCH_DAC_S011 = 56;
static const uint32_t IOO_RX0_0_RD_1_RX_DAC_REGS_LOFF_B_CNTLX78_PL_RX_BD_LATCH_DAC_S011_LEN = 8;
//<< [IOO_RX0_0_RD_1_RX_DAC_REGS_LOFF_B_CNTLX78_PL]
// iohs/reg00048.H

//>> [IOO_RX0_0_RD_1_RX_DAC_REGS_LOFF_B_CNTLX83_PL]
static const uint64_t IOO_RX0_0_RD_1_RX_DAC_REGS_LOFF_B_CNTLX83_PL = 0x8002980110012c3full;

static const uint32_t IOO_RX0_0_RD_1_RX_DAC_REGS_LOFF_B_CNTLX83_PL_RX_BD_LATCH_DAC_W000 = 56;
static const uint32_t IOO_RX0_0_RD_1_RX_DAC_REGS_LOFF_B_CNTLX83_PL_RX_BD_LATCH_DAC_W000_LEN = 8;
//<< [IOO_RX0_0_RD_1_RX_DAC_REGS_LOFF_B_CNTLX83_PL]
// iohs/reg00048.H

//>> [IOO_RX0_0_RD_2_RX_DAC_REGS_CNTL16_PL]
static const uint64_t IOO_RX0_0_RD_2_RX_DAC_REGS_CNTL16_PL = 0x8000800210012c3full;

static const uint32_t IOO_RX0_0_RD_2_RX_DAC_REGS_CNTL16_PL_DATA = 48;
static const uint32_t IOO_RX0_0_RD_2_RX_DAC_REGS_CNTL16_PL_DATA_LEN = 5;
static const uint32_t IOO_RX0_0_RD_2_RX_DAC_REGS_CNTL16_PL_EDGE = 54;
static const uint32_t IOO_RX0_0_RD_2_RX_DAC_REGS_CNTL16_PL_EDGE_LEN = 5;
//<< [IOO_RX0_0_RD_2_RX_DAC_REGS_CNTL16_PL]
// iohs/reg00048.H

//>> [IOO_RX0_0_RD_2_RX_DAC_REGS_CNTL5_PL]
static const uint64_t IOO_RX0_0_RD_2_RX_DAC_REGS_CNTL5_PL = 0x8000280210012c3full;

static const uint32_t IOO_RX0_0_RD_2_RX_DAC_REGS_CNTL5_PL_NS_DATA = 48;
static const uint32_t IOO_RX0_0_RD_2_RX_DAC_REGS_CNTL5_PL_NS_DATA_LEN = 4;
static const uint32_t IOO_RX0_0_RD_2_RX_DAC_REGS_CNTL5_PL_EW_DATA = 52;
static const uint32_t IOO_RX0_0_RD_2_RX_DAC_REGS_CNTL5_PL_EW_DATA_LEN = 4;
static const uint32_t IOO_RX0_0_RD_2_RX_DAC_REGS_CNTL5_PL_NS_EDGE = 56;
static const uint32_t IOO_RX0_0_RD_2_RX_DAC_REGS_CNTL5_PL_NS_EDGE_LEN = 4;
static const uint32_t IOO_RX0_0_RD_2_RX_DAC_REGS_CNTL5_PL_EW_EDGE = 60;
static const uint32_t IOO_RX0_0_RD_2_RX_DAC_REGS_CNTL5_PL_EW_EDGE_LEN = 4;
//<< [IOO_RX0_0_RD_2_RX_DAC_REGS_CNTL5_PL]
// iohs/reg00048.H

//>> [IOO_RX0_0_RD_2_RX_DAC_REGS_LOFF_B_CNTLX26_PL]
static const uint64_t IOO_RX0_0_RD_2_RX_DAC_REGS_LOFF_B_CNTLX26_PL = 0x8000d00210012c3full;

static const uint32_t IOO_RX0_0_RD_2_RX_DAC_REGS_LOFF_B_CNTLX26_PL_RX_BE_LATCH_DAC_W = 56;
static const uint32_t IOO_RX0_0_RD_2_RX_DAC_REGS_LOFF_B_CNTLX26_PL_RX_BE_LATCH_DAC_W_LEN = 8;
//<< [IOO_RX0_0_RD_2_RX_DAC_REGS_LOFF_B_CNTLX26_PL]
// iohs/reg00048.H

//>> [IOO_RX0_0_RD_2_RX_DAC_REGS_LOFF_B_CNTLX66_PL]
static const uint64_t IOO_RX0_0_RD_2_RX_DAC_REGS_LOFF_B_CNTLX66_PL = 0x8002100210012c3full;

static const uint32_t IOO_RX0_0_RD_2_RX_DAC_REGS_LOFF_B_CNTLX66_PL_RX_BD_LATCH_DAC_N111 = 56;
static const uint32_t IOO_RX0_0_RD_2_RX_DAC_REGS_LOFF_B_CNTLX66_PL_RX_BD_LATCH_DAC_N111_LEN = 8;
//<< [IOO_RX0_0_RD_2_RX_DAC_REGS_LOFF_B_CNTLX66_PL]
// iohs/reg00048.H

//>> [IOO_RX0_0_RD_2_RX_DAC_REGS_LOFF_B_CNTLX76_PL]
static const uint64_t IOO_RX0_0_RD_2_RX_DAC_REGS_LOFF_B_CNTLX76_PL = 0x8002600210012c3full;

static const uint32_t IOO_RX0_0_RD_2_RX_DAC_REGS_LOFF_B_CNTLX76_PL_RX_BD_LATCH_DAC_S001 = 56;
static const uint32_t IOO_RX0_0_RD_2_RX_DAC_REGS_LOFF_B_CNTLX76_PL_RX_BD_LATCH_DAC_S001_LEN = 8;
//<< [IOO_RX0_0_RD_2_RX_DAC_REGS_LOFF_B_CNTLX76_PL]
// iohs/reg00048.H

//>> [IOO_RX0_0_RD_3_RX_BIT_REGS_MODE6_PL]
static const uint64_t IOO_RX0_0_RD_3_RX_BIT_REGS_MODE6_PL = 0x8003480310012c3full;

static const uint32_t IOO_RX0_0_RD_3_RX_BIT_REGS_MODE6_PL_TIME_VAL = 48;
static const uint32_t IOO_RX0_0_RD_3_RX_BIT_REGS_MODE6_PL_TIME_VAL_LEN = 13;
static const uint32_t IOO_RX0_0_RD_3_RX_BIT_REGS_MODE6_PL_TIMER_DOUBLE_MODE = 62;
static const uint32_t IOO_RX0_0_RD_3_RX_BIT_REGS_MODE6_PL_DISABLE_SM = 63;
//<< [IOO_RX0_0_RD_3_RX_BIT_REGS_MODE6_PL]
// iohs/reg00048.H

//>> [IOO_RX0_0_RD_3_RX_DAC_REGS_CNTL10_PL]
static const uint64_t IOO_RX0_0_RD_3_RX_DAC_REGS_CNTL10_PL = 0x8000500310012c3full;

static const uint32_t IOO_RX0_0_RD_3_RX_DAC_REGS_CNTL10_PL_IF_BLEED_CMFB = 48;
static const uint32_t IOO_RX0_0_RD_3_RX_DAC_REGS_CNTL10_PL_IF_EXT_BIAS = 49;
static const uint32_t IOO_RX0_0_RD_3_RX_DAC_REGS_CNTL10_PL_IF_LPF_500M = 50;
static const uint32_t IOO_RX0_0_RD_3_RX_DAC_REGS_CNTL10_PL_SIGDET_PD = 51;
static const uint32_t IOO_RX0_0_RD_3_RX_DAC_REGS_CNTL10_PL_A_CLKSLIP = 52;
static const uint32_t IOO_RX0_0_RD_3_RX_DAC_REGS_CNTL10_PL_B_CLKSLIP = 53;
static const uint32_t IOO_RX0_0_RD_3_RX_DAC_REGS_CNTL10_PL_A_HOLD_DIV_CLKS = 54;
static const uint32_t IOO_RX0_0_RD_3_RX_DAC_REGS_CNTL10_PL_B_HOLD_DIV_CLKS = 55;
static const uint32_t IOO_RX0_0_RD_3_RX_DAC_REGS_CNTL10_PL_A_SELCLKSLIP = 56;
static const uint32_t IOO_RX0_0_RD_3_RX_DAC_REGS_CNTL10_PL_A_SELCLKSLIP_LEN = 2;
static const uint32_t IOO_RX0_0_RD_3_RX_DAC_REGS_CNTL10_PL_B_SELCLKSLIP = 58;
static const uint32_t IOO_RX0_0_RD_3_RX_DAC_REGS_CNTL10_PL_B_SELCLKSLIP_LEN = 2;
//<< [IOO_RX0_0_RD_3_RX_DAC_REGS_CNTL10_PL]
// iohs/reg00048.H

//>> [IOO_RX0_0_RD_3_RX_DAC_REGS_LOFF_A_CNTLX21_PL]
static const uint64_t IOO_RX0_0_RD_3_RX_DAC_REGS_LOFF_A_CNTLX21_PL = 0x8000a80310012c3full;

static const uint32_t IOO_RX0_0_RD_3_RX_DAC_REGS_LOFF_A_CNTLX21_PL_RX_AE_LATCH_DAC_S = 56;
static const uint32_t IOO_RX0_0_RD_3_RX_DAC_REGS_LOFF_A_CNTLX21_PL_RX_AE_LATCH_DAC_S_LEN = 8;
//<< [IOO_RX0_0_RD_3_RX_DAC_REGS_LOFF_A_CNTLX21_PL]
// iohs/reg00048.H

//>> [IOO_RX0_0_RD_3_RX_DAC_REGS_LOFF_A_CNTLX31_PL]
static const uint64_t IOO_RX0_0_RD_3_RX_DAC_REGS_LOFF_A_CNTLX31_PL = 0x8000f80310012c3full;

static const uint32_t IOO_RX0_0_RD_3_RX_DAC_REGS_LOFF_A_CNTLX31_PL_RX_AD_LATCH_DAC_N100 = 56;
static const uint32_t IOO_RX0_0_RD_3_RX_DAC_REGS_LOFF_A_CNTLX31_PL_RX_AD_LATCH_DAC_N100_LEN = 8;
//<< [IOO_RX0_0_RD_3_RX_DAC_REGS_LOFF_A_CNTLX31_PL]
// iohs/reg00048.H

//>> [IOO_RX0_0_RD_3_RX_DAC_REGS_LOFF_A_CNTLX41_PL]
static const uint64_t IOO_RX0_0_RD_3_RX_DAC_REGS_LOFF_A_CNTLX41_PL = 0x8001480310012c3full;

static const uint32_t IOO_RX0_0_RD_3_RX_DAC_REGS_LOFF_A_CNTLX41_PL_RX_AD_LATCH_DAC_E110 = 56;
static const uint32_t IOO_RX0_0_RD_3_RX_DAC_REGS_LOFF_A_CNTLX41_PL_RX_AD_LATCH_DAC_E110_LEN = 8;
//<< [IOO_RX0_0_RD_3_RX_DAC_REGS_LOFF_A_CNTLX41_PL]
// iohs/reg00048.H

//>> [IOO_RX0_0_RD_3_RX_DAC_REGS_LOFF_A_CNTLX51_PL]
static const uint64_t IOO_RX0_0_RD_3_RX_DAC_REGS_LOFF_A_CNTLX51_PL = 0x8001980310012c3full;

static const uint32_t IOO_RX0_0_RD_3_RX_DAC_REGS_LOFF_A_CNTLX51_PL_RX_AD_LATCH_DAC_W000 = 56;
static const uint32_t IOO_RX0_0_RD_3_RX_DAC_REGS_LOFF_A_CNTLX51_PL_RX_AD_LATCH_DAC_W000_LEN = 8;
//<< [IOO_RX0_0_RD_3_RX_DAC_REGS_LOFF_A_CNTLX51_PL]
// iohs/reg00048.H

//>> [IOO_RX0_0_RD_3_RX_DAC_REGS_LOFF_B_CNTLX86_PL]
static const uint64_t IOO_RX0_0_RD_3_RX_DAC_REGS_LOFF_B_CNTLX86_PL = 0x8002b00310012c3full;

static const uint32_t IOO_RX0_0_RD_3_RX_DAC_REGS_LOFF_B_CNTLX86_PL_RX_BD_LATCH_DAC_W011 = 56;
static const uint32_t IOO_RX0_0_RD_3_RX_DAC_REGS_LOFF_B_CNTLX86_PL_RX_BD_LATCH_DAC_W011_LEN = 8;
//<< [IOO_RX0_0_RD_3_RX_DAC_REGS_LOFF_B_CNTLX86_PL]
// iohs/reg00048.H

//>> [IOO_RX0_0_RD_4_RX_BIT_REGS_CNTL2_PL]
static const uint64_t IOO_RX0_0_RD_4_RX_BIT_REGS_CNTL2_PL = 0x8003680410012c3full;

static const uint32_t IOO_RX0_0_RD_4_RX_BIT_REGS_CNTL2_PL_ENABLE_A = 48;
static const uint32_t IOO_RX0_0_RD_4_RX_BIT_REGS_CNTL2_PL_SLAVE_MODE_A = 49;
static const uint32_t IOO_RX0_0_RD_4_RX_BIT_REGS_CNTL2_PL_QUAD_MODE_A = 50;
static const uint32_t IOO_RX0_0_RD_4_RX_BIT_REGS_CNTL2_PL_ENABLE_B = 51;
static const uint32_t IOO_RX0_0_RD_4_RX_BIT_REGS_CNTL2_PL_SLAVE_MODE_B = 52;
static const uint32_t IOO_RX0_0_RD_4_RX_BIT_REGS_CNTL2_PL_QUAD_MODE_B = 53;
//<< [IOO_RX0_0_RD_4_RX_BIT_REGS_CNTL2_PL]
// iohs/reg00048.H

//>> [IOO_RX0_0_RD_4_RX_BIT_REGS_MODE4_PL]
static const uint64_t IOO_RX0_0_RD_4_RX_BIT_REGS_MODE4_PL = 0x8003380410012c3full;

static const uint32_t IOO_RX0_0_RD_4_RX_BIT_REGS_MODE4_PL_FW_INERTIA_AMT = 48;
static const uint32_t IOO_RX0_0_RD_4_RX_BIT_REGS_MODE4_PL_FW_INERTIA_AMT_LEN = 4;
static const uint32_t IOO_RX0_0_RD_4_RX_BIT_REGS_MODE4_PL_PHASE_STEP = 56;
static const uint32_t IOO_RX0_0_RD_4_RX_BIT_REGS_MODE4_PL_PHASE_STEP_LEN = 7;
//<< [IOO_RX0_0_RD_4_RX_BIT_REGS_MODE4_PL]
// iohs/reg00048.H

//>> [IOO_RX0_0_RD_4_RX_BIT_REGS_STAT2_PL]
static const uint64_t IOO_RX0_0_RD_4_RX_BIT_REGS_STAT2_PL = 0x8003980410012c3full;

static const uint32_t IOO_RX0_0_RD_4_RX_BIT_REGS_STAT2_PL_RX_PR_FW_SNAPSHOT_A_RO_SIGNAL = 48;
static const uint32_t IOO_RX0_0_RD_4_RX_BIT_REGS_STAT2_PL_RX_PR_FW_SNAPSHOT_A_RO_SIGNAL_LEN = 15;
//<< [IOO_RX0_0_RD_4_RX_BIT_REGS_STAT2_PL]
// iohs/reg00048.H

//>> [IOO_RX0_0_RD_4_RX_DAC_REGS_CNTL3_PL]
static const uint64_t IOO_RX0_0_RD_4_RX_DAC_REGS_CNTL3_PL = 0x8000180410012c3full;

static const uint32_t IOO_RX0_0_RD_4_RX_DAC_REGS_CNTL3_PL_GAIN = 48;
static const uint32_t IOO_RX0_0_RD_4_RX_DAC_REGS_CNTL3_PL_GAIN_LEN = 3;
static const uint32_t IOO_RX0_0_RD_4_RX_DAC_REGS_CNTL3_PL_ZERO = 51;
static const uint32_t IOO_RX0_0_RD_4_RX_DAC_REGS_CNTL3_PL_ZERO_LEN = 3;
//<< [IOO_RX0_0_RD_4_RX_DAC_REGS_CNTL3_PL]
// iohs/reg00048.H

//>> [IOO_RX0_0_RD_4_RX_DAC_REGS_CNTLX9_PL]
static const uint64_t IOO_RX0_0_RD_4_RX_DAC_REGS_CNTLX9_PL = 0x8000480410012c3full;

static const uint32_t IOO_RX0_0_RD_4_RX_DAC_REGS_CNTLX9_PL_A_SPEC_MUX_SEL = 48;
static const uint32_t IOO_RX0_0_RD_4_RX_DAC_REGS_CNTLX9_PL_A_SPEC_MUX_SEL_LEN = 7;
static const uint32_t IOO_RX0_0_RD_4_RX_DAC_REGS_CNTLX9_PL_B_SPEC_MUX_SEL = 55;
static const uint32_t IOO_RX0_0_RD_4_RX_DAC_REGS_CNTLX9_PL_B_SPEC_MUX_SEL_LEN = 7;
//<< [IOO_RX0_0_RD_4_RX_DAC_REGS_CNTLX9_PL]
// iohs/reg00048.H

//>> [IOO_RX0_0_RD_4_RX_DAC_REGS_LOFF_B_CNTLX62_PL]
static const uint64_t IOO_RX0_0_RD_4_RX_DAC_REGS_LOFF_B_CNTLX62_PL = 0x8001f00410012c3full;

static const uint32_t IOO_RX0_0_RD_4_RX_DAC_REGS_LOFF_B_CNTLX62_PL_RX_BD_LATCH_DAC_N011 = 56;
static const uint32_t IOO_RX0_0_RD_4_RX_DAC_REGS_LOFF_B_CNTLX62_PL_RX_BD_LATCH_DAC_N011_LEN = 8;
//<< [IOO_RX0_0_RD_4_RX_DAC_REGS_LOFF_B_CNTLX62_PL]
// iohs/reg00048.H

//>> [IOO_RX0_0_RD_4_RX_DAC_REGS_LOFF_B_CNTLX72_PL]
static const uint64_t IOO_RX0_0_RD_4_RX_DAC_REGS_LOFF_B_CNTLX72_PL = 0x8002400410012c3full;

static const uint32_t IOO_RX0_0_RD_4_RX_DAC_REGS_LOFF_B_CNTLX72_PL_RX_BD_LATCH_DAC_E101 = 56;
static const uint32_t IOO_RX0_0_RD_4_RX_DAC_REGS_LOFF_B_CNTLX72_PL_RX_BD_LATCH_DAC_E101_LEN = 8;
//<< [IOO_RX0_0_RD_4_RX_DAC_REGS_LOFF_B_CNTLX72_PL]
// iohs/reg00048.H

//>> [IOO_RX0_0_RD_4_RX_DAC_REGS_LOFF_B_CNTLX89_PL]
static const uint64_t IOO_RX0_0_RD_4_RX_DAC_REGS_LOFF_B_CNTLX89_PL = 0x8002c80410012c3full;

static const uint32_t IOO_RX0_0_RD_4_RX_DAC_REGS_LOFF_B_CNTLX89_PL_RX_BD_LATCH_DAC_W110 = 56;
static const uint32_t IOO_RX0_0_RD_4_RX_DAC_REGS_LOFF_B_CNTLX89_PL_RX_BD_LATCH_DAC_W110_LEN = 8;
//<< [IOO_RX0_0_RD_4_RX_DAC_REGS_LOFF_B_CNTLX89_PL]
// iohs/reg00048.H

//>> [IOO_RX0_0_RD_5_RX_BIT_REGS_MODE8_PL]
static const uint64_t IOO_RX0_0_RD_5_RX_BIT_REGS_MODE8_PL = 0x8003580510012c3full;

static const uint32_t IOO_RX0_0_RD_5_RX_BIT_REGS_MODE8_PL_RX_BERPL_SAT_THRESH = 48;
static const uint32_t IOO_RX0_0_RD_5_RX_BIT_REGS_MODE8_PL_RX_BERPL_SAT_THRESH_LEN = 12;
//<< [IOO_RX0_0_RD_5_RX_BIT_REGS_MODE8_PL]
// iohs/reg00048.H

//>> [IOO_RX0_0_RD_5_RX_DAC_REGS_CNTL6_PL]
static const uint64_t IOO_RX0_0_RD_5_RX_DAC_REGS_CNTL6_PL = 0x8000300510012c3full;

static const uint32_t IOO_RX0_0_RD_5_RX_DAC_REGS_CNTL6_PL_GAIN = 48;
static const uint32_t IOO_RX0_0_RD_5_RX_DAC_REGS_CNTL6_PL_GAIN_LEN = 4;
static const uint32_t IOO_RX0_0_RD_5_RX_DAC_REGS_CNTL6_PL_PEAK1 = 52;
static const uint32_t IOO_RX0_0_RD_5_RX_DAC_REGS_CNTL6_PL_PEAK1_LEN = 4;
static const uint32_t IOO_RX0_0_RD_5_RX_DAC_REGS_CNTL6_PL_PEAK2 = 56;
static const uint32_t IOO_RX0_0_RD_5_RX_DAC_REGS_CNTL6_PL_PEAK2_LEN = 4;
//<< [IOO_RX0_0_RD_5_RX_DAC_REGS_CNTL6_PL]
// iohs/reg00048.H

//>> [IOO_RX0_0_RD_5_RX_DAC_REGS_LOFF_A_CNTLX35_PL]
static const uint64_t IOO_RX0_0_RD_5_RX_DAC_REGS_LOFF_A_CNTLX35_PL = 0x8001180510012c3full;

static const uint32_t IOO_RX0_0_RD_5_RX_DAC_REGS_LOFF_A_CNTLX35_PL_RX_AD_LATCH_DAC_E000 = 56;
static const uint32_t IOO_RX0_0_RD_5_RX_DAC_REGS_LOFF_A_CNTLX35_PL_RX_AD_LATCH_DAC_E000_LEN = 8;
//<< [IOO_RX0_0_RD_5_RX_DAC_REGS_LOFF_A_CNTLX35_PL]
// iohs/reg00048.H

//>> [IOO_RX0_0_RD_5_RX_DAC_REGS_LOFF_A_CNTLX45_PL]
static const uint64_t IOO_RX0_0_RD_5_RX_DAC_REGS_LOFF_A_CNTLX45_PL = 0x8001680510012c3full;

static const uint32_t IOO_RX0_0_RD_5_RX_DAC_REGS_LOFF_A_CNTLX45_PL_RX_AD_LATCH_DAC_S010 = 56;
static const uint32_t IOO_RX0_0_RD_5_RX_DAC_REGS_LOFF_A_CNTLX45_PL_RX_AD_LATCH_DAC_S010_LEN = 8;
//<< [IOO_RX0_0_RD_5_RX_DAC_REGS_LOFF_A_CNTLX45_PL]
// iohs/reg00048.H

//>> [IOO_RX0_0_RD_5_RX_DAC_REGS_LOFF_A_CNTLX55_PL]
static const uint64_t IOO_RX0_0_RD_5_RX_DAC_REGS_LOFF_A_CNTLX55_PL = 0x8001b80510012c3full;

static const uint32_t IOO_RX0_0_RD_5_RX_DAC_REGS_LOFF_A_CNTLX55_PL_RX_AD_LATCH_DAC_W100 = 56;
static const uint32_t IOO_RX0_0_RD_5_RX_DAC_REGS_LOFF_A_CNTLX55_PL_RX_AD_LATCH_DAC_W100_LEN = 8;
//<< [IOO_RX0_0_RD_5_RX_DAC_REGS_LOFF_A_CNTLX55_PL]
// iohs/reg00048.H

//>> [IOO_RX0_0_RD_5_RX_DAC_REGS_LOFF_B_CNTLX59_PL]
static const uint64_t IOO_RX0_0_RD_5_RX_DAC_REGS_LOFF_B_CNTLX59_PL = 0x8001d80510012c3full;

static const uint32_t IOO_RX0_0_RD_5_RX_DAC_REGS_LOFF_B_CNTLX59_PL_RX_BD_LATCH_DAC_N000 = 56;
static const uint32_t IOO_RX0_0_RD_5_RX_DAC_REGS_LOFF_B_CNTLX59_PL_RX_BD_LATCH_DAC_N000_LEN = 8;
//<< [IOO_RX0_0_RD_5_RX_DAC_REGS_LOFF_B_CNTLX59_PL]
// iohs/reg00048.H

//>> [IOO_RX0_0_RD_5_RX_DAC_REGS_LOFF_B_CNTLX69_PL]
static const uint64_t IOO_RX0_0_RD_5_RX_DAC_REGS_LOFF_B_CNTLX69_PL = 0x8002280510012c3full;

static const uint32_t IOO_RX0_0_RD_5_RX_DAC_REGS_LOFF_B_CNTLX69_PL_RX_BD_LATCH_DAC_E010 = 56;
static const uint32_t IOO_RX0_0_RD_5_RX_DAC_REGS_LOFF_B_CNTLX69_PL_RX_BD_LATCH_DAC_E010_LEN = 8;
//<< [IOO_RX0_0_RD_5_RX_DAC_REGS_LOFF_B_CNTLX69_PL]
// iohs/reg00048.H

//>> [IOO_RX0_0_RD_5_RX_DAC_REGS_LOFF_B_CNTLX79_PL]
static const uint64_t IOO_RX0_0_RD_5_RX_DAC_REGS_LOFF_B_CNTLX79_PL = 0x8002780510012c3full;

static const uint32_t IOO_RX0_0_RD_5_RX_DAC_REGS_LOFF_B_CNTLX79_PL_RX_BD_LATCH_DAC_S100 = 56;
static const uint32_t IOO_RX0_0_RD_5_RX_DAC_REGS_LOFF_B_CNTLX79_PL_RX_BD_LATCH_DAC_S100_LEN = 8;
//<< [IOO_RX0_0_RD_5_RX_DAC_REGS_LOFF_B_CNTLX79_PL]
// iohs/reg00048.H

//>> [IOO_RX0_0_RD_5_RX_DAC_REGS_LOFF_B_CNTLX82_PL]
static const uint64_t IOO_RX0_0_RD_5_RX_DAC_REGS_LOFF_B_CNTLX82_PL = 0x8002900510012c3full;

static const uint32_t IOO_RX0_0_RD_5_RX_DAC_REGS_LOFF_B_CNTLX82_PL_RX_BD_LATCH_DAC_S111 = 56;
static const uint32_t IOO_RX0_0_RD_5_RX_DAC_REGS_LOFF_B_CNTLX82_PL_RX_BD_LATCH_DAC_S111_LEN = 8;
//<< [IOO_RX0_0_RD_5_RX_DAC_REGS_LOFF_B_CNTLX82_PL]
// iohs/reg00048.H

//>> [P10_20_IOO_RX0_0_RD_RX_BIT_REGS_CNTL7_PL]
static const uint64_t IOO_RX0_0_RD_RX_BIT_REGS_CNTL7_PL = 0x8003f00010012c3full; // p10:20,

static const uint32_t P10_20_IOO_RX0_0_RD_RX_BIT_REGS_CNTL7_PL_EDGE_DAC_BANKA_SEL = 48;
static const uint32_t P10_20_IOO_RX0_0_RD_RX_BIT_REGS_CNTL7_PL_EDGE_DAC_BANKA_SEL_LEN = 2;
static const uint32_t P10_20_IOO_RX0_0_RD_RX_BIT_REGS_CNTL7_PL_DATAPN_SWAP_BANKA_ENB = 50;
static const uint32_t P10_20_IOO_RX0_0_RD_RX_BIT_REGS_CNTL7_PL_EDGEPN_SWAP_BANKA_ENB = 51;
static const uint32_t P10_20_IOO_RX0_0_RD_RX_BIT_REGS_CNTL7_PL_DATA_PULLDN_BANKA_ENB = 52;
static const uint32_t P10_20_IOO_RX0_0_RD_RX_BIT_REGS_CNTL7_PL_EDGE_PULLDN_BANKA_ENB = 53;
static const uint32_t P10_20_IOO_RX0_0_RD_RX_BIT_REGS_CNTL7_PL_EDGE_DAC_BANKB_SEL = 54;
static const uint32_t P10_20_IOO_RX0_0_RD_RX_BIT_REGS_CNTL7_PL_EDGE_DAC_BANKB_SEL_LEN = 2;
static const uint32_t P10_20_IOO_RX0_0_RD_RX_BIT_REGS_CNTL7_PL_DATAPN_SWAP_BANKB_ENB = 56;
static const uint32_t P10_20_IOO_RX0_0_RD_RX_BIT_REGS_CNTL7_PL_EDGEPN_SWAP_BANKB_ENB = 57;
static const uint32_t P10_20_IOO_RX0_0_RD_RX_BIT_REGS_CNTL7_PL_DATA_PULLDN_BANKB_ENB = 58;
static const uint32_t P10_20_IOO_RX0_0_RD_RX_BIT_REGS_CNTL7_PL_EDGE_PULLDN_BANKB_ENB = 59;
static const uint32_t P10_20_IOO_RX0_0_RD_RX_BIT_REGS_CNTL7_PL_TEST_CIRCUIT_ENB = 60;
static const uint32_t P10_20_IOO_RX0_0_RD_RX_BIT_REGS_CNTL7_PL_REGRW_MUX_ENB = 61;
//<< [P10_20_IOO_RX0_0_RD_RX_BIT_REGS_CNTL7_PL]
// iohs/reg00048.H

//>> [IOO_RX0_0_RD_RX_BIT_REGS_MODE1_PL]
static const uint64_t IOO_RX0_0_RD_RX_BIT_REGS_MODE1_PL = 0x8003200010012c3full;

static const uint32_t IOO_RX0_0_RD_RX_BIT_REGS_MODE1_PL_ERPL_COUNT_EN = 51;
static const uint32_t IOO_RX0_0_RD_RX_BIT_REGS_MODE1_PL_ERPL_EXP_DATA_SEL = 52;
static const uint32_t IOO_RX0_0_RD_RX_BIT_REGS_MODE1_PL_ERPL_PATTERN_SEL = 53;
static const uint32_t IOO_RX0_0_RD_RX_BIT_REGS_MODE1_PL_ERPL_PATTERN_SEL_LEN = 3;
static const uint32_t IOO_RX0_0_RD_RX_BIT_REGS_MODE1_PL_ERPL_MASK_MODE = 56;
static const uint32_t IOO_RX0_0_RD_RX_BIT_REGS_MODE1_PL_UMP_SL_1UI_REQ_DL_MASK = 57;
static const uint32_t IOO_RX0_0_RD_RX_BIT_REGS_MODE1_PL_UMP_SL_1UI_DONE_DL_MASK = 58;
static const uint32_t IOO_RX0_0_RD_RX_BIT_REGS_MODE1_PL_ERPL_LANE_INVERT = 59;
static const uint32_t P10_20_IOO_RX0_0_RD_RX_BIT_REGS_MODE1_PL_UMP_SX_1UI_DL_DIR_SEL = 60; // p10:20,
static const uint32_t P10_20_IOO_RX0_0_RD_RX_BIT_REGS_MODE1_PL_UMP_SL_1UI_DONE_DL_DELAY = 61; // p10:20,
static const uint32_t P10_20_IOO_RX0_0_RD_RX_BIT_REGS_MODE1_PL_UMP_SL_1UI_DONE_DL_DELAY_LEN = 3;
//<< [IOO_RX0_0_RD_RX_BIT_REGS_MODE1_PL]
// iohs/reg00049.H

//>> [IOO_RX0_0_RD_RX_DAC_REGS_CNTL11_PL]
static const uint64_t IOO_RX0_0_RD_RX_DAC_REGS_CNTL11_PL = 0x8000580010012c3full;

static const uint32_t IOO_RX0_0_RD_RX_DAC_REGS_CNTL11_PL_TERM_PD = 48;
static const uint32_t IOO_RX0_0_RD_RX_DAC_REGS_CNTL11_PL_FREQ_ADJUST = 49;
static const uint32_t IOO_RX0_0_RD_RX_DAC_REGS_CNTL11_PL_FREQ_ADJUST_LEN = 5;
static const uint32_t IOO_RX0_0_RD_RX_DAC_REGS_CNTL11_PL_OFF_CM = 54;
static const uint32_t IOO_RX0_0_RD_RX_DAC_REGS_CNTL11_PL_OFF_CM_LEN = 4;
static const uint32_t IOO_RX0_0_RD_RX_DAC_REGS_CNTL11_PL_OFF_DM = 58;
static const uint32_t IOO_RX0_0_RD_RX_DAC_REGS_CNTL11_PL_OFF_DM_LEN = 6;
//<< [IOO_RX0_0_RD_RX_DAC_REGS_CNTL11_PL]
// iohs/reg00049.H

//>> [IOO_RX0_0_RD_RX_DAC_REGS_LOFF_B_CNTLX23_PL]
static const uint64_t IOO_RX0_0_RD_RX_DAC_REGS_LOFF_B_CNTLX23_PL = 0x8000b80010012c3full;

static const uint32_t IOO_RX0_0_RD_RX_DAC_REGS_LOFF_B_CNTLX23_PL_RX_BE_LATCH_DAC_N = 56;
static const uint32_t IOO_RX0_0_RD_RX_DAC_REGS_LOFF_B_CNTLX23_PL_RX_BE_LATCH_DAC_N_LEN = 8;
//<< [IOO_RX0_0_RD_RX_DAC_REGS_LOFF_B_CNTLX23_PL]
// iohs/reg00049.H

//>> [IOO_RX0_0_RD_RX_DAC_REGS_LOFF_B_CNTLX63_PL]
static const uint64_t IOO_RX0_0_RD_RX_DAC_REGS_LOFF_B_CNTLX63_PL = 0x8001f80010012c3full;

static const uint32_t IOO_RX0_0_RD_RX_DAC_REGS_LOFF_B_CNTLX63_PL_RX_BD_LATCH_DAC_N100 = 56;
static const uint32_t IOO_RX0_0_RD_RX_DAC_REGS_LOFF_B_CNTLX63_PL_RX_BD_LATCH_DAC_N100_LEN = 8;
//<< [IOO_RX0_0_RD_RX_DAC_REGS_LOFF_B_CNTLX63_PL]
// iohs/reg00049.H

//>> [IOO_RX0_0_RD_RX_DAC_REGS_LOFF_B_CNTLX73_PL]
static const uint64_t IOO_RX0_0_RD_RX_DAC_REGS_LOFF_B_CNTLX73_PL = 0x8002480010012c3full;

static const uint32_t IOO_RX0_0_RD_RX_DAC_REGS_LOFF_B_CNTLX73_PL_RX_BD_LATCH_DAC_E110 = 56;
static const uint32_t IOO_RX0_0_RD_RX_DAC_REGS_LOFF_B_CNTLX73_PL_RX_BD_LATCH_DAC_E110_LEN = 8;
//<< [IOO_RX0_0_RD_RX_DAC_REGS_LOFF_B_CNTLX73_PL]
// iohs/reg00049.H

//>> [IOO_RX0_0_RD_RX_DAC_REGS_LOFF_B_CNTLX88_PL]
static const uint64_t IOO_RX0_0_RD_RX_DAC_REGS_LOFF_B_CNTLX88_PL = 0x8002c00010012c3full;

static const uint32_t IOO_RX0_0_RD_RX_DAC_REGS_LOFF_B_CNTLX88_PL_RX_BD_LATCH_DAC_W101 = 56;
static const uint32_t IOO_RX0_0_RD_RX_DAC_REGS_LOFF_B_CNTLX88_PL_RX_BD_LATCH_DAC_W101_LEN = 8;
//<< [IOO_RX0_0_RD_RX_DAC_REGS_LOFF_B_CNTLX88_PL]
// iohs/reg00049.H

//>> [IOO_RX0_1_RD_0_RX_DAC_REGS_CNTL17_PL]
static const uint64_t IOO_RX0_1_RD_0_RX_DAC_REGS_CNTL17_PL = 0x8000880610012c3full;

static const uint32_t IOO_RX0_1_RD_0_RX_DAC_REGS_CNTL17_PL_DATA = 48;
static const uint32_t IOO_RX0_1_RD_0_RX_DAC_REGS_CNTL17_PL_DATA_LEN = 5;
static const uint32_t IOO_RX0_1_RD_0_RX_DAC_REGS_CNTL17_PL_EDGE = 54;
static const uint32_t IOO_RX0_1_RD_0_RX_DAC_REGS_CNTL17_PL_EDGE_LEN = 5;
//<< [IOO_RX0_1_RD_0_RX_DAC_REGS_CNTL17_PL]
// iohs/reg00049.H

//>> [IOO_RX0_1_RD_0_RX_DAC_REGS_LOFF_A_CNTLX33_PL]
static const uint64_t IOO_RX0_1_RD_0_RX_DAC_REGS_LOFF_A_CNTLX33_PL = 0x8001080610012c3full;

static const uint32_t IOO_RX0_1_RD_0_RX_DAC_REGS_LOFF_A_CNTLX33_PL_RX_AD_LATCH_DAC_N110 = 56;
static const uint32_t IOO_RX0_1_RD_0_RX_DAC_REGS_LOFF_A_CNTLX33_PL_RX_AD_LATCH_DAC_N110_LEN = 8;
//<< [IOO_RX0_1_RD_0_RX_DAC_REGS_LOFF_A_CNTLX33_PL]
// iohs/reg00049.H

//>> [IOO_RX0_1_RD_0_RX_DAC_REGS_LOFF_A_CNTLX43_PL]
static const uint64_t IOO_RX0_1_RD_0_RX_DAC_REGS_LOFF_A_CNTLX43_PL = 0x8001580610012c3full;

static const uint32_t IOO_RX0_1_RD_0_RX_DAC_REGS_LOFF_A_CNTLX43_PL_RX_AD_LATCH_DAC_S000 = 56;
static const uint32_t IOO_RX0_1_RD_0_RX_DAC_REGS_LOFF_A_CNTLX43_PL_RX_AD_LATCH_DAC_S000_LEN = 8;
//<< [IOO_RX0_1_RD_0_RX_DAC_REGS_LOFF_A_CNTLX43_PL]
// iohs/reg00049.H

//>> [IOO_RX0_1_RD_0_RX_DAC_REGS_LOFF_A_CNTLX53_PL]
static const uint64_t IOO_RX0_1_RD_0_RX_DAC_REGS_LOFF_A_CNTLX53_PL = 0x8001a80610012c3full;

static const uint32_t IOO_RX0_1_RD_0_RX_DAC_REGS_LOFF_A_CNTLX53_PL_RX_AD_LATCH_DAC_W010 = 56;
static const uint32_t IOO_RX0_1_RD_0_RX_DAC_REGS_LOFF_A_CNTLX53_PL_RX_AD_LATCH_DAC_W010_LEN = 8;
//<< [IOO_RX0_1_RD_0_RX_DAC_REGS_LOFF_A_CNTLX53_PL]
// iohs/reg00049.H

//>> [IOO_RX0_1_RD_0_RX_DAC_REGS_LOFF_B_CNTLX84_PL]
static const uint64_t IOO_RX0_1_RD_0_RX_DAC_REGS_LOFF_B_CNTLX84_PL = 0x8002a00610012c3full;

static const uint32_t IOO_RX0_1_RD_0_RX_DAC_REGS_LOFF_B_CNTLX84_PL_RX_BD_LATCH_DAC_W001 = 56;
static const uint32_t IOO_RX0_1_RD_0_RX_DAC_REGS_LOFF_B_CNTLX84_PL_RX_BD_LATCH_DAC_W001_LEN = 8;
//<< [IOO_RX0_1_RD_0_RX_DAC_REGS_LOFF_B_CNTLX84_PL]
// iohs/reg00049.H

//>> [P10_20_IOO_RX0_1_RD_2_RX_BIT_REGS_CNTL7_PL]
static const uint64_t IOO_RX0_1_RD_2_RX_BIT_REGS_CNTL7_PL = 0x8003f00810012c3full; // p10:20,

static const uint32_t P10_20_IOO_RX0_1_RD_2_RX_BIT_REGS_CNTL7_PL_EDGE_DAC_BANKA_SEL = 48;
static const uint32_t P10_20_IOO_RX0_1_RD_2_RX_BIT_REGS_CNTL7_PL_EDGE_DAC_BANKA_SEL_LEN = 2;
static const uint32_t P10_20_IOO_RX0_1_RD_2_RX_BIT_REGS_CNTL7_PL_DATAPN_SWAP_BANKA_ENB = 50;
static const uint32_t P10_20_IOO_RX0_1_RD_2_RX_BIT_REGS_CNTL7_PL_EDGEPN_SWAP_BANKA_ENB = 51;
static const uint32_t P10_20_IOO_RX0_1_RD_2_RX_BIT_REGS_CNTL7_PL_DATA_PULLDN_BANKA_ENB = 52;
static const uint32_t P10_20_IOO_RX0_1_RD_2_RX_BIT_REGS_CNTL7_PL_EDGE_PULLDN_BANKA_ENB = 53;
static const uint32_t P10_20_IOO_RX0_1_RD_2_RX_BIT_REGS_CNTL7_PL_EDGE_DAC_BANKB_SEL = 54;
static const uint32_t P10_20_IOO_RX0_1_RD_2_RX_BIT_REGS_CNTL7_PL_EDGE_DAC_BANKB_SEL_LEN = 2;
static const uint32_t P10_20_IOO_RX0_1_RD_2_RX_BIT_REGS_CNTL7_PL_DATAPN_SWAP_BANKB_ENB = 56;
static const uint32_t P10_20_IOO_RX0_1_RD_2_RX_BIT_REGS_CNTL7_PL_EDGEPN_SWAP_BANKB_ENB = 57;
static const uint32_t P10_20_IOO_RX0_1_RD_2_RX_BIT_REGS_CNTL7_PL_DATA_PULLDN_BANKB_ENB = 58;
static const uint32_t P10_20_IOO_RX0_1_RD_2_RX_BIT_REGS_CNTL7_PL_EDGE_PULLDN_BANKB_ENB = 59;
static const uint32_t P10_20_IOO_RX0_1_RD_2_RX_BIT_REGS_CNTL7_PL_TEST_CIRCUIT_ENB = 60;
static const uint32_t P10_20_IOO_RX0_1_RD_2_RX_BIT_REGS_CNTL7_PL_REGRW_MUX_ENB = 61;
//<< [P10_20_IOO_RX0_1_RD_2_RX_BIT_REGS_CNTL7_PL]
// iohs/reg00049.H

//>> [IOO_RX0_1_RD_2_RX_BIT_REGS_FIR_ERROR_INJECT_PL]
static const uint64_t IOO_RX0_1_RD_2_RX_BIT_REGS_FIR_ERROR_INJECT_PL = 0x8003180810012c3full;

static const uint32_t IOO_RX0_1_RD_2_RX_BIT_REGS_FIR_ERROR_INJECT_PL_RX_PL_FIR_ERR_INJ = 48;
static const uint32_t IOO_RX0_1_RD_2_RX_BIT_REGS_FIR_ERROR_INJECT_PL_RX_PL_FIR_ERR_INJ_LEN = 3;
//<< [IOO_RX0_1_RD_2_RX_BIT_REGS_FIR_ERROR_INJECT_PL]
// iohs/reg00049.H

//>> [IOO_RX0_1_RD_2_RX_BIT_REGS_MODE1_PL]
static const uint64_t IOO_RX0_1_RD_2_RX_BIT_REGS_MODE1_PL = 0x8003200810012c3full;

static const uint32_t IOO_RX0_1_RD_2_RX_BIT_REGS_MODE1_PL_ERPL_COUNT_EN = 51;
static const uint32_t IOO_RX0_1_RD_2_RX_BIT_REGS_MODE1_PL_ERPL_EXP_DATA_SEL = 52;
static const uint32_t IOO_RX0_1_RD_2_RX_BIT_REGS_MODE1_PL_ERPL_PATTERN_SEL = 53;
static const uint32_t IOO_RX0_1_RD_2_RX_BIT_REGS_MODE1_PL_ERPL_PATTERN_SEL_LEN = 3;
static const uint32_t IOO_RX0_1_RD_2_RX_BIT_REGS_MODE1_PL_ERPL_MASK_MODE = 56;
static const uint32_t IOO_RX0_1_RD_2_RX_BIT_REGS_MODE1_PL_UMP_SL_1UI_REQ_DL_MASK = 57;
static const uint32_t IOO_RX0_1_RD_2_RX_BIT_REGS_MODE1_PL_UMP_SL_1UI_DONE_DL_MASK = 58;
static const uint32_t IOO_RX0_1_RD_2_RX_BIT_REGS_MODE1_PL_ERPL_LANE_INVERT = 59;
static const uint32_t P10_20_IOO_RX0_1_RD_2_RX_BIT_REGS_MODE1_PL_UMP_SX_1UI_DL_DIR_SEL = 60; // p10:20,
static const uint32_t P10_20_IOO_RX0_1_RD_2_RX_BIT_REGS_MODE1_PL_UMP_SL_1UI_DONE_DL_DELAY = 61; // p10:20,
static const uint32_t P10_20_IOO_RX0_1_RD_2_RX_BIT_REGS_MODE1_PL_UMP_SL_1UI_DONE_DL_DELAY_LEN = 3;
//<< [IOO_RX0_1_RD_2_RX_BIT_REGS_MODE1_PL]
// iohs/reg00049.H

//>> [IOO_RX0_1_RD_2_RX_DAC_REGS_CNTL10_PL]
static const uint64_t IOO_RX0_1_RD_2_RX_DAC_REGS_CNTL10_PL = 0x8000500810012c3full;

static const uint32_t IOO_RX0_1_RD_2_RX_DAC_REGS_CNTL10_PL_IF_BLEED_CMFB = 48;
static const uint32_t IOO_RX0_1_RD_2_RX_DAC_REGS_CNTL10_PL_IF_EXT_BIAS = 49;
static const uint32_t IOO_RX0_1_RD_2_RX_DAC_REGS_CNTL10_PL_IF_LPF_500M = 50;
static const uint32_t IOO_RX0_1_RD_2_RX_DAC_REGS_CNTL10_PL_SIGDET_PD = 51;
static const uint32_t IOO_RX0_1_RD_2_RX_DAC_REGS_CNTL10_PL_A_CLKSLIP = 52;
static const uint32_t IOO_RX0_1_RD_2_RX_DAC_REGS_CNTL10_PL_B_CLKSLIP = 53;
static const uint32_t IOO_RX0_1_RD_2_RX_DAC_REGS_CNTL10_PL_A_HOLD_DIV_CLKS = 54;
static const uint32_t IOO_RX0_1_RD_2_RX_DAC_REGS_CNTL10_PL_B_HOLD_DIV_CLKS = 55;
static const uint32_t IOO_RX0_1_RD_2_RX_DAC_REGS_CNTL10_PL_A_SELCLKSLIP = 56;
static const uint32_t IOO_RX0_1_RD_2_RX_DAC_REGS_CNTL10_PL_A_SELCLKSLIP_LEN = 2;
static const uint32_t IOO_RX0_1_RD_2_RX_DAC_REGS_CNTL10_PL_B_SELCLKSLIP = 58;
static const uint32_t IOO_RX0_1_RD_2_RX_DAC_REGS_CNTL10_PL_B_SELCLKSLIP_LEN = 2;
//<< [IOO_RX0_1_RD_2_RX_DAC_REGS_CNTL10_PL]
// iohs/reg00049.H

//>> [IOO_RX0_1_RD_2_RX_DAC_REGS_CNTL5_PL]
static const uint64_t IOO_RX0_1_RD_2_RX_DAC_REGS_CNTL5_PL = 0x8000280810012c3full;

static const uint32_t IOO_RX0_1_RD_2_RX_DAC_REGS_CNTL5_PL_NS_DATA = 48;
static const uint32_t IOO_RX0_1_RD_2_RX_DAC_REGS_CNTL5_PL_NS_DATA_LEN = 4;
static const uint32_t IOO_RX0_1_RD_2_RX_DAC_REGS_CNTL5_PL_EW_DATA = 52;
static const uint32_t IOO_RX0_1_RD_2_RX_DAC_REGS_CNTL5_PL_EW_DATA_LEN = 4;
static const uint32_t IOO_RX0_1_RD_2_RX_DAC_REGS_CNTL5_PL_NS_EDGE = 56;
static const uint32_t IOO_RX0_1_RD_2_RX_DAC_REGS_CNTL5_PL_NS_EDGE_LEN = 4;
static const uint32_t IOO_RX0_1_RD_2_RX_DAC_REGS_CNTL5_PL_EW_EDGE = 60;
static const uint32_t IOO_RX0_1_RD_2_RX_DAC_REGS_CNTL5_PL_EW_EDGE_LEN = 4;
//<< [IOO_RX0_1_RD_2_RX_DAC_REGS_CNTL5_PL]
// iohs/reg00049.H

//>> [IOO_RX0_1_RD_2_RX_DAC_REGS_LOFF_A_CNTLX36_PL]
static const uint64_t IOO_RX0_1_RD_2_RX_DAC_REGS_LOFF_A_CNTLX36_PL = 0x8001200810012c3full;

static const uint32_t IOO_RX0_1_RD_2_RX_DAC_REGS_LOFF_A_CNTLX36_PL_RX_AD_LATCH_DAC_E001 = 56;
static const uint32_t IOO_RX0_1_RD_2_RX_DAC_REGS_LOFF_A_CNTLX36_PL_RX_AD_LATCH_DAC_E001_LEN = 8;
//<< [IOO_RX0_1_RD_2_RX_DAC_REGS_LOFF_A_CNTLX36_PL]
// iohs/reg00049.H

//>> [IOO_RX0_1_RD_2_RX_DAC_REGS_LOFF_A_CNTLX46_PL]
static const uint64_t IOO_RX0_1_RD_2_RX_DAC_REGS_LOFF_A_CNTLX46_PL = 0x8001700810012c3full;

static const uint32_t IOO_RX0_1_RD_2_RX_DAC_REGS_LOFF_A_CNTLX46_PL_RX_AD_LATCH_DAC_S011 = 56;
static const uint32_t IOO_RX0_1_RD_2_RX_DAC_REGS_LOFF_A_CNTLX46_PL_RX_AD_LATCH_DAC_S011_LEN = 8;
//<< [IOO_RX0_1_RD_2_RX_DAC_REGS_LOFF_A_CNTLX46_PL]
// iohs/reg00049.H

//>> [IOO_RX0_1_RD_2_RX_DAC_REGS_LOFF_A_CNTLX56_PL]
static const uint64_t IOO_RX0_1_RD_2_RX_DAC_REGS_LOFF_A_CNTLX56_PL = 0x8001c00810012c3full;

static const uint32_t IOO_RX0_1_RD_2_RX_DAC_REGS_LOFF_A_CNTLX56_PL_RX_AD_LATCH_DAC_W101 = 56;
static const uint32_t IOO_RX0_1_RD_2_RX_DAC_REGS_LOFF_A_CNTLX56_PL_RX_AD_LATCH_DAC_W101_LEN = 8;
//<< [IOO_RX0_1_RD_2_RX_DAC_REGS_LOFF_A_CNTLX56_PL]
// iohs/reg00049.H

//>> [IOO_RX0_1_RD_2_RX_DAC_REGS_LOFF_B_CNTLX81_PL]
static const uint64_t IOO_RX0_1_RD_2_RX_DAC_REGS_LOFF_B_CNTLX81_PL = 0x8002880810012c3full;

static const uint32_t IOO_RX0_1_RD_2_RX_DAC_REGS_LOFF_B_CNTLX81_PL_RX_BD_LATCH_DAC_S110 = 56;
static const uint32_t IOO_RX0_1_RD_2_RX_DAC_REGS_LOFF_B_CNTLX81_PL_RX_BD_LATCH_DAC_S110_LEN = 8;
//<< [IOO_RX0_1_RD_2_RX_DAC_REGS_LOFF_B_CNTLX81_PL]
// iohs/reg00049.H

//>> [IOO_RX0_1_RD_3_RX_BIT_REGS_FIR_MASK_PL]
static const uint64_t IOO_RX0_1_RD_3_RX_BIT_REGS_FIR_MASK_PL = 0x8003101110012c3full;

static const uint32_t IOO_RX0_1_RD_3_RX_BIT_REGS_FIR_MASK_PL_RX_PL_FIR_ERRS_MASK = 48;
static const uint32_t IOO_RX0_1_RD_3_RX_BIT_REGS_FIR_MASK_PL_RX_PL_FIR_ERRS_MASK_LEN = 3;
//<< [IOO_RX0_1_RD_3_RX_BIT_REGS_FIR_MASK_PL]
// iohs/reg00049.H

//>> [IOO_RX0_1_RD_3_RX_DAC_REGS_CNTL16_PL]
static const uint64_t IOO_RX0_1_RD_3_RX_DAC_REGS_CNTL16_PL = 0x8000801110012c3full;

static const uint32_t IOO_RX0_1_RD_3_RX_DAC_REGS_CNTL16_PL_DATA = 48;
static const uint32_t IOO_RX0_1_RD_3_RX_DAC_REGS_CNTL16_PL_DATA_LEN = 5;
static const uint32_t IOO_RX0_1_RD_3_RX_DAC_REGS_CNTL16_PL_EDGE = 54;
static const uint32_t IOO_RX0_1_RD_3_RX_DAC_REGS_CNTL16_PL_EDGE_LEN = 5;
//<< [IOO_RX0_1_RD_3_RX_DAC_REGS_CNTL16_PL]
// iohs/reg00049.H

//>> [IOO_RX0_1_RD_3_RX_DAC_REGS_LOFF_B_CNTLX61_PL]
static const uint64_t IOO_RX0_1_RD_3_RX_DAC_REGS_LOFF_B_CNTLX61_PL = 0x8001e81110012c3full;

static const uint32_t IOO_RX0_1_RD_3_RX_DAC_REGS_LOFF_B_CNTLX61_PL_RX_BD_LATCH_DAC_N010 = 56;
static const uint32_t IOO_RX0_1_RD_3_RX_DAC_REGS_LOFF_B_CNTLX61_PL_RX_BD_LATCH_DAC_N010_LEN = 8;
//<< [IOO_RX0_1_RD_3_RX_DAC_REGS_LOFF_B_CNTLX61_PL]
// iohs/reg00049.H

//>> [IOO_RX0_1_RD_3_RX_DAC_REGS_LOFF_B_CNTLX71_PL]
static const uint64_t IOO_RX0_1_RD_3_RX_DAC_REGS_LOFF_B_CNTLX71_PL = 0x8002381110012c3full;

static const uint32_t IOO_RX0_1_RD_3_RX_DAC_REGS_LOFF_B_CNTLX71_PL_RX_BD_LATCH_DAC_E100 = 56;
static const uint32_t IOO_RX0_1_RD_3_RX_DAC_REGS_LOFF_B_CNTLX71_PL_RX_BD_LATCH_DAC_E100_LEN = 8;
//<< [IOO_RX0_1_RD_3_RX_DAC_REGS_LOFF_B_CNTLX71_PL]
// iohs/reg00049.H

//>> [IOO_RX0_1_RD_4_RX_DAC_REGS_CNTL3_PL]
static const uint64_t IOO_RX0_1_RD_4_RX_DAC_REGS_CNTL3_PL = 0x8000181010012c3full;

static const uint32_t IOO_RX0_1_RD_4_RX_DAC_REGS_CNTL3_PL_GAIN = 48;
static const uint32_t IOO_RX0_1_RD_4_RX_DAC_REGS_CNTL3_PL_GAIN_LEN = 3;
static const uint32_t IOO_RX0_1_RD_4_RX_DAC_REGS_CNTL3_PL_ZERO = 51;
static const uint32_t IOO_RX0_1_RD_4_RX_DAC_REGS_CNTL3_PL_ZERO_LEN = 3;
//<< [IOO_RX0_1_RD_4_RX_DAC_REGS_CNTL3_PL]
// iohs/reg00049.H

//>> [IOO_RX0_1_RD_4_RX_DAC_REGS_LOFF_A_CNTLX22_PL]
static const uint64_t IOO_RX0_1_RD_4_RX_DAC_REGS_LOFF_A_CNTLX22_PL = 0x8000b01010012c3full;

static const uint32_t IOO_RX0_1_RD_4_RX_DAC_REGS_LOFF_A_CNTLX22_PL_RX_AE_LATCH_DAC_W = 56;
static const uint32_t IOO_RX0_1_RD_4_RX_DAC_REGS_LOFF_A_CNTLX22_PL_RX_AE_LATCH_DAC_W_LEN = 8;
//<< [IOO_RX0_1_RD_4_RX_DAC_REGS_LOFF_A_CNTLX22_PL]
// iohs/reg00049.H

//>> [IOO_RX0_1_RD_4_RX_DAC_REGS_LOFF_A_CNTLX32_PL]
static const uint64_t IOO_RX0_1_RD_4_RX_DAC_REGS_LOFF_A_CNTLX32_PL = 0x8001001010012c3full;

static const uint32_t IOO_RX0_1_RD_4_RX_DAC_REGS_LOFF_A_CNTLX32_PL_RX_AD_LATCH_DAC_N101 = 56;
static const uint32_t IOO_RX0_1_RD_4_RX_DAC_REGS_LOFF_A_CNTLX32_PL_RX_AD_LATCH_DAC_N101_LEN = 8;
//<< [IOO_RX0_1_RD_4_RX_DAC_REGS_LOFF_A_CNTLX32_PL]
// iohs/reg00049.H

//>> [IOO_RX0_1_RD_4_RX_DAC_REGS_LOFF_A_CNTLX42_PL]
static const uint64_t IOO_RX0_1_RD_4_RX_DAC_REGS_LOFF_A_CNTLX42_PL = 0x8001501010012c3full;

static const uint32_t IOO_RX0_1_RD_4_RX_DAC_REGS_LOFF_A_CNTLX42_PL_RX_AD_LATCH_DAC_E111 = 56;
static const uint32_t IOO_RX0_1_RD_4_RX_DAC_REGS_LOFF_A_CNTLX42_PL_RX_AD_LATCH_DAC_E111_LEN = 8;
//<< [IOO_RX0_1_RD_4_RX_DAC_REGS_LOFF_A_CNTLX42_PL]
// iohs/reg00049.H

//>> [IOO_RX0_1_RD_4_RX_DAC_REGS_LOFF_A_CNTLX52_PL]
static const uint64_t IOO_RX0_1_RD_4_RX_DAC_REGS_LOFF_A_CNTLX52_PL = 0x8001a01010012c3full;

static const uint32_t IOO_RX0_1_RD_4_RX_DAC_REGS_LOFF_A_CNTLX52_PL_RX_AD_LATCH_DAC_W001 = 56;
static const uint32_t IOO_RX0_1_RD_4_RX_DAC_REGS_LOFF_A_CNTLX52_PL_RX_AD_LATCH_DAC_W001_LEN = 8;
//<< [IOO_RX0_1_RD_4_RX_DAC_REGS_LOFF_A_CNTLX52_PL]
// iohs/reg00049.H

//>> [IOO_RX0_1_RD_4_RX_DAC_REGS_LOFF_B_CNTLX85_PL]
static const uint64_t IOO_RX0_1_RD_4_RX_DAC_REGS_LOFF_B_CNTLX85_PL = 0x8002a81010012c3full;

static const uint32_t IOO_RX0_1_RD_4_RX_DAC_REGS_LOFF_B_CNTLX85_PL_RX_BD_LATCH_DAC_W010 = 56;
static const uint32_t IOO_RX0_1_RD_4_RX_DAC_REGS_LOFF_B_CNTLX85_PL_RX_BD_LATCH_DAC_W010_LEN = 8;
//<< [IOO_RX0_1_RD_4_RX_DAC_REGS_LOFF_B_CNTLX85_PL]
// iohs/reg00049.H

//>> [IOO_RX0_1_RD_5_RX_BIT_REGS_CNTLX5_PL]
static const uint64_t IOO_RX0_1_RD_5_RX_BIT_REGS_CNTLX5_PL = 0x8003800f10012c3full;

static const uint32_t IOO_RX0_1_RD_5_RX_BIT_REGS_CNTLX5_PL_SET_CAL_LANE_SEL_WO_PULSE_SLOW_SIGNAL = 48;
static const uint32_t IOO_RX0_1_RD_5_RX_BIT_REGS_CNTLX5_PL_CLR_CAL_LANE_SEL_WO_PULSE_SLOW_SIGNAL = 49;
static const uint32_t IOO_RX0_1_RD_5_RX_BIT_REGS_CNTLX5_PL_PR_BUMP_SL_1UI_A_WO_PULSE_SLOW_SIGNAL = 50;
static const uint32_t IOO_RX0_1_RD_5_RX_BIT_REGS_CNTLX5_PL_PR_BUMP_SR_1UI_A_WO_PULSE_SLOW_SIGNAL = 51;
static const uint32_t IOO_RX0_1_RD_5_RX_BIT_REGS_CNTLX5_PL_PR_BUMP_SL_1UI_B_WO_PULSE_SLOW_SIGNAL = 52;
static const uint32_t IOO_RX0_1_RD_5_RX_BIT_REGS_CNTLX5_PL_PR_BUMP_SR_1UI_B_WO_PULSE_SLOW_SIGNAL = 53;
static const uint32_t IOO_RX0_1_RD_5_RX_BIT_REGS_CNTLX5_PL_PR_IN_COARSE_MODE_A_STICKY_CLEAR_WO_PULSE_SLOW_SIGNAL = 54;
static const uint32_t IOO_RX0_1_RD_5_RX_BIT_REGS_CNTLX5_PL_PR_IN_COARSE_MODE_B_STICKY_CLEAR_WO_PULSE_SLOW_SIGNAL = 55;
static const uint32_t IOO_RX0_1_RD_5_RX_BIT_REGS_CNTLX5_PL_PR_UNLOCKED_A_STICKY_CLEAR_WO_PULSE_SLOW_SIGNAL = 56;
static const uint32_t IOO_RX0_1_RD_5_RX_BIT_REGS_CNTLX5_PL_PR_UNLOCKED_B_STICKY_CLEAR_WO_PULSE_SLOW_SIGNAL = 57;
static const uint32_t IOO_RX0_1_RD_5_RX_BIT_REGS_CNTLX5_PL_PR_TAKE_FW_SNAPSHOT_A_WO_PULSE_SLOW_SIGNAL = 58;
static const uint32_t IOO_RX0_1_RD_5_RX_BIT_REGS_CNTLX5_PL_PR_TAKE_FW_SNAPSHOT_B_WO_PULSE_SLOW_SIGNAL = 59;
static const uint32_t IOO_RX0_1_RD_5_RX_BIT_REGS_CNTLX5_PL_ERR_TRAP_RST_WO_PULSE_SLOW_SIGNAL = 60;
static const uint32_t IOO_RX0_1_RD_5_RX_BIT_REGS_CNTLX5_PL_PSAVE_CDRLOCK_TIMER_FAIL_A_CLR_WO_PULSE_SLOW_SIGNAL = 61;
static const uint32_t IOO_RX0_1_RD_5_RX_BIT_REGS_CNTLX5_PL_PSAVE_CDRLOCK_TIMER_FAIL_B_CLR_WO_PULSE_SLOW_SIGNAL = 62;
//<< [IOO_RX0_1_RD_5_RX_BIT_REGS_CNTLX5_PL]
// iohs/reg00049.H

//>> [IOO_RX0_1_RD_5_RX_BIT_REGS_MODE3_PL]
static const uint64_t IOO_RX0_1_RD_5_RX_BIT_REGS_MODE3_PL = 0x8003300f10012c3full;

static const uint32_t IOO_RX0_1_RD_5_RX_BIT_REGS_MODE3_PL_FILTER = 48;
static const uint32_t IOO_RX0_1_RD_5_RX_BIT_REGS_MODE3_PL_FILTER_LEN = 4;
static const uint32_t IOO_RX0_1_RD_5_RX_BIT_REGS_MODE3_PL_TERM = 52;
static const uint32_t IOO_RX0_1_RD_5_RX_BIT_REGS_MODE3_PL_TERM_LEN = 9;
//<< [IOO_RX0_1_RD_5_RX_BIT_REGS_MODE3_PL]
// iohs/reg00049.H

//>> [IOO_RX0_1_RD_5_RX_BIT_REGS_STAT5_PL]
static const uint64_t IOO_RX0_1_RD_5_RX_BIT_REGS_STAT5_PL = 0x8003b00f10012c3full;

static const uint32_t IOO_RX0_1_RD_5_RX_BIT_REGS_STAT5_PL_RX_ERROR_VEC_0_15_RO_SIGNAL = 48;
static const uint32_t IOO_RX0_1_RD_5_RX_BIT_REGS_STAT5_PL_RX_ERROR_VEC_0_15_RO_SIGNAL_LEN = 16;
//<< [IOO_RX0_1_RD_5_RX_BIT_REGS_STAT5_PL]
// iohs/reg00049.H

//>> [IOO_RX0_1_RD_5_RX_DAC_REGS_CNTL6_PL]
static const uint64_t IOO_RX0_1_RD_5_RX_DAC_REGS_CNTL6_PL = 0x8000300f10012c3full;

static const uint32_t IOO_RX0_1_RD_5_RX_DAC_REGS_CNTL6_PL_GAIN = 48;
static const uint32_t IOO_RX0_1_RD_5_RX_DAC_REGS_CNTL6_PL_GAIN_LEN = 4;
static const uint32_t IOO_RX0_1_RD_5_RX_DAC_REGS_CNTL6_PL_PEAK1 = 52;
static const uint32_t IOO_RX0_1_RD_5_RX_DAC_REGS_CNTL6_PL_PEAK1_LEN = 4;
static const uint32_t IOO_RX0_1_RD_5_RX_DAC_REGS_CNTL6_PL_PEAK2 = 56;
static const uint32_t IOO_RX0_1_RD_5_RX_DAC_REGS_CNTL6_PL_PEAK2_LEN = 4;
//<< [IOO_RX0_1_RD_5_RX_DAC_REGS_CNTL6_PL]
// iohs/reg00049.H

//>> [IOO_RX0_1_RD_5_RX_DAC_REGS_CNTLX9_PL]
static const uint64_t IOO_RX0_1_RD_5_RX_DAC_REGS_CNTLX9_PL = 0x8000480f10012c3full;

static const uint32_t IOO_RX0_1_RD_5_RX_DAC_REGS_CNTLX9_PL_A_SPEC_MUX_SEL = 48;
static const uint32_t IOO_RX0_1_RD_5_RX_DAC_REGS_CNTLX9_PL_A_SPEC_MUX_SEL_LEN = 7;
static const uint32_t IOO_RX0_1_RD_5_RX_DAC_REGS_CNTLX9_PL_B_SPEC_MUX_SEL = 55;
static const uint32_t IOO_RX0_1_RD_5_RX_DAC_REGS_CNTLX9_PL_B_SPEC_MUX_SEL_LEN = 7;
//<< [IOO_RX0_1_RD_5_RX_DAC_REGS_CNTLX9_PL]
// iohs/reg00049.H

//>> [IOO_RX0_1_RD_5_RX_DAC_REGS_LOFF_A_CNTLX19_PL]
static const uint64_t IOO_RX0_1_RD_5_RX_DAC_REGS_LOFF_A_CNTLX19_PL = 0x8000980f10012c3full;

static const uint32_t IOO_RX0_1_RD_5_RX_DAC_REGS_LOFF_A_CNTLX19_PL_RX_AE_LATCH_DAC_N = 56;
static const uint32_t IOO_RX0_1_RD_5_RX_DAC_REGS_LOFF_A_CNTLX19_PL_RX_AE_LATCH_DAC_N_LEN = 8;
//<< [IOO_RX0_1_RD_5_RX_DAC_REGS_LOFF_A_CNTLX19_PL]
// iohs/reg00049.H

//>> [IOO_RX0_1_RD_5_RX_DAC_REGS_LOFF_A_CNTLX29_PL]
static const uint64_t IOO_RX0_1_RD_5_RX_DAC_REGS_LOFF_A_CNTLX29_PL = 0x8000e80f10012c3full;

static const uint32_t IOO_RX0_1_RD_5_RX_DAC_REGS_LOFF_A_CNTLX29_PL_RX_AD_LATCH_DAC_N010 = 56;
static const uint32_t IOO_RX0_1_RD_5_RX_DAC_REGS_LOFF_A_CNTLX29_PL_RX_AD_LATCH_DAC_N010_LEN = 8;
//<< [IOO_RX0_1_RD_5_RX_DAC_REGS_LOFF_A_CNTLX29_PL]
// iohs/reg00049.H

//>> [IOO_RX0_1_RD_5_RX_DAC_REGS_LOFF_A_CNTLX39_PL]
static const uint64_t IOO_RX0_1_RD_5_RX_DAC_REGS_LOFF_A_CNTLX39_PL = 0x8001380f10012c3full;

static const uint32_t IOO_RX0_1_RD_5_RX_DAC_REGS_LOFF_A_CNTLX39_PL_RX_AD_LATCH_DAC_E100 = 56;
static const uint32_t IOO_RX0_1_RD_5_RX_DAC_REGS_LOFF_A_CNTLX39_PL_RX_AD_LATCH_DAC_E100_LEN = 8;
//<< [IOO_RX0_1_RD_5_RX_DAC_REGS_LOFF_A_CNTLX39_PL]
// iohs/reg00049.H

//>> [IOO_RX0_1_RD_5_RX_DAC_REGS_LOFF_A_CNTLX49_PL]
static const uint64_t IOO_RX0_1_RD_5_RX_DAC_REGS_LOFF_A_CNTLX49_PL = 0x8001880f10012c3full;

static const uint32_t IOO_RX0_1_RD_5_RX_DAC_REGS_LOFF_A_CNTLX49_PL_RX_AD_LATCH_DAC_S110 = 56;
static const uint32_t IOO_RX0_1_RD_5_RX_DAC_REGS_LOFF_A_CNTLX49_PL_RX_AD_LATCH_DAC_S110_LEN = 8;
//<< [IOO_RX0_1_RD_5_RX_DAC_REGS_LOFF_A_CNTLX49_PL]
// iohs/reg00049.H

//>> [IOO_RX0_1_RD_5_RX_DAC_REGS_LOFF_B_CNTLX25_PL]
static const uint64_t IOO_RX0_1_RD_5_RX_DAC_REGS_LOFF_B_CNTLX25_PL = 0x8000c80f10012c3full;

static const uint32_t IOO_RX0_1_RD_5_RX_DAC_REGS_LOFF_B_CNTLX25_PL_RX_BE_LATCH_DAC_S = 56;
static const uint32_t IOO_RX0_1_RD_5_RX_DAC_REGS_LOFF_B_CNTLX25_PL_RX_BE_LATCH_DAC_S_LEN = 8;
//<< [IOO_RX0_1_RD_5_RX_DAC_REGS_LOFF_B_CNTLX25_PL]
// iohs/reg00049.H

//>> [IOO_RX0_1_RD_5_RX_DAC_REGS_LOFF_B_CNTLX65_PL]
static const uint64_t IOO_RX0_1_RD_5_RX_DAC_REGS_LOFF_B_CNTLX65_PL = 0x8002080f10012c3full;

static const uint32_t IOO_RX0_1_RD_5_RX_DAC_REGS_LOFF_B_CNTLX65_PL_RX_BD_LATCH_DAC_N110 = 56;
static const uint32_t IOO_RX0_1_RD_5_RX_DAC_REGS_LOFF_B_CNTLX65_PL_RX_BD_LATCH_DAC_N110_LEN = 8;
//<< [IOO_RX0_1_RD_5_RX_DAC_REGS_LOFF_B_CNTLX65_PL]
// iohs/reg00049.H

//>> [IOO_RX0_1_RD_5_RX_DAC_REGS_LOFF_B_CNTLX75_PL]
static const uint64_t IOO_RX0_1_RD_5_RX_DAC_REGS_LOFF_B_CNTLX75_PL = 0x8002580f10012c3full;

static const uint32_t IOO_RX0_1_RD_5_RX_DAC_REGS_LOFF_B_CNTLX75_PL_RX_BD_LATCH_DAC_S000 = 56;
static const uint32_t IOO_RX0_1_RD_5_RX_DAC_REGS_LOFF_B_CNTLX75_PL_RX_BD_LATCH_DAC_S000_LEN = 8;
//<< [IOO_RX0_1_RD_5_RX_DAC_REGS_LOFF_B_CNTLX75_PL]
// iohs/reg00049.H

//>> [IOO_RX0_1_RD_RX_BIT_REGS_CNTLX1_PL]
static const uint64_t IOO_RX0_1_RD_RX_BIT_REGS_CNTLX1_PL = 0x8003600710012c3full;

static const uint32_t IOO_RX0_1_RD_RX_BIT_REGS_CNTLX1_PL_PIPE_FORMAT = 48;
static const uint32_t IOO_RX0_1_RD_RX_BIT_REGS_CNTLX1_PL_PIPE_DATA_SRC = 49;
static const uint32_t IOO_RX0_1_RD_RX_BIT_REGS_CNTLX1_PL_PIPE_SEL = 50;
static const uint32_t IOO_RX0_1_RD_RX_BIT_REGS_CNTLX1_PL_PIPE_SEL_LEN = 3;
static const uint32_t IOO_RX0_1_RD_RX_BIT_REGS_CNTLX1_PL_PR_QUAD_SEL_A = 53;
static const uint32_t IOO_RX0_1_RD_RX_BIT_REGS_CNTLX1_PL_PR_QUAD_SEL_A_LEN = 2;
static const uint32_t IOO_RX0_1_RD_RX_BIT_REGS_CNTLX1_PL_PR_QUAD_SEL_B = 55;
static const uint32_t IOO_RX0_1_RD_RX_BIT_REGS_CNTLX1_PL_PR_QUAD_SEL_B_LEN = 2;
static const uint32_t IOO_RX0_1_RD_RX_BIT_REGS_CNTLX1_PL_CAL_LANE_SEL = 57;
static const uint32_t IOO_RX0_1_RD_RX_BIT_REGS_CNTLX1_PL_BANK_SEL_A = 59;
static const uint32_t IOO_RX0_1_RD_RX_BIT_REGS_CNTLX1_PL_RLM_CLK_SEL_A = 60;
static const uint32_t IOO_RX0_1_RD_RX_BIT_REGS_CNTLX1_PL_DL_CLK_SEL_A = 61;
static const uint32_t IOO_RX0_1_RD_RX_BIT_REGS_CNTLX1_PL_DL_CLK_EN = 62;
static const uint32_t P10_20_IOO_RX0_1_RD_RX_BIT_REGS_CNTLX1_PL_PSAVE_PR_BIT_LOCK_EN = 63; // p10:20,
//<< [IOO_RX0_1_RD_RX_BIT_REGS_CNTLX1_PL]
// iohs/reg00049.H

//>> [IOO_RX0_1_RD_RX_BIT_REGS_MODE6_PL]
static const uint64_t IOO_RX0_1_RD_RX_BIT_REGS_MODE6_PL = 0x8003480710012c3full;

static const uint32_t IOO_RX0_1_RD_RX_BIT_REGS_MODE6_PL_TIME_VAL = 48;
static const uint32_t IOO_RX0_1_RD_RX_BIT_REGS_MODE6_PL_TIME_VAL_LEN = 13;
static const uint32_t IOO_RX0_1_RD_RX_BIT_REGS_MODE6_PL_TIMER_DOUBLE_MODE = 62;
static const uint32_t IOO_RX0_1_RD_RX_BIT_REGS_MODE6_PL_DISABLE_SM = 63;
//<< [IOO_RX0_1_RD_RX_BIT_REGS_MODE6_PL]
// iohs/reg00049.H

//>> [IOO_RX0_1_RD_RX_DAC_REGS_CNTL11_PL]
static const uint64_t IOO_RX0_1_RD_RX_DAC_REGS_CNTL11_PL = 0x8000580710012c3full;

static const uint32_t IOO_RX0_1_RD_RX_DAC_REGS_CNTL11_PL_TERM_PD = 48;
static const uint32_t IOO_RX0_1_RD_RX_DAC_REGS_CNTL11_PL_FREQ_ADJUST = 49;
static const uint32_t IOO_RX0_1_RD_RX_DAC_REGS_CNTL11_PL_FREQ_ADJUST_LEN = 5;
static const uint32_t IOO_RX0_1_RD_RX_DAC_REGS_CNTL11_PL_OFF_CM = 54;
static const uint32_t IOO_RX0_1_RD_RX_DAC_REGS_CNTL11_PL_OFF_CM_LEN = 4;
static const uint32_t IOO_RX0_1_RD_RX_DAC_REGS_CNTL11_PL_OFF_DM = 58;
static const uint32_t IOO_RX0_1_RD_RX_DAC_REGS_CNTL11_PL_OFF_DM_LEN = 6;
//<< [IOO_RX0_1_RD_RX_DAC_REGS_CNTL11_PL]
// iohs/reg00049.H

//>> [IOO_RX0_1_RD_RX_DAC_REGS_LOFF_A_CNTLX28_PL]
static const uint64_t IOO_RX0_1_RD_RX_DAC_REGS_LOFF_A_CNTLX28_PL = 0x8000e00710012c3full;

static const uint32_t IOO_RX0_1_RD_RX_DAC_REGS_LOFF_A_CNTLX28_PL_RX_AD_LATCH_DAC_N001 = 56;
static const uint32_t IOO_RX0_1_RD_RX_DAC_REGS_LOFF_A_CNTLX28_PL_RX_AD_LATCH_DAC_N001_LEN = 8;
//<< [IOO_RX0_1_RD_RX_DAC_REGS_LOFF_A_CNTLX28_PL]
// iohs/reg00049.H

//>> [IOO_RX0_1_RD_RX_DAC_REGS_LOFF_A_CNTLX38_PL]
static const uint64_t IOO_RX0_1_RD_RX_DAC_REGS_LOFF_A_CNTLX38_PL = 0x8001300710012c3full;

static const uint32_t IOO_RX0_1_RD_RX_DAC_REGS_LOFF_A_CNTLX38_PL_RX_AD_LATCH_DAC_E011 = 56;
static const uint32_t IOO_RX0_1_RD_RX_DAC_REGS_LOFF_A_CNTLX38_PL_RX_AD_LATCH_DAC_E011_LEN = 8;
//<< [IOO_RX0_1_RD_RX_DAC_REGS_LOFF_A_CNTLX38_PL]
// iohs/reg00049.H

//>> [IOO_RX0_1_RD_RX_DAC_REGS_LOFF_A_CNTLX48_PL]
static const uint64_t IOO_RX0_1_RD_RX_DAC_REGS_LOFF_A_CNTLX48_PL = 0x8001800710012c3full;

static const uint32_t IOO_RX0_1_RD_RX_DAC_REGS_LOFF_A_CNTLX48_PL_RX_AD_LATCH_DAC_S101 = 56;
static const uint32_t IOO_RX0_1_RD_RX_DAC_REGS_LOFF_A_CNTLX48_PL_RX_AD_LATCH_DAC_S101_LEN = 8;
//<< [IOO_RX0_1_RD_RX_DAC_REGS_LOFF_A_CNTLX48_PL]
// iohs/reg00049.H

//>> [IOO_RX0_1_RD_RX_DAC_REGS_LOFF_A_CNTLX58_PL]
static const uint64_t IOO_RX0_1_RD_RX_DAC_REGS_LOFF_A_CNTLX58_PL = 0x8001d00710012c3full;

static const uint32_t IOO_RX0_1_RD_RX_DAC_REGS_LOFF_A_CNTLX58_PL_RX_AD_LATCH_DAC_W111 = 56;
static const uint32_t IOO_RX0_1_RD_RX_DAC_REGS_LOFF_A_CNTLX58_PL_RX_AD_LATCH_DAC_W111_LEN = 8;
//<< [IOO_RX0_1_RD_RX_DAC_REGS_LOFF_A_CNTLX58_PL]
// iohs/reg00049.H

//>> [IOO_RX0_1_RD_RX_DAC_REGS_LOFF_B_CNTLX24_PL]
static const uint64_t IOO_RX0_1_RD_RX_DAC_REGS_LOFF_B_CNTLX24_PL = 0x8000c00710012c3full;

static const uint32_t IOO_RX0_1_RD_RX_DAC_REGS_LOFF_B_CNTLX24_PL_RX_BE_LATCH_DAC_E = 56;
static const uint32_t IOO_RX0_1_RD_RX_DAC_REGS_LOFF_B_CNTLX24_PL_RX_BE_LATCH_DAC_E_LEN = 8;
//<< [IOO_RX0_1_RD_RX_DAC_REGS_LOFF_B_CNTLX24_PL]
// iohs/reg00049.H

//>> [IOO_RX0_1_RD_RX_DAC_REGS_LOFF_B_CNTLX64_PL]
static const uint64_t IOO_RX0_1_RD_RX_DAC_REGS_LOFF_B_CNTLX64_PL = 0x8002000710012c3full;

static const uint32_t IOO_RX0_1_RD_RX_DAC_REGS_LOFF_B_CNTLX64_PL_RX_BD_LATCH_DAC_N101 = 56;
static const uint32_t IOO_RX0_1_RD_RX_DAC_REGS_LOFF_B_CNTLX64_PL_RX_BD_LATCH_DAC_N101_LEN = 8;
//<< [IOO_RX0_1_RD_RX_DAC_REGS_LOFF_B_CNTLX64_PL]
// iohs/reg00050.H

//>> [IOO_RX0_1_RD_RX_DAC_REGS_LOFF_B_CNTLX74_PL]
static const uint64_t IOO_RX0_1_RD_RX_DAC_REGS_LOFF_B_CNTLX74_PL = 0x8002500710012c3full;

static const uint32_t IOO_RX0_1_RD_RX_DAC_REGS_LOFF_B_CNTLX74_PL_RX_BD_LATCH_DAC_E111 = 56;
static const uint32_t IOO_RX0_1_RD_RX_DAC_REGS_LOFF_B_CNTLX74_PL_RX_BD_LATCH_DAC_E111_LEN = 8;
//<< [IOO_RX0_1_RD_RX_DAC_REGS_LOFF_B_CNTLX74_PL]
// iohs/reg00050.H

//>> [IOO_RX0_2_RD_0_RX_BIT_REGS_CNTL2_PL]
static const uint64_t IOO_RX0_2_RD_0_RX_BIT_REGS_CNTL2_PL = 0x8003680e10012c3full;

static const uint32_t IOO_RX0_2_RD_0_RX_BIT_REGS_CNTL2_PL_ENABLE_A = 48;
static const uint32_t IOO_RX0_2_RD_0_RX_BIT_REGS_CNTL2_PL_SLAVE_MODE_A = 49;
static const uint32_t IOO_RX0_2_RD_0_RX_BIT_REGS_CNTL2_PL_QUAD_MODE_A = 50;
static const uint32_t IOO_RX0_2_RD_0_RX_BIT_REGS_CNTL2_PL_ENABLE_B = 51;
static const uint32_t IOO_RX0_2_RD_0_RX_BIT_REGS_CNTL2_PL_SLAVE_MODE_B = 52;
static const uint32_t IOO_RX0_2_RD_0_RX_BIT_REGS_CNTL2_PL_QUAD_MODE_B = 53;
//<< [IOO_RX0_2_RD_0_RX_BIT_REGS_CNTL2_PL]
// iohs/reg00050.H

//>> [P10_20_IOO_RX0_2_RD_0_RX_BIT_REGS_CNTLX9_PL]
static const uint64_t IOO_RX0_2_RD_0_RX_BIT_REGS_CNTLX9_PL = 0x8000600e10012c3full; // p10:20,

static const uint32_t P10_20_IOO_RX0_2_RD_0_RX_BIT_REGS_CNTLX9_PL_DONE_BANKA = 48;
static const uint32_t P10_20_IOO_RX0_2_RD_0_RX_BIT_REGS_CNTLX9_PL_DONE_BANKA_LEN = 4;
static const uint32_t P10_20_IOO_RX0_2_RD_0_RX_BIT_REGS_CNTLX9_PL_DONE_BANKB = 52;
static const uint32_t P10_20_IOO_RX0_2_RD_0_RX_BIT_REGS_CNTLX9_PL_DONE_BANKB_LEN = 4;
static const uint32_t P10_20_IOO_RX0_2_RD_0_RX_BIT_REGS_CNTLX9_PL_FAIL_BANKA = 56;
static const uint32_t P10_20_IOO_RX0_2_RD_0_RX_BIT_REGS_CNTLX9_PL_FAIL_BANKB = 57;
//<< [P10_20_IOO_RX0_2_RD_0_RX_BIT_REGS_CNTLX9_PL]
// iohs/reg00050.H

//>> [IOO_RX0_2_RD_0_RX_BIT_REGS_MODE4_PL]
static const uint64_t IOO_RX0_2_RD_0_RX_BIT_REGS_MODE4_PL = 0x8003380e10012c3full;

static const uint32_t IOO_RX0_2_RD_0_RX_BIT_REGS_MODE4_PL_FW_INERTIA_AMT = 48;
static const uint32_t IOO_RX0_2_RD_0_RX_BIT_REGS_MODE4_PL_FW_INERTIA_AMT_LEN = 4;
static const uint32_t IOO_RX0_2_RD_0_RX_BIT_REGS_MODE4_PL_PHASE_STEP = 56;
static const uint32_t IOO_RX0_2_RD_0_RX_BIT_REGS_MODE4_PL_PHASE_STEP_LEN = 7;
//<< [IOO_RX0_2_RD_0_RX_BIT_REGS_MODE4_PL]
// iohs/reg00050.H

//>> [IOO_RX0_2_RD_0_RX_BIT_REGS_SPARE_MODE_PL]
static const uint64_t IOO_RX0_2_RD_0_RX_BIT_REGS_SPARE_MODE_PL = 0x8003000e10012c3full;

static const uint32_t IOO_RX0_2_RD_0_RX_BIT_REGS_SPARE_MODE_PL_0 = 48;
static const uint32_t IOO_RX0_2_RD_0_RX_BIT_REGS_SPARE_MODE_PL_1 = 49;
static const uint32_t IOO_RX0_2_RD_0_RX_BIT_REGS_SPARE_MODE_PL_2 = 50;
static const uint32_t IOO_RX0_2_RD_0_RX_BIT_REGS_SPARE_MODE_PL_3 = 51;
static const uint32_t IOO_RX0_2_RD_0_RX_BIT_REGS_SPARE_MODE_PL_4 = 52;
static const uint32_t IOO_RX0_2_RD_0_RX_BIT_REGS_SPARE_MODE_PL_5 = 53;
static const uint32_t IOO_RX0_2_RD_0_RX_BIT_REGS_SPARE_MODE_PL_6 = 54;
static const uint32_t IOO_RX0_2_RD_0_RX_BIT_REGS_SPARE_MODE_PL_7 = 55;
//<< [IOO_RX0_2_RD_0_RX_BIT_REGS_SPARE_MODE_PL]
// iohs/reg00050.H

//>> [IOO_RX0_2_RD_0_RX_BIT_REGS_STAT2_PL]
static const uint64_t IOO_RX0_2_RD_0_RX_BIT_REGS_STAT2_PL = 0x8003980e10012c3full;

static const uint32_t IOO_RX0_2_RD_0_RX_BIT_REGS_STAT2_PL_RX_PR_FW_SNAPSHOT_A_RO_SIGNAL = 48;
static const uint32_t IOO_RX0_2_RD_0_RX_BIT_REGS_STAT2_PL_RX_PR_FW_SNAPSHOT_A_RO_SIGNAL_LEN = 15;
//<< [IOO_RX0_2_RD_0_RX_BIT_REGS_STAT2_PL]
// iohs/reg00050.H

//>> [IOO_RX0_2_RD_0_RX_DAC_REGS_CNTL4_PL]
static const uint64_t IOO_RX0_2_RD_0_RX_DAC_REGS_CNTL4_PL = 0x8000200e10012c3full;

static const uint32_t IOO_RX0_2_RD_0_RX_DAC_REGS_CNTL4_PL_GAIN = 48;
static const uint32_t IOO_RX0_2_RD_0_RX_DAC_REGS_CNTL4_PL_GAIN_LEN = 3;
static const uint32_t IOO_RX0_2_RD_0_RX_DAC_REGS_CNTL4_PL_ZERO = 51;
static const uint32_t IOO_RX0_2_RD_0_RX_DAC_REGS_CNTL4_PL_ZERO_LEN = 3;
//<< [IOO_RX0_2_RD_0_RX_DAC_REGS_CNTL4_PL]
// iohs/reg00050.H

//>> [IOO_RX0_2_RD_0_RX_DAC_REGS_LOFF_A_CNTLX34_PL]
static const uint64_t IOO_RX0_2_RD_0_RX_DAC_REGS_LOFF_A_CNTLX34_PL = 0x8001100e10012c3full;

static const uint32_t IOO_RX0_2_RD_0_RX_DAC_REGS_LOFF_A_CNTLX34_PL_RX_AD_LATCH_DAC_N111 = 56;
static const uint32_t IOO_RX0_2_RD_0_RX_DAC_REGS_LOFF_A_CNTLX34_PL_RX_AD_LATCH_DAC_N111_LEN = 8;
//<< [IOO_RX0_2_RD_0_RX_DAC_REGS_LOFF_A_CNTLX34_PL]
// iohs/reg00050.H

//>> [IOO_RX0_2_RD_0_RX_DAC_REGS_LOFF_A_CNTLX44_PL]
static const uint64_t IOO_RX0_2_RD_0_RX_DAC_REGS_LOFF_A_CNTLX44_PL = 0x8001600e10012c3full;

static const uint32_t IOO_RX0_2_RD_0_RX_DAC_REGS_LOFF_A_CNTLX44_PL_RX_AD_LATCH_DAC_S001 = 56;
static const uint32_t IOO_RX0_2_RD_0_RX_DAC_REGS_LOFF_A_CNTLX44_PL_RX_AD_LATCH_DAC_S001_LEN = 8;
//<< [IOO_RX0_2_RD_0_RX_DAC_REGS_LOFF_A_CNTLX44_PL]
// iohs/reg00050.H

//>> [IOO_RX0_2_RD_0_RX_DAC_REGS_LOFF_A_CNTLX54_PL]
static const uint64_t IOO_RX0_2_RD_0_RX_DAC_REGS_LOFF_A_CNTLX54_PL = 0x8001b00e10012c3full;

static const uint32_t IOO_RX0_2_RD_0_RX_DAC_REGS_LOFF_A_CNTLX54_PL_RX_AD_LATCH_DAC_W011 = 56;
static const uint32_t IOO_RX0_2_RD_0_RX_DAC_REGS_LOFF_A_CNTLX54_PL_RX_AD_LATCH_DAC_W011_LEN = 8;
//<< [IOO_RX0_2_RD_0_RX_DAC_REGS_LOFF_A_CNTLX54_PL]
// iohs/reg00050.H

//>> [IOO_RX0_2_RD_0_RX_DAC_REGS_LOFF_B_CNTLX68_PL]
static const uint64_t IOO_RX0_2_RD_0_RX_DAC_REGS_LOFF_B_CNTLX68_PL = 0x8002200e10012c3full;

static const uint32_t IOO_RX0_2_RD_0_RX_DAC_REGS_LOFF_B_CNTLX68_PL_RX_BD_LATCH_DAC_E001 = 56;
static const uint32_t IOO_RX0_2_RD_0_RX_DAC_REGS_LOFF_B_CNTLX68_PL_RX_BD_LATCH_DAC_E001_LEN = 8;
//<< [IOO_RX0_2_RD_0_RX_DAC_REGS_LOFF_B_CNTLX68_PL]
// iohs/reg00050.H

//>> [IOO_RX0_2_RD_0_RX_DAC_REGS_LOFF_B_CNTLX78_PL]
static const uint64_t IOO_RX0_2_RD_0_RX_DAC_REGS_LOFF_B_CNTLX78_PL = 0x8002700e10012c3full;

static const uint32_t IOO_RX0_2_RD_0_RX_DAC_REGS_LOFF_B_CNTLX78_PL_RX_BD_LATCH_DAC_S011 = 56;
static const uint32_t IOO_RX0_2_RD_0_RX_DAC_REGS_LOFF_B_CNTLX78_PL_RX_BD_LATCH_DAC_S011_LEN = 8;
//<< [IOO_RX0_2_RD_0_RX_DAC_REGS_LOFF_B_CNTLX78_PL]
// iohs/reg00050.H

//>> [IOO_RX0_2_RD_0_RX_DAC_REGS_LOFF_B_CNTLX83_PL]
static const uint64_t IOO_RX0_2_RD_0_RX_DAC_REGS_LOFF_B_CNTLX83_PL = 0x8002980e10012c3full;

static const uint32_t IOO_RX0_2_RD_0_RX_DAC_REGS_LOFF_B_CNTLX83_PL_RX_BD_LATCH_DAC_W000 = 56;
static const uint32_t IOO_RX0_2_RD_0_RX_DAC_REGS_LOFF_B_CNTLX83_PL_RX_BD_LATCH_DAC_W000_LEN = 8;
//<< [IOO_RX0_2_RD_0_RX_DAC_REGS_LOFF_B_CNTLX83_PL]
// iohs/reg00050.H

//>> [IOO_RX0_2_RD_1_RX_BIT_REGS_MODE8_PL]
static const uint64_t IOO_RX0_2_RD_1_RX_BIT_REGS_MODE8_PL = 0x8003580d10012c3full;

static const uint32_t IOO_RX0_2_RD_1_RX_BIT_REGS_MODE8_PL_RX_BERPL_SAT_THRESH = 48;
static const uint32_t IOO_RX0_2_RD_1_RX_BIT_REGS_MODE8_PL_RX_BERPL_SAT_THRESH_LEN = 12;
//<< [IOO_RX0_2_RD_1_RX_BIT_REGS_MODE8_PL]
// iohs/reg00050.H

//>> [IOO_RX0_2_RD_1_RX_DAC_REGS_CNTL1_PL]
static const uint64_t IOO_RX0_2_RD_1_RX_DAC_REGS_CNTL1_PL = 0x8000080d10012c3full;

static const uint32_t IOO_RX0_2_RD_1_RX_DAC_REGS_CNTL1_PL_A_BANK_CONTROLS = 48;
static const uint32_t IOO_RX0_2_RD_1_RX_DAC_REGS_CNTL1_PL_A_BANK_CONTROLS_LEN = 6;
static const uint32_t IOO_RX0_2_RD_1_RX_DAC_REGS_CNTL1_PL_B_BANK_CONTROLS = 54;
static const uint32_t IOO_RX0_2_RD_1_RX_DAC_REGS_CNTL1_PL_B_BANK_CONTROLS_LEN = 6;
//<< [IOO_RX0_2_RD_1_RX_DAC_REGS_CNTL1_PL]
// iohs/reg00050.H

//>> [IOO_RX0_2_RD_1_RX_DAC_REGS_LOFF_B_CNTLX23_PL]
static const uint64_t IOO_RX0_2_RD_1_RX_DAC_REGS_LOFF_B_CNTLX23_PL = 0x8000b80d10012c3full;

static const uint32_t IOO_RX0_2_RD_1_RX_DAC_REGS_LOFF_B_CNTLX23_PL_RX_BE_LATCH_DAC_N = 56;
static const uint32_t IOO_RX0_2_RD_1_RX_DAC_REGS_LOFF_B_CNTLX23_PL_RX_BE_LATCH_DAC_N_LEN = 8;
//<< [IOO_RX0_2_RD_1_RX_DAC_REGS_LOFF_B_CNTLX23_PL]
// iohs/reg00050.H

//>> [IOO_RX0_2_RD_1_RX_DAC_REGS_LOFF_B_CNTLX63_PL]
static const uint64_t IOO_RX0_2_RD_1_RX_DAC_REGS_LOFF_B_CNTLX63_PL = 0x8001f80d10012c3full;

static const uint32_t IOO_RX0_2_RD_1_RX_DAC_REGS_LOFF_B_CNTLX63_PL_RX_BD_LATCH_DAC_N100 = 56;
static const uint32_t IOO_RX0_2_RD_1_RX_DAC_REGS_LOFF_B_CNTLX63_PL_RX_BD_LATCH_DAC_N100_LEN = 8;
//<< [IOO_RX0_2_RD_1_RX_DAC_REGS_LOFF_B_CNTLX63_PL]
// iohs/reg00050.H

//>> [IOO_RX0_2_RD_1_RX_DAC_REGS_LOFF_B_CNTLX73_PL]
static const uint64_t IOO_RX0_2_RD_1_RX_DAC_REGS_LOFF_B_CNTLX73_PL = 0x8002480d10012c3full;

static const uint32_t IOO_RX0_2_RD_1_RX_DAC_REGS_LOFF_B_CNTLX73_PL_RX_BD_LATCH_DAC_E110 = 56;
static const uint32_t IOO_RX0_2_RD_1_RX_DAC_REGS_LOFF_B_CNTLX73_PL_RX_BD_LATCH_DAC_E110_LEN = 8;
//<< [IOO_RX0_2_RD_1_RX_DAC_REGS_LOFF_B_CNTLX73_PL]
// iohs/reg00050.H

//>> [IOO_RX0_2_RD_1_RX_DAC_REGS_LOFF_B_CNTLX88_PL]
static const uint64_t IOO_RX0_2_RD_1_RX_DAC_REGS_LOFF_B_CNTLX88_PL = 0x8002c00d10012c3full;

static const uint32_t IOO_RX0_2_RD_1_RX_DAC_REGS_LOFF_B_CNTLX88_PL_RX_BD_LATCH_DAC_W101 = 56;
static const uint32_t IOO_RX0_2_RD_1_RX_DAC_REGS_LOFF_B_CNTLX88_PL_RX_BD_LATCH_DAC_W101_LEN = 8;
//<< [IOO_RX0_2_RD_1_RX_DAC_REGS_LOFF_B_CNTLX88_PL]
// iohs/reg00050.H

//>> [IOO_RX0_2_RD_3_RX_BIT_REGS_FIR_PL]
static const uint64_t IOO_RX0_2_RD_3_RX_BIT_REGS_FIR_PL = 0x8003080b10012c3full;

static const uint32_t IOO_RX0_2_RD_3_RX_BIT_REGS_FIR_PL_RX_PL_FIR_ERRS_RO_SIGNAL = 48;
static const uint32_t IOO_RX0_2_RD_3_RX_BIT_REGS_FIR_PL_RX_PL_FIR_ERRS_RO_SIGNAL_LEN = 3;
//<< [IOO_RX0_2_RD_3_RX_BIT_REGS_FIR_PL]
// iohs/reg00050.H

//>> [IOO_RX0_2_RD_3_RX_BIT_REGS_MODE3_PL]
static const uint64_t IOO_RX0_2_RD_3_RX_BIT_REGS_MODE3_PL = 0x8003300b10012c3full;

static const uint32_t IOO_RX0_2_RD_3_RX_BIT_REGS_MODE3_PL_FILTER = 48;
static const uint32_t IOO_RX0_2_RD_3_RX_BIT_REGS_MODE3_PL_FILTER_LEN = 4;
static const uint32_t IOO_RX0_2_RD_3_RX_BIT_REGS_MODE3_PL_TERM = 52;
static const uint32_t IOO_RX0_2_RD_3_RX_BIT_REGS_MODE3_PL_TERM_LEN = 9;
//<< [IOO_RX0_2_RD_3_RX_BIT_REGS_MODE3_PL]
// iohs/reg00050.H

//>> [IOO_RX0_2_RD_3_RX_BIT_REGS_STAT5_PL]
static const uint64_t IOO_RX0_2_RD_3_RX_BIT_REGS_STAT5_PL = 0x8003b00b10012c3full;

static const uint32_t IOO_RX0_2_RD_3_RX_BIT_REGS_STAT5_PL_RX_ERROR_VEC_0_15_RO_SIGNAL = 48;
static const uint32_t IOO_RX0_2_RD_3_RX_BIT_REGS_STAT5_PL_RX_ERROR_VEC_0_15_RO_SIGNAL_LEN = 16;
//<< [IOO_RX0_2_RD_3_RX_BIT_REGS_STAT5_PL]
// iohs/reg00050.H

//>> [IOO_RX0_2_RD_3_RX_DAC_REGS_LOFF_B_CNTLX26_PL]
static const uint64_t IOO_RX0_2_RD_3_RX_DAC_REGS_LOFF_B_CNTLX26_PL = 0x8000d00b10012c3full;

static const uint32_t IOO_RX0_2_RD_3_RX_DAC_REGS_LOFF_B_CNTLX26_PL_RX_BE_LATCH_DAC_W = 56;
static const uint32_t IOO_RX0_2_RD_3_RX_DAC_REGS_LOFF_B_CNTLX26_PL_RX_BE_LATCH_DAC_W_LEN = 8;
//<< [IOO_RX0_2_RD_3_RX_DAC_REGS_LOFF_B_CNTLX26_PL]
// iohs/reg00050.H

//>> [IOO_RX0_2_RD_3_RX_DAC_REGS_LOFF_B_CNTLX66_PL]
static const uint64_t IOO_RX0_2_RD_3_RX_DAC_REGS_LOFF_B_CNTLX66_PL = 0x8002100b10012c3full;

static const uint32_t IOO_RX0_2_RD_3_RX_DAC_REGS_LOFF_B_CNTLX66_PL_RX_BD_LATCH_DAC_N111 = 56;
static const uint32_t IOO_RX0_2_RD_3_RX_DAC_REGS_LOFF_B_CNTLX66_PL_RX_BD_LATCH_DAC_N111_LEN = 8;
//<< [IOO_RX0_2_RD_3_RX_DAC_REGS_LOFF_B_CNTLX66_PL]
// iohs/reg00050.H

//>> [IOO_RX0_2_RD_3_RX_DAC_REGS_LOFF_B_CNTLX76_PL]
static const uint64_t IOO_RX0_2_RD_3_RX_DAC_REGS_LOFF_B_CNTLX76_PL = 0x8002600b10012c3full;

static const uint32_t IOO_RX0_2_RD_3_RX_DAC_REGS_LOFF_B_CNTLX76_PL_RX_BD_LATCH_DAC_S001 = 56;
static const uint32_t IOO_RX0_2_RD_3_RX_DAC_REGS_LOFF_B_CNTLX76_PL_RX_BD_LATCH_DAC_S001_LEN = 8;
//<< [IOO_RX0_2_RD_3_RX_DAC_REGS_LOFF_B_CNTLX76_PL]
// iohs/reg00050.H

//>> [P10_20_IOO_RX0_2_RD_4_RX_BIT_REGS_CNTL7_PL]
static const uint64_t IOO_RX0_2_RD_4_RX_BIT_REGS_CNTL7_PL = 0x8003f00a10012c3full; // p10:20,

static const uint32_t P10_20_IOO_RX0_2_RD_4_RX_BIT_REGS_CNTL7_PL_EDGE_DAC_BANKA_SEL = 48;
static const uint32_t P10_20_IOO_RX0_2_RD_4_RX_BIT_REGS_CNTL7_PL_EDGE_DAC_BANKA_SEL_LEN = 2;
static const uint32_t P10_20_IOO_RX0_2_RD_4_RX_BIT_REGS_CNTL7_PL_DATAPN_SWAP_BANKA_ENB = 50;
static const uint32_t P10_20_IOO_RX0_2_RD_4_RX_BIT_REGS_CNTL7_PL_EDGEPN_SWAP_BANKA_ENB = 51;
static const uint32_t P10_20_IOO_RX0_2_RD_4_RX_BIT_REGS_CNTL7_PL_DATA_PULLDN_BANKA_ENB = 52;
static const uint32_t P10_20_IOO_RX0_2_RD_4_RX_BIT_REGS_CNTL7_PL_EDGE_PULLDN_BANKA_ENB = 53;
static const uint32_t P10_20_IOO_RX0_2_RD_4_RX_BIT_REGS_CNTL7_PL_EDGE_DAC_BANKB_SEL = 54;
static const uint32_t P10_20_IOO_RX0_2_RD_4_RX_BIT_REGS_CNTL7_PL_EDGE_DAC_BANKB_SEL_LEN = 2;
static const uint32_t P10_20_IOO_RX0_2_RD_4_RX_BIT_REGS_CNTL7_PL_DATAPN_SWAP_BANKB_ENB = 56;
static const uint32_t P10_20_IOO_RX0_2_RD_4_RX_BIT_REGS_CNTL7_PL_EDGEPN_SWAP_BANKB_ENB = 57;
static const uint32_t P10_20_IOO_RX0_2_RD_4_RX_BIT_REGS_CNTL7_PL_DATA_PULLDN_BANKB_ENB = 58;
static const uint32_t P10_20_IOO_RX0_2_RD_4_RX_BIT_REGS_CNTL7_PL_EDGE_PULLDN_BANKB_ENB = 59;
static const uint32_t P10_20_IOO_RX0_2_RD_4_RX_BIT_REGS_CNTL7_PL_TEST_CIRCUIT_ENB = 60;
static const uint32_t P10_20_IOO_RX0_2_RD_4_RX_BIT_REGS_CNTL7_PL_REGRW_MUX_ENB = 61;
//<< [P10_20_IOO_RX0_2_RD_4_RX_BIT_REGS_CNTL7_PL]
// iohs/reg00050.H

//>> [IOO_RX0_2_RD_4_RX_BIT_REGS_MODE1_PL]
static const uint64_t IOO_RX0_2_RD_4_RX_BIT_REGS_MODE1_PL = 0x8003200a10012c3full;

static const uint32_t IOO_RX0_2_RD_4_RX_BIT_REGS_MODE1_PL_ERPL_COUNT_EN = 51;
static const uint32_t IOO_RX0_2_RD_4_RX_BIT_REGS_MODE1_PL_ERPL_EXP_DATA_SEL = 52;
static const uint32_t IOO_RX0_2_RD_4_RX_BIT_REGS_MODE1_PL_ERPL_PATTERN_SEL = 53;
static const uint32_t IOO_RX0_2_RD_4_RX_BIT_REGS_MODE1_PL_ERPL_PATTERN_SEL_LEN = 3;
static const uint32_t IOO_RX0_2_RD_4_RX_BIT_REGS_MODE1_PL_ERPL_MASK_MODE = 56;
static const uint32_t IOO_RX0_2_RD_4_RX_BIT_REGS_MODE1_PL_UMP_SL_1UI_REQ_DL_MASK = 57;
static const uint32_t IOO_RX0_2_RD_4_RX_BIT_REGS_MODE1_PL_UMP_SL_1UI_DONE_DL_MASK = 58;
static const uint32_t IOO_RX0_2_RD_4_RX_BIT_REGS_MODE1_PL_ERPL_LANE_INVERT = 59;
static const uint32_t P10_20_IOO_RX0_2_RD_4_RX_BIT_REGS_MODE1_PL_UMP_SX_1UI_DL_DIR_SEL = 60; // p10:20,
static const uint32_t P10_20_IOO_RX0_2_RD_4_RX_BIT_REGS_MODE1_PL_UMP_SL_1UI_DONE_DL_DELAY = 61; // p10:20,
static const uint32_t P10_20_IOO_RX0_2_RD_4_RX_BIT_REGS_MODE1_PL_UMP_SL_1UI_DONE_DL_DELAY_LEN = 3;
//<< [IOO_RX0_2_RD_4_RX_BIT_REGS_MODE1_PL]
// iohs/reg00050.H

//>> [IOO_RX0_2_RD_4_RX_DAC_REGS_CNTL13_PL]
static const uint64_t IOO_RX0_2_RD_4_RX_DAC_REGS_CNTL13_PL = 0x8000680a10012c3full;

static const uint32_t IOO_RX0_2_RD_4_RX_DAC_REGS_CNTL13_PL_GAIN = 48;
static const uint32_t IOO_RX0_2_RD_4_RX_DAC_REGS_CNTL13_PL_GAIN_LEN = 4;
static const uint32_t IOO_RX0_2_RD_4_RX_DAC_REGS_CNTL13_PL_PEAK1 = 52;
static const uint32_t IOO_RX0_2_RD_4_RX_DAC_REGS_CNTL13_PL_PEAK1_LEN = 4;
static const uint32_t IOO_RX0_2_RD_4_RX_DAC_REGS_CNTL13_PL_PEAK2 = 56;
static const uint32_t IOO_RX0_2_RD_4_RX_DAC_REGS_CNTL13_PL_PEAK2_LEN = 4;
//<< [IOO_RX0_2_RD_4_RX_DAC_REGS_CNTL13_PL]
// iohs/reg00050.H

//>> [IOO_RX0_2_RD_4_RX_DAC_REGS_CNTL8_PL]
static const uint64_t IOO_RX0_2_RD_4_RX_DAC_REGS_CNTL8_PL = 0x8000400a10012c3full;

static const uint32_t IOO_RX0_2_RD_4_RX_DAC_REGS_CNTL8_PL_CLK_PHASE_SELECT = 48;
static const uint32_t IOO_RX0_2_RD_4_RX_DAC_REGS_CNTL8_PL_CLK_PHASE_SELECT_LEN = 2;
static const uint32_t IOO_RX0_2_RD_4_RX_DAC_REGS_CNTL8_PL_DPR_VBN_CAL = 50;
static const uint32_t IOO_RX0_2_RD_4_RX_DAC_REGS_CNTL8_PL_DPR_VBN_CAL_LEN = 2;
static const uint32_t IOO_RX0_2_RD_4_RX_DAC_REGS_CNTL8_PL_OFF_DISABLE_DM_B = 52;
static const uint32_t IOO_RX0_2_RD_4_RX_DAC_REGS_CNTL8_PL_CTLE_CONFIG_DC = 53;
static const uint32_t IOO_RX0_2_RD_4_RX_DAC_REGS_CNTL8_PL_CTLE_CONFIG_DC_LEN = 3;
static const uint32_t IOO_RX0_2_RD_4_RX_DAC_REGS_CNTL8_PL_VDAC_CONFIG_DC = 56;
static const uint32_t IOO_RX0_2_RD_4_RX_DAC_REGS_CNTL8_PL_VDAC_CONFIG_DC_LEN = 2;
static const uint32_t P10_20_IOO_RX0_2_RD_4_RX_DAC_REGS_CNTL8_PL_DL_CLK_PHASE_SELECT = 58; // p10:20,
static const uint32_t P10_20_IOO_RX0_2_RD_4_RX_DAC_REGS_CNTL8_PL_DL_CLK_PHASE_SELECT_LEN = 2;
//<< [IOO_RX0_2_RD_4_RX_DAC_REGS_CNTL8_PL]
// iohs/reg00050.H

//>> [IOO_RX0_2_RD_4_RX_DAC_REGS_LOFF_A_CNTLX35_PL]
static const uint64_t IOO_RX0_2_RD_4_RX_DAC_REGS_LOFF_A_CNTLX35_PL = 0x8001180a10012c3full;

static const uint32_t IOO_RX0_2_RD_4_RX_DAC_REGS_LOFF_A_CNTLX35_PL_RX_AD_LATCH_DAC_E000 = 56;
static const uint32_t IOO_RX0_2_RD_4_RX_DAC_REGS_LOFF_A_CNTLX35_PL_RX_AD_LATCH_DAC_E000_LEN = 8;
//<< [IOO_RX0_2_RD_4_RX_DAC_REGS_LOFF_A_CNTLX35_PL]
// iohs/reg00050.H

//>> [IOO_RX0_2_RD_4_RX_DAC_REGS_LOFF_A_CNTLX45_PL]
static const uint64_t IOO_RX0_2_RD_4_RX_DAC_REGS_LOFF_A_CNTLX45_PL = 0x8001680a10012c3full;

static const uint32_t IOO_RX0_2_RD_4_RX_DAC_REGS_LOFF_A_CNTLX45_PL_RX_AD_LATCH_DAC_S010 = 56;
static const uint32_t IOO_RX0_2_RD_4_RX_DAC_REGS_LOFF_A_CNTLX45_PL_RX_AD_LATCH_DAC_S010_LEN = 8;
//<< [IOO_RX0_2_RD_4_RX_DAC_REGS_LOFF_A_CNTLX45_PL]
// iohs/reg00050.H

//>> [IOO_RX0_2_RD_4_RX_DAC_REGS_LOFF_A_CNTLX55_PL]
static const uint64_t IOO_RX0_2_RD_4_RX_DAC_REGS_LOFF_A_CNTLX55_PL = 0x8001b80a10012c3full;

static const uint32_t IOO_RX0_2_RD_4_RX_DAC_REGS_LOFF_A_CNTLX55_PL_RX_AD_LATCH_DAC_W100 = 56;
static const uint32_t IOO_RX0_2_RD_4_RX_DAC_REGS_LOFF_A_CNTLX55_PL_RX_AD_LATCH_DAC_W100_LEN = 8;
//<< [IOO_RX0_2_RD_4_RX_DAC_REGS_LOFF_A_CNTLX55_PL]
// iohs/reg00050.H

//>> [IOO_RX0_2_RD_4_RX_DAC_REGS_LOFF_B_CNTLX59_PL]
static const uint64_t IOO_RX0_2_RD_4_RX_DAC_REGS_LOFF_B_CNTLX59_PL = 0x8001d80a10012c3full;

static const uint32_t IOO_RX0_2_RD_4_RX_DAC_REGS_LOFF_B_CNTLX59_PL_RX_BD_LATCH_DAC_N000 = 56;
static const uint32_t IOO_RX0_2_RD_4_RX_DAC_REGS_LOFF_B_CNTLX59_PL_RX_BD_LATCH_DAC_N000_LEN = 8;
//<< [IOO_RX0_2_RD_4_RX_DAC_REGS_LOFF_B_CNTLX59_PL]
// iohs/reg00050.H

//>> [IOO_RX0_2_RD_4_RX_DAC_REGS_LOFF_B_CNTLX69_PL]
static const uint64_t IOO_RX0_2_RD_4_RX_DAC_REGS_LOFF_B_CNTLX69_PL = 0x8002280a10012c3full;

static const uint32_t IOO_RX0_2_RD_4_RX_DAC_REGS_LOFF_B_CNTLX69_PL_RX_BD_LATCH_DAC_E010 = 56;
static const uint32_t IOO_RX0_2_RD_4_RX_DAC_REGS_LOFF_B_CNTLX69_PL_RX_BD_LATCH_DAC_E010_LEN = 8;
//<< [IOO_RX0_2_RD_4_RX_DAC_REGS_LOFF_B_CNTLX69_PL]
// iohs/reg00050.H

//>> [IOO_RX0_2_RD_4_RX_DAC_REGS_LOFF_B_CNTLX79_PL]
static const uint64_t IOO_RX0_2_RD_4_RX_DAC_REGS_LOFF_B_CNTLX79_PL = 0x8002780a10012c3full;

static const uint32_t IOO_RX0_2_RD_4_RX_DAC_REGS_LOFF_B_CNTLX79_PL_RX_BD_LATCH_DAC_S100 = 56;
static const uint32_t IOO_RX0_2_RD_4_RX_DAC_REGS_LOFF_B_CNTLX79_PL_RX_BD_LATCH_DAC_S100_LEN = 8;
//<< [IOO_RX0_2_RD_4_RX_DAC_REGS_LOFF_B_CNTLX79_PL]
// iohs/reg00050.H

//>> [IOO_RX0_2_RD_4_RX_DAC_REGS_LOFF_B_CNTLX82_PL]
static const uint64_t IOO_RX0_2_RD_4_RX_DAC_REGS_LOFF_B_CNTLX82_PL = 0x8002900a10012c3full;

static const uint32_t IOO_RX0_2_RD_4_RX_DAC_REGS_LOFF_B_CNTLX82_PL_RX_BD_LATCH_DAC_S111 = 56;
static const uint32_t IOO_RX0_2_RD_4_RX_DAC_REGS_LOFF_B_CNTLX82_PL_RX_BD_LATCH_DAC_S111_LEN = 8;
//<< [IOO_RX0_2_RD_4_RX_DAC_REGS_LOFF_B_CNTLX82_PL]
// iohs/reg00050.H

//>> [IOO_RX0_2_RD_5_RX_DAC_REGS_CNTL15_PL]
static const uint64_t IOO_RX0_2_RD_5_RX_DAC_REGS_CNTL15_PL = 0x8000780910012c3full;

static const uint32_t IOO_RX0_2_RD_5_RX_DAC_REGS_CNTL15_PL_A_FENCE_EN = 48;
static const uint32_t IOO_RX0_2_RD_5_RX_DAC_REGS_CNTL15_PL_B_FENCE_EN = 49;
static const uint32_t IOO_RX0_2_RD_5_RX_DAC_REGS_CNTL15_PL_MINI_PR_GRAY_ENCODE_DIS = 50;
static const uint32_t IOO_RX0_2_RD_5_RX_DAC_REGS_CNTL15_PL_TINY_PR_GRAY_ENCODE_DIS = 51;
//<< [IOO_RX0_2_RD_5_RX_DAC_REGS_CNTL15_PL]
// iohs/reg00050.H

//>> [IOO_RX0_2_RD_5_RX_DAC_REGS_LOFF_B_CNTLX62_PL]
static const uint64_t IOO_RX0_2_RD_5_RX_DAC_REGS_LOFF_B_CNTLX62_PL = 0x8001f00910012c3full;

static const uint32_t IOO_RX0_2_RD_5_RX_DAC_REGS_LOFF_B_CNTLX62_PL_RX_BD_LATCH_DAC_N011 = 56;
static const uint32_t IOO_RX0_2_RD_5_RX_DAC_REGS_LOFF_B_CNTLX62_PL_RX_BD_LATCH_DAC_N011_LEN = 8;
//<< [IOO_RX0_2_RD_5_RX_DAC_REGS_LOFF_B_CNTLX62_PL]
// iohs/reg00050.H

//>> [IOO_RX0_2_RD_5_RX_DAC_REGS_LOFF_B_CNTLX72_PL]
static const uint64_t IOO_RX0_2_RD_5_RX_DAC_REGS_LOFF_B_CNTLX72_PL = 0x8002400910012c3full;

static const uint32_t IOO_RX0_2_RD_5_RX_DAC_REGS_LOFF_B_CNTLX72_PL_RX_BD_LATCH_DAC_E101 = 56;
static const uint32_t IOO_RX0_2_RD_5_RX_DAC_REGS_LOFF_B_CNTLX72_PL_RX_BD_LATCH_DAC_E101_LEN = 8;
//<< [IOO_RX0_2_RD_5_RX_DAC_REGS_LOFF_B_CNTLX72_PL]
// iohs/reg00050.H

//>> [IOO_RX0_2_RD_5_RX_DAC_REGS_LOFF_B_CNTLX89_PL]
static const uint64_t IOO_RX0_2_RD_5_RX_DAC_REGS_LOFF_B_CNTLX89_PL = 0x8002c80910012c3full;

static const uint32_t IOO_RX0_2_RD_5_RX_DAC_REGS_LOFF_B_CNTLX89_PL_RX_BD_LATCH_DAC_W110 = 56;
static const uint32_t IOO_RX0_2_RD_5_RX_DAC_REGS_LOFF_B_CNTLX89_PL_RX_BD_LATCH_DAC_W110_LEN = 8;
//<< [IOO_RX0_2_RD_5_RX_DAC_REGS_LOFF_B_CNTLX89_PL]
// iohs/reg00050.H

//>> [IOO_RX0_2_RD_RX_BIT_REGS_FIR_ERROR_INJECT_PL]
static const uint64_t IOO_RX0_2_RD_RX_BIT_REGS_FIR_ERROR_INJECT_PL = 0x8003180c10012c3full;

static const uint32_t IOO_RX0_2_RD_RX_BIT_REGS_FIR_ERROR_INJECT_PL_RX_PL_FIR_ERR_INJ = 48;
static const uint32_t IOO_RX0_2_RD_RX_BIT_REGS_FIR_ERROR_INJECT_PL_RX_PL_FIR_ERR_INJ_LEN = 3;
//<< [IOO_RX0_2_RD_RX_BIT_REGS_FIR_ERROR_INJECT_PL]
// iohs/reg00050.H

//>> [IOO_RX0_2_RD_RX_DAC_REGS_DATA_SPARE_MODE_PL]
static const uint64_t IOO_RX0_2_RD_RX_DAC_REGS_DATA_SPARE_MODE_PL = 0x8000000c10012c3full;

static const uint32_t IOO_RX0_2_RD_RX_DAC_REGS_DATA_SPARE_MODE_PL_0 = 48;
static const uint32_t IOO_RX0_2_RD_RX_DAC_REGS_DATA_SPARE_MODE_PL_1 = 49;
static const uint32_t IOO_RX0_2_RD_RX_DAC_REGS_DATA_SPARE_MODE_PL_2 = 50;
static const uint32_t IOO_RX0_2_RD_RX_DAC_REGS_DATA_SPARE_MODE_PL_3 = 51;
static const uint32_t IOO_RX0_2_RD_RX_DAC_REGS_DATA_SPARE_MODE_PL_4 = 52;
static const uint32_t IOO_RX0_2_RD_RX_DAC_REGS_DATA_SPARE_MODE_PL_5 = 53;
static const uint32_t IOO_RX0_2_RD_RX_DAC_REGS_DATA_SPARE_MODE_PL_6 = 54;
static const uint32_t IOO_RX0_2_RD_RX_DAC_REGS_DATA_SPARE_MODE_PL_7 = 55;
//<< [IOO_RX0_2_RD_RX_DAC_REGS_DATA_SPARE_MODE_PL]
// iohs/reg00050.H

//>> [IOO_RX0_2_RD_RX_DAC_REGS_LOFF_A_CNTLX21_PL]
static const uint64_t IOO_RX0_2_RD_RX_DAC_REGS_LOFF_A_CNTLX21_PL = 0x8000a80c10012c3full;

static const uint32_t IOO_RX0_2_RD_RX_DAC_REGS_LOFF_A_CNTLX21_PL_RX_AE_LATCH_DAC_S = 56;
static const uint32_t IOO_RX0_2_RD_RX_DAC_REGS_LOFF_A_CNTLX21_PL_RX_AE_LATCH_DAC_S_LEN = 8;
//<< [IOO_RX0_2_RD_RX_DAC_REGS_LOFF_A_CNTLX21_PL]
// iohs/reg00050.H

//>> [IOO_RX0_2_RD_RX_DAC_REGS_LOFF_A_CNTLX31_PL]
static const uint64_t IOO_RX0_2_RD_RX_DAC_REGS_LOFF_A_CNTLX31_PL = 0x8000f80c10012c3full;

static const uint32_t IOO_RX0_2_RD_RX_DAC_REGS_LOFF_A_CNTLX31_PL_RX_AD_LATCH_DAC_N100 = 56;
static const uint32_t IOO_RX0_2_RD_RX_DAC_REGS_LOFF_A_CNTLX31_PL_RX_AD_LATCH_DAC_N100_LEN = 8;
//<< [IOO_RX0_2_RD_RX_DAC_REGS_LOFF_A_CNTLX31_PL]
// iohs/reg00050.H

//>> [IOO_RX0_2_RD_RX_DAC_REGS_LOFF_A_CNTLX41_PL]
static const uint64_t IOO_RX0_2_RD_RX_DAC_REGS_LOFF_A_CNTLX41_PL = 0x8001480c10012c3full;

static const uint32_t IOO_RX0_2_RD_RX_DAC_REGS_LOFF_A_CNTLX41_PL_RX_AD_LATCH_DAC_E110 = 56;
static const uint32_t IOO_RX0_2_RD_RX_DAC_REGS_LOFF_A_CNTLX41_PL_RX_AD_LATCH_DAC_E110_LEN = 8;
//<< [IOO_RX0_2_RD_RX_DAC_REGS_LOFF_A_CNTLX41_PL]
// iohs/reg00050.H

//>> [IOO_RX0_2_RD_RX_DAC_REGS_LOFF_A_CNTLX51_PL]
static const uint64_t IOO_RX0_2_RD_RX_DAC_REGS_LOFF_A_CNTLX51_PL = 0x8001980c10012c3full;

static const uint32_t IOO_RX0_2_RD_RX_DAC_REGS_LOFF_A_CNTLX51_PL_RX_AD_LATCH_DAC_W000 = 56;
static const uint32_t IOO_RX0_2_RD_RX_DAC_REGS_LOFF_A_CNTLX51_PL_RX_AD_LATCH_DAC_W000_LEN = 8;
//<< [IOO_RX0_2_RD_RX_DAC_REGS_LOFF_A_CNTLX51_PL]
// iohs/reg00050.H

//>> [IOO_RX0_2_RD_RX_DAC_REGS_LOFF_B_CNTLX86_PL]
static const uint64_t IOO_RX0_2_RD_RX_DAC_REGS_LOFF_B_CNTLX86_PL = 0x8002b00c10012c3full;

static const uint32_t IOO_RX0_2_RD_RX_DAC_REGS_LOFF_B_CNTLX86_PL_RX_BD_LATCH_DAC_W011 = 56;
static const uint32_t IOO_RX0_2_RD_RX_DAC_REGS_LOFF_B_CNTLX86_PL_RX_BD_LATCH_DAC_W011_LEN = 8;
//<< [IOO_RX0_2_RD_RX_DAC_REGS_LOFF_B_CNTLX86_PL]
// iohs/reg00050.H

//>> [IOO_RX0_RXCTL_CTL_REGS_RX_CNTL3_PG]
static const uint64_t IOO_RX0_RXCTL_CTL_REGS_RX_CNTL3_PG = 0x8009100010012c3full;

static const uint32_t IOO_RX0_RXCTL_CTL_REGS_RX_CNTL3_PG_CLR_PAR_ERRS = 62;
static const uint32_t IOO_RX0_RXCTL_CTL_REGS_RX_CNTL3_PG_FIR_RESET = 63;
//<< [IOO_RX0_RXCTL_CTL_REGS_RX_CNTL3_PG]
// iohs/reg00050.H

//>> [IOO_RX0_RXCTL_CTL_REGS_RX_FIR1_MASK_PG]
static const uint64_t IOO_RX0_RXCTL_CTL_REGS_RX_FIR1_MASK_PG = 0x8009300010012c3full;

static const uint32_t IOO_RX0_RXCTL_CTL_REGS_RX_FIR1_MASK_PG_RX_PG_FIR1_ERRS_MASK = 48;
static const uint32_t IOO_RX0_RXCTL_CTL_REGS_RX_FIR1_MASK_PG_RX_PG_FIR1_ERRS_MASK_LEN = 12;
//<< [IOO_RX0_RXCTL_CTL_REGS_RX_FIR1_MASK_PG]
// iohs/reg00050.H

//>> [IOO_RX0_RXCTL_CTL_REGS_RX_MODE16_PG]
static const uint64_t IOO_RX0_RXCTL_CTL_REGS_RX_MODE16_PG = 0x8008800010012c3full;

static const uint32_t IOO_RX0_RXCTL_CTL_REGS_RX_MODE16_PG_INC_DEC_AMT0 = 48;
static const uint32_t IOO_RX0_RXCTL_CTL_REGS_RX_MODE16_PG_INC_DEC_AMT0_LEN = 3;
static const uint32_t IOO_RX0_RXCTL_CTL_REGS_RX_MODE16_PG_THRESH1 = 51;
static const uint32_t IOO_RX0_RXCTL_CTL_REGS_RX_MODE16_PG_THRESH1_LEN = 5;
static const uint32_t IOO_RX0_RXCTL_CTL_REGS_RX_MODE16_PG_INC_DEC_AMT1 = 56;
static const uint32_t IOO_RX0_RXCTL_CTL_REGS_RX_MODE16_PG_INC_DEC_AMT1_LEN = 3;
static const uint32_t IOO_RX0_RXCTL_CTL_REGS_RX_MODE16_PG_THRESH2 = 59;
static const uint32_t IOO_RX0_RXCTL_CTL_REGS_RX_MODE16_PG_THRESH2_LEN = 5;
//<< [IOO_RX0_RXCTL_CTL_REGS_RX_MODE16_PG]
// iohs/reg00051.H

//>> [IOO_RX0_RXCTL_CTL_REGS_RX_MODE5_PG]
static const uint64_t IOO_RX0_RXCTL_CTL_REGS_RX_MODE5_PG = 0x8008280010012c3full;

static const uint32_t IOO_RX0_RXCTL_CTL_REGS_RX_MODE5_PG_INC_DEC_AMT0 = 48;
static const uint32_t IOO_RX0_RXCTL_CTL_REGS_RX_MODE5_PG_INC_DEC_AMT0_LEN = 3;
static const uint32_t IOO_RX0_RXCTL_CTL_REGS_RX_MODE5_PG_THRESH1 = 51;
static const uint32_t IOO_RX0_RXCTL_CTL_REGS_RX_MODE5_PG_THRESH1_LEN = 5;
static const uint32_t IOO_RX0_RXCTL_CTL_REGS_RX_MODE5_PG_INC_DEC_AMT1 = 56;
static const uint32_t IOO_RX0_RXCTL_CTL_REGS_RX_MODE5_PG_INC_DEC_AMT1_LEN = 3;
static const uint32_t IOO_RX0_RXCTL_CTL_REGS_RX_MODE5_PG_THRESH2 = 59;
static const uint32_t IOO_RX0_RXCTL_CTL_REGS_RX_MODE5_PG_THRESH2_LEN = 5;
//<< [IOO_RX0_RXCTL_CTL_REGS_RX_MODE5_PG]
// iohs/reg00051.H

//>> [IOO_RX0_RXCTL_DATASM_11_PLREGS_RX_CNTL3_PL]
static const uint64_t IOO_RX0_RXCTL_DATASM_11_PLREGS_RX_CNTL3_PL = 0x8003d80b10012c3full;

static const uint32_t IOO_RX0_RXCTL_DATASM_11_PLREGS_RX_CNTL3_PL_REQ_ALT = 48;
static const uint32_t IOO_RX0_RXCTL_DATASM_11_PLREGS_RX_CNTL3_PL_STS_ALT = 49;
//<< [IOO_RX0_RXCTL_DATASM_11_PLREGS_RX_CNTL3_PL]
// iohs/reg00051.H

//>> [IOO_RX0_RXCTL_DATASM_15_PLREGS_RX_CNTL2_PL]
static const uint64_t IOO_RX0_RXCTL_DATASM_15_PLREGS_RX_CNTL2_PL = 0x8003c80f10012c3full;

static const uint32_t IOO_RX0_RXCTL_DATASM_15_PLREGS_RX_CNTL2_PL_PHY_DL_INIT_DONE_SET_WO_PULSE_SLOW_SIGNAL = 48;
static const uint32_t IOO_RX0_RXCTL_DATASM_15_PLREGS_RX_CNTL2_PL_PHY_DL_INIT_DONE_CLR_WO_PULSE_SLOW_SIGNAL = 49;
static const uint32_t IOO_RX0_RXCTL_DATASM_15_PLREGS_RX_CNTL2_PL_PHY_DL_RECAL_DONE_SET_WO_PULSE_SLOW_SIGNAL = 50;
static const uint32_t IOO_RX0_RXCTL_DATASM_15_PLREGS_RX_CNTL2_PL_PHY_DL_RECAL_DONE_CLR_WO_PULSE_SLOW_SIGNAL = 51;
static const uint32_t IOO_RX0_RXCTL_DATASM_15_PLREGS_RX_CNTL2_PL_DL_PHY_RECAL_ABORT_STICKY_CLR_WO_PULSE_SLOW_SIGNAL =
    52;
//<< [IOO_RX0_RXCTL_DATASM_15_PLREGS_RX_CNTL2_PL]
// iohs/reg00051.H

//>> [IOO_RX0_RXCTL_DATASM_17_PLREGS_RX_MODE1_PL]
static const uint64_t IOO_RX0_RXCTL_DATASM_17_PLREGS_RX_MODE1_PL = 0x8003d01110012c3full;

static const uint32_t IOO_RX0_RXCTL_DATASM_17_PLREGS_RX_MODE1_PL_RECAL_REQ_DL_MASK = 48;
static const uint32_t IOO_RX0_RXCTL_DATASM_17_PLREGS_RX_MODE1_PL_RECAL_DONE_DL_MASK = 49;
static const uint32_t IOO_RX0_RXCTL_DATASM_17_PLREGS_RX_MODE1_PL_RUN_LANE_DL_MASK = 50;
static const uint32_t IOO_RX0_RXCTL_DATASM_17_PLREGS_RX_MODE1_PL_RECAL_ABORT_DL_MASK = 51;
static const uint32_t IOO_RX0_RXCTL_DATASM_17_PLREGS_RX_MODE1_PL_INIT_DONE_DL_MASK = 52;
//<< [IOO_RX0_RXCTL_DATASM_17_PLREGS_RX_MODE1_PL]
// iohs/reg00051.H

//>> [IOO_RX0_RXCTL_DATASM_18_PLREGS_RX_CNTL1_PL]
static const uint64_t IOO_RX0_RXCTL_DATASM_18_PLREGS_RX_CNTL1_PL = 0x8003c01210012c3full;

static const uint32_t IOO_RX0_RXCTL_DATASM_18_PLREGS_RX_CNTL1_PL_INIT_DONE = 48;
static const uint32_t IOO_RX0_RXCTL_DATASM_18_PLREGS_RX_CNTL1_PL_RECAL_DONE = 49;
//<< [IOO_RX0_RXCTL_DATASM_18_PLREGS_RX_CNTL1_PL]
// iohs/reg00051.H

//>> [IOO_RX0_RXCTL_DATASM_18_PLREGS_RX_STAT1_PL]
static const uint64_t IOO_RX0_RXCTL_DATASM_18_PLREGS_RX_STAT1_PL = 0x8003e01210012c3full;

static const uint32_t IOO_RX0_RXCTL_DATASM_18_PLREGS_RX_STAT1_PL_DL_PHY_RUN_LANE_RO_SIGNAL = 48;
static const uint32_t IOO_RX0_RXCTL_DATASM_18_PLREGS_RX_STAT1_PL_DL_PHY_RECAL_REQ_RO_SIGNAL = 49;
static const uint32_t IOO_RX0_RXCTL_DATASM_18_PLREGS_RX_STAT1_PL_DL_PHY_RECAL_ABORT_RO_SIGNAL = 50;
static const uint32_t IOO_RX0_RXCTL_DATASM_18_PLREGS_RX_STAT1_PL_DL_PHY_RECAL_ABORT_STICKY_RO_SIGNAL = 51;
static const uint32_t IOO_RX0_RXCTL_DATASM_18_PLREGS_RX_STAT1_PL_PSAVE_REQ_DL_RO_SIGNAL = 52;
static const uint32_t IOO_RX0_RXCTL_DATASM_18_PLREGS_RX_STAT1_PL_PSAVE_STS_PHY_RO_SIGNAL = 53;
//<< [IOO_RX0_RXCTL_DATASM_18_PLREGS_RX_STAT1_PL]
// iohs/reg00051.H

//>> [IOO_RX0_RXCTL_DATASM_1_PLREGS_RX_CNTL1_PL]
static const uint64_t IOO_RX0_RXCTL_DATASM_1_PLREGS_RX_CNTL1_PL = 0x8003c00110012c3full;

static const uint32_t IOO_RX0_RXCTL_DATASM_1_PLREGS_RX_CNTL1_PL_INIT_DONE = 48;
static const uint32_t IOO_RX0_RXCTL_DATASM_1_PLREGS_RX_CNTL1_PL_RECAL_DONE = 49;
//<< [IOO_RX0_RXCTL_DATASM_1_PLREGS_RX_CNTL1_PL]
// iohs/reg00051.H

//>> [IOO_RX0_RXCTL_DATASM_1_PLREGS_RX_STAT1_PL]
static const uint64_t IOO_RX0_RXCTL_DATASM_1_PLREGS_RX_STAT1_PL = 0x8003e00110012c3full;

static const uint32_t IOO_RX0_RXCTL_DATASM_1_PLREGS_RX_STAT1_PL_DL_PHY_RUN_LANE_RO_SIGNAL = 48;
static const uint32_t IOO_RX0_RXCTL_DATASM_1_PLREGS_RX_STAT1_PL_DL_PHY_RECAL_REQ_RO_SIGNAL = 49;
static const uint32_t IOO_RX0_RXCTL_DATASM_1_PLREGS_RX_STAT1_PL_DL_PHY_RECAL_ABORT_RO_SIGNAL = 50;
static const uint32_t IOO_RX0_RXCTL_DATASM_1_PLREGS_RX_STAT1_PL_DL_PHY_RECAL_ABORT_STICKY_RO_SIGNAL = 51;
static const uint32_t IOO_RX0_RXCTL_DATASM_1_PLREGS_RX_STAT1_PL_PSAVE_REQ_DL_RO_SIGNAL = 52;
static const uint32_t IOO_RX0_RXCTL_DATASM_1_PLREGS_RX_STAT1_PL_PSAVE_STS_PHY_RO_SIGNAL = 53;
//<< [IOO_RX0_RXCTL_DATASM_1_PLREGS_RX_STAT1_PL]
// iohs/reg00051.H

//>> [IOO_RX0_RXCTL_DATASM_21_PLREGS_RX_MODE1_PL]
static const uint64_t IOO_RX0_RXCTL_DATASM_21_PLREGS_RX_MODE1_PL = 0x8003d01510012c3full;

static const uint32_t IOO_RX0_RXCTL_DATASM_21_PLREGS_RX_MODE1_PL_RECAL_REQ_DL_MASK = 48;
static const uint32_t IOO_RX0_RXCTL_DATASM_21_PLREGS_RX_MODE1_PL_RECAL_DONE_DL_MASK = 49;
static const uint32_t IOO_RX0_RXCTL_DATASM_21_PLREGS_RX_MODE1_PL_RUN_LANE_DL_MASK = 50;
static const uint32_t IOO_RX0_RXCTL_DATASM_21_PLREGS_RX_MODE1_PL_RECAL_ABORT_DL_MASK = 51;
static const uint32_t IOO_RX0_RXCTL_DATASM_21_PLREGS_RX_MODE1_PL_INIT_DONE_DL_MASK = 52;
//<< [IOO_RX0_RXCTL_DATASM_21_PLREGS_RX_MODE1_PL]
// iohs/reg00051.H

//>> [IOO_RX0_RXCTL_DATASM_23_PLREGS_RX_CNTL2_PL]
static const uint64_t IOO_RX0_RXCTL_DATASM_23_PLREGS_RX_CNTL2_PL = 0x8003c81710012c3full;

static const uint32_t IOO_RX0_RXCTL_DATASM_23_PLREGS_RX_CNTL2_PL_PHY_DL_INIT_DONE_SET_WO_PULSE_SLOW_SIGNAL = 48;
static const uint32_t IOO_RX0_RXCTL_DATASM_23_PLREGS_RX_CNTL2_PL_PHY_DL_INIT_DONE_CLR_WO_PULSE_SLOW_SIGNAL = 49;
static const uint32_t IOO_RX0_RXCTL_DATASM_23_PLREGS_RX_CNTL2_PL_PHY_DL_RECAL_DONE_SET_WO_PULSE_SLOW_SIGNAL = 50;
static const uint32_t IOO_RX0_RXCTL_DATASM_23_PLREGS_RX_CNTL2_PL_PHY_DL_RECAL_DONE_CLR_WO_PULSE_SLOW_SIGNAL = 51;
static const uint32_t IOO_RX0_RXCTL_DATASM_23_PLREGS_RX_CNTL2_PL_DL_PHY_RECAL_ABORT_STICKY_CLR_WO_PULSE_SLOW_SIGNAL =
    52;
//<< [IOO_RX0_RXCTL_DATASM_23_PLREGS_RX_CNTL2_PL]
// iohs/reg00051.H

//>> [IOO_RX0_RXCTL_DATASM_8_PLREGS_RX_CNTL3_PL]
static const uint64_t IOO_RX0_RXCTL_DATASM_8_PLREGS_RX_CNTL3_PL = 0x8003d80810012c3full;

static const uint32_t IOO_RX0_RXCTL_DATASM_8_PLREGS_RX_CNTL3_PL_REQ_ALT = 48;
static const uint32_t IOO_RX0_RXCTL_DATASM_8_PLREGS_RX_CNTL3_PL_STS_ALT = 49;
//<< [IOO_RX0_RXCTL_DATASM_8_PLREGS_RX_CNTL3_PL]
// iohs/reg00051.H

//>> [IOO_RX0_RXCTL_DATASM_REGS_RX_CNT14_PG]
static const uint64_t IOO_RX0_RXCTL_DATASM_REGS_RX_CNT14_PG = 0x8009f00010012c3full;

static const uint32_t IOO_RX0_RXCTL_DATASM_REGS_RX_CNT14_PG_0_SEL = 48;
static const uint32_t IOO_RX0_RXCTL_DATASM_REGS_RX_CNT14_PG_0_SEL_LEN = 5;
static const uint32_t IOO_RX0_RXCTL_DATASM_REGS_RX_CNT14_PG_1_SEL = 53;
static const uint32_t IOO_RX0_RXCTL_DATASM_REGS_RX_CNT14_PG_1_SEL_LEN = 5;
static const uint32_t IOO_RX0_RXCTL_DATASM_REGS_RX_CNT14_PG_2_SEL = 58;
static const uint32_t IOO_RX0_RXCTL_DATASM_REGS_RX_CNT14_PG_2_SEL_LEN = 5;
//<< [IOO_RX0_RXCTL_DATASM_REGS_RX_CNT14_PG]
// iohs/reg00051.H

//>> [IOO_RX0_RXCTL_DATASM_REGS_RX_CNT24_PG]
static const uint64_t IOO_RX0_RXCTL_DATASM_REGS_RX_CNT24_PG = 0x800a400010012c3full;

static const uint32_t IOO_RX0_RXCTL_DATASM_REGS_RX_CNT24_PG_RX_A_LANE_FAIL_16_23 = 48;
static const uint32_t IOO_RX0_RXCTL_DATASM_REGS_RX_CNT24_PG_RX_A_LANE_FAIL_16_23_LEN = 8;
//<< [IOO_RX0_RXCTL_DATASM_REGS_RX_CNT24_PG]
// iohs/reg00051.H

//>> [IOO_RX0_RXCTL_DATASM_REGS_RX_CNTL7_PG]
static const uint64_t IOO_RX0_RXCTL_DATASM_REGS_RX_CNTL7_PG = 0x8009b80010012c3full;

static const uint32_t IOO_RX0_RXCTL_DATASM_REGS_RX_CNTL7_PG_RX_PSAVE_FENCE_STS_IO_DL_0_15 = 48;
static const uint32_t IOO_RX0_RXCTL_DATASM_REGS_RX_CNTL7_PG_RX_PSAVE_FENCE_STS_IO_DL_0_15_LEN = 16;
//<< [IOO_RX0_RXCTL_DATASM_REGS_RX_CNTL7_PG]
// iohs/reg00051.H

//>> [IOO_RX0_RXCTL_DATASM_REGS_RX_STAT12_PG]
static const uint64_t IOO_RX0_RXCTL_DATASM_REGS_RX_STAT12_PG = 0x800ae80010012c3full;

static const uint32_t IOO_RX0_RXCTL_DATASM_REGS_RX_STAT12_PG_OP_QUEUE_EMPTY_RO_SIGNAL = 48;
static const uint32_t IOO_RX0_RXCTL_DATASM_REGS_RX_STAT12_PG_OP_QUEUE_FULL_RO_SIGNAL = 49;
static const uint32_t IOO_RX0_RXCTL_DATASM_REGS_RX_STAT12_PG_OP_QUEUE_EMPTY_SPACE_RO_SIGNAL = 52;
static const uint32_t IOO_RX0_RXCTL_DATASM_REGS_RX_STAT12_PG_OP_QUEUE_EMPTY_SPACE_RO_SIGNAL_LEN = 4;
static const uint32_t IOO_RX0_RXCTL_DATASM_REGS_RX_STAT12_PG_RESULT_QUEUE_EMPTY_RO_SIGNAL = 56;
static const uint32_t IOO_RX0_RXCTL_DATASM_REGS_RX_STAT12_PG_RESULT_QUEUE_FULL_RO_SIGNAL = 57;
static const uint32_t IOO_RX0_RXCTL_DATASM_REGS_RX_STAT12_PG_RESULT_QUEUE_FULL_SPACE_RO_SIGNAL = 60;
static const uint32_t IOO_RX0_RXCTL_DATASM_REGS_RX_STAT12_PG_RESULT_QUEUE_FULL_SPACE_RO_SIGNAL_LEN = 4;
//<< [IOO_RX0_RXCTL_DATASM_REGS_RX_STAT12_PG]
// iohs/reg00051.H

//>> [IOO_RX0_RXCTL_DATASM_REGS_RX_STAT22_PG]
static const uint64_t IOO_RX0_RXCTL_DATASM_REGS_RX_STAT22_PG = 0x800b380010012c3full;

static const uint32_t IOO_RX0_RXCTL_DATASM_REGS_RX_STAT22_PG_RX_DL_PHY_RECAL_REQ_16_23_RO_SIGNAL = 48;
static const uint32_t IOO_RX0_RXCTL_DATASM_REGS_RX_STAT22_PG_RX_DL_PHY_RECAL_REQ_16_23_RO_SIGNAL_LEN = 8;
//<< [IOO_RX0_RXCTL_DATASM_REGS_RX_STAT22_PG]
// iohs/reg00051.H

//>> [IOO_RX0_RXCTL_DATASM_REGS_RX_STAT7_PG]
static const uint64_t IOO_RX0_RXCTL_DATASM_REGS_RX_STAT7_PG = 0x800ac00010012c3full;

static const uint32_t IOO_RX0_RXCTL_DATASM_REGS_RX_STAT7_PG_RX_SERVO_STATUS1_RO_SIGNAL = 48;
static const uint32_t IOO_RX0_RXCTL_DATASM_REGS_RX_STAT7_PG_RX_SERVO_STATUS1_RO_SIGNAL_LEN = 16;
//<< [IOO_RX0_RXCTL_DATASM_REGS_RX_STAT7_PG]
// iohs/reg00051.H

//>> [IOO_TX0_0_DD_2_TX_BIT_REGS_CNTL18_PL]
static const uint64_t IOO_TX0_0_DD_2_TX_BIT_REGS_CNTL18_PL = 0x8004bc0210012c3full;

static const uint32_t IOO_TX0_0_DD_2_TX_BIT_REGS_CNTL18_PL_TX_ATTEN_HS_EN = 48;
static const uint32_t IOO_TX0_0_DD_2_TX_BIT_REGS_CNTL18_PL_TX_ATTEN_HS_EN_LEN = 16;
//<< [IOO_TX0_0_DD_2_TX_BIT_REGS_CNTL18_PL]
// iohs/reg00051.H

//>> [IOO_TX0_0_DD_2_TX_BIT_REGS_CNTL9_PL]
static const uint64_t IOO_TX0_0_DD_2_TX_BIT_REGS_CNTL9_PL = 0x8004740210012c3full;

static const uint32_t IOO_TX0_0_DD_2_TX_BIT_REGS_CNTL9_PL_TX_PSEG_MAIN_16_24_HS_EN = 48;
static const uint32_t IOO_TX0_0_DD_2_TX_BIT_REGS_CNTL9_PL_TX_PSEG_MAIN_16_24_HS_EN_LEN = 9;
//<< [IOO_TX0_0_DD_2_TX_BIT_REGS_CNTL9_PL]
// iohs/reg00051.H

//>> [IOO_TX0_0_DD_3_TX_BIT_REGS_CNTL22_PL]
static const uint64_t IOO_TX0_0_DD_3_TX_BIT_REGS_CNTL22_PL = 0x8004dc0310012c3full;

static const uint32_t IOO_TX0_0_DD_3_TX_BIT_REGS_CNTL22_PL_EN = 51;
static const uint32_t IOO_TX0_0_DD_3_TX_BIT_REGS_CNTL22_PL_EN_LEN = 5;
static const uint32_t IOO_TX0_0_DD_3_TX_BIT_REGS_CNTL22_PL_SEL = 56;
static const uint32_t IOO_TX0_0_DD_3_TX_BIT_REGS_CNTL22_PL_SEL_LEN = 5;
//<< [IOO_TX0_0_DD_3_TX_BIT_REGS_CNTL22_PL]
// iohs/reg00051.H

//>> [IOO_TX0_0_DD_3_TX_BIT_REGS_CNTL4_PL]
static const uint64_t IOO_TX0_0_DD_3_TX_BIT_REGS_CNTL4_PL = 0x80044c0310012c3full;

static const uint32_t IOO_TX0_0_DD_3_TX_BIT_REGS_CNTL4_PL_EN = 51;
static const uint32_t IOO_TX0_0_DD_3_TX_BIT_REGS_CNTL4_PL_EN_LEN = 5;
static const uint32_t IOO_TX0_0_DD_3_TX_BIT_REGS_CNTL4_PL_SEL = 56;
static const uint32_t IOO_TX0_0_DD_3_TX_BIT_REGS_CNTL4_PL_SEL_LEN = 5;
//<< [IOO_TX0_0_DD_3_TX_BIT_REGS_CNTL4_PL]
// iohs/reg00051.H

//>> [IOO_TX0_0_DD_3_TX_BIT_REGS_FIR_MASK_PL]
static const uint64_t IOO_TX0_0_DD_3_TX_BIT_REGS_FIR_MASK_PL = 0x80040c0310012c3full;

static const uint32_t IOO_TX0_0_DD_3_TX_BIT_REGS_FIR_MASK_PL_TX_PL_FIR_ERRS_MASK = 48;
static const uint32_t IOO_TX0_0_DD_3_TX_BIT_REGS_FIR_MASK_PL_TX_PL_FIR_ERRS_MASK_LEN = 2;
//<< [IOO_TX0_0_DD_3_TX_BIT_REGS_FIR_MASK_PL]
// iohs/reg00051.H

//>> [IOO_TX0_0_DD_3_TX_BIT_REGS_MODE2_PL]
static const uint64_t IOO_TX0_0_DD_3_TX_BIT_REGS_MODE2_PL = 0x8004240310012c3full;

static const uint32_t IOO_TX0_0_DD_3_TX_BIT_REGS_MODE2_PL_FIFO_L2U_DLY = 48;
static const uint32_t IOO_TX0_0_DD_3_TX_BIT_REGS_MODE2_PL_FIFO_L2U_DLY_LEN = 3;
static const uint32_t IOO_TX0_0_DD_3_TX_BIT_REGS_MODE2_PL_UNLOAD_CLK_DISABLE = 56;
static const uint32_t IOO_TX0_0_DD_3_TX_BIT_REGS_MODE2_PL_RXCAL = 57;
static const uint32_t IOO_TX0_0_DD_3_TX_BIT_REGS_MODE2_PL_UNLOAD_SEL = 58;
static const uint32_t IOO_TX0_0_DD_3_TX_BIT_REGS_MODE2_PL_UNLOAD_SEL_LEN = 3;
static const uint32_t IOO_TX0_0_DD_3_TX_BIT_REGS_MODE2_PL_FIFO_HOLD = 61;
//<< [IOO_TX0_0_DD_3_TX_BIT_REGS_MODE2_PL]
// iohs/reg00051.H

//>> [IOO_TX0_0_DD_5_TX_BIT_REGS_CNTL15_PL]
static const uint64_t IOO_TX0_0_DD_5_TX_BIT_REGS_CNTL15_PL = 0x8004a40510012c3full;

static const uint32_t IOO_TX0_0_DD_5_TX_BIT_REGS_CNTL15_PL_EL_UNLOAD_TIMER_VAL = 48;
static const uint32_t IOO_TX0_0_DD_5_TX_BIT_REGS_CNTL15_PL_EL_UNLOAD_TIMER_VAL_LEN = 4;
static const uint32_t IOO_TX0_0_DD_5_TX_BIT_REGS_CNTL15_PL_EL_UNLOAD_TIMER_DOUBLE_MODE = 52;
static const uint32_t IOO_TX0_0_DD_5_TX_BIT_REGS_CNTL15_PL_ISABLE_PL_SM = 53;
//<< [IOO_TX0_0_DD_5_TX_BIT_REGS_CNTL15_PL]
// iohs/reg00051.H

//>> [IOO_TX0_0_DD_5_TX_BIT_REGS_CNTL25_PL]
static const uint64_t IOO_TX0_0_DD_5_TX_BIT_REGS_CNTL25_PL = 0x8004f40510012c3full;

static const uint32_t IOO_TX0_0_DD_5_TX_BIT_REGS_CNTL25_PL_TX_NSEG_MAIN_0_15_SAFE_EN = 48;
static const uint32_t IOO_TX0_0_DD_5_TX_BIT_REGS_CNTL25_PL_TX_NSEG_MAIN_0_15_SAFE_EN_LEN = 16;
//<< [IOO_TX0_0_DD_5_TX_BIT_REGS_CNTL25_PL]
// iohs/reg00051.H

//>> [IOO_TX0_0_DD_5_TX_BIT_REGS_CNTL7_PL]
static const uint64_t IOO_TX0_0_DD_5_TX_BIT_REGS_CNTL7_PL = 0x8004640510012c3full;

static const uint32_t IOO_TX0_0_DD_5_TX_BIT_REGS_CNTL7_PL_EN = 51;
static const uint32_t IOO_TX0_0_DD_5_TX_BIT_REGS_CNTL7_PL_EN_LEN = 5;
static const uint32_t IOO_TX0_0_DD_5_TX_BIT_REGS_CNTL7_PL_SEL = 56;
static const uint32_t IOO_TX0_0_DD_5_TX_BIT_REGS_CNTL7_PL_SEL_LEN = 5;
//<< [IOO_TX0_0_DD_5_TX_BIT_REGS_CNTL7_PL]
// iohs/reg00051.H

//>> [IOO_TX0_0_DD_5_TX_BIT_REGS_MODE1_PL]
static const uint64_t IOO_TX0_0_DD_5_TX_BIT_REGS_MODE1_PL = 0x80041c0510012c3full;

static const uint32_t IOO_TX0_0_DD_5_TX_BIT_REGS_MODE1_PL_LANE_INVERT = 48;
static const uint32_t IOO_TX0_0_DD_5_TX_BIT_REGS_MODE1_PL_LANE_QUIESCE = 49;
static const uint32_t IOO_TX0_0_DD_5_TX_BIT_REGS_MODE1_PL_LANE_QUIESCE_LEN = 2;
static const uint32_t IOO_TX0_0_DD_5_TX_BIT_REGS_MODE1_PL_MAIN_PKG_EN = 51;
static const uint32_t IOO_TX0_0_DD_5_TX_BIT_REGS_MODE1_PL_FFE_PKG_EN = 52;
static const uint32_t IOO_TX0_0_DD_5_TX_BIT_REGS_MODE1_PL_PSAVE_REQ_DIS = 53;
static const uint32_t IOO_TX0_0_DD_5_TX_BIT_REGS_MODE1_PL_ERR_INJ_A_ENABLE = 54;
static const uint32_t IOO_TX0_0_DD_5_TX_BIT_REGS_MODE1_PL_ERR_INJ_B_ENABLE = 55;
static const uint32_t IOO_TX0_0_DD_5_TX_BIT_REGS_MODE1_PL_PL_SPARE_MODE_0 = 60;
static const uint32_t IOO_TX0_0_DD_5_TX_BIT_REGS_MODE1_PL_PL_SPARE_MODE_1 = 61;
static const uint32_t IOO_TX0_0_DD_5_TX_BIT_REGS_MODE1_PL_PL_SPARE_MODE_2 = 62;
static const uint32_t IOO_TX0_0_DD_5_TX_BIT_REGS_MODE1_PL_PL_SPARE_MODE_3 = 63;
//<< [IOO_TX0_0_DD_5_TX_BIT_REGS_MODE1_PL]
// iohs/reg00051.H

//>> [IOO_TX0_0_DD_TX_BIT_REGS_CNTL14_PL]
static const uint64_t IOO_TX0_0_DD_TX_BIT_REGS_CNTL14_PL = 0x80049c0010012c3full;

static const uint32_t IOO_TX0_0_DD_TX_BIT_REGS_CNTL14_PL_BANK_CONTROLS = 48;
static const uint32_t IOO_TX0_0_DD_TX_BIT_REGS_CNTL14_PL_BANK_CONTROLS_LEN = 6;
static const uint32_t IOO_TX0_0_DD_TX_BIT_REGS_CNTL14_PL_PSAVE_FIFO_INIT_TIMER_VAL = 54;
static const uint32_t IOO_TX0_0_DD_TX_BIT_REGS_CNTL14_PL_PSAVE_FIFO_INIT_TIMER_VAL_LEN = 3;
static const uint32_t IOO_TX0_0_DD_TX_BIT_REGS_CNTL14_PL_PSAVE_FIFO_INIT_TIMER_DOUBLE_MODE = 57;
//<< [IOO_TX0_0_DD_TX_BIT_REGS_CNTL14_PL]
// iohs/reg00051.H

//>> [IOO_TX0_0_DD_TX_BIT_REGS_CNTL24_PL]
static const uint64_t IOO_TX0_0_DD_TX_BIT_REGS_CNTL24_PL = 0x8004ec0010012c3full;

static const uint32_t IOO_TX0_0_DD_TX_BIT_REGS_CNTL24_PL_TX_PSEG_MAIN_16_24_SAFE_EN = 48;
static const uint32_t IOO_TX0_0_DD_TX_BIT_REGS_CNTL24_PL_TX_PSEG_MAIN_16_24_SAFE_EN_LEN = 9;
//<< [IOO_TX0_0_DD_TX_BIT_REGS_CNTL24_PL]
// iohs/reg00051.H

//>> [IOO_TX0_1_DD_0_TX_BIT_REGS_CNTL15_PL]
static const uint64_t IOO_TX0_1_DD_0_TX_BIT_REGS_CNTL15_PL = 0x8004a40610012c3full;

static const uint32_t IOO_TX0_1_DD_0_TX_BIT_REGS_CNTL15_PL_EL_UNLOAD_TIMER_VAL = 48;
static const uint32_t IOO_TX0_1_DD_0_TX_BIT_REGS_CNTL15_PL_EL_UNLOAD_TIMER_VAL_LEN = 4;
static const uint32_t IOO_TX0_1_DD_0_TX_BIT_REGS_CNTL15_PL_EL_UNLOAD_TIMER_DOUBLE_MODE = 52;
static const uint32_t IOO_TX0_1_DD_0_TX_BIT_REGS_CNTL15_PL_ISABLE_PL_SM = 53;
//<< [IOO_TX0_1_DD_0_TX_BIT_REGS_CNTL15_PL]
// iohs/reg00051.H

//>> [IOO_TX0_1_DD_0_TX_BIT_REGS_CNTL25_PL]
static const uint64_t IOO_TX0_1_DD_0_TX_BIT_REGS_CNTL25_PL = 0x8004f40610012c3full;

static const uint32_t IOO_TX0_1_DD_0_TX_BIT_REGS_CNTL25_PL_TX_NSEG_MAIN_0_15_SAFE_EN = 48;
static const uint32_t IOO_TX0_1_DD_0_TX_BIT_REGS_CNTL25_PL_TX_NSEG_MAIN_0_15_SAFE_EN_LEN = 16;
//<< [IOO_TX0_1_DD_0_TX_BIT_REGS_CNTL25_PL]
// iohs/reg00051.H

//>> [IOO_TX0_1_DD_0_TX_BIT_REGS_FIR_MASK_PL]
static const uint64_t IOO_TX0_1_DD_0_TX_BIT_REGS_FIR_MASK_PL = 0x80040c0610012c3full;

static const uint32_t IOO_TX0_1_DD_0_TX_BIT_REGS_FIR_MASK_PL_TX_PL_FIR_ERRS_MASK = 48;
static const uint32_t IOO_TX0_1_DD_0_TX_BIT_REGS_FIR_MASK_PL_TX_PL_FIR_ERRS_MASK_LEN = 2;
//<< [IOO_TX0_1_DD_0_TX_BIT_REGS_FIR_MASK_PL]
// iohs/reg00051.H

//>> [IOO_TX0_1_DD_2_TX_BIT_REGS_CNTL19_PL]
static const uint64_t IOO_TX0_1_DD_2_TX_BIT_REGS_CNTL19_PL = 0x8004c40810012c3full;

static const uint32_t IOO_TX0_1_DD_2_TX_BIT_REGS_CNTL19_PL_EN = 51;
static const uint32_t IOO_TX0_1_DD_2_TX_BIT_REGS_CNTL19_PL_EN_LEN = 5;
static const uint32_t IOO_TX0_1_DD_2_TX_BIT_REGS_CNTL19_PL_SEL = 56;
static const uint32_t IOO_TX0_1_DD_2_TX_BIT_REGS_CNTL19_PL_SEL_LEN = 5;
//<< [IOO_TX0_1_DD_2_TX_BIT_REGS_CNTL19_PL]
// iohs/reg00051.H

//>> [IOO_TX0_1_DD_2_TX_BIT_REGS_CNTL29_PL]
static const uint64_t IOO_TX0_1_DD_2_TX_BIT_REGS_CNTL29_PL = 0x8005140810012c3full;

static const uint32_t IOO_TX0_1_DD_2_TX_BIT_REGS_CNTL29_PL_TX_ATTEN_SAFE_EN = 48;
static const uint32_t IOO_TX0_1_DD_2_TX_BIT_REGS_CNTL29_PL_TX_ATTEN_SAFE_EN_LEN = 16;
//<< [IOO_TX0_1_DD_2_TX_BIT_REGS_CNTL29_PL]
// iohs/reg00051.H

//>> [IOO_TX0_1_DD_2_TX_BIT_REGS_CNTL7_PL]
static const uint64_t IOO_TX0_1_DD_2_TX_BIT_REGS_CNTL7_PL = 0x8004640810012c3full;

static const uint32_t IOO_TX0_1_DD_2_TX_BIT_REGS_CNTL7_PL_EN = 51;
static const uint32_t IOO_TX0_1_DD_2_TX_BIT_REGS_CNTL7_PL_EN_LEN = 5;
static const uint32_t IOO_TX0_1_DD_2_TX_BIT_REGS_CNTL7_PL_SEL = 56;
static const uint32_t IOO_TX0_1_DD_2_TX_BIT_REGS_CNTL7_PL_SEL_LEN = 5;
//<< [IOO_TX0_1_DD_2_TX_BIT_REGS_CNTL7_PL]
// iohs/reg00051.H

//>> [IOO_TX0_1_DD_2_TX_BIT_REGS_MODE1_PL]
static const uint64_t IOO_TX0_1_DD_2_TX_BIT_REGS_MODE1_PL = 0x80041c0810012c3full;

static const uint32_t IOO_TX0_1_DD_2_TX_BIT_REGS_MODE1_PL_LANE_INVERT = 48;
static const uint32_t IOO_TX0_1_DD_2_TX_BIT_REGS_MODE1_PL_LANE_QUIESCE = 49;
static const uint32_t IOO_TX0_1_DD_2_TX_BIT_REGS_MODE1_PL_LANE_QUIESCE_LEN = 2;
static const uint32_t IOO_TX0_1_DD_2_TX_BIT_REGS_MODE1_PL_MAIN_PKG_EN = 51;
static const uint32_t IOO_TX0_1_DD_2_TX_BIT_REGS_MODE1_PL_FFE_PKG_EN = 52;
static const uint32_t IOO_TX0_1_DD_2_TX_BIT_REGS_MODE1_PL_PSAVE_REQ_DIS = 53;
static const uint32_t IOO_TX0_1_DD_2_TX_BIT_REGS_MODE1_PL_ERR_INJ_A_ENABLE = 54;
static const uint32_t IOO_TX0_1_DD_2_TX_BIT_REGS_MODE1_PL_ERR_INJ_B_ENABLE = 55;
static const uint32_t IOO_TX0_1_DD_2_TX_BIT_REGS_MODE1_PL_PL_SPARE_MODE_0 = 60;
static const uint32_t IOO_TX0_1_DD_2_TX_BIT_REGS_MODE1_PL_PL_SPARE_MODE_1 = 61;
static const uint32_t IOO_TX0_1_DD_2_TX_BIT_REGS_MODE1_PL_PL_SPARE_MODE_2 = 62;
static const uint32_t IOO_TX0_1_DD_2_TX_BIT_REGS_MODE1_PL_PL_SPARE_MODE_3 = 63;
//<< [IOO_TX0_1_DD_2_TX_BIT_REGS_MODE1_PL]
// iohs/reg00051.H

//>> [IOO_TX0_1_DD_3_TX_BIT_REGS_CNTL23_PL]
static const uint64_t IOO_TX0_1_DD_3_TX_BIT_REGS_CNTL23_PL = 0x8004e41110012c3full;

static const uint32_t IOO_TX0_1_DD_3_TX_BIT_REGS_CNTL23_PL_TX_PSEG_MAIN_0_15_SAFE_EN = 48;
static const uint32_t IOO_TX0_1_DD_3_TX_BIT_REGS_CNTL23_PL_TX_PSEG_MAIN_0_15_SAFE_EN_LEN = 16;
//<< [IOO_TX0_1_DD_3_TX_BIT_REGS_CNTL23_PL]
// iohs/reg00051.H

//>> [IOO_TX0_1_DD_3_TX_BIT_REGS_FIR_PL]
static const uint64_t IOO_TX0_1_DD_3_TX_BIT_REGS_FIR_PL = 0x8004041110012c3full;

static const uint32_t IOO_TX0_1_DD_3_TX_BIT_REGS_FIR_PL_TX_PL_FIR_ERRS_RO_SIGNAL = 48;
static const uint32_t IOO_TX0_1_DD_3_TX_BIT_REGS_FIR_PL_TX_PL_FIR_ERRS_RO_SIGNAL_LEN = 2;
//<< [IOO_TX0_1_DD_3_TX_BIT_REGS_FIR_PL]
// iohs/reg00051.H

//>> [IOO_TX0_1_DD_4_TX_BIT_REGS_CNTL4_PL]
static const uint64_t IOO_TX0_1_DD_4_TX_BIT_REGS_CNTL4_PL = 0x80044c1010012c3full;

static const uint32_t IOO_TX0_1_DD_4_TX_BIT_REGS_CNTL4_PL_EN = 51;
static const uint32_t IOO_TX0_1_DD_4_TX_BIT_REGS_CNTL4_PL_EN_LEN = 5;
static const uint32_t IOO_TX0_1_DD_4_TX_BIT_REGS_CNTL4_PL_SEL = 56;
static const uint32_t IOO_TX0_1_DD_4_TX_BIT_REGS_CNTL4_PL_SEL_LEN = 5;
//<< [IOO_TX0_1_DD_4_TX_BIT_REGS_CNTL4_PL]
// iohs/reg00051.H

//>> [IOO_TX0_1_DD_4_TX_BIT_REGS_MODE2_PL]
static const uint64_t IOO_TX0_1_DD_4_TX_BIT_REGS_MODE2_PL = 0x8004241010012c3full;

static const uint32_t IOO_TX0_1_DD_4_TX_BIT_REGS_MODE2_PL_FIFO_L2U_DLY = 48;
static const uint32_t IOO_TX0_1_DD_4_TX_BIT_REGS_MODE2_PL_FIFO_L2U_DLY_LEN = 3;
static const uint32_t IOO_TX0_1_DD_4_TX_BIT_REGS_MODE2_PL_UNLOAD_CLK_DISABLE = 56;
static const uint32_t IOO_TX0_1_DD_4_TX_BIT_REGS_MODE2_PL_RXCAL = 57;
static const uint32_t IOO_TX0_1_DD_4_TX_BIT_REGS_MODE2_PL_UNLOAD_SEL = 58;
static const uint32_t IOO_TX0_1_DD_4_TX_BIT_REGS_MODE2_PL_UNLOAD_SEL_LEN = 3;
static const uint32_t IOO_TX0_1_DD_4_TX_BIT_REGS_MODE2_PL_FIFO_HOLD = 61;
//<< [IOO_TX0_1_DD_4_TX_BIT_REGS_MODE2_PL]
// iohs/reg00051.H

//>> [IOO_TX0_1_DD_5_TX_BIT_REGS_CNTL14_PL]
static const uint64_t IOO_TX0_1_DD_5_TX_BIT_REGS_CNTL14_PL = 0x80049c0f10012c3full;

static const uint32_t IOO_TX0_1_DD_5_TX_BIT_REGS_CNTL14_PL_BANK_CONTROLS = 48;
static const uint32_t IOO_TX0_1_DD_5_TX_BIT_REGS_CNTL14_PL_BANK_CONTROLS_LEN = 6;
static const uint32_t IOO_TX0_1_DD_5_TX_BIT_REGS_CNTL14_PL_PSAVE_FIFO_INIT_TIMER_VAL = 54;
static const uint32_t IOO_TX0_1_DD_5_TX_BIT_REGS_CNTL14_PL_PSAVE_FIFO_INIT_TIMER_VAL_LEN = 3;
static const uint32_t IOO_TX0_1_DD_5_TX_BIT_REGS_CNTL14_PL_PSAVE_FIFO_INIT_TIMER_DOUBLE_MODE = 57;
//<< [IOO_TX0_1_DD_5_TX_BIT_REGS_CNTL14_PL]
// iohs/reg00051.H

//>> [IOO_TX0_1_DD_5_TX_BIT_REGS_CNTL24_PL]
static const uint64_t IOO_TX0_1_DD_5_TX_BIT_REGS_CNTL24_PL = 0x8004ec0f10012c3full;

static const uint32_t IOO_TX0_1_DD_5_TX_BIT_REGS_CNTL24_PL_TX_PSEG_MAIN_16_24_SAFE_EN = 48;
static const uint32_t IOO_TX0_1_DD_5_TX_BIT_REGS_CNTL24_PL_TX_PSEG_MAIN_16_24_SAFE_EN_LEN = 9;
//<< [IOO_TX0_1_DD_5_TX_BIT_REGS_CNTL24_PL]
// iohs/reg00051.H

//>> [IOO_TX0_1_DD_5_TX_BIT_REGS_CNTL9_PL]
static const uint64_t IOO_TX0_1_DD_5_TX_BIT_REGS_CNTL9_PL = 0x8004740f10012c3full;

static const uint32_t IOO_TX0_1_DD_5_TX_BIT_REGS_CNTL9_PL_TX_PSEG_MAIN_16_24_HS_EN = 48;
static const uint32_t IOO_TX0_1_DD_5_TX_BIT_REGS_CNTL9_PL_TX_PSEG_MAIN_16_24_HS_EN_LEN = 9;
//<< [IOO_TX0_1_DD_5_TX_BIT_REGS_CNTL9_PL]
// iohs/reg00051.H

//>> [IOO_TX0_1_DD_TX_BIT_REGS_CNTL3_PL]
static const uint64_t IOO_TX0_1_DD_TX_BIT_REGS_CNTL3_PL = 0x8004440710012c3full;

static const uint32_t IOO_TX0_1_DD_TX_BIT_REGS_CNTL3_PL_TDR_ENABLE = 48;
static const uint32_t IOO_TX0_1_DD_TX_BIT_REGS_CNTL3_PL_PATTERN_ENABLE = 49;
static const uint32_t IOO_TX0_1_DD_TX_BIT_REGS_CNTL3_PL_BIST_PRBS_ENABLE = 50;
static const uint32_t IOO_TX0_1_DD_TX_BIT_REGS_CNTL3_PL_BIST_PRBS_CLEAR = 51;
static const uint32_t IOO_TX0_1_DD_TX_BIT_REGS_CNTL3_PL_RXDET_ENABLE = 52;
static const uint32_t IOO_TX0_1_DD_TX_BIT_REGS_CNTL3_PL_RXDET_PULSE = 53;
static const uint32_t IOO_TX0_1_DD_TX_BIT_REGS_CNTL3_PL_EOL_MODE_DISABLE = 54;
//<< [IOO_TX0_1_DD_TX_BIT_REGS_CNTL3_PL]
// iohs/reg00051.H

//>> [IOO_TX0_2_DD_1_TX_BIT_REGS_CNTL17_PL]
static const uint64_t IOO_TX0_2_DD_1_TX_BIT_REGS_CNTL17_PL = 0x8004b40d10012c3full;

static const uint32_t IOO_TX0_2_DD_1_TX_BIT_REGS_CNTL17_PL_BIST_HS_CUST_EN = 48;
static const uint32_t IOO_TX0_2_DD_1_TX_BIT_REGS_CNTL17_PL_BIST_HS_CUST_SEL = 49;
static const uint32_t IOO_TX0_2_DD_1_TX_BIT_REGS_CNTL17_PL_BIST_HS_CUST_SEL_LEN = 3;
static const uint32_t IOO_TX0_2_DD_1_TX_BIT_REGS_CNTL17_PL_DCC_IQ_TUNE = 52;
static const uint32_t IOO_TX0_2_DD_1_TX_BIT_REGS_CNTL17_PL_DCC_IQ_TUNE_LEN = 5;
static const uint32_t IOO_TX0_2_DD_1_TX_BIT_REGS_CNTL17_PL_DCC_PAT = 57;
static const uint32_t IOO_TX0_2_DD_1_TX_BIT_REGS_CNTL17_PL_DCC_PAT_LEN = 4;
static const uint32_t IOO_TX0_2_DD_1_TX_BIT_REGS_CNTL17_PL_DCC_CMP_RUN = 61;
//<< [IOO_TX0_2_DD_1_TX_BIT_REGS_CNTL17_PL]
// iohs/reg00051.H

//>> [IOO_TX0_2_DD_1_TX_BIT_REGS_CNTL2_PL]
static const uint64_t IOO_TX0_2_DD_1_TX_BIT_REGS_CNTL2_PL = 0x80043c0d10012c3full;

static const uint32_t IOO_TX0_2_DD_1_TX_BIT_REGS_CNTL2_PL_RESET = 48;
static const uint32_t IOO_TX0_2_DD_1_TX_BIT_REGS_CNTL2_PL_DOM_IORESET = 49;
//<< [IOO_TX0_2_DD_1_TX_BIT_REGS_CNTL2_PL]
// iohs/reg00051.H

//>> [IOO_TX0_2_DD_1_TX_BIT_REGS_STAT2_PL]
static const uint64_t IOO_TX0_2_DD_1_TX_BIT_REGS_STAT2_PL = 0x80052c0d10012c3full;

static const uint32_t IOO_TX0_2_DD_1_TX_BIT_REGS_STAT2_PL_UP_CNT_RO_SIGNAL = 48;
static const uint32_t IOO_TX0_2_DD_1_TX_BIT_REGS_STAT2_PL_UP_CNT_RO_SIGNAL_LEN = 8;
static const uint32_t IOO_TX0_2_DD_1_TX_BIT_REGS_STAT2_PL_DOWN_CNT_RO_SIGNAL = 56;
static const uint32_t IOO_TX0_2_DD_1_TX_BIT_REGS_STAT2_PL_DOWN_CNT_RO_SIGNAL_LEN = 8;
//<< [IOO_TX0_2_DD_1_TX_BIT_REGS_STAT2_PL]
// iohs/reg00051.H

//>> [IOO_TX0_2_DD_3_TX_BIT_REGS_FIR_ERROR_INJECT_PL]
static const uint64_t IOO_TX0_2_DD_3_TX_BIT_REGS_FIR_ERROR_INJECT_PL = 0x8004140b10012c3full;

static const uint32_t IOO_TX0_2_DD_3_TX_BIT_REGS_FIR_ERROR_INJECT_PL_TX_PL_FIR_ERR_INJ = 48;
static const uint32_t IOO_TX0_2_DD_3_TX_BIT_REGS_FIR_ERROR_INJECT_PL_TX_PL_FIR_ERR_INJ_LEN = 2;
//<< [IOO_TX0_2_DD_3_TX_BIT_REGS_FIR_ERROR_INJECT_PL]
// iohs/reg00051.H

//>> [IOO_TX0_2_DD_4_TX_BIT_REGS_CNTL16_PL]
static const uint64_t IOO_TX0_2_DD_4_TX_BIT_REGS_CNTL16_PL = 0x8004ac0a10012c3full;

static const uint32_t IOO_TX0_2_DD_4_TX_BIT_REGS_CNTL16_PL_I_TUNE = 48;
static const uint32_t IOO_TX0_2_DD_4_TX_BIT_REGS_CNTL16_PL_I_TUNE_LEN = 6;
static const uint32_t IOO_TX0_2_DD_4_TX_BIT_REGS_CNTL16_PL_Q_TUNE = 54;
static const uint32_t IOO_TX0_2_DD_4_TX_BIT_REGS_CNTL16_PL_Q_TUNE_LEN = 6;
static const uint32_t IOO_TX0_2_DD_4_TX_BIT_REGS_CNTL16_PL_PHASE_SEL = 60;
static const uint32_t IOO_TX0_2_DD_4_TX_BIT_REGS_CNTL16_PL_MAIN_SEL = 61;
static const uint32_t IOO_TX0_2_DD_4_TX_BIT_REGS_CNTL16_PL_PAD_SEL = 62;
//<< [IOO_TX0_2_DD_4_TX_BIT_REGS_CNTL16_PL]
// iohs/reg00051.H

//>> [IOO_TX0_2_DD_4_TX_BIT_REGS_CNTL26_PL]
static const uint64_t IOO_TX0_2_DD_4_TX_BIT_REGS_CNTL26_PL = 0x8004fc0a10012c3full;

static const uint32_t IOO_TX0_2_DD_4_TX_BIT_REGS_CNTL26_PL_TX_NSEG_MAIN_16_24_SAFE_EN = 48;
static const uint32_t IOO_TX0_2_DD_4_TX_BIT_REGS_CNTL26_PL_TX_NSEG_MAIN_16_24_SAFE_EN_LEN = 9;
//<< [IOO_TX0_2_DD_4_TX_BIT_REGS_CNTL26_PL]
// iohs/reg00052.H

//>> [IOO_TX0_2_DD_4_TX_BIT_REGS_CNTL5_PL]
static const uint64_t IOO_TX0_2_DD_4_TX_BIT_REGS_CNTL5_PL = 0x8004540a10012c3full;

static const uint32_t IOO_TX0_2_DD_4_TX_BIT_REGS_CNTL5_PL_EN = 51;
static const uint32_t IOO_TX0_2_DD_4_TX_BIT_REGS_CNTL5_PL_EN_LEN = 5;
static const uint32_t IOO_TX0_2_DD_4_TX_BIT_REGS_CNTL5_PL_SEL = 56;
static const uint32_t IOO_TX0_2_DD_4_TX_BIT_REGS_CNTL5_PL_SEL_LEN = 5;
//<< [IOO_TX0_2_DD_4_TX_BIT_REGS_CNTL5_PL]
// iohs/reg00052.H

//>> [IOO_TX0_2_DD_4_TX_BIT_REGS_FIR_MASK_PL]
static const uint64_t IOO_TX0_2_DD_4_TX_BIT_REGS_FIR_MASK_PL = 0x80040c0a10012c3full;

static const uint32_t IOO_TX0_2_DD_4_TX_BIT_REGS_FIR_MASK_PL_TX_PL_FIR_ERRS_MASK = 48;
static const uint32_t IOO_TX0_2_DD_4_TX_BIT_REGS_FIR_MASK_PL_TX_PL_FIR_ERRS_MASK_LEN = 2;
//<< [IOO_TX0_2_DD_4_TX_BIT_REGS_FIR_MASK_PL]
// iohs/reg00052.H

//>> [IOO_TX0_2_DD_4_TX_BIT_REGS_FIR_PL]
static const uint64_t IOO_TX0_2_DD_4_TX_BIT_REGS_FIR_PL = 0x8004040a10012c3full;

static const uint32_t IOO_TX0_2_DD_4_TX_BIT_REGS_FIR_PL_TX_PL_FIR_ERRS_RO_SIGNAL = 48;
static const uint32_t IOO_TX0_2_DD_4_TX_BIT_REGS_FIR_PL_TX_PL_FIR_ERRS_RO_SIGNAL_LEN = 2;
//<< [IOO_TX0_2_DD_4_TX_BIT_REGS_FIR_PL]
// iohs/reg00052.H

//>> [IOO_TX0_2_DD_4_TX_BIT_REGS_MODE3_PL]
static const uint64_t IOO_TX0_2_DD_4_TX_BIT_REGS_MODE3_PL = 0x80042c0a10012c3full;

static const uint32_t IOO_TX0_2_DD_4_TX_BIT_REGS_MODE3_PL_D2_CTRL = 48;
static const uint32_t IOO_TX0_2_DD_4_TX_BIT_REGS_MODE3_PL_D2_CTRL_LEN = 2;
static const uint32_t IOO_TX0_2_DD_4_TX_BIT_REGS_MODE3_PL_D2_DIV_CTRL = 50;
static const uint32_t IOO_TX0_2_DD_4_TX_BIT_REGS_MODE3_PL_D2_DIV_CTRL_LEN = 2;
static const uint32_t IOO_TX0_2_DD_4_TX_BIT_REGS_MODE3_PL_BOOST_HS_EN = 52;
static const uint32_t IOO_TX0_2_DD_4_TX_BIT_REGS_MODE3_PL_BOOST_SAFE_EN = 53;
static const uint32_t IOO_TX0_2_DD_4_TX_BIT_REGS_MODE3_PL_SEG_TEST_LEAKAGE_CTRL = 54;
static const uint32_t IOO_TX0_2_DD_4_TX_BIT_REGS_MODE3_PL_DCC_CMP_HIGH_SEL = 55;
static const uint32_t IOO_TX0_2_DD_4_TX_BIT_REGS_MODE3_PL_DCC_CMP_HIGH_SEL_LEN = 3;
static const uint32_t IOO_TX0_2_DD_4_TX_BIT_REGS_MODE3_PL_DCC_CMP_LOW_SEL = 58;
static const uint32_t IOO_TX0_2_DD_4_TX_BIT_REGS_MODE3_PL_DCC_CMP_LOW_SEL_LEN = 3;
static const uint32_t IOO_TX0_2_DD_4_TX_BIT_REGS_MODE3_PL_DCC_CMP_SAMP_SEL = 61;
static const uint32_t IOO_TX0_2_DD_4_TX_BIT_REGS_MODE3_PL_DCC_CMP_SAMP_SEL_LEN = 2;
//<< [IOO_TX0_2_DD_4_TX_BIT_REGS_MODE3_PL]
// iohs/reg00052.H

//>> [IOO_TX0_2_DD_5_TX_BIT_REGS_CNTL8_PL]
static const uint64_t IOO_TX0_2_DD_5_TX_BIT_REGS_CNTL8_PL = 0x80046c0910012c3full;

static const uint32_t IOO_TX0_2_DD_5_TX_BIT_REGS_CNTL8_PL_TX_PSEG_MAIN_0_15_HS_EN = 48;
static const uint32_t IOO_TX0_2_DD_5_TX_BIT_REGS_CNTL8_PL_TX_PSEG_MAIN_0_15_HS_EN_LEN = 16;
//<< [IOO_TX0_2_DD_5_TX_BIT_REGS_CNTL8_PL]
// iohs/reg00052.H

//>> [IOO_TX0_2_DD_TX_BIT_REGS_CNTL11_PL]
static const uint64_t IOO_TX0_2_DD_TX_BIT_REGS_CNTL11_PL = 0x8004840c10012c3full;

static const uint32_t IOO_TX0_2_DD_TX_BIT_REGS_CNTL11_PL_TX_NSEG_MAIN_16_24_HS_EN = 48;
static const uint32_t IOO_TX0_2_DD_TX_BIT_REGS_CNTL11_PL_TX_NSEG_MAIN_16_24_HS_EN_LEN = 9;
//<< [IOO_TX0_2_DD_TX_BIT_REGS_CNTL11_PL]
// iohs/reg00052.H

//>> [IOO_TX0_2_DD_TX_BIT_REGS_CNTL1G_PL]
static const uint64_t IOO_TX0_2_DD_TX_BIT_REGS_CNTL1G_PL = 0x8004340c10012c3full;

static const uint32_t IOO_TX0_2_DD_TX_BIT_REGS_CNTL1G_PL_ERR_INJECT_WO_PULSE_SLOW_SIGNAL = 48;
static const uint32_t IOO_TX0_2_DD_TX_BIT_REGS_CNTL1G_PL_ERR_INJECT_WO_PULSE_SLOW_SIGNAL_LEN = 6;
static const uint32_t IOO_TX0_2_DD_TX_BIT_REGS_CNTL1G_PL_FIFO_INIT_WO_PULSE_SLOW_SIGNAL = 59;
static const uint32_t IOO_TX0_2_DD_TX_BIT_REGS_CNTL1G_PL_SET_UNLOAD_CLK_DISABLE_WO_PULSE_SLOW_SIGNAL = 60;
static const uint32_t IOO_TX0_2_DD_TX_BIT_REGS_CNTL1G_PL_CLR_UNLOAD_CLK_DISABLE_WO_PULSE_SLOW_SIGNAL = 61;
//<< [IOO_TX0_2_DD_TX_BIT_REGS_CNTL1G_PL]
// iohs/reg00052.H

//>> [IOO_TX0_2_DD_TX_BIT_REGS_CNTL21_PL]
static const uint64_t IOO_TX0_2_DD_TX_BIT_REGS_CNTL21_PL = 0x8004d40c10012c3full;

static const uint32_t IOO_TX0_2_DD_TX_BIT_REGS_CNTL21_PL_EN = 51;
static const uint32_t IOO_TX0_2_DD_TX_BIT_REGS_CNTL21_PL_EN_LEN = 5;
static const uint32_t IOO_TX0_2_DD_TX_BIT_REGS_CNTL21_PL_SEL = 56;
static const uint32_t IOO_TX0_2_DD_TX_BIT_REGS_CNTL21_PL_SEL_LEN = 5;
//<< [IOO_TX0_2_DD_TX_BIT_REGS_CNTL21_PL]
// iohs/reg00052.H

//>> [IOO_TX0_2_DD_TX_BIT_REGS_CNTL6_PL]
static const uint64_t IOO_TX0_2_DD_TX_BIT_REGS_CNTL6_PL = 0x80045c0c10012c3full;

static const uint32_t IOO_TX0_2_DD_TX_BIT_REGS_CNTL6_PL_EN = 51;
static const uint32_t IOO_TX0_2_DD_TX_BIT_REGS_CNTL6_PL_EN_LEN = 5;
static const uint32_t IOO_TX0_2_DD_TX_BIT_REGS_CNTL6_PL_SEL = 56;
static const uint32_t IOO_TX0_2_DD_TX_BIT_REGS_CNTL6_PL_SEL_LEN = 5;
//<< [IOO_TX0_2_DD_TX_BIT_REGS_CNTL6_PL]
// iohs/reg00052.H

//>> [IOO_TX0_TXCTL_TX_CTL_SM_REGS_CTLSM_CNTL14_PG]
static const uint64_t IOO_TX0_TXCTL_TX_CTL_SM_REGS_CTLSM_CNTL14_PG = 0x800d2c0010012c3full;

static const uint32_t IOO_TX0_TXCTL_TX_CTL_SM_REGS_CTLSM_CNTL14_PG_TX_PSAVE_FORCE_REQ_16_23_1 = 48;
static const uint32_t IOO_TX0_TXCTL_TX_CTL_SM_REGS_CTLSM_CNTL14_PG_TX_PSAVE_FORCE_REQ_16_23_1_LEN = 8;
//<< [IOO_TX0_TXCTL_TX_CTL_SM_REGS_CTLSM_CNTL14_PG]
// iohs/reg00052.H

//>>THE END<<

#ifndef __PPE_HCODE__
}
}
#include "iohs/reg00048_unused.H"
#include "iohs/reg00049_unused.H"
#include "iohs/reg00050_unused.H"
#include "iohs/reg00051_unused.H"
#include "iohs/reg00052_unused.H"
#endif
#endif
