ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cctxcgiW.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"gd32f3x0_ctc.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.ctc_deinit,"ax",%progbits
  18              		.align	1
  19              		.global	ctc_deinit
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  24              	ctc_deinit:
  25              	.LFB116:
  26              		.file 1 "lib/GD32F3x0/Source/gd32f3x0_ctc.c"
   1:lib/GD32F3x0/Source/gd32f3x0_ctc.c **** /*!
   2:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****     \file    gd32f3x0_ctc.c
   3:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****     \brief   CTC driver
   4:lib/GD32F3x0/Source/gd32f3x0_ctc.c **** 
   5:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****     \version 2017-06-06, V1.0.0, firmware for GD32F3x0
   6:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****     \version 2019-06-01, V2.0.0, firmware for GD32F3x0
   7:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****     \version 2020-09-30, V2.1.0, firmware for GD32F3x0
   8:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****     \version 2022-01-06, V2.2.0, firmware for GD32F3x0
   9:lib/GD32F3x0/Source/gd32f3x0_ctc.c **** */
  10:lib/GD32F3x0/Source/gd32f3x0_ctc.c **** 
  11:lib/GD32F3x0/Source/gd32f3x0_ctc.c **** /*
  12:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****     Copyright (c) 2022, GigaDevice Semiconductor Inc.
  13:lib/GD32F3x0/Source/gd32f3x0_ctc.c **** 
  14:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****     Redistribution and use in source and binary forms, with or without modification,
  15:lib/GD32F3x0/Source/gd32f3x0_ctc.c **** are permitted provided that the following conditions are met:
  16:lib/GD32F3x0/Source/gd32f3x0_ctc.c **** 
  17:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****     1. Redistributions of source code must retain the above copyright notice, this
  18:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****        list of conditions and the following disclaimer.
  19:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****     2. Redistributions in binary form must reproduce the above copyright notice,
  20:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****        this list of conditions and the following disclaimer in the documentation
  21:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****        and/or other materials provided with the distribution.
  22:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****     3. Neither the name of the copyright holder nor the names of its contributors
  23:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****        may be used to endorse or promote products derived from this software without
  24:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****        specific prior written permission.
  25:lib/GD32F3x0/Source/gd32f3x0_ctc.c **** 
  26:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  27:lib/GD32F3x0/Source/gd32f3x0_ctc.c **** AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
  28:lib/GD32F3x0/Source/gd32f3x0_ctc.c **** WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
  29:lib/GD32F3x0/Source/gd32f3x0_ctc.c **** IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
  30:lib/GD32F3x0/Source/gd32f3x0_ctc.c **** INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
  31:lib/GD32F3x0/Source/gd32f3x0_ctc.c **** NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR
  32:lib/GD32F3x0/Source/gd32f3x0_ctc.c **** PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cctxcgiW.s 			page 2


  33:lib/GD32F3x0/Source/gd32f3x0_ctc.c **** WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  34:lib/GD32F3x0/Source/gd32f3x0_ctc.c **** ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY
  35:lib/GD32F3x0/Source/gd32f3x0_ctc.c **** OF SUCH DAMAGE.
  36:lib/GD32F3x0/Source/gd32f3x0_ctc.c **** */
  37:lib/GD32F3x0/Source/gd32f3x0_ctc.c **** 
  38:lib/GD32F3x0/Source/gd32f3x0_ctc.c **** #include "gd32f3x0_ctc.h"
  39:lib/GD32F3x0/Source/gd32f3x0_ctc.c **** 
  40:lib/GD32F3x0/Source/gd32f3x0_ctc.c **** #define CTC_FLAG_MASK            ((uint32_t)0x00000700U)
  41:lib/GD32F3x0/Source/gd32f3x0_ctc.c **** 
  42:lib/GD32F3x0/Source/gd32f3x0_ctc.c **** /*!
  43:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****     \brief      reset CTC clock trim controller
  44:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****     \param[in]  none
  45:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****     \param[out] none
  46:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****     \retval     none
  47:lib/GD32F3x0/Source/gd32f3x0_ctc.c **** */
  48:lib/GD32F3x0/Source/gd32f3x0_ctc.c **** void ctc_deinit(void)
  49:lib/GD32F3x0/Source/gd32f3x0_ctc.c **** {
  27              		.loc 1 49 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 08B5     		push	{r3, lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 8
  34              		.cfi_offset 3, -8
  35              		.cfi_offset 14, -4
  50:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****     /* reset CTC */
  51:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****     rcu_periph_reset_enable(RCU_CTCRST);
  36              		.loc 1 51 5 view .LVU1
  37 0002 43F61B70 		movw	r0, #16155
  38 0006 FFF7FEFF 		bl	rcu_periph_reset_enable
  39              	.LVL0:
  52:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****     rcu_periph_reset_disable(RCU_CTCRST);
  40              		.loc 1 52 5 view .LVU2
  41 000a 43F61B70 		movw	r0, #16155
  42 000e FFF7FEFF 		bl	rcu_periph_reset_disable
  43              	.LVL1:
  53:lib/GD32F3x0/Source/gd32f3x0_ctc.c **** }
  44              		.loc 1 53 1 is_stmt 0 view .LVU3
  45 0012 08BD     		pop	{r3, pc}
  46              		.cfi_endproc
  47              	.LFE116:
  49              		.section	.text.ctc_refsource_polarity_config,"ax",%progbits
  50              		.align	1
  51              		.global	ctc_refsource_polarity_config
  52              		.syntax unified
  53              		.thumb
  54              		.thumb_func
  56              	ctc_refsource_polarity_config:
  57              	.LVL2:
  58              	.LFB117:
  54:lib/GD32F3x0/Source/gd32f3x0_ctc.c **** 
  55:lib/GD32F3x0/Source/gd32f3x0_ctc.c **** /*!
  56:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****     \brief      configure reference signal source polarity
  57:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****     \param[in]  polarity:
  58:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****                 only one parameter can be selected which is shown as below:
  59:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****       \arg        CTC_REFSOURCE_POLARITY_FALLING: reference signal source polarity is falling edge
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cctxcgiW.s 			page 3


  60:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****       \arg        CTC_REFSOURCE_POLARITY_RISING: reference signal source polarity is rising edge
  61:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****     \param[out] none
  62:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****     \retval     none
  63:lib/GD32F3x0/Source/gd32f3x0_ctc.c **** */
  64:lib/GD32F3x0/Source/gd32f3x0_ctc.c **** void ctc_refsource_polarity_config(uint32_t polarity)
  65:lib/GD32F3x0/Source/gd32f3x0_ctc.c **** {
  59              		.loc 1 65 1 is_stmt 1 view -0
  60              		.cfi_startproc
  61              		@ args = 0, pretend = 0, frame = 0
  62              		@ frame_needed = 0, uses_anonymous_args = 0
  63              		@ link register save eliminated.
  66:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****     CTC_CTL1 &= (uint32_t)(~CTC_CTL1_REFPOL);
  64              		.loc 1 66 5 view .LVU5
  65              		.loc 1 66 14 is_stmt 0 view .LVU6
  66 0000 064B     		ldr	r3, .L4
  67 0002 D3F80418 		ldr	r1, [r3, #2052]
  68 0006 21F00041 		bic	r1, r1, #-2147483648
  69 000a C3F80418 		str	r1, [r3, #2052]
  67:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****     CTC_CTL1 |= (uint32_t)polarity;
  70              		.loc 1 67 5 is_stmt 1 view .LVU7
  71              		.loc 1 67 14 is_stmt 0 view .LVU8
  72 000e D3F80428 		ldr	r2, [r3, #2052]
  73 0012 0243     		orrs	r2, r2, r0
  74 0014 C3F80428 		str	r2, [r3, #2052]
  68:lib/GD32F3x0/Source/gd32f3x0_ctc.c **** }
  75              		.loc 1 68 1 view .LVU9
  76 0018 7047     		bx	lr
  77              	.L5:
  78 001a 00BF     		.align	2
  79              	.L4:
  80 001c 00C00040 		.word	1073790976
  81              		.cfi_endproc
  82              	.LFE117:
  84              		.section	.text.ctc_refsource_signal_select,"ax",%progbits
  85              		.align	1
  86              		.global	ctc_refsource_signal_select
  87              		.syntax unified
  88              		.thumb
  89              		.thumb_func
  91              	ctc_refsource_signal_select:
  92              	.LVL3:
  93              	.LFB118:
  69:lib/GD32F3x0/Source/gd32f3x0_ctc.c **** 
  70:lib/GD32F3x0/Source/gd32f3x0_ctc.c **** /*!
  71:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****     \brief      select reference signal source
  72:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****     \param[in]  refs:
  73:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****                 only one parameter can be selected which is shown as below:
  74:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****       \arg        CTC_REFSOURCE_GPIO: GPIO is selected
  75:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****       \arg        CTC_REFSOURCE_LXTAL: LXTAL is clock selected
  76:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****     \param[out] none
  77:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****     \retval     none
  78:lib/GD32F3x0/Source/gd32f3x0_ctc.c **** */
  79:lib/GD32F3x0/Source/gd32f3x0_ctc.c **** void ctc_refsource_signal_select(uint32_t refs)
  80:lib/GD32F3x0/Source/gd32f3x0_ctc.c **** {
  94              		.loc 1 80 1 is_stmt 1 view -0
  95              		.cfi_startproc
  96              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cctxcgiW.s 			page 4


  97              		@ frame_needed = 0, uses_anonymous_args = 0
  98              		@ link register save eliminated.
  81:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****     CTC_CTL1 &= (uint32_t)(~CTC_CTL1_REFSEL);
  99              		.loc 1 81 5 view .LVU11
 100              		.loc 1 81 14 is_stmt 0 view .LVU12
 101 0000 064B     		ldr	r3, .L7
 102 0002 D3F80418 		ldr	r1, [r3, #2052]
 103 0006 21F04051 		bic	r1, r1, #805306368
 104 000a C3F80418 		str	r1, [r3, #2052]
  82:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****     CTC_CTL1 |= (uint32_t)refs;
 105              		.loc 1 82 5 is_stmt 1 view .LVU13
 106              		.loc 1 82 14 is_stmt 0 view .LVU14
 107 000e D3F80428 		ldr	r2, [r3, #2052]
 108 0012 0243     		orrs	r2, r2, r0
 109 0014 C3F80428 		str	r2, [r3, #2052]
  83:lib/GD32F3x0/Source/gd32f3x0_ctc.c **** }
 110              		.loc 1 83 1 view .LVU15
 111 0018 7047     		bx	lr
 112              	.L8:
 113 001a 00BF     		.align	2
 114              	.L7:
 115 001c 00C00040 		.word	1073790976
 116              		.cfi_endproc
 117              	.LFE118:
 119              		.section	.text.ctc_refsource_prescaler_config,"ax",%progbits
 120              		.align	1
 121              		.global	ctc_refsource_prescaler_config
 122              		.syntax unified
 123              		.thumb
 124              		.thumb_func
 126              	ctc_refsource_prescaler_config:
 127              	.LVL4:
 128              	.LFB119:
  84:lib/GD32F3x0/Source/gd32f3x0_ctc.c **** 
  85:lib/GD32F3x0/Source/gd32f3x0_ctc.c **** /*!
  86:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****     \brief      configure reference signal source prescaler
  87:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****     \param[in]  prescaler:
  88:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****                 only one parameter can be selected which is shown as below:
  89:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****       \arg        CTC_REFSOURCE_PSC_OFF: reference signal not divided
  90:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****       \arg        CTC_REFSOURCE_PSC_DIV2: reference signal divided by 2
  91:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****       \arg        CTC_REFSOURCE_PSC_DIV4: reference signal divided by 4
  92:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****       \arg        CTC_REFSOURCE_PSC_DIV8: reference signal divided by 8
  93:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****       \arg        CTC_REFSOURCE_PSC_DIV16: reference signal divided by 16
  94:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****       \arg        CTC_REFSOURCE_PSC_DIV32: reference signal divided by 32
  95:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****       \arg        CTC_REFSOURCE_PSC_DIV64: reference signal divided by 64
  96:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****       \arg        CTC_REFSOURCE_PSC_DIV128: reference signal divided by 128
  97:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****     \param[out] none
  98:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****     \retval     none
  99:lib/GD32F3x0/Source/gd32f3x0_ctc.c **** */
 100:lib/GD32F3x0/Source/gd32f3x0_ctc.c **** void ctc_refsource_prescaler_config(uint32_t prescaler)
 101:lib/GD32F3x0/Source/gd32f3x0_ctc.c **** {
 129              		.loc 1 101 1 is_stmt 1 view -0
 130              		.cfi_startproc
 131              		@ args = 0, pretend = 0, frame = 0
 132              		@ frame_needed = 0, uses_anonymous_args = 0
 133              		@ link register save eliminated.
 102:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****     CTC_CTL1 &= (uint32_t)(~CTC_CTL1_REFPSC);
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cctxcgiW.s 			page 5


 134              		.loc 1 102 5 view .LVU17
 135              		.loc 1 102 14 is_stmt 0 view .LVU18
 136 0000 064B     		ldr	r3, .L10
 137 0002 D3F80418 		ldr	r1, [r3, #2052]
 138 0006 21F0E061 		bic	r1, r1, #117440512
 139 000a C3F80418 		str	r1, [r3, #2052]
 103:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****     CTC_CTL1 |= (uint32_t)prescaler;
 140              		.loc 1 103 5 is_stmt 1 view .LVU19
 141              		.loc 1 103 14 is_stmt 0 view .LVU20
 142 000e D3F80428 		ldr	r2, [r3, #2052]
 143 0012 0243     		orrs	r2, r2, r0
 144 0014 C3F80428 		str	r2, [r3, #2052]
 104:lib/GD32F3x0/Source/gd32f3x0_ctc.c **** }
 145              		.loc 1 104 1 view .LVU21
 146 0018 7047     		bx	lr
 147              	.L11:
 148 001a 00BF     		.align	2
 149              	.L10:
 150 001c 00C00040 		.word	1073790976
 151              		.cfi_endproc
 152              	.LFE119:
 154              		.section	.text.ctc_clock_limit_value_config,"ax",%progbits
 155              		.align	1
 156              		.global	ctc_clock_limit_value_config
 157              		.syntax unified
 158              		.thumb
 159              		.thumb_func
 161              	ctc_clock_limit_value_config:
 162              	.LVL5:
 163              	.LFB120:
 105:lib/GD32F3x0/Source/gd32f3x0_ctc.c **** 
 106:lib/GD32F3x0/Source/gd32f3x0_ctc.c **** /*!
 107:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****     \brief      configure clock trim base limit value
 108:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****     \param[in]  limit_value: 8-bit clock trim base limit value
 109:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****       \arg        0x00-0xFF
 110:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****     \param[out] none
 111:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****     \retval     none
 112:lib/GD32F3x0/Source/gd32f3x0_ctc.c **** */
 113:lib/GD32F3x0/Source/gd32f3x0_ctc.c **** void ctc_clock_limit_value_config(uint8_t limit_value)
 114:lib/GD32F3x0/Source/gd32f3x0_ctc.c **** {
 164              		.loc 1 114 1 is_stmt 1 view -0
 165              		.cfi_startproc
 166              		@ args = 0, pretend = 0, frame = 0
 167              		@ frame_needed = 0, uses_anonymous_args = 0
 168              		@ link register save eliminated.
 115:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****     CTC_CTL1 &= (uint32_t)(~CTC_CTL1_CKLIM);
 169              		.loc 1 115 5 view .LVU23
 170              		.loc 1 115 14 is_stmt 0 view .LVU24
 171 0000 064B     		ldr	r3, .L13
 172 0002 D3F80418 		ldr	r1, [r3, #2052]
 173 0006 21F47F01 		bic	r1, r1, #16711680
 174 000a C3F80418 		str	r1, [r3, #2052]
 116:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****     CTC_CTL1 |= CTL1_CKLIM(limit_value);
 175              		.loc 1 116 5 is_stmt 1 view .LVU25
 176              		.loc 1 116 14 is_stmt 0 view .LVU26
 177 000e D3F80428 		ldr	r2, [r3, #2052]
 178 0012 42EA0042 		orr	r2, r2, r0, lsl #16
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cctxcgiW.s 			page 6


 179 0016 C3F80428 		str	r2, [r3, #2052]
 117:lib/GD32F3x0/Source/gd32f3x0_ctc.c **** }
 180              		.loc 1 117 1 view .LVU27
 181 001a 7047     		bx	lr
 182              	.L14:
 183              		.align	2
 184              	.L13:
 185 001c 00C00040 		.word	1073790976
 186              		.cfi_endproc
 187              	.LFE120:
 189              		.section	.text.ctc_counter_reload_value_config,"ax",%progbits
 190              		.align	1
 191              		.global	ctc_counter_reload_value_config
 192              		.syntax unified
 193              		.thumb
 194              		.thumb_func
 196              	ctc_counter_reload_value_config:
 197              	.LVL6:
 198              	.LFB121:
 118:lib/GD32F3x0/Source/gd32f3x0_ctc.c **** 
 119:lib/GD32F3x0/Source/gd32f3x0_ctc.c **** /*!
 120:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****     \brief      configure CTC counter reload value
 121:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****     \param[in]  reload_value: 16-bit CTC counter reload value
 122:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****       \arg        0x0000-0xFFFF
 123:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****     \param[out] none
 124:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****     \retval     none
 125:lib/GD32F3x0/Source/gd32f3x0_ctc.c **** */
 126:lib/GD32F3x0/Source/gd32f3x0_ctc.c **** void ctc_counter_reload_value_config(uint16_t reload_value)
 127:lib/GD32F3x0/Source/gd32f3x0_ctc.c **** {
 199              		.loc 1 127 1 is_stmt 1 view -0
 200              		.cfi_startproc
 201              		@ args = 0, pretend = 0, frame = 0
 202              		@ frame_needed = 0, uses_anonymous_args = 0
 203              		@ link register save eliminated.
 128:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****     CTC_CTL1 &= (uint32_t)(~CTC_CTL1_RLVALUE);
 204              		.loc 1 128 5 view .LVU29
 205              		.loc 1 128 14 is_stmt 0 view .LVU30
 206 0000 064A     		ldr	r2, .L16
 207 0002 D2F80438 		ldr	r3, [r2, #2052]
 208 0006 1B0C     		lsrs	r3, r3, #16
 209 0008 1B04     		lsls	r3, r3, #16
 210 000a C2F80438 		str	r3, [r2, #2052]
 129:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****     CTC_CTL1 |= (uint32_t)reload_value;
 211              		.loc 1 129 5 is_stmt 1 view .LVU31
 212              		.loc 1 129 14 is_stmt 0 view .LVU32
 213 000e D2F80438 		ldr	r3, [r2, #2052]
 214 0012 0343     		orrs	r3, r3, r0
 215 0014 C2F80438 		str	r3, [r2, #2052]
 130:lib/GD32F3x0/Source/gd32f3x0_ctc.c **** }
 216              		.loc 1 130 1 view .LVU33
 217 0018 7047     		bx	lr
 218              	.L17:
 219 001a 00BF     		.align	2
 220              	.L16:
 221 001c 00C00040 		.word	1073790976
 222              		.cfi_endproc
 223              	.LFE121:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cctxcgiW.s 			page 7


 225              		.section	.text.ctc_counter_enable,"ax",%progbits
 226              		.align	1
 227              		.global	ctc_counter_enable
 228              		.syntax unified
 229              		.thumb
 230              		.thumb_func
 232              	ctc_counter_enable:
 233              	.LFB122:
 131:lib/GD32F3x0/Source/gd32f3x0_ctc.c **** 
 132:lib/GD32F3x0/Source/gd32f3x0_ctc.c **** /*!
 133:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****     \brief      enable CTC trim counter
 134:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****     \param[in]  none
 135:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****     \param[out] none
 136:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****     \retval     none
 137:lib/GD32F3x0/Source/gd32f3x0_ctc.c **** */
 138:lib/GD32F3x0/Source/gd32f3x0_ctc.c **** void ctc_counter_enable(void)
 139:lib/GD32F3x0/Source/gd32f3x0_ctc.c **** {
 234              		.loc 1 139 1 is_stmt 1 view -0
 235              		.cfi_startproc
 236              		@ args = 0, pretend = 0, frame = 0
 237              		@ frame_needed = 0, uses_anonymous_args = 0
 238              		@ link register save eliminated.
 140:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****     CTC_CTL0 |= (uint32_t)CTC_CTL0_CNTEN;
 239              		.loc 1 140 5 view .LVU35
 240              		.loc 1 140 14 is_stmt 0 view .LVU36
 241 0000 034A     		ldr	r2, .L19
 242 0002 D2F80038 		ldr	r3, [r2, #2048]
 243 0006 43F02003 		orr	r3, r3, #32
 244 000a C2F80038 		str	r3, [r2, #2048]
 141:lib/GD32F3x0/Source/gd32f3x0_ctc.c **** }
 245              		.loc 1 141 1 view .LVU37
 246 000e 7047     		bx	lr
 247              	.L20:
 248              		.align	2
 249              	.L19:
 250 0010 00C00040 		.word	1073790976
 251              		.cfi_endproc
 252              	.LFE122:
 254              		.section	.text.ctc_counter_disable,"ax",%progbits
 255              		.align	1
 256              		.global	ctc_counter_disable
 257              		.syntax unified
 258              		.thumb
 259              		.thumb_func
 261              	ctc_counter_disable:
 262              	.LFB123:
 142:lib/GD32F3x0/Source/gd32f3x0_ctc.c **** 
 143:lib/GD32F3x0/Source/gd32f3x0_ctc.c **** /*!
 144:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****     \brief      disable CTC trim counter
 145:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****     \param[in]  none
 146:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****     \param[out] none
 147:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****     \retval     none
 148:lib/GD32F3x0/Source/gd32f3x0_ctc.c **** */
 149:lib/GD32F3x0/Source/gd32f3x0_ctc.c **** void ctc_counter_disable(void)
 150:lib/GD32F3x0/Source/gd32f3x0_ctc.c **** {
 263              		.loc 1 150 1 is_stmt 1 view -0
 264              		.cfi_startproc
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cctxcgiW.s 			page 8


 265              		@ args = 0, pretend = 0, frame = 0
 266              		@ frame_needed = 0, uses_anonymous_args = 0
 267              		@ link register save eliminated.
 151:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****     CTC_CTL0 &= (uint32_t)(~CTC_CTL0_CNTEN);
 268              		.loc 1 151 5 view .LVU39
 269              		.loc 1 151 14 is_stmt 0 view .LVU40
 270 0000 034A     		ldr	r2, .L22
 271 0002 D2F80038 		ldr	r3, [r2, #2048]
 272 0006 23F02003 		bic	r3, r3, #32
 273 000a C2F80038 		str	r3, [r2, #2048]
 152:lib/GD32F3x0/Source/gd32f3x0_ctc.c **** }
 274              		.loc 1 152 1 view .LVU41
 275 000e 7047     		bx	lr
 276              	.L23:
 277              		.align	2
 278              	.L22:
 279 0010 00C00040 		.word	1073790976
 280              		.cfi_endproc
 281              	.LFE123:
 283              		.section	.text.ctc_irc48m_trim_value_config,"ax",%progbits
 284              		.align	1
 285              		.global	ctc_irc48m_trim_value_config
 286              		.syntax unified
 287              		.thumb
 288              		.thumb_func
 290              	ctc_irc48m_trim_value_config:
 291              	.LVL7:
 292              	.LFB124:
 153:lib/GD32F3x0/Source/gd32f3x0_ctc.c **** 
 154:lib/GD32F3x0/Source/gd32f3x0_ctc.c **** /*!
 155:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****     \brief      configure the IRC48M trim value
 156:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****     \param[in]  trim_value: 8-bit IRC48M trim value
 157:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****       \arg        0x00-0x3F
 158:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****     \param[out] none
 159:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****     \retval     none
 160:lib/GD32F3x0/Source/gd32f3x0_ctc.c **** */
 161:lib/GD32F3x0/Source/gd32f3x0_ctc.c **** void ctc_irc48m_trim_value_config(uint8_t trim_value)
 162:lib/GD32F3x0/Source/gd32f3x0_ctc.c **** {
 293              		.loc 1 162 1 is_stmt 1 view -0
 294              		.cfi_startproc
 295              		@ args = 0, pretend = 0, frame = 0
 296              		@ frame_needed = 0, uses_anonymous_args = 0
 297              		@ link register save eliminated.
 163:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****     /* clear TRIMVALUE bits */
 164:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****     CTC_CTL0 &= (~(uint32_t)CTC_CTL0_TRIMVALUE);
 298              		.loc 1 164 5 view .LVU43
 299              		.loc 1 164 14 is_stmt 0 view .LVU44
 300 0000 074B     		ldr	r3, .L25
 301 0002 D3F80028 		ldr	r2, [r3, #2048]
 302 0006 22F47C52 		bic	r2, r2, #16128
 303 000a C3F80028 		str	r2, [r3, #2048]
 165:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****     /* set TRIMVALUE bits */
 166:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****     CTC_CTL0 |= CTL0_TRIMVALUE(trim_value);
 304              		.loc 1 166 5 is_stmt 1 view .LVU45
 305              		.loc 1 166 14 is_stmt 0 view .LVU46
 306 000e D3F80028 		ldr	r2, [r3, #2048]
 307              		.loc 1 166 17 view .LVU47
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cctxcgiW.s 			page 9


 308 0012 0002     		lsls	r0, r0, #8
 309              	.LVL8:
 310              		.loc 1 166 17 view .LVU48
 311 0014 00F47C50 		and	r0, r0, #16128
 312              		.loc 1 166 14 view .LVU49
 313 0018 1043     		orrs	r0, r0, r2
 314 001a C3F80008 		str	r0, [r3, #2048]
 167:lib/GD32F3x0/Source/gd32f3x0_ctc.c **** }
 315              		.loc 1 167 1 view .LVU50
 316 001e 7047     		bx	lr
 317              	.L26:
 318              		.align	2
 319              	.L25:
 320 0020 00C00040 		.word	1073790976
 321              		.cfi_endproc
 322              	.LFE124:
 324              		.section	.text.ctc_software_refsource_pulse_generate,"ax",%progbits
 325              		.align	1
 326              		.global	ctc_software_refsource_pulse_generate
 327              		.syntax unified
 328              		.thumb
 329              		.thumb_func
 331              	ctc_software_refsource_pulse_generate:
 332              	.LFB125:
 168:lib/GD32F3x0/Source/gd32f3x0_ctc.c **** 
 169:lib/GD32F3x0/Source/gd32f3x0_ctc.c **** /*!
 170:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****     \brief      generate software reference source sync pulse
 171:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****     \param[in]  none
 172:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****     \param[out] none
 173:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****     \retval     none
 174:lib/GD32F3x0/Source/gd32f3x0_ctc.c **** */
 175:lib/GD32F3x0/Source/gd32f3x0_ctc.c **** void ctc_software_refsource_pulse_generate(void)
 176:lib/GD32F3x0/Source/gd32f3x0_ctc.c **** {
 333              		.loc 1 176 1 is_stmt 1 view -0
 334              		.cfi_startproc
 335              		@ args = 0, pretend = 0, frame = 0
 336              		@ frame_needed = 0, uses_anonymous_args = 0
 337              		@ link register save eliminated.
 177:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****     CTC_CTL0 |= (uint32_t)CTC_CTL0_SWREFPUL;
 338              		.loc 1 177 5 view .LVU52
 339              		.loc 1 177 14 is_stmt 0 view .LVU53
 340 0000 034A     		ldr	r2, .L28
 341 0002 D2F80038 		ldr	r3, [r2, #2048]
 342 0006 43F08003 		orr	r3, r3, #128
 343 000a C2F80038 		str	r3, [r2, #2048]
 178:lib/GD32F3x0/Source/gd32f3x0_ctc.c **** }
 344              		.loc 1 178 1 view .LVU54
 345 000e 7047     		bx	lr
 346              	.L29:
 347              		.align	2
 348              	.L28:
 349 0010 00C00040 		.word	1073790976
 350              		.cfi_endproc
 351              	.LFE125:
 353              		.section	.text.ctc_hardware_trim_mode_config,"ax",%progbits
 354              		.align	1
 355              		.global	ctc_hardware_trim_mode_config
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cctxcgiW.s 			page 10


 356              		.syntax unified
 357              		.thumb
 358              		.thumb_func
 360              	ctc_hardware_trim_mode_config:
 361              	.LVL9:
 362              	.LFB126:
 179:lib/GD32F3x0/Source/gd32f3x0_ctc.c **** 
 180:lib/GD32F3x0/Source/gd32f3x0_ctc.c **** /*!
 181:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****     \brief      configure hardware automatically trim mode
 182:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****     \param[in]  hardmode:
 183:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****                 only one parameter can be selected which is shown as below:
 184:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****       \arg        CTC_HARDWARE_TRIM_MODE_ENABLE: hardware automatically trim mode enable
 185:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****       \arg        CTC_HARDWARE_TRIM_MODE_DISABLE: hardware automatically trim mode disable
 186:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****     \param[out] none
 187:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****     \retval     none
 188:lib/GD32F3x0/Source/gd32f3x0_ctc.c **** */
 189:lib/GD32F3x0/Source/gd32f3x0_ctc.c **** void ctc_hardware_trim_mode_config(uint32_t hardmode)
 190:lib/GD32F3x0/Source/gd32f3x0_ctc.c **** {
 363              		.loc 1 190 1 is_stmt 1 view -0
 364              		.cfi_startproc
 365              		@ args = 0, pretend = 0, frame = 0
 366              		@ frame_needed = 0, uses_anonymous_args = 0
 367              		@ link register save eliminated.
 191:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****     CTC_CTL0 &= (uint32_t)(~CTC_CTL0_AUTOTRIM);
 368              		.loc 1 191 5 view .LVU56
 369              		.loc 1 191 14 is_stmt 0 view .LVU57
 370 0000 064B     		ldr	r3, .L31
 371 0002 D3F80018 		ldr	r1, [r3, #2048]
 372 0006 21F04001 		bic	r1, r1, #64
 373 000a C3F80018 		str	r1, [r3, #2048]
 192:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****     CTC_CTL0 |= (uint32_t)hardmode;
 374              		.loc 1 192 5 is_stmt 1 view .LVU58
 375              		.loc 1 192 14 is_stmt 0 view .LVU59
 376 000e D3F80028 		ldr	r2, [r3, #2048]
 377 0012 0243     		orrs	r2, r2, r0
 378 0014 C3F80028 		str	r2, [r3, #2048]
 193:lib/GD32F3x0/Source/gd32f3x0_ctc.c **** }
 379              		.loc 1 193 1 view .LVU60
 380 0018 7047     		bx	lr
 381              	.L32:
 382 001a 00BF     		.align	2
 383              	.L31:
 384 001c 00C00040 		.word	1073790976
 385              		.cfi_endproc
 386              	.LFE126:
 388              		.section	.text.ctc_counter_capture_value_read,"ax",%progbits
 389              		.align	1
 390              		.global	ctc_counter_capture_value_read
 391              		.syntax unified
 392              		.thumb
 393              		.thumb_func
 395              	ctc_counter_capture_value_read:
 396              	.LFB127:
 194:lib/GD32F3x0/Source/gd32f3x0_ctc.c **** 
 195:lib/GD32F3x0/Source/gd32f3x0_ctc.c **** /*!
 196:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****     \brief      read CTC counter capture value when reference sync pulse occurred
 197:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****     \param[in]  none
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cctxcgiW.s 			page 11


 198:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****     \param[out] none
 199:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****     \retval     the 16-bit CTC counter capture value
 200:lib/GD32F3x0/Source/gd32f3x0_ctc.c **** */
 201:lib/GD32F3x0/Source/gd32f3x0_ctc.c **** uint16_t ctc_counter_capture_value_read(void)
 202:lib/GD32F3x0/Source/gd32f3x0_ctc.c **** {
 397              		.loc 1 202 1 is_stmt 1 view -0
 398              		.cfi_startproc
 399              		@ args = 0, pretend = 0, frame = 0
 400              		@ frame_needed = 0, uses_anonymous_args = 0
 401              		@ link register save eliminated.
 203:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****     uint16_t capture_value = 0U;
 402              		.loc 1 203 5 view .LVU62
 403              	.LVL10:
 204:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****     capture_value = (uint16_t)GET_STAT_REFCAP(CTC_STAT);
 404              		.loc 1 204 5 view .LVU63
 405              		.loc 1 204 31 is_stmt 0 view .LVU64
 406 0000 024B     		ldr	r3, .L34
 407 0002 D3F80808 		ldr	r0, [r3, #2056]
 408              	.LVL11:
 205:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****     return (capture_value);
 409              		.loc 1 205 5 is_stmt 1 view .LVU65
 206:lib/GD32F3x0/Source/gd32f3x0_ctc.c **** }
 410              		.loc 1 206 1 is_stmt 0 view .LVU66
 411 0006 000C     		lsrs	r0, r0, #16
 412              	.LVL12:
 413              		.loc 1 206 1 view .LVU67
 414 0008 7047     		bx	lr
 415              	.L35:
 416 000a 00BF     		.align	2
 417              	.L34:
 418 000c 00C00040 		.word	1073790976
 419              		.cfi_endproc
 420              	.LFE127:
 422              		.section	.text.ctc_counter_direction_read,"ax",%progbits
 423              		.align	1
 424              		.global	ctc_counter_direction_read
 425              		.syntax unified
 426              		.thumb
 427              		.thumb_func
 429              	ctc_counter_direction_read:
 430              	.LFB128:
 207:lib/GD32F3x0/Source/gd32f3x0_ctc.c **** 
 208:lib/GD32F3x0/Source/gd32f3x0_ctc.c **** /*!
 209:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****     \brief      read CTC trim counter direction when reference sync pulse occurred
 210:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****     \param[in]  none
 211:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****     \param[out] none
 212:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****     \retval     FlagStatus: SET or RESET
 213:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****       \arg        SET: CTC trim counter direction is down-counting
 214:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****       \arg        RESET: CTC trim counter direction is up-counting
 215:lib/GD32F3x0/Source/gd32f3x0_ctc.c **** */
 216:lib/GD32F3x0/Source/gd32f3x0_ctc.c **** FlagStatus ctc_counter_direction_read(void)
 217:lib/GD32F3x0/Source/gd32f3x0_ctc.c **** {
 431              		.loc 1 217 1 is_stmt 1 view -0
 432              		.cfi_startproc
 433              		@ args = 0, pretend = 0, frame = 0
 434              		@ frame_needed = 0, uses_anonymous_args = 0
 435              		@ link register save eliminated.
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cctxcgiW.s 			page 12


 218:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****     FlagStatus ret_status = RESET;
 436              		.loc 1 218 5 view .LVU69
 437              	.LVL13:
 219:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****     if(RESET != (CTC_STAT & CTC_STAT_REFDIR)) {
 438              		.loc 1 219 5 view .LVU70
 439              		.loc 1 219 18 is_stmt 0 view .LVU71
 440 0000 044B     		ldr	r3, .L39
 441 0002 D3F80838 		ldr	r3, [r3, #2056]
 442              		.loc 1 219 7 view .LVU72
 443 0006 13F4004F 		tst	r3, #32768
 444 000a 01D1     		bne	.L38
 218:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****     FlagStatus ret_status = RESET;
 445              		.loc 1 218 16 view .LVU73
 446 000c 0020     		movs	r0, #0
 447 000e 7047     		bx	lr
 448              	.L38:
 220:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****         ret_status = SET;
 449              		.loc 1 220 20 view .LVU74
 450 0010 0120     		movs	r0, #1
 451              	.LVL14:
 221:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****     }
 222:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****     return ret_status;
 452              		.loc 1 222 5 is_stmt 1 view .LVU75
 223:lib/GD32F3x0/Source/gd32f3x0_ctc.c **** }
 453              		.loc 1 223 1 is_stmt 0 view .LVU76
 454 0012 7047     		bx	lr
 455              	.L40:
 456              		.align	2
 457              	.L39:
 458 0014 00C00040 		.word	1073790976
 459              		.cfi_endproc
 460              	.LFE128:
 462              		.section	.text.ctc_counter_reload_value_read,"ax",%progbits
 463              		.align	1
 464              		.global	ctc_counter_reload_value_read
 465              		.syntax unified
 466              		.thumb
 467              		.thumb_func
 469              	ctc_counter_reload_value_read:
 470              	.LFB129:
 224:lib/GD32F3x0/Source/gd32f3x0_ctc.c **** 
 225:lib/GD32F3x0/Source/gd32f3x0_ctc.c **** /*!
 226:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****     \brief      read CTC counter reload value
 227:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****     \param[in]  none
 228:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****     \param[out] none
 229:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****     \retval     the 16-bit CTC counter reload value
 230:lib/GD32F3x0/Source/gd32f3x0_ctc.c **** */
 231:lib/GD32F3x0/Source/gd32f3x0_ctc.c **** uint16_t ctc_counter_reload_value_read(void)
 232:lib/GD32F3x0/Source/gd32f3x0_ctc.c **** {
 471              		.loc 1 232 1 is_stmt 1 view -0
 472              		.cfi_startproc
 473              		@ args = 0, pretend = 0, frame = 0
 474              		@ frame_needed = 0, uses_anonymous_args = 0
 475              		@ link register save eliminated.
 233:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****     uint16_t reload_value = 0U;
 476              		.loc 1 233 5 view .LVU78
 477              	.LVL15:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cctxcgiW.s 			page 13


 234:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****     reload_value = (uint16_t)(CTC_CTL1 & CTC_CTL1_RLVALUE);
 478              		.loc 1 234 5 view .LVU79
 479              		.loc 1 234 31 is_stmt 0 view .LVU80
 480 0000 024B     		ldr	r3, .L42
 481 0002 D3F80408 		ldr	r0, [r3, #2052]
 482              	.LVL16:
 235:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****     return (reload_value);
 483              		.loc 1 235 5 is_stmt 1 view .LVU81
 236:lib/GD32F3x0/Source/gd32f3x0_ctc.c **** }
 484              		.loc 1 236 1 is_stmt 0 view .LVU82
 485 0006 80B2     		uxth	r0, r0
 486              		.loc 1 236 1 view .LVU83
 487 0008 7047     		bx	lr
 488              	.L43:
 489 000a 00BF     		.align	2
 490              	.L42:
 491 000c 00C00040 		.word	1073790976
 492              		.cfi_endproc
 493              	.LFE129:
 495              		.section	.text.ctc_irc48m_trim_value_read,"ax",%progbits
 496              		.align	1
 497              		.global	ctc_irc48m_trim_value_read
 498              		.syntax unified
 499              		.thumb
 500              		.thumb_func
 502              	ctc_irc48m_trim_value_read:
 503              	.LFB130:
 237:lib/GD32F3x0/Source/gd32f3x0_ctc.c **** 
 238:lib/GD32F3x0/Source/gd32f3x0_ctc.c **** /*!
 239:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****     \brief      read the IRC48M trim value
 240:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****     \param[in]  none
 241:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****     \param[out] none
 242:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****     \retval     the 8-bit IRC48M trim value
 243:lib/GD32F3x0/Source/gd32f3x0_ctc.c **** */
 244:lib/GD32F3x0/Source/gd32f3x0_ctc.c **** uint8_t ctc_irc48m_trim_value_read(void)
 245:lib/GD32F3x0/Source/gd32f3x0_ctc.c **** {
 504              		.loc 1 245 1 is_stmt 1 view -0
 505              		.cfi_startproc
 506              		@ args = 0, pretend = 0, frame = 0
 507              		@ frame_needed = 0, uses_anonymous_args = 0
 508              		@ link register save eliminated.
 246:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****     uint8_t trim_value = 0U;
 509              		.loc 1 246 5 view .LVU85
 510              	.LVL17:
 247:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****     trim_value = (uint8_t)GET_CTL0_TRIMVALUE(CTC_CTL0);
 511              		.loc 1 247 5 view .LVU86
 512              		.loc 1 247 27 is_stmt 0 view .LVU87
 513 0000 024B     		ldr	r3, .L45
 514 0002 D3F80008 		ldr	r0, [r3, #2048]
 515              	.LVL18:
 248:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****     return (trim_value);
 516              		.loc 1 248 5 is_stmt 1 view .LVU88
 249:lib/GD32F3x0/Source/gd32f3x0_ctc.c **** }
 517              		.loc 1 249 1 is_stmt 0 view .LVU89
 518 0006 C0F30520 		ubfx	r0, r0, #8, #6
 519              	.LVL19:
 520              		.loc 1 249 1 view .LVU90
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cctxcgiW.s 			page 14


 521 000a 7047     		bx	lr
 522              	.L46:
 523              		.align	2
 524              	.L45:
 525 000c 00C00040 		.word	1073790976
 526              		.cfi_endproc
 527              	.LFE130:
 529              		.section	.text.ctc_interrupt_enable,"ax",%progbits
 530              		.align	1
 531              		.global	ctc_interrupt_enable
 532              		.syntax unified
 533              		.thumb
 534              		.thumb_func
 536              	ctc_interrupt_enable:
 537              	.LVL20:
 538              	.LFB131:
 250:lib/GD32F3x0/Source/gd32f3x0_ctc.c **** 
 251:lib/GD32F3x0/Source/gd32f3x0_ctc.c **** /*!
 252:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****     \brief      enable the CTC interrupt
 253:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****     \param[in]  interrupt: CTC interrupt enable
 254:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****                 one or more parameters can be selected which are shown as below:
 255:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****       \arg        CTC_INT_CKOK: clock trim OK interrupt enable
 256:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****       \arg        CTC_INT_CKWARN: clock trim warning interrupt enable
 257:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****       \arg        CTC_INT_ERR: error interrupt enable
 258:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****       \arg        CTC_INT_EREF: expect reference interrupt enable
 259:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****     \param[out] none
 260:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****     \retval     none
 261:lib/GD32F3x0/Source/gd32f3x0_ctc.c **** */
 262:lib/GD32F3x0/Source/gd32f3x0_ctc.c **** void ctc_interrupt_enable(uint32_t interrupt)
 263:lib/GD32F3x0/Source/gd32f3x0_ctc.c **** {
 539              		.loc 1 263 1 is_stmt 1 view -0
 540              		.cfi_startproc
 541              		@ args = 0, pretend = 0, frame = 0
 542              		@ frame_needed = 0, uses_anonymous_args = 0
 543              		@ link register save eliminated.
 264:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****     CTC_CTL0 |= (uint32_t)interrupt;
 544              		.loc 1 264 5 view .LVU92
 545              		.loc 1 264 14 is_stmt 0 view .LVU93
 546 0000 034A     		ldr	r2, .L48
 547 0002 D2F80038 		ldr	r3, [r2, #2048]
 548 0006 0343     		orrs	r3, r3, r0
 549 0008 C2F80038 		str	r3, [r2, #2048]
 265:lib/GD32F3x0/Source/gd32f3x0_ctc.c **** }
 550              		.loc 1 265 1 view .LVU94
 551 000c 7047     		bx	lr
 552              	.L49:
 553 000e 00BF     		.align	2
 554              	.L48:
 555 0010 00C00040 		.word	1073790976
 556              		.cfi_endproc
 557              	.LFE131:
 559              		.section	.text.ctc_interrupt_disable,"ax",%progbits
 560              		.align	1
 561              		.global	ctc_interrupt_disable
 562              		.syntax unified
 563              		.thumb
 564              		.thumb_func
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cctxcgiW.s 			page 15


 566              	ctc_interrupt_disable:
 567              	.LVL21:
 568              	.LFB132:
 266:lib/GD32F3x0/Source/gd32f3x0_ctc.c **** 
 267:lib/GD32F3x0/Source/gd32f3x0_ctc.c **** /*!
 268:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****     \brief      disable the CTC interrupt
 269:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****     \param[in]  interrupt: CTC interrupt enable source
 270:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****                 one or more parameters can be selected which are shown as below:
 271:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****       \arg        CTC_INT_CKOK: clock trim OK interrupt enable
 272:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****       \arg        CTC_INT_CKWARN: clock trim warning interrupt enable
 273:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****       \arg        CTC_INT_ERR: error interrupt enable
 274:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****       \arg        CTC_INT_EREF: expect reference interrupt enable
 275:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****     \param[out] none
 276:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****     \retval     none
 277:lib/GD32F3x0/Source/gd32f3x0_ctc.c **** */
 278:lib/GD32F3x0/Source/gd32f3x0_ctc.c **** void ctc_interrupt_disable(uint32_t interrupt)
 279:lib/GD32F3x0/Source/gd32f3x0_ctc.c **** {
 569              		.loc 1 279 1 is_stmt 1 view -0
 570              		.cfi_startproc
 571              		@ args = 0, pretend = 0, frame = 0
 572              		@ frame_needed = 0, uses_anonymous_args = 0
 573              		@ link register save eliminated.
 280:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****     CTC_CTL0 &= (uint32_t)(~(interrupt));
 574              		.loc 1 280 5 view .LVU96
 575              		.loc 1 280 14 is_stmt 0 view .LVU97
 576 0000 034A     		ldr	r2, .L51
 577 0002 D2F80038 		ldr	r3, [r2, #2048]
 578 0006 23EA0003 		bic	r3, r3, r0
 579 000a C2F80038 		str	r3, [r2, #2048]
 281:lib/GD32F3x0/Source/gd32f3x0_ctc.c **** }
 580              		.loc 1 281 1 view .LVU98
 581 000e 7047     		bx	lr
 582              	.L52:
 583              		.align	2
 584              	.L51:
 585 0010 00C00040 		.word	1073790976
 586              		.cfi_endproc
 587              	.LFE132:
 589              		.section	.text.ctc_flag_get,"ax",%progbits
 590              		.align	1
 591              		.global	ctc_flag_get
 592              		.syntax unified
 593              		.thumb
 594              		.thumb_func
 596              	ctc_flag_get:
 597              	.LVL22:
 598              	.LFB133:
 282:lib/GD32F3x0/Source/gd32f3x0_ctc.c **** 
 283:lib/GD32F3x0/Source/gd32f3x0_ctc.c **** /*!
 284:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****     \brief      get CTC flag
 285:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****     \param[in]  flag: the CTC flag
 286:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****                 only one parameter can be selected which is shown as below:
 287:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****       \arg        CTC_FLAG_CKOK: clock trim OK flag
 288:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****       \arg        CTC_FLAG_CKWARN: clock trim warning flag
 289:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****       \arg        CTC_FLAG_ERR: error flag
 290:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****       \arg        CTC_FLAG_EREF: expect reference flag
 291:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****       \arg        CTC_FLAG_CKERR: clock trim error bit
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cctxcgiW.s 			page 16


 292:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****       \arg        CTC_FLAG_REFMISS: reference sync pulse miss
 293:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****       \arg        CTC_FLAG_TRIMERR: trim value error bit
 294:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****     \param[out] none
 295:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****     \retval     FlagStatus: SET or RESET
 296:lib/GD32F3x0/Source/gd32f3x0_ctc.c **** */
 297:lib/GD32F3x0/Source/gd32f3x0_ctc.c **** FlagStatus ctc_flag_get(uint32_t flag)
 298:lib/GD32F3x0/Source/gd32f3x0_ctc.c **** {
 599              		.loc 1 298 1 is_stmt 1 view -0
 600              		.cfi_startproc
 601              		@ args = 0, pretend = 0, frame = 0
 602              		@ frame_needed = 0, uses_anonymous_args = 0
 603              		@ link register save eliminated.
 299:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****     FlagStatus ret_status = RESET;
 604              		.loc 1 299 5 view .LVU100
 300:lib/GD32F3x0/Source/gd32f3x0_ctc.c **** 
 301:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****     if(RESET != (CTC_STAT & flag)) {
 605              		.loc 1 301 5 view .LVU101
 606              		.loc 1 301 18 is_stmt 0 view .LVU102
 607 0000 044B     		ldr	r3, .L56
 608 0002 D3F80838 		ldr	r3, [r3, #2056]
 609              		.loc 1 301 7 view .LVU103
 610 0006 0342     		tst	r3, r0
 611 0008 01D1     		bne	.L55
 299:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****     FlagStatus ret_status = RESET;
 612              		.loc 1 299 16 view .LVU104
 613 000a 0020     		movs	r0, #0
 614              	.LVL23:
 299:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****     FlagStatus ret_status = RESET;
 615              		.loc 1 299 16 view .LVU105
 616 000c 7047     		bx	lr
 617              	.LVL24:
 618              	.L55:
 302:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****         ret_status = SET;
 619              		.loc 1 302 20 view .LVU106
 620 000e 0120     		movs	r0, #1
 621              	.LVL25:
 303:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****     }
 304:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****     return ret_status;
 622              		.loc 1 304 5 is_stmt 1 view .LVU107
 305:lib/GD32F3x0/Source/gd32f3x0_ctc.c **** }
 623              		.loc 1 305 1 is_stmt 0 view .LVU108
 624 0010 7047     		bx	lr
 625              	.L57:
 626 0012 00BF     		.align	2
 627              	.L56:
 628 0014 00C00040 		.word	1073790976
 629              		.cfi_endproc
 630              	.LFE133:
 632              		.section	.text.ctc_flag_clear,"ax",%progbits
 633              		.align	1
 634              		.global	ctc_flag_clear
 635              		.syntax unified
 636              		.thumb
 637              		.thumb_func
 639              	ctc_flag_clear:
 640              	.LVL26:
 641              	.LFB134:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cctxcgiW.s 			page 17


 306:lib/GD32F3x0/Source/gd32f3x0_ctc.c **** 
 307:lib/GD32F3x0/Source/gd32f3x0_ctc.c **** /*!
 308:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****     \brief      clear CTC flag
 309:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****     \param[in]  flag: the CTC flag
 310:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****                 only one parameter can be selected which is shown as below:
 311:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****       \arg        CTC_FLAG_CKOK: clock trim OK flag
 312:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****       \arg        CTC_FLAG_CKWARN: clock trim warning flag
 313:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****       \arg        CTC_FLAG_ERR: error flag
 314:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****       \arg        CTC_FLAG_EREF: expect reference flag
 315:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****       \arg        CTC_FLAG_CKERR: clock trim error bit
 316:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****       \arg        CTC_FLAG_REFMISS: reference sync pulse miss
 317:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****       \arg        CTC_FLAG_TRIMERR: trim value error bit
 318:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****     \param[out] none
 319:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****     \retval     none
 320:lib/GD32F3x0/Source/gd32f3x0_ctc.c **** */
 321:lib/GD32F3x0/Source/gd32f3x0_ctc.c **** void ctc_flag_clear(uint32_t flag)
 322:lib/GD32F3x0/Source/gd32f3x0_ctc.c **** {
 642              		.loc 1 322 1 is_stmt 1 view -0
 643              		.cfi_startproc
 644              		@ args = 0, pretend = 0, frame = 0
 645              		@ frame_needed = 0, uses_anonymous_args = 0
 646              		@ link register save eliminated.
 323:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****     if(flag & CTC_FLAG_MASK) {
 647              		.loc 1 323 5 view .LVU110
 648              		.loc 1 323 7 is_stmt 0 view .LVU111
 649 0000 10F4E06F 		tst	r0, #1792
 650 0004 07D0     		beq	.L59
 324:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****         CTC_INTC |= CTC_INTC_ERRIC;
 651              		.loc 1 324 9 is_stmt 1 view .LVU112
 652              		.loc 1 324 18 is_stmt 0 view .LVU113
 653 0006 074A     		ldr	r2, .L61
 654 0008 D2F80C38 		ldr	r3, [r2, #2060]
 655 000c 43F00403 		orr	r3, r3, #4
 656 0010 C2F80C38 		str	r3, [r2, #2060]
 657 0014 7047     		bx	lr
 658              	.L59:
 325:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****     } else {
 326:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****         CTC_INTC |= flag;
 659              		.loc 1 326 9 is_stmt 1 view .LVU114
 660              		.loc 1 326 18 is_stmt 0 view .LVU115
 661 0016 034A     		ldr	r2, .L61
 662 0018 D2F80C38 		ldr	r3, [r2, #2060]
 663 001c 1843     		orrs	r0, r0, r3
 664              	.LVL27:
 665              		.loc 1 326 18 view .LVU116
 666 001e C2F80C08 		str	r0, [r2, #2060]
 327:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****     }
 328:lib/GD32F3x0/Source/gd32f3x0_ctc.c **** }
 667              		.loc 1 328 1 view .LVU117
 668 0022 7047     		bx	lr
 669              	.L62:
 670              		.align	2
 671              	.L61:
 672 0024 00C00040 		.word	1073790976
 673              		.cfi_endproc
 674              	.LFE134:
 676              		.section	.text.ctc_interrupt_flag_get,"ax",%progbits
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cctxcgiW.s 			page 18


 677              		.align	1
 678              		.global	ctc_interrupt_flag_get
 679              		.syntax unified
 680              		.thumb
 681              		.thumb_func
 683              	ctc_interrupt_flag_get:
 684              	.LVL28:
 685              	.LFB135:
 329:lib/GD32F3x0/Source/gd32f3x0_ctc.c **** 
 330:lib/GD32F3x0/Source/gd32f3x0_ctc.c **** /*!
 331:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****     \brief      get CTC interrupt flag
 332:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****     \param[in]  interrupt: the CTC interrupt flag
 333:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****                 only one parameter can be selected which is shown as below:
 334:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****       \arg        CTC_INT_FLAG_CKOK: clock trim OK interrupt
 335:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****       \arg        CTC_INT_FLAG_CKWARN: clock trim warning interrupt
 336:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****       \arg        CTC_INT_FLAG_ERR: error interrupt
 337:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****       \arg        CTC_INT_FLAG_EREF: expect reference interrupt
 338:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****       \arg        CTC_INT_FLAG_CKERR: clock trim error bit interrupt
 339:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****       \arg        CTC_INT_FLAG_REFMISS: reference sync pulse miss interrupt
 340:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****       \arg        CTC_INT_FLAG_TRIMERR: trim value error interrupt
 341:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****     \param[out] none
 342:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****     \retval     FlagStatus: SET or RESET
 343:lib/GD32F3x0/Source/gd32f3x0_ctc.c **** */
 344:lib/GD32F3x0/Source/gd32f3x0_ctc.c **** FlagStatus ctc_interrupt_flag_get(uint32_t interrupt)
 345:lib/GD32F3x0/Source/gd32f3x0_ctc.c **** {
 686              		.loc 1 345 1 is_stmt 1 view -0
 687              		.cfi_startproc
 688              		@ args = 0, pretend = 0, frame = 0
 689              		@ frame_needed = 0, uses_anonymous_args = 0
 690              		@ link register save eliminated.
 346:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****     uint32_t ctc_int = 0U, intenable = 0U;
 691              		.loc 1 346 5 view .LVU119
 347:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****     FlagStatus ret_status = RESET;
 692              		.loc 1 347 5 view .LVU120
 348:lib/GD32F3x0/Source/gd32f3x0_ctc.c **** 
 349:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****     if(interrupt & CTC_FLAG_MASK) {
 693              		.loc 1 349 5 view .LVU121
 694              		.loc 1 349 7 is_stmt 0 view .LVU122
 695 0000 10F4E06F 		tst	r0, #1792
 696 0004 0CD0     		beq	.L64
 350:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****         intenable = CTC_CTL0 & CTC_INT_ERR;
 697              		.loc 1 350 9 is_stmt 1 view .LVU123
 698              		.loc 1 350 21 is_stmt 0 view .LVU124
 699 0006 0B4B     		ldr	r3, .L69
 700 0008 D3F80038 		ldr	r3, [r3, #2048]
 701              		.loc 1 350 19 view .LVU125
 702 000c 03F00403 		and	r3, r3, #4
 703              	.LVL29:
 704              	.L65:
 351:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****     } else {
 352:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****         intenable = CTC_CTL0 & interrupt;
 353:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****     }
 354:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****     ctc_int = CTC_STAT & interrupt;
 705              		.loc 1 354 5 is_stmt 1 view .LVU126
 706              		.loc 1 354 15 is_stmt 0 view .LVU127
 707 0010 084A     		ldr	r2, .L69
 708 0012 D2F80828 		ldr	r2, [r2, #2056]
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cctxcgiW.s 			page 19


 709              	.LVL30:
 355:lib/GD32F3x0/Source/gd32f3x0_ctc.c **** 
 356:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****     if(ctc_int && intenable) {
 710              		.loc 1 356 5 is_stmt 1 view .LVU128
 711              		.loc 1 356 7 is_stmt 0 view .LVU129
 712 0016 0242     		tst	r2, r0
 713 0018 07D0     		beq	.L67
 714              		.loc 1 356 16 discriminator 1 view .LVU130
 715 001a 43B9     		cbnz	r3, .L68
 347:lib/GD32F3x0/Source/gd32f3x0_ctc.c **** 
 716              		.loc 1 347 16 view .LVU131
 717 001c 0020     		movs	r0, #0
 718              	.LVL31:
 347:lib/GD32F3x0/Source/gd32f3x0_ctc.c **** 
 719              		.loc 1 347 16 view .LVU132
 720 001e 7047     		bx	lr
 721              	.LVL32:
 722              	.L64:
 352:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****     }
 723              		.loc 1 352 9 is_stmt 1 view .LVU133
 352:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****     }
 724              		.loc 1 352 21 is_stmt 0 view .LVU134
 725 0020 044B     		ldr	r3, .L69
 726 0022 D3F80038 		ldr	r3, [r3, #2048]
 352:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****     }
 727              		.loc 1 352 19 view .LVU135
 728 0026 0340     		ands	r3, r3, r0
 729              	.LVL33:
 352:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****     }
 730              		.loc 1 352 19 view .LVU136
 731 0028 F2E7     		b	.L65
 732              	.LVL34:
 733              	.L67:
 347:lib/GD32F3x0/Source/gd32f3x0_ctc.c **** 
 734              		.loc 1 347 16 view .LVU137
 735 002a 0020     		movs	r0, #0
 736              	.LVL35:
 347:lib/GD32F3x0/Source/gd32f3x0_ctc.c **** 
 737              		.loc 1 347 16 view .LVU138
 738 002c 7047     		bx	lr
 739              	.LVL36:
 740              	.L68:
 357:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****         ret_status = SET;
 741              		.loc 1 357 20 view .LVU139
 742 002e 0120     		movs	r0, #1
 743              	.LVL37:
 358:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****     }
 359:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****     return ret_status;
 744              		.loc 1 359 5 is_stmt 1 view .LVU140
 360:lib/GD32F3x0/Source/gd32f3x0_ctc.c **** }
 745              		.loc 1 360 1 is_stmt 0 view .LVU141
 746 0030 7047     		bx	lr
 747              	.L70:
 748 0032 00BF     		.align	2
 749              	.L69:
 750 0034 00C00040 		.word	1073790976
 751              		.cfi_endproc
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cctxcgiW.s 			page 20


 752              	.LFE135:
 754              		.section	.text.ctc_interrupt_flag_clear,"ax",%progbits
 755              		.align	1
 756              		.global	ctc_interrupt_flag_clear
 757              		.syntax unified
 758              		.thumb
 759              		.thumb_func
 761              	ctc_interrupt_flag_clear:
 762              	.LVL38:
 763              	.LFB136:
 361:lib/GD32F3x0/Source/gd32f3x0_ctc.c **** 
 362:lib/GD32F3x0/Source/gd32f3x0_ctc.c **** /*!
 363:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****     \brief      clear CTC interrupt flag
 364:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****     \param[in]  interrupt: the CTC interrupt flag
 365:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****                 only one parameter can be selected which is shown as below:
 366:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****       \arg        CTC_INT_FLAG_CKOK: clock trim OK interrupt
 367:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****       \arg        CTC_INT_FLAG_CKWARN: clock trim warning interrupt
 368:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****       \arg        CTC_INT_FLAG_ERR: error interrupt
 369:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****       \arg        CTC_INT_FLAG_EREF: expect reference interrupt
 370:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****       \arg        CTC_INT_FLAG_CKERR: clock trim error bit interrupt
 371:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****       \arg        CTC_INT_FLAG_REFMISS: reference sync pulse miss interrupt
 372:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****       \arg        CTC_INT_FLAG_TRIMERR: trim value error interrupt
 373:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****     \param[out] none
 374:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****     \retval     none
 375:lib/GD32F3x0/Source/gd32f3x0_ctc.c **** */
 376:lib/GD32F3x0/Source/gd32f3x0_ctc.c **** void ctc_interrupt_flag_clear(uint32_t interrupt)
 377:lib/GD32F3x0/Source/gd32f3x0_ctc.c **** {
 764              		.loc 1 377 1 is_stmt 1 view -0
 765              		.cfi_startproc
 766              		@ args = 0, pretend = 0, frame = 0
 767              		@ frame_needed = 0, uses_anonymous_args = 0
 768              		@ link register save eliminated.
 378:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****     if(interrupt & CTC_FLAG_MASK) {
 769              		.loc 1 378 5 view .LVU143
 770              		.loc 1 378 7 is_stmt 0 view .LVU144
 771 0000 10F4E06F 		tst	r0, #1792
 772 0004 07D0     		beq	.L72
 379:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****         CTC_INTC |= CTC_INTC_ERRIC;
 773              		.loc 1 379 9 is_stmt 1 view .LVU145
 774              		.loc 1 379 18 is_stmt 0 view .LVU146
 775 0006 074A     		ldr	r2, .L74
 776 0008 D2F80C38 		ldr	r3, [r2, #2060]
 777 000c 43F00403 		orr	r3, r3, #4
 778 0010 C2F80C38 		str	r3, [r2, #2060]
 779 0014 7047     		bx	lr
 780              	.L72:
 380:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****     } else {
 381:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****         CTC_INTC |= interrupt;
 781              		.loc 1 381 9 is_stmt 1 view .LVU147
 782              		.loc 1 381 18 is_stmt 0 view .LVU148
 783 0016 034A     		ldr	r2, .L74
 784 0018 D2F80C38 		ldr	r3, [r2, #2060]
 785 001c 1843     		orrs	r0, r0, r3
 786              	.LVL39:
 787              		.loc 1 381 18 view .LVU149
 788 001e C2F80C08 		str	r0, [r2, #2060]
 382:lib/GD32F3x0/Source/gd32f3x0_ctc.c ****     }
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cctxcgiW.s 			page 21


 383:lib/GD32F3x0/Source/gd32f3x0_ctc.c **** }
 789              		.loc 1 383 1 view .LVU150
 790 0022 7047     		bx	lr
 791              	.L75:
 792              		.align	2
 793              	.L74:
 794 0024 00C00040 		.word	1073790976
 795              		.cfi_endproc
 796              	.LFE136:
 798              		.text
 799              	.Letext0:
 800              		.file 2 "/Applications/ARM/arm-none-eabi/include/machine/_default_types.h"
 801              		.file 3 "/Applications/ARM/arm-none-eabi/include/sys/_stdint.h"
 802              		.file 4 "lib/CMSIS/GD/GD32F3x0/Include/gd32f3x0.h"
 803              		.file 5 "lib/GD32F3x0/Include/gd32f3x0_rcu.h"
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cctxcgiW.s 			page 22


DEFINED SYMBOLS
                            *ABS*:0000000000000000 gd32f3x0_ctc.c
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cctxcgiW.s:18     .text.ctc_deinit:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cctxcgiW.s:24     .text.ctc_deinit:0000000000000000 ctc_deinit
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cctxcgiW.s:50     .text.ctc_refsource_polarity_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cctxcgiW.s:56     .text.ctc_refsource_polarity_config:0000000000000000 ctc_refsource_polarity_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cctxcgiW.s:80     .text.ctc_refsource_polarity_config:000000000000001c $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cctxcgiW.s:85     .text.ctc_refsource_signal_select:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cctxcgiW.s:91     .text.ctc_refsource_signal_select:0000000000000000 ctc_refsource_signal_select
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cctxcgiW.s:115    .text.ctc_refsource_signal_select:000000000000001c $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cctxcgiW.s:120    .text.ctc_refsource_prescaler_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cctxcgiW.s:126    .text.ctc_refsource_prescaler_config:0000000000000000 ctc_refsource_prescaler_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cctxcgiW.s:150    .text.ctc_refsource_prescaler_config:000000000000001c $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cctxcgiW.s:155    .text.ctc_clock_limit_value_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cctxcgiW.s:161    .text.ctc_clock_limit_value_config:0000000000000000 ctc_clock_limit_value_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cctxcgiW.s:185    .text.ctc_clock_limit_value_config:000000000000001c $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cctxcgiW.s:190    .text.ctc_counter_reload_value_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cctxcgiW.s:196    .text.ctc_counter_reload_value_config:0000000000000000 ctc_counter_reload_value_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cctxcgiW.s:221    .text.ctc_counter_reload_value_config:000000000000001c $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cctxcgiW.s:226    .text.ctc_counter_enable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cctxcgiW.s:232    .text.ctc_counter_enable:0000000000000000 ctc_counter_enable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cctxcgiW.s:250    .text.ctc_counter_enable:0000000000000010 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cctxcgiW.s:255    .text.ctc_counter_disable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cctxcgiW.s:261    .text.ctc_counter_disable:0000000000000000 ctc_counter_disable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cctxcgiW.s:279    .text.ctc_counter_disable:0000000000000010 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cctxcgiW.s:284    .text.ctc_irc48m_trim_value_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cctxcgiW.s:290    .text.ctc_irc48m_trim_value_config:0000000000000000 ctc_irc48m_trim_value_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cctxcgiW.s:320    .text.ctc_irc48m_trim_value_config:0000000000000020 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cctxcgiW.s:325    .text.ctc_software_refsource_pulse_generate:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cctxcgiW.s:331    .text.ctc_software_refsource_pulse_generate:0000000000000000 ctc_software_refsource_pulse_generate
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cctxcgiW.s:349    .text.ctc_software_refsource_pulse_generate:0000000000000010 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cctxcgiW.s:354    .text.ctc_hardware_trim_mode_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cctxcgiW.s:360    .text.ctc_hardware_trim_mode_config:0000000000000000 ctc_hardware_trim_mode_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cctxcgiW.s:384    .text.ctc_hardware_trim_mode_config:000000000000001c $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cctxcgiW.s:389    .text.ctc_counter_capture_value_read:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cctxcgiW.s:395    .text.ctc_counter_capture_value_read:0000000000000000 ctc_counter_capture_value_read
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cctxcgiW.s:418    .text.ctc_counter_capture_value_read:000000000000000c $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cctxcgiW.s:423    .text.ctc_counter_direction_read:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cctxcgiW.s:429    .text.ctc_counter_direction_read:0000000000000000 ctc_counter_direction_read
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cctxcgiW.s:458    .text.ctc_counter_direction_read:0000000000000014 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cctxcgiW.s:463    .text.ctc_counter_reload_value_read:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cctxcgiW.s:469    .text.ctc_counter_reload_value_read:0000000000000000 ctc_counter_reload_value_read
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cctxcgiW.s:491    .text.ctc_counter_reload_value_read:000000000000000c $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cctxcgiW.s:496    .text.ctc_irc48m_trim_value_read:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cctxcgiW.s:502    .text.ctc_irc48m_trim_value_read:0000000000000000 ctc_irc48m_trim_value_read
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cctxcgiW.s:525    .text.ctc_irc48m_trim_value_read:000000000000000c $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cctxcgiW.s:530    .text.ctc_interrupt_enable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cctxcgiW.s:536    .text.ctc_interrupt_enable:0000000000000000 ctc_interrupt_enable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cctxcgiW.s:555    .text.ctc_interrupt_enable:0000000000000010 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cctxcgiW.s:560    .text.ctc_interrupt_disable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cctxcgiW.s:566    .text.ctc_interrupt_disable:0000000000000000 ctc_interrupt_disable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cctxcgiW.s:585    .text.ctc_interrupt_disable:0000000000000010 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cctxcgiW.s:590    .text.ctc_flag_get:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cctxcgiW.s:596    .text.ctc_flag_get:0000000000000000 ctc_flag_get
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cctxcgiW.s:628    .text.ctc_flag_get:0000000000000014 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cctxcgiW.s:633    .text.ctc_flag_clear:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cctxcgiW.s:639    .text.ctc_flag_clear:0000000000000000 ctc_flag_clear
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cctxcgiW.s 			page 23


/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cctxcgiW.s:672    .text.ctc_flag_clear:0000000000000024 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cctxcgiW.s:677    .text.ctc_interrupt_flag_get:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cctxcgiW.s:683    .text.ctc_interrupt_flag_get:0000000000000000 ctc_interrupt_flag_get
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cctxcgiW.s:750    .text.ctc_interrupt_flag_get:0000000000000034 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cctxcgiW.s:755    .text.ctc_interrupt_flag_clear:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cctxcgiW.s:761    .text.ctc_interrupt_flag_clear:0000000000000000 ctc_interrupt_flag_clear
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cctxcgiW.s:794    .text.ctc_interrupt_flag_clear:0000000000000024 $d

UNDEFINED SYMBOLS
rcu_periph_reset_enable
rcu_periph_reset_disable
