# do ACC_run_msim_gate_verilog.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work gate_work 
# Copying /apps/altera/18.1.0.625/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+. {ACC.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:47:19 on Apr 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+." ACC.vo 
# -- Compiling module ACC
# -- Compiling module hard_block
# 
# Top level modules:
# 	ACC
# End time: 16:47:19 on Apr 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# 
# stdin: <EOF>
# ERROR: No extended dataflow license exists
