Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat Apr 24 23:36:41 2021
| Host         : TROV4-Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file UartRx_Basys3_timing_summary_routed.rpt -pb UartRx_Basys3_timing_summary_routed.pb -rpx UartRx_Basys3_timing_summary_routed.rpx -warn_on_violation
| Design       : UartRx_Basys3
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.853        0.000                      0                  195        0.143        0.000                      0                  195        4.500        0.000                       0                   123  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.853        0.000                      0                  195        0.143        0.000                      0                  195        4.500        0.000                       0                   123  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.853ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.853ns  (required time - arrival time)
  Source:                 UART_RX/dataOut_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_DRIVER/current_state_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.865ns  (logic 1.540ns (26.259%)  route 4.325ns (73.741%))
  Logic Levels:           5  (LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.626     5.147    UART_RX/clk_IBUF_BUFG
    SLICE_X62Y30         FDCE                                         r  UART_RX/dataOut_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y30         FDCE (Prop_fdce_C_Q)         0.456     5.603 r  UART_RX/dataOut_reg[6]/Q
                         net (fo=9, routed)           1.294     6.897    UART_RX/dataOut_reg_n_0_[6]
    SLICE_X62Y26         LUT5 (Prop_lut5_I0_O)        0.152     7.049 r  UART_RX/i__carry_i_6/O
                         net (fo=9, routed)           0.947     7.996    UART_RX/dataOut_reg[6]_1
    SLICE_X61Y24         LUT3 (Prop_lut3_I2_O)        0.358     8.354 r  UART_RX/current_state[3]_i_5/O
                         net (fo=1, routed)           0.599     8.953    UART_RX/current_state[3]_i_5_n_0
    SLICE_X61Y24         LUT5 (Prop_lut5_I1_O)        0.326     9.279 r  UART_RX/current_state[3]_i_4/O
                         net (fo=1, routed)           0.298     9.577    DATA_DRIVER/current_state_reg[0]_2
    SLICE_X61Y22         LUT6 (Prop_lut6_I3_O)        0.124     9.701 r  DATA_DRIVER/current_state[3]_i_3/O
                         net (fo=1, routed)           0.445    10.146    DATA_DRIVER/current_state[3]_i_3_n_0
    SLICE_X63Y22         LUT5 (Prop_lut5_I4_O)        0.124    10.270 r  DATA_DRIVER/current_state[3]_i_1/O
                         net (fo=4, routed)           0.742    11.012    DATA_DRIVER/current_state
    SLICE_X61Y22         FDCE                                         r  DATA_DRIVER/current_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.504    14.845    DATA_DRIVER/clk_IBUF_BUFG
    SLICE_X61Y22         FDCE                                         r  DATA_DRIVER/current_state_reg[0]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X61Y22         FDCE (Setup_fdce_C_CE)      -0.205    14.865    DATA_DRIVER/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.865    
                         arrival time                         -11.012    
  -------------------------------------------------------------------
                         slack                                  3.853    

Slack (MET) :             3.853ns  (required time - arrival time)
  Source:                 UART_RX/dataOut_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_DRIVER/current_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.865ns  (logic 1.540ns (26.259%)  route 4.325ns (73.741%))
  Logic Levels:           5  (LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.626     5.147    UART_RX/clk_IBUF_BUFG
    SLICE_X62Y30         FDCE                                         r  UART_RX/dataOut_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y30         FDCE (Prop_fdce_C_Q)         0.456     5.603 r  UART_RX/dataOut_reg[6]/Q
                         net (fo=9, routed)           1.294     6.897    UART_RX/dataOut_reg_n_0_[6]
    SLICE_X62Y26         LUT5 (Prop_lut5_I0_O)        0.152     7.049 r  UART_RX/i__carry_i_6/O
                         net (fo=9, routed)           0.947     7.996    UART_RX/dataOut_reg[6]_1
    SLICE_X61Y24         LUT3 (Prop_lut3_I2_O)        0.358     8.354 r  UART_RX/current_state[3]_i_5/O
                         net (fo=1, routed)           0.599     8.953    UART_RX/current_state[3]_i_5_n_0
    SLICE_X61Y24         LUT5 (Prop_lut5_I1_O)        0.326     9.279 r  UART_RX/current_state[3]_i_4/O
                         net (fo=1, routed)           0.298     9.577    DATA_DRIVER/current_state_reg[0]_2
    SLICE_X61Y22         LUT6 (Prop_lut6_I3_O)        0.124     9.701 r  DATA_DRIVER/current_state[3]_i_3/O
                         net (fo=1, routed)           0.445    10.146    DATA_DRIVER/current_state[3]_i_3_n_0
    SLICE_X63Y22         LUT5 (Prop_lut5_I4_O)        0.124    10.270 r  DATA_DRIVER/current_state[3]_i_1/O
                         net (fo=4, routed)           0.742    11.012    DATA_DRIVER/current_state
    SLICE_X61Y22         FDCE                                         r  DATA_DRIVER/current_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.504    14.845    DATA_DRIVER/clk_IBUF_BUFG
    SLICE_X61Y22         FDCE                                         r  DATA_DRIVER/current_state_reg[1]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X61Y22         FDCE (Setup_fdce_C_CE)      -0.205    14.865    DATA_DRIVER/current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.865    
                         arrival time                         -11.012    
  -------------------------------------------------------------------
                         slack                                  3.853    

Slack (MET) :             3.853ns  (required time - arrival time)
  Source:                 UART_RX/dataOut_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_DRIVER/current_state_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.865ns  (logic 1.540ns (26.259%)  route 4.325ns (73.741%))
  Logic Levels:           5  (LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.626     5.147    UART_RX/clk_IBUF_BUFG
    SLICE_X62Y30         FDCE                                         r  UART_RX/dataOut_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y30         FDCE (Prop_fdce_C_Q)         0.456     5.603 r  UART_RX/dataOut_reg[6]/Q
                         net (fo=9, routed)           1.294     6.897    UART_RX/dataOut_reg_n_0_[6]
    SLICE_X62Y26         LUT5 (Prop_lut5_I0_O)        0.152     7.049 r  UART_RX/i__carry_i_6/O
                         net (fo=9, routed)           0.947     7.996    UART_RX/dataOut_reg[6]_1
    SLICE_X61Y24         LUT3 (Prop_lut3_I2_O)        0.358     8.354 r  UART_RX/current_state[3]_i_5/O
                         net (fo=1, routed)           0.599     8.953    UART_RX/current_state[3]_i_5_n_0
    SLICE_X61Y24         LUT5 (Prop_lut5_I1_O)        0.326     9.279 r  UART_RX/current_state[3]_i_4/O
                         net (fo=1, routed)           0.298     9.577    DATA_DRIVER/current_state_reg[0]_2
    SLICE_X61Y22         LUT6 (Prop_lut6_I3_O)        0.124     9.701 r  DATA_DRIVER/current_state[3]_i_3/O
                         net (fo=1, routed)           0.445    10.146    DATA_DRIVER/current_state[3]_i_3_n_0
    SLICE_X63Y22         LUT5 (Prop_lut5_I4_O)        0.124    10.270 r  DATA_DRIVER/current_state[3]_i_1/O
                         net (fo=4, routed)           0.742    11.012    DATA_DRIVER/current_state
    SLICE_X61Y22         FDCE                                         r  DATA_DRIVER/current_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.504    14.845    DATA_DRIVER/clk_IBUF_BUFG
    SLICE_X61Y22         FDCE                                         r  DATA_DRIVER/current_state_reg[2]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X61Y22         FDCE (Setup_fdce_C_CE)      -0.205    14.865    DATA_DRIVER/current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         14.865    
                         arrival time                         -11.012    
  -------------------------------------------------------------------
                         slack                                  3.853    

Slack (MET) :             4.078ns  (required time - arrival time)
  Source:                 UART_RX/dataOut_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_DRIVER/current_state_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.675ns  (logic 1.540ns (27.135%)  route 4.135ns (72.865%))
  Logic Levels:           5  (LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.626     5.147    UART_RX/clk_IBUF_BUFG
    SLICE_X62Y30         FDCE                                         r  UART_RX/dataOut_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y30         FDCE (Prop_fdce_C_Q)         0.456     5.603 r  UART_RX/dataOut_reg[6]/Q
                         net (fo=9, routed)           1.294     6.897    UART_RX/dataOut_reg_n_0_[6]
    SLICE_X62Y26         LUT5 (Prop_lut5_I0_O)        0.152     7.049 r  UART_RX/i__carry_i_6/O
                         net (fo=9, routed)           0.947     7.996    UART_RX/dataOut_reg[6]_1
    SLICE_X61Y24         LUT3 (Prop_lut3_I2_O)        0.358     8.354 r  UART_RX/current_state[3]_i_5/O
                         net (fo=1, routed)           0.599     8.953    UART_RX/current_state[3]_i_5_n_0
    SLICE_X61Y24         LUT5 (Prop_lut5_I1_O)        0.326     9.279 r  UART_RX/current_state[3]_i_4/O
                         net (fo=1, routed)           0.298     9.577    DATA_DRIVER/current_state_reg[0]_2
    SLICE_X61Y22         LUT6 (Prop_lut6_I3_O)        0.124     9.701 r  DATA_DRIVER/current_state[3]_i_3/O
                         net (fo=1, routed)           0.445    10.146    DATA_DRIVER/current_state[3]_i_3_n_0
    SLICE_X63Y22         LUT5 (Prop_lut5_I4_O)        0.124    10.270 r  DATA_DRIVER/current_state[3]_i_1/O
                         net (fo=4, routed)           0.553    10.823    DATA_DRIVER/current_state
    SLICE_X60Y22         FDCE                                         r  DATA_DRIVER/current_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.504    14.845    DATA_DRIVER/clk_IBUF_BUFG
    SLICE_X60Y22         FDCE                                         r  DATA_DRIVER/current_state_reg[3]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X60Y22         FDCE (Setup_fdce_C_CE)      -0.169    14.901    DATA_DRIVER/current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         14.901    
                         arrival time                         -10.823    
  -------------------------------------------------------------------
                         slack                                  4.078    

Slack (MET) :             4.083ns  (required time - arrival time)
  Source:                 UART_RX/dataOut_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_DRIVER/STATE_ACTION.internalVal_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.915ns  (logic 2.266ns (38.307%)  route 3.649ns (61.693%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.626     5.147    UART_RX/clk_IBUF_BUFG
    SLICE_X62Y30         FDCE                                         r  UART_RX/dataOut_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y30         FDCE (Prop_fdce_C_Q)         0.456     5.603 r  UART_RX/dataOut_reg[6]/Q
                         net (fo=9, routed)           1.294     6.897    UART_RX/dataOut_reg_n_0_[6]
    SLICE_X62Y26         LUT5 (Prop_lut5_I0_O)        0.152     7.049 r  UART_RX/i__carry_i_6/O
                         net (fo=9, routed)           0.581     7.630    UART_RX/dataOut_reg[6]_1
    SLICE_X63Y25         LUT3 (Prop_lut3_I1_O)        0.326     7.956 r  UART_RX/STATE_ACTION.internalVal[0]_i_2/O
                         net (fo=13, routed)          0.456     8.413    UART_RX/dataOut_reg[0]_0
    SLICE_X63Y26         LUT2 (Prop_lut2_I0_O)        0.326     8.739 r  UART_RX/i__carry_i_3/O
                         net (fo=1, routed)           0.000     8.739    DATA_DRIVER/S[1]
    SLICE_X63Y26         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.319 r  DATA_DRIVER/internalVal0_inferred__0/i__carry/O[2]
                         net (fo=3, routed)           0.638     9.957    UART_RX/O[2]
    SLICE_X60Y23         LUT6 (Prop_lut6_I1_O)        0.302    10.259 r  UART_RX/STATE_ACTION.internalVal[4]_i_5/O
                         net (fo=1, routed)           0.680    10.939    DATA_DRIVER/STATE_ACTION.internalVal_reg[4]_1
    SLICE_X60Y23         LUT6 (Prop_lut6_I1_O)        0.124    11.063 r  DATA_DRIVER/STATE_ACTION.internalVal[4]_i_2/O
                         net (fo=1, routed)           0.000    11.063    DATA_DRIVER/internalVal[4]
    SLICE_X60Y23         FDRE                                         r  DATA_DRIVER/STATE_ACTION.internalVal_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.503    14.844    DATA_DRIVER/clk_IBUF_BUFG
    SLICE_X60Y23         FDRE                                         r  DATA_DRIVER/STATE_ACTION.internalVal_reg[4]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X60Y23         FDRE (Setup_fdre_C_D)        0.077    15.146    DATA_DRIVER/STATE_ACTION.internalVal_reg[4]
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                         -11.063    
  -------------------------------------------------------------------
                         slack                                  4.083    

Slack (MET) :             4.337ns  (required time - arrival time)
  Source:                 UART_RX/dataOut_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_DRIVER/STATE_ACTION.internalVal_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.612ns  (logic 1.744ns (31.077%)  route 3.868ns (68.923%))
  Logic Levels:           5  (LUT3=1 LUT5=4)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.626     5.147    UART_RX/clk_IBUF_BUFG
    SLICE_X62Y30         FDCE                                         r  UART_RX/dataOut_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y30         FDCE (Prop_fdce_C_Q)         0.456     5.603 r  UART_RX/dataOut_reg[6]/Q
                         net (fo=9, routed)           1.294     6.897    UART_RX/dataOut_reg_n_0_[6]
    SLICE_X62Y26         LUT5 (Prop_lut5_I0_O)        0.152     7.049 r  UART_RX/i__carry_i_6/O
                         net (fo=9, routed)           0.581     7.630    UART_RX/dataOut_reg[6]_1
    SLICE_X63Y25         LUT3 (Prop_lut3_I1_O)        0.326     7.956 r  UART_RX/STATE_ACTION.internalVal[0]_i_2/O
                         net (fo=13, routed)          0.943     8.900    UART_RX/dataOut_reg[0]_0
    SLICE_X62Y24         LUT5 (Prop_lut5_I1_O)        0.354     9.254 r  UART_RX/val[1]_i_2/O
                         net (fo=2, routed)           0.699     9.953    UART_RX/data3[0]
    SLICE_X59Y24         LUT5 (Prop_lut5_I4_O)        0.332    10.285 r  UART_RX/STATE_ACTION.internalVal[1]_i_4/O
                         net (fo=1, routed)           0.351    10.635    UART_RX/STATE_ACTION.internalVal[1]_i_4_n_0
    SLICE_X58Y24         LUT5 (Prop_lut5_I2_O)        0.124    10.759 r  UART_RX/STATE_ACTION.internalVal[1]_i_1/O
                         net (fo=1, routed)           0.000    10.759    DATA_DRIVER/STATE_ACTION.internalVal_reg[1]_0[0]
    SLICE_X58Y24         FDRE                                         r  DATA_DRIVER/STATE_ACTION.internalVal_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.501    14.842    DATA_DRIVER/clk_IBUF_BUFG
    SLICE_X58Y24         FDRE                                         r  DATA_DRIVER/STATE_ACTION.internalVal_reg[1]/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X58Y24         FDRE (Setup_fdre_C_D)        0.029    15.096    DATA_DRIVER/STATE_ACTION.internalVal_reg[1]
  -------------------------------------------------------------------
                         required time                         15.096    
                         arrival time                         -10.759    
  -------------------------------------------------------------------
                         slack                                  4.337    

Slack (MET) :             4.464ns  (required time - arrival time)
  Source:                 UART_RX/dataOut_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_DRIVER/STATE_ACTION.internalVal_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.485ns  (logic 1.914ns (34.897%)  route 3.571ns (65.103%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.626     5.147    UART_RX/clk_IBUF_BUFG
    SLICE_X62Y30         FDCE                                         r  UART_RX/dataOut_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y30         FDCE (Prop_fdce_C_Q)         0.456     5.603 r  UART_RX/dataOut_reg[6]/Q
                         net (fo=9, routed)           1.294     6.897    UART_RX/dataOut_reg_n_0_[6]
    SLICE_X62Y26         LUT5 (Prop_lut5_I0_O)        0.152     7.049 r  UART_RX/i__carry_i_6/O
                         net (fo=9, routed)           0.581     7.630    UART_RX/dataOut_reg[6]_1
    SLICE_X63Y25         LUT3 (Prop_lut3_I1_O)        0.326     7.956 r  UART_RX/STATE_ACTION.internalVal[0]_i_2/O
                         net (fo=13, routed)          0.456     8.413    UART_RX/dataOut_reg[0]_0
    SLICE_X63Y26         LUT2 (Prop_lut2_I0_O)        0.326     8.739 r  UART_RX/i__carry_i_3/O
                         net (fo=1, routed)           0.000     8.739    DATA_DRIVER/S[1]
    SLICE_X63Y26         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     8.966 r  DATA_DRIVER/internalVal0_inferred__0/i__carry/O[1]
                         net (fo=3, routed)           0.807     9.772    DATA_DRIVER/O[1]
    SLICE_X59Y24         LUT6 (Prop_lut6_I1_O)        0.303    10.075 r  DATA_DRIVER/STATE_ACTION.internalVal[3]_i_2/O
                         net (fo=1, routed)           0.433    10.508    DATA_DRIVER/STATE_ACTION.internalVal[3]_i_2_n_0
    SLICE_X59Y24         LUT6 (Prop_lut6_I0_O)        0.124    10.632 r  DATA_DRIVER/STATE_ACTION.internalVal[3]_i_1/O
                         net (fo=1, routed)           0.000    10.632    DATA_DRIVER/internalVal[3]
    SLICE_X59Y24         FDRE                                         r  DATA_DRIVER/STATE_ACTION.internalVal_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.501    14.842    DATA_DRIVER/clk_IBUF_BUFG
    SLICE_X59Y24         FDRE                                         r  DATA_DRIVER/STATE_ACTION.internalVal_reg[3]/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X59Y24         FDRE (Setup_fdre_C_D)        0.029    15.096    DATA_DRIVER/STATE_ACTION.internalVal_reg[3]
  -------------------------------------------------------------------
                         required time                         15.096    
                         arrival time                         -10.632    
  -------------------------------------------------------------------
                         slack                                  4.464    

Slack (MET) :             4.520ns  (required time - arrival time)
  Source:                 UART_RX/dataOut_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_DRIVER/val_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.434ns  (logic 2.266ns (41.702%)  route 3.168ns (58.298%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.626     5.147    UART_RX/clk_IBUF_BUFG
    SLICE_X62Y30         FDCE                                         r  UART_RX/dataOut_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y30         FDCE (Prop_fdce_C_Q)         0.456     5.603 r  UART_RX/dataOut_reg[6]/Q
                         net (fo=9, routed)           1.294     6.897    UART_RX/dataOut_reg_n_0_[6]
    SLICE_X62Y26         LUT5 (Prop_lut5_I0_O)        0.152     7.049 r  UART_RX/i__carry_i_6/O
                         net (fo=9, routed)           0.581     7.630    UART_RX/dataOut_reg[6]_1
    SLICE_X63Y25         LUT3 (Prop_lut3_I1_O)        0.326     7.956 r  UART_RX/STATE_ACTION.internalVal[0]_i_2/O
                         net (fo=13, routed)          0.456     8.413    UART_RX/dataOut_reg[0]_0
    SLICE_X63Y26         LUT2 (Prop_lut2_I0_O)        0.326     8.739 r  UART_RX/i__carry_i_3/O
                         net (fo=1, routed)           0.000     8.739    DATA_DRIVER/S[1]
    SLICE_X63Y26         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.319 r  DATA_DRIVER/internalVal0_inferred__0/i__carry/O[2]
                         net (fo=3, routed)           0.489     9.808    UART_RX/O[2]
    SLICE_X63Y23         LUT6 (Prop_lut6_I0_O)        0.302    10.110 r  UART_RX/val[4]_i_2/O
                         net (fo=1, routed)           0.348    10.457    DATA_DRIVER/val_reg[4]_1
    SLICE_X62Y23         LUT5 (Prop_lut5_I1_O)        0.124    10.581 r  DATA_DRIVER/val[4]_i_1/O
                         net (fo=1, routed)           0.000    10.581    DATA_DRIVER/val[4]
    SLICE_X62Y23         FDRE                                         r  DATA_DRIVER/val_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.504    14.845    DATA_DRIVER/clk_IBUF_BUFG
    SLICE_X62Y23         FDRE                                         r  DATA_DRIVER/val_reg[4]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X62Y23         FDRE (Setup_fdre_C_D)        0.031    15.101    DATA_DRIVER/val_reg[4]
  -------------------------------------------------------------------
                         required time                         15.101    
                         arrival time                         -10.581    
  -------------------------------------------------------------------
                         slack                                  4.520    

Slack (MET) :             4.687ns  (required time - arrival time)
  Source:                 UART_RX/dataOut_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_DRIVER/STATE_ACTION.internalVal_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.264ns  (logic 1.508ns (28.645%)  route 3.756ns (71.355%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.626     5.147    UART_RX/clk_IBUF_BUFG
    SLICE_X62Y30         FDCE                                         r  UART_RX/dataOut_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y30         FDCE (Prop_fdce_C_Q)         0.456     5.603 r  UART_RX/dataOut_reg[6]/Q
                         net (fo=9, routed)           1.294     6.897    UART_RX/dataOut_reg_n_0_[6]
    SLICE_X62Y26         LUT5 (Prop_lut5_I0_O)        0.152     7.049 r  UART_RX/i__carry_i_6/O
                         net (fo=9, routed)           0.581     7.630    UART_RX/dataOut_reg[6]_1
    SLICE_X63Y25         LUT3 (Prop_lut3_I1_O)        0.326     7.956 r  UART_RX/STATE_ACTION.internalVal[0]_i_2/O
                         net (fo=13, routed)          0.943     8.900    UART_RX/dataOut_reg[0]_0
    SLICE_X62Y24         LUT5 (Prop_lut5_I1_O)        0.326     9.226 r  UART_RX/STATE_ACTION.internalVal[3]_i_5/O
                         net (fo=2, routed)           0.630     9.856    UART_RX/STATE_ACTION.internalVal[3]_i_5_n_0
    SLICE_X63Y24         LUT4 (Prop_lut4_I0_O)        0.124     9.980 r  UART_RX/STATE_ACTION.internalVal[2]_i_4/O
                         net (fo=2, routed)           0.308    10.288    DATA_DRIVER/data3[1]
    SLICE_X63Y23         LUT6 (Prop_lut6_I3_O)        0.124    10.412 r  DATA_DRIVER/STATE_ACTION.internalVal[2]_i_1/O
                         net (fo=1, routed)           0.000    10.412    DATA_DRIVER/internalVal[2]
    SLICE_X63Y23         FDRE                                         r  DATA_DRIVER/STATE_ACTION.internalVal_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.504    14.845    DATA_DRIVER/clk_IBUF_BUFG
    SLICE_X63Y23         FDRE                                         r  DATA_DRIVER/STATE_ACTION.internalVal_reg[2]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X63Y23         FDRE (Setup_fdre_C_D)        0.029    15.099    DATA_DRIVER/STATE_ACTION.internalVal_reg[2]
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                         -10.412    
  -------------------------------------------------------------------
                         slack                                  4.687    

Slack (MET) :             4.724ns  (required time - arrival time)
  Source:                 UART_RX/dataOut_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_DRIVER/val_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.280ns  (logic 1.508ns (28.563%)  route 3.772ns (71.437%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.626     5.147    UART_RX/clk_IBUF_BUFG
    SLICE_X62Y30         FDCE                                         r  UART_RX/dataOut_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y30         FDCE (Prop_fdce_C_Q)         0.456     5.603 r  UART_RX/dataOut_reg[6]/Q
                         net (fo=9, routed)           1.294     6.897    UART_RX/dataOut_reg_n_0_[6]
    SLICE_X62Y26         LUT5 (Prop_lut5_I0_O)        0.152     7.049 r  UART_RX/i__carry_i_6/O
                         net (fo=9, routed)           0.581     7.630    UART_RX/dataOut_reg[6]_1
    SLICE_X63Y25         LUT3 (Prop_lut3_I1_O)        0.326     7.956 r  UART_RX/STATE_ACTION.internalVal[0]_i_2/O
                         net (fo=13, routed)          0.943     8.900    UART_RX/dataOut_reg[0]_0
    SLICE_X62Y24         LUT5 (Prop_lut5_I1_O)        0.326     9.226 r  UART_RX/STATE_ACTION.internalVal[3]_i_5/O
                         net (fo=2, routed)           0.630     9.856    UART_RX/STATE_ACTION.internalVal[3]_i_5_n_0
    SLICE_X63Y24         LUT4 (Prop_lut4_I0_O)        0.124     9.980 r  UART_RX/STATE_ACTION.internalVal[2]_i_4/O
                         net (fo=2, routed)           0.323    10.303    DATA_DRIVER/data3[1]
    SLICE_X64Y23         LUT5 (Prop_lut5_I2_O)        0.124    10.427 r  DATA_DRIVER/val[2]_i_1/O
                         net (fo=1, routed)           0.000    10.427    DATA_DRIVER/val[2]
    SLICE_X64Y23         FDRE                                         r  DATA_DRIVER/val_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.504    14.845    DATA_DRIVER/clk_IBUF_BUFG
    SLICE_X64Y23         FDRE                                         r  DATA_DRIVER/val_reg[2]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X64Y23         FDRE (Setup_fdre_C_D)        0.081    15.151    DATA_DRIVER/val_reg[2]
  -------------------------------------------------------------------
                         required time                         15.151    
                         arrival time                         -10.427    
  -------------------------------------------------------------------
                         slack                                  4.724    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 SEG_REGISTER/REGISTER_SETTER.num3_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG_REGISTER/digit3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.533%)  route 0.113ns (44.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.585     1.468    SEG_REGISTER/clk_IBUF_BUFG
    SLICE_X61Y20         FDSE                                         r  SEG_REGISTER/REGISTER_SETTER.num3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y20         FDSE (Prop_fdse_C_Q)         0.141     1.609 r  SEG_REGISTER/REGISTER_SETTER.num3_reg[1]/Q
                         net (fo=1, routed)           0.113     1.722    SEG_REGISTER/num3[1]
    SLICE_X63Y20         FDRE                                         r  SEG_REGISTER/digit3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.855     1.982    SEG_REGISTER/clk_IBUF_BUFG
    SLICE_X63Y20         FDRE                                         r  SEG_REGISTER/digit3_reg[1]/C
                         clock pessimism             -0.478     1.504    
    SLICE_X63Y20         FDRE (Hold_fdre_C_D)         0.075     1.579    SEG_REGISTER/digit3_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 SEG_REGISTER/REGISTER_SETTER.num1_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG_REGISTER/digit1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.706%)  route 0.117ns (45.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.584     1.467    SEG_REGISTER/clk_IBUF_BUFG
    SLICE_X61Y21         FDSE                                         r  SEG_REGISTER/REGISTER_SETTER.num1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y21         FDSE (Prop_fdse_C_Q)         0.141     1.608 r  SEG_REGISTER/REGISTER_SETTER.num1_reg[1]/Q
                         net (fo=1, routed)           0.117     1.725    SEG_REGISTER/num1[1]
    SLICE_X63Y21         FDRE                                         r  SEG_REGISTER/digit1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.854     1.981    SEG_REGISTER/clk_IBUF_BUFG
    SLICE_X63Y21         FDRE                                         r  SEG_REGISTER/digit1_reg[1]/C
                         clock pessimism             -0.478     1.503    
    SLICE_X63Y21         FDRE (Hold_fdre_C_D)         0.070     1.573    SEG_REGISTER/digit1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 SEG_REGISTER/REGISTER_SETTER.num2_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG_REGISTER/digit2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.549%)  route 0.113ns (44.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.586     1.469    SEG_REGISTER/clk_IBUF_BUFG
    SLICE_X62Y20         FDSE                                         r  SEG_REGISTER/REGISTER_SETTER.num2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDSE (Prop_fdse_C_Q)         0.141     1.610 r  SEG_REGISTER/REGISTER_SETTER.num2_reg[3]/Q
                         net (fo=1, routed)           0.113     1.723    SEG_REGISTER/num2[3]
    SLICE_X63Y19         FDRE                                         r  SEG_REGISTER/digit2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.856     1.983    SEG_REGISTER/clk_IBUF_BUFG
    SLICE_X63Y19         FDRE                                         r  SEG_REGISTER/digit2_reg[3]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X63Y19         FDRE (Hold_fdre_C_D)         0.072     1.556    SEG_REGISTER/digit2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.723    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 DATA_DRIVER/current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_DRIVER/current_state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.296%)  route 0.122ns (39.704%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.584     1.467    DATA_DRIVER/clk_IBUF_BUFG
    SLICE_X61Y22         FDCE                                         r  DATA_DRIVER/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDCE (Prop_fdce_C_Q)         0.141     1.608 r  DATA_DRIVER/current_state_reg[1]/Q
                         net (fo=23, routed)          0.122     1.731    DATA_DRIVER/Q[1]
    SLICE_X60Y22         LUT5 (Prop_lut5_I0_O)        0.045     1.776 r  DATA_DRIVER/current_state[3]_i_2/O
                         net (fo=1, routed)           0.000     1.776    DATA_DRIVER/current_state[3]_i_2_n_0
    SLICE_X60Y22         FDCE                                         r  DATA_DRIVER/current_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.851     1.978    DATA_DRIVER/clk_IBUF_BUFG
    SLICE_X60Y22         FDCE                                         r  DATA_DRIVER/current_state_reg[3]/C
                         clock pessimism             -0.498     1.480    
    SLICE_X60Y22         FDCE (Hold_fdce_C_D)         0.120     1.600    DATA_DRIVER/current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 SEG_REGISTER/REGISTER_SETTER.num0_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG_REGISTER/digit0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.585     1.468    SEG_REGISTER/clk_IBUF_BUFG
    SLICE_X62Y21         FDSE                                         r  SEG_REGISTER/REGISTER_SETTER.num0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDSE (Prop_fdse_C_Q)         0.141     1.609 r  SEG_REGISTER/REGISTER_SETTER.num0_reg[1]/Q
                         net (fo=1, routed)           0.118     1.727    SEG_REGISTER/num0[1]
    SLICE_X63Y21         FDRE                                         r  SEG_REGISTER/digit0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.854     1.981    SEG_REGISTER/clk_IBUF_BUFG
    SLICE_X63Y21         FDRE                                         r  SEG_REGISTER/digit0_reg[1]/C
                         clock pessimism             -0.500     1.481    
    SLICE_X63Y21         FDRE (Hold_fdre_C_D)         0.070     1.551    SEG_REGISTER/digit0_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 SEG_REGISTER/REGISTER_SETTER.num0_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG_REGISTER/digit0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.873%)  route 0.126ns (47.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.585     1.468    SEG_REGISTER/clk_IBUF_BUFG
    SLICE_X62Y21         FDSE                                         r  SEG_REGISTER/REGISTER_SETTER.num0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDSE (Prop_fdse_C_Q)         0.141     1.609 r  SEG_REGISTER/REGISTER_SETTER.num0_reg[0]/Q
                         net (fo=1, routed)           0.126     1.735    SEG_REGISTER/num0[0]
    SLICE_X62Y19         FDRE                                         r  SEG_REGISTER/digit0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.856     1.983    SEG_REGISTER/clk_IBUF_BUFG
    SLICE_X62Y19         FDRE                                         r  SEG_REGISTER/digit0_reg[0]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X62Y19         FDRE (Hold_fdre_C_D)         0.070     1.554    SEG_REGISTER/digit0_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 SEG_REGISTER/REGISTER_SETTER.num0_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG_REGISTER/digit0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.621%)  route 0.108ns (43.379%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.585     1.468    SEG_REGISTER/clk_IBUF_BUFG
    SLICE_X62Y21         FDSE                                         r  SEG_REGISTER/REGISTER_SETTER.num0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDSE (Prop_fdse_C_Q)         0.141     1.609 r  SEG_REGISTER/REGISTER_SETTER.num0_reg[2]/Q
                         net (fo=1, routed)           0.108     1.717    SEG_REGISTER/num0[2]
    SLICE_X63Y20         FDRE                                         r  SEG_REGISTER/digit0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.855     1.982    SEG_REGISTER/clk_IBUF_BUFG
    SLICE_X63Y20         FDRE                                         r  SEG_REGISTER/digit0_reg[2]/C
                         clock pessimism             -0.499     1.483    
    SLICE_X63Y20         FDRE (Hold_fdre_C_D)         0.046     1.529    SEG_REGISTER/digit0_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 SEG_REGISTER/REGISTER_SETTER.num2_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG_REGISTER/digit2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.684%)  route 0.108ns (43.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.586     1.469    SEG_REGISTER/clk_IBUF_BUFG
    SLICE_X62Y20         FDSE                                         r  SEG_REGISTER/REGISTER_SETTER.num2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDSE (Prop_fdse_C_Q)         0.141     1.610 r  SEG_REGISTER/REGISTER_SETTER.num2_reg[0]/Q
                         net (fo=1, routed)           0.108     1.718    SEG_REGISTER/num2[0]
    SLICE_X63Y20         FDRE                                         r  SEG_REGISTER/digit2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.855     1.982    SEG_REGISTER/clk_IBUF_BUFG
    SLICE_X63Y20         FDRE                                         r  SEG_REGISTER/digit2_reg[0]/C
                         clock pessimism             -0.500     1.482    
    SLICE_X63Y20         FDRE (Hold_fdre_C_D)         0.047     1.529    SEG_REGISTER/digit2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 SEG_REGISTER/REGISTER_SETTER.num1_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG_REGISTER/digit1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.784%)  route 0.167ns (54.216%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.584     1.467    SEG_REGISTER/clk_IBUF_BUFG
    SLICE_X61Y21         FDSE                                         r  SEG_REGISTER/REGISTER_SETTER.num1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y21         FDSE (Prop_fdse_C_Q)         0.141     1.608 r  SEG_REGISTER/REGISTER_SETTER.num1_reg[0]/Q
                         net (fo=1, routed)           0.167     1.775    SEG_REGISTER/num1[0]
    SLICE_X63Y19         FDRE                                         r  SEG_REGISTER/digit1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.856     1.983    SEG_REGISTER/clk_IBUF_BUFG
    SLICE_X63Y19         FDRE                                         r  SEG_REGISTER/digit1_reg[0]/C
                         clock pessimism             -0.478     1.505    
    SLICE_X63Y19         FDRE (Hold_fdre_C_D)         0.070     1.575    SEG_REGISTER/digit1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 SEG_REGISTER/REGISTER_SETTER.num3_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG_REGISTER/digit3_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.508%)  route 0.169ns (54.492%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.585     1.468    SEG_REGISTER/clk_IBUF_BUFG
    SLICE_X61Y20         FDSE                                         r  SEG_REGISTER/REGISTER_SETTER.num3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y20         FDSE (Prop_fdse_C_Q)         0.141     1.609 r  SEG_REGISTER/REGISTER_SETTER.num3_reg[0]/Q
                         net (fo=1, routed)           0.169     1.778    SEG_REGISTER/num3[0]
    SLICE_X63Y20         FDRE                                         r  SEG_REGISTER/digit3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.855     1.982    SEG_REGISTER/clk_IBUF_BUFG
    SLICE_X63Y20         FDRE                                         r  SEG_REGISTER/digit3_reg[0]/C
                         clock pessimism             -0.478     1.504    
    SLICE_X63Y20         FDRE (Hold_fdre_C_D)         0.072     1.576    SEG_REGISTER/digit3_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.202    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y24   DATA_DRIVER/STATE_ACTION.internalVal_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y24   DATA_DRIVER/STATE_ACTION.internalVal_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y22   DATA_DRIVER/current_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y22   DATA_DRIVER/current_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y22   DATA_DRIVER/current_state_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y22   DATA_DRIVER/current_state_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y23   DATA_DRIVER/ledEn_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y22   DATA_DRIVER/segEn_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y23   DATA_DRIVER/val_reg[0]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X61Y20   SEG_REGISTER/REGISTER_SETTER.num3_reg[0]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X61Y20   SEG_REGISTER/REGISTER_SETTER.num3_reg[1]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X61Y20   SEG_REGISTER/REGISTER_SETTER.num3_reg[2]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X61Y20   SEG_REGISTER/REGISTER_SETTER.num3_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y29   UART_RX/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y29   UART_RX/FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y24   DATA_DRIVER/STATE_ACTION.internalVal_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y23   DATA_DRIVER/ledEn_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y22   DATA_DRIVER/segEn_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y23   DATA_DRIVER/val_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y24   DATA_DRIVER/STATE_ACTION.internalVal_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y24   DATA_DRIVER/STATE_ACTION.internalVal_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y24   DATA_DRIVER/STATE_ACTION.internalVal_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y22   DATA_DRIVER/current_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y22   DATA_DRIVER/current_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y22   DATA_DRIVER/current_state_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y22   DATA_DRIVER/current_state_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y23   DATA_DRIVER/ledEn_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y22   DATA_DRIVER/segEn_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y23   DATA_DRIVER/val_reg[0]/C



