
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.56+186 (git sha1 51eaaffe0, clang++ 18.1.8 -fPIC -O3)

-- Executing script file `../model/design.ys' --

1. Executing Verilog-2005 frontend: test_2_formal.v
Parsing formal SystemVerilog input from `test_2_formal.v' to AST representation.
Storing AST representation for module `$abstract\place_holder'.
Storing AST representation for module `$abstract\place_holder_2'.
Successfully finished Verilog frontend.

2. Executing PREP pass.

2.1. Executing HIERARCHY pass (managing design hierarchy).

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\place_holder_2'.
Generating RTLIL representation for module `\place_holder_2'.

2.2.1. Analyzing design hierarchy..
Top module:  \place_holder_2

2.2.2. Analyzing design hierarchy..
Top module:  \place_holder_2
Removing unused module `$abstract\place_holder_2'.
Removing unused module `$abstract\place_holder'.
Removed 2 unused modules.
Module place_holder_2 directly or indirectly contains formal properties -> setting "keep" attribute.

2.3. Executing PROC pass (convert processes to netlists).

2.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

2.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$test_2_formal.v:32$1 in module place_holder_2.
Removed a total of 0 dead cases.

2.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 1 redundant assignment.
Promoted 0 assignments to connections.

2.3.4. Executing PROC_INIT pass (extract init attributes).

2.3.5. Executing PROC_ARST pass (detect async resets in processes).

2.3.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~2 debug messages>

2.3.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\place_holder_2.$proc$test_2_formal.v:42$3'.
     1/1: $assert$test_2_formal.v:44$5_EN
Creating decoders for process `\place_holder_2.$proc$test_2_formal.v:32$1'.
     1/1: $0\out[31:0]

2.3.8. Executing PROC_DLATCH pass (convert process syncs to latches).

2.3.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\place_holder_2.\out' using process `\place_holder_2.$proc$test_2_formal.v:32$1'.
  created $dff cell `$procdff$13' with positive edge clock.

2.3.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

2.3.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\place_holder_2.$proc$test_2_formal.v:42$3'.
Removing empty process `place_holder_2.$proc$test_2_formal.v:42$3'.
Found and cleaned up 1 empty switch in `\place_holder_2.$proc$test_2_formal.v:32$1'.
Removing empty process `place_holder_2.$proc$test_2_formal.v:32$1'.
Cleaned up 2 empty switches.

2.3.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module place_holder_2.
<suppressed ~2 debug messages>

2.4. Executing FUTURE pass.

2.5. Executing OPT_EXPR pass (perform const folding).
Optimizing module place_holder_2.

2.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \place_holder_2..
Removed 1 unused cells and 5 unused wires.
<suppressed ~2 debug messages>

2.7. Executing CHECK pass (checking for obvious problems).
Checking module place_holder_2...
Found and reported 0 problems.

2.8. Executing OPT pass (performing simple optimizations).

2.8.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module place_holder_2.

2.8.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\place_holder_2'.
Removed a total of 0 cells.

2.8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \place_holder_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

2.8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \place_holder_2.
Performed a total of 0 changes.

2.8.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\place_holder_2'.
Removed a total of 0 cells.

2.8.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \place_holder_2..

2.8.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module place_holder_2.

2.8.8. Finished OPT passes. (There is nothing left to do.)

2.9. Executing WREDUCE pass (reducing word size of cells).
Removed top 30 bits (of 32) from port B of cell place_holder_2.$mod$test_2_formal.v:44$6 ($mod).
Removed top 30 bits (of 32) from port B of cell place_holder_2.$add$test_2_formal.v:37$2 ($add).

2.10. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \place_holder_2..

2.11. Executing MEMORY_COLLECT pass (generating $mem cells).

2.12. Executing OPT pass (performing simple optimizations).

2.12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module place_holder_2.

2.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\place_holder_2'.
Removed a total of 0 cells.

2.12.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \place_holder_2..

2.12.4. Finished fast OPT passes.

2.13. Printing statistics.

=== place_holder_2 ===

        +----------Local Count, excluding submodules.
        | 
        8 wires
      132 wire bits
        3 public wires
       34 public wire bits
        3 ports
       34 port bits
        7 cells
        1   $add
        1   $check
        1   $dff
        1   $logic_not
        1   $mod
        2   $mux

2.14. Executing CHECK pass (checking for obvious problems).
Checking module place_holder_2...
Found and reported 0 problems.

3. Executing HIERARCHY pass (managing design hierarchy).
Attribute `top' found on module `place_holder_2'. Setting top module to place_holder_2.

3.1. Analyzing design hierarchy..
Top module:  \place_holder_2

3.2. Analyzing design hierarchy..
Top module:  \place_holder_2
Removed 0 unused modules.
Module place_holder_2 directly or indirectly contains formal properties -> setting "keep" attribute.

4. Executing jny backend.

5. Executing RTLIL backend.
Output filename: ../model/design.il

End of script. Logfile hash: 943e1efb3b, CPU: user 0.01s system 0.00s, MEM: 14.76 MB peak
Yosys 0.56+186 (git sha1 51eaaffe0, clang++ 18.1.8 -fPIC -O3)
Time spent: 25% 5x opt_expr (0 sec), 19% 4x opt_clean (0 sec), ...
