-- Simple 1-port RAM

library ieee;
USE ieee.std_logic_1164.all;


ENTITY DualPortRAM IS
	GENERIC
	(
		addrbits : integer := 11;
		databits : integer := 8;
	)
	PORT
	(
		address_a		: IN STD_LOGIC_VECTOR (addrbits-1 downto 0);
		address_b		: IN STD_LOGIC_VECTOR (addrbits-1 downto 0);
		clock		: IN STD_LOGIC  := '1';
		data_a		: IN STD_LOGIC_VECTOR (databits downto 0);
		data_b		: IN STD_LOGIC_VECTOR (databits downto 0);
		wren_a		: IN STD_LOGIC  := '0';
		wren_b		: IN STD_LOGIC  := '0';
		q_a		: OUT STD_LOGIC_VECTOR (databits downto 0);
		q_b		: OUT STD_LOGIC_VECTOR (databits downto 0)
	);
END DualPortRAM;

architecture arch of DualPortRAM is


begin


end architecture;
