

================================================================
== Vivado HLS Report for 'Conv_1'
================================================================
* Date:           Tue Jun 11 19:35:19 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        ULTRA_HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     5.417|        0.63|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+----------+-----+----------+---------+
    |     Latency    |    Interval    | Pipeline|
    | min |    max   | min |    max   |   Type  |
    +-----+----------+-----+----------+---------+
    |  433|  25822919|  433|  25822919|   none  |
    +-----+----------+-----+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+--------+----------+----------+-----------+-----------+-------------+----------+
        |             |      Latency      | Iteration|  Initiation Interval  |     Trip    |          |
        |  Loop Name  |   min  |    max   |  Latency |  achieved |   target  |    Count    | Pipelined|
        +-------------+--------+----------+----------+-----------+-----------+-------------+----------+
        |- Loop 1     |   18436|     18436|         6|          1|          1|        18432|    yes   |
        |- Loop 2     |      65|        65|         3|          1|          1|           64|    yes   |
        |- Loop 3     |  203330|  25822910|    203330|          -|          -|   1 ~ 127   |    no    |
        | + Loop 3.1  |    2594|      2594|         4|          1|          1|         2592|    yes   |
        | + Loop 3.2  |  200731|    200731|        30|          2|          1|       100352|    yes   |
        |- Loop 4     |     416|     18560|         2|          1|          1| 416 ~ 18560 |    yes   |
        +-------------+--------+----------+----------+-----------+-----------+-------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 4
  * Pipeline-2: initiation interval (II) = 2, depth = 30
  * Pipeline-3: initiation interval (II) = 1, depth = 6
  * Pipeline-4: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 67
* Pipeline : 5
  Pipeline-0 : II = 1, D = 2, States = { 17 18 }
  Pipeline-1 : II = 1, D = 4, States = { 21 22 23 24 }
  Pipeline-2 : II = 2, D = 30, States = { 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 }
  Pipeline-3 : II = 1, D = 6, States = { 57 58 59 60 61 62 }
  Pipeline-4 : II = 1, D = 3, States = { 64 65 66 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / (!tmp_s & !tmp_107)
	20  / (!tmp_s & tmp_107)
	57  / (tmp_s)
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	19  / (!tmp_112)
	18  / (tmp_112)
18 --> 
	17  / true
19 --> 
20 --> 
	21  / (tmp_111)
	19  / (!tmp_111)
21 --> 
	25  / (exitcond_flatten23)
	22  / (!exitcond_flatten23)
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	21  / true
25 --> 
	26  / true
26 --> 
	56  / (exitcond_flatten25)
	27  / (!exitcond_flatten25)
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	26  / true
56 --> 
	20  / true
57 --> 
	63  / (exitcond_flatten)
	58  / (!exitcond_flatten)
58 --> 
	59  / true
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	62  / true
62 --> 
	57  / true
63 --> 
	64  / true
64 --> 
	67  / (exitcond)
	65  / (!exitcond)
65 --> 
	66  / true
66 --> 
	64  / true
67 --> 
	19  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.37>
ST_1 : Operation 68 [1/1] (2.18ns)   --->   "%tmp_V = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)" [ULTRA_HLS/convolution.h:25]   --->   Operation 68 'read' 'tmp_V' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_1 : Operation 69 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_V)" [ULTRA_HLS/convolution.h:27]   --->   Operation 69 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>

State 2 <SV = 1> <Delay = 4.37>
ST_2 : Operation 70 [1/1] (2.18ns)   --->   "%tmp_V_136 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)" [ULTRA_HLS/convolution.h:29]   --->   Operation 70 'read' 'tmp_V_136' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_2 : Operation 71 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_V_136)" [ULTRA_HLS/convolution.h:31]   --->   Operation 71 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>

State 3 <SV = 2> <Delay = 4.37>
ST_3 : Operation 72 [1/1] (2.18ns)   --->   "%tmp_V_138 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)" [ULTRA_HLS/convolution.h:33]   --->   Operation 72 'read' 'tmp_V_138' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 73 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_V_138)" [ULTRA_HLS/convolution.h:35]   --->   Operation 73 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>

State 4 <SV = 3> <Delay = 4.37>
ST_4 : Operation 74 [1/1] (2.18ns)   --->   "%tmp_V_140 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)" [ULTRA_HLS/convolution.h:37]   --->   Operation 74 'read' 'tmp_V_140' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_4 : Operation 75 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_V_140)" [ULTRA_HLS/convolution.h:39]   --->   Operation 75 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>

State 5 <SV = 4> <Delay = 4.37>
ST_5 : Operation 76 [1/1] (2.18ns)   --->   "%tmp_V_142 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)" [ULTRA_HLS/convolution.h:41]   --->   Operation 76 'read' 'tmp_V_142' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_5 : Operation 77 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_V_142)" [ULTRA_HLS/convolution.h:43]   --->   Operation 77 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>

State 6 <SV = 5> <Delay = 4.37>
ST_6 : Operation 78 [1/1] (2.18ns)   --->   "%tmp_V_144 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)" [ULTRA_HLS/convolution.h:45]   --->   Operation 78 'read' 'tmp_V_144' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_6 : Operation 79 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_V_144)" [ULTRA_HLS/convolution.h:47]   --->   Operation 79 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>

State 7 <SV = 6> <Delay = 4.37>
ST_7 : Operation 80 [1/1] (2.18ns)   --->   "%tmp_V_146 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)" [ULTRA_HLS/convolution.h:49]   --->   Operation 80 'read' 'tmp_V_146' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_7 : Operation 81 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_V_146)" [ULTRA_HLS/convolution.h:51]   --->   Operation 81 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>

State 8 <SV = 7> <Delay = 4.38>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %stream_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str204, i32 0, i32 0, [1 x i8]* @p_str205, [1 x i8]* @p_str206, [1 x i8]* @p_str207, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str208, [1 x i8]* @p_str209)"   --->   Operation 82 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %stream_in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str197, i32 0, i32 0, [1 x i8]* @p_str198, [1 x i8]* @p_str199, [1 x i8]* @p_str200, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str201, [1 x i8]* @p_str202)"   --->   Operation 83 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([288 x i8]* @A_V_2_0, [288 x i8]* @A_V_2_1, [288 x i8]* @A_V_2_2, [288 x i8]* @A_V_2_3, [288 x i8]* @A_V_2_4, [288 x i8]* @A_V_2_5, [288 x i8]* @A_V_2_6, [288 x i8]* @A_V_2_7, [288 x i8]* @A_V_2_8, [1 x i8]* @p_str1, [12 x i8]* @p_str8, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [ULTRA_HLS/convolution.h:16]   --->   Operation 84 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([6144 x i8]* @B_V_2_0, [6144 x i8]* @B_V_2_1, [6144 x i8]* @B_V_2_2, [1 x i8]* @p_str1, [12 x i8]* @p_str8, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [ULTRA_HLS/convolution.h:17]   --->   Operation 85 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([64 x i8]* @bias_V_8, [1 x i8]* @p_str1, [14 x i8]* @p_str9, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [ULTRA_HLS/convolution.h:18]   --->   Operation 86 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (2.18ns)   --->   "%tmp_V_148 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)" [ULTRA_HLS/convolution.h:53]   --->   Operation 87 'read' 'tmp_V_148' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_8 : Operation 88 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_V_148)" [ULTRA_HLS/convolution.h:55]   --->   Operation 88 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_8 : Operation 89 [1/1] (2.42ns)   --->   "%tmp_s = icmp eq i16 %tmp_V, 3" [ULTRA_HLS/convolution.h:57]   --->   Operation 89 'icmp' 'tmp_s' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %0, label %3" [ULTRA_HLS/convolution.h:57]   --->   Operation 90 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (2.42ns)   --->   "%tmp_107 = icmp eq i16 %tmp_V, 0" [ULTRA_HLS/convolution.h:78]   --->   Operation 91 'icmp' 'tmp_107' <Predicate = (!tmp_s)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "br i1 %tmp_107, label %.preheader487.preheader, label %7" [ULTRA_HLS/convolution.h:78]   --->   Operation 92 'br' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%lhs_V = sext i16 %tmp_V_144 to i32" [ULTRA_HLS/convolution.h:115]   --->   Operation 93 'sext' 'lhs_V' <Predicate = (!tmp_s & !tmp_107)> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%rhs_V = sext i16 %tmp_V_140 to i32" [ULTRA_HLS/convolution.h:115]   --->   Operation 94 'sext' 'rhs_V' <Predicate = (!tmp_s & !tmp_107)> <Delay = 0.00>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_109 = sext i16 %tmp_V_138 to i32" [ULTRA_HLS/convolution.h:115]   --->   Operation 95 'sext' 'tmp_109' <Predicate = (!tmp_s & !tmp_107)> <Delay = 0.00>
ST_8 : Operation 96 [3/3] (3.89ns)   --->   "%tmp8 = mul i32 %tmp_109, %tmp_109" [ULTRA_HLS/convolution.h:115]   --->   Operation 96 'mul' 'tmp8' <Predicate = (!tmp_s & !tmp_107)> <Delay = 3.89> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 97 [3/3] (3.89ns)   --->   "%tmp9 = mul i32 %rhs_V, %lhs_V" [ULTRA_HLS/convolution.h:115]   --->   Operation 97 'mul' 'tmp9' <Predicate = (!tmp_s & !tmp_107)> <Delay = 3.89> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 98 [1/1] (1.76ns)   --->   "br label %.preheader487" [ULTRA_HLS/convolution.h:80]   --->   Operation 98 'br' <Predicate = (!tmp_s & tmp_107)> <Delay = 1.76>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_202 = trunc i16 %tmp_V_148 to i8" [ULTRA_HLS/convolution.h:59]   --->   Operation 99 'trunc' 'tmp_202' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "store i8 %tmp_202, i8* @multiple_V_8, align 1" [ULTRA_HLS/convolution.h:59]   --->   Operation 100 'store' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 101 [1/1] (1.76ns)   --->   "br label %.preheader491" [ULTRA_HLS/convolution.h:60]   --->   Operation 101 'br' <Predicate = (tmp_s)> <Delay = 1.76>

State 9 <SV = 8> <Delay = 3.89>
ST_9 : Operation 102 [2/3] (3.89ns)   --->   "%tmp8 = mul i32 %tmp_109, %tmp_109" [ULTRA_HLS/convolution.h:115]   --->   Operation 102 'mul' 'tmp8' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 103 [2/3] (3.89ns)   --->   "%tmp9 = mul i32 %rhs_V, %lhs_V" [ULTRA_HLS/convolution.h:115]   --->   Operation 103 'mul' 'tmp9' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 104 [1/3] (0.00ns)   --->   "%tmp8 = mul i32 %tmp_109, %tmp_109" [ULTRA_HLS/convolution.h:115]   --->   Operation 104 'mul' 'tmp8' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 105 [1/3] (0.00ns)   --->   "%tmp9 = mul i32 %rhs_V, %lhs_V" [ULTRA_HLS/convolution.h:115]   --->   Operation 105 'mul' 'tmp9' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 3.95>
ST_11 : Operation 106 [5/5] (3.95ns)   --->   "%p_5 = mul i32 %tmp9, %tmp8" [ULTRA_HLS/convolution.h:115]   --->   Operation 106 'mul' 'p_5' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.95>
ST_12 : Operation 107 [4/5] (3.95ns)   --->   "%p_5 = mul i32 %tmp9, %tmp8" [ULTRA_HLS/convolution.h:115]   --->   Operation 107 'mul' 'p_5' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.95>
ST_13 : Operation 108 [3/5] (3.95ns)   --->   "%p_5 = mul i32 %tmp9, %tmp8" [ULTRA_HLS/convolution.h:115]   --->   Operation 108 'mul' 'p_5' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.95>
ST_14 : Operation 109 [2/5] (3.95ns)   --->   "%p_5 = mul i32 %tmp9, %tmp8" [ULTRA_HLS/convolution.h:115]   --->   Operation 109 'mul' 'p_5' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.95>
ST_15 : Operation 110 [1/5] (3.95ns)   --->   "%p_5 = mul i32 %tmp9, %tmp8" [ULTRA_HLS/convolution.h:115]   --->   Operation 110 'mul' 'p_5' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 2.55>
ST_16 : Operation 111 [1/1] (2.55ns)   --->   "%KER_bound = add i32 %p_5, %lhs_V" [ULTRA_HLS/convolution.h:115]   --->   Operation 111 'add' 'KER_bound' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 112 [1/1] (1.76ns)   --->   "br label %8" [ULTRA_HLS/convolution.h:116]   --->   Operation 112 'br' <Predicate = true> <Delay = 1.76>

State 17 <SV = 16> <Delay = 2.52>
ST_17 : Operation 113 [1/1] (0.00ns)   --->   "%i8 = phi i31 [ 0, %7 ], [ %i, %9 ]" [ULTRA_HLS/convolution.h:116]   --->   Operation 113 'phi' 'i8' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 114 [1/1] (0.00ns)   --->   "%i8_cast = zext i31 %i8 to i32" [ULTRA_HLS/convolution.h:116]   --->   Operation 114 'zext' 'i8_cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 115 [1/1] (2.47ns)   --->   "%tmp_112 = icmp slt i32 %i8_cast, %KER_bound" [ULTRA_HLS/convolution.h:116]   --->   Operation 115 'icmp' 'tmp_112' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 116 [1/1] (2.52ns)   --->   "%i = add i31 %i8, 1" [ULTRA_HLS/convolution.h:116]   --->   Operation 116 'add' 'i' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 117 [1/1] (0.00ns)   --->   "br i1 %tmp_112, label %9, label %.loopexit.loopexit" [ULTRA_HLS/convolution.h:116]   --->   Operation 117 'br' <Predicate = true> <Delay = 0.00>

State 18 <SV = 17> <Delay = 4.37>
ST_18 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_115 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str40)" [ULTRA_HLS/convolution.h:117]   --->   Operation 118 'specregionbegin' 'tmp_115' <Predicate = (tmp_112)> <Delay = 0.00>
ST_18 : Operation 119 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 416, i32 18560, i32 10632, [1 x i8]* @p_str1) nounwind" [ULTRA_HLS/convolution.h:118]   --->   Operation 119 'speclooptripcount' <Predicate = (tmp_112)> <Delay = 0.00>
ST_18 : Operation 120 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [ULTRA_HLS/convolution.h:119]   --->   Operation 120 'specpipeline' <Predicate = (tmp_112)> <Delay = 0.00>
ST_18 : Operation 121 [1/1] (2.18ns)   --->   "%tmp_V_151 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)" [ULTRA_HLS/convolution.h:120]   --->   Operation 121 'read' 'tmp_V_151' <Predicate = (tmp_112)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_18 : Operation 122 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_V_151)" [ULTRA_HLS/convolution.h:121]   --->   Operation 122 'write' <Predicate = (tmp_112)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_18 : Operation 123 [1/1] (0.00ns)   --->   "%empty_141 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str40, i32 %tmp_115)" [ULTRA_HLS/convolution.h:122]   --->   Operation 123 'specregionend' 'empty_141' <Predicate = (tmp_112)> <Delay = 0.00>
ST_18 : Operation 124 [1/1] (0.00ns)   --->   "br label %8" [ULTRA_HLS/convolution.h:116]   --->   Operation 124 'br' <Predicate = (tmp_112)> <Delay = 0.00>

State 19 <SV = 17> <Delay = 0.00>
ST_19 : Operation 125 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 125 'br' <Predicate = (!tmp_s & !tmp_107)> <Delay = 0.00>
ST_19 : Operation 126 [1/1] (0.00ns)   --->   "br label %.loopexit490"   --->   Operation 126 'br' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_19 : Operation 127 [1/1] (0.00ns)   --->   "ret void" [ULTRA_HLS/convolution.h:124]   --->   Operation 127 'ret' <Predicate = true> <Delay = 0.00>

State 20 <SV = 8> <Delay = 3.40>
ST_20 : Operation 128 [1/1] (0.00ns)   --->   "%num_img = phi i15 [ %num_img_6, %6 ], [ 0, %.preheader487.preheader ]" [ULTRA_HLS/convolution.h:80]   --->   Operation 128 'phi' 'num_img' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 129 [1/1] (0.00ns)   --->   "%num_img_cast = zext i15 %num_img to i16" [ULTRA_HLS/convolution.h:80]   --->   Operation 129 'zext' 'num_img_cast' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 130 [1/1] (2.42ns)   --->   "%tmp_111 = icmp slt i16 %num_img_cast, %tmp_V_136" [ULTRA_HLS/convolution.h:80]   --->   Operation 130 'icmp' 'tmp_111' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 131 [1/1] (1.94ns)   --->   "%num_img_6 = add i15 %num_img, 1" [ULTRA_HLS/convolution.h:80]   --->   Operation 131 'add' 'num_img_6' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 132 [1/1] (0.00ns)   --->   "br i1 %tmp_111, label %4, label %.loopexit.loopexit450" [ULTRA_HLS/convolution.h:80]   --->   Operation 132 'br' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_114 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str37)" [ULTRA_HLS/convolution.h:81]   --->   Operation 133 'specregionbegin' 'tmp_114' <Predicate = (tmp_111)> <Delay = 0.00>
ST_20 : Operation 134 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1, i32 127, i32 64, [1 x i8]* @p_str1) nounwind" [ULTRA_HLS/convolution.h:82]   --->   Operation 134 'speclooptripcount' <Predicate = (tmp_111)> <Delay = 0.00>
ST_20 : Operation 135 [1/1] (1.76ns)   --->   "br label %.preheader485" [ULTRA_HLS/convolution.h:83]   --->   Operation 135 'br' <Predicate = (tmp_111)> <Delay = 1.76>
ST_20 : Operation 136 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 136 'br' <Predicate = (!tmp_111)> <Delay = 0.00>

State 21 <SV = 9> <Delay = 2.96>
ST_21 : Operation 137 [1/1] (0.00ns)   --->   "%indvar_flatten15 = phi i12 [ 0, %4 ], [ %indvar_flatten_next2_3, %5 ]"   --->   Operation 137 'phi' 'indvar_flatten15' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 138 [1/1] (0.00ns)   --->   "%j2 = phi i4 [ 0, %4 ], [ %tmp_117_mid2_v, %5 ]" [ULTRA_HLS/convolution.h:89]   --->   Operation 138 'phi' 'j2' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 139 [1/1] (0.00ns)   --->   "%indvar_flatten16 = phi i10 [ 0, %4 ], [ %indvar_flatten_next2_2, %5 ]"   --->   Operation 139 'phi' 'indvar_flatten16' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 140 [1/1] (0.00ns)   --->   "%k = phi i4 [ 0, %4 ], [ %k_mid2, %5 ]" [ULTRA_HLS/convolution.h:85]   --->   Operation 140 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 141 [1/1] (0.00ns)   --->   "%i3 = phi i6 [ 0, %4 ], [ %i_4, %5 ]"   --->   Operation 141 'phi' 'i3' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 142 [1/1] (1.99ns)   --->   "%exitcond_flatten23 = icmp eq i12 %indvar_flatten15, -1504"   --->   Operation 142 'icmp' 'exitcond_flatten23' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 143 [1/1] (1.54ns)   --->   "%indvar_flatten_next2_3 = add i12 %indvar_flatten15, 1"   --->   Operation 143 'add' 'indvar_flatten_next2_3' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 144 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten23, label %.preheader481.preheader, label %.preheader486.preheader"   --->   Operation 144 'br' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 145 [1/1] (1.77ns)   --->   "%exitcond_flatten24 = icmp eq i10 %indvar_flatten16, 288"   --->   Operation 145 'icmp' 'exitcond_flatten24' <Predicate = (!exitcond_flatten23)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 146 [1/1] (1.73ns)   --->   "%indvar_flatten44_op = add i10 %indvar_flatten16, 1"   --->   Operation 146 'add' 'indvar_flatten44_op' <Predicate = (!exitcond_flatten23)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 147 [1/1] (0.68ns)   --->   "%indvar_flatten_next2_2 = select i1 %exitcond_flatten24, i10 1, i10 %indvar_flatten44_op"   --->   Operation 147 'select' 'indvar_flatten_next2_2' <Predicate = (!exitcond_flatten23)> <Delay = 0.68> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 22 <SV = 10> <Delay = 5.41>
ST_22 : Operation 148 [1/1] (1.73ns)   --->   "%j_3 = add i4 1, %j2" [ULTRA_HLS/convolution.h:83]   --->   Operation 148 'add' 'j_3' <Predicate = (!exitcond_flatten23 & exitcond_flatten24)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 149 [1/1] (1.02ns)   --->   "%k_mid = select i1 %exitcond_flatten24, i4 0, i4 %k" [ULTRA_HLS/convolution.h:85]   --->   Operation 149 'select' 'k_mid' <Predicate = (!exitcond_flatten23)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 150 [1/1] (1.02ns)   --->   "%tmp_117_mid2_v = select i1 %exitcond_flatten24, i4 %j_3, i4 %j2" [ULTRA_HLS/convolution.h:89]   --->   Operation 150 'select' 'tmp_117_mid2_v' <Predicate = (!exitcond_flatten23)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node exitcond8_mid)   --->   "%not_exitcond_flatten = xor i1 %exitcond_flatten24, true" [ULTRA_HLS/convolution.h:85]   --->   Operation 151 'xor' 'not_exitcond_flatten' <Predicate = (!exitcond_flatten23)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 152 [1/1] (1.42ns)   --->   "%exitcond16 = icmp eq i6 %i3, -32" [ULTRA_HLS/convolution.h:85]   --->   Operation 152 'icmp' 'exitcond16' <Predicate = (!exitcond_flatten23)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 153 [1/1] (0.97ns) (out node of the LUT)   --->   "%exitcond8_mid = and i1 %exitcond16, %not_exitcond_flatten" [ULTRA_HLS/convolution.h:85]   --->   Operation 153 'and' 'exitcond8_mid' <Predicate = (!exitcond_flatten23)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 154 [1/1] (1.73ns)   --->   "%k_5 = add i4 1, %k_mid" [ULTRA_HLS/convolution.h:84]   --->   Operation 154 'add' 'k_5' <Predicate = (!exitcond_flatten23)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node i3_mid2)   --->   "%tmp_191 = or i1 %exitcond8_mid, %exitcond_flatten24" [ULTRA_HLS/convolution.h:85]   --->   Operation 155 'or' 'tmp_191' <Predicate = (!exitcond_flatten23)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 156 [1/1] (1.18ns) (out node of the LUT)   --->   "%i3_mid2 = select i1 %tmp_191, i6 0, i6 %i3" [ULTRA_HLS/convolution.h:85]   --->   Operation 156 'select' 'i3_mid2' <Predicate = (!exitcond_flatten23)> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 157 [1/1] (1.02ns)   --->   "%k_mid2 = select i1 %exitcond8_mid, i4 %k_5, i4 %k_mid" [ULTRA_HLS/convolution.h:85]   --->   Operation 157 'select' 'k_mid2' <Predicate = (!exitcond_flatten23)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_123 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str38)" [ULTRA_HLS/convolution.h:86]   --->   Operation 158 'specregionbegin' 'tmp_123' <Predicate = (!exitcond_flatten23)> <Delay = 0.00>
ST_22 : Operation 159 [1/1] (0.00ns)   --->   "%empty_138 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str38, i32 %tmp_123)" [ULTRA_HLS/convolution.h:90]   --->   Operation 159 'specregionend' 'empty_138' <Predicate = (!exitcond_flatten23)> <Delay = 0.00>
ST_22 : Operation 160 [1/1] (1.82ns)   --->   "%i_4 = add i6 %i3_mid2, 1" [ULTRA_HLS/convolution.h:85]   --->   Operation 160 'add' 'i_4' <Predicate = (!exitcond_flatten23)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 161 [1/1] (0.00ns)   --->   "br label %.preheader485" [ULTRA_HLS/convolution.h:85]   --->   Operation 161 'br' <Predicate = (!exitcond_flatten23)> <Delay = 0.00>

State 23 <SV = 11> <Delay = 3.72>
ST_23 : Operation 162 [1/1] (0.00ns)   --->   "%tmp_117_mid2_cast = zext i4 %tmp_117_mid2_v to i10" [ULTRA_HLS/convolution.h:85]   --->   Operation 162 'zext' 'tmp_117_mid2_cast' <Predicate = (!exitcond_flatten23)> <Delay = 0.00>
ST_23 : Operation 163 [1/1] (2.18ns)   --->   "%tmp_V_157 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)" [ULTRA_HLS/convolution.h:88]   --->   Operation 163 'read' 'tmp_V_157' <Predicate = (!exitcond_flatten23)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_23 : Operation 164 [1/1] (0.00ns)   --->   "%tmp_124_cast = zext i6 %i3_mid2 to i10" [ULTRA_HLS/convolution.h:85]   --->   Operation 164 'zext' 'tmp_124_cast' <Predicate = (!exitcond_flatten23)> <Delay = 0.00>
ST_23 : Operation 165 [1/1] (0.00ns)   --->   "%tmp_192 = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %i3_mid2, i3 0)" [ULTRA_HLS/convolution.h:85]   --->   Operation 165 'bitconcatenate' 'tmp_192' <Predicate = (!exitcond_flatten23)> <Delay = 0.00>
ST_23 : Operation 166 [1/1] (0.00ns)   --->   "%p_shl8_cast = zext i9 %tmp_192 to i10" [ULTRA_HLS/convolution.h:89]   --->   Operation 166 'zext' 'p_shl8_cast' <Predicate = (!exitcond_flatten23)> <Delay = 0.00>
ST_23 : Operation 167 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_193 = add i10 %p_shl8_cast, %tmp_124_cast" [ULTRA_HLS/convolution.h:89]   --->   Operation 167 'add' 'tmp_193' <Predicate = (!exitcond_flatten23)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 168 [1/1] (3.72ns) (root node of TernaryAdder)   --->   "%tmp_194 = add i10 %tmp_117_mid2_cast, %tmp_193" [ULTRA_HLS/convolution.h:89]   --->   Operation 168 'add' 'tmp_194' <Predicate = (!exitcond_flatten23)> <Delay = 3.72> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 169 [1/1] (0.00ns)   --->   "%tmp_228 = trunc i16 %tmp_V_157 to i8" [ULTRA_HLS/convolution.h:89]   --->   Operation 169 'trunc' 'tmp_228' <Predicate = (!exitcond_flatten23)> <Delay = 0.00>
ST_23 : Operation 170 [1/1] (1.36ns)   --->   "switch i4 %k_mid2, label %branch89 [
    i4 0, label %branch81
    i4 1, label %branch82
    i4 2, label %branch83
    i4 3, label %branch84
    i4 4, label %branch85
    i4 5, label %branch86
    i4 6, label %branch87
    i4 7, label %branch88
  ]" [ULTRA_HLS/convolution.h:89]   --->   Operation 170 'switch' <Predicate = (!exitcond_flatten23)> <Delay = 1.36>

State 24 <SV = 12> <Delay = 3.25>
ST_24 : Operation 171 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [ULTRA_HLS/convolution.h:87]   --->   Operation 171 'specpipeline' <Predicate = (!exitcond_flatten23)> <Delay = 0.00>
ST_24 : Operation 172 [1/1] (0.00ns)   --->   "%tmp_206_cast = zext i10 %tmp_194 to i64" [ULTRA_HLS/convolution.h:89]   --->   Operation 172 'zext' 'tmp_206_cast' <Predicate = (!exitcond_flatten23)> <Delay = 0.00>
ST_24 : Operation 173 [1/1] (0.00ns)   --->   "%A_V_2_0_addr = getelementptr [288 x i8]* @A_V_2_0, i64 0, i64 %tmp_206_cast" [ULTRA_HLS/convolution.h:89]   --->   Operation 173 'getelementptr' 'A_V_2_0_addr' <Predicate = (!exitcond_flatten23)> <Delay = 0.00>
ST_24 : Operation 174 [1/1] (0.00ns)   --->   "%A_V_2_1_addr = getelementptr [288 x i8]* @A_V_2_1, i64 0, i64 %tmp_206_cast" [ULTRA_HLS/convolution.h:89]   --->   Operation 174 'getelementptr' 'A_V_2_1_addr' <Predicate = (!exitcond_flatten23)> <Delay = 0.00>
ST_24 : Operation 175 [1/1] (0.00ns)   --->   "%A_V_2_2_addr = getelementptr [288 x i8]* @A_V_2_2, i64 0, i64 %tmp_206_cast" [ULTRA_HLS/convolution.h:89]   --->   Operation 175 'getelementptr' 'A_V_2_2_addr' <Predicate = (!exitcond_flatten23)> <Delay = 0.00>
ST_24 : Operation 176 [1/1] (0.00ns)   --->   "%A_V_2_3_addr = getelementptr [288 x i8]* @A_V_2_3, i64 0, i64 %tmp_206_cast" [ULTRA_HLS/convolution.h:89]   --->   Operation 176 'getelementptr' 'A_V_2_3_addr' <Predicate = (!exitcond_flatten23)> <Delay = 0.00>
ST_24 : Operation 177 [1/1] (0.00ns)   --->   "%A_V_2_4_addr = getelementptr [288 x i8]* @A_V_2_4, i64 0, i64 %tmp_206_cast" [ULTRA_HLS/convolution.h:89]   --->   Operation 177 'getelementptr' 'A_V_2_4_addr' <Predicate = (!exitcond_flatten23)> <Delay = 0.00>
ST_24 : Operation 178 [1/1] (0.00ns)   --->   "%A_V_2_5_addr = getelementptr [288 x i8]* @A_V_2_5, i64 0, i64 %tmp_206_cast" [ULTRA_HLS/convolution.h:89]   --->   Operation 178 'getelementptr' 'A_V_2_5_addr' <Predicate = (!exitcond_flatten23)> <Delay = 0.00>
ST_24 : Operation 179 [1/1] (0.00ns)   --->   "%A_V_2_6_addr = getelementptr [288 x i8]* @A_V_2_6, i64 0, i64 %tmp_206_cast" [ULTRA_HLS/convolution.h:89]   --->   Operation 179 'getelementptr' 'A_V_2_6_addr' <Predicate = (!exitcond_flatten23)> <Delay = 0.00>
ST_24 : Operation 180 [1/1] (0.00ns)   --->   "%A_V_2_7_addr = getelementptr [288 x i8]* @A_V_2_7, i64 0, i64 %tmp_206_cast" [ULTRA_HLS/convolution.h:89]   --->   Operation 180 'getelementptr' 'A_V_2_7_addr' <Predicate = (!exitcond_flatten23)> <Delay = 0.00>
ST_24 : Operation 181 [1/1] (0.00ns)   --->   "%A_V_2_8_addr = getelementptr [288 x i8]* @A_V_2_8, i64 0, i64 %tmp_206_cast" [ULTRA_HLS/convolution.h:89]   --->   Operation 181 'getelementptr' 'A_V_2_8_addr' <Predicate = (!exitcond_flatten23)> <Delay = 0.00>
ST_24 : Operation 182 [1/1] (3.25ns)   --->   "store i8 %tmp_228, i8* %A_V_2_7_addr, align 1" [ULTRA_HLS/convolution.h:89]   --->   Operation 182 'store' <Predicate = (k_mid2 == 7)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_24 : Operation 183 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:89]   --->   Operation 183 'br' <Predicate = (k_mid2 == 7)> <Delay = 0.00>
ST_24 : Operation 184 [1/1] (3.25ns)   --->   "store i8 %tmp_228, i8* %A_V_2_6_addr, align 1" [ULTRA_HLS/convolution.h:89]   --->   Operation 184 'store' <Predicate = (k_mid2 == 6)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_24 : Operation 185 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:89]   --->   Operation 185 'br' <Predicate = (k_mid2 == 6)> <Delay = 0.00>
ST_24 : Operation 186 [1/1] (3.25ns)   --->   "store i8 %tmp_228, i8* %A_V_2_5_addr, align 1" [ULTRA_HLS/convolution.h:89]   --->   Operation 186 'store' <Predicate = (k_mid2 == 5)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_24 : Operation 187 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:89]   --->   Operation 187 'br' <Predicate = (k_mid2 == 5)> <Delay = 0.00>
ST_24 : Operation 188 [1/1] (3.25ns)   --->   "store i8 %tmp_228, i8* %A_V_2_4_addr, align 1" [ULTRA_HLS/convolution.h:89]   --->   Operation 188 'store' <Predicate = (k_mid2 == 4)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_24 : Operation 189 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:89]   --->   Operation 189 'br' <Predicate = (k_mid2 == 4)> <Delay = 0.00>
ST_24 : Operation 190 [1/1] (3.25ns)   --->   "store i8 %tmp_228, i8* %A_V_2_3_addr, align 1" [ULTRA_HLS/convolution.h:89]   --->   Operation 190 'store' <Predicate = (k_mid2 == 3)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_24 : Operation 191 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:89]   --->   Operation 191 'br' <Predicate = (k_mid2 == 3)> <Delay = 0.00>
ST_24 : Operation 192 [1/1] (3.25ns)   --->   "store i8 %tmp_228, i8* %A_V_2_2_addr, align 1" [ULTRA_HLS/convolution.h:89]   --->   Operation 192 'store' <Predicate = (k_mid2 == 2)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_24 : Operation 193 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:89]   --->   Operation 193 'br' <Predicate = (k_mid2 == 2)> <Delay = 0.00>
ST_24 : Operation 194 [1/1] (3.25ns)   --->   "store i8 %tmp_228, i8* %A_V_2_1_addr, align 1" [ULTRA_HLS/convolution.h:89]   --->   Operation 194 'store' <Predicate = (k_mid2 == 1)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_24 : Operation 195 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:89]   --->   Operation 195 'br' <Predicate = (k_mid2 == 1)> <Delay = 0.00>
ST_24 : Operation 196 [1/1] (3.25ns)   --->   "store i8 %tmp_228, i8* %A_V_2_0_addr, align 1" [ULTRA_HLS/convolution.h:89]   --->   Operation 196 'store' <Predicate = (k_mid2 == 0)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_24 : Operation 197 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:89]   --->   Operation 197 'br' <Predicate = (k_mid2 == 0)> <Delay = 0.00>
ST_24 : Operation 198 [1/1] (3.25ns)   --->   "store i8 %tmp_228, i8* %A_V_2_8_addr, align 1" [ULTRA_HLS/convolution.h:89]   --->   Operation 198 'store' <Predicate = (k_mid2 != 0 & k_mid2 != 1 & k_mid2 != 2 & k_mid2 != 3 & k_mid2 != 4 & k_mid2 != 5 & k_mid2 != 6 & k_mid2 != 7)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_24 : Operation 199 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:89]   --->   Operation 199 'br' <Predicate = (k_mid2 != 0 & k_mid2 != 1 & k_mid2 != 2 & k_mid2 != 3 & k_mid2 != 4 & k_mid2 != 5 & k_mid2 != 6 & k_mid2 != 7)> <Delay = 0.00>

State 25 <SV = 10> <Delay = 1.76>
ST_25 : Operation 200 [1/1] (1.76ns)   --->   "br label %.preheader481" [ULTRA_HLS/convolution.h:103]   --->   Operation 200 'br' <Predicate = true> <Delay = 1.76>

State 26 <SV = 11> <Delay = 4.27>
ST_26 : Operation 201 [1/1] (0.00ns)   --->   "%indvar_flatten17 = phi i17 [ %indvar_flatten_next2_6, %ifFalse ], [ 0, %.preheader481.preheader ]"   --->   Operation 201 'phi' 'indvar_flatten17' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 202 [1/1] (0.00ns)   --->   "%ia = phi i4 [ %tmp_169_1_mid2, %ifFalse ], [ 1, %.preheader481.preheader ]" [ULTRA_HLS/convolution.h:103]   --->   Operation 202 'phi' 'ia' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 203 [1/1] (0.00ns)   --->   "%indvar_flatten18 = phi i15 [ %indvar_flatten_next2_5, %ifFalse ], [ 0, %.preheader481.preheader ]"   --->   Operation 203 'phi' 'indvar_flatten18' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 204 [1/1] (0.00ns)   --->   "%ib = phi i4 [ %ib_mid2, %ifFalse ], [ 1, %.preheader481.preheader ]" [ULTRA_HLS/convolution.h:98]   --->   Operation 204 'phi' 'ib' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 205 [1/1] (0.00ns)   --->   "%indvar_flatten19 = phi i13 [ %indvar_flatten_next2_4, %ifFalse ], [ 0, %.preheader481.preheader ]" [ULTRA_HLS/convolution.h:98]   --->   Operation 205 'phi' 'indvar_flatten19' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 206 [1/1] (0.00ns)   --->   "%i4 = phi i7 [ %tmp_125_mid2, %ifFalse ], [ 0, %.preheader481.preheader ]" [ULTRA_HLS/convolution.h:103]   --->   Operation 206 'phi' 'i4' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 207 [1/1] (0.00ns)   --->   "%p_9 = phi i24 [ %buf_V_6_2_2, %ifFalse ], [ 0, %.preheader481.preheader ]" [ULTRA_HLS/convolution.h:103]   --->   Operation 207 'phi' 'p_9' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 208 [1/1] (0.00ns)   --->   "%j5 = phi i6 [ %j_4, %ifFalse ], [ 0, %.preheader481.preheader ]"   --->   Operation 208 'phi' 'j5' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 209 [1/1] (1.73ns)   --->   "%tmp_119 = add i4 %ia, -1" [ULTRA_HLS/convolution.h:103]   --->   Operation 209 'add' 'tmp_119' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 210 [1/1] (1.73ns)   --->   "%ia_2 = add i4 %ia, 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 210 'add' 'ia_2' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 211 [1/1] (2.43ns)   --->   "%exitcond_flatten25 = icmp eq i17 %indvar_flatten17, -30720"   --->   Operation 211 'icmp' 'exitcond_flatten25' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 212 [1/1] (2.10ns)   --->   "%indvar_flatten_next2_6 = add i17 %indvar_flatten17, 1"   --->   Operation 212 'add' 'indvar_flatten_next2_6' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 213 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten25, label %6, label %.preheader484.loopexit"   --->   Operation 213 'br' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 214 [1/1] (2.31ns)   --->   "%exitcond_flatten26 = icmp eq i15 %indvar_flatten18, 14336"   --->   Operation 214 'icmp' 'exitcond_flatten26' <Predicate = (!exitcond_flatten25)> <Delay = 2.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 215 [1/1] (1.02ns)   --->   "%ib_mid = select i1 %exitcond_flatten26, i4 1, i4 %ib" [ULTRA_HLS/convolution.h:98]   --->   Operation 215 'select' 'ib_mid' <Predicate = (!exitcond_flatten25)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 216 [1/1] (0.97ns)   --->   "%not_exitcond_flatten_6 = xor i1 %exitcond_flatten26, true" [ULTRA_HLS/convolution.h:98]   --->   Operation 216 'xor' 'not_exitcond_flatten_6' <Predicate = (!exitcond_flatten25)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 217 [1/1] (1.42ns)   --->   "%exitcond17 = icmp eq i6 %j5, -32" [ULTRA_HLS/convolution.h:98]   --->   Operation 217 'icmp' 'exitcond17' <Predicate = (!exitcond_flatten25)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node exitcond1_mid2)   --->   "%exitcond1_mid = and i1 %exitcond17, %not_exitcond_flatten_6" [ULTRA_HLS/convolution.h:98]   --->   Operation 218 'and' 'exitcond1_mid' <Predicate = (!exitcond_flatten25)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 219 [1/1] (2.09ns)   --->   "%exitcond_flatten27 = icmp eq i13 %indvar_flatten19, 2048" [ULTRA_HLS/convolution.h:98]   --->   Operation 219 'icmp' 'exitcond_flatten27' <Predicate = (!exitcond_flatten25)> <Delay = 2.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 220 [1/1] (0.97ns)   --->   "%exitcond_flatten65_m = and i1 %exitcond_flatten27, %not_exitcond_flatten_6" [ULTRA_HLS/convolution.h:98]   --->   Operation 220 'and' 'exitcond_flatten65_m' <Predicate = (!exitcond_flatten25)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node exitcond1_mid2)   --->   "%exitcond_flatten65_n = xor i1 %exitcond_flatten27, true" [ULTRA_HLS/convolution.h:98]   --->   Operation 221 'xor' 'exitcond_flatten65_n' <Predicate = (!exitcond_flatten25)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node exitcond1_mid2)   --->   "%not_exitcond_flatten_7 = or i1 %exitcond_flatten26, %exitcond_flatten65_n" [ULTRA_HLS/convolution.h:98]   --->   Operation 222 'or' 'not_exitcond_flatten_7' <Predicate = (!exitcond_flatten25)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 223 [1/1] (0.97ns) (out node of the LUT)   --->   "%exitcond1_mid2 = and i1 %exitcond1_mid, %not_exitcond_flatten_7" [ULTRA_HLS/convolution.h:98]   --->   Operation 223 'and' 'exitcond1_mid2' <Predicate = (!exitcond_flatten25)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 224 [1/1] (1.67ns)   --->   "%indvar_flatten63_op = add i13 %indvar_flatten19, 1" [ULTRA_HLS/convolution.h:98]   --->   Operation 224 'add' 'indvar_flatten63_op' <Predicate = (!exitcond_flatten25)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 225 [1/1] (1.94ns)   --->   "%indvar_flatten78_op = add i15 %indvar_flatten18, 1"   --->   Operation 225 'add' 'indvar_flatten78_op' <Predicate = (!exitcond_flatten25)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 12> <Delay = 3.99>
ST_27 : Operation 226 [1/1] (1.02ns)   --->   "%tmp_169_1_mid2 = select i1 %exitcond_flatten26, i4 %ia_2, i4 %ia" [ULTRA_HLS/convolution.h:103]   --->   Operation 226 'select' 'tmp_169_1_mid2' <Predicate = (!exitcond_flatten25)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 227 [1/1] (1.73ns)   --->   "%ib_2 = add i4 1, %ib_mid" [ULTRA_HLS/convolution.h:93]   --->   Operation 227 'add' 'ib_2' <Predicate = (!exitcond_flatten25 & exitcond_flatten65_m)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 228 [1/1] (0.97ns)   --->   "%tmp_195 = or i1 %exitcond_flatten65_m, %exitcond_flatten26" [ULTRA_HLS/convolution.h:98]   --->   Operation 228 'or' 'tmp_195' <Predicate = (!exitcond_flatten25)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 229 [1/1] (0.99ns)   --->   "%i4_mid = select i1 %tmp_195, i7 0, i7 %i4" [ULTRA_HLS/convolution.h:98]   --->   Operation 229 'select' 'i4_mid' <Predicate = (!exitcond_flatten25)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 230 [1/1] (1.02ns)   --->   "%ib_mid2 = select i1 %exitcond_flatten65_m, i4 %ib_2, i4 %ib_mid" [ULTRA_HLS/convolution.h:98]   --->   Operation 230 'select' 'ib_mid2' <Predicate = (!exitcond_flatten25)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 231 [1/1] (1.87ns)   --->   "%i_26 = add i7 1, %i4_mid" [ULTRA_HLS/convolution.h:95]   --->   Operation 231 'add' 'i_26' <Predicate = (!exitcond_flatten25 & exitcond1_mid2)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node tmp_229)   --->   "%tmp_196 = or i1 %exitcond1_mid2, %exitcond_flatten65_m" [ULTRA_HLS/convolution.h:98]   --->   Operation 232 'or' 'tmp_196' <Predicate = (!exitcond_flatten25)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 233 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_229 = or i1 %tmp_196, %exitcond_flatten26" [ULTRA_HLS/convolution.h:98]   --->   Operation 233 'or' 'tmp_229' <Predicate = (!exitcond_flatten25)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 234 [1/1] (1.18ns)   --->   "%j5_mid2 = select i1 %tmp_229, i6 0, i6 %j5" [ULTRA_HLS/convolution.h:98]   --->   Operation 234 'select' 'j5_mid2' <Predicate = (!exitcond_flatten25)> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 235 [1/1] (1.82ns)   --->   "%j_4 = add i6 %j5_mid2, 1" [ULTRA_HLS/convolution.h:98]   --->   Operation 235 'add' 'j_4' <Predicate = (!exitcond_flatten25)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 236 [1/1] (0.69ns)   --->   "%indvar_flatten_next2_4 = select i1 %tmp_195, i13 1, i13 %indvar_flatten63_op" [ULTRA_HLS/convolution.h:98]   --->   Operation 236 'select' 'indvar_flatten_next2_4' <Predicate = (!exitcond_flatten25)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 237 [1/1] (0.75ns)   --->   "%indvar_flatten_next2_5 = select i1 %exitcond_flatten26, i15 1, i15 %indvar_flatten78_op"   --->   Operation 237 'select' 'indvar_flatten_next2_5' <Predicate = (!exitcond_flatten25)> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 238 [1/1] (0.00ns)   --->   "br label %.preheader481"   --->   Operation 238 'br' <Predicate = (!exitcond_flatten25)> <Delay = 0.00>

State 28 <SV = 13> <Delay = 4.35>
ST_28 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node tmp_200)   --->   "%tmp_120_mid2 = select i1 %exitcond_flatten26, i4 %ia, i4 %tmp_119" [ULTRA_HLS/convolution.h:103]   --->   Operation 239 'select' 'tmp_120_mid2' <Predicate = (!exitcond_flatten25)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node tmp_200)   --->   "%tmp_120_mid2_cast = zext i4 %tmp_120_mid2 to i10" [ULTRA_HLS/convolution.h:103]   --->   Operation 240 'zext' 'tmp_120_mid2_cast' <Predicate = (!exitcond_flatten25)> <Delay = 0.00>
ST_28 : Operation 241 [1/1] (0.00ns)   --->   "%tmp_169_1_mid2_cast = zext i4 %tmp_169_1_mid2 to i10" [ULTRA_HLS/convolution.h:103]   --->   Operation 241 'zext' 'tmp_169_1_mid2_cast' <Predicate = (!exitcond_flatten25)> <Delay = 0.00>
ST_28 : Operation 242 [1/1] (1.73ns)   --->   "%ia_2_mid1 = add i4 2, %ia" [ULTRA_HLS/convolution.h:103]   --->   Operation 242 'add' 'ia_2_mid1' <Predicate = (!exitcond_flatten25 & exitcond_flatten26)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 243 [1/1] (0.00ns) (grouped into LUT with out node tmp_203)   --->   "%tmp_169_2_mid2 = select i1 %exitcond_flatten26, i4 %ia_2_mid1, i4 %ia_2" [ULTRA_HLS/convolution.h:103]   --->   Operation 243 'select' 'tmp_169_2_mid2' <Predicate = (!exitcond_flatten25)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 244 [1/1] (0.00ns) (grouped into LUT with out node tmp_203)   --->   "%tmp_169_2_mid2_cast = zext i4 %tmp_169_2_mid2 to i10" [ULTRA_HLS/convolution.h:103]   --->   Operation 244 'zext' 'tmp_169_2_mid2_cast' <Predicate = (!exitcond_flatten25)> <Delay = 0.00>
ST_28 : Operation 245 [1/1] (0.99ns)   --->   "%tmp_125_mid2 = select i1 %exitcond1_mid2, i7 %i_26, i7 %i4_mid" [ULTRA_HLS/convolution.h:103]   --->   Operation 245 'select' 'tmp_125_mid2' <Predicate = (!exitcond_flatten25)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 246 [1/1] (0.00ns)   --->   "%tmp_230 = call i12 @_ssdm_op_BitConcatenate.i12.i7.i5(i7 %tmp_125_mid2, i5 0)" [ULTRA_HLS/convolution.h:103]   --->   Operation 246 'bitconcatenate' 'tmp_230' <Predicate = (!exitcond_flatten25)> <Delay = 0.00>
ST_28 : Operation 247 [1/1] (0.00ns)   --->   "%tmp_197 = zext i12 %tmp_230 to i64" [ULTRA_HLS/convolution.h:103]   --->   Operation 247 'zext' 'tmp_197' <Predicate = (!exitcond_flatten25)> <Delay = 0.00>
ST_28 : Operation 248 [1/1] (0.00ns)   --->   "%tmp_130 = zext i6 %j5_mid2 to i64" [ULTRA_HLS/convolution.h:103]   --->   Operation 248 'zext' 'tmp_130' <Predicate = (!exitcond_flatten25)> <Delay = 0.00>
ST_28 : Operation 249 [1/1] (0.00ns)   --->   "%tmp_130_cast = zext i6 %j5_mid2 to i10" [ULTRA_HLS/convolution.h:98]   --->   Operation 249 'zext' 'tmp_130_cast' <Predicate = (!exitcond_flatten25)> <Delay = 0.00>
ST_28 : Operation 250 [1/1] (0.00ns)   --->   "%tmp_198 = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %j5_mid2, i3 0)" [ULTRA_HLS/convolution.h:98]   --->   Operation 250 'bitconcatenate' 'tmp_198' <Predicate = (!exitcond_flatten25)> <Delay = 0.00>
ST_28 : Operation 251 [1/1] (0.00ns)   --->   "%p_shl9_cast = zext i9 %tmp_198 to i10" [ULTRA_HLS/convolution.h:103]   --->   Operation 251 'zext' 'p_shl9_cast' <Predicate = (!exitcond_flatten25)> <Delay = 0.00>
ST_28 : Operation 252 [1/1] (1.82ns)   --->   "%tmp_199 = add i10 %p_shl9_cast, %tmp_130_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 252 'add' 'tmp_199' <Predicate = (!exitcond_flatten25)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 253 [1/1] (1.73ns) (out node of the LUT)   --->   "%tmp_200 = add i10 %tmp_120_mid2_cast, %tmp_199" [ULTRA_HLS/convolution.h:103]   --->   Operation 253 'add' 'tmp_200' <Predicate = (!exitcond_flatten25)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 254 [1/1] (1.73ns)   --->   "%tmp_201 = add i10 %tmp_169_1_mid2_cast, %tmp_199" [ULTRA_HLS/convolution.h:103]   --->   Operation 254 'add' 'tmp_201' <Predicate = (!exitcond_flatten25)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 255 [1/1] (1.73ns) (out node of the LUT)   --->   "%tmp_203 = add i10 %tmp_169_2_mid2_cast, %tmp_199" [ULTRA_HLS/convolution.h:103]   --->   Operation 255 'add' 'tmp_203' <Predicate = (!exitcond_flatten25)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 256 [1/1] (1.54ns)   --->   "%tmp_204 = add i64 %tmp_130, %tmp_197" [ULTRA_HLS/convolution.h:103]   --->   Operation 256 'add' 'tmp_204' <Predicate = (!exitcond_flatten25)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 257 [1/1] (0.00ns)   --->   "%tmp_231 = trunc i64 %tmp_204 to i14" [ULTRA_HLS/convolution.h:103]   --->   Operation 257 'trunc' 'tmp_231' <Predicate = (!exitcond_flatten25)> <Delay = 0.00>
ST_28 : Operation 258 [1/1] (0.00ns)   --->   "%tmp_232 = trunc i64 %tmp_204 to i12" [ULTRA_HLS/convolution.h:103]   --->   Operation 258 'trunc' 'tmp_232' <Predicate = (!exitcond_flatten25)> <Delay = 0.00>
ST_28 : Operation 259 [1/1] (0.00ns)   --->   "%p_shl10_cast = call i14 @_ssdm_op_BitConcatenate.i14.i12.i2(i12 %tmp_232, i2 0)" [ULTRA_HLS/convolution.h:103]   --->   Operation 259 'bitconcatenate' 'p_shl10_cast' <Predicate = (!exitcond_flatten25)> <Delay = 0.00>
ST_28 : Operation 260 [1/1] (1.81ns)   --->   "%tmp_205 = sub i14 %p_shl10_cast, %tmp_231" [ULTRA_HLS/convolution.h:103]   --->   Operation 260 'sub' 'tmp_205' <Predicate = (!exitcond_flatten25)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 261 [1/1] (1.30ns)   --->   "switch i4 %ib_mid2, label %branch78 [
    i4 1, label %branch72
    i4 2, label %branch73
    i4 3, label %branch74
    i4 4, label %branch75
    i4 5, label %branch76
    i4 6, label %branch77
  ]" [ULTRA_HLS/convolution.h:103]   --->   Operation 261 'switch' <Predicate = (!exitcond_flatten25)> <Delay = 1.30>
ST_28 : Operation 262 [1/1] (1.30ns)   --->   "switch i4 %ib_mid2, label %branch70 [
    i4 1, label %branch64
    i4 2, label %branch65
    i4 3, label %branch66
    i4 4, label %branch67
    i4 5, label %branch68
    i4 6, label %branch69
  ]" [ULTRA_HLS/convolution.h:103]   --->   Operation 262 'switch' <Predicate = (!exitcond_flatten25)> <Delay = 1.30>
ST_28 : Operation 263 [1/1] (1.30ns)   --->   "switch i4 %ib_mid2, label %branch62 [
    i4 1, label %branch56
    i4 2, label %branch57
    i4 3, label %branch58
    i4 4, label %branch59
    i4 5, label %branch60
    i4 6, label %branch61
  ]" [ULTRA_HLS/convolution.h:103]   --->   Operation 263 'switch' <Predicate = (!exitcond_flatten25)> <Delay = 1.30>
ST_28 : Operation 264 [1/1] (1.30ns)   --->   "switch i4 %ib_mid2, label %branch51 [
    i4 1, label %branch45
    i4 2, label %branch46
    i4 3, label %branch47
    i4 4, label %branch48
    i4 5, label %branch49
    i4 6, label %branch50
  ]" [ULTRA_HLS/convolution.h:103]   --->   Operation 264 'switch' <Predicate = (!exitcond_flatten25)> <Delay = 1.30>
ST_28 : Operation 265 [1/1] (1.30ns)   --->   "switch i4 %ib_mid2, label %branch43 [
    i4 1, label %branch37
    i4 2, label %branch38
    i4 3, label %branch39
    i4 4, label %branch40
    i4 5, label %branch41
    i4 6, label %branch42
  ]" [ULTRA_HLS/convolution.h:103]   --->   Operation 265 'switch' <Predicate = (!exitcond_flatten25)> <Delay = 1.30>
ST_28 : Operation 266 [1/1] (1.30ns)   --->   "switch i4 %ib_mid2, label %branch35 [
    i4 1, label %branch29
    i4 2, label %branch30
    i4 3, label %branch31
    i4 4, label %branch32
    i4 5, label %branch33
    i4 6, label %branch34
  ]" [ULTRA_HLS/convolution.h:103]   --->   Operation 266 'switch' <Predicate = (!exitcond_flatten25)> <Delay = 1.30>
ST_28 : Operation 267 [1/1] (1.30ns)   --->   "switch i4 %ib_mid2, label %branch24 [
    i4 1, label %branch18
    i4 2, label %branch19
    i4 3, label %branch20
    i4 4, label %branch21
    i4 5, label %branch22
    i4 6, label %branch23
  ]" [ULTRA_HLS/convolution.h:103]   --->   Operation 267 'switch' <Predicate = (!exitcond_flatten25)> <Delay = 1.30>
ST_28 : Operation 268 [1/1] (1.30ns)   --->   "switch i4 %ib_mid2, label %branch16 [
    i4 1, label %branch10
    i4 2, label %branch11
    i4 3, label %branch12
    i4 4, label %branch13
    i4 5, label %branch14
    i4 6, label %branch15
  ]" [ULTRA_HLS/convolution.h:103]   --->   Operation 268 'switch' <Predicate = (!exitcond_flatten25)> <Delay = 1.30>
ST_28 : Operation 269 [1/1] (1.30ns)   --->   "switch i4 %ib_mid2, label %branch8 [
    i4 1, label %branch2
    i4 2, label %branch3
    i4 3, label %branch4
    i4 4, label %branch5
    i4 5, label %branch6
    i4 6, label %branch7
  ]" [ULTRA_HLS/convolution.h:103]   --->   Operation 269 'switch' <Predicate = (!exitcond_flatten25)> <Delay = 1.30>

State 29 <SV = 14> <Delay = 3.25>
ST_29 : Operation 270 [1/1] (0.00ns)   --->   "%tmp_215_cast = zext i10 %tmp_200 to i64" [ULTRA_HLS/convolution.h:103]   --->   Operation 270 'zext' 'tmp_215_cast' <Predicate = (!exitcond_flatten25)> <Delay = 0.00>
ST_29 : Operation 271 [1/1] (0.00ns)   --->   "%A_V_2_0_addr_1 = getelementptr [288 x i8]* @A_V_2_0, i64 0, i64 %tmp_215_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 271 'getelementptr' 'A_V_2_0_addr_1' <Predicate = (!exitcond_flatten25)> <Delay = 0.00>
ST_29 : Operation 272 [1/1] (0.00ns)   --->   "%tmp_216_cast = zext i10 %tmp_201 to i64" [ULTRA_HLS/convolution.h:103]   --->   Operation 272 'zext' 'tmp_216_cast' <Predicate = (!exitcond_flatten25)> <Delay = 0.00>
ST_29 : Operation 273 [1/1] (0.00ns)   --->   "%A_V_2_0_addr_2 = getelementptr [288 x i8]* @A_V_2_0, i64 0, i64 %tmp_216_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 273 'getelementptr' 'A_V_2_0_addr_2' <Predicate = (!exitcond_flatten25)> <Delay = 0.00>
ST_29 : Operation 274 [1/1] (0.00ns)   --->   "%tmp_217_cast = zext i10 %tmp_203 to i64" [ULTRA_HLS/convolution.h:103]   --->   Operation 274 'zext' 'tmp_217_cast' <Predicate = (!exitcond_flatten25)> <Delay = 0.00>
ST_29 : Operation 275 [1/1] (0.00ns)   --->   "%A_V_2_0_addr_3 = getelementptr [288 x i8]* @A_V_2_0, i64 0, i64 %tmp_217_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 275 'getelementptr' 'A_V_2_0_addr_3' <Predicate = (!exitcond_flatten25)> <Delay = 0.00>
ST_29 : Operation 276 [1/1] (0.00ns)   --->   "%A_V_2_1_addr_1 = getelementptr [288 x i8]* @A_V_2_1, i64 0, i64 %tmp_215_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 276 'getelementptr' 'A_V_2_1_addr_1' <Predicate = (!exitcond_flatten25)> <Delay = 0.00>
ST_29 : Operation 277 [1/1] (0.00ns)   --->   "%A_V_2_1_addr_2 = getelementptr [288 x i8]* @A_V_2_1, i64 0, i64 %tmp_216_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 277 'getelementptr' 'A_V_2_1_addr_2' <Predicate = (!exitcond_flatten25)> <Delay = 0.00>
ST_29 : Operation 278 [1/1] (0.00ns)   --->   "%A_V_2_1_addr_3 = getelementptr [288 x i8]* @A_V_2_1, i64 0, i64 %tmp_217_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 278 'getelementptr' 'A_V_2_1_addr_3' <Predicate = (!exitcond_flatten25)> <Delay = 0.00>
ST_29 : Operation 279 [1/1] (0.00ns)   --->   "%A_V_2_2_addr_1 = getelementptr [288 x i8]* @A_V_2_2, i64 0, i64 %tmp_215_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 279 'getelementptr' 'A_V_2_2_addr_1' <Predicate = (!exitcond_flatten25)> <Delay = 0.00>
ST_29 : Operation 280 [1/1] (0.00ns)   --->   "%A_V_2_2_addr_2 = getelementptr [288 x i8]* @A_V_2_2, i64 0, i64 %tmp_216_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 280 'getelementptr' 'A_V_2_2_addr_2' <Predicate = (!exitcond_flatten25)> <Delay = 0.00>
ST_29 : Operation 281 [1/1] (0.00ns)   --->   "%A_V_2_2_addr_3 = getelementptr [288 x i8]* @A_V_2_2, i64 0, i64 %tmp_217_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 281 'getelementptr' 'A_V_2_2_addr_3' <Predicate = (!exitcond_flatten25)> <Delay = 0.00>
ST_29 : Operation 282 [1/1] (0.00ns)   --->   "%A_V_2_3_addr_1 = getelementptr [288 x i8]* @A_V_2_3, i64 0, i64 %tmp_215_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 282 'getelementptr' 'A_V_2_3_addr_1' <Predicate = (!exitcond_flatten25)> <Delay = 0.00>
ST_29 : Operation 283 [1/1] (0.00ns)   --->   "%A_V_2_3_addr_2 = getelementptr [288 x i8]* @A_V_2_3, i64 0, i64 %tmp_216_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 283 'getelementptr' 'A_V_2_3_addr_2' <Predicate = (!exitcond_flatten25)> <Delay = 0.00>
ST_29 : Operation 284 [1/1] (0.00ns)   --->   "%A_V_2_3_addr_3 = getelementptr [288 x i8]* @A_V_2_3, i64 0, i64 %tmp_217_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 284 'getelementptr' 'A_V_2_3_addr_3' <Predicate = (!exitcond_flatten25)> <Delay = 0.00>
ST_29 : Operation 285 [1/1] (0.00ns)   --->   "%A_V_2_4_addr_1 = getelementptr [288 x i8]* @A_V_2_4, i64 0, i64 %tmp_215_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 285 'getelementptr' 'A_V_2_4_addr_1' <Predicate = (!exitcond_flatten25)> <Delay = 0.00>
ST_29 : Operation 286 [1/1] (0.00ns)   --->   "%A_V_2_4_addr_2 = getelementptr [288 x i8]* @A_V_2_4, i64 0, i64 %tmp_216_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 286 'getelementptr' 'A_V_2_4_addr_2' <Predicate = (!exitcond_flatten25)> <Delay = 0.00>
ST_29 : Operation 287 [1/1] (0.00ns)   --->   "%A_V_2_4_addr_3 = getelementptr [288 x i8]* @A_V_2_4, i64 0, i64 %tmp_217_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 287 'getelementptr' 'A_V_2_4_addr_3' <Predicate = (!exitcond_flatten25)> <Delay = 0.00>
ST_29 : Operation 288 [1/1] (0.00ns)   --->   "%A_V_2_5_addr_1 = getelementptr [288 x i8]* @A_V_2_5, i64 0, i64 %tmp_215_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 288 'getelementptr' 'A_V_2_5_addr_1' <Predicate = (!exitcond_flatten25)> <Delay = 0.00>
ST_29 : Operation 289 [1/1] (0.00ns)   --->   "%A_V_2_5_addr_2 = getelementptr [288 x i8]* @A_V_2_5, i64 0, i64 %tmp_216_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 289 'getelementptr' 'A_V_2_5_addr_2' <Predicate = (!exitcond_flatten25)> <Delay = 0.00>
ST_29 : Operation 290 [1/1] (0.00ns)   --->   "%A_V_2_5_addr_3 = getelementptr [288 x i8]* @A_V_2_5, i64 0, i64 %tmp_217_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 290 'getelementptr' 'A_V_2_5_addr_3' <Predicate = (!exitcond_flatten25)> <Delay = 0.00>
ST_29 : Operation 291 [1/1] (0.00ns)   --->   "%A_V_2_6_addr_1 = getelementptr [288 x i8]* @A_V_2_6, i64 0, i64 %tmp_215_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 291 'getelementptr' 'A_V_2_6_addr_1' <Predicate = (!exitcond_flatten25)> <Delay = 0.00>
ST_29 : Operation 292 [1/1] (0.00ns)   --->   "%A_V_2_6_addr_2 = getelementptr [288 x i8]* @A_V_2_6, i64 0, i64 %tmp_216_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 292 'getelementptr' 'A_V_2_6_addr_2' <Predicate = (!exitcond_flatten25)> <Delay = 0.00>
ST_29 : Operation 293 [1/1] (0.00ns)   --->   "%A_V_2_6_addr_3 = getelementptr [288 x i8]* @A_V_2_6, i64 0, i64 %tmp_217_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 293 'getelementptr' 'A_V_2_6_addr_3' <Predicate = (!exitcond_flatten25)> <Delay = 0.00>
ST_29 : Operation 294 [1/1] (0.00ns)   --->   "%A_V_2_7_addr_1 = getelementptr [288 x i8]* @A_V_2_7, i64 0, i64 %tmp_215_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 294 'getelementptr' 'A_V_2_7_addr_1' <Predicate = (!exitcond_flatten25)> <Delay = 0.00>
ST_29 : Operation 295 [1/1] (0.00ns)   --->   "%A_V_2_7_addr_2 = getelementptr [288 x i8]* @A_V_2_7, i64 0, i64 %tmp_216_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 295 'getelementptr' 'A_V_2_7_addr_2' <Predicate = (!exitcond_flatten25)> <Delay = 0.00>
ST_29 : Operation 296 [1/1] (0.00ns)   --->   "%A_V_2_7_addr_3 = getelementptr [288 x i8]* @A_V_2_7, i64 0, i64 %tmp_217_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 296 'getelementptr' 'A_V_2_7_addr_3' <Predicate = (!exitcond_flatten25)> <Delay = 0.00>
ST_29 : Operation 297 [1/1] (0.00ns)   --->   "%A_V_2_8_addr_1 = getelementptr [288 x i8]* @A_V_2_8, i64 0, i64 %tmp_215_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 297 'getelementptr' 'A_V_2_8_addr_1' <Predicate = (!exitcond_flatten25)> <Delay = 0.00>
ST_29 : Operation 298 [1/1] (0.00ns)   --->   "%A_V_2_8_addr_2 = getelementptr [288 x i8]* @A_V_2_8, i64 0, i64 %tmp_216_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 298 'getelementptr' 'A_V_2_8_addr_2' <Predicate = (!exitcond_flatten25)> <Delay = 0.00>
ST_29 : Operation 299 [1/1] (0.00ns)   --->   "%A_V_2_8_addr_3 = getelementptr [288 x i8]* @A_V_2_8, i64 0, i64 %tmp_217_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 299 'getelementptr' 'A_V_2_8_addr_3' <Predicate = (!exitcond_flatten25)> <Delay = 0.00>
ST_29 : Operation 300 [1/1] (0.00ns)   --->   "%tmp_220_cast = zext i14 %tmp_205 to i64" [ULTRA_HLS/convolution.h:103]   --->   Operation 300 'zext' 'tmp_220_cast' <Predicate = (!exitcond_flatten25)> <Delay = 0.00>
ST_29 : Operation 301 [1/1] (0.00ns)   --->   "%B_V_2_0_addr_1 = getelementptr [6144 x i8]* @B_V_2_0, i64 0, i64 %tmp_220_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 301 'getelementptr' 'B_V_2_0_addr_1' <Predicate = (!exitcond_flatten25)> <Delay = 0.00>
ST_29 : Operation 302 [1/1] (1.81ns)   --->   "%tmp_206 = add i14 1, %tmp_205" [ULTRA_HLS/convolution.h:103]   --->   Operation 302 'add' 'tmp_206' <Predicate = (!exitcond_flatten25)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 303 [1/1] (1.81ns)   --->   "%tmp_207 = add i14 2, %tmp_205" [ULTRA_HLS/convolution.h:103]   --->   Operation 303 'add' 'tmp_207' <Predicate = (!exitcond_flatten25)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 304 [1/1] (0.00ns)   --->   "%B_V_2_1_addr_1 = getelementptr [6144 x i8]* @B_V_2_1, i64 0, i64 %tmp_220_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 304 'getelementptr' 'B_V_2_1_addr_1' <Predicate = (!exitcond_flatten25)> <Delay = 0.00>
ST_29 : Operation 305 [1/1] (0.00ns)   --->   "%B_V_2_2_addr_1 = getelementptr [6144 x i8]* @B_V_2_2, i64 0, i64 %tmp_220_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 305 'getelementptr' 'B_V_2_2_addr_1' <Predicate = (!exitcond_flatten25)> <Delay = 0.00>
ST_29 : Operation 306 [2/2] (3.25ns)   --->   "%A_V_2_5_load = load i8* %A_V_2_5_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 306 'load' 'A_V_2_5_load' <Predicate = (!exitcond_flatten25 & ib_mid2 == 6)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_29 : Operation 307 [2/2] (3.25ns)   --->   "%A_V_2_4_load = load i8* %A_V_2_4_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 307 'load' 'A_V_2_4_load' <Predicate = (!exitcond_flatten25 & ib_mid2 == 5)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_29 : Operation 308 [2/2] (3.25ns)   --->   "%A_V_2_3_load = load i8* %A_V_2_3_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 308 'load' 'A_V_2_3_load' <Predicate = (!exitcond_flatten25 & ib_mid2 == 4)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_29 : Operation 309 [2/2] (3.25ns)   --->   "%A_V_2_2_load = load i8* %A_V_2_2_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 309 'load' 'A_V_2_2_load' <Predicate = (!exitcond_flatten25 & ib_mid2 == 3)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_29 : Operation 310 [2/2] (3.25ns)   --->   "%A_V_2_1_load = load i8* %A_V_2_1_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 310 'load' 'A_V_2_1_load' <Predicate = (!exitcond_flatten25 & ib_mid2 == 2)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_29 : Operation 311 [2/2] (3.25ns)   --->   "%A_V_2_0_load = load i8* %A_V_2_0_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 311 'load' 'A_V_2_0_load' <Predicate = (!exitcond_flatten25 & ib_mid2 == 1)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_29 : Operation 312 [2/2] (3.25ns)   --->   "%A_V_2_6_load = load i8* %A_V_2_6_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 312 'load' 'A_V_2_6_load' <Predicate = (!exitcond_flatten25 & ib_mid2 != 1 & ib_mid2 != 2 & ib_mid2 != 3 & ib_mid2 != 4 & ib_mid2 != 5 & ib_mid2 != 6)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_29 : Operation 313 [2/2] (3.25ns)   --->   "%B_V_2_0_load = load i8* %B_V_2_0_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 313 'load' 'B_V_2_0_load' <Predicate = (!exitcond_flatten25)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_29 : Operation 314 [2/2] (3.25ns)   --->   "%A_V_2_6_load_1 = load i8* %A_V_2_6_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 314 'load' 'A_V_2_6_load_1' <Predicate = (!exitcond_flatten25 & ib_mid2 == 6)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_29 : Operation 315 [2/2] (3.25ns)   --->   "%A_V_2_5_load_1 = load i8* %A_V_2_5_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 315 'load' 'A_V_2_5_load_1' <Predicate = (!exitcond_flatten25 & ib_mid2 == 5)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_29 : Operation 316 [2/2] (3.25ns)   --->   "%A_V_2_4_load_1 = load i8* %A_V_2_4_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 316 'load' 'A_V_2_4_load_1' <Predicate = (!exitcond_flatten25 & ib_mid2 == 4)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_29 : Operation 317 [2/2] (3.25ns)   --->   "%A_V_2_3_load_1 = load i8* %A_V_2_3_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 317 'load' 'A_V_2_3_load_1' <Predicate = (!exitcond_flatten25 & ib_mid2 == 3)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_29 : Operation 318 [2/2] (3.25ns)   --->   "%A_V_2_2_load_1 = load i8* %A_V_2_2_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 318 'load' 'A_V_2_2_load_1' <Predicate = (!exitcond_flatten25 & ib_mid2 == 2)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_29 : Operation 319 [2/2] (3.25ns)   --->   "%A_V_2_1_load_1 = load i8* %A_V_2_1_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 319 'load' 'A_V_2_1_load_1' <Predicate = (!exitcond_flatten25 & ib_mid2 == 1)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_29 : Operation 320 [2/2] (3.25ns)   --->   "%A_V_2_7_load = load i8* %A_V_2_7_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 320 'load' 'A_V_2_7_load' <Predicate = (!exitcond_flatten25 & ib_mid2 != 1 & ib_mid2 != 2 & ib_mid2 != 3 & ib_mid2 != 4 & ib_mid2 != 5 & ib_mid2 != 6)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_29 : Operation 321 [2/2] (3.25ns)   --->   "%B_V_2_1_load = load i8* %B_V_2_1_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 321 'load' 'B_V_2_1_load' <Predicate = (!exitcond_flatten25)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_29 : Operation 322 [2/2] (3.25ns)   --->   "%A_V_2_7_load_1 = load i8* %A_V_2_7_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 322 'load' 'A_V_2_7_load_1' <Predicate = (!exitcond_flatten25 & ib_mid2 == 6)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_29 : Operation 323 [2/2] (3.25ns)   --->   "%A_V_2_6_load_2 = load i8* %A_V_2_6_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 323 'load' 'A_V_2_6_load_2' <Predicate = (!exitcond_flatten25 & ib_mid2 == 5)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_29 : Operation 324 [2/2] (3.25ns)   --->   "%A_V_2_5_load_2 = load i8* %A_V_2_5_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 324 'load' 'A_V_2_5_load_2' <Predicate = (!exitcond_flatten25 & ib_mid2 == 4)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_29 : Operation 325 [2/2] (3.25ns)   --->   "%A_V_2_4_load_2 = load i8* %A_V_2_4_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 325 'load' 'A_V_2_4_load_2' <Predicate = (!exitcond_flatten25 & ib_mid2 == 3)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_29 : Operation 326 [2/2] (3.25ns)   --->   "%A_V_2_3_load_2 = load i8* %A_V_2_3_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 326 'load' 'A_V_2_3_load_2' <Predicate = (!exitcond_flatten25 & ib_mid2 == 2)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_29 : Operation 327 [2/2] (3.25ns)   --->   "%A_V_2_2_load_2 = load i8* %A_V_2_2_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 327 'load' 'A_V_2_2_load_2' <Predicate = (!exitcond_flatten25 & ib_mid2 == 1)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_29 : Operation 328 [2/2] (3.25ns)   --->   "%A_V_2_8_load = load i8* %A_V_2_8_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 328 'load' 'A_V_2_8_load' <Predicate = (!exitcond_flatten25 & ib_mid2 != 1 & ib_mid2 != 2 & ib_mid2 != 3 & ib_mid2 != 4 & ib_mid2 != 5 & ib_mid2 != 6)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_29 : Operation 329 [2/2] (3.25ns)   --->   "%B_V_2_2_load = load i8* %B_V_2_2_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 329 'load' 'B_V_2_2_load' <Predicate = (!exitcond_flatten25)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_29 : Operation 330 [2/2] (3.25ns)   --->   "%A_V_2_5_load_3 = load i8* %A_V_2_5_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 330 'load' 'A_V_2_5_load_3' <Predicate = (!exitcond_flatten25 & ib_mid2 == 6)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_29 : Operation 331 [2/2] (3.25ns)   --->   "%A_V_2_4_load_3 = load i8* %A_V_2_4_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 331 'load' 'A_V_2_4_load_3' <Predicate = (!exitcond_flatten25 & ib_mid2 == 5)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_29 : Operation 332 [2/2] (3.25ns)   --->   "%A_V_2_3_load_3 = load i8* %A_V_2_3_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 332 'load' 'A_V_2_3_load_3' <Predicate = (!exitcond_flatten25 & ib_mid2 == 4)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_29 : Operation 333 [2/2] (3.25ns)   --->   "%A_V_2_2_load_3 = load i8* %A_V_2_2_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 333 'load' 'A_V_2_2_load_3' <Predicate = (!exitcond_flatten25 & ib_mid2 == 3)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_29 : Operation 334 [2/2] (3.25ns)   --->   "%A_V_2_1_load_2 = load i8* %A_V_2_1_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 334 'load' 'A_V_2_1_load_2' <Predicate = (!exitcond_flatten25 & ib_mid2 == 2)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_29 : Operation 335 [2/2] (3.25ns)   --->   "%A_V_2_0_load_1 = load i8* %A_V_2_0_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 335 'load' 'A_V_2_0_load_1' <Predicate = (!exitcond_flatten25 & ib_mid2 == 1)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_29 : Operation 336 [2/2] (3.25ns)   --->   "%A_V_2_6_load_3 = load i8* %A_V_2_6_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 336 'load' 'A_V_2_6_load_3' <Predicate = (!exitcond_flatten25 & ib_mid2 != 1 & ib_mid2 != 2 & ib_mid2 != 3 & ib_mid2 != 4 & ib_mid2 != 5 & ib_mid2 != 6)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_29 : Operation 337 [2/2] (3.25ns)   --->   "%A_V_2_6_load_7 = load i8* %A_V_2_6_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 337 'load' 'A_V_2_6_load_7' <Predicate = (!exitcond_flatten25 & ib_mid2 == 6)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_29 : Operation 338 [2/2] (3.25ns)   --->   "%A_V_2_5_load_7 = load i8* %A_V_2_5_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 338 'load' 'A_V_2_5_load_7' <Predicate = (!exitcond_flatten25 & ib_mid2 == 5)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_29 : Operation 339 [2/2] (3.25ns)   --->   "%A_V_2_4_load_7 = load i8* %A_V_2_4_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 339 'load' 'A_V_2_4_load_7' <Predicate = (!exitcond_flatten25 & ib_mid2 == 4)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_29 : Operation 340 [2/2] (3.25ns)   --->   "%A_V_2_3_load_7 = load i8* %A_V_2_3_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 340 'load' 'A_V_2_3_load_7' <Predicate = (!exitcond_flatten25 & ib_mid2 == 3)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_29 : Operation 341 [2/2] (3.25ns)   --->   "%A_V_2_2_load_7 = load i8* %A_V_2_2_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 341 'load' 'A_V_2_2_load_7' <Predicate = (!exitcond_flatten25 & ib_mid2 == 2)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_29 : Operation 342 [2/2] (3.25ns)   --->   "%A_V_2_1_load_5 = load i8* %A_V_2_1_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 342 'load' 'A_V_2_1_load_5' <Predicate = (!exitcond_flatten25 & ib_mid2 == 1)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_29 : Operation 343 [2/2] (3.25ns)   --->   "%A_V_2_7_load_4 = load i8* %A_V_2_7_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 343 'load' 'A_V_2_7_load_4' <Predicate = (!exitcond_flatten25 & ib_mid2 != 1 & ib_mid2 != 2 & ib_mid2 != 3 & ib_mid2 != 4 & ib_mid2 != 5 & ib_mid2 != 6)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_29 : Operation 344 [2/2] (3.25ns)   --->   "%A_V_2_7_load_5 = load i8* %A_V_2_7_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 344 'load' 'A_V_2_7_load_5' <Predicate = (!exitcond_flatten25 & ib_mid2 == 6)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_29 : Operation 345 [2/2] (3.25ns)   --->   "%A_V_2_6_load_8 = load i8* %A_V_2_6_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 345 'load' 'A_V_2_6_load_8' <Predicate = (!exitcond_flatten25 & ib_mid2 == 5)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_29 : Operation 346 [2/2] (3.25ns)   --->   "%A_V_2_5_load_8 = load i8* %A_V_2_5_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 346 'load' 'A_V_2_5_load_8' <Predicate = (!exitcond_flatten25 & ib_mid2 == 4)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_29 : Operation 347 [2/2] (3.25ns)   --->   "%A_V_2_4_load_8 = load i8* %A_V_2_4_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 347 'load' 'A_V_2_4_load_8' <Predicate = (!exitcond_flatten25 & ib_mid2 == 3)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_29 : Operation 348 [2/2] (3.25ns)   --->   "%A_V_2_3_load_8 = load i8* %A_V_2_3_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 348 'load' 'A_V_2_3_load_8' <Predicate = (!exitcond_flatten25 & ib_mid2 == 2)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_29 : Operation 349 [2/2] (3.25ns)   --->   "%A_V_2_2_load_8 = load i8* %A_V_2_2_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 349 'load' 'A_V_2_2_load_8' <Predicate = (!exitcond_flatten25 & ib_mid2 == 1)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_29 : Operation 350 [2/2] (3.25ns)   --->   "%A_V_2_8_load_2 = load i8* %A_V_2_8_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 350 'load' 'A_V_2_8_load_2' <Predicate = (!exitcond_flatten25 & ib_mid2 != 1 & ib_mid2 != 2 & ib_mid2 != 3 & ib_mid2 != 4 & ib_mid2 != 5 & ib_mid2 != 6)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_29 : Operation 351 [1/1] (1.42ns)   --->   "%ifzero = icmp eq i6 %j_4, -32" [ULTRA_HLS/convolution.h:98]   --->   Operation 351 'icmp' 'ifzero' <Predicate = (!exitcond_flatten25)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 352 [1/1] (0.00ns)   --->   "br i1 %ifzero, label %ifTrue, label %ifFalse" [ULTRA_HLS/convolution.h:98]   --->   Operation 352 'br' <Predicate = (!exitcond_flatten25)> <Delay = 0.00>

State 30 <SV = 15> <Delay = 3.25>
ST_30 : Operation 353 [1/1] (0.00ns)   --->   "%tmp_221_cast = zext i14 %tmp_206 to i64" [ULTRA_HLS/convolution.h:103]   --->   Operation 353 'zext' 'tmp_221_cast' <Predicate = (!exitcond_flatten25)> <Delay = 0.00>
ST_30 : Operation 354 [1/1] (0.00ns)   --->   "%B_V_2_0_addr_2 = getelementptr [6144 x i8]* @B_V_2_0, i64 0, i64 %tmp_221_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 354 'getelementptr' 'B_V_2_0_addr_2' <Predicate = (!exitcond_flatten25)> <Delay = 0.00>
ST_30 : Operation 355 [1/1] (0.00ns)   --->   "%tmp_222_cast = zext i14 %tmp_207 to i64" [ULTRA_HLS/convolution.h:103]   --->   Operation 355 'zext' 'tmp_222_cast' <Predicate = (!exitcond_flatten25)> <Delay = 0.00>
ST_30 : Operation 356 [1/1] (0.00ns)   --->   "%B_V_2_0_addr_3 = getelementptr [6144 x i8]* @B_V_2_0, i64 0, i64 %tmp_222_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 356 'getelementptr' 'B_V_2_0_addr_3' <Predicate = (!exitcond_flatten25)> <Delay = 0.00>
ST_30 : Operation 357 [1/1] (0.00ns)   --->   "%B_V_2_1_addr_2 = getelementptr [6144 x i8]* @B_V_2_1, i64 0, i64 %tmp_221_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 357 'getelementptr' 'B_V_2_1_addr_2' <Predicate = (!exitcond_flatten25)> <Delay = 0.00>
ST_30 : Operation 358 [1/1] (0.00ns)   --->   "%B_V_2_1_addr_3 = getelementptr [6144 x i8]* @B_V_2_1, i64 0, i64 %tmp_222_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 358 'getelementptr' 'B_V_2_1_addr_3' <Predicate = (!exitcond_flatten25)> <Delay = 0.00>
ST_30 : Operation 359 [1/1] (0.00ns)   --->   "%B_V_2_2_addr_2 = getelementptr [6144 x i8]* @B_V_2_2, i64 0, i64 %tmp_221_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 359 'getelementptr' 'B_V_2_2_addr_2' <Predicate = (!exitcond_flatten25)> <Delay = 0.00>
ST_30 : Operation 360 [1/1] (0.00ns)   --->   "%B_V_2_2_addr_3 = getelementptr [6144 x i8]* @B_V_2_2, i64 0, i64 %tmp_222_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 360 'getelementptr' 'B_V_2_2_addr_3' <Predicate = (!exitcond_flatten25)> <Delay = 0.00>
ST_30 : Operation 361 [1/2] (3.25ns)   --->   "%A_V_2_5_load = load i8* %A_V_2_5_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 361 'load' 'A_V_2_5_load' <Predicate = (!exitcond_flatten25 & ib_mid2 == 6)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_30 : Operation 362 [1/2] (3.25ns)   --->   "%A_V_2_4_load = load i8* %A_V_2_4_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 362 'load' 'A_V_2_4_load' <Predicate = (!exitcond_flatten25 & ib_mid2 == 5)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_30 : Operation 363 [1/2] (3.25ns)   --->   "%A_V_2_3_load = load i8* %A_V_2_3_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 363 'load' 'A_V_2_3_load' <Predicate = (!exitcond_flatten25 & ib_mid2 == 4)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_30 : Operation 364 [1/2] (3.25ns)   --->   "%A_V_2_2_load = load i8* %A_V_2_2_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 364 'load' 'A_V_2_2_load' <Predicate = (!exitcond_flatten25 & ib_mid2 == 3)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_30 : Operation 365 [1/2] (3.25ns)   --->   "%A_V_2_1_load = load i8* %A_V_2_1_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 365 'load' 'A_V_2_1_load' <Predicate = (!exitcond_flatten25 & ib_mid2 == 2)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_30 : Operation 366 [1/2] (3.25ns)   --->   "%A_V_2_0_load = load i8* %A_V_2_0_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 366 'load' 'A_V_2_0_load' <Predicate = (!exitcond_flatten25 & ib_mid2 == 1)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_30 : Operation 367 [1/2] (3.25ns)   --->   "%A_V_2_6_load = load i8* %A_V_2_6_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 367 'load' 'A_V_2_6_load' <Predicate = (!exitcond_flatten25 & ib_mid2 != 1 & ib_mid2 != 2 & ib_mid2 != 3 & ib_mid2 != 4 & ib_mid2 != 5 & ib_mid2 != 6)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_30 : Operation 368 [1/2] (3.25ns)   --->   "%B_V_2_0_load = load i8* %B_V_2_0_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 368 'load' 'B_V_2_0_load' <Predicate = (!exitcond_flatten25)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_30 : Operation 369 [1/2] (3.25ns)   --->   "%A_V_2_6_load_1 = load i8* %A_V_2_6_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 369 'load' 'A_V_2_6_load_1' <Predicate = (!exitcond_flatten25 & ib_mid2 == 6)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_30 : Operation 370 [1/2] (3.25ns)   --->   "%A_V_2_5_load_1 = load i8* %A_V_2_5_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 370 'load' 'A_V_2_5_load_1' <Predicate = (!exitcond_flatten25 & ib_mid2 == 5)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_30 : Operation 371 [1/2] (3.25ns)   --->   "%A_V_2_4_load_1 = load i8* %A_V_2_4_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 371 'load' 'A_V_2_4_load_1' <Predicate = (!exitcond_flatten25 & ib_mid2 == 4)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_30 : Operation 372 [1/2] (3.25ns)   --->   "%A_V_2_3_load_1 = load i8* %A_V_2_3_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 372 'load' 'A_V_2_3_load_1' <Predicate = (!exitcond_flatten25 & ib_mid2 == 3)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_30 : Operation 373 [1/2] (3.25ns)   --->   "%A_V_2_2_load_1 = load i8* %A_V_2_2_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 373 'load' 'A_V_2_2_load_1' <Predicate = (!exitcond_flatten25 & ib_mid2 == 2)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_30 : Operation 374 [1/2] (3.25ns)   --->   "%A_V_2_1_load_1 = load i8* %A_V_2_1_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 374 'load' 'A_V_2_1_load_1' <Predicate = (!exitcond_flatten25 & ib_mid2 == 1)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_30 : Operation 375 [1/2] (3.25ns)   --->   "%A_V_2_7_load = load i8* %A_V_2_7_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 375 'load' 'A_V_2_7_load' <Predicate = (!exitcond_flatten25 & ib_mid2 != 1 & ib_mid2 != 2 & ib_mid2 != 3 & ib_mid2 != 4 & ib_mid2 != 5 & ib_mid2 != 6)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_30 : Operation 376 [1/2] (3.25ns)   --->   "%B_V_2_1_load = load i8* %B_V_2_1_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 376 'load' 'B_V_2_1_load' <Predicate = (!exitcond_flatten25)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_30 : Operation 377 [1/2] (3.25ns)   --->   "%A_V_2_7_load_1 = load i8* %A_V_2_7_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 377 'load' 'A_V_2_7_load_1' <Predicate = (!exitcond_flatten25 & ib_mid2 == 6)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_30 : Operation 378 [1/2] (3.25ns)   --->   "%A_V_2_6_load_2 = load i8* %A_V_2_6_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 378 'load' 'A_V_2_6_load_2' <Predicate = (!exitcond_flatten25 & ib_mid2 == 5)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_30 : Operation 379 [1/2] (3.25ns)   --->   "%A_V_2_5_load_2 = load i8* %A_V_2_5_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 379 'load' 'A_V_2_5_load_2' <Predicate = (!exitcond_flatten25 & ib_mid2 == 4)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_30 : Operation 380 [1/2] (3.25ns)   --->   "%A_V_2_4_load_2 = load i8* %A_V_2_4_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 380 'load' 'A_V_2_4_load_2' <Predicate = (!exitcond_flatten25 & ib_mid2 == 3)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_30 : Operation 381 [1/2] (3.25ns)   --->   "%A_V_2_3_load_2 = load i8* %A_V_2_3_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 381 'load' 'A_V_2_3_load_2' <Predicate = (!exitcond_flatten25 & ib_mid2 == 2)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_30 : Operation 382 [1/2] (3.25ns)   --->   "%A_V_2_2_load_2 = load i8* %A_V_2_2_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 382 'load' 'A_V_2_2_load_2' <Predicate = (!exitcond_flatten25 & ib_mid2 == 1)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_30 : Operation 383 [1/2] (3.25ns)   --->   "%A_V_2_8_load = load i8* %A_V_2_8_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 383 'load' 'A_V_2_8_load' <Predicate = (!exitcond_flatten25 & ib_mid2 != 1 & ib_mid2 != 2 & ib_mid2 != 3 & ib_mid2 != 4 & ib_mid2 != 5 & ib_mid2 != 6)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_30 : Operation 384 [1/2] (3.25ns)   --->   "%B_V_2_2_load = load i8* %B_V_2_2_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 384 'load' 'B_V_2_2_load' <Predicate = (!exitcond_flatten25)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_30 : Operation 385 [1/2] (3.25ns)   --->   "%A_V_2_5_load_3 = load i8* %A_V_2_5_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 385 'load' 'A_V_2_5_load_3' <Predicate = (!exitcond_flatten25 & ib_mid2 == 6)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_30 : Operation 386 [1/2] (3.25ns)   --->   "%A_V_2_4_load_3 = load i8* %A_V_2_4_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 386 'load' 'A_V_2_4_load_3' <Predicate = (!exitcond_flatten25 & ib_mid2 == 5)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_30 : Operation 387 [1/2] (3.25ns)   --->   "%A_V_2_3_load_3 = load i8* %A_V_2_3_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 387 'load' 'A_V_2_3_load_3' <Predicate = (!exitcond_flatten25 & ib_mid2 == 4)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_30 : Operation 388 [1/2] (3.25ns)   --->   "%A_V_2_2_load_3 = load i8* %A_V_2_2_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 388 'load' 'A_V_2_2_load_3' <Predicate = (!exitcond_flatten25 & ib_mid2 == 3)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_30 : Operation 389 [1/2] (3.25ns)   --->   "%A_V_2_1_load_2 = load i8* %A_V_2_1_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 389 'load' 'A_V_2_1_load_2' <Predicate = (!exitcond_flatten25 & ib_mid2 == 2)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_30 : Operation 390 [1/2] (3.25ns)   --->   "%A_V_2_0_load_1 = load i8* %A_V_2_0_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 390 'load' 'A_V_2_0_load_1' <Predicate = (!exitcond_flatten25 & ib_mid2 == 1)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_30 : Operation 391 [1/2] (3.25ns)   --->   "%A_V_2_6_load_3 = load i8* %A_V_2_6_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 391 'load' 'A_V_2_6_load_3' <Predicate = (!exitcond_flatten25 & ib_mid2 != 1 & ib_mid2 != 2 & ib_mid2 != 3 & ib_mid2 != 4 & ib_mid2 != 5 & ib_mid2 != 6)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_30 : Operation 392 [2/2] (3.25ns)   --->   "%B_V_2_0_load_1 = load i8* %B_V_2_0_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 392 'load' 'B_V_2_0_load_1' <Predicate = (!exitcond_flatten25)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_30 : Operation 393 [2/2] (3.25ns)   --->   "%A_V_2_6_load_4 = load i8* %A_V_2_6_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 393 'load' 'A_V_2_6_load_4' <Predicate = (!exitcond_flatten25 & ib_mid2 == 6)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_30 : Operation 394 [2/2] (3.25ns)   --->   "%A_V_2_5_load_4 = load i8* %A_V_2_5_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 394 'load' 'A_V_2_5_load_4' <Predicate = (!exitcond_flatten25 & ib_mid2 == 5)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_30 : Operation 395 [2/2] (3.25ns)   --->   "%A_V_2_4_load_4 = load i8* %A_V_2_4_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 395 'load' 'A_V_2_4_load_4' <Predicate = (!exitcond_flatten25 & ib_mid2 == 4)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_30 : Operation 396 [2/2] (3.25ns)   --->   "%A_V_2_3_load_4 = load i8* %A_V_2_3_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 396 'load' 'A_V_2_3_load_4' <Predicate = (!exitcond_flatten25 & ib_mid2 == 3)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_30 : Operation 397 [2/2] (3.25ns)   --->   "%A_V_2_2_load_4 = load i8* %A_V_2_2_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 397 'load' 'A_V_2_2_load_4' <Predicate = (!exitcond_flatten25 & ib_mid2 == 2)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_30 : Operation 398 [2/2] (3.25ns)   --->   "%A_V_2_1_load_3 = load i8* %A_V_2_1_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 398 'load' 'A_V_2_1_load_3' <Predicate = (!exitcond_flatten25 & ib_mid2 == 1)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_30 : Operation 399 [2/2] (3.25ns)   --->   "%A_V_2_7_load_2 = load i8* %A_V_2_7_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 399 'load' 'A_V_2_7_load_2' <Predicate = (!exitcond_flatten25 & ib_mid2 != 1 & ib_mid2 != 2 & ib_mid2 != 3 & ib_mid2 != 4 & ib_mid2 != 5 & ib_mid2 != 6)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_30 : Operation 400 [2/2] (3.25ns)   --->   "%B_V_2_1_load_1 = load i8* %B_V_2_1_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 400 'load' 'B_V_2_1_load_1' <Predicate = (!exitcond_flatten25)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_30 : Operation 401 [2/2] (3.25ns)   --->   "%A_V_2_7_load_3 = load i8* %A_V_2_7_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 401 'load' 'A_V_2_7_load_3' <Predicate = (!exitcond_flatten25 & ib_mid2 == 6)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_30 : Operation 402 [2/2] (3.25ns)   --->   "%A_V_2_6_load_5 = load i8* %A_V_2_6_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 402 'load' 'A_V_2_6_load_5' <Predicate = (!exitcond_flatten25 & ib_mid2 == 5)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_30 : Operation 403 [2/2] (3.25ns)   --->   "%A_V_2_5_load_5 = load i8* %A_V_2_5_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 403 'load' 'A_V_2_5_load_5' <Predicate = (!exitcond_flatten25 & ib_mid2 == 4)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_30 : Operation 404 [2/2] (3.25ns)   --->   "%A_V_2_4_load_5 = load i8* %A_V_2_4_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 404 'load' 'A_V_2_4_load_5' <Predicate = (!exitcond_flatten25 & ib_mid2 == 3)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_30 : Operation 405 [2/2] (3.25ns)   --->   "%A_V_2_3_load_5 = load i8* %A_V_2_3_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 405 'load' 'A_V_2_3_load_5' <Predicate = (!exitcond_flatten25 & ib_mid2 == 2)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_30 : Operation 406 [2/2] (3.25ns)   --->   "%A_V_2_2_load_5 = load i8* %A_V_2_2_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 406 'load' 'A_V_2_2_load_5' <Predicate = (!exitcond_flatten25 & ib_mid2 == 1)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_30 : Operation 407 [2/2] (3.25ns)   --->   "%A_V_2_8_load_1 = load i8* %A_V_2_8_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 407 'load' 'A_V_2_8_load_1' <Predicate = (!exitcond_flatten25 & ib_mid2 != 1 & ib_mid2 != 2 & ib_mid2 != 3 & ib_mid2 != 4 & ib_mid2 != 5 & ib_mid2 != 6)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_30 : Operation 408 [2/2] (3.25ns)   --->   "%B_V_2_2_load_1 = load i8* %B_V_2_2_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 408 'load' 'B_V_2_2_load_1' <Predicate = (!exitcond_flatten25)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_30 : Operation 409 [2/2] (3.25ns)   --->   "%A_V_2_5_load_6 = load i8* %A_V_2_5_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 409 'load' 'A_V_2_5_load_6' <Predicate = (!exitcond_flatten25 & ib_mid2 == 6)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_30 : Operation 410 [2/2] (3.25ns)   --->   "%A_V_2_4_load_6 = load i8* %A_V_2_4_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 410 'load' 'A_V_2_4_load_6' <Predicate = (!exitcond_flatten25 & ib_mid2 == 5)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_30 : Operation 411 [2/2] (3.25ns)   --->   "%A_V_2_3_load_6 = load i8* %A_V_2_3_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 411 'load' 'A_V_2_3_load_6' <Predicate = (!exitcond_flatten25 & ib_mid2 == 4)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_30 : Operation 412 [2/2] (3.25ns)   --->   "%A_V_2_2_load_6 = load i8* %A_V_2_2_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 412 'load' 'A_V_2_2_load_6' <Predicate = (!exitcond_flatten25 & ib_mid2 == 3)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_30 : Operation 413 [2/2] (3.25ns)   --->   "%A_V_2_1_load_4 = load i8* %A_V_2_1_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 413 'load' 'A_V_2_1_load_4' <Predicate = (!exitcond_flatten25 & ib_mid2 == 2)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_30 : Operation 414 [2/2] (3.25ns)   --->   "%A_V_2_0_load_2 = load i8* %A_V_2_0_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 414 'load' 'A_V_2_0_load_2' <Predicate = (!exitcond_flatten25 & ib_mid2 == 1)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_30 : Operation 415 [2/2] (3.25ns)   --->   "%A_V_2_6_load_6 = load i8* %A_V_2_6_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 415 'load' 'A_V_2_6_load_6' <Predicate = (!exitcond_flatten25 & ib_mid2 != 1 & ib_mid2 != 2 & ib_mid2 != 3 & ib_mid2 != 4 & ib_mid2 != 5 & ib_mid2 != 6)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_30 : Operation 416 [2/2] (3.25ns)   --->   "%B_V_2_0_load_2 = load i8* %B_V_2_0_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 416 'load' 'B_V_2_0_load_2' <Predicate = (!exitcond_flatten25)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_30 : Operation 417 [1/2] (3.25ns)   --->   "%A_V_2_6_load_7 = load i8* %A_V_2_6_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 417 'load' 'A_V_2_6_load_7' <Predicate = (!exitcond_flatten25 & ib_mid2 == 6)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_30 : Operation 418 [1/2] (3.25ns)   --->   "%A_V_2_5_load_7 = load i8* %A_V_2_5_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 418 'load' 'A_V_2_5_load_7' <Predicate = (!exitcond_flatten25 & ib_mid2 == 5)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_30 : Operation 419 [1/2] (3.25ns)   --->   "%A_V_2_4_load_7 = load i8* %A_V_2_4_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 419 'load' 'A_V_2_4_load_7' <Predicate = (!exitcond_flatten25 & ib_mid2 == 4)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_30 : Operation 420 [1/2] (3.25ns)   --->   "%A_V_2_3_load_7 = load i8* %A_V_2_3_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 420 'load' 'A_V_2_3_load_7' <Predicate = (!exitcond_flatten25 & ib_mid2 == 3)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_30 : Operation 421 [1/2] (3.25ns)   --->   "%A_V_2_2_load_7 = load i8* %A_V_2_2_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 421 'load' 'A_V_2_2_load_7' <Predicate = (!exitcond_flatten25 & ib_mid2 == 2)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_30 : Operation 422 [1/2] (3.25ns)   --->   "%A_V_2_1_load_5 = load i8* %A_V_2_1_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 422 'load' 'A_V_2_1_load_5' <Predicate = (!exitcond_flatten25 & ib_mid2 == 1)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_30 : Operation 423 [1/2] (3.25ns)   --->   "%A_V_2_7_load_4 = load i8* %A_V_2_7_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 423 'load' 'A_V_2_7_load_4' <Predicate = (!exitcond_flatten25 & ib_mid2 != 1 & ib_mid2 != 2 & ib_mid2 != 3 & ib_mid2 != 4 & ib_mid2 != 5 & ib_mid2 != 6)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_30 : Operation 424 [2/2] (3.25ns)   --->   "%B_V_2_1_load_2 = load i8* %B_V_2_1_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 424 'load' 'B_V_2_1_load_2' <Predicate = (!exitcond_flatten25)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_30 : Operation 425 [1/2] (3.25ns)   --->   "%A_V_2_7_load_5 = load i8* %A_V_2_7_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 425 'load' 'A_V_2_7_load_5' <Predicate = (!exitcond_flatten25 & ib_mid2 == 6)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_30 : Operation 426 [1/2] (3.25ns)   --->   "%A_V_2_6_load_8 = load i8* %A_V_2_6_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 426 'load' 'A_V_2_6_load_8' <Predicate = (!exitcond_flatten25 & ib_mid2 == 5)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_30 : Operation 427 [1/2] (3.25ns)   --->   "%A_V_2_5_load_8 = load i8* %A_V_2_5_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 427 'load' 'A_V_2_5_load_8' <Predicate = (!exitcond_flatten25 & ib_mid2 == 4)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_30 : Operation 428 [1/2] (3.25ns)   --->   "%A_V_2_4_load_8 = load i8* %A_V_2_4_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 428 'load' 'A_V_2_4_load_8' <Predicate = (!exitcond_flatten25 & ib_mid2 == 3)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_30 : Operation 429 [1/2] (3.25ns)   --->   "%A_V_2_3_load_8 = load i8* %A_V_2_3_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 429 'load' 'A_V_2_3_load_8' <Predicate = (!exitcond_flatten25 & ib_mid2 == 2)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_30 : Operation 430 [1/2] (3.25ns)   --->   "%A_V_2_2_load_8 = load i8* %A_V_2_2_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 430 'load' 'A_V_2_2_load_8' <Predicate = (!exitcond_flatten25 & ib_mid2 == 1)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_30 : Operation 431 [1/2] (3.25ns)   --->   "%A_V_2_8_load_2 = load i8* %A_V_2_8_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 431 'load' 'A_V_2_8_load_2' <Predicate = (!exitcond_flatten25 & ib_mid2 != 1 & ib_mid2 != 2 & ib_mid2 != 3 & ib_mid2 != 4 & ib_mid2 != 5 & ib_mid2 != 6)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_30 : Operation 432 [2/2] (3.25ns)   --->   "%B_V_2_2_load_2 = load i8* %B_V_2_2_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 432 'load' 'B_V_2_2_load_2' <Predicate = (!exitcond_flatten25)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>

State 31 <SV = 16> <Delay = 4.30>
ST_31 : Operation 433 [1/1] (1.97ns)   --->   "br label %.preheader.preheader.0174" [ULTRA_HLS/convolution.h:103]   --->   Operation 433 'br' <Predicate = (!exitcond_flatten25 & ib_mid2 == 6)> <Delay = 1.97>
ST_31 : Operation 434 [1/1] (1.97ns)   --->   "br label %.preheader.preheader.0174" [ULTRA_HLS/convolution.h:103]   --->   Operation 434 'br' <Predicate = (!exitcond_flatten25 & ib_mid2 == 5)> <Delay = 1.97>
ST_31 : Operation 435 [1/1] (1.97ns)   --->   "br label %.preheader.preheader.0174" [ULTRA_HLS/convolution.h:103]   --->   Operation 435 'br' <Predicate = (!exitcond_flatten25 & ib_mid2 == 4)> <Delay = 1.97>
ST_31 : Operation 436 [1/1] (1.97ns)   --->   "br label %.preheader.preheader.0174" [ULTRA_HLS/convolution.h:103]   --->   Operation 436 'br' <Predicate = (!exitcond_flatten25 & ib_mid2 == 3)> <Delay = 1.97>
ST_31 : Operation 437 [1/1] (1.97ns)   --->   "br label %.preheader.preheader.0174" [ULTRA_HLS/convolution.h:103]   --->   Operation 437 'br' <Predicate = (!exitcond_flatten25 & ib_mid2 == 2)> <Delay = 1.97>
ST_31 : Operation 438 [1/1] (1.97ns)   --->   "br label %.preheader.preheader.0174" [ULTRA_HLS/convolution.h:103]   --->   Operation 438 'br' <Predicate = (!exitcond_flatten25 & ib_mid2 == 1)> <Delay = 1.97>
ST_31 : Operation 439 [1/1] (1.97ns)   --->   "br label %.preheader.preheader.0174" [ULTRA_HLS/convolution.h:103]   --->   Operation 439 'br' <Predicate = (!exitcond_flatten25 & ib_mid2 != 1 & ib_mid2 != 2 & ib_mid2 != 3 & ib_mid2 != 4 & ib_mid2 != 5 & ib_mid2 != 6)> <Delay = 1.97>
ST_31 : Operation 440 [1/1] (1.97ns)   --->   "br label %.preheader.preheader.0154" [ULTRA_HLS/convolution.h:103]   --->   Operation 440 'br' <Predicate = (!exitcond_flatten25 & ib_mid2 == 6)> <Delay = 1.97>
ST_31 : Operation 441 [1/1] (1.97ns)   --->   "br label %.preheader.preheader.0154" [ULTRA_HLS/convolution.h:103]   --->   Operation 441 'br' <Predicate = (!exitcond_flatten25 & ib_mid2 == 5)> <Delay = 1.97>
ST_31 : Operation 442 [1/1] (1.97ns)   --->   "br label %.preheader.preheader.0154" [ULTRA_HLS/convolution.h:103]   --->   Operation 442 'br' <Predicate = (!exitcond_flatten25 & ib_mid2 == 4)> <Delay = 1.97>
ST_31 : Operation 443 [1/1] (1.97ns)   --->   "br label %.preheader.preheader.0154" [ULTRA_HLS/convolution.h:103]   --->   Operation 443 'br' <Predicate = (!exitcond_flatten25 & ib_mid2 == 3)> <Delay = 1.97>
ST_31 : Operation 444 [1/1] (1.97ns)   --->   "br label %.preheader.preheader.0154" [ULTRA_HLS/convolution.h:103]   --->   Operation 444 'br' <Predicate = (!exitcond_flatten25 & ib_mid2 == 2)> <Delay = 1.97>
ST_31 : Operation 445 [1/1] (1.97ns)   --->   "br label %.preheader.preheader.0154" [ULTRA_HLS/convolution.h:103]   --->   Operation 445 'br' <Predicate = (!exitcond_flatten25 & ib_mid2 == 1)> <Delay = 1.97>
ST_31 : Operation 446 [1/1] (1.97ns)   --->   "br label %.preheader.preheader.0154" [ULTRA_HLS/convolution.h:103]   --->   Operation 446 'br' <Predicate = (!exitcond_flatten25 & ib_mid2 != 1 & ib_mid2 != 2 & ib_mid2 != 3 & ib_mid2 != 4 & ib_mid2 != 5 & ib_mid2 != 6)> <Delay = 1.97>
ST_31 : Operation 447 [1/1] (1.97ns)   --->   "br label %.preheader.preheader.0134" [ULTRA_HLS/convolution.h:103]   --->   Operation 447 'br' <Predicate = (!exitcond_flatten25 & ib_mid2 == 6)> <Delay = 1.97>
ST_31 : Operation 448 [1/1] (1.97ns)   --->   "br label %.preheader.preheader.0134" [ULTRA_HLS/convolution.h:103]   --->   Operation 448 'br' <Predicate = (!exitcond_flatten25 & ib_mid2 == 5)> <Delay = 1.97>
ST_31 : Operation 449 [1/1] (1.97ns)   --->   "br label %.preheader.preheader.0134" [ULTRA_HLS/convolution.h:103]   --->   Operation 449 'br' <Predicate = (!exitcond_flatten25 & ib_mid2 == 4)> <Delay = 1.97>
ST_31 : Operation 450 [1/1] (1.97ns)   --->   "br label %.preheader.preheader.0134" [ULTRA_HLS/convolution.h:103]   --->   Operation 450 'br' <Predicate = (!exitcond_flatten25 & ib_mid2 == 3)> <Delay = 1.97>
ST_31 : Operation 451 [1/1] (1.97ns)   --->   "br label %.preheader.preheader.0134" [ULTRA_HLS/convolution.h:103]   --->   Operation 451 'br' <Predicate = (!exitcond_flatten25 & ib_mid2 == 2)> <Delay = 1.97>
ST_31 : Operation 452 [1/1] (1.97ns)   --->   "br label %.preheader.preheader.0134" [ULTRA_HLS/convolution.h:103]   --->   Operation 452 'br' <Predicate = (!exitcond_flatten25 & ib_mid2 == 1)> <Delay = 1.97>
ST_31 : Operation 453 [1/1] (1.97ns)   --->   "br label %.preheader.preheader.0134" [ULTRA_HLS/convolution.h:103]   --->   Operation 453 'br' <Predicate = (!exitcond_flatten25 & ib_mid2 != 1 & ib_mid2 != 2 & ib_mid2 != 3 & ib_mid2 != 4 & ib_mid2 != 5 & ib_mid2 != 6)> <Delay = 1.97>
ST_31 : Operation 454 [1/1] (1.97ns)   --->   "br label %.preheader.preheader.0114" [ULTRA_HLS/convolution.h:103]   --->   Operation 454 'br' <Predicate = (!exitcond_flatten25 & ib_mid2 == 6)> <Delay = 1.97>
ST_31 : Operation 455 [1/1] (1.97ns)   --->   "br label %.preheader.preheader.0114" [ULTRA_HLS/convolution.h:103]   --->   Operation 455 'br' <Predicate = (!exitcond_flatten25 & ib_mid2 == 5)> <Delay = 1.97>
ST_31 : Operation 456 [1/1] (1.97ns)   --->   "br label %.preheader.preheader.0114" [ULTRA_HLS/convolution.h:103]   --->   Operation 456 'br' <Predicate = (!exitcond_flatten25 & ib_mid2 == 4)> <Delay = 1.97>
ST_31 : Operation 457 [1/1] (1.97ns)   --->   "br label %.preheader.preheader.0114" [ULTRA_HLS/convolution.h:103]   --->   Operation 457 'br' <Predicate = (!exitcond_flatten25 & ib_mid2 == 3)> <Delay = 1.97>
ST_31 : Operation 458 [1/1] (1.97ns)   --->   "br label %.preheader.preheader.0114" [ULTRA_HLS/convolution.h:103]   --->   Operation 458 'br' <Predicate = (!exitcond_flatten25 & ib_mid2 == 2)> <Delay = 1.97>
ST_31 : Operation 459 [1/1] (1.97ns)   --->   "br label %.preheader.preheader.0114" [ULTRA_HLS/convolution.h:103]   --->   Operation 459 'br' <Predicate = (!exitcond_flatten25 & ib_mid2 == 1)> <Delay = 1.97>
ST_31 : Operation 460 [1/1] (1.97ns)   --->   "br label %.preheader.preheader.0114" [ULTRA_HLS/convolution.h:103]   --->   Operation 460 'br' <Predicate = (!exitcond_flatten25 & ib_mid2 != 1 & ib_mid2 != 2 & ib_mid2 != 3 & ib_mid2 != 4 & ib_mid2 != 5 & ib_mid2 != 6)> <Delay = 1.97>
ST_31 : Operation 461 [1/2] (3.25ns)   --->   "%B_V_2_0_load_1 = load i8* %B_V_2_0_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 461 'load' 'B_V_2_0_load_1' <Predicate = (!exitcond_flatten25)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_31 : Operation 462 [1/2] (3.25ns)   --->   "%A_V_2_6_load_4 = load i8* %A_V_2_6_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 462 'load' 'A_V_2_6_load_4' <Predicate = (!exitcond_flatten25 & ib_mid2 == 6)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_31 : Operation 463 [1/2] (3.25ns)   --->   "%A_V_2_5_load_4 = load i8* %A_V_2_5_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 463 'load' 'A_V_2_5_load_4' <Predicate = (!exitcond_flatten25 & ib_mid2 == 5)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_31 : Operation 464 [1/2] (3.25ns)   --->   "%A_V_2_4_load_4 = load i8* %A_V_2_4_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 464 'load' 'A_V_2_4_load_4' <Predicate = (!exitcond_flatten25 & ib_mid2 == 4)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_31 : Operation 465 [1/2] (3.25ns)   --->   "%A_V_2_3_load_4 = load i8* %A_V_2_3_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 465 'load' 'A_V_2_3_load_4' <Predicate = (!exitcond_flatten25 & ib_mid2 == 3)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_31 : Operation 466 [1/2] (3.25ns)   --->   "%A_V_2_2_load_4 = load i8* %A_V_2_2_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 466 'load' 'A_V_2_2_load_4' <Predicate = (!exitcond_flatten25 & ib_mid2 == 2)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_31 : Operation 467 [1/2] (3.25ns)   --->   "%A_V_2_1_load_3 = load i8* %A_V_2_1_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 467 'load' 'A_V_2_1_load_3' <Predicate = (!exitcond_flatten25 & ib_mid2 == 1)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_31 : Operation 468 [1/2] (3.25ns)   --->   "%A_V_2_7_load_2 = load i8* %A_V_2_7_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 468 'load' 'A_V_2_7_load_2' <Predicate = (!exitcond_flatten25 & ib_mid2 != 1 & ib_mid2 != 2 & ib_mid2 != 3 & ib_mid2 != 4 & ib_mid2 != 5 & ib_mid2 != 6)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_31 : Operation 469 [1/2] (3.25ns)   --->   "%B_V_2_1_load_1 = load i8* %B_V_2_1_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 469 'load' 'B_V_2_1_load_1' <Predicate = (!exitcond_flatten25)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_31 : Operation 470 [1/2] (3.25ns)   --->   "%A_V_2_7_load_3 = load i8* %A_V_2_7_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 470 'load' 'A_V_2_7_load_3' <Predicate = (!exitcond_flatten25 & ib_mid2 == 6)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_31 : Operation 471 [1/2] (3.25ns)   --->   "%A_V_2_6_load_5 = load i8* %A_V_2_6_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 471 'load' 'A_V_2_6_load_5' <Predicate = (!exitcond_flatten25 & ib_mid2 == 5)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_31 : Operation 472 [1/2] (3.25ns)   --->   "%A_V_2_5_load_5 = load i8* %A_V_2_5_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 472 'load' 'A_V_2_5_load_5' <Predicate = (!exitcond_flatten25 & ib_mid2 == 4)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_31 : Operation 473 [1/2] (3.25ns)   --->   "%A_V_2_4_load_5 = load i8* %A_V_2_4_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 473 'load' 'A_V_2_4_load_5' <Predicate = (!exitcond_flatten25 & ib_mid2 == 3)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_31 : Operation 474 [1/2] (3.25ns)   --->   "%A_V_2_3_load_5 = load i8* %A_V_2_3_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 474 'load' 'A_V_2_3_load_5' <Predicate = (!exitcond_flatten25 & ib_mid2 == 2)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_31 : Operation 475 [1/2] (3.25ns)   --->   "%A_V_2_2_load_5 = load i8* %A_V_2_2_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 475 'load' 'A_V_2_2_load_5' <Predicate = (!exitcond_flatten25 & ib_mid2 == 1)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_31 : Operation 476 [1/2] (3.25ns)   --->   "%A_V_2_8_load_1 = load i8* %A_V_2_8_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 476 'load' 'A_V_2_8_load_1' <Predicate = (!exitcond_flatten25 & ib_mid2 != 1 & ib_mid2 != 2 & ib_mid2 != 3 & ib_mid2 != 4 & ib_mid2 != 5 & ib_mid2 != 6)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_31 : Operation 477 [1/2] (3.25ns)   --->   "%B_V_2_2_load_1 = load i8* %B_V_2_2_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 477 'load' 'B_V_2_2_load_1' <Predicate = (!exitcond_flatten25)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_31 : Operation 478 [1/2] (3.25ns)   --->   "%A_V_2_5_load_6 = load i8* %A_V_2_5_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 478 'load' 'A_V_2_5_load_6' <Predicate = (!exitcond_flatten25 & ib_mid2 == 6)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_31 : Operation 479 [1/2] (3.25ns)   --->   "%A_V_2_4_load_6 = load i8* %A_V_2_4_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 479 'load' 'A_V_2_4_load_6' <Predicate = (!exitcond_flatten25 & ib_mid2 == 5)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_31 : Operation 480 [1/2] (3.25ns)   --->   "%A_V_2_3_load_6 = load i8* %A_V_2_3_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 480 'load' 'A_V_2_3_load_6' <Predicate = (!exitcond_flatten25 & ib_mid2 == 4)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_31 : Operation 481 [1/2] (3.25ns)   --->   "%A_V_2_2_load_6 = load i8* %A_V_2_2_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 481 'load' 'A_V_2_2_load_6' <Predicate = (!exitcond_flatten25 & ib_mid2 == 3)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_31 : Operation 482 [1/2] (3.25ns)   --->   "%A_V_2_1_load_4 = load i8* %A_V_2_1_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 482 'load' 'A_V_2_1_load_4' <Predicate = (!exitcond_flatten25 & ib_mid2 == 2)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_31 : Operation 483 [1/2] (3.25ns)   --->   "%A_V_2_0_load_2 = load i8* %A_V_2_0_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 483 'load' 'A_V_2_0_load_2' <Predicate = (!exitcond_flatten25 & ib_mid2 == 1)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_31 : Operation 484 [1/2] (3.25ns)   --->   "%A_V_2_6_load_6 = load i8* %A_V_2_6_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 484 'load' 'A_V_2_6_load_6' <Predicate = (!exitcond_flatten25 & ib_mid2 != 1 & ib_mid2 != 2 & ib_mid2 != 3 & ib_mid2 != 4 & ib_mid2 != 5 & ib_mid2 != 6)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_31 : Operation 485 [1/2] (3.25ns)   --->   "%B_V_2_0_load_2 = load i8* %B_V_2_0_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 485 'load' 'B_V_2_0_load_2' <Predicate = (!exitcond_flatten25)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_31 : Operation 486 [1/1] (1.97ns)   --->   "br label %.preheader.preheader.035" [ULTRA_HLS/convolution.h:103]   --->   Operation 486 'br' <Predicate = (!exitcond_flatten25 & ib_mid2 == 6)> <Delay = 1.97>
ST_31 : Operation 487 [1/1] (1.97ns)   --->   "br label %.preheader.preheader.035" [ULTRA_HLS/convolution.h:103]   --->   Operation 487 'br' <Predicate = (!exitcond_flatten25 & ib_mid2 == 5)> <Delay = 1.97>
ST_31 : Operation 488 [1/1] (1.97ns)   --->   "br label %.preheader.preheader.035" [ULTRA_HLS/convolution.h:103]   --->   Operation 488 'br' <Predicate = (!exitcond_flatten25 & ib_mid2 == 4)> <Delay = 1.97>
ST_31 : Operation 489 [1/1] (1.97ns)   --->   "br label %.preheader.preheader.035" [ULTRA_HLS/convolution.h:103]   --->   Operation 489 'br' <Predicate = (!exitcond_flatten25 & ib_mid2 == 3)> <Delay = 1.97>
ST_31 : Operation 490 [1/1] (1.97ns)   --->   "br label %.preheader.preheader.035" [ULTRA_HLS/convolution.h:103]   --->   Operation 490 'br' <Predicate = (!exitcond_flatten25 & ib_mid2 == 2)> <Delay = 1.97>
ST_31 : Operation 491 [1/1] (1.97ns)   --->   "br label %.preheader.preheader.035" [ULTRA_HLS/convolution.h:103]   --->   Operation 491 'br' <Predicate = (!exitcond_flatten25 & ib_mid2 == 1)> <Delay = 1.97>
ST_31 : Operation 492 [1/1] (1.97ns)   --->   "br label %.preheader.preheader.035" [ULTRA_HLS/convolution.h:103]   --->   Operation 492 'br' <Predicate = (!exitcond_flatten25 & ib_mid2 != 1 & ib_mid2 != 2 & ib_mid2 != 3 & ib_mid2 != 4 & ib_mid2 != 5 & ib_mid2 != 6)> <Delay = 1.97>
ST_31 : Operation 493 [1/2] (3.25ns)   --->   "%B_V_2_1_load_2 = load i8* %B_V_2_1_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 493 'load' 'B_V_2_1_load_2' <Predicate = (!exitcond_flatten25)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_31 : Operation 494 [1/1] (1.97ns)   --->   "br label %.preheader.preheader.016" [ULTRA_HLS/convolution.h:103]   --->   Operation 494 'br' <Predicate = (!exitcond_flatten25 & ib_mid2 == 6)> <Delay = 1.97>
ST_31 : Operation 495 [1/1] (1.97ns)   --->   "br label %.preheader.preheader.016" [ULTRA_HLS/convolution.h:103]   --->   Operation 495 'br' <Predicate = (!exitcond_flatten25 & ib_mid2 == 5)> <Delay = 1.97>
ST_31 : Operation 496 [1/1] (1.97ns)   --->   "br label %.preheader.preheader.016" [ULTRA_HLS/convolution.h:103]   --->   Operation 496 'br' <Predicate = (!exitcond_flatten25 & ib_mid2 == 4)> <Delay = 1.97>
ST_31 : Operation 497 [1/1] (1.97ns)   --->   "br label %.preheader.preheader.016" [ULTRA_HLS/convolution.h:103]   --->   Operation 497 'br' <Predicate = (!exitcond_flatten25 & ib_mid2 == 3)> <Delay = 1.97>
ST_31 : Operation 498 [1/1] (1.97ns)   --->   "br label %.preheader.preheader.016" [ULTRA_HLS/convolution.h:103]   --->   Operation 498 'br' <Predicate = (!exitcond_flatten25 & ib_mid2 == 2)> <Delay = 1.97>
ST_31 : Operation 499 [1/1] (1.97ns)   --->   "br label %.preheader.preheader.016" [ULTRA_HLS/convolution.h:103]   --->   Operation 499 'br' <Predicate = (!exitcond_flatten25 & ib_mid2 == 1)> <Delay = 1.97>
ST_31 : Operation 500 [1/1] (1.97ns)   --->   "br label %.preheader.preheader.016" [ULTRA_HLS/convolution.h:103]   --->   Operation 500 'br' <Predicate = (!exitcond_flatten25 & ib_mid2 != 1 & ib_mid2 != 2 & ib_mid2 != 3 & ib_mid2 != 4 & ib_mid2 != 5 & ib_mid2 != 6)> <Delay = 1.97>
ST_31 : Operation 501 [1/1] (0.00ns)   --->   "%A_V_2_load_2_2_phi = phi i8 [ %A_V_2_2_load_8, %branch2 ], [ %A_V_2_3_load_8, %branch3 ], [ %A_V_2_4_load_8, %branch4 ], [ %A_V_2_5_load_8, %branch5 ], [ %A_V_2_6_load_8, %branch6 ], [ %A_V_2_7_load_5, %branch7 ], [ %A_V_2_8_load_2, %branch8 ]" [ULTRA_HLS/convolution.h:103]   --->   Operation 501 'phi' 'A_V_2_load_2_2_phi' <Predicate = (!exitcond_flatten25)> <Delay = 0.00>
ST_31 : Operation 502 [1/1] (0.00ns)   --->   "%lhs_V_15_2_2 = sext i8 %A_V_2_load_2_2_phi to i16" [ULTRA_HLS/convolution.h:103]   --->   Operation 502 'sext' 'lhs_V_15_2_2' <Predicate = (!exitcond_flatten25)> <Delay = 0.00>
ST_31 : Operation 503 [1/2] (3.25ns)   --->   "%B_V_2_2_load_2 = load i8* %B_V_2_2_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 503 'load' 'B_V_2_2_load_2' <Predicate = (!exitcond_flatten25)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_31 : Operation 504 [1/1] (0.00ns)   --->   "%rhs_V_15_2_2 = sext i8 %B_V_2_2_load_2 to i16" [ULTRA_HLS/convolution.h:103]   --->   Operation 504 'sext' 'rhs_V_15_2_2' <Predicate = (!exitcond_flatten25)> <Delay = 0.00>
ST_31 : Operation 505 [3/3] (1.05ns)   --->   "%r_V_15_2_2 = mul i16 %lhs_V_15_2_2, %rhs_V_15_2_2" [ULTRA_HLS/convolution.h:103]   --->   Operation 505 'mul' 'r_V_15_2_2' <Predicate = (!exitcond_flatten25)> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 32 <SV = 17> <Delay = 4.17>
ST_32 : Operation 506 [1/1] (0.00ns)   --->   "%A_V_2_load_0_0_phi = phi i8 [ %A_V_2_0_load, %branch72 ], [ %A_V_2_1_load, %branch73 ], [ %A_V_2_2_load, %branch74 ], [ %A_V_2_3_load, %branch75 ], [ %A_V_2_4_load, %branch76 ], [ %A_V_2_5_load, %branch77 ], [ %A_V_2_6_load, %branch78 ]" [ULTRA_HLS/convolution.h:103]   --->   Operation 506 'phi' 'A_V_2_load_0_0_phi' <Predicate = (!exitcond_flatten25)> <Delay = 0.00>
ST_32 : Operation 507 [1/1] (0.00ns)   --->   "%lhs_V_s = sext i8 %A_V_2_load_0_0_phi to i16" [ULTRA_HLS/convolution.h:103]   --->   Operation 507 'sext' 'lhs_V_s' <Predicate = (!exitcond_flatten25)> <Delay = 0.00>
ST_32 : Operation 508 [1/1] (0.00ns)   --->   "%rhs_V_2 = sext i8 %B_V_2_0_load to i16" [ULTRA_HLS/convolution.h:103]   --->   Operation 508 'sext' 'rhs_V_2' <Predicate = (!exitcond_flatten25)> <Delay = 0.00>
ST_32 : Operation 509 [1/1] (4.17ns)   --->   "%r_V_2 = mul i16 %lhs_V_s, %rhs_V_2" [ULTRA_HLS/convolution.h:103]   --->   Operation 509 'mul' 'r_V_2' <Predicate = (!exitcond_flatten25)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 510 [1/1] (0.00ns)   --->   "%A_V_2_load_0_1_phi = phi i8 [ %A_V_2_1_load_1, %branch64 ], [ %A_V_2_2_load_1, %branch65 ], [ %A_V_2_3_load_1, %branch66 ], [ %A_V_2_4_load_1, %branch67 ], [ %A_V_2_5_load_1, %branch68 ], [ %A_V_2_6_load_1, %branch69 ], [ %A_V_2_7_load, %branch70 ]" [ULTRA_HLS/convolution.h:103]   --->   Operation 510 'phi' 'A_V_2_load_0_1_phi' <Predicate = (!exitcond_flatten25)> <Delay = 0.00>
ST_32 : Operation 511 [1/1] (0.00ns)   --->   "%lhs_V_15_0_1 = sext i8 %A_V_2_load_0_1_phi to i16" [ULTRA_HLS/convolution.h:103]   --->   Operation 511 'sext' 'lhs_V_15_0_1' <Predicate = (!exitcond_flatten25)> <Delay = 0.00>
ST_32 : Operation 512 [1/1] (0.00ns)   --->   "%rhs_V_15_0_1 = sext i8 %B_V_2_1_load to i16" [ULTRA_HLS/convolution.h:103]   --->   Operation 512 'sext' 'rhs_V_15_0_1' <Predicate = (!exitcond_flatten25)> <Delay = 0.00>
ST_32 : Operation 513 [1/1] (4.17ns)   --->   "%r_V_15_0_1 = mul i16 %rhs_V_15_0_1, %lhs_V_15_0_1" [ULTRA_HLS/convolution.h:103]   --->   Operation 513 'mul' 'r_V_15_0_1' <Predicate = (!exitcond_flatten25)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 514 [1/1] (0.00ns)   --->   "%A_V_2_load_0_2_phi = phi i8 [ %A_V_2_2_load_2, %branch56 ], [ %A_V_2_3_load_2, %branch57 ], [ %A_V_2_4_load_2, %branch58 ], [ %A_V_2_5_load_2, %branch59 ], [ %A_V_2_6_load_2, %branch60 ], [ %A_V_2_7_load_1, %branch61 ], [ %A_V_2_8_load, %branch62 ]" [ULTRA_HLS/convolution.h:103]   --->   Operation 514 'phi' 'A_V_2_load_0_2_phi' <Predicate = (!exitcond_flatten25)> <Delay = 0.00>
ST_32 : Operation 515 [1/1] (0.00ns)   --->   "%lhs_V_15_0_2 = sext i8 %A_V_2_load_0_2_phi to i16" [ULTRA_HLS/convolution.h:103]   --->   Operation 515 'sext' 'lhs_V_15_0_2' <Predicate = (!exitcond_flatten25)> <Delay = 0.00>
ST_32 : Operation 516 [1/1] (0.00ns)   --->   "%rhs_V_15_0_2 = sext i8 %B_V_2_2_load to i16" [ULTRA_HLS/convolution.h:103]   --->   Operation 516 'sext' 'rhs_V_15_0_2' <Predicate = (!exitcond_flatten25)> <Delay = 0.00>
ST_32 : Operation 517 [1/1] (4.17ns)   --->   "%r_V_15_0_2 = mul i16 %lhs_V_15_0_2, %rhs_V_15_0_2" [ULTRA_HLS/convolution.h:103]   --->   Operation 517 'mul' 'r_V_15_0_2' <Predicate = (!exitcond_flatten25)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 518 [1/1] (0.00ns)   --->   "%A_V_2_load_1_0_phi = phi i8 [ %A_V_2_0_load_1, %branch45 ], [ %A_V_2_1_load_2, %branch46 ], [ %A_V_2_2_load_3, %branch47 ], [ %A_V_2_3_load_3, %branch48 ], [ %A_V_2_4_load_3, %branch49 ], [ %A_V_2_5_load_3, %branch50 ], [ %A_V_2_6_load_3, %branch51 ]" [ULTRA_HLS/convolution.h:103]   --->   Operation 518 'phi' 'A_V_2_load_1_0_phi' <Predicate = (!exitcond_flatten25)> <Delay = 0.00>
ST_32 : Operation 519 [1/1] (1.97ns)   --->   "br label %.preheader.preheader.094" [ULTRA_HLS/convolution.h:103]   --->   Operation 519 'br' <Predicate = (!exitcond_flatten25 & ib_mid2 == 6)> <Delay = 1.97>
ST_32 : Operation 520 [1/1] (1.97ns)   --->   "br label %.preheader.preheader.094" [ULTRA_HLS/convolution.h:103]   --->   Operation 520 'br' <Predicate = (!exitcond_flatten25 & ib_mid2 == 5)> <Delay = 1.97>
ST_32 : Operation 521 [1/1] (1.97ns)   --->   "br label %.preheader.preheader.094" [ULTRA_HLS/convolution.h:103]   --->   Operation 521 'br' <Predicate = (!exitcond_flatten25 & ib_mid2 == 4)> <Delay = 1.97>
ST_32 : Operation 522 [1/1] (1.97ns)   --->   "br label %.preheader.preheader.094" [ULTRA_HLS/convolution.h:103]   --->   Operation 522 'br' <Predicate = (!exitcond_flatten25 & ib_mid2 == 3)> <Delay = 1.97>
ST_32 : Operation 523 [1/1] (1.97ns)   --->   "br label %.preheader.preheader.094" [ULTRA_HLS/convolution.h:103]   --->   Operation 523 'br' <Predicate = (!exitcond_flatten25 & ib_mid2 == 2)> <Delay = 1.97>
ST_32 : Operation 524 [1/1] (1.97ns)   --->   "br label %.preheader.preheader.094" [ULTRA_HLS/convolution.h:103]   --->   Operation 524 'br' <Predicate = (!exitcond_flatten25 & ib_mid2 == 1)> <Delay = 1.97>
ST_32 : Operation 525 [1/1] (1.97ns)   --->   "br label %.preheader.preheader.094" [ULTRA_HLS/convolution.h:103]   --->   Operation 525 'br' <Predicate = (!exitcond_flatten25 & ib_mid2 != 1 & ib_mid2 != 2 & ib_mid2 != 3 & ib_mid2 != 4 & ib_mid2 != 5 & ib_mid2 != 6)> <Delay = 1.97>
ST_32 : Operation 526 [1/1] (1.97ns)   --->   "br label %.preheader.preheader.074" [ULTRA_HLS/convolution.h:103]   --->   Operation 526 'br' <Predicate = (!exitcond_flatten25 & ib_mid2 == 6)> <Delay = 1.97>
ST_32 : Operation 527 [1/1] (1.97ns)   --->   "br label %.preheader.preheader.074" [ULTRA_HLS/convolution.h:103]   --->   Operation 527 'br' <Predicate = (!exitcond_flatten25 & ib_mid2 == 5)> <Delay = 1.97>
ST_32 : Operation 528 [1/1] (1.97ns)   --->   "br label %.preheader.preheader.074" [ULTRA_HLS/convolution.h:103]   --->   Operation 528 'br' <Predicate = (!exitcond_flatten25 & ib_mid2 == 4)> <Delay = 1.97>
ST_32 : Operation 529 [1/1] (1.97ns)   --->   "br label %.preheader.preheader.074" [ULTRA_HLS/convolution.h:103]   --->   Operation 529 'br' <Predicate = (!exitcond_flatten25 & ib_mid2 == 3)> <Delay = 1.97>
ST_32 : Operation 530 [1/1] (1.97ns)   --->   "br label %.preheader.preheader.074" [ULTRA_HLS/convolution.h:103]   --->   Operation 530 'br' <Predicate = (!exitcond_flatten25 & ib_mid2 == 2)> <Delay = 1.97>
ST_32 : Operation 531 [1/1] (1.97ns)   --->   "br label %.preheader.preheader.074" [ULTRA_HLS/convolution.h:103]   --->   Operation 531 'br' <Predicate = (!exitcond_flatten25 & ib_mid2 == 1)> <Delay = 1.97>
ST_32 : Operation 532 [1/1] (1.97ns)   --->   "br label %.preheader.preheader.074" [ULTRA_HLS/convolution.h:103]   --->   Operation 532 'br' <Predicate = (!exitcond_flatten25 & ib_mid2 != 1 & ib_mid2 != 2 & ib_mid2 != 3 & ib_mid2 != 4 & ib_mid2 != 5 & ib_mid2 != 6)> <Delay = 1.97>
ST_32 : Operation 533 [1/1] (1.97ns)   --->   "br label %.preheader.preheader.054" [ULTRA_HLS/convolution.h:103]   --->   Operation 533 'br' <Predicate = (!exitcond_flatten25 & ib_mid2 == 6)> <Delay = 1.97>
ST_32 : Operation 534 [1/1] (1.97ns)   --->   "br label %.preheader.preheader.054" [ULTRA_HLS/convolution.h:103]   --->   Operation 534 'br' <Predicate = (!exitcond_flatten25 & ib_mid2 == 5)> <Delay = 1.97>
ST_32 : Operation 535 [1/1] (1.97ns)   --->   "br label %.preheader.preheader.054" [ULTRA_HLS/convolution.h:103]   --->   Operation 535 'br' <Predicate = (!exitcond_flatten25 & ib_mid2 == 4)> <Delay = 1.97>
ST_32 : Operation 536 [1/1] (1.97ns)   --->   "br label %.preheader.preheader.054" [ULTRA_HLS/convolution.h:103]   --->   Operation 536 'br' <Predicate = (!exitcond_flatten25 & ib_mid2 == 3)> <Delay = 1.97>
ST_32 : Operation 537 [1/1] (1.97ns)   --->   "br label %.preheader.preheader.054" [ULTRA_HLS/convolution.h:103]   --->   Operation 537 'br' <Predicate = (!exitcond_flatten25 & ib_mid2 == 2)> <Delay = 1.97>
ST_32 : Operation 538 [1/1] (1.97ns)   --->   "br label %.preheader.preheader.054" [ULTRA_HLS/convolution.h:103]   --->   Operation 538 'br' <Predicate = (!exitcond_flatten25 & ib_mid2 == 1)> <Delay = 1.97>
ST_32 : Operation 539 [1/1] (1.97ns)   --->   "br label %.preheader.preheader.054" [ULTRA_HLS/convolution.h:103]   --->   Operation 539 'br' <Predicate = (!exitcond_flatten25 & ib_mid2 != 1 & ib_mid2 != 2 & ib_mid2 != 3 & ib_mid2 != 4 & ib_mid2 != 5 & ib_mid2 != 6)> <Delay = 1.97>
ST_32 : Operation 540 [1/1] (0.00ns)   --->   "%A_V_2_load_2_1_phi = phi i8 [ %A_V_2_1_load_5, %branch10 ], [ %A_V_2_2_load_7, %branch11 ], [ %A_V_2_3_load_7, %branch12 ], [ %A_V_2_4_load_7, %branch13 ], [ %A_V_2_5_load_7, %branch14 ], [ %A_V_2_6_load_7, %branch15 ], [ %A_V_2_7_load_4, %branch16 ]" [ULTRA_HLS/convolution.h:103]   --->   Operation 540 'phi' 'A_V_2_load_2_1_phi' <Predicate = (!exitcond_flatten25)> <Delay = 0.00>
ST_32 : Operation 541 [1/1] (0.00ns)   --->   "%lhs_V_15_2_1 = sext i8 %A_V_2_load_2_1_phi to i16" [ULTRA_HLS/convolution.h:103]   --->   Operation 541 'sext' 'lhs_V_15_2_1' <Predicate = (!exitcond_flatten25)> <Delay = 0.00>
ST_32 : Operation 542 [1/1] (0.00ns)   --->   "%rhs_V_15_2_1 = sext i8 %B_V_2_1_load_2 to i16" [ULTRA_HLS/convolution.h:103]   --->   Operation 542 'sext' 'rhs_V_15_2_1' <Predicate = (!exitcond_flatten25)> <Delay = 0.00>
ST_32 : Operation 543 [1/1] (4.17ns)   --->   "%r_V_15_2_1 = mul i16 %lhs_V_15_2_1, %rhs_V_15_2_1" [ULTRA_HLS/convolution.h:103]   --->   Operation 543 'mul' 'r_V_15_2_1' <Predicate = (!exitcond_flatten25)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 544 [2/3] (1.05ns)   --->   "%r_V_15_2_2 = mul i16 %lhs_V_15_2_2, %rhs_V_15_2_2" [ULTRA_HLS/convolution.h:103]   --->   Operation 544 'mul' 'r_V_15_2_2' <Predicate = (!exitcond_flatten25)> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 33 <SV = 18> <Delay = 4.17>
ST_33 : Operation 545 [1/1] (0.00ns)   --->   "%tmp_175_cast = sext i16 %r_V_2 to i17" [ULTRA_HLS/convolution.h:103]   --->   Operation 545 'sext' 'tmp_175_cast' <Predicate = (!exitcond_flatten25)> <Delay = 0.00>
ST_33 : Operation 546 [1/1] (0.00ns)   --->   "%tmp_175_0_1_cast = sext i16 %r_V_15_0_1 to i17" [ULTRA_HLS/convolution.h:103]   --->   Operation 546 'sext' 'tmp_175_0_1_cast' <Predicate = (!exitcond_flatten25)> <Delay = 0.00>
ST_33 : Operation 547 [1/1] (0.00ns)   --->   "%lhs_V_15_1 = sext i8 %A_V_2_load_1_0_phi to i16" [ULTRA_HLS/convolution.h:103]   --->   Operation 547 'sext' 'lhs_V_15_1' <Predicate = (!exitcond_flatten25)> <Delay = 0.00>
ST_33 : Operation 548 [1/1] (0.00ns)   --->   "%rhs_V_15_1 = sext i8 %B_V_2_0_load_1 to i16" [ULTRA_HLS/convolution.h:103]   --->   Operation 548 'sext' 'rhs_V_15_1' <Predicate = (!exitcond_flatten25)> <Delay = 0.00>
ST_33 : Operation 549 [1/1] (4.17ns)   --->   "%r_V_15_1 = mul i16 %lhs_V_15_1, %rhs_V_15_1" [ULTRA_HLS/convolution.h:103]   --->   Operation 549 'mul' 'r_V_15_1' <Predicate = (!exitcond_flatten25)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 550 [1/1] (0.00ns)   --->   "%A_V_2_load_1_1_phi = phi i8 [ %A_V_2_1_load_3, %branch37 ], [ %A_V_2_2_load_4, %branch38 ], [ %A_V_2_3_load_4, %branch39 ], [ %A_V_2_4_load_4, %branch40 ], [ %A_V_2_5_load_4, %branch41 ], [ %A_V_2_6_load_4, %branch42 ], [ %A_V_2_7_load_2, %branch43 ]" [ULTRA_HLS/convolution.h:103]   --->   Operation 550 'phi' 'A_V_2_load_1_1_phi' <Predicate = (!exitcond_flatten25)> <Delay = 0.00>
ST_33 : Operation 551 [1/1] (0.00ns)   --->   "%lhs_V_15_1_1 = sext i8 %A_V_2_load_1_1_phi to i16" [ULTRA_HLS/convolution.h:103]   --->   Operation 551 'sext' 'lhs_V_15_1_1' <Predicate = (!exitcond_flatten25)> <Delay = 0.00>
ST_33 : Operation 552 [1/1] (0.00ns)   --->   "%rhs_V_15_1_1 = sext i8 %B_V_2_1_load_1 to i16" [ULTRA_HLS/convolution.h:103]   --->   Operation 552 'sext' 'rhs_V_15_1_1' <Predicate = (!exitcond_flatten25)> <Delay = 0.00>
ST_33 : Operation 553 [1/1] (4.17ns)   --->   "%r_V_15_1_1 = mul i16 %lhs_V_15_1_1, %rhs_V_15_1_1" [ULTRA_HLS/convolution.h:103]   --->   Operation 553 'mul' 'r_V_15_1_1' <Predicate = (!exitcond_flatten25)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 554 [1/1] (0.00ns)   --->   "%A_V_2_load_1_2_phi = phi i8 [ %A_V_2_2_load_5, %branch29 ], [ %A_V_2_3_load_5, %branch30 ], [ %A_V_2_4_load_5, %branch31 ], [ %A_V_2_5_load_5, %branch32 ], [ %A_V_2_6_load_5, %branch33 ], [ %A_V_2_7_load_3, %branch34 ], [ %A_V_2_8_load_1, %branch35 ]" [ULTRA_HLS/convolution.h:103]   --->   Operation 554 'phi' 'A_V_2_load_1_2_phi' <Predicate = (!exitcond_flatten25)> <Delay = 0.00>
ST_33 : Operation 555 [1/1] (0.00ns)   --->   "%lhs_V_15_1_2 = sext i8 %A_V_2_load_1_2_phi to i16" [ULTRA_HLS/convolution.h:103]   --->   Operation 555 'sext' 'lhs_V_15_1_2' <Predicate = (!exitcond_flatten25)> <Delay = 0.00>
ST_33 : Operation 556 [1/1] (0.00ns)   --->   "%rhs_V_15_1_2 = sext i8 %B_V_2_2_load_1 to i16" [ULTRA_HLS/convolution.h:103]   --->   Operation 556 'sext' 'rhs_V_15_1_2' <Predicate = (!exitcond_flatten25)> <Delay = 0.00>
ST_33 : Operation 557 [1/1] (4.17ns)   --->   "%r_V_15_1_2 = mul i16 %lhs_V_15_1_2, %rhs_V_15_1_2" [ULTRA_HLS/convolution.h:103]   --->   Operation 557 'mul' 'r_V_15_1_2' <Predicate = (!exitcond_flatten25)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 558 [1/1] (0.00ns)   --->   "%A_V_2_load_2_0_phi = phi i8 [ %A_V_2_0_load_2, %branch18 ], [ %A_V_2_1_load_4, %branch19 ], [ %A_V_2_2_load_6, %branch20 ], [ %A_V_2_3_load_6, %branch21 ], [ %A_V_2_4_load_6, %branch22 ], [ %A_V_2_5_load_6, %branch23 ], [ %A_V_2_6_load_6, %branch24 ]" [ULTRA_HLS/convolution.h:103]   --->   Operation 558 'phi' 'A_V_2_load_2_0_phi' <Predicate = (!exitcond_flatten25)> <Delay = 0.00>
ST_33 : Operation 559 [1/1] (0.00ns)   --->   "%lhs_V_15_2 = sext i8 %A_V_2_load_2_0_phi to i16" [ULTRA_HLS/convolution.h:103]   --->   Operation 559 'sext' 'lhs_V_15_2' <Predicate = (!exitcond_flatten25)> <Delay = 0.00>
ST_33 : Operation 560 [1/1] (0.00ns)   --->   "%rhs_V_15_2 = sext i8 %B_V_2_0_load_2 to i16" [ULTRA_HLS/convolution.h:103]   --->   Operation 560 'sext' 'rhs_V_15_2' <Predicate = (!exitcond_flatten25)> <Delay = 0.00>
ST_33 : Operation 561 [1/1] (4.17ns)   --->   "%r_V_15_2 = mul i16 %lhs_V_15_2, %rhs_V_15_2" [ULTRA_HLS/convolution.h:103]   --->   Operation 561 'mul' 'r_V_15_2' <Predicate = (!exitcond_flatten25)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 562 [1/1] (0.00ns)   --->   "%tmp_175_2_1_cast = sext i16 %r_V_15_2_1 to i17" [ULTRA_HLS/convolution.h:103]   --->   Operation 562 'sext' 'tmp_175_2_1_cast' <Predicate = (!exitcond_flatten25)> <Delay = 0.00>
ST_33 : Operation 563 [1/3] (0.00ns)   --->   "%r_V_15_2_2 = mul i16 %lhs_V_15_2_2, %rhs_V_15_2_2" [ULTRA_HLS/convolution.h:103]   --->   Operation 563 'mul' 'r_V_15_2_2' <Predicate = (!exitcond_flatten25)> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 564 [1/1] (0.00ns)   --->   "%tmp_175_2_2_cast = sext i16 %r_V_15_2_2 to i17" [ULTRA_HLS/convolution.h:103]   --->   Operation 564 'sext' 'tmp_175_2_2_cast' <Predicate = (!exitcond_flatten25)> <Delay = 0.00>
ST_33 : Operation 565 [1/1] (2.07ns)   --->   "%tmp2 = add i17 %tmp_175_cast, %tmp_175_0_1_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 565 'add' 'tmp2' <Predicate = (!exitcond_flatten25)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 566 [1/1] (3.02ns)   --->   "%tmp7 = add i17 %tmp_175_2_1_cast, %tmp_175_2_2_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 566 'add' 'tmp7' <Predicate = (!exitcond_flatten25)> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 34 <SV = 19> <Delay = 4.21>
ST_34 : Operation 567 [1/1] (0.00ns)   --->   "%tmp_175_0_2_cast = sext i16 %r_V_15_0_2 to i17" [ULTRA_HLS/convolution.h:103]   --->   Operation 567 'sext' 'tmp_175_0_2_cast' <Predicate = (!exitcond_flatten25)> <Delay = 0.00>
ST_34 : Operation 568 [1/1] (0.00ns)   --->   "%tmp_175_1_cast = sext i16 %r_V_15_1 to i17" [ULTRA_HLS/convolution.h:103]   --->   Operation 568 'sext' 'tmp_175_1_cast' <Predicate = (!exitcond_flatten25)> <Delay = 0.00>
ST_34 : Operation 569 [1/1] (0.00ns)   --->   "%tmp_175_1_1_cast = sext i16 %r_V_15_1_1 to i17" [ULTRA_HLS/convolution.h:103]   --->   Operation 569 'sext' 'tmp_175_1_1_cast' <Predicate = (!exitcond_flatten25)> <Delay = 0.00>
ST_34 : Operation 570 [1/1] (0.00ns)   --->   "%tmp_175_1_2_cast = sext i16 %r_V_15_1_2 to i17" [ULTRA_HLS/convolution.h:103]   --->   Operation 570 'sext' 'tmp_175_1_2_cast' <Predicate = (!exitcond_flatten25)> <Delay = 0.00>
ST_34 : Operation 571 [1/1] (0.00ns)   --->   "%tmp_175_2_cast = sext i16 %r_V_15_2 to i17" [ULTRA_HLS/convolution.h:103]   --->   Operation 571 'sext' 'tmp_175_2_cast' <Predicate = (!exitcond_flatten25)> <Delay = 0.00>
ST_34 : Operation 572 [1/1] (0.00ns)   --->   "%tmp2_cast = sext i17 %tmp2 to i18" [ULTRA_HLS/convolution.h:103]   --->   Operation 572 'sext' 'tmp2_cast' <Predicate = (!exitcond_flatten25)> <Delay = 0.00>
ST_34 : Operation 573 [1/1] (2.07ns)   --->   "%tmp3 = add i17 %tmp_175_0_2_cast, %tmp_175_1_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 573 'add' 'tmp3' <Predicate = (!exitcond_flatten25)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 574 [1/1] (0.00ns)   --->   "%tmp3_cast = sext i17 %tmp3 to i18" [ULTRA_HLS/convolution.h:103]   --->   Operation 574 'sext' 'tmp3_cast' <Predicate = (!exitcond_flatten25)> <Delay = 0.00>
ST_34 : Operation 575 [1/1] (2.10ns)   --->   "%tmp1 = add i18 %tmp3_cast, %tmp2_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 575 'add' 'tmp1' <Predicate = (!exitcond_flatten25)> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 576 [1/1] (2.07ns)   --->   "%tmp5 = add i17 %tmp_175_1_1_cast, %tmp_175_1_2_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 576 'add' 'tmp5' <Predicate = (!exitcond_flatten25)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 577 [1/1] (0.00ns)   --->   "%tmp5_cast = sext i17 %tmp5 to i18" [ULTRA_HLS/convolution.h:103]   --->   Operation 577 'sext' 'tmp5_cast' <Predicate = (!exitcond_flatten25)> <Delay = 0.00>
ST_34 : Operation 578 [1/1] (2.10ns)   --->   "%tmp6 = add i17 %tmp7, %tmp_175_2_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 578 'add' 'tmp6' <Predicate = (!exitcond_flatten25)> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 579 [1/1] (0.00ns)   --->   "%tmp6_cast = sext i17 %tmp6 to i18" [ULTRA_HLS/convolution.h:103]   --->   Operation 579 'sext' 'tmp6_cast' <Predicate = (!exitcond_flatten25)> <Delay = 0.00>
ST_34 : Operation 580 [1/1] (2.10ns)   --->   "%tmp4 = add i18 %tmp6_cast, %tmp5_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 580 'add' 'tmp4' <Predicate = (!exitcond_flatten25)> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 20> <Delay = 2.32>
ST_35 : Operation 581 [1/1] (0.69ns)   --->   "%p_9_mid2 = select i1 %tmp_229, i24 0, i24 %p_9" [ULTRA_HLS/convolution.h:98]   --->   Operation 581 'select' 'p_9_mid2' <Predicate = (!exitcond_flatten25)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 582 [1/1] (0.00ns)   --->   "%tmp_125_mid2_cast = zext i7 %tmp_125_mid2 to i64" [ULTRA_HLS/convolution.h:103]   --->   Operation 582 'zext' 'tmp_125_mid2_cast' <Predicate = (!exitcond_flatten25)> <Delay = 0.00>
ST_35 : Operation 583 [1/1] (0.00ns)   --->   "%tmp_129 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str39)" [ULTRA_HLS/convolution.h:99]   --->   Operation 583 'specregionbegin' 'tmp_129' <Predicate = (!exitcond_flatten25)> <Delay = 0.00>
ST_35 : Operation 584 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [ULTRA_HLS/convolution.h:100]   --->   Operation 584 'specpipeline' <Predicate = (!exitcond_flatten25)> <Delay = 0.00>
ST_35 : Operation 585 [1/1] (0.00ns)   --->   "%tmp1_cast = sext i18 %tmp1 to i19" [ULTRA_HLS/convolution.h:103]   --->   Operation 585 'sext' 'tmp1_cast' <Predicate = (!exitcond_flatten25)> <Delay = 0.00>
ST_35 : Operation 586 [1/1] (0.00ns)   --->   "%tmp4_cast = sext i18 %tmp4 to i19" [ULTRA_HLS/convolution.h:103]   --->   Operation 586 'sext' 'tmp4_cast' <Predicate = (!exitcond_flatten25)> <Delay = 0.00>
ST_35 : Operation 587 [1/1] (2.13ns)   --->   "%tmp_138 = add i19 %tmp4_cast, %tmp1_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 587 'add' 'tmp_138' <Predicate = (!exitcond_flatten25)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 588 [1/1] (0.00ns)   --->   "%bias_V_8_addr_1 = getelementptr [64 x i8]* @bias_V_8, i64 0, i64 %tmp_125_mid2_cast" [ULTRA_HLS/convolution.h:105]   --->   Operation 588 'getelementptr' 'bias_V_8_addr_1' <Predicate = (ifzero)> <Delay = 0.00>
ST_35 : Operation 589 [2/2] (2.32ns)   --->   "%bias_V_8_load = load i8* %bias_V_8_addr_1, align 1" [ULTRA_HLS/convolution.h:105]   --->   Operation 589 'load' 'bias_V_8_load' <Predicate = (ifzero)> <Delay = 2.32> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 64> <RAM>

State 36 <SV = 21> <Delay = 2.32>
ST_36 : Operation 590 [1/1] (0.00ns)   --->   "%p_cast = sext i19 %tmp_138 to i24" [ULTRA_HLS/convolution.h:103]   --->   Operation 590 'sext' 'p_cast' <Predicate = (!exitcond_flatten25)> <Delay = 0.00>
ST_36 : Operation 591 [1/1] (2.31ns)   --->   "%buf_V_6_2_2 = add i24 %p_9_mid2, %p_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 591 'add' 'buf_V_6_2_2' <Predicate = (!exitcond_flatten25)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 592 [1/1] (0.00ns)   --->   "%empty_139 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str39, i32 %tmp_129)" [ULTRA_HLS/convolution.h:104]   --->   Operation 592 'specregionend' 'empty_139' <Predicate = (!exitcond_flatten25)> <Delay = 0.00>
ST_36 : Operation 593 [1/2] (2.32ns)   --->   "%bias_V_8_load = load i8* %bias_V_8_addr_1, align 1" [ULTRA_HLS/convolution.h:105]   --->   Operation 593 'load' 'bias_V_8_load' <Predicate = (ifzero)> <Delay = 2.32> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 64> <RAM>

State 37 <SV = 22> <Delay = 2.31>
ST_37 : Operation 594 [1/1] (0.00ns)   --->   "%rhs_V_5_cast = sext i8 %bias_V_8_load to i24" [ULTRA_HLS/convolution.h:105]   --->   Operation 594 'sext' 'rhs_V_5_cast' <Predicate = (ifzero)> <Delay = 0.00>
ST_37 : Operation 595 [1/1] (2.31ns)   --->   "%r_V = add i24 %rhs_V_5_cast, %buf_V_6_2_2" [ULTRA_HLS/convolution.h:105]   --->   Operation 595 'add' 'r_V' <Predicate = (ifzero)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 596 [1/1] (0.00ns)   --->   "%tmp_233 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %r_V, i32 23)" [ULTRA_HLS/convolution.h:105]   --->   Operation 596 'bitselect' 'tmp_233' <Predicate = (ifzero)> <Delay = 0.00>
ST_37 : Operation 597 [1/1] (0.00ns)   --->   "%tmp_136 = call i16 @_ssdm_op_PartSelect.i16.i24.i32.i32(i24 %r_V, i32 8, i32 23)" [ULTRA_HLS/convolution.h:105]   --->   Operation 597 'partselect' 'tmp_136' <Predicate = (ifzero)> <Delay = 0.00>

State 38 <SV = 23> <Delay = 2.31>
ST_38 : Operation 598 [1/1] (2.31ns)   --->   "%p_neg = sub i24 0, %r_V" [ULTRA_HLS/convolution.h:105]   --->   Operation 598 'sub' 'p_neg' <Predicate = (ifzero & tmp_233)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 599 [1/1] (0.00ns)   --->   "%tmp_133 = call i16 @_ssdm_op_PartSelect.i16.i24.i32.i32(i24 %p_neg, i32 8, i32 23)" [ULTRA_HLS/convolution.h:105]   --->   Operation 599 'partselect' 'tmp_133' <Predicate = (ifzero & tmp_233)> <Delay = 0.00>

State 39 <SV = 24> <Delay = 3.11>
ST_39 : Operation 600 [1/1] (0.00ns)   --->   "%tmp_134 = sext i16 %tmp_133 to i25" [ULTRA_HLS/convolution.h:105]   --->   Operation 600 'sext' 'tmp_134' <Predicate = (ifzero & tmp_233)> <Delay = 0.00>
ST_39 : Operation 601 [1/1] (0.00ns)   --->   "%p_lshr_cast = zext i25 %tmp_134 to i26" [ULTRA_HLS/convolution.h:105]   --->   Operation 601 'zext' 'p_lshr_cast' <Predicate = (ifzero & tmp_233)> <Delay = 0.00>
ST_39 : Operation 602 [1/1] (2.34ns)   --->   "%p_neg_t = sub i26 0, %p_lshr_cast" [ULTRA_HLS/convolution.h:105]   --->   Operation 602 'sub' 'p_neg_t' <Predicate = (ifzero & tmp_233)> <Delay = 2.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 603 [1/1] (0.00ns)   --->   "%tmp_137 = sext i16 %tmp_136 to i25" [ULTRA_HLS/convolution.h:105]   --->   Operation 603 'sext' 'tmp_137' <Predicate = (ifzero & !tmp_233)> <Delay = 0.00>
ST_39 : Operation 604 [1/1] (0.00ns)   --->   "%p_lshr_f_cast = zext i25 %tmp_137 to i26" [ULTRA_HLS/convolution.h:105]   --->   Operation 604 'zext' 'p_lshr_f_cast' <Predicate = (ifzero & !tmp_233)> <Delay = 0.00>
ST_39 : Operation 605 [1/1] (0.76ns)   --->   "%tmp_127 = select i1 %tmp_233, i26 %p_neg_t, i26 %p_lshr_f_cast" [ULTRA_HLS/convolution.h:105]   --->   Operation 605 'select' 'tmp_127' <Predicate = (ifzero)> <Delay = 0.76> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 40 <SV = 25> <Delay = 2.11>
ST_40 : Operation 606 [1/1] (0.00ns)   --->   "%tmp_136_cast = sext i26 %tmp_127 to i33" [ULTRA_HLS/convolution.h:105]   --->   Operation 606 'sext' 'tmp_136_cast' <Predicate = (ifzero)> <Delay = 0.00>
ST_40 : Operation 607 [1/1] (0.00ns)   --->   "%multiple_V_8_load = load i8* @multiple_V_8, align 1" [ULTRA_HLS/convolution.h:105]   --->   Operation 607 'load' 'multiple_V_8_load' <Predicate = (ifzero)> <Delay = 0.00>
ST_40 : Operation 608 [1/1] (0.00ns)   --->   "%rhs_V_s = sext i8 %multiple_V_8_load to i33" [ULTRA_HLS/convolution.h:105]   --->   Operation 608 'sext' 'rhs_V_s' <Predicate = (ifzero)> <Delay = 0.00>
ST_40 : Operation 609 [7/7] (2.11ns)   --->   "%r_V_s = mul i33 %rhs_V_s, %tmp_136_cast" [ULTRA_HLS/convolution.h:105]   --->   Operation 609 'mul' 'r_V_s' <Predicate = (ifzero)> <Delay = 2.11> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 26> <Delay = 2.11>
ST_41 : Operation 610 [6/7] (2.11ns)   --->   "%r_V_s = mul i33 %rhs_V_s, %tmp_136_cast" [ULTRA_HLS/convolution.h:105]   --->   Operation 610 'mul' 'r_V_s' <Predicate = (ifzero)> <Delay = 2.11> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 27> <Delay = 2.11>
ST_42 : Operation 611 [5/7] (2.11ns)   --->   "%r_V_s = mul i33 %rhs_V_s, %tmp_136_cast" [ULTRA_HLS/convolution.h:105]   --->   Operation 611 'mul' 'r_V_s' <Predicate = (ifzero)> <Delay = 2.11> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 28> <Delay = 2.11>
ST_43 : Operation 612 [4/7] (2.11ns)   --->   "%r_V_s = mul i33 %rhs_V_s, %tmp_136_cast" [ULTRA_HLS/convolution.h:105]   --->   Operation 612 'mul' 'r_V_s' <Predicate = (ifzero)> <Delay = 2.11> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 29> <Delay = 2.11>
ST_44 : Operation 613 [3/7] (2.11ns)   --->   "%r_V_s = mul i33 %rhs_V_s, %tmp_136_cast" [ULTRA_HLS/convolution.h:105]   --->   Operation 613 'mul' 'r_V_s' <Predicate = (ifzero)> <Delay = 2.11> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 30> <Delay = 2.11>
ST_45 : Operation 614 [2/7] (2.11ns)   --->   "%r_V_s = mul i33 %rhs_V_s, %tmp_136_cast" [ULTRA_HLS/convolution.h:105]   --->   Operation 614 'mul' 'r_V_s' <Predicate = (ifzero)> <Delay = 2.11> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 31> <Delay = 2.11>
ST_46 : Operation 615 [1/7] (2.11ns)   --->   "%r_V_s = mul i33 %rhs_V_s, %tmp_136_cast" [ULTRA_HLS/convolution.h:105]   --->   Operation 615 'mul' 'r_V_s' <Predicate = (ifzero)> <Delay = 2.11> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 616 [1/1] (0.00ns)   --->   "%tmp_234 = call i1 @_ssdm_op_BitSelect.i1.i33.i32(i33 %r_V_s, i32 32)" [ULTRA_HLS/convolution.h:105]   --->   Operation 616 'bitselect' 'tmp_234' <Predicate = (ifzero)> <Delay = 0.00>

State 47 <SV = 32> <Delay = 3.95>
ST_47 : Operation 617 [1/1] (0.00ns)   --->   "%sext_cast = sext i33 %r_V_s to i67" [ULTRA_HLS/convolution.h:105]   --->   Operation 617 'sext' 'sext_cast' <Predicate = (ifzero)> <Delay = 0.00>
ST_47 : Operation 618 [6/6] (3.95ns)   --->   "%mul = mul i67 13743895348, %sext_cast" [ULTRA_HLS/convolution.h:105]   --->   Operation 618 'mul' 'mul' <Predicate = (ifzero)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 33> <Delay = 3.95>
ST_48 : Operation 619 [5/6] (3.95ns)   --->   "%mul = mul i67 13743895348, %sext_cast" [ULTRA_HLS/convolution.h:105]   --->   Operation 619 'mul' 'mul' <Predicate = (ifzero)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 34> <Delay = 3.95>
ST_49 : Operation 620 [4/6] (3.95ns)   --->   "%mul = mul i67 13743895348, %sext_cast" [ULTRA_HLS/convolution.h:105]   --->   Operation 620 'mul' 'mul' <Predicate = (ifzero)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 35> <Delay = 3.95>
ST_50 : Operation 621 [3/6] (3.95ns)   --->   "%mul = mul i67 13743895348, %sext_cast" [ULTRA_HLS/convolution.h:105]   --->   Operation 621 'mul' 'mul' <Predicate = (ifzero)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 36> <Delay = 3.95>
ST_51 : Operation 622 [2/6] (3.95ns)   --->   "%mul = mul i67 13743895348, %sext_cast" [ULTRA_HLS/convolution.h:105]   --->   Operation 622 'mul' 'mul' <Predicate = (ifzero)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 37> <Delay = 3.95>
ST_52 : Operation 623 [1/6] (3.95ns)   --->   "%mul = mul i67 13743895348, %sext_cast" [ULTRA_HLS/convolution.h:105]   --->   Operation 623 'mul' 'mul' <Predicate = (ifzero)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 624 [1/1] (0.00ns)   --->   "%tmp_236 = call i29 @_ssdm_op_PartSelect.i29.i67.i32.i32(i67 %mul, i32 38, i32 66)" [ULTRA_HLS/convolution.h:105]   --->   Operation 624 'partselect' 'tmp_236' <Predicate = (ifzero)> <Delay = 0.00>

State 53 <SV = 38> <Delay = 3.60>
ST_53 : Operation 625 [1/1] (3.60ns)   --->   "%neg_mul = sub i67 0, %mul" [ULTRA_HLS/convolution.h:105]   --->   Operation 625 'sub' 'neg_mul' <Predicate = (ifzero & tmp_234)> <Delay = 3.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 39> <Delay = 4.00>
ST_54 : Operation 626 [1/1] (0.00ns) (grouped into LUT with out node neg_ti)   --->   "%tmp_235 = call i29 @_ssdm_op_PartSelect.i29.i67.i32.i32(i67 %neg_mul, i32 38, i32 66)" [ULTRA_HLS/convolution.h:105]   --->   Operation 626 'partselect' 'tmp_235' <Predicate = (ifzero & tmp_234)> <Delay = 0.00>
ST_54 : Operation 627 [1/1] (0.00ns) (grouped into LUT with out node neg_ti)   --->   "%tmp_209 = sext i29 %tmp_235 to i33" [ULTRA_HLS/convolution.h:105]   --->   Operation 627 'sext' 'tmp_209' <Predicate = (ifzero & tmp_234)> <Delay = 0.00>
ST_54 : Operation 628 [1/1] (0.00ns)   --->   "%tmp_212 = sext i29 %tmp_236 to i33" [ULTRA_HLS/convolution.h:105]   --->   Operation 628 'sext' 'tmp_212' <Predicate = (ifzero)> <Delay = 0.00>
ST_54 : Operation 629 [1/1] (0.00ns) (grouped into LUT with out node neg_ti)   --->   "%tmp_213 = select i1 %tmp_234, i33 %tmp_209, i33 %tmp_212" [ULTRA_HLS/convolution.h:105]   --->   Operation 629 'select' 'tmp_213' <Predicate = (ifzero & tmp_234)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 630 [1/1] (2.46ns) (out node of the LUT)   --->   "%neg_ti = sub i33 0, %tmp_213" [ULTRA_HLS/convolution.h:105]   --->   Operation 630 'sub' 'neg_ti' <Predicate = (ifzero & tmp_234)> <Delay = 2.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 631 [1/1] (0.73ns)   --->   "%tmp_128 = select i1 %tmp_234, i33 %neg_ti, i33 %tmp_212" [ULTRA_HLS/convolution.h:105]   --->   Operation 631 'select' 'tmp_128' <Predicate = (ifzero)> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 632 [1/1] (0.00ns)   --->   "%tmp_237 = call i1 @_ssdm_op_BitSelect.i1.i33.i32(i33 %tmp_128, i32 28)" [ULTRA_HLS/config.h:20->ULTRA_HLS/convolution.h:106]   --->   Operation 632 'bitselect' 'tmp_237' <Predicate = (ifzero)> <Delay = 0.00>
ST_54 : Operation 633 [1/1] (0.00ns)   --->   "%tmp_238 = trunc i33 %tmp_128 to i16" [ULTRA_HLS/convolution.h:106]   --->   Operation 633 'trunc' 'tmp_238' <Predicate = (ifzero)> <Delay = 0.00>
ST_54 : Operation 634 [1/1] (0.80ns)   --->   "%Outbuf_V = select i1 %tmp_237, i16 0, i16 %tmp_238" [ULTRA_HLS/convolution.h:106]   --->   Operation 634 'select' 'Outbuf_V' <Predicate = (ifzero)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 55 <SV = 40> <Delay = 2.18>
ST_55 : Operation 635 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %Outbuf_V)" [ULTRA_HLS/convolution.h:107]   --->   Operation 635 'write' <Predicate = (ifzero)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_55 : Operation 636 [1/1] (0.00ns)   --->   "br label %ifFalse"   --->   Operation 636 'br' <Predicate = (ifzero)> <Delay = 0.00>

State 56 <SV = 12> <Delay = 0.00>
ST_56 : Operation 637 [1/1] (0.00ns)   --->   "%empty_140 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str37, i32 %tmp_114)" [ULTRA_HLS/convolution.h:111]   --->   Operation 637 'specregionend' 'empty_140' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 638 [1/1] (0.00ns)   --->   "br label %.preheader487" [ULTRA_HLS/convolution.h:80]   --->   Operation 638 'br' <Predicate = true> <Delay = 0.00>

State 57 <SV = 8> <Delay = 3.29>
ST_57 : Operation 639 [1/1] (0.00ns)   --->   "%indvar_flatten14 = phi i15 [ 0, %0 ], [ %indvar_flatten_next2, %1 ]"   --->   Operation 639 'phi' 'indvar_flatten14' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 640 [1/1] (0.00ns)   --->   "%ka = phi i3 [ 2, %0 ], [ %tmp_110_mid2_v_v, %1 ]" [ULTRA_HLS/convolution.h:67]   --->   Operation 640 'phi' 'ka' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 641 [1/1] (0.00ns)   --->   "%indvar_flatten13 = phi i14 [ 0, %0 ], [ %indvar_flatten_next1, %1 ]"   --->   Operation 641 'phi' 'indvar_flatten13' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 642 [1/1] (0.00ns)   --->   "%kb = phi i3 [ 2, %0 ], [ %kb_mid2, %1 ]" [ULTRA_HLS/convolution.h:63]   --->   Operation 642 'phi' 'kb' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 643 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i13 [ 0, %0 ], [ %indvar_flatten_next, %1 ]" [ULTRA_HLS/convolution.h:63]   --->   Operation 643 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 644 [1/1] (0.00ns)   --->   "%j = phi i6 [ 0, %0 ], [ %tmp_118_mid2, %1 ]" [ULTRA_HLS/convolution.h:67]   --->   Operation 644 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 645 [1/1] (0.00ns)   --->   "%i23 = phi i7 [ 0, %0 ], [ %i_25, %1 ]"   --->   Operation 645 'phi' 'i23' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 646 [1/1] (2.31ns)   --->   "%exitcond_flatten = icmp eq i15 %indvar_flatten14, -14336"   --->   Operation 646 'icmp' 'exitcond_flatten' <Predicate = true> <Delay = 2.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 647 [1/1] (1.94ns)   --->   "%indvar_flatten_next2 = add i15 %indvar_flatten14, 1"   --->   Operation 647 'add' 'indvar_flatten_next2' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 648 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %.preheader489.preheader, label %.preheader493.preheader"   --->   Operation 648 'br' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 649 [1/1] (2.20ns)   --->   "%exitcond_flatten21 = icmp eq i14 %indvar_flatten13, 6144"   --->   Operation 649 'icmp' 'exitcond_flatten21' <Predicate = (!exitcond_flatten)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 650 [1/1] (1.81ns)   --->   "%indvar_flatten13_op = add i14 %indvar_flatten13, 1"   --->   Operation 650 'add' 'indvar_flatten13_op' <Predicate = (!exitcond_flatten)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 651 [1/1] (0.70ns)   --->   "%indvar_flatten_next1 = select i1 %exitcond_flatten21, i14 1, i14 %indvar_flatten13_op"   --->   Operation 651 'select' 'indvar_flatten_next1' <Predicate = (!exitcond_flatten)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 58 <SV = 9> <Delay = 4.75>
ST_58 : Operation 652 [1/1] (0.98ns)   --->   "%kb_mid = select i1 %exitcond_flatten21, i3 2, i3 %kb" [ULTRA_HLS/convolution.h:63]   --->   Operation 652 'select' 'kb_mid' <Predicate = (!exitcond_flatten)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_58 : Operation 653 [1/1] (0.00ns) (grouped into LUT with out node kb_t_mid2)   --->   "%tmp_208 = trunc i3 %kb to i2" [ULTRA_HLS/convolution.h:63]   --->   Operation 653 'trunc' 'tmp_208' <Predicate = (!exitcond_flatten & !exitcond_flatten21)> <Delay = 0.00>
ST_58 : Operation 654 [1/1] (0.00ns) (grouped into LUT with out node kb_t_mid2)   --->   "%kb_t_mid = select i1 %exitcond_flatten21, i2 -2, i2 %tmp_208" [ULTRA_HLS/convolution.h:63]   --->   Operation 654 'select' 'kb_t_mid' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_58 : Operation 655 [1/1] (0.97ns)   --->   "%not_exitcond_flatten_8 = xor i1 %exitcond_flatten21, true" [ULTRA_HLS/convolution.h:63]   --->   Operation 655 'xor' 'not_exitcond_flatten_8' <Predicate = (!exitcond_flatten)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 656 [1/1] (2.09ns)   --->   "%exitcond_flatten22 = icmp eq i13 %indvar_flatten, 2048" [ULTRA_HLS/convolution.h:63]   --->   Operation 656 'icmp' 'exitcond_flatten22' <Predicate = (!exitcond_flatten)> <Delay = 2.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 657 [1/1] (0.97ns)   --->   "%exitcond_flatten_mid = and i1 %exitcond_flatten22, %not_exitcond_flatten_8" [ULTRA_HLS/convolution.h:63]   --->   Operation 657 'and' 'exitcond_flatten_mid' <Predicate = (!exitcond_flatten)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 658 [1/1] (1.65ns)   --->   "%kb_3 = add i3 -1, %kb_mid" [ULTRA_HLS/convolution.h:61]   --->   Operation 658 'add' 'kb_3' <Predicate = (!exitcond_flatten)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 659 [1/1] (0.97ns)   --->   "%tmp_185 = or i1 %exitcond_flatten_mid, %exitcond_flatten21" [ULTRA_HLS/convolution.h:63]   --->   Operation 659 'or' 'tmp_185' <Predicate = (!exitcond_flatten)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 660 [1/1] (0.00ns) (grouped into LUT with out node kb_t_mid2)   --->   "%tmp_210 = trunc i3 %kb_3 to i2" [ULTRA_HLS/convolution.h:61]   --->   Operation 660 'trunc' 'tmp_210' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_58 : Operation 661 [1/1] (0.99ns) (out node of the LUT)   --->   "%kb_t_mid2 = select i1 %exitcond_flatten_mid, i2 %tmp_210, i2 %kb_t_mid" [ULTRA_HLS/convolution.h:63]   --->   Operation 661 'select' 'kb_t_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_58 : Operation 662 [1/1] (0.98ns)   --->   "%kb_mid2 = select i1 %exitcond_flatten_mid, i3 %kb_3, i3 %kb_mid" [ULTRA_HLS/convolution.h:63]   --->   Operation 662 'select' 'kb_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_58 : Operation 663 [1/1] (1.67ns)   --->   "%indvar_flatten_op = add i13 %indvar_flatten, 1" [ULTRA_HLS/convolution.h:63]   --->   Operation 663 'add' 'indvar_flatten_op' <Predicate = (!exitcond_flatten)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 664 [1/1] (0.69ns)   --->   "%indvar_flatten_next = select i1 %tmp_185, i13 1, i13 %indvar_flatten_op" [ULTRA_HLS/convolution.h:63]   --->   Operation 664 'select' 'indvar_flatten_next' <Predicate = (!exitcond_flatten)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 59 <SV = 10> <Delay = 5.32>
ST_59 : Operation 665 [1/1] (1.65ns)   --->   "%ka_4 = add i3 -1, %ka" [ULTRA_HLS/convolution.h:60]   --->   Operation 665 'add' 'ka_4' <Predicate = (!exitcond_flatten & exitcond_flatten21)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 666 [1/1] (0.98ns)   --->   "%tmp_110_mid2_v_v = select i1 %exitcond_flatten21, i3 %ka_4, i3 %ka" [ULTRA_HLS/convolution.h:67]   --->   Operation 666 'select' 'tmp_110_mid2_v_v' <Predicate = (!exitcond_flatten)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_59 : Operation 667 [1/1] (1.48ns)   --->   "%exitcond15 = icmp eq i7 %i23, -64" [ULTRA_HLS/convolution.h:63]   --->   Operation 667 'icmp' 'exitcond15' <Predicate = (!exitcond_flatten)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 668 [1/1] (0.00ns) (grouped into LUT with out node exitcond6_mid2)   --->   "%exitcond6_mid = and i1 %exitcond15, %not_exitcond_flatten_8" [ULTRA_HLS/convolution.h:63]   --->   Operation 668 'and' 'exitcond6_mid' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 669 [1/1] (1.18ns)   --->   "%j_mid = select i1 %tmp_185, i6 0, i6 %j" [ULTRA_HLS/convolution.h:63]   --->   Operation 669 'select' 'j_mid' <Predicate = (!exitcond_flatten)> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_59 : Operation 670 [1/1] (0.00ns) (grouped into LUT with out node exitcond6_mid2)   --->   "%exitcond_flatten_not = xor i1 %exitcond_flatten22, true" [ULTRA_HLS/convolution.h:63]   --->   Operation 670 'xor' 'exitcond_flatten_not' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 671 [1/1] (0.00ns) (grouped into LUT with out node exitcond6_mid2)   --->   "%not_exitcond_flatten_5 = or i1 %exitcond_flatten21, %exitcond_flatten_not" [ULTRA_HLS/convolution.h:63]   --->   Operation 671 'or' 'not_exitcond_flatten_5' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 672 [1/1] (0.97ns) (out node of the LUT)   --->   "%exitcond6_mid2 = and i1 %exitcond6_mid, %not_exitcond_flatten_5" [ULTRA_HLS/convolution.h:63]   --->   Operation 672 'and' 'exitcond6_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 673 [1/1] (1.82ns)   --->   "%j_13 = add i6 1, %j_mid" [ULTRA_HLS/convolution.h:62]   --->   Operation 673 'add' 'j_13' <Predicate = (!exitcond_flatten)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 674 [1/1] (0.00ns) (grouped into LUT with out node i23_mid2)   --->   "%tmp_186 = or i1 %exitcond6_mid2, %exitcond_flatten_mid" [ULTRA_HLS/convolution.h:63]   --->   Operation 674 'or' 'tmp_186' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 675 [1/1] (0.00ns) (grouped into LUT with out node i23_mid2)   --->   "%tmp_211 = or i1 %tmp_186, %exitcond_flatten21" [ULTRA_HLS/convolution.h:63]   --->   Operation 675 'or' 'tmp_211' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 676 [1/1] (0.99ns) (out node of the LUT)   --->   "%i23_mid2 = select i1 %tmp_211, i7 0, i7 %i23" [ULTRA_HLS/convolution.h:63]   --->   Operation 676 'select' 'i23_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_59 : Operation 677 [1/1] (1.18ns)   --->   "%tmp_118_mid2 = select i1 %exitcond6_mid2, i6 %j_13, i6 %j_mid" [ULTRA_HLS/convolution.h:67]   --->   Operation 677 'select' 'tmp_118_mid2' <Predicate = (!exitcond_flatten)> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_59 : Operation 678 [1/1] (1.13ns)   --->   "switch i2 %kb_t_mid2, label %branch92 [
    i2 0, label %branch90
    i2 1, label %branch91
  ]" [ULTRA_HLS/convolution.h:67]   --->   Operation 678 'switch' <Predicate = (!exitcond_flatten)> <Delay = 1.13>
ST_59 : Operation 679 [1/1] (1.87ns)   --->   "%i_25 = add i7 %i23_mid2, 1" [ULTRA_HLS/convolution.h:63]   --->   Operation 679 'add' 'i_25' <Predicate = (!exitcond_flatten)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 11> <Delay = 1.54>
ST_60 : Operation 680 [1/1] (0.00ns)   --->   "%tmp_118_mid2_cast = zext i6 %tmp_118_mid2 to i13" [ULTRA_HLS/convolution.h:67]   --->   Operation 680 'zext' 'tmp_118_mid2_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_60 : Operation 681 [1/1] (0.00ns)   --->   "%tmp_187 = call i12 @_ssdm_op_BitConcatenate.i12.i7.i5(i7 %i23_mid2, i5 0)" [ULTRA_HLS/convolution.h:63]   --->   Operation 681 'bitconcatenate' 'tmp_187' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_60 : Operation 682 [1/1] (0.00ns)   --->   "%tmp_197_cast = zext i12 %tmp_187 to i13" [ULTRA_HLS/convolution.h:67]   --->   Operation 682 'zext' 'tmp_197_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_60 : Operation 683 [1/1] (1.54ns)   --->   "%tmp_188 = add i13 %tmp_118_mid2_cast, %tmp_197_cast" [ULTRA_HLS/convolution.h:67]   --->   Operation 683 'add' 'tmp_188' <Predicate = (!exitcond_flatten)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 684 [1/1] (0.00ns)   --->   "%tmp_219 = trunc i13 %tmp_188 to i12" [ULTRA_HLS/convolution.h:67]   --->   Operation 684 'trunc' 'tmp_219' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 61 <SV = 12> <Delay = 4.37>
ST_61 : Operation 685 [1/1] (0.00ns)   --->   "%tmp_110_mid2_cast = sext i3 %tmp_110_mid2_v_v to i14" [ULTRA_HLS/convolution.h:67]   --->   Operation 685 'sext' 'tmp_110_mid2_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_61 : Operation 686 [1/1] (0.00ns)   --->   "%tmp_121 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str35)" [ULTRA_HLS/convolution.h:64]   --->   Operation 686 'specregionbegin' 'tmp_121' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_61 : Operation 687 [1/1] (2.18ns)   --->   "%tmp_V_154 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)" [ULTRA_HLS/convolution.h:66]   --->   Operation 687 'read' 'tmp_V_154' <Predicate = (!exitcond_flatten)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_61 : Operation 688 [1/1] (0.00ns)   --->   "%tmp_198_cast = zext i13 %tmp_188 to i14" [ULTRA_HLS/convolution.h:67]   --->   Operation 688 'zext' 'tmp_198_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_61 : Operation 689 [1/1] (0.00ns)   --->   "%p_shl_cast = call i14 @_ssdm_op_BitConcatenate.i14.i12.i2(i12 %tmp_219, i2 0)" [ULTRA_HLS/convolution.h:67]   --->   Operation 689 'bitconcatenate' 'p_shl_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_61 : Operation 690 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_189 = sub i14 %p_shl_cast, %tmp_198_cast" [ULTRA_HLS/convolution.h:67]   --->   Operation 690 'sub' 'tmp_189' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_61 : Operation 691 [1/1] (3.84ns) (root node of TernaryAdder)   --->   "%tmp_190 = add i14 %tmp_110_mid2_cast, %tmp_189" [ULTRA_HLS/convolution.h:67]   --->   Operation 691 'add' 'tmp_190' <Predicate = (!exitcond_flatten)> <Delay = 3.84> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_61 : Operation 692 [1/1] (0.00ns)   --->   "%tmp_226 = trunc i16 %tmp_V_154 to i8" [ULTRA_HLS/convolution.h:67]   --->   Operation 692 'trunc' 'tmp_226' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_61 : Operation 693 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_V_154)" [ULTRA_HLS/convolution.h:68]   --->   Operation 693 'write' <Predicate = (!exitcond_flatten)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_61 : Operation 694 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str35, i32 %tmp_121)" [ULTRA_HLS/convolution.h:69]   --->   Operation 694 'specregionend' 'empty' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_61 : Operation 695 [1/1] (0.00ns)   --->   "br label %.preheader491" [ULTRA_HLS/convolution.h:63]   --->   Operation 695 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 62 <SV = 13> <Delay = 3.25>
ST_62 : Operation 696 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [ULTRA_HLS/convolution.h:65]   --->   Operation 696 'specpipeline' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_62 : Operation 697 [1/1] (0.00ns)   --->   "%tmp_201_cast = zext i14 %tmp_190 to i64" [ULTRA_HLS/convolution.h:67]   --->   Operation 697 'zext' 'tmp_201_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_62 : Operation 698 [1/1] (0.00ns)   --->   "%B_V_2_0_addr = getelementptr [6144 x i8]* @B_V_2_0, i64 0, i64 %tmp_201_cast" [ULTRA_HLS/convolution.h:67]   --->   Operation 698 'getelementptr' 'B_V_2_0_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_62 : Operation 699 [1/1] (0.00ns)   --->   "%B_V_2_1_addr = getelementptr [6144 x i8]* @B_V_2_1, i64 0, i64 %tmp_201_cast" [ULTRA_HLS/convolution.h:67]   --->   Operation 699 'getelementptr' 'B_V_2_1_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_62 : Operation 700 [1/1] (0.00ns)   --->   "%B_V_2_2_addr = getelementptr [6144 x i8]* @B_V_2_2, i64 0, i64 %tmp_201_cast" [ULTRA_HLS/convolution.h:67]   --->   Operation 700 'getelementptr' 'B_V_2_2_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_62 : Operation 701 [1/1] (3.25ns)   --->   "store i8 %tmp_226, i8* %B_V_2_1_addr, align 1" [ULTRA_HLS/convolution.h:67]   --->   Operation 701 'store' <Predicate = (kb_t_mid2 == 1)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_62 : Operation 702 [1/1] (0.00ns)   --->   "br label %1" [ULTRA_HLS/convolution.h:67]   --->   Operation 702 'br' <Predicate = (kb_t_mid2 == 1)> <Delay = 0.00>
ST_62 : Operation 703 [1/1] (3.25ns)   --->   "store i8 %tmp_226, i8* %B_V_2_0_addr, align 1" [ULTRA_HLS/convolution.h:67]   --->   Operation 703 'store' <Predicate = (kb_t_mid2 == 0)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_62 : Operation 704 [1/1] (0.00ns)   --->   "br label %1" [ULTRA_HLS/convolution.h:67]   --->   Operation 704 'br' <Predicate = (kb_t_mid2 == 0)> <Delay = 0.00>
ST_62 : Operation 705 [1/1] (3.25ns)   --->   "store i8 %tmp_226, i8* %B_V_2_2_addr, align 1" [ULTRA_HLS/convolution.h:67]   --->   Operation 705 'store' <Predicate = (kb_t_mid2 != 0 & kb_t_mid2 != 1)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_62 : Operation 706 [1/1] (0.00ns)   --->   "br label %1" [ULTRA_HLS/convolution.h:67]   --->   Operation 706 'br' <Predicate = (kb_t_mid2 != 0 & kb_t_mid2 != 1)> <Delay = 0.00>

State 63 <SV = 9> <Delay = 1.76>
ST_63 : Operation 707 [1/1] (1.76ns)   --->   "br label %.preheader489" [ULTRA_HLS/convolution.h:70]   --->   Operation 707 'br' <Predicate = true> <Delay = 1.76>

State 64 <SV = 10> <Delay = 1.87>
ST_64 : Operation 708 [1/1] (0.00ns)   --->   "%i1 = phi i7 [ %i_24, %2 ], [ 0, %.preheader489.preheader ]"   --->   Operation 708 'phi' 'i1' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 709 [1/1] (1.48ns)   --->   "%exitcond = icmp eq i7 %i1, -64" [ULTRA_HLS/convolution.h:70]   --->   Operation 709 'icmp' 'exitcond' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 710 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 710 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 711 [1/1] (1.87ns)   --->   "%i_24 = add i7 %i1, 1" [ULTRA_HLS/convolution.h:70]   --->   Operation 711 'add' 'i_24' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 712 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.loopexit490.loopexit, label %2" [ULTRA_HLS/convolution.h:70]   --->   Operation 712 'br' <Predicate = true> <Delay = 0.00>

State 65 <SV = 11> <Delay = 4.37>
ST_65 : Operation 713 [1/1] (2.18ns)   --->   "%tmp_V_153 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)" [ULTRA_HLS/convolution.h:73]   --->   Operation 713 'read' 'tmp_V_153' <Predicate = (!exitcond)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_65 : Operation 714 [1/1] (0.00ns)   --->   "%tmp_227 = trunc i16 %tmp_V_153 to i8" [ULTRA_HLS/convolution.h:74]   --->   Operation 714 'trunc' 'tmp_227' <Predicate = (!exitcond)> <Delay = 0.00>
ST_65 : Operation 715 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_V_153)" [ULTRA_HLS/convolution.h:75]   --->   Operation 715 'write' <Predicate = (!exitcond)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>

State 66 <SV = 12> <Delay = 2.32>
ST_66 : Operation 716 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str36)" [ULTRA_HLS/convolution.h:71]   --->   Operation 716 'specregionbegin' 'tmp' <Predicate = (!exitcond)> <Delay = 0.00>
ST_66 : Operation 717 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [ULTRA_HLS/convolution.h:72]   --->   Operation 717 'specpipeline' <Predicate = (!exitcond)> <Delay = 0.00>
ST_66 : Operation 718 [1/1] (0.00ns)   --->   "%tmp_116 = zext i7 %i1 to i64" [ULTRA_HLS/convolution.h:74]   --->   Operation 718 'zext' 'tmp_116' <Predicate = (!exitcond)> <Delay = 0.00>
ST_66 : Operation 719 [1/1] (0.00ns)   --->   "%bias_V_8_addr = getelementptr [64 x i8]* @bias_V_8, i64 0, i64 %tmp_116" [ULTRA_HLS/convolution.h:74]   --->   Operation 719 'getelementptr' 'bias_V_8_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_66 : Operation 720 [1/1] (2.32ns)   --->   "store i8 %tmp_227, i8* %bias_V_8_addr, align 1" [ULTRA_HLS/convolution.h:74]   --->   Operation 720 'store' <Predicate = (!exitcond)> <Delay = 2.32> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 64> <RAM>
ST_66 : Operation 721 [1/1] (0.00ns)   --->   "%empty_137 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str36, i32 %tmp)" [ULTRA_HLS/convolution.h:76]   --->   Operation 721 'specregionend' 'empty_137' <Predicate = (!exitcond)> <Delay = 0.00>
ST_66 : Operation 722 [1/1] (0.00ns)   --->   "br label %.preheader489" [ULTRA_HLS/convolution.h:70]   --->   Operation 722 'br' <Predicate = (!exitcond)> <Delay = 0.00>

State 67 <SV = 11> <Delay = 0.00>
ST_67 : Operation 723 [1/1] (0.00ns)   --->   "br label %.loopexit490"   --->   Operation 723 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 4.38ns
The critical path consists of the following:
	fifo read on port 'stream_in_V_V' (ULTRA_HLS/convolution.h:25) [22]  (2.19 ns)
	fifo write on port 'stream_out_V_V' (ULTRA_HLS/convolution.h:27) [23]  (2.19 ns)

 <State 2>: 4.38ns
The critical path consists of the following:
	fifo read on port 'stream_in_V_V' (ULTRA_HLS/convolution.h:29) [24]  (2.19 ns)
	fifo write on port 'stream_out_V_V' (ULTRA_HLS/convolution.h:31) [25]  (2.19 ns)

 <State 3>: 4.38ns
The critical path consists of the following:
	fifo read on port 'stream_in_V_V' (ULTRA_HLS/convolution.h:33) [26]  (2.19 ns)
	fifo write on port 'stream_out_V_V' (ULTRA_HLS/convolution.h:35) [27]  (2.19 ns)

 <State 4>: 4.38ns
The critical path consists of the following:
	fifo read on port 'stream_in_V_V' (ULTRA_HLS/convolution.h:37) [28]  (2.19 ns)
	fifo write on port 'stream_out_V_V' (ULTRA_HLS/convolution.h:39) [29]  (2.19 ns)

 <State 5>: 4.38ns
The critical path consists of the following:
	fifo read on port 'stream_in_V_V' (ULTRA_HLS/convolution.h:41) [30]  (2.19 ns)
	fifo write on port 'stream_out_V_V' (ULTRA_HLS/convolution.h:43) [31]  (2.19 ns)

 <State 6>: 4.38ns
The critical path consists of the following:
	fifo read on port 'stream_in_V_V' (ULTRA_HLS/convolution.h:45) [32]  (2.19 ns)
	fifo write on port 'stream_out_V_V' (ULTRA_HLS/convolution.h:47) [33]  (2.19 ns)

 <State 7>: 4.38ns
The critical path consists of the following:
	fifo read on port 'stream_in_V_V' (ULTRA_HLS/convolution.h:49) [34]  (2.19 ns)
	fifo write on port 'stream_out_V_V' (ULTRA_HLS/convolution.h:51) [35]  (2.19 ns)

 <State 8>: 4.38ns
The critical path consists of the following:
	'icmp' operation ('tmp_s', ULTRA_HLS/convolution.h:57) [38]  (2.43 ns)
	blocking operation 1.96 ns on control path)

 <State 9>: 3.89ns
The critical path consists of the following:
	'mul' operation ('tmp8', ULTRA_HLS/convolution.h:115) [47]  (3.89 ns)

 <State 10>: 0ns
The critical path consists of the following:

 <State 11>: 3.95ns
The critical path consists of the following:
	'mul' operation ('p_5', ULTRA_HLS/convolution.h:115) [49]  (3.95 ns)

 <State 12>: 3.95ns
The critical path consists of the following:
	'mul' operation ('p_5', ULTRA_HLS/convolution.h:115) [49]  (3.95 ns)

 <State 13>: 3.95ns
The critical path consists of the following:
	'mul' operation ('p_5', ULTRA_HLS/convolution.h:115) [49]  (3.95 ns)

 <State 14>: 3.95ns
The critical path consists of the following:
	'mul' operation ('p_5', ULTRA_HLS/convolution.h:115) [49]  (3.95 ns)

 <State 15>: 3.95ns
The critical path consists of the following:
	'mul' operation ('p_5', ULTRA_HLS/convolution.h:115) [49]  (3.95 ns)

 <State 16>: 2.55ns
The critical path consists of the following:
	'add' operation ('KER_bound', ULTRA_HLS/convolution.h:115) [50]  (2.55 ns)

 <State 17>: 2.52ns
The critical path consists of the following:
	'phi' operation ('i8', ULTRA_HLS/convolution.h:116) with incoming values : ('i', ULTRA_HLS/convolution.h:116) [53]  (0 ns)
	'add' operation ('i', ULTRA_HLS/convolution.h:116) [56]  (2.52 ns)

 <State 18>: 4.38ns
The critical path consists of the following:
	fifo read on port 'stream_in_V_V' (ULTRA_HLS/convolution.h:120) [62]  (2.19 ns)
	fifo write on port 'stream_out_V_V' (ULTRA_HLS/convolution.h:121) [63]  (2.19 ns)

 <State 19>: 0ns
The critical path consists of the following:

 <State 20>: 3.41ns
The critical path consists of the following:
	'icmp' operation ('tmp_111', ULTRA_HLS/convolution.h:80) [73]  (2.43 ns)
	blocking operation 0.978 ns on control path)

 <State 21>: 2.97ns
The critical path consists of the following:
	'icmp' operation ('exitcond_flatten23') [86]  (1.99 ns)
	blocking operation 0.978 ns on control path)

 <State 22>: 5.42ns
The critical path consists of the following:
	'icmp' operation ('exitcond16', ULTRA_HLS/convolution.h:85) [96]  (1.43 ns)
	'and' operation ('exitcond8_mid', ULTRA_HLS/convolution.h:85) [97]  (0.978 ns)
	'or' operation ('tmp_191', ULTRA_HLS/convolution.h:85) [99]  (0 ns)
	'select' operation ('i3_mid2', ULTRA_HLS/convolution.h:85) [100]  (1.19 ns)
	'add' operation ('i', ULTRA_HLS/convolution.h:85) [151]  (1.83 ns)

 <State 23>: 3.73ns
The critical path consists of the following:
	'add' operation ('tmp_194', ULTRA_HLS/convolution.h:89) [109]  (3.73 ns)

 <State 24>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('A_V_2_5_addr', ULTRA_HLS/convolution.h:89) [116]  (0 ns)
	'store' operation (ULTRA_HLS/convolution.h:89) of variable 'tmp_228', ULTRA_HLS/convolution.h:89 on array 'A_V_2_5' [129]  (3.25 ns)

 <State 25>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten17') with incoming values : ('indvar_flatten_next2_6') [158]  (1.77 ns)

 <State 26>: 4.28ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten18') with incoming values : ('indvar_flatten_next2_5') [160]  (0 ns)
	'icmp' operation ('exitcond_flatten26') [172]  (2.32 ns)
	'xor' operation ('not_exitcond_flatten_6', ULTRA_HLS/convolution.h:98) [181]  (0.978 ns)
	'and' operation ('exitcond1_mid', ULTRA_HLS/convolution.h:98) [183]  (0 ns)
	'and' operation ('exitcond1_mid2', ULTRA_HLS/convolution.h:98) [191]  (0.978 ns)

 <State 27>: 3.99ns
The critical path consists of the following:
	'or' operation ('tmp_196', ULTRA_HLS/convolution.h:98) [194]  (0 ns)
	'or' operation ('tmp_229', ULTRA_HLS/convolution.h:98) [195]  (0.978 ns)
	'select' operation ('j5_mid2', ULTRA_HLS/convolution.h:98) [197]  (1.19 ns)
	'add' operation ('j', ULTRA_HLS/convolution.h:98) [539]  (1.83 ns)

 <State 28>: 4.35ns
The critical path consists of the following:
	'select' operation ('tmp_125_mid2', ULTRA_HLS/convolution.h:103) [198]  (0.993 ns)
	'add' operation ('tmp_204', ULTRA_HLS/convolution.h:103) [242]  (1.55 ns)
	'sub' operation ('tmp_205', ULTRA_HLS/convolution.h:103) [246]  (1.81 ns)

 <State 29>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('A_V_2_5_addr_1', ULTRA_HLS/convolution.h:103) [230]  (0 ns)
	'load' operation ('A_V_2_5_load_2', ULTRA_HLS/convolution.h:103) on array 'A_V_2_5' [327]  (3.25 ns)

 <State 30>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('B_V_2_1_addr_2', ULTRA_HLS/convolution.h:103) [256]  (0 ns)
	'load' operation ('B_V_2_1_load_1', ULTRA_HLS/convolution.h:103) on array 'B_V_2_1' [402]  (3.25 ns)

 <State 31>: 4.3ns
The critical path consists of the following:
	'load' operation ('B_V_2_2_load_2', ULTRA_HLS/convolution.h:103) on array 'B_V_2_2' [518]  (3.25 ns)
	'mul' operation ('r_V_15_2_2', ULTRA_HLS/convolution.h:103) [520]  (1.05 ns)

 <State 32>: 4.17ns
The critical path consists of the following:
	'phi' operation ('A_V_2_load_0_0_phi', ULTRA_HLS/convolution.h:103) with incoming values : ('A_V_2_5_load', ULTRA_HLS/convolution.h:103) ('A_V_2_4_load', ULTRA_HLS/convolution.h:103) ('A_V_2_3_load', ULTRA_HLS/convolution.h:103) ('A_V_2_2_load', ULTRA_HLS/convolution.h:103) ('A_V_2_1_load', ULTRA_HLS/convolution.h:103) ('A_V_2_0_load', ULTRA_HLS/convolution.h:103) ('A_V_2_6_load', ULTRA_HLS/convolution.h:103) [284]  (0 ns)
	'mul' operation ('r_V_2', ULTRA_HLS/convolution.h:103) [288]  (4.17 ns)

 <State 33>: 4.17ns
The critical path consists of the following:
	'mul' operation ('r_V_15_1', ULTRA_HLS/convolution.h:103) [375]  (4.17 ns)

 <State 34>: 4.21ns
The critical path consists of the following:
	'add' operation ('tmp6', ULTRA_HLS/convolution.h:103) [531]  (2.11 ns)
	'add' operation ('tmp4', ULTRA_HLS/convolution.h:103) [533]  (2.11 ns)

 <State 35>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('bias_V_8_addr_1', ULTRA_HLS/convolution.h:105) [543]  (0 ns)
	'load' operation ('bias_V_8_load', ULTRA_HLS/convolution.h:105) on array 'bias_V_8' [544]  (2.32 ns)

 <State 36>: 2.32ns
The critical path consists of the following:
	'load' operation ('bias_V_8_load', ULTRA_HLS/convolution.h:105) on array 'bias_V_8' [544]  (2.32 ns)

 <State 37>: 2.31ns
The critical path consists of the following:
	'add' operation ('r.V', ULTRA_HLS/convolution.h:105) [546]  (2.31 ns)

 <State 38>: 2.31ns
The critical path consists of the following:
	'sub' operation ('p_neg', ULTRA_HLS/convolution.h:105) [548]  (2.31 ns)

 <State 39>: 3.11ns
The critical path consists of the following:
	'sub' operation ('p_neg_t', ULTRA_HLS/convolution.h:105) [552]  (2.34 ns)
	'select' operation ('tmp_127', ULTRA_HLS/convolution.h:105) [556]  (0.766 ns)

 <State 40>: 2.12ns
The critical path consists of the following:
	'mul' operation ('r_V_s', ULTRA_HLS/convolution.h:105) [560]  (2.12 ns)

 <State 41>: 2.12ns
The critical path consists of the following:
	'mul' operation ('r_V_s', ULTRA_HLS/convolution.h:105) [560]  (2.12 ns)

 <State 42>: 2.12ns
The critical path consists of the following:
	'mul' operation ('r_V_s', ULTRA_HLS/convolution.h:105) [560]  (2.12 ns)

 <State 43>: 2.12ns
The critical path consists of the following:
	'mul' operation ('r_V_s', ULTRA_HLS/convolution.h:105) [560]  (2.12 ns)

 <State 44>: 2.12ns
The critical path consists of the following:
	'mul' operation ('r_V_s', ULTRA_HLS/convolution.h:105) [560]  (2.12 ns)

 <State 45>: 2.12ns
The critical path consists of the following:
	'mul' operation ('r_V_s', ULTRA_HLS/convolution.h:105) [560]  (2.12 ns)

 <State 46>: 2.12ns
The critical path consists of the following:
	'mul' operation ('r_V_s', ULTRA_HLS/convolution.h:105) [560]  (2.12 ns)

 <State 47>: 3.95ns
The critical path consists of the following:
	'mul' operation ('mul', ULTRA_HLS/convolution.h:105) [562]  (3.95 ns)

 <State 48>: 3.95ns
The critical path consists of the following:
	'mul' operation ('mul', ULTRA_HLS/convolution.h:105) [562]  (3.95 ns)

 <State 49>: 3.95ns
The critical path consists of the following:
	'mul' operation ('mul', ULTRA_HLS/convolution.h:105) [562]  (3.95 ns)

 <State 50>: 3.95ns
The critical path consists of the following:
	'mul' operation ('mul', ULTRA_HLS/convolution.h:105) [562]  (3.95 ns)

 <State 51>: 3.95ns
The critical path consists of the following:
	'mul' operation ('mul', ULTRA_HLS/convolution.h:105) [562]  (3.95 ns)

 <State 52>: 3.95ns
The critical path consists of the following:
	'mul' operation ('mul', ULTRA_HLS/convolution.h:105) [562]  (3.95 ns)

 <State 53>: 3.61ns
The critical path consists of the following:
	'sub' operation ('neg_mul', ULTRA_HLS/convolution.h:105) [563]  (3.61 ns)

 <State 54>: 4ns
The critical path consists of the following:
	'select' operation ('tmp_213', ULTRA_HLS/convolution.h:105) [569]  (0 ns)
	'sub' operation ('neg_ti', ULTRA_HLS/convolution.h:105) [570]  (2.46 ns)
	'select' operation ('tmp_128', ULTRA_HLS/convolution.h:105) [571]  (0.733 ns)
	'select' operation ('Outbuf.V', ULTRA_HLS/convolution.h:106) [574]  (0.805 ns)

 <State 55>: 2.19ns
The critical path consists of the following:
	fifo write on port 'stream_out_V_V' (ULTRA_HLS/convolution.h:107) [575]  (2.19 ns)

 <State 56>: 0ns
The critical path consists of the following:

 <State 57>: 3.3ns
The critical path consists of the following:
	'icmp' operation ('exitcond_flatten') [602]  (2.32 ns)
	blocking operation 0.978 ns on control path)

 <State 58>: 4.76ns
The critical path consists of the following:
	'icmp' operation ('exitcond_flatten22', ULTRA_HLS/convolution.h:63) [616]  (2.1 ns)
	'and' operation ('exitcond_flatten_mid', ULTRA_HLS/convolution.h:63) [617]  (0.978 ns)
	'or' operation ('tmp_185', ULTRA_HLS/convolution.h:63) [619]  (0.978 ns)
	'select' operation ('indvar_flatten_next', ULTRA_HLS/convolution.h:63) [664]  (0.7 ns)

 <State 59>: 5.33ns
The critical path consists of the following:
	'icmp' operation ('exitcond15', ULTRA_HLS/convolution.h:63) [614]  (1.49 ns)
	'and' operation ('exitcond6_mid', ULTRA_HLS/convolution.h:63) [615]  (0 ns)
	'and' operation ('exitcond6_mid2', ULTRA_HLS/convolution.h:63) [625]  (0.978 ns)
	'or' operation ('tmp_186', ULTRA_HLS/convolution.h:63) [628]  (0 ns)
	'or' operation ('tmp_211', ULTRA_HLS/convolution.h:63) [629]  (0 ns)
	'select' operation ('i23_mid2', ULTRA_HLS/convolution.h:63) [630]  (0.993 ns)
	'add' operation ('i', ULTRA_HLS/convolution.h:63) [662]  (1.87 ns)

 <State 60>: 1.55ns
The critical path consists of the following:
	'add' operation ('tmp_188', ULTRA_HLS/convolution.h:67) [638]  (1.55 ns)

 <State 61>: 4.38ns
The critical path consists of the following:
	fifo read on port 'stream_in_V_V' (ULTRA_HLS/convolution.h:66) [635]  (2.19 ns)
	fifo write on port 'stream_out_V_V' (ULTRA_HLS/convolution.h:68) [660]  (2.19 ns)

 <State 62>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('B_V_2_0_addr', ULTRA_HLS/convolution.h:67) [645]  (0 ns)
	'store' operation (ULTRA_HLS/convolution.h:67) of variable 'tmp_226', ULTRA_HLS/convolution.h:67 on array 'B_V_2_0' [654]  (3.25 ns)

 <State 63>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', ULTRA_HLS/convolution.h:70) [671]  (1.77 ns)

 <State 64>: 1.87ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ULTRA_HLS/convolution.h:70) [671]  (0 ns)
	'add' operation ('i', ULTRA_HLS/convolution.h:70) [674]  (1.87 ns)

 <State 65>: 4.38ns
The critical path consists of the following:
	fifo read on port 'stream_in_V_V' (ULTRA_HLS/convolution.h:73) [679]  (2.19 ns)
	fifo write on port 'stream_out_V_V' (ULTRA_HLS/convolution.h:75) [684]  (2.19 ns)

 <State 66>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('bias_V_8_addr', ULTRA_HLS/convolution.h:74) [682]  (0 ns)
	'store' operation (ULTRA_HLS/convolution.h:74) of variable 'tmp_227', ULTRA_HLS/convolution.h:74 on array 'bias_V_8' [683]  (2.32 ns)

 <State 67>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
