Analysis & Synthesis report for electraudio_modem
Wed Feb 26 01:44:43 2014
Quartus II 32-bit Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |electraudio_modem|rxmodem:rxmodem_1|output:output_1|st
 10. State Machine - |electraudio_modem|txrx:txrx_1|st
 11. State Machine - |electraudio_modem|txmodem:txmodem_1|input:input_1|st
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Registers Added for RAM Pass-Through Logic
 17. Registers Packed Into Inferred Megafunctions
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Source assignments for txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Real_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated
 20. Source assignments for txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated
 21. Source assignments for rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Real_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated
 22. Source assignments for rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated
 23. Source assignments for txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated
 24. Source assignments for txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Real_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated
 25. Source assignments for txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated
 26. Source assignments for txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated
 27. Source assignments for rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated
 28. Source assignments for rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Real_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated
 29. Source assignments for rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated
 30. Source assignments for rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated
 31. Parameter Settings for User Entity Instance: txmodem:txmodem_1|ofdm:ofdm_1
 32. Parameter Settings for User Entity Instance: txmodem:txmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1
 33. Parameter Settings for User Entity Instance: txmodem:txmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|counter:counter_1
 34. Parameter Settings for User Entity Instance: txmodem:txmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1
 35. Parameter Settings for User Entity Instance: txmodem:txmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|mux_control:mux_control_1
 36. Parameter Settings for User Entity Instance: txmodem:txmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|starts:starts_1
 37. Parameter Settings for User Entity Instance: txmodem:txmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|inv_control:\TX_inv:inv_control_1
 38. Parameter Settings for User Entity Instance: txmodem:txmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|io_control:io_control_1
 39. Parameter Settings for User Entity Instance: txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1
 40. Parameter Settings for User Entity Instance: txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn
 41. Parameter Settings for User Entity Instance: txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Real_ram
 42. Parameter Settings for User Entity Instance: txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Imag_ram
 43. Parameter Settings for User Entity Instance: txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut
 44. Parameter Settings for User Entity Instance: txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Real_ram
 45. Parameter Settings for User Entity Instance: txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram
 46. Parameter Settings for User Entity Instance: txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc
 47. Parameter Settings for User Entity Instance: txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram
 48. Parameter Settings for User Entity Instance: txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram
 49. Parameter Settings for User Entity Instance: txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1
 50. Parameter Settings for User Entity Instance: txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|conj:conj_1
 51. Parameter Settings for User Entity Instance: txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|cfft4:acfft4
 52. Parameter Settings for User Entity Instance: txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor
 53. Parameter Settings for User Entity Instance: txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1
 54. Parameter Settings for User Entity Instance: txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1
 55. Parameter Settings for User Entity Instance: txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:1:Pipe
 56. Parameter Settings for User Entity Instance: txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:2:Pipe
 57. Parameter Settings for User Entity Instance: txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:3:Pipe
 58. Parameter Settings for User Entity Instance: txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:4:Pipe
 59. Parameter Settings for User Entity Instance: txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:5:Pipe
 60. Parameter Settings for User Entity Instance: txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:6:Pipe
 61. Parameter Settings for User Entity Instance: txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:7:Pipe
 62. Parameter Settings for User Entity Instance: txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:8:Pipe
 63. Parameter Settings for User Entity Instance: txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|rofactor:arofactor
 64. Parameter Settings for User Entity Instance: txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|div4limit:Rlimit
 65. Parameter Settings for User Entity Instance: txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|div4limit:Ilimit
 66. Parameter Settings for User Entity Instance: rxmodem:rxmodem_1|ofdm:ofdm_1
 67. Parameter Settings for User Entity Instance: rxmodem:rxmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1
 68. Parameter Settings for User Entity Instance: rxmodem:rxmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|counter:counter_1
 69. Parameter Settings for User Entity Instance: rxmodem:rxmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1
 70. Parameter Settings for User Entity Instance: rxmodem:rxmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|mux_control:mux_control_1
 71. Parameter Settings for User Entity Instance: rxmodem:rxmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|starts:starts_1
 72. Parameter Settings for User Entity Instance: rxmodem:rxmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|io_control:io_control_1
 73. Parameter Settings for User Entity Instance: rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1
 74. Parameter Settings for User Entity Instance: rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn
 75. Parameter Settings for User Entity Instance: rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Real_ram
 76. Parameter Settings for User Entity Instance: rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram
 77. Parameter Settings for User Entity Instance: rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut
 78. Parameter Settings for User Entity Instance: rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Real_ram
 79. Parameter Settings for User Entity Instance: rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Imag_ram
 80. Parameter Settings for User Entity Instance: rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc
 81. Parameter Settings for User Entity Instance: rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram
 82. Parameter Settings for User Entity Instance: rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram
 83. Parameter Settings for User Entity Instance: rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1
 84. Parameter Settings for User Entity Instance: rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|conj:conj_1
 85. Parameter Settings for User Entity Instance: rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|cfft4:acfft4
 86. Parameter Settings for User Entity Instance: rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor
 87. Parameter Settings for User Entity Instance: rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1
 88. Parameter Settings for User Entity Instance: rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1
 89. Parameter Settings for User Entity Instance: rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:1:Pipe
 90. Parameter Settings for User Entity Instance: rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:2:Pipe
 91. Parameter Settings for User Entity Instance: rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:3:Pipe
 92. Parameter Settings for User Entity Instance: rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:4:Pipe
 93. Parameter Settings for User Entity Instance: rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:5:Pipe
 94. Parameter Settings for User Entity Instance: rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:6:Pipe
 95. Parameter Settings for User Entity Instance: rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:7:Pipe
 96. Parameter Settings for User Entity Instance: rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:8:Pipe
 97. Parameter Settings for User Entity Instance: rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|rofactor:arofactor
 98. Parameter Settings for User Entity Instance: rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|div4limit:Rlimit
 99. Parameter Settings for User Entity Instance: rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|div4limit:Ilimit
100. Parameter Settings for Inferred Entity Instance: txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Real_ram|altsyncram:mem_rtl_0
101. Parameter Settings for Inferred Entity Instance: txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0
102. Parameter Settings for Inferred Entity Instance: rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Real_ram|altsyncram:mem_rtl_0
103. Parameter Settings for Inferred Entity Instance: rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0
104. Parameter Settings for Inferred Entity Instance: txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|altsyncram:mem_rtl_0
105. Parameter Settings for Inferred Entity Instance: txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Real_ram|altsyncram:mem_rtl_0
106. Parameter Settings for Inferred Entity Instance: txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0
107. Parameter Settings for Inferred Entity Instance: txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0
108. Parameter Settings for Inferred Entity Instance: rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|altsyncram:mem_rtl_0
109. Parameter Settings for Inferred Entity Instance: rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Real_ram|altsyncram:mem_rtl_0
110. Parameter Settings for Inferred Entity Instance: rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0
111. Parameter Settings for Inferred Entity Instance: rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0
112. altsyncram Parameter Settings by Entity Instance
113. Port Connectivity Checks: "rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|rofactor:arofactor"
114. Port Connectivity Checks: "rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|cfft4:acfft4"
115. Port Connectivity Checks: "rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|conj:conj_1"
116. Port Connectivity Checks: "rxmodem:rxmodem_1|ofdm:ofdm_1"
117. Port Connectivity Checks: "txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|rofactor:arofactor"
118. Port Connectivity Checks: "txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:8:Pipe"
119. Port Connectivity Checks: "txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1"
120. Port Connectivity Checks: "txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1"
121. Port Connectivity Checks: "txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|cfft4:acfft4"
122. Port Connectivity Checks: "txmodem:txmodem_1|ofdm:ofdm_1"
123. Elapsed Time Per Partition
124. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                       ;
+------------------------------------+-----------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Feb 26 01:44:43 2014         ;
; Quartus II 32-bit Version          ; 12.1 Build 243 01/31/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; electraudio_modem                             ;
; Top-level Entity Name              ; electraudio_modem                             ;
; Family                             ; Cyclone II                                    ;
; Total logic elements               ; 2,771                                         ;
;     Total combinational functions  ; 2,337                                         ;
;     Dedicated logic registers      ; 1,776                                         ;
; Total registers                    ; 1776                                          ;
; Total pins                         ; 63                                            ;
; Total virtual pins                 ; 0                                             ;
; Total memory bits                  ; 9,600                                         ;
; Embedded Multiplier 9-bit elements ; 0                                             ;
; Total PLLs                         ; 0                                             ;
+------------------------------------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C70F896C6       ;                    ;
; Top-level entity name                                                      ; electraudio_modem  ; electraudio_modem  ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-8 processors         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                       ;
+------------------------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                     ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                      ; Library ;
+------------------------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------+
; ../vhdl/mulfactor.vhd                                ; yes             ; User VHDL File                                        ; d:/Users/Mempf/repositories/ofdm/vhdl/mulfactor.vhd                                               ;         ;
; ../vhdl/output.vhd                                   ; yes             ; User VHDL File                                        ; d:/Users/Mempf/repositories/ofdm/vhdl/output.vhd                                                  ;         ;
; ../vhdl/sc_corproc.vhd                               ; yes             ; User VHDL File                                        ; d:/Users/Mempf/repositories/ofdm/vhdl/sc_corproc.vhd                                              ;         ;
; ../vhdl/p2r_CordicPipe.vhd                           ; yes             ; User VHDL File                                        ; d:/Users/Mempf/repositories/ofdm/vhdl/p2r_CordicPipe.vhd                                          ;         ;
; ../vhdl/p2r_cordic.vhd                               ; yes             ; User VHDL File                                        ; d:/Users/Mempf/repositories/ofdm/vhdl/p2r_cordic.vhd                                              ;         ;
; ../vhdl/txrx.vhd                                     ; yes             ; User VHDL File                                        ; d:/Users/Mempf/repositories/ofdm/vhdl/txrx.vhd                                                    ;         ;
; ../vhdl/txmodem.vhd                                  ; yes             ; User VHDL File                                        ; d:/Users/Mempf/repositories/ofdm/vhdl/txmodem.vhd                                                 ;         ;
; ../vhdl/rxmodem.vhd                                  ; yes             ; User VHDL File                                        ; d:/Users/Mempf/repositories/ofdm/vhdl/rxmodem.vhd                                                 ;         ;
; ../vhdl/rofactor.vhd                                 ; yes             ; User VHDL File                                        ; d:/Users/Mempf/repositories/ofdm/vhdl/rofactor.vhd                                                ;         ;
; ../vhdl/ram_control.vhd                              ; yes             ; User VHDL File                                        ; d:/Users/Mempf/repositories/ofdm/vhdl/ram_control.vhd                                             ;         ;
; ../vhdl/ram.vhd                                      ; yes             ; User VHDL File                                        ; d:/Users/Mempf/repositories/ofdm/vhdl/ram.vhd                                                     ;         ;
; ../vhdl/ofdm.vhd                                     ; yes             ; User VHDL File                                        ; d:/Users/Mempf/repositories/ofdm/vhdl/ofdm.vhd                                                    ;         ;
; ../vhdl/mux_control.vhd                              ; yes             ; User VHDL File                                        ; d:/Users/Mempf/repositories/ofdm/vhdl/mux_control.vhd                                             ;         ;
; ../vhdl/mux.vhd                                      ; yes             ; User VHDL File                                        ; d:/Users/Mempf/repositories/ofdm/vhdl/mux.vhd                                                     ;         ;
; ../vhdl/modem.vhd                                    ; yes             ; User VHDL File                                        ; d:/Users/Mempf/repositories/ofdm/vhdl/modem.vhd                                                   ;         ;
; ../vhdl/io_control.vhd                               ; yes             ; User VHDL File                                        ; d:/Users/Mempf/repositories/ofdm/vhdl/io_control.vhd                                              ;         ;
; ../vhdl/inv_control.vhd                              ; yes             ; User VHDL File                                        ; d:/Users/Mempf/repositories/ofdm/vhdl/inv_control.vhd                                             ;         ;
; ../vhdl/input.vhd                                    ; yes             ; User VHDL File                                        ; d:/Users/Mempf/repositories/ofdm/vhdl/input.vhd                                                   ;         ;
; ../vhdl/div4limit.vhd                                ; yes             ; User VHDL File                                        ; d:/Users/Mempf/repositories/ofdm/vhdl/div4limit.vhd                                               ;         ;
; ../vhdl/counter.vhd                                  ; yes             ; User VHDL File                                        ; d:/Users/Mempf/repositories/ofdm/vhdl/counter.vhd                                                 ;         ;
; ../vhdl/conj.vhd                                     ; yes             ; User VHDL File                                        ; d:/Users/Mempf/repositories/ofdm/vhdl/conj.vhd                                                    ;         ;
; ../vhdl/cfft4.vhd                                    ; yes             ; User VHDL File                                        ; d:/Users/Mempf/repositories/ofdm/vhdl/cfft4.vhd                                                   ;         ;
; ../vhdl/cfft_control.vhd                             ; yes             ; User VHDL File                                        ; d:/Users/Mempf/repositories/ofdm/vhdl/cfft_control.vhd                                            ;         ;
; ../vhdl/cfft.vhd                                     ; yes             ; User VHDL File                                        ; d:/Users/Mempf/repositories/ofdm/vhdl/cfft.vhd                                                    ;         ;
; ../vhdl/blockdram.vhd                                ; yes             ; User VHDL File                                        ; d:/Users/Mempf/repositories/ofdm/vhdl/blockdram.vhd                                               ;         ;
; ../vhdl/starts.vhd                                   ; yes             ; User VHDL File                                        ; d:/Users/Mempf/repositories/ofdm/vhdl/starts.vhd                                                  ;         ;
; altsyncram.tdf                                       ; yes             ; Megafunction                                          ; g:/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.tdf                                  ;         ;
; stratix_ram_block.inc                                ; yes             ; Megafunction                                          ; g:/altera/12.1sp1/quartus/libraries/megafunctions/stratix_ram_block.inc                           ;         ;
; lpm_mux.inc                                          ; yes             ; Megafunction                                          ; g:/altera/12.1sp1/quartus/libraries/megafunctions/lpm_mux.inc                                     ;         ;
; lpm_decode.inc                                       ; yes             ; Megafunction                                          ; g:/altera/12.1sp1/quartus/libraries/megafunctions/lpm_decode.inc                                  ;         ;
; aglobal121.inc                                       ; yes             ; Megafunction                                          ; g:/altera/12.1sp1/quartus/libraries/megafunctions/aglobal121.inc                                  ;         ;
; a_rdenreg.inc                                        ; yes             ; Megafunction                                          ; g:/altera/12.1sp1/quartus/libraries/megafunctions/a_rdenreg.inc                                   ;         ;
; altrom.inc                                           ; yes             ; Megafunction                                          ; g:/altera/12.1sp1/quartus/libraries/megafunctions/altrom.inc                                      ;         ;
; altram.inc                                           ; yes             ; Megafunction                                          ; g:/altera/12.1sp1/quartus/libraries/megafunctions/altram.inc                                      ;         ;
; altdpram.inc                                         ; yes             ; Megafunction                                          ; g:/altera/12.1sp1/quartus/libraries/megafunctions/altdpram.inc                                    ;         ;
; db/altsyncram_03i1.tdf                               ; yes             ; Auto-Generated Megafunction                           ; d:/Users/Mempf/repositories/ofdm/electraudio/db/altsyncram_03i1.tdf                               ;         ;
; db/electraudio_modem.ram0_blockdram_c2b5243e.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; d:/Users/Mempf/repositories/ofdm/electraudio/db/electraudio_modem.ram0_blockdram_c2b5243e.hdl.mif ;         ;
; db/altsyncram_c3i1.tdf                               ; yes             ; Auto-Generated Megafunction                           ; d:/Users/Mempf/repositories/ofdm/electraudio/db/altsyncram_c3i1.tdf                               ;         ;
; db/electraudio_modem.ram0_blockdram_df9a6376.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; d:/Users/Mempf/repositories/ofdm/electraudio/db/electraudio_modem.ram0_blockdram_df9a6376.hdl.mif ;         ;
; db/altsyncram_t4i1.tdf                               ; yes             ; Auto-Generated Megafunction                           ; d:/Users/Mempf/repositories/ofdm/electraudio/db/altsyncram_t4i1.tdf                               ;         ;
; db/electraudio_modem.ram0_blockdram_5472a6f8.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; d:/Users/Mempf/repositories/ofdm/electraudio/db/electraudio_modem.ram0_blockdram_5472a6f8.hdl.mif ;         ;
+------------------------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimated Total logic elements              ; 2,771 ;
;                                             ;       ;
; Total combinational functions               ; 2337  ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 280   ;
;     -- 3 input functions                    ; 1359  ;
;     -- <=2 input functions                  ; 698   ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 869   ;
;     -- arithmetic mode                      ; 1468  ;
;                                             ;       ;
; Total registers                             ; 1776  ;
;     -- Dedicated logic registers            ; 1776  ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 63    ;
; Total memory bits                           ; 9600  ;
; Embedded Multiplier 9-bit elements          ; 0     ;
; Maximum fan-out                             ; 1902  ;
; Total fan-out                               ; 13656 ;
; Average fan-out                             ; 3.17  ;
+---------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                    ;
+--------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                             ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                ; Library Name ;
+--------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |electraudio_modem                                     ; 2337 (1)          ; 1776 (0)     ; 9600        ; 0            ; 0       ; 0         ; 63   ; 0            ; |electraudio_modem                                                                                                                                 ;              ;
;    |rxmodem:rxmodem_1|                                 ; 1128 (0)          ; 864 (0)      ; 4736        ; 0            ; 0       ; 0         ; 0    ; 0            ; |electraudio_modem|rxmodem:rxmodem_1                                                                                                               ;              ;
;       |ofdm:ofdm_1|                                    ; 1104 (0)          ; 848 (0)      ; 4736        ; 0            ; 0       ; 0         ; 0    ; 0            ; |electraudio_modem|rxmodem:rxmodem_1|ofdm:ofdm_1                                                                                                   ;              ;
;          |cfft:cfft_1|                                 ; 1035 (0)          ; 799 (0)      ; 4736        ; 0            ; 0       ; 0         ; 0    ; 0            ; |electraudio_modem|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1                                                                                       ;              ;
;             |cfft4:acfft4|                             ; 192 (192)         ; 230 (230)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |electraudio_modem|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|cfft4:acfft4                                                                          ;              ;
;             |conj:conj_1|                              ; 0 (0)             ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |electraudio_modem|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|conj:conj_1                                                                           ;              ;
;             |div4limit:Ilimit|                         ; 25 (25)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |electraudio_modem|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|div4limit:Ilimit                                                                      ;              ;
;             |div4limit:Rlimit|                         ; 25 (25)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |electraudio_modem|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|div4limit:Rlimit                                                                      ;              ;
;             |mulfactor:amulfactor|                     ; 700 (44)          ; 388 (32)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |electraudio_modem|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor                                                                  ;              ;
;                |sc_corproc:u1|                         ; 656 (0)           ; 356 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |electraudio_modem|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1                                                    ;              ;
;                   |p2r_cordic:u1|                      ; 656 (0)           ; 356 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |electraudio_modem|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1                                      ;              ;
;                      |p2r_CordicPipe:\gen_pipe:1:Pipe| ; 32 (32)           ; 34 (34)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |electraudio_modem|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:1:Pipe      ;              ;
;                      |p2r_CordicPipe:\gen_pipe:2:Pipe| ; 67 (67)           ; 37 (37)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |electraudio_modem|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:2:Pipe      ;              ;
;                      |p2r_CordicPipe:\gen_pipe:3:Pipe| ; 96 (96)           ; 44 (44)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |electraudio_modem|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:3:Pipe      ;              ;
;                      |p2r_CordicPipe:\gen_pipe:4:Pipe| ; 95 (95)           ; 55 (55)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |electraudio_modem|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:4:Pipe      ;              ;
;                      |p2r_CordicPipe:\gen_pipe:5:Pipe| ; 96 (96)           ; 58 (58)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |electraudio_modem|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:5:Pipe      ;              ;
;                      |p2r_CordicPipe:\gen_pipe:6:Pipe| ; 109 (109)         ; 59 (59)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |electraudio_modem|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:6:Pipe      ;              ;
;                      |p2r_CordicPipe:\gen_pipe:7:Pipe| ; 93 (93)           ; 41 (41)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |electraudio_modem|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:7:Pipe      ;              ;
;                      |p2r_CordicPipe:\gen_pipe:8:Pipe| ; 68 (68)           ; 28 (28)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |electraudio_modem|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:8:Pipe      ;              ;
;             |mux:mux_1|                                ; 24 (24)           ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |electraudio_modem|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1                                                                             ;              ;
;             |ram:RamProc|                              ; 4 (0)             ; 37 (0)       ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |electraudio_modem|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc                                                                           ;              ;
;                |blockdram:Imag_ram|                    ; 0 (0)             ; 12 (12)      ; 768         ; 0            ; 0       ; 0         ; 0    ; 0            ; |electraudio_modem|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram                                                        ;              ;
;                   |altsyncram:mem_rtl_0|               ; 0 (0)             ; 0 (0)        ; 768         ; 0            ; 0       ; 0         ; 0    ; 0            ; |electraudio_modem|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0                                   ;              ;
;                      |altsyncram_c3i1:auto_generated|  ; 0 (0)             ; 0 (0)        ; 768         ; 0            ; 0       ; 0         ; 0    ; 0            ; |electraudio_modem|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated    ;              ;
;                |blockdram:Real_ram|                    ; 4 (4)             ; 25 (25)      ; 768         ; 0            ; 0       ; 0         ; 0    ; 0            ; |electraudio_modem|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram                                                        ;              ;
;                   |altsyncram:mem_rtl_0|               ; 0 (0)             ; 0 (0)        ; 768         ; 0            ; 0       ; 0         ; 0    ; 0            ; |electraudio_modem|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|altsyncram:mem_rtl_0                                   ;              ;
;                      |altsyncram_c3i1:auto_generated|  ; 0 (0)             ; 0 (0)        ; 768         ; 0            ; 0       ; 0         ; 0    ; 0            ; |electraudio_modem|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated    ;              ;
;             |ram:\RX:RamIn|                            ; 29 (0)            ; 33 (0)       ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |electraudio_modem|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn                                                                         ;              ;
;                |blockdram:Imag_ram|                    ; 12 (12)           ; 12 (12)      ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |electraudio_modem|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram                                                      ;              ;
;                   |altsyncram:mem_rtl_0|               ; 0 (0)             ; 0 (0)        ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |electraudio_modem|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0                                 ;              ;
;                      |altsyncram_t4i1:auto_generated|  ; 0 (0)             ; 0 (0)        ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |electraudio_modem|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated  ;              ;
;                |blockdram:Real_ram|                    ; 17 (17)           ; 21 (21)      ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |electraudio_modem|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Real_ram                                                      ;              ;
;                   |altsyncram:mem_rtl_0|               ; 0 (0)             ; 0 (0)        ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |electraudio_modem|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Real_ram|altsyncram:mem_rtl_0                                 ;              ;
;                      |altsyncram_t4i1:auto_generated|  ; 0 (0)             ; 0 (0)        ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |electraudio_modem|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Real_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated  ;              ;
;             |ram:\RX:RamOut|                           ; 5 (0)             ; 15 (0)       ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |electraudio_modem|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut                                                                        ;              ;
;                |blockdram:Imag_ram|                    ; 0 (0)             ; 1 (1)        ; 64          ; 0            ; 0       ; 0         ; 0    ; 0            ; |electraudio_modem|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Imag_ram                                                     ;              ;
;                   |altsyncram:mem_rtl_0|               ; 0 (0)             ; 0 (0)        ; 64          ; 0            ; 0       ; 0         ; 0    ; 0            ; |electraudio_modem|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0                                ;              ;
;                      |altsyncram_03i1:auto_generated|  ; 0 (0)             ; 0 (0)        ; 64          ; 0            ; 0       ; 0         ; 0    ; 0            ; |electraudio_modem|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated ;              ;
;                |blockdram:Real_ram|                    ; 5 (5)             ; 14 (14)      ; 64          ; 0            ; 0       ; 0         ; 0    ; 0            ; |electraudio_modem|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Real_ram                                                     ;              ;
;                   |altsyncram:mem_rtl_0|               ; 0 (0)             ; 0 (0)        ; 64          ; 0            ; 0       ; 0         ; 0    ; 0            ; |electraudio_modem|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Real_ram|altsyncram:mem_rtl_0                                ;              ;
;                      |altsyncram_03i1:auto_generated|  ; 0 (0)             ; 0 (0)        ; 64          ; 0            ; 0       ; 0         ; 0    ; 0            ; |electraudio_modem|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Real_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated ;              ;
;             |rofactor:arofactor|                       ; 31 (31)           ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |electraudio_modem|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|rofactor:arofactor                                                                    ;              ;
;          |cfft_control:cfft_control_1|                 ; 69 (0)            ; 49 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |electraudio_modem|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1                                                                       ;              ;
;             |counter:counter_1|                        ; 12 (12)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |electraudio_modem|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|counter:counter_1                                                     ;              ;
;             |io_control:io_control_1|                  ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |electraudio_modem|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|io_control:io_control_1                                               ;              ;
;             |mux_control:mux_control_1|                ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |electraudio_modem|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|mux_control:mux_control_1                                             ;              ;
;             |ram_control:ram_control_1|                ; 49 (49)           ; 35 (35)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |electraudio_modem|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1                                             ;              ;
;             |starts:starts_1|                          ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |electraudio_modem|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|starts:starts_1                                                       ;              ;
;       |output:output_1|                                ; 24 (24)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |electraudio_modem|rxmodem:rxmodem_1|output:output_1                                                                                               ;              ;
;    |txmodem:txmodem_1|                                 ; 1184 (0)          ; 891 (0)      ; 4864        ; 0            ; 0       ; 0         ; 0    ; 0            ; |electraudio_modem|txmodem:txmodem_1                                                                                                               ;              ;
;       |input:input_1|                                  ; 22 (22)           ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |electraudio_modem|txmodem:txmodem_1|input:input_1                                                                                                 ;              ;
;       |ofdm:ofdm_1|                                    ; 1162 (0)          ; 865 (0)      ; 4864        ; 0            ; 0       ; 0         ; 0    ; 0            ; |electraudio_modem|txmodem:txmodem_1|ofdm:ofdm_1                                                                                                   ;              ;
;          |cfft:cfft_1|                                 ; 1077 (0)          ; 810 (0)      ; 4864        ; 0            ; 0       ; 0         ; 0    ; 0            ; |electraudio_modem|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1                                                                                       ;              ;
;             |cfft4:acfft4|                             ; 192 (192)         ; 230 (230)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |electraudio_modem|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|cfft4:acfft4                                                                          ;              ;
;             |conj:conj_1|                              ; 13 (13)           ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |electraudio_modem|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|conj:conj_1                                                                           ;              ;
;             |div4limit:Ilimit|                         ; 25 (25)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |electraudio_modem|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|div4limit:Ilimit                                                                      ;              ;
;             |div4limit:Rlimit|                         ; 25 (25)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |electraudio_modem|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|div4limit:Rlimit                                                                      ;              ;
;             |mulfactor:amulfactor|                     ; 700 (44)          ; 388 (32)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |electraudio_modem|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor                                                                  ;              ;
;                |sc_corproc:u1|                         ; 656 (0)           ; 356 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |electraudio_modem|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1                                                    ;              ;
;                   |p2r_cordic:u1|                      ; 656 (0)           ; 356 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |electraudio_modem|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1                                      ;              ;
;                      |p2r_CordicPipe:\gen_pipe:1:Pipe| ; 32 (32)           ; 34 (34)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |electraudio_modem|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:1:Pipe      ;              ;
;                      |p2r_CordicPipe:\gen_pipe:2:Pipe| ; 67 (67)           ; 37 (37)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |electraudio_modem|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:2:Pipe      ;              ;
;                      |p2r_CordicPipe:\gen_pipe:3:Pipe| ; 96 (96)           ; 44 (44)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |electraudio_modem|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:3:Pipe      ;              ;
;                      |p2r_CordicPipe:\gen_pipe:4:Pipe| ; 95 (95)           ; 55 (55)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |electraudio_modem|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:4:Pipe      ;              ;
;                      |p2r_CordicPipe:\gen_pipe:5:Pipe| ; 96 (96)           ; 58 (58)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |electraudio_modem|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:5:Pipe      ;              ;
;                      |p2r_CordicPipe:\gen_pipe:6:Pipe| ; 109 (109)         ; 59 (59)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |electraudio_modem|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:6:Pipe      ;              ;
;                      |p2r_CordicPipe:\gen_pipe:7:Pipe| ; 93 (93)           ; 41 (41)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |electraudio_modem|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:7:Pipe      ;              ;
;                      |p2r_CordicPipe:\gen_pipe:8:Pipe| ; 68 (68)           ; 28 (28)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |electraudio_modem|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:8:Pipe      ;              ;
;             |mux:mux_1|                                ; 24 (24)           ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |electraudio_modem|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1                                                                             ;              ;
;             |ram:RamProc|                              ; 5 (0)             ; 37 (0)       ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |electraudio_modem|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc                                                                           ;              ;
;                |blockdram:Imag_ram|                    ; 0 (0)             ; 12 (12)      ; 768         ; 0            ; 0       ; 0         ; 0    ; 0            ; |electraudio_modem|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram                                                        ;              ;
;                   |altsyncram:mem_rtl_0|               ; 0 (0)             ; 0 (0)        ; 768         ; 0            ; 0       ; 0         ; 0    ; 0            ; |electraudio_modem|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0                                   ;              ;
;                      |altsyncram_c3i1:auto_generated|  ; 0 (0)             ; 0 (0)        ; 768         ; 0            ; 0       ; 0         ; 0    ; 0            ; |electraudio_modem|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated    ;              ;
;                |blockdram:Real_ram|                    ; 5 (5)             ; 25 (25)      ; 768         ; 0            ; 0       ; 0         ; 0    ; 0            ; |electraudio_modem|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram                                                        ;              ;
;                   |altsyncram:mem_rtl_0|               ; 0 (0)             ; 0 (0)        ; 768         ; 0            ; 0       ; 0         ; 0    ; 0            ; |electraudio_modem|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|altsyncram:mem_rtl_0                                   ;              ;
;                      |altsyncram_c3i1:auto_generated|  ; 0 (0)             ; 0 (0)        ; 768         ; 0            ; 0       ; 0         ; 0    ; 0            ; |electraudio_modem|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated    ;              ;
;             |ram:\TX:RamIn|                            ; 30 (0)            ; 17 (0)       ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |electraudio_modem|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn                                                                         ;              ;
;                |blockdram:Imag_ram|                    ; 13 (13)           ; 2 (2)        ; 768         ; 0            ; 0       ; 0         ; 0    ; 0            ; |electraudio_modem|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Imag_ram                                                      ;              ;
;                   |altsyncram:mem_rtl_0|               ; 0 (0)             ; 0 (0)        ; 768         ; 0            ; 0       ; 0         ; 0    ; 0            ; |electraudio_modem|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0                                 ;              ;
;                      |altsyncram_c3i1:auto_generated|  ; 0 (0)             ; 0 (0)        ; 768         ; 0            ; 0       ; 0         ; 0    ; 0            ; |electraudio_modem|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated  ;              ;
;                |blockdram:Real_ram|                    ; 17 (17)           ; 15 (15)      ; 768         ; 0            ; 0       ; 0         ; 0    ; 0            ; |electraudio_modem|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Real_ram                                                      ;              ;
;                   |altsyncram:mem_rtl_0|               ; 0 (0)             ; 0 (0)        ; 768         ; 0            ; 0       ; 0         ; 0    ; 0            ; |electraudio_modem|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Real_ram|altsyncram:mem_rtl_0                                 ;              ;
;                      |altsyncram_c3i1:auto_generated|  ; 0 (0)             ; 0 (0)        ; 768         ; 0            ; 0       ; 0         ; 0    ; 0            ; |electraudio_modem|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Real_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated  ;              ;
;             |ram:\TX:RamOut|                           ; 32 (0)            ; 42 (0)       ; 1792        ; 0            ; 0       ; 0         ; 0    ; 0            ; |electraudio_modem|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut                                                                        ;              ;
;                |blockdram:Imag_ram|                    ; 14 (14)           ; 14 (14)      ; 896         ; 0            ; 0       ; 0         ; 0    ; 0            ; |electraudio_modem|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram                                                     ;              ;
;                   |altsyncram:mem_rtl_0|               ; 0 (0)             ; 0 (0)        ; 896         ; 0            ; 0       ; 0         ; 0    ; 0            ; |electraudio_modem|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0                                ;              ;
;                      |altsyncram_03i1:auto_generated|  ; 0 (0)             ; 0 (0)        ; 896         ; 0            ; 0       ; 0         ; 0    ; 0            ; |electraudio_modem|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated ;              ;
;                |blockdram:Real_ram|                    ; 18 (18)           ; 28 (28)      ; 896         ; 0            ; 0       ; 0         ; 0    ; 0            ; |electraudio_modem|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Real_ram                                                     ;              ;
;                   |altsyncram:mem_rtl_0|               ; 0 (0)             ; 0 (0)        ; 896         ; 0            ; 0       ; 0         ; 0    ; 0            ; |electraudio_modem|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Real_ram|altsyncram:mem_rtl_0                                ;              ;
;                      |altsyncram_03i1:auto_generated|  ; 0 (0)             ; 0 (0)        ; 896         ; 0            ; 0       ; 0         ; 0    ; 0            ; |electraudio_modem|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Real_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated ;              ;
;             |rofactor:arofactor|                       ; 31 (31)           ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |electraudio_modem|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|rofactor:arofactor                                                                    ;              ;
;          |cfft_control:cfft_control_1|                 ; 85 (0)            ; 55 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |electraudio_modem|txmodem:txmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1                                                                       ;              ;
;             |counter:counter_1|                        ; 12 (12)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |electraudio_modem|txmodem:txmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|counter:counter_1                                                     ;              ;
;             |inv_control:\TX_inv:inv_control_1|        ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |electraudio_modem|txmodem:txmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|inv_control:\TX_inv:inv_control_1                                     ;              ;
;             |io_control:io_control_1|                  ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |electraudio_modem|txmodem:txmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|io_control:io_control_1                                               ;              ;
;             |mux_control:mux_control_1|                ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |electraudio_modem|txmodem:txmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|mux_control:mux_control_1                                             ;              ;
;             |ram_control:ram_control_1|                ; 63 (63)           ; 40 (40)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |electraudio_modem|txmodem:txmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1                                             ;              ;
;             |starts:starts_1|                          ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |electraudio_modem|txmodem:txmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|starts:starts_1                                                       ;              ;
;    |txrx:txrx_1|                                       ; 24 (24)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |electraudio_modem|txrx:txrx_1                                                                                                                     ;              ;
+--------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------------------------------------------------------+
; Name                                                                                                                                       ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                                                  ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------------------------------------------------------+
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ALTSYNCRAM    ; AUTO ; Simple Dual Port ; 64           ; 12           ; 64           ; 12           ; 768  ; db/electraudio_modem.ram0_blockdram_df9a6376.hdl.mif ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ALTSYNCRAM    ; AUTO ; Simple Dual Port ; 64           ; 12           ; 64           ; 12           ; 768  ; db/electraudio_modem.ram0_blockdram_df9a6376.hdl.mif ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 128          ; 12           ; 128          ; 12           ; 1536 ; db/electraudio_modem.ram0_blockdram_5472a6f8.hdl.mif ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Real_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 128          ; 12           ; 128          ; 12           ; 1536 ; db/electraudio_modem.ram0_blockdram_5472a6f8.hdl.mif ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 14           ; 64           ; 14           ; 896  ; db/electraudio_modem.ram0_blockdram_c2b5243e.hdl.mif ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Real_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 14           ; 64           ; 14           ; 896  ; db/electraudio_modem.ram0_blockdram_c2b5243e.hdl.mif ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ALTSYNCRAM    ; AUTO ; Simple Dual Port ; 64           ; 12           ; 64           ; 12           ; 768  ; db/electraudio_modem.ram0_blockdram_df9a6376.hdl.mif ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ALTSYNCRAM    ; AUTO ; Simple Dual Port ; 64           ; 12           ; 64           ; 12           ; 768  ; db/electraudio_modem.ram0_blockdram_df9a6376.hdl.mif ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 64           ; 12           ; 64           ; 12           ; 768  ; db/electraudio_modem.ram0_blockdram_df9a6376.hdl.mif ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Real_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 64           ; 12           ; 64           ; 12           ; 768  ; db/electraudio_modem.ram0_blockdram_df9a6376.hdl.mif ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 14           ; 64           ; 14           ; 896  ; db/electraudio_modem.ram0_blockdram_c2b5243e.hdl.mif ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Real_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 14           ; 64           ; 14           ; 896  ; db/electraudio_modem.ram0_blockdram_c2b5243e.hdl.mif ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------+
; State Machine - |electraudio_modem|rxmodem:rxmodem_1|output:output_1|st       ;
+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+
; Name  ; st.s8 ; st.s7 ; st.s6 ; st.s5 ; st.s4 ; st.s3 ; st.s2 ; st.s1 ; st.s0 ;
+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+
; st.s0 ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ;
; st.s1 ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ; 1     ;
; st.s2 ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ; 0     ; 1     ;
; st.s3 ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ; 0     ; 0     ; 1     ;
; st.s4 ; 0     ; 0     ; 0     ; 0     ; 1     ; 0     ; 0     ; 0     ; 1     ;
; st.s5 ; 0     ; 0     ; 0     ; 1     ; 0     ; 0     ; 0     ; 0     ; 1     ;
; st.s6 ; 0     ; 0     ; 1     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ;
; st.s7 ; 0     ; 1     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ;
; st.s8 ; 1     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ;
+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+


Encoding Type:  One-Hot
+---------------------------------------------------+
; State Machine - |electraudio_modem|txrx:txrx_1|st ;
+-------+-------+-------+-------+-------------------+
; Name  ; st.s3 ; st.s2 ; st.s1 ; st.s0             ;
+-------+-------+-------+-------+-------------------+
; st.s0 ; 0     ; 0     ; 0     ; 0                 ;
; st.s1 ; 0     ; 0     ; 1     ; 1                 ;
; st.s2 ; 0     ; 1     ; 0     ; 1                 ;
; st.s3 ; 1     ; 0     ; 0     ; 1                 ;
+-------+-------+-------+-------+-------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------+
; State Machine - |electraudio_modem|txmodem:txmodem_1|input:input_1|st ;
+-------+-------+-------+-------+-------+-------+-------+-------+-------+
; Name  ; st.s7 ; st.s6 ; st.s5 ; st.s4 ; st.s3 ; st.s2 ; st.s1 ; st.s0 ;
+-------+-------+-------+-------+-------+-------+-------+-------+-------+
; st.s0 ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ;
; st.s1 ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ; 1     ;
; st.s2 ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ; 0     ; 1     ;
; st.s3 ; 0     ; 0     ; 0     ; 0     ; 1     ; 0     ; 0     ; 1     ;
; st.s4 ; 0     ; 0     ; 0     ; 1     ; 0     ; 0     ; 0     ; 1     ;
; st.s5 ; 0     ; 0     ; 1     ; 0     ; 0     ; 0     ; 0     ; 1     ;
; st.s6 ; 0     ; 1     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ;
; st.s7 ; 1     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ;
+-------+-------+-------+-------+-------+-------+-------+-------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                         ; Reason for Removal                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; txmodem:txmodem_1|input:input_1|i[0..6,9]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                        ;
; txmodem:txmodem_1|input:input_1|q[0..6,9]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                        ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:1:Pipe|Yo[0..4]   ; Stuck at GND due to stuck port data_in                                                                                                        ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:1:Pipe|Yo[0..4]   ; Stuck at GND due to stuck port data_in                                                                                                        ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:1:Pipe|Zo[0]      ; Stuck at GND due to stuck port data_in                                                                                                        ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:1:Pipe|Xo[0]      ; Stuck at GND due to stuck port data_in                                                                                                        ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:1:Pipe|Zo[0]      ; Stuck at GND due to stuck port data_in                                                                                                        ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:1:Pipe|Xo[0]      ; Stuck at GND due to stuck port data_in                                                                                                        ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:1:Pipe|Zo[1]      ; Stuck at GND due to stuck port data_in                                                                                                        ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:1:Pipe|Xo[1]      ; Stuck at GND due to stuck port data_in                                                                                                        ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:1:Pipe|Zo[1]      ; Stuck at GND due to stuck port data_in                                                                                                        ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:1:Pipe|Xo[1]      ; Stuck at GND due to stuck port data_in                                                                                                        ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:1:Pipe|Zo[2]      ; Stuck at GND due to stuck port data_in                                                                                                        ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:1:Pipe|Xo[2]      ; Stuck at GND due to stuck port data_in                                                                                                        ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:1:Pipe|Zo[2]      ; Stuck at GND due to stuck port data_in                                                                                                        ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:1:Pipe|Xo[2]      ; Stuck at GND due to stuck port data_in                                                                                                        ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:2:Pipe|Yo[0]      ; Stuck at GND due to stuck port data_in                                                                                                        ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:2:Pipe|Xo[0]      ; Stuck at GND due to stuck port data_in                                                                                                        ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:1:Pipe|Zo[3]      ; Stuck at GND due to stuck port data_in                                                                                                        ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:1:Pipe|Xo[3]      ; Stuck at GND due to stuck port data_in                                                                                                        ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:2:Pipe|Yo[0]      ; Stuck at GND due to stuck port data_in                                                                                                        ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:2:Pipe|Xo[0]      ; Stuck at GND due to stuck port data_in                                                                                                        ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:1:Pipe|Zo[3]      ; Stuck at GND due to stuck port data_in                                                                                                        ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:1:Pipe|Xo[3]      ; Stuck at GND due to stuck port data_in                                                                                                        ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:2:Pipe|Zo[0]      ; Stuck at GND due to stuck port data_in                                                                                                        ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:2:Pipe|Zo[0]      ; Stuck at GND due to stuck port data_in                                                                                                        ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:2:Pipe|Yo[1]      ; Stuck at GND due to stuck port data_in                                                                                                        ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:2:Pipe|Xo[1]      ; Stuck at GND due to stuck port data_in                                                                                                        ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:1:Pipe|Zo[4]      ; Stuck at GND due to stuck port data_in                                                                                                        ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:2:Pipe|Yo[1]      ; Stuck at GND due to stuck port data_in                                                                                                        ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:2:Pipe|Xo[1]      ; Stuck at GND due to stuck port data_in                                                                                                        ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:1:Pipe|Zo[4]      ; Stuck at GND due to stuck port data_in                                                                                                        ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:2:Pipe|Zo[1]      ; Stuck at GND due to stuck port data_in                                                                                                        ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:2:Pipe|Zo[1]      ; Stuck at GND due to stuck port data_in                                                                                                        ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:2:Pipe|Yo[2]      ; Stuck at GND due to stuck port data_in                                                                                                        ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:2:Pipe|Xo[2]      ; Stuck at GND due to stuck port data_in                                                                                                        ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:1:Pipe|Zo[5]      ; Stuck at GND due to stuck port data_in                                                                                                        ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:2:Pipe|Yo[2]      ; Stuck at GND due to stuck port data_in                                                                                                        ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:2:Pipe|Xo[2]      ; Stuck at GND due to stuck port data_in                                                                                                        ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:1:Pipe|Zo[5]      ; Stuck at GND due to stuck port data_in                                                                                                        ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:2:Pipe|Zo[2]      ; Stuck at GND due to stuck port data_in                                                                                                        ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:2:Pipe|Zo[2]      ; Stuck at GND due to stuck port data_in                                                                                                        ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:2:Pipe|Zo[3]      ; Stuck at GND due to stuck port data_in                                                                                                        ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:1:Pipe|Zo[6]      ; Stuck at GND due to stuck port data_in                                                                                                        ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:2:Pipe|Zo[3]      ; Stuck at GND due to stuck port data_in                                                                                                        ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:1:Pipe|Zo[6]      ; Stuck at GND due to stuck port data_in                                                                                                        ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:3:Pipe|Zo[0]      ; Stuck at GND due to stuck port data_in                                                                                                        ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:3:Pipe|Zo[0]      ; Stuck at GND due to stuck port data_in                                                                                                        ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:3:Pipe|Yo[0]      ; Stuck at GND due to stuck port data_in                                                                                                        ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:3:Pipe|Xo[0]      ; Stuck at GND due to stuck port data_in                                                                                                        ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:2:Pipe|Zo[4]      ; Stuck at GND due to stuck port data_in                                                                                                        ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:1:Pipe|Zo[7]      ; Stuck at GND due to stuck port data_in                                                                                                        ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:3:Pipe|Yo[0]      ; Stuck at GND due to stuck port data_in                                                                                                        ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:3:Pipe|Xo[0]      ; Stuck at GND due to stuck port data_in                                                                                                        ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:2:Pipe|Zo[4]      ; Stuck at GND due to stuck port data_in                                                                                                        ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:1:Pipe|Zo[7]      ; Stuck at GND due to stuck port data_in                                                                                                        ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:4:Pipe|Zo[0]      ; Stuck at VCC due to stuck port data_in                                                                                                        ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:3:Pipe|Zo[2]      ; Stuck at VCC due to stuck port data_in                                                                                                        ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:3:Pipe|Zo[1]      ; Stuck at GND due to stuck port data_in                                                                                                        ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:4:Pipe|Zo[0]      ; Stuck at VCC due to stuck port data_in                                                                                                        ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:3:Pipe|Zo[2]      ; Stuck at VCC due to stuck port data_in                                                                                                        ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:3:Pipe|Zo[1]      ; Stuck at GND due to stuck port data_in                                                                                                        ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:2:Pipe|Zo[5]      ; Stuck at GND due to stuck port data_in                                                                                                        ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:2:Pipe|Zo[6]      ; Stuck at VCC due to stuck port data_in                                                                                                        ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:1:Pipe|Zo[8]      ; Stuck at GND due to stuck port data_in                                                                                                        ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:2:Pipe|Zo[5]      ; Stuck at GND due to stuck port data_in                                                                                                        ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:2:Pipe|Zo[6]      ; Stuck at VCC due to stuck port data_in                                                                                                        ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:1:Pipe|Zo[8]      ; Stuck at GND due to stuck port data_in                                                                                                        ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:1:Pipe|Zo[9]      ; Stuck at GND due to stuck port data_in                                                                                                        ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:1:Pipe|Zo[9]      ; Stuck at GND due to stuck port data_in                                                                                                        ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:1:Pipe|Zo[10]     ; Stuck at GND due to stuck port data_in                                                                                                        ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:1:Pipe|Zo[10]     ; Stuck at GND due to stuck port data_in                                                                                                        ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:1:Pipe|Zo[11]     ; Stuck at GND due to stuck port data_in                                                                                                        ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:1:Pipe|Zo[11]     ; Stuck at GND due to stuck port data_in                                                                                                        ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:1:Pipe|Zo[12]     ; Stuck at GND due to stuck port data_in                                                                                                        ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:1:Pipe|Zo[12]     ; Stuck at GND due to stuck port data_in                                                                                                        ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|rofactor:arofactor|inc[0]                                                                   ; Merged with rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|rofactor:arofactor|inc[1]                                                               ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|rofactor:arofactor|mask[4]                                                                  ; Merged with rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|rofactor:arofactor|mask[5]                                                              ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:3:Pipe|Zo[4..6]   ; Merged with rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:3:Pipe|Zo[3]  ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:2:Pipe|Zo[8..12]  ; Merged with rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:2:Pipe|Zo[7]  ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|addrb_reg[0]                                                 ; Merged with rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|addrb_reg[0]                                             ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|addrb_reg[1]                                                 ; Merged with rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|addrb_reg[1]                                             ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|addrb_reg[2]                                                 ; Merged with rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|addrb_reg[2]                                             ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|addrb_reg[3]                                                 ; Merged with rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|addrb_reg[3]                                             ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|addrb_reg[4]                                                 ; Merged with rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|addrb_reg[4]                                             ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|addrb_reg[5]                                                 ; Merged with rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|addrb_reg[5]                                             ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Real_ram|addrb_reg[0]                                              ; Merged with rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Imag_ram|addrb_reg[0]                                          ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Real_ram|addrb_reg[1]                                              ; Merged with rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Imag_ram|addrb_reg[1]                                          ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Real_ram|addrb_reg[2]                                              ; Merged with rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Imag_ram|addrb_reg[2]                                          ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Real_ram|addrb_reg[3]                                              ; Merged with rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Imag_ram|addrb_reg[3]                                          ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Real_ram|addrb_reg[4]                                              ; Merged with rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Imag_ram|addrb_reg[4]                                          ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Real_ram|addrb_reg[5]                                              ; Merged with rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Imag_ram|addrb_reg[5]                                          ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Real_ram|addrb_reg[0]                                               ; Merged with rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|addrb_reg[0]                                           ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Real_ram|addrb_reg[1]                                               ; Merged with rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|addrb_reg[1]                                           ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Real_ram|addrb_reg[2]                                               ; Merged with rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|addrb_reg[2]                                           ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Real_ram|addrb_reg[3]                                               ; Merged with rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|addrb_reg[3]                                           ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Real_ram|addrb_reg[4]                                               ; Merged with rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|addrb_reg[4]                                           ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Real_ram|addrb_reg[5]                                               ; Merged with rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|addrb_reg[5]                                           ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Real_ram|addrb_reg[6]                                               ; Merged with rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|addrb_reg[6]                                           ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|addrout_proc[5]                                   ; Merged with rxmodem:rxmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|addrout_in[5]                                 ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|addrout_proc[4]                                   ; Merged with rxmodem:rxmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|addrout_in[4]                                 ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|addrout_proc[3]                                   ; Merged with rxmodem:rxmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|addrout_in[3]                                 ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|addrout_proc[2]                                   ; Merged with rxmodem:rxmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|addrout_in[2]                                 ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|addrout_proc[1]                                   ; Merged with rxmodem:rxmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|addrout_in[1]                                 ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|addrout_proc[0]                                   ; Merged with rxmodem:rxmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|addrout_in[0]                                 ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|rofactor:arofactor|mask[4]                                                                  ; Merged with txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|rofactor:arofactor|mask[5]                                                              ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:3:Pipe|Zo[4..6]   ; Merged with txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:3:Pipe|Zo[3]  ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:2:Pipe|Zo[8..12]  ; Merged with txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:2:Pipe|Zo[7]  ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|addrb_reg[0]                                                 ; Merged with txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|addrb_reg[0]                                             ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|addrb_reg[1]                                                 ; Merged with txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|addrb_reg[1]                                             ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|addrb_reg[2]                                                 ; Merged with txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|addrb_reg[2]                                             ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|addrb_reg[3]                                                 ; Merged with txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|addrb_reg[3]                                             ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|addrb_reg[4]                                                 ; Merged with txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|addrb_reg[4]                                             ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|addrb_reg[5]                                                 ; Merged with txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|addrb_reg[5]                                             ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Real_ram|addrb_reg[0]                                              ; Merged with txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|addrb_reg[0]                                          ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Real_ram|addrb_reg[1]                                              ; Merged with txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|addrb_reg[1]                                          ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Real_ram|addrb_reg[2]                                              ; Merged with txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|addrb_reg[2]                                          ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Real_ram|addrb_reg[3]                                              ; Merged with txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|addrb_reg[3]                                          ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Real_ram|addrb_reg[4]                                              ; Merged with txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|addrb_reg[4]                                          ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Real_ram|addrb_reg[5]                                              ; Merged with txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|addrb_reg[5]                                          ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Real_ram|addrb_reg[0]                                               ; Merged with txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Imag_ram|addrb_reg[0]                                           ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Real_ram|addrb_reg[1]                                               ; Merged with txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Imag_ram|addrb_reg[1]                                           ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Real_ram|addrb_reg[2]                                               ; Merged with txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Imag_ram|addrb_reg[2]                                           ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Real_ram|addrb_reg[3]                                               ; Merged with txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Imag_ram|addrb_reg[3]                                           ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Real_ram|addrb_reg[4]                                               ; Merged with txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Imag_ram|addrb_reg[4]                                           ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Real_ram|addrb_reg[5]                                               ; Merged with txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Imag_ram|addrb_reg[5]                                           ;
; txmodem:txmodem_1|input:input_1|i[7,8,10]                                                                                             ; Merged with txmodem:txmodem_1|input:input_1|i[11]                                                                                             ;
; txmodem:txmodem_1|input:input_1|q[7,8,10]                                                                                             ; Merged with txmodem:txmodem_1|input:input_1|q[11]                                                                                             ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|rofactor:arofactor|inc[2]                                                                   ; Merged with rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|rofactor:arofactor|inc[3]                                                               ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|rofactor:arofactor|mask[2]                                                                  ; Merged with rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|rofactor:arofactor|mask[3]                                                              ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|addrb_reg[0]                                               ; Merged with rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|addrb_reg[0]                                             ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|addrb_reg[1]                                               ; Merged with rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|addrb_reg[1]                                             ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|addrb_reg[2]                                               ; Merged with rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|addrb_reg[2]                                             ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|addrb_reg[3]                                               ; Merged with rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|addrb_reg[3]                                             ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|addrb_reg[4]                                               ; Merged with rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|addrb_reg[4]                                             ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|addrb_reg[5]                                               ; Merged with rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|addrb_reg[5]                                             ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|rofactor:arofactor|mask[2]                                                                  ; Merged with txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|rofactor:arofactor|mask[3]                                                              ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|rofactor:arofactor|inc[4]                                                                   ; Merged with rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|rofactor:arofactor|inc[5]                                                               ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|rofactor:arofactor|mask[0]                                                                  ; Merged with rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|rofactor:arofactor|mask[1]                                                              ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|rofactor:arofactor|mask[0]                                                                  ; Merged with txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|rofactor:arofactor|mask[1]                                                              ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|rmask2[2]                                         ; Stuck at GND due to stuck port data_in                                                                                                        ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|wmask2[2]                                         ; Stuck at GND due to stuck port data_in                                                                                                        ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|rofactor:arofactor|inc[1]                                                                   ; Stuck at GND due to stuck port data_in                                                                                                        ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|rmask2[2]                                         ; Stuck at GND due to stuck port data_in                                                                                                        ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|wmask2[2]                                         ; Stuck at GND due to stuck port data_in                                                                                                        ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|rofactor:arofactor|inc[3,5]                                                                 ; Stuck at GND due to stuck port data_in                                                                                                        ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|rmask2[1]                                         ; Merged with rxmodem:rxmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|rmask1[2]                                     ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|wmask2[1]                                         ; Merged with rxmodem:rxmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|wmask1[2]                                     ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|rmask2[1]                                         ; Merged with txmodem:txmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|rmask1[2]                                     ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|wmask2[1]                                         ; Merged with txmodem:txmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|wmask1[2]                                     ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:2:Pipe|Xo[3]      ; Stuck at GND due to stuck port data_in                                                                                                        ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:1:Pipe|Zo[13]     ; Stuck at GND due to stuck port data_in                                                                                                        ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:1:Pipe|Xo[4]      ; Stuck at GND due to stuck port data_in                                                                                                        ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:2:Pipe|Xo[3]      ; Stuck at GND due to stuck port data_in                                                                                                        ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:1:Pipe|Zo[13]     ; Stuck at GND due to stuck port data_in                                                                                                        ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:1:Pipe|Xo[4]      ; Stuck at GND due to stuck port data_in                                                                                                        ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:5:Pipe|Zo[0]      ; Stuck at GND due to stuck port data_in                                                                                                        ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:3:Pipe|Yo[1]      ; Stuck at GND due to stuck port data_in                                                                                                        ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:2:Pipe|Yo[3]      ; Stuck at GND due to stuck port data_in                                                                                                        ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:5:Pipe|Zo[0]      ; Stuck at GND due to stuck port data_in                                                                                                        ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:3:Pipe|Yo[1]      ; Stuck at GND due to stuck port data_in                                                                                                        ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:2:Pipe|Yo[3]      ; Stuck at GND due to stuck port data_in                                                                                                        ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:6:Pipe|Zo[0]      ; Stuck at VCC due to stuck port data_in                                                                                                        ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:3:Pipe|Xo[1]      ; Stuck at GND due to stuck port data_in                                                                                                        ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:6:Pipe|Zo[0]      ; Stuck at VCC due to stuck port data_in                                                                                                        ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:3:Pipe|Xo[1]      ; Stuck at GND due to stuck port data_in                                                                                                        ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:4:Pipe|Zo[1,5,6]  ; Merged with rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:4:Pipe|Zo[2]  ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:4:Pipe|Zo[4]      ; Merged with rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:4:Pipe|Zo[3]  ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:3:Pipe|Zo[8,9]    ; Merged with rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:3:Pipe|Zo[3]  ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:3:Pipe|Zo[10..12] ; Merged with rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:3:Pipe|Zo[7]  ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:2:Pipe|Zo[13]     ; Merged with rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:2:Pipe|Zo[7]  ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:1:Pipe|Zo[18,19]  ; Merged with rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:1:Pipe|Zo[17] ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:4:Pipe|Zo[1,5,6]  ; Merged with txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:4:Pipe|Zo[2]  ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:4:Pipe|Zo[4]      ; Merged with txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:4:Pipe|Zo[3]  ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:3:Pipe|Zo[8,9]    ; Merged with txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:3:Pipe|Zo[3]  ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:3:Pipe|Zo[10..12] ; Merged with txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:3:Pipe|Zo[7]  ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:2:Pipe|Zo[13]     ; Merged with txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:2:Pipe|Zo[7]  ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:1:Pipe|Zo[18,19]  ; Merged with txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:1:Pipe|Zo[17] ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:3:Pipe|Zo[13]     ; Merged with rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:3:Pipe|Zo[7]  ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:3:Pipe|Zo[13]     ; Merged with txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:3:Pipe|Zo[7]  ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:5:Pipe|Zo[4]      ; Merged with rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:5:Pipe|Zo[3]  ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:5:Pipe|Zo[4]      ; Merged with txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:5:Pipe|Zo[3]  ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Real_ram|mem_rtl_0_bypass[13..38]                                  ; Lost fanout                                                                                                                                   ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Imag_ram|mem_rtl_0_bypass[13..38]                                  ; Lost fanout                                                                                                                                   ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Real_ram|mem_rtl_0_bypass[13,15,17,19,21,23,25,31]                  ; Stuck at GND due to stuck port data_in                                                                                                        ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Imag_ram|mem_rtl_0_bypass[13,15,17,19,21,23,25,31]                  ; Stuck at GND due to stuck port data_in                                                                                                        ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|mem_rtl_0_bypass[16]                                       ; Merged with rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0_bypass[14]                                     ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0_bypass[14]                                         ; Merged with rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|mem_rtl_0_bypass[18]                                   ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|mem_rtl_0_bypass[18]                                       ; Merged with rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0_bypass[16]                                     ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0_bypass[16]                                         ; Merged with rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|mem_rtl_0_bypass[20]                                   ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|mem_rtl_0_bypass[20]                                       ; Merged with rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0_bypass[18]                                     ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0_bypass[18]                                         ; Merged with rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|mem_rtl_0_bypass[22]                                   ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|mem_rtl_0_bypass[22]                                       ; Merged with rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0_bypass[20]                                     ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0_bypass[20]                                         ; Merged with rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|mem_rtl_0_bypass[24]                                   ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|mem_rtl_0_bypass[24]                                       ; Merged with rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0_bypass[22]                                     ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0_bypass[22]                                         ; Merged with rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|mem_rtl_0_bypass[26]                                   ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|mem_rtl_0_bypass[26]                                       ; Merged with rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0_bypass[24]                                     ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0_bypass[24]                                         ; Merged with rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|mem_rtl_0_bypass[28]                                   ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|mem_rtl_0_bypass[28]                                       ; Merged with rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0_bypass[26]                                     ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0_bypass[26]                                         ; Merged with rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|mem_rtl_0_bypass[30]                                   ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|mem_rtl_0_bypass[30]                                       ; Merged with rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0_bypass[28]                                     ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0_bypass[28]                                         ; Merged with rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|mem_rtl_0_bypass[32]                                   ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|mem_rtl_0_bypass[32]                                       ; Merged with rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0_bypass[30]                                     ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0_bypass[30]                                         ; Merged with rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|mem_rtl_0_bypass[34]                                   ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|mem_rtl_0_bypass[34]                                       ; Merged with rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0_bypass[32]                                     ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0_bypass[32]                                         ; Merged with rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|mem_rtl_0_bypass[36]                                   ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|mem_rtl_0_bypass[36]                                       ; Merged with rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0_bypass[34]                                     ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0_bypass[34]                                         ; Merged with rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|mem_rtl_0_bypass[38]                                   ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|mem_rtl_0_bypass[38]                                       ; Merged with rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0_bypass[36]                                     ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0_bypass[36]                                         ; Merged with rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Real_ram|mem_rtl_0_bypass[16]                                   ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Real_ram|mem_rtl_0_bypass[16]                                       ; Merged with rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0_bypass[14]                                     ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0_bypass[14]                                         ; Merged with rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Real_ram|mem_rtl_0_bypass[18]                                   ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Real_ram|mem_rtl_0_bypass[18]                                       ; Merged with rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0_bypass[16]                                     ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0_bypass[16]                                         ; Merged with rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Real_ram|mem_rtl_0_bypass[20]                                   ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Real_ram|mem_rtl_0_bypass[20]                                       ; Merged with rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0_bypass[18]                                     ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0_bypass[18]                                         ; Merged with rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Real_ram|mem_rtl_0_bypass[22]                                   ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Real_ram|mem_rtl_0_bypass[22]                                       ; Merged with rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0_bypass[20]                                     ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0_bypass[20]                                         ; Merged with rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Real_ram|mem_rtl_0_bypass[24]                                   ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Real_ram|mem_rtl_0_bypass[24]                                       ; Merged with rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0_bypass[22]                                     ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0_bypass[22]                                         ; Merged with rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Real_ram|mem_rtl_0_bypass[26]                                   ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Real_ram|mem_rtl_0_bypass[26]                                       ; Merged with rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0_bypass[24]                                     ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0_bypass[24]                                         ; Merged with rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Real_ram|mem_rtl_0_bypass[28]                                   ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Real_ram|mem_rtl_0_bypass[28]                                       ; Merged with rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0_bypass[26]                                     ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0_bypass[26]                                         ; Merged with rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Real_ram|mem_rtl_0_bypass[30]                                   ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Real_ram|mem_rtl_0_bypass[30]                                       ; Merged with rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0_bypass[28]                                     ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0_bypass[28]                                         ; Merged with rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Real_ram|mem_rtl_0_bypass[32]                                   ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Real_ram|mem_rtl_0_bypass[32]                                       ; Merged with rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0_bypass[30]                                     ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0_bypass[30]                                         ; Merged with rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Real_ram|mem_rtl_0_bypass[34]                                   ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Real_ram|mem_rtl_0_bypass[34]                                       ; Merged with rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0_bypass[32]                                     ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0_bypass[32]                                         ; Merged with rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Real_ram|mem_rtl_0_bypass[36]                                   ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Real_ram|mem_rtl_0_bypass[36]                                       ; Merged with rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0_bypass[34]                                     ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0_bypass[34]                                         ; Merged with rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Real_ram|mem_rtl_0_bypass[38]                                   ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Real_ram|mem_rtl_0_bypass[38]                                       ; Merged with rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0_bypass[36]                                     ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0_bypass[36]                                         ; Merged with txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Imag_ram|mem_rtl_0_bypass[36]                                   ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Imag_ram|mem_rtl_0_bypass[36]                                       ; Merged with txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0_bypass[36]                                     ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0_bypass[36]                                         ; Merged with txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Imag_ram|mem_rtl_0_bypass[34]                                   ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Imag_ram|mem_rtl_0_bypass[34]                                       ; Merged with txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0_bypass[34]                                     ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0_bypass[34]                                         ; Merged with txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Imag_ram|mem_rtl_0_bypass[32]                                   ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Imag_ram|mem_rtl_0_bypass[32]                                       ; Merged with txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0_bypass[32]                                     ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0_bypass[32]                                         ; Merged with txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Imag_ram|mem_rtl_0_bypass[30]                                   ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Imag_ram|mem_rtl_0_bypass[30]                                       ; Merged with txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0_bypass[30]                                     ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0_bypass[30]                                         ; Merged with txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Imag_ram|mem_rtl_0_bypass[28]                                   ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Imag_ram|mem_rtl_0_bypass[28]                                       ; Merged with txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0_bypass[28]                                     ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0_bypass[28]                                         ; Merged with txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Imag_ram|mem_rtl_0_bypass[26]                                   ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Imag_ram|mem_rtl_0_bypass[26]                                       ; Merged with txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0_bypass[26]                                     ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0_bypass[26]                                         ; Merged with txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Imag_ram|mem_rtl_0_bypass[24]                                   ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Imag_ram|mem_rtl_0_bypass[24]                                       ; Merged with txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0_bypass[24]                                     ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0_bypass[24]                                         ; Merged with txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Imag_ram|mem_rtl_0_bypass[22]                                   ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Imag_ram|mem_rtl_0_bypass[22]                                       ; Merged with txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0_bypass[22]                                     ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0_bypass[22]                                         ; Merged with txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Imag_ram|mem_rtl_0_bypass[20]                                   ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Imag_ram|mem_rtl_0_bypass[20]                                       ; Merged with txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0_bypass[20]                                     ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0_bypass[20]                                         ; Merged with txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Imag_ram|mem_rtl_0_bypass[18]                                   ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Imag_ram|mem_rtl_0_bypass[18]                                       ; Merged with txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0_bypass[18]                                     ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0_bypass[18]                                         ; Merged with txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Imag_ram|mem_rtl_0_bypass[16]                                   ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Imag_ram|mem_rtl_0_bypass[16]                                       ; Merged with txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0_bypass[16]                                     ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0_bypass[16]                                         ; Merged with txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Imag_ram|mem_rtl_0_bypass[14]                                   ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Imag_ram|mem_rtl_0_bypass[14]                                       ; Merged with txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0_bypass[14]                                     ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0_bypass[14]                                         ; Merged with txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Real_ram|mem_rtl_0_bypass[14]                                   ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Real_ram|mem_rtl_0_bypass[14]                                       ; Merged with txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0_bypass[14]                                     ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0_bypass[14]                                         ; Merged with txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Real_ram|mem_rtl_0_bypass[16]                                   ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Real_ram|mem_rtl_0_bypass[16]                                       ; Merged with txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0_bypass[16]                                     ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0_bypass[16]                                         ; Merged with txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Real_ram|mem_rtl_0_bypass[18]                                   ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Real_ram|mem_rtl_0_bypass[18]                                       ; Merged with txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0_bypass[18]                                     ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0_bypass[18]                                         ; Merged with txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Real_ram|mem_rtl_0_bypass[20]                                   ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Real_ram|mem_rtl_0_bypass[20]                                       ; Merged with txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0_bypass[20]                                     ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0_bypass[20]                                         ; Merged with txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Real_ram|mem_rtl_0_bypass[22]                                   ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Real_ram|mem_rtl_0_bypass[22]                                       ; Merged with txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0_bypass[22]                                     ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0_bypass[22]                                         ; Merged with txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Real_ram|mem_rtl_0_bypass[24]                                   ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Real_ram|mem_rtl_0_bypass[24]                                       ; Merged with txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0_bypass[24]                                     ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0_bypass[24]                                         ; Merged with txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Real_ram|mem_rtl_0_bypass[26]                                   ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Real_ram|mem_rtl_0_bypass[26]                                       ; Merged with txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0_bypass[26]                                     ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0_bypass[26]                                         ; Merged with txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Real_ram|mem_rtl_0_bypass[28]                                   ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Real_ram|mem_rtl_0_bypass[28]                                       ; Merged with txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0_bypass[28]                                     ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0_bypass[28]                                         ; Merged with txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Real_ram|mem_rtl_0_bypass[30]                                   ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Real_ram|mem_rtl_0_bypass[30]                                       ; Merged with txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0_bypass[30]                                     ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0_bypass[30]                                         ; Merged with txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Real_ram|mem_rtl_0_bypass[32]                                   ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Real_ram|mem_rtl_0_bypass[32]                                       ; Merged with txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0_bypass[32]                                     ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0_bypass[32]                                         ; Merged with txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Real_ram|mem_rtl_0_bypass[34]                                   ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Real_ram|mem_rtl_0_bypass[34]                                       ; Merged with txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0_bypass[34]                                     ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0_bypass[34]                                         ; Merged with txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Real_ram|mem_rtl_0_bypass[36]                                   ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Real_ram|mem_rtl_0_bypass[36]                                       ; Merged with txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0_bypass[36]                                     ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0_bypass[36]                                         ; Merged with rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Imag_ram|mem_rtl_0_bypass[40]                                  ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Imag_ram|mem_rtl_0_bypass[40]                                      ; Merged with rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Real_ram|mem_rtl_0_bypass[40]                                  ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Real_ram|mem_rtl_0_bypass[40]                                      ; Merged with txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|mem_rtl_0_bypass[40]                                  ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|mem_rtl_0_bypass[40]                                      ; Merged with txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|mem_rtl_0_bypass[38]                                  ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|mem_rtl_0_bypass[38]                                      ; Merged with txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|mem_rtl_0_bypass[36]                                  ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|mem_rtl_0_bypass[36]                                      ; Merged with txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|mem_rtl_0_bypass[34]                                  ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|mem_rtl_0_bypass[34]                                      ; Merged with txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|mem_rtl_0_bypass[32]                                  ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|mem_rtl_0_bypass[32]                                      ; Merged with txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|mem_rtl_0_bypass[30]                                  ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|mem_rtl_0_bypass[30]                                      ; Merged with txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|mem_rtl_0_bypass[28]                                  ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|mem_rtl_0_bypass[28]                                      ; Merged with txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|mem_rtl_0_bypass[26]                                  ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|mem_rtl_0_bypass[26]                                      ; Merged with txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|mem_rtl_0_bypass[24]                                  ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|mem_rtl_0_bypass[24]                                      ; Merged with txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|mem_rtl_0_bypass[22]                                  ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|mem_rtl_0_bypass[22]                                      ; Merged with txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|mem_rtl_0_bypass[20]                                  ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|mem_rtl_0_bypass[20]                                      ; Merged with txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|mem_rtl_0_bypass[18]                                  ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|mem_rtl_0_bypass[18]                                      ; Merged with txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|mem_rtl_0_bypass[16]                                  ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|mem_rtl_0_bypass[16]                                      ; Merged with txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|mem_rtl_0_bypass[14]                                  ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|mem_rtl_0_bypass[14]                                      ; Merged with txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Real_ram|mem_rtl_0_bypass[40]                                  ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Real_ram|mem_rtl_0_bypass[40]                                      ; Merged with txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Real_ram|mem_rtl_0_bypass[38]                                  ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Real_ram|mem_rtl_0_bypass[38]                                      ; Merged with txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Real_ram|mem_rtl_0_bypass[36]                                  ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Real_ram|mem_rtl_0_bypass[36]                                      ; Merged with txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Real_ram|mem_rtl_0_bypass[34]                                  ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Real_ram|mem_rtl_0_bypass[34]                                      ; Merged with txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Real_ram|mem_rtl_0_bypass[32]                                  ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Real_ram|mem_rtl_0_bypass[32]                                      ; Merged with txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Real_ram|mem_rtl_0_bypass[30]                                  ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Real_ram|mem_rtl_0_bypass[30]                                      ; Merged with txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Real_ram|mem_rtl_0_bypass[28]                                  ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Real_ram|mem_rtl_0_bypass[28]                                      ; Merged with txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Real_ram|mem_rtl_0_bypass[26]                                  ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Real_ram|mem_rtl_0_bypass[26]                                      ; Merged with txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Real_ram|mem_rtl_0_bypass[24]                                  ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Real_ram|mem_rtl_0_bypass[24]                                      ; Merged with txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Real_ram|mem_rtl_0_bypass[22]                                  ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Real_ram|mem_rtl_0_bypass[22]                                      ; Merged with txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Real_ram|mem_rtl_0_bypass[20]                                  ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Real_ram|mem_rtl_0_bypass[20]                                      ; Merged with txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Real_ram|mem_rtl_0_bypass[18]                                  ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Real_ram|mem_rtl_0_bypass[18]                                      ; Merged with txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Real_ram|mem_rtl_0_bypass[16]                                  ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Real_ram|mem_rtl_0_bypass[16]                                      ; Merged with txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Real_ram|mem_rtl_0_bypass[14]                                  ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|mem_rtl_0_bypass[0]                                       ; Merged with txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Real_ram|mem_rtl_0_bypass[0]                                   ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|mem_rtl_0_bypass[1]                                       ; Merged with txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Real_ram|mem_rtl_0_bypass[1]                                   ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|mem_rtl_0_bypass[2]                                       ; Merged with txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Real_ram|mem_rtl_0_bypass[2]                                   ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|mem_rtl_0_bypass[3]                                       ; Merged with txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Real_ram|mem_rtl_0_bypass[3]                                   ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|mem_rtl_0_bypass[4]                                       ; Merged with txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Real_ram|mem_rtl_0_bypass[4]                                   ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|mem_rtl_0_bypass[5]                                       ; Merged with txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Real_ram|mem_rtl_0_bypass[5]                                   ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|mem_rtl_0_bypass[6]                                       ; Merged with txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Real_ram|mem_rtl_0_bypass[6]                                   ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|mem_rtl_0_bypass[7]                                       ; Merged with txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Real_ram|mem_rtl_0_bypass[7]                                   ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|mem_rtl_0_bypass[8]                                       ; Merged with txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Real_ram|mem_rtl_0_bypass[8]                                   ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|mem_rtl_0_bypass[9]                                       ; Merged with txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Real_ram|mem_rtl_0_bypass[9]                                   ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|mem_rtl_0_bypass[10]                                      ; Merged with txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Real_ram|mem_rtl_0_bypass[10]                                  ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|mem_rtl_0_bypass[11]                                      ; Merged with txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Real_ram|mem_rtl_0_bypass[11]                                  ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|mem_rtl_0_bypass[12]                                      ; Merged with txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Real_ram|mem_rtl_0_bypass[12]                                  ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Imag_ram|mem_rtl_0_bypass[0]                                       ; Merged with rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Real_ram|mem_rtl_0_bypass[0]                                   ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Imag_ram|mem_rtl_0_bypass[1]                                       ; Merged with rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Real_ram|mem_rtl_0_bypass[1]                                   ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Imag_ram|mem_rtl_0_bypass[2]                                       ; Merged with rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Real_ram|mem_rtl_0_bypass[2]                                   ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Imag_ram|mem_rtl_0_bypass[3]                                       ; Merged with rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Real_ram|mem_rtl_0_bypass[3]                                   ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Imag_ram|mem_rtl_0_bypass[4]                                       ; Merged with rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Real_ram|mem_rtl_0_bypass[4]                                   ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Imag_ram|mem_rtl_0_bypass[5]                                       ; Merged with rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Real_ram|mem_rtl_0_bypass[5]                                   ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Imag_ram|mem_rtl_0_bypass[6]                                       ; Merged with rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Real_ram|mem_rtl_0_bypass[6]                                   ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Imag_ram|mem_rtl_0_bypass[7]                                       ; Merged with rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Real_ram|mem_rtl_0_bypass[7]                                   ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Imag_ram|mem_rtl_0_bypass[8]                                       ; Merged with rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Real_ram|mem_rtl_0_bypass[8]                                   ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Imag_ram|mem_rtl_0_bypass[9]                                       ; Merged with rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Real_ram|mem_rtl_0_bypass[9]                                   ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Imag_ram|mem_rtl_0_bypass[10]                                      ; Merged with rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Real_ram|mem_rtl_0_bypass[10]                                  ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Imag_ram|mem_rtl_0_bypass[11]                                      ; Merged with rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Real_ram|mem_rtl_0_bypass[11]                                  ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Imag_ram|mem_rtl_0_bypass[12]                                      ; Merged with rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Real_ram|mem_rtl_0_bypass[12]                                  ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0_bypass[0]                                          ; Merged with txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0_bypass[0]                                      ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0_bypass[1]                                          ; Merged with txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0_bypass[1]                                      ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0_bypass[2]                                          ; Merged with txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0_bypass[2]                                      ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0_bypass[3]                                          ; Merged with txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0_bypass[3]                                      ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0_bypass[4]                                          ; Merged with txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0_bypass[4]                                      ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0_bypass[5]                                          ; Merged with txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0_bypass[5]                                      ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0_bypass[6]                                          ; Merged with txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0_bypass[6]                                      ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0_bypass[7]                                          ; Merged with txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0_bypass[7]                                      ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0_bypass[8]                                          ; Merged with txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0_bypass[8]                                      ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0_bypass[9]                                          ; Merged with txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0_bypass[9]                                      ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0_bypass[10]                                         ; Merged with txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0_bypass[10]                                     ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0_bypass[11]                                         ; Merged with txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0_bypass[11]                                     ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0_bypass[12]                                         ; Merged with txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0_bypass[12]                                     ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Real_ram|mem_rtl_0_bypass[29,33]                                    ; Merged with txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Real_ram|mem_rtl_0_bypass[35]                                   ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Imag_ram|mem_rtl_0_bypass[0]                                        ; Merged with txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Real_ram|mem_rtl_0_bypass[0]                                    ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Imag_ram|mem_rtl_0_bypass[1]                                        ; Merged with txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Real_ram|mem_rtl_0_bypass[1]                                    ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Imag_ram|mem_rtl_0_bypass[2]                                        ; Merged with txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Real_ram|mem_rtl_0_bypass[2]                                    ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Imag_ram|mem_rtl_0_bypass[3]                                        ; Merged with txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Real_ram|mem_rtl_0_bypass[3]                                    ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Imag_ram|mem_rtl_0_bypass[4]                                        ; Merged with txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Real_ram|mem_rtl_0_bypass[4]                                    ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Imag_ram|mem_rtl_0_bypass[5]                                        ; Merged with txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Real_ram|mem_rtl_0_bypass[5]                                    ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Imag_ram|mem_rtl_0_bypass[6]                                        ; Merged with txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Real_ram|mem_rtl_0_bypass[6]                                    ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Imag_ram|mem_rtl_0_bypass[7]                                        ; Merged with txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Real_ram|mem_rtl_0_bypass[7]                                    ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Imag_ram|mem_rtl_0_bypass[8]                                        ; Merged with txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Real_ram|mem_rtl_0_bypass[8]                                    ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Imag_ram|mem_rtl_0_bypass[9]                                        ; Merged with txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Real_ram|mem_rtl_0_bypass[9]                                    ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Imag_ram|mem_rtl_0_bypass[10]                                       ; Merged with txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Real_ram|mem_rtl_0_bypass[10]                                   ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Imag_ram|mem_rtl_0_bypass[11]                                       ; Merged with txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Real_ram|mem_rtl_0_bypass[11]                                   ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Imag_ram|mem_rtl_0_bypass[12]                                       ; Merged with txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Real_ram|mem_rtl_0_bypass[12]                                   ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Imag_ram|mem_rtl_0_bypass[33,35]                                    ; Merged with txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Imag_ram|mem_rtl_0_bypass[29]                                   ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0_bypass[0]                                          ; Merged with rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0_bypass[0]                                      ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0_bypass[1]                                          ; Merged with rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0_bypass[1]                                      ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Real_ram|mem_rtl_0_bypass[2]                                        ; Merged with rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0_bypass[2]                                      ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0_bypass[2]                                          ; Merged with rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0_bypass[2]                                      ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|mem_rtl_0_bypass[2]                                        ; Merged with rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0_bypass[2]                                      ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0_bypass[3]                                          ; Merged with rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0_bypass[3]                                      ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Real_ram|mem_rtl_0_bypass[4]                                        ; Merged with rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0_bypass[4]                                      ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0_bypass[4]                                          ; Merged with rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0_bypass[4]                                      ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|mem_rtl_0_bypass[4]                                        ; Merged with rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0_bypass[4]                                      ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0_bypass[5]                                          ; Merged with rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0_bypass[5]                                      ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Real_ram|mem_rtl_0_bypass[6]                                        ; Merged with rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0_bypass[6]                                      ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0_bypass[6]                                          ; Merged with rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0_bypass[6]                                      ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|mem_rtl_0_bypass[6]                                        ; Merged with rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0_bypass[6]                                      ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0_bypass[7]                                          ; Merged with rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0_bypass[7]                                      ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Real_ram|mem_rtl_0_bypass[8]                                        ; Merged with rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0_bypass[8]                                      ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0_bypass[8]                                          ; Merged with rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0_bypass[8]                                      ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|mem_rtl_0_bypass[8]                                        ; Merged with rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0_bypass[8]                                      ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0_bypass[9]                                          ; Merged with rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0_bypass[9]                                      ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Real_ram|mem_rtl_0_bypass[10]                                       ; Merged with rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0_bypass[10]                                     ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0_bypass[10]                                         ; Merged with rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0_bypass[10]                                     ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|mem_rtl_0_bypass[10]                                       ; Merged with rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0_bypass[10]                                     ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0_bypass[11]                                         ; Merged with rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0_bypass[11]                                     ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Real_ram|mem_rtl_0_bypass[12]                                       ; Merged with rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0_bypass[12]                                     ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0_bypass[12]                                         ; Merged with rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0_bypass[12]                                     ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|mem_rtl_0_bypass[12]                                       ; Merged with rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0_bypass[12]                                     ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|mem_rtl_0_bypass[0]                                        ; Merged with rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Real_ram|mem_rtl_0_bypass[0]                                    ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|mem_rtl_0_bypass[1]                                        ; Merged with rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Real_ram|mem_rtl_0_bypass[1]                                    ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|mem_rtl_0_bypass[3]                                        ; Merged with rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Real_ram|mem_rtl_0_bypass[3]                                    ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|mem_rtl_0_bypass[5]                                        ; Merged with rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Real_ram|mem_rtl_0_bypass[5]                                    ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|mem_rtl_0_bypass[7]                                        ; Merged with rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Real_ram|mem_rtl_0_bypass[7]                                    ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|mem_rtl_0_bypass[9]                                        ; Merged with rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Real_ram|mem_rtl_0_bypass[9]                                    ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|mem_rtl_0_bypass[11]                                       ; Merged with rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Real_ram|mem_rtl_0_bypass[11]                                   ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|mem_rtl_0_bypass[13]                                       ; Merged with rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Real_ram|mem_rtl_0_bypass[13]                                   ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|mem_rtl_0_bypass[14]                                       ; Merged with rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Real_ram|mem_rtl_0_bypass[14]                                   ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:2:Pipe|Zo[19]     ; Merged with txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:2:Pipe|Zo[18] ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:2:Pipe|Zo[19]     ; Merged with rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:2:Pipe|Zo[18] ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:2:Pipe|Zo[17]     ; Merged with txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:2:Pipe|Zo[18] ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:2:Pipe|Zo[17]     ; Merged with rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:2:Pipe|Zo[18] ;
; Total Number of Removed Registers = 520                                                                                               ;                                                                                                                                               ;
+---------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                      ;
+----------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                    ; Reason for Removal        ; Registers Removed due to This Register                                                                                            ;
+----------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:1:Pipe|Zo[1] ; Stuck at GND              ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:2:Pipe|Zo[1], ;
;                                                                                                                                  ; due to stuck port data_in ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:3:Pipe|Zo[2], ;
;                                                                                                                                  ;                           ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:3:Pipe|Zo[1], ;
;                                                                                                                                  ;                           ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:2:Pipe|Zo[6]  ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:1:Pipe|Zo[1] ; Stuck at GND              ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:2:Pipe|Zo[1], ;
;                                                                                                                                  ; due to stuck port data_in ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:3:Pipe|Zo[2], ;
;                                                                                                                                  ;                           ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:3:Pipe|Zo[1], ;
;                                                                                                                                  ;                           ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:2:Pipe|Zo[6]  ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:1:Pipe|Xo[3] ; Stuck at GND              ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:2:Pipe|Yo[2], ;
;                                                                                                                                  ; due to stuck port data_in ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:3:Pipe|Xo[0], ;
;                                                                                                                                  ;                           ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:2:Pipe|Xo[3], ;
;                                                                                                                                  ;                           ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:3:Pipe|Yo[1]  ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:1:Pipe|Xo[3] ; Stuck at GND              ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:2:Pipe|Yo[2], ;
;                                                                                                                                  ; due to stuck port data_in ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:3:Pipe|Xo[0], ;
;                                                                                                                                  ;                           ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:2:Pipe|Xo[3], ;
;                                                                                                                                  ;                           ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:3:Pipe|Yo[1]  ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:1:Pipe|Xo[2] ; Stuck at GND              ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:2:Pipe|Yo[1], ;
;                                                                                                                                  ; due to stuck port data_in ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:2:Pipe|Xo[2], ;
;                                                                                                                                  ;                           ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:3:Pipe|Yo[0]  ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:1:Pipe|Xo[2] ; Stuck at GND              ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:2:Pipe|Yo[1], ;
;                                                                                                                                  ; due to stuck port data_in ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:2:Pipe|Xo[2], ;
;                                                                                                                                  ;                           ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:3:Pipe|Yo[0]  ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:1:Pipe|Zo[0] ; Stuck at GND              ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:2:Pipe|Zo[0], ;
;                                                                                                                                  ; due to stuck port data_in ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:3:Pipe|Zo[0]  ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:1:Pipe|Zo[0] ; Stuck at GND              ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:2:Pipe|Zo[0], ;
;                                                                                                                                  ; due to stuck port data_in ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:3:Pipe|Zo[0]  ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:1:Pipe|Xo[1] ; Stuck at GND              ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:2:Pipe|Yo[0], ;
;                                                                                                                                  ; due to stuck port data_in ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:2:Pipe|Xo[1]  ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:1:Pipe|Xo[1] ; Stuck at GND              ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:2:Pipe|Yo[0], ;
;                                                                                                                                  ; due to stuck port data_in ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:2:Pipe|Xo[1]  ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|rofactor:arofactor|inc[1]                                                              ; Stuck at GND              ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|rofactor:arofactor|inc[3],                                                              ;
;                                                                                                                                  ; due to stuck port data_in ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|rofactor:arofactor|inc[5]                                                               ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:1:Pipe|Xo[4] ; Stuck at GND              ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:2:Pipe|Yo[3], ;
;                                                                                                                                  ; due to stuck port data_in ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:3:Pipe|Xo[1]  ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:1:Pipe|Xo[4] ; Stuck at GND              ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:2:Pipe|Yo[3], ;
;                                                                                                                                  ; due to stuck port data_in ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:3:Pipe|Xo[1]  ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:1:Pipe|Xo[0] ; Stuck at GND              ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:2:Pipe|Xo[0]  ;
;                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                   ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:1:Pipe|Xo[0] ; Stuck at GND              ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:2:Pipe|Xo[0]  ;
;                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                   ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:1:Pipe|Zo[2] ; Stuck at GND              ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:2:Pipe|Zo[2]  ;
;                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                   ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:1:Pipe|Zo[2] ; Stuck at GND              ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:2:Pipe|Zo[2]  ;
;                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                   ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:1:Pipe|Zo[3] ; Stuck at GND              ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:2:Pipe|Zo[3]  ;
;                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                   ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:1:Pipe|Zo[3] ; Stuck at GND              ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:2:Pipe|Zo[3]  ;
;                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                   ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:1:Pipe|Zo[4] ; Stuck at GND              ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:2:Pipe|Zo[4]  ;
;                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                   ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:1:Pipe|Zo[4] ; Stuck at GND              ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:2:Pipe|Zo[4]  ;
;                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                   ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:1:Pipe|Zo[5] ; Stuck at GND              ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:2:Pipe|Zo[5]  ;
;                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                   ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:1:Pipe|Zo[5] ; Stuck at GND              ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:2:Pipe|Zo[5]  ;
;                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                   ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:5:Pipe|Zo[0] ; Stuck at GND              ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:6:Pipe|Zo[0]  ;
;                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                   ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:5:Pipe|Zo[0] ; Stuck at GND              ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:6:Pipe|Zo[0]  ;
;                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1776  ;
; Number of registers using Synchronous Clear  ; 60    ;
; Number of registers using Synchronous Load   ; 392   ;
; Number of registers using Asynchronous Clear ; 281   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 467   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                               ;
+--------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                ; Fan out ;
+--------------------------------------------------------------------------------------------------+---------+
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|counter:counter_1|count_aux[7]         ; 7       ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|counter:counter_1|count_aux[0]         ; 12      ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|counter:counter_1|count_aux[1]         ; 7       ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|counter:counter_1|count_aux[2]         ; 6       ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|counter:counter_1|count_aux[4]         ; 8       ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|counter:counter_1|count_aux[3]         ; 12      ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|counter:counter_1|count_aux[5]         ; 9       ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|counter:counter_1|count_aux[3]         ; 12      ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|counter:counter_1|count_aux[0]         ; 10      ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|counter:counter_1|count_aux[1]         ; 16      ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|counter:counter_1|count_aux[4]         ; 7       ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|counter:counter_1|count_aux[2]         ; 6       ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|counter:counter_1|count_aux[5]         ; 7       ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|counter:counter_1|count_aux[7]         ; 7       ;
; rxmodem:rxmodem_1|output:output_1|txserial                                                       ; 1       ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|counter:counter_1|aux_mem_bk           ; 4       ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Real_ram|mem_rtl_0_bypass[14] ; 103     ;
; rxmodem:rxmodem_1|output:output_1|addr[0]                                                        ; 5       ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|counter:counter_1|aux_mem_bk           ; 3       ;
; Total number of inverted registers = 19                                                          ;         ;
+--------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+
; Register Name                                                                                    ; RAM Name                                                                              ;
+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Real_ram|mem_rtl_0_bypass[0]  ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Real_ram|mem_rtl_0 ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Real_ram|mem_rtl_0_bypass[1]  ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Real_ram|mem_rtl_0 ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Real_ram|mem_rtl_0_bypass[2]  ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Real_ram|mem_rtl_0 ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Real_ram|mem_rtl_0_bypass[3]  ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Real_ram|mem_rtl_0 ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Real_ram|mem_rtl_0_bypass[4]  ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Real_ram|mem_rtl_0 ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Real_ram|mem_rtl_0_bypass[5]  ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Real_ram|mem_rtl_0 ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Real_ram|mem_rtl_0_bypass[6]  ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Real_ram|mem_rtl_0 ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Real_ram|mem_rtl_0_bypass[7]  ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Real_ram|mem_rtl_0 ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Real_ram|mem_rtl_0_bypass[8]  ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Real_ram|mem_rtl_0 ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Real_ram|mem_rtl_0_bypass[9]  ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Real_ram|mem_rtl_0 ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Real_ram|mem_rtl_0_bypass[10] ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Real_ram|mem_rtl_0 ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Real_ram|mem_rtl_0_bypass[11] ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Real_ram|mem_rtl_0 ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Real_ram|mem_rtl_0_bypass[12] ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Real_ram|mem_rtl_0 ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Real_ram|mem_rtl_0_bypass[13] ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Real_ram|mem_rtl_0 ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Real_ram|mem_rtl_0_bypass[14] ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Real_ram|mem_rtl_0 ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Real_ram|mem_rtl_0_bypass[15] ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Real_ram|mem_rtl_0 ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Real_ram|mem_rtl_0_bypass[16] ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Real_ram|mem_rtl_0 ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Real_ram|mem_rtl_0_bypass[17] ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Real_ram|mem_rtl_0 ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Real_ram|mem_rtl_0_bypass[18] ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Real_ram|mem_rtl_0 ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Real_ram|mem_rtl_0_bypass[19] ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Real_ram|mem_rtl_0 ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Real_ram|mem_rtl_0_bypass[20] ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Real_ram|mem_rtl_0 ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Real_ram|mem_rtl_0_bypass[21] ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Real_ram|mem_rtl_0 ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Real_ram|mem_rtl_0_bypass[22] ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Real_ram|mem_rtl_0 ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Real_ram|mem_rtl_0_bypass[23] ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Real_ram|mem_rtl_0 ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Real_ram|mem_rtl_0_bypass[24] ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Real_ram|mem_rtl_0 ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Real_ram|mem_rtl_0_bypass[25] ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Real_ram|mem_rtl_0 ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Real_ram|mem_rtl_0_bypass[26] ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Real_ram|mem_rtl_0 ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Real_ram|mem_rtl_0_bypass[27] ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Real_ram|mem_rtl_0 ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Real_ram|mem_rtl_0_bypass[28] ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Real_ram|mem_rtl_0 ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Real_ram|mem_rtl_0_bypass[29] ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Real_ram|mem_rtl_0 ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Real_ram|mem_rtl_0_bypass[30] ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Real_ram|mem_rtl_0 ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Real_ram|mem_rtl_0_bypass[31] ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Real_ram|mem_rtl_0 ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Real_ram|mem_rtl_0_bypass[32] ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Real_ram|mem_rtl_0 ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Real_ram|mem_rtl_0_bypass[33] ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Real_ram|mem_rtl_0 ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Real_ram|mem_rtl_0_bypass[34] ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Real_ram|mem_rtl_0 ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Real_ram|mem_rtl_0_bypass[35] ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Real_ram|mem_rtl_0 ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Real_ram|mem_rtl_0_bypass[36] ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Real_ram|mem_rtl_0 ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Real_ram|mem_rtl_0_bypass[37] ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Real_ram|mem_rtl_0 ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Real_ram|mem_rtl_0_bypass[38] ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Real_ram|mem_rtl_0 ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Real_ram|mem_rtl_0_bypass[39] ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Real_ram|mem_rtl_0 ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Real_ram|mem_rtl_0_bypass[40] ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Real_ram|mem_rtl_0 ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|mem_rtl_0_bypass[0]  ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|mem_rtl_0 ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|mem_rtl_0_bypass[1]  ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|mem_rtl_0 ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|mem_rtl_0_bypass[2]  ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|mem_rtl_0 ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|mem_rtl_0_bypass[3]  ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|mem_rtl_0 ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|mem_rtl_0_bypass[4]  ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|mem_rtl_0 ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|mem_rtl_0_bypass[5]  ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|mem_rtl_0 ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|mem_rtl_0_bypass[6]  ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|mem_rtl_0 ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|mem_rtl_0_bypass[7]  ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|mem_rtl_0 ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|mem_rtl_0_bypass[8]  ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|mem_rtl_0 ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|mem_rtl_0_bypass[9]  ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|mem_rtl_0 ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|mem_rtl_0_bypass[10] ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|mem_rtl_0 ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|mem_rtl_0_bypass[11] ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|mem_rtl_0 ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|mem_rtl_0_bypass[12] ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|mem_rtl_0 ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|mem_rtl_0_bypass[13] ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|mem_rtl_0 ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|mem_rtl_0_bypass[14] ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|mem_rtl_0 ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|mem_rtl_0_bypass[15] ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|mem_rtl_0 ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|mem_rtl_0_bypass[16] ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|mem_rtl_0 ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|mem_rtl_0_bypass[17] ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|mem_rtl_0 ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|mem_rtl_0_bypass[18] ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|mem_rtl_0 ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|mem_rtl_0_bypass[19] ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|mem_rtl_0 ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|mem_rtl_0_bypass[20] ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|mem_rtl_0 ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|mem_rtl_0_bypass[21] ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|mem_rtl_0 ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|mem_rtl_0_bypass[22] ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|mem_rtl_0 ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|mem_rtl_0_bypass[23] ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|mem_rtl_0 ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|mem_rtl_0_bypass[24] ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|mem_rtl_0 ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|mem_rtl_0_bypass[25] ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|mem_rtl_0 ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|mem_rtl_0_bypass[26] ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|mem_rtl_0 ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|mem_rtl_0_bypass[27] ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|mem_rtl_0 ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|mem_rtl_0_bypass[28] ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|mem_rtl_0 ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|mem_rtl_0_bypass[29] ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|mem_rtl_0 ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|mem_rtl_0_bypass[30] ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|mem_rtl_0 ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|mem_rtl_0_bypass[31] ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|mem_rtl_0 ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|mem_rtl_0_bypass[32] ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|mem_rtl_0 ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|mem_rtl_0_bypass[33] ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|mem_rtl_0 ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|mem_rtl_0_bypass[34] ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|mem_rtl_0 ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|mem_rtl_0_bypass[35] ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|mem_rtl_0 ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|mem_rtl_0_bypass[36] ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|mem_rtl_0 ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|mem_rtl_0_bypass[37] ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|mem_rtl_0 ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|mem_rtl_0_bypass[38] ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|mem_rtl_0 ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|mem_rtl_0_bypass[39] ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|mem_rtl_0 ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|mem_rtl_0_bypass[40] ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|mem_rtl_0 ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Real_ram|mem_rtl_0_bypass[0]  ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Real_ram|mem_rtl_0 ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Real_ram|mem_rtl_0_bypass[1]  ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Real_ram|mem_rtl_0 ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Real_ram|mem_rtl_0_bypass[2]  ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Real_ram|mem_rtl_0 ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Real_ram|mem_rtl_0_bypass[3]  ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Real_ram|mem_rtl_0 ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Real_ram|mem_rtl_0_bypass[4]  ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Real_ram|mem_rtl_0 ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Real_ram|mem_rtl_0_bypass[5]  ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Real_ram|mem_rtl_0 ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Real_ram|mem_rtl_0_bypass[6]  ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Real_ram|mem_rtl_0 ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Real_ram|mem_rtl_0_bypass[7]  ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Real_ram|mem_rtl_0 ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Real_ram|mem_rtl_0_bypass[8]  ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Real_ram|mem_rtl_0 ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Real_ram|mem_rtl_0_bypass[9]  ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Real_ram|mem_rtl_0 ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Real_ram|mem_rtl_0_bypass[10] ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Real_ram|mem_rtl_0 ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Real_ram|mem_rtl_0_bypass[11] ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Real_ram|mem_rtl_0 ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Real_ram|mem_rtl_0_bypass[12] ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Real_ram|mem_rtl_0 ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Real_ram|mem_rtl_0_bypass[13] ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Real_ram|mem_rtl_0 ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Real_ram|mem_rtl_0_bypass[14] ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Real_ram|mem_rtl_0 ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Real_ram|mem_rtl_0_bypass[15] ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Real_ram|mem_rtl_0 ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Real_ram|mem_rtl_0_bypass[16] ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Real_ram|mem_rtl_0 ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Real_ram|mem_rtl_0_bypass[17] ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Real_ram|mem_rtl_0 ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Real_ram|mem_rtl_0_bypass[18] ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Real_ram|mem_rtl_0 ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Real_ram|mem_rtl_0_bypass[19] ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Real_ram|mem_rtl_0 ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Real_ram|mem_rtl_0_bypass[20] ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Real_ram|mem_rtl_0 ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Real_ram|mem_rtl_0_bypass[21] ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Real_ram|mem_rtl_0 ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Real_ram|mem_rtl_0_bypass[22] ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Real_ram|mem_rtl_0 ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Real_ram|mem_rtl_0_bypass[23] ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Real_ram|mem_rtl_0 ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Real_ram|mem_rtl_0_bypass[24] ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Real_ram|mem_rtl_0 ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Real_ram|mem_rtl_0_bypass[25] ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Real_ram|mem_rtl_0 ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Real_ram|mem_rtl_0_bypass[26] ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Real_ram|mem_rtl_0 ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Real_ram|mem_rtl_0_bypass[27] ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Real_ram|mem_rtl_0 ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Real_ram|mem_rtl_0_bypass[28] ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Real_ram|mem_rtl_0 ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Real_ram|mem_rtl_0_bypass[29] ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Real_ram|mem_rtl_0 ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Real_ram|mem_rtl_0_bypass[30] ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Real_ram|mem_rtl_0 ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Real_ram|mem_rtl_0_bypass[31] ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Real_ram|mem_rtl_0 ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Real_ram|mem_rtl_0_bypass[32] ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Real_ram|mem_rtl_0 ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Real_ram|mem_rtl_0_bypass[33] ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Real_ram|mem_rtl_0 ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Real_ram|mem_rtl_0_bypass[34] ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Real_ram|mem_rtl_0 ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Real_ram|mem_rtl_0_bypass[35] ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Real_ram|mem_rtl_0 ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Real_ram|mem_rtl_0_bypass[36] ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Real_ram|mem_rtl_0 ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Real_ram|mem_rtl_0_bypass[37] ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Real_ram|mem_rtl_0 ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Real_ram|mem_rtl_0_bypass[38] ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Real_ram|mem_rtl_0 ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Real_ram|mem_rtl_0_bypass[39] ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Real_ram|mem_rtl_0 ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Real_ram|mem_rtl_0_bypass[40] ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Real_ram|mem_rtl_0 ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Imag_ram|mem_rtl_0_bypass[0]  ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Imag_ram|mem_rtl_0 ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Imag_ram|mem_rtl_0_bypass[1]  ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Imag_ram|mem_rtl_0 ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Imag_ram|mem_rtl_0_bypass[2]  ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Imag_ram|mem_rtl_0 ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Imag_ram|mem_rtl_0_bypass[3]  ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Imag_ram|mem_rtl_0 ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Imag_ram|mem_rtl_0_bypass[4]  ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Imag_ram|mem_rtl_0 ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Imag_ram|mem_rtl_0_bypass[5]  ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Imag_ram|mem_rtl_0 ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Imag_ram|mem_rtl_0_bypass[6]  ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Imag_ram|mem_rtl_0 ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Imag_ram|mem_rtl_0_bypass[7]  ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Imag_ram|mem_rtl_0 ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Imag_ram|mem_rtl_0_bypass[8]  ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Imag_ram|mem_rtl_0 ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Imag_ram|mem_rtl_0_bypass[9]  ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Imag_ram|mem_rtl_0 ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Imag_ram|mem_rtl_0_bypass[10] ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Imag_ram|mem_rtl_0 ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Imag_ram|mem_rtl_0_bypass[11] ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Imag_ram|mem_rtl_0 ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Imag_ram|mem_rtl_0_bypass[12] ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Imag_ram|mem_rtl_0 ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Imag_ram|mem_rtl_0_bypass[13] ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Imag_ram|mem_rtl_0 ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Imag_ram|mem_rtl_0_bypass[14] ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Imag_ram|mem_rtl_0 ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Imag_ram|mem_rtl_0_bypass[15] ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Imag_ram|mem_rtl_0 ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Imag_ram|mem_rtl_0_bypass[16] ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Imag_ram|mem_rtl_0 ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Imag_ram|mem_rtl_0_bypass[17] ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Imag_ram|mem_rtl_0 ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Imag_ram|mem_rtl_0_bypass[18] ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Imag_ram|mem_rtl_0 ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Imag_ram|mem_rtl_0_bypass[19] ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Imag_ram|mem_rtl_0 ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Imag_ram|mem_rtl_0_bypass[20] ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Imag_ram|mem_rtl_0 ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Imag_ram|mem_rtl_0_bypass[21] ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Imag_ram|mem_rtl_0 ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Imag_ram|mem_rtl_0_bypass[22] ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Imag_ram|mem_rtl_0 ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Imag_ram|mem_rtl_0_bypass[23] ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Imag_ram|mem_rtl_0 ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Imag_ram|mem_rtl_0_bypass[24] ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Imag_ram|mem_rtl_0 ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Imag_ram|mem_rtl_0_bypass[25] ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Imag_ram|mem_rtl_0 ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Imag_ram|mem_rtl_0_bypass[26] ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Imag_ram|mem_rtl_0 ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Imag_ram|mem_rtl_0_bypass[27] ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Imag_ram|mem_rtl_0 ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Imag_ram|mem_rtl_0_bypass[28] ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Imag_ram|mem_rtl_0 ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Imag_ram|mem_rtl_0_bypass[29] ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Imag_ram|mem_rtl_0 ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Imag_ram|mem_rtl_0_bypass[30] ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Imag_ram|mem_rtl_0 ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Imag_ram|mem_rtl_0_bypass[31] ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Imag_ram|mem_rtl_0 ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Imag_ram|mem_rtl_0_bypass[32] ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Imag_ram|mem_rtl_0 ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Imag_ram|mem_rtl_0_bypass[33] ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Imag_ram|mem_rtl_0 ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Imag_ram|mem_rtl_0_bypass[34] ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Imag_ram|mem_rtl_0 ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Imag_ram|mem_rtl_0_bypass[35] ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Imag_ram|mem_rtl_0 ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Imag_ram|mem_rtl_0_bypass[36] ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Imag_ram|mem_rtl_0 ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Imag_ram|mem_rtl_0_bypass[37] ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Imag_ram|mem_rtl_0 ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Imag_ram|mem_rtl_0_bypass[38] ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Imag_ram|mem_rtl_0 ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Imag_ram|mem_rtl_0_bypass[39] ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Imag_ram|mem_rtl_0 ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Imag_ram|mem_rtl_0_bypass[40] ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Imag_ram|mem_rtl_0 ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0_bypass[0]     ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0    ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0_bypass[1]     ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0    ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0_bypass[2]     ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0    ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0_bypass[3]     ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0    ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0_bypass[4]     ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0    ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0_bypass[5]     ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0    ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0_bypass[6]     ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0    ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0_bypass[7]     ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0    ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0_bypass[8]     ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0    ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0_bypass[9]     ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0    ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0_bypass[10]    ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0    ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0_bypass[11]    ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0    ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0_bypass[12]    ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0    ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0_bypass[13]    ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0    ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0_bypass[14]    ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0    ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0_bypass[15]    ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0    ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0_bypass[16]    ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0    ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0_bypass[17]    ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0    ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0_bypass[18]    ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0    ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0_bypass[19]    ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0    ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0_bypass[20]    ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0    ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0_bypass[21]    ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0    ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0_bypass[22]    ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0    ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0_bypass[23]    ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0    ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0_bypass[24]    ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0    ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0_bypass[25]    ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0    ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0_bypass[26]    ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0    ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0_bypass[27]    ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0    ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0_bypass[28]    ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0    ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0_bypass[29]    ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0    ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0_bypass[30]    ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0    ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0_bypass[31]    ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0    ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0_bypass[32]    ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0    ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0_bypass[33]    ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0    ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0_bypass[34]    ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0    ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0_bypass[35]    ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0    ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0_bypass[36]    ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0    ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Real_ram|mem_rtl_0_bypass[0]   ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Real_ram|mem_rtl_0  ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Real_ram|mem_rtl_0_bypass[1]   ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Real_ram|mem_rtl_0  ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Real_ram|mem_rtl_0_bypass[2]   ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Real_ram|mem_rtl_0  ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Real_ram|mem_rtl_0_bypass[3]   ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Real_ram|mem_rtl_0  ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Real_ram|mem_rtl_0_bypass[4]   ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Real_ram|mem_rtl_0  ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Real_ram|mem_rtl_0_bypass[5]   ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Real_ram|mem_rtl_0  ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Real_ram|mem_rtl_0_bypass[6]   ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Real_ram|mem_rtl_0  ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Real_ram|mem_rtl_0_bypass[7]   ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Real_ram|mem_rtl_0  ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Real_ram|mem_rtl_0_bypass[8]   ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Real_ram|mem_rtl_0  ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Real_ram|mem_rtl_0_bypass[9]   ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Real_ram|mem_rtl_0  ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Real_ram|mem_rtl_0_bypass[10]  ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Real_ram|mem_rtl_0  ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Real_ram|mem_rtl_0_bypass[11]  ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Real_ram|mem_rtl_0  ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Real_ram|mem_rtl_0_bypass[12]  ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Real_ram|mem_rtl_0  ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Real_ram|mem_rtl_0_bypass[13]  ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Real_ram|mem_rtl_0  ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Real_ram|mem_rtl_0_bypass[14]  ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Real_ram|mem_rtl_0  ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Real_ram|mem_rtl_0_bypass[15]  ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Real_ram|mem_rtl_0  ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Real_ram|mem_rtl_0_bypass[16]  ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Real_ram|mem_rtl_0  ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Real_ram|mem_rtl_0_bypass[17]  ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Real_ram|mem_rtl_0  ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Real_ram|mem_rtl_0_bypass[18]  ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Real_ram|mem_rtl_0  ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Real_ram|mem_rtl_0_bypass[19]  ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Real_ram|mem_rtl_0  ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Real_ram|mem_rtl_0_bypass[20]  ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Real_ram|mem_rtl_0  ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Real_ram|mem_rtl_0_bypass[21]  ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Real_ram|mem_rtl_0  ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Real_ram|mem_rtl_0_bypass[22]  ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Real_ram|mem_rtl_0  ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Real_ram|mem_rtl_0_bypass[23]  ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Real_ram|mem_rtl_0  ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Real_ram|mem_rtl_0_bypass[24]  ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Real_ram|mem_rtl_0  ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Real_ram|mem_rtl_0_bypass[25]  ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Real_ram|mem_rtl_0  ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Real_ram|mem_rtl_0_bypass[26]  ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Real_ram|mem_rtl_0  ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Real_ram|mem_rtl_0_bypass[27]  ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Real_ram|mem_rtl_0  ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Real_ram|mem_rtl_0_bypass[28]  ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Real_ram|mem_rtl_0  ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Real_ram|mem_rtl_0_bypass[29]  ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Real_ram|mem_rtl_0  ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Real_ram|mem_rtl_0_bypass[30]  ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Real_ram|mem_rtl_0  ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Real_ram|mem_rtl_0_bypass[31]  ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Real_ram|mem_rtl_0  ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Real_ram|mem_rtl_0_bypass[32]  ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Real_ram|mem_rtl_0  ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Real_ram|mem_rtl_0_bypass[33]  ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Real_ram|mem_rtl_0  ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Real_ram|mem_rtl_0_bypass[34]  ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Real_ram|mem_rtl_0  ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Real_ram|mem_rtl_0_bypass[35]  ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Real_ram|mem_rtl_0  ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Real_ram|mem_rtl_0_bypass[36]  ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Real_ram|mem_rtl_0  ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0_bypass[0]     ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0    ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0_bypass[1]     ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0    ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0_bypass[2]     ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0    ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0_bypass[3]     ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0    ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0_bypass[4]     ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0    ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0_bypass[5]     ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0    ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0_bypass[6]     ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0    ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0_bypass[7]     ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0    ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0_bypass[8]     ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0    ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0_bypass[9]     ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0    ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0_bypass[10]    ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0    ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0_bypass[11]    ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0    ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0_bypass[12]    ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0    ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0_bypass[13]    ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0    ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0_bypass[14]    ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0    ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0_bypass[15]    ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0    ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0_bypass[16]    ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0    ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0_bypass[17]    ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0    ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0_bypass[18]    ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0    ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0_bypass[19]    ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0    ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0_bypass[20]    ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0    ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0_bypass[21]    ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0    ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0_bypass[22]    ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0    ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0_bypass[23]    ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0    ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0_bypass[24]    ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0    ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0_bypass[25]    ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0    ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0_bypass[26]    ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0    ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0_bypass[27]    ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0    ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0_bypass[28]    ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0    ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0_bypass[29]    ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0    ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0_bypass[30]    ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0    ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0_bypass[31]    ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0    ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0_bypass[32]    ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0    ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0_bypass[33]    ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0    ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0_bypass[34]    ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0    ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0_bypass[35]    ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0    ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0_bypass[36]    ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0    ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Imag_ram|mem_rtl_0_bypass[0]   ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Imag_ram|mem_rtl_0  ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Imag_ram|mem_rtl_0_bypass[1]   ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Imag_ram|mem_rtl_0  ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Imag_ram|mem_rtl_0_bypass[2]   ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Imag_ram|mem_rtl_0  ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Imag_ram|mem_rtl_0_bypass[3]   ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Imag_ram|mem_rtl_0  ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Imag_ram|mem_rtl_0_bypass[4]   ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Imag_ram|mem_rtl_0  ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Imag_ram|mem_rtl_0_bypass[5]   ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Imag_ram|mem_rtl_0  ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Imag_ram|mem_rtl_0_bypass[6]   ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Imag_ram|mem_rtl_0  ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Imag_ram|mem_rtl_0_bypass[7]   ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Imag_ram|mem_rtl_0  ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Imag_ram|mem_rtl_0_bypass[8]   ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Imag_ram|mem_rtl_0  ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Imag_ram|mem_rtl_0_bypass[9]   ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Imag_ram|mem_rtl_0  ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Imag_ram|mem_rtl_0_bypass[10]  ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Imag_ram|mem_rtl_0  ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Imag_ram|mem_rtl_0_bypass[11]  ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Imag_ram|mem_rtl_0  ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Imag_ram|mem_rtl_0_bypass[12]  ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Imag_ram|mem_rtl_0  ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Imag_ram|mem_rtl_0_bypass[13]  ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Imag_ram|mem_rtl_0  ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Imag_ram|mem_rtl_0_bypass[14]  ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Imag_ram|mem_rtl_0  ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Imag_ram|mem_rtl_0_bypass[15]  ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Imag_ram|mem_rtl_0  ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Imag_ram|mem_rtl_0_bypass[16]  ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Imag_ram|mem_rtl_0  ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Imag_ram|mem_rtl_0_bypass[17]  ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Imag_ram|mem_rtl_0  ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Imag_ram|mem_rtl_0_bypass[18]  ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Imag_ram|mem_rtl_0  ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Imag_ram|mem_rtl_0_bypass[19]  ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Imag_ram|mem_rtl_0  ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Imag_ram|mem_rtl_0_bypass[20]  ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Imag_ram|mem_rtl_0  ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Imag_ram|mem_rtl_0_bypass[21]  ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Imag_ram|mem_rtl_0  ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Imag_ram|mem_rtl_0_bypass[22]  ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Imag_ram|mem_rtl_0  ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Imag_ram|mem_rtl_0_bypass[23]  ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Imag_ram|mem_rtl_0  ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Imag_ram|mem_rtl_0_bypass[24]  ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Imag_ram|mem_rtl_0  ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Imag_ram|mem_rtl_0_bypass[25]  ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Imag_ram|mem_rtl_0  ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Imag_ram|mem_rtl_0_bypass[26]  ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Imag_ram|mem_rtl_0  ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Imag_ram|mem_rtl_0_bypass[27]  ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Imag_ram|mem_rtl_0  ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Imag_ram|mem_rtl_0_bypass[28]  ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Imag_ram|mem_rtl_0  ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Imag_ram|mem_rtl_0_bypass[29]  ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Imag_ram|mem_rtl_0  ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Imag_ram|mem_rtl_0_bypass[30]  ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Imag_ram|mem_rtl_0  ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Imag_ram|mem_rtl_0_bypass[31]  ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Imag_ram|mem_rtl_0  ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Imag_ram|mem_rtl_0_bypass[32]  ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Imag_ram|mem_rtl_0  ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Imag_ram|mem_rtl_0_bypass[33]  ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Imag_ram|mem_rtl_0  ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Imag_ram|mem_rtl_0_bypass[34]  ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Imag_ram|mem_rtl_0  ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Imag_ram|mem_rtl_0_bypass[35]  ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Imag_ram|mem_rtl_0  ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Imag_ram|mem_rtl_0_bypass[36]  ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Imag_ram|mem_rtl_0  ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0_bypass[0]     ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0    ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0_bypass[1]     ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0    ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0_bypass[2]     ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0    ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0_bypass[3]     ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0    ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0_bypass[4]     ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0    ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0_bypass[5]     ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0    ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0_bypass[6]     ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0    ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0_bypass[7]     ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0    ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0_bypass[8]     ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0    ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0_bypass[9]     ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0    ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0_bypass[10]    ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0    ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0_bypass[11]    ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0    ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0_bypass[12]    ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0    ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0_bypass[13]    ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0    ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0_bypass[14]    ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0    ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0_bypass[15]    ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0    ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0_bypass[16]    ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0    ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0_bypass[17]    ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0    ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0_bypass[18]    ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0    ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0_bypass[19]    ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0    ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0_bypass[20]    ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0    ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0_bypass[21]    ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0    ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0_bypass[22]    ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0    ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0_bypass[23]    ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0    ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0_bypass[24]    ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0    ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0_bypass[25]    ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0    ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0_bypass[26]    ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0    ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0_bypass[27]    ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0    ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0_bypass[28]    ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0    ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0_bypass[29]    ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0    ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0_bypass[30]    ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0    ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0_bypass[31]    ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0    ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0_bypass[32]    ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0    ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0_bypass[33]    ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0    ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0_bypass[34]    ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0    ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0_bypass[35]    ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0    ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0_bypass[36]    ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0    ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Real_ram|mem_rtl_0_bypass[0]   ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Real_ram|mem_rtl_0  ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Real_ram|mem_rtl_0_bypass[1]   ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Real_ram|mem_rtl_0  ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Real_ram|mem_rtl_0_bypass[2]   ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Real_ram|mem_rtl_0  ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Real_ram|mem_rtl_0_bypass[3]   ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Real_ram|mem_rtl_0  ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Real_ram|mem_rtl_0_bypass[4]   ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Real_ram|mem_rtl_0  ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Real_ram|mem_rtl_0_bypass[5]   ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Real_ram|mem_rtl_0  ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Real_ram|mem_rtl_0_bypass[6]   ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Real_ram|mem_rtl_0  ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Real_ram|mem_rtl_0_bypass[7]   ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Real_ram|mem_rtl_0  ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Real_ram|mem_rtl_0_bypass[8]   ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Real_ram|mem_rtl_0  ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Real_ram|mem_rtl_0_bypass[9]   ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Real_ram|mem_rtl_0  ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Real_ram|mem_rtl_0_bypass[10]  ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Real_ram|mem_rtl_0  ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Real_ram|mem_rtl_0_bypass[11]  ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Real_ram|mem_rtl_0  ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Real_ram|mem_rtl_0_bypass[12]  ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Real_ram|mem_rtl_0  ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Real_ram|mem_rtl_0_bypass[13]  ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Real_ram|mem_rtl_0  ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Real_ram|mem_rtl_0_bypass[14]  ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Real_ram|mem_rtl_0  ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Real_ram|mem_rtl_0_bypass[15]  ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Real_ram|mem_rtl_0  ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Real_ram|mem_rtl_0_bypass[16]  ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Real_ram|mem_rtl_0  ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Real_ram|mem_rtl_0_bypass[17]  ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Real_ram|mem_rtl_0  ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Real_ram|mem_rtl_0_bypass[18]  ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Real_ram|mem_rtl_0  ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Real_ram|mem_rtl_0_bypass[19]  ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Real_ram|mem_rtl_0  ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Real_ram|mem_rtl_0_bypass[20]  ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Real_ram|mem_rtl_0  ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Real_ram|mem_rtl_0_bypass[21]  ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Real_ram|mem_rtl_0  ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Real_ram|mem_rtl_0_bypass[22]  ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Real_ram|mem_rtl_0  ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Real_ram|mem_rtl_0_bypass[23]  ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Real_ram|mem_rtl_0  ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Real_ram|mem_rtl_0_bypass[24]  ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Real_ram|mem_rtl_0  ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Real_ram|mem_rtl_0_bypass[25]  ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Real_ram|mem_rtl_0  ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Real_ram|mem_rtl_0_bypass[26]  ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Real_ram|mem_rtl_0  ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Real_ram|mem_rtl_0_bypass[27]  ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Real_ram|mem_rtl_0  ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Real_ram|mem_rtl_0_bypass[28]  ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Real_ram|mem_rtl_0  ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Real_ram|mem_rtl_0_bypass[29]  ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Real_ram|mem_rtl_0  ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Real_ram|mem_rtl_0_bypass[30]  ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Real_ram|mem_rtl_0  ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Real_ram|mem_rtl_0_bypass[31]  ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Real_ram|mem_rtl_0  ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Real_ram|mem_rtl_0_bypass[32]  ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Real_ram|mem_rtl_0  ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Real_ram|mem_rtl_0_bypass[33]  ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Real_ram|mem_rtl_0  ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Real_ram|mem_rtl_0_bypass[34]  ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Real_ram|mem_rtl_0  ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Real_ram|mem_rtl_0_bypass[35]  ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Real_ram|mem_rtl_0  ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Real_ram|mem_rtl_0_bypass[36]  ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Real_ram|mem_rtl_0  ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Real_ram|mem_rtl_0_bypass[37]  ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Real_ram|mem_rtl_0  ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Real_ram|mem_rtl_0_bypass[38]  ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Real_ram|mem_rtl_0  ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0_bypass[0]     ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0    ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0_bypass[1]     ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0    ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0_bypass[2]     ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0    ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0_bypass[3]     ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0    ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0_bypass[4]     ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0    ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0_bypass[5]     ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0    ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0_bypass[6]     ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0    ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0_bypass[7]     ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0    ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0_bypass[8]     ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0    ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0_bypass[9]     ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0    ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0_bypass[10]    ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0    ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0_bypass[11]    ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0    ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0_bypass[12]    ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0    ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0_bypass[13]    ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0    ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0_bypass[14]    ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0    ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0_bypass[15]    ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0    ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0_bypass[16]    ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0    ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0_bypass[17]    ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0    ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0_bypass[18]    ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0    ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0_bypass[19]    ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0    ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0_bypass[20]    ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0    ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0_bypass[21]    ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0    ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0_bypass[22]    ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0    ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0_bypass[23]    ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0    ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0_bypass[24]    ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0    ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0_bypass[25]    ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0    ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0_bypass[26]    ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0    ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0_bypass[27]    ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0    ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0_bypass[28]    ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0    ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0_bypass[29]    ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0    ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0_bypass[30]    ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0    ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0_bypass[31]    ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0    ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0_bypass[32]    ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0    ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0_bypass[33]    ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0    ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0_bypass[34]    ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0    ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0_bypass[35]    ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0    ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0_bypass[36]    ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0    ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|mem_rtl_0_bypass[0]   ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|mem_rtl_0  ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|mem_rtl_0_bypass[1]   ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|mem_rtl_0  ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|mem_rtl_0_bypass[2]   ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|mem_rtl_0  ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|mem_rtl_0_bypass[3]   ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|mem_rtl_0  ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|mem_rtl_0_bypass[4]   ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|mem_rtl_0  ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|mem_rtl_0_bypass[5]   ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|mem_rtl_0  ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|mem_rtl_0_bypass[6]   ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|mem_rtl_0  ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|mem_rtl_0_bypass[7]   ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|mem_rtl_0  ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|mem_rtl_0_bypass[8]   ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|mem_rtl_0  ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|mem_rtl_0_bypass[9]   ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|mem_rtl_0  ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|mem_rtl_0_bypass[10]  ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|mem_rtl_0  ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|mem_rtl_0_bypass[11]  ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|mem_rtl_0  ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|mem_rtl_0_bypass[12]  ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|mem_rtl_0  ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|mem_rtl_0_bypass[13]  ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|mem_rtl_0  ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|mem_rtl_0_bypass[14]  ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|mem_rtl_0  ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|mem_rtl_0_bypass[15]  ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|mem_rtl_0  ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|mem_rtl_0_bypass[16]  ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|mem_rtl_0  ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|mem_rtl_0_bypass[17]  ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|mem_rtl_0  ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|mem_rtl_0_bypass[18]  ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|mem_rtl_0  ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|mem_rtl_0_bypass[19]  ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|mem_rtl_0  ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|mem_rtl_0_bypass[20]  ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|mem_rtl_0  ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|mem_rtl_0_bypass[21]  ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|mem_rtl_0  ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|mem_rtl_0_bypass[22]  ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|mem_rtl_0  ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|mem_rtl_0_bypass[23]  ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|mem_rtl_0  ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|mem_rtl_0_bypass[24]  ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|mem_rtl_0  ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|mem_rtl_0_bypass[25]  ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|mem_rtl_0  ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|mem_rtl_0_bypass[26]  ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|mem_rtl_0  ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|mem_rtl_0_bypass[27]  ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|mem_rtl_0  ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|mem_rtl_0_bypass[28]  ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|mem_rtl_0  ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|mem_rtl_0_bypass[29]  ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|mem_rtl_0  ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|mem_rtl_0_bypass[30]  ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|mem_rtl_0  ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|mem_rtl_0_bypass[31]  ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|mem_rtl_0  ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|mem_rtl_0_bypass[32]  ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|mem_rtl_0  ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|mem_rtl_0_bypass[33]  ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|mem_rtl_0  ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|mem_rtl_0_bypass[34]  ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|mem_rtl_0  ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|mem_rtl_0_bypass[35]  ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|mem_rtl_0  ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|mem_rtl_0_bypass[36]  ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|mem_rtl_0  ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|mem_rtl_0_bypass[37]  ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|mem_rtl_0  ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|mem_rtl_0_bypass[38]  ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|mem_rtl_0  ;
+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                               ;
+---------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+------+
; Register Name                                                                               ; Megafunction                                                                          ; Type ;
+---------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+------+
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|addrb_reg[0..5] ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|mem_rtl_0 ; RAM  ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Imag_ram|addrb_reg[0..5] ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Imag_ram|mem_rtl_0 ; RAM  ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|addrb_reg[0..5]    ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0    ; RAM  ;
; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Imag_ram|addrb_reg[0..5]  ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Imag_ram|mem_rtl_0  ; RAM  ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|addrb_reg[6]     ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|mem_rtl_0  ; RAM  ;
; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|addrb_reg[0..5]    ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|mem_rtl_0  ; RAM  ;
+---------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |electraudio_modem|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|counter:counter_1|count_aux[8]           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |electraudio_modem|txmodem:txmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|counter:counter_1|count_aux[6]           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |electraudio_modem|txmodem:txmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|addrin_proc[0] ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |electraudio_modem|txmodem:txmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|addrin_proc[3] ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |electraudio_modem|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|addrin_proc[1] ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |electraudio_modem|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|addrin_proc[2] ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |electraudio_modem|txmodem:txmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|wmask1[0]      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |electraudio_modem|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|wmask2[0]      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |electraudio_modem|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|addrout_in[1]  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |electraudio_modem|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|addrout_in[3]  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |electraudio_modem|txmodem:txmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|rmask2[0]      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |electraudio_modem|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|rmask1[1]      ;
; 3:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |electraudio_modem|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|Yi[5]                               ;
; 3:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |electraudio_modem|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|Xi[9]                               ;
; 3:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |electraudio_modem|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|Yi[13]                              ;
; 3:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |electraudio_modem|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|Xi[11]                              ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |electraudio_modem|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|rofactor:arofactor|phase[3]                              ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |electraudio_modem|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|rofactor:arofactor|phase[2]                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |electraudio_modem|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|rofactor:arofactor|inc[0]                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |electraudio_modem|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|rofactor:arofactor|inc[4]                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |electraudio_modem|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|rofactor:arofactor|inc[1]                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |electraudio_modem|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|rofactor:arofactor|mask[3]                               ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |electraudio_modem|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|div4limit:Rlimit|Q[8]                                    ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |electraudio_modem|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|div4limit:Ilimit|Q[4]                                    ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |electraudio_modem|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|div4limit:Rlimit|Q[5]                                    ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |electraudio_modem|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|div4limit:Ilimit|Q[6]                                    ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |electraudio_modem|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|rofactor:arofactor|iinc[5]                               ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |electraudio_modem|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|rofactor:arofactor|iinc[0]                               ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |electraudio_modem|txrx:txrx_1|add[4]                                                                                 ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |electraudio_modem|txmodem:txmodem_1|input:input_1|addr[5]                                                            ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |electraudio_modem|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|counter:counter_1|count_aux[0]           ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |electraudio_modem|txmodem:txmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|counter:counter_1|count_aux[3]           ;
; 4:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; No         ; |electraudio_modem|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|cfft4:acfft4|Add5                                        ;
; 4:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; No         ; |electraudio_modem|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|cfft4:acfft4|Add5                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |electraudio_modem|txmodem:txmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|result         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |electraudio_modem|txmodem:txmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|result         ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |electraudio_modem|txrx:txrx_1|Selector11                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Real_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Real_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Real_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                      ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                       ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                      ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                       ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Real_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                      ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                       ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                      ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                       ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: txmodem:txmodem_1|ofdm:ofdm_1 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; tx_nrx         ; 1     ; Signed Integer                                    ;
; width          ; 12    ; Signed Integer                                    ;
; point          ; 64    ; Signed Integer                                    ;
; stage          ; 3     ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: txmodem:txmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1 ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; tx_nrx         ; 1     ; Signed Integer                                                                ;
; stage          ; 3     ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: txmodem:txmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|counter:counter_1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; stage          ; 3     ; Signed Integer                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: txmodem:txmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; tx_nrx         ; 1     ; Signed Integer                                                                                          ;
; stage          ; 3     ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: txmodem:txmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|mux_control:mux_control_1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; stage          ; 3     ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: txmodem:txmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|starts:starts_1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; stage          ; 3     ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: txmodem:txmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|inv_control:\TX_inv:inv_control_1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; stage          ; 3     ; Signed Integer                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: txmodem:txmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|io_control:io_control_1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; stage          ; 3     ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1 ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; tx_nrx         ; 1     ; Signed Integer                                                ;
; width          ; 12    ; Signed Integer                                                ;
; point          ; 64    ; Signed Integer                                                ;
; stage          ; 3     ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; width          ; 12    ; Signed Integer                                                              ;
; depth          ; 64    ; Signed Integer                                                              ;
; addr_width     ; 6     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Real_ram ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; depth          ; 64    ; Signed Integer                                                                                 ;
; dwidth         ; 12    ; Signed Integer                                                                                 ;
; awidth         ; 6     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Imag_ram ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; depth          ; 64    ; Signed Integer                                                                                 ;
; dwidth         ; 12    ; Signed Integer                                                                                 ;
; awidth         ; 6     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                               ;
; depth          ; 64    ; Signed Integer                                                               ;
; addr_width     ; 6     ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Real_ram ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; depth          ; 64    ; Signed Integer                                                                                  ;
; dwidth         ; 14    ; Signed Integer                                                                                  ;
; awidth         ; 6     ; Signed Integer                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; depth          ; 64    ; Signed Integer                                                                                  ;
; dwidth         ; 14    ; Signed Integer                                                                                  ;
; awidth         ; 6     ; Signed Integer                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; width          ; 12    ; Signed Integer                                                            ;
; depth          ; 64    ; Signed Integer                                                            ;
; addr_width     ; 6     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; depth          ; 64    ; Signed Integer                                                                               ;
; dwidth         ; 12    ; Signed Integer                                                                               ;
; awidth         ; 6     ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; depth          ; 64    ; Signed Integer                                                                               ;
; dwidth         ; 12    ; Signed Integer                                                                               ;
; awidth         ; 6     ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1 ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; width          ; 12    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|conj:conj_1 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; width          ; 12    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|cfft4:acfft4 ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; width          ; 12    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; width          ; 12    ; Signed Integer                                                                     ;
; stage          ; 3     ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; width          ; 12    ; Signed Integer                                                                                   ;
; stage          ; 3     ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; pipeline       ; 8     ; Signed Integer                                                                                                 ;
; width          ; 20    ; Signed Integer                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:1:Pipe ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 20    ; Signed Integer                                                                                                                                 ;
; pipeid         ; 0     ; Signed Integer                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:2:Pipe ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 20    ; Signed Integer                                                                                                                                 ;
; pipeid         ; 1     ; Signed Integer                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:3:Pipe ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 20    ; Signed Integer                                                                                                                                 ;
; pipeid         ; 2     ; Signed Integer                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:4:Pipe ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 20    ; Signed Integer                                                                                                                                 ;
; pipeid         ; 3     ; Signed Integer                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:5:Pipe ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 20    ; Signed Integer                                                                                                                                 ;
; pipeid         ; 4     ; Signed Integer                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:6:Pipe ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 20    ; Signed Integer                                                                                                                                 ;
; pipeid         ; 5     ; Signed Integer                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:7:Pipe ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 20    ; Signed Integer                                                                                                                                 ;
; pipeid         ; 6     ; Signed Integer                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:8:Pipe ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 20    ; Signed Integer                                                                                                                                 ;
; pipeid         ; 7     ; Signed Integer                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|rofactor:arofactor ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; point          ; 64    ; Signed Integer                                                                   ;
; stage          ; 3     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|div4limit:Rlimit ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; width          ; 12    ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|div4limit:Ilimit ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; width          ; 12    ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rxmodem:rxmodem_1|ofdm:ofdm_1 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; tx_nrx         ; 0     ; Signed Integer                                    ;
; width          ; 12    ; Signed Integer                                    ;
; point          ; 64    ; Signed Integer                                    ;
; stage          ; 3     ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rxmodem:rxmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1 ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; tx_nrx         ; 0     ; Signed Integer                                                                ;
; stage          ; 3     ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rxmodem:rxmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|counter:counter_1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; stage          ; 3     ; Signed Integer                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rxmodem:rxmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; tx_nrx         ; 0     ; Signed Integer                                                                                          ;
; stage          ; 3     ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rxmodem:rxmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|mux_control:mux_control_1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; stage          ; 3     ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rxmodem:rxmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|starts:starts_1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; stage          ; 3     ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rxmodem:rxmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|io_control:io_control_1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; stage          ; 3     ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1 ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; tx_nrx         ; 0     ; Signed Integer                                                ;
; width          ; 12    ; Signed Integer                                                ;
; point          ; 64    ; Signed Integer                                                ;
; stage          ; 3     ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; width          ; 12    ; Signed Integer                                                              ;
; depth          ; 128   ; Signed Integer                                                              ;
; addr_width     ; 7     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Real_ram ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; depth          ; 128   ; Signed Integer                                                                                 ;
; dwidth         ; 12    ; Signed Integer                                                                                 ;
; awidth         ; 7     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; depth          ; 128   ; Signed Integer                                                                                 ;
; dwidth         ; 12    ; Signed Integer                                                                                 ;
; awidth         ; 7     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                               ;
; depth          ; 64    ; Signed Integer                                                               ;
; addr_width     ; 6     ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Real_ram ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; depth          ; 64    ; Signed Integer                                                                                  ;
; dwidth         ; 14    ; Signed Integer                                                                                  ;
; awidth         ; 6     ; Signed Integer                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Imag_ram ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; depth          ; 64    ; Signed Integer                                                                                  ;
; dwidth         ; 14    ; Signed Integer                                                                                  ;
; awidth         ; 6     ; Signed Integer                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; width          ; 12    ; Signed Integer                                                            ;
; depth          ; 64    ; Signed Integer                                                            ;
; addr_width     ; 6     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; depth          ; 64    ; Signed Integer                                                                               ;
; dwidth         ; 12    ; Signed Integer                                                                               ;
; awidth         ; 6     ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; depth          ; 64    ; Signed Integer                                                                               ;
; dwidth         ; 12    ; Signed Integer                                                                               ;
; awidth         ; 6     ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1 ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; width          ; 12    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|conj:conj_1 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; width          ; 12    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|cfft4:acfft4 ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; width          ; 12    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; width          ; 12    ; Signed Integer                                                                     ;
; stage          ; 3     ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; width          ; 12    ; Signed Integer                                                                                   ;
; stage          ; 3     ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; pipeline       ; 8     ; Signed Integer                                                                                                 ;
; width          ; 20    ; Signed Integer                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:1:Pipe ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 20    ; Signed Integer                                                                                                                                 ;
; pipeid         ; 0     ; Signed Integer                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:2:Pipe ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 20    ; Signed Integer                                                                                                                                 ;
; pipeid         ; 1     ; Signed Integer                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:3:Pipe ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 20    ; Signed Integer                                                                                                                                 ;
; pipeid         ; 2     ; Signed Integer                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:4:Pipe ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 20    ; Signed Integer                                                                                                                                 ;
; pipeid         ; 3     ; Signed Integer                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:5:Pipe ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 20    ; Signed Integer                                                                                                                                 ;
; pipeid         ; 4     ; Signed Integer                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:6:Pipe ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 20    ; Signed Integer                                                                                                                                 ;
; pipeid         ; 5     ; Signed Integer                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:7:Pipe ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 20    ; Signed Integer                                                                                                                                 ;
; pipeid         ; 6     ; Signed Integer                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:8:Pipe ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 20    ; Signed Integer                                                                                                                                 ;
; pipeid         ; 7     ; Signed Integer                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|rofactor:arofactor ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; point          ; 64    ; Signed Integer                                                                   ;
; stage          ; 3     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|div4limit:Rlimit ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; width          ; 12    ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|div4limit:Ilimit ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; width          ; 12    ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Real_ram|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------------+-------------------------------------------------------+
; Parameter Name                     ; Value                                                ; Type                                                  ;
+------------------------------------+------------------------------------------------------+-------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                    ; Untyped                                               ;
; AUTO_CARRY_CHAINS                  ; ON                                                   ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                  ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS                ; ON                                                   ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                  ; IGNORE_CASCADE                                        ;
; WIDTH_BYTEENA                      ; 1                                                    ; Untyped                                               ;
; OPERATION_MODE                     ; DUAL_PORT                                            ; Untyped                                               ;
; WIDTH_A                            ; 14                                                   ; Untyped                                               ;
; WIDTHAD_A                          ; 6                                                    ; Untyped                                               ;
; NUMWORDS_A                         ; 64                                                   ; Untyped                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED                                         ; Untyped                                               ;
; ADDRESS_ACLR_A                     ; NONE                                                 ; Untyped                                               ;
; OUTDATA_ACLR_A                     ; NONE                                                 ; Untyped                                               ;
; WRCONTROL_ACLR_A                   ; NONE                                                 ; Untyped                                               ;
; INDATA_ACLR_A                      ; NONE                                                 ; Untyped                                               ;
; BYTEENA_ACLR_A                     ; NONE                                                 ; Untyped                                               ;
; WIDTH_B                            ; 14                                                   ; Untyped                                               ;
; WIDTHAD_B                          ; 6                                                    ; Untyped                                               ;
; NUMWORDS_B                         ; 64                                                   ; Untyped                                               ;
; INDATA_REG_B                       ; CLOCK1                                               ; Untyped                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                               ; Untyped                                               ;
; RDCONTROL_REG_B                    ; CLOCK1                                               ; Untyped                                               ;
; ADDRESS_REG_B                      ; CLOCK0                                               ; Untyped                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED                                         ; Untyped                                               ;
; BYTEENA_REG_B                      ; CLOCK1                                               ; Untyped                                               ;
; INDATA_ACLR_B                      ; NONE                                                 ; Untyped                                               ;
; WRCONTROL_ACLR_B                   ; NONE                                                 ; Untyped                                               ;
; ADDRESS_ACLR_B                     ; NONE                                                 ; Untyped                                               ;
; OUTDATA_ACLR_B                     ; NONE                                                 ; Untyped                                               ;
; RDCONTROL_ACLR_B                   ; NONE                                                 ; Untyped                                               ;
; BYTEENA_ACLR_B                     ; NONE                                                 ; Untyped                                               ;
; WIDTH_BYTEENA_A                    ; 1                                                    ; Untyped                                               ;
; WIDTH_BYTEENA_B                    ; 1                                                    ; Untyped                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                                                 ; Untyped                                               ;
; BYTE_SIZE                          ; 8                                                    ; Untyped                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                            ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                 ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                 ; Untyped                                               ;
; INIT_FILE                          ; db/electraudio_modem.ram0_blockdram_c2b5243e.hdl.mif ; Untyped                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A                                               ; Untyped                                               ;
; MAXIMUM_DEPTH                      ; 0                                                    ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                               ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                               ; Untyped                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                      ; Untyped                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                      ; Untyped                                               ;
; ENABLE_ECC                         ; FALSE                                                ; Untyped                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                ; Untyped                                               ;
; WIDTH_ECCSTATUS                    ; 3                                                    ; Untyped                                               ;
; DEVICE_FAMILY                      ; Cyclone II                                           ; Untyped                                               ;
; CBXI_PARAMETER                     ; altsyncram_03i1                                      ; Untyped                                               ;
+------------------------------------+------------------------------------------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------------+-------------------------------------------------------+
; Parameter Name                     ; Value                                                ; Type                                                  ;
+------------------------------------+------------------------------------------------------+-------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                    ; Untyped                                               ;
; AUTO_CARRY_CHAINS                  ; ON                                                   ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                  ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS                ; ON                                                   ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                  ; IGNORE_CASCADE                                        ;
; WIDTH_BYTEENA                      ; 1                                                    ; Untyped                                               ;
; OPERATION_MODE                     ; DUAL_PORT                                            ; Untyped                                               ;
; WIDTH_A                            ; 14                                                   ; Untyped                                               ;
; WIDTHAD_A                          ; 6                                                    ; Untyped                                               ;
; NUMWORDS_A                         ; 64                                                   ; Untyped                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED                                         ; Untyped                                               ;
; ADDRESS_ACLR_A                     ; NONE                                                 ; Untyped                                               ;
; OUTDATA_ACLR_A                     ; NONE                                                 ; Untyped                                               ;
; WRCONTROL_ACLR_A                   ; NONE                                                 ; Untyped                                               ;
; INDATA_ACLR_A                      ; NONE                                                 ; Untyped                                               ;
; BYTEENA_ACLR_A                     ; NONE                                                 ; Untyped                                               ;
; WIDTH_B                            ; 14                                                   ; Untyped                                               ;
; WIDTHAD_B                          ; 6                                                    ; Untyped                                               ;
; NUMWORDS_B                         ; 64                                                   ; Untyped                                               ;
; INDATA_REG_B                       ; CLOCK1                                               ; Untyped                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                               ; Untyped                                               ;
; RDCONTROL_REG_B                    ; CLOCK1                                               ; Untyped                                               ;
; ADDRESS_REG_B                      ; CLOCK0                                               ; Untyped                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED                                         ; Untyped                                               ;
; BYTEENA_REG_B                      ; CLOCK1                                               ; Untyped                                               ;
; INDATA_ACLR_B                      ; NONE                                                 ; Untyped                                               ;
; WRCONTROL_ACLR_B                   ; NONE                                                 ; Untyped                                               ;
; ADDRESS_ACLR_B                     ; NONE                                                 ; Untyped                                               ;
; OUTDATA_ACLR_B                     ; NONE                                                 ; Untyped                                               ;
; RDCONTROL_ACLR_B                   ; NONE                                                 ; Untyped                                               ;
; BYTEENA_ACLR_B                     ; NONE                                                 ; Untyped                                               ;
; WIDTH_BYTEENA_A                    ; 1                                                    ; Untyped                                               ;
; WIDTH_BYTEENA_B                    ; 1                                                    ; Untyped                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                                                 ; Untyped                                               ;
; BYTE_SIZE                          ; 8                                                    ; Untyped                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                            ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                 ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                 ; Untyped                                               ;
; INIT_FILE                          ; db/electraudio_modem.ram0_blockdram_c2b5243e.hdl.mif ; Untyped                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A                                               ; Untyped                                               ;
; MAXIMUM_DEPTH                      ; 0                                                    ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                               ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                               ; Untyped                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                      ; Untyped                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                      ; Untyped                                               ;
; ENABLE_ECC                         ; FALSE                                                ; Untyped                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                ; Untyped                                               ;
; WIDTH_ECCSTATUS                    ; 3                                                    ; Untyped                                               ;
; DEVICE_FAMILY                      ; Cyclone II                                           ; Untyped                                               ;
; CBXI_PARAMETER                     ; altsyncram_03i1                                      ; Untyped                                               ;
+------------------------------------+------------------------------------------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Real_ram|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------------+-------------------------------------------------------+
; Parameter Name                     ; Value                                                ; Type                                                  ;
+------------------------------------+------------------------------------------------------+-------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                    ; Untyped                                               ;
; AUTO_CARRY_CHAINS                  ; ON                                                   ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                  ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS                ; ON                                                   ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                  ; IGNORE_CASCADE                                        ;
; WIDTH_BYTEENA                      ; 1                                                    ; Untyped                                               ;
; OPERATION_MODE                     ; DUAL_PORT                                            ; Untyped                                               ;
; WIDTH_A                            ; 14                                                   ; Untyped                                               ;
; WIDTHAD_A                          ; 6                                                    ; Untyped                                               ;
; NUMWORDS_A                         ; 64                                                   ; Untyped                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED                                         ; Untyped                                               ;
; ADDRESS_ACLR_A                     ; NONE                                                 ; Untyped                                               ;
; OUTDATA_ACLR_A                     ; NONE                                                 ; Untyped                                               ;
; WRCONTROL_ACLR_A                   ; NONE                                                 ; Untyped                                               ;
; INDATA_ACLR_A                      ; NONE                                                 ; Untyped                                               ;
; BYTEENA_ACLR_A                     ; NONE                                                 ; Untyped                                               ;
; WIDTH_B                            ; 14                                                   ; Untyped                                               ;
; WIDTHAD_B                          ; 6                                                    ; Untyped                                               ;
; NUMWORDS_B                         ; 64                                                   ; Untyped                                               ;
; INDATA_REG_B                       ; CLOCK1                                               ; Untyped                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                               ; Untyped                                               ;
; RDCONTROL_REG_B                    ; CLOCK1                                               ; Untyped                                               ;
; ADDRESS_REG_B                      ; CLOCK0                                               ; Untyped                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED                                         ; Untyped                                               ;
; BYTEENA_REG_B                      ; CLOCK1                                               ; Untyped                                               ;
; INDATA_ACLR_B                      ; NONE                                                 ; Untyped                                               ;
; WRCONTROL_ACLR_B                   ; NONE                                                 ; Untyped                                               ;
; ADDRESS_ACLR_B                     ; NONE                                                 ; Untyped                                               ;
; OUTDATA_ACLR_B                     ; NONE                                                 ; Untyped                                               ;
; RDCONTROL_ACLR_B                   ; NONE                                                 ; Untyped                                               ;
; BYTEENA_ACLR_B                     ; NONE                                                 ; Untyped                                               ;
; WIDTH_BYTEENA_A                    ; 1                                                    ; Untyped                                               ;
; WIDTH_BYTEENA_B                    ; 1                                                    ; Untyped                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                                                 ; Untyped                                               ;
; BYTE_SIZE                          ; 8                                                    ; Untyped                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                            ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                 ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                 ; Untyped                                               ;
; INIT_FILE                          ; db/electraudio_modem.ram0_blockdram_c2b5243e.hdl.mif ; Untyped                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A                                               ; Untyped                                               ;
; MAXIMUM_DEPTH                      ; 0                                                    ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                               ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                               ; Untyped                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                      ; Untyped                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                      ; Untyped                                               ;
; ENABLE_ECC                         ; FALSE                                                ; Untyped                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                ; Untyped                                               ;
; WIDTH_ECCSTATUS                    ; 3                                                    ; Untyped                                               ;
; DEVICE_FAMILY                      ; Cyclone II                                           ; Untyped                                               ;
; CBXI_PARAMETER                     ; altsyncram_03i1                                      ; Untyped                                               ;
+------------------------------------+------------------------------------------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------------+-------------------------------------------------------+
; Parameter Name                     ; Value                                                ; Type                                                  ;
+------------------------------------+------------------------------------------------------+-------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                    ; Untyped                                               ;
; AUTO_CARRY_CHAINS                  ; ON                                                   ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                  ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS                ; ON                                                   ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                  ; IGNORE_CASCADE                                        ;
; WIDTH_BYTEENA                      ; 1                                                    ; Untyped                                               ;
; OPERATION_MODE                     ; DUAL_PORT                                            ; Untyped                                               ;
; WIDTH_A                            ; 14                                                   ; Untyped                                               ;
; WIDTHAD_A                          ; 6                                                    ; Untyped                                               ;
; NUMWORDS_A                         ; 64                                                   ; Untyped                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED                                         ; Untyped                                               ;
; ADDRESS_ACLR_A                     ; NONE                                                 ; Untyped                                               ;
; OUTDATA_ACLR_A                     ; NONE                                                 ; Untyped                                               ;
; WRCONTROL_ACLR_A                   ; NONE                                                 ; Untyped                                               ;
; INDATA_ACLR_A                      ; NONE                                                 ; Untyped                                               ;
; BYTEENA_ACLR_A                     ; NONE                                                 ; Untyped                                               ;
; WIDTH_B                            ; 14                                                   ; Untyped                                               ;
; WIDTHAD_B                          ; 6                                                    ; Untyped                                               ;
; NUMWORDS_B                         ; 64                                                   ; Untyped                                               ;
; INDATA_REG_B                       ; CLOCK1                                               ; Untyped                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                               ; Untyped                                               ;
; RDCONTROL_REG_B                    ; CLOCK1                                               ; Untyped                                               ;
; ADDRESS_REG_B                      ; CLOCK0                                               ; Untyped                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED                                         ; Untyped                                               ;
; BYTEENA_REG_B                      ; CLOCK1                                               ; Untyped                                               ;
; INDATA_ACLR_B                      ; NONE                                                 ; Untyped                                               ;
; WRCONTROL_ACLR_B                   ; NONE                                                 ; Untyped                                               ;
; ADDRESS_ACLR_B                     ; NONE                                                 ; Untyped                                               ;
; OUTDATA_ACLR_B                     ; NONE                                                 ; Untyped                                               ;
; RDCONTROL_ACLR_B                   ; NONE                                                 ; Untyped                                               ;
; BYTEENA_ACLR_B                     ; NONE                                                 ; Untyped                                               ;
; WIDTH_BYTEENA_A                    ; 1                                                    ; Untyped                                               ;
; WIDTH_BYTEENA_B                    ; 1                                                    ; Untyped                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                                                 ; Untyped                                               ;
; BYTE_SIZE                          ; 8                                                    ; Untyped                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                            ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                 ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                 ; Untyped                                               ;
; INIT_FILE                          ; db/electraudio_modem.ram0_blockdram_c2b5243e.hdl.mif ; Untyped                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A                                               ; Untyped                                               ;
; MAXIMUM_DEPTH                      ; 0                                                    ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                               ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                               ; Untyped                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                      ; Untyped                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                      ; Untyped                                               ;
; ENABLE_ECC                         ; FALSE                                                ; Untyped                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                ; Untyped                                               ;
; WIDTH_ECCSTATUS                    ; 3                                                    ; Untyped                                               ;
; DEVICE_FAMILY                      ; Cyclone II                                           ; Untyped                                               ;
; CBXI_PARAMETER                     ; altsyncram_03i1                                      ; Untyped                                               ;
+------------------------------------+------------------------------------------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------------+----------------------------------------------------+
; Parameter Name                     ; Value                                                ; Type                                               ;
+------------------------------------+------------------------------------------------------+----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                    ; Untyped                                            ;
; AUTO_CARRY_CHAINS                  ; ON                                                   ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                  ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS                ; ON                                                   ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                  ; IGNORE_CASCADE                                     ;
; WIDTH_BYTEENA                      ; 1                                                    ; Untyped                                            ;
; OPERATION_MODE                     ; DUAL_PORT                                            ; Untyped                                            ;
; WIDTH_A                            ; 12                                                   ; Untyped                                            ;
; WIDTHAD_A                          ; 6                                                    ; Untyped                                            ;
; NUMWORDS_A                         ; 64                                                   ; Untyped                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED                                         ; Untyped                                            ;
; ADDRESS_ACLR_A                     ; NONE                                                 ; Untyped                                            ;
; OUTDATA_ACLR_A                     ; NONE                                                 ; Untyped                                            ;
; WRCONTROL_ACLR_A                   ; NONE                                                 ; Untyped                                            ;
; INDATA_ACLR_A                      ; NONE                                                 ; Untyped                                            ;
; BYTEENA_ACLR_A                     ; NONE                                                 ; Untyped                                            ;
; WIDTH_B                            ; 12                                                   ; Untyped                                            ;
; WIDTHAD_B                          ; 6                                                    ; Untyped                                            ;
; NUMWORDS_B                         ; 64                                                   ; Untyped                                            ;
; INDATA_REG_B                       ; CLOCK1                                               ; Untyped                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                               ; Untyped                                            ;
; RDCONTROL_REG_B                    ; CLOCK1                                               ; Untyped                                            ;
; ADDRESS_REG_B                      ; CLOCK0                                               ; Untyped                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED                                         ; Untyped                                            ;
; BYTEENA_REG_B                      ; CLOCK1                                               ; Untyped                                            ;
; INDATA_ACLR_B                      ; NONE                                                 ; Untyped                                            ;
; WRCONTROL_ACLR_B                   ; NONE                                                 ; Untyped                                            ;
; ADDRESS_ACLR_B                     ; NONE                                                 ; Untyped                                            ;
; OUTDATA_ACLR_B                     ; NONE                                                 ; Untyped                                            ;
; RDCONTROL_ACLR_B                   ; NONE                                                 ; Untyped                                            ;
; BYTEENA_ACLR_B                     ; NONE                                                 ; Untyped                                            ;
; WIDTH_BYTEENA_A                    ; 1                                                    ; Untyped                                            ;
; WIDTH_BYTEENA_B                    ; 1                                                    ; Untyped                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                                                 ; Untyped                                            ;
; BYTE_SIZE                          ; 8                                                    ; Untyped                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                            ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                 ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                 ; Untyped                                            ;
; INIT_FILE                          ; db/electraudio_modem.ram0_blockdram_df9a6376.hdl.mif ; Untyped                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A                                               ; Untyped                                            ;
; MAXIMUM_DEPTH                      ; 0                                                    ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                               ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                               ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                               ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                               ; Untyped                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                      ; Untyped                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                      ; Untyped                                            ;
; ENABLE_ECC                         ; FALSE                                                ; Untyped                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                ; Untyped                                            ;
; WIDTH_ECCSTATUS                    ; 3                                                    ; Untyped                                            ;
; DEVICE_FAMILY                      ; Cyclone II                                           ; Untyped                                            ;
; CBXI_PARAMETER                     ; altsyncram_c3i1                                      ; Untyped                                            ;
+------------------------------------+------------------------------------------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Real_ram|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------------+------------------------------------------------------+
; Parameter Name                     ; Value                                                ; Type                                                 ;
+------------------------------------+------------------------------------------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                                                    ; Untyped                                              ;
; OPERATION_MODE                     ; DUAL_PORT                                            ; Untyped                                              ;
; WIDTH_A                            ; 12                                                   ; Untyped                                              ;
; WIDTHAD_A                          ; 6                                                    ; Untyped                                              ;
; NUMWORDS_A                         ; 64                                                   ; Untyped                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                         ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                                                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                                                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                                                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                                                 ; Untyped                                              ;
; WIDTH_B                            ; 12                                                   ; Untyped                                              ;
; WIDTHAD_B                          ; 6                                                    ; Untyped                                              ;
; NUMWORDS_B                         ; 64                                                   ; Untyped                                              ;
; INDATA_REG_B                       ; CLOCK1                                               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1                                               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK0                                               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1                                               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                                                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                                                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                                                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                                                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                                                    ; Untyped                                              ;
; WIDTH_BYTEENA_B                    ; 1                                                    ; Untyped                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                                                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                 ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                 ; Untyped                                              ;
; INIT_FILE                          ; db/electraudio_modem.ram0_blockdram_df9a6376.hdl.mif ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                                                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                                                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                                                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone II                                           ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_c3i1                                      ; Untyped                                              ;
+------------------------------------+------------------------------------------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------------+----------------------------------------------------+
; Parameter Name                     ; Value                                                ; Type                                               ;
+------------------------------------+------------------------------------------------------+----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                    ; Untyped                                            ;
; AUTO_CARRY_CHAINS                  ; ON                                                   ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                  ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS                ; ON                                                   ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                  ; IGNORE_CASCADE                                     ;
; WIDTH_BYTEENA                      ; 1                                                    ; Untyped                                            ;
; OPERATION_MODE                     ; DUAL_PORT                                            ; Untyped                                            ;
; WIDTH_A                            ; 12                                                   ; Untyped                                            ;
; WIDTHAD_A                          ; 6                                                    ; Untyped                                            ;
; NUMWORDS_A                         ; 64                                                   ; Untyped                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED                                         ; Untyped                                            ;
; ADDRESS_ACLR_A                     ; NONE                                                 ; Untyped                                            ;
; OUTDATA_ACLR_A                     ; NONE                                                 ; Untyped                                            ;
; WRCONTROL_ACLR_A                   ; NONE                                                 ; Untyped                                            ;
; INDATA_ACLR_A                      ; NONE                                                 ; Untyped                                            ;
; BYTEENA_ACLR_A                     ; NONE                                                 ; Untyped                                            ;
; WIDTH_B                            ; 12                                                   ; Untyped                                            ;
; WIDTHAD_B                          ; 6                                                    ; Untyped                                            ;
; NUMWORDS_B                         ; 64                                                   ; Untyped                                            ;
; INDATA_REG_B                       ; CLOCK1                                               ; Untyped                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                               ; Untyped                                            ;
; RDCONTROL_REG_B                    ; CLOCK1                                               ; Untyped                                            ;
; ADDRESS_REG_B                      ; CLOCK0                                               ; Untyped                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED                                         ; Untyped                                            ;
; BYTEENA_REG_B                      ; CLOCK1                                               ; Untyped                                            ;
; INDATA_ACLR_B                      ; NONE                                                 ; Untyped                                            ;
; WRCONTROL_ACLR_B                   ; NONE                                                 ; Untyped                                            ;
; ADDRESS_ACLR_B                     ; NONE                                                 ; Untyped                                            ;
; OUTDATA_ACLR_B                     ; NONE                                                 ; Untyped                                            ;
; RDCONTROL_ACLR_B                   ; NONE                                                 ; Untyped                                            ;
; BYTEENA_ACLR_B                     ; NONE                                                 ; Untyped                                            ;
; WIDTH_BYTEENA_A                    ; 1                                                    ; Untyped                                            ;
; WIDTH_BYTEENA_B                    ; 1                                                    ; Untyped                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                                                 ; Untyped                                            ;
; BYTE_SIZE                          ; 8                                                    ; Untyped                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                            ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                 ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                 ; Untyped                                            ;
; INIT_FILE                          ; db/electraudio_modem.ram0_blockdram_df9a6376.hdl.mif ; Untyped                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A                                               ; Untyped                                            ;
; MAXIMUM_DEPTH                      ; 0                                                    ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                               ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                               ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                               ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                               ; Untyped                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                      ; Untyped                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                      ; Untyped                                            ;
; ENABLE_ECC                         ; FALSE                                                ; Untyped                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                ; Untyped                                            ;
; WIDTH_ECCSTATUS                    ; 3                                                    ; Untyped                                            ;
; DEVICE_FAMILY                      ; Cyclone II                                           ; Untyped                                            ;
; CBXI_PARAMETER                     ; altsyncram_c3i1                                      ; Untyped                                            ;
+------------------------------------+------------------------------------------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------------+------------------------------------------------------+
; Parameter Name                     ; Value                                                ; Type                                                 ;
+------------------------------------+------------------------------------------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                                                    ; Untyped                                              ;
; OPERATION_MODE                     ; DUAL_PORT                                            ; Untyped                                              ;
; WIDTH_A                            ; 12                                                   ; Untyped                                              ;
; WIDTHAD_A                          ; 6                                                    ; Untyped                                              ;
; NUMWORDS_A                         ; 64                                                   ; Untyped                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                         ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                                                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                                                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                                                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                                                 ; Untyped                                              ;
; WIDTH_B                            ; 12                                                   ; Untyped                                              ;
; WIDTHAD_B                          ; 6                                                    ; Untyped                                              ;
; NUMWORDS_B                         ; 64                                                   ; Untyped                                              ;
; INDATA_REG_B                       ; CLOCK1                                               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1                                               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK0                                               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1                                               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                                                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                                                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                                                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                                                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                                                    ; Untyped                                              ;
; WIDTH_BYTEENA_B                    ; 1                                                    ; Untyped                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                                                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                 ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                 ; Untyped                                              ;
; INIT_FILE                          ; db/electraudio_modem.ram0_blockdram_df9a6376.hdl.mif ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                                                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                                                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                                                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone II                                           ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_c3i1                                      ; Untyped                                              ;
+------------------------------------+------------------------------------------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------------+----------------------------------------------------+
; Parameter Name                     ; Value                                                ; Type                                               ;
+------------------------------------+------------------------------------------------------+----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                    ; Untyped                                            ;
; AUTO_CARRY_CHAINS                  ; ON                                                   ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                  ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS                ; ON                                                   ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                  ; IGNORE_CASCADE                                     ;
; WIDTH_BYTEENA                      ; 1                                                    ; Untyped                                            ;
; OPERATION_MODE                     ; DUAL_PORT                                            ; Untyped                                            ;
; WIDTH_A                            ; 12                                                   ; Untyped                                            ;
; WIDTHAD_A                          ; 6                                                    ; Untyped                                            ;
; NUMWORDS_A                         ; 64                                                   ; Untyped                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED                                         ; Untyped                                            ;
; ADDRESS_ACLR_A                     ; NONE                                                 ; Untyped                                            ;
; OUTDATA_ACLR_A                     ; NONE                                                 ; Untyped                                            ;
; WRCONTROL_ACLR_A                   ; NONE                                                 ; Untyped                                            ;
; INDATA_ACLR_A                      ; NONE                                                 ; Untyped                                            ;
; BYTEENA_ACLR_A                     ; NONE                                                 ; Untyped                                            ;
; WIDTH_B                            ; 12                                                   ; Untyped                                            ;
; WIDTHAD_B                          ; 6                                                    ; Untyped                                            ;
; NUMWORDS_B                         ; 64                                                   ; Untyped                                            ;
; INDATA_REG_B                       ; CLOCK1                                               ; Untyped                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                               ; Untyped                                            ;
; RDCONTROL_REG_B                    ; CLOCK1                                               ; Untyped                                            ;
; ADDRESS_REG_B                      ; CLOCK0                                               ; Untyped                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED                                         ; Untyped                                            ;
; BYTEENA_REG_B                      ; CLOCK1                                               ; Untyped                                            ;
; INDATA_ACLR_B                      ; NONE                                                 ; Untyped                                            ;
; WRCONTROL_ACLR_B                   ; NONE                                                 ; Untyped                                            ;
; ADDRESS_ACLR_B                     ; NONE                                                 ; Untyped                                            ;
; OUTDATA_ACLR_B                     ; NONE                                                 ; Untyped                                            ;
; RDCONTROL_ACLR_B                   ; NONE                                                 ; Untyped                                            ;
; BYTEENA_ACLR_B                     ; NONE                                                 ; Untyped                                            ;
; WIDTH_BYTEENA_A                    ; 1                                                    ; Untyped                                            ;
; WIDTH_BYTEENA_B                    ; 1                                                    ; Untyped                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                                                 ; Untyped                                            ;
; BYTE_SIZE                          ; 8                                                    ; Untyped                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                            ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                 ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                 ; Untyped                                            ;
; INIT_FILE                          ; db/electraudio_modem.ram0_blockdram_df9a6376.hdl.mif ; Untyped                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A                                               ; Untyped                                            ;
; MAXIMUM_DEPTH                      ; 0                                                    ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                               ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                               ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                               ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                               ; Untyped                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                      ; Untyped                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                      ; Untyped                                            ;
; ENABLE_ECC                         ; FALSE                                                ; Untyped                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                ; Untyped                                            ;
; WIDTH_ECCSTATUS                    ; 3                                                    ; Untyped                                            ;
; DEVICE_FAMILY                      ; Cyclone II                                           ; Untyped                                            ;
; CBXI_PARAMETER                     ; altsyncram_c3i1                                      ; Untyped                                            ;
+------------------------------------+------------------------------------------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Real_ram|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------------+------------------------------------------------------+
; Parameter Name                     ; Value                                                ; Type                                                 ;
+------------------------------------+------------------------------------------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                                                    ; Untyped                                              ;
; OPERATION_MODE                     ; DUAL_PORT                                            ; Untyped                                              ;
; WIDTH_A                            ; 12                                                   ; Untyped                                              ;
; WIDTHAD_A                          ; 7                                                    ; Untyped                                              ;
; NUMWORDS_A                         ; 128                                                  ; Untyped                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                         ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                                                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                                                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                                                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                                                 ; Untyped                                              ;
; WIDTH_B                            ; 12                                                   ; Untyped                                              ;
; WIDTHAD_B                          ; 7                                                    ; Untyped                                              ;
; NUMWORDS_B                         ; 128                                                  ; Untyped                                              ;
; INDATA_REG_B                       ; CLOCK1                                               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1                                               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK0                                               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1                                               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                                                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                                                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                                                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                                                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                                                    ; Untyped                                              ;
; WIDTH_BYTEENA_B                    ; 1                                                    ; Untyped                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                                                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                 ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                 ; Untyped                                              ;
; INIT_FILE                          ; db/electraudio_modem.ram0_blockdram_5472a6f8.hdl.mif ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                                                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                                                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                                                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone II                                           ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_t4i1                                      ; Untyped                                              ;
+------------------------------------+------------------------------------------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------------+----------------------------------------------------+
; Parameter Name                     ; Value                                                ; Type                                               ;
+------------------------------------+------------------------------------------------------+----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                    ; Untyped                                            ;
; AUTO_CARRY_CHAINS                  ; ON                                                   ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                  ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS                ; ON                                                   ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                  ; IGNORE_CASCADE                                     ;
; WIDTH_BYTEENA                      ; 1                                                    ; Untyped                                            ;
; OPERATION_MODE                     ; DUAL_PORT                                            ; Untyped                                            ;
; WIDTH_A                            ; 12                                                   ; Untyped                                            ;
; WIDTHAD_A                          ; 6                                                    ; Untyped                                            ;
; NUMWORDS_A                         ; 64                                                   ; Untyped                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED                                         ; Untyped                                            ;
; ADDRESS_ACLR_A                     ; NONE                                                 ; Untyped                                            ;
; OUTDATA_ACLR_A                     ; NONE                                                 ; Untyped                                            ;
; WRCONTROL_ACLR_A                   ; NONE                                                 ; Untyped                                            ;
; INDATA_ACLR_A                      ; NONE                                                 ; Untyped                                            ;
; BYTEENA_ACLR_A                     ; NONE                                                 ; Untyped                                            ;
; WIDTH_B                            ; 12                                                   ; Untyped                                            ;
; WIDTHAD_B                          ; 6                                                    ; Untyped                                            ;
; NUMWORDS_B                         ; 64                                                   ; Untyped                                            ;
; INDATA_REG_B                       ; CLOCK1                                               ; Untyped                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                               ; Untyped                                            ;
; RDCONTROL_REG_B                    ; CLOCK1                                               ; Untyped                                            ;
; ADDRESS_REG_B                      ; CLOCK0                                               ; Untyped                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED                                         ; Untyped                                            ;
; BYTEENA_REG_B                      ; CLOCK1                                               ; Untyped                                            ;
; INDATA_ACLR_B                      ; NONE                                                 ; Untyped                                            ;
; WRCONTROL_ACLR_B                   ; NONE                                                 ; Untyped                                            ;
; ADDRESS_ACLR_B                     ; NONE                                                 ; Untyped                                            ;
; OUTDATA_ACLR_B                     ; NONE                                                 ; Untyped                                            ;
; RDCONTROL_ACLR_B                   ; NONE                                                 ; Untyped                                            ;
; BYTEENA_ACLR_B                     ; NONE                                                 ; Untyped                                            ;
; WIDTH_BYTEENA_A                    ; 1                                                    ; Untyped                                            ;
; WIDTH_BYTEENA_B                    ; 1                                                    ; Untyped                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                                                 ; Untyped                                            ;
; BYTE_SIZE                          ; 8                                                    ; Untyped                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                            ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                 ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                 ; Untyped                                            ;
; INIT_FILE                          ; db/electraudio_modem.ram0_blockdram_df9a6376.hdl.mif ; Untyped                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A                                               ; Untyped                                            ;
; MAXIMUM_DEPTH                      ; 0                                                    ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                               ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                               ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                               ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                               ; Untyped                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                      ; Untyped                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                      ; Untyped                                            ;
; ENABLE_ECC                         ; FALSE                                                ; Untyped                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                ; Untyped                                            ;
; WIDTH_ECCSTATUS                    ; 3                                                    ; Untyped                                            ;
; DEVICE_FAMILY                      ; Cyclone II                                           ; Untyped                                            ;
; CBXI_PARAMETER                     ; altsyncram_c3i1                                      ; Untyped                                            ;
+------------------------------------+------------------------------------------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------------+------------------------------------------------------+
; Parameter Name                     ; Value                                                ; Type                                                 ;
+------------------------------------+------------------------------------------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                                                    ; Untyped                                              ;
; OPERATION_MODE                     ; DUAL_PORT                                            ; Untyped                                              ;
; WIDTH_A                            ; 12                                                   ; Untyped                                              ;
; WIDTHAD_A                          ; 7                                                    ; Untyped                                              ;
; NUMWORDS_A                         ; 128                                                  ; Untyped                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                         ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                                                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                                                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                                                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                                                 ; Untyped                                              ;
; WIDTH_B                            ; 12                                                   ; Untyped                                              ;
; WIDTHAD_B                          ; 7                                                    ; Untyped                                              ;
; NUMWORDS_B                         ; 128                                                  ; Untyped                                              ;
; INDATA_REG_B                       ; CLOCK1                                               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1                                               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK0                                               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1                                               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                                                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                                                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                                                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                                                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                                                    ; Untyped                                              ;
; WIDTH_BYTEENA_B                    ; 1                                                    ; Untyped                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                                                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                 ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                 ; Untyped                                              ;
; INIT_FILE                          ; db/electraudio_modem.ram0_blockdram_5472a6f8.hdl.mif ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                                                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                                                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                                                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone II                                           ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_t4i1                                      ; Untyped                                              ;
+------------------------------------+------------------------------------------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                             ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                            ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 12                                                                                               ;
; Entity Instance                           ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Real_ram|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                        ;
;     -- WIDTH_A                            ; 14                                                                                               ;
;     -- NUMWORDS_A                         ; 64                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                     ;
;     -- WIDTH_B                            ; 14                                                                                               ;
;     -- NUMWORDS_B                         ; 64                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                        ;
; Entity Instance                           ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                        ;
;     -- WIDTH_A                            ; 14                                                                                               ;
;     -- NUMWORDS_A                         ; 64                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                     ;
;     -- WIDTH_B                            ; 14                                                                                               ;
;     -- NUMWORDS_B                         ; 64                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                        ;
; Entity Instance                           ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Real_ram|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                        ;
;     -- WIDTH_A                            ; 14                                                                                               ;
;     -- NUMWORDS_A                         ; 64                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                     ;
;     -- WIDTH_B                            ; 14                                                                                               ;
;     -- NUMWORDS_B                         ; 64                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                        ;
; Entity Instance                           ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                        ;
;     -- WIDTH_A                            ; 14                                                                                               ;
;     -- NUMWORDS_A                         ; 64                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                     ;
;     -- WIDTH_B                            ; 14                                                                                               ;
;     -- NUMWORDS_B                         ; 64                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                        ;
; Entity Instance                           ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|altsyncram:mem_rtl_0    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                        ;
;     -- WIDTH_A                            ; 12                                                                                               ;
;     -- NUMWORDS_A                         ; 64                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                     ;
;     -- WIDTH_B                            ; 12                                                                                               ;
;     -- NUMWORDS_B                         ; 64                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                        ;
; Entity Instance                           ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Real_ram|altsyncram:mem_rtl_0  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                        ;
;     -- WIDTH_A                            ; 12                                                                                               ;
;     -- NUMWORDS_A                         ; 64                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                     ;
;     -- WIDTH_B                            ; 12                                                                                               ;
;     -- NUMWORDS_B                         ; 64                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                        ;
; Entity Instance                           ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                        ;
;     -- WIDTH_A                            ; 12                                                                                               ;
;     -- NUMWORDS_A                         ; 64                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                     ;
;     -- WIDTH_B                            ; 12                                                                                               ;
;     -- NUMWORDS_B                         ; 64                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                        ;
; Entity Instance                           ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                        ;
;     -- WIDTH_A                            ; 12                                                                                               ;
;     -- NUMWORDS_A                         ; 64                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                     ;
;     -- WIDTH_B                            ; 12                                                                                               ;
;     -- NUMWORDS_B                         ; 64                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                        ;
; Entity Instance                           ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|altsyncram:mem_rtl_0    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                        ;
;     -- WIDTH_A                            ; 12                                                                                               ;
;     -- NUMWORDS_A                         ; 64                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                     ;
;     -- WIDTH_B                            ; 12                                                                                               ;
;     -- NUMWORDS_B                         ; 64                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                        ;
; Entity Instance                           ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Real_ram|altsyncram:mem_rtl_0  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                        ;
;     -- WIDTH_A                            ; 12                                                                                               ;
;     -- NUMWORDS_A                         ; 128                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                     ;
;     -- WIDTH_B                            ; 12                                                                                               ;
;     -- NUMWORDS_B                         ; 128                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                        ;
; Entity Instance                           ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                        ;
;     -- WIDTH_A                            ; 12                                                                                               ;
;     -- NUMWORDS_A                         ; 64                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                     ;
;     -- WIDTH_B                            ; 12                                                                                               ;
;     -- NUMWORDS_B                         ; 64                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                        ;
; Entity Instance                           ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                        ;
;     -- WIDTH_A                            ; 12                                                                                               ;
;     -- NUMWORDS_A                         ; 128                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                     ;
;     -- WIDTH_B                            ; 12                                                                                               ;
;     -- NUMWORDS_B                         ; 128                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                        ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|rofactor:arofactor" ;
+--------+-------+----------+--------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                      ;
+--------+-------+----------+--------------------------------------------------------------+
; invert ; Input ; Info     ; Stuck at GND                                                 ;
+--------+-------+----------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|cfft4:acfft4" ;
+--------+-------+----------+--------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                ;
+--------+-------+----------+--------------------------------------------------------+
; invert ; Input ; Info     ; Stuck at GND                                           ;
+--------+-------+----------+--------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|conj:conj_1" ;
+------+-------+----------+---------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                 ;
+------+-------+----------+---------------------------------------------------------+
; conj ; Input ; Info     ; Stuck at GND                                            ;
+------+-------+----------+---------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rxmodem:rxmodem_1|ofdm:ofdm_1"                                                            ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; bank0_busy ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; bank1_busy ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|rofactor:arofactor" ;
+--------+-------+----------+--------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                      ;
+--------+-------+----------+--------------------------------------------------------------+
; invert ; Input ; Info     ; Stuck at VCC                                                 ;
+--------+-------+----------+--------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:8:Pipe" ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                     ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; zo   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                         ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1" ;
+------------+--------+----------+---------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                               ;
+------------+--------+----------+---------------------------------------------------------------------------------------+
; xi[4..0]   ; Input  ; Info     ; Stuck at GND                                                                          ;
; yi[4..0]   ; Input  ; Info     ; Stuck at GND                                                                          ;
; zi[19..18] ; Input  ; Info     ; Stuck at GND                                                                          ;
; zi[13..0]  ; Input  ; Info     ; Stuck at GND                                                                          ;
; xo[4..0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.   ;
; yo[4..0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.   ;
+------------+--------+----------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1" ;
+------+-------+----------+--------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                        ;
+------+-------+----------+--------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                   ;
+------+-------+----------+--------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|cfft4:acfft4" ;
+--------+-------+----------+--------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                ;
+--------+-------+----------+--------------------------------------------------------+
; invert ; Input ; Info     ; Stuck at VCC                                           ;
+--------+-------+----------+--------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "txmodem:txmodem_1|ofdm:ofdm_1"                                                            ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; bank0_busy ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; bank1_busy ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed Feb 26 01:44:37 2014
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off electraudio_modem -c electraudio_modem
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 2 design units, including 1 entities, in source file /users/mempf/repositories/ofdm/vhdl/mulfactor.vhd
    Info (12022): Found design unit 1: mulfactor-mulfactor
    Info (12023): Found entity 1: mulfactor
Info (12021): Found 2 design units, including 1 entities, in source file /users/mempf/repositories/ofdm/vhdl/output.vhd
    Info (12022): Found design unit 1: output-output
    Info (12023): Found entity 1: output
Info (12021): Found 2 design units, including 1 entities, in source file /users/mempf/repositories/ofdm/vhdl/sc_corproc.vhd
    Info (12022): Found design unit 1: sc_corproc-dataflow
    Info (12023): Found entity 1: sc_corproc
Info (12021): Found 2 design units, including 1 entities, in source file /users/mempf/repositories/ofdm/vhdl/p2r_cordicpipe.vhd
    Info (12022): Found design unit 1: p2r_CordicPipe-dataflow
    Info (12023): Found entity 1: p2r_CordicPipe
Info (12021): Found 2 design units, including 1 entities, in source file /users/mempf/repositories/ofdm/vhdl/p2r_cordic.vhd
    Info (12022): Found design unit 1: p2r_cordic-dataflow
    Info (12023): Found entity 1: p2r_cordic
Info (12021): Found 2 design units, including 1 entities, in source file /users/mempf/repositories/ofdm/vhdl/txrx.vhd
    Info (12022): Found design unit 1: txrx-interface
    Info (12023): Found entity 1: txrx
Info (12021): Found 2 design units, including 1 entities, in source file /users/mempf/repositories/ofdm/vhdl/txmodem.vhd
    Info (12022): Found design unit 1: txmodem-txmodem
    Info (12023): Found entity 1: txmodem
Info (12021): Found 2 design units, including 1 entities, in source file /users/mempf/repositories/ofdm/vhdl/tx_control.vhd
    Info (12022): Found design unit 1: tx_control-tx_control
    Info (12023): Found entity 1: tx_control
Info (12021): Found 2 design units, including 1 entities, in source file /users/mempf/repositories/ofdm/vhdl/rxmodem.vhd
    Info (12022): Found design unit 1: rxmodem-rxmodem
    Info (12023): Found entity 1: rxmodem
Info (12021): Found 2 design units, including 1 entities, in source file /users/mempf/repositories/ofdm/vhdl/rofactor.vhd
    Info (12022): Found design unit 1: rofactor-rofactor
    Info (12023): Found entity 1: rofactor
Info (12021): Found 2 design units, including 1 entities, in source file /users/mempf/repositories/ofdm/vhdl/ram_control.vhd
    Info (12022): Found design unit 1: ram_control-ram_control
    Info (12023): Found entity 1: ram_control
Info (12021): Found 2 design units, including 1 entities, in source file /users/mempf/repositories/ofdm/vhdl/ram.vhd
    Info (12022): Found design unit 1: ram-ram
    Info (12023): Found entity 1: ram
Info (12021): Found 2 design units, including 1 entities, in source file /users/mempf/repositories/ofdm/vhdl/ofdm.vhd
    Info (12022): Found design unit 1: ofdm-ofdm
    Info (12023): Found entity 1: ofdm
Info (12021): Found 2 design units, including 1 entities, in source file /users/mempf/repositories/ofdm/vhdl/mux_control.vhd
    Info (12022): Found design unit 1: mux_control-mux_control
    Info (12023): Found entity 1: mux_control
Warning (12090): Entity "mux" obtained from "../vhdl/mux.vhd" instead of from Quartus II megafunction library
Info (12021): Found 2 design units, including 1 entities, in source file /users/mempf/repositories/ofdm/vhdl/mux.vhd
    Info (12022): Found design unit 1: mux-mux
    Info (12023): Found entity 1: mux
Info (12021): Found 2 design units, including 1 entities, in source file /users/mempf/repositories/ofdm/vhdl/modem_tb.vhd
    Info (12022): Found design unit 1: modem_tb-behavior
    Info (12023): Found entity 1: modem_tb
Info (12021): Found 2 design units, including 1 entities, in source file /users/mempf/repositories/ofdm/vhdl/modem.vhd
    Info (12022): Found design unit 1: electraudio_modem-modem
    Info (12023): Found entity 1: electraudio_modem
Info (12021): Found 2 design units, including 1 entities, in source file /users/mempf/repositories/ofdm/vhdl/io_control.vhd
    Info (12022): Found design unit 1: io_control-io_control
    Info (12023): Found entity 1: io_control
Info (12021): Found 2 design units, including 1 entities, in source file /users/mempf/repositories/ofdm/vhdl/inv_control.vhd
    Info (12022): Found design unit 1: inv_control-inv_control
    Info (12023): Found entity 1: inv_control
Info (12021): Found 2 design units, including 1 entities, in source file /users/mempf/repositories/ofdm/vhdl/input.vhd
    Info (12022): Found design unit 1: input-input
    Info (12023): Found entity 1: input
Info (12021): Found 2 design units, including 1 entities, in source file /users/mempf/repositories/ofdm/vhdl/div4limit.vhd
    Info (12022): Found design unit 1: div4limit-div4limit
    Info (12023): Found entity 1: div4limit
Info (12021): Found 2 design units, including 1 entities, in source file /users/mempf/repositories/ofdm/vhdl/counter.vhd
    Info (12022): Found design unit 1: counter-counter
    Info (12023): Found entity 1: counter
Info (12021): Found 2 design units, including 1 entities, in source file /users/mempf/repositories/ofdm/vhdl/conj.vhd
    Info (12022): Found design unit 1: conj-conj
    Info (12023): Found entity 1: conj
Info (12021): Found 2 design units, including 1 entities, in source file /users/mempf/repositories/ofdm/vhdl/cfft4.vhd
    Info (12022): Found design unit 1: cfft4-cfft4
    Info (12023): Found entity 1: cfft4
Info (12021): Found 2 design units, including 1 entities, in source file /users/mempf/repositories/ofdm/vhdl/cfft_control.vhd
    Info (12022): Found design unit 1: cfft_control-cfft_control
    Info (12023): Found entity 1: cfft_control
Info (12021): Found 2 design units, including 1 entities, in source file /users/mempf/repositories/ofdm/vhdl/cfft.vhd
    Info (12022): Found design unit 1: cfft-cfft
    Info (12023): Found entity 1: cfft
Info (12021): Found 2 design units, including 1 entities, in source file /users/mempf/repositories/ofdm/vhdl/blockdram.vhd
    Info (12022): Found design unit 1: blockdram-blockdram
    Info (12023): Found entity 1: blockdram
Info (12021): Found 2 design units, including 1 entities, in source file /users/mempf/repositories/ofdm/vhdl/starts.vhd
    Info (12022): Found design unit 1: starts-starts
    Info (12023): Found entity 1: starts
Info (12127): Elaborating entity "electraudio_modem" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at modem.vhd(17): used implicit default value for signal "pIin" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Info (12128): Elaborating entity "txmodem" for hierarchy "txmodem:txmodem_1"
Info (12128): Elaborating entity "input" for hierarchy "txmodem:txmodem_1|input:input_1"
Info (12128): Elaborating entity "ofdm" for hierarchy "txmodem:txmodem_1|ofdm:ofdm_1"
Info (12128): Elaborating entity "cfft_control" for hierarchy "txmodem:txmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1"
Info (12128): Elaborating entity "counter" for hierarchy "txmodem:txmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|counter:counter_1"
Info (12128): Elaborating entity "ram_control" for hierarchy "txmodem:txmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1"
Info (12128): Elaborating entity "mux_control" for hierarchy "txmodem:txmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|mux_control:mux_control_1"
Info (12128): Elaborating entity "starts" for hierarchy "txmodem:txmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|starts:starts_1"
Info (12128): Elaborating entity "inv_control" for hierarchy "txmodem:txmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|inv_control:\TX_inv:inv_control_1"
Info (12128): Elaborating entity "io_control" for hierarchy "txmodem:txmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|io_control:io_control_1"
Info (12128): Elaborating entity "cfft" for hierarchy "txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1"
Info (12128): Elaborating entity "ram" for hierarchy "txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn"
Info (12128): Elaborating entity "blockdram" for hierarchy "txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Real_ram"
Info (12128): Elaborating entity "ram" for hierarchy "txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut"
Info (12128): Elaborating entity "blockdram" for hierarchy "txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Real_ram"
Info (12128): Elaborating entity "mux" for hierarchy "txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1"
Info (12128): Elaborating entity "conj" for hierarchy "txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|conj:conj_1"
Info (12128): Elaborating entity "cfft4" for hierarchy "txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|cfft4:acfft4"
Info (12128): Elaborating entity "mulfactor" for hierarchy "txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor"
Info (12128): Elaborating entity "sc_corproc" for hierarchy "txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1"
Info (12128): Elaborating entity "p2r_cordic" for hierarchy "txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1"
Info (12128): Elaborating entity "p2r_CordicPipe" for hierarchy "txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:1:Pipe"
Warning (10445): VHDL Subtype or Type Declaration warning at p2r_CordicPipe.vhd(113): subtype or type has null range
Info (12128): Elaborating entity "p2r_CordicPipe" for hierarchy "txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:2:Pipe"
Info (12128): Elaborating entity "p2r_CordicPipe" for hierarchy "txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:3:Pipe"
Info (12128): Elaborating entity "p2r_CordicPipe" for hierarchy "txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:4:Pipe"
Info (12128): Elaborating entity "p2r_CordicPipe" for hierarchy "txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:5:Pipe"
Info (12128): Elaborating entity "p2r_CordicPipe" for hierarchy "txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:6:Pipe"
Info (12128): Elaborating entity "p2r_CordicPipe" for hierarchy "txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:7:Pipe"
Info (12128): Elaborating entity "p2r_CordicPipe" for hierarchy "txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:8:Pipe"
Info (12128): Elaborating entity "rofactor" for hierarchy "txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|rofactor:arofactor"
Info (12128): Elaborating entity "div4limit" for hierarchy "txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|div4limit:Rlimit"
Info (12128): Elaborating entity "txrx" for hierarchy "txrx:txrx_1"
Info (12128): Elaborating entity "rxmodem" for hierarchy "rxmodem:rxmodem_1"
Info (12128): Elaborating entity "ofdm" for hierarchy "rxmodem:rxmodem_1|ofdm:ofdm_1"
Info (12128): Elaborating entity "cfft_control" for hierarchy "rxmodem:rxmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1"
Warning (10873): Using initial value X (don't care) for net "inv" at cfft_control.vhd(18)
Info (12128): Elaborating entity "ram_control" for hierarchy "rxmodem:rxmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1"
Info (12128): Elaborating entity "cfft" for hierarchy "rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1"
Info (12128): Elaborating entity "ram" for hierarchy "rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn"
Info (12128): Elaborating entity "blockdram" for hierarchy "rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Real_ram"
Info (12128): Elaborating entity "output" for hierarchy "rxmodem:rxmodem_1|output:output_1"
Warning (276020): Inferred RAM node "txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Real_ram|mem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|mem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Real_ram|mem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Imag_ram|mem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Real_ram|mem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Imag_ram|mem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Real_ram|mem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|mem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (19000): Inferred 12 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Real_ram|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 14
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 14
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/electraudio_modem.ram0_blockdram_c2b5243e.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 14
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 14
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/electraudio_modem.ram0_blockdram_c2b5243e.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Real_ram|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 14
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 14
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/electraudio_modem.ram0_blockdram_c2b5243e.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Imag_ram|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 14
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 14
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/electraudio_modem.ram0_blockdram_c2b5243e.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 12
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 12
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/electraudio_modem.ram0_blockdram_df9a6376.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Real_ram|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 12
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 12
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/electraudio_modem.ram0_blockdram_df9a6376.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 12
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 12
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/electraudio_modem.ram0_blockdram_df9a6376.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Imag_ram|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 12
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 12
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/electraudio_modem.ram0_blockdram_df9a6376.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 12
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 12
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/electraudio_modem.ram0_blockdram_df9a6376.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Real_ram|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 12
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 12
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/electraudio_modem.ram0_blockdram_5472a6f8.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 12
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 12
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/electraudio_modem.ram0_blockdram_df9a6376.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 12
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 12
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/electraudio_modem.ram0_blockdram_5472a6f8.hdl.mif
Info (12130): Elaborated megafunction instantiation "txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Real_ram|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Real_ram|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "14"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "64"
    Info (12134): Parameter "WIDTH_B" = "14"
    Info (12134): Parameter "WIDTHAD_B" = "6"
    Info (12134): Parameter "NUMWORDS_B" = "64"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/electraudio_modem.ram0_blockdram_c2b5243e.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_03i1.tdf
    Info (12023): Found entity 1: altsyncram_03i1
Info (12130): Elaborated megafunction instantiation "rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Real_ram|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Real_ram|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "14"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "64"
    Info (12134): Parameter "WIDTH_B" = "14"
    Info (12134): Parameter "WIDTHAD_B" = "6"
    Info (12134): Parameter "NUMWORDS_B" = "64"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/electraudio_modem.ram0_blockdram_c2b5243e.hdl.mif"
Info (12130): Elaborated megafunction instantiation "txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "12"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "64"
    Info (12134): Parameter "WIDTH_B" = "12"
    Info (12134): Parameter "WIDTHAD_B" = "6"
    Info (12134): Parameter "NUMWORDS_B" = "64"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/electraudio_modem.ram0_blockdram_df9a6376.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_c3i1.tdf
    Info (12023): Found entity 1: altsyncram_c3i1
Info (12130): Elaborated megafunction instantiation "txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Real_ram|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Real_ram|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "12"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "64"
    Info (12134): Parameter "WIDTH_B" = "12"
    Info (12134): Parameter "WIDTHAD_B" = "6"
    Info (12134): Parameter "NUMWORDS_B" = "64"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/electraudio_modem.ram0_blockdram_df9a6376.hdl.mif"
Info (12130): Elaborated megafunction instantiation "rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Real_ram|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Real_ram|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "12"
    Info (12134): Parameter "WIDTHAD_A" = "7"
    Info (12134): Parameter "NUMWORDS_A" = "128"
    Info (12134): Parameter "WIDTH_B" = "12"
    Info (12134): Parameter "WIDTHAD_B" = "7"
    Info (12134): Parameter "NUMWORDS_B" = "128"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/electraudio_modem.ram0_blockdram_5472a6f8.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_t4i1.tdf
    Info (12023): Found entity 1: altsyncram_t4i1
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a0"
        Warning (14320): Synthesized away node "rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a4"
        Warning (14320): Synthesized away node "rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a5"
        Warning (14320): Synthesized away node "rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a6"
        Warning (14320): Synthesized away node "rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a7"
        Warning (14320): Synthesized away node "rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a8"
        Warning (14320): Synthesized away node "rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a9"
        Warning (14320): Synthesized away node "rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a10"
        Warning (14320): Synthesized away node "rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a11"
        Warning (14320): Synthesized away node "rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a12"
        Warning (14320): Synthesized away node "rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Real_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a0"
        Warning (14320): Synthesized away node "rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Real_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Real_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Real_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Real_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a4"
        Warning (14320): Synthesized away node "rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Real_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a5"
        Warning (14320): Synthesized away node "rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Real_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a6"
        Warning (14320): Synthesized away node "rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Real_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a7"
        Warning (14320): Synthesized away node "rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Real_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a8"
        Warning (14320): Synthesized away node "rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Real_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a9"
        Warning (14320): Synthesized away node "rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Real_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a10"
        Warning (14320): Synthesized away node "rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Real_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a11"
        Warning (14320): Synthesized away node "rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Real_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a12"
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "pIin[0]" is stuck at GND
    Warning (13410): Pin "pIin[1]" is stuck at GND
    Warning (13410): Pin "pIin[2]" is stuck at GND
    Warning (13410): Pin "pIin[3]" is stuck at GND
    Warning (13410): Pin "pIin[4]" is stuck at GND
    Warning (13410): Pin "pIin[5]" is stuck at GND
    Warning (13410): Pin "pIin[6]" is stuck at GND
    Warning (13410): Pin "pIin[7]" is stuck at GND
    Warning (13410): Pin "pIin[8]" is stuck at GND
    Warning (13410): Pin "pIin[9]" is stuck at GND
    Warning (13410): Pin "pIin[10]" is stuck at GND
    Warning (13410): Pin "pIin[11]" is stuck at GND
    Warning (13410): Pin "pIin[12]" is stuck at GND
    Warning (13410): Pin "pIin[13]" is stuck at GND
Info (17049): 52 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 2992 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 60 output pins
    Info (21061): Implemented 2803 logic cells
    Info (21064): Implemented 126 RAM segments
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 59 warnings
    Info: Peak virtual memory: 409 megabytes
    Info: Processing ended: Wed Feb 26 01:44:43 2014
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:06


