

================================================================
== Vivado HLS Report for 'mm'
================================================================
* Date:           Thu Apr  8 15:56:32 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        mm
* Solution:       solution
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.33 ns | 2.433 ns |   0.90 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        ?|        ?|         ?|         ?|    ?|    ?| dataflow |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +----------------+-------------+---------+---------+----------+----------+-----+-----+---------+
        |                |             |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |    Instance    |    Module   |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------+-------------+---------+---------+----------+----------+-----+-----+---------+
        |comp_U0         |comp         |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
        |readA_U0        |readA        |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
        |readB_U0        |readB        |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
        |changeARate_U0  |changeARate  |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
        |writeAB_U0      |writeAB      |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
        |mm_entry616_U0  |mm_entry616  |        0|        0|   0 ns   |   0 ns   |    0|    0|   none  |
        +----------------+-------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|       25|    -|
|FIFO                 |       87|      -|     1611|     2006|    -|
|Instance             |      346|    326|    26639|    28300|    0|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|       54|    -|
|Register             |        -|      -|       12|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |      433|    326|    28262|    30385|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |       30|     14|        3|        7|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |       10|      4|        1|        2|    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------+------------------+---------+-------+------+------+-----+
    |      Instance      |      Module      | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +--------------------+------------------+---------+-------+------+------+-----+
    |changeARate_U0      |changeARate       |        0|      7|  2244|  6102|    0|
    |comp_U0             |comp              |      256|    260|  9482|  9488|    0|
    |mm_control_s_axi_U  |mm_control_s_axi  |        0|      0|   284|   488|    0|
    |mm_entry616_U0      |mm_entry616       |        0|      0|     3|    65|    0|
    |mm_gmem0_m_axi_U    |mm_gmem0_m_axi    |       30|      0|  1415|  1585|    0|
    |mm_gmem1_m_axi_U    |mm_gmem1_m_axi    |       30|      0|  1415|  1585|    0|
    |mm_gmem2_m_axi_U    |mm_gmem2_m_axi    |       30|      0|  1415|  1585|    0|
    |readA_U0            |readA             |        0|     19|  3613|  2658|    0|
    |readB_U0            |readB             |        0|     19|  3581|  2641|    0|
    |writeAB_U0          |writeAB           |        0|     21|  3187|  2103|    0|
    +--------------------+------------------+---------+-------+------+------+-----+
    |Total               |                  |      346|    326| 26639| 28300|    0|
    +--------------------+------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +-------------------+---------+-----+----+-----+------+-----+---------+
    |        Name       | BRAM_18K|  FF | LUT| URAM| Depth| Bits| Size:D*B|
    +-------------------+---------+-----+----+-----+------+-----+---------+
    |ABStream_V_V_U     |       29|  522|   0|    -|     2|  512|     1024|
    |AB_p_V_c_U         |        0|    5|   0|    -|     5|   64|      320|
    |AStreamWide_V_V_U  |       29|  522|   0|    -|     2|  512|     1024|
    |AStream_V_U        |        0|    5|   0|    -|     2|   16|       32|
    |A_p_V_c_U          |        0|    5|   0|    -|     2|   64|      128|
    |BStream_V_V_U      |       29|  522|   0|    -|     2|  512|     1024|
    |B_p_V_c_U          |        0|    5|   0|    -|     2|   64|      128|
    |N_c10_U            |        0|    5|   0|    -|     2|   32|       64|
    |N_c11_U            |        0|    5|   0|    -|     2|   32|       64|
    |N_c8_U             |        0|    5|   0|    -|     2|   32|       64|
    |N_c9_U             |        0|    5|   0|    -|     2|   32|       64|
    |N_c_U              |        0|    5|   0|    -|     2|   32|       64|
    +-------------------+---------+-----+----+-----+------+-----+---------+
    |Total              |       87| 1611|   0|    0|    27| 1904|     4000|
    +-------------------+---------+-----+----+-----+------+-----+---------+

    * Expression: 
    +---------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |mm_entry616_U0_ap_ready_count    |     +    |      0|  0|   3|           2|           1|
    |readA_U0_ap_ready_count          |     +    |      0|  0|   3|           2|           1|
    |readB_U0_ap_ready_count          |     +    |      0|  0|   3|           2|           1|
    |ap_idle                          |    and   |      0|  0|   2|           1|           1|
    |ap_sync_ready                    |    and   |      0|  0|   2|           1|           1|
    |mm_entry616_U0_ap_start          |    and   |      0|  0|   2|           1|           1|
    |readA_U0_ap_start                |    and   |      0|  0|   2|           1|           1|
    |readB_U0_ap_start                |    and   |      0|  0|   2|           1|           1|
    |ap_sync_mm_entry616_U0_ap_ready  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_readA_U0_ap_ready        |    or    |      0|  0|   2|           1|           1|
    |ap_sync_readB_U0_ap_ready        |    or    |      0|  0|   2|           1|           1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |Total                            |          |      0|  0|  25|          14|          11|
    +---------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+----+-----------+-----+-----------+
    |                 Name                | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_mm_entry616_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_readA_U0_ap_ready        |   9|          2|    1|          2|
    |ap_sync_reg_readB_U0_ap_ready        |   9|          2|    1|          2|
    |mm_entry616_U0_ap_ready_count        |   9|          2|    2|          4|
    |readA_U0_ap_ready_count              |   9|          2|    2|          4|
    |readB_U0_ap_ready_count              |   9|          2|    2|          4|
    +-------------------------------------+----+-----------+-----+-----------+
    |Total                                |  54|         12|    9|         18|
    +-------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+---+----+-----+-----------+
    |                 Name                | FF| LUT| Bits| Const Bits|
    +-------------------------------------+---+----+-----+-----------+
    |ap_rst_n_inv                         |  1|   0|    1|          0|
    |ap_rst_reg_1                         |  1|   0|    1|          0|
    |ap_rst_reg_2                         |  1|   0|    1|          0|
    |ap_sync_reg_mm_entry616_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_readA_U0_ap_ready        |  1|   0|    1|          0|
    |ap_sync_reg_readB_U0_ap_ready        |  1|   0|    1|          0|
    |mm_entry616_U0_ap_ready_count        |  2|   0|    2|          0|
    |readA_U0_ap_ready_count              |  2|   0|    2|          0|
    |readB_U0_ap_ready_count              |  2|   0|    2|          0|
    +-------------------------------------+---+----+-----+-----------+
    |Total                                | 12|   0|   12|          0|
    +-------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_AWREADY  | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_AWADDR   |  in |    6|    s_axi   |    control   |    scalar    |
|s_axi_control_WVALID   |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_WREADY   | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_WDATA    |  in |   32|    s_axi   |    control   |    scalar    |
|s_axi_control_WSTRB    |  in |    4|    s_axi   |    control   |    scalar    |
|s_axi_control_ARVALID  |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_ARREADY  | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_ARADDR   |  in |    6|    s_axi   |    control   |    scalar    |
|s_axi_control_RVALID   | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_RREADY   |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_RDATA    | out |   32|    s_axi   |    control   |    scalar    |
|s_axi_control_RRESP    | out |    2|    s_axi   |    control   |    scalar    |
|s_axi_control_BVALID   | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_BREADY   |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_BRESP    | out |    2|    s_axi   |    control   |    scalar    |
|ap_clk                 |  in |    1| ap_ctrl_hs |      mm      | return value |
|ap_rst_n               |  in |    1| ap_ctrl_hs |      mm      | return value |
|interrupt              | out |    1| ap_ctrl_hs |      mm      | return value |
|m_axi_gmem0_AWVALID    | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWREADY    |  in |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWADDR     | out |   64|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWID       | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWLEN      | out |    8|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWSIZE     | out |    3|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWBURST    | out |    2|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWLOCK     | out |    2|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWCACHE    | out |    4|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWPROT     | out |    3|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWQOS      | out |    4|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWREGION   | out |    4|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWUSER     | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_WVALID     | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_WREADY     |  in |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_WDATA      | out |  512|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_WSTRB      | out |   64|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_WLAST      | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_WID        | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_WUSER      | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARVALID    | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARREADY    |  in |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARADDR     | out |   64|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARID       | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARLEN      | out |    8|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARSIZE     | out |    3|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARBURST    | out |    2|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARLOCK     | out |    2|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARCACHE    | out |    4|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARPROT     | out |    3|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARQOS      | out |    4|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARREGION   | out |    4|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARUSER     | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_RVALID     |  in |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_RREADY     | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_RDATA      |  in |  512|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_RLAST      |  in |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_RID        |  in |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_RUSER      |  in |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_RRESP      |  in |    2|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_BVALID     |  in |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_BREADY     | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_BRESP      |  in |    2|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_BID        |  in |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_BUSER      |  in |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem1_AWVALID    | out |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_AWREADY    |  in |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_AWADDR     | out |   64|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_AWID       | out |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_AWLEN      | out |    8|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_AWSIZE     | out |    3|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_AWBURST    | out |    2|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_AWLOCK     | out |    2|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_AWCACHE    | out |    4|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_AWPROT     | out |    3|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_AWQOS      | out |    4|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_AWREGION   | out |    4|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_AWUSER     | out |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_WVALID     | out |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_WREADY     |  in |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_WDATA      | out |  512|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_WSTRB      | out |   64|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_WLAST      | out |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_WID        | out |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_WUSER      | out |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARVALID    | out |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARREADY    |  in |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARADDR     | out |   64|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARID       | out |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARLEN      | out |    8|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARSIZE     | out |    3|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARBURST    | out |    2|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARLOCK     | out |    2|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARCACHE    | out |    4|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARPROT     | out |    3|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARQOS      | out |    4|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARREGION   | out |    4|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARUSER     | out |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_RVALID     |  in |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_RREADY     | out |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_RDATA      |  in |  512|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_RLAST      |  in |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_RID        |  in |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_RUSER      |  in |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_RRESP      |  in |    2|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_BVALID     |  in |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_BREADY     | out |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_BRESP      |  in |    2|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_BID        |  in |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_BUSER      |  in |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem2_AWVALID    | out |    1|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_AWREADY    |  in |    1|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_AWADDR     | out |   64|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_AWID       | out |    1|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_AWLEN      | out |    8|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_AWSIZE     | out |    3|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_AWBURST    | out |    2|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_AWLOCK     | out |    2|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_AWCACHE    | out |    4|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_AWPROT     | out |    3|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_AWQOS      | out |    4|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_AWREGION   | out |    4|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_AWUSER     | out |    1|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_WVALID     | out |    1|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_WREADY     |  in |    1|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_WDATA      | out |  512|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_WSTRB      | out |   64|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_WLAST      | out |    1|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_WID        | out |    1|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_WUSER      | out |    1|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_ARVALID    | out |    1|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_ARREADY    |  in |    1|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_ARADDR     | out |   64|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_ARID       | out |    1|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_ARLEN      | out |    8|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_ARSIZE     | out |    3|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_ARBURST    | out |    2|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_ARLOCK     | out |    2|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_ARCACHE    | out |    4|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_ARPROT     | out |    3|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_ARQOS      | out |    4|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_ARREGION   | out |    4|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_ARUSER     | out |    1|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_RVALID     |  in |    1|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_RREADY     | out |    1|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_RDATA      |  in |  512|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_RLAST      |  in |    1|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_RID        |  in |    1|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_RUSER      |  in |    1|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_RRESP      |  in |    2|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_BVALID     |  in |    1|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_BREADY     | out |    1|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_BRESP      |  in |    2|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_BID        |  in |    1|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_BUSER      |  in |    1|    m_axi   |     gmem2    |    pointer   |
+-----------------------+-----+-----+------------+--------------+--------------+

