# SKY130-PD-workshop

# Day1-Inception of open-source EDA, OpenLANE and Sky130 PDK

![image](https://user-images.githubusercontent.com/65656088/183255373-b4418d87-18b5-4f66-a72f-adbfbc1c7e0f.png)

Let's first look into "pdks", this folder contains all informations related to the PDK (Process Design Kit). The PDK which is used in this workshop is a open source PDK named Skywater 130nm. 

![image](https://user-images.githubusercontent.com/65656088/183255637-e3f7b3b0-8b13-456e-903d-653468be5730.png)

The first folder "skywater-pdk" has all the pdk related files. 

![image](https://user-images.githubusercontent.com/65656088/183256204-a7328914-6c34-4df1-adf9-a3d537773b4c.png)

![image](https://user-images.githubusercontent.com/65656088/183256251-01b4cc89-60fe-4e02-879d-789c6e5420fa.png)

![image](https://user-images.githubusercontent.com/65656088/183256276-c3af617b-5c7f-40c6-a685-2e6efdd19dfe.png)

![image](https://user-images.githubusercontent.com/65656088/183256337-e9a4ebd5-9fa0-421a-b6e5-319f2b191e48.png)

![image](https://user-images.githubusercontent.com/65656088/183256666-541d0088-a081-432e-a3b8-aa7477f3d76a.png)

![image](https://user-images.githubusercontent.com/65656088/183256689-2f7bb32a-1298-4049-bc6a-f45a9bed91dd.png)

![image](https://user-images.githubusercontent.com/65656088/183256825-14a5f2bb-354c-48eb-b556-73dd219392b8.png)

![image](https://user-images.githubusercontent.com/65656088/183256887-f4a896ad-466d-43e1-a589-20a24f0c83d0.png)

![image](https://user-images.githubusercontent.com/65656088/183256920-21c5ec35-78c9-4b37-9917-b2fe1bd89160.png)

![image](https://user-images.githubusercontent.com/65656088/183257392-d2aae2cf-9e82-49bb-b07f-7180cd2feb85.png)

The Flop ratio from 1-yosys_4.stat.rpt is 1613/14876=0.1084 (no. of dfxtp (d filpflop) / no. of cells)
The buffer (buf1) ratio is 1656/14876=0.1113 (no. of buf_1 / no. of cells)
