-- ==============================================================
-- Generated by Vitis HLS v2024.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity latency_encoding_latency_encoding_Pipeline_PIXEL_LOOP is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    m_axi_gmem_AWVALID : OUT STD_LOGIC;
    m_axi_gmem_AWREADY : IN STD_LOGIC;
    m_axi_gmem_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_WVALID : OUT STD_LOGIC;
    m_axi_gmem_WREADY : IN STD_LOGIC;
    m_axi_gmem_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_WLAST : OUT STD_LOGIC;
    m_axi_gmem_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_ARVALID : OUT STD_LOGIC;
    m_axi_gmem_ARREADY : IN STD_LOGIC;
    m_axi_gmem_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_RVALID : IN STD_LOGIC;
    m_axi_gmem_RREADY : OUT STD_LOGIC;
    m_axi_gmem_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_RLAST : IN STD_LOGIC;
    m_axi_gmem_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
    m_axi_gmem_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_BVALID : IN STD_LOGIC;
    m_axi_gmem_BREADY : OUT STD_LOGIC;
    m_axi_gmem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    zext_ln88 : IN STD_LOGIC_VECTOR (15 downto 0);
    sext_ln90 : IN STD_LOGIC_VECTOR (61 downto 0);
    spikes : IN STD_LOGIC_VECTOR (63 downto 0) );
end;


architecture behav of latency_encoding_latency_encoding_Pipeline_PIXEL_LOOP is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_ST_fsm_pp0_stage2 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv64_1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv32_3F800000 : STD_LOGIC_VECTOR (31 downto 0) := "00111111100000000000000000000000";
    constant ap_const_lv32_3F000000 : STD_LOGIC_VECTOR (31 downto 0) := "00111111000000000000000000000000";
    constant ap_const_lv32_41C00000 : STD_LOGIC_VECTOR (31 downto 0) := "01000001110000000000000000000000";
    constant ap_const_lv32_2F800000 : STD_LOGIC_VECTOR (31 downto 0) := "00101111100000000000000000000000";
    constant ap_const_lv32_40C90FDB : STD_LOGIC_VECTOR (31 downto 0) := "01000000110010010000111111011011";
    constant ap_const_lv32_C0000000 : STD_LOGIC_VECTOR (31 downto 0) := "11000000000000000000000000000000";
    constant ap_const_lv32_3FC00000 : STD_LOGIC_VECTOR (31 downto 0) := "00111111110000000000000000000000";
    constant ap_const_lv32_2EDBE6FF : STD_LOGIC_VECTOR (31 downto 0) := "00101110110110111110011011111111";
    constant ap_const_lv10_310 : STD_LOGIC_VECTOR (9 downto 0) := "1100010000";
    constant ap_const_lv10_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv23_0 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000000";
    constant ap_const_lv8_7E : STD_LOGIC_VECTOR (7 downto 0) := "01111110";
    constant ap_const_lv8_C2 : STD_LOGIC_VECTOR (7 downto 0) := "11000010";
    constant ap_const_lv8_3F : STD_LOGIC_VECTOR (7 downto 0) := "00111111";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_63 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100011";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_4C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001100";
    constant ap_const_lv32_4D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001101";
    constant ap_const_lv32_4F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001111";
    constant ap_const_lv58_0 : STD_LOGIC_VECTOR (57 downto 0) := "0000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv32_39 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111001";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv8_83 : STD_LOGIC_VECTOR (7 downto 0) := "10000011";
    constant ap_const_lv29_1FFFFFFF : STD_LOGIC_VECTOR (28 downto 0) := "11111111111111111111111111111";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_2C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101100";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_2A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101010";
    constant ap_const_lv32_29 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101001";
    constant ap_const_lv16_8000 : STD_LOGIC_VECTOR (15 downto 0) := "1000000000000000";
    constant ap_const_lv19_40000 : STD_LOGIC_VECTOR (18 downto 0) := "1000000000000000000";
    constant ap_const_lv29_0 : STD_LOGIC_VECTOR (28 downto 0) := "00000000000000000000000000000";
    constant ap_const_lv9_7F : STD_LOGIC_VECTOR (8 downto 0) := "001111111";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv23_7FFFFF : STD_LOGIC_VECTOR (22 downto 0) := "11111111111111111111111";
    constant ap_const_lv8_7F : STD_LOGIC_VECTOR (7 downto 0) := "01111111";
    constant ap_const_lv9_181 : STD_LOGIC_VECTOR (8 downto 0) := "110000001";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_37 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110111";
    constant ap_const_lv31_0 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    constant ap_const_lv31_18 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000011000";
    constant ap_const_lv5_18 : STD_LOGIC_VECTOR (4 downto 0) := "11000";
    constant ap_const_lv15_310 : STD_LOGIC_VECTOR (14 downto 0) := "000001100010000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv25_1 : STD_LOGIC_VECTOR (24 downto 0) := "0000000000000000000000001";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv5_4 : STD_LOGIC_VECTOR (4 downto 0) := "00100";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (2 downto 0) := "001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter11 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter12 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter13 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter14 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter15 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter16 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter17 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter18 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter19 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter20 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter21 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter22 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter23 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter24 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter25 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter26 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter27 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage2 : signal is "none";
    signal icmp_ln90_reg_1904 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state3_pp0_stage2_iter0 : BOOLEAN;
    signal ap_block_pp0_stage2_subdone : BOOLEAN;
    signal ap_condition_exit_pp0_iter0_stage2 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal ref_4oPi_table_100_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal ref_4oPi_table_100_q0 : STD_LOGIC_VECTOR (99 downto 0);
    signal second_order_float_sin_cos_K0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal second_order_float_sin_cos_K0_q0 : STD_LOGIC_VECTOR (29 downto 0);
    signal second_order_float_sin_cos_K1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal second_order_float_sin_cos_K1_q0 : STD_LOGIC_VECTOR (22 downto 0);
    signal second_order_float_sin_cos_K2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal second_order_float_sin_cos_K2_q0 : STD_LOGIC_VECTOR (14 downto 0);
    signal gmem_blk_n_R : STD_LOGIC;
    signal ap_block_pp0_stage2 : BOOLEAN;
    signal gmem_blk_n_AW : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal gmem_blk_n_W : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal gmem_blk_n_B : STD_LOGIC;
    signal ap_block_state82_pp0_stage0_iter27 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal i_1_reg_1899 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal i_1_reg_1899_pp0_iter1_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal i_1_reg_1899_pp0_iter2_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal i_1_reg_1899_pp0_iter3_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal i_1_reg_1899_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal i_1_reg_1899_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal i_1_reg_1899_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal i_1_reg_1899_pp0_iter7_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal i_1_reg_1899_pp0_iter8_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal i_1_reg_1899_pp0_iter9_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal i_1_reg_1899_pp0_iter10_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal i_1_reg_1899_pp0_iter11_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal i_1_reg_1899_pp0_iter12_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal i_1_reg_1899_pp0_iter13_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal i_1_reg_1899_pp0_iter14_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal i_1_reg_1899_pp0_iter15_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal i_1_reg_1899_pp0_iter16_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal i_1_reg_1899_pp0_iter17_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal i_1_reg_1899_pp0_iter18_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal i_1_reg_1899_pp0_iter19_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal i_1_reg_1899_pp0_iter20_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal i_1_reg_1899_pp0_iter21_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal i_1_reg_1899_pp0_iter22_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal i_1_reg_1899_pp0_iter23_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln90_fu_505_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln90_reg_1904_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln90_reg_1904_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln90_reg_1904_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln90_reg_1904_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln90_reg_1904_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln90_reg_1904_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln90_reg_1904_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln90_reg_1904_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln90_reg_1904_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln90_reg_1904_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln90_reg_1904_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln90_reg_1904_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln90_reg_1904_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln90_reg_1904_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln90_reg_1904_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln90_reg_1904_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln90_reg_1904_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln90_reg_1904_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln90_reg_1904_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln90_reg_1904_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln90_reg_1904_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln90_reg_1904_pp0_iter22_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln90_reg_1904_pp0_iter23_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln90_reg_1904_pp0_iter24_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln90_reg_1904_pp0_iter25_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal lshr_ln_reg_1908 : STD_LOGIC_VECTOR (30 downto 0);
    signal xor_ln18_fu_570_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln18_reg_1913 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_reg_1919 : STD_LOGIC_VECTOR (29 downto 0);
    signal xor_ln18_1_fu_622_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln18_1_reg_1924 : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem_addr_read_reg_1929 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage2_11001 : BOOLEAN;
    signal or_ln_fu_639_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal intensity_fu_646_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_ln18_1_fu_650_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_430_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_reg_1949 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_454_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv_i_i_reg_1954 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv_i11_i_reg_1959 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_436_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mu_reg_1964 : STD_LOGIC_VECTOR (31 downto 0);
    signal mu_reg_1964_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mu_reg_1964_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mu_reg_1964_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mu_reg_1964_pp0_iter7_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mu_reg_1964_pp0_iter8_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mu_reg_1964_pp0_iter9_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mu_reg_1964_pp0_iter10_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mu_reg_1964_pp0_iter11_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mu_reg_1964_pp0_iter12_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mu_reg_1964_pp0_iter13_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mu_reg_1964_pp0_iter14_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mu_reg_1964_pp0_iter15_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mu_reg_1964_pp0_iter16_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mu_reg_1964_pp0_iter17_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_441_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal u1_reg_1969 : STD_LOGIC_VECTOR (31 downto 0);
    signal u2_reg_1976 : STD_LOGIC_VECTOR (31 downto 0);
    signal u1_1_fu_704_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal u1_1_reg_1981 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_assign_reg_1986 : STD_LOGIC_VECTOR (31 downto 0);
    signal din_sign_reg_1991 : STD_LOGIC_VECTOR (0 downto 0);
    signal din_sign_reg_1991_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal din_sign_reg_1991_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal din_exp_fu_722_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal din_exp_reg_1996 : STD_LOGIC_VECTOR (7 downto 0);
    signal din_exp_reg_1996_pp0_iter6_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal din_exp_reg_1996_pp0_iter7_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal din_sig_fu_732_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal din_sig_reg_2003 : STD_LOGIC_VECTOR (22 downto 0);
    signal closepath_fu_736_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal closepath_reg_2009 : STD_LOGIC_VECTOR (0 downto 0);
    signal closepath_reg_2009_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal closepath_reg_2009_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln379_fu_771_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln379_reg_2020 : STD_LOGIC_VECTOR (3 downto 0);
    signal Med_reg_2025 : STD_LOGIC_VECTOR (79 downto 0);
    signal icmp_ln271_1_fu_806_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln271_1_reg_2035 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln271_1_reg_2035_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal Mx_bits_reg_2041 : STD_LOGIC_VECTOR (57 downto 0);
    signal k_reg_2047 : STD_LOGIC_VECTOR (2 downto 0);
    signal Mx_bits_2_fu_846_p3 : STD_LOGIC_VECTOR (57 downto 0);
    signal Mx_bits_2_reg_2052 : STD_LOGIC_VECTOR (57 downto 0);
    signal Mx_zeros_fu_901_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal Mx_zeros_reg_2057 : STD_LOGIC_VECTOR (5 downto 0);
    signal sin_basis_fu_905_p19 : STD_LOGIC_VECTOR (0 downto 0);
    signal sin_basis_reg_2063 : STD_LOGIC_VECTOR (0 downto 0);
    signal sin_basis_reg_2063_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal sin_basis_reg_2063_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal sin_basis_reg_2063_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln271_fu_1109_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln271_reg_2070 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln271_reg_2070_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln271_reg_2070_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln271_reg_2070_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln282_fu_1114_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln282_reg_2076 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln282_reg_2076_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln282_reg_2076_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln282_reg_2076_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal results_sign_2_fu_1142_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal results_sign_2_reg_2083 : STD_LOGIC_VECTOR (0 downto 0);
    signal results_sign_2_reg_2083_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal results_sign_2_reg_2083_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal results_sign_2_reg_2083_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal Mx_reg_2088 : STD_LOGIC_VECTOR (28 downto 0);
    signal Ex_1_fu_1181_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal Ex_1_reg_2094 : STD_LOGIC_VECTOR (7 downto 0);
    signal Ex_1_reg_2094_pp0_iter9_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal Ex_1_reg_2094_pp0_iter10_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_16_reg_2100 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln506_fu_1195_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal sub_ln506_reg_2106 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_467_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_reg_2111 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_fu_1232_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal B_reg_2116 : STD_LOGIC_VECTOR (21 downto 0);
    signal Mx_1_fu_1236_p3 : STD_LOGIC_VECTOR (28 downto 0);
    signal Mx_1_reg_2121 : STD_LOGIC_VECTOR (28 downto 0);
    signal Mx_1_reg_2121_pp0_iter9_reg : STD_LOGIC_VECTOR (28 downto 0);
    signal tmp_7_i_reg_2126 : STD_LOGIC_VECTOR (6 downto 0);
    signal B_trunc_reg_2131 : STD_LOGIC_VECTOR (14 downto 0);
    signal B_squared_reg_2136 : STD_LOGIC_VECTOR (14 downto 0);
    signal t1_reg_2156 : STD_LOGIC_VECTOR (28 downto 0);
    signal second_order_float_sin_cos_K1_load_reg_2161 : STD_LOGIC_VECTOR (22 downto 0);
    signal second_order_float_sin_cos_K2_load_reg_2166 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln4_reg_2171 : STD_LOGIC_VECTOR (21 downto 0);
    signal trunc_ln5_reg_2176 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_i_reg_2181 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln32_1_fu_1359_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal add_ln32_1_reg_2186 : STD_LOGIC_VECTOR (29 downto 0);
    signal result_reg_2201 : STD_LOGIC_VECTOR (28 downto 0);
    signal tmp_8_i_reg_2207 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_9_i_reg_2212 : STD_LOGIC_VECTOR (12 downto 0);
    signal c_fu_1427_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal c_reg_2217 : STD_LOGIC_VECTOR (31 downto 0);
    signal c_1_fu_1445_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal c_1_reg_2222 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln291_fu_1456_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln291_reg_2227 : STD_LOGIC_VECTOR (31 downto 0);
    signal in_shift_1_fu_1462_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal in_shift_1_reg_2232 : STD_LOGIC_VECTOR (27 downto 0);
    signal icmp_ln292_fu_1466_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln292_reg_2237 : STD_LOGIC_VECTOR (0 downto 0);
    signal shift_1_fu_1472_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal shift_1_reg_2243 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln306_fu_1478_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln306_reg_2248 : STD_LOGIC_VECTOR (0 downto 0);
    signal t_2_fu_1614_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal t_2_reg_2253 : STD_LOGIC_VECTOR (31 downto 0);
    signal t_2_reg_2253_pp0_iter12_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal t_2_reg_2253_pp0_iter13_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal t_2_reg_2253_pp0_iter14_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal t_2_reg_2253_pp0_iter15_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_462_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1_reg_2258 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln327_fu_1623_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_449_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal z0_reg_2268 : STD_LOGIC_VECTOR (31 downto 0);
    signal noise_reg_2273 : STD_LOGIC_VECTOR (31 downto 0);
    signal latency_float_reg_2278 : STD_LOGIC_VECTOR (31 downto 0);
    signal dc_reg_2283 : STD_LOGIC_VECTOR (31 downto 0);
    signal xs_sign_reg_2288 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln342_fu_1648_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal trunc_ln342_reg_2293 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_19_fu_1662_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_19_reg_2298 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln18_fu_1680_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln18_reg_2303 : STD_LOGIC_VECTOR (8 downto 0);
    signal val_fu_1740_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal val_reg_2308 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln104_fu_1778_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln104_reg_2314 : STD_LOGIC_VECTOR (4 downto 0);
    signal icmp_ln106_fu_1782_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln106_reg_2319 : STD_LOGIC_VECTOR (0 downto 0);
    signal spike_time_2_fu_1788_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal spike_time_2_reg_2324 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln108_fu_1797_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln108_reg_2329 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln108_fu_1820_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln108_reg_2334 : STD_LOGIC_VECTOR (1 downto 0);
    signal shl_ln108_fu_1828_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal shl_ln108_reg_2339 : STD_LOGIC_VECTOR (3 downto 0);
    signal gmem_addr_1_reg_2344 : STD_LOGIC_VECTOR (63 downto 0);
    signal shl_ln108_2_fu_1865_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal shl_ln108_2_reg_2350 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal zext_ln378_fu_766_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln28_fu_1287_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln108_fu_1844_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage1_01001 : BOOLEAN;
    signal i_fu_332 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal add_ln90_fu_511_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal or_i10_i12_fu_336 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal zext_ln88_cast_fu_488_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_4oPi_table_100_ce0_local : STD_LOGIC;
    signal second_order_float_sin_cos_K0_ce0_local : STD_LOGIC;
    signal second_order_float_sin_cos_K1_ce0_local : STD_LOGIC;
    signal second_order_float_sin_cos_K2_ce0_local : STD_LOGIC;
    signal grp_fu_430_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_430_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_436_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_436_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_441_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_441_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_449_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_449_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_454_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln29_fu_472_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal grp_fu_476_p1 : STD_LOGIC_VECTOR (28 downto 0);
    signal grp_fu_480_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_10_fu_532_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_fu_540_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln18_3_fu_558_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_fu_524_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln18_2_fu_564_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln17_fu_520_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_12_fu_576_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_13_fu_584_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_14_fu_592_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln18_5_fu_616_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln18_4_fu_610_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln31_fu_663_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_2_fu_666_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln31_fu_676_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln31_1_fu_686_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln31_fu_680_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln31_fu_692_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_457_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln31_fu_698_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal data_1_fu_711_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln376_fu_742_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal addr_fu_748_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal lshr_ln1_fu_756_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln379_fu_775_p1 : STD_LOGIC_VECTOR (99 downto 0);
    signal shl_ln379_fu_778_p2 : STD_LOGIC_VECTOR (99 downto 0);
    signal X_fu_794_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_480_p2 : STD_LOGIC_VECTOR (79 downto 0);
    signal k_1_fu_831_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln491_fu_837_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal Mx_bits_1_fu_841_p2 : STD_LOGIC_VECTOR (57 downto 0);
    signal tmp_3_i8_fu_853_p4 : STD_LOGIC_VECTOR (28 downto 0);
    signal t_fu_863_p3 : STD_LOGIC_VECTOR (29 downto 0);
    signal tmp_4_i_fu_871_p4 : STD_LOGIC_VECTOR (29 downto 0);
    signal tmp_5_i_fu_881_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal sext_ln75_fu_889_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_6_i_fu_893_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sin_basis_fu_905_p17 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_i_fu_952_p33 : STD_LOGIC_VECTOR (0 downto 0);
    signal index_fu_945_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_12_i_fu_1024_p33 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_i_fu_952_p35 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_12_i_fu_1024_p35 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln271_fu_1104_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal results_sign_fu_1096_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln282_fu_1119_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_and_ln271_i_demorgan_fu_1131_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal results_sign_1_fu_1125_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_and_ln271_i_fu_1136_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Ex_fu_1148_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln504_fu_1160_p1 : STD_LOGIC_VECTOR (57 downto 0);
    signal shl_ln504_fu_1163_p2 : STD_LOGIC_VECTOR (57 downto 0);
    signal select_ln453_fu_1153_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln505_fu_1178_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln506_fu_1201_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln506_1_fu_1210_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln506_fu_1206_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal lshr_ln506_fu_1213_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln506_fu_1219_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln506_1_fu_1225_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln23_fu_1265_p0 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln23_fu_1262_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal mul_ln23_fu_1265_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln23_fu_1265_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal A_fu_1281_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln29_fu_472_p2 : STD_LOGIC_VECTOR (44 downto 0);
    signal mul_ln30_fu_1328_p0 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln30_fu_1328_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal sext_ln32_fu_1344_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal sext_ln32_1_fu_1347_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal add_ln32_fu_1350_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal sext_ln32_2_fu_1356_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_fu_476_p2 : STD_LOGIC_VECTOR (57 downto 0);
    signal out_bits_fu_1403_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1_i_fu_1417_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_bits_2_fu_1410_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_10_i_fu_1435_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln291_fu_1453_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Ex_2_fu_1483_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln291_1_fu_1493_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln252_fu_1489_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln300_fu_1506_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln300_fu_1512_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal shift_2_fu_1501_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal newexp_fu_1516_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_17_fu_1522_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln291_1_fu_1496_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_5_fu_1539_p4 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_7_fu_1549_p4 : STD_LOGIC_VECTOR (22 downto 0);
    signal or_ln306_fu_1530_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln282_fu_1572_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln282_fu_1565_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_fu_1535_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln282_2_fu_1585_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal empty_37_fu_1558_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal results_exp_fu_1577_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal results_sig_fu_1592_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal results_exp_1_fu_1600_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal results_sig_1_fu_1607_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal data_fu_1627_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xs_exp_fu_1638_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln317_fu_1652_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln317_fu_1656_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln18_fu_1670_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln18_fu_1676_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal mantissa_fu_1688_p4 : STD_LOGIC_VECTOR (24 downto 0);
    signal sext_ln18_1_fu_1701_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln15_fu_1697_p1 : STD_LOGIC_VECTOR (78 downto 0);
    signal zext_ln18_fu_1704_p1 : STD_LOGIC_VECTOR (78 downto 0);
    signal lshr_ln18_fu_1708_p2 : STD_LOGIC_VECTOR (78 downto 0);
    signal shl_ln18_fu_1714_p2 : STD_LOGIC_VECTOR (78 downto 0);
    signal tmp_8_fu_1720_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_9_fu_1730_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal result_4_fu_1747_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal result_5_fu_1752_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_20_fu_1762_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln58_fu_1758_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal spike_time_1_fu_1770_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal mul_ln108_fu_1797_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln108_fu_1797_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln108_2_fu_1806_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln108_fu_1809_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln90_fu_1803_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln108_1_fu_1814_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln108_fu_1824_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln108_1_fu_1834_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal shl_ln108_1_fu_1854_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln108_3_fu_1861_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal grp_fu_430_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_block_pp0_stage1_00001 : BOOLEAN;
    signal ap_block_pp0_stage2_00001 : BOOLEAN;
    signal ap_block_pp0_stage0_00001 : BOOLEAN;
    signal grp_fu_430_ce : STD_LOGIC;
    signal grp_fu_436_ce : STD_LOGIC;
    signal grp_fu_441_ce : STD_LOGIC;
    signal grp_fu_449_ce : STD_LOGIC;
    signal grp_fu_454_ce : STD_LOGIC;
    signal grp_fu_457_ce : STD_LOGIC;
    signal grp_fu_462_ce : STD_LOGIC;
    signal grp_fu_467_ce : STD_LOGIC;
    signal grp_fu_476_ce : STD_LOGIC;
    signal grp_fu_480_ce : STD_LOGIC;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_condition_exit_pp0_iter26_stage0 : STD_LOGIC;
    signal ap_idle_pp0_0to25 : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter6_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter7_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter8_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter9_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter10_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter11_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter12_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter13_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter14_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter15_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter16_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter17_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter18_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter19_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter20_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter21_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter22_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter23_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter24_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter25_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter26_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_idle_pp0_1to27 : STD_LOGIC;
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal grp_fu_476_p10 : STD_LOGIC_VECTOR (57 downto 0);
    signal grp_fu_480_p10 : STD_LOGIC_VECTOR (79 downto 0);
    signal mul_ln108_fu_1797_p00 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln29_fu_472_p10 : STD_LOGIC_VECTOR (44 downto 0);
    signal mul_ln30_fu_1328_p00 : STD_LOGIC_VECTOR (29 downto 0);
    signal sin_basis_fu_905_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal sin_basis_fu_905_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal sin_basis_fu_905_p5 : STD_LOGIC_VECTOR (2 downto 0);
    signal sin_basis_fu_905_p7 : STD_LOGIC_VECTOR (2 downto 0);
    signal sin_basis_fu_905_p9 : STD_LOGIC_VECTOR (2 downto 0);
    signal sin_basis_fu_905_p11 : STD_LOGIC_VECTOR (2 downto 0);
    signal sin_basis_fu_905_p13 : STD_LOGIC_VECTOR (2 downto 0);
    signal sin_basis_fu_905_p15 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_11_i_fu_952_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_11_i_fu_952_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_11_i_fu_952_p5 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_11_i_fu_952_p7 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_11_i_fu_952_p9 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_11_i_fu_952_p11 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_11_i_fu_952_p13 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_11_i_fu_952_p15 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_11_i_fu_952_p17 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_11_i_fu_952_p19 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_11_i_fu_952_p21 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_11_i_fu_952_p23 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_11_i_fu_952_p25 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_11_i_fu_952_p27 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_11_i_fu_952_p29 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_11_i_fu_952_p31 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_12_i_fu_1024_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_12_i_fu_1024_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_12_i_fu_1024_p5 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_12_i_fu_1024_p7 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_12_i_fu_1024_p9 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_12_i_fu_1024_p11 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_12_i_fu_1024_p13 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_12_i_fu_1024_p15 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_12_i_fu_1024_p17 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_12_i_fu_1024_p19 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_12_i_fu_1024_p21 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_12_i_fu_1024_p23 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_12_i_fu_1024_p25 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_12_i_fu_1024_p27 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_12_i_fu_1024_p29 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_12_i_fu_1024_p31 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component latency_encoding_faddfsub_32ns_32ns_32_5_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        opcode : IN STD_LOGIC_VECTOR (1 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component latency_encoding_fmul_32ns_32ns_32_4_max_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component latency_encoding_uitofp_32ns_32_6_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component latency_encoding_fcmp_32ns_32ns_1_2_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        opcode : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component latency_encoding_fsqrt_32ns_32ns_32_16_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component latency_encoding_flog_32ns_32ns_32_13_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component latency_encoding_mul_23s_22ns_45_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (22 downto 0);
        din1 : IN STD_LOGIC_VECTOR (21 downto 0);
        dout : OUT STD_LOGIC_VECTOR (44 downto 0) );
    end component;


    component latency_encoding_mul_30s_29ns_58_2_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (29 downto 0);
        din1 : IN STD_LOGIC_VECTOR (28 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (57 downto 0) );
    end component;


    component latency_encoding_mul_80s_24ns_80_5_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (79 downto 0);
        din1 : IN STD_LOGIC_VECTOR (23 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (79 downto 0) );
    end component;


    component latency_encoding_sparsemux_17_3_1_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        CASE0 : STD_LOGIC_VECTOR (2 downto 0);
        din0_WIDTH : INTEGER;
        CASE1 : STD_LOGIC_VECTOR (2 downto 0);
        din1_WIDTH : INTEGER;
        CASE2 : STD_LOGIC_VECTOR (2 downto 0);
        din2_WIDTH : INTEGER;
        CASE3 : STD_LOGIC_VECTOR (2 downto 0);
        din3_WIDTH : INTEGER;
        CASE4 : STD_LOGIC_VECTOR (2 downto 0);
        din4_WIDTH : INTEGER;
        CASE5 : STD_LOGIC_VECTOR (2 downto 0);
        din5_WIDTH : INTEGER;
        CASE6 : STD_LOGIC_VECTOR (2 downto 0);
        din6_WIDTH : INTEGER;
        CASE7 : STD_LOGIC_VECTOR (2 downto 0);
        din7_WIDTH : INTEGER;
        def_WIDTH : INTEGER;
        sel_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (0 downto 0);
        din1 : IN STD_LOGIC_VECTOR (0 downto 0);
        din2 : IN STD_LOGIC_VECTOR (0 downto 0);
        din3 : IN STD_LOGIC_VECTOR (0 downto 0);
        din4 : IN STD_LOGIC_VECTOR (0 downto 0);
        din5 : IN STD_LOGIC_VECTOR (0 downto 0);
        din6 : IN STD_LOGIC_VECTOR (0 downto 0);
        din7 : IN STD_LOGIC_VECTOR (0 downto 0);
        def : IN STD_LOGIC_VECTOR (0 downto 0);
        sel : IN STD_LOGIC_VECTOR (2 downto 0);
        dout : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component latency_encoding_sparsemux_33_4_1_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        CASE0 : STD_LOGIC_VECTOR (3 downto 0);
        din0_WIDTH : INTEGER;
        CASE1 : STD_LOGIC_VECTOR (3 downto 0);
        din1_WIDTH : INTEGER;
        CASE2 : STD_LOGIC_VECTOR (3 downto 0);
        din2_WIDTH : INTEGER;
        CASE3 : STD_LOGIC_VECTOR (3 downto 0);
        din3_WIDTH : INTEGER;
        CASE4 : STD_LOGIC_VECTOR (3 downto 0);
        din4_WIDTH : INTEGER;
        CASE5 : STD_LOGIC_VECTOR (3 downto 0);
        din5_WIDTH : INTEGER;
        CASE6 : STD_LOGIC_VECTOR (3 downto 0);
        din6_WIDTH : INTEGER;
        CASE7 : STD_LOGIC_VECTOR (3 downto 0);
        din7_WIDTH : INTEGER;
        CASE8 : STD_LOGIC_VECTOR (3 downto 0);
        din8_WIDTH : INTEGER;
        CASE9 : STD_LOGIC_VECTOR (3 downto 0);
        din9_WIDTH : INTEGER;
        CASE10 : STD_LOGIC_VECTOR (3 downto 0);
        din10_WIDTH : INTEGER;
        CASE11 : STD_LOGIC_VECTOR (3 downto 0);
        din11_WIDTH : INTEGER;
        CASE12 : STD_LOGIC_VECTOR (3 downto 0);
        din12_WIDTH : INTEGER;
        CASE13 : STD_LOGIC_VECTOR (3 downto 0);
        din13_WIDTH : INTEGER;
        CASE14 : STD_LOGIC_VECTOR (3 downto 0);
        din14_WIDTH : INTEGER;
        CASE15 : STD_LOGIC_VECTOR (3 downto 0);
        din15_WIDTH : INTEGER;
        def_WIDTH : INTEGER;
        sel_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (0 downto 0);
        din1 : IN STD_LOGIC_VECTOR (0 downto 0);
        din2 : IN STD_LOGIC_VECTOR (0 downto 0);
        din3 : IN STD_LOGIC_VECTOR (0 downto 0);
        din4 : IN STD_LOGIC_VECTOR (0 downto 0);
        din5 : IN STD_LOGIC_VECTOR (0 downto 0);
        din6 : IN STD_LOGIC_VECTOR (0 downto 0);
        din7 : IN STD_LOGIC_VECTOR (0 downto 0);
        din8 : IN STD_LOGIC_VECTOR (0 downto 0);
        din9 : IN STD_LOGIC_VECTOR (0 downto 0);
        din10 : IN STD_LOGIC_VECTOR (0 downto 0);
        din11 : IN STD_LOGIC_VECTOR (0 downto 0);
        din12 : IN STD_LOGIC_VECTOR (0 downto 0);
        din13 : IN STD_LOGIC_VECTOR (0 downto 0);
        din14 : IN STD_LOGIC_VECTOR (0 downto 0);
        din15 : IN STD_LOGIC_VECTOR (0 downto 0);
        def : IN STD_LOGIC_VECTOR (0 downto 0);
        sel : IN STD_LOGIC_VECTOR (3 downto 0);
        dout : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component latency_encoding_mul_15ns_15ns_30_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (14 downto 0);
        din1 : IN STD_LOGIC_VECTOR (14 downto 0);
        dout : OUT STD_LOGIC_VECTOR (29 downto 0) );
    end component;


    component latency_encoding_mul_15ns_15s_30_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (14 downto 0);
        din1 : IN STD_LOGIC_VECTOR (14 downto 0);
        dout : OUT STD_LOGIC_VECTOR (29 downto 0) );
    end component;


    component latency_encoding_mul_5ns_11ns_15_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (4 downto 0);
        din1 : IN STD_LOGIC_VECTOR (10 downto 0);
        dout : OUT STD_LOGIC_VECTOR (14 downto 0) );
    end component;


    component latency_encoding_latency_encoding_Pipeline_PIXEL_LOOP_ref_4oPi_table_100_ROM_1P_LUTRAM_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (99 downto 0) );
    end component;


    component latency_encoding_latency_encoding_Pipeline_PIXEL_LOOP_second_order_float_sin_cos_K0_ROM_1P_LUTbkb IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (29 downto 0) );
    end component;


    component latency_encoding_latency_encoding_Pipeline_PIXEL_LOOP_second_order_float_sin_cos_K1_ROM_1P_LUTcud IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (22 downto 0) );
    end component;


    component latency_encoding_latency_encoding_Pipeline_PIXEL_LOOP_second_order_float_sin_cos_K2_ROM_1P_LUTdEe IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (14 downto 0) );
    end component;


    component latency_encoding_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    ref_4oPi_table_100_U : component latency_encoding_latency_encoding_Pipeline_PIXEL_LOOP_ref_4oPi_table_100_ROM_1P_LUTRAM_1R
    generic map (
        DataWidth => 100,
        AddressRange => 13,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ref_4oPi_table_100_address0,
        ce0 => ref_4oPi_table_100_ce0_local,
        q0 => ref_4oPi_table_100_q0);

    second_order_float_sin_cos_K0_U : component latency_encoding_latency_encoding_Pipeline_PIXEL_LOOP_second_order_float_sin_cos_K0_ROM_1P_LUTbkb
    generic map (
        DataWidth => 30,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => second_order_float_sin_cos_K0_address0,
        ce0 => second_order_float_sin_cos_K0_ce0_local,
        q0 => second_order_float_sin_cos_K0_q0);

    second_order_float_sin_cos_K1_U : component latency_encoding_latency_encoding_Pipeline_PIXEL_LOOP_second_order_float_sin_cos_K1_ROM_1P_LUTcud
    generic map (
        DataWidth => 23,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => second_order_float_sin_cos_K1_address0,
        ce0 => second_order_float_sin_cos_K1_ce0_local,
        q0 => second_order_float_sin_cos_K1_q0);

    second_order_float_sin_cos_K2_U : component latency_encoding_latency_encoding_Pipeline_PIXEL_LOOP_second_order_float_sin_cos_K2_ROM_1P_LUTdEe
    generic map (
        DataWidth => 15,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => second_order_float_sin_cos_K2_address0,
        ce0 => second_order_float_sin_cos_K2_ce0_local,
        q0 => second_order_float_sin_cos_K2_q0);

    faddfsub_32ns_32ns_32_5_full_dsp_1_U5 : component latency_encoding_faddfsub_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_430_p0,
        din1 => grp_fu_430_p1,
        opcode => grp_fu_430_opcode,
        ce => grp_fu_430_ce,
        dout => grp_fu_430_p2);

    fmul_32ns_32ns_32_4_max_dsp_1_U6 : component latency_encoding_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_436_p0,
        din1 => grp_fu_436_p1,
        ce => grp_fu_436_ce,
        dout => grp_fu_436_p2);

    fmul_32ns_32ns_32_4_max_dsp_1_U7 : component latency_encoding_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_441_p0,
        din1 => grp_fu_441_p1,
        ce => grp_fu_441_ce,
        dout => grp_fu_441_p2);

    fmul_32ns_32ns_32_4_max_dsp_1_U8 : component latency_encoding_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_449_p0,
        din1 => grp_fu_449_p1,
        ce => grp_fu_449_ce,
        dout => grp_fu_449_p2);

    uitofp_32ns_32_6_no_dsp_1_U9 : component latency_encoding_uitofp_32ns_32_6_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_454_p0,
        ce => grp_fu_454_ce,
        dout => grp_fu_454_p1);

    fcmp_32ns_32ns_1_2_no_dsp_1_U10 : component latency_encoding_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => u1_reg_1969,
        din1 => ap_const_lv32_2EDBE6FF,
        ce => grp_fu_457_ce,
        opcode => ap_const_lv5_4,
        dout => grp_fu_457_p2);

    fsqrt_32ns_32ns_32_16_no_dsp_1_U11 : component latency_encoding_fsqrt_32ns_32ns_32_16_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 16,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_0,
        din1 => mul_i_reg_2181,
        ce => grp_fu_462_ce,
        dout => grp_fu_462_p2);

    flog_32ns_32ns_32_13_full_dsp_1_U12 : component latency_encoding_flog_32ns_32ns_32_13_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 13,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_0,
        din1 => u1_1_reg_1981,
        ce => grp_fu_467_ce,
        dout => grp_fu_467_p2);

    mul_23s_22ns_45_1_1_U13 : component latency_encoding_mul_23s_22ns_45_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 23,
        din1_WIDTH => 22,
        dout_WIDTH => 45)
    port map (
        din0 => second_order_float_sin_cos_K1_load_reg_2161,
        din1 => mul_ln29_fu_472_p1,
        dout => mul_ln29_fu_472_p2);

    mul_30s_29ns_58_2_1_U14 : component latency_encoding_mul_30s_29ns_58_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 30,
        din1_WIDTH => 29,
        dout_WIDTH => 58)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => add_ln32_1_reg_2186,
        din1 => grp_fu_476_p1,
        ce => grp_fu_476_ce,
        dout => grp_fu_476_p2);

    mul_80s_24ns_80_5_1_U15 : component latency_encoding_mul_80s_24ns_80_5_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 80,
        din1_WIDTH => 24,
        dout_WIDTH => 80)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => Med_reg_2025,
        din1 => grp_fu_480_p1,
        ce => grp_fu_480_ce,
        dout => grp_fu_480_p2);

    sparsemux_17_3_1_1_1_U16 : component latency_encoding_sparsemux_17_3_1_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000",
        din0_WIDTH => 1,
        CASE1 => "001",
        din1_WIDTH => 1,
        CASE2 => "010",
        din2_WIDTH => 1,
        CASE3 => "011",
        din3_WIDTH => 1,
        CASE4 => "100",
        din4_WIDTH => 1,
        CASE5 => "101",
        din5_WIDTH => 1,
        CASE6 => "110",
        din6_WIDTH => 1,
        CASE7 => "111",
        din7_WIDTH => 1,
        def_WIDTH => 1,
        sel_WIDTH => 3,
        dout_WIDTH => 1)
    port map (
        din0 => ap_const_lv1_0,
        din1 => ap_const_lv1_1,
        din2 => ap_const_lv1_1,
        din3 => ap_const_lv1_0,
        din4 => ap_const_lv1_0,
        din5 => ap_const_lv1_1,
        din6 => ap_const_lv1_1,
        din7 => ap_const_lv1_0,
        def => sin_basis_fu_905_p17,
        sel => k_1_fu_831_p3,
        dout => sin_basis_fu_905_p19);

    sparsemux_33_4_1_1_1_U17 : component latency_encoding_sparsemux_33_4_1_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "0000",
        din0_WIDTH => 1,
        CASE1 => "0001",
        din1_WIDTH => 1,
        CASE2 => "0010",
        din2_WIDTH => 1,
        CASE3 => "0011",
        din3_WIDTH => 1,
        CASE4 => "0100",
        din4_WIDTH => 1,
        CASE5 => "0101",
        din5_WIDTH => 1,
        CASE6 => "0110",
        din6_WIDTH => 1,
        CASE7 => "0111",
        din7_WIDTH => 1,
        CASE8 => "1000",
        din8_WIDTH => 1,
        CASE9 => "1001",
        din9_WIDTH => 1,
        CASE10 => "1010",
        din10_WIDTH => 1,
        CASE11 => "1011",
        din11_WIDTH => 1,
        CASE12 => "1100",
        din12_WIDTH => 1,
        CASE13 => "1101",
        din13_WIDTH => 1,
        CASE14 => "1110",
        din14_WIDTH => 1,
        CASE15 => "1111",
        din15_WIDTH => 1,
        def_WIDTH => 1,
        sel_WIDTH => 4,
        dout_WIDTH => 1)
    port map (
        din0 => ap_const_lv1_0,
        din1 => ap_const_lv1_0,
        din2 => ap_const_lv1_1,
        din3 => ap_const_lv1_0,
        din4 => ap_const_lv1_1,
        din5 => ap_const_lv1_1,
        din6 => ap_const_lv1_0,
        din7 => ap_const_lv1_1,
        din8 => ap_const_lv1_1,
        din9 => ap_const_lv1_0,
        din10 => ap_const_lv1_1,
        din11 => ap_const_lv1_1,
        din12 => ap_const_lv1_0,
        din13 => ap_const_lv1_1,
        din14 => ap_const_lv1_0,
        din15 => ap_const_lv1_0,
        def => tmp_11_i_fu_952_p33,
        sel => index_fu_945_p3,
        dout => tmp_11_i_fu_952_p35);

    sparsemux_33_4_1_1_1_U18 : component latency_encoding_sparsemux_33_4_1_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "0000",
        din0_WIDTH => 1,
        CASE1 => "0001",
        din1_WIDTH => 1,
        CASE2 => "0010",
        din2_WIDTH => 1,
        CASE3 => "0011",
        din3_WIDTH => 1,
        CASE4 => "0100",
        din4_WIDTH => 1,
        CASE5 => "0101",
        din5_WIDTH => 1,
        CASE6 => "0110",
        din6_WIDTH => 1,
        CASE7 => "0111",
        din7_WIDTH => 1,
        CASE8 => "1000",
        din8_WIDTH => 1,
        CASE9 => "1001",
        din9_WIDTH => 1,
        CASE10 => "1010",
        din10_WIDTH => 1,
        CASE11 => "1011",
        din11_WIDTH => 1,
        CASE12 => "1100",
        din12_WIDTH => 1,
        CASE13 => "1101",
        din13_WIDTH => 1,
        CASE14 => "1110",
        din14_WIDTH => 1,
        CASE15 => "1111",
        din15_WIDTH => 1,
        def_WIDTH => 1,
        sel_WIDTH => 4,
        dout_WIDTH => 1)
    port map (
        din0 => ap_const_lv1_0,
        din1 => ap_const_lv1_0,
        din2 => ap_const_lv1_0,
        din3 => ap_const_lv1_1,
        din4 => ap_const_lv1_1,
        din5 => ap_const_lv1_1,
        din6 => ap_const_lv1_1,
        din7 => ap_const_lv1_0,
        din8 => ap_const_lv1_0,
        din9 => ap_const_lv1_1,
        din10 => ap_const_lv1_1,
        din11 => ap_const_lv1_1,
        din12 => ap_const_lv1_1,
        din13 => ap_const_lv1_0,
        din14 => ap_const_lv1_0,
        din15 => ap_const_lv1_0,
        def => tmp_12_i_fu_1024_p33,
        sel => index_fu_945_p3,
        dout => tmp_12_i_fu_1024_p35);

    mul_15ns_15ns_30_1_1_U19 : component latency_encoding_mul_15ns_15ns_30_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 15,
        din1_WIDTH => 15,
        dout_WIDTH => 30)
    port map (
        din0 => mul_ln23_fu_1265_p0,
        din1 => mul_ln23_fu_1265_p1,
        dout => mul_ln23_fu_1265_p2);

    mul_15ns_15s_30_1_1_U20 : component latency_encoding_mul_15ns_15s_30_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 15,
        din1_WIDTH => 15,
        dout_WIDTH => 30)
    port map (
        din0 => mul_ln30_fu_1328_p0,
        din1 => second_order_float_sin_cos_K2_load_reg_2166,
        dout => mul_ln30_fu_1328_p2);

    mul_5ns_11ns_15_1_1_U21 : component latency_encoding_mul_5ns_11ns_15_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 5,
        din1_WIDTH => 11,
        dout_WIDTH => 15)
    port map (
        din0 => mul_ln108_fu_1797_p0,
        din1 => mul_ln108_fu_1797_p1,
        dout => mul_ln108_fu_1797_p2);

    flow_control_loop_pipe_sequential_init_U : component latency_encoding_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage2,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter26_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage2)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone))) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone))) then 
                    ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter12 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone))) then 
                    ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter13 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone))) then 
                    ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter14 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone))) then 
                    ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter15 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone))) then 
                    ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter16_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter16 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone))) then 
                    ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter17_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter17 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone))) then 
                    ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter18_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter18 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone))) then 
                    ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter19_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter19 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone))) then 
                    ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone))) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter20_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter20 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone))) then 
                    ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter21_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter21 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone))) then 
                    ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter22_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter22 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone))) then 
                    ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter23_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter23 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone))) then 
                    ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter24_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter24 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone))) then 
                    ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter25_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter25 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone))) then 
                    ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter26_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter26 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone))) then 
                    ap_enable_reg_pp0_iter26 <= ap_enable_reg_pp0_iter25;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter27_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter27 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter27 = ap_const_logic_1))) then 
                    ap_enable_reg_pp0_iter27 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone))) then 
                    ap_enable_reg_pp0_iter27 <= ap_enable_reg_pp0_iter26;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone))) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone))) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone))) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone))) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone))) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone))) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone))) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    ap_loop_exit_ready_pp0_iter10_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_condition_exit_pp0_iter26_stage0) and (ap_idle_pp0_0to25 = ap_const_logic_1))) then 
                ap_loop_exit_ready_pp0_iter10_reg <= ap_const_logic_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
                ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
            end if; 
        end if;
    end process;

    ap_loop_exit_ready_pp0_iter11_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_condition_exit_pp0_iter26_stage0) and (ap_idle_pp0_0to25 = ap_const_logic_1))) then 
                ap_loop_exit_ready_pp0_iter11_reg <= ap_const_logic_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
                ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
            end if; 
        end if;
    end process;

    ap_loop_exit_ready_pp0_iter12_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_condition_exit_pp0_iter26_stage0) and (ap_idle_pp0_0to25 = ap_const_logic_1))) then 
                ap_loop_exit_ready_pp0_iter12_reg <= ap_const_logic_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
                ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
            end if; 
        end if;
    end process;

    ap_loop_exit_ready_pp0_iter13_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_condition_exit_pp0_iter26_stage0) and (ap_idle_pp0_0to25 = ap_const_logic_1))) then 
                ap_loop_exit_ready_pp0_iter13_reg <= ap_const_logic_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
                ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
            end if; 
        end if;
    end process;

    ap_loop_exit_ready_pp0_iter14_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_condition_exit_pp0_iter26_stage0) and (ap_idle_pp0_0to25 = ap_const_logic_1))) then 
                ap_loop_exit_ready_pp0_iter14_reg <= ap_const_logic_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
                ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
            end if; 
        end if;
    end process;

    ap_loop_exit_ready_pp0_iter15_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_condition_exit_pp0_iter26_stage0) and (ap_idle_pp0_0to25 = ap_const_logic_1))) then 
                ap_loop_exit_ready_pp0_iter15_reg <= ap_const_logic_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
                ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
            end if; 
        end if;
    end process;

    ap_loop_exit_ready_pp0_iter16_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_condition_exit_pp0_iter26_stage0) and (ap_idle_pp0_0to25 = ap_const_logic_1))) then 
                ap_loop_exit_ready_pp0_iter16_reg <= ap_const_logic_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
                ap_loop_exit_ready_pp0_iter16_reg <= ap_loop_exit_ready_pp0_iter15_reg;
            end if; 
        end if;
    end process;

    ap_loop_exit_ready_pp0_iter17_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_condition_exit_pp0_iter26_stage0) and (ap_idle_pp0_0to25 = ap_const_logic_1))) then 
                ap_loop_exit_ready_pp0_iter17_reg <= ap_const_logic_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
                ap_loop_exit_ready_pp0_iter17_reg <= ap_loop_exit_ready_pp0_iter16_reg;
            end if; 
        end if;
    end process;

    ap_loop_exit_ready_pp0_iter18_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_condition_exit_pp0_iter26_stage0) and (ap_idle_pp0_0to25 = ap_const_logic_1))) then 
                ap_loop_exit_ready_pp0_iter18_reg <= ap_const_logic_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
                ap_loop_exit_ready_pp0_iter18_reg <= ap_loop_exit_ready_pp0_iter17_reg;
            end if; 
        end if;
    end process;

    ap_loop_exit_ready_pp0_iter19_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_condition_exit_pp0_iter26_stage0) and (ap_idle_pp0_0to25 = ap_const_logic_1))) then 
                ap_loop_exit_ready_pp0_iter19_reg <= ap_const_logic_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
                ap_loop_exit_ready_pp0_iter19_reg <= ap_loop_exit_ready_pp0_iter18_reg;
            end if; 
        end if;
    end process;

    ap_loop_exit_ready_pp0_iter1_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_condition_exit_pp0_iter26_stage0) and (ap_idle_pp0_0to25 = ap_const_logic_1))) then 
                ap_loop_exit_ready_pp0_iter1_reg <= ap_const_logic_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
            end if; 
        end if;
    end process;

    ap_loop_exit_ready_pp0_iter20_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_condition_exit_pp0_iter26_stage0) and (ap_idle_pp0_0to25 = ap_const_logic_1))) then 
                ap_loop_exit_ready_pp0_iter20_reg <= ap_const_logic_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
                ap_loop_exit_ready_pp0_iter20_reg <= ap_loop_exit_ready_pp0_iter19_reg;
            end if; 
        end if;
    end process;

    ap_loop_exit_ready_pp0_iter21_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_condition_exit_pp0_iter26_stage0) and (ap_idle_pp0_0to25 = ap_const_logic_1))) then 
                ap_loop_exit_ready_pp0_iter21_reg <= ap_const_logic_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
                ap_loop_exit_ready_pp0_iter21_reg <= ap_loop_exit_ready_pp0_iter20_reg;
            end if; 
        end if;
    end process;

    ap_loop_exit_ready_pp0_iter22_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_condition_exit_pp0_iter26_stage0) and (ap_idle_pp0_0to25 = ap_const_logic_1))) then 
                ap_loop_exit_ready_pp0_iter22_reg <= ap_const_logic_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
                ap_loop_exit_ready_pp0_iter22_reg <= ap_loop_exit_ready_pp0_iter21_reg;
            end if; 
        end if;
    end process;

    ap_loop_exit_ready_pp0_iter23_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_condition_exit_pp0_iter26_stage0) and (ap_idle_pp0_0to25 = ap_const_logic_1))) then 
                ap_loop_exit_ready_pp0_iter23_reg <= ap_const_logic_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
                ap_loop_exit_ready_pp0_iter23_reg <= ap_loop_exit_ready_pp0_iter22_reg;
            end if; 
        end if;
    end process;

    ap_loop_exit_ready_pp0_iter24_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_condition_exit_pp0_iter26_stage0) and (ap_idle_pp0_0to25 = ap_const_logic_1))) then 
                ap_loop_exit_ready_pp0_iter24_reg <= ap_const_logic_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
                ap_loop_exit_ready_pp0_iter24_reg <= ap_loop_exit_ready_pp0_iter23_reg;
            end if; 
        end if;
    end process;

    ap_loop_exit_ready_pp0_iter25_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_condition_exit_pp0_iter26_stage0) and (ap_idle_pp0_0to25 = ap_const_logic_1))) then 
                ap_loop_exit_ready_pp0_iter25_reg <= ap_const_logic_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
                ap_loop_exit_ready_pp0_iter25_reg <= ap_loop_exit_ready_pp0_iter24_reg;
            end if; 
        end if;
    end process;

    ap_loop_exit_ready_pp0_iter26_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_condition_exit_pp0_iter26_stage0) and (ap_idle_pp0_0to25 = ap_const_logic_1))) then 
                ap_loop_exit_ready_pp0_iter26_reg <= ap_const_logic_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
                ap_loop_exit_ready_pp0_iter26_reg <= ap_loop_exit_ready_pp0_iter25_reg;
            end if; 
        end if;
    end process;

    ap_loop_exit_ready_pp0_iter2_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_condition_exit_pp0_iter26_stage0) and (ap_idle_pp0_0to25 = ap_const_logic_1))) then 
                ap_loop_exit_ready_pp0_iter2_reg <= ap_const_logic_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
            end if; 
        end if;
    end process;

    ap_loop_exit_ready_pp0_iter3_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_condition_exit_pp0_iter26_stage0) and (ap_idle_pp0_0to25 = ap_const_logic_1))) then 
                ap_loop_exit_ready_pp0_iter3_reg <= ap_const_logic_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
            end if; 
        end if;
    end process;

    ap_loop_exit_ready_pp0_iter4_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_condition_exit_pp0_iter26_stage0) and (ap_idle_pp0_0to25 = ap_const_logic_1))) then 
                ap_loop_exit_ready_pp0_iter4_reg <= ap_const_logic_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
            end if; 
        end if;
    end process;

    ap_loop_exit_ready_pp0_iter5_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_condition_exit_pp0_iter26_stage0) and (ap_idle_pp0_0to25 = ap_const_logic_1))) then 
                ap_loop_exit_ready_pp0_iter5_reg <= ap_const_logic_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
            end if; 
        end if;
    end process;

    ap_loop_exit_ready_pp0_iter6_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_condition_exit_pp0_iter26_stage0) and (ap_idle_pp0_0to25 = ap_const_logic_1))) then 
                ap_loop_exit_ready_pp0_iter6_reg <= ap_const_logic_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
                ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
            end if; 
        end if;
    end process;

    ap_loop_exit_ready_pp0_iter7_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_condition_exit_pp0_iter26_stage0) and (ap_idle_pp0_0to25 = ap_const_logic_1))) then 
                ap_loop_exit_ready_pp0_iter7_reg <= ap_const_logic_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
                ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
            end if; 
        end if;
    end process;

    ap_loop_exit_ready_pp0_iter8_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_condition_exit_pp0_iter26_stage0) and (ap_idle_pp0_0to25 = ap_const_logic_1))) then 
                ap_loop_exit_ready_pp0_iter8_reg <= ap_const_logic_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
                ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
            end if; 
        end if;
    end process;

    ap_loop_exit_ready_pp0_iter9_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_condition_exit_pp0_iter26_stage0) and (ap_idle_pp0_0to25 = ap_const_logic_1))) then 
                ap_loop_exit_ready_pp0_iter9_reg <= ap_const_logic_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
                ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
            end if; 
        end if;
    end process;

    i_fu_332_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                i_fu_332 <= ap_const_lv10_0;
            elsif (((icmp_ln90_fu_505_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then 
                i_fu_332 <= add_ln90_fu_511_p2;
            end if; 
        end if;
    end process;

    or_i10_i12_fu_336_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    or_i10_i12_fu_336 <= zext_ln88_cast_fu_488_p1;
                elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln90_reg_1904 = ap_const_lv1_0))) then 
                    or_i10_i12_fu_336 <= or_ln18_1_fu_650_p4;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then
                B_reg_2116 <= B_fu_1232_p1;
                B_trunc_reg_2131 <= select_ln506_1_fu_1225_p3(21 downto 7);
                Mx_1_reg_2121 <= Mx_1_fu_1236_p3;
                Mx_1_reg_2121_pp0_iter9_reg <= Mx_1_reg_2121;
                Mx_bits_reg_2041 <= grp_fu_480_p2(76 downto 19);
                closepath_reg_2009 <= closepath_fu_736_p2;
                closepath_reg_2009_pp0_iter6_reg <= closepath_reg_2009;
                closepath_reg_2009_pp0_iter7_reg <= closepath_reg_2009_pp0_iter6_reg;
                din_exp_reg_1996 <= data_1_fu_711_p1(30 downto 23);
                din_exp_reg_1996_pp0_iter6_reg <= din_exp_reg_1996;
                din_exp_reg_1996_pp0_iter7_reg <= din_exp_reg_1996_pp0_iter6_reg;
                din_sig_reg_2003 <= din_sig_fu_732_p1;
                din_sign_reg_1991 <= data_1_fu_711_p1(31 downto 31);
                din_sign_reg_1991_pp0_iter6_reg <= din_sign_reg_1991;
                din_sign_reg_1991_pp0_iter7_reg <= din_sign_reg_1991_pp0_iter6_reg;
                gmem_addr_read_reg_1929 <= m_axi_gmem_RDATA;
                k_reg_2047 <= grp_fu_480_p2(79 downto 77);
                mu_reg_1964_pp0_iter10_reg <= mu_reg_1964_pp0_iter9_reg;
                mu_reg_1964_pp0_iter11_reg <= mu_reg_1964_pp0_iter10_reg;
                mu_reg_1964_pp0_iter12_reg <= mu_reg_1964_pp0_iter11_reg;
                mu_reg_1964_pp0_iter13_reg <= mu_reg_1964_pp0_iter12_reg;
                mu_reg_1964_pp0_iter14_reg <= mu_reg_1964_pp0_iter13_reg;
                mu_reg_1964_pp0_iter15_reg <= mu_reg_1964_pp0_iter14_reg;
                mu_reg_1964_pp0_iter16_reg <= mu_reg_1964_pp0_iter15_reg;
                mu_reg_1964_pp0_iter17_reg <= mu_reg_1964_pp0_iter16_reg;
                mu_reg_1964_pp0_iter4_reg <= mu_reg_1964;
                mu_reg_1964_pp0_iter5_reg <= mu_reg_1964_pp0_iter4_reg;
                mu_reg_1964_pp0_iter6_reg <= mu_reg_1964_pp0_iter5_reg;
                mu_reg_1964_pp0_iter7_reg <= mu_reg_1964_pp0_iter6_reg;
                mu_reg_1964_pp0_iter8_reg <= mu_reg_1964_pp0_iter7_reg;
                mu_reg_1964_pp0_iter9_reg <= mu_reg_1964_pp0_iter8_reg;
                result_reg_2201 <= grp_fu_476_p2(57 downto 29);
                tmp_7_i_reg_2126 <= select_ln506_1_fu_1225_p3(28 downto 22);
                tmp_8_i_reg_2207 <= grp_fu_476_p2(57 downto 42);
                tmp_9_i_reg_2212 <= grp_fu_476_p2(41 downto 29);
                tmp_reg_2111 <= grp_fu_467_p2;
                trunc_ln379_reg_2020 <= trunc_ln379_fu_771_p1;
                trunc_ln4_reg_2171 <= mul_ln29_fu_472_p2(44 downto 23);
                trunc_ln5_reg_2176 <= mul_ln30_fu_1328_p2(29 downto 16);
                val_reg_2308 <= val_fu_1740_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                B_squared_reg_2136 <= mul_ln23_fu_1265_p2(29 downto 15);
                Med_reg_2025 <= shl_ln379_fu_778_p2(99 downto 20);
                Mx_bits_2_reg_2052 <= Mx_bits_2_fu_846_p3;
                Mx_zeros_reg_2057 <= Mx_zeros_fu_901_p1;
                add_ln32_1_reg_2186 <= add_ln32_1_fu_1359_p2;
                and_ln271_reg_2070 <= and_ln271_fu_1109_p2;
                and_ln271_reg_2070_pp0_iter10_reg <= and_ln271_reg_2070_pp0_iter9_reg;
                and_ln271_reg_2070_pp0_iter11_reg <= and_ln271_reg_2070_pp0_iter10_reg;
                and_ln271_reg_2070_pp0_iter9_reg <= and_ln271_reg_2070;
                c_1_reg_2222 <= c_1_fu_1445_p3;
                c_reg_2217 <= c_fu_1427_p3;
                icmp_ln106_reg_2319 <= icmp_ln106_fu_1782_p2;
                icmp_ln282_reg_2076 <= icmp_ln282_fu_1114_p2;
                icmp_ln282_reg_2076_pp0_iter10_reg <= icmp_ln282_reg_2076_pp0_iter9_reg;
                icmp_ln282_reg_2076_pp0_iter11_reg <= icmp_ln282_reg_2076_pp0_iter10_reg;
                icmp_ln282_reg_2076_pp0_iter9_reg <= icmp_ln282_reg_2076;
                icmp_ln292_reg_2237 <= icmp_ln292_fu_1466_p2;
                icmp_ln306_reg_2248 <= icmp_ln306_fu_1478_p2;
                in_shift_1_reg_2232 <= in_shift_1_fu_1462_p1;
                mul_ln108_reg_2329 <= mul_ln108_fu_1797_p2;
                results_sign_2_reg_2083 <= results_sign_2_fu_1142_p2;
                results_sign_2_reg_2083_pp0_iter10_reg <= results_sign_2_reg_2083_pp0_iter9_reg;
                results_sign_2_reg_2083_pp0_iter11_reg <= results_sign_2_reg_2083_pp0_iter10_reg;
                results_sign_2_reg_2083_pp0_iter9_reg <= results_sign_2_reg_2083;
                shift_1_reg_2243 <= shift_1_fu_1472_p2;
                shl_ln108_2_reg_2350 <= shl_ln108_2_fu_1865_p2;
                shl_ln291_reg_2227 <= shl_ln291_fu_1456_p2;
                sin_basis_reg_2063 <= sin_basis_fu_905_p19;
                sin_basis_reg_2063_pp0_iter10_reg <= sin_basis_reg_2063_pp0_iter9_reg;
                sin_basis_reg_2063_pp0_iter11_reg <= sin_basis_reg_2063_pp0_iter10_reg;
                sin_basis_reg_2063_pp0_iter9_reg <= sin_basis_reg_2063;
                trunc_ln104_reg_2314 <= trunc_ln104_fu_1778_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then
                Ex_1_reg_2094 <= Ex_1_fu_1181_p2;
                Ex_1_reg_2094_pp0_iter10_reg <= Ex_1_reg_2094_pp0_iter9_reg;
                Ex_1_reg_2094_pp0_iter9_reg <= Ex_1_reg_2094;
                Mx_reg_2088 <= shl_ln504_fu_1163_p2(57 downto 29);
                gmem_addr_1_reg_2344 <= sext_ln108_fu_1844_p1;
                i_1_reg_1899 <= i_fu_332;
                i_1_reg_1899_pp0_iter10_reg <= i_1_reg_1899_pp0_iter9_reg;
                i_1_reg_1899_pp0_iter11_reg <= i_1_reg_1899_pp0_iter10_reg;
                i_1_reg_1899_pp0_iter12_reg <= i_1_reg_1899_pp0_iter11_reg;
                i_1_reg_1899_pp0_iter13_reg <= i_1_reg_1899_pp0_iter12_reg;
                i_1_reg_1899_pp0_iter14_reg <= i_1_reg_1899_pp0_iter13_reg;
                i_1_reg_1899_pp0_iter15_reg <= i_1_reg_1899_pp0_iter14_reg;
                i_1_reg_1899_pp0_iter16_reg <= i_1_reg_1899_pp0_iter15_reg;
                i_1_reg_1899_pp0_iter17_reg <= i_1_reg_1899_pp0_iter16_reg;
                i_1_reg_1899_pp0_iter18_reg <= i_1_reg_1899_pp0_iter17_reg;
                i_1_reg_1899_pp0_iter19_reg <= i_1_reg_1899_pp0_iter18_reg;
                i_1_reg_1899_pp0_iter1_reg <= i_1_reg_1899;
                i_1_reg_1899_pp0_iter20_reg <= i_1_reg_1899_pp0_iter19_reg;
                i_1_reg_1899_pp0_iter21_reg <= i_1_reg_1899_pp0_iter20_reg;
                i_1_reg_1899_pp0_iter22_reg <= i_1_reg_1899_pp0_iter21_reg;
                i_1_reg_1899_pp0_iter23_reg <= i_1_reg_1899_pp0_iter22_reg;
                i_1_reg_1899_pp0_iter2_reg <= i_1_reg_1899_pp0_iter1_reg;
                i_1_reg_1899_pp0_iter3_reg <= i_1_reg_1899_pp0_iter2_reg;
                i_1_reg_1899_pp0_iter4_reg <= i_1_reg_1899_pp0_iter3_reg;
                i_1_reg_1899_pp0_iter5_reg <= i_1_reg_1899_pp0_iter4_reg;
                i_1_reg_1899_pp0_iter6_reg <= i_1_reg_1899_pp0_iter5_reg;
                i_1_reg_1899_pp0_iter7_reg <= i_1_reg_1899_pp0_iter6_reg;
                i_1_reg_1899_pp0_iter8_reg <= i_1_reg_1899_pp0_iter7_reg;
                i_1_reg_1899_pp0_iter9_reg <= i_1_reg_1899_pp0_iter8_reg;
                icmp_ln271_1_reg_2035 <= icmp_ln271_1_fu_806_p2;
                icmp_ln271_1_reg_2035_pp0_iter7_reg <= icmp_ln271_1_reg_2035;
                icmp_ln90_reg_1904 <= icmp_ln90_fu_505_p2;
                icmp_ln90_reg_1904_pp0_iter10_reg <= icmp_ln90_reg_1904_pp0_iter9_reg;
                icmp_ln90_reg_1904_pp0_iter11_reg <= icmp_ln90_reg_1904_pp0_iter10_reg;
                icmp_ln90_reg_1904_pp0_iter12_reg <= icmp_ln90_reg_1904_pp0_iter11_reg;
                icmp_ln90_reg_1904_pp0_iter13_reg <= icmp_ln90_reg_1904_pp0_iter12_reg;
                icmp_ln90_reg_1904_pp0_iter14_reg <= icmp_ln90_reg_1904_pp0_iter13_reg;
                icmp_ln90_reg_1904_pp0_iter15_reg <= icmp_ln90_reg_1904_pp0_iter14_reg;
                icmp_ln90_reg_1904_pp0_iter16_reg <= icmp_ln90_reg_1904_pp0_iter15_reg;
                icmp_ln90_reg_1904_pp0_iter17_reg <= icmp_ln90_reg_1904_pp0_iter16_reg;
                icmp_ln90_reg_1904_pp0_iter18_reg <= icmp_ln90_reg_1904_pp0_iter17_reg;
                icmp_ln90_reg_1904_pp0_iter19_reg <= icmp_ln90_reg_1904_pp0_iter18_reg;
                icmp_ln90_reg_1904_pp0_iter1_reg <= icmp_ln90_reg_1904;
                icmp_ln90_reg_1904_pp0_iter20_reg <= icmp_ln90_reg_1904_pp0_iter19_reg;
                icmp_ln90_reg_1904_pp0_iter21_reg <= icmp_ln90_reg_1904_pp0_iter20_reg;
                icmp_ln90_reg_1904_pp0_iter22_reg <= icmp_ln90_reg_1904_pp0_iter21_reg;
                icmp_ln90_reg_1904_pp0_iter23_reg <= icmp_ln90_reg_1904_pp0_iter22_reg;
                icmp_ln90_reg_1904_pp0_iter24_reg <= icmp_ln90_reg_1904_pp0_iter23_reg;
                icmp_ln90_reg_1904_pp0_iter25_reg <= icmp_ln90_reg_1904_pp0_iter24_reg;
                icmp_ln90_reg_1904_pp0_iter2_reg <= icmp_ln90_reg_1904_pp0_iter1_reg;
                icmp_ln90_reg_1904_pp0_iter3_reg <= icmp_ln90_reg_1904_pp0_iter2_reg;
                icmp_ln90_reg_1904_pp0_iter4_reg <= icmp_ln90_reg_1904_pp0_iter3_reg;
                icmp_ln90_reg_1904_pp0_iter5_reg <= icmp_ln90_reg_1904_pp0_iter4_reg;
                icmp_ln90_reg_1904_pp0_iter6_reg <= icmp_ln90_reg_1904_pp0_iter5_reg;
                icmp_ln90_reg_1904_pp0_iter7_reg <= icmp_ln90_reg_1904_pp0_iter6_reg;
                icmp_ln90_reg_1904_pp0_iter8_reg <= icmp_ln90_reg_1904_pp0_iter7_reg;
                icmp_ln90_reg_1904_pp0_iter9_reg <= icmp_ln90_reg_1904_pp0_iter8_reg;
                lshr_ln_reg_1908 <= or_i10_i12_fu_336(31 downto 1);
                second_order_float_sin_cos_K1_load_reg_2161 <= second_order_float_sin_cos_K1_q0;
                second_order_float_sin_cos_K2_load_reg_2166 <= second_order_float_sin_cos_K2_q0;
                select_ln18_reg_2303 <= select_ln18_fu_1680_p3;
                shl_ln108_reg_2339 <= shl_ln108_fu_1828_p2;
                spike_time_2_reg_2324 <= spike_time_2_fu_1788_p3;
                sub_ln506_reg_2106 <= sub_ln506_fu_1195_p2;
                t1_reg_2156 <= second_order_float_sin_cos_K0_q0(29 downto 1);
                t_2_reg_2253 <= t_2_fu_1614_p4;
                t_2_reg_2253_pp0_iter12_reg <= t_2_reg_2253;
                t_2_reg_2253_pp0_iter13_reg <= t_2_reg_2253_pp0_iter12_reg;
                t_2_reg_2253_pp0_iter14_reg <= t_2_reg_2253_pp0_iter13_reg;
                t_2_reg_2253_pp0_iter15_reg <= t_2_reg_2253_pp0_iter14_reg;
                tmp_16_reg_2100 <= Ex_1_fu_1181_p2(7 downto 7);
                tmp_19_reg_2298 <= add_ln317_fu_1656_p2(8 downto 8);
                tmp_1_reg_2258 <= grp_fu_462_p2;
                tmp_4_reg_1919 <= or_i10_i12_fu_336(31 downto 2);
                trunc_ln108_reg_2334 <= trunc_ln108_fu_1820_p1;
                trunc_ln342_reg_2293 <= trunc_ln342_fu_1648_p1;
                u1_1_reg_1981 <= u1_1_fu_704_p3;
                xor_ln18_1_reg_1924 <= xor_ln18_1_fu_622_p2;
                xor_ln18_reg_1913 <= xor_ln18_fu_570_p2;
                xs_sign_reg_2288 <= data_fu_1627_p1(31 downto 31);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then
                conv_i11_i_reg_1959 <= grp_fu_454_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then
                conv_i_i_reg_1954 <= grp_fu_454_p1;
                sub_reg_1949 <= grp_fu_430_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                dc_reg_2283 <= grp_fu_430_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then
                latency_float_reg_2278 <= grp_fu_430_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then
                mu_reg_1964 <= grp_fu_436_p2;
                u1_reg_1969 <= grp_fu_441_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                mul_i_reg_2181 <= grp_fu_441_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                noise_reg_2273 <= grp_fu_449_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                u2_reg_1976 <= grp_fu_436_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then
                x_assign_reg_1986 <= grp_fu_436_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter16 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then
                z0_reg_2268 <= grp_fu_449_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage2_subdone, ap_block_pp0_stage0_subdone, ap_condition_exit_pp0_iter26_stage0, ap_idle_pp0_0to25, ap_idle_pp0_1to27, ap_block_pp0_stage1_subdone, ap_start_int)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                if (((ap_const_logic_1 = ap_condition_exit_pp0_iter26_stage0) and (ap_idle_pp0_0to25 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((not(((ap_start_int = ap_const_logic_0) and (ap_idle_pp0_1to27 = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_pp0_stage2 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                end if;
            when others =>  
                ap_NS_fsm <= "XXX";
        end case;
    end process;
    A_fu_1281_p3 <= (sin_basis_reg_2063 & tmp_7_i_reg_2126);
    B_fu_1232_p1 <= select_ln506_1_fu_1225_p3(22 - 1 downto 0);
    Ex_1_fu_1181_p2 <= std_logic_vector(unsigned(select_ln453_fu_1153_p3) - unsigned(zext_ln505_fu_1178_p1));
    Ex_2_fu_1483_p3 <= 
        Ex_1_reg_2094_pp0_iter10_reg when (sin_basis_reg_2063_pp0_iter11_reg(0) = '1') else 
        ap_const_lv8_0;
    Ex_fu_1148_p2 <= std_logic_vector(unsigned(din_exp_reg_1996_pp0_iter7_reg) + unsigned(ap_const_lv8_83));
    Mx_1_fu_1236_p3 <= 
        Mx_reg_2088 when (sin_basis_reg_2063(0) = '1') else 
        ap_const_lv29_1FFFFFFF;
    Mx_bits_1_fu_841_p2 <= std_logic_vector(unsigned(ap_const_lv58_0) - unsigned(Mx_bits_reg_2041));
    Mx_bits_2_fu_846_p3 <= 
        Mx_bits_1_fu_841_p2 when (trunc_ln491_fu_837_p1(0) = '1') else 
        Mx_bits_reg_2041;
    Mx_zeros_fu_901_p1 <= tmp_6_i_fu_893_p3(6 - 1 downto 0);
    X_fu_794_p3 <= (ap_const_lv1_1 & din_sig_reg_2003);
    add_ln108_1_fu_1814_p2 <= std_logic_vector(unsigned(add_ln108_fu_1809_p2) + unsigned(zext_ln90_fu_1803_p1));
    add_ln108_fu_1809_p2 <= std_logic_vector(unsigned(zext_ln108_2_fu_1806_p1) + unsigned(spikes));
    add_ln300_fu_1506_p2 <= std_logic_vector(signed(sext_ln252_fu_1489_p1) + signed(ap_const_lv9_7F));
    add_ln317_fu_1656_p2 <= std_logic_vector(unsigned(zext_ln317_fu_1652_p1) + unsigned(ap_const_lv9_181));
    add_ln32_1_fu_1359_p2 <= std_logic_vector(unsigned(add_ln32_fu_1350_p2) + unsigned(sext_ln32_2_fu_1356_p1));
    add_ln32_fu_1350_p2 <= std_logic_vector(signed(sext_ln32_fu_1344_p1) + signed(sext_ln32_1_fu_1347_p1));
    add_ln376_fu_742_p2 <= std_logic_vector(unsigned(din_exp_fu_722_p4) + unsigned(ap_const_lv8_C2));
    add_ln90_fu_511_p2 <= std_logic_vector(unsigned(i_fu_332) + unsigned(ap_const_lv10_1));
    addr_fu_748_p3 <= 
        ap_const_lv8_3F when (closepath_fu_736_p2(0) = '1') else 
        add_ln376_fu_742_p2;
    and_ln271_fu_1109_p2 <= (icmp_ln271_fu_1104_p2 and icmp_ln271_1_reg_2035_pp0_iter7_reg);
    and_ln31_fu_698_p2 <= (or_ln31_fu_692_p2 and grp_fu_457_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(1);
    ap_CS_fsm_pp0_stage2 <= ap_CS_fsm(2);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_00001_assign_proc : process(ap_enable_reg_pp0_iter27, ap_block_state82_pp0_stage0_iter27)
    begin
                ap_block_pp0_stage0_00001 <= ((ap_const_boolean_1 = ap_block_state82_pp0_stage0_iter27) and (ap_enable_reg_pp0_iter27 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter25, ap_enable_reg_pp0_iter27, m_axi_gmem_AWREADY, ap_block_state82_pp0_stage0_iter27)
    begin
                ap_block_pp0_stage0_11001 <= (((ap_const_boolean_1 = ap_block_state82_pp0_stage0_iter27) and (ap_enable_reg_pp0_iter27 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter25 = ap_const_logic_1) and (m_axi_gmem_AWREADY = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter25, ap_enable_reg_pp0_iter27, m_axi_gmem_AWREADY, ap_block_state82_pp0_stage0_iter27)
    begin
                ap_block_pp0_stage0_subdone <= (((ap_const_boolean_1 = ap_block_state82_pp0_stage0_iter27) and (ap_enable_reg_pp0_iter27 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter25 = ap_const_logic_1) and (m_axi_gmem_AWREADY = ap_const_logic_0)));
    end process;

        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage1_11001_assign_proc : process(ap_enable_reg_pp0_iter25, m_axi_gmem_WREADY)
    begin
                ap_block_pp0_stage1_11001 <= ((ap_enable_reg_pp0_iter25 = ap_const_logic_1) and (m_axi_gmem_WREADY = ap_const_logic_0));
    end process;


    ap_block_pp0_stage1_subdone_assign_proc : process(ap_enable_reg_pp0_iter25, m_axi_gmem_WREADY)
    begin
                ap_block_pp0_stage1_subdone <= ((ap_enable_reg_pp0_iter25 = ap_const_logic_1) and (m_axi_gmem_WREADY = ap_const_logic_0));
    end process;

        ap_block_pp0_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage2_00001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state3_pp0_stage2_iter0)
    begin
                ap_block_pp0_stage2_00001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state3_pp0_stage2_iter0));
    end process;


    ap_block_pp0_stage2_11001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state3_pp0_stage2_iter0)
    begin
                ap_block_pp0_stage2_11001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state3_pp0_stage2_iter0));
    end process;


    ap_block_pp0_stage2_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state3_pp0_stage2_iter0)
    begin
                ap_block_pp0_stage2_subdone <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state3_pp0_stage2_iter0));
    end process;


    ap_block_state3_pp0_stage2_iter0_assign_proc : process(m_axi_gmem_RVALID, icmp_ln90_reg_1904)
    begin
                ap_block_state3_pp0_stage2_iter0 <= ((icmp_ln90_reg_1904 = ap_const_lv1_0) and (m_axi_gmem_RVALID = ap_const_logic_0));
    end process;


    ap_block_state82_pp0_stage0_iter27_assign_proc : process(m_axi_gmem_BVALID)
    begin
                ap_block_state82_pp0_stage0_iter27 <= (m_axi_gmem_BVALID = ap_const_logic_0);
    end process;


    ap_condition_exit_pp0_iter0_stage2_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, icmp_ln90_reg_1904, ap_block_pp0_stage2_subdone)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (icmp_ln90_reg_1904 = ap_const_lv1_1))) then 
            ap_condition_exit_pp0_iter0_stage2 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_exit_pp0_iter26_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter26, icmp_ln90_reg_1904_pp0_iter25_reg, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_enable_reg_pp0_iter26 = ap_const_logic_1) and (icmp_ln90_reg_1904_pp0_iter25_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_condition_exit_pp0_iter26_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter26_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter26_reg)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter26_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_reg_pp0_iter0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0_reg, ap_start_int)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
            ap_enable_reg_pp0_iter0 <= ap_start_int;
        else 
            ap_enable_reg_pp0_iter0 <= ap_enable_reg_pp0_iter0_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12, ap_enable_reg_pp0_iter13, ap_enable_reg_pp0_iter14, ap_enable_reg_pp0_iter15, ap_enable_reg_pp0_iter16, ap_enable_reg_pp0_iter17, ap_enable_reg_pp0_iter18, ap_enable_reg_pp0_iter19, ap_enable_reg_pp0_iter20, ap_enable_reg_pp0_iter21, ap_enable_reg_pp0_iter22, ap_enable_reg_pp0_iter23, ap_enable_reg_pp0_iter24, ap_enable_reg_pp0_iter25, ap_enable_reg_pp0_iter26, ap_enable_reg_pp0_iter27)
    begin
        if (((ap_enable_reg_pp0_iter26 = ap_const_logic_0) and (ap_enable_reg_pp0_iter25 = ap_const_logic_0) and (ap_enable_reg_pp0_iter24 = ap_const_logic_0) and (ap_enable_reg_pp0_iter23 = ap_const_logic_0) and (ap_enable_reg_pp0_iter22 = ap_const_logic_0) and (ap_enable_reg_pp0_iter21 = ap_const_logic_0) and (ap_enable_reg_pp0_iter20 = ap_const_logic_0) and (ap_enable_reg_pp0_iter19 = ap_const_logic_0) and (ap_enable_reg_pp0_iter18 = ap_const_logic_0) and (ap_enable_reg_pp0_iter17 = ap_const_logic_0) and (ap_enable_reg_pp0_iter16 = ap_const_logic_0) and (ap_enable_reg_pp0_iter15 = ap_const_logic_0) and (ap_enable_reg_pp0_iter14 = ap_const_logic_0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = 
    ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter27 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to25_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12, ap_enable_reg_pp0_iter13, ap_enable_reg_pp0_iter14, ap_enable_reg_pp0_iter15, ap_enable_reg_pp0_iter16, ap_enable_reg_pp0_iter17, ap_enable_reg_pp0_iter18, ap_enable_reg_pp0_iter19, ap_enable_reg_pp0_iter20, ap_enable_reg_pp0_iter21, ap_enable_reg_pp0_iter22, ap_enable_reg_pp0_iter23, ap_enable_reg_pp0_iter24, ap_enable_reg_pp0_iter25)
    begin
        if (((ap_enable_reg_pp0_iter25 = ap_const_logic_0) and (ap_enable_reg_pp0_iter24 = ap_const_logic_0) and (ap_enable_reg_pp0_iter23 = ap_const_logic_0) and (ap_enable_reg_pp0_iter22 = ap_const_logic_0) and (ap_enable_reg_pp0_iter21 = ap_const_logic_0) and (ap_enable_reg_pp0_iter20 = ap_const_logic_0) and (ap_enable_reg_pp0_iter19 = ap_const_logic_0) and (ap_enable_reg_pp0_iter18 = ap_const_logic_0) and (ap_enable_reg_pp0_iter17 = ap_const_logic_0) and (ap_enable_reg_pp0_iter16 = ap_const_logic_0) and (ap_enable_reg_pp0_iter15 = ap_const_logic_0) and (ap_enable_reg_pp0_iter14 = ap_const_logic_0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) 
    and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0_0to25 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to25 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_1to27_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12, ap_enable_reg_pp0_iter13, ap_enable_reg_pp0_iter14, ap_enable_reg_pp0_iter15, ap_enable_reg_pp0_iter16, ap_enable_reg_pp0_iter17, ap_enable_reg_pp0_iter18, ap_enable_reg_pp0_iter19, ap_enable_reg_pp0_iter20, ap_enable_reg_pp0_iter21, ap_enable_reg_pp0_iter22, ap_enable_reg_pp0_iter23, ap_enable_reg_pp0_iter24, ap_enable_reg_pp0_iter25, ap_enable_reg_pp0_iter26, ap_enable_reg_pp0_iter27)
    begin
        if (((ap_enable_reg_pp0_iter26 = ap_const_logic_0) and (ap_enable_reg_pp0_iter25 = ap_const_logic_0) and (ap_enable_reg_pp0_iter24 = ap_const_logic_0) and (ap_enable_reg_pp0_iter23 = ap_const_logic_0) and (ap_enable_reg_pp0_iter22 = ap_const_logic_0) and (ap_enable_reg_pp0_iter21 = ap_const_logic_0) and (ap_enable_reg_pp0_iter20 = ap_const_logic_0) and (ap_enable_reg_pp0_iter19 = ap_const_logic_0) and (ap_enable_reg_pp0_iter18 = ap_const_logic_0) and (ap_enable_reg_pp0_iter17 = ap_const_logic_0) and (ap_enable_reg_pp0_iter16 = ap_const_logic_0) and (ap_enable_reg_pp0_iter15 = ap_const_logic_0) and (ap_enable_reg_pp0_iter14 = ap_const_logic_0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = 
    ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter27 = ap_const_logic_0))) then 
            ap_idle_pp0_1to27 <= ap_const_logic_1;
        else 
            ap_idle_pp0_1to27 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage2;
    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_subdone)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;

    bitcast_ln31_fu_663_p1 <= u1_reg_1969;
    bitcast_ln327_fu_1623_p1 <= t_2_reg_2253_pp0_iter15_reg;
    
    c_1_fu_1445_p3_proc : process(tmp_10_i_fu_1435_p4)
    begin
        c_1_fu_1445_p3 <= std_logic_vector(to_unsigned(32, 32));
        for i in 0 to 32 - 1 loop
            if tmp_10_i_fu_1435_p4(i) = '1' then
                c_1_fu_1445_p3 <= std_logic_vector(to_unsigned(i,32));
                exit;
            end if;
        end loop;
    end process;

    
    c_fu_1427_p3_proc : process(tmp_1_i_fu_1417_p4)
    begin
        c_fu_1427_p3 <= std_logic_vector(to_unsigned(32, 32));
        for i in 0 to 32 - 1 loop
            if tmp_1_i_fu_1417_p4(i) = '1' then
                c_fu_1427_p3 <= std_logic_vector(to_unsigned(i,32));
                exit;
            end if;
        end loop;
    end process;

    closepath_fu_736_p2 <= "1" when (unsigned(din_exp_fu_722_p4) < unsigned(ap_const_lv8_7E)) else "0";
    data_1_fu_711_p1 <= x_assign_reg_1986;
    data_fu_1627_p1 <= dc_reg_2283;
    din_exp_fu_722_p4 <= data_1_fu_711_p1(30 downto 23);
    din_sig_fu_732_p1 <= data_1_fu_711_p1(23 - 1 downto 0);
    empty_37_fu_1558_p3 <= 
        tmp_5_fu_1539_p4 when (icmp_ln292_reg_2237(0) = '1') else 
        tmp_7_fu_1549_p4;
    empty_fu_1535_p1 <= newexp_fu_1516_p2(8 - 1 downto 0);

    gmem_blk_n_AW_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter25, m_axi_gmem_AWREADY, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp0_iter25 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            gmem_blk_n_AW <= m_axi_gmem_AWREADY;
        else 
            gmem_blk_n_AW <= ap_const_logic_1;
        end if; 
    end process;


    gmem_blk_n_B_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter27, m_axi_gmem_BVALID, ap_block_pp0_stage0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter27 = ap_const_logic_1))) then 
            gmem_blk_n_B <= m_axi_gmem_BVALID;
        else 
            gmem_blk_n_B <= ap_const_logic_1;
        end if; 
    end process;


    gmem_blk_n_R_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, m_axi_gmem_RVALID, icmp_ln90_reg_1904, ap_block_pp0_stage2)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (icmp_ln90_reg_1904 = ap_const_lv1_0))) then 
            gmem_blk_n_R <= m_axi_gmem_RVALID;
        else 
            gmem_blk_n_R <= ap_const_logic_1;
        end if; 
    end process;


    gmem_blk_n_W_assign_proc : process(ap_enable_reg_pp0_iter25, m_axi_gmem_WREADY, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1)
    begin
        if (((ap_enable_reg_pp0_iter25 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            gmem_blk_n_W <= m_axi_gmem_WREADY;
        else 
            gmem_blk_n_W <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_430_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)))) then 
            grp_fu_430_ce <= ap_const_logic_1;
        else 
            grp_fu_430_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_430_opcode_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter18, ap_enable_reg_pp0_iter20, ap_CS_fsm_pp0_stage2, icmp_ln90_reg_1904, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_00001, ap_block_pp0_stage2_00001, ap_block_pp0_stage0_00001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_00001) and (icmp_ln90_reg_1904 = ap_const_lv1_0))) then 
            grp_fu_430_opcode <= ap_const_lv2_1;
        elsif ((((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_00001)) or ((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_00001)))) then 
            grp_fu_430_opcode <= ap_const_lv2_0;
        else 
            grp_fu_430_opcode <= "XX";
        end if; 
    end process;


    grp_fu_430_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter18, ap_enable_reg_pp0_iter20, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, mu_reg_1964_pp0_iter17_reg, latency_float_reg_2278)
    begin
        if (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            grp_fu_430_p0 <= latency_float_reg_2278;
        elsif (((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            grp_fu_430_p0 <= mu_reg_1964_pp0_iter17_reg;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            grp_fu_430_p0 <= ap_const_lv32_3F800000;
        else 
            grp_fu_430_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_430_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter18, ap_enable_reg_pp0_iter20, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, intensity_fu_646_p1, noise_reg_2273)
    begin
        if (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            grp_fu_430_p1 <= ap_const_lv32_3F000000;
        elsif (((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            grp_fu_430_p1 <= noise_reg_2273;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            grp_fu_430_p1 <= intensity_fu_646_p1;
        else 
            grp_fu_430_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_436_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)))) then 
            grp_fu_436_ce <= ap_const_logic_1;
        else 
            grp_fu_436_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_436_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, sub_reg_1949, conv_i11_i_reg_1959, u2_reg_1976)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            grp_fu_436_p0 <= u2_reg_1976;
        elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            grp_fu_436_p0 <= conv_i11_i_reg_1959;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            grp_fu_436_p0 <= sub_reg_1949;
        else 
            grp_fu_436_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_436_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            grp_fu_436_p1 <= ap_const_lv32_40C90FDB;
        elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            grp_fu_436_p1 <= ap_const_lv32_2F800000;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            grp_fu_436_p1 <= ap_const_lv32_41C00000;
        else 
            grp_fu_436_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_441_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)))) then 
            grp_fu_441_ce <= ap_const_logic_1;
        else 
            grp_fu_441_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_441_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter9, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_block_pp0_stage0, conv_i_i_reg_1954, tmp_reg_2111)
    begin
        if (((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            grp_fu_441_p0 <= tmp_reg_2111;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            grp_fu_441_p0 <= conv_i_i_reg_1954;
        else 
            grp_fu_441_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_441_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter9, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            grp_fu_441_p1 <= ap_const_lv32_C0000000;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            grp_fu_441_p1 <= ap_const_lv32_2F800000;
        else 
            grp_fu_441_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_449_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)))) then 
            grp_fu_449_ce <= ap_const_logic_1;
        else 
            grp_fu_449_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_449_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter15, ap_enable_reg_pp0_iter17, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_block_pp0_stage0, tmp_1_reg_2258, z0_reg_2268)
    begin
        if (((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            grp_fu_449_p0 <= z0_reg_2268;
        elsif (((ap_enable_reg_pp0_iter15 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            grp_fu_449_p0 <= tmp_1_reg_2258;
        else 
            grp_fu_449_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_449_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter15, ap_enable_reg_pp0_iter17, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_block_pp0_stage0, bitcast_ln327_fu_1623_p1)
    begin
        if (((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            grp_fu_449_p1 <= ap_const_lv32_3FC00000;
        elsif (((ap_enable_reg_pp0_iter15 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            grp_fu_449_p1 <= bitcast_ln327_fu_1623_p1;
        else 
            grp_fu_449_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_454_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)))) then 
            grp_fu_454_ce <= ap_const_logic_1;
        else 
            grp_fu_454_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_454_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_block_pp0_stage0, or_ln_fu_639_p3, or_ln18_1_fu_650_p4)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            grp_fu_454_p0 <= or_ln18_1_fu_650_p4;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            grp_fu_454_p0 <= or_ln_fu_639_p3;
        else 
            grp_fu_454_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_457_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_fu_457_ce <= ap_const_logic_1;
        else 
            grp_fu_457_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_462_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)))) then 
            grp_fu_462_ce <= ap_const_logic_1;
        else 
            grp_fu_462_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_467_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)))) then 
            grp_fu_467_ce <= ap_const_logic_1;
        else 
            grp_fu_467_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_476_ce_assign_proc : process(ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)))) then 
            grp_fu_476_ce <= ap_const_logic_1;
        else 
            grp_fu_476_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_476_p1 <= grp_fu_476_p10(29 - 1 downto 0);
    grp_fu_476_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(Mx_1_reg_2121_pp0_iter9_reg),58));

    grp_fu_480_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)))) then 
            grp_fu_480_ce <= ap_const_logic_1;
        else 
            grp_fu_480_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_480_p1 <= grp_fu_480_p10(24 - 1 downto 0);
    grp_fu_480_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(X_fu_794_p3),80));
    icmp_ln106_fu_1782_p2 <= "1" when (unsigned(spike_time_1_fu_1770_p3) > unsigned(ap_const_lv31_18)) else "0";
    icmp_ln271_1_fu_806_p2 <= "1" when (din_sig_reg_2003 = ap_const_lv23_0) else "0";
    icmp_ln271_fu_1104_p2 <= "1" when (din_exp_reg_1996_pp0_iter7_reg = ap_const_lv8_0) else "0";
    icmp_ln282_fu_1114_p2 <= "1" when (din_exp_reg_1996_pp0_iter7_reg = ap_const_lv8_FF) else "0";
    icmp_ln292_fu_1466_p2 <= "1" when (c_fu_1427_p3 = ap_const_lv32_10) else "0";
    icmp_ln306_fu_1478_p2 <= "1" when (result_reg_2201 = ap_const_lv29_0) else "0";
    icmp_ln31_1_fu_686_p2 <= "1" when (trunc_ln31_fu_676_p1 = ap_const_lv23_0) else "0";
    icmp_ln31_fu_680_p2 <= "0" when (tmp_2_fu_666_p4 = ap_const_lv8_FF) else "1";
    icmp_ln90_fu_505_p2 <= "1" when (i_fu_332 = ap_const_lv10_310) else "0";
    in_shift_1_fu_1462_p1 <= shl_ln291_fu_1456_p2(28 - 1 downto 0);
    index_fu_945_p3 <= (din_sign_reg_1991_pp0_iter7_reg & k_1_fu_831_p3);
    intensity_fu_646_p1 <= gmem_addr_read_reg_1929;
    k_1_fu_831_p3 <= 
        ap_const_lv3_0 when (closepath_reg_2009_pp0_iter7_reg(0) = '1') else 
        k_reg_2047;
    lshr_ln18_fu_1708_p2 <= std_logic_vector(shift_right(unsigned(zext_ln15_fu_1697_p1),to_integer(unsigned('0' & zext_ln18_fu_1704_p1(31-1 downto 0)))));
    lshr_ln1_fu_756_p4 <= addr_fu_748_p3(7 downto 4);
    lshr_ln506_fu_1213_p2 <= std_logic_vector(shift_right(unsigned(zext_ln506_1_fu_1210_p1),to_integer(unsigned('0' & zext_ln506_fu_1206_p1(31-1 downto 0)))));
    m_axi_gmem_ARADDR <= ap_const_lv64_0;
    m_axi_gmem_ARBURST <= ap_const_lv2_0;
    m_axi_gmem_ARCACHE <= ap_const_lv4_0;
    m_axi_gmem_ARID <= ap_const_lv1_0;
    m_axi_gmem_ARLEN <= ap_const_lv32_0;
    m_axi_gmem_ARLOCK <= ap_const_lv2_0;
    m_axi_gmem_ARPROT <= ap_const_lv3_0;
    m_axi_gmem_ARQOS <= ap_const_lv4_0;
    m_axi_gmem_ARREGION <= ap_const_lv4_0;
    m_axi_gmem_ARSIZE <= ap_const_lv3_0;
    m_axi_gmem_ARUSER <= ap_const_lv1_0;
    m_axi_gmem_ARVALID <= ap_const_logic_0;
    m_axi_gmem_AWADDR <= gmem_addr_1_reg_2344;
    m_axi_gmem_AWBURST <= ap_const_lv2_0;
    m_axi_gmem_AWCACHE <= ap_const_lv4_0;
    m_axi_gmem_AWID <= ap_const_lv1_0;
    m_axi_gmem_AWLEN <= ap_const_lv64_1(32 - 1 downto 0);
    m_axi_gmem_AWLOCK <= ap_const_lv2_0;
    m_axi_gmem_AWPROT <= ap_const_lv3_0;
    m_axi_gmem_AWQOS <= ap_const_lv4_0;
    m_axi_gmem_AWREGION <= ap_const_lv4_0;
    m_axi_gmem_AWSIZE <= ap_const_lv3_0;
    m_axi_gmem_AWUSER <= ap_const_lv1_0;

    m_axi_gmem_AWVALID_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter25, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter25 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            m_axi_gmem_AWVALID <= ap_const_logic_1;
        else 
            m_axi_gmem_AWVALID <= ap_const_logic_0;
        end if; 
    end process;


    m_axi_gmem_BREADY_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter27, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter27 = ap_const_logic_1))) then 
            m_axi_gmem_BREADY <= ap_const_logic_1;
        else 
            m_axi_gmem_BREADY <= ap_const_logic_0;
        end if; 
    end process;


    m_axi_gmem_RREADY_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, icmp_ln90_reg_1904, ap_block_pp0_stage2_11001)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln90_reg_1904 = ap_const_lv1_0))) then 
            m_axi_gmem_RREADY <= ap_const_logic_1;
        else 
            m_axi_gmem_RREADY <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_gmem_WDATA <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln108_2_reg_2350),32));
    m_axi_gmem_WID <= ap_const_lv1_0;
    m_axi_gmem_WLAST <= ap_const_logic_0;
    m_axi_gmem_WSTRB <= shl_ln108_reg_2339;
    m_axi_gmem_WUSER <= ap_const_lv1_0;

    m_axi_gmem_WVALID_assign_proc : process(ap_enable_reg_pp0_iter25, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_enable_reg_pp0_iter25 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then 
            m_axi_gmem_WVALID <= ap_const_logic_1;
        else 
            m_axi_gmem_WVALID <= ap_const_logic_0;
        end if; 
    end process;

    mantissa_fu_1688_p4 <= ((ap_const_lv1_1 & trunc_ln342_reg_2293) & ap_const_lv1_0);
    mul_ln108_fu_1797_p0 <= mul_ln108_fu_1797_p00(5 - 1 downto 0);
    mul_ln108_fu_1797_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(spike_time_2_reg_2324),15));
    mul_ln108_fu_1797_p1 <= ap_const_lv15_310(11 - 1 downto 0);
    mul_ln23_fu_1265_p0 <= zext_ln23_fu_1262_p1(15 - 1 downto 0);
    mul_ln23_fu_1265_p1 <= zext_ln23_fu_1262_p1(15 - 1 downto 0);
    mul_ln29_fu_472_p1 <= mul_ln29_fu_472_p10(22 - 1 downto 0);
    mul_ln29_fu_472_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(B_reg_2116),45));
    mul_ln30_fu_1328_p0 <= mul_ln30_fu_1328_p00(15 - 1 downto 0);
    mul_ln30_fu_1328_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(B_squared_reg_2136),30));
    newexp_fu_1516_p2 <= std_logic_vector(signed(sext_ln300_fu_1512_p1) - signed(shift_2_fu_1501_p3));
    not_and_ln271_i_demorgan_fu_1131_p2 <= (icmp_ln271_fu_1104_p2 and icmp_ln271_1_reg_2035_pp0_iter7_reg);
    not_and_ln271_i_fu_1136_p2 <= (not_and_ln271_i_demorgan_fu_1131_p2 xor ap_const_lv1_1);
    or_ln18_1_fu_650_p4 <= ((xor_ln18_1_reg_1924 & xor_ln18_reg_1913) & tmp_4_reg_1919);
    or_ln282_fu_1572_p2 <= (or_ln306_fu_1530_p2 or icmp_ln282_reg_2076_pp0_iter11_reg);
    or_ln306_fu_1530_p2 <= (tmp_17_fu_1522_p3 or icmp_ln306_reg_2248);
    or_ln31_fu_692_p2 <= (icmp_ln31_fu_680_p2 or icmp_ln31_1_fu_686_p2);
    or_ln_fu_639_p3 <= (xor_ln18_reg_1913 & lshr_ln_reg_1908);
    out_bits_2_fu_1410_p3 <= (tmp_9_i_reg_2212 & ap_const_lv19_40000);
    out_bits_fu_1403_p3 <= (tmp_8_i_reg_2207 & ap_const_lv16_8000);
    ref_4oPi_table_100_address0 <= zext_ln378_fu_766_p1(4 - 1 downto 0);

    ref_4oPi_table_100_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter5, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
            ref_4oPi_table_100_ce0_local <= ap_const_logic_1;
        else 
            ref_4oPi_table_100_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    result_4_fu_1747_p2 <= std_logic_vector(unsigned(ap_const_lv32_0) - unsigned(val_reg_2308));
    result_5_fu_1752_p3 <= 
        result_4_fu_1747_p2 when (xs_sign_reg_2288(0) = '1') else 
        val_reg_2308;
    results_exp_1_fu_1600_p3 <= 
        ap_const_lv8_7F when (and_ln271_reg_2070_pp0_iter11_reg(0) = '1') else 
        results_exp_fu_1577_p3;
    results_exp_fu_1577_p3 <= 
        select_ln282_fu_1565_p3 when (or_ln282_fu_1572_p2(0) = '1') else 
        empty_fu_1535_p1;
    results_sig_1_fu_1607_p3 <= 
        ap_const_lv23_0 when (and_ln271_reg_2070_pp0_iter11_reg(0) = '1') else 
        results_sig_fu_1592_p3;
    results_sig_fu_1592_p3 <= 
        select_ln282_2_fu_1585_p3 when (or_ln282_fu_1572_p2(0) = '1') else 
        empty_37_fu_1558_p3;
    results_sign_1_fu_1125_p2 <= (xor_ln282_fu_1119_p2 and results_sign_fu_1096_p3);
    results_sign_2_fu_1142_p2 <= (results_sign_1_fu_1125_p2 and not_and_ln271_i_fu_1136_p2);
    results_sign_fu_1096_p3 <= 
        tmp_11_i_fu_952_p35 when (sin_basis_fu_905_p19(0) = '1') else 
        tmp_12_i_fu_1024_p35;
    second_order_float_sin_cos_K0_address0 <= zext_ln28_fu_1287_p1(8 - 1 downto 0);

    second_order_float_sin_cos_K0_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            second_order_float_sin_cos_K0_ce0_local <= ap_const_logic_1;
        else 
            second_order_float_sin_cos_K0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    second_order_float_sin_cos_K1_address0 <= zext_ln28_fu_1287_p1(8 - 1 downto 0);

    second_order_float_sin_cos_K1_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            second_order_float_sin_cos_K1_ce0_local <= ap_const_logic_1;
        else 
            second_order_float_sin_cos_K1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    second_order_float_sin_cos_K2_address0 <= zext_ln28_fu_1287_p1(8 - 1 downto 0);

    second_order_float_sin_cos_K2_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            second_order_float_sin_cos_K2_ce0_local <= ap_const_logic_1;
        else 
            second_order_float_sin_cos_K2_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    select_ln18_fu_1680_p3 <= 
        sext_ln18_fu_1676_p1 when (tmp_19_fu_1662_p3(0) = '1') else 
        add_ln317_fu_1656_p2;
    select_ln282_2_fu_1585_p3 <= 
        ap_const_lv23_7FFFFF when (icmp_ln282_reg_2076_pp0_iter11_reg(0) = '1') else 
        ap_const_lv23_0;
    select_ln282_fu_1565_p3 <= 
        ap_const_lv8_FF when (icmp_ln282_reg_2076_pp0_iter11_reg(0) = '1') else 
        ap_const_lv8_0;
    select_ln453_fu_1153_p3 <= 
        Ex_fu_1148_p2 when (closepath_reg_2009_pp0_iter7_reg(0) = '1') else 
        ap_const_lv8_0;
    select_ln506_1_fu_1225_p3 <= 
        lshr_ln506_fu_1213_p2 when (tmp_16_reg_2100(0) = '1') else 
        shl_ln506_fu_1219_p2;
    select_ln506_fu_1201_p3 <= 
        sub_ln506_reg_2106 when (tmp_16_reg_2100(0) = '1') else 
        Ex_1_reg_2094;
        sext_ln108_fu_1844_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln108_1_fu_1834_p4),64));

        sext_ln18_1_fu_1701_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln18_reg_2303),32));

        sext_ln18_fu_1676_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln18_fu_1670_p2),9));

        sext_ln252_fu_1489_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(Ex_2_fu_1483_p3),9));

        sext_ln300_fu_1512_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln300_fu_1506_p2),32));

        sext_ln32_1_fu_1347_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln4_reg_2171),30));

        sext_ln32_2_fu_1356_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln5_reg_2176),30));

        sext_ln32_fu_1344_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(t1_reg_2156),30));

        sext_ln75_fu_889_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_5_i_fu_881_p3),32));

    shift_1_fu_1472_p2 <= std_logic_vector(unsigned(c_1_fu_1445_p3) + unsigned(ap_const_lv32_10));
    shift_2_fu_1501_p3 <= 
        shift_1_reg_2243 when (icmp_ln292_reg_2237(0) = '1') else 
        c_reg_2217;
    shl_ln108_1_fu_1854_p3 <= (trunc_ln108_reg_2334 & ap_const_lv3_0);
    shl_ln108_2_fu_1865_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv25_1),to_integer(unsigned('0' & zext_ln108_3_fu_1861_p1(25-1 downto 0)))));
    shl_ln108_fu_1828_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv4_1),to_integer(unsigned('0' & zext_ln108_fu_1824_p1(4-1 downto 0)))));
    shl_ln18_fu_1714_p2 <= std_logic_vector(shift_left(unsigned(zext_ln15_fu_1697_p1),to_integer(unsigned('0' & zext_ln18_fu_1704_p1(31-1 downto 0)))));
    shl_ln291_1_fu_1496_p2 <= std_logic_vector(shift_left(unsigned(zext_ln291_1_fu_1493_p1),to_integer(unsigned('0' & c_1_reg_2222(31-1 downto 0)))));
    shl_ln291_fu_1456_p2 <= std_logic_vector(shift_left(unsigned(zext_ln291_fu_1453_p1),to_integer(unsigned('0' & c_fu_1427_p3(31-1 downto 0)))));
    shl_ln379_fu_778_p2 <= std_logic_vector(shift_left(unsigned(ref_4oPi_table_100_q0),to_integer(unsigned('0' & zext_ln379_fu_775_p1(31-1 downto 0)))));
    shl_ln504_fu_1163_p2 <= std_logic_vector(shift_left(unsigned(Mx_bits_2_reg_2052),to_integer(unsigned('0' & zext_ln504_fu_1160_p1(31-1 downto 0)))));
    shl_ln506_fu_1219_p2 <= std_logic_vector(shift_left(unsigned(zext_ln506_1_fu_1210_p1),to_integer(unsigned('0' & zext_ln506_fu_1206_p1(31-1 downto 0)))));
    sin_basis_fu_905_p17 <= "X";
    spike_time_1_fu_1770_p3 <= 
        ap_const_lv31_0 when (tmp_20_fu_1762_p3(0) = '1') else 
        trunc_ln58_fu_1758_p1;
    spike_time_2_fu_1788_p3 <= 
        ap_const_lv5_18 when (icmp_ln106_reg_2319(0) = '1') else 
        trunc_ln104_reg_2314;
    sub_ln18_fu_1670_p2 <= std_logic_vector(unsigned(ap_const_lv8_7F) - unsigned(xs_exp_fu_1638_p4));
    sub_ln506_fu_1195_p2 <= std_logic_vector(unsigned(ap_const_lv8_0) - unsigned(Ex_1_fu_1181_p2));
    t_2_fu_1614_p4 <= ((results_sign_2_reg_2083_pp0_iter11_reg & results_exp_1_fu_1600_p3) & results_sig_1_fu_1607_p3);
    t_fu_863_p3 <= (tmp_3_i8_fu_853_p4 & ap_const_lv1_1);
    tmp_10_fu_532_p3 <= or_i10_i12_fu_336(2 downto 2);
    
    tmp_10_i_fu_1435_p4_proc : process(out_bits_2_fu_1410_p3)
    variable vlo_cpy : STD_LOGIC_VECTOR(32+32 - 1 downto 0);
    variable vhi_cpy : STD_LOGIC_VECTOR(32+32 - 1 downto 0);
    variable v0_cpy : STD_LOGIC_VECTOR(32 - 1 downto 0);
    variable tmp_10_i_fu_1435_p4_i : integer;
    variable section : STD_LOGIC_VECTOR(32 - 1 downto 0);
    variable tmp_mask : STD_LOGIC_VECTOR(32 - 1 downto 0);
    variable resvalue, res_value, res_mask : STD_LOGIC_VECTOR(32 - 1 downto 0);
    begin
        vlo_cpy := (others => '0');
        vlo_cpy(5 - 1 downto 0) := ap_const_lv32_1F(5 - 1 downto 0);
        vhi_cpy := (others => '0');
        vhi_cpy(5 - 1 downto 0) := ap_const_lv32_0(5 - 1 downto 0);
        v0_cpy := out_bits_2_fu_1410_p3;
        if (vlo_cpy(5 - 1 downto 0) > vhi_cpy(5 - 1 downto 0)) then
            vhi_cpy(5-1 downto 0) := std_logic_vector(32-1-unsigned(ap_const_lv32_0(5-1 downto 0)));
            vlo_cpy(5-1 downto 0) := std_logic_vector(32-1-unsigned(ap_const_lv32_1F(5-1 downto 0)));
            for tmp_10_i_fu_1435_p4_i in 0 to 32-1 loop
                v0_cpy(tmp_10_i_fu_1435_p4_i) := out_bits_2_fu_1410_p3(32-1-tmp_10_i_fu_1435_p4_i);
            end loop;
        end if;
        res_value := std_logic_vector(shift_right(unsigned(v0_cpy), to_integer(unsigned('0' & vlo_cpy(5-1 downto 0)))));

        section := (others=>'0');
        section(5-1 downto 0) := std_logic_vector(unsigned(vhi_cpy(5-1 downto 0)) - unsigned(vlo_cpy(5-1 downto 0)));
        tmp_mask := (others => '1');
        res_mask := std_logic_vector(shift_left(unsigned(tmp_mask),to_integer(unsigned('0' & section(31-1 downto 0)))));
        res_mask := res_mask(32-2 downto 0) & '0';
        resvalue := res_value and not res_mask;
        tmp_10_i_fu_1435_p4 <= resvalue(32-1 downto 0);
    end process;

    tmp_11_fu_540_p3 <= or_i10_i12_fu_336(5 downto 5);
    tmp_11_i_fu_952_p33 <= "X";
    tmp_12_fu_576_p3 <= or_i10_i12_fu_336(4 downto 4);
    tmp_12_i_fu_1024_p33 <= "X";
    tmp_13_fu_584_p3 <= or_i10_i12_fu_336(1 downto 1);
    tmp_14_fu_592_p3 <= or_i10_i12_fu_336(6 downto 6);
    tmp_17_fu_1522_p3 <= newexp_fu_1516_p2(31 downto 31);
    tmp_19_fu_1662_p3 <= add_ln317_fu_1656_p2(8 downto 8);
    
    tmp_1_i_fu_1417_p4_proc : process(out_bits_fu_1403_p3)
    variable vlo_cpy : STD_LOGIC_VECTOR(32+32 - 1 downto 0);
    variable vhi_cpy : STD_LOGIC_VECTOR(32+32 - 1 downto 0);
    variable v0_cpy : STD_LOGIC_VECTOR(32 - 1 downto 0);
    variable tmp_1_i_fu_1417_p4_i : integer;
    variable section : STD_LOGIC_VECTOR(32 - 1 downto 0);
    variable tmp_mask : STD_LOGIC_VECTOR(32 - 1 downto 0);
    variable resvalue, res_value, res_mask : STD_LOGIC_VECTOR(32 - 1 downto 0);
    begin
        vlo_cpy := (others => '0');
        vlo_cpy(5 - 1 downto 0) := ap_const_lv32_1F(5 - 1 downto 0);
        vhi_cpy := (others => '0');
        vhi_cpy(5 - 1 downto 0) := ap_const_lv32_0(5 - 1 downto 0);
        v0_cpy := out_bits_fu_1403_p3;
        if (vlo_cpy(5 - 1 downto 0) > vhi_cpy(5 - 1 downto 0)) then
            vhi_cpy(5-1 downto 0) := std_logic_vector(32-1-unsigned(ap_const_lv32_0(5-1 downto 0)));
            vlo_cpy(5-1 downto 0) := std_logic_vector(32-1-unsigned(ap_const_lv32_1F(5-1 downto 0)));
            for tmp_1_i_fu_1417_p4_i in 0 to 32-1 loop
                v0_cpy(tmp_1_i_fu_1417_p4_i) := out_bits_fu_1403_p3(32-1-tmp_1_i_fu_1417_p4_i);
            end loop;
        end if;
        res_value := std_logic_vector(shift_right(unsigned(v0_cpy), to_integer(unsigned('0' & vlo_cpy(5-1 downto 0)))));

        section := (others=>'0');
        section(5-1 downto 0) := std_logic_vector(unsigned(vhi_cpy(5-1 downto 0)) - unsigned(vlo_cpy(5-1 downto 0)));
        tmp_mask := (others => '1');
        res_mask := std_logic_vector(shift_left(unsigned(tmp_mask),to_integer(unsigned('0' & section(31-1 downto 0)))));
        res_mask := res_mask(32-2 downto 0) & '0';
        resvalue := res_value and not res_mask;
        tmp_1_i_fu_1417_p4 <= resvalue(32-1 downto 0);
    end process;

    tmp_20_fu_1762_p3 <= result_5_fu_1752_p3(31 downto 31);
    tmp_2_fu_666_p4 <= bitcast_ln31_fu_663_p1(30 downto 23);
    tmp_3_i8_fu_853_p4 <= Mx_bits_2_fu_846_p3(57 downto 29);
    
    tmp_4_i_fu_871_p4_proc : process(t_fu_863_p3)
    variable vlo_cpy : STD_LOGIC_VECTOR(30+32 - 1 downto 0);
    variable vhi_cpy : STD_LOGIC_VECTOR(30+32 - 1 downto 0);
    variable v0_cpy : STD_LOGIC_VECTOR(30 - 1 downto 0);
    variable tmp_4_i_fu_871_p4_i : integer;
    variable section : STD_LOGIC_VECTOR(30 - 1 downto 0);
    variable tmp_mask : STD_LOGIC_VECTOR(30 - 1 downto 0);
    variable resvalue, res_value, res_mask : STD_LOGIC_VECTOR(30 - 1 downto 0);
    begin
        vlo_cpy := (others => '0');
        vlo_cpy(5 - 1 downto 0) := ap_const_lv32_1D(5 - 1 downto 0);
        vhi_cpy := (others => '0');
        vhi_cpy(5 - 1 downto 0) := ap_const_lv32_0(5 - 1 downto 0);
        v0_cpy := t_fu_863_p3;
        if (vlo_cpy(5 - 1 downto 0) > vhi_cpy(5 - 1 downto 0)) then
            vhi_cpy(5-1 downto 0) := std_logic_vector(30-1-unsigned(ap_const_lv32_0(5-1 downto 0)));
            vlo_cpy(5-1 downto 0) := std_logic_vector(30-1-unsigned(ap_const_lv32_1D(5-1 downto 0)));
            for tmp_4_i_fu_871_p4_i in 0 to 30-1 loop
                v0_cpy(tmp_4_i_fu_871_p4_i) := t_fu_863_p3(30-1-tmp_4_i_fu_871_p4_i);
            end loop;
        end if;
        res_value := std_logic_vector(shift_right(unsigned(v0_cpy), to_integer(unsigned('0' & vlo_cpy(5-1 downto 0)))));

        section := (others=>'0');
        section(5-1 downto 0) := std_logic_vector(unsigned(vhi_cpy(5-1 downto 0)) - unsigned(vlo_cpy(5-1 downto 0)));
        tmp_mask := (others => '1');
        res_mask := std_logic_vector(shift_left(unsigned(tmp_mask),to_integer(unsigned('0' & section(30-1 downto 0)))));
        res_mask := res_mask(30-2 downto 0) & '0';
        resvalue := res_value and not res_mask;
        tmp_4_i_fu_871_p4 <= resvalue(30-1 downto 0);
    end process;

    tmp_5_fu_1539_p4 <= shl_ln291_1_fu_1496_p2(27 downto 5);
    tmp_5_i_fu_881_p3 <= (ap_const_lv1_1 & tmp_4_i_fu_871_p4);
    tmp_6_fu_524_p3 <= or_i10_i12_fu_336(3 downto 3);
    
    tmp_6_i_fu_893_p3_proc : process(sext_ln75_fu_889_p1)
    begin
        tmp_6_i_fu_893_p3 <= std_logic_vector(to_unsigned(32, 32));
        for i in 0 to 32 - 1 loop
            if sext_ln75_fu_889_p1(i) = '1' then
                tmp_6_i_fu_893_p3 <= std_logic_vector(to_unsigned(i,32));
                exit;
            end if;
        end loop;
    end process;

    tmp_7_fu_1549_p4 <= shl_ln291_reg_2227(27 downto 5);
    tmp_8_fu_1720_p4 <= lshr_ln18_fu_1708_p2(55 downto 24);
    tmp_9_fu_1730_p4 <= shl_ln18_fu_1714_p2(55 downto 24);
    trunc_ln104_fu_1778_p1 <= spike_time_1_fu_1770_p3(5 - 1 downto 0);
    trunc_ln108_1_fu_1834_p4 <= add_ln108_1_fu_1814_p2(63 downto 2);
    trunc_ln108_fu_1820_p1 <= add_ln108_1_fu_1814_p2(2 - 1 downto 0);
    trunc_ln17_fu_520_p1 <= or_i10_i12_fu_336(1 - 1 downto 0);
    trunc_ln31_fu_676_p1 <= bitcast_ln31_fu_663_p1(23 - 1 downto 0);
    trunc_ln342_fu_1648_p1 <= data_fu_1627_p1(23 - 1 downto 0);
    trunc_ln379_fu_771_p1 <= addr_fu_748_p3(4 - 1 downto 0);
    trunc_ln491_fu_837_p1 <= k_1_fu_831_p3(1 - 1 downto 0);
    trunc_ln58_fu_1758_p1 <= result_5_fu_1752_p3(31 - 1 downto 0);
    u1_1_fu_704_p3 <= 
        ap_const_lv32_2EDBE6FF when (and_ln31_fu_698_p2(0) = '1') else 
        u1_reg_1969;
    val_fu_1740_p3 <= 
        tmp_8_fu_1720_p4 when (tmp_19_reg_2298(0) = '1') else 
        tmp_9_fu_1730_p4;
    xor_ln18_1_fu_622_p2 <= (xor_ln18_5_fu_616_p2 xor xor_ln18_4_fu_610_p2);
    xor_ln18_2_fu_564_p2 <= (xor_ln18_3_fu_558_p2 xor tmp_6_fu_524_p3);
    xor_ln18_3_fu_558_p2 <= (tmp_11_fu_540_p3 xor tmp_10_fu_532_p3);
    xor_ln18_4_fu_610_p2 <= (tmp_6_fu_524_p3 xor tmp_12_fu_576_p3);
    xor_ln18_5_fu_616_p2 <= (tmp_14_fu_592_p3 xor tmp_13_fu_584_p3);
    xor_ln18_fu_570_p2 <= (xor_ln18_2_fu_564_p2 xor trunc_ln17_fu_520_p1);
    xor_ln282_fu_1119_p2 <= (icmp_ln282_fu_1114_p2 xor ap_const_lv1_1);
    xs_exp_fu_1638_p4 <= data_fu_1627_p1(30 downto 23);
    zext_ln108_2_fu_1806_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln108_reg_2329),64));
    zext_ln108_3_fu_1861_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln108_1_fu_1854_p3),25));
    zext_ln108_fu_1824_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln108_fu_1820_p1),4));
    zext_ln15_fu_1697_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mantissa_fu_1688_p4),79));
    zext_ln18_fu_1704_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln18_1_fu_1701_p1),79));
    zext_ln23_fu_1262_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(B_trunc_reg_2131),30));
    zext_ln28_fu_1287_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(A_fu_1281_p3),64));
    zext_ln291_1_fu_1493_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(in_shift_1_reg_2232),32));
    zext_ln291_fu_1453_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(result_reg_2201),32));
    zext_ln317_fu_1652_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xs_exp_fu_1638_p4),9));
    zext_ln378_fu_766_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln1_fu_756_p4),64));
    zext_ln379_fu_775_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln379_reg_2020),100));
    zext_ln504_fu_1160_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(Mx_zeros_reg_2057),58));
    zext_ln505_fu_1178_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(Mx_zeros_reg_2057),8));
    zext_ln506_1_fu_1210_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(Mx_reg_2088),32));
    zext_ln506_fu_1206_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln506_fu_1201_p3),32));
    zext_ln88_cast_fu_488_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln88),32));
    zext_ln90_fu_1803_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_1_reg_1899_pp0_iter23_reg),64));
end behav;
