/*******************************************************************************/
/*  © Université Lille 1, The Pip Development Team (2015-2016)                 */
/*                                                                             */
/*  This software is a computer program whose purpose is to run a minimal,     */
/*  hypervisor relying on proven properties such as memory isolation.          */
/*                                                                             */
/*  This software is governed by the CeCILL license under French law and       */
/*  abiding by the rules of distribution of free software.  You can  use,      */
/*  modify and/ or redistribute the software under the terms of the CeCILL     */
/*  license as circulated by CEA, CNRS and INRIA at the following URL          */
/*  "http://www.cecill.info".                                                  */
/*                                                                             */
/*  As a counterpart to the access to the source code and  rights to copy,     */
/*  modify and redistribute granted by the license, users are provided only    */
/*  with a limited warranty  and the software's author,  the holder of the     */
/*  economic rights,  and the successive licensors  have only  limited         */
/*  liability.                                                                 */
/*                                                                             */
/*  In this respect, the user's attention is drawn to the risks associated     */
/*  with loading,  using,  modifying and/or developing or reproducing the      */
/*  software by the user in light of its specific status of free software,     */
/*  that may mean  that it is complicated to manipulate,  and  that  also      */
/*  therefore means  that it is reserved for developers  and  experienced      */
/*  professionals having in-depth computer knowledge. Users are therefore      */
/*  encouraged to load and test the software's suitability as regards their    */
/*  requirements in conditions enabling the security of their systems and/or   */
/*  data to be ensured and,  more generally, to use and operate it in the      */
/*  same conditions as regards security.                                       */
/*                                                                             */
/*  The fact that you are presently reading this means that you have had       */
/*  knowledge of the CeCILL license and that you accept its terms.             */
/*******************************************************************************/


/* Standard includes. */
#include <stdio.h>
#include <stdlib.h>
#include <string.h>
#include <stdint.h>

/* FreeRTOS includes. */
#include "FreeRTOS.h"
#include "task.h"
#include "timers.h"

/* Standard demo includes. */
#include "blocktim.h"
#include "flash_timer.h"
#include "semtest.h"
#include "GenQTest.h"
#include "QPeek.h"
#include "countsem.h"
#include "dynamic.h"
#include "QueueOverwrite.h"
#include "QueueSet.h"
#include "recmutex.h"
#include "EventGroupsDemo.h"
#include "death.h"
#include "TimerDemo.h"
#include "BlockQ.h"
#include "flop.h"
#include "TaskNotify.h"
#include "IntQueue.h"
#include "service.h"
#include "queue.h"


#include "task.h"
#include <pip/fpinfo.h>
#include <pip/debug.h>
#include <pip/paging.h>
#include <pip/compat.h>
#include "dhry.h"
#include "aes.h"
#include "cpuidh.h"

#include "CommonStructure.h"
#include "MyAppConfig.h"

#include "UART_DMA.h"
#include "GPIO_I2C.h"

#include <Galileo_Gen2_Board.h>
#include <Quark_x1000_support.h>
/*
#include "NWManager.h"
#include "Internal_Communication.h"
#include "CommonStructure.h"
#include "MyAppConfig.h"
#include "TokenValidator.h"
#include "AdminManager.h"
#include "ConfigManager.h"
#include "KeyManager.h"
*/











/*f a [potential] error has been detected.  Increasing the toggle rate in the
presense of an error gives visual feedback of the system status. */
#define mainNO_ERROR_CHECK_TASK_PERIOD      pdMS_TO_TICKS( 5000UL )
#define mainERROR_CHECK_TASK_PERIOD         pdMS_TO_TICKS( 1000UL )

/* The priorities of the various demo application tasks. */
#define mainSEM_TEST_PRIORITY               ( tskIDLE_PRIORITY + 1 )
#define mainBLOCK_Q_PRIORITY                ( tskIDLE_PRIORITY + 1 )
#define mainGEN_QUEUE_TASK_PRIORITY         ( tskIDLE_PRIORITY )
#define mainQUEUE_OVERWRITE_TASK_PRIORITY   ( tskIDLE_PRIORITY )
#define mainMATHS_TASK_PRIORITY             ( tskIDLE_PRIORITY )

/* The base period used by the timer test tasks. */
#define mainTIMER_TEST_PERIOD               ( 50 )

/* Parameters that are passed into the check tasks for no other purpose other
* than to check the port does this correctly. */
#define mainREG_TEST_1_PARAMETER            ( 0x12345678UL )
#define mainREG_TEST_2_PARAMETER            ( 0x87654321UL )

/*-----------------------------------------------------------*/

/*
*  * The function that implements the check task, as described at the top of this
*   * file.
*    */
static void prvCheckTask( void *pvParameters );

/*
*  * Entry points for the register check tasks, as described at the top of this
*   * file.
*    */
static void prvRegTest1Entry( void *pvParameters );
static void prvRegTest2Entry( void *pvParameters );

/*
 * Perform any hardware/peripheral related initialisation necessary to run the
 * demo.
 */
static void prvSetupHardware( void );

/*
*  * The implementation of the register check tasks, which are implemented in
*   * RegTest.S.  These functions are called by prvRegTest1Entry() and
*    * prvRegTest2Entry() respectively.
*     */
/*-----------------------------------------------------------*/

/* Constants used by the register check tasks when checking the FPU registers. */
const double dRegTest1_st7 = 7.0, dRegTest1_st6 = 6.0, dRegTest1_st5 = 5.0, dRegTest1_st4 = 4.0, dRegTest1_st3 = 3.0, dRegTest1_st2 = 2.0, dRegTest1_st1 = 1.0;
const double dRegTest2_st7 = 700.0, dRegTest2_st6 = 600.0, dRegTest2_st5 = 500.0, dRegTest2_st4 = 400.0, dRegTest2_st3 = 300.0, dRegTest2_st2 = 200.0, dRegTest2_st1 = 100.0;

/* Counters used by the register check tasks to indicate that they are still
* executing without having discovered any errors. */
volatile uint32_t ulRegTest1Counter, ulRegTest2Counter;
volatile uint32_t ulCheckLoops = 0;






extern void* _partition1, *_epartition1;
extern void* _partition2, *_epartition2;
extern void* _partition3, *_epartition3;
extern void* _partition4, *_epartition4;
extern void* _partition5, *_epartition5;

static const struct {uint32_t start, end;} part1 = {
	(uint32_t)&_partition1, (uint32_t)&_epartition1,
};


static const struct {uint32_t start, end;} part2 = {
	(uint32_t)&_partition2, (uint32_t)&_epartition2,
};

static const struct {uint32_t start, end;} part3 = {
	(uint32_t)&_partition3, (uint32_t)&_epartition3,
};

static const struct {uint32_t start, end;} part4 = {
	(uint32_t)&_partition4, (uint32_t)&_epartition4,
};

static const struct {uint32_t start, end;} part5 = {
	(uint32_t)&_partition5, (uint32_t)&_epartition5,
};

void parse_bootinfo(pip_fpinfo* bootinfo)
{
	if(bootinfo->magic == FPINFO_MAGIC)
	printf("\tBootinfo seems to be correct.\r\n");
	else {
		printf("\tBootinfo is invalid. Aborting.\r\n");
	}


	printf("\tAvailable memory starts at 0x%x and ends at 0x%x\r\n",(uint32_t)bootinfo->membegin,      (uint32_t)bootinfo->memend);


	printf("\tPip revision %s\r\n",bootinfo->revision);
	return;
}

uint32_t phy_dmaBuffer;
uint32_t vDmaBuffer;
uint32_t NW_vDmaBuffer;

TaskHandle_t owner;
TaskHandle_t NWManager;
TaskHandle_t sp1;
TaskHandle_t sp2;
TaskHandle_t sp3;
void main()
{

	/* Init the UART, GPIO, etc. */

	printf("Hardware set up \r\n");
	pip_fpinfo * bootinfo = (pip_fpinfo*)0xFFFFC000;
	printf("Hello I'm FreeRTOS\r\n");
	printf("We're going to start the Real-time \r\n");

	//Get Bootinfo for the available memory
	parse_bootinfo(bootinfo);

	//Initialize the avaible pages
	uint32_t paging = initPaging((void*)bootinfo->membegin,(void*)bootinfo->memend);
	//Creating protected domains

	//domain 1

	uint32_t size;

	vDmaBuffer = allocPage();
	phy_dmaBuffer = 0xE2D7000 - ( vDmaBuffer - bootinfo->membegin );
	NW_vDmaBuffer = 0xFFFEC000;



	printf("Create Network Manager partition 0x%x\r\n",NWManager);

	QueueHandle_t xQueue_2NW    = Null;
	QueueHandle_t xQueue_2OD_IC = Null;
	QueueHandle_t xQueue_2SP1D_IC = Null;
	QueueHandle_t xQueue_2SP2D_IC = Null;
	QueueHandle_t xQueue_2SP3D_IC = Null;
	printf("size of even_t %x\r\n",sizeof (event_t) );
	xQueue_2NW  = xQueueCreate( mainQUEUE_LENGTH, sizeof (event_t) );
	xQueue_2OD_IC  = xQueueCreate( mainQUEUE_LENGTH, sizeof (event_t) );
	xQueue_2SP1D_IC  = xQueueCreate( mainQUEUE_LENGTH, sizeof (event_t) );
	xQueue_2SP2D_IC  = xQueueCreate( mainQUEUE_LENGTH, sizeof (event_t) );
	xQueue_2SP3D_IC  = xQueueCreate( mainQUEUE_LENGTH, sizeof (event_t) );
	printf("List of queues %x %x %x %x %x, length %d, size %d\r\n",xQueue_2NW,xQueue_2OD_IC,xQueue_2SP1D_IC,xQueue_2SP2D_IC,xQueue_2SP3D_IC,mainQUEUE_LENGTH,sizeof(event_t));

	if( xQueue_2NW   == Null
		&& xQueue_2OD_IC == Null
		&& xQueue_2SP1D_IC == Null
		&& xQueue_2SP2D_IC == Null
		&& xQueue_2SP3D_IC == Null )
	{
		printf("Failure during Queue creation\r\n");
		for(;;);
	}else{
		printf("Queue created\r\n");
	}

	// MUST set the dma_buffer before hardware setup
	// TODO add protection to ensure dma_buffer setup before hardware initialization
	set_dma_buffer(phy_dmaBuffer);
	prvSetupHardware();

	// map queues to owner domain
	uint32_t queueOwner = allocPage();
	*(uint32_t*)(queueOwner+0x4) = xQueue_2NW;
	*(uint32_t*)(queueOwner+0x8) = xQueue_2OD_IC;
	*(uint32_t*)(queueOwner+0xC) = xQueue_2SP1D_IC;
	*(uint32_t*)(queueOwner+0x10) = xQueue_2SP2D_IC;
	*(uint32_t*)(queueOwner+0x14) = xQueue_2SP3D_IC;


	printf("Mapped into Owner\r\n");

	// map queues to network manager domain
	uint32_t queueNwMgr = allocPage();
	*(uint32_t*)(queueNwMgr+0x4) = xQueue_2NW;
	*(uint32_t*)(queueNwMgr+0x8) = xQueue_2OD_IC;
	*(uint32_t*)(queueNwMgr+0xC) = xQueue_2SP1D_IC;
	*(uint32_t*)(queueNwMgr+0x10) = xQueue_2SP2D_IC;
	*(uint32_t*)(queueNwMgr+0x14) = xQueue_2SP3D_IC;
	*(uint32_t*)(queueNwMgr+0x18) = phy_dmaBuffer;
	*(uint32_t*)(queueNwMgr+0x1C) = NW_vDmaBuffer;
	printf("Dma Buffer\t\t\t\t\t%x\r\n", vDmaBuffer);
	printf("v Dma Buffer\t\t\t\t\t%x\r\n", NW_vDmaBuffer);

	printf("Mapped into NW mngr\r\n");
	// map queues to sp1 domain
	uint32_t queueSP1 = allocPage();
	*(uint32_t*)(queueSP1+0x4) = xQueue_2NW;
	*(uint32_t*)(queueSP1+0x8) = xQueue_2OD_IC;
	*(uint32_t*)(queueSP1+0xC) = xQueue_2SP1D_IC;


	printf("Mapped into SP1\r\n");


	// map queues to sp2 domain
	uint32_t queueSP2 = allocPage();
	*(uint32_t*)(queueSP2+0x4) = xQueue_2NW;
	*(uint32_t*)(queueSP2+0x8) = xQueue_2OD_IC;
	*(uint32_t*)(queueSP2+0xC) = xQueue_2SP2D_IC;

	printf("Mapped into SP2\r\n");
	// map queues to sp3 domain
	uint32_t queueSP3 = allocPage();
	*(uint32_t*)(queueSP3+0x4) = xQueue_2NW;
	*(uint32_t*)(queueSP3+0x8) = xQueue_2OD_IC;
	*(uint32_t*)(queueSP3+0xC) = xQueue_2SP3D_IC;
	printf("Mapped into SP3\r\n");

	size = part1.end - part1.start;
	xTaskCreateProtected(part1.start, "owner", size, queueOwner, configMAX_PRIORITIES - 1, &owner);
	printf("Create Owner task partition 0x%x\r\n",owner);



	size = part2.end - part2.start;
	xTaskCreateProtected(part2.start, "sp1 task", size, queueSP1, configMAX_PRIORITIES - 2, &sp1);
	printf("Create SP1 task partition 0x%x\r\n",sp1);



	size = part3.end - part3.start;
	xTaskCreateProtected(part3.start, "sp2 task", size, queueSP2, configMAX_PRIORITIES - 2, &sp2);
	printf("Create SP2 task partition 0x%x\r\n",sp2);


	size = part4.end - part4.start;
	xTaskCreateProtected(part4.start, "sp3 task", size, queueSP3, configMAX_PRIORITIES - 2, &sp3);
	printf("Create SP3 task partition 0x%x\r\n",sp3);

	size = part5.end - part5.start;
	xTaskCreateProtected(part5.start, "Network Manager", size, queueNwMgr, configMAX_PRIORITIES - 3, &NWManager);



	printf("Queue mapped into childs\r\n");


	// uint32_t UART_1_PCI_BASE         = 0xE00A5000;
	// uint32_t UART_1_MMIO_BASE        = 0x9000B000;
	//
	// uint32_t UART_0_PCI_BASE         = 0xE00A1000;
	// uint32_t UART_0_MMIO_BASE        = 0x9000F000;
	// uint32_t DMA_0_MMIO_BASE         = 0x9000E000;
	//
	// uint32_t I2C_GPIO_CTRL_PCI_Base  = 0xE00AA000;
	// uint32_t GPIO_CTRL_MMIO_BASE     = 0x90006000;
	// uint32_t I2C_CTRL_MMIO_BASE      = 0x90007000;

	/*
	*  map hardware peripherals
	*/
	// map UART0
	//mapPageWrapper((uint32_t) &xQueue_2SP3D_IC,(uint32_t) &sp3, 0xB000000);



	mapPageWrapper((uint32_t) 0xE00A1000,*(uint32_t*)NWManager, 0xE00A1000);
	mapPageWrapper((uint32_t) 0x9000F000,*(uint32_t*) NWManager, 0x9000F000);
	mapPageWrapper((uint32_t) 0x9000E000,*(uint32_t*) NWManager, 0x9000E000);
	//mapPageWrapper((uint32_t) 0xE00AA000,*(uint32_t*) NWManager, 0xE00AA000);
	//mapPageWrapper((uint32_t) 0x90006000,*(uint32_t*) NWManager, 0x90006000);
	//mapPageWrapper((uint32_t) 0x90007000,*(uint32_t*) NWManager, 0x90007000);

	if(mapPageWrapper((uint32_t) vDmaBuffer,*(uint32_t*) NWManager, NW_vDmaBuffer))
	{	printf("Failted to map dmaBuffers");
		for(;;);
	}

	// Blink output leds
	//test_Galileo_Gen2_Blink_IOs();

	printf("Finished initialisation\r\n");
	vTaskStartScheduler();
	for(;;);
}


static void prvSetupHardware( void )
{
	// initialize debug serial port (UART1)
	//vInitializeGalileo_debug_SerialPort();

	// initialize client serial port (UART0)
	vInitializeGalileo_client_SerialPort();
	// initialize DMAC for client serial port for receiving
	vInitializeGalileo_client_SerialPort_RCVR_DMA();

	/*
	 * initialize GPIO controller
	 *
	 * GPIO<0> to GPIO<7>
	 */
	vGalileoInitializeGpioController();

	/*
	 * initialize GPIO Legacy
	 *
	 * GPIO<8> and GPIO<9>  (Core Well)
	 * and GPIO_SUS<0> to GPIO_SUS<5> (Resume Well)
	 */
	vGalileoInitializeLegacyGPIO();

	/*
	 * initialize IO 7 and IO 8
	 * they are not connected to Quark SoC directly
	 * instead they are connected to Expander 1 embedded on the Galileo Board
	 */
	Galileo_Gen2_Init_IO7_and_IO8();

	/* Route Intel Galileo Board IOs (GPIO, UART, ... to IO header) */
	vGalileoRoute_IOs();
}



void vApplicationMallocFailedHook(){
	return ;
}

void vAssertCalled(const char * file, unsigned long line){
}
