xpm_cdc.sv,systemverilog,xil_defaultlib,../../../../../Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="$ref_dir/../../../ipstatic"incdir="../../../ipstatic"
xpm_VCOMP.vhd,vhdl,xpm,../../../../../Xilinx/Vivado/2017.4/data/ip/xpm/xpm_VCOMP.vhd,incdir="$ref_dir/../../../ipstatic"incdir="../../../ipstatic"
CPU_Main_Clock_ip_clk_wiz.v,verilog,xil_defaultlib,../../../../project_1.srcs/sources_1/ip/CPU_Main_Clock_ip/CPU_Main_Clock_ip_clk_wiz.v,incdir="$ref_dir/../../../ipstatic"incdir="../../../ipstatic"
CPU_Main_Clock_ip.v,verilog,xil_defaultlib,../../../../project_1.srcs/sources_1/ip/CPU_Main_Clock_ip/CPU_Main_Clock_ip.v,incdir="$ref_dir/../../../ipstatic"incdir="../../../ipstatic"
glbl.v,Verilog,xil_defaultlib,glbl.v
