

================================================================
== Vivado HLS Report for 'Loop_memcpy_Ainputs_7'
================================================================
* Date:           Wed May  9 20:09:55 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        ANN
* Solution:       MASTERAXI
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.75|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   12|   12|   12|   12|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                                |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name           | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- memcpy.Ainputs.addr.inputs.V  |    4|    4|         3|          1|          1|     3|    yes   |
        +--------------------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	11  / (exitcond_i_i)
	9  / (!exitcond_i_i)
9 --> 
	10  / true
10 --> 
	8  / true
11 --> 

* FSM state operations: 

 <State 1> : 8.75ns
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%inputs_V_offset_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %inputs_V_offset)"
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%inputs_V_offset1_i_i = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %inputs_V_offset_read, i32 2, i32 31)"
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_i_i = zext i30 %inputs_V_offset1_i_i to i64"
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%inputs_V_addr = getelementptr i32* %inputs_V, i64 %tmp_i_i"
ST_1 : Operation 16 [7/7] (8.75ns)   --->   "%inputs_V_addr_i_i_rd = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %inputs_V_addr, i32 3)" [ANN/ANN.cpp:10]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 2> : 8.75ns
ST_2 : Operation 17 [6/7] (8.75ns)   --->   "%inputs_V_addr_i_i_rd = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %inputs_V_addr, i32 3)" [ANN/ANN.cpp:10]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 3> : 8.75ns
ST_3 : Operation 18 [5/7] (8.75ns)   --->   "%inputs_V_addr_i_i_rd = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %inputs_V_addr, i32 3)" [ANN/ANN.cpp:10]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 4> : 8.75ns
ST_4 : Operation 19 [4/7] (8.75ns)   --->   "%inputs_V_addr_i_i_rd = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %inputs_V_addr, i32 3)" [ANN/ANN.cpp:10]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 5> : 8.75ns
ST_5 : Operation 20 [3/7] (8.75ns)   --->   "%inputs_V_addr_i_i_rd = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %inputs_V_addr, i32 3)" [ANN/ANN.cpp:10]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 6> : 8.75ns
ST_6 : Operation 21 [2/7] (8.75ns)   --->   "%inputs_V_addr_i_i_rd = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %inputs_V_addr, i32 3)" [ANN/ANN.cpp:10]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 7> : 8.75ns
ST_7 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %inputs_V, [6 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 3, [7 x i8]* @p_str9, [6 x i8]* @p_str8, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_7 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %inputs_V, [6 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 3, [7 x i8]* @p_str9, [6 x i8]* @p_str8, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_7 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %result_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_7 : Operation 25 [1/1] (0.00ns)   --->   "%result_V_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %result_V)"
ST_7 : Operation 26 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %result_V_out, i32 %result_V_read)"   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_7 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %inputs_V, [6 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 3, [7 x i8]* @p_str9, [6 x i8]* @p_str8, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_7 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %inputs_V, [6 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 3, [7 x i8]* @p_str9, [6 x i8]* @p_str8, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_7 : Operation 29 [1/7] (8.75ns)   --->   "%inputs_V_addr_i_i_rd = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %inputs_V_addr, i32 3)" [ANN/ANN.cpp:10]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 30 [1/1] (1.76ns)   --->   "br label %burst.rd.header.i.i"

 <State 8> : 1.89ns
ST_8 : Operation 31 [1/1] (0.00ns)   --->   "%Ainputs_2_out_i_i = phi i32 [ undef, %entry ], [ %Ainputs_2_1_i_i, %burst.rd.body_ifconv.i.i ]" [ANN/ANN.cpp:10]
ST_8 : Operation 32 [1/1] (0.00ns)   --->   "%Ainputs_1_out_i_i = phi i32 [ undef, %entry ], [ %Ainputs_1_1_i_i, %burst.rd.body_ifconv.i.i ]" [ANN/ANN.cpp:10]
ST_8 : Operation 33 [1/1] (0.00ns)   --->   "%Ainputs_0_out_i_i = phi i32 [ undef, %entry ], [ %Ainputs_0_1_i_i, %burst.rd.body_ifconv.i.i ]" [ANN/ANN.cpp:10]
ST_8 : Operation 34 [1/1] (0.00ns)   --->   "%indvar_i_i = phi i2 [ 0, %entry ], [ %indvar_next_i_i, %burst.rd.body_ifconv.i.i ]"
ST_8 : Operation 35 [1/1] (0.95ns)   --->   "%exitcond_i_i = icmp eq i2 %indvar_i_i, -1"   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 36 [1/1] (1.56ns)   --->   "%indvar_next_i_i = add i2 %indvar_i_i, 1"   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 37 [1/1] (0.00ns)   --->   "br i1 %exitcond_i_i, label %.exit, label %burst.rd.body_ifconv.i.i"
ST_8 : Operation 38 [1/1] (0.95ns)   --->   "%sel_tmp_i_i = icmp eq i2 %indvar_i_i, 1"   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 39 [1/1] (0.95ns)   --->   "%sel_tmp2_i_i = icmp eq i2 %indvar_i_i, 0"   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

 <State 9> : 8.75ns
ST_9 : Operation 40 [1/1] (8.75ns)   --->   "%inputs_V_addr_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %inputs_V_addr)" [ANN/ANN.cpp:10]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 10> : 1.37ns
ST_10 : Operation 41 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"
ST_10 : Operation 42 [1/1] (0.00ns)   --->   "%burstread_rbegin_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s)"
ST_10 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str)"
ST_10 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([29 x i8]* @memcpy_OC_Ainputs_OC)"
ST_10 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node Ainputs_2_1_i_i)   --->   "%sel_tmp1_i_i = select i1 %sel_tmp_i_i, i32 %Ainputs_2_out_i_i, i32 %inputs_V_addr_read" [ANN/ANN.cpp:10]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 46 [1/1] (1.37ns) (out node of the LUT)   --->   "%Ainputs_2_1_i_i = select i1 %sel_tmp2_i_i, i32 %Ainputs_2_out_i_i, i32 %sel_tmp1_i_i" [ANN/ANN.cpp:10]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node Ainputs_1_1_i_i)   --->   "%sel_tmp5_i_i = select i1 %sel_tmp_i_i, i32 %inputs_V_addr_read, i32 %Ainputs_1_out_i_i" [ANN/ANN.cpp:10]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 48 [1/1] (1.37ns) (out node of the LUT)   --->   "%Ainputs_1_1_i_i = select i1 %sel_tmp2_i_i, i32 %Ainputs_1_out_i_i, i32 %sel_tmp5_i_i" [ANN/ANN.cpp:10]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 49 [1/1] (1.37ns)   --->   "%Ainputs_0_1_i_i = select i1 %sel_tmp2_i_i, i32 %inputs_V_addr_read, i32 %Ainputs_0_out_i_i" [ANN/ANN.cpp:10]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 50 [1/1] (0.00ns)   --->   "%burstread_rend_i_i = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin_i_i)"
ST_10 : Operation 51 [1/1] (0.00ns)   --->   "br label %burst.rd.header.i.i"

 <State 11> : 0.00ns
ST_11 : Operation 52 [1/1] (0.00ns)   --->   "%mrv_i_i = insertvalue { i32, i32, i32 } undef, i32 %Ainputs_2_out_i_i, 0" [ANN/ANN.cpp:10]
ST_11 : Operation 53 [1/1] (0.00ns)   --->   "%mrv_1_i_i = insertvalue { i32, i32, i32 } %mrv_i_i, i32 %Ainputs_1_out_i_i, 1" [ANN/ANN.cpp:10]
ST_11 : Operation 54 [1/1] (0.00ns)   --->   "%mrv_2_i_i = insertvalue { i32, i32, i32 } %mrv_1_i_i, i32 %Ainputs_0_out_i_i, 2" [ANN/ANN.cpp:10]
ST_11 : Operation 55 [1/1] (0.00ns)   --->   "ret { i32, i32, i32 } %mrv_2_i_i" [ANN/ANN.cpp:10]


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 8.75ns
The critical path consists of the following:
	wire read on port 'inputs_V_offset' [9]  (0 ns)
	'getelementptr' operation ('inputs_V_addr') [14]  (0 ns)
	bus request on port 'inputs_V' (ANN/ANN.cpp:10) [16]  (8.75 ns)

 <State 2>: 8.75ns
The critical path consists of the following:
	bus request on port 'inputs_V' (ANN/ANN.cpp:10) [16]  (8.75 ns)

 <State 3>: 8.75ns
The critical path consists of the following:
	bus request on port 'inputs_V' (ANN/ANN.cpp:10) [16]  (8.75 ns)

 <State 4>: 8.75ns
The critical path consists of the following:
	bus request on port 'inputs_V' (ANN/ANN.cpp:10) [16]  (8.75 ns)

 <State 5>: 8.75ns
The critical path consists of the following:
	bus request on port 'inputs_V' (ANN/ANN.cpp:10) [16]  (8.75 ns)

 <State 6>: 8.75ns
The critical path consists of the following:
	bus request on port 'inputs_V' (ANN/ANN.cpp:10) [16]  (8.75 ns)

 <State 7>: 8.75ns
The critical path consists of the following:
	bus request on port 'inputs_V' (ANN/ANN.cpp:10) [16]  (8.75 ns)

 <State 8>: 1.89ns
The critical path consists of the following:
	'icmp' operation ('exitcond_i_i') [23]  (0.959 ns)
	blocking operation 0.931 ns on control path)

 <State 9>: 8.75ns
The critical path consists of the following:
	bus read on port 'inputs_V' (ANN/ANN.cpp:10) [31]  (8.75 ns)

 <State 10>: 1.37ns
The critical path consists of the following:
	'select' operation ('sel_tmp1_i_i', ANN/ANN.cpp:10) [33]  (0 ns)
	'select' operation ('Ainputs_2_1_i_i', ANN/ANN.cpp:10) [35]  (1.37 ns)

 <State 11>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
