Islamshah Amlani, Alexei O. Orlov, Geza Toth, Gary H. Bernstein, Craig S. Lent, and Gregory L. Snider. 1999. Digital logic gate using quantum-dot cellular automata. Science 284, 5412, 289--291.
C. H. Bennett, Logical reversibility of computation, IBM Journal of Research and Development, v.17 n.6, p.525-532, November 1973[doi>10.1147/rd.176.0525]
Reversible Fault-Tolerant Logic, Proceedings of the 2005 International Conference on Dependable Systems and Networks, p.444-453, June 28-July 01, 2005[doi>10.1109/DSN.2005.83]
Amir Fijany and Benny N. Toomarian. 2001. New design for quantum dots cellular automata to obtain fault tolerant logic gates. Int. J. Nanoparticle Res. 3, 1, 27--37.
E. Fredkin and T. Toffoli. 1982. Conservative logic. Int. J. Theoret. Phys. 21, 219--253.
Swaroop Ghosh , Kaushik Roy, Exploring high-speed low-power hybrid arithmetic units at scaled supply and adaptive clock-stretching, Proceedings of the 2008 Asia and South Pacific Design Automation Conference, January 21-24, 2008, Seoul, Korea
Zhijin Guan, Wenjuan Li, Weiping Ding, Yueqin Hang, and Lihui Ni. 2011. An arithmetic logic unit design based on reversible logic gates. In Proceedings of the IEEE Pacific Rim Conference on Communications, Computers and Signal Processing (PacRim'11). 925--931. DOI: http://dx.doi.org/10.1109/PACRIM.2011.6033020
P. Gupta , A. Agrawal , N. K. Jha, An Algorithm for Synthesis of Reversible Logic Circuits, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.25 n.11, p.2317-2330, November 2006[doi>10.1109/TCAD.2006.871622]
W. N.N. Hung , Xiaoyu Song , Guowu Yang , Jin Yang , M. Perkowski, Optimal synthesis of multiple output Boolean functions using a set of quantum gates by symbolic reachability analysis, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.25 n.9, p.1652-1663, September 2006[doi>10.1109/TCAD.2005.858352]
ISCAS 2004. IEEE International Symposium on Circuit and Systems. (2004). “QCA: A promising research area for CAS society”.
Pawel Kerntopf, Synthesis of Multipurpose Reversible Logic Gates, Proceedings of the Euromicro Symposium on Digital Systems Design, p.259, September 04-06, 2002
Avinash G. Keskar , Vishal R. Satpute, Design of Eight Bit Novel Reversible Arithmetic and Logic Unit, Proceedings of the 2011 Fourth International Conference on Emerging Trends in Engineering & Technology, p.227-232, November 18-20, 2011[doi>10.1109/ICETET.2011.17]
R. Landauer, Irreversibility and heat generation in the computing process, IBM Journal of Research and Development, v.5 n.3, p.183-191, July 1961[doi>10.1147/rd.53.0183]
C. S. Lent, P. D. Tougaw, W. Porod, and G. H. Bernstein. 1993. Quantum cellular automata. Nanotechnology 4, 49--57.
Xiaojun Ma , Jing Huang , Fabrizio Lombardi, A model for computing and energy dissipation of molecular QCA devices and circuits, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.3 n.4, p.1-30, January 2008[doi>10.1145/1324177.1324180]
M. Momenzadeh , Jing Huang , M. B. Tahoori , F. Lombardi, Characterization, test, and logic synthesis of and-or-inverter (AOI) gate design for QCA implementation, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.24 n.12, p.1881-1893, November 2006[doi>10.1109/TCAD.2005.852667]
Mariam Momenzadeh , Marco Ottavi , Fabrizio Lombardi, Modeling QCA Defects at Molecular-level in Combinational Circuits, Proceedings of the 20th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, p.208-216, October 03-05, 2005[doi>10.1109/DFTVS.2005.46]
Matthew Arthur Morrison. 2012. Design of a reversible alu based on novel reversible logic structures. Master's thesis. Department of Computer Science and Engineering, University of South Florida.
S. F. Murphy, M. Ottavi, M. Frank, and E. DeBenedictis. 2006. On the design of reversible QDCA systems. Techn. Rep. SAND2006-5990.
Michael Nachtigal, Himanshu Thapliyal, and Nagarajan Ranganathan. 2010. Design of a reversible single precision floating point multiplier based on operand decomposition. In Proceedings of the IEEE Conference on Nanotechnology (IEEE-NANO'10). 233--237. DOI: http://dx.doi.org/10.1109/NANO.2010.5697746
Mark Oskin , Frederic T. Chong , Isaac L. Chuang, A Practical Architecture for Reliable Quantum Computers, Computer, v.35 n.1, p.79-87, January 2002[doi>10.1109/2.976922]
Marco Ottavi , Luca Schiano , Fabrizio Lombardi , Douglas Tougaw, HDLQ: A HDL environment for QCA design, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.2 n.4, p.243-261, October 2006[doi>10.1145/1216396.1216397]
Zachary D. Patitz , Nohpill Park , Minsu Choi , Fred J. Meyer, QCA-Based Majority Gate Design under Radius of Effect-Induced Faults, Proceedings of the 20th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, p.217-228, October 03-05, 2005[doi>10.1109/DFTVS.2005.55]
Asher Peres. 1985. Reversible logic and quantum computers. Phys. Rev. A 32, 3266--3276. Issue 6. DOI: http://dx.doi.org/10.1103/PhysRevA.32.3266
Marek Perkowski, Martin Lukac, Pawel Kerntopf, Mikhail Pivtoraiko, Dongsoo Lee, Hyungock Kim, Woong Hwangbo, Jung wook Kim, and Yong Woo Choi. 2002. A hierarchical approach to computer-aided design of quantum circuits. In Proceedings of the 6th International Symposium on Representations and Methodology of Future Computing Technology. 201--209.
Jie Ren and Vasili K. Semenov. 2011. Progress with physically and logically reversible superconducting digital circuits. IEEE Trans. Appl. Superconduct. 21, 3, 780--786. DOI: http://dx.doi.org/10.1109/TASC.2011.2104352
Bibhash Sen, Mamata Dalui, and Biplab K Sikdar. 2010. Fault tolerant QCA logic design with coupled majority-minority gate. Int. J. Comput. Appl. 1, 29, 81--87. DOI: http://dx.doi.org/10.5120/596-645
Bibhash Sen , Manojit Dutta , Debajyoty Banik , Dipak K. Singh , Biplab K. Sikdar, Design of Fault Tolerant Reversible Arithmetic Logic Unit in QCA, Proceedings of the 2012 International Symposium on Electronic System Design, p.241-245, December 19-22, 2012[doi>10.1109/ISED.2012.50]
John A. Smolin and David P. Divincenzo. 1995. Five two-bit quantum gates are sufficient to implement the quantum fredkin gate. Phys. Rev. A 53, 2855--2856.
S. Srivastava , S. Sarkar , S. Bhanja, Estimation of Upper Bound of Power Dissipation in QCA Circuits, IEEE Transactions on Nanotechnology, v.8 n.1, p.116-127, January 2009[doi>10.1109/TNANO.2008.2005408]
Y. Syamala and A. V. N. Tilak. 2011. Reversible arithmetic logic unit. In Proceedings of the 3rd International Conference on Electronics Computer Technology (ICECT'11), vol. 5, 207--211. DOI: http://dx.doi.org/10.1109/ICECTECH.2011.5941987
M. B. Tahoori , Jing Huang , M. Momenzadeh , F. Lombardi, Testing of quantum cellular automata, IEEE Transactions on Nanotechnology, v.3 n.4, p.432-442, December 2004[doi>10.1109/TNANO.2004.834169]
H. Thapliyal , N. Ranganathan, Reversible Logic-Based Concurrently Testable Latches for Molecular QCA, IEEE Transactions on Nanotechnology, v.9 n.1, p.62-69, January 2010[doi>10.1109/TNANO.2009.2025038]
Himanshu Thapliyal , Nagarajan Ranganathan , Saurabh Kotiyal, Design of Testable Reversible Sequential Circuits, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.21 n.7, p.1201-1209, July 2013[doi>10.1109/TVLSI.2012.2209688]
Michael Kirkedal Thomsen, Robert Glck, and Holger Bock Axelsen. 2010. Reversible arithmetic logic unit for quantum arithmetic. J. Phys. A: Math. Theoret. 43, 38, 382002.
John Timler and Craig S. Lent. 2002. Power gain and dissipation in quantum-dot cellular automata. J. Appl. Phys. 91, 2, 823--831.
Tommaso Toffoli. 1980. Reversible computing. Tech. rep. MIT/LCS/TM-151. DOI: http://dx.doi.org/10.1007/3-540-10003-2104
Yvan Van Rentergem and Alexis De Vos. 2005. Optimal design of a reversible full adder. Int J. Unconvent. Comput. 1, 339--355.
K. Walus , T. J. Dysart , G. A. Jullien , R. A. Budiman, QCADesigner: a rapid design and Simulation tool for quantum-dot cellular automata, IEEE Transactions on Nanotechnology, v.3 n.1, p.26-31, March 2004[doi>10.1109/TNANO.2003.820815]
Xiaokuo Yang , Li Cai , Shuzhao Wang , Zhuo Wang , Chaowen Feng, Reliability and Performance Evaluation of QCA Devices With Rotation Cell Defect, IEEE Transactions on Nanotechnology, v.11 n.5, p.1009-1018, September 2012[doi>10.1109/TNANO.2012.2211613]
