digraph "lib/Target/AMDGPU/SIISelLowering.h"
{
 // LATEX_PDF_SIZE
  bgcolor="transparent";
  edge [fontname="Helvetica",fontsize="10",labelfontname="Helvetica",labelfontsize="10"];
  node [fontname="Helvetica",fontsize="10",shape="box"];
  Node1 [label="lib/Target/AMDGPU/SIISel\lLowering.h",height=0.2,width=0.4,color="black", fillcolor="grey75", style="filled", fontcolor="black",tooltip="SI DAG Lowering interface definition."];
  Node1 -> Node2 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node2 [label="lib/Target/AMDGPU/AMDGPUCall\lLowering.cpp",height=0.2,width=0.4,color="black",URL="$AMDGPUCallLowering_8cpp.html",tooltip="This file implements the lowering of LLVM calls to machine code calls for GlobalISel."];
  Node1 -> Node3 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node3 [label="lib/Target/AMDGPU/AMDGPUISel\lDAGToDAG.cpp",height=0.2,width=0.4,color="black",URL="$AMDGPUISelDAGToDAG_8cpp.html",tooltip="Defines an instruction selector for the AMDGPU target."];
  Node1 -> Node4 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node4 [label="lib/Target/AMDGPU/AMDGPUSubtarget.h",height=0.2,width=0.4,color="red",URL="$AMDGPUSubtarget_8h.html",tooltip="AMDGPU specific subclass of TargetSubtarget."];
  Node4 -> Node5 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node5 [label="lib/Target/AMDGPU/AMDGPUAnnotate\lKernelFeatures.cpp",height=0.2,width=0.4,color="black",URL="$AMDGPUAnnotateKernelFeatures_8cpp.html",tooltip=" "];
  Node4 -> Node6 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node6 [label="lib/Target/AMDGPU/AMDGPUAsm\lPrinter.cpp",height=0.2,width=0.4,color="black",URL="$AMDGPUAsmPrinter_8cpp.html",tooltip="The AMDGPUAsmPrinter is used to print both assembly string and also binary code."];
  Node4 -> Node7 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node7 [label="lib/Target/AMDGPU/AMDGPUAtomic\lOptimizer.cpp",height=0.2,width=0.4,color="black",URL="$AMDGPUAtomicOptimizer_8cpp.html",tooltip="This pass optimizes atomic operations by using a single lane of a wavefront to perform the atomic ope..."];
  Node4 -> Node2 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node4 -> Node8 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node8 [label="lib/Target/AMDGPU/AMDGPUCode\lGenPrepare.cpp",height=0.2,width=0.4,color="black",URL="$AMDGPUCodeGenPrepare_8cpp.html",tooltip="This pass does misc."];
  Node4 -> Node9 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node9 [label="lib/Target/AMDGPU/AMDGPUHSAMetadata\lStreamer.cpp",height=0.2,width=0.4,color="black",URL="$AMDGPUHSAMetadataStreamer_8cpp.html",tooltip="AMDGPU HSA Metadata Streamer."];
  Node4 -> Node3 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node4 -> Node10 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node10 [label="lib/Target/AMDGPU/AMDGPUISel\lLowering.cpp",height=0.2,width=0.4,color="black",URL="$AMDGPUISelLowering_8cpp.html",tooltip="This is the parent TargetLowering class for hardware code gen targets."];
  Node4 -> Node11 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node11 [label="lib/Target/AMDGPU/AMDGPUInstruction\lSelector.cpp",height=0.2,width=0.4,color="black",URL="$AMDGPUInstructionSelector_8cpp.html",tooltip="This file implements the targeting of the InstructionSelector class for AMDGPU."];
  Node4 -> Node12 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node12 [label="lib/Target/AMDGPU/AMDGPULib\lCalls.cpp",height=0.2,width=0.4,color="black",URL="$AMDGPULibCalls_8cpp.html",tooltip="This file does AMD library function optimizations."];
  Node4 -> Node13 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node13 [label="lib/Target/AMDGPU/AMDGPULower\lIntrinsics.cpp",height=0.2,width=0.4,color="black",URL="$AMDGPULowerIntrinsics_8cpp.html",tooltip=" "];
  Node4 -> Node14 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node14 [label="lib/Target/AMDGPU/AMDGPULower\lKernelArguments.cpp",height=0.2,width=0.4,color="black",URL="$AMDGPULowerKernelArguments_8cpp.html",tooltip=" "];
  Node4 -> Node15 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node15 [label="lib/Target/AMDGPU/AMDGPUMCInst\lLower.cpp",height=0.2,width=0.4,color="black",URL="$AMDGPUMCInstLower_8cpp.html",tooltip="Code to lower AMDGPU MachineInstrs to their corresponding MCInst."];
  Node4 -> Node16 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node16 [label="lib/Target/AMDGPU/AMDGPUMachine\lCFGStructurizer.cpp",height=0.2,width=0.4,color="black",URL="$AMDGPUMachineCFGStructurizer_8cpp.html",tooltip=" "];
  Node4 -> Node17 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node17 [label="lib/Target/AMDGPU/AMDGPUMachine\lFunction.cpp",height=0.2,width=0.4,color="black",URL="$AMDGPUMachineFunction_8cpp.html",tooltip=" "];
  Node4 -> Node18 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node18 [label="lib/Target/AMDGPU/AMDGPUMacro\lFusion.cpp",height=0.2,width=0.4,color="black",URL="$AMDGPUMacroFusion_8cpp.html",tooltip=" "];
  Node4 -> Node19 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node19 [label="lib/Target/AMDGPU/AMDGPUPromote\lAlloca.cpp",height=0.2,width=0.4,color="black",URL="$AMDGPUPromoteAlloca_8cpp.html",tooltip=" "];
  Node4 -> Node20 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node20 [label="lib/Target/AMDGPU/AMDGPUPropagate\lAttributes.cpp",height=0.2,width=0.4,color="black",URL="$AMDGPUPropagateAttributes_8cpp.html",tooltip="This pass propagates attributes from kernels to the non-entry functions."];
  Node4 -> Node21 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node21 [label="lib/Target/AMDGPU/AMDGPURegister\lBankInfo.cpp",height=0.2,width=0.4,color="black",URL="$AMDGPURegisterBankInfo_8cpp.html",tooltip="This file implements the targeting of the RegisterBankInfo class for AMDGPU."];
  Node4 -> Node22 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node22 [label="lib/Target/AMDGPU/AMDGPUSubtarget.cpp",height=0.2,width=0.4,color="black",URL="$AMDGPUSubtarget_8cpp.html",tooltip="Implements the AMDGPU specific subclass of TargetSubtarget."];
  Node4 -> Node23 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node23 [label="lib/Target/AMDGPU/AMDGPUTarget\lMachine.h",height=0.2,width=0.4,color="red",URL="$AMDGPUTargetMachine_8h.html",tooltip="The AMDGPU TargetMachine interface definition for hw codgen targets."];
  Node23 -> Node6 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node23 -> Node8 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node23 -> Node3 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node23 -> Node10 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node23 -> Node11 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node23 -> Node14 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node23 -> Node15 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node23 -> Node22 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node23 -> Node31 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node31 [label="lib/Target/AMDGPU/AMDGPUTarget\lTransformInfo.h",height=0.2,width=0.4,color="red",URL="$AMDGPUTargetTransformInfo_8h.html",tooltip="This file a TargetTransformInfo::Concept conforming object specific to the AMDGPU target machine."];
  Node31 -> Node32 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node32 [label="lib/Target/AMDGPU/AMDGPUTarget\lTransformInfo.cpp",height=0.2,width=0.4,color="black",URL="$AMDGPUTargetTransformInfo_8cpp.html",tooltip=" "];
  Node23 -> Node35 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node35 [label="lib/Target/AMDGPU/SIISel\lLowering.cpp",height=0.2,width=0.4,color="black",URL="$SIISelLowering_8cpp.html",tooltip="Custom DAG lowering for SI."];
  Node4 -> Node32 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node4 -> Node31 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node4 -> Node36 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node36 [label="lib/Target/AMDGPU/AMDILCFGStructurizer.cpp",height=0.2,width=0.4,color="black",URL="$AMDILCFGStructurizer_8cpp.html",tooltip=" "];
  Node4 -> Node37 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node37 [label="lib/Target/AMDGPU/GCNDPPCombine.cpp",height=0.2,width=0.4,color="black",URL="$GCNDPPCombine_8cpp.html",tooltip=" "];
  Node4 -> Node38 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node38 [label="lib/Target/AMDGPU/GCNHazard\lRecognizer.cpp",height=0.2,width=0.4,color="black",URL="$GCNHazardRecognizer_8cpp.html",tooltip=" "];
  Node4 -> Node39 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node39 [label="lib/Target/AMDGPU/GCNIterative\lScheduler.cpp",height=0.2,width=0.4,color="black",URL="$GCNIterativeScheduler_8cpp.html",tooltip=" "];
  Node4 -> Node40 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node40 [label="lib/Target/AMDGPU/GCNNSAReassign.cpp",height=0.2,width=0.4,color="black",URL="$GCNNSAReassign_8cpp.html",tooltip="Try to reassign registers on GFX10+ from non-sequential to sequential in NSA image instructions."];
  Node4 -> Node41 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node41 [label="lib/Target/AMDGPU/GCNReg\lBankReassign.cpp",height=0.2,width=0.4,color="black",URL="$GCNRegBankReassign_8cpp.html",tooltip="Try to reassign registers on GFX10+ to reduce register bank conflicts."];
  Node4 -> Node42 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node42 [label="lib/Target/AMDGPU/GCNReg\lPressure.cpp",height=0.2,width=0.4,color="black",URL="$GCNRegPressure_8cpp.html",tooltip=" "];
  Node4 -> Node43 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node43 [label="lib/Target/AMDGPU/GCNReg\lPressure.h",height=0.2,width=0.4,color="red",URL="$GCNRegPressure_8h.html",tooltip=" "];
  Node43 -> Node39 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node43 -> Node42 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node4 -> Node46 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node46 [label="lib/Target/AMDGPU/GCNSched\lStrategy.cpp",height=0.2,width=0.4,color="black",URL="$GCNSchedStrategy_8cpp.html",tooltip="This contains a MachineSchedStrategy implementation for maximizing wave occupancy on GCN hardware."];
  Node4 -> Node48 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node48 [label="lib/Target/AMDGPU/R600Asm\lPrinter.cpp",height=0.2,width=0.4,color="black",URL="$R600AsmPrinter_8cpp.html",tooltip="The R600AsmPrinter is used to print both assembly string and also binary code."];
  Node4 -> Node49 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node49 [label="lib/Target/AMDGPU/R600Clause\lMergePass.cpp",height=0.2,width=0.4,color="black",URL="$R600ClauseMergePass_8cpp.html",tooltip="R600EmitClauseMarker pass emits CFAlu instruction in a conservative maneer."];
  Node4 -> Node50 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node50 [label="lib/Target/AMDGPU/R600Control\lFlowFinalizer.cpp",height=0.2,width=0.4,color="black",URL="$R600ControlFlowFinalizer_8cpp.html",tooltip="This pass compute turns all control flow pseudo instructions into native one computing their address ..."];
  Node4 -> Node51 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node51 [label="lib/Target/AMDGPU/R600Emit\lClauseMarkers.cpp",height=0.2,width=0.4,color="black",URL="$R600EmitClauseMarkers_8cpp.html",tooltip="Add CF_ALU."];
  Node4 -> Node52 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node52 [label="lib/Target/AMDGPU/R600Expand\lSpecialInstrs.cpp",height=0.2,width=0.4,color="black",URL="$R600ExpandSpecialInstrs_8cpp.html",tooltip="Vector, Reduction, and Cube instructions need to fill the entire instruction group to work correctly."];
  Node4 -> Node53 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node53 [label="lib/Target/AMDGPU/R600Frame\lLowering.cpp",height=0.2,width=0.4,color="black",URL="$R600FrameLowering_8cpp.html",tooltip=" "];
  Node4 -> Node54 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node54 [label="lib/Target/AMDGPU/R600ISel\lLowering.cpp",height=0.2,width=0.4,color="black",URL="$R600ISelLowering_8cpp.html",tooltip="Custom DAG lowering for R600."];
  Node4 -> Node55 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node55 [label="lib/Target/AMDGPU/R600Instr\lInfo.cpp",height=0.2,width=0.4,color="black",URL="$R600InstrInfo_8cpp.html",tooltip="R600 Implementation of TargetInstrInfo."];
  Node4 -> Node56 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node56 [label="lib/Target/AMDGPU/R600Machine\lScheduler.cpp",height=0.2,width=0.4,color="black",URL="$R600MachineScheduler_8cpp.html",tooltip="R600 Machine Scheduler interface."];
  Node4 -> Node57 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node57 [label="lib/Target/AMDGPU/R600Optimize\lVectorRegisters.cpp",height=0.2,width=0.4,color="black",URL="$R600OptimizeVectorRegisters_8cpp.html",tooltip="This pass merges inputs of swizzeable instructions into vector sharing common data and/or have enough..."];
  Node4 -> Node58 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node58 [label="lib/Target/AMDGPU/R600Packetizer.cpp",height=0.2,width=0.4,color="black",URL="$R600Packetizer_8cpp.html",tooltip="This pass implements instructions packetization for R600."];
  Node4 -> Node59 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node59 [label="lib/Target/AMDGPU/SIAddIMGInit.cpp",height=0.2,width=0.4,color="black",URL="$SIAddIMGInit_8cpp.html",tooltip="Any MIMG instructions that use tfe or lwe require an initialization of the result register that will ..."];
  Node4 -> Node60 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node60 [label="lib/Target/AMDGPU/SIAnnotate\lControlFlow.cpp",height=0.2,width=0.4,color="black",URL="$SIAnnotateControlFlow_8cpp.html",tooltip="Annotates the control flow with hardware specific intrinsics."];
  Node4 -> Node61 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node61 [label="lib/Target/AMDGPU/SIFixSGPRCopies.cpp",height=0.2,width=0.4,color="black",URL="$SIFixSGPRCopies_8cpp.html",tooltip="Copies from VGPR to SGPR registers are illegal and the register coalescer will sometimes generate the..."];
  Node4 -> Node62 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node62 [label="lib/Target/AMDGPU/SIFixVGPRCopies.cpp",height=0.2,width=0.4,color="black",URL="$SIFixVGPRCopies_8cpp.html",tooltip="Add implicit use of exec to vector register copies."];
  Node4 -> Node35 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node1 -> Node35 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
}
