Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Sun Feb 23 15:01:29 2025
| Host         : ece-lnx-4511c running 64-bit Red Hat Enterprise Linux Server release 7.9 (Maipo)
| Command      : report_utilization -file bd_0_wrapper_utilization_placed.rpt -pb bd_0_wrapper_utilization_placed.pb
| Design       : bd_0_wrapper
| Device       : xczu48dr-ffvg1517-2-e
| Speed File   : -2
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+------+-------+------------+-----------+-------+
|          Site Type         | Used | Fixed | Prohibited | Available | Util% |
+----------------------------+------+-------+------------+-----------+-------+
| CLB LUTs                   | 4485 |     0 |          0 |    425280 |  1.05 |
|   LUT as Logic             | 3600 |     0 |          0 |    425280 |  0.85 |
|   LUT as Memory            |  885 |     0 |          0 |    213600 |  0.41 |
|     LUT as Distributed RAM |    0 |     0 |            |           |       |
|     LUT as Shift Register  |  885 |     0 |            |           |       |
| CLB Registers              | 4700 |     0 |          0 |    850560 |  0.55 |
|   Register as Flip Flop    | 4700 |     0 |          0 |    850560 |  0.55 |
|   Register as Latch        |    0 |     0 |          0 |    850560 |  0.00 |
| CARRY8                     |  273 |     0 |          0 |     53160 |  0.51 |
| F7 Muxes                   |  176 |     0 |          0 |    212640 |  0.08 |
| F8 Muxes                   |    0 |     0 |          0 |    106320 |  0.00 |
| F9 Muxes                   |    0 |     0 |          0 |     53160 |  0.00 |
+----------------------------+------+-------+------------+-----------+-------+
* Warning! LUT value is adjusted to account for LUT combining.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 11    |          Yes |         Set |            - |
| 4689  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+------+-------+------------+-----------+-------+
|                  Site Type                 | Used | Fixed | Prohibited | Available | Util% |
+--------------------------------------------+------+-------+------------+-----------+-------+
| CLB                                        | 1035 |     0 |          0 |     53160 |  1.95 |
|   CLBL                                     |  570 |     0 |            |           |       |
|   CLBM                                     |  465 |     0 |            |           |       |
| LUT as Logic                               | 3600 |     0 |          0 |    425280 |  0.85 |
|   using O5 output only                     |   40 |       |            |           |       |
|   using O6 output only                     | 2317 |       |            |           |       |
|   using O5 and O6                          | 1243 |       |            |           |       |
| LUT as Memory                              |  885 |     0 |          0 |    213600 |  0.41 |
|   LUT as Distributed RAM                   |    0 |     0 |            |           |       |
|     using O5 output only                   |    0 |       |            |           |       |
|     using O6 output only                   |    0 |       |            |           |       |
|     using O5 and O6                        |    0 |       |            |           |       |
|   LUT as Shift Register                    |  885 |     0 |            |           |       |
|     using O5 output only                   |    0 |       |            |           |       |
|     using O6 output only                   |  683 |       |            |           |       |
|     using O5 and O6                        |  202 |       |            |           |       |
| CLB Registers                              | 4700 |     0 |          0 |    850560 |  0.55 |
|   Register driven from within the CLB      | 2462 |       |            |           |       |
|   Register driven from outside the CLB     | 2238 |       |            |           |       |
|     LUT in front of the register is unused | 1548 |       |            |           |       |
|     LUT in front of the register is used   |  690 |       |            |           |       |
| Unique Control Sets                        |  111 |       |          0 |    106320 |  0.10 |
+--------------------------------------------+------+-------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+------------+-----------+-------+
|     Site Type     | Used | Fixed | Prohibited | Available | Util% |
+-------------------+------+-------+------------+-----------+-------+
| Block RAM Tile    | 10.5 |     0 |          0 |      1080 |  0.97 |
|   RAMB36/FIFO*    |   10 |     0 |          0 |      1080 |  0.93 |
|     RAMB36E2 only |   10 |       |            |           |       |
|   RAMB18          |    1 |     0 |          0 |      2160 |  0.05 |
|     RAMB18E2 only |    1 |       |            |           |       |
| URAM              |    0 |     0 |          0 |        80 |  0.00 |
+-------------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+------------+-----------+-------+
| Site Type | Used | Fixed | Prohibited | Available | Util% |
+-----------+------+-------+------------+-----------+-------+
| DSPs      |    0 |     0 |          0 |      4272 |  0.00 |
+-----------+------+-------+------------+-----------+-------+


5. I/O
------

+------------------+------+-------+------------+-----------+-------+
|     Site Type    | Used | Fixed | Prohibited | Available | Util% |
+------------------+------+-------+------------+-----------+-------+
| Bonded IOB       |    0 |     0 |          0 |       347 |  0.00 |
| HPIOB_M          |    0 |     0 |          0 |       138 |  0.00 |
| HPIOB_S          |    0 |     0 |          0 |       138 |  0.00 |
| HDIOB_M          |    0 |     0 |          0 |        24 |  0.00 |
| HDIOB_S          |    0 |     0 |          0 |        24 |  0.00 |
| HPIOB_SNGL       |    0 |     0 |          0 |        23 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |          0 |       192 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |          0 |       192 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |          0 |        72 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |          0 |        64 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |          0 |      2496 |  0.00 |
| BITSLICE_TX      |    0 |     0 |          0 |        64 |  0.00 |
| RIU_OR           |    0 |     0 |          0 |        32 |  0.00 |
| RF_ADC           |    0 |     0 |          4 |         4 |  0.00 |
| RF_DAC           |    0 |     0 |          4 |         4 |  0.00 |
+------------------+------+-------+------------+-----------+-------+


6. CLOCK
--------

+------------+------+-------+------------+-----------+-------+
|  Site Type | Used | Fixed | Prohibited | Available | Util% |
+------------+------+-------+------------+-----------+-------+
| BUFGCE     |    1 |     0 |          0 |       216 |  0.46 |
| BUFGCE_DIV |    0 |     0 |          0 |        32 |  0.00 |
| BUFG_GT    |    0 |     0 |          0 |       312 |  0.00 |
| BUFG_PS    |    0 |     0 |          0 |        72 |  0.00 |
| BUFGCTRL*  |    0 |     0 |          0 |        64 |  0.00 |
| PLL        |    0 |     0 |          0 |        16 |  0.00 |
| MMCM       |    0 |     0 |          0 |         8 |  0.00 |
+------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+------------+-----------+-------+
|    Site Type    | Used | Fixed | Prohibited | Available | Util% |
+-----------------+------+-------+------------+-----------+-------+
| CMACE4          |    0 |     0 |          0 |         2 |  0.00 |
| FE              |    0 |     0 |          0 |         8 |  0.00 |
| GTYE4_CHANNEL   |    0 |     0 |          0 |        16 |  0.00 |
| GTYE4_COMMON    |    0 |     0 |          0 |         4 |  0.00 |
| ILKNE4          |    0 |     0 |          0 |         1 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |          0 |         8 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |          0 |         8 |  0.00 |
| PCIE4CE4        |    0 |     0 |          0 |         2 |  0.00 |
| PS8             |    0 |     0 |          0 |         1 |  0.00 |
| RFADC           |    0 |     0 |          0 |         4 |  0.00 |
| RFDAC           |    0 |     0 |          0 |         4 |  0.00 |
| SYSMONE4        |    0 |     0 |          0 |         1 |  0.00 |
| RFADC_13B4W_M0  |    0 |     0 |          0 |         4 |  0.00 |
+-----------------+------+-------+------------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    0 |     0 |          0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


9. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     | 4689 |            Register |
| LUT3     | 1515 |                 CLB |
| LUT4     | 1139 |                 CLB |
| LUT2     |  895 |                 CLB |
| SRLC32E  |  610 |                 CLB |
| LUT6     |  595 |                 CLB |
| LUT5     |  507 |                 CLB |
| SRL16E   |  477 |                 CLB |
| CARRY8   |  273 |                 CLB |
| LUT1     |  192 |                 CLB |
| MUXF7    |  176 |                 CLB |
| FDSE     |   11 |            Register |
| RAMB36E2 |   10 |            BLOCKRAM |
| RAMB18E2 |    1 |            BLOCKRAM |
| BUFGCE   |    1 |               Clock |
+----------+------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+-----------------+------+
|     Ref Name    | Used |
+-----------------+------+
| bd_0_hls_inst_0 |    1 |
+-----------------+------+


