{
  "columns":
  ["", "Pipelined", "II", "Bottleneck", "Details"]
  , "children":
  [
    {
      "name":"Kernel: input_loader"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
            , "line":26
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"input_loader.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":29
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Iteration executed serially across input_loader.B3, input_loader.B4. Only a single loop iteration will execute inside this region due to memory dependency:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"From: Channel Read Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                      , "line":"29"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"To: Channel Read Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                      , "line":"29"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Serial exe: Memory dependency"
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Nested Loops"
                  , "link":"https://www.altera.com/documentation/mwh1391807516407.html#rfr1469543500580"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"input_loader.B3"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":29
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instruction:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"29"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
            , {
              "name":"input_loader.B4"
              , "data":
              ["Yes", ">=1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":29
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Iteration executed serially across input_loader.B5. Only a single loop iteration will execute inside this region due to memory dependency:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"From: Store Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"29"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"To: Load Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"29"
                        }
                      ]
                    }
                  ]
                }
                , {
                  "type":"brief"
                  , "text":"Serial exe: Memory dependency"
                }
                , {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Nested Loops"
                      , "link":"https://www.altera.com/documentation/mwh1391807516407.html#rfr1469543500580"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"input_loader.B5"
                  , "data":
                  ["Yes", ">=1", "n/a"]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                        , "line":29
                      }
                    ]
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Iteration executed serially across input_loader.B6, input_loader.B7. Only a single loop iteration will execute inside this region due to memory dependency:"
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"From: Store Operation (%L)"
                          , "links":
                          [
                            {
                              "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                              , "line":"29"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"To: Load Operation (%L)"
                          , "links":
                          [
                            {
                              "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                              , "line":"29"
                            }
                          ]
                        }
                      ]
                    }
                    , {
                      "type":"brief"
                      , "text":"Serial exe: Memory dependency"
                    }
                    , {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Nested Loops"
                          , "link":"https://www.altera.com/documentation/mwh1391807516407.html#rfr1469543500580"
                        }
                      ]
                    }
                  ]
                  , "children":
                  [
                    {
                      "name":"input_loader.B6"
                      , "data":
                      ["Yes", "~1", "n/a"]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                            , "line":29
                          }
                        ]
                      ]
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"II is an approximation."
                        }
                        , {
                          "type":"text"
                          , "text":"II is an approximation due to the following stallable instruction:"
                          , "links":
                          [
                            {
                              "view":"Verification statistics"
                            }
                          ]
                          , "details":
                          [
                            {
                              "type":"text"
                              , "text":"Channel Read Operation (%L)"
                              , "links":
                              [
                                {
                                  "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                                  , "line":"29"
                                }
                              ]
                            }
                          ]
                        }
                      ]
                      , "children":
                      [
                      ]
                    }
                    , {
                      "name":"input_loader.B7"
                      , "data":
                      ["Yes", ">=1", "n/a"]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                            , "line":29
                          }
                        ]
                      ]
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":" "
                        }
                        , {
                          "type":"text"
                          , "text":"II is an approximation due to variable inner loop trip count."
                          , "links":
                          [
                            {
                              "view":"Verification statistics"
                            }
                          ]
                        }
                      ]
                      , "children":
                      [
                        {
                          "name":"input_loader.B8"
                          , "data":
                          ["Yes", "~1", "n/a"]
                          , "debug":
                          [
                            [
                              {
                                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                                , "line":29
                              }
                            ]
                          ]
                          , "details":
                          [
                            {
                              "type":"brief"
                              , "text":"II is an approximation."
                            }
                            , {
                              "type":"text"
                              , "text":"II is an approximation due to the following stallable instruction:"
                              , "links":
                              [
                                {
                                  "view":"Verification statistics"
                                }
                              ]
                              , "details":
                              [
                                {
                                  "type":"text"
                                  , "text":"Channel Write Operation (%L)"
                                  , "links":
                                  [
                                    {
                                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                                      , "line":"29"
                                    }
                                  ]
                                }
                              ]
                            }
                          ]
                          , "children":
                          [
                          ]
                        }
                      ]
                    }
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: input_feeder_0_0_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"input_feeder_0_0_0.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":53
              }
            ]
            , [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":54
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Iteration executed serially across input_feeder_0_0_0.B3. Only a single loop iteration will execute inside this region due to memory dependency:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"From: Channel Read Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                      , "line":"58"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"To: Channel Read Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                      , "line":"61"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Serial exe: Memory dependency"
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Nested Loops"
                  , "link":"https://www.altera.com/documentation/mwh1391807516407.html#rfr1469543500580"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"input_feeder_0_0_0.B3"
              , "data":
              ["Yes", ">=1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":54
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":54
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":" "
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to variable inner loop trip count."
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"input_feeder_0_0_0.B4"
                  , "data":
                  ["Yes", ">=1", "n/a"]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                        , "line":55
                      }
                    ]
                    , [
                      {
                        "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                        , "line":55
                      }
                    ]
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Iteration executed serially across input_feeder_0_0_0.B5. Only a single loop iteration will execute inside this region due to memory dependency:"
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"From: Channel Read Operation (%L)"
                          , "links":
                          [
                            {
                              "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                              , "line":"58"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"To: Channel Read Operation (%L)"
                          , "links":
                          [
                            {
                              "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                              , "line":"61"
                            }
                          ]
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Iteration executed serially across input_feeder_0_0_0.B5. Only a single loop iteration will execute inside this region due to memory dependency:"
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"From: Load Operation (%L)"
                          , "links":
                          [
                            {
                              "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                              , "line":"65"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"To: Channel Read Operation (%L)"
                          , "links":
                          [
                            {
                              "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                              , "line":"61"
                            }
                          ]
                        }
                      ]
                    }
                    , {
                      "type":"brief"
                      , "text":"Serial exe: Memory dependency"
                    }
                    , {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Nested Loops"
                          , "link":"https://www.altera.com/documentation/mwh1391807516407.html#rfr1469543500580"
                        }
                      ]
                    }
                  ]
                  , "children":
                  [
                    {
                      "name":"input_feeder_0_0_0.B5"
                      , "data":
                      ["Yes", ">=1", "n/a"]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                            , "line":56
                          }
                        ]
                        , [
                          {
                            "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                            , "line":56
                          }
                        ]
                        , [
                          {
                            "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                            , "line":66
                          }
                        ]
                      ]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Iteration executed serially across input_feeder_0_0_0.B7. Only a single loop iteration will execute inside this region due to memory dependency:"
                          , "details":
                          [
                            {
                              "type":"text"
                              , "text":"From: Channel Read Operation (%L)"
                              , "links":
                              [
                                {
                                  "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                                  , "line":"58"
                                }
                              ]
                            }
                            , {
                              "type":"text"
                              , "text":"To: Channel Read Operation (%L)"
                              , "links":
                              [
                                {
                                  "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                                  , "line":"61"
                                }
                              ]
                            }
                          ]
                        }
                        , {
                          "type":"brief"
                          , "text":"Serial exe: Memory dependency"
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Nested Loops"
                              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#rfr1469543500580"
                            }
                          ]
                        }
                      ]
                      , "children":
                      [
                        {
                          "name":"input_feeder_0_0_0.B7"
                          , "data":
                          ["Yes", "~1", "n/a"]
                          , "debug":
                          [
                            [
                              {
                                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                                , "line":60
                              }
                            ]
                            , [
                              {
                                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                                , "line":60
                              }
                            ]
                            , [
                              {
                                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                                , "line":63
                              }
                            ]
                          ]
                          , "details":
                          [
                            {
                              "type":"brief"
                              , "text":"II is an approximation."
                            }
                            , {
                              "type":"text"
                              , "text":"II is an approximation due to the following stallable instructions:"
                              , "links":
                              [
                                {
                                  "view":"Verification statistics"
                                }
                              ]
                              , "details":
                              [
                                {
                                  "type":"text"
                                  , "text":"Channel Read Operation (%L)"
                                  , "links":
                                  [
                                    {
                                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                                      , "line":"61"
                                    }
                                  ]
                                }
                                , {
                                  "type":"text"
                                  , "text":"Channel Write Operation (%L)"
                                  , "links":
                                  [
                                    {
                                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                                      , "line":"62"
                                    }
                                  ]
                                }
                              ]
                            }
                          ]
                          , "children":
                          [
                          ]
                        }
                      ]
                    }
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: input_feeder_1_0_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"input_feeder_1_0_0.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":53
              }
            ]
            , [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":54
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Iteration executed serially across input_feeder_1_0_0.B3. Only a single loop iteration will execute inside this region due to memory dependency:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"From: Channel Read Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                      , "line":"58"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"To: Channel Read Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                      , "line":"61"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Serial exe: Memory dependency"
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Nested Loops"
                  , "link":"https://www.altera.com/documentation/mwh1391807516407.html#rfr1469543500580"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"input_feeder_1_0_0.B3"
              , "data":
              ["Yes", ">=1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":54
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":54
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":" "
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to variable inner loop trip count."
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"input_feeder_1_0_0.B4"
                  , "data":
                  ["Yes", ">=1", "n/a"]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                        , "line":55
                      }
                    ]
                    , [
                      {
                        "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                        , "line":55
                      }
                    ]
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Iteration executed serially across input_feeder_1_0_0.B5. Only a single loop iteration will execute inside this region due to memory dependency:"
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"From: Channel Read Operation (%L)"
                          , "links":
                          [
                            {
                              "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                              , "line":"58"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"To: Channel Read Operation (%L)"
                          , "links":
                          [
                            {
                              "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                              , "line":"61"
                            }
                          ]
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Iteration executed serially across input_feeder_1_0_0.B5. Only a single loop iteration will execute inside this region due to memory dependency:"
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"From: Load Operation (%L)"
                          , "links":
                          [
                            {
                              "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                              , "line":"65"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"To: Channel Read Operation (%L)"
                          , "links":
                          [
                            {
                              "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                              , "line":"61"
                            }
                          ]
                        }
                      ]
                    }
                    , {
                      "type":"brief"
                      , "text":"Serial exe: Memory dependency"
                    }
                    , {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Nested Loops"
                          , "link":"https://www.altera.com/documentation/mwh1391807516407.html#rfr1469543500580"
                        }
                      ]
                    }
                  ]
                  , "children":
                  [
                    {
                      "name":"input_feeder_1_0_0.B5"
                      , "data":
                      ["Yes", ">=1", "n/a"]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                            , "line":56
                          }
                        ]
                        , [
                          {
                            "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                            , "line":56
                          }
                        ]
                        , [
                          {
                            "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                            , "line":66
                          }
                        ]
                      ]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Iteration executed serially across input_feeder_1_0_0.B7. Only a single loop iteration will execute inside this region due to memory dependency:"
                          , "details":
                          [
                            {
                              "type":"text"
                              , "text":"From: Channel Read Operation (%L)"
                              , "links":
                              [
                                {
                                  "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                                  , "line":"58"
                                }
                              ]
                            }
                            , {
                              "type":"text"
                              , "text":"To: Channel Read Operation (%L)"
                              , "links":
                              [
                                {
                                  "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                                  , "line":"61"
                                }
                              ]
                            }
                          ]
                        }
                        , {
                          "type":"brief"
                          , "text":"Serial exe: Memory dependency"
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Nested Loops"
                              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#rfr1469543500580"
                            }
                          ]
                        }
                      ]
                      , "children":
                      [
                        {
                          "name":"input_feeder_1_0_0.B7"
                          , "data":
                          ["Yes", "~1", "n/a"]
                          , "debug":
                          [
                            [
                              {
                                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                                , "line":60
                              }
                            ]
                            , [
                              {
                                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                                , "line":60
                              }
                            ]
                            , [
                              {
                                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                                , "line":63
                              }
                            ]
                          ]
                          , "details":
                          [
                            {
                              "type":"brief"
                              , "text":"II is an approximation."
                            }
                            , {
                              "type":"text"
                              , "text":"II is an approximation due to the following stallable instructions:"
                              , "links":
                              [
                                {
                                  "view":"Verification statistics"
                                }
                              ]
                              , "details":
                              [
                                {
                                  "type":"text"
                                  , "text":"Channel Read Operation (%L)"
                                  , "links":
                                  [
                                    {
                                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                                      , "line":"61"
                                    }
                                  ]
                                }
                                , {
                                  "type":"text"
                                  , "text":"Channel Write Operation (%L)"
                                  , "links":
                                  [
                                    {
                                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                                      , "line":"62"
                                    }
                                  ]
                                }
                              ]
                            }
                          ]
                          , "children":
                          [
                          ]
                        }
                      ]
                    }
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: input_feeder_2_0_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"input_feeder_2_0_0.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":53
              }
            ]
            , [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":54
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Iteration executed serially across input_feeder_2_0_0.B3. Only a single loop iteration will execute inside this region due to memory dependency:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"From: Channel Read Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                      , "line":"58"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"To: Channel Read Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                      , "line":"61"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Serial exe: Memory dependency"
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Nested Loops"
                  , "link":"https://www.altera.com/documentation/mwh1391807516407.html#rfr1469543500580"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"input_feeder_2_0_0.B3"
              , "data":
              ["Yes", ">=1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":54
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":54
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":" "
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to variable inner loop trip count."
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"input_feeder_2_0_0.B4"
                  , "data":
                  ["Yes", ">=1", "n/a"]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                        , "line":55
                      }
                    ]
                    , [
                      {
                        "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                        , "line":55
                      }
                    ]
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Iteration executed serially across input_feeder_2_0_0.B5. Only a single loop iteration will execute inside this region due to memory dependency:"
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"From: Channel Read Operation (%L)"
                          , "links":
                          [
                            {
                              "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                              , "line":"58"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"To: Channel Read Operation (%L)"
                          , "links":
                          [
                            {
                              "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                              , "line":"61"
                            }
                          ]
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Iteration executed serially across input_feeder_2_0_0.B5. Only a single loop iteration will execute inside this region due to memory dependency:"
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"From: Load Operation (%L)"
                          , "links":
                          [
                            {
                              "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                              , "line":"65"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"To: Channel Read Operation (%L)"
                          , "links":
                          [
                            {
                              "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                              , "line":"61"
                            }
                          ]
                        }
                      ]
                    }
                    , {
                      "type":"brief"
                      , "text":"Serial exe: Memory dependency"
                    }
                    , {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Nested Loops"
                          , "link":"https://www.altera.com/documentation/mwh1391807516407.html#rfr1469543500580"
                        }
                      ]
                    }
                  ]
                  , "children":
                  [
                    {
                      "name":"input_feeder_2_0_0.B5"
                      , "data":
                      ["Yes", ">=1", "n/a"]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                            , "line":56
                          }
                        ]
                        , [
                          {
                            "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                            , "line":56
                          }
                        ]
                        , [
                          {
                            "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                            , "line":66
                          }
                        ]
                      ]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Iteration executed serially across input_feeder_2_0_0.B7. Only a single loop iteration will execute inside this region due to memory dependency:"
                          , "details":
                          [
                            {
                              "type":"text"
                              , "text":"From: Channel Read Operation (%L)"
                              , "links":
                              [
                                {
                                  "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                                  , "line":"58"
                                }
                              ]
                            }
                            , {
                              "type":"text"
                              , "text":"To: Channel Read Operation (%L)"
                              , "links":
                              [
                                {
                                  "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                                  , "line":"61"
                                }
                              ]
                            }
                          ]
                        }
                        , {
                          "type":"brief"
                          , "text":"Serial exe: Memory dependency"
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Nested Loops"
                              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#rfr1469543500580"
                            }
                          ]
                        }
                      ]
                      , "children":
                      [
                        {
                          "name":"input_feeder_2_0_0.B7"
                          , "data":
                          ["Yes", "~1", "n/a"]
                          , "debug":
                          [
                            [
                              {
                                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                                , "line":60
                              }
                            ]
                            , [
                              {
                                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                                , "line":60
                              }
                            ]
                            , [
                              {
                                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                                , "line":63
                              }
                            ]
                          ]
                          , "details":
                          [
                            {
                              "type":"brief"
                              , "text":"II is an approximation."
                            }
                            , {
                              "type":"text"
                              , "text":"II is an approximation due to the following stallable instructions:"
                              , "links":
                              [
                                {
                                  "view":"Verification statistics"
                                }
                              ]
                              , "details":
                              [
                                {
                                  "type":"text"
                                  , "text":"Channel Read Operation (%L)"
                                  , "links":
                                  [
                                    {
                                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                                      , "line":"61"
                                    }
                                  ]
                                }
                                , {
                                  "type":"text"
                                  , "text":"Channel Write Operation (%L)"
                                  , "links":
                                  [
                                    {
                                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                                      , "line":"62"
                                    }
                                  ]
                                }
                              ]
                            }
                          ]
                          , "children":
                          [
                          ]
                        }
                      ]
                    }
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: input_feeder_3_0_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"input_feeder_3_0_0.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":53
              }
            ]
            , [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":54
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Iteration executed serially across input_feeder_3_0_0.B3. Only a single loop iteration will execute inside this region due to memory dependency:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"From: Channel Read Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                      , "line":"58"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"To: Channel Read Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                      , "line":"61"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Serial exe: Memory dependency"
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Nested Loops"
                  , "link":"https://www.altera.com/documentation/mwh1391807516407.html#rfr1469543500580"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"input_feeder_3_0_0.B3"
              , "data":
              ["Yes", ">=1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":54
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":54
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":" "
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to variable inner loop trip count."
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"input_feeder_3_0_0.B4"
                  , "data":
                  ["Yes", ">=1", "n/a"]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                        , "line":55
                      }
                    ]
                    , [
                      {
                        "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                        , "line":55
                      }
                    ]
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Iteration executed serially across input_feeder_3_0_0.B5. Only a single loop iteration will execute inside this region due to memory dependency:"
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"From: Channel Read Operation (%L)"
                          , "links":
                          [
                            {
                              "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                              , "line":"58"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"To: Channel Read Operation (%L)"
                          , "links":
                          [
                            {
                              "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                              , "line":"61"
                            }
                          ]
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Iteration executed serially across input_feeder_3_0_0.B5. Only a single loop iteration will execute inside this region due to memory dependency:"
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"From: Load Operation (%L)"
                          , "links":
                          [
                            {
                              "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                              , "line":"65"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"To: Channel Read Operation (%L)"
                          , "links":
                          [
                            {
                              "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                              , "line":"61"
                            }
                          ]
                        }
                      ]
                    }
                    , {
                      "type":"brief"
                      , "text":"Serial exe: Memory dependency"
                    }
                    , {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Nested Loops"
                          , "link":"https://www.altera.com/documentation/mwh1391807516407.html#rfr1469543500580"
                        }
                      ]
                    }
                  ]
                  , "children":
                  [
                    {
                      "name":"input_feeder_3_0_0.B5"
                      , "data":
                      ["Yes", ">=1", "n/a"]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                            , "line":56
                          }
                        ]
                        , [
                          {
                            "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                            , "line":56
                          }
                        ]
                        , [
                          {
                            "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                            , "line":66
                          }
                        ]
                      ]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Iteration executed serially across input_feeder_3_0_0.B7. Only a single loop iteration will execute inside this region due to memory dependency:"
                          , "details":
                          [
                            {
                              "type":"text"
                              , "text":"From: Channel Read Operation (%L)"
                              , "links":
                              [
                                {
                                  "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                                  , "line":"58"
                                }
                              ]
                            }
                            , {
                              "type":"text"
                              , "text":"To: Channel Read Operation (%L)"
                              , "links":
                              [
                                {
                                  "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                                  , "line":"61"
                                }
                              ]
                            }
                          ]
                        }
                        , {
                          "type":"brief"
                          , "text":"Serial exe: Memory dependency"
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Nested Loops"
                              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#rfr1469543500580"
                            }
                          ]
                        }
                      ]
                      , "children":
                      [
                        {
                          "name":"input_feeder_3_0_0.B7"
                          , "data":
                          ["Yes", "~1", "n/a"]
                          , "debug":
                          [
                            [
                              {
                                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                                , "line":60
                              }
                            ]
                            , [
                              {
                                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                                , "line":60
                              }
                            ]
                            , [
                              {
                                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                                , "line":63
                              }
                            ]
                          ]
                          , "details":
                          [
                            {
                              "type":"brief"
                              , "text":"II is an approximation."
                            }
                            , {
                              "type":"text"
                              , "text":"II is an approximation due to the following stallable instructions:"
                              , "links":
                              [
                                {
                                  "view":"Verification statistics"
                                }
                              ]
                              , "details":
                              [
                                {
                                  "type":"text"
                                  , "text":"Channel Read Operation (%L)"
                                  , "links":
                                  [
                                    {
                                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                                      , "line":"61"
                                    }
                                  ]
                                }
                                , {
                                  "type":"text"
                                  , "text":"Channel Write Operation (%L)"
                                  , "links":
                                  [
                                    {
                                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                                      , "line":"62"
                                    }
                                  ]
                                }
                              ]
                            }
                          ]
                          , "children":
                          [
                          ]
                        }
                      ]
                    }
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: input_feeder_0_1_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"input_feeder_0_1_0.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":53
              }
            ]
            , [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":54
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Iteration executed serially across input_feeder_0_1_0.B3. Only a single loop iteration will execute inside this region due to memory dependency:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"From: Channel Read Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                      , "line":"58"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"To: Channel Read Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                      , "line":"61"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Serial exe: Memory dependency"
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Nested Loops"
                  , "link":"https://www.altera.com/documentation/mwh1391807516407.html#rfr1469543500580"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"input_feeder_0_1_0.B3"
              , "data":
              ["Yes", ">=1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":54
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":54
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":" "
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to variable inner loop trip count."
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"input_feeder_0_1_0.B4"
                  , "data":
                  ["Yes", ">=1", "n/a"]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                        , "line":55
                      }
                    ]
                    , [
                      {
                        "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                        , "line":55
                      }
                    ]
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Iteration executed serially across input_feeder_0_1_0.B5. Only a single loop iteration will execute inside this region due to memory dependency:"
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"From: Channel Read Operation (%L)"
                          , "links":
                          [
                            {
                              "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                              , "line":"58"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"To: Channel Read Operation (%L)"
                          , "links":
                          [
                            {
                              "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                              , "line":"61"
                            }
                          ]
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Iteration executed serially across input_feeder_0_1_0.B5. Only a single loop iteration will execute inside this region due to memory dependency:"
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"From: Load Operation (%L)"
                          , "links":
                          [
                            {
                              "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                              , "line":"65"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"To: Channel Read Operation (%L)"
                          , "links":
                          [
                            {
                              "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                              , "line":"61"
                            }
                          ]
                        }
                      ]
                    }
                    , {
                      "type":"brief"
                      , "text":"Serial exe: Memory dependency"
                    }
                    , {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Nested Loops"
                          , "link":"https://www.altera.com/documentation/mwh1391807516407.html#rfr1469543500580"
                        }
                      ]
                    }
                  ]
                  , "children":
                  [
                    {
                      "name":"input_feeder_0_1_0.B5"
                      , "data":
                      ["Yes", ">=1", "n/a"]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                            , "line":56
                          }
                        ]
                        , [
                          {
                            "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                            , "line":56
                          }
                        ]
                        , [
                          {
                            "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                            , "line":66
                          }
                        ]
                      ]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Iteration executed serially across input_feeder_0_1_0.B7. Only a single loop iteration will execute inside this region due to memory dependency:"
                          , "details":
                          [
                            {
                              "type":"text"
                              , "text":"From: Channel Read Operation (%L)"
                              , "links":
                              [
                                {
                                  "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                                  , "line":"58"
                                }
                              ]
                            }
                            , {
                              "type":"text"
                              , "text":"To: Channel Read Operation (%L)"
                              , "links":
                              [
                                {
                                  "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                                  , "line":"61"
                                }
                              ]
                            }
                          ]
                        }
                        , {
                          "type":"brief"
                          , "text":"Serial exe: Memory dependency"
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Nested Loops"
                              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#rfr1469543500580"
                            }
                          ]
                        }
                      ]
                      , "children":
                      [
                        {
                          "name":"input_feeder_0_1_0.B7"
                          , "data":
                          ["Yes", "~1", "n/a"]
                          , "debug":
                          [
                            [
                              {
                                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                                , "line":60
                              }
                            ]
                            , [
                              {
                                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                                , "line":60
                              }
                            ]
                            , [
                              {
                                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                                , "line":63
                              }
                            ]
                          ]
                          , "details":
                          [
                            {
                              "type":"brief"
                              , "text":"II is an approximation."
                            }
                            , {
                              "type":"text"
                              , "text":"II is an approximation due to the following stallable instructions:"
                              , "links":
                              [
                                {
                                  "view":"Verification statistics"
                                }
                              ]
                              , "details":
                              [
                                {
                                  "type":"text"
                                  , "text":"Channel Read Operation (%L)"
                                  , "links":
                                  [
                                    {
                                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                                      , "line":"61"
                                    }
                                  ]
                                }
                                , {
                                  "type":"text"
                                  , "text":"Channel Write Operation (%L)"
                                  , "links":
                                  [
                                    {
                                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                                      , "line":"62"
                                    }
                                  ]
                                }
                              ]
                            }
                          ]
                          , "children":
                          [
                          ]
                        }
                      ]
                    }
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: input_feeder_1_1_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"input_feeder_1_1_0.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":53
              }
            ]
            , [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":54
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Iteration executed serially across input_feeder_1_1_0.B3. Only a single loop iteration will execute inside this region due to memory dependency:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"From: Channel Read Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                      , "line":"58"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"To: Channel Read Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                      , "line":"61"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Serial exe: Memory dependency"
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Nested Loops"
                  , "link":"https://www.altera.com/documentation/mwh1391807516407.html#rfr1469543500580"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"input_feeder_1_1_0.B3"
              , "data":
              ["Yes", ">=1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":54
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":54
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":" "
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to variable inner loop trip count."
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"input_feeder_1_1_0.B4"
                  , "data":
                  ["Yes", ">=1", "n/a"]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                        , "line":55
                      }
                    ]
                    , [
                      {
                        "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                        , "line":55
                      }
                    ]
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Iteration executed serially across input_feeder_1_1_0.B5. Only a single loop iteration will execute inside this region due to memory dependency:"
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"From: Channel Read Operation (%L)"
                          , "links":
                          [
                            {
                              "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                              , "line":"58"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"To: Channel Read Operation (%L)"
                          , "links":
                          [
                            {
                              "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                              , "line":"61"
                            }
                          ]
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Iteration executed serially across input_feeder_1_1_0.B5. Only a single loop iteration will execute inside this region due to memory dependency:"
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"From: Load Operation (%L)"
                          , "links":
                          [
                            {
                              "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                              , "line":"65"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"To: Channel Read Operation (%L)"
                          , "links":
                          [
                            {
                              "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                              , "line":"61"
                            }
                          ]
                        }
                      ]
                    }
                    , {
                      "type":"brief"
                      , "text":"Serial exe: Memory dependency"
                    }
                    , {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Nested Loops"
                          , "link":"https://www.altera.com/documentation/mwh1391807516407.html#rfr1469543500580"
                        }
                      ]
                    }
                  ]
                  , "children":
                  [
                    {
                      "name":"input_feeder_1_1_0.B5"
                      , "data":
                      ["Yes", ">=1", "n/a"]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                            , "line":56
                          }
                        ]
                        , [
                          {
                            "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                            , "line":56
                          }
                        ]
                        , [
                          {
                            "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                            , "line":66
                          }
                        ]
                      ]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Iteration executed serially across input_feeder_1_1_0.B7. Only a single loop iteration will execute inside this region due to memory dependency:"
                          , "details":
                          [
                            {
                              "type":"text"
                              , "text":"From: Channel Read Operation (%L)"
                              , "links":
                              [
                                {
                                  "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                                  , "line":"58"
                                }
                              ]
                            }
                            , {
                              "type":"text"
                              , "text":"To: Channel Read Operation (%L)"
                              , "links":
                              [
                                {
                                  "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                                  , "line":"61"
                                }
                              ]
                            }
                          ]
                        }
                        , {
                          "type":"brief"
                          , "text":"Serial exe: Memory dependency"
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Nested Loops"
                              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#rfr1469543500580"
                            }
                          ]
                        }
                      ]
                      , "children":
                      [
                        {
                          "name":"input_feeder_1_1_0.B7"
                          , "data":
                          ["Yes", "~1", "n/a"]
                          , "debug":
                          [
                            [
                              {
                                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                                , "line":60
                              }
                            ]
                            , [
                              {
                                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                                , "line":60
                              }
                            ]
                            , [
                              {
                                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                                , "line":63
                              }
                            ]
                          ]
                          , "details":
                          [
                            {
                              "type":"brief"
                              , "text":"II is an approximation."
                            }
                            , {
                              "type":"text"
                              , "text":"II is an approximation due to the following stallable instructions:"
                              , "links":
                              [
                                {
                                  "view":"Verification statistics"
                                }
                              ]
                              , "details":
                              [
                                {
                                  "type":"text"
                                  , "text":"Channel Read Operation (%L)"
                                  , "links":
                                  [
                                    {
                                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                                      , "line":"61"
                                    }
                                  ]
                                }
                                , {
                                  "type":"text"
                                  , "text":"Channel Write Operation (%L)"
                                  , "links":
                                  [
                                    {
                                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                                      , "line":"62"
                                    }
                                  ]
                                }
                              ]
                            }
                          ]
                          , "children":
                          [
                          ]
                        }
                      ]
                    }
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: input_feeder_2_1_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"input_feeder_2_1_0.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":53
              }
            ]
            , [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":54
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Iteration executed serially across input_feeder_2_1_0.B3. Only a single loop iteration will execute inside this region due to memory dependency:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"From: Channel Read Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                      , "line":"58"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"To: Channel Read Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                      , "line":"61"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Serial exe: Memory dependency"
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Nested Loops"
                  , "link":"https://www.altera.com/documentation/mwh1391807516407.html#rfr1469543500580"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"input_feeder_2_1_0.B3"
              , "data":
              ["Yes", ">=1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":54
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":54
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":" "
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to variable inner loop trip count."
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"input_feeder_2_1_0.B4"
                  , "data":
                  ["Yes", ">=1", "n/a"]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                        , "line":55
                      }
                    ]
                    , [
                      {
                        "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                        , "line":55
                      }
                    ]
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Iteration executed serially across input_feeder_2_1_0.B5. Only a single loop iteration will execute inside this region due to memory dependency:"
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"From: Channel Read Operation (%L)"
                          , "links":
                          [
                            {
                              "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                              , "line":"58"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"To: Channel Read Operation (%L)"
                          , "links":
                          [
                            {
                              "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                              , "line":"61"
                            }
                          ]
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Iteration executed serially across input_feeder_2_1_0.B5. Only a single loop iteration will execute inside this region due to memory dependency:"
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"From: Load Operation (%L)"
                          , "links":
                          [
                            {
                              "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                              , "line":"65"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"To: Channel Read Operation (%L)"
                          , "links":
                          [
                            {
                              "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                              , "line":"61"
                            }
                          ]
                        }
                      ]
                    }
                    , {
                      "type":"brief"
                      , "text":"Serial exe: Memory dependency"
                    }
                    , {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Nested Loops"
                          , "link":"https://www.altera.com/documentation/mwh1391807516407.html#rfr1469543500580"
                        }
                      ]
                    }
                  ]
                  , "children":
                  [
                    {
                      "name":"input_feeder_2_1_0.B5"
                      , "data":
                      ["Yes", ">=1", "n/a"]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                            , "line":56
                          }
                        ]
                        , [
                          {
                            "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                            , "line":56
                          }
                        ]
                        , [
                          {
                            "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                            , "line":66
                          }
                        ]
                      ]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Iteration executed serially across input_feeder_2_1_0.B7. Only a single loop iteration will execute inside this region due to memory dependency:"
                          , "details":
                          [
                            {
                              "type":"text"
                              , "text":"From: Channel Read Operation (%L)"
                              , "links":
                              [
                                {
                                  "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                                  , "line":"58"
                                }
                              ]
                            }
                            , {
                              "type":"text"
                              , "text":"To: Channel Read Operation (%L)"
                              , "links":
                              [
                                {
                                  "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                                  , "line":"61"
                                }
                              ]
                            }
                          ]
                        }
                        , {
                          "type":"brief"
                          , "text":"Serial exe: Memory dependency"
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Nested Loops"
                              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#rfr1469543500580"
                            }
                          ]
                        }
                      ]
                      , "children":
                      [
                        {
                          "name":"input_feeder_2_1_0.B7"
                          , "data":
                          ["Yes", "~1", "n/a"]
                          , "debug":
                          [
                            [
                              {
                                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                                , "line":60
                              }
                            ]
                            , [
                              {
                                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                                , "line":60
                              }
                            ]
                            , [
                              {
                                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                                , "line":63
                              }
                            ]
                          ]
                          , "details":
                          [
                            {
                              "type":"brief"
                              , "text":"II is an approximation."
                            }
                            , {
                              "type":"text"
                              , "text":"II is an approximation due to the following stallable instructions:"
                              , "links":
                              [
                                {
                                  "view":"Verification statistics"
                                }
                              ]
                              , "details":
                              [
                                {
                                  "type":"text"
                                  , "text":"Channel Read Operation (%L)"
                                  , "links":
                                  [
                                    {
                                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                                      , "line":"61"
                                    }
                                  ]
                                }
                                , {
                                  "type":"text"
                                  , "text":"Channel Write Operation (%L)"
                                  , "links":
                                  [
                                    {
                                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                                      , "line":"62"
                                    }
                                  ]
                                }
                              ]
                            }
                          ]
                          , "children":
                          [
                          ]
                        }
                      ]
                    }
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: input_feeder_3_1_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"input_feeder_3_1_0.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":53
              }
            ]
            , [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":54
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Iteration executed serially across input_feeder_3_1_0.B3. Only a single loop iteration will execute inside this region due to memory dependency:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"From: Channel Read Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                      , "line":"58"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"To: Channel Read Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                      , "line":"61"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Serial exe: Memory dependency"
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Nested Loops"
                  , "link":"https://www.altera.com/documentation/mwh1391807516407.html#rfr1469543500580"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"input_feeder_3_1_0.B3"
              , "data":
              ["Yes", ">=1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":54
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":54
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":" "
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to variable inner loop trip count."
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"input_feeder_3_1_0.B4"
                  , "data":
                  ["Yes", ">=1", "n/a"]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                        , "line":55
                      }
                    ]
                    , [
                      {
                        "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                        , "line":55
                      }
                    ]
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Iteration executed serially across input_feeder_3_1_0.B5. Only a single loop iteration will execute inside this region due to memory dependency:"
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"From: Channel Read Operation (%L)"
                          , "links":
                          [
                            {
                              "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                              , "line":"58"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"To: Channel Read Operation (%L)"
                          , "links":
                          [
                            {
                              "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                              , "line":"61"
                            }
                          ]
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Iteration executed serially across input_feeder_3_1_0.B5. Only a single loop iteration will execute inside this region due to memory dependency:"
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"From: Load Operation (%L)"
                          , "links":
                          [
                            {
                              "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                              , "line":"65"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"To: Channel Read Operation (%L)"
                          , "links":
                          [
                            {
                              "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                              , "line":"61"
                            }
                          ]
                        }
                      ]
                    }
                    , {
                      "type":"brief"
                      , "text":"Serial exe: Memory dependency"
                    }
                    , {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Nested Loops"
                          , "link":"https://www.altera.com/documentation/mwh1391807516407.html#rfr1469543500580"
                        }
                      ]
                    }
                  ]
                  , "children":
                  [
                    {
                      "name":"input_feeder_3_1_0.B5"
                      , "data":
                      ["Yes", ">=1", "n/a"]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                            , "line":56
                          }
                        ]
                        , [
                          {
                            "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                            , "line":56
                          }
                        ]
                        , [
                          {
                            "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                            , "line":66
                          }
                        ]
                      ]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Iteration executed serially across input_feeder_3_1_0.B7. Only a single loop iteration will execute inside this region due to memory dependency:"
                          , "details":
                          [
                            {
                              "type":"text"
                              , "text":"From: Channel Read Operation (%L)"
                              , "links":
                              [
                                {
                                  "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                                  , "line":"58"
                                }
                              ]
                            }
                            , {
                              "type":"text"
                              , "text":"To: Channel Read Operation (%L)"
                              , "links":
                              [
                                {
                                  "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                                  , "line":"61"
                                }
                              ]
                            }
                          ]
                        }
                        , {
                          "type":"brief"
                          , "text":"Serial exe: Memory dependency"
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Nested Loops"
                              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#rfr1469543500580"
                            }
                          ]
                        }
                      ]
                      , "children":
                      [
                        {
                          "name":"input_feeder_3_1_0.B7"
                          , "data":
                          ["Yes", "~1", "n/a"]
                          , "debug":
                          [
                            [
                              {
                                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                                , "line":60
                              }
                            ]
                            , [
                              {
                                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                                , "line":60
                              }
                            ]
                            , [
                              {
                                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                                , "line":63
                              }
                            ]
                          ]
                          , "details":
                          [
                            {
                              "type":"brief"
                              , "text":"II is an approximation."
                            }
                            , {
                              "type":"text"
                              , "text":"II is an approximation due to the following stallable instructions:"
                              , "links":
                              [
                                {
                                  "view":"Verification statistics"
                                }
                              ]
                              , "details":
                              [
                                {
                                  "type":"text"
                                  , "text":"Channel Read Operation (%L)"
                                  , "links":
                                  [
                                    {
                                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                                      , "line":"61"
                                    }
                                  ]
                                }
                                , {
                                  "type":"text"
                                  , "text":"Channel Write Operation (%L)"
                                  , "links":
                                  [
                                    {
                                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                                      , "line":"62"
                                    }
                                  ]
                                }
                              ]
                            }
                          ]
                          , "children":
                          [
                          ]
                        }
                      ]
                    }
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: input_feeder_0_2_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"input_feeder_0_2_0.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":53
              }
            ]
            , [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":54
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Iteration executed serially across input_feeder_0_2_0.B3. Only a single loop iteration will execute inside this region due to memory dependency:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"From: Channel Read Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                      , "line":"58"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"To: Channel Read Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                      , "line":"61"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Serial exe: Memory dependency"
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Nested Loops"
                  , "link":"https://www.altera.com/documentation/mwh1391807516407.html#rfr1469543500580"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"input_feeder_0_2_0.B3"
              , "data":
              ["Yes", ">=1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":54
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":54
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":" "
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to variable inner loop trip count."
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"input_feeder_0_2_0.B4"
                  , "data":
                  ["Yes", ">=1", "n/a"]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                        , "line":55
                      }
                    ]
                    , [
                      {
                        "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                        , "line":55
                      }
                    ]
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Iteration executed serially across input_feeder_0_2_0.B5. Only a single loop iteration will execute inside this region due to memory dependency:"
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"From: Channel Read Operation (%L)"
                          , "links":
                          [
                            {
                              "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                              , "line":"58"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"To: Channel Read Operation (%L)"
                          , "links":
                          [
                            {
                              "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                              , "line":"61"
                            }
                          ]
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Iteration executed serially across input_feeder_0_2_0.B5. Only a single loop iteration will execute inside this region due to memory dependency:"
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"From: Load Operation (%L)"
                          , "links":
                          [
                            {
                              "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                              , "line":"65"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"To: Channel Read Operation (%L)"
                          , "links":
                          [
                            {
                              "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                              , "line":"61"
                            }
                          ]
                        }
                      ]
                    }
                    , {
                      "type":"brief"
                      , "text":"Serial exe: Memory dependency"
                    }
                    , {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Nested Loops"
                          , "link":"https://www.altera.com/documentation/mwh1391807516407.html#rfr1469543500580"
                        }
                      ]
                    }
                  ]
                  , "children":
                  [
                    {
                      "name":"input_feeder_0_2_0.B5"
                      , "data":
                      ["Yes", ">=1", "n/a"]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                            , "line":56
                          }
                        ]
                        , [
                          {
                            "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                            , "line":56
                          }
                        ]
                        , [
                          {
                            "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                            , "line":66
                          }
                        ]
                      ]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Iteration executed serially across input_feeder_0_2_0.B7. Only a single loop iteration will execute inside this region due to memory dependency:"
                          , "details":
                          [
                            {
                              "type":"text"
                              , "text":"From: Channel Read Operation (%L)"
                              , "links":
                              [
                                {
                                  "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                                  , "line":"58"
                                }
                              ]
                            }
                            , {
                              "type":"text"
                              , "text":"To: Channel Read Operation (%L)"
                              , "links":
                              [
                                {
                                  "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                                  , "line":"61"
                                }
                              ]
                            }
                          ]
                        }
                        , {
                          "type":"brief"
                          , "text":"Serial exe: Memory dependency"
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Nested Loops"
                              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#rfr1469543500580"
                            }
                          ]
                        }
                      ]
                      , "children":
                      [
                        {
                          "name":"input_feeder_0_2_0.B7"
                          , "data":
                          ["Yes", "~1", "n/a"]
                          , "debug":
                          [
                            [
                              {
                                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                                , "line":60
                              }
                            ]
                            , [
                              {
                                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                                , "line":60
                              }
                            ]
                            , [
                              {
                                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                                , "line":63
                              }
                            ]
                          ]
                          , "details":
                          [
                            {
                              "type":"brief"
                              , "text":"II is an approximation."
                            }
                            , {
                              "type":"text"
                              , "text":"II is an approximation due to the following stallable instructions:"
                              , "links":
                              [
                                {
                                  "view":"Verification statistics"
                                }
                              ]
                              , "details":
                              [
                                {
                                  "type":"text"
                                  , "text":"Channel Read Operation (%L)"
                                  , "links":
                                  [
                                    {
                                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                                      , "line":"61"
                                    }
                                  ]
                                }
                                , {
                                  "type":"text"
                                  , "text":"Channel Write Operation (%L)"
                                  , "links":
                                  [
                                    {
                                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                                      , "line":"62"
                                    }
                                  ]
                                }
                              ]
                            }
                          ]
                          , "children":
                          [
                          ]
                        }
                      ]
                    }
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: input_feeder_1_2_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"input_feeder_1_2_0.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":53
              }
            ]
            , [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":54
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Iteration executed serially across input_feeder_1_2_0.B3. Only a single loop iteration will execute inside this region due to memory dependency:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"From: Channel Read Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                      , "line":"58"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"To: Channel Read Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                      , "line":"61"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Serial exe: Memory dependency"
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Nested Loops"
                  , "link":"https://www.altera.com/documentation/mwh1391807516407.html#rfr1469543500580"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"input_feeder_1_2_0.B3"
              , "data":
              ["Yes", ">=1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":54
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":54
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":" "
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to variable inner loop trip count."
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"input_feeder_1_2_0.B4"
                  , "data":
                  ["Yes", ">=1", "n/a"]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                        , "line":55
                      }
                    ]
                    , [
                      {
                        "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                        , "line":55
                      }
                    ]
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Iteration executed serially across input_feeder_1_2_0.B5. Only a single loop iteration will execute inside this region due to memory dependency:"
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"From: Channel Read Operation (%L)"
                          , "links":
                          [
                            {
                              "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                              , "line":"58"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"To: Channel Read Operation (%L)"
                          , "links":
                          [
                            {
                              "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                              , "line":"61"
                            }
                          ]
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Iteration executed serially across input_feeder_1_2_0.B5. Only a single loop iteration will execute inside this region due to memory dependency:"
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"From: Load Operation (%L)"
                          , "links":
                          [
                            {
                              "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                              , "line":"65"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"To: Channel Read Operation (%L)"
                          , "links":
                          [
                            {
                              "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                              , "line":"61"
                            }
                          ]
                        }
                      ]
                    }
                    , {
                      "type":"brief"
                      , "text":"Serial exe: Memory dependency"
                    }
                    , {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Nested Loops"
                          , "link":"https://www.altera.com/documentation/mwh1391807516407.html#rfr1469543500580"
                        }
                      ]
                    }
                  ]
                  , "children":
                  [
                    {
                      "name":"input_feeder_1_2_0.B5"
                      , "data":
                      ["Yes", ">=1", "n/a"]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                            , "line":56
                          }
                        ]
                        , [
                          {
                            "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                            , "line":56
                          }
                        ]
                        , [
                          {
                            "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                            , "line":66
                          }
                        ]
                      ]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Iteration executed serially across input_feeder_1_2_0.B7. Only a single loop iteration will execute inside this region due to memory dependency:"
                          , "details":
                          [
                            {
                              "type":"text"
                              , "text":"From: Channel Read Operation (%L)"
                              , "links":
                              [
                                {
                                  "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                                  , "line":"58"
                                }
                              ]
                            }
                            , {
                              "type":"text"
                              , "text":"To: Channel Read Operation (%L)"
                              , "links":
                              [
                                {
                                  "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                                  , "line":"61"
                                }
                              ]
                            }
                          ]
                        }
                        , {
                          "type":"brief"
                          , "text":"Serial exe: Memory dependency"
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Nested Loops"
                              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#rfr1469543500580"
                            }
                          ]
                        }
                      ]
                      , "children":
                      [
                        {
                          "name":"input_feeder_1_2_0.B7"
                          , "data":
                          ["Yes", "~1", "n/a"]
                          , "debug":
                          [
                            [
                              {
                                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                                , "line":60
                              }
                            ]
                            , [
                              {
                                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                                , "line":60
                              }
                            ]
                            , [
                              {
                                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                                , "line":63
                              }
                            ]
                          ]
                          , "details":
                          [
                            {
                              "type":"brief"
                              , "text":"II is an approximation."
                            }
                            , {
                              "type":"text"
                              , "text":"II is an approximation due to the following stallable instructions:"
                              , "links":
                              [
                                {
                                  "view":"Verification statistics"
                                }
                              ]
                              , "details":
                              [
                                {
                                  "type":"text"
                                  , "text":"Channel Read Operation (%L)"
                                  , "links":
                                  [
                                    {
                                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                                      , "line":"61"
                                    }
                                  ]
                                }
                                , {
                                  "type":"text"
                                  , "text":"Channel Write Operation (%L)"
                                  , "links":
                                  [
                                    {
                                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                                      , "line":"62"
                                    }
                                  ]
                                }
                              ]
                            }
                          ]
                          , "children":
                          [
                          ]
                        }
                      ]
                    }
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: input_feeder_2_2_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"input_feeder_2_2_0.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":53
              }
            ]
            , [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":54
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Iteration executed serially across input_feeder_2_2_0.B3. Only a single loop iteration will execute inside this region due to memory dependency:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"From: Channel Read Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                      , "line":"58"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"To: Channel Read Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                      , "line":"61"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Serial exe: Memory dependency"
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Nested Loops"
                  , "link":"https://www.altera.com/documentation/mwh1391807516407.html#rfr1469543500580"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"input_feeder_2_2_0.B3"
              , "data":
              ["Yes", ">=1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":54
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":54
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":" "
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to variable inner loop trip count."
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"input_feeder_2_2_0.B4"
                  , "data":
                  ["Yes", ">=1", "n/a"]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                        , "line":55
                      }
                    ]
                    , [
                      {
                        "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                        , "line":55
                      }
                    ]
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Iteration executed serially across input_feeder_2_2_0.B5. Only a single loop iteration will execute inside this region due to memory dependency:"
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"From: Channel Read Operation (%L)"
                          , "links":
                          [
                            {
                              "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                              , "line":"58"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"To: Channel Read Operation (%L)"
                          , "links":
                          [
                            {
                              "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                              , "line":"61"
                            }
                          ]
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Iteration executed serially across input_feeder_2_2_0.B5. Only a single loop iteration will execute inside this region due to memory dependency:"
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"From: Load Operation (%L)"
                          , "links":
                          [
                            {
                              "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                              , "line":"65"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"To: Channel Read Operation (%L)"
                          , "links":
                          [
                            {
                              "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                              , "line":"61"
                            }
                          ]
                        }
                      ]
                    }
                    , {
                      "type":"brief"
                      , "text":"Serial exe: Memory dependency"
                    }
                    , {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Nested Loops"
                          , "link":"https://www.altera.com/documentation/mwh1391807516407.html#rfr1469543500580"
                        }
                      ]
                    }
                  ]
                  , "children":
                  [
                    {
                      "name":"input_feeder_2_2_0.B5"
                      , "data":
                      ["Yes", ">=1", "n/a"]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                            , "line":56
                          }
                        ]
                        , [
                          {
                            "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                            , "line":56
                          }
                        ]
                        , [
                          {
                            "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                            , "line":66
                          }
                        ]
                      ]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Iteration executed serially across input_feeder_2_2_0.B7. Only a single loop iteration will execute inside this region due to memory dependency:"
                          , "details":
                          [
                            {
                              "type":"text"
                              , "text":"From: Channel Read Operation (%L)"
                              , "links":
                              [
                                {
                                  "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                                  , "line":"58"
                                }
                              ]
                            }
                            , {
                              "type":"text"
                              , "text":"To: Channel Read Operation (%L)"
                              , "links":
                              [
                                {
                                  "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                                  , "line":"61"
                                }
                              ]
                            }
                          ]
                        }
                        , {
                          "type":"brief"
                          , "text":"Serial exe: Memory dependency"
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Nested Loops"
                              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#rfr1469543500580"
                            }
                          ]
                        }
                      ]
                      , "children":
                      [
                        {
                          "name":"input_feeder_2_2_0.B7"
                          , "data":
                          ["Yes", "~1", "n/a"]
                          , "debug":
                          [
                            [
                              {
                                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                                , "line":60
                              }
                            ]
                            , [
                              {
                                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                                , "line":60
                              }
                            ]
                            , [
                              {
                                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                                , "line":63
                              }
                            ]
                          ]
                          , "details":
                          [
                            {
                              "type":"brief"
                              , "text":"II is an approximation."
                            }
                            , {
                              "type":"text"
                              , "text":"II is an approximation due to the following stallable instructions:"
                              , "links":
                              [
                                {
                                  "view":"Verification statistics"
                                }
                              ]
                              , "details":
                              [
                                {
                                  "type":"text"
                                  , "text":"Channel Read Operation (%L)"
                                  , "links":
                                  [
                                    {
                                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                                      , "line":"61"
                                    }
                                  ]
                                }
                                , {
                                  "type":"text"
                                  , "text":"Channel Write Operation (%L)"
                                  , "links":
                                  [
                                    {
                                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                                      , "line":"62"
                                    }
                                  ]
                                }
                              ]
                            }
                          ]
                          , "children":
                          [
                          ]
                        }
                      ]
                    }
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: input_feeder_3_2_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"input_feeder_3_2_0.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":53
              }
            ]
            , [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":54
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Iteration executed serially across input_feeder_3_2_0.B3. Only a single loop iteration will execute inside this region due to memory dependency:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"From: Channel Read Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                      , "line":"58"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"To: Channel Read Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                      , "line":"61"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Serial exe: Memory dependency"
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Nested Loops"
                  , "link":"https://www.altera.com/documentation/mwh1391807516407.html#rfr1469543500580"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"input_feeder_3_2_0.B3"
              , "data":
              ["Yes", ">=1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":54
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":54
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":" "
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to variable inner loop trip count."
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"input_feeder_3_2_0.B4"
                  , "data":
                  ["Yes", ">=1", "n/a"]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                        , "line":55
                      }
                    ]
                    , [
                      {
                        "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                        , "line":55
                      }
                    ]
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Iteration executed serially across input_feeder_3_2_0.B5. Only a single loop iteration will execute inside this region due to memory dependency:"
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"From: Channel Read Operation (%L)"
                          , "links":
                          [
                            {
                              "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                              , "line":"58"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"To: Channel Read Operation (%L)"
                          , "links":
                          [
                            {
                              "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                              , "line":"61"
                            }
                          ]
                        }
                      ]
                    }
                    , {
                      "type":"brief"
                      , "text":"Serial exe: Memory dependency"
                    }
                    , {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Nested Loops"
                          , "link":"https://www.altera.com/documentation/mwh1391807516407.html#rfr1469543500580"
                        }
                      ]
                    }
                  ]
                  , "children":
                  [
                    {
                      "name":"input_feeder_3_2_0.B5"
                      , "data":
                      ["Yes", "~4", "II"]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                            , "line":56
                          }
                        ]
                        , [
                          {
                            "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                            , "line":56
                          }
                        ]
                        , [
                          {
                            "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                            , "line":66
                          }
                        ]
                      ]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Compiler failed to schedule this loop with smaller II due to memory dependency:"
                          , "details":
                          [
                            {
                              "type":"text"
                              , "text":"From: Channel Read Operation (%L)"
                              , "links":
                              [
                                {
                                  "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                                  , "line":"58"
                                }
                              ]
                            }
                            , {
                              "type":"text"
                              , "text":"To: Channel Read Operation (%L)"
                              , "links":
                              [
                                {
                                  "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                                  , "line":"61"
                                }
                              ]
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"The critical path that prevented successful II = 3 scheduling:"
                          , "details":
                          [
                            {
                              "type":"text"
                              , "text":"0.28 clock cycles Or Operation (%L)"
                              , "links":
                              [
                                {
                                  "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                                  , "line":"61"
                                }
                              ]
                            }
                            , {
                              "type":"text"
                              , "text":"0.28 clock cycles Or Operation (%L)"
                              , "links":
                              [
                                {
                                  "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                                  , "line":"61"
                                }
                              ]
                            }
                          ]
                        }
                        , {
                          "type":"brief"
                          , "text":"Memory dependency"
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Loops in a Single Work-Item Kernel"
                              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#wfa1476380079940"
                            }
                          ]
                        }
                      ]
                      , "children":
                      [
                        {
                          "name":"1X Fully unrolled loop"
                          , "data":
                          ["n/a", "n/a", "n/a"]
                          , "debug":
                          [
                            [
                              {
                                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                                , "line":60
                              }
                            ]
                          ]
                          , "details":
                          [
                            {
                              "type":"brief"
                              , "text":"Loop has trip count of 1"
                            }
                            , {
                              "type":"text"
                              , "text":"Loop has trip count of 1"
                            }
                          ]
                          , "children":
                          [
                          ]
                        }
                      ]
                    }
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: input_feeder_0_3_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"input_feeder_0_3_0.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":53
              }
            ]
            , [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":54
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Iteration executed serially across input_feeder_0_3_0.B3. Only a single loop iteration will execute inside this region due to memory dependency:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"From: Channel Read Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                      , "line":"58"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"To: Channel Read Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                      , "line":"61"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Serial exe: Memory dependency"
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Nested Loops"
                  , "link":"https://www.altera.com/documentation/mwh1391807516407.html#rfr1469543500580"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"input_feeder_0_3_0.B3"
              , "data":
              ["Yes", ">=1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":54
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":54
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":" "
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to variable inner loop trip count."
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"input_feeder_0_3_0.B4"
                  , "data":
                  ["Yes", ">=1", "n/a"]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                        , "line":55
                      }
                    ]
                    , [
                      {
                        "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                        , "line":55
                      }
                    ]
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Iteration executed serially across input_feeder_0_3_0.B5. Only a single loop iteration will execute inside this region due to memory dependency:"
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"From: Channel Read Operation (%L)"
                          , "links":
                          [
                            {
                              "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                              , "line":"58"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"To: Channel Read Operation (%L)"
                          , "links":
                          [
                            {
                              "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                              , "line":"61"
                            }
                          ]
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Iteration executed serially across input_feeder_0_3_0.B5. Only a single loop iteration will execute inside this region due to memory dependency:"
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"From: Load Operation (%L)"
                          , "links":
                          [
                            {
                              "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                              , "line":"65"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"To: Channel Read Operation (%L)"
                          , "links":
                          [
                            {
                              "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                              , "line":"61"
                            }
                          ]
                        }
                      ]
                    }
                    , {
                      "type":"brief"
                      , "text":"Serial exe: Memory dependency"
                    }
                    , {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Nested Loops"
                          , "link":"https://www.altera.com/documentation/mwh1391807516407.html#rfr1469543500580"
                        }
                      ]
                    }
                  ]
                  , "children":
                  [
                    {
                      "name":"input_feeder_0_3_0.B5"
                      , "data":
                      ["Yes", ">=1", "n/a"]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                            , "line":56
                          }
                        ]
                        , [
                          {
                            "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                            , "line":56
                          }
                        ]
                        , [
                          {
                            "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                            , "line":66
                          }
                        ]
                      ]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Iteration executed serially across input_feeder_0_3_0.B7. Only a single loop iteration will execute inside this region due to memory dependency:"
                          , "details":
                          [
                            {
                              "type":"text"
                              , "text":"From: Channel Read Operation (%L)"
                              , "links":
                              [
                                {
                                  "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                                  , "line":"58"
                                }
                              ]
                            }
                            , {
                              "type":"text"
                              , "text":"To: Channel Read Operation (%L)"
                              , "links":
                              [
                                {
                                  "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                                  , "line":"61"
                                }
                              ]
                            }
                          ]
                        }
                        , {
                          "type":"brief"
                          , "text":"Serial exe: Memory dependency"
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Nested Loops"
                              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#rfr1469543500580"
                            }
                          ]
                        }
                      ]
                      , "children":
                      [
                        {
                          "name":"input_feeder_0_3_0.B7"
                          , "data":
                          ["Yes", "~1", "n/a"]
                          , "debug":
                          [
                            [
                              {
                                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                                , "line":60
                              }
                            ]
                            , [
                              {
                                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                                , "line":60
                              }
                            ]
                            , [
                              {
                                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                                , "line":63
                              }
                            ]
                          ]
                          , "details":
                          [
                            {
                              "type":"brief"
                              , "text":"II is an approximation."
                            }
                            , {
                              "type":"text"
                              , "text":"II is an approximation due to the following stallable instructions:"
                              , "links":
                              [
                                {
                                  "view":"Verification statistics"
                                }
                              ]
                              , "details":
                              [
                                {
                                  "type":"text"
                                  , "text":"Channel Read Operation (%L)"
                                  , "links":
                                  [
                                    {
                                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                                      , "line":"61"
                                    }
                                  ]
                                }
                                , {
                                  "type":"text"
                                  , "text":"Channel Write Operation (%L)"
                                  , "links":
                                  [
                                    {
                                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                                      , "line":"62"
                                    }
                                  ]
                                }
                              ]
                            }
                          ]
                          , "children":
                          [
                          ]
                        }
                      ]
                    }
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: input_feeder_1_3_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"input_feeder_1_3_0.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":53
              }
            ]
            , [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":54
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Iteration executed serially across input_feeder_1_3_0.B3. Only a single loop iteration will execute inside this region due to memory dependency:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"From: Channel Read Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                      , "line":"58"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"To: Channel Read Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                      , "line":"61"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Serial exe: Memory dependency"
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Nested Loops"
                  , "link":"https://www.altera.com/documentation/mwh1391807516407.html#rfr1469543500580"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"input_feeder_1_3_0.B3"
              , "data":
              ["Yes", ">=1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":54
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":54
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":" "
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to variable inner loop trip count."
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"input_feeder_1_3_0.B4"
                  , "data":
                  ["Yes", ">=1", "n/a"]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                        , "line":55
                      }
                    ]
                    , [
                      {
                        "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                        , "line":55
                      }
                    ]
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Iteration executed serially across input_feeder_1_3_0.B5. Only a single loop iteration will execute inside this region due to memory dependency:"
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"From: Channel Read Operation (%L)"
                          , "links":
                          [
                            {
                              "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                              , "line":"58"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"To: Channel Read Operation (%L)"
                          , "links":
                          [
                            {
                              "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                              , "line":"61"
                            }
                          ]
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Iteration executed serially across input_feeder_1_3_0.B5. Only a single loop iteration will execute inside this region due to memory dependency:"
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"From: Load Operation (%L)"
                          , "links":
                          [
                            {
                              "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                              , "line":"65"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"To: Channel Read Operation (%L)"
                          , "links":
                          [
                            {
                              "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                              , "line":"61"
                            }
                          ]
                        }
                      ]
                    }
                    , {
                      "type":"brief"
                      , "text":"Serial exe: Memory dependency"
                    }
                    , {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Nested Loops"
                          , "link":"https://www.altera.com/documentation/mwh1391807516407.html#rfr1469543500580"
                        }
                      ]
                    }
                  ]
                  , "children":
                  [
                    {
                      "name":"input_feeder_1_3_0.B5"
                      , "data":
                      ["Yes", ">=1", "n/a"]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                            , "line":56
                          }
                        ]
                        , [
                          {
                            "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                            , "line":56
                          }
                        ]
                        , [
                          {
                            "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                            , "line":66
                          }
                        ]
                      ]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Iteration executed serially across input_feeder_1_3_0.B7. Only a single loop iteration will execute inside this region due to memory dependency:"
                          , "details":
                          [
                            {
                              "type":"text"
                              , "text":"From: Channel Read Operation (%L)"
                              , "links":
                              [
                                {
                                  "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                                  , "line":"58"
                                }
                              ]
                            }
                            , {
                              "type":"text"
                              , "text":"To: Channel Read Operation (%L)"
                              , "links":
                              [
                                {
                                  "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                                  , "line":"61"
                                }
                              ]
                            }
                          ]
                        }
                        , {
                          "type":"brief"
                          , "text":"Serial exe: Memory dependency"
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Nested Loops"
                              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#rfr1469543500580"
                            }
                          ]
                        }
                      ]
                      , "children":
                      [
                        {
                          "name":"input_feeder_1_3_0.B7"
                          , "data":
                          ["Yes", "~1", "n/a"]
                          , "debug":
                          [
                            [
                              {
                                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                                , "line":60
                              }
                            ]
                            , [
                              {
                                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                                , "line":60
                              }
                            ]
                            , [
                              {
                                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                                , "line":63
                              }
                            ]
                          ]
                          , "details":
                          [
                            {
                              "type":"brief"
                              , "text":"II is an approximation."
                            }
                            , {
                              "type":"text"
                              , "text":"II is an approximation due to the following stallable instructions:"
                              , "links":
                              [
                                {
                                  "view":"Verification statistics"
                                }
                              ]
                              , "details":
                              [
                                {
                                  "type":"text"
                                  , "text":"Channel Read Operation (%L)"
                                  , "links":
                                  [
                                    {
                                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                                      , "line":"61"
                                    }
                                  ]
                                }
                                , {
                                  "type":"text"
                                  , "text":"Channel Write Operation (%L)"
                                  , "links":
                                  [
                                    {
                                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                                      , "line":"62"
                                    }
                                  ]
                                }
                              ]
                            }
                          ]
                          , "children":
                          [
                          ]
                        }
                      ]
                    }
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: input_feeder_2_3_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"input_feeder_2_3_0.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":53
              }
            ]
            , [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":54
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Iteration executed serially across input_feeder_2_3_0.B3. Only a single loop iteration will execute inside this region due to memory dependency:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"From: Channel Read Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                      , "line":"58"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"To: Channel Read Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                      , "line":"61"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Serial exe: Memory dependency"
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Nested Loops"
                  , "link":"https://www.altera.com/documentation/mwh1391807516407.html#rfr1469543500580"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"input_feeder_2_3_0.B3"
              , "data":
              ["Yes", ">=1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":54
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":54
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":" "
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to variable inner loop trip count."
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"input_feeder_2_3_0.B4"
                  , "data":
                  ["Yes", ">=1", "n/a"]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                        , "line":55
                      }
                    ]
                    , [
                      {
                        "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                        , "line":55
                      }
                    ]
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Iteration executed serially across input_feeder_2_3_0.B5. Only a single loop iteration will execute inside this region due to memory dependency:"
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"From: Channel Read Operation (%L)"
                          , "links":
                          [
                            {
                              "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                              , "line":"58"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"To: Channel Read Operation (%L)"
                          , "links":
                          [
                            {
                              "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                              , "line":"61"
                            }
                          ]
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Iteration executed serially across input_feeder_2_3_0.B5. Only a single loop iteration will execute inside this region due to memory dependency:"
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"From: Load Operation (%L)"
                          , "links":
                          [
                            {
                              "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                              , "line":"65"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"To: Channel Read Operation (%L)"
                          , "links":
                          [
                            {
                              "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                              , "line":"61"
                            }
                          ]
                        }
                      ]
                    }
                    , {
                      "type":"brief"
                      , "text":"Serial exe: Memory dependency"
                    }
                    , {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Nested Loops"
                          , "link":"https://www.altera.com/documentation/mwh1391807516407.html#rfr1469543500580"
                        }
                      ]
                    }
                  ]
                  , "children":
                  [
                    {
                      "name":"input_feeder_2_3_0.B5"
                      , "data":
                      ["Yes", ">=1", "n/a"]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                            , "line":56
                          }
                        ]
                        , [
                          {
                            "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                            , "line":56
                          }
                        ]
                        , [
                          {
                            "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                            , "line":66
                          }
                        ]
                      ]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Iteration executed serially across input_feeder_2_3_0.B7. Only a single loop iteration will execute inside this region due to memory dependency:"
                          , "details":
                          [
                            {
                              "type":"text"
                              , "text":"From: Channel Read Operation (%L)"
                              , "links":
                              [
                                {
                                  "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                                  , "line":"58"
                                }
                              ]
                            }
                            , {
                              "type":"text"
                              , "text":"To: Channel Read Operation (%L)"
                              , "links":
                              [
                                {
                                  "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                                  , "line":"61"
                                }
                              ]
                            }
                          ]
                        }
                        , {
                          "type":"brief"
                          , "text":"Serial exe: Memory dependency"
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Nested Loops"
                              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#rfr1469543500580"
                            }
                          ]
                        }
                      ]
                      , "children":
                      [
                        {
                          "name":"input_feeder_2_3_0.B7"
                          , "data":
                          ["Yes", "~1", "n/a"]
                          , "debug":
                          [
                            [
                              {
                                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                                , "line":60
                              }
                            ]
                            , [
                              {
                                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                                , "line":60
                              }
                            ]
                            , [
                              {
                                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                                , "line":63
                              }
                            ]
                          ]
                          , "details":
                          [
                            {
                              "type":"brief"
                              , "text":"II is an approximation."
                            }
                            , {
                              "type":"text"
                              , "text":"II is an approximation due to the following stallable instructions:"
                              , "links":
                              [
                                {
                                  "view":"Verification statistics"
                                }
                              ]
                              , "details":
                              [
                                {
                                  "type":"text"
                                  , "text":"Channel Read Operation (%L)"
                                  , "links":
                                  [
                                    {
                                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                                      , "line":"61"
                                    }
                                  ]
                                }
                                , {
                                  "type":"text"
                                  , "text":"Channel Write Operation (%L)"
                                  , "links":
                                  [
                                    {
                                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                                      , "line":"62"
                                    }
                                  ]
                                }
                              ]
                            }
                          ]
                          , "children":
                          [
                          ]
                        }
                      ]
                    }
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: input_feeder_3_3_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"input_feeder_3_3_0.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":53
              }
            ]
            , [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":54
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"input_feeder_3_3_0.B3"
              , "data":
              ["Yes", ">=1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":54
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":54
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":" "
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to variable inner loop trip count."
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"input_feeder_3_3_0.B4"
                  , "data":
                  ["Yes", ">=1", "n/a"]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                        , "line":55
                      }
                    ]
                    , [
                      {
                        "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                        , "line":55
                      }
                    ]
                  ]
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":" "
                    }
                    , {
                      "type":"text"
                      , "text":"II is an approximation due to variable inner loop trip count."
                      , "links":
                      [
                        {
                          "view":"Verification statistics"
                        }
                      ]
                    }
                  ]
                  , "children":
                  [
                    {
                      "name":"input_feeder_3_3_0.B5"
                      , "data":
                      ["Yes", "~1", "n/a"]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                            , "line":56
                          }
                        ]
                        , [
                          {
                            "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                            , "line":56
                          }
                        ]
                        , [
                          {
                            "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                            , "line":66
                          }
                        ]
                      ]
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"II is an approximation."
                        }
                        , {
                          "type":"text"
                          , "text":"II is an approximation due to the following stallable instructions:"
                          , "links":
                          [
                            {
                              "view":"Verification statistics"
                            }
                          ]
                          , "details":
                          [
                            {
                              "type":"text"
                              , "text":"Channel Read Operation (%L)"
                              , "links":
                              [
                                {
                                  "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                                  , "line":"58"
                                }
                              ]
                            }
                            , {
                              "type":"text"
                              , "text":"Channel Write Operation (%L)"
                              , "links":
                              [
                                {
                                  "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                                  , "line":"65"
                                }
                              ]
                            }
                          ]
                        }
                      ]
                      , "children":
                      [
                      ]
                    }
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: weight_feeder_0_0_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"weight_feeder_0_0_0.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":115
              }
            ]
            , [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":116
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"weight_feeder_0_0_0.B3"
              , "data":
              ["Yes", ">=1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":116
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":116
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":" "
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to variable inner loop trip count."
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"weight_feeder_0_0_0.B4"
                  , "data":
                  ["Yes", "~1", "n/a"]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                        , "line":117
                      }
                    ]
                    , [
                      {
                        "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                        , "line":117
                      }
                    ]
                  ]
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"II is an approximation."
                    }
                    , {
                      "type":"text"
                      , "text":"II is an approximation due to the following stallable instructions:"
                      , "links":
                      [
                        {
                          "view":"Verification statistics"
                        }
                      ]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Channel Read Operation (%L)"
                          , "links":
                          [
                            {
                              "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                              , "line":"118"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"Channel Write Operation (%L)"
                          , "links":
                          [
                            {
                              "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                              , "line":"122"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"Channel Write Operation (%L)"
                          , "links":
                          [
                            {
                              "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                              , "line":"120"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "children":
                  [
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: weight_feeder_1_0_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"weight_feeder_1_0_0.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":115
              }
            ]
            , [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":116
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"weight_feeder_1_0_0.B3"
              , "data":
              ["Yes", ">=1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":116
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":116
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":" "
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to variable inner loop trip count."
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"weight_feeder_1_0_0.B4"
                  , "data":
                  ["Yes", "~1", "n/a"]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                        , "line":117
                      }
                    ]
                    , [
                      {
                        "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                        , "line":117
                      }
                    ]
                  ]
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"II is an approximation."
                    }
                    , {
                      "type":"text"
                      , "text":"II is an approximation due to the following stallable instructions:"
                      , "links":
                      [
                        {
                          "view":"Verification statistics"
                        }
                      ]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Channel Read Operation (%L)"
                          , "links":
                          [
                            {
                              "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                              , "line":"118"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"Channel Write Operation (%L)"
                          , "links":
                          [
                            {
                              "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                              , "line":"122"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"Channel Write Operation (%L)"
                          , "links":
                          [
                            {
                              "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                              , "line":"120"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "children":
                  [
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: weight_feeder_2_0_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"weight_feeder_2_0_0.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":115
              }
            ]
            , [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":116
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"weight_feeder_2_0_0.B3"
              , "data":
              ["Yes", ">=1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":116
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":116
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":" "
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to variable inner loop trip count."
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"weight_feeder_2_0_0.B4"
                  , "data":
                  ["Yes", "~1", "n/a"]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                        , "line":117
                      }
                    ]
                    , [
                      {
                        "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                        , "line":117
                      }
                    ]
                  ]
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"II is an approximation."
                    }
                    , {
                      "type":"text"
                      , "text":"II is an approximation due to the following stallable instructions:"
                      , "links":
                      [
                        {
                          "view":"Verification statistics"
                        }
                      ]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Channel Read Operation (%L)"
                          , "links":
                          [
                            {
                              "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                              , "line":"118"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"Channel Write Operation (%L)"
                          , "links":
                          [
                            {
                              "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                              , "line":"122"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"Channel Write Operation (%L)"
                          , "links":
                          [
                            {
                              "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                              , "line":"120"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "children":
                  [
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: weight_feeder_3_0_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"weight_feeder_3_0_0.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":115
              }
            ]
            , [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":116
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"weight_feeder_3_0_0.B3"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":116
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":116
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"118"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"122"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"1X Fully unrolled loop"
                  , "data":
                  ["n/a", "n/a", "n/a"]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                        , "line":117
                      }
                    ]
                  ]
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"Loop has trip count of 1"
                    }
                    , {
                      "type":"text"
                      , "text":"Loop has trip count of 1"
                    }
                  ]
                  , "children":
                  [
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_0_0_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_0_0_0.B1"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":180
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"convolution_0_0_0.B2"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":163
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":163
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":175
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"164"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"169"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"166"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"171"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"Fully unrolled loop"
                  , "data":
                  ["n/a", "n/a", "n/a"]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                        , "line":175
                      }
                    ]
                  ]
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"Unrolled by #pragma unroll"
                    }
                    , {
                      "type":"text"
                      , "text":"Unrolled by #pragma unroll"
                    }
                  ]
                  , "children":
                  [
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_1_0_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_1_0_0.B1"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":180
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"convolution_1_0_0.B2"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":163
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":163
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":175
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"164"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"169"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"166"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"171"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"Fully unrolled loop"
                  , "data":
                  ["n/a", "n/a", "n/a"]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                        , "line":175
                      }
                    ]
                  ]
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"Unrolled by #pragma unroll"
                    }
                    , {
                      "type":"text"
                      , "text":"Unrolled by #pragma unroll"
                    }
                  ]
                  , "children":
                  [
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_2_0_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_2_0_0.B1"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":180
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"convolution_2_0_0.B2"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":163
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":163
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":175
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"164"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"169"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"166"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"171"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"Fully unrolled loop"
                  , "data":
                  ["n/a", "n/a", "n/a"]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                        , "line":175
                      }
                    ]
                  ]
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"Unrolled by #pragma unroll"
                    }
                    , {
                      "type":"text"
                      , "text":"Unrolled by #pragma unroll"
                    }
                  ]
                  , "children":
                  [
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_3_0_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_3_0_0.B1"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":180
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"convolution_3_0_0.B2"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":163
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":163
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":175
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"164"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"169"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"166"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"171"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"Fully unrolled loop"
                  , "data":
                  ["n/a", "n/a", "n/a"]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                        , "line":175
                      }
                    ]
                  ]
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"Unrolled by #pragma unroll"
                    }
                    , {
                      "type":"text"
                      , "text":"Unrolled by #pragma unroll"
                    }
                  ]
                  , "children":
                  [
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_0_1_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_0_1_0.B1"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":180
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"convolution_0_1_0.B2"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":163
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":163
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":175
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"164"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"169"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"166"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"171"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"Fully unrolled loop"
                  , "data":
                  ["n/a", "n/a", "n/a"]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                        , "line":175
                      }
                    ]
                  ]
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"Unrolled by #pragma unroll"
                    }
                    , {
                      "type":"text"
                      , "text":"Unrolled by #pragma unroll"
                    }
                  ]
                  , "children":
                  [
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_1_1_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_1_1_0.B1"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":180
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"convolution_1_1_0.B2"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":163
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":163
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":175
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"164"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"169"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"166"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"171"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"Fully unrolled loop"
                  , "data":
                  ["n/a", "n/a", "n/a"]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                        , "line":175
                      }
                    ]
                  ]
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"Unrolled by #pragma unroll"
                    }
                    , {
                      "type":"text"
                      , "text":"Unrolled by #pragma unroll"
                    }
                  ]
                  , "children":
                  [
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_2_1_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_2_1_0.B1"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":180
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"convolution_2_1_0.B2"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":163
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":163
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":175
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"164"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"169"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"166"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"171"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"Fully unrolled loop"
                  , "data":
                  ["n/a", "n/a", "n/a"]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                        , "line":175
                      }
                    ]
                  ]
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"Unrolled by #pragma unroll"
                    }
                    , {
                      "type":"text"
                      , "text":"Unrolled by #pragma unroll"
                    }
                  ]
                  , "children":
                  [
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_3_1_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_3_1_0.B1"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":180
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"convolution_3_1_0.B2"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":163
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":163
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":175
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"164"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"169"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"166"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"171"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"Fully unrolled loop"
                  , "data":
                  ["n/a", "n/a", "n/a"]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                        , "line":175
                      }
                    ]
                  ]
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"Unrolled by #pragma unroll"
                    }
                    , {
                      "type":"text"
                      , "text":"Unrolled by #pragma unroll"
                    }
                  ]
                  , "children":
                  [
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_0_2_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_0_2_0.B1"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":180
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"convolution_0_2_0.B2"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":163
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":163
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":175
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"164"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"169"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"166"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"171"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"Fully unrolled loop"
                  , "data":
                  ["n/a", "n/a", "n/a"]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                        , "line":175
                      }
                    ]
                  ]
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"Unrolled by #pragma unroll"
                    }
                    , {
                      "type":"text"
                      , "text":"Unrolled by #pragma unroll"
                    }
                  ]
                  , "children":
                  [
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_1_2_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_1_2_0.B1"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":180
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"convolution_1_2_0.B2"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":163
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":163
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":175
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"164"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"169"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"166"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"171"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"Fully unrolled loop"
                  , "data":
                  ["n/a", "n/a", "n/a"]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                        , "line":175
                      }
                    ]
                  ]
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"Unrolled by #pragma unroll"
                    }
                    , {
                      "type":"text"
                      , "text":"Unrolled by #pragma unroll"
                    }
                  ]
                  , "children":
                  [
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_2_2_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_2_2_0.B1"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":180
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"convolution_2_2_0.B2"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":163
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":163
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":175
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"164"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"169"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"166"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"171"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"Fully unrolled loop"
                  , "data":
                  ["n/a", "n/a", "n/a"]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                        , "line":175
                      }
                    ]
                  ]
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"Unrolled by #pragma unroll"
                    }
                    , {
                      "type":"text"
                      , "text":"Unrolled by #pragma unroll"
                    }
                  ]
                  , "children":
                  [
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_3_2_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_3_2_0.B1"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":180
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"convolution_3_2_0.B2"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":163
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":163
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":175
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"164"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"169"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"166"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"171"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"Fully unrolled loop"
                  , "data":
                  ["n/a", "n/a", "n/a"]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                        , "line":175
                      }
                    ]
                  ]
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"Unrolled by #pragma unroll"
                    }
                    , {
                      "type":"text"
                      , "text":"Unrolled by #pragma unroll"
                    }
                  ]
                  , "children":
                  [
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_0_3_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_0_3_0.B1"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":180
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"convolution_0_3_0.B2"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":163
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":163
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":175
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"164"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"169"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"166"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"171"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"Fully unrolled loop"
                  , "data":
                  ["n/a", "n/a", "n/a"]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                        , "line":175
                      }
                    ]
                  ]
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"Unrolled by #pragma unroll"
                    }
                    , {
                      "type":"text"
                      , "text":"Unrolled by #pragma unroll"
                    }
                  ]
                  , "children":
                  [
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_1_3_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_1_3_0.B1"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":180
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"convolution_1_3_0.B2"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":163
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":163
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":175
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"164"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"169"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"166"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"171"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"Fully unrolled loop"
                  , "data":
                  ["n/a", "n/a", "n/a"]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                        , "line":175
                      }
                    ]
                  ]
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"Unrolled by #pragma unroll"
                    }
                    , {
                      "type":"text"
                      , "text":"Unrolled by #pragma unroll"
                    }
                  ]
                  , "children":
                  [
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_2_3_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_2_3_0.B1"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":180
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"convolution_2_3_0.B2"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":163
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":163
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":175
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"164"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"169"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"166"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"171"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"Fully unrolled loop"
                  , "data":
                  ["n/a", "n/a", "n/a"]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                        , "line":175
                      }
                    ]
                  ]
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"Unrolled by #pragma unroll"
                    }
                    , {
                      "type":"text"
                      , "text":"Unrolled by #pragma unroll"
                    }
                  ]
                  , "children":
                  [
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_3_3_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_3_3_0.B1"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":180
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"convolution_3_3_0.B2"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":163
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":163
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":175
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"164"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"169"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"166"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"Fully unrolled loop"
                  , "data":
                  ["n/a", "n/a", "n/a"]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                        , "line":175
                      }
                    ]
                  ]
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"Unrolled by #pragma unroll"
                    }
                    , {
                      "type":"text"
                      , "text":"Unrolled by #pragma unroll"
                    }
                  ]
                  , "children":
                  [
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_0_0_1"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_0_0_1.B1"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":180
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"convolution_0_0_1.B2"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":163
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":163
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":175
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"164"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"169"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"166"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"171"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"Fully unrolled loop"
                  , "data":
                  ["n/a", "n/a", "n/a"]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                        , "line":175
                      }
                    ]
                  ]
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"Unrolled by #pragma unroll"
                    }
                    , {
                      "type":"text"
                      , "text":"Unrolled by #pragma unroll"
                    }
                  ]
                  , "children":
                  [
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_1_0_1"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_1_0_1.B1"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":180
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"convolution_1_0_1.B2"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":163
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":163
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":175
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"164"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"169"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"166"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"171"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"Fully unrolled loop"
                  , "data":
                  ["n/a", "n/a", "n/a"]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                        , "line":175
                      }
                    ]
                  ]
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"Unrolled by #pragma unroll"
                    }
                    , {
                      "type":"text"
                      , "text":"Unrolled by #pragma unroll"
                    }
                  ]
                  , "children":
                  [
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_2_0_1"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_2_0_1.B1"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":180
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"convolution_2_0_1.B2"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":163
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":163
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":175
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"164"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"169"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"166"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"171"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"Fully unrolled loop"
                  , "data":
                  ["n/a", "n/a", "n/a"]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                        , "line":175
                      }
                    ]
                  ]
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"Unrolled by #pragma unroll"
                    }
                    , {
                      "type":"text"
                      , "text":"Unrolled by #pragma unroll"
                    }
                  ]
                  , "children":
                  [
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_3_0_1"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_3_0_1.B1"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":180
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"convolution_3_0_1.B2"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":163
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":163
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":175
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"164"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"169"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"166"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"171"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"Fully unrolled loop"
                  , "data":
                  ["n/a", "n/a", "n/a"]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                        , "line":175
                      }
                    ]
                  ]
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"Unrolled by #pragma unroll"
                    }
                    , {
                      "type":"text"
                      , "text":"Unrolled by #pragma unroll"
                    }
                  ]
                  , "children":
                  [
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_0_1_1"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_0_1_1.B1"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":180
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"convolution_0_1_1.B2"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":163
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":163
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":175
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"164"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"169"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"166"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"171"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"Fully unrolled loop"
                  , "data":
                  ["n/a", "n/a", "n/a"]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                        , "line":175
                      }
                    ]
                  ]
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"Unrolled by #pragma unroll"
                    }
                    , {
                      "type":"text"
                      , "text":"Unrolled by #pragma unroll"
                    }
                  ]
                  , "children":
                  [
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_1_1_1"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_1_1_1.B1"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":180
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"convolution_1_1_1.B2"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":163
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":163
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":175
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"164"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"169"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"166"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"171"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"Fully unrolled loop"
                  , "data":
                  ["n/a", "n/a", "n/a"]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                        , "line":175
                      }
                    ]
                  ]
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"Unrolled by #pragma unroll"
                    }
                    , {
                      "type":"text"
                      , "text":"Unrolled by #pragma unroll"
                    }
                  ]
                  , "children":
                  [
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_2_1_1"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_2_1_1.B1"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":180
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"convolution_2_1_1.B2"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":163
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":163
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":175
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"164"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"169"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"166"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"171"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"Fully unrolled loop"
                  , "data":
                  ["n/a", "n/a", "n/a"]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                        , "line":175
                      }
                    ]
                  ]
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"Unrolled by #pragma unroll"
                    }
                    , {
                      "type":"text"
                      , "text":"Unrolled by #pragma unroll"
                    }
                  ]
                  , "children":
                  [
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_3_1_1"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_3_1_1.B1"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":180
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"convolution_3_1_1.B2"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":163
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":163
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":175
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"164"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"169"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"166"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"171"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"Fully unrolled loop"
                  , "data":
                  ["n/a", "n/a", "n/a"]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                        , "line":175
                      }
                    ]
                  ]
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"Unrolled by #pragma unroll"
                    }
                    , {
                      "type":"text"
                      , "text":"Unrolled by #pragma unroll"
                    }
                  ]
                  , "children":
                  [
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_0_2_1"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_0_2_1.B1"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":180
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"convolution_0_2_1.B2"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":163
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":163
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":175
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"164"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"169"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"166"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"171"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"Fully unrolled loop"
                  , "data":
                  ["n/a", "n/a", "n/a"]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                        , "line":175
                      }
                    ]
                  ]
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"Unrolled by #pragma unroll"
                    }
                    , {
                      "type":"text"
                      , "text":"Unrolled by #pragma unroll"
                    }
                  ]
                  , "children":
                  [
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_1_2_1"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_1_2_1.B1"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":180
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"convolution_1_2_1.B2"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":163
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":163
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":175
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"164"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"169"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"166"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"171"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"Fully unrolled loop"
                  , "data":
                  ["n/a", "n/a", "n/a"]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                        , "line":175
                      }
                    ]
                  ]
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"Unrolled by #pragma unroll"
                    }
                    , {
                      "type":"text"
                      , "text":"Unrolled by #pragma unroll"
                    }
                  ]
                  , "children":
                  [
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_2_2_1"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_2_2_1.B1"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":180
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"convolution_2_2_1.B2"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":163
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":163
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":175
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"164"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"169"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"166"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"171"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"Fully unrolled loop"
                  , "data":
                  ["n/a", "n/a", "n/a"]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                        , "line":175
                      }
                    ]
                  ]
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"Unrolled by #pragma unroll"
                    }
                    , {
                      "type":"text"
                      , "text":"Unrolled by #pragma unroll"
                    }
                  ]
                  , "children":
                  [
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_3_2_1"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_3_2_1.B1"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":180
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"convolution_3_2_1.B2"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":163
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":163
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":175
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"164"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"169"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"166"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"171"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"Fully unrolled loop"
                  , "data":
                  ["n/a", "n/a", "n/a"]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                        , "line":175
                      }
                    ]
                  ]
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"Unrolled by #pragma unroll"
                    }
                    , {
                      "type":"text"
                      , "text":"Unrolled by #pragma unroll"
                    }
                  ]
                  , "children":
                  [
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_0_3_1"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_0_3_1.B1"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":180
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"convolution_0_3_1.B2"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":163
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":163
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":175
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"164"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"169"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"166"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"171"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"Fully unrolled loop"
                  , "data":
                  ["n/a", "n/a", "n/a"]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                        , "line":175
                      }
                    ]
                  ]
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"Unrolled by #pragma unroll"
                    }
                    , {
                      "type":"text"
                      , "text":"Unrolled by #pragma unroll"
                    }
                  ]
                  , "children":
                  [
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_1_3_1"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_1_3_1.B1"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":180
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"convolution_1_3_1.B2"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":163
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":163
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":175
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"164"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"169"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"166"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"171"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"Fully unrolled loop"
                  , "data":
                  ["n/a", "n/a", "n/a"]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                        , "line":175
                      }
                    ]
                  ]
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"Unrolled by #pragma unroll"
                    }
                    , {
                      "type":"text"
                      , "text":"Unrolled by #pragma unroll"
                    }
                  ]
                  , "children":
                  [
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_2_3_1"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_2_3_1.B1"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":180
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"convolution_2_3_1.B2"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":163
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":163
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":175
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"164"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"169"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"166"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"171"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"Fully unrolled loop"
                  , "data":
                  ["n/a", "n/a", "n/a"]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                        , "line":175
                      }
                    ]
                  ]
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"Unrolled by #pragma unroll"
                    }
                    , {
                      "type":"text"
                      , "text":"Unrolled by #pragma unroll"
                    }
                  ]
                  , "children":
                  [
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_3_3_1"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_3_3_1.B1"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":180
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"convolution_3_3_1.B2"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":163
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":163
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":175
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"164"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"169"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"166"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"Fully unrolled loop"
                  , "data":
                  ["n/a", "n/a", "n/a"]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                        , "line":175
                      }
                    ]
                  ]
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"Unrolled by #pragma unroll"
                    }
                    , {
                      "type":"text"
                      , "text":"Unrolled by #pragma unroll"
                    }
                  ]
                  , "children":
                  [
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_0_0_2"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_0_0_2.B1"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":180
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"convolution_0_0_2.B2"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":163
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":163
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":175
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"164"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"169"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"166"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"171"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"Fully unrolled loop"
                  , "data":
                  ["n/a", "n/a", "n/a"]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                        , "line":175
                      }
                    ]
                  ]
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"Unrolled by #pragma unroll"
                    }
                    , {
                      "type":"text"
                      , "text":"Unrolled by #pragma unroll"
                    }
                  ]
                  , "children":
                  [
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_1_0_2"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_1_0_2.B1"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":180
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"convolution_1_0_2.B2"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":163
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":163
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":175
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"164"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"169"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"166"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"171"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"Fully unrolled loop"
                  , "data":
                  ["n/a", "n/a", "n/a"]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                        , "line":175
                      }
                    ]
                  ]
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"Unrolled by #pragma unroll"
                    }
                    , {
                      "type":"text"
                      , "text":"Unrolled by #pragma unroll"
                    }
                  ]
                  , "children":
                  [
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_2_0_2"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_2_0_2.B1"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":180
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"convolution_2_0_2.B2"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":163
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":163
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":175
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"164"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"169"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"166"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"171"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"Fully unrolled loop"
                  , "data":
                  ["n/a", "n/a", "n/a"]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                        , "line":175
                      }
                    ]
                  ]
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"Unrolled by #pragma unroll"
                    }
                    , {
                      "type":"text"
                      , "text":"Unrolled by #pragma unroll"
                    }
                  ]
                  , "children":
                  [
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_3_0_2"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_3_0_2.B1"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":180
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"convolution_3_0_2.B2"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":163
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":163
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":175
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"164"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"169"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"166"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"171"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"Fully unrolled loop"
                  , "data":
                  ["n/a", "n/a", "n/a"]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                        , "line":175
                      }
                    ]
                  ]
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"Unrolled by #pragma unroll"
                    }
                    , {
                      "type":"text"
                      , "text":"Unrolled by #pragma unroll"
                    }
                  ]
                  , "children":
                  [
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_0_1_2"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_0_1_2.B1"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":180
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"convolution_0_1_2.B2"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":163
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":163
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":175
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"164"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"169"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"166"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"171"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"Fully unrolled loop"
                  , "data":
                  ["n/a", "n/a", "n/a"]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                        , "line":175
                      }
                    ]
                  ]
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"Unrolled by #pragma unroll"
                    }
                    , {
                      "type":"text"
                      , "text":"Unrolled by #pragma unroll"
                    }
                  ]
                  , "children":
                  [
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_1_1_2"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_1_1_2.B1"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":180
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"convolution_1_1_2.B2"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":163
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":163
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":175
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"164"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"169"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"166"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"171"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"Fully unrolled loop"
                  , "data":
                  ["n/a", "n/a", "n/a"]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                        , "line":175
                      }
                    ]
                  ]
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"Unrolled by #pragma unroll"
                    }
                    , {
                      "type":"text"
                      , "text":"Unrolled by #pragma unroll"
                    }
                  ]
                  , "children":
                  [
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_2_1_2"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_2_1_2.B1"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":180
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"convolution_2_1_2.B2"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":163
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":163
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":175
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"164"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"169"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"166"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"171"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"Fully unrolled loop"
                  , "data":
                  ["n/a", "n/a", "n/a"]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                        , "line":175
                      }
                    ]
                  ]
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"Unrolled by #pragma unroll"
                    }
                    , {
                      "type":"text"
                      , "text":"Unrolled by #pragma unroll"
                    }
                  ]
                  , "children":
                  [
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_3_1_2"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_3_1_2.B1"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":180
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"convolution_3_1_2.B2"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":163
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":163
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":175
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"164"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"169"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"166"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"171"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"Fully unrolled loop"
                  , "data":
                  ["n/a", "n/a", "n/a"]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                        , "line":175
                      }
                    ]
                  ]
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"Unrolled by #pragma unroll"
                    }
                    , {
                      "type":"text"
                      , "text":"Unrolled by #pragma unroll"
                    }
                  ]
                  , "children":
                  [
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_0_2_2"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_0_2_2.B1"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":180
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"convolution_0_2_2.B2"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":163
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":163
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":175
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"164"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"169"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"166"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"171"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"Fully unrolled loop"
                  , "data":
                  ["n/a", "n/a", "n/a"]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                        , "line":175
                      }
                    ]
                  ]
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"Unrolled by #pragma unroll"
                    }
                    , {
                      "type":"text"
                      , "text":"Unrolled by #pragma unroll"
                    }
                  ]
                  , "children":
                  [
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_1_2_2"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_1_2_2.B1"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":180
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"convolution_1_2_2.B2"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":163
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":163
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":175
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"164"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"169"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"166"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"171"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"Fully unrolled loop"
                  , "data":
                  ["n/a", "n/a", "n/a"]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                        , "line":175
                      }
                    ]
                  ]
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"Unrolled by #pragma unroll"
                    }
                    , {
                      "type":"text"
                      , "text":"Unrolled by #pragma unroll"
                    }
                  ]
                  , "children":
                  [
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_2_2_2"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_2_2_2.B1"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":180
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"convolution_2_2_2.B2"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":163
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":163
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":175
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"164"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"169"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"166"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"171"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"Fully unrolled loop"
                  , "data":
                  ["n/a", "n/a", "n/a"]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                        , "line":175
                      }
                    ]
                  ]
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"Unrolled by #pragma unroll"
                    }
                    , {
                      "type":"text"
                      , "text":"Unrolled by #pragma unroll"
                    }
                  ]
                  , "children":
                  [
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_3_2_2"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_3_2_2.B1"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":180
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"convolution_3_2_2.B2"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":163
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":163
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":175
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"164"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"169"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"166"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"171"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"Fully unrolled loop"
                  , "data":
                  ["n/a", "n/a", "n/a"]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                        , "line":175
                      }
                    ]
                  ]
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"Unrolled by #pragma unroll"
                    }
                    , {
                      "type":"text"
                      , "text":"Unrolled by #pragma unroll"
                    }
                  ]
                  , "children":
                  [
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_0_3_2"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_0_3_2.B1"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":180
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"convolution_0_3_2.B2"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":163
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":163
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":175
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"164"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"169"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"166"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"171"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"Fully unrolled loop"
                  , "data":
                  ["n/a", "n/a", "n/a"]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                        , "line":175
                      }
                    ]
                  ]
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"Unrolled by #pragma unroll"
                    }
                    , {
                      "type":"text"
                      , "text":"Unrolled by #pragma unroll"
                    }
                  ]
                  , "children":
                  [
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_1_3_2"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_1_3_2.B1"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":180
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"convolution_1_3_2.B2"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":163
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":163
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":175
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"164"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"169"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"166"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"171"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"Fully unrolled loop"
                  , "data":
                  ["n/a", "n/a", "n/a"]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                        , "line":175
                      }
                    ]
                  ]
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"Unrolled by #pragma unroll"
                    }
                    , {
                      "type":"text"
                      , "text":"Unrolled by #pragma unroll"
                    }
                  ]
                  , "children":
                  [
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_2_3_2"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_2_3_2.B1"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":180
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"convolution_2_3_2.B2"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":163
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":163
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":175
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"164"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"169"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"166"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"171"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"Fully unrolled loop"
                  , "data":
                  ["n/a", "n/a", "n/a"]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                        , "line":175
                      }
                    ]
                  ]
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"Unrolled by #pragma unroll"
                    }
                    , {
                      "type":"text"
                      , "text":"Unrolled by #pragma unroll"
                    }
                  ]
                  , "children":
                  [
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_3_3_2"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_3_3_2.B1"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":180
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"convolution_3_3_2.B2"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":163
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":163
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":175
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"164"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"169"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"166"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"Fully unrolled loop"
                  , "data":
                  ["n/a", "n/a", "n/a"]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                        , "line":175
                      }
                    ]
                  ]
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"Unrolled by #pragma unroll"
                    }
                    , {
                      "type":"text"
                      , "text":"Unrolled by #pragma unroll"
                    }
                  ]
                  , "children":
                  [
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_0_0_3"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_0_0_3.B1"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":180
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"convolution_0_0_3.B2"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":163
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":163
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":175
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"164"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"169"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"171"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"Fully unrolled loop"
                  , "data":
                  ["n/a", "n/a", "n/a"]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                        , "line":175
                      }
                    ]
                  ]
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"Unrolled by #pragma unroll"
                    }
                    , {
                      "type":"text"
                      , "text":"Unrolled by #pragma unroll"
                    }
                  ]
                  , "children":
                  [
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_1_0_3"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_1_0_3.B1"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":180
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"convolution_1_0_3.B2"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":163
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":163
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":175
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"164"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"169"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"171"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"Fully unrolled loop"
                  , "data":
                  ["n/a", "n/a", "n/a"]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                        , "line":175
                      }
                    ]
                  ]
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"Unrolled by #pragma unroll"
                    }
                    , {
                      "type":"text"
                      , "text":"Unrolled by #pragma unroll"
                    }
                  ]
                  , "children":
                  [
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_2_0_3"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_2_0_3.B1"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":180
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"convolution_2_0_3.B2"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":163
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":163
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":175
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"164"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"169"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"171"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"Fully unrolled loop"
                  , "data":
                  ["n/a", "n/a", "n/a"]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                        , "line":175
                      }
                    ]
                  ]
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"Unrolled by #pragma unroll"
                    }
                    , {
                      "type":"text"
                      , "text":"Unrolled by #pragma unroll"
                    }
                  ]
                  , "children":
                  [
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_3_0_3"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_3_0_3.B1"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":180
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"convolution_3_0_3.B2"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":163
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":163
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":175
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"164"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"169"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"171"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"Fully unrolled loop"
                  , "data":
                  ["n/a", "n/a", "n/a"]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                        , "line":175
                      }
                    ]
                  ]
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"Unrolled by #pragma unroll"
                    }
                    , {
                      "type":"text"
                      , "text":"Unrolled by #pragma unroll"
                    }
                  ]
                  , "children":
                  [
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_0_1_3"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_0_1_3.B1"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":180
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"convolution_0_1_3.B2"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":163
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":163
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":175
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"164"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"169"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"171"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"Fully unrolled loop"
                  , "data":
                  ["n/a", "n/a", "n/a"]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                        , "line":175
                      }
                    ]
                  ]
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"Unrolled by #pragma unroll"
                    }
                    , {
                      "type":"text"
                      , "text":"Unrolled by #pragma unroll"
                    }
                  ]
                  , "children":
                  [
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_1_1_3"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_1_1_3.B1"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":180
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"convolution_1_1_3.B2"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":163
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":163
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":175
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"164"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"169"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"171"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"Fully unrolled loop"
                  , "data":
                  ["n/a", "n/a", "n/a"]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                        , "line":175
                      }
                    ]
                  ]
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"Unrolled by #pragma unroll"
                    }
                    , {
                      "type":"text"
                      , "text":"Unrolled by #pragma unroll"
                    }
                  ]
                  , "children":
                  [
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_2_1_3"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_2_1_3.B1"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":180
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"convolution_2_1_3.B2"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":163
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":163
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":175
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"164"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"169"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"171"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"Fully unrolled loop"
                  , "data":
                  ["n/a", "n/a", "n/a"]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                        , "line":175
                      }
                    ]
                  ]
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"Unrolled by #pragma unroll"
                    }
                    , {
                      "type":"text"
                      , "text":"Unrolled by #pragma unroll"
                    }
                  ]
                  , "children":
                  [
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_3_1_3"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_3_1_3.B1"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":180
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"convolution_3_1_3.B2"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":163
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":163
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":175
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"164"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"169"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"171"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"Fully unrolled loop"
                  , "data":
                  ["n/a", "n/a", "n/a"]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                        , "line":175
                      }
                    ]
                  ]
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"Unrolled by #pragma unroll"
                    }
                    , {
                      "type":"text"
                      , "text":"Unrolled by #pragma unroll"
                    }
                  ]
                  , "children":
                  [
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_0_2_3"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_0_2_3.B1"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":180
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"convolution_0_2_3.B2"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":163
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":163
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":175
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"164"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"169"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"171"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"Fully unrolled loop"
                  , "data":
                  ["n/a", "n/a", "n/a"]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                        , "line":175
                      }
                    ]
                  ]
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"Unrolled by #pragma unroll"
                    }
                    , {
                      "type":"text"
                      , "text":"Unrolled by #pragma unroll"
                    }
                  ]
                  , "children":
                  [
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_1_2_3"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_1_2_3.B1"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":180
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"convolution_1_2_3.B2"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":163
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":163
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":175
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"164"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"169"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"171"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"Fully unrolled loop"
                  , "data":
                  ["n/a", "n/a", "n/a"]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                        , "line":175
                      }
                    ]
                  ]
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"Unrolled by #pragma unroll"
                    }
                    , {
                      "type":"text"
                      , "text":"Unrolled by #pragma unroll"
                    }
                  ]
                  , "children":
                  [
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_2_2_3"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_2_2_3.B1"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":180
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"convolution_2_2_3.B2"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":163
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":163
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":175
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"164"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"169"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"171"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"Fully unrolled loop"
                  , "data":
                  ["n/a", "n/a", "n/a"]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                        , "line":175
                      }
                    ]
                  ]
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"Unrolled by #pragma unroll"
                    }
                    , {
                      "type":"text"
                      , "text":"Unrolled by #pragma unroll"
                    }
                  ]
                  , "children":
                  [
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_3_2_3"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_3_2_3.B1"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":180
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"convolution_3_2_3.B2"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":163
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":163
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":175
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"164"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"169"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"171"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"Fully unrolled loop"
                  , "data":
                  ["n/a", "n/a", "n/a"]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                        , "line":175
                      }
                    ]
                  ]
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"Unrolled by #pragma unroll"
                    }
                    , {
                      "type":"text"
                      , "text":"Unrolled by #pragma unroll"
                    }
                  ]
                  , "children":
                  [
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_0_3_3"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_0_3_3.B1"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":180
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"convolution_0_3_3.B2"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":163
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":163
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":175
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"164"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"169"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"171"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"Fully unrolled loop"
                  , "data":
                  ["n/a", "n/a", "n/a"]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                        , "line":175
                      }
                    ]
                  ]
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"Unrolled by #pragma unroll"
                    }
                    , {
                      "type":"text"
                      , "text":"Unrolled by #pragma unroll"
                    }
                  ]
                  , "children":
                  [
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_1_3_3"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_1_3_3.B1"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":180
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"convolution_1_3_3.B2"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":163
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":163
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":175
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"164"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"169"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"171"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"Fully unrolled loop"
                  , "data":
                  ["n/a", "n/a", "n/a"]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                        , "line":175
                      }
                    ]
                  ]
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"Unrolled by #pragma unroll"
                    }
                    , {
                      "type":"text"
                      , "text":"Unrolled by #pragma unroll"
                    }
                  ]
                  , "children":
                  [
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_2_3_3"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_2_3_3.B1"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":180
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"convolution_2_3_3.B2"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":163
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":163
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":175
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"164"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"169"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"171"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"Fully unrolled loop"
                  , "data":
                  ["n/a", "n/a", "n/a"]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                        , "line":175
                      }
                    ]
                  ]
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"Unrolled by #pragma unroll"
                    }
                    , {
                      "type":"text"
                      , "text":"Unrolled by #pragma unroll"
                    }
                  ]
                  , "children":
                  [
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_3_3_3"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_3_3_3.B1"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":180
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"convolution_3_3_3.B2"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":163
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":163
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":175
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"164"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"169"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"Fully unrolled loop"
                  , "data":
                  ["n/a", "n/a", "n/a"]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                        , "line":175
                      }
                    ]
                  ]
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"Unrolled by #pragma unroll"
                    }
                    , {
                      "type":"text"
                      , "text":"Unrolled by #pragma unroll"
                    }
                  ]
                  , "children":
                  [
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_drainer_0_0_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_drainer_0_0_0.B1"
          , "data":
          ["Yes", "~1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":201
              }
            ]
            , [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":202
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"II is an approximation."
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to the following stallable instructions:"
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Channel Read Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                      , "line":"206"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                      , "line":"208"
                    }
                  ]
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"1X Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":202
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop has trip count of 1"
                }
                , {
                  "type":"text"
                  , "text":"Loop has trip count of 1"
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_drainer_1_0_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_drainer_1_0_0.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":201
              }
            ]
            , [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":202
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"result_drainer_1_0_0.B3"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":202
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":202
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":209
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"204"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"206"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"208"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_drainer_2_0_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_drainer_2_0_0.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":201
              }
            ]
            , [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":202
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"result_drainer_2_0_0.B3"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":202
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":202
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":209
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"204"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"206"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"208"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_drainer_3_0_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_drainer_3_0_0.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":201
              }
            ]
            , [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":202
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"result_drainer_3_0_0.B3"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":202
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":202
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":209
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"204"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"206"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"208"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_drainer_0_1_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_drainer_0_1_0.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":201
              }
            ]
            , [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":202
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"result_drainer_0_1_0.B3"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":202
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":202
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":209
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"204"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"206"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"208"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_drainer_1_1_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_drainer_1_1_0.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":201
              }
            ]
            , [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":202
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"result_drainer_1_1_0.B3"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":202
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":202
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":209
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"204"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"206"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"208"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_drainer_2_1_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_drainer_2_1_0.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":201
              }
            ]
            , [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":202
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"result_drainer_2_1_0.B3"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":202
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":202
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":209
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"204"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"206"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"208"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_drainer_3_1_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_drainer_3_1_0.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":201
              }
            ]
            , [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":202
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"result_drainer_3_1_0.B3"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":202
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":202
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":209
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"204"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"206"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"208"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_drainer_0_2_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_drainer_0_2_0.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":201
              }
            ]
            , [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":202
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"result_drainer_0_2_0.B3"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":202
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":202
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":209
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"204"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"206"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"208"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_drainer_1_2_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_drainer_1_2_0.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":201
              }
            ]
            , [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":202
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"result_drainer_1_2_0.B3"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":202
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":202
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":209
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"204"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"206"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"208"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_drainer_2_2_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_drainer_2_2_0.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":201
              }
            ]
            , [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":202
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"result_drainer_2_2_0.B3"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":202
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":202
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":209
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"204"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"206"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"208"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_drainer_3_2_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_drainer_3_2_0.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":201
              }
            ]
            , [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":202
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"result_drainer_3_2_0.B3"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":202
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":202
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":209
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"204"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"206"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"208"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_drainer_0_3_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_drainer_0_3_0.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":201
              }
            ]
            , [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":202
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"result_drainer_0_3_0.B3"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":202
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":202
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":209
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"204"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"206"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"208"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_drainer_1_3_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_drainer_1_3_0.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":201
              }
            ]
            , [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":202
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"result_drainer_1_3_0.B3"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":202
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":202
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":209
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"204"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"206"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"208"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_drainer_2_3_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_drainer_2_3_0.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":201
              }
            ]
            , [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":202
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"result_drainer_2_3_0.B3"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":202
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":202
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":209
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"204"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"206"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"208"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_drainer_3_3_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_drainer_3_3_0.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":201
              }
            ]
            , [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":202
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"result_drainer_3_3_0.B3"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":202
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":202
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":209
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"204"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"206"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"208"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_drainer_0_0_1"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_drainer_0_0_1.B1"
          , "data":
          ["Yes", "~1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":201
              }
            ]
            , [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":202
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"II is an approximation."
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to the following stallable instructions:"
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Channel Read Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                      , "line":"206"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                      , "line":"208"
                    }
                  ]
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"1X Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":202
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop has trip count of 1"
                }
                , {
                  "type":"text"
                  , "text":"Loop has trip count of 1"
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_drainer_1_0_1"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_drainer_1_0_1.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":201
              }
            ]
            , [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":202
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"result_drainer_1_0_1.B3"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":202
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":202
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":209
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"204"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"206"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"208"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_drainer_2_0_1"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_drainer_2_0_1.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":201
              }
            ]
            , [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":202
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"result_drainer_2_0_1.B3"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":202
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":202
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":209
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"204"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"206"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"208"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_drainer_3_0_1"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_drainer_3_0_1.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":201
              }
            ]
            , [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":202
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"result_drainer_3_0_1.B3"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":202
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":202
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":209
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"204"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"206"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"208"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_drainer_0_1_1"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_drainer_0_1_1.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":201
              }
            ]
            , [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":202
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"result_drainer_0_1_1.B3"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":202
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":202
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":209
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"204"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"206"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"208"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_drainer_1_1_1"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_drainer_1_1_1.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":201
              }
            ]
            , [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":202
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"result_drainer_1_1_1.B3"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":202
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":202
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":209
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"204"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"206"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"208"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_drainer_2_1_1"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_drainer_2_1_1.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":201
              }
            ]
            , [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":202
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"result_drainer_2_1_1.B3"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":202
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":202
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":209
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"204"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"206"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"208"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_drainer_3_1_1"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_drainer_3_1_1.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":201
              }
            ]
            , [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":202
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"result_drainer_3_1_1.B3"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":202
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":202
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":209
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"204"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"206"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"208"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_drainer_0_2_1"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_drainer_0_2_1.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":201
              }
            ]
            , [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":202
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"result_drainer_0_2_1.B3"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":202
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":202
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":209
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"204"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"206"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"208"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_drainer_1_2_1"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_drainer_1_2_1.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":201
              }
            ]
            , [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":202
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"result_drainer_1_2_1.B3"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":202
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":202
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":209
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"204"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"206"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"208"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_drainer_2_2_1"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_drainer_2_2_1.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":201
              }
            ]
            , [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":202
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"result_drainer_2_2_1.B3"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":202
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":202
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":209
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"204"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"206"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"208"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_drainer_3_2_1"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_drainer_3_2_1.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":201
              }
            ]
            , [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":202
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"result_drainer_3_2_1.B3"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":202
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":202
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":209
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"204"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"206"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"208"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_drainer_0_3_1"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_drainer_0_3_1.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":201
              }
            ]
            , [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":202
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"result_drainer_0_3_1.B3"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":202
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":202
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":209
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"204"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"206"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"208"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_drainer_1_3_1"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_drainer_1_3_1.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":201
              }
            ]
            , [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":202
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"result_drainer_1_3_1.B3"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":202
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":202
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":209
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"204"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"206"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"208"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_drainer_2_3_1"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_drainer_2_3_1.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":201
              }
            ]
            , [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":202
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"result_drainer_2_3_1.B3"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":202
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":202
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":209
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"204"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"206"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"208"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_drainer_3_3_1"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_drainer_3_3_1.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":201
              }
            ]
            , [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":202
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"result_drainer_3_3_1.B3"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":202
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":202
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":209
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"204"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"206"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"208"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_drainer_0_0_2"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_drainer_0_0_2.B1"
          , "data":
          ["Yes", "~1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":201
              }
            ]
            , [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":202
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"II is an approximation."
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to the following stallable instructions:"
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Channel Read Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                      , "line":"206"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                      , "line":"208"
                    }
                  ]
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"1X Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":202
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop has trip count of 1"
                }
                , {
                  "type":"text"
                  , "text":"Loop has trip count of 1"
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_drainer_1_0_2"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_drainer_1_0_2.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":201
              }
            ]
            , [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":202
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"result_drainer_1_0_2.B3"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":202
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":202
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":209
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"204"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"206"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"208"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_drainer_2_0_2"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_drainer_2_0_2.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":201
              }
            ]
            , [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":202
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"result_drainer_2_0_2.B3"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":202
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":202
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":209
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"204"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"206"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"208"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_drainer_3_0_2"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_drainer_3_0_2.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":201
              }
            ]
            , [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":202
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"result_drainer_3_0_2.B3"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":202
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":202
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":209
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"204"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"206"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"208"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_drainer_0_1_2"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_drainer_0_1_2.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":201
              }
            ]
            , [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":202
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"result_drainer_0_1_2.B3"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":202
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":202
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":209
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"204"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"206"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"208"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_drainer_1_1_2"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_drainer_1_1_2.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":201
              }
            ]
            , [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":202
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"result_drainer_1_1_2.B3"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":202
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":202
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":209
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"204"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"206"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"208"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_drainer_2_1_2"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_drainer_2_1_2.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":201
              }
            ]
            , [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":202
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"result_drainer_2_1_2.B3"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":202
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":202
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":209
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"204"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"206"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"208"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_drainer_3_1_2"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_drainer_3_1_2.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":201
              }
            ]
            , [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":202
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"result_drainer_3_1_2.B3"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":202
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":202
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":209
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"204"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"206"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"208"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_drainer_0_2_2"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_drainer_0_2_2.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":201
              }
            ]
            , [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":202
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"result_drainer_0_2_2.B3"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":202
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":202
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":209
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"204"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"206"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"208"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_drainer_1_2_2"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_drainer_1_2_2.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":201
              }
            ]
            , [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":202
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"result_drainer_1_2_2.B3"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":202
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":202
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":209
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"204"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"206"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"208"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_drainer_2_2_2"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_drainer_2_2_2.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":201
              }
            ]
            , [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":202
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"result_drainer_2_2_2.B3"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":202
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":202
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":209
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"204"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"206"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"208"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_drainer_3_2_2"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_drainer_3_2_2.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":201
              }
            ]
            , [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":202
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"result_drainer_3_2_2.B3"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":202
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":202
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":209
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"204"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"206"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"208"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_drainer_0_3_2"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_drainer_0_3_2.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":201
              }
            ]
            , [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":202
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"result_drainer_0_3_2.B3"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":202
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":202
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":209
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"204"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"206"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"208"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_drainer_1_3_2"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_drainer_1_3_2.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":201
              }
            ]
            , [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":202
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"result_drainer_1_3_2.B3"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":202
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":202
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":209
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"204"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"206"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"208"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_drainer_2_3_2"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_drainer_2_3_2.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":201
              }
            ]
            , [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":202
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"result_drainer_2_3_2.B3"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":202
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":202
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":209
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"204"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"206"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"208"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_drainer_3_3_2"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_drainer_3_3_2.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":201
              }
            ]
            , [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":202
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"result_drainer_3_3_2.B3"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":202
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":202
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":209
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"204"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"206"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"208"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_drainer_0_0_3"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_drainer_0_0_3.B1"
          , "data":
          ["Yes", "~1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":201
              }
            ]
            , [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":202
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"II is an approximation."
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to the following stallable instructions:"
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Channel Read Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                      , "line":"206"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                      , "line":"208"
                    }
                  ]
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"1X Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":202
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop has trip count of 1"
                }
                , {
                  "type":"text"
                  , "text":"Loop has trip count of 1"
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_drainer_1_0_3"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_drainer_1_0_3.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":201
              }
            ]
            , [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":202
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"result_drainer_1_0_3.B3"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":202
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":202
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":209
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"204"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"206"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"208"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_drainer_2_0_3"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_drainer_2_0_3.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":201
              }
            ]
            , [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":202
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"result_drainer_2_0_3.B3"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":202
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":202
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":209
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"204"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"206"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"208"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_drainer_3_0_3"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_drainer_3_0_3.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":201
              }
            ]
            , [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":202
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"result_drainer_3_0_3.B3"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":202
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":202
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":209
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"204"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"206"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"208"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_drainer_0_1_3"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_drainer_0_1_3.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":201
              }
            ]
            , [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":202
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"result_drainer_0_1_3.B3"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":202
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":202
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":209
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"204"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"206"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"208"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_drainer_1_1_3"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_drainer_1_1_3.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":201
              }
            ]
            , [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":202
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"result_drainer_1_1_3.B3"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":202
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":202
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":209
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"204"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"206"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"208"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_drainer_2_1_3"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_drainer_2_1_3.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":201
              }
            ]
            , [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":202
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"result_drainer_2_1_3.B3"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":202
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":202
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":209
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"204"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"206"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"208"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_drainer_3_1_3"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_drainer_3_1_3.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":201
              }
            ]
            , [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":202
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"result_drainer_3_1_3.B3"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":202
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":202
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":209
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"204"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"206"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"208"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_drainer_0_2_3"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_drainer_0_2_3.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":201
              }
            ]
            , [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":202
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"result_drainer_0_2_3.B3"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":202
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":202
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":209
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"204"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"206"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"208"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_drainer_1_2_3"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_drainer_1_2_3.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":201
              }
            ]
            , [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":202
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"result_drainer_1_2_3.B3"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":202
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":202
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":209
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"204"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"206"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"208"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_drainer_2_2_3"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_drainer_2_2_3.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":201
              }
            ]
            , [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":202
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"result_drainer_2_2_3.B3"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":202
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":202
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":209
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"204"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"206"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"208"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_drainer_3_2_3"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_drainer_3_2_3.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":201
              }
            ]
            , [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":202
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"result_drainer_3_2_3.B3"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":202
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":202
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":209
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"204"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"206"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"208"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_drainer_0_3_3"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_drainer_0_3_3.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":201
              }
            ]
            , [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":202
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"result_drainer_0_3_3.B3"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":202
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":202
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":209
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"204"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"206"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"208"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_drainer_1_3_3"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_drainer_1_3_3.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":201
              }
            ]
            , [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":202
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"result_drainer_1_3_3.B3"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":202
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":202
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":209
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"204"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"206"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"208"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_drainer_2_3_3"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_drainer_2_3_3.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":201
              }
            ]
            , [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":202
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"result_drainer_2_3_3.B3"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":202
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":202
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":209
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"204"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"206"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"208"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_drainer_3_3_3"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_drainer_3_3_3.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":201
              }
            ]
            , [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":202
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"result_drainer_3_3_3.B3"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":202
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":202
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":209
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"204"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"206"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"208"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_collector_0_0_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_collector_0_0_0.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":227
              }
            ]
            , [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":228
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"result_collector_0_0_0.B3"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":228
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":228
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":235
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"230"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"232"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"234"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_collector_1_0_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_collector_1_0_0.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":227
              }
            ]
            , [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":228
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"result_collector_1_0_0.B3"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":228
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":228
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":235
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"230"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"232"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"234"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_collector_2_0_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_collector_2_0_0.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":227
              }
            ]
            , [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":228
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"result_collector_2_0_0.B3"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":228
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":228
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":235
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"230"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"232"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                          , "line":"234"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_collector_3_0_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_collector_3_0_0.B1"
          , "data":
          ["Yes", "~1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":227
              }
            ]
            , [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":228
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"II is an approximation."
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to the following stallable instructions:"
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Channel Read Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                      , "line":"232"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                      , "line":"234"
                    }
                  ]
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"1X Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":228
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop has trip count of 1"
                }
                , {
                  "type":"text"
                  , "text":"Loop has trip count of 1"
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: input_serializer"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
            , "line":14
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"input_serializer.B1"
          , "data":
          ["Yes", "~1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":19
              }
            ]
            , [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":19
              }
            ]
            , [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":21
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"II is an approximation."
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to the following stallable instructions:"
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Load Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                      , "line":"20"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                      , "line":"20"
                    }
                  ]
                }
              ]
            }
          ]
          , "children":
          [
          ]
        }
      ]
    }
    , {
      "name":"Kernel: weight_loader"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
            , "line":76
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"weight_loader.B1"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":86
              }
            ]
            , [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":86
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"weight_loader.B2"
              , "data":
              ["Yes", ">=1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":89
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                    , "line":89
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":" "
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to variable inner loop trip count."
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"weight_loader.B3"
                  , "data":
                  ["Yes", "~1", "n/a"]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                        , "line":90
                      }
                    ]
                    , [
                      {
                        "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                        , "line":90
                      }
                    ]
                    , [
                      {
                        "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                        , "line":96
                      }
                    ]
                  ]
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"II is an approximation."
                    }
                    , {
                      "type":"text"
                      , "text":"II is an approximation due to the following stallable instructions:"
                      , "links":
                      [
                        {
                          "view":"Verification statistics"
                        }
                      ]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load Operation (%L)"
                          , "links":
                          [
                            {
                              "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                              , "line":"94"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"Channel Write Operation (%L)"
                          , "links":
                          [
                            {
                              "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                              , "line":"94"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "children":
                  [
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_consumer"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
            , "line":241
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_consumer.B1"
          , "data":
          ["Yes", "~1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":243
              }
            ]
            , [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":243
              }
            ]
            , [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                , "line":245
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"II is an approximation."
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to the following stallable instructions:"
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Channel Read Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                      , "line":"244"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Store Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv/conv3-64.cl"
                      , "line":"244"
                    }
                  ]
                }
              ]
            }
          ]
          , "children":
          [
          ]
        }
      ]
    }
  ]
}
