

================================================================
== Vitis HLS Report for 'radix_Pipeline_VITIS_LOOP_43_6'
================================================================
* Date:           Fri Nov 25 09:13:45 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Radix
* Solution:       radix01 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.460 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       10|       10|  0.100 us|  0.100 us|   10|   10|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_43_6  |        8|        8|         2|          1|          1|     8|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.26>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.46ns)   --->   "%store_ln0 = store i4 0, i4 %i"   --->   Operation 6 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc80.i.i"   --->   Operation 7 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i_2 = load i4 %i" [../../Code/radix/radix.c:43]   --->   Operation 8 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 9 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.72ns)   --->   "%icmp_ln43 = icmp_eq  i4 %i_2, i4 8" [../../Code/radix/radix.c:43]   --->   Operation 10 'icmp' 'icmp_ln43' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 11 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.80ns)   --->   "%add_ln43 = add i4 %i_2, i4 1" [../../Code/radix/radix.c:43]   --->   Operation 12 'add' 'add_ln43' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln43 = br i1 %icmp_ln43, void %for.inc80.i.i.split, void %countingSort.exit.i.exitStub" [../../Code/radix/radix.c:43]   --->   Operation 13 'br' 'br_ln43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i_6_cast = zext i4 %i_2" [../../Code/radix/radix.c:43]   --->   Operation 14 'zext' 'i_6_cast' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%output_addr = getelementptr i32 %output_r, i64 0, i64 %i_6_cast" [../../Code/radix/radix.c:44]   --->   Operation 15 'getelementptr' 'output_addr' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 16 [2/2] (0.73ns)   --->   "%output_load = load i4 %output_addr" [../../Code/radix/radix.c:44]   --->   Operation 16 'load' 'output_load' <Predicate = (!icmp_ln43)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_1 : Operation 17 [1/1] (0.46ns)   --->   "%store_ln43 = store i4 %add_ln43, i4 %i" [../../Code/radix/radix.c:43]   --->   Operation 17 'store' 'store_ln43' <Predicate = (!icmp_ln43)> <Delay = 0.46>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 23 'ret' 'ret_ln0' <Predicate = (icmp_ln43)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.46>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specloopname_ln43 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [../../Code/radix/radix.c:43]   --->   Operation 18 'specloopname' 'specloopname_ln43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/2] (0.73ns)   --->   "%output_load = load i4 %output_addr" [../../Code/radix/radix.c:44]   --->   Operation 19 'load' 'output_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%vla13_addr = getelementptr i32 %vla13, i64 0, i64 %i_6_cast" [../../Code/radix/radix.c:44]   --->   Operation 20 'getelementptr' 'vla13_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.73ns)   --->   "%store_ln44 = store i32 %output_load, i3 %vla13_addr" [../../Code/radix/radix.c:44]   --->   Operation 21 'store' 'store_ln44' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln43 = br void %for.inc80.i.i" [../../Code/radix/radix.c:43]   --->   Operation 22 'br' 'br_ln43' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.27ns
The critical path consists of the following:
	'alloca' operation ('i') [3]  (0 ns)
	'load' operation ('i', ../../Code/radix/radix.c:43) on local variable 'i' [7]  (0 ns)
	'add' operation ('add_ln43', ../../Code/radix/radix.c:43) [11]  (0.809 ns)
	'store' operation ('store_ln43', ../../Code/radix/radix.c:43) of variable 'add_ln43', ../../Code/radix/radix.c:43 on local variable 'i' [20]  (0.46 ns)

 <State 2>: 1.46ns
The critical path consists of the following:
	'load' operation ('output_load', ../../Code/radix/radix.c:44) on array 'output_r' [17]  (0.73 ns)
	'store' operation ('store_ln44', ../../Code/radix/radix.c:44) of variable 'output_load', ../../Code/radix/radix.c:44 on array 'vla13' [19]  (0.73 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
