{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1652242085282 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652242085282 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 10 22:08:05 2022 " "Processing started: Tue May 10 22:08:05 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652242085282 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652242085282 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DUT -c DUT " "Command: quartus_map --read_settings_files=on --write_settings_files=off DUT -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652242085282 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1652242085450 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1652242085450 ""}
{ "Warning" "WSGN_SEARCH_FILE" "DUT.v 1 1 " "Using design file DUT.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "DUT.v" "" { Text "/home/ubuintu/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652242093972 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1652242093972 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DUT " "Elaborating entity \"DUT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1652242093973 ""}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "Hsys DUT.v(152) " "Verilog HDL warning at DUT.v(152): initial value for variable Hsys should be constant" {  } { { "DUT.v" "" { Text "/home/ubuintu/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 152 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1652242093985 "|DUT"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Hsys\[6\] 0 DUT.v(25) " "Net \"Hsys\[6\]\" at DUT.v(25) has no driver or initial value, using a default initial value '0'" {  } { { "DUT.v" "" { Text "/home/ubuintu/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 25 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1652242093990 "|DUT"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Hsys\[4\] 0 DUT.v(25) " "Net \"Hsys\[4\]\" at DUT.v(25) has no driver or initial value, using a default initial value '0'" {  } { { "DUT.v" "" { Text "/home/ubuintu/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 25 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1652242093990 "|DUT"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Hsys\[2\] 0 DUT.v(25) " "Net \"Hsys\[2\]\" at DUT.v(25) has no driver or initial value, using a default initial value '0'" {  } { { "DUT.v" "" { Text "/home/ubuintu/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 25 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1652242093990 "|DUT"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Hsys\[0\] 0 DUT.v(25) " "Net \"Hsys\[0\]\" at DUT.v(25) has no driver or initial value, using a default initial value '0'" {  } { { "DUT.v" "" { Text "/home/ubuintu/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 25 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1652242093990 "|DUT"}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "pipe_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"pipe_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652242094452 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 4 " "Parameter TAP_DISTANCE set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652242094452 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 18 " "Parameter WIDTH set to 18" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652242094452 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1652242094452 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1652242094452 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "DUT.v" "Mult0" { Text "/home/ubuintu/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 109 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1652242094453 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1652242094453 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altshift_taps:pipe_rtl_0 " "Elaborated megafunction instantiation \"altshift_taps:pipe_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652242094568 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altshift_taps:pipe_rtl_0 " "Instantiated megafunction \"altshift_taps:pipe_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652242094569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 4 " "Parameter \"TAP_DISTANCE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652242094569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 18 " "Parameter \"WIDTH\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652242094569 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1652242094569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_f6m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_f6m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_f6m " "Found entity 1: shift_taps_f6m" {  } { { "db/shift_taps_f6m.tdf" "" { Text "/home/ubuintu/Documents/EE465/4Deliverable/Timing_analysis/db/shift_taps_f6m.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652242094613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652242094613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2e81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2e81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2e81 " "Found entity 1: altsyncram_2e81" {  } { { "db/altsyncram_2e81.tdf" "" { Text "/home/ubuintu/Documents/EE465/4Deliverable/Timing_analysis/db/altsyncram_2e81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652242094657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652242094657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4pf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4pf " "Found entity 1: cntr_4pf" {  } { { "db/cntr_4pf.tdf" "" { Text "/home/ubuintu/Documents/EE465/4Deliverable/Timing_analysis/db/cntr_4pf.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652242094693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652242094693 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "DUT.v" "" { Text "/home/ubuintu/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 109 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652242094704 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0 " "Instantiated megafunction \"lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 18 " "Parameter \"LPM_WIDTHA\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652242094704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 18 " "Parameter \"LPM_WIDTHB\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652242094704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 36 " "Parameter \"LPM_WIDTHP\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652242094704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 36 " "Parameter \"LPM_WIDTHR\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652242094704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652242094704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652242094704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652242094704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652242094704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652242094704 ""}  } { { "DUT.v" "" { Text "/home/ubuintu/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 109 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1652242094704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_c6t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_c6t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_c6t " "Found entity 1: mult_c6t" {  } { { "db/mult_c6t.tdf" "" { Text "/home/ubuintu/Documents/EE465/4Deliverable/Timing_analysis/db/mult_c6t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652242094737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652242094737 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1652242095246 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[17\] " "Logic cell \"mult_out\[17\]\"" {  } { { "DUT.v" "mult_out\[17\]" { Text "/home/ubuintu/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 18 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1652242095751 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[18\] " "Logic cell \"mult_out\[18\]\"" {  } { { "DUT.v" "mult_out\[18\]" { Text "/home/ubuintu/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 18 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1652242095751 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[19\] " "Logic cell \"mult_out\[19\]\"" {  } { { "DUT.v" "mult_out\[19\]" { Text "/home/ubuintu/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 18 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1652242095751 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[20\] " "Logic cell \"mult_out\[20\]\"" {  } { { "DUT.v" "mult_out\[20\]" { Text "/home/ubuintu/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 18 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1652242095751 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[21\] " "Logic cell \"mult_out\[21\]\"" {  } { { "DUT.v" "mult_out\[21\]" { Text "/home/ubuintu/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 18 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1652242095751 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[22\] " "Logic cell \"mult_out\[22\]\"" {  } { { "DUT.v" "mult_out\[22\]" { Text "/home/ubuintu/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 18 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1652242095751 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[23\] " "Logic cell \"mult_out\[23\]\"" {  } { { "DUT.v" "mult_out\[23\]" { Text "/home/ubuintu/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 18 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1652242095751 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[24\] " "Logic cell \"mult_out\[24\]\"" {  } { { "DUT.v" "mult_out\[24\]" { Text "/home/ubuintu/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 18 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1652242095751 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[25\] " "Logic cell \"mult_out\[25\]\"" {  } { { "DUT.v" "mult_out\[25\]" { Text "/home/ubuintu/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 18 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1652242095751 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[26\] " "Logic cell \"mult_out\[26\]\"" {  } { { "DUT.v" "mult_out\[26\]" { Text "/home/ubuintu/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 18 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1652242095751 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[27\] " "Logic cell \"mult_out\[27\]\"" {  } { { "DUT.v" "mult_out\[27\]" { Text "/home/ubuintu/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 18 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1652242095751 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[28\] " "Logic cell \"mult_out\[28\]\"" {  } { { "DUT.v" "mult_out\[28\]" { Text "/home/ubuintu/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 18 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1652242095751 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[29\] " "Logic cell \"mult_out\[29\]\"" {  } { { "DUT.v" "mult_out\[29\]" { Text "/home/ubuintu/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 18 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1652242095751 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[30\] " "Logic cell \"mult_out\[30\]\"" {  } { { "DUT.v" "mult_out\[30\]" { Text "/home/ubuintu/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 18 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1652242095751 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[31\] " "Logic cell \"mult_out\[31\]\"" {  } { { "DUT.v" "mult_out\[31\]" { Text "/home/ubuintu/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 18 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1652242095751 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[32\] " "Logic cell \"mult_out\[32\]\"" {  } { { "DUT.v" "mult_out\[32\]" { Text "/home/ubuintu/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 18 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1652242095751 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[33\] " "Logic cell \"mult_out\[33\]\"" {  } { { "DUT.v" "mult_out\[33\]" { Text "/home/ubuintu/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 18 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1652242095751 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[4\]\[0\] " "Logic cell \"Hsys\[4\]\[0\]\"" {  } { { "DUT.v" "Hsys\[4\]\[0\]" { Text "/home/ubuintu/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 25 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1652242095751 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[2\]\[0\] " "Logic cell \"Hsys\[2\]\[0\]\"" {  } { { "DUT.v" "Hsys\[2\]\[0\]" { Text "/home/ubuintu/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 25 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1652242095751 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[0\]\[0\] " "Logic cell \"Hsys\[0\]\[0\]\"" {  } { { "DUT.v" "Hsys\[0\]\[0\]" { Text "/home/ubuintu/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 25 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1652242095751 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[6\]\[0\] " "Logic cell \"Hsys\[6\]\[0\]\"" {  } { { "DUT.v" "Hsys\[6\]\[0\]" { Text "/home/ubuintu/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 25 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1652242095751 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[2\]\[1\] " "Logic cell \"Hsys\[2\]\[1\]\"" {  } { { "DUT.v" "Hsys\[2\]\[1\]" { Text "/home/ubuintu/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 25 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1652242095751 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[4\]\[1\] " "Logic cell \"Hsys\[4\]\[1\]\"" {  } { { "DUT.v" "Hsys\[4\]\[1\]" { Text "/home/ubuintu/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 25 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1652242095751 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[0\]\[1\] " "Logic cell \"Hsys\[0\]\[1\]\"" {  } { { "DUT.v" "Hsys\[0\]\[1\]" { Text "/home/ubuintu/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 25 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1652242095751 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[6\]\[1\] " "Logic cell \"Hsys\[6\]\[1\]\"" {  } { { "DUT.v" "Hsys\[6\]\[1\]" { Text "/home/ubuintu/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 25 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1652242095751 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[4\]\[2\] " "Logic cell \"Hsys\[4\]\[2\]\"" {  } { { "DUT.v" "Hsys\[4\]\[2\]" { Text "/home/ubuintu/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 25 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1652242095751 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[2\]\[2\] " "Logic cell \"Hsys\[2\]\[2\]\"" {  } { { "DUT.v" "Hsys\[2\]\[2\]" { Text "/home/ubuintu/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 25 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1652242095751 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[0\]\[2\] " "Logic cell \"Hsys\[0\]\[2\]\"" {  } { { "DUT.v" "Hsys\[0\]\[2\]" { Text "/home/ubuintu/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 25 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1652242095751 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[6\]\[2\] " "Logic cell \"Hsys\[6\]\[2\]\"" {  } { { "DUT.v" "Hsys\[6\]\[2\]" { Text "/home/ubuintu/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 25 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1652242095751 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[2\]\[3\] " "Logic cell \"Hsys\[2\]\[3\]\"" {  } { { "DUT.v" "Hsys\[2\]\[3\]" { Text "/home/ubuintu/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 25 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1652242095751 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[4\]\[3\] " "Logic cell \"Hsys\[4\]\[3\]\"" {  } { { "DUT.v" "Hsys\[4\]\[3\]" { Text "/home/ubuintu/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 25 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1652242095751 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[0\]\[3\] " "Logic cell \"Hsys\[0\]\[3\]\"" {  } { { "DUT.v" "Hsys\[0\]\[3\]" { Text "/home/ubuintu/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 25 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1652242095751 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[6\]\[3\] " "Logic cell \"Hsys\[6\]\[3\]\"" {  } { { "DUT.v" "Hsys\[6\]\[3\]" { Text "/home/ubuintu/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 25 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1652242095751 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[4\]\[4\] " "Logic cell \"Hsys\[4\]\[4\]\"" {  } { { "DUT.v" "Hsys\[4\]\[4\]" { Text "/home/ubuintu/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 25 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1652242095751 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[2\]\[4\] " "Logic cell \"Hsys\[2\]\[4\]\"" {  } { { "DUT.v" "Hsys\[2\]\[4\]" { Text "/home/ubuintu/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 25 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1652242095751 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[0\]\[4\] " "Logic cell \"Hsys\[0\]\[4\]\"" {  } { { "DUT.v" "Hsys\[0\]\[4\]" { Text "/home/ubuintu/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 25 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1652242095751 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[6\]\[4\] " "Logic cell \"Hsys\[6\]\[4\]\"" {  } { { "DUT.v" "Hsys\[6\]\[4\]" { Text "/home/ubuintu/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 25 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1652242095751 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[2\]\[5\] " "Logic cell \"Hsys\[2\]\[5\]\"" {  } { { "DUT.v" "Hsys\[2\]\[5\]" { Text "/home/ubuintu/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 25 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1652242095751 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[4\]\[5\] " "Logic cell \"Hsys\[4\]\[5\]\"" {  } { { "DUT.v" "Hsys\[4\]\[5\]" { Text "/home/ubuintu/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 25 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1652242095751 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[0\]\[5\] " "Logic cell \"Hsys\[0\]\[5\]\"" {  } { { "DUT.v" "Hsys\[0\]\[5\]" { Text "/home/ubuintu/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 25 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1652242095751 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[6\]\[5\] " "Logic cell \"Hsys\[6\]\[5\]\"" {  } { { "DUT.v" "Hsys\[6\]\[5\]" { Text "/home/ubuintu/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 25 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1652242095751 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[4\]\[6\] " "Logic cell \"Hsys\[4\]\[6\]\"" {  } { { "DUT.v" "Hsys\[4\]\[6\]" { Text "/home/ubuintu/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 25 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1652242095751 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[2\]\[6\] " "Logic cell \"Hsys\[2\]\[6\]\"" {  } { { "DUT.v" "Hsys\[2\]\[6\]" { Text "/home/ubuintu/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 25 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1652242095751 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[0\]\[6\] " "Logic cell \"Hsys\[0\]\[6\]\"" {  } { { "DUT.v" "Hsys\[0\]\[6\]" { Text "/home/ubuintu/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 25 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1652242095751 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[6\]\[6\] " "Logic cell \"Hsys\[6\]\[6\]\"" {  } { { "DUT.v" "Hsys\[6\]\[6\]" { Text "/home/ubuintu/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 25 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1652242095751 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[2\]\[7\] " "Logic cell \"Hsys\[2\]\[7\]\"" {  } { { "DUT.v" "Hsys\[2\]\[7\]" { Text "/home/ubuintu/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 25 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1652242095751 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[4\]\[7\] " "Logic cell \"Hsys\[4\]\[7\]\"" {  } { { "DUT.v" "Hsys\[4\]\[7\]" { Text "/home/ubuintu/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 25 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1652242095751 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[0\]\[7\] " "Logic cell \"Hsys\[0\]\[7\]\"" {  } { { "DUT.v" "Hsys\[0\]\[7\]" { Text "/home/ubuintu/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 25 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1652242095751 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[6\]\[7\] " "Logic cell \"Hsys\[6\]\[7\]\"" {  } { { "DUT.v" "Hsys\[6\]\[7\]" { Text "/home/ubuintu/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 25 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1652242095751 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[4\]\[8\] " "Logic cell \"Hsys\[4\]\[8\]\"" {  } { { "DUT.v" "Hsys\[4\]\[8\]" { Text "/home/ubuintu/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 25 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1652242095751 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[2\]\[8\] " "Logic cell \"Hsys\[2\]\[8\]\"" {  } { { "DUT.v" "Hsys\[2\]\[8\]" { Text "/home/ubuintu/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 25 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1652242095751 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[0\]\[8\] " "Logic cell \"Hsys\[0\]\[8\]\"" {  } { { "DUT.v" "Hsys\[0\]\[8\]" { Text "/home/ubuintu/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 25 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1652242095751 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[6\]\[8\] " "Logic cell \"Hsys\[6\]\[8\]\"" {  } { { "DUT.v" "Hsys\[6\]\[8\]" { Text "/home/ubuintu/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 25 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1652242095751 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[2\]\[9\] " "Logic cell \"Hsys\[2\]\[9\]\"" {  } { { "DUT.v" "Hsys\[2\]\[9\]" { Text "/home/ubuintu/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 25 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1652242095751 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[4\]\[9\] " "Logic cell \"Hsys\[4\]\[9\]\"" {  } { { "DUT.v" "Hsys\[4\]\[9\]" { Text "/home/ubuintu/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 25 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1652242095751 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[0\]\[9\] " "Logic cell \"Hsys\[0\]\[9\]\"" {  } { { "DUT.v" "Hsys\[0\]\[9\]" { Text "/home/ubuintu/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 25 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1652242095751 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[6\]\[9\] " "Logic cell \"Hsys\[6\]\[9\]\"" {  } { { "DUT.v" "Hsys\[6\]\[9\]" { Text "/home/ubuintu/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 25 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1652242095751 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[4\]\[10\] " "Logic cell \"Hsys\[4\]\[10\]\"" {  } { { "DUT.v" "Hsys\[4\]\[10\]" { Text "/home/ubuintu/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 25 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1652242095751 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[2\]\[10\] " "Logic cell \"Hsys\[2\]\[10\]\"" {  } { { "DUT.v" "Hsys\[2\]\[10\]" { Text "/home/ubuintu/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 25 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1652242095751 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[0\]\[10\] " "Logic cell \"Hsys\[0\]\[10\]\"" {  } { { "DUT.v" "Hsys\[0\]\[10\]" { Text "/home/ubuintu/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 25 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1652242095751 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[6\]\[10\] " "Logic cell \"Hsys\[6\]\[10\]\"" {  } { { "DUT.v" "Hsys\[6\]\[10\]" { Text "/home/ubuintu/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 25 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1652242095751 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[2\]\[11\] " "Logic cell \"Hsys\[2\]\[11\]\"" {  } { { "DUT.v" "Hsys\[2\]\[11\]" { Text "/home/ubuintu/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 25 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1652242095751 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[4\]\[11\] " "Logic cell \"Hsys\[4\]\[11\]\"" {  } { { "DUT.v" "Hsys\[4\]\[11\]" { Text "/home/ubuintu/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 25 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1652242095751 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[0\]\[11\] " "Logic cell \"Hsys\[0\]\[11\]\"" {  } { { "DUT.v" "Hsys\[0\]\[11\]" { Text "/home/ubuintu/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 25 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1652242095751 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[6\]\[11\] " "Logic cell \"Hsys\[6\]\[11\]\"" {  } { { "DUT.v" "Hsys\[6\]\[11\]" { Text "/home/ubuintu/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 25 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1652242095751 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[4\]\[12\] " "Logic cell \"Hsys\[4\]\[12\]\"" {  } { { "DUT.v" "Hsys\[4\]\[12\]" { Text "/home/ubuintu/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 25 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1652242095751 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[2\]\[12\] " "Logic cell \"Hsys\[2\]\[12\]\"" {  } { { "DUT.v" "Hsys\[2\]\[12\]" { Text "/home/ubuintu/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 25 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1652242095751 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[0\]\[12\] " "Logic cell \"Hsys\[0\]\[12\]\"" {  } { { "DUT.v" "Hsys\[0\]\[12\]" { Text "/home/ubuintu/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 25 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1652242095751 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[6\]\[12\] " "Logic cell \"Hsys\[6\]\[12\]\"" {  } { { "DUT.v" "Hsys\[6\]\[12\]" { Text "/home/ubuintu/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 25 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1652242095751 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[2\]\[13\] " "Logic cell \"Hsys\[2\]\[13\]\"" {  } { { "DUT.v" "Hsys\[2\]\[13\]" { Text "/home/ubuintu/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 25 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1652242095751 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[4\]\[13\] " "Logic cell \"Hsys\[4\]\[13\]\"" {  } { { "DUT.v" "Hsys\[4\]\[13\]" { Text "/home/ubuintu/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 25 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1652242095751 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[0\]\[13\] " "Logic cell \"Hsys\[0\]\[13\]\"" {  } { { "DUT.v" "Hsys\[0\]\[13\]" { Text "/home/ubuintu/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 25 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1652242095751 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[6\]\[13\] " "Logic cell \"Hsys\[6\]\[13\]\"" {  } { { "DUT.v" "Hsys\[6\]\[13\]" { Text "/home/ubuintu/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 25 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1652242095751 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[4\]\[14\] " "Logic cell \"Hsys\[4\]\[14\]\"" {  } { { "DUT.v" "Hsys\[4\]\[14\]" { Text "/home/ubuintu/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 25 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1652242095751 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[2\]\[14\] " "Logic cell \"Hsys\[2\]\[14\]\"" {  } { { "DUT.v" "Hsys\[2\]\[14\]" { Text "/home/ubuintu/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 25 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1652242095751 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[0\]\[14\] " "Logic cell \"Hsys\[0\]\[14\]\"" {  } { { "DUT.v" "Hsys\[0\]\[14\]" { Text "/home/ubuintu/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 25 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1652242095751 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[6\]\[14\] " "Logic cell \"Hsys\[6\]\[14\]\"" {  } { { "DUT.v" "Hsys\[6\]\[14\]" { Text "/home/ubuintu/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 25 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1652242095751 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[2\]\[15\] " "Logic cell \"Hsys\[2\]\[15\]\"" {  } { { "DUT.v" "Hsys\[2\]\[15\]" { Text "/home/ubuintu/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 25 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1652242095751 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[4\]\[15\] " "Logic cell \"Hsys\[4\]\[15\]\"" {  } { { "DUT.v" "Hsys\[4\]\[15\]" { Text "/home/ubuintu/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 25 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1652242095751 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[0\]\[15\] " "Logic cell \"Hsys\[0\]\[15\]\"" {  } { { "DUT.v" "Hsys\[0\]\[15\]" { Text "/home/ubuintu/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 25 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1652242095751 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[6\]\[15\] " "Logic cell \"Hsys\[6\]\[15\]\"" {  } { { "DUT.v" "Hsys\[6\]\[15\]" { Text "/home/ubuintu/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 25 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1652242095751 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[4\]\[16\] " "Logic cell \"Hsys\[4\]\[16\]\"" {  } { { "DUT.v" "Hsys\[4\]\[16\]" { Text "/home/ubuintu/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 25 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1652242095751 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[2\]\[16\] " "Logic cell \"Hsys\[2\]\[16\]\"" {  } { { "DUT.v" "Hsys\[2\]\[16\]" { Text "/home/ubuintu/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 25 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1652242095751 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[0\]\[16\] " "Logic cell \"Hsys\[0\]\[16\]\"" {  } { { "DUT.v" "Hsys\[0\]\[16\]" { Text "/home/ubuintu/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 25 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1652242095751 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[6\]\[16\] " "Logic cell \"Hsys\[6\]\[16\]\"" {  } { { "DUT.v" "Hsys\[6\]\[16\]" { Text "/home/ubuintu/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 25 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1652242095751 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[2\]\[17\] " "Logic cell \"Hsys\[2\]\[17\]\"" {  } { { "DUT.v" "Hsys\[2\]\[17\]" { Text "/home/ubuintu/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 25 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1652242095751 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[4\]\[17\] " "Logic cell \"Hsys\[4\]\[17\]\"" {  } { { "DUT.v" "Hsys\[4\]\[17\]" { Text "/home/ubuintu/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 25 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1652242095751 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[0\]\[17\] " "Logic cell \"Hsys\[0\]\[17\]\"" {  } { { "DUT.v" "Hsys\[0\]\[17\]" { Text "/home/ubuintu/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 25 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1652242095751 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[6\]\[17\] " "Logic cell \"Hsys\[6\]\[17\]\"" {  } { { "DUT.v" "Hsys\[6\]\[17\]" { Text "/home/ubuintu/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 25 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1652242095751 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1652242095751 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1652242095904 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652242095904 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sam_clk_en " "No output dependent on input pin \"sam_clk_en\"" {  } { { "DUT.v" "" { Text "/home/ubuintu/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652242095983 "|DUT|sam_clk_en"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x_in\[0\] " "No output dependent on input pin \"x_in\[0\]\"" {  } { { "DUT.v" "" { Text "/home/ubuintu/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652242095983 "|DUT|x_in[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1652242095983 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "675 " "Implemented 675 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1652242095983 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1652242095983 ""} { "Info" "ICUT_CUT_TM_LCELLS" "614 " "Implemented 614 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1652242095983 ""} { "Info" "ICUT_CUT_TM_RAMS" "18 " "Implemented 18 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1652242095983 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1652242095983 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1652242095983 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "391 " "Peak virtual memory: 391 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652242095994 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 10 22:08:15 2022 " "Processing ended: Tue May 10 22:08:15 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652242095994 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652242095994 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652242095994 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1652242095994 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1652242096815 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652242096816 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 10 22:08:16 2022 " "Processing started: Tue May 10 22:08:16 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652242096816 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1652242096816 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DUT -c DUT " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DUT -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1652242096816 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1652242096856 ""}
{ "Info" "0" "" "Project  = DUT" {  } {  } 0 0 "Project  = DUT" 0 0 "Fitter" 0 0 1652242096857 ""}
{ "Info" "0" "" "Revision = DUT" {  } {  } 0 0 "Revision = DUT" 0 0 "Fitter" 0 0 1652242096857 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1652242096921 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1652242096921 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DUT EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"DUT\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1652242096927 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1652242097015 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1652242097015 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1652242097399 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1652242097405 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1652242097474 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1652242097474 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1652242097474 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1652242097474 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1652242097474 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1652242097474 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1652242097474 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1652242097474 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1652242097474 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1652242097474 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "/home/ubuintu/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ubuintu/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/ubuintu/Documents/EE465/4Deliverable/Timing_analysis/" { { 0 { 0 ""} 0 1486 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1652242097479 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/home/ubuintu/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ubuintu/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/ubuintu/Documents/EE465/4Deliverable/Timing_analysis/" { { 0 { 0 ""} 0 1488 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1652242097479 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "/home/ubuintu/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ubuintu/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/ubuintu/Documents/EE465/4Deliverable/Timing_analysis/" { { 0 { 0 ""} 0 1490 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1652242097479 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "/home/ubuintu/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ubuintu/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/ubuintu/Documents/EE465/4Deliverable/Timing_analysis/" { { 0 { 0 ""} 0 1492 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1652242097479 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "/home/ubuintu/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ubuintu/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/ubuintu/Documents/EE465/4Deliverable/Timing_analysis/" { { 0 { 0 ""} 0 1494 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1652242097479 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1652242097479 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1652242097481 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1652242097662 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "41 41 " "No exact pin location assignment(s) for 41 pins of 41 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1652242098314 ""}
{ "Info" "ISTA_SDC_FOUND" "DUT.sdc " "Reading SDC File: 'DUT.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1652242098601 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) clk (Rise) setup and hold " "From clk (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1652242098610 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_clk (Rise) clk (Rise) setup and hold " "From sys_clk (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1652242098610 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_clk (Rise) sys_clk (Rise) setup and hold " "From sys_clk (Rise) to sys_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1652242098610 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1652242098610 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1652242098610 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1652242098610 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1652242098610 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000          clk " "  20.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1652242098610 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000      sys_clk " "  40.000      sys_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1652242098610 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1652242098610 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sys_clk~input (placed in PIN J1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node sys_clk~input (placed in PIN J1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1652242098723 ""}  } { { "DUT.v" "" { Text "/home/ubuintu/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/ubuintu/Documents/EE465/4Deliverable/Timing_analysis/" { { 0 { 0 ""} 0 1464 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1652242098723 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1652242098723 ""}  } { { "DUT.v" "" { Text "/home/ubuintu/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/ubuintu/Documents/EE465/4Deliverable/Timing_analysis/" { { 0 { 0 ""} 0 1461 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1652242098723 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1652242098967 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1652242098969 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1652242098970 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1652242098972 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1652242098976 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1652242098979 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1652242099011 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1652242099013 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1652242099013 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "39 unused 2.5V 21 18 0 " "Number of I/O pins in group: 39 (unused VREF, 2.5V VCCIO, 21 input, 18 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1652242099016 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1652242099016 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1652242099016 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 51 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  51 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1652242099017 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 62 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1652242099017 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1652242099017 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1652242099017 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1652242099017 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1652242099017 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1652242099017 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1652242099017 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1652242099017 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1652242099017 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652242099227 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1652242099231 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1652242102756 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652242103130 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1652242103181 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1652242104687 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652242104687 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1652242104983 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X69_Y49 X80_Y60 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X69_Y49 to location X80_Y60" {  } { { "loc" "" { Generic "/home/ubuintu/Documents/EE465/4Deliverable/Timing_analysis/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X69_Y49 to location X80_Y60"} { { 12 { 0 ""} 69 49 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1652242109082 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1652242109082 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1652242109641 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1652242109641 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1652242109641 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652242109642 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.17 " "Total time spent on timing analysis during the Fitter is 0.17 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1652242109772 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1652242109786 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1652242110123 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1652242110124 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1652242110453 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652242110951 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/ubuintu/Documents/EE465/4Deliverable/Timing_analysis/output_files/DUT.fit.smsg " "Generated suppressed messages file /home/ubuintu/Documents/EE465/4Deliverable/Timing_analysis/output_files/DUT.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1652242111481 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "890 " "Peak virtual memory: 890 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652242111755 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 10 22:08:31 2022 " "Processing ended: Tue May 10 22:08:31 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652242111755 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652242111755 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652242111755 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1652242111755 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1652242112611 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652242112612 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 10 22:08:32 2022 " "Processing started: Tue May 10 22:08:32 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652242112612 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1652242112612 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DUT -c DUT " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DUT -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1652242112612 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1652242112841 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1652242115309 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1652242115427 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "360 " "Peak virtual memory: 360 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652242115708 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 10 22:08:35 2022 " "Processing ended: Tue May 10 22:08:35 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652242115708 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652242115708 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652242115708 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1652242115708 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1652242115828 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1652242116499 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652242116500 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 10 22:08:36 2022 " "Processing started: Tue May 10 22:08:36 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652242116500 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1652242116500 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DUT -c DUT " "Command: quartus_sta DUT -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1652242116500 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1652242116538 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1652242116631 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1652242116631 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652242116706 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652242116706 ""}
{ "Info" "ISTA_SDC_FOUND" "DUT.sdc " "Reading SDC File: 'DUT.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1652242117213 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) clk (Rise) setup and hold " "From clk (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1652242117220 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_clk (Rise) clk (Rise) setup and hold " "From sys_clk (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1652242117220 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_clk (Rise) sys_clk (Rise) setup and hold " "From sys_clk (Rise) to sys_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1652242117220 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1652242117220 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1652242117220 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1652242117226 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 9.231 " "Worst-case setup slack is 9.231" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652242117242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652242117242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.231               0.000 clk  " "    9.231               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652242117242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   34.895               0.000 sys_clk  " "   34.895               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652242117242 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652242117242 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.373 " "Worst-case hold slack is 0.373" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652242117245 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652242117245 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.373               0.000 clk  " "    0.373               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652242117245 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.427               0.000 sys_clk  " "    0.427               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652242117245 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652242117245 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1652242117246 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1652242117246 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.629 " "Worst-case minimum pulse width slack is 9.629" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652242117247 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652242117247 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.629               0.000 clk  " "    9.629               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652242117247 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.758               0.000 sys_clk  " "   19.758               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652242117247 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652242117247 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 18 synchronizer chains. " "Report Metastability: Found 18 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1652242117316 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 18 " "Number of Synchronizer Chains Found: 18" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1652242117316 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1652242117316 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1652242117316 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 18.433 ns " "Worst Case Available Settling Time: 18.433 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1652242117316 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1652242117316 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1652242117316 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1652242117319 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1652242117341 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1652242117684 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) clk (Rise) setup and hold " "From clk (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1652242117727 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_clk (Rise) clk (Rise) setup and hold " "From sys_clk (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1652242117727 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_clk (Rise) sys_clk (Rise) setup and hold " "From sys_clk (Rise) to sys_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1652242117727 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1652242117727 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 10.238 " "Worst-case setup slack is 10.238" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652242117735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652242117735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.238               0.000 clk  " "   10.238               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652242117735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   35.288               0.000 sys_clk  " "   35.288               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652242117735 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652242117735 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.356 " "Worst-case hold slack is 0.356" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652242117739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652242117739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.356               0.000 clk  " "    0.356               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652242117739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.388               0.000 sys_clk  " "    0.388               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652242117739 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652242117739 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1652242117741 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1652242117743 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.648 " "Worst-case minimum pulse width slack is 9.648" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652242117745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652242117745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.648               0.000 clk  " "    9.648               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652242117745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.777               0.000 sys_clk  " "   19.777               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652242117745 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652242117745 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 18 synchronizer chains. " "Report Metastability: Found 18 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1652242117819 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 18 " "Number of Synchronizer Chains Found: 18" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1652242117819 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1652242117819 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1652242117819 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 18.567 ns " "Worst Case Available Settling Time: 18.567 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1652242117819 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1652242117819 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1652242117819 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1652242117823 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) clk (Rise) setup and hold " "From clk (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1652242117901 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_clk (Rise) clk (Rise) setup and hold " "From sys_clk (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1652242117901 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_clk (Rise) sys_clk (Rise) setup and hold " "From sys_clk (Rise) to sys_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1652242117901 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1652242117901 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.604 " "Worst-case setup slack is 14.604" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652242117905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652242117905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.604               0.000 clk  " "   14.604               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652242117905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.411               0.000 sys_clk  " "   37.411               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652242117905 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652242117905 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.160 " "Worst-case hold slack is 0.160" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652242117909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652242117909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.160               0.000 clk  " "    0.160               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652242117909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.188               0.000 sys_clk  " "    0.188               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652242117909 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652242117909 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1652242117912 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1652242117914 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.375 " "Worst-case minimum pulse width slack is 9.375" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652242117917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652242117917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.375               0.000 clk  " "    9.375               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652242117917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.437               0.000 sys_clk  " "   19.437               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652242117917 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652242117917 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 18 synchronizer chains. " "Report Metastability: Found 18 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1652242117995 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 18 " "Number of Synchronizer Chains Found: 18" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1652242117995 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1652242117995 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1652242117995 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 19.142 ns " "Worst Case Available Settling Time: 19.142 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1652242117995 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1652242117995 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1652242117995 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1652242118342 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1652242118344 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 13 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "500 " "Peak virtual memory: 500 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652242118386 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 10 22:08:38 2022 " "Processing ended: Tue May 10 22:08:38 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652242118386 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652242118386 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652242118386 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1652242118386 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1652242119237 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652242119238 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 10 22:08:39 2022 " "Processing started: Tue May 10 22:08:39 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652242119238 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1652242119238 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off DUT -c DUT " "Command: quartus_eda --read_settings_files=off --write_settings_files=off DUT -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1652242119238 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1652242119520 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DUT.vo /home/ubuintu/Documents/EE465/4Deliverable/Timing_analysis/simulation/modelsim/ simulation " "Generated file DUT.vo in folder \"/home/ubuintu/Documents/EE465/4Deliverable/Timing_analysis/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1652242119646 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "606 " "Peak virtual memory: 606 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652242119667 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 10 22:08:39 2022 " "Processing ended: Tue May 10 22:08:39 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652242119667 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652242119667 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652242119667 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1652242119667 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 33 s " "Quartus Prime Full Compilation was successful. 0 errors, 33 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1652242119789 ""}
