// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="gradient_xyz_calc,hls_ip_2018_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xczu9eg-ffvb1156-2-i,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.677844,HLS_SYN_LAT=898779,HLS_SYN_TPT=none,HLS_SYN_MEM=15,HLS_SYN_DSP=12,HLS_SYN_FF=695,HLS_SYN_LUT=1875,HLS_VERSION=2018_2}" *)

module gradient_xyz_calc (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        Input_1_V_V,
        Input_1_V_V_ap_vld,
        Input_1_V_V_ap_ack,
        Output_1_V_V,
        Output_1_V_V_ap_vld,
        Output_1_V_V_ap_ack,
        Output_2_V_V,
        Output_2_V_V_ap_vld,
        Output_2_V_V_ap_ack,
        Output_3_V_V,
        Output_3_V_V_ap_vld,
        Output_3_V_V_ap_ack
);

parameter    ap_ST_fsm_state1 = 4'd1;
parameter    ap_ST_fsm_pp0_stage0 = 4'd2;
parameter    ap_ST_fsm_pp0_stage1 = 4'd4;
parameter    ap_ST_fsm_state6 = 4'd8;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] Input_1_V_V;
input   Input_1_V_V_ap_vld;
output   Input_1_V_V_ap_ack;
output  [31:0] Output_1_V_V;
output   Output_1_V_V_ap_vld;
input   Output_1_V_V_ap_ack;
output  [31:0] Output_2_V_V;
output   Output_2_V_V_ap_vld;
input   Output_2_V_V_ap_ack;
output  [31:0] Output_3_V_V;
output   Output_3_V_V_ap_vld;
input   Output_3_V_V_ap_ack;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg Input_1_V_V_ap_ack;
reg[31:0] Output_1_V_V;
reg Output_1_V_V_ap_vld;
reg[31:0] Output_2_V_V;
reg Output_2_V_V_ap_vld;
reg[31:0] Output_3_V_V;
reg Output_3_V_V_ap_vld;

(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [9:0] buf_V_1_address0;
reg    buf_V_1_ce0;
reg    buf_V_1_we0;
wire   [31:0] buf_V_1_q0;
reg   [9:0] buf_V_2_address0;
reg    buf_V_2_ce0;
reg    buf_V_2_we0;
wire   [31:0] buf_V_2_q0;
reg   [9:0] buf_V_3_address0;
reg    buf_V_3_ce0;
reg    buf_V_3_we0;
wire   [31:0] buf_V_3_q0;
reg   [9:0] buf_V_4_address0;
reg    buf_V_4_ce0;
reg    buf_V_4_we0;
wire   [31:0] buf_V_4_q0;
reg    Input_1_V_V_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage0;
wire   [0:0] exitcond_flatten_fu_446_p2;
wire   [0:0] or_cond_fu_627_p2;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1;
reg   [0:0] exitcond_flatten_reg_1413;
reg   [0:0] or_cond_reg_1456;
reg    Output_1_V_V_blk_n;
reg    ap_enable_reg_pp0_iter1;
reg   [0:0] or_cond3_reg_1475;
reg   [0:0] or_cond3_reg_1475_pp0_iter1_reg;
reg   [0:0] or_cond4_reg_1479;
reg   [0:0] or_cond4_reg_1479_pp0_iter1_reg;
reg    Output_2_V_V_blk_n;
reg    Output_3_V_V_blk_n;
reg   [18:0] indvar_flatten_reg_340;
reg   [8:0] r_reg_351;
reg   [10:0] c_reg_362;
reg   [31:0] reg_380;
reg    ap_predicate_op93_read_state2;
reg    ap_block_state2_pp0_stage0_iter0;
wire   [31:0] gradient_z_V_V_dout;
wire    gradient_z_V_V_empty_n;
reg    gradient_z_V_V_read;
reg    ap_predicate_op224_read_state4;
reg    ap_block_state4_pp0_stage0_iter1;
reg    ap_sig_ioackin_Output_1_V_V_ap_ack;
reg    ap_sig_ioackin_Output_2_V_V_ap_ack;
reg    ap_sig_ioackin_Output_3_V_V_ap_ack;
reg    ap_block_state4_io;
reg    ap_block_pp0_stage0_11001;
wire   [18:0] indvar_flatten_next_fu_452_p2;
reg   [18:0] indvar_flatten_next_reg_1417;
wire   [10:0] c_mid2_fu_499_p3;
reg   [10:0] c_mid2_reg_1422;
wire   [8:0] r_mid2_fu_597_p3;
reg   [8:0] r_mid2_reg_1427;
reg   [9:0] buf_V_1_addr_reg_1432;
reg   [9:0] buf_V_2_addr_reg_1437;
reg   [9:0] buf_V_3_addr_reg_1442;
reg   [9:0] buf_V_4_addr_reg_1447;
wire   [0:0] tmp_10_fu_613_p3;
reg   [0:0] tmp_10_reg_1452;
wire   [11:0] p_Val2_s_fu_698_p2;
reg   [11:0] p_Val2_s_reg_1465;
reg   [7:0] tmp_8_reg_1470;
wire   [0:0] or_cond3_fu_741_p2;
wire   [0:0] or_cond4_fu_763_p2;
wire   [31:0] tmp3_fu_857_p2;
reg   [31:0] tmp3_reg_1483;
wire  signed [31:0] p_Val2_29_4_fu_897_p2;
reg  signed [31:0] p_Val2_29_4_reg_1488;
reg   [0:0] tmp_38_reg_1493;
wire   [0:0] tmp_35_fu_1202_p3;
reg   [0:0] tmp_35_reg_1499;
reg    ap_predicate_op150_read_state3;
wire   [31:0] gradient_z_V_V_din;
wire    gradient_z_V_V_full_n;
reg    gradient_z_V_V_write;
reg    ap_block_state3_pp0_stage1_iter0;
wire    ap_block_state5_pp0_stage1_iter1;
reg    ap_predicate_op241_write_state5;
reg    ap_block_state5_io;
reg    ap_block_pp0_stage1_11001;
wire  signed [31:0] tmp_24_fu_1234_p1;
reg  signed [31:0] tmp_24_reg_1504;
wire   [31:0] neg_ti1_fu_1246_p2;
reg   [31:0] neg_ti1_reg_1509;
wire   [10:0] c_1_fu_1252_p2;
reg   [10:0] c_1_reg_1514;
wire   [31:0] x_grad_V_fu_1257_p3;
reg   [31:0] x_grad_V_reg_1519;
wire   [31:0] y_grad_V_fu_1319_p3;
reg   [31:0] y_grad_V_reg_1524;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
reg    ap_block_pp0_stage1_subdone;
reg   [18:0] ap_phi_mux_indvar_flatten_phi_fu_344_p4;
reg   [8:0] ap_phi_mux_r_phi_fu_355_p4;
reg   [10:0] ap_phi_mux_c_phi_fu_366_p4;
wire   [63:0] tmp_6_fu_605_p1;
reg    ap_block_pp0_stage1_01001;
reg   [16:0] window_val_4_V_3_fu_188;
wire   [16:0] window_val_4_V_4_fu_1109_p3;
reg   [16:0] window_val_4_V_2_fu_192;
reg   [16:0] window_val_3_V_3_fu_196;
wire   [16:0] window_val_V_3_4_2_fu_1102_p3;
reg   [16:0] window_val_0_V_2_fu_200;
reg   [16:0] window_val_0_V_3_fu_204;
wire   [16:0] window_val_V_0_4_2_fu_1095_p3;
reg   [16:0] window_val_1_V_2_fu_208;
reg   [16:0] window_val_1_V_3_fu_212;
wire   [16:0] window_val_V_1_4_2_fu_1088_p3;
reg   [16:0] window_val_2_V_0_fu_216;
reg   [16:0] window_val_2_V_1_fu_220;
reg   [16:0] window_val_2_V_2_fu_224;
reg   [16:0] window_val_2_V_3_fu_228;
wire  signed [16:0] window_val_V_2_4_2_fu_1081_p3;
reg   [16:0] window_val_3_V_2_fu_232;
reg   [31:0] smallbuf_V_4_1_fu_236;
wire   [31:0] p_smallbuf_V_4_1_fu_633_p3;
wire   [31:0] smallbuf_4_V_cast_fu_664_p1;
reg    ap_block_pp0_stage0_01001;
reg    ap_reg_ioackin_Output_1_V_V_ap_ack;
reg    ap_reg_ioackin_Output_2_V_V_ap_ack;
reg    ap_reg_ioackin_Output_3_V_V_ap_ack;
wire   [6:0] tmp_3_fu_424_p4;
wire   [0:0] icmp_fu_434_p2;
wire   [0:0] tmp_2_fu_418_p2;
wire   [0:0] exitcond_fu_493_p2;
wire   [8:0] r_s_fu_507_p2;
wire   [0:0] tmp_2_mid1_fu_513_p2;
wire   [6:0] tmp_4_fu_527_p4;
wire   [7:0] tmp_7_fu_543_p4;
wire   [7:0] tmp_9_fu_559_p4;
wire   [0:0] icmp2_fu_553_p2;
wire   [0:0] icmp3_fu_569_p2;
wire   [0:0] icmp1_fu_537_p2;
wire   [0:0] tmp1_mid1_fu_583_p2;
wire   [0:0] tmp1_fu_440_p2;
wire   [0:0] tmp_2_mid2_fu_519_p3;
wire   [0:0] rev_fu_621_p2;
wire   [7:0] tmp_fu_646_p4;
wire   [18:0] smallbuf_4_V_fu_656_p3;
wire   [7:0] tmp_5_fu_672_p4;
wire   [10:0] p_shl_fu_682_p3;
wire   [7:0] tmp_17_fu_668_p1;
wire   [11:0] tmp_cast_fu_694_p1;
wire   [11:0] p_shl_cast_fu_690_p1;
wire   [8:0] tmp_34_fu_719_p4;
wire   [0:0] icmp4_fu_729_p2;
wire   [0:0] tmp2_fu_735_p2;
wire   [0:0] tmp1_mid2_fu_589_p3;
wire   [9:0] tmp_41_fu_747_p4;
wire   [0:0] tmp_4_mid2_fu_575_p3;
wire   [0:0] icmp5_fu_757_p2;
wire   [27:0] tmp_15_fu_769_p3;
wire   [27:0] tmp_18_fu_781_p3;
wire   [19:0] p_shl1_fu_793_p3;
wire  signed [20:0] p_shl1_cast_fu_801_p1;
wire   [20:0] p_Val2_2517_1_fu_805_p2;
wire   [19:0] p_shl2_fu_819_p3;
wire  signed [20:0] p_shl2_cast_fu_827_p1;
wire   [20:0] p_Val2_2815_1_fu_831_p2;
wire   [30:0] tmp_20_fu_845_p3;
wire  signed [31:0] tmp_14_fu_777_p1;
wire   [31:0] tmp_41_1_fu_811_p3;
wire  signed [16:0] tmp_21_cast_fu_863_p0;
wire  signed [17:0] tmp_21_cast_fu_863_p1;
wire   [17:0] p_Val2_2815_4_fu_867_p2;
wire   [28:0] tmp_22_fu_873_p3;
wire  signed [31:0] tmp_16_fu_789_p1;
wire   [31:0] tmp_45_1_fu_837_p3;
wire  signed [31:0] tmp_45_4_fu_881_p1;
wire  signed [31:0] tmp_45_3_fu_853_p1;
wire   [31:0] tmp5_fu_885_p2;
wire   [31:0] tmp6_fu_891_p2;
wire   [10:0] p_Val2_2_fu_918_p3;
wire  signed [12:0] p_Val2_cast_fu_915_p1;
wire   [12:0] p_Val2_2_cast_fu_925_p1;
wire   [7:0] tmp_30_fu_911_p1;
wire   [12:0] p_Val2_3_fu_929_p2;
wire   [12:0] OP1_V_cast_fu_935_p1;
wire   [12:0] p_Val2_4_fu_939_p2;
wire   [23:0] tmp_s_fu_945_p3;
wire  signed [23:0] mul_fu_957_p1;
wire   [56:0] mul_fu_957_p2;
wire   [56:0] neg_mul_fu_963_p2;
wire   [20:0] tmp_32_fu_977_p4;
wire   [20:0] tmp_33_fu_991_p4;
wire   [0:0] tmp_31_fu_969_p3;
wire  signed [31:0] tmp_11_fu_987_p1;
wire  signed [31:0] tmp_12_fu_1001_p1;
wire   [31:0] tmp_13_fu_1005_p3;
wire   [31:0] neg_ti_fu_1013_p2;
wire   [16:0] window_val_2_V_4_fu_1051_p4;
wire   [16:0] window_val_1_V_4_fu_1041_p4;
wire   [16:0] window_val_0_V_4_fu_1031_p4;
wire   [16:0] window_val_3_V_4_fu_1061_p4;
wire   [16:0] tmp_27_4_fu_1071_p4;
wire   [30:0] tmp_19_fu_1141_p3;
wire  signed [17:0] tmp_20_cast_fu_1153_p1;
wire   [17:0] p_Val2_2517_4_fu_1157_p2;
wire   [28:0] tmp_21_fu_1163_p3;
wire  signed [31:0] tmp_41_4_fu_1171_p1;
wire  signed [31:0] tmp_41_3_fu_1149_p1;
wire   [31:0] tmp4_fu_1175_p2;
wire  signed [31:0] p_Val2_26_4_fu_1181_p2;
wire  signed [31:0] mul8_fu_1190_p0;
wire   [64:0] mul8_fu_1190_p2;
wire   [64:0] neg_mul9_fu_1196_p2;
wire   [28:0] tmp_36_fu_1210_p4;
wire   [28:0] tmp_37_fu_1224_p4;
wire  signed [31:0] tmp_23_fu_1220_p1;
wire   [31:0] tmp_25_fu_1238_p3;
wire  signed [31:0] mul3_fu_1266_p0;
wire   [64:0] mul3_fu_1266_p2;
wire   [64:0] neg_mul4_fu_1272_p2;
wire   [28:0] tmp_39_fu_1278_p4;
wire   [28:0] tmp_40_fu_1292_p4;
wire  signed [31:0] tmp_26_fu_1288_p1;
wire  signed [31:0] tmp_27_fu_1302_p1;
wire   [31:0] tmp_28_fu_1306_p3;
wire   [31:0] neg_ti6_fu_1313_p2;
wire    ap_CS_fsm_state6;
reg   [3:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_199;

// power-on initialization
initial begin
#0 ap_CS_fsm = 4'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_reg_ioackin_Output_1_V_V_ap_ack = 1'b0;
#0 ap_reg_ioackin_Output_2_V_V_ap_ack = 1'b0;
#0 ap_reg_ioackin_Output_3_V_V_ap_ack = 1'b0;
end

gradient_xyz_calcbkb #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
buf_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_V_1_address0),
    .ce0(buf_V_1_ce0),
    .we0(buf_V_1_we0),
    .d0(buf_V_2_q0),
    .q0(buf_V_1_q0)
);

gradient_xyz_calcbkb #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
buf_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_V_2_address0),
    .ce0(buf_V_2_ce0),
    .we0(buf_V_2_we0),
    .d0(buf_V_3_q0),
    .q0(buf_V_2_q0)
);

gradient_xyz_calcbkb #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
buf_V_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_V_3_address0),
    .ce0(buf_V_3_ce0),
    .we0(buf_V_3_we0),
    .d0(buf_V_4_q0),
    .q0(buf_V_3_q0)
);

gradient_xyz_calcbkb #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
buf_V_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_V_4_address0),
    .ce0(buf_V_4_ce0),
    .we0(buf_V_4_we0),
    .d0(smallbuf_V_4_1_fu_236),
    .q0(buf_V_4_q0)
);

fifo_w32_d3072_A gradient_z_V_V_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(gradient_z_V_V_din),
    .if_full_n(gradient_z_V_V_full_n),
    .if_write(gradient_z_V_V_write),
    .if_dout(gradient_z_V_V_dout),
    .if_empty_n(gradient_z_V_V_empty_n),
    .if_read(gradient_z_V_V_read)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_condition_pp0_exit_iter0_state2))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_condition_pp0_exit_iter0_state2))) begin
            ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state2);
        end else if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_Output_1_V_V_ap_ack <= 1'b0;
    end else begin
        if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op241_write_state5 == 1'b1)) | ((or_cond3_reg_1475_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op224_read_state4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((or_cond3_reg_1475 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
            ap_reg_ioackin_Output_1_V_V_ap_ack <= 1'b0;
        end else if ((((1'b0 == ap_block_pp0_stage1_01001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == Output_1_V_V_ap_ack) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op241_write_state5 == 1'b1)) | ((or_cond3_reg_1475_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_01001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == Output_1_V_V_ap_ack) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_01001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == Output_1_V_V_ap_ack) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op224_read_state4 == 1'b1)) | ((or_cond3_reg_1475 == 1'd1) & (1'b0 == ap_block_pp0_stage0_01001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == Output_1_V_V_ap_ack) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
            ap_reg_ioackin_Output_1_V_V_ap_ack <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_Output_2_V_V_ap_ack <= 1'b0;
    end else begin
        if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op241_write_state5 == 1'b1)) | ((or_cond3_reg_1475_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op224_read_state4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((or_cond3_reg_1475 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
            ap_reg_ioackin_Output_2_V_V_ap_ack <= 1'b0;
        end else if ((((1'b0 == ap_block_pp0_stage1_01001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == Output_2_V_V_ap_ack) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op241_write_state5 == 1'b1)) | ((or_cond3_reg_1475_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_01001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == Output_2_V_V_ap_ack) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_01001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == Output_2_V_V_ap_ack) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op224_read_state4 == 1'b1)) | ((or_cond3_reg_1475 == 1'd1) & (1'b0 == ap_block_pp0_stage0_01001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == Output_2_V_V_ap_ack) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
            ap_reg_ioackin_Output_2_V_V_ap_ack <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_Output_3_V_V_ap_ack <= 1'b0;
    end else begin
        if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op241_write_state5 == 1'b1)) | ((or_cond3_reg_1475_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op224_read_state4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((or_cond3_reg_1475 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
            ap_reg_ioackin_Output_3_V_V_ap_ack <= 1'b0;
        end else if ((((1'b0 == ap_block_pp0_stage1_01001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == Output_3_V_V_ap_ack) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op241_write_state5 == 1'b1)) | ((or_cond3_reg_1475_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_01001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == Output_3_V_V_ap_ack) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_01001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == Output_3_V_V_ap_ack) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op224_read_state4 == 1'b1)) | ((or_cond3_reg_1475 == 1'd1) & (1'b0 == ap_block_pp0_stage0_01001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == Output_3_V_V_ap_ack) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
            ap_reg_ioackin_Output_3_V_V_ap_ack <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_1413 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        c_reg_362 <= c_1_reg_1514;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        c_reg_362 <= 11'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_1413 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        indvar_flatten_reg_340 <= indvar_flatten_next_reg_1417;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten_reg_340 <= 19'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_1413 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        r_reg_351 <= r_mid2_reg_1427;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        r_reg_351 <= 9'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_199)) begin
        if ((ap_predicate_op93_read_state2 == 1'b1)) begin
            smallbuf_V_4_1_fu_236 <= smallbuf_4_V_cast_fu_664_p1;
        end else if (((or_cond_fu_627_p2 == 1'd0) & (exitcond_flatten_fu_446_p2 == 1'd0))) begin
            smallbuf_V_4_1_fu_236 <= p_smallbuf_V_4_1_fu_633_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_fu_446_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf_V_1_addr_reg_1432 <= tmp_6_fu_605_p1;
        buf_V_2_addr_reg_1437 <= tmp_6_fu_605_p1;
        buf_V_3_addr_reg_1442 <= tmp_6_fu_605_p1;
        buf_V_4_addr_reg_1447 <= tmp_6_fu_605_p1;
        c_mid2_reg_1422 <= c_mid2_fu_499_p3;
        or_cond3_reg_1475 <= or_cond3_fu_741_p2;
        or_cond_reg_1456 <= or_cond_fu_627_p2;
        tmp_10_reg_1452 <= c_mid2_fu_499_p3[32'd10];
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_1413 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        c_1_reg_1514 <= c_1_fu_1252_p2;
        window_val_0_V_3_fu_204 <= window_val_V_0_4_2_fu_1095_p3;
        window_val_1_V_3_fu_212 <= window_val_V_1_4_2_fu_1088_p3;
        window_val_2_V_3_fu_228 <= window_val_V_2_4_2_fu_1081_p3;
        window_val_3_V_3_fu_196 <= window_val_V_3_4_2_fu_1102_p3;
        window_val_4_V_3_fu_188 <= window_val_4_V_4_fu_1109_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        exitcond_flatten_reg_1413 <= exitcond_flatten_fu_446_p2;
        or_cond3_reg_1475_pp0_iter1_reg <= or_cond3_reg_1475;
        or_cond4_reg_1479_pp0_iter1_reg <= or_cond4_reg_1479;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        indvar_flatten_next_reg_1417 <= indvar_flatten_next_fu_452_p2;
        window_val_0_V_2_fu_200 <= window_val_0_V_3_fu_204;
        window_val_1_V_2_fu_208 <= window_val_1_V_3_fu_212;
        window_val_2_V_0_fu_216 <= window_val_2_V_1_fu_220;
        window_val_2_V_1_fu_220 <= window_val_2_V_2_fu_224;
        window_val_2_V_2_fu_224 <= window_val_2_V_3_fu_228;
        window_val_3_V_2_fu_232 <= window_val_3_V_3_fu_196;
        window_val_4_V_2_fu_192 <= window_val_4_V_3_fu_188;
    end
end

always @ (posedge ap_clk) begin
    if (((or_cond3_reg_1475 == 1'd1) & (exitcond_flatten_reg_1413 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        neg_ti1_reg_1509 <= neg_ti1_fu_1246_p2;
        tmp_24_reg_1504 <= tmp_24_fu_1234_p1;
        tmp_35_reg_1499 <= p_Val2_26_4_fu_1181_p2[32'd31];
    end
end

always @ (posedge ap_clk) begin
    if (((or_cond3_fu_741_p2 == 1'd0) & (exitcond_flatten_fu_446_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        or_cond4_reg_1479 <= or_cond4_fu_763_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((or_cond3_fu_741_p2 == 1'd1) & (exitcond_flatten_fu_446_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_Val2_29_4_reg_1488[31 : 11] <= p_Val2_29_4_fu_897_p2[31 : 11];
        tmp3_reg_1483[31 : 11] <= tmp3_fu_857_p2[31 : 11];
        tmp_38_reg_1493 <= p_Val2_29_4_fu_897_p2[32'd31];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op93_read_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_Val2_s_reg_1465 <= p_Val2_s_fu_698_p2;
        tmp_8_reg_1470 <= {{Input_1_V_V[31:24]}};
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_fu_446_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        r_mid2_reg_1427 <= r_mid2_fu_597_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op224_read_state4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((or_cond3_reg_1475 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        reg_380 <= gradient_z_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((or_cond3_reg_1475 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        x_grad_V_reg_1519 <= x_grad_V_fu_1257_p3;
        y_grad_V_reg_1524 <= y_grad_V_fu_1319_p3;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op150_read_state3 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op93_read_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        Input_1_V_V_ap_ack = 1'b1;
    end else begin
        Input_1_V_V_ap_ack = 1'b0;
    end
end

always @ (*) begin
    if ((((or_cond_reg_1456 == 1'd1) & (exitcond_flatten_reg_1413 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage1)) | ((or_cond_fu_627_p2 == 1'd1) & (exitcond_flatten_fu_446_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        Input_1_V_V_blk_n = Input_1_V_V_ap_vld;
    end else begin
        Input_1_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((or_cond3_reg_1475_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_01001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        Output_1_V_V = x_grad_V_reg_1519;
    end else if (((or_cond3_reg_1475 == 1'd1) & (1'b0 == ap_block_pp0_stage0_01001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        Output_1_V_V = x_grad_V_fu_1257_p3;
    end else if ((((1'b0 == ap_block_pp0_stage1_01001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op241_write_state5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_01001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op224_read_state4 == 1'b1)))) begin
        Output_1_V_V = 32'd0;
    end else begin
        Output_1_V_V = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_01001) & (ap_reg_ioackin_Output_1_V_V_ap_ack == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op241_write_state5 == 1'b1)) | ((or_cond3_reg_1475_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_01001) & (ap_reg_ioackin_Output_1_V_V_ap_ack == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_01001) & (ap_reg_ioackin_Output_1_V_V_ap_ack == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op224_read_state4 == 1'b1)) | ((or_cond3_reg_1475 == 1'd1) & (1'b0 == ap_block_pp0_stage0_01001) & (ap_reg_ioackin_Output_1_V_V_ap_ack == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        Output_1_V_V_ap_vld = 1'b1;
    end else begin
        Output_1_V_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((or_cond4_reg_1479_pp0_iter1_reg == 1'd1) & (or_cond3_reg_1475_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage1)) | ((or_cond3_reg_1475_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage1)) | ((or_cond4_reg_1479 == 1'd1) & (or_cond3_reg_1475 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((or_cond3_reg_1475 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        Output_1_V_V_blk_n = Output_1_V_V_ap_ack;
    end else begin
        Output_1_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((or_cond3_reg_1475_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_01001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        Output_2_V_V = y_grad_V_reg_1524;
    end else if (((or_cond3_reg_1475 == 1'd1) & (1'b0 == ap_block_pp0_stage0_01001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        Output_2_V_V = y_grad_V_fu_1319_p3;
    end else if ((((1'b0 == ap_block_pp0_stage1_01001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op241_write_state5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_01001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op224_read_state4 == 1'b1)))) begin
        Output_2_V_V = 32'd0;
    end else begin
        Output_2_V_V = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_01001) & (ap_reg_ioackin_Output_2_V_V_ap_ack == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op241_write_state5 == 1'b1)) | ((or_cond3_reg_1475_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_01001) & (ap_reg_ioackin_Output_2_V_V_ap_ack == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_01001) & (ap_reg_ioackin_Output_2_V_V_ap_ack == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op224_read_state4 == 1'b1)) | ((or_cond3_reg_1475 == 1'd1) & (1'b0 == ap_block_pp0_stage0_01001) & (ap_reg_ioackin_Output_2_V_V_ap_ack == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        Output_2_V_V_ap_vld = 1'b1;
    end else begin
        Output_2_V_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((or_cond4_reg_1479_pp0_iter1_reg == 1'd1) & (or_cond3_reg_1475_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage1)) | ((or_cond3_reg_1475_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage1)) | ((or_cond4_reg_1479 == 1'd1) & (or_cond3_reg_1475 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((or_cond3_reg_1475 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        Output_2_V_V_blk_n = Output_2_V_V_ap_ack;
    end else begin
        Output_2_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_01001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op241_write_state5 == 1'b1)) | ((or_cond3_reg_1475_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_01001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        Output_3_V_V = reg_380;
    end else if ((((1'b0 == ap_block_pp0_stage0_01001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op224_read_state4 == 1'b1)) | ((or_cond3_reg_1475 == 1'd1) & (1'b0 == ap_block_pp0_stage0_01001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        Output_3_V_V = gradient_z_V_V_dout;
    end else begin
        Output_3_V_V = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_01001) & (ap_reg_ioackin_Output_3_V_V_ap_ack == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op241_write_state5 == 1'b1)) | ((or_cond3_reg_1475_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_01001) & (ap_reg_ioackin_Output_3_V_V_ap_ack == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_01001) & (ap_reg_ioackin_Output_3_V_V_ap_ack == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op224_read_state4 == 1'b1)) | ((or_cond3_reg_1475 == 1'd1) & (1'b0 == ap_block_pp0_stage0_01001) & (ap_reg_ioackin_Output_3_V_V_ap_ack == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        Output_3_V_V_ap_vld = 1'b1;
    end else begin
        Output_3_V_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((or_cond4_reg_1479_pp0_iter1_reg == 1'd1) & (or_cond3_reg_1475_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage1)) | ((or_cond3_reg_1475_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage1)) | ((or_cond4_reg_1479 == 1'd1) & (or_cond3_reg_1475 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((or_cond3_reg_1475 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        Output_3_V_V_blk_n = Output_3_V_V_ap_ack;
    end else begin
        Output_3_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((exitcond_flatten_fu_446_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_1413 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_mux_c_phi_fu_366_p4 = c_1_reg_1514;
    end else begin
        ap_phi_mux_c_phi_fu_366_p4 = c_reg_362;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_1413 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_mux_indvar_flatten_phi_fu_344_p4 = indvar_flatten_next_reg_1417;
    end else begin
        ap_phi_mux_indvar_flatten_phi_fu_344_p4 = indvar_flatten_reg_340;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_1413 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_mux_r_phi_fu_355_p4 = r_mid2_reg_1427;
    end else begin
        ap_phi_mux_r_phi_fu_355_p4 = r_reg_351;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((ap_reg_ioackin_Output_1_V_V_ap_ack == 1'b0)) begin
        ap_sig_ioackin_Output_1_V_V_ap_ack = Output_1_V_V_ap_ack;
    end else begin
        ap_sig_ioackin_Output_1_V_V_ap_ack = 1'b1;
    end
end

always @ (*) begin
    if ((ap_reg_ioackin_Output_2_V_V_ap_ack == 1'b0)) begin
        ap_sig_ioackin_Output_2_V_V_ap_ack = Output_2_V_V_ap_ack;
    end else begin
        ap_sig_ioackin_Output_2_V_V_ap_ack = 1'b1;
    end
end

always @ (*) begin
    if ((ap_reg_ioackin_Output_3_V_V_ap_ack == 1'b0)) begin
        ap_sig_ioackin_Output_3_V_V_ap_ack = Output_3_V_V_ap_ack;
    end else begin
        ap_sig_ioackin_Output_3_V_V_ap_ack = 1'b1;
    end
end

always @ (*) begin
    if ((((tmp_10_reg_1452 == 1'd0) & (or_cond_reg_1456 == 1'd0) & (exitcond_flatten_reg_1413 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage1)) | ((or_cond_reg_1456 == 1'd1) & (exitcond_flatten_reg_1413 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage1)))) begin
        buf_V_1_address0 = buf_V_1_addr_reg_1432;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        buf_V_1_address0 = tmp_6_fu_605_p1;
    end else begin
        buf_V_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_10_reg_1452 == 1'd0) & (or_cond_reg_1456 == 1'd0) & (exitcond_flatten_reg_1413 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((or_cond_reg_1456 == 1'd1) & (exitcond_flatten_reg_1413 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        buf_V_1_ce0 = 1'b1;
    end else begin
        buf_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_10_reg_1452 == 1'd0) & (or_cond_reg_1456 == 1'd0) & (exitcond_flatten_reg_1413 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((or_cond_reg_1456 == 1'd1) & (exitcond_flatten_reg_1413 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        buf_V_1_we0 = 1'b1;
    end else begin
        buf_V_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_10_reg_1452 == 1'd0) & (or_cond_reg_1456 == 1'd0) & (exitcond_flatten_reg_1413 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage1)) | ((or_cond_reg_1456 == 1'd1) & (exitcond_flatten_reg_1413 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage1)))) begin
        buf_V_2_address0 = buf_V_2_addr_reg_1437;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        buf_V_2_address0 = tmp_6_fu_605_p1;
    end else begin
        buf_V_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_10_reg_1452 == 1'd0) & (or_cond_reg_1456 == 1'd0) & (exitcond_flatten_reg_1413 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((or_cond_reg_1456 == 1'd1) & (exitcond_flatten_reg_1413 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        buf_V_2_ce0 = 1'b1;
    end else begin
        buf_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_10_reg_1452 == 1'd0) & (or_cond_reg_1456 == 1'd0) & (exitcond_flatten_reg_1413 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((or_cond_reg_1456 == 1'd1) & (exitcond_flatten_reg_1413 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        buf_V_2_we0 = 1'b1;
    end else begin
        buf_V_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_10_reg_1452 == 1'd0) & (or_cond_reg_1456 == 1'd0) & (exitcond_flatten_reg_1413 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage1)) | ((or_cond_reg_1456 == 1'd1) & (exitcond_flatten_reg_1413 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage1)))) begin
        buf_V_3_address0 = buf_V_3_addr_reg_1442;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        buf_V_3_address0 = tmp_6_fu_605_p1;
    end else begin
        buf_V_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_10_reg_1452 == 1'd0) & (or_cond_reg_1456 == 1'd0) & (exitcond_flatten_reg_1413 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((or_cond_reg_1456 == 1'd1) & (exitcond_flatten_reg_1413 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        buf_V_3_ce0 = 1'b1;
    end else begin
        buf_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_10_reg_1452 == 1'd0) & (or_cond_reg_1456 == 1'd0) & (exitcond_flatten_reg_1413 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((or_cond_reg_1456 == 1'd1) & (exitcond_flatten_reg_1413 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        buf_V_3_we0 = 1'b1;
    end else begin
        buf_V_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_10_reg_1452 == 1'd0) & (or_cond_reg_1456 == 1'd0) & (exitcond_flatten_reg_1413 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage1)) | ((or_cond_reg_1456 == 1'd1) & (exitcond_flatten_reg_1413 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage1)))) begin
        buf_V_4_address0 = buf_V_4_addr_reg_1447;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        buf_V_4_address0 = tmp_6_fu_605_p1;
    end else begin
        buf_V_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_10_reg_1452 == 1'd0) & (or_cond_reg_1456 == 1'd0) & (exitcond_flatten_reg_1413 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((or_cond_reg_1456 == 1'd1) & (exitcond_flatten_reg_1413 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        buf_V_4_ce0 = 1'b1;
    end else begin
        buf_V_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_10_reg_1452 == 1'd0) & (or_cond_reg_1456 == 1'd0) & (exitcond_flatten_reg_1413 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((or_cond_reg_1456 == 1'd1) & (exitcond_flatten_reg_1413 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        buf_V_4_we0 = 1'b1;
    end else begin
        buf_V_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op224_read_state4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((or_cond3_reg_1475 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        gradient_z_V_V_read = 1'b1;
    end else begin
        gradient_z_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op150_read_state3 == 1'b1))) begin
        gradient_z_V_V_write = 1'b1;
    end else begin
        gradient_z_V_V_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((exitcond_flatten_fu_446_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b0)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else if (((exitcond_flatten_fu_446_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((~((ap_enable_reg_pp0_iter0 == 1'b0) & (1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1)) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((ap_enable_reg_pp0_iter0 == 1'b0) & (1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign OP1_V_cast_fu_935_p1 = tmp_30_fu_911_p1;

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd3];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((1'b0 == Input_1_V_V_ap_vld) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op93_read_state2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((gradient_z_V_V_empty_n == 1'b0) & (ap_predicate_op224_read_state4 == 1'b1)) | ((or_cond3_reg_1475 == 1'd1) & (gradient_z_V_V_empty_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((1'b0 == Input_1_V_V_ap_vld) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op93_read_state2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & ((1'b1 == ap_block_state4_io) | ((gradient_z_V_V_empty_n == 1'b0) & (ap_predicate_op224_read_state4 == 1'b1)) | ((or_cond3_reg_1475 == 1'd1) & (gradient_z_V_V_empty_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((1'b0 == Input_1_V_V_ap_vld) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op93_read_state2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & ((1'b1 == ap_block_state4_io) | ((gradient_z_V_V_empty_n == 1'b0) & (ap_predicate_op224_read_state4 == 1'b1)) | ((or_cond3_reg_1475 == 1'd1) & (gradient_z_V_V_empty_n == 1'b0)))));
end

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_01001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((gradient_z_V_V_full_n == 1'b0) & (ap_predicate_op150_read_state3 == 1'b1)) | ((1'b0 == Input_1_V_V_ap_vld) & (ap_predicate_op150_read_state3 == 1'b1))));
end

always @ (*) begin
    ap_block_pp0_stage1_11001 = (((ap_enable_reg_pp0_iter0 == 1'b1) & (((gradient_z_V_V_full_n == 1'b0) & (ap_predicate_op150_read_state3 == 1'b1)) | ((1'b0 == Input_1_V_V_ap_vld) & (ap_predicate_op150_read_state3 == 1'b1)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state5_io)));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone = (((ap_enable_reg_pp0_iter0 == 1'b1) & (((gradient_z_V_V_full_n == 1'b0) & (ap_predicate_op150_read_state3 == 1'b1)) | ((1'b0 == Input_1_V_V_ap_vld) & (ap_predicate_op150_read_state3 == 1'b1)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state5_io)));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter0 = ((1'b0 == Input_1_V_V_ap_vld) & (ap_predicate_op93_read_state2 == 1'b1));
end

always @ (*) begin
    ap_block_state3_pp0_stage1_iter0 = (((gradient_z_V_V_full_n == 1'b0) & (ap_predicate_op150_read_state3 == 1'b1)) | ((1'b0 == Input_1_V_V_ap_vld) & (ap_predicate_op150_read_state3 == 1'b1)));
end

always @ (*) begin
    ap_block_state4_io = (((ap_sig_ioackin_Output_3_V_V_ap_ack == 1'b0) & (ap_predicate_op224_read_state4 == 1'b1)) | ((ap_sig_ioackin_Output_2_V_V_ap_ack == 1'b0) & (ap_predicate_op224_read_state4 == 1'b1)) | ((ap_sig_ioackin_Output_1_V_V_ap_ack == 1'b0) & (ap_predicate_op224_read_state4 == 1'b1)) | ((or_cond3_reg_1475 == 1'd1) & (ap_sig_ioackin_Output_3_V_V_ap_ack == 1'b0)) | ((or_cond3_reg_1475 == 1'd1) & (ap_sig_ioackin_Output_2_V_V_ap_ack == 1'b0)) | ((or_cond3_reg_1475 == 1'd1) & (ap_sig_ioackin_Output_1_V_V_ap_ack == 1'b0)));
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter1 = (((gradient_z_V_V_empty_n == 1'b0) & (ap_predicate_op224_read_state4 == 1'b1)) | ((or_cond3_reg_1475 == 1'd1) & (gradient_z_V_V_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_state5_io = (((ap_sig_ioackin_Output_3_V_V_ap_ack == 1'b0) & (ap_predicate_op241_write_state5 == 1'b1)) | ((ap_sig_ioackin_Output_2_V_V_ap_ack == 1'b0) & (ap_predicate_op241_write_state5 == 1'b1)) | ((ap_sig_ioackin_Output_1_V_V_ap_ack == 1'b0) & (ap_predicate_op241_write_state5 == 1'b1)) | ((or_cond3_reg_1475_pp0_iter1_reg == 1'd1) & (ap_sig_ioackin_Output_3_V_V_ap_ack == 1'b0)) | ((or_cond3_reg_1475_pp0_iter1_reg == 1'd1) & (ap_sig_ioackin_Output_2_V_V_ap_ack == 1'b0)) | ((or_cond3_reg_1475_pp0_iter1_reg == 1'd1) & (ap_sig_ioackin_Output_1_V_V_ap_ack == 1'b0)));
end

assign ap_block_state5_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_199 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

always @ (*) begin
    ap_predicate_op150_read_state3 = ((or_cond_reg_1456 == 1'd1) & (exitcond_flatten_reg_1413 == 1'd0));
end

always @ (*) begin
    ap_predicate_op224_read_state4 = ((or_cond4_reg_1479 == 1'd1) & (or_cond3_reg_1475 == 1'd0));
end

always @ (*) begin
    ap_predicate_op241_write_state5 = ((or_cond4_reg_1479_pp0_iter1_reg == 1'd1) & (or_cond3_reg_1475_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op93_read_state2 = ((or_cond_fu_627_p2 == 1'd1) & (exitcond_flatten_fu_446_p2 == 1'd0));
end

assign c_1_fu_1252_p2 = (c_mid2_reg_1422 + 11'd1);

assign c_mid2_fu_499_p3 = ((exitcond_fu_493_p2[0:0] === 1'b1) ? 11'd0 : ap_phi_mux_c_phi_fu_366_p4);

assign exitcond_flatten_fu_446_p2 = ((ap_phi_mux_indvar_flatten_phi_fu_344_p4 == 19'd449388) ? 1'b1 : 1'b0);

assign exitcond_fu_493_p2 = ((ap_phi_mux_c_phi_fu_366_p4 == 11'd1026) ? 1'b1 : 1'b0);

assign gradient_z_V_V_din = ((tmp_31_fu_969_p3[0:0] === 1'b1) ? neg_ti_fu_1013_p2 : tmp_12_fu_1001_p1);

assign icmp1_fu_537_p2 = ((tmp_4_fu_527_p4 != 7'd0) ? 1'b1 : 1'b0);

assign icmp2_fu_553_p2 = ((tmp_7_fu_543_p4 != 8'd0) ? 1'b1 : 1'b0);

assign icmp3_fu_569_p2 = ((tmp_9_fu_559_p4 != 8'd0) ? 1'b1 : 1'b0);

assign icmp4_fu_729_p2 = ((tmp_34_fu_719_p4 != 9'd0) ? 1'b1 : 1'b0);

assign icmp5_fu_757_p2 = ((tmp_41_fu_747_p4 != 10'd0) ? 1'b1 : 1'b0);

assign icmp_fu_434_p2 = ((tmp_3_fu_424_p4 != 7'd0) ? 1'b1 : 1'b0);

assign indvar_flatten_next_fu_452_p2 = (ap_phi_mux_indvar_flatten_phi_fu_344_p4 + 19'd1);

assign mul3_fu_1266_p0 = p_Val2_29_4_reg_1488;

assign mul3_fu_1266_p2 = ($signed(mul3_fu_1266_p0) * $signed(65'h155555556));

assign mul8_fu_1190_p0 = p_Val2_26_4_fu_1181_p2;

assign mul8_fu_1190_p2 = ($signed(mul8_fu_1190_p0) * $signed(65'h155555556));

assign mul_fu_957_p1 = tmp_s_fu_945_p3;

assign mul_fu_957_p2 = ($signed({{1'b0}, {57'd5726623062}}) * $signed(mul_fu_957_p1));

assign neg_mul4_fu_1272_p2 = (65'd0 - mul3_fu_1266_p2);

assign neg_mul9_fu_1196_p2 = (65'd0 - mul8_fu_1190_p2);

assign neg_mul_fu_963_p2 = (57'd0 - mul_fu_957_p2);

assign neg_ti1_fu_1246_p2 = (32'd0 - tmp_25_fu_1238_p3);

assign neg_ti6_fu_1313_p2 = (32'd0 - tmp_28_fu_1306_p3);

assign neg_ti_fu_1013_p2 = (32'd0 - tmp_13_fu_1005_p3);

assign or_cond3_fu_741_p2 = (tmp2_fu_735_p2 & tmp1_mid2_fu_589_p3);

assign or_cond4_fu_763_p2 = (tmp_4_mid2_fu_575_p3 & icmp5_fu_757_p2);

assign or_cond_fu_627_p2 = (tmp_2_mid2_fu_519_p3 & rev_fu_621_p2);

assign p_Val2_2517_1_fu_805_p2 = ($signed(21'd0) - $signed(p_shl1_cast_fu_801_p1));

assign p_Val2_2517_4_fu_1157_p2 = ($signed(18'd0) - $signed(tmp_20_cast_fu_1153_p1));

assign p_Val2_26_4_fu_1181_p2 = (tmp3_reg_1483 + tmp4_fu_1175_p2);

assign p_Val2_2815_1_fu_831_p2 = ($signed(21'd0) - $signed(p_shl2_cast_fu_827_p1));

assign p_Val2_2815_4_fu_867_p2 = ($signed(18'd0) - $signed(tmp_21_cast_fu_863_p1));

assign p_Val2_29_4_fu_897_p2 = (tmp5_fu_885_p2 + tmp6_fu_891_p2);

assign p_Val2_2_cast_fu_925_p1 = p_Val2_2_fu_918_p3;

assign p_Val2_2_fu_918_p3 = {{tmp_8_reg_1470}, {3'd0}};

assign p_Val2_3_fu_929_p2 = ($signed(p_Val2_cast_fu_915_p1) + $signed(p_Val2_2_cast_fu_925_p1));

assign p_Val2_4_fu_939_p2 = (p_Val2_3_fu_929_p2 - OP1_V_cast_fu_935_p1);

assign p_Val2_cast_fu_915_p1 = $signed(p_Val2_s_reg_1465);

assign p_Val2_s_fu_698_p2 = (tmp_cast_fu_694_p1 - p_shl_cast_fu_690_p1);

assign p_shl1_cast_fu_801_p1 = $signed(p_shl1_fu_793_p3);

assign p_shl1_fu_793_p3 = {{window_val_2_V_1_fu_220}, {3'd0}};

assign p_shl2_cast_fu_827_p1 = $signed(p_shl2_fu_819_p3);

assign p_shl2_fu_819_p3 = {{window_val_1_V_2_fu_208}, {3'd0}};

assign p_shl_cast_fu_690_p1 = p_shl_fu_682_p3;

assign p_shl_fu_682_p3 = {{tmp_5_fu_672_p4}, {3'd0}};

assign p_smallbuf_V_4_1_fu_633_p3 = ((tmp_10_fu_613_p3[0:0] === 1'b1) ? smallbuf_V_4_1_fu_236 : 32'd0);

assign r_mid2_fu_597_p3 = ((exitcond_fu_493_p2[0:0] === 1'b1) ? r_s_fu_507_p2 : ap_phi_mux_r_phi_fu_355_p4);

assign r_s_fu_507_p2 = (ap_phi_mux_r_phi_fu_355_p4 + 9'd1);

assign rev_fu_621_p2 = (tmp_10_fu_613_p3 ^ 1'd1);

assign smallbuf_4_V_cast_fu_664_p1 = smallbuf_4_V_fu_656_p3;

assign smallbuf_4_V_fu_656_p3 = {{tmp_fu_646_p4}, {11'd0}};

assign tmp1_fu_440_p2 = (tmp_2_fu_418_p2 & icmp_fu_434_p2);

assign tmp1_mid1_fu_583_p2 = (tmp_2_mid1_fu_513_p2 & icmp1_fu_537_p2);

assign tmp1_mid2_fu_589_p3 = ((exitcond_fu_493_p2[0:0] === 1'b1) ? tmp1_mid1_fu_583_p2 : tmp1_fu_440_p2);

assign tmp2_fu_735_p2 = (rev_fu_621_p2 & icmp4_fu_729_p2);

assign tmp3_fu_857_p2 = ($signed(tmp_14_fu_777_p1) + $signed(tmp_41_1_fu_811_p3));

assign tmp4_fu_1175_p2 = ($signed(tmp_41_4_fu_1171_p1) + $signed(tmp_41_3_fu_1149_p1));

assign tmp5_fu_885_p2 = ($signed(tmp_16_fu_789_p1) + $signed(tmp_45_1_fu_837_p3));

assign tmp6_fu_891_p2 = ($signed(tmp_45_4_fu_881_p1) + $signed(tmp_45_3_fu_853_p1));

assign tmp_10_fu_613_p3 = c_mid2_fu_499_p3[32'd10];

assign tmp_11_fu_987_p1 = $signed(tmp_32_fu_977_p4);

assign tmp_12_fu_1001_p1 = $signed(tmp_33_fu_991_p4);

assign tmp_13_fu_1005_p3 = ((tmp_31_fu_969_p3[0:0] === 1'b1) ? tmp_11_fu_987_p1 : tmp_12_fu_1001_p1);

assign tmp_14_fu_777_p1 = $signed(tmp_15_fu_769_p3);

assign tmp_15_fu_769_p3 = {{window_val_2_V_0_fu_216}, {11'd0}};

assign tmp_16_fu_789_p1 = $signed(tmp_18_fu_781_p3);

assign tmp_17_fu_668_p1 = Input_1_V_V[7:0];

assign tmp_18_fu_781_p3 = {{window_val_0_V_2_fu_200}, {11'd0}};

assign tmp_19_fu_1141_p3 = {{window_val_2_V_3_fu_228}, {14'd0}};

assign tmp_20_cast_fu_1153_p1 = window_val_V_2_4_2_fu_1081_p3;

assign tmp_20_fu_845_p3 = {{window_val_3_V_2_fu_232}, {14'd0}};

assign tmp_21_cast_fu_863_p0 = window_val_4_V_2_fu_192;

assign tmp_21_cast_fu_863_p1 = tmp_21_cast_fu_863_p0;

assign tmp_21_fu_1163_p3 = {{p_Val2_2517_4_fu_1157_p2}, {11'd0}};

assign tmp_22_fu_873_p3 = {{p_Val2_2815_4_fu_867_p2}, {11'd0}};

assign tmp_23_fu_1220_p1 = $signed(tmp_36_fu_1210_p4);

assign tmp_24_fu_1234_p1 = $signed(tmp_37_fu_1224_p4);

assign tmp_25_fu_1238_p3 = ((tmp_35_fu_1202_p3[0:0] === 1'b1) ? tmp_23_fu_1220_p1 : tmp_24_fu_1234_p1);

assign tmp_26_fu_1288_p1 = $signed(tmp_39_fu_1278_p4);

assign tmp_27_4_fu_1071_p4 = {{smallbuf_V_4_1_fu_236[27:11]}};

assign tmp_27_fu_1302_p1 = $signed(tmp_40_fu_1292_p4);

assign tmp_28_fu_1306_p3 = ((tmp_38_reg_1493[0:0] === 1'b1) ? tmp_26_fu_1288_p1 : tmp_27_fu_1302_p1);

assign tmp_2_fu_418_p2 = ((ap_phi_mux_r_phi_fu_355_p4 < 9'd436) ? 1'b1 : 1'b0);

assign tmp_2_mid1_fu_513_p2 = ((r_s_fu_507_p2 < 9'd436) ? 1'b1 : 1'b0);

assign tmp_2_mid2_fu_519_p3 = ((exitcond_fu_493_p2[0:0] === 1'b1) ? tmp_2_mid1_fu_513_p2 : tmp_2_fu_418_p2);

assign tmp_30_fu_911_p1 = Input_1_V_V[7:0];

assign tmp_31_fu_969_p3 = p_Val2_4_fu_939_p2[32'd12];

assign tmp_32_fu_977_p4 = {{neg_mul_fu_963_p2[56:36]}};

assign tmp_33_fu_991_p4 = {{mul_fu_957_p2[56:36]}};

assign tmp_34_fu_719_p4 = {{c_mid2_fu_499_p3[10:2]}};

assign tmp_35_fu_1202_p3 = p_Val2_26_4_fu_1181_p2[32'd31];

assign tmp_36_fu_1210_p4 = {{neg_mul9_fu_1196_p2[64:36]}};

assign tmp_37_fu_1224_p4 = {{mul8_fu_1190_p2[64:36]}};

assign tmp_39_fu_1278_p4 = {{neg_mul4_fu_1272_p2[64:36]}};

assign tmp_3_fu_424_p4 = {{ap_phi_mux_r_phi_fu_355_p4[8:2]}};

assign tmp_40_fu_1292_p4 = {{mul3_fu_1266_p2[64:36]}};

assign tmp_41_1_fu_811_p3 = {{p_Val2_2517_1_fu_805_p2}, {11'd0}};

assign tmp_41_3_fu_1149_p1 = $signed(tmp_19_fu_1141_p3);

assign tmp_41_4_fu_1171_p1 = $signed(tmp_21_fu_1163_p3);

assign tmp_41_fu_747_p4 = {{c_mid2_fu_499_p3[10:1]}};

assign tmp_45_1_fu_837_p3 = {{p_Val2_2815_1_fu_831_p2}, {11'd0}};

assign tmp_45_3_fu_853_p1 = $signed(tmp_20_fu_845_p3);

assign tmp_45_4_fu_881_p1 = $signed(tmp_22_fu_873_p3);

assign tmp_4_fu_527_p4 = {{r_s_fu_507_p2[8:2]}};

assign tmp_4_mid2_fu_575_p3 = ((exitcond_fu_493_p2[0:0] === 1'b1) ? icmp2_fu_553_p2 : icmp3_fu_569_p2);

assign tmp_5_fu_672_p4 = {{Input_1_V_V[15:8]}};

assign tmp_6_fu_605_p1 = c_mid2_fu_499_p3;

assign tmp_7_fu_543_p4 = {{r_s_fu_507_p2[8:1]}};

assign tmp_9_fu_559_p4 = {{ap_phi_mux_r_phi_fu_355_p4[8:1]}};

assign tmp_cast_fu_694_p1 = tmp_17_fu_668_p1;

assign tmp_fu_646_p4 = {{Input_1_V_V[23:16]}};

assign tmp_s_fu_945_p3 = {{p_Val2_4_fu_939_p2}, {11'd0}};

assign window_val_0_V_4_fu_1031_p4 = {{buf_V_1_q0[27:11]}};

assign window_val_1_V_4_fu_1041_p4 = {{buf_V_2_q0[27:11]}};

assign window_val_2_V_4_fu_1051_p4 = {{buf_V_3_q0[27:11]}};

assign window_val_3_V_4_fu_1061_p4 = {{buf_V_4_q0[27:11]}};

assign window_val_4_V_4_fu_1109_p3 = ((or_cond_reg_1456[0:0] === 1'b1) ? tmp_27_4_fu_1071_p4 : 17'd0);

assign window_val_V_0_4_2_fu_1095_p3 = ((or_cond_reg_1456[0:0] === 1'b1) ? window_val_0_V_4_fu_1031_p4 : 17'd0);

assign window_val_V_1_4_2_fu_1088_p3 = ((or_cond_reg_1456[0:0] === 1'b1) ? window_val_1_V_4_fu_1041_p4 : 17'd0);

assign window_val_V_2_4_2_fu_1081_p3 = ((or_cond_reg_1456[0:0] === 1'b1) ? window_val_2_V_4_fu_1051_p4 : 17'd0);

assign window_val_V_3_4_2_fu_1102_p3 = ((or_cond_reg_1456[0:0] === 1'b1) ? window_val_3_V_4_fu_1061_p4 : 17'd0);

assign x_grad_V_fu_1257_p3 = ((tmp_35_reg_1499[0:0] === 1'b1) ? neg_ti1_reg_1509 : tmp_24_reg_1504);

assign y_grad_V_fu_1319_p3 = ((tmp_38_reg_1493[0:0] === 1'b1) ? neg_ti6_fu_1313_p2 : tmp_27_fu_1302_p1);

always @ (posedge ap_clk) begin
    tmp3_reg_1483[10:0] <= 11'b00000000000;
    p_Val2_29_4_reg_1488[10:0] <= 11'b00000000000;
end

endmodule //gradient_xyz_calc
