c1aa921a24fdf7487b026b956f7d9984a1cb4ba5
Fix delayline_bool/_unsigned low delay instances
diff --git a/HDL/gcvideo_dvi/src/delayline_unsigned.vhd b/HDL/gcvideo_dvi/src/delayline_unsigned.vhd
index bbac205..7931a22 100644
--- a/HDL/gcvideo_dvi/src/delayline_unsigned.vhd
+++ b/HDL/gcvideo_dvi/src/delayline_unsigned.vhd
@@ -46,18 +46,33 @@ entity delayline_unsigned is
 end delayline_unsigned;
 
 architecture Behavioral of delayline_unsigned is
-  type   delay_type is array(Delayticks - 1 downto 0) of unsigned(Width - 1 downto 0);
+  type   delay_type is array(Delayticks - 2 downto 0) of unsigned(Width - 1 downto 0);
   signal delayline: delay_type;
 begin
 
-  process (Clock, ClockEnable)
-  begin
-    if rising_edge(Clock) and ClockEnable then
-      Output <= delayline(delayline'high);
-      delayline(delayline'high downto 1) <= delayline(delayline'high - 1 downto 0);
-      delayline(0) <= Input;
-    end if;
-  end process;
+  ZeroTicks: if Delayticks = 0 generate
+    Output <= Input;
+  end generate;
+
+  OneTick: if Delayticks = 1 generate
+    process (Clock, ClockEnable)
+    begin
+      if rising_Edge(Clock) and ClockEnable then
+        Output <= Input;
+      end if;
+    end process;
+  end generate;
+
+  ManyTicks: if Delayticks > 1 generate
+    process (Clock, ClockEnable)
+    begin
+      if rising_edge(Clock) and ClockEnable then
+        Output <= delayline(delayline'high);
+        delayline(delayline'high downto 1) <= delayline(delayline'high - 1 downto 0);
+        delayline(0) <= Input;
+      end if;
+    end process;
+  end generate;
 
 end Behavioral;
 