/* Generated by Yosys 0.43 (git sha1 ead4718e5, g++ 11.4.0-1ubuntu1~22.04 -fPIC -Os) */

(* keep =  1  *)
(* top =  1  *)
(* src = "inputs/top.v:841.1-1421.10" *)
module top(clk, rst_n);
  (* src = "inputs/top.v:845.13-845.16" *)
  input clk;
  wire clk;
  (* src = "inputs/top.v:846.13-846.18" *)
  input rst_n;
  wire rst_n;
endmodule
