library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity uut_mem is 
port (
	alu_output_in,rs2_in,pc4_in: in std_logic_vector (31 downto 0);
	rd_address_in: in std_logic_vector(4 downto 0);
	function3: in std_logic_vector(2 downto 0);
	wb_selector_in: in std_logic_vector(1 downto 0);
	clk,uut_mem_en,mem_en,wb_en_in: in std_logic;

	loaded_data,alu_output_out,pc4_out: out std_logic_vector (31 downto 0);
	rd_address_out: out std_logic_vector(4 downto 0);
	wb_selector_out: out std_logic_vector(1 downto 0);
	mem_wait,wb_en_out: out std_logic
);
end uut_mem;


architecture rtl of uut_mem is


component memory_interface is 
port (
	clk: in std_logic;
	address_in,data_in: in std_logic_vector(31 downto 0);
	data_out: out std_logic_vector(31 downto 0);
	function3: in std_logic_vector(2 downto 0);
	mem_en,wb_en: in std_logic;
	wait_sig: out std_logic
);
end component;

begin

mem1: memory_interface port map (
				clk => clk,
				address_in => alu_output_in,
				data_in => rs2_in,
				data_out => loaded_data,
				function3 => function3,
				mem_en => mem_en and uut_mem_en,
				wb_en => wb_en_in,
				wait_sig => mem_wait
				);

process(clk,uut_mem_en)
begin
	if rising_edge(clk) and uut_mem_en = '1' then
		rd_address_out <= rd_address_in;
		alu_output_out <= alu_output_in;
		pc4_out <= pc4_in;
		wb_selector_out <= wb_selector_in;
		wb_en_out <= wb_en_in;
	end if;	
end process;

end rtl;
