{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 16 09:48:09 2021 " "Info: Processing started: Thu Dec 16 09:48:09 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Maze -c Maze " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Maze -c Maze" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "Maze.v" "" { Text "C:/Verilog_Class/maze/Maze.v" 3 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clk1 " "Info: Detected ripple clock \"clk1\" as buffer" {  } { { "Maze.v" "" { Text "C:/Verilog_Class/maze/Maze.v" 13 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register y\[0\] register q\[36\] 18.71 MHz 53.434 ns Internal " "Info: Clock \"clk\" has Internal fmax of 18.71 MHz between source register \"y\[0\]\" and destination register \"q\[36\]\" (period= 53.434 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "52.725 ns + Longest register register " "Info: + Longest register to register delay is 52.725 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns y\[0\] 1 REG LC_X4_Y6_N1 59 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X4_Y6_N1; Fanout = 59; REG Node = 'y\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { y[0] } "NODE_NAME" } } { "Maze.v" "" { Text "C:/Verilog_Class/maze/Maze.v" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.688 ns) + CELL(0.740 ns) 6.428 ns Decoder0~1018 2 COMB LC_X9_Y6_N1 4 " "Info: 2: + IC(5.688 ns) + CELL(0.740 ns) = 6.428 ns; Loc. = LC_X9_Y6_N1; Fanout = 4; COMB Node = 'Decoder0~1018'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.428 ns" { y[0] Decoder0~1018 } "NODE_NAME" } } { "Maze.v" "" { Text "C:/Verilog_Class/maze/Maze.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.812 ns) + CELL(0.740 ns) 14.980 ns q~28556 3 COMB LC_X2_Y5_N9 2 " "Info: 3: + IC(7.812 ns) + CELL(0.740 ns) = 14.980 ns; Loc. = LC_X2_Y5_N9; Fanout = 2; COMB Node = 'q~28556'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.552 ns" { Decoder0~1018 q~28556 } "NODE_NAME" } } { "Maze.v" "" { Text "C:/Verilog_Class/maze/Maze.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.231 ns) + CELL(0.511 ns) 16.722 ns Mux1~3816 4 COMB LC_X3_Y5_N3 1 " "Info: 4: + IC(1.231 ns) + CELL(0.511 ns) = 16.722 ns; Loc. = LC_X3_Y5_N3; Fanout = 1; COMB Node = 'Mux1~3816'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.742 ns" { q~28556 Mux1~3816 } "NODE_NAME" } } { "Maze.v" "" { Text "C:/Verilog_Class/maze/Maze.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.552 ns) + CELL(0.511 ns) 19.785 ns Mux1~3817 5 COMB LC_X9_Y5_N3 1 " "Info: 5: + IC(2.552 ns) + CELL(0.511 ns) = 19.785 ns; Loc. = LC_X9_Y5_N3; Fanout = 1; COMB Node = 'Mux1~3817'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.063 ns" { Mux1~3816 Mux1~3817 } "NODE_NAME" } } { "Maze.v" "" { Text "C:/Verilog_Class/maze/Maze.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.720 ns) + CELL(0.200 ns) 20.705 ns Mux1~3821 6 COMB LC_X9_Y5_N0 1 " "Info: 6: + IC(0.720 ns) + CELL(0.200 ns) = 20.705 ns; Loc. = LC_X9_Y5_N0; Fanout = 1; COMB Node = 'Mux1~3821'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.920 ns" { Mux1~3817 Mux1~3821 } "NODE_NAME" } } { "Maze.v" "" { Text "C:/Verilog_Class/maze/Maze.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 21.210 ns Mux1~3831 7 COMB LC_X9_Y5_N1 1 " "Info: 7: + IC(0.305 ns) + CELL(0.200 ns) = 21.210 ns; Loc. = LC_X9_Y5_N1; Fanout = 1; COMB Node = 'Mux1~3831'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { Mux1~3821 Mux1~3831 } "NODE_NAME" } } { "Maze.v" "" { Text "C:/Verilog_Class/maze/Maze.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 21.715 ns Mux1~3843 8 COMB LC_X9_Y5_N2 2 " "Info: 8: + IC(0.305 ns) + CELL(0.200 ns) = 21.715 ns; Loc. = LC_X9_Y5_N2; Fanout = 2; COMB Node = 'Mux1~3843'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { Mux1~3831 Mux1~3843 } "NODE_NAME" } } { "Maze.v" "" { Text "C:/Verilog_Class/maze/Maze.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.746 ns) + CELL(0.200 ns) 22.661 ns q~28578 9 COMB LC_X9_Y5_N5 50 " "Info: 9: + IC(0.746 ns) + CELL(0.200 ns) = 22.661 ns; Loc. = LC_X9_Y5_N5; Fanout = 50; COMB Node = 'q~28578'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.946 ns" { Mux1~3843 q~28578 } "NODE_NAME" } } { "Maze.v" "" { Text "C:/Verilog_Class/maze/Maze.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.774 ns) + CELL(0.511 ns) 23.946 ns posX~441 10 COMB LC_X9_Y5_N7 72 " "Info: 10: + IC(0.774 ns) + CELL(0.511 ns) = 23.946 ns; Loc. = LC_X9_Y5_N7; Fanout = 72; COMB Node = 'posX~441'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.285 ns" { q~28578 posX~441 } "NODE_NAME" } } { "Maze.v" "" { Text "C:/Verilog_Class/maze/Maze.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.496 ns) + CELL(0.914 ns) 27.356 ns Mux2~3863 11 COMB LC_X11_Y5_N1 1 " "Info: 11: + IC(2.496 ns) + CELL(0.914 ns) = 27.356 ns; Loc. = LC_X11_Y5_N1; Fanout = 1; COMB Node = 'Mux2~3863'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.410 ns" { posX~441 Mux2~3863 } "NODE_NAME" } } { "Maze.v" "" { Text "C:/Verilog_Class/maze/Maze.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.725 ns) + CELL(0.200 ns) 28.281 ns Mux2~3864 12 COMB LC_X11_Y5_N7 1 " "Info: 12: + IC(0.725 ns) + CELL(0.200 ns) = 28.281 ns; Loc. = LC_X11_Y5_N7; Fanout = 1; COMB Node = 'Mux2~3864'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.925 ns" { Mux2~3863 Mux2~3864 } "NODE_NAME" } } { "Maze.v" "" { Text "C:/Verilog_Class/maze/Maze.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.784 ns) + CELL(0.511 ns) 29.576 ns Mux2~3866 13 COMB LC_X11_Y5_N5 1 " "Info: 13: + IC(0.784 ns) + CELL(0.511 ns) = 29.576 ns; Loc. = LC_X11_Y5_N5; Fanout = 1; COMB Node = 'Mux2~3866'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.295 ns" { Mux2~3864 Mux2~3866 } "NODE_NAME" } } { "Maze.v" "" { Text "C:/Verilog_Class/maze/Maze.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.828 ns) + CELL(0.511 ns) 31.915 ns Mux2~3869 14 COMB LC_X11_Y4_N4 1 " "Info: 14: + IC(1.828 ns) + CELL(0.511 ns) = 31.915 ns; Loc. = LC_X11_Y4_N4; Fanout = 1; COMB Node = 'Mux2~3869'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.339 ns" { Mux2~3866 Mux2~3869 } "NODE_NAME" } } { "Maze.v" "" { Text "C:/Verilog_Class/maze/Maze.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.759 ns) + CELL(0.511 ns) 33.185 ns Mux2~3879 15 COMB LC_X11_Y4_N6 1 " "Info: 15: + IC(0.759 ns) + CELL(0.511 ns) = 33.185 ns; Loc. = LC_X11_Y4_N6; Fanout = 1; COMB Node = 'Mux2~3879'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.270 ns" { Mux2~3869 Mux2~3879 } "NODE_NAME" } } { "Maze.v" "" { Text "C:/Verilog_Class/maze/Maze.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 33.690 ns Mux2~3888 16 COMB LC_X11_Y4_N7 2 " "Info: 16: + IC(0.305 ns) + CELL(0.200 ns) = 33.690 ns; Loc. = LC_X11_Y4_N7; Fanout = 2; COMB Node = 'Mux2~3888'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { Mux2~3879 Mux2~3888 } "NODE_NAME" } } { "Maze.v" "" { Text "C:/Verilog_Class/maze/Maze.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 34.195 ns q~28625 17 COMB LC_X11_Y4_N8 51 " "Info: 17: + IC(0.305 ns) + CELL(0.200 ns) = 34.195 ns; Loc. = LC_X11_Y4_N8; Fanout = 51; COMB Node = 'q~28625'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { Mux2~3888 q~28625 } "NODE_NAME" } } { "Maze.v" "" { Text "C:/Verilog_Class/maze/Maze.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.346 ns) + CELL(0.511 ns) 36.052 ns q~28644 18 COMB LC_X12_Y4_N9 2 " "Info: 18: + IC(1.346 ns) + CELL(0.511 ns) = 36.052 ns; Loc. = LC_X12_Y4_N9; Fanout = 2; COMB Node = 'q~28644'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.857 ns" { q~28625 q~28644 } "NODE_NAME" } } { "Maze.v" "" { Text "C:/Verilog_Class/maze/Maze.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.276 ns) + CELL(0.511 ns) 40.839 ns Mux3~1799 19 COMB LC_X10_Y4_N8 1 " "Info: 19: + IC(4.276 ns) + CELL(0.511 ns) = 40.839 ns; Loc. = LC_X10_Y4_N8; Fanout = 1; COMB Node = 'Mux3~1799'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.787 ns" { q~28644 Mux3~1799 } "NODE_NAME" } } { "Maze.v" "" { Text "C:/Verilog_Class/maze/Maze.v" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 41.344 ns Mux3~1802 20 COMB LC_X10_Y4_N9 1 " "Info: 20: + IC(0.305 ns) + CELL(0.200 ns) = 41.344 ns; Loc. = LC_X10_Y4_N9; Fanout = 1; COMB Node = 'Mux3~1802'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { Mux3~1799 Mux3~1802 } "NODE_NAME" } } { "Maze.v" "" { Text "C:/Verilog_Class/maze/Maze.v" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.613 ns) + CELL(0.740 ns) 44.697 ns Mux3~1805 21 COMB LC_X6_Y6_N6 1 " "Info: 21: + IC(2.613 ns) + CELL(0.740 ns) = 44.697 ns; Loc. = LC_X6_Y6_N6; Fanout = 1; COMB Node = 'Mux3~1805'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.353 ns" { Mux3~1802 Mux3~1805 } "NODE_NAME" } } { "Maze.v" "" { Text "C:/Verilog_Class/maze/Maze.v" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.761 ns) + CELL(0.511 ns) 45.969 ns Mux3~1813 22 COMB LC_X6_Y6_N1 1 " "Info: 22: + IC(0.761 ns) + CELL(0.511 ns) = 45.969 ns; Loc. = LC_X6_Y6_N1; Fanout = 1; COMB Node = 'Mux3~1813'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.272 ns" { Mux3~1805 Mux3~1813 } "NODE_NAME" } } { "Maze.v" "" { Text "C:/Verilog_Class/maze/Maze.v" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 46.474 ns Mux3~1823 23 COMB LC_X6_Y6_N2 1 " "Info: 23: + IC(0.305 ns) + CELL(0.200 ns) = 46.474 ns; Loc. = LC_X6_Y6_N2; Fanout = 1; COMB Node = 'Mux3~1823'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { Mux3~1813 Mux3~1823 } "NODE_NAME" } } { "Maze.v" "" { Text "C:/Verilog_Class/maze/Maze.v" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 46.979 ns q~28668 24 COMB LC_X6_Y6_N3 46 " "Info: 24: + IC(0.305 ns) + CELL(0.200 ns) = 46.979 ns; Loc. = LC_X6_Y6_N3; Fanout = 46; COMB Node = 'q~28668'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { Mux3~1823 q~28668 } "NODE_NAME" } } { "Maze.v" "" { Text "C:/Verilog_Class/maze/Maze.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 47.484 ns always1~129 25 COMB LC_X6_Y6_N4 4 " "Info: 25: + IC(0.305 ns) + CELL(0.200 ns) = 47.484 ns; Loc. = LC_X6_Y6_N4; Fanout = 4; COMB Node = 'always1~129'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { q~28668 always1~129 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.534 ns) + CELL(0.200 ns) 48.218 ns always1~130 26 COMB LC_X6_Y6_N5 45 " "Info: 26: + IC(0.534 ns) + CELL(0.200 ns) = 48.218 ns; Loc. = LC_X6_Y6_N5; Fanout = 45; COMB Node = 'always1~130'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.734 ns" { always1~129 always1~130 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.446 ns) + CELL(1.061 ns) 52.725 ns q\[36\] 27 REG LC_X5_Y4_N8 3 " "Info: 27: + IC(3.446 ns) + CELL(1.061 ns) = 52.725 ns; Loc. = LC_X5_Y4_N8; Fanout = 3; REG Node = 'q\[36\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.507 ns" { always1~130 q[36] } "NODE_NAME" } } { "Maze.v" "" { Text "C:/Verilog_Class/maze/Maze.v" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "11.194 ns ( 21.23 % ) " "Info: Total cell delay = 11.194 ns ( 21.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "41.531 ns ( 78.77 % ) " "Info: Total interconnect delay = 41.531 ns ( 78.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "52.725 ns" { y[0] Decoder0~1018 q~28556 Mux1~3816 Mux1~3817 Mux1~3821 Mux1~3831 Mux1~3843 q~28578 posX~441 Mux2~3863 Mux2~3864 Mux2~3866 Mux2~3869 Mux2~3879 Mux2~3888 q~28625 q~28644 Mux3~1799 Mux3~1802 Mux3~1805 Mux3~1813 Mux3~1823 q~28668 always1~129 always1~130 q[36] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "52.725 ns" { y[0] {} Decoder0~1018 {} q~28556 {} Mux1~3816 {} Mux1~3817 {} Mux1~3821 {} Mux1~3831 {} Mux1~3843 {} q~28578 {} posX~441 {} Mux2~3863 {} Mux2~3864 {} Mux2~3866 {} Mux2~3869 {} Mux2~3879 {} Mux2~3888 {} q~28625 {} q~28644 {} Mux3~1799 {} Mux3~1802 {} Mux3~1805 {} Mux3~1813 {} Mux3~1823 {} q~28668 {} always1~129 {} always1~130 {} q[36] {} } { 0.000ns 5.688ns 7.812ns 1.231ns 2.552ns 0.720ns 0.305ns 0.305ns 0.746ns 0.774ns 2.496ns 0.725ns 0.784ns 1.828ns 0.759ns 0.305ns 0.305ns 1.346ns 4.276ns 0.305ns 2.613ns 0.761ns 0.305ns 0.305ns 0.305ns 0.534ns 3.446ns } { 0.000ns 0.740ns 0.740ns 0.511ns 0.511ns 0.200ns 0.200ns 0.200ns 0.200ns 0.511ns 0.914ns 0.200ns 0.511ns 0.511ns 0.511ns 0.200ns 0.200ns 0.511ns 0.511ns 0.200ns 0.740ns 0.511ns 0.200ns 0.200ns 0.200ns 0.200ns 1.061ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 10.178 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 10.178 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 27 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 27; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Maze.v" "" { Text "C:/Verilog_Class/maze/Maze.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.294 ns) 4.057 ns clk1 2 REG LC_X10_Y1_N8 49 " "Info: 2: + IC(1.600 ns) + CELL(1.294 ns) = 4.057 ns; Loc. = LC_X10_Y1_N8; Fanout = 49; REG Node = 'clk1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { clk clk1 } "NODE_NAME" } } { "Maze.v" "" { Text "C:/Verilog_Class/maze/Maze.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.203 ns) + CELL(0.918 ns) 10.178 ns q\[36\] 3 REG LC_X5_Y4_N8 3 " "Info: 3: + IC(5.203 ns) + CELL(0.918 ns) = 10.178 ns; Loc. = LC_X5_Y4_N8; Fanout = 3; REG Node = 'q\[36\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.121 ns" { clk1 q[36] } "NODE_NAME" } } { "Maze.v" "" { Text "C:/Verilog_Class/maze/Maze.v" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 33.16 % ) " "Info: Total cell delay = 3.375 ns ( 33.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.803 ns ( 66.84 % ) " "Info: Total interconnect delay = 6.803 ns ( 66.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.178 ns" { clk clk1 q[36] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.178 ns" { clk {} clk~combout {} clk1 {} q[36] {} } { 0.000ns 0.000ns 1.600ns 5.203ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 10.178 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 10.178 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 27 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 27; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Maze.v" "" { Text "C:/Verilog_Class/maze/Maze.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.294 ns) 4.057 ns clk1 2 REG LC_X10_Y1_N8 49 " "Info: 2: + IC(1.600 ns) + CELL(1.294 ns) = 4.057 ns; Loc. = LC_X10_Y1_N8; Fanout = 49; REG Node = 'clk1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { clk clk1 } "NODE_NAME" } } { "Maze.v" "" { Text "C:/Verilog_Class/maze/Maze.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.203 ns) + CELL(0.918 ns) 10.178 ns y\[0\] 3 REG LC_X4_Y6_N1 59 " "Info: 3: + IC(5.203 ns) + CELL(0.918 ns) = 10.178 ns; Loc. = LC_X4_Y6_N1; Fanout = 59; REG Node = 'y\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.121 ns" { clk1 y[0] } "NODE_NAME" } } { "Maze.v" "" { Text "C:/Verilog_Class/maze/Maze.v" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 33.16 % ) " "Info: Total cell delay = 3.375 ns ( 33.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.803 ns ( 66.84 % ) " "Info: Total interconnect delay = 6.803 ns ( 66.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.178 ns" { clk clk1 y[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.178 ns" { clk {} clk~combout {} clk1 {} y[0] {} } { 0.000ns 0.000ns 1.600ns 5.203ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.178 ns" { clk clk1 q[36] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.178 ns" { clk {} clk~combout {} clk1 {} q[36] {} } { 0.000ns 0.000ns 1.600ns 5.203ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.178 ns" { clk clk1 y[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.178 ns" { clk {} clk~combout {} clk1 {} y[0] {} } { 0.000ns 0.000ns 1.600ns 5.203ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "Maze.v" "" { Text "C:/Verilog_Class/maze/Maze.v" 99 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "Maze.v" "" { Text "C:/Verilog_Class/maze/Maze.v" 99 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "52.725 ns" { y[0] Decoder0~1018 q~28556 Mux1~3816 Mux1~3817 Mux1~3821 Mux1~3831 Mux1~3843 q~28578 posX~441 Mux2~3863 Mux2~3864 Mux2~3866 Mux2~3869 Mux2~3879 Mux2~3888 q~28625 q~28644 Mux3~1799 Mux3~1802 Mux3~1805 Mux3~1813 Mux3~1823 q~28668 always1~129 always1~130 q[36] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "52.725 ns" { y[0] {} Decoder0~1018 {} q~28556 {} Mux1~3816 {} Mux1~3817 {} Mux1~3821 {} Mux1~3831 {} Mux1~3843 {} q~28578 {} posX~441 {} Mux2~3863 {} Mux2~3864 {} Mux2~3866 {} Mux2~3869 {} Mux2~3879 {} Mux2~3888 {} q~28625 {} q~28644 {} Mux3~1799 {} Mux3~1802 {} Mux3~1805 {} Mux3~1813 {} Mux3~1823 {} q~28668 {} always1~129 {} always1~130 {} q[36] {} } { 0.000ns 5.688ns 7.812ns 1.231ns 2.552ns 0.720ns 0.305ns 0.305ns 0.746ns 0.774ns 2.496ns 0.725ns 0.784ns 1.828ns 0.759ns 0.305ns 0.305ns 1.346ns 4.276ns 0.305ns 2.613ns 0.761ns 0.305ns 0.305ns 0.305ns 0.534ns 3.446ns } { 0.000ns 0.740ns 0.740ns 0.511ns 0.511ns 0.200ns 0.200ns 0.200ns 0.200ns 0.511ns 0.914ns 0.200ns 0.511ns 0.511ns 0.511ns 0.200ns 0.200ns 0.511ns 0.511ns 0.200ns 0.740ns 0.511ns 0.200ns 0.200ns 0.200ns 0.200ns 1.061ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.178 ns" { clk clk1 q[36] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.178 ns" { clk {} clk~combout {} clk1 {} q[36] {} } { 0.000ns 0.000ns 1.600ns 5.203ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.178 ns" { clk clk1 y[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.178 ns" { clk {} clk~combout {} clk1 {} y[0] {} } { 0.000ns 0.000ns 1.600ns 5.203ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "q\[36\] left clk 35.183 ns register " "Info: tsu for register \"q\[36\]\" (data pin = \"left\", clock pin = \"clk\") is 35.183 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "45.028 ns + Longest pin register " "Info: + Longest pin to register delay is 45.028 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns left 1 PIN PIN_23 2 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_23; Fanout = 2; PIN Node = 'left'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { left } "NODE_NAME" } } { "Maze.v" "" { Text "C:/Verilog_Class/maze/Maze.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.922 ns) + CELL(0.511 ns) 3.565 ns q~28540 2 COMB LC_X4_Y5_N3 58 " "Info: 2: + IC(1.922 ns) + CELL(0.511 ns) = 3.565 ns; Loc. = LC_X4_Y5_N3; Fanout = 58; COMB Node = 'q~28540'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.433 ns" { left q~28540 } "NODE_NAME" } } { "Maze.v" "" { Text "C:/Verilog_Class/maze/Maze.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.666 ns) + CELL(0.511 ns) 7.742 ns q~28541 3 COMB LC_X8_Y4_N4 2 " "Info: 3: + IC(3.666 ns) + CELL(0.511 ns) = 7.742 ns; Loc. = LC_X8_Y4_N4; Fanout = 2; COMB Node = 'q~28541'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.177 ns" { q~28540 q~28541 } "NODE_NAME" } } { "Maze.v" "" { Text "C:/Verilog_Class/maze/Maze.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.768 ns) + CELL(0.511 ns) 9.021 ns Mux1~3801 4 COMB LC_X8_Y4_N8 1 " "Info: 4: + IC(0.768 ns) + CELL(0.511 ns) = 9.021 ns; Loc. = LC_X8_Y4_N8; Fanout = 1; COMB Node = 'Mux1~3801'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.279 ns" { q~28541 Mux1~3801 } "NODE_NAME" } } { "Maze.v" "" { Text "C:/Verilog_Class/maze/Maze.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.720 ns) + CELL(0.200 ns) 9.941 ns Mux1~3802 5 COMB LC_X8_Y4_N5 1 " "Info: 5: + IC(0.720 ns) + CELL(0.200 ns) = 9.941 ns; Loc. = LC_X8_Y4_N5; Fanout = 1; COMB Node = 'Mux1~3802'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.920 ns" { Mux1~3801 Mux1~3802 } "NODE_NAME" } } { "Maze.v" "" { Text "C:/Verilog_Class/maze/Maze.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.868 ns) + CELL(0.740 ns) 12.549 ns Mux1~3811 6 COMB LC_X9_Y5_N9 1 " "Info: 6: + IC(1.868 ns) + CELL(0.740 ns) = 12.549 ns; Loc. = LC_X9_Y5_N9; Fanout = 1; COMB Node = 'Mux1~3811'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.608 ns" { Mux1~3802 Mux1~3811 } "NODE_NAME" } } { "Maze.v" "" { Text "C:/Verilog_Class/maze/Maze.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.729 ns) + CELL(0.740 ns) 14.018 ns Mux1~3843 7 COMB LC_X9_Y5_N2 2 " "Info: 7: + IC(0.729 ns) + CELL(0.740 ns) = 14.018 ns; Loc. = LC_X9_Y5_N2; Fanout = 2; COMB Node = 'Mux1~3843'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.469 ns" { Mux1~3811 Mux1~3843 } "NODE_NAME" } } { "Maze.v" "" { Text "C:/Verilog_Class/maze/Maze.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.746 ns) + CELL(0.200 ns) 14.964 ns q~28578 8 COMB LC_X9_Y5_N5 50 " "Info: 8: + IC(0.746 ns) + CELL(0.200 ns) = 14.964 ns; Loc. = LC_X9_Y5_N5; Fanout = 50; COMB Node = 'q~28578'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.946 ns" { Mux1~3843 q~28578 } "NODE_NAME" } } { "Maze.v" "" { Text "C:/Verilog_Class/maze/Maze.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.774 ns) + CELL(0.511 ns) 16.249 ns posX~441 9 COMB LC_X9_Y5_N7 72 " "Info: 9: + IC(0.774 ns) + CELL(0.511 ns) = 16.249 ns; Loc. = LC_X9_Y5_N7; Fanout = 72; COMB Node = 'posX~441'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.285 ns" { q~28578 posX~441 } "NODE_NAME" } } { "Maze.v" "" { Text "C:/Verilog_Class/maze/Maze.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.496 ns) + CELL(0.914 ns) 19.659 ns Mux2~3863 10 COMB LC_X11_Y5_N1 1 " "Info: 10: + IC(2.496 ns) + CELL(0.914 ns) = 19.659 ns; Loc. = LC_X11_Y5_N1; Fanout = 1; COMB Node = 'Mux2~3863'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.410 ns" { posX~441 Mux2~3863 } "NODE_NAME" } } { "Maze.v" "" { Text "C:/Verilog_Class/maze/Maze.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.725 ns) + CELL(0.200 ns) 20.584 ns Mux2~3864 11 COMB LC_X11_Y5_N7 1 " "Info: 11: + IC(0.725 ns) + CELL(0.200 ns) = 20.584 ns; Loc. = LC_X11_Y5_N7; Fanout = 1; COMB Node = 'Mux2~3864'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.925 ns" { Mux2~3863 Mux2~3864 } "NODE_NAME" } } { "Maze.v" "" { Text "C:/Verilog_Class/maze/Maze.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.784 ns) + CELL(0.511 ns) 21.879 ns Mux2~3866 12 COMB LC_X11_Y5_N5 1 " "Info: 12: + IC(0.784 ns) + CELL(0.511 ns) = 21.879 ns; Loc. = LC_X11_Y5_N5; Fanout = 1; COMB Node = 'Mux2~3866'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.295 ns" { Mux2~3864 Mux2~3866 } "NODE_NAME" } } { "Maze.v" "" { Text "C:/Verilog_Class/maze/Maze.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.828 ns) + CELL(0.511 ns) 24.218 ns Mux2~3869 13 COMB LC_X11_Y4_N4 1 " "Info: 13: + IC(1.828 ns) + CELL(0.511 ns) = 24.218 ns; Loc. = LC_X11_Y4_N4; Fanout = 1; COMB Node = 'Mux2~3869'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.339 ns" { Mux2~3866 Mux2~3869 } "NODE_NAME" } } { "Maze.v" "" { Text "C:/Verilog_Class/maze/Maze.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.759 ns) + CELL(0.511 ns) 25.488 ns Mux2~3879 14 COMB LC_X11_Y4_N6 1 " "Info: 14: + IC(0.759 ns) + CELL(0.511 ns) = 25.488 ns; Loc. = LC_X11_Y4_N6; Fanout = 1; COMB Node = 'Mux2~3879'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.270 ns" { Mux2~3869 Mux2~3879 } "NODE_NAME" } } { "Maze.v" "" { Text "C:/Verilog_Class/maze/Maze.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 25.993 ns Mux2~3888 15 COMB LC_X11_Y4_N7 2 " "Info: 15: + IC(0.305 ns) + CELL(0.200 ns) = 25.993 ns; Loc. = LC_X11_Y4_N7; Fanout = 2; COMB Node = 'Mux2~3888'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { Mux2~3879 Mux2~3888 } "NODE_NAME" } } { "Maze.v" "" { Text "C:/Verilog_Class/maze/Maze.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 26.498 ns q~28625 16 COMB LC_X11_Y4_N8 51 " "Info: 16: + IC(0.305 ns) + CELL(0.200 ns) = 26.498 ns; Loc. = LC_X11_Y4_N8; Fanout = 51; COMB Node = 'q~28625'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { Mux2~3888 q~28625 } "NODE_NAME" } } { "Maze.v" "" { Text "C:/Verilog_Class/maze/Maze.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.346 ns) + CELL(0.511 ns) 28.355 ns q~28644 17 COMB LC_X12_Y4_N9 2 " "Info: 17: + IC(1.346 ns) + CELL(0.511 ns) = 28.355 ns; Loc. = LC_X12_Y4_N9; Fanout = 2; COMB Node = 'q~28644'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.857 ns" { q~28625 q~28644 } "NODE_NAME" } } { "Maze.v" "" { Text "C:/Verilog_Class/maze/Maze.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.276 ns) + CELL(0.511 ns) 33.142 ns Mux3~1799 18 COMB LC_X10_Y4_N8 1 " "Info: 18: + IC(4.276 ns) + CELL(0.511 ns) = 33.142 ns; Loc. = LC_X10_Y4_N8; Fanout = 1; COMB Node = 'Mux3~1799'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.787 ns" { q~28644 Mux3~1799 } "NODE_NAME" } } { "Maze.v" "" { Text "C:/Verilog_Class/maze/Maze.v" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 33.647 ns Mux3~1802 19 COMB LC_X10_Y4_N9 1 " "Info: 19: + IC(0.305 ns) + CELL(0.200 ns) = 33.647 ns; Loc. = LC_X10_Y4_N9; Fanout = 1; COMB Node = 'Mux3~1802'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { Mux3~1799 Mux3~1802 } "NODE_NAME" } } { "Maze.v" "" { Text "C:/Verilog_Class/maze/Maze.v" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.613 ns) + CELL(0.740 ns) 37.000 ns Mux3~1805 20 COMB LC_X6_Y6_N6 1 " "Info: 20: + IC(2.613 ns) + CELL(0.740 ns) = 37.000 ns; Loc. = LC_X6_Y6_N6; Fanout = 1; COMB Node = 'Mux3~1805'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.353 ns" { Mux3~1802 Mux3~1805 } "NODE_NAME" } } { "Maze.v" "" { Text "C:/Verilog_Class/maze/Maze.v" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.761 ns) + CELL(0.511 ns) 38.272 ns Mux3~1813 21 COMB LC_X6_Y6_N1 1 " "Info: 21: + IC(0.761 ns) + CELL(0.511 ns) = 38.272 ns; Loc. = LC_X6_Y6_N1; Fanout = 1; COMB Node = 'Mux3~1813'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.272 ns" { Mux3~1805 Mux3~1813 } "NODE_NAME" } } { "Maze.v" "" { Text "C:/Verilog_Class/maze/Maze.v" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 38.777 ns Mux3~1823 22 COMB LC_X6_Y6_N2 1 " "Info: 22: + IC(0.305 ns) + CELL(0.200 ns) = 38.777 ns; Loc. = LC_X6_Y6_N2; Fanout = 1; COMB Node = 'Mux3~1823'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { Mux3~1813 Mux3~1823 } "NODE_NAME" } } { "Maze.v" "" { Text "C:/Verilog_Class/maze/Maze.v" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 39.282 ns q~28668 23 COMB LC_X6_Y6_N3 46 " "Info: 23: + IC(0.305 ns) + CELL(0.200 ns) = 39.282 ns; Loc. = LC_X6_Y6_N3; Fanout = 46; COMB Node = 'q~28668'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { Mux3~1823 q~28668 } "NODE_NAME" } } { "Maze.v" "" { Text "C:/Verilog_Class/maze/Maze.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 39.787 ns always1~129 24 COMB LC_X6_Y6_N4 4 " "Info: 24: + IC(0.305 ns) + CELL(0.200 ns) = 39.787 ns; Loc. = LC_X6_Y6_N4; Fanout = 4; COMB Node = 'always1~129'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { q~28668 always1~129 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.534 ns) + CELL(0.200 ns) 40.521 ns always1~130 25 COMB LC_X6_Y6_N5 45 " "Info: 25: + IC(0.534 ns) + CELL(0.200 ns) = 40.521 ns; Loc. = LC_X6_Y6_N5; Fanout = 45; COMB Node = 'always1~130'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.734 ns" { always1~129 always1~130 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.446 ns) + CELL(1.061 ns) 45.028 ns q\[36\] 26 REG LC_X5_Y4_N8 3 " "Info: 26: + IC(3.446 ns) + CELL(1.061 ns) = 45.028 ns; Loc. = LC_X5_Y4_N8; Fanout = 3; REG Node = 'q\[36\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.507 ns" { always1~130 q[36] } "NODE_NAME" } } { "Maze.v" "" { Text "C:/Verilog_Class/maze/Maze.v" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "12.437 ns ( 27.62 % ) " "Info: Total cell delay = 12.437 ns ( 27.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "32.591 ns ( 72.38 % ) " "Info: Total interconnect delay = 32.591 ns ( 72.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "45.028 ns" { left q~28540 q~28541 Mux1~3801 Mux1~3802 Mux1~3811 Mux1~3843 q~28578 posX~441 Mux2~3863 Mux2~3864 Mux2~3866 Mux2~3869 Mux2~3879 Mux2~3888 q~28625 q~28644 Mux3~1799 Mux3~1802 Mux3~1805 Mux3~1813 Mux3~1823 q~28668 always1~129 always1~130 q[36] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "45.028 ns" { left {} left~combout {} q~28540 {} q~28541 {} Mux1~3801 {} Mux1~3802 {} Mux1~3811 {} Mux1~3843 {} q~28578 {} posX~441 {} Mux2~3863 {} Mux2~3864 {} Mux2~3866 {} Mux2~3869 {} Mux2~3879 {} Mux2~3888 {} q~28625 {} q~28644 {} Mux3~1799 {} Mux3~1802 {} Mux3~1805 {} Mux3~1813 {} Mux3~1823 {} q~28668 {} always1~129 {} always1~130 {} q[36] {} } { 0.000ns 0.000ns 1.922ns 3.666ns 0.768ns 0.720ns 1.868ns 0.729ns 0.746ns 0.774ns 2.496ns 0.725ns 0.784ns 1.828ns 0.759ns 0.305ns 0.305ns 1.346ns 4.276ns 0.305ns 2.613ns 0.761ns 0.305ns 0.305ns 0.305ns 0.534ns 3.446ns } { 0.000ns 1.132ns 0.511ns 0.511ns 0.511ns 0.200ns 0.740ns 0.740ns 0.200ns 0.511ns 0.914ns 0.200ns 0.511ns 0.511ns 0.511ns 0.200ns 0.200ns 0.511ns 0.511ns 0.200ns 0.740ns 0.511ns 0.200ns 0.200ns 0.200ns 0.200ns 1.061ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "Maze.v" "" { Text "C:/Verilog_Class/maze/Maze.v" 99 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 10.178 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 10.178 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 27 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 27; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Maze.v" "" { Text "C:/Verilog_Class/maze/Maze.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.294 ns) 4.057 ns clk1 2 REG LC_X10_Y1_N8 49 " "Info: 2: + IC(1.600 ns) + CELL(1.294 ns) = 4.057 ns; Loc. = LC_X10_Y1_N8; Fanout = 49; REG Node = 'clk1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { clk clk1 } "NODE_NAME" } } { "Maze.v" "" { Text "C:/Verilog_Class/maze/Maze.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.203 ns) + CELL(0.918 ns) 10.178 ns q\[36\] 3 REG LC_X5_Y4_N8 3 " "Info: 3: + IC(5.203 ns) + CELL(0.918 ns) = 10.178 ns; Loc. = LC_X5_Y4_N8; Fanout = 3; REG Node = 'q\[36\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.121 ns" { clk1 q[36] } "NODE_NAME" } } { "Maze.v" "" { Text "C:/Verilog_Class/maze/Maze.v" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 33.16 % ) " "Info: Total cell delay = 3.375 ns ( 33.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.803 ns ( 66.84 % ) " "Info: Total interconnect delay = 6.803 ns ( 66.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.178 ns" { clk clk1 q[36] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.178 ns" { clk {} clk~combout {} clk1 {} q[36] {} } { 0.000ns 0.000ns 1.600ns 5.203ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "45.028 ns" { left q~28540 q~28541 Mux1~3801 Mux1~3802 Mux1~3811 Mux1~3843 q~28578 posX~441 Mux2~3863 Mux2~3864 Mux2~3866 Mux2~3869 Mux2~3879 Mux2~3888 q~28625 q~28644 Mux3~1799 Mux3~1802 Mux3~1805 Mux3~1813 Mux3~1823 q~28668 always1~129 always1~130 q[36] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "45.028 ns" { left {} left~combout {} q~28540 {} q~28541 {} Mux1~3801 {} Mux1~3802 {} Mux1~3811 {} Mux1~3843 {} q~28578 {} posX~441 {} Mux2~3863 {} Mux2~3864 {} Mux2~3866 {} Mux2~3869 {} Mux2~3879 {} Mux2~3888 {} q~28625 {} q~28644 {} Mux3~1799 {} Mux3~1802 {} Mux3~1805 {} Mux3~1813 {} Mux3~1823 {} q~28668 {} always1~129 {} always1~130 {} q[36] {} } { 0.000ns 0.000ns 1.922ns 3.666ns 0.768ns 0.720ns 1.868ns 0.729ns 0.746ns 0.774ns 2.496ns 0.725ns 0.784ns 1.828ns 0.759ns 0.305ns 0.305ns 1.346ns 4.276ns 0.305ns 2.613ns 0.761ns 0.305ns 0.305ns 0.305ns 0.534ns 3.446ns } { 0.000ns 1.132ns 0.511ns 0.511ns 0.511ns 0.200ns 0.740ns 0.740ns 0.200ns 0.511ns 0.914ns 0.200ns 0.511ns 0.511ns 0.511ns 0.200ns 0.200ns 0.511ns 0.511ns 0.200ns 0.740ns 0.511ns 0.200ns 0.200ns 0.200ns 0.200ns 1.061ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.178 ns" { clk clk1 q[36] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.178 ns" { clk {} clk~combout {} clk1 {} q[36] {} } { 0.000ns 0.000ns 1.600ns 5.203ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk segout\[6\] q\[61\] 19.201 ns register " "Info: tco from clock \"clk\" to destination pin \"segout\[6\]\" through register \"q\[61\]\" is 19.201 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 10.178 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 10.178 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 27 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 27; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Maze.v" "" { Text "C:/Verilog_Class/maze/Maze.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.294 ns) 4.057 ns clk1 2 REG LC_X10_Y1_N8 49 " "Info: 2: + IC(1.600 ns) + CELL(1.294 ns) = 4.057 ns; Loc. = LC_X10_Y1_N8; Fanout = 49; REG Node = 'clk1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { clk clk1 } "NODE_NAME" } } { "Maze.v" "" { Text "C:/Verilog_Class/maze/Maze.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.203 ns) + CELL(0.918 ns) 10.178 ns q\[61\] 3 REG LC_X5_Y7_N3 18 " "Info: 3: + IC(5.203 ns) + CELL(0.918 ns) = 10.178 ns; Loc. = LC_X5_Y7_N3; Fanout = 18; REG Node = 'q\[61\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.121 ns" { clk1 q[61] } "NODE_NAME" } } { "Maze.v" "" { Text "C:/Verilog_Class/maze/Maze.v" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 33.16 % ) " "Info: Total cell delay = 3.375 ns ( 33.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.803 ns ( 66.84 % ) " "Info: Total interconnect delay = 6.803 ns ( 66.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.178 ns" { clk clk1 q[61] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.178 ns" { clk {} clk~combout {} clk1 {} q[61] {} } { 0.000ns 0.000ns 1.600ns 5.203ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "Maze.v" "" { Text "C:/Verilog_Class/maze/Maze.v" 99 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.647 ns + Longest register pin " "Info: + Longest register to pin delay is 8.647 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns q\[61\] 1 REG LC_X5_Y7_N3 18 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X5_Y7_N3; Fanout = 18; REG Node = 'q\[61\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[61] } "NODE_NAME" } } { "Maze.v" "" { Text "C:/Verilog_Class/maze/Maze.v" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.866 ns) + CELL(0.200 ns) 3.066 ns Mux5~48 2 COMB LC_X3_Y6_N5 1 " "Info: 2: + IC(2.866 ns) + CELL(0.200 ns) = 3.066 ns; Loc. = LC_X3_Y6_N5; Fanout = 1; COMB Node = 'Mux5~48'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.066 ns" { q[61] Mux5~48 } "NODE_NAME" } } { "Maze.v" "" { Text "C:/Verilog_Class/maze/Maze.v" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.791 ns) + CELL(0.511 ns) 4.368 ns Mux5~49 3 COMB LC_X3_Y6_N3 1 " "Info: 3: + IC(0.791 ns) + CELL(0.511 ns) = 4.368 ns; Loc. = LC_X3_Y6_N3; Fanout = 1; COMB Node = 'Mux5~49'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.302 ns" { Mux5~48 Mux5~49 } "NODE_NAME" } } { "Maze.v" "" { Text "C:/Verilog_Class/maze/Maze.v" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.957 ns) + CELL(2.322 ns) 8.647 ns segout\[6\] 4 PIN PIN_11 0 " "Info: 4: + IC(1.957 ns) + CELL(2.322 ns) = 8.647 ns; Loc. = PIN_11; Fanout = 0; PIN Node = 'segout\[6\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.279 ns" { Mux5~49 segout[6] } "NODE_NAME" } } { "Maze.v" "" { Text "C:/Verilog_Class/maze/Maze.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.033 ns ( 35.08 % ) " "Info: Total cell delay = 3.033 ns ( 35.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.614 ns ( 64.92 % ) " "Info: Total interconnect delay = 5.614 ns ( 64.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.647 ns" { q[61] Mux5~48 Mux5~49 segout[6] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.647 ns" { q[61] {} Mux5~48 {} Mux5~49 {} segout[6] {} } { 0.000ns 2.866ns 0.791ns 1.957ns } { 0.000ns 0.200ns 0.511ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.178 ns" { clk clk1 q[61] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.178 ns" { clk {} clk~combout {} clk1 {} q[61] {} } { 0.000ns 0.000ns 1.600ns 5.203ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.647 ns" { q[61] Mux5~48 Mux5~49 segout[6] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.647 ns" { q[61] {} Mux5~48 {} Mux5~49 {} segout[6] {} } { 0.000ns 2.866ns 0.791ns 1.957ns } { 0.000ns 0.200ns 0.511ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "y\[1\] down clk 5.709 ns register " "Info: th for register \"y\[1\]\" (data pin = \"down\", clock pin = \"clk\") is 5.709 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 10.178 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 10.178 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 27 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 27; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Maze.v" "" { Text "C:/Verilog_Class/maze/Maze.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.294 ns) 4.057 ns clk1 2 REG LC_X10_Y1_N8 49 " "Info: 2: + IC(1.600 ns) + CELL(1.294 ns) = 4.057 ns; Loc. = LC_X10_Y1_N8; Fanout = 49; REG Node = 'clk1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { clk clk1 } "NODE_NAME" } } { "Maze.v" "" { Text "C:/Verilog_Class/maze/Maze.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.203 ns) + CELL(0.918 ns) 10.178 ns y\[1\] 3 REG LC_X11_Y4_N9 53 " "Info: 3: + IC(5.203 ns) + CELL(0.918 ns) = 10.178 ns; Loc. = LC_X11_Y4_N9; Fanout = 53; REG Node = 'y\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.121 ns" { clk1 y[1] } "NODE_NAME" } } { "Maze.v" "" { Text "C:/Verilog_Class/maze/Maze.v" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 33.16 % ) " "Info: Total cell delay = 3.375 ns ( 33.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.803 ns ( 66.84 % ) " "Info: Total interconnect delay = 6.803 ns ( 66.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.178 ns" { clk clk1 y[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.178 ns" { clk {} clk~combout {} clk1 {} y[1] {} } { 0.000ns 0.000ns 1.600ns 5.203ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "Maze.v" "" { Text "C:/Verilog_Class/maze/Maze.v" 99 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.690 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.690 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns down 1 PIN PIN_88 2 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_88; Fanout = 2; PIN Node = 'down'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { down } "NODE_NAME" } } { "Maze.v" "" { Text "C:/Verilog_Class/maze/Maze.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.748 ns) + CELL(0.914 ns) 3.794 ns q~28625 2 COMB LC_X11_Y4_N8 51 " "Info: 2: + IC(1.748 ns) + CELL(0.914 ns) = 3.794 ns; Loc. = LC_X11_Y4_N8; Fanout = 51; COMB Node = 'q~28625'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.662 ns" { down q~28625 } "NODE_NAME" } } { "Maze.v" "" { Text "C:/Verilog_Class/maze/Maze.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.591 ns) 4.690 ns y\[1\] 3 REG LC_X11_Y4_N9 53 " "Info: 3: + IC(0.305 ns) + CELL(0.591 ns) = 4.690 ns; Loc. = LC_X11_Y4_N9; Fanout = 53; REG Node = 'y\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.896 ns" { q~28625 y[1] } "NODE_NAME" } } { "Maze.v" "" { Text "C:/Verilog_Class/maze/Maze.v" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.637 ns ( 56.23 % ) " "Info: Total cell delay = 2.637 ns ( 56.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.053 ns ( 43.77 % ) " "Info: Total interconnect delay = 2.053 ns ( 43.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.690 ns" { down q~28625 y[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.690 ns" { down {} down~combout {} q~28625 {} y[1] {} } { 0.000ns 0.000ns 1.748ns 0.305ns } { 0.000ns 1.132ns 0.914ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.178 ns" { clk clk1 y[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.178 ns" { clk {} clk~combout {} clk1 {} y[1] {} } { 0.000ns 0.000ns 1.600ns 5.203ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.690 ns" { down q~28625 y[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.690 ns" { down {} down~combout {} q~28625 {} y[1] {} } { 0.000ns 0.000ns 1.748ns 0.305ns } { 0.000ns 1.132ns 0.914ns 0.591ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "193 " "Info: Peak virtual memory: 193 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 16 09:48:10 2021 " "Info: Processing ended: Thu Dec 16 09:48:10 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
