#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Thu Mar  4 10:24:23 2021
# Process ID: 645772
# Current directory: C:/FT/ISU/classes/cpre488/Spring-2021/MP-testing/mp2.xpr/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent690140 C:\FT\ISU\classes\cpre488\Spring-2021\MP-testing\mp2.xpr\project_1\project_1.xpr
# Log file: C:/FT/ISU/classes/cpre488/Spring-2021/MP-testing/mp2.xpr/project_1/vivado.log
# Journal file: C:/FT/ISU/classes/cpre488/Spring-2021/MP-testing/mp2.xpr/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/FT/ISU/classes/cpre488/Spring-2021/MP-testing/mp2.xpr/project_1/project_1.xpr
INFO: [Project 1-313] Project file moved from 'C:/ti/faf/mp2work/tmp/starter/PrjAr/_X_' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/FT/ISU/classes/cpre488/Spring-2021/MP-testing/mp2.xpr/project_1/project_1.ipdefs/IP_0_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_fmc_imageon_iic_0_0
design_1_axi_smc_0
design_1_clk_wiz_0_0
design_1_axi_vdma_0_0
design_1_fmc_ipmi_id_eeprom_0_0
design_1_axis_subset_converter_0_0
design_1_ps7_0_axi_periph_0
design_1_v_tc_0_0
design_1_v_tpg_0_0
design_1_xlconstant_1_0
design_1_xbar_0
design_1_auto_pc_0
design_1_auto_cc_0

open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1061.254 ; gain = 0.000
update_compile_order -fileset sources_1
report_ip_status -name ip_status 
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out1(clk) and /avnet_hdmi_out_0/clk(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rst_clk_wiz_0_148M/peripheral_reset(rst) and /avnet_hdmi_out_0/reset(undef)
WARNING: [BD 41-705] Could not load assignment of </v_tc_0/ctrl/Reg> into address space </processing_system7_0/Data>
report_ip_status: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2119.184 ; gain = 39.723
upgrade_ip [get_ips  {design_1_v_tpg_0_0 design_1_axi_vdma_0_0 design_1_axis_subset_converter_0_0 design_1_clk_wiz_0_0 design_1_xlconstant_1_0 design_1_fmc_ipmi_id_eeprom_0_0 design_1_fmc_imageon_iic_0_0 design_1_v_tc_0_0 design_1_axi_smc_0 design_1_ps7_0_axi_periph_0}] -log ip_upgrade.log
Adding component instance block -- avnet:avnet_hdmi:avnet_hdmi_out:3.1 - avnet_hdmi_out_0
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding component instance block -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_0
Adding component instance block -- xilinx.com:ip:axis_subset_converter:1.1 - axis_subset_converter_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:axi_iic:2.0 - fmc_imageon_iic_0
Adding component instance block -- xilinx.com:ip:axi_iic:2.0 - fmc_ipmi_id_eeprom_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_0_148M
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding component instance block -- xilinx.com:ip:v_tc:6.1 - v_tc_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding component instance block -- xilinx.com:ip:v_tpg:8.0 - v_tpg_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out1(clk) and /avnet_hdmi_out_0/clk(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rst_clk_wiz_0_148M/peripheral_reset(rst) and /avnet_hdmi_out_0/reset(undef)
WARNING: [BD 41-705] Could not load assignment of </v_tc_0/ctrl/Reg> into address space </processing_system7_0/Data>
Successfully read diagram <design_1> from BD file <C:/FT/ISU/classes/cpre488/Spring-2021/MP-testing/mp2.xpr/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd>
Upgrading 'C:/FT/ISU/classes/cpre488/Spring-2021/MP-testing/mp2.xpr/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_axi_smc_0 (AXI SmartConnect 1.0) from revision 10 to revision 13
INFO: [IP_Flow 19-3422] Upgraded design_1_axi_vdma_0_0 (AXI Video Direct Memory Access 6.3) from revision 6 to revision 9
INFO: [IP_Flow 19-3422] Upgraded design_1_axis_subset_converter_0_0 (AXI4-Stream Subset Converter 1.1) from revision 18 to revision 21
INFO: [IP_Flow 19-3422] Upgraded design_1_clk_wiz_0_0 (Clocking Wizard 6.0) from revision 2 to revision 5
WARNING: [BD 41-1731] Type mismatch between connected pins: /avnet_hdmi_out_0/clk(undef) and /clk_wiz_0_upgraded_ipi/clk_out1(clk)
INFO: [IP_Flow 19-3422] Upgraded design_1_fmc_imageon_iic_0_0 (AXI IIC 2.0) from revision 21 to revision 24
INFO: [IP_Flow 19-3422] Upgraded design_1_fmc_ipmi_id_eeprom_0_0 (AXI IIC 2.0) from revision 21 to revision 24
INFO: [IP_Flow 19-3422] Upgraded design_1_ps7_0_axi_periph_0 (AXI Interconnect 2.1) from revision 19 to revision 22
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'GEN_F0_VSYNC_HSTART' from '1004' to '1920' has been ignored for IP 'design_1_v_tc_0_0'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'GEN_F0_VSYNC_HEND' from '1004' to '1920' has been ignored for IP 'design_1_v_tc_0_0'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'GEN_F0_VBLANK_HSTART' from '960' to '1920' has been ignored for IP 'design_1_v_tc_0_0'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'GEN_F0_VBLANK_HEND' from '960' to '1920' has been ignored for IP 'design_1_v_tc_0_0'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'GEN_F1_VSYNC_HSTART' from '1004' to '1920' has been ignored for IP 'design_1_v_tc_0_0'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'GEN_F1_VSYNC_HEND' from '1004' to '1920' has been ignored for IP 'design_1_v_tc_0_0'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'GEN_F1_VBLANK_HSTART' from '960' to '1920' has been ignored for IP 'design_1_v_tc_0_0'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'GEN_F1_VBLANK_HEND' from '960' to '1920' has been ignored for IP 'design_1_v_tc_0_0'
WARNING: [IP_Flow 19-3501] Upgraded design_1_v_tc_0_0 from Video Timing Controller 6.1 to Video Timing Controller 6.2, with warnings. Please review the message log.
INFO: [IP_Flow 19-3422] Upgraded design_1_v_tpg_0_0 (Video Test Pattern Generator 8.0) from revision 0 to revision 3
INFO: [IP_Flow 19-3422] Upgraded design_1_xlconstant_1_0 (Constant 1.1) from revision 5 to revision 7
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'design_1_v_tc_0_0' has identified issues that may require user intervention. Please review the upgrade log 'c:/FT/ISU/classes/cpre488/Spring-2021/MP-testing/mp2.xpr/project_1/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : <C:\FT\ISU\classes\cpre488\Spring-2021\MP-testing\mp2.xpr\project_1\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/FT/ISU/classes/cpre488/Spring-2021/MP-testing/mp2.xpr/project_1/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/FT/ISU/classes/cpre488/Spring-2021/MP-testing/mp2.xpr/project_1/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2119.184 ; gain = 0.000
export_ip_user_files -of_objects [get_ips {design_1_v_tpg_0_0 design_1_axi_vdma_0_0 design_1_axis_subset_converter_0_0 design_1_clk_wiz_0_0 design_1_xlconstant_1_0 design_1_fmc_ipmi_id_eeprom_0_0 design_1_fmc_imageon_iic_0_0 design_1_v_tc_0_0 design_1_axi_smc_0 design_1_ps7_0_axi_periph_0}] -no_script -sync -force -quiet
validate_bd_design
CRITICAL WARNING: [BD 41-1356] Slave segment </v_tc_0/ctrl/Reg> is not assigned into address space </processing_system7_0/Data>. Please use Address Editor to either assign or exclude it.
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
INFO: [xilinx.com:ip:axi_vdma:6.3-15] /axi_vdma_0 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
WARNING: [xilinx.com:ip:axi_vdma:6.3-155] /axi_vdma_0 
                    To get the better performance, ensure AXI Memory Map clock frequency is greater than equal to AXI Streaming clock frequency.
validate_bd_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 2119.184 ; gain = 0.000
assign_bd_address
Slave segment '/v_tc_0/ctrl/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x43C1_0000 [ 64K ]>.
validate_bd_design
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
INFO: [xilinx.com:ip:axi_vdma:6.3-15] /axi_vdma_0 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
WARNING: [xilinx.com:ip:axi_vdma:6.3-155] /axi_vdma_0 
                    To get the better performance, ensure AXI Memory Map clock frequency is greater than equal to AXI Streaming clock frequency.
validate_bd_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 2119.184 ; gain = 0.000
save_bd_design
Wrote  : <C:\FT\ISU\classes\cpre488\Spring-2021\MP-testing\mp2.xpr\project_1\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/FT/ISU/classes/cpre488/Spring-2021/MP-testing/mp2.xpr/project_1/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/FT/ISU/classes/cpre488/Spring-2021/MP-testing/mp2.xpr/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/FT/ISU/classes/cpre488/Spring-2021/MP-testing/mp2.xpr/project_1/project_1.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/FT/ISU/classes/cpre488/Spring-2021/MP-testing/mp2.xpr/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block avnet_hdmi_out_0 .
Exporting to file c:/FT/ISU/classes/cpre488/Spring-2021/MP-testing/mp2.xpr/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Block Design Tcl file c:/FT/ISU/classes/cpre488/Spring-2021/MP-testing/mp2.xpr/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0_bd.tcl
Generated Hardware Definition File c:/FT/ISU/classes/cpre488/Spring-2021/MP-testing/mp2.xpr/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_subset_converter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fmc_imageon_iic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fmc_ipmi_id_eeprom_0 .
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_HP0'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_0_148M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_axi4s_vid_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_0 .
WARNING: [IP_Flow 19-1971] File named "sim/design_1_v_tpg_0_0.v" already exists in file group "xilinx_verilogsimulationwrapper", cannot add it again.
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tpg_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/FT/ISU/classes/cpre488/Spring-2021/MP-testing/mp2.xpr/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/FT/ISU/classes/cpre488/Spring-2021/MP-testing/mp2.xpr/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m01_couplers/auto_cc .
Exporting to file C:/FT/ISU/classes/cpre488/Spring-2021/MP-testing/mp2.xpr/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/FT/ISU/classes/cpre488/Spring-2021/MP-testing/mp2.xpr/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/FT/ISU/classes/cpre488/Spring-2021/MP-testing/mp2.xpr/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Thu Mar  4 10:53:07 2021] Launched design_1_avnet_hdmi_out_0_0_synth_1, design_1_axi_smc_0_synth_1, design_1_axi_vdma_0_0_synth_1, design_1_axis_subset_converter_0_0_synth_1, design_1_clk_wiz_0_0_synth_1, design_1_fmc_imageon_iic_0_0_synth_1, design_1_processing_system7_0_0_synth_1, design_1_rst_ps7_0_100M_0_synth_1, design_1_v_axi4s_vid_out_0_0_synth_1, design_1_v_tpg_0_0_synth_1, design_1_fmc_ipmi_id_eeprom_0_0_synth_1, design_1_rst_clk_wiz_0_148M_0_synth_1, design_1_v_tc_0_0_synth_1, design_1_xbar_0_synth_1, design_1_auto_cc_0_synth_1, design_1_auto_pc_0_synth_1, synth_1...
Run output will be captured here:
design_1_avnet_hdmi_out_0_0_synth_1: C:/FT/ISU/classes/cpre488/Spring-2021/MP-testing/mp2.xpr/project_1/project_1.runs/design_1_avnet_hdmi_out_0_0_synth_1/runme.log
design_1_axi_smc_0_synth_1: C:/FT/ISU/classes/cpre488/Spring-2021/MP-testing/mp2.xpr/project_1/project_1.runs/design_1_axi_smc_0_synth_1/runme.log
design_1_axi_vdma_0_0_synth_1: C:/FT/ISU/classes/cpre488/Spring-2021/MP-testing/mp2.xpr/project_1/project_1.runs/design_1_axi_vdma_0_0_synth_1/runme.log
design_1_axis_subset_converter_0_0_synth_1: C:/FT/ISU/classes/cpre488/Spring-2021/MP-testing/mp2.xpr/project_1/project_1.runs/design_1_axis_subset_converter_0_0_synth_1/runme.log
design_1_clk_wiz_0_0_synth_1: C:/FT/ISU/classes/cpre488/Spring-2021/MP-testing/mp2.xpr/project_1/project_1.runs/design_1_clk_wiz_0_0_synth_1/runme.log
design_1_fmc_imageon_iic_0_0_synth_1: C:/FT/ISU/classes/cpre488/Spring-2021/MP-testing/mp2.xpr/project_1/project_1.runs/design_1_fmc_imageon_iic_0_0_synth_1/runme.log
design_1_processing_system7_0_0_synth_1: C:/FT/ISU/classes/cpre488/Spring-2021/MP-testing/mp2.xpr/project_1/project_1.runs/design_1_processing_system7_0_0_synth_1/runme.log
design_1_rst_ps7_0_100M_0_synth_1: C:/FT/ISU/classes/cpre488/Spring-2021/MP-testing/mp2.xpr/project_1/project_1.runs/design_1_rst_ps7_0_100M_0_synth_1/runme.log
design_1_v_axi4s_vid_out_0_0_synth_1: C:/FT/ISU/classes/cpre488/Spring-2021/MP-testing/mp2.xpr/project_1/project_1.runs/design_1_v_axi4s_vid_out_0_0_synth_1/runme.log
design_1_v_tpg_0_0_synth_1: C:/FT/ISU/classes/cpre488/Spring-2021/MP-testing/mp2.xpr/project_1/project_1.runs/design_1_v_tpg_0_0_synth_1/runme.log
design_1_fmc_ipmi_id_eeprom_0_0_synth_1: C:/FT/ISU/classes/cpre488/Spring-2021/MP-testing/mp2.xpr/project_1/project_1.runs/design_1_fmc_ipmi_id_eeprom_0_0_synth_1/runme.log
design_1_rst_clk_wiz_0_148M_0_synth_1: C:/FT/ISU/classes/cpre488/Spring-2021/MP-testing/mp2.xpr/project_1/project_1.runs/design_1_rst_clk_wiz_0_148M_0_synth_1/runme.log
design_1_v_tc_0_0_synth_1: C:/FT/ISU/classes/cpre488/Spring-2021/MP-testing/mp2.xpr/project_1/project_1.runs/design_1_v_tc_0_0_synth_1/runme.log
design_1_xbar_0_synth_1: C:/FT/ISU/classes/cpre488/Spring-2021/MP-testing/mp2.xpr/project_1/project_1.runs/design_1_xbar_0_synth_1/runme.log
design_1_auto_cc_0_synth_1: C:/FT/ISU/classes/cpre488/Spring-2021/MP-testing/mp2.xpr/project_1/project_1.runs/design_1_auto_cc_0_synth_1/runme.log
design_1_auto_pc_0_synth_1: C:/FT/ISU/classes/cpre488/Spring-2021/MP-testing/mp2.xpr/project_1/project_1.runs/design_1_auto_pc_0_synth_1/runme.log
synth_1: C:/FT/ISU/classes/cpre488/Spring-2021/MP-testing/mp2.xpr/project_1/project_1.runs/synth_1/runme.log
[Thu Mar  4 10:53:08 2021] Launched impl_1...
Run output will be captured here: C:/FT/ISU/classes/cpre488/Spring-2021/MP-testing/mp2.xpr/project_1/project_1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:40 ; elapsed = 00:00:57 . Memory (MB): peak = 2119.184 ; gain = 0.000
open_run impl_1
INFO: [Device 21-403] Loading part xc7z020clg484-1
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.975 . Memory (MB): peak = 2119.184 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 722 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2633.137 ; gain = 0.000
Restored from archive | CPU: 3.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2633.137 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2633.137 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 112 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 4 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 1 instance 
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 107 instances

open_run: Time (s): cpu = 00:00:34 ; elapsed = 00:00:27 . Memory (MB): peak = 2786.648 ; gain = 667.465
open_report: Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2823.250 ; gain = 36.602
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
set_property pfm_name {} [get_files -all {C:/FT/ISU/classes/cpre488/Spring-2021/MP-testing/mp2.xpr/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}]
write_hw_platform -fixed -include_bit -force -file C:/FT/ISU/classes/cpre488/Spring-2021/MP-testing/tpg_wrapper.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: C:/FT/ISU/classes/cpre488/Spring-2021/MP-testing/tpg_wrapper.xsa ...
INFO: [Hsi 55-2053] elapsed time for repository (C:/Xilinx/Vivado/2020.1/data\embeddedsw) loading 1 seconds
INFO: [Vivado 12-4896] Successfully created Hardware Platform: C:/FT/ISU/classes/cpre488/Spring-2021/MP-testing/tpg_wrapper.xsa
write_hw_platform: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2953.039 ; gain = 54.348
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
open_bd_design {C:/FT/ISU/classes/cpre488/Spring-2021/MP-testing/mp2.xpr/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
archive_project C:/FT/ISU/classes/cpre488/Spring-2021/MP-testing/mp2.xpr/tpg_project.xpr.zip -temp_dir C:/FT/ISU/classes/cpre488/Spring-2021/MP-testing/mp2.xpr/project_1/.Xil/Vivado-645772-du329-01 -force -exclude_run_results -include_local_ip_cache
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'C:/FT/ISU/classes/cpre488/Spring-2021/MP-testing/mp2.xpr/project_1/.Xil/Vivado-645772-du329-01' for archiving project
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/FT/ISU/classes/cpre488/Spring-2021/MP-testing/mp2.xpr/project_1/project_1.ipdefs/IP_0_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [ProjectBase 1-495] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience any problem with archiving the project, please consider setting environment variable $TEMP to a shorter path.
Current project path is 'C:/FT/ISU/classes/cpre488/Spring-2021/MP-testing/mp2.xpr/project_1/.Xil/Vivado-645772-du329-01/PrjAr/_X_'.
INFO: [Coretcl 2-135] resetting runs for excluding generated files from archive...
WARNING: [Coretcl 2-105] Run 'synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'synth_1'...
WARNING: [Coretcl 2-105] Run 'design_1_avnet_hdmi_out_0_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'design_1_avnet_hdmi_out_0_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'design_1_axi_smc_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'design_1_axi_smc_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'design_1_axi_vdma_0_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'design_1_axi_vdma_0_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'design_1_axis_subset_converter_0_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'design_1_axis_subset_converter_0_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'design_1_clk_wiz_0_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'design_1_clk_wiz_0_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'design_1_fmc_imageon_iic_0_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'design_1_fmc_imageon_iic_0_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'design_1_processing_system7_0_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'design_1_processing_system7_0_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'design_1_rst_ps7_0_100M_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'design_1_rst_ps7_0_100M_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'design_1_v_axi4s_vid_out_0_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'design_1_v_axi4s_vid_out_0_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'design_1_v_tpg_0_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'design_1_v_tpg_0_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'design_1_fmc_ipmi_id_eeprom_0_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'design_1_fmc_ipmi_id_eeprom_0_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'design_1_rst_clk_wiz_0_148M_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'design_1_rst_clk_wiz_0_148M_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'design_1_v_tc_0_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'design_1_v_tc_0_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'design_1_xbar_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'design_1_xbar_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'design_1_auto_cc_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'design_1_auto_cc_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'design_1_auto_pc_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'design_1_auto_pc_0_synth_1'...
INFO: [Coretcl 2-133] re-setting run 'impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_avnet_hdmi_out_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_axi_smc_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_axi_vdma_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_axis_subset_converter_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_clk_wiz_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_fmc_imageon_iic_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_processing_system7_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_rst_ps7_0_100M_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_v_axi4s_vid_out_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_v_tpg_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_fmc_ipmi_id_eeprom_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_rst_clk_wiz_0_148M_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_v_tc_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_xbar_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_auto_cc_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_auto_pc_0_impl_1'...
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_auto_cc_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_auto_cc_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_auto_pc_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_auto_pc_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_avnet_hdmi_out_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_avnet_hdmi_out_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_axi_smc_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_axi_smc_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_axi_vdma_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_axi_vdma_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_axis_subset_converter_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_axis_subset_converter_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_clk_wiz_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_clk_wiz_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_fmc_imageon_iic_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_fmc_imageon_iic_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_fmc_ipmi_id_eeprom_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_fmc_ipmi_id_eeprom_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_processing_system7_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_processing_system7_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_rst_clk_wiz_0_148M_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_rst_clk_wiz_0_148M_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_rst_ps7_0_100M_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_rst_ps7_0_100M_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_v_axi4s_vid_out_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_v_axi4s_vid_out_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_v_tc_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_v_tc_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_v_tpg_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_v_tpg_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_xbar_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_xbar_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
INFO: [Coretcl 2-1209] Adding archive summary file to the project...
INFO: [Coretcl 2-1214] Preparing project files for archive...
INFO: [Coretcl 2-1210] Compressing project files and data...
INFO: [Coretcl 2-1215] Project archived (C:/FT/ISU/classes/cpre488/Spring-2021/MP-testing/mp2.xpr/tpg_project.xpr.zip)
INFO: [Coretcl 2-1216] To view the archive summary log in GUI, double click on 'Design Sources->Text->archive_project_summary.txt', or open this file from the archived project directory.
archive_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:44 . Memory (MB): peak = 2973.129 ; gain = 11.574
archive_project C:/FT/ISU/classes/cpre488/Spring-2021/MP-testing/mp2.xpr/mp2_starter.xpr.zip -temp_dir C:/FT/ISU/classes/cpre488/Spring-2021/MP-testing/mp2.xpr/project_1/.Xil/Vivado-645772-du329-01 -force -exclude_run_results
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'C:/FT/ISU/classes/cpre488/Spring-2021/MP-testing/mp2.xpr/project_1/.Xil/Vivado-645772-du329-01' for archiving project
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/FT/ISU/classes/cpre488/Spring-2021/MP-testing/mp2.xpr/project_1/project_1.ipdefs/IP_0_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [ProjectBase 1-495] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience any problem with archiving the project, please consider setting environment variable $TEMP to a shorter path.
Current project path is 'C:/FT/ISU/classes/cpre488/Spring-2021/MP-testing/mp2.xpr/project_1/.Xil/Vivado-645772-du329-01/PrjAr/_X_'.
INFO: [Coretcl 2-135] resetting runs for excluding generated files from archive...
WARNING: [Coretcl 2-105] Run 'synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'synth_1'...
WARNING: [Coretcl 2-105] Run 'design_1_avnet_hdmi_out_0_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'design_1_avnet_hdmi_out_0_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'design_1_axi_smc_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'design_1_axi_smc_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'design_1_axi_vdma_0_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'design_1_axi_vdma_0_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'design_1_axis_subset_converter_0_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'design_1_axis_subset_converter_0_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'design_1_clk_wiz_0_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'design_1_clk_wiz_0_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'design_1_fmc_imageon_iic_0_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'design_1_fmc_imageon_iic_0_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'design_1_processing_system7_0_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'design_1_processing_system7_0_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'design_1_rst_ps7_0_100M_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'design_1_rst_ps7_0_100M_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'design_1_v_axi4s_vid_out_0_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'design_1_v_axi4s_vid_out_0_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'design_1_v_tpg_0_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'design_1_v_tpg_0_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'design_1_fmc_ipmi_id_eeprom_0_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'design_1_fmc_ipmi_id_eeprom_0_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'design_1_rst_clk_wiz_0_148M_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'design_1_rst_clk_wiz_0_148M_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'design_1_v_tc_0_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'design_1_v_tc_0_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'design_1_xbar_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'design_1_xbar_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'design_1_auto_cc_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'design_1_auto_cc_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'design_1_auto_pc_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'design_1_auto_pc_0_synth_1'...
INFO: [Coretcl 2-133] re-setting run 'impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_avnet_hdmi_out_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_axi_smc_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_axi_vdma_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_axis_subset_converter_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_clk_wiz_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_fmc_imageon_iic_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_processing_system7_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_rst_ps7_0_100M_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_v_axi4s_vid_out_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_v_tpg_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_fmc_ipmi_id_eeprom_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_rst_clk_wiz_0_148M_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_v_tc_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_xbar_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_auto_cc_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_auto_pc_0_impl_1'...
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_auto_cc_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_auto_cc_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_auto_pc_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_auto_pc_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_avnet_hdmi_out_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_avnet_hdmi_out_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_axi_smc_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_axi_smc_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_axi_vdma_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_axi_vdma_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_axis_subset_converter_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_axis_subset_converter_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_clk_wiz_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_clk_wiz_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_fmc_imageon_iic_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_fmc_imageon_iic_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_fmc_ipmi_id_eeprom_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_fmc_ipmi_id_eeprom_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_processing_system7_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_processing_system7_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_rst_clk_wiz_0_148M_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_rst_clk_wiz_0_148M_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_rst_ps7_0_100M_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_rst_ps7_0_100M_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_v_axi4s_vid_out_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_v_axi4s_vid_out_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_v_tc_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_v_tc_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_v_tpg_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_v_tpg_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_xbar_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_xbar_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
