

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-ddd8790408a74e19f7f394289980b70d79dab717_modified_0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_rfc_slots                        5 # Shader Register File Cache per-warp register capacity (default=6)
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                    0 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
927e9cee68bd6c988861d67a3e0d9ffd  /home/min/a/tpritche/Courses/ECE_695_GPU/Assignments/HW2/GPGPU-Sim/benchmarks/hotsp/HOTSP
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=hotspot.cu
self exe links to: /home/min/a/tpritche/Courses/ECE_695_GPU/Assignments/HW2/GPGPU-Sim/benchmarks/hotsp/HOTSP
Running md5sum using "md5sum /home/min/a/tpritche/Courses/ECE_695_GPU/Assignments/HW2/GPGPU-Sim/benchmarks/hotsp/HOTSP "
Parsing file _cuobjdump_complete_output_Ai9xim
######### cuobjdump parser ########
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_30
Adding identifier: hotspot.cu
## Adding new section ELF
Adding arch: sm_30
Adding identifier: hotspot.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_13
Adding identifier: hotspot.cu
## Adding new section ELF
Adding arch: sm_13
Adding identifier: hotspot.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: hotspot.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_3.ptx
Adding arch: sm_20
Adding identifier: hotspot.cu
## Adding new section ELF
Adding arch: sm_10
Adding identifier: hotspot.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_4.ptx
Adding arch: sm_10
Adding identifier: hotspot.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z14calculate_tempiPfS_iiiiffffff : hostFun 0x0x400fa0, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating shared region for "__cuda_local_var_17939_39_non_const_temp_on_cuda" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda_local_var_17940_39_non_const_power_on_cuda" from 0x400 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda_local_var_17941_39_non_const_temp_t" from 0x800 to 0xc00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14calculate_tempiPfS_iiiiffffff'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14calculate_tempiPfS_iiiiffffff'...
GPGPU-Sim PTX: Finding dominators for '_Z14calculate_tempiPfS_iiiiffffff'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14calculate_tempiPfS_iiiiffffff'...
GPGPU-Sim PTX: Finding postdominators for '_Z14calculate_tempiPfS_iiiiffffff'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14calculate_tempiPfS_iiiiffffff'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14calculate_tempiPfS_iiiiffffff'...
GPGPU-Sim PTX: reconvergence points for _Z14calculate_tempiPfS_iiiiffffff...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x128 (_1.ptx:102) @!%p3 bra BB0_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x238 (_1.ptx:154) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1a0 (_1.ptx:126) @!%p6 bra BB0_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x238 (_1.ptx:154) bar.sync 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x3e0 (_1.ptx:222) @%p9 bra BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x760 (_1.ptx:380) cvt.s16.s8 %temp1, %rc7;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x3e8 (_1.ptx:223) bra.uni BB0_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x760 (_1.ptx:380) cvt.s16.s8 %temp1, %rc7;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x420 (_1.ptx:235) @!%p12 bra BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b0 (_1.ptx:340) bar.sync 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x578 (_1.ptx:291) @%p25 bra BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b0 (_1.ptx:340) bar.sync 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x6a0 (_1.ptx:333) bra.uni BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b0 (_1.ptx:340) bar.sync 0;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x6d0 (_1.ptx:345) @%p26 bra BB0_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x760 (_1.ptx:380) cvt.s16.s8 %temp1, %rc7;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x6f8 (_1.ptx:356) @%p27 bra BB0_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x748 (_1.ptx:371) bar.sync 0;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x758 (_1.ptx:373) bra.uni BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c8 (_1.ptx:218) mov.u32 %r11, %r159;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x780 (_1.ptx:385) @%p28 bra BB0_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x868 (_1.ptx:431) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14calculate_tempiPfS_iiiiffffff
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14calculate_tempiPfS_iiiiffffff'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_3.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_tBkqKy"
Running: cat _ptx_tBkqKy | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_AESPgL
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_AESPgL --output-file  /dev/null 2> _ptx_tBkqKyinfo"
GPGPU-Sim PTX: Kernel '_Z14calculate_tempiPfS_iiiiffffff' : regs=30, lmem=0, smem=3072, cmem=112
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_tBkqKy _ptx2_AESPgL _ptx_tBkqKyinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
pyramidHeight: 6
gridSize: [30, 30]
border:[6, 6]
blockGrid:[8, 8]
targetBlock:[4, 4]
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (1 samples)
	minimum = nan (1 samples)
	maximum = -nan (1 samples)
Network latency average = -nan (1 samples)
	minimum = nan (1 samples)
	maximum = -nan (1 samples)
Flit latency average = -nan (1 samples)
	minimum = nan (1 samples)
	maximum = -nan (1 samples)
Fragmentation average = -nan (1 samples)
	minimum = nan (1 samples)
	maximum = -nan (1 samples)
Injected packet rate average = -nan (1 samples)
	minimum = -nan (1 samples)
	maximum = -nan (1 samples)
Accepted packet rate average = -nan (1 samples)
	minimum = -nan (1 samples)
	maximum = -nan (1 samples)
Injected flit rate average = -nan (1 samples)
	minimum = -nan (1 samples)
	maximum = -nan (1 samples)
Accepted flit rate average = -nan (1 samples)
	minimum = -nan (1 samples)
	maximum = -nan (1 samples)
Injected packet size average = -nan (1 samples)
Accepted packet size average = -nan (1 samples)
Hops average = -nan (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------

GPGPU-Sim PTX: cudaLaunch for 0x0x400fa0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14calculate_tempiPfS_iiiiffffff' to stream 0, gridDim= (8,8,1) blockDim = (16,16,1) 
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (2 samples)
	minimum = nan (2 samples)
	maximum = -nan (2 samples)
Network latency average = -nan (2 samples)
	minimum = nan (2 samples)
	maximum = -nan (2 samples)
Flit latency average = -nan (2 samples)
	minimum = nan (2 samples)
	maximum = -nan (2 samples)
Fragmentation average = -nan (2 samples)
	minimum = nan (2 samples)
	maximum = -nan (2 samples)
Injected packet rate average = -nan (2 samples)
	minimum = -nan (2 samples)
	maximum = -nan (2 samples)
Accepted packet rate average = -nan (2 samples)
	minimum = -nan (2 samples)
	maximum = -nan (2 samples)
Injected flit rate average = -nan (2 samples)
	minimum = -nan (2 samples)
	maximum = -nan (2 samples)
Accepted flit rate average = -nan (2 samples)
	minimum = -nan (2 samples)
	maximum = -nan (2 samples)
Injected packet size average = -nan (2 samples)
Accepted packet size average = -nan (2 samples)
Hops average = -nan (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: CTA/core = 4, limited by: regs
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 0 (ipc= 0.0) sim_rate=0 (inst/sec) elapsed = 0:0:00:01 / Thu Apr 12 16:13:27 2018
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(0,5,0) tid=(15,13,0)
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(7,6,0) tid=(15,15,0)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(6,3,0) tid=(15,13,0)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(6,4,0) tid=(15,7,0)
GPGPU-Sim uArch: cycles simulated: 1500  inst.: 467296 (ipc=311.5) sim_rate=233648 (inst/sec) elapsed = 0:0:00:02 / Thu Apr 12 16:13:29 2018
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(1,2,0) tid=(15,9,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(6,6,0) tid=(15,7,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(0,6,0) tid=(3,11,0)
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(4,3,0) tid=(11,4,0)
GPGPU-Sim uArch: cycles simulated: 2000  inst.: 796036 (ipc=398.0) sim_rate=199009 (inst/sec) elapsed = 0:0:00:04 / Thu Apr 12 16:13:31 2018
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(5,3,0) tid=(7,5,0)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(3,2,0) tid=(3,9,0)
GPGPU-Sim uArch: cycles simulated: 3000  inst.: 1028832 (ipc=342.9) sim_rate=205766 (inst/sec) elapsed = 0:0:00:05 / Thu Apr 12 16:13:32 2018
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(2,5,0) tid=(11,13,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(6,0,0) tid=(15,3,0)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(5,4,0) tid=(15,5,0)
GPGPU-Sim uArch: cycles simulated: 3500  inst.: 1338608 (ipc=382.5) sim_rate=223101 (inst/sec) elapsed = 0:0:00:06 / Thu Apr 12 16:13:33 2018
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(4,2,0) tid=(15,5,0)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(3,3,0) tid=(15,5,0)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(0,7,0) tid=(15,11,0)
GPGPU-Sim uArch: cycles simulated: 4000  inst.: 1609520 (ipc=402.4) sim_rate=201190 (inst/sec) elapsed = 0:0:00:08 / Thu Apr 12 16:13:35 2018
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(3,0,0) tid=(15,7,0)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(1,4,0) tid=(15,11,0)
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(7,4,0) tid=(15,7,0)
GPGPU-Sim uArch: cycles simulated: 4500  inst.: 1884068 (ipc=418.7) sim_rate=209340 (inst/sec) elapsed = 0:0:00:09 / Thu Apr 12 16:13:36 2018
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(1,1,0) tid=(4,0,0)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(2,2,0) tid=(2,13,0)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(3,1,0) tid=(14,7,0)
GPGPU-Sim uArch: cycles simulated: 5500  inst.: 2255436 (ipc=410.1) sim_rate=225543 (inst/sec) elapsed = 0:0:00:10 / Thu Apr 12 16:13:37 2018
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(1,7,0) tid=(12,10,0)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(5,2,0) tid=(10,11,0)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(3,7,0) tid=(2,9,0)
GPGPU-Sim uArch: cycles simulated: 6000  inst.: 2465488 (ipc=410.9) sim_rate=224135 (inst/sec) elapsed = 0:0:00:11 / Thu Apr 12 16:13:38 2018
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(1,3,0) tid=(9,14,0)
GPGPU-Sim uArch: cycles simulated: 6500  inst.: 2620805 (ipc=403.2) sim_rate=218400 (inst/sec) elapsed = 0:0:00:12 / Thu Apr 12 16:13:39 2018
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(4,1,0) tid=(8,9,0)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(1,1,0) tid=(12,11,0)
GPGPU-Sim uArch: cycles simulated: 7000  inst.: 2826677 (ipc=403.8) sim_rate=217436 (inst/sec) elapsed = 0:0:00:13 / Thu Apr 12 16:13:40 2018
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(2,6,0) tid=(7,11,0)
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(3,0,0) tid=(10,0,0)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(0,5,0) tid=(13,2,0)
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(1,1,0) tid=(6,11,0)
GPGPU-Sim uArch: cycles simulated: 7500  inst.: 3124261 (ipc=416.6) sim_rate=223161 (inst/sec) elapsed = 0:0:00:14 / Thu Apr 12 16:13:41 2018
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(0,1,0) tid=(11,5,0)
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(1,2,0) tid=(4,1,0)
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(6,0,0) tid=(8,0,0)
GPGPU-Sim uArch: cycles simulated: 8000  inst.: 3440801 (ipc=430.1) sim_rate=215050 (inst/sec) elapsed = 0:0:00:16 / Thu Apr 12 16:13:43 2018
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(5,2,0) tid=(6,3,0)
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(3,2,0) tid=(12,8,0)
GPGPU-Sim uArch: cycles simulated: 8500  inst.: 3692292 (ipc=434.4) sim_rate=217193 (inst/sec) elapsed = 0:0:00:17 / Thu Apr 12 16:13:44 2018
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(1,1,0) tid=(5,10,0)
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(4,2,0) tid=(8,12,0)
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(1,0,0) tid=(9,11,0)
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(0,5,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 9000  inst.: 3996506 (ipc=444.1) sim_rate=222028 (inst/sec) elapsed = 0:0:00:18 / Thu Apr 12 16:13:45 2018
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(1,1,0) tid=(11,8,0)
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(3,6,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 9500  inst.: 4232401 (ipc=445.5) sim_rate=222757 (inst/sec) elapsed = 0:0:00:19 / Thu Apr 12 16:13:46 2018
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(0,2,0) tid=(12,7,0)
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(3,3,0) tid=(4,15,0)
GPGPU-Sim uArch: cycles simulated: 10000  inst.: 4458600 (ipc=445.9) sim_rate=222930 (inst/sec) elapsed = 0:0:00:20 / Thu Apr 12 16:13:47 2018
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(0,1,0) tid=(11,3,0)
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(1,0,0) tid=(7,6,0)
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(2,4,0) tid=(0,15,0)
GPGPU-Sim uArch: cycles simulated: 10500  inst.: 4718033 (ipc=449.3) sim_rate=224668 (inst/sec) elapsed = 0:0:00:21 / Thu Apr 12 16:13:48 2018
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(6,1,0) tid=(0,2,0)
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(5,4,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 11000  inst.: 4953052 (ipc=450.3) sim_rate=225138 (inst/sec) elapsed = 0:0:00:22 / Thu Apr 12 16:13:49 2018
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(0,1,0) tid=(9,5,0)
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(5,5,0) tid=(8,0,0)
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(0,3,0) tid=(12,10,0)
GPGPU-Sim uArch: cycles simulated: 11500  inst.: 5190346 (ipc=451.3) sim_rate=225667 (inst/sec) elapsed = 0:0:00:23 / Thu Apr 12 16:13:50 2018
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(4,0,0) tid=(8,10,0)
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(0,2,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 12000  inst.: 5425075 (ipc=452.1) sim_rate=226044 (inst/sec) elapsed = 0:0:00:24 / Thu Apr 12 16:13:51 2018
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(5,4,0) tid=(4,12,0)
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(1,5,0) tid=(8,3,0)
GPGPU-Sim uArch: cycles simulated: 12500  inst.: 5569367 (ipc=445.5) sim_rate=222774 (inst/sec) elapsed = 0:0:00:25 / Thu Apr 12 16:13:52 2018
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(1,6,0) tid=(12,6,0)
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(2,3,0) tid=(8,14,0)
GPGPU-Sim uArch: cycles simulated: 13000  inst.: 5804439 (ipc=446.5) sim_rate=223247 (inst/sec) elapsed = 0:0:00:26 / Thu Apr 12 16:13:53 2018
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(6,3,0) tid=(5,1,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (13206,0), 3 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 256, initialized @(13207,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (13215,0), 3 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 256, initialized @(13216,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (13227,0), 3 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 256, initialized @(13228,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (13237,0), 3 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 256, initialized @(13238,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (13242,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (13250,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (13254,0), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (13265,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (13273,0), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (13274,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (13291,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (13293,0), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (13298,0), 3 CTAs running
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(1,4,0) tid=(8,15,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (13325,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (13358,0), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 13500  inst.: 6013109 (ipc=445.4) sim_rate=222707 (inst/sec) elapsed = 0:0:00:27 / Thu Apr 12 16:13:54 2018
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(6,5,0) tid=(8,11,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (13605,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (13730,0), 2 CTAs running
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(1,4,0) tid=(12,5,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (13804,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (13833,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (13852,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (13871,0), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (13875,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (13908,0), 2 CTAs running
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(6,7,0) tid=(12,2,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (13923,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (13960,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (13964,0), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 14000  inst.: 6271309 (ipc=448.0) sim_rate=216252 (inst/sec) elapsed = 0:0:00:29 / Thu Apr 12 16:13:56 2018
GPGPU-Sim uArch: Shader 11 finished CTA #1 (14011,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (14056,0), 2 CTAs running
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(3,5,0) tid=(12,13,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (14091,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (14110,0), 2 CTAs running
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(0,7,0) tid=(10,4,0)
GPGPU-Sim uArch: cycles simulated: 14500  inst.: 6497621 (ipc=448.1) sim_rate=216587 (inst/sec) elapsed = 0:0:00:30 / Thu Apr 12 16:13:57 2018
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(4,6,0) tid=(3,4,0)
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(4,5,0) tid=(13,12,0)
GPGPU-Sim uArch: cycles simulated: 15000  inst.: 6704950 (ipc=447.0) sim_rate=216288 (inst/sec) elapsed = 0:0:00:31 / Thu Apr 12 16:13:58 2018
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(4,4,0) tid=(13,14,0)
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(3,6,0) tid=(9,8,0)
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(4,5,0) tid=(8,8,0)
GPGPU-Sim uArch: cycles simulated: 15500  inst.: 6908941 (ipc=445.7) sim_rate=215904 (inst/sec) elapsed = 0:0:00:32 / Thu Apr 12 16:13:59 2018
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(3,5,0) tid=(8,7,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (15804,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (15813,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (15866,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (15896,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (15985,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 16000  inst.: 7092979 (ipc=443.3) sim_rate=214938 (inst/sec) elapsed = 0:0:00:33 / Thu Apr 12 16:14:00 2018
GPGPU-Sim uArch: Shader 12 finished CTA #2 (16004,0), 1 CTAs running
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(5,7,0) tid=(5,14,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (16036,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (16044,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (16051,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (16130,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (16149,0), 1 CTAs running
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(0,6,0) tid=(12,8,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (16459,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (16481,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 16500  inst.: 7251885 (ipc=439.5) sim_rate=213290 (inst/sec) elapsed = 0:0:00:34 / Thu Apr 12 16:14:01 2018
GPGPU-Sim uArch: Shader 8 finished CTA #2 (16530,0), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (16624,0), 2 CTAs running
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(5,5,0) tid=(10,14,0)
GPGPU-Sim uArch: cycles simulated: 17000  inst.: 7370172 (ipc=433.5) sim_rate=210576 (inst/sec) elapsed = 0:0:00:35 / Thu Apr 12 16:14:02 2018
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(7,7,0) tid=(6,2,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (17146,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 14 finished CTA #3 (17227,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (17253,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (17282,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (17314,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (17366,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (17386,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: cycles simulated: 17500  inst.: 7466868 (ipc=426.7) sim_rate=207413 (inst/sec) elapsed = 0:0:00:36 / Thu Apr 12 16:14:03 2018
GPGPU-Sim uArch: Shader 2 finished CTA #3 (17565,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (17629,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (17646,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (17733,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(4,7,0) tid=(15,15,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (18161,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (18216,0), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (18339,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (18351,0), 1 CTAs running
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(6,7,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 19000  inst.: 7604074 (ipc=400.2) sim_rate=205515 (inst/sec) elapsed = 0:0:00:37 / Thu Apr 12 16:14:04 2018
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(6,7,0) tid=(8,5,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (20818,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (20844,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (20866,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (20887,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: GPU detected kernel 1 '_Z14calculate_tempiPfS_iiiiffffff' finished on shader 1.
Destroy streams for kernel 1: size 0
kernel_name = _Z14calculate_tempiPfS_iiiiffffff 
kernel_launch_uid = 1 
gpu_sim_cycle = 20888
gpu_sim_insn = 7699119
gpu_ipc =     368.5905
gpu_tot_sim_cycle = 20888
gpu_tot_sim_insn = 7699119
gpu_tot_ipc =     368.5905
gpu_tot_issued_cta = 64
max_total_param_size = 0
gpu_stall_dramfull = 6341
gpu_stall_icnt2sh    = 7810
gpu_total_sim_rate=202608

========= Core RFC stats =========
	Total RFC Accesses     = 716443
	Total RFC Misses       = 428971
	Total RFC Read Misses  = 154151
	Total RFC Write Misses = 274820
	Total RFC Evictions    = 280715

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 186836
	L1I_total_cache_misses = 5944
	L1I_total_cache_miss_rate = 0.0318
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 142, Miss = 56, Miss_rate = 0.394, Pending_hits = 72, Reservation_fails = 0
	L1D_cache_core[1]: Access = 164, Miss = 60, Miss_rate = 0.366, Pending_hits = 68, Reservation_fails = 0
	L1D_cache_core[2]: Access = 143, Miss = 58, Miss_rate = 0.406, Pending_hits = 70, Reservation_fails = 0
	L1D_cache_core[3]: Access = 170, Miss = 59, Miss_rate = 0.347, Pending_hits = 72, Reservation_fails = 0
	L1D_cache_core[4]: Access = 142, Miss = 56, Miss_rate = 0.394, Pending_hits = 70, Reservation_fails = 0
	L1D_cache_core[5]: Access = 144, Miss = 56, Miss_rate = 0.389, Pending_hits = 72, Reservation_fails = 0
	L1D_cache_core[6]: Access = 144, Miss = 57, Miss_rate = 0.396, Pending_hits = 72, Reservation_fails = 0
	L1D_cache_core[7]: Access = 166, Miss = 58, Miss_rate = 0.349, Pending_hits = 70, Reservation_fails = 0
	L1D_cache_core[8]: Access = 160, Miss = 59, Miss_rate = 0.369, Pending_hits = 68, Reservation_fails = 0
	L1D_cache_core[9]: Access = 146, Miss = 58, Miss_rate = 0.397, Pending_hits = 72, Reservation_fails = 0
	L1D_cache_core[10]: Access = 144, Miss = 58, Miss_rate = 0.403, Pending_hits = 70, Reservation_fails = 0
	L1D_cache_core[11]: Access = 146, Miss = 59, Miss_rate = 0.404, Pending_hits = 72, Reservation_fails = 0
	L1D_cache_core[12]: Access = 138, Miss = 56, Miss_rate = 0.406, Pending_hits = 68, Reservation_fails = 0
	L1D_cache_core[13]: Access = 140, Miss = 57, Miss_rate = 0.407, Pending_hits = 70, Reservation_fails = 0
	L1D_cache_core[14]: Access = 142, Miss = 56, Miss_rate = 0.394, Pending_hits = 72, Reservation_fails = 0
	L1D_total_cache_accesses = 2231
	L1D_total_cache_misses = 863
	L1D_total_cache_miss_rate = 0.3868
	L1D_total_cache_pending_hits = 1058
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.003
L1C_cache:
	L1C_total_cache_accesses = 29976
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0160
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 78
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1058
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 856
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 29496
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 232
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 7
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 180892
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5944
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
500, 671, 762, 825, 825, 762, 671, 579, 579, 669, 759, 822, 822, 759, 669, 579, 579, 669, 759, 822, 822, 759, 669, 579, 579, 669, 759, 822, 500, 500, 500, 500, 
gpgpu_n_tot_thrd_icount = 11177344
gpgpu_n_tot_w_icount = 349292
gpgpu_n_stall_shd_mem = 4667
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 856
gpgpu_n_mem_write_global = 239
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 23328
gpgpu_n_store_insn = 900
gpgpu_n_shmem_insn = 270045
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 727332
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1247
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:58150	W0_Idle:52330	W0_Scoreboard:90182	W1:0	W2:86	W3:644	W4:1573	W5:1242	W6:4724	W7:1164	W8:31150	W9:1164	W10:5150	W11:565	W12:30256	W13:565	W14:5564	W15:25	W16:33716	W17:12	W18:3266	W19:12	W20:32278	W21:12	W22:1932	W23:0	W24:33336	W25:0	W26:1932	W27:0	W28:30796	W29:0	W30:0	W31:0	W32:128128
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6848 {8:856,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13080 {40:185,72:26,136:28,}
traffic_breakdown_coretomem[INST_ACC_R] = 2128 {8:266,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 116416 {136:856,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1912 {8:239,}
traffic_breakdown_memtocore[INST_ACC_R] = 36176 {136:266,}
maxmrqlatency = 20 
maxdqlatency = 0 
maxmflatency = 600 
averagemflatency = 334 
max_icnt2mem_latency = 376 
max_icnt2sh_latency = 20887 
mrq_lat_table:63 	6 	1 	3 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	305 	737 	68 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	842 	267 	124 	54 	74 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	36 	462 	335 	38 	0 	0 	0 	0 	0 	0 	163 	76 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	10 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         5         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      1340      4640         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1296      7025         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1643     12922         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      3469         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      4279         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5556         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.250000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.333333  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  7.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 76/15 = 5.066667
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         9         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         7         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 76
min_bank_accesses = 0!
chip skew: 15/11 = 1.36
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       5289      4438    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       5635      4140    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       3853      4421    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       4705      6041    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       4870      6488    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       4254      5017    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        600       573         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        579       511         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        429       535         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        570       527         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        538       559         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        575       438         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27571 n_nop=27531 n_act=6 n_pre=4 n_req=15 n_rd=30 n_write=0 bw_util=0.002176
n_activity=355 dram_eff=0.169
bk0: 18a 27448i bk1: 12a 27506i bk2: 0a 27569i bk3: 0a 27570i bk4: 0a 27570i bk5: 0a 27570i bk6: 0a 27570i bk7: 0a 27570i bk8: 0a 27570i bk9: 0a 27570i bk10: 0a 27572i bk11: 0a 27572i bk12: 0a 27572i bk13: 0a 27572i bk14: 0a 27572i bk15: 0a 27572i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.0010881
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27571 n_nop=27537 n_act=4 n_pre=2 n_req=14 n_rd=28 n_write=0 bw_util=0.002031
n_activity=274 dram_eff=0.2044
bk0: 16a 27502i bk1: 12a 27507i bk2: 0a 27569i bk3: 0a 27570i bk4: 0a 27570i bk5: 0a 27570i bk6: 0a 27570i bk7: 0a 27570i bk8: 0a 27570i bk9: 0a 27571i bk10: 0a 27571i bk11: 0a 27572i bk12: 0a 27572i bk13: 0a 27572i bk14: 0a 27572i bk15: 0a 27573i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00094302
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27571 n_nop=27539 n_act=5 n_pre=3 n_req=12 n_rd=24 n_write=0 bw_util=0.001741
n_activity=278 dram_eff=0.1727
bk0: 14a 27481i bk1: 10a 27506i bk2: 0a 27570i bk3: 0a 27570i bk4: 0a 27570i bk5: 0a 27570i bk6: 0a 27570i bk7: 0a 27570i bk8: 0a 27571i bk9: 0a 27571i bk10: 0a 27572i bk11: 0a 27572i bk12: 0a 27572i bk13: 0a 27572i bk14: 0a 27572i bk15: 0a 27572i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00116064
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27571 n_nop=27543 n_act=3 n_pre=1 n_req=12 n_rd=24 n_write=0 bw_util=0.001741
n_activity=204 dram_eff=0.2353
bk0: 16a 27497i bk1: 8a 27540i bk2: 0a 27570i bk3: 0a 27570i bk4: 0a 27570i bk5: 0a 27570i bk6: 0a 27570i bk7: 0a 27571i bk8: 0a 27571i bk9: 0a 27571i bk10: 0a 27571i bk11: 0a 27572i bk12: 0a 27572i bk13: 0a 27572i bk14: 0a 27572i bk15: 0a 27572i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00065286
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27571 n_nop=27543 n_act=3 n_pre=1 n_req=12 n_rd=24 n_write=0 bw_util=0.001741
n_activity=216 dram_eff=0.2222
bk0: 16a 27499i bk1: 8a 27540i bk2: 0a 27569i bk3: 0a 27570i bk4: 0a 27570i bk5: 0a 27570i bk6: 0a 27570i bk7: 0a 27570i bk8: 0a 27571i bk9: 0a 27571i bk10: 0a 27572i bk11: 0a 27572i bk12: 0a 27572i bk13: 0a 27572i bk14: 0a 27572i bk15: 0a 27572i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.0010881
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27571 n_nop=27545 n_act=3 n_pre=1 n_req=11 n_rd=22 n_write=0 bw_util=0.001596
n_activity=203 dram_eff=0.2167
bk0: 14a 27503i bk1: 8a 27542i bk2: 0a 27569i bk3: 0a 27570i bk4: 0a 27570i bk5: 0a 27570i bk6: 0a 27570i bk7: 0a 27570i bk8: 0a 27570i bk9: 0a 27572i bk10: 0a 27572i bk11: 0a 27572i bk12: 0a 27572i bk13: 0a 27572i bk14: 0a 27572i bk15: 0a 27572i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00010881

========= L2 cache stats =========
L2_cache_bank[0]: Access = 173, Miss = 9, Miss_rate = 0.052, Pending_hits = 25, Reservation_fails = 658
L2_cache_bank[1]: Access = 107, Miss = 6, Miss_rate = 0.056, Pending_hits = 18, Reservation_fails = 384
L2_cache_bank[2]: Access = 154, Miss = 8, Miss_rate = 0.052, Pending_hits = 22, Reservation_fails = 523
L2_cache_bank[3]: Access = 106, Miss = 6, Miss_rate = 0.057, Pending_hits = 15, Reservation_fails = 288
L2_cache_bank[4]: Access = 121, Miss = 7, Miss_rate = 0.058, Pending_hits = 21, Reservation_fails = 647
L2_cache_bank[5]: Access = 94, Miss = 5, Miss_rate = 0.053, Pending_hits = 13, Reservation_fails = 296
L2_cache_bank[6]: Access = 137, Miss = 8, Miss_rate = 0.058, Pending_hits = 23, Reservation_fails = 412
L2_cache_bank[7]: Access = 77, Miss = 4, Miss_rate = 0.052, Pending_hits = 12, Reservation_fails = 402
L2_cache_bank[8]: Access = 138, Miss = 8, Miss_rate = 0.058, Pending_hits = 24, Reservation_fails = 469
L2_cache_bank[9]: Access = 77, Miss = 4, Miss_rate = 0.052, Pending_hits = 10, Reservation_fails = 310
L2_cache_bank[10]: Access = 115, Miss = 7, Miss_rate = 0.061, Pending_hits = 20, Reservation_fails = 430
L2_cache_bank[11]: Access = 77, Miss = 4, Miss_rate = 0.052, Pending_hits = 12, Reservation_fails = 184
L2_total_cache_accesses = 1376
L2_total_cache_misses = 76
L2_total_cache_miss_rate = 0.0552
L2_total_cache_pending_hits = 215
L2_total_cache_reservation_fails = 5003
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 637
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 161
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3234
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 239
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 198
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 51
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1660
L2_cache_data_port_util = 0.015
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=5894
icnt_total_pkts_simt_to_mem=1725
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 17.6515
	minimum = 6
	maximum = 197
Network latency average = 14.2402
	minimum = 6
	maximum = 197
Slowest packet = 629
Flit latency average = 13.4214
	minimum = 6
	maximum = 197
Slowest flit = 1059
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00487964
	minimum = 0.00368633 (at node 22)
	maximum = 0.00828227 (at node 15)
Accepted packet rate average = 0.00487964
	minimum = 0.00368633 (at node 22)
	maximum = 0.00828227 (at node 15)
Injected flit rate average = 0.0135094
	minimum = 0.00512256 (at node 0)
	maximum = 0.0334642 (at node 15)
Accepted flit rate average= 0.0135094
	minimum = 0.00488319 (at node 22)
	maximum = 0.0199157 (at node 3)
Injected packet length average = 2.76853
Accepted packet length average = 2.76853
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (3 samples)
	minimum = nan (3 samples)
	maximum = -nan (3 samples)
Network latency average = -nan (3 samples)
	minimum = nan (3 samples)
	maximum = -nan (3 samples)
Flit latency average = -nan (3 samples)
	minimum = nan (3 samples)
	maximum = -nan (3 samples)
Fragmentation average = -nan (3 samples)
	minimum = nan (3 samples)
	maximum = -nan (3 samples)
Injected packet rate average = -nan (3 samples)
	minimum = -nan (3 samples)
	maximum = -nan (3 samples)
Accepted packet rate average = -nan (3 samples)
	minimum = -nan (3 samples)
	maximum = -nan (3 samples)
Injected flit rate average = -nan (3 samples)
	minimum = -nan (3 samples)
	maximum = -nan (3 samples)
Accepted flit rate average = -nan (3 samples)
	minimum = -nan (3 samples)
	maximum = -nan (3 samples)
Injected packet size average = -nan (3 samples)
Accepted packet size average = -nan (3 samples)
Hops average = -nan (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 38 sec (38 sec)
gpgpu_simulation_rate = 202608 (inst/sec)
gpgpu_simulation_rate = 549 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400fa0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14calculate_tempiPfS_iiiiffffff' to stream 0, gridDim= (8,8,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,20888)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,20888)
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,20888)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,20888)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,20888)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,20888)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,20888)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,20888)
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,20888)
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,20888)
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,20888)
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,20888)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,20888)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,20888)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,20888)
GPGPU-Sim uArch: core:  9, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,20888)
GPGPU-Sim uArch: core: 10, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,20888)
GPGPU-Sim uArch: core: 11, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,20888)
GPGPU-Sim uArch: core: 12, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,20888)
GPGPU-Sim uArch: core: 13, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,20888)
GPGPU-Sim uArch: core: 14, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,20888)
GPGPU-Sim uArch: core:  0, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,20888)
GPGPU-Sim uArch: core:  1, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,20888)
GPGPU-Sim uArch: core:  2, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,20888)
GPGPU-Sim uArch: core:  3, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,20888)
GPGPU-Sim uArch: core:  4, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,20888)
GPGPU-Sim uArch: core:  5, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,20888)
GPGPU-Sim uArch: core:  6, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,20888)
GPGPU-Sim uArch: core:  7, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,20888)
GPGPU-Sim uArch: core:  8, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,20888)
GPGPU-Sim uArch: core:  9, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,20888)
GPGPU-Sim uArch: core: 10, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,20888)
GPGPU-Sim uArch: core: 11, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,20888)
GPGPU-Sim uArch: core: 12, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,20888)
GPGPU-Sim uArch: core: 13, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,20888)
GPGPU-Sim uArch: core: 14, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,20888)
GPGPU-Sim uArch: core:  0, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,20888)
GPGPU-Sim uArch: core:  1, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,20888)
GPGPU-Sim uArch: core:  2, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,20888)
GPGPU-Sim uArch: core:  3, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,20888)
GPGPU-Sim uArch: core:  4, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,20888)
GPGPU-Sim uArch: core:  5, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,20888)
GPGPU-Sim uArch: core:  6, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,20888)
GPGPU-Sim uArch: core:  7, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,20888)
GPGPU-Sim uArch: core:  8, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,20888)
GPGPU-Sim uArch: core:  9, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,20888)
GPGPU-Sim uArch: core: 10, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,20888)
GPGPU-Sim uArch: core: 11, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,20888)
GPGPU-Sim uArch: core: 12, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,20888)
GPGPU-Sim uArch: core: 13, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,20888)
GPGPU-Sim uArch: core: 14, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,20888)
GPGPU-Sim uArch: core:  0, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,20888)
GPGPU-Sim uArch: core:  1, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,20888)
GPGPU-Sim uArch: core:  2, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,20888)
GPGPU-Sim uArch: core:  3, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,20888)
GPGPU-Sim uArch: core:  4, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,20888)
GPGPU-Sim uArch: core:  5, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,20888)
GPGPU-Sim uArch: core:  6, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,20888)
GPGPU-Sim uArch: core:  7, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,20888)
GPGPU-Sim uArch: core:  8, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,20888)
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(0,4,0) tid=(14,12,0)
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(3,2,0) tid=(14,0,0)
GPGPU-Sim uArch: cycles simulated: 21388  inst.: 7902255 (ipc=406.3) sim_rate=202621 (inst/sec) elapsed = 0:0:00:39 / Thu Apr 12 16:14:06 2018
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(2,3,0) tid=(14,0,0)
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(0,2,0) tid=(14,9,0)
GPGPU-Sim uArch: cycles simulated: 21888  inst.: 8154719 (ipc=455.6) sim_rate=203867 (inst/sec) elapsed = 0:0:00:40 / Thu Apr 12 16:14:07 2018
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(3,1,0) tid=(10,11,0)
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(4,2,0) tid=(6,6,0)
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(6,4,0) tid=(14,12,0)
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(7,4,0) tid=(2,12,0)
GPGPU-Sim uArch: cycles simulated: 22388  inst.: 8515023 (ipc=543.9) sim_rate=207683 (inst/sec) elapsed = 0:0:00:41 / Thu Apr 12 16:14:08 2018
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(3,1,0) tid=(10,2,0)
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(5,0,0) tid=(10,2,0)
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(1,7,0) tid=(4,4,0)
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(7,1,0) tid=(14,5,0)
GPGPU-Sim uArch: cycles simulated: 22888  inst.: 8905627 (ipc=603.3) sim_rate=207107 (inst/sec) elapsed = 0:0:00:43 / Thu Apr 12 16:14:10 2018
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(1,2,0) tid=(6,3,0)
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(7,1,0) tid=(2,14,0)
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(4,3,0) tid=(6,15,0)
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(0,1,0) tid=(7,12,0)
GPGPU-Sim uArch: cycles simulated: 23388  inst.: 9262920 (ipc=625.5) sim_rate=210520 (inst/sec) elapsed = 0:0:00:44 / Thu Apr 12 16:14:11 2018
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(4,3,0) tid=(6,5,0)
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(5,0,0) tid=(5,2,0)
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(7,0,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 23888  inst.: 9539028 (ipc=613.3) sim_rate=211978 (inst/sec) elapsed = 0:0:00:45 / Thu Apr 12 16:14:12 2018
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(6,1,0) tid=(10,0,0)
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(4,3,0) tid=(14,10,0)
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(2,4,0) tid=(14,0,0)
GPGPU-Sim uArch: cycles simulated: 24388  inst.: 9854561 (ipc=615.8) sim_rate=209671 (inst/sec) elapsed = 0:0:00:47 / Thu Apr 12 16:14:14 2018
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(6,0,0) tid=(3,6,0)
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(4,1,0) tid=(7,7,0)
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(6,0,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 24888  inst.: 10174697 (ipc=618.9) sim_rate=211972 (inst/sec) elapsed = 0:0:00:48 / Thu Apr 12 16:14:15 2018
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(2,1,0) tid=(14,11,0)
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(1,7,0) tid=(8,6,0)
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(0,0,0) tid=(8,9,0)
GPGPU-Sim uArch: cycles simulated: 25388  inst.: 10493968 (ipc=621.1) sim_rate=214162 (inst/sec) elapsed = 0:0:00:49 / Thu Apr 12 16:14:16 2018
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(3,2,0) tid=(5,4,0)
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(5,3,0) tid=(3,8,0)
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(5,3,0) tid=(8,13,0)
GPGPU-Sim uArch: cycles simulated: 25888  inst.: 10708941 (ipc=602.0) sim_rate=214178 (inst/sec) elapsed = 0:0:00:50 / Thu Apr 12 16:14:17 2018
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(4,0,0) tid=(5,7,0)
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(4,3,0) tid=(13,10,0)
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(3,3,0) tid=(13,1,0)
GPGPU-Sim uArch: cycles simulated: 26388  inst.: 11005684 (ipc=601.2) sim_rate=211647 (inst/sec) elapsed = 0:0:00:52 / Thu Apr 12 16:14:19 2018
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(2,0,0) tid=(8,6,0)
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(3,3,0) tid=(11,0,0)
GPGPU-Sim uArch: cycles simulated: 26888  inst.: 11234491 (ipc=589.2) sim_rate=211971 (inst/sec) elapsed = 0:0:00:53 / Thu Apr 12 16:14:20 2018
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(0,1,0) tid=(7,10,0)
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(1,3,0) tid=(11,14,0)
GPGPU-Sim uArch: cycles simulated: 27388  inst.: 11473295 (ipc=580.6) sim_rate=212468 (inst/sec) elapsed = 0:0:00:54 / Thu Apr 12 16:14:21 2018
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(5,0,0) tid=(5,2,0)
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(5,3,0) tid=(13,8,0)
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(0,6,0) tid=(7,9,0)
GPGPU-Sim uArch: cycles simulated: 27888  inst.: 11696462 (ipc=571.0) sim_rate=212662 (inst/sec) elapsed = 0:0:00:55 / Thu Apr 12 16:14:22 2018
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(7,0,0) tid=(8,6,0)
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(1,6,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 28388  inst.: 11927983 (ipc=563.8) sim_rate=212999 (inst/sec) elapsed = 0:0:00:56 / Thu Apr 12 16:14:23 2018
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(2,4,0) tid=(3,14,0)
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(7,2,0) tid=(13,6,0)
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(5,2,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 28888  inst.: 12200145 (ipc=562.6) sim_rate=214037 (inst/sec) elapsed = 0:0:00:57 / Thu Apr 12 16:14:24 2018
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(0,2,0) tid=(8,14,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (8263,20888), 3 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 256, initialized @(8264,20888)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (8280,20888), 3 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 256, initialized @(8281,20888)
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(1,4,0) tid=(12,7,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (8327,20888), 3 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 256, initialized @(8328,20888)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (8373,20888), 3 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 256, initialized @(8374,20888)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (8406,20888), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (8425,20888), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (8450,20888), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (8472,20888), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (8477,20888), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (8485,20888), 3 CTAs running
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(6,7,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 29388  inst.: 12456003 (ipc=559.6) sim_rate=214758 (inst/sec) elapsed = 0:0:00:58 / Thu Apr 12 16:14:25 2018
GPGPU-Sim uArch: Shader 11 finished CTA #0 (8505,20888), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (8513,20888), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (8521,20888), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (8600,20888), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (8618,20888), 3 CTAs running
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(1,6,0) tid=(12,1,0)
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(6,4,0) tid=(8,10,0)
GPGPU-Sim uArch: cycles simulated: 29888  inst.: 12723594 (ipc=558.3) sim_rate=212059 (inst/sec) elapsed = 0:0:01:00 / Thu Apr 12 16:14:27 2018
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(4,5,0) tid=(7,5,0)
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(6,3,0) tid=(14,11,0)
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(1,4,0) tid=(3,9,0)
GPGPU-Sim uArch: cycles simulated: 30388  inst.: 12959713 (ipc=553.7) sim_rate=212454 (inst/sec) elapsed = 0:0:01:01 / Thu Apr 12 16:14:28 2018
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(0,6,0) tid=(7,7,0)
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(5,7,0) tid=(13,4,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (9949,20888), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (9965,20888), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 30888  inst.: 13203193 (ipc=550.4) sim_rate=212954 (inst/sec) elapsed = 0:0:01:02 / Thu Apr 12 16:14:29 2018
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(6,5,0) tid=(13,14,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (10078,20888), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (10104,20888), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (10110,20888), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (10112,20888), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (10123,20888), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (10156,20888), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (10187,20888), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (10237,20888), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (10260,20888), 2 CTAs running
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(7,3,0) tid=(15,8,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (10356,20888), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (10360,20888), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (10399,20888), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (10423,20888), 2 CTAs running
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(6,7,0) tid=(9,9,0)
GPGPU-Sim uArch: cycles simulated: 31388  inst.: 13429123 (ipc=545.7) sim_rate=213160 (inst/sec) elapsed = 0:0:01:03 / Thu Apr 12 16:14:30 2018
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(7,7,0) tid=(3,6,0)
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(5,7,0) tid=(8,15,0)
GPGPU-Sim uArch: cycles simulated: 31888  inst.: 13687883 (ipc=544.4) sim_rate=210582 (inst/sec) elapsed = 0:0:01:05 / Thu Apr 12 16:14:32 2018
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(1,4,0) tid=(7,14,0)
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(3,4,0) tid=(10,3,0)
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(5,5,0) tid=(11,6,0)
GPGPU-Sim uArch: cycles simulated: 32388  inst.: 13940020 (ipc=542.7) sim_rate=211212 (inst/sec) elapsed = 0:0:01:06 / Thu Apr 12 16:14:33 2018
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(3,5,0) tid=(8,7,0)
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(0,4,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 32888  inst.: 14169055 (ipc=539.2) sim_rate=211478 (inst/sec) elapsed = 0:0:01:07 / Thu Apr 12 16:14:34 2018
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(0,7,0) tid=(8,6,0)
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(1,5,0) tid=(12,0,0)
GPGPU-Sim uArch: cycles simulated: 33388  inst.: 14377367 (ipc=534.3) sim_rate=211431 (inst/sec) elapsed = 0:0:01:08 / Thu Apr 12 16:14:35 2018
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(7,4,0) tid=(11,0,0)
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(1,7,0) tid=(2,3,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (12973,20888), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (12993,20888), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 33888  inst.: 14581819 (ipc=529.4) sim_rate=211330 (inst/sec) elapsed = 0:0:01:09 / Thu Apr 12 16:14:36 2018
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(4,6,0) tid=(7,14,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (13037,20888), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (13056,20888), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (13096,20888), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (13100,20888), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (13236,20888), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (13242,20888), 1 CTAs running
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(1,6,0) tid=(3,11,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (13375,20888), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (13375,20888), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (13443,20888), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (13443,20888), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (13495,20888), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 34388  inst.: 14746168 (ipc=522.0) sim_rate=210659 (inst/sec) elapsed = 0:0:01:10 / Thu Apr 12 16:14:37 2018
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(3,5,0) tid=(8,9,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (13923,20888), 2 CTAs running
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(2,7,0) tid=(8,0,0)
GPGPU-Sim uArch: cycles simulated: 34888  inst.: 14894767 (ipc=514.0) sim_rate=209785 (inst/sec) elapsed = 0:0:01:11 / Thu Apr 12 16:14:38 2018
GPGPU-Sim uArch: Shader 7 finished CTA #2 (14155,20888), 2 CTAs running
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(2,6,0) tid=(9,8,0)
GPGPU-Sim uArch: cycles simulated: 35388  inst.: 15046532 (ipc=506.7) sim_rate=208979 (inst/sec) elapsed = 0:0:01:12 / Thu Apr 12 16:14:39 2018
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(0,6,0) tid=(8,8,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (14971,20888), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (14995,20888), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (14998,20888), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: cycles simulated: 35888  inst.: 15156223 (ipc=497.1) sim_rate=207619 (inst/sec) elapsed = 0:0:01:13 / Thu Apr 12 16:14:40 2018
GPGPU-Sim uArch: Shader 13 finished CTA #3 (15041,20888), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 1 finished CTA #3 (15076,20888), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 14 finished CTA #3 (15085,20888), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (15102,20888), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim PTX: 15600000 instructions simulated : ctaid=(4,7,0) tid=(2,5,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (15141,20888), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (15416,20888), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 2 finished CTA #3 (15465,20888), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (15477,20888), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (15602,20888), 1 CTAs running
GPGPU-Sim PTX: 15700000 instructions simulated : ctaid=(6,7,0) tid=(14,8,0)
GPGPU-Sim uArch: cycles simulated: 36888  inst.: 15272003 (ipc=473.3) sim_rate=206378 (inst/sec) elapsed = 0:0:01:14 / Thu Apr 12 16:14:41 2018
GPGPU-Sim uArch: Shader 10 finished CTA #3 (16302,20888), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (16303,20888), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (16391,20888), 1 CTAs running
GPGPU-Sim PTX: 15800000 instructions simulated : ctaid=(6,7,0) tid=(13,1,0)
GPGPU-Sim uArch: cycles simulated: 38388  inst.: 15375330 (ipc=438.6) sim_rate=205004 (inst/sec) elapsed = 0:0:01:15 / Thu Apr 12 16:14:42 2018
GPGPU-Sim uArch: Shader 10 finished CTA #0 (18043,20888), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (18084,20888), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (18185,20888), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (18481,20888), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: GPU detected kernel 2 '_Z14calculate_tempiPfS_iiiiffffff' finished on shader 3.
Destroy streams for kernel 2: size 0
kernel_name = _Z14calculate_tempiPfS_iiiiffffff 
kernel_launch_uid = 2 
gpu_sim_cycle = 18482
gpu_sim_insn = 7699119
gpu_ipc =     416.5739
gpu_tot_sim_cycle = 39370
gpu_tot_sim_insn = 15398238
gpu_tot_ipc =     391.1160
gpu_tot_issued_cta = 128
max_total_param_size = 0
gpu_stall_dramfull = 6342
gpu_stall_icnt2sh    = 8022
gpu_total_sim_rate=205309

========= Core RFC stats =========
	Total RFC Accesses     = 1430274
	Total RFC Misses       = 856800
	Total RFC Read Misses  = 308709
	Total RFC Write Misses = 548091
	Total RFC Evictions    = 561218

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 373672
	L1I_total_cache_misses = 6865
	L1I_total_cache_miss_rate = 0.0184
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 284, Miss = 70, Miss_rate = 0.246, Pending_hits = 81, Reservation_fails = 0
	L1D_cache_core[1]: Access = 304, Miss = 76, Miss_rate = 0.250, Pending_hits = 74, Reservation_fails = 0
	L1D_cache_core[2]: Access = 289, Miss = 73, Miss_rate = 0.253, Pending_hits = 76, Reservation_fails = 0
	L1D_cache_core[3]: Access = 338, Miss = 77, Miss_rate = 0.228, Pending_hits = 76, Reservation_fails = 0
	L1D_cache_core[4]: Access = 288, Miss = 75, Miss_rate = 0.260, Pending_hits = 74, Reservation_fails = 0
	L1D_cache_core[5]: Access = 282, Miss = 72, Miss_rate = 0.255, Pending_hits = 79, Reservation_fails = 0
	L1D_cache_core[6]: Access = 284, Miss = 73, Miss_rate = 0.257, Pending_hits = 76, Reservation_fails = 0
	L1D_cache_core[7]: Access = 330, Miss = 77, Miss_rate = 0.233, Pending_hits = 75, Reservation_fails = 0
	L1D_cache_core[8]: Access = 302, Miss = 75, Miss_rate = 0.248, Pending_hits = 71, Reservation_fails = 0
	L1D_cache_core[9]: Access = 312, Miss = 76, Miss_rate = 0.244, Pending_hits = 72, Reservation_fails = 0
	L1D_cache_core[10]: Access = 307, Miss = 74, Miss_rate = 0.241, Pending_hits = 74, Reservation_fails = 0
	L1D_cache_core[11]: Access = 292, Miss = 75, Miss_rate = 0.257, Pending_hits = 73, Reservation_fails = 0
	L1D_cache_core[12]: Access = 280, Miss = 70, Miss_rate = 0.250, Pending_hits = 71, Reservation_fails = 0
	L1D_cache_core[13]: Access = 284, Miss = 70, Miss_rate = 0.246, Pending_hits = 74, Reservation_fails = 0
	L1D_cache_core[14]: Access = 286, Miss = 71, Miss_rate = 0.248, Pending_hits = 78, Reservation_fails = 0
	L1D_total_cache_accesses = 4462
	L1D_total_cache_misses = 1104
	L1D_total_cache_miss_rate = 0.2474
	L1D_total_cache_pending_hits = 1124
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.002
L1C_cache:
	L1C_total_cache_accesses = 59952
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0080
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1772
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1124
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1088
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 59472
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 462
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 366807
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6865
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1000, 1171, 1262, 1650, 1650, 1524, 1342, 1158, 1158, 1338, 1518, 1644, 1644, 1518, 1338, 1158, 1158, 1338, 1518, 1644, 1644, 1518, 1338, 1158, 1158, 1338, 1518, 1644, 1322, 1259, 1000, 1000, 
gpgpu_n_tot_thrd_icount = 22354688
gpgpu_n_tot_w_icount = 698584
gpgpu_n_stall_shd_mem = 5914
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1088
gpgpu_n_mem_write_global = 478
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 46656
gpgpu_n_store_insn = 1800
gpgpu_n_shmem_insn = 540090
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1454664
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2494
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:101787	W0_Idle:68696	W0_Scoreboard:160037	W1:0	W2:172	W3:1288	W4:3146	W5:2484	W6:9448	W7:2328	W8:62300	W9:2328	W10:10300	W11:1130	W12:60512	W13:1130	W14:11128	W15:50	W16:67432	W17:24	W18:6532	W19:24	W20:64556	W21:24	W22:3864	W23:0	W24:66672	W25:0	W26:3864	W27:0	W28:61592	W29:0	W30:0	W31:0	W32:256256
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8704 {8:1088,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26160 {40:370,72:52,136:56,}
traffic_breakdown_coretomem[INST_ACC_R] = 2856 {8:357,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 147968 {136:1088,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3824 {8:478,}
traffic_breakdown_memtocore[INST_ACC_R] = 48552 {136:357,}
maxmrqlatency = 20 
maxdqlatency = 0 
maxmflatency = 600 
averagemflatency = 278 
max_icnt2mem_latency = 376 
max_icnt2sh_latency = 39369 
mrq_lat_table:63 	6 	1 	3 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	776 	737 	68 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1339 	329 	127 	54 	74 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	165 	562 	338 	38 	0 	0 	0 	0 	0 	0 	163 	196 	119 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	34 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         5         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      1340      4640         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1296      7025         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1643     12922         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      3469         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      4279         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5556         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.250000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.333333  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  7.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 76/15 = 5.066667
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         9         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         7         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 76
min_bank_accesses = 0!
chip skew: 15/11 = 1.36
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       6373      5235    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       6919      4911    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       4598      5384    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       5351      7257    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       5478      7717    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       4978      6237    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        600       573         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        579       511         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        429       535         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        570       527         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        538       559         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        575       438         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=51966 n_nop=51926 n_act=6 n_pre=4 n_req=15 n_rd=30 n_write=0 bw_util=0.001155
n_activity=355 dram_eff=0.169
bk0: 18a 51843i bk1: 12a 51901i bk2: 0a 51964i bk3: 0a 51965i bk4: 0a 51965i bk5: 0a 51965i bk6: 0a 51965i bk7: 0a 51965i bk8: 0a 51965i bk9: 0a 51965i bk10: 0a 51967i bk11: 0a 51967i bk12: 0a 51967i bk13: 0a 51967i bk14: 0a 51967i bk15: 0a 51967i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000577301
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=51966 n_nop=51932 n_act=4 n_pre=2 n_req=14 n_rd=28 n_write=0 bw_util=0.001078
n_activity=274 dram_eff=0.2044
bk0: 16a 51897i bk1: 12a 51902i bk2: 0a 51964i bk3: 0a 51965i bk4: 0a 51965i bk5: 0a 51965i bk6: 0a 51965i bk7: 0a 51965i bk8: 0a 51965i bk9: 0a 51966i bk10: 0a 51966i bk11: 0a 51967i bk12: 0a 51967i bk13: 0a 51967i bk14: 0a 51967i bk15: 0a 51968i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000500327
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=51966 n_nop=51934 n_act=5 n_pre=3 n_req=12 n_rd=24 n_write=0 bw_util=0.0009237
n_activity=278 dram_eff=0.1727
bk0: 14a 51876i bk1: 10a 51901i bk2: 0a 51965i bk3: 0a 51965i bk4: 0a 51965i bk5: 0a 51965i bk6: 0a 51965i bk7: 0a 51965i bk8: 0a 51966i bk9: 0a 51966i bk10: 0a 51967i bk11: 0a 51967i bk12: 0a 51967i bk13: 0a 51967i bk14: 0a 51967i bk15: 0a 51967i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000615787
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=51966 n_nop=51938 n_act=3 n_pre=1 n_req=12 n_rd=24 n_write=0 bw_util=0.0009237
n_activity=204 dram_eff=0.2353
bk0: 16a 51892i bk1: 8a 51935i bk2: 0a 51965i bk3: 0a 51965i bk4: 0a 51965i bk5: 0a 51965i bk6: 0a 51965i bk7: 0a 51966i bk8: 0a 51966i bk9: 0a 51966i bk10: 0a 51966i bk11: 0a 51967i bk12: 0a 51967i bk13: 0a 51967i bk14: 0a 51967i bk15: 0a 51967i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00034638
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=51966 n_nop=51938 n_act=3 n_pre=1 n_req=12 n_rd=24 n_write=0 bw_util=0.0009237
n_activity=216 dram_eff=0.2222
bk0: 16a 51894i bk1: 8a 51935i bk2: 0a 51964i bk3: 0a 51965i bk4: 0a 51965i bk5: 0a 51965i bk6: 0a 51965i bk7: 0a 51965i bk8: 0a 51966i bk9: 0a 51966i bk10: 0a 51967i bk11: 0a 51967i bk12: 0a 51967i bk13: 0a 51967i bk14: 0a 51967i bk15: 0a 51967i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000577301
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=51966 n_nop=51940 n_act=3 n_pre=1 n_req=11 n_rd=22 n_write=0 bw_util=0.0008467
n_activity=203 dram_eff=0.2167
bk0: 14a 51898i bk1: 8a 51937i bk2: 0a 51964i bk3: 0a 51965i bk4: 0a 51965i bk5: 0a 51965i bk6: 0a 51965i bk7: 0a 51965i bk8: 0a 51965i bk9: 0a 51967i bk10: 0a 51967i bk11: 0a 51967i bk12: 0a 51967i bk13: 0a 51967i bk14: 0a 51967i bk15: 0a 51967i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=5.77301e-05

========= L2 cache stats =========
L2_cache_bank[0]: Access = 259, Miss = 9, Miss_rate = 0.035, Pending_hits = 25, Reservation_fails = 658
L2_cache_bank[1]: Access = 156, Miss = 6, Miss_rate = 0.038, Pending_hits = 18, Reservation_fails = 384
L2_cache_bank[2]: Access = 222, Miss = 8, Miss_rate = 0.036, Pending_hits = 22, Reservation_fails = 523
L2_cache_bank[3]: Access = 138, Miss = 6, Miss_rate = 0.043, Pending_hits = 15, Reservation_fails = 288
L2_cache_bank[4]: Access = 175, Miss = 7, Miss_rate = 0.040, Pending_hits = 21, Reservation_fails = 647
L2_cache_bank[5]: Access = 148, Miss = 5, Miss_rate = 0.034, Pending_hits = 13, Reservation_fails = 296
L2_cache_bank[6]: Access = 171, Miss = 8, Miss_rate = 0.047, Pending_hits = 23, Reservation_fails = 412
L2_cache_bank[7]: Access = 111, Miss = 4, Miss_rate = 0.036, Pending_hits = 12, Reservation_fails = 402
L2_cache_bank[8]: Access = 187, Miss = 8, Miss_rate = 0.043, Pending_hits = 24, Reservation_fails = 469
L2_cache_bank[9]: Access = 110, Miss = 4, Miss_rate = 0.036, Pending_hits = 10, Reservation_fails = 310
L2_cache_bank[10]: Access = 150, Miss = 7, Miss_rate = 0.047, Pending_hits = 20, Reservation_fails = 430
L2_cache_bank[11]: Access = 111, Miss = 4, Miss_rate = 0.036, Pending_hits = 12, Reservation_fails = 184
L2_total_cache_accesses = 1938
L2_total_cache_misses = 76
L2_total_cache_miss_rate = 0.0392
L2_total_cache_pending_hits = 215
L2_total_cache_reservation_fails = 5003
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 869
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 161
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3234
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 478
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 289
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 51
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1660
L2_cache_data_port_util = 0.011
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=7748
icnt_total_pkts_simt_to_mem=2636
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.4911
	minimum = 6
	maximum = 42
Network latency average = 8.80516
	minimum = 6
	maximum = 34
Slowest packet = 2760
Flit latency average = 7.76094
	minimum = 6
	maximum = 34
Slowest flit = 7627
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00225244
	minimum = 0.00173141 (at node 18)
	maximum = 0.00465318 (at node 15)
Accepted packet rate average = 0.00225244
	minimum = 0.00173141 (at node 18)
	maximum = 0.00465318 (at node 15)
Injected flit rate average = 0.00554093
	minimum = 0.00292176 (at node 8)
	maximum = 0.0159074 (at node 15)
Accepted flit rate average= 0.00554093
	minimum = 0.00302998 (at node 21)
	maximum = 0.00822422 (at node 10)
Injected packet length average = 2.45996
Accepted packet length average = 2.45996
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (4 samples)
	minimum = nan (4 samples)
	maximum = -nan (4 samples)
Network latency average = -nan (4 samples)
	minimum = nan (4 samples)
	maximum = -nan (4 samples)
Flit latency average = -nan (4 samples)
	minimum = nan (4 samples)
	maximum = -nan (4 samples)
Fragmentation average = -nan (4 samples)
	minimum = nan (4 samples)
	maximum = -nan (4 samples)
Injected packet rate average = -nan (4 samples)
	minimum = -nan (4 samples)
	maximum = -nan (4 samples)
Accepted packet rate average = -nan (4 samples)
	minimum = -nan (4 samples)
	maximum = -nan (4 samples)
Injected flit rate average = -nan (4 samples)
	minimum = -nan (4 samples)
	maximum = -nan (4 samples)
Accepted flit rate average = -nan (4 samples)
	minimum = -nan (4 samples)
	maximum = -nan (4 samples)
Injected packet size average = -nan (4 samples)
Accepted packet size average = -nan (4 samples)
Hops average = -nan (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 15 sec (75 sec)
gpgpu_simulation_rate = 205309 (inst/sec)
gpgpu_simulation_rate = 524 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400fa0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14calculate_tempiPfS_iiiiffffff' to stream 0, gridDim= (8,8,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39370)
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39370)
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39370)
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39370)
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39370)
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39370)
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39370)
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39370)
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39370)
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39370)
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39370)
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39370)
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39370)
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39370)
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39370)
GPGPU-Sim uArch: core: 11, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39370)
GPGPU-Sim uArch: core: 12, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39370)
GPGPU-Sim uArch: core: 13, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39370)
GPGPU-Sim uArch: core: 14, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39370)
GPGPU-Sim uArch: core:  0, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39370)
GPGPU-Sim uArch: core:  1, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39370)
GPGPU-Sim uArch: core:  2, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39370)
GPGPU-Sim uArch: core:  3, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39370)
GPGPU-Sim uArch: core:  4, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39370)
GPGPU-Sim uArch: core:  5, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39370)
GPGPU-Sim uArch: core:  6, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39370)
GPGPU-Sim uArch: core:  7, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39370)
GPGPU-Sim uArch: core:  8, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39370)
GPGPU-Sim uArch: core:  9, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39370)
GPGPU-Sim uArch: core: 10, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39370)
GPGPU-Sim uArch: core: 11, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39370)
GPGPU-Sim uArch: core: 12, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39370)
GPGPU-Sim uArch: core: 13, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39370)
GPGPU-Sim uArch: core: 14, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39370)
GPGPU-Sim uArch: core:  0, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39370)
GPGPU-Sim uArch: core:  1, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39370)
GPGPU-Sim uArch: core:  2, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39370)
GPGPU-Sim uArch: core:  3, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39370)
GPGPU-Sim uArch: core:  4, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39370)
GPGPU-Sim uArch: core:  5, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39370)
GPGPU-Sim uArch: core:  6, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39370)
GPGPU-Sim uArch: core:  7, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39370)
GPGPU-Sim uArch: core:  8, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39370)
GPGPU-Sim uArch: core:  9, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39370)
GPGPU-Sim uArch: core: 10, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39370)
GPGPU-Sim uArch: core: 11, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39370)
GPGPU-Sim uArch: core: 12, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39370)
GPGPU-Sim uArch: core: 13, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39370)
GPGPU-Sim uArch: core: 14, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39370)
GPGPU-Sim uArch: core:  0, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39370)
GPGPU-Sim uArch: core:  1, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39370)
GPGPU-Sim uArch: core:  2, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39370)
GPGPU-Sim uArch: core:  3, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39370)
GPGPU-Sim uArch: core:  4, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39370)
GPGPU-Sim uArch: core:  5, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39370)
GPGPU-Sim uArch: core:  6, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39370)
GPGPU-Sim uArch: core:  7, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39370)
GPGPU-Sim uArch: core:  8, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39370)
GPGPU-Sim uArch: core:  9, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39370)
GPGPU-Sim uArch: core: 10, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39370)
GPGPU-Sim PTX: 15900000 instructions simulated : ctaid=(1,0,0) tid=(13,15,0)
GPGPU-Sim PTX: 16000000 instructions simulated : ctaid=(2,2,0) tid=(13,15,0)
GPGPU-Sim uArch: cycles simulated: 39870  inst.: 15601022 (ipc=405.6) sim_rate=205276 (inst/sec) elapsed = 0:0:01:16 / Thu Apr 12 16:14:43 2018
GPGPU-Sim PTX: 16100000 instructions simulated : ctaid=(4,0,0) tid=(13,3,0)
GPGPU-Sim PTX: 16200000 instructions simulated : ctaid=(0,4,0) tid=(1,0,0)
GPGPU-Sim PTX: 16300000 instructions simulated : ctaid=(5,1,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 40370  inst.: 15857714 (ipc=459.5) sim_rate=203304 (inst/sec) elapsed = 0:0:01:18 / Thu Apr 12 16:14:45 2018
GPGPU-Sim PTX: 16400000 instructions simulated : ctaid=(5,3,0) tid=(1,14,0)
GPGPU-Sim PTX: 16500000 instructions simulated : ctaid=(1,6,0) tid=(1,8,0)
GPGPU-Sim PTX: 16600000 instructions simulated : ctaid=(3,4,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 40870  inst.: 16204730 (ipc=537.7) sim_rate=202559 (inst/sec) elapsed = 0:0:01:20 / Thu Apr 12 16:14:47 2018
GPGPU-Sim PTX: 16700000 instructions simulated : ctaid=(0,6,0) tid=(9,5,0)
GPGPU-Sim PTX: 16800000 instructions simulated : ctaid=(7,0,0) tid=(5,1,0)
GPGPU-Sim PTX: 16900000 instructions simulated : ctaid=(0,1,0) tid=(13,14,0)
GPGPU-Sim PTX: 17000000 instructions simulated : ctaid=(5,3,0) tid=(5,9,0)
GPGPU-Sim uArch: cycles simulated: 41370  inst.: 16598286 (ipc=600.0) sim_rate=202418 (inst/sec) elapsed = 0:0:01:22 / Thu Apr 12 16:14:49 2018
GPGPU-Sim PTX: 17100000 instructions simulated : ctaid=(5,1,0) tid=(12,11,0)
GPGPU-Sim PTX: 17200000 instructions simulated : ctaid=(5,1,0) tid=(8,7,0)
GPGPU-Sim PTX: 17300000 instructions simulated : ctaid=(0,3,0) tid=(5,6,0)
GPGPU-Sim PTX: 17400000 instructions simulated : ctaid=(4,3,0) tid=(10,13,0)
GPGPU-Sim uArch: cycles simulated: 41870  inst.: 16960404 (ipc=624.9) sim_rate=201909 (inst/sec) elapsed = 0:0:01:24 / Thu Apr 12 16:14:51 2018
GPGPU-Sim PTX: 17500000 instructions simulated : ctaid=(4,1,0) tid=(7,4,0)
GPGPU-Sim PTX: 17600000 instructions simulated : ctaid=(5,1,0) tid=(6,8,0)
GPGPU-Sim PTX: 17700000 instructions simulated : ctaid=(7,2,0) tid=(7,12,0)
GPGPU-Sim uArch: cycles simulated: 42370  inst.: 17231301 (ipc=611.0) sim_rate=202721 (inst/sec) elapsed = 0:0:01:25 / Thu Apr 12 16:14:52 2018
GPGPU-Sim PTX: 17800000 instructions simulated : ctaid=(6,2,0) tid=(8,10,0)
GPGPU-Sim PTX: 17900000 instructions simulated : ctaid=(5,1,0) tid=(13,7,0)
GPGPU-Sim PTX: 18000000 instructions simulated : ctaid=(4,0,0) tid=(11,12,0)
GPGPU-Sim uArch: cycles simulated: 42870  inst.: 17559774 (ipc=617.6) sim_rate=201836 (inst/sec) elapsed = 0:0:01:27 / Thu Apr 12 16:14:54 2018
GPGPU-Sim PTX: 18100000 instructions simulated : ctaid=(5,4,0) tid=(15,9,0)
GPGPU-Sim PTX: 18200000 instructions simulated : ctaid=(5,2,0) tid=(4,3,0)
GPGPU-Sim PTX: 18300000 instructions simulated : ctaid=(1,2,0) tid=(8,4,0)
GPGPU-Sim uArch: cycles simulated: 43370  inst.: 17869059 (ipc=617.7) sim_rate=200775 (inst/sec) elapsed = 0:0:01:29 / Thu Apr 12 16:14:56 2018
GPGPU-Sim PTX: 18400000 instructions simulated : ctaid=(3,0,0) tid=(8,12,0)
GPGPU-Sim PTX: 18500000 instructions simulated : ctaid=(4,1,0) tid=(10,2,0)
GPGPU-Sim PTX: 18600000 instructions simulated : ctaid=(1,0,0) tid=(9,0,0)
GPGPU-Sim uArch: cycles simulated: 43870  inst.: 18192217 (ipc=620.9) sim_rate=199914 (inst/sec) elapsed = 0:0:01:31 / Thu Apr 12 16:14:58 2018
GPGPU-Sim PTX: 18700000 instructions simulated : ctaid=(0,2,0) tid=(4,13,0)
GPGPU-Sim PTX: 18800000 instructions simulated : ctaid=(6,2,0) tid=(8,4,0)
GPGPU-Sim PTX: 18900000 instructions simulated : ctaid=(1,3,0) tid=(10,10,0)
GPGPU-Sim uArch: cycles simulated: 44370  inst.: 18412465 (ipc=602.8) sim_rate=200135 (inst/sec) elapsed = 0:0:01:32 / Thu Apr 12 16:14:59 2018
GPGPU-Sim PTX: 19000000 instructions simulated : ctaid=(2,2,0) tid=(2,9,0)
GPGPU-Sim PTX: 19100000 instructions simulated : ctaid=(7,1,0) tid=(11,6,0)
GPGPU-Sim PTX: 19200000 instructions simulated : ctaid=(3,0,0) tid=(10,11,0)
GPGPU-Sim uArch: cycles simulated: 44870  inst.: 18704767 (ipc=601.2) sim_rate=201126 (inst/sec) elapsed = 0:0:01:33 / Thu Apr 12 16:15:00 2018
GPGPU-Sim PTX: 19300000 instructions simulated : ctaid=(1,0,0) tid=(10,11,0)
GPGPU-Sim PTX: 19400000 instructions simulated : ctaid=(3,3,0) tid=(8,2,0)
GPGPU-Sim uArch: cycles simulated: 45370  inst.: 18935156 (ipc=589.5) sim_rate=199317 (inst/sec) elapsed = 0:0:01:35 / Thu Apr 12 16:15:02 2018
GPGPU-Sim PTX: 19500000 instructions simulated : ctaid=(2,3,0) tid=(12,6,0)
GPGPU-Sim PTX: 19600000 instructions simulated : ctaid=(1,0,0) tid=(5,8,0)
GPGPU-Sim PTX: 19700000 instructions simulated : ctaid=(6,0,0) tid=(10,4,0)
GPGPU-Sim uArch: cycles simulated: 45870  inst.: 19171564 (ipc=580.5) sim_rate=199703 (inst/sec) elapsed = 0:0:01:36 / Thu Apr 12 16:15:03 2018
GPGPU-Sim PTX: 19800000 instructions simulated : ctaid=(3,3,0) tid=(10,8,0)
GPGPU-Sim PTX: 19900000 instructions simulated : ctaid=(4,3,0) tid=(8,1,0)
GPGPU-Sim uArch: cycles simulated: 46370  inst.: 19405628 (ipc=572.5) sim_rate=198016 (inst/sec) elapsed = 0:0:01:38 / Thu Apr 12 16:15:05 2018
GPGPU-Sim PTX: 20000000 instructions simulated : ctaid=(0,2,0) tid=(4,14,0)
GPGPU-Sim PTX: 20100000 instructions simulated : ctaid=(1,7,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 46870  inst.: 19632092 (ipc=564.5) sim_rate=198303 (inst/sec) elapsed = 0:0:01:39 / Thu Apr 12 16:15:06 2018
GPGPU-Sim PTX: 20200000 instructions simulated : ctaid=(4,0,0) tid=(6,3,0)
GPGPU-Sim PTX: 20300000 instructions simulated : ctaid=(0,5,0) tid=(7,10,0)
GPGPU-Sim PTX: 20400000 instructions simulated : ctaid=(4,2,0) tid=(8,4,0)
GPGPU-Sim uArch: cycles simulated: 47370  inst.: 19903954 (ipc=563.2) sim_rate=197068 (inst/sec) elapsed = 0:0:01:41 / Thu Apr 12 16:15:08 2018
GPGPU-Sim PTX: 20500000 instructions simulated : ctaid=(6,3,0) tid=(11,1,0)
GPGPU-Sim PTX: 20600000 instructions simulated : ctaid=(3,3,0) tid=(3,6,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (8307,39370), 3 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 256, initialized @(8308,39370)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (8349,39370), 3 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 256, initialized @(8350,39370)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (8376,39370), 3 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 256, initialized @(8377,39370)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (8400,39370), 3 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 256, initialized @(8401,39370)
GPGPU-Sim PTX: 20700000 instructions simulated : ctaid=(1,4,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 47870  inst.: 20169783 (ipc=561.4) sim_rate=195823 (inst/sec) elapsed = 0:0:01:43 / Thu Apr 12 16:15:10 2018
GPGPU-Sim uArch: Shader 14 finished CTA #0 (8507,39370), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (8514,39370), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (8516,39370), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (8519,39370), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (8531,39370), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (8533,39370), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (8578,39370), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (8585,39370), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (8585,39370), 3 CTAs running
GPGPU-Sim PTX: 20800000 instructions simulated : ctaid=(7,7,0) tid=(6,7,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (8689,39370), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (8794,39370), 3 CTAs running
GPGPU-Sim PTX: 20900000 instructions simulated : ctaid=(2,4,0) tid=(5,14,0)
GPGPU-Sim uArch: cycles simulated: 48370  inst.: 20424314 (ipc=558.5) sim_rate=196387 (inst/sec) elapsed = 0:0:01:44 / Thu Apr 12 16:15:11 2018
GPGPU-Sim PTX: 21000000 instructions simulated : ctaid=(1,3,0) tid=(15,15,0)
GPGPU-Sim PTX: 21100000 instructions simulated : ctaid=(7,4,0) tid=(11,4,0)
GPGPU-Sim PTX: 21200000 instructions simulated : ctaid=(7,4,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 48870  inst.: 20670493 (ipc=555.0) sim_rate=195004 (inst/sec) elapsed = 0:0:01:46 / Thu Apr 12 16:15:13 2018
GPGPU-Sim PTX: 21300000 instructions simulated : ctaid=(3,5,0) tid=(12,3,0)
GPGPU-Sim PTX: 21400000 instructions simulated : ctaid=(5,4,0) tid=(12,4,0)
GPGPU-Sim PTX: 21500000 instructions simulated : ctaid=(2,4,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 49370  inst.: 20915413 (ipc=551.7) sim_rate=195471 (inst/sec) elapsed = 0:0:01:47 / Thu Apr 12 16:15:14 2018
GPGPU-Sim uArch: Shader 14 finished CTA #1 (10049,39370), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (10052,39370), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (10118,39370), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (10133,39370), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (10138,39370), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (10156,39370), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (10168,39370), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (10184,39370), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (10232,39370), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (10234,39370), 2 CTAs running
GPGPU-Sim PTX: 21600000 instructions simulated : ctaid=(6,5,0) tid=(9,10,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (10264,39370), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (10322,39370), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (10353,39370), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (10357,39370), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (10367,39370), 2 CTAs running
GPGPU-Sim PTX: 21700000 instructions simulated : ctaid=(1,6,0) tid=(8,7,0)
GPGPU-Sim uArch: cycles simulated: 49870  inst.: 21134779 (ipc=546.3) sim_rate=193897 (inst/sec) elapsed = 0:0:01:49 / Thu Apr 12 16:15:16 2018
GPGPU-Sim PTX: 21800000 instructions simulated : ctaid=(1,6,0) tid=(2,6,0)
GPGPU-Sim PTX: 21900000 instructions simulated : ctaid=(3,5,0) tid=(11,10,0)
GPGPU-Sim uArch: cycles simulated: 50370  inst.: 21388423 (ipc=544.6) sim_rate=194440 (inst/sec) elapsed = 0:0:01:50 / Thu Apr 12 16:15:17 2018
GPGPU-Sim PTX: 22000000 instructions simulated : ctaid=(2,6,0) tid=(6,0,0)
GPGPU-Sim PTX: 22100000 instructions simulated : ctaid=(3,4,0) tid=(6,15,0)
GPGPU-Sim PTX: 22200000 instructions simulated : ctaid=(6,4,0) tid=(6,11,0)
GPGPU-Sim uArch: cycles simulated: 50870  inst.: 21651489 (ipc=543.8) sim_rate=193316 (inst/sec) elapsed = 0:0:01:52 / Thu Apr 12 16:15:19 2018
GPGPU-Sim PTX: 22300000 instructions simulated : ctaid=(1,5,0) tid=(5,5,0)
GPGPU-Sim PTX: 22400000 instructions simulated : ctaid=(3,6,0) tid=(8,6,0)
GPGPU-Sim uArch: cycles simulated: 51370  inst.: 21879359 (ipc=540.1) sim_rate=191924 (inst/sec) elapsed = 0:0:01:54 / Thu Apr 12 16:15:21 2018
GPGPU-Sim PTX: 22500000 instructions simulated : ctaid=(4,6,0) tid=(12,6,0)
GPGPU-Sim PTX: 22600000 instructions simulated : ctaid=(0,7,0) tid=(7,4,0)
GPGPU-Sim PTX: 22700000 instructions simulated : ctaid=(3,7,0) tid=(7,13,0)
GPGPU-Sim uArch: cycles simulated: 51870  inst.: 22087239 (ipc=535.1) sim_rate=192062 (inst/sec) elapsed = 0:0:01:55 / Thu Apr 12 16:15:22 2018
GPGPU-Sim PTX: 22800000 instructions simulated : ctaid=(5,6,0) tid=(12,0,0)
GPGPU-Sim PTX: 22900000 instructions simulated : ctaid=(0,7,0) tid=(8,14,0)
GPGPU-Sim uArch: cycles simulated: 52370  inst.: 22297278 (ipc=530.7) sim_rate=190575 (inst/sec) elapsed = 0:0:01:57 / Thu Apr 12 16:15:24 2018
GPGPU-Sim uArch: Shader 0 finished CTA #2 (13002,39370), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (13018,39370), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (13018,39370), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (13057,39370), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (13130,39370), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (13199,39370), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (13203,39370), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (13209,39370), 1 CTAs running
GPGPU-Sim PTX: 23000000 instructions simulated : ctaid=(5,5,0) tid=(5,10,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (13257,39370), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (13282,39370), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (13473,39370), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 52870  inst.: 22449705 (ipc=522.3) sim_rate=190251 (inst/sec) elapsed = 0:0:01:58 / Thu Apr 12 16:15:25 2018
GPGPU-Sim uArch: Shader 12 finished CTA #2 (13501,39370), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (13529,39370), 2 CTAs running
GPGPU-Sim PTX: 23100000 instructions simulated : ctaid=(3,6,0) tid=(15,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (13651,39370), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (13801,39370), 2 CTAs running
GPGPU-Sim PTX: 23200000 instructions simulated : ctaid=(7,6,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 53370  inst.: 22606525 (ipc=514.9) sim_rate=189970 (inst/sec) elapsed = 0:0:01:59 / Thu Apr 12 16:15:26 2018
GPGPU-Sim PTX: 23300000 instructions simulated : ctaid=(1,6,0) tid=(13,11,0)
GPGPU-Sim PTX: 23400000 instructions simulated : ctaid=(3,6,0) tid=(7,15,0)
GPGPU-Sim uArch: cycles simulated: 53870  inst.: 22758646 (ipc=507.6) sim_rate=189655 (inst/sec) elapsed = 0:0:02:00 / Thu Apr 12 16:15:27 2018
GPGPU-Sim uArch: Shader 8 finished CTA #3 (14893,39370), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (14918,39370), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim PTX: 23500000 instructions simulated : ctaid=(6,7,0) tid=(10,14,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (14977,39370), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (14996,39370), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: cycles simulated: 54370  inst.: 22863053 (ipc=497.7) sim_rate=188950 (inst/sec) elapsed = 0:0:02:01 / Thu Apr 12 16:15:28 2018
GPGPU-Sim uArch: Shader 14 finished CTA #3 (15085,39370), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 1 finished CTA #3 (15101,39370), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 2 finished CTA #3 (15128,39370), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (15142,39370), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (15160,39370), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (15258,39370), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (15376,39370), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: cycles simulated: 54870  inst.: 22925241 (ipc=485.6) sim_rate=187911 (inst/sec) elapsed = 0:0:02:02 / Thu Apr 12 16:15:29 2018
GPGPU-Sim PTX: 23600000 instructions simulated : ctaid=(5,7,0) tid=(11,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (16342,39370), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (16359,39370), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (16417,39370), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (16487,39370), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 56370  inst.: 23046926 (ipc=449.9) sim_rate=187373 (inst/sec) elapsed = 0:0:02:03 / Thu Apr 12 16:15:30 2018
GPGPU-Sim PTX: 23700000 instructions simulated : ctaid=(4,7,0) tid=(10,6,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (18105,39370), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (18111,39370), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (18118,39370), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (18308,39370), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: GPU detected kernel 3 '_Z14calculate_tempiPfS_iiiiffffff' finished on shader 6.
Destroy streams for kernel 3: size 0
kernel_name = _Z14calculate_tempiPfS_iiiiffffff 
kernel_launch_uid = 3 
gpu_sim_cycle = 18309
gpu_sim_insn = 7699119
gpu_ipc =     420.5101
gpu_tot_sim_cycle = 57679
gpu_tot_sim_insn = 23097357
gpu_tot_ipc =     400.4465
gpu_tot_issued_cta = 192
max_total_param_size = 0
gpu_stall_dramfull = 6343
gpu_stall_icnt2sh    = 8168
gpu_total_sim_rate=187783

========= Core RFC stats =========
	Total RFC Accesses     = 2144165
	Total RFC Misses       = 1284640
	Total RFC Read Misses  = 463196
	Total RFC Write Misses = 821444
	Total RFC Evictions    = 841781

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 560508
	L1I_total_cache_misses = 7775
	L1I_total_cache_miss_rate = 0.0139
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 428, Miss = 86, Miss_rate = 0.201, Pending_hits = 87, Reservation_fails = 0
	L1D_cache_core[1]: Access = 448, Miss = 92, Miss_rate = 0.205, Pending_hits = 82, Reservation_fails = 0
	L1D_cache_core[2]: Access = 431, Miss = 89, Miss_rate = 0.206, Pending_hits = 86, Reservation_fails = 0
	L1D_cache_core[3]: Access = 478, Miss = 95, Miss_rate = 0.199, Pending_hits = 82, Reservation_fails = 0
	L1D_cache_core[4]: Access = 434, Miss = 90, Miss_rate = 0.207, Pending_hits = 80, Reservation_fails = 0
	L1D_cache_core[5]: Access = 426, Miss = 88, Miss_rate = 0.207, Pending_hits = 86, Reservation_fails = 0
	L1D_cache_core[6]: Access = 450, Miss = 89, Miss_rate = 0.198, Pending_hits = 84, Reservation_fails = 0
	L1D_cache_core[7]: Access = 468, Miss = 91, Miss_rate = 0.194, Pending_hits = 83, Reservation_fails = 0
	L1D_cache_core[8]: Access = 442, Miss = 90, Miss_rate = 0.204, Pending_hits = 80, Reservation_fails = 0
	L1D_cache_core[9]: Access = 454, Miss = 92, Miss_rate = 0.203, Pending_hits = 77, Reservation_fails = 0
	L1D_cache_core[10]: Access = 449, Miss = 90, Miss_rate = 0.200, Pending_hits = 80, Reservation_fails = 0
	L1D_cache_core[11]: Access = 458, Miss = 92, Miss_rate = 0.201, Pending_hits = 80, Reservation_fails = 0
	L1D_cache_core[12]: Access = 445, Miss = 88, Miss_rate = 0.198, Pending_hits = 77, Reservation_fails = 0
	L1D_cache_core[13]: Access = 454, Miss = 89, Miss_rate = 0.196, Pending_hits = 78, Reservation_fails = 0
	L1D_cache_core[14]: Access = 428, Miss = 86, Miss_rate = 0.201, Pending_hits = 85, Reservation_fails = 0
	L1D_total_cache_accesses = 6693
	L1D_total_cache_misses = 1347
	L1D_total_cache_miss_rate = 0.2013
	L1D_total_cache_pending_hits = 1227
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.002
L1C_cache:
	L1C_total_cache_accesses = 89928
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0053
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3425
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1227
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1324
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 89448
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 694
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 23
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 552733
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 7775
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1500, 1671, 1762, 2472, 2472, 2283, 2011, 1737, 1737, 2007, 2277, 2466, 2466, 2277, 2007, 1737, 1737, 2007, 2277, 2466, 2466, 2277, 2007, 1737, 1737, 2008, 2278, 2467, 2145, 2019, 1500, 1500, 
gpgpu_n_tot_thrd_icount = 33532032
gpgpu_n_tot_w_icount = 1047876
gpgpu_n_stall_shd_mem = 7161
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1324
gpgpu_n_mem_write_global = 717
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 69984
gpgpu_n_store_insn = 2700
gpgpu_n_shmem_insn = 810135
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2181996
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3741
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:145240	W0_Idle:85182	W0_Scoreboard:228188	W1:0	W2:258	W3:1932	W4:4719	W5:3726	W6:14172	W7:3492	W8:93450	W9:3492	W10:15450	W11:1695	W12:90768	W13:1695	W14:16692	W15:75	W16:101148	W17:36	W18:9798	W19:36	W20:96834	W21:36	W22:5796	W23:0	W24:100008	W25:0	W26:5796	W27:0	W28:92388	W29:0	W30:0	W31:0	W32:384384
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 10592 {8:1324,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 39240 {40:555,72:78,136:84,}
traffic_breakdown_coretomem[INST_ACC_R] = 3568 {8:446,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 180064 {136:1324,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5736 {8:717,}
traffic_breakdown_memtocore[INST_ACC_R] = 60656 {136:446,}
maxmrqlatency = 20 
maxdqlatency = 0 
maxmflatency = 600 
averagemflatency = 247 
max_icnt2mem_latency = 376 
max_icnt2sh_latency = 57678 
mrq_lat_table:63 	6 	1 	3 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1251 	737 	68 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1834 	395 	130 	54 	74 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	304 	659 	338 	38 	0 	0 	0 	0 	0 	0 	163 	196 	358 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	54 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         5         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      1340      4640         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1296      7025         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1643     12922         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      3469         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      4279         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5556         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.250000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.333333  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  7.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 76/15 = 5.066667
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         9         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         7         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 76
min_bank_accesses = 0!
chip skew: 15/11 = 1.36
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       7442      6043    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       8160      5682    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       5407      6343    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       5988      8486    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       6076      8920    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       5770      7453    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        600       573         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        579       511         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        429       535         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        570       527         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        538       559         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        575       438         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=76133 n_nop=76093 n_act=6 n_pre=4 n_req=15 n_rd=30 n_write=0 bw_util=0.0007881
n_activity=355 dram_eff=0.169
bk0: 18a 76010i bk1: 12a 76068i bk2: 0a 76131i bk3: 0a 76132i bk4: 0a 76132i bk5: 0a 76132i bk6: 0a 76132i bk7: 0a 76132i bk8: 0a 76132i bk9: 0a 76132i bk10: 0a 76134i bk11: 0a 76134i bk12: 0a 76134i bk13: 0a 76134i bk14: 0a 76134i bk15: 0a 76134i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000394047
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=76133 n_nop=76099 n_act=4 n_pre=2 n_req=14 n_rd=28 n_write=0 bw_util=0.0007356
n_activity=274 dram_eff=0.2044
bk0: 16a 76064i bk1: 12a 76069i bk2: 0a 76131i bk3: 0a 76132i bk4: 0a 76132i bk5: 0a 76132i bk6: 0a 76132i bk7: 0a 76132i bk8: 0a 76132i bk9: 0a 76133i bk10: 0a 76133i bk11: 0a 76134i bk12: 0a 76134i bk13: 0a 76134i bk14: 0a 76134i bk15: 0a 76135i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000341508
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=76133 n_nop=76101 n_act=5 n_pre=3 n_req=12 n_rd=24 n_write=0 bw_util=0.0006305
n_activity=278 dram_eff=0.1727
bk0: 14a 76043i bk1: 10a 76068i bk2: 0a 76132i bk3: 0a 76132i bk4: 0a 76132i bk5: 0a 76132i bk6: 0a 76132i bk7: 0a 76132i bk8: 0a 76133i bk9: 0a 76133i bk10: 0a 76134i bk11: 0a 76134i bk12: 0a 76134i bk13: 0a 76134i bk14: 0a 76134i bk15: 0a 76134i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000420317
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=76133 n_nop=76105 n_act=3 n_pre=1 n_req=12 n_rd=24 n_write=0 bw_util=0.0006305
n_activity=204 dram_eff=0.2353
bk0: 16a 76059i bk1: 8a 76102i bk2: 0a 76132i bk3: 0a 76132i bk4: 0a 76132i bk5: 0a 76132i bk6: 0a 76132i bk7: 0a 76133i bk8: 0a 76133i bk9: 0a 76133i bk10: 0a 76133i bk11: 0a 76134i bk12: 0a 76134i bk13: 0a 76134i bk14: 0a 76134i bk15: 0a 76134i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000236428
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=76133 n_nop=76105 n_act=3 n_pre=1 n_req=12 n_rd=24 n_write=0 bw_util=0.0006305
n_activity=216 dram_eff=0.2222
bk0: 16a 76061i bk1: 8a 76102i bk2: 0a 76131i bk3: 0a 76132i bk4: 0a 76132i bk5: 0a 76132i bk6: 0a 76132i bk7: 0a 76132i bk8: 0a 76133i bk9: 0a 76133i bk10: 0a 76134i bk11: 0a 76134i bk12: 0a 76134i bk13: 0a 76134i bk14: 0a 76134i bk15: 0a 76134i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000394047
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=76133 n_nop=76107 n_act=3 n_pre=1 n_req=11 n_rd=22 n_write=0 bw_util=0.0005779
n_activity=203 dram_eff=0.2167
bk0: 14a 76065i bk1: 8a 76104i bk2: 0a 76131i bk3: 0a 76132i bk4: 0a 76132i bk5: 0a 76132i bk6: 0a 76132i bk7: 0a 76132i bk8: 0a 76132i bk9: 0a 76134i bk10: 0a 76134i bk11: 0a 76134i bk12: 0a 76134i bk13: 0a 76134i bk14: 0a 76134i bk15: 0a 76134i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=3.94047e-05

========= L2 cache stats =========
L2_cache_bank[0]: Access = 347, Miss = 9, Miss_rate = 0.026, Pending_hits = 25, Reservation_fails = 658
L2_cache_bank[1]: Access = 204, Miss = 6, Miss_rate = 0.029, Pending_hits = 18, Reservation_fails = 384
L2_cache_bank[2]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 22, Reservation_fails = 523
L2_cache_bank[3]: Access = 170, Miss = 6, Miss_rate = 0.035, Pending_hits = 15, Reservation_fails = 288
L2_cache_bank[4]: Access = 231, Miss = 7, Miss_rate = 0.030, Pending_hits = 21, Reservation_fails = 647
L2_cache_bank[5]: Access = 201, Miss = 5, Miss_rate = 0.025, Pending_hits = 13, Reservation_fails = 296
L2_cache_bank[6]: Access = 205, Miss = 8, Miss_rate = 0.039, Pending_hits = 23, Reservation_fails = 412
L2_cache_bank[7]: Access = 145, Miss = 4, Miss_rate = 0.028, Pending_hits = 12, Reservation_fails = 402
L2_cache_bank[8]: Access = 235, Miss = 8, Miss_rate = 0.034, Pending_hits = 24, Reservation_fails = 469
L2_cache_bank[9]: Access = 143, Miss = 4, Miss_rate = 0.028, Pending_hits = 10, Reservation_fails = 310
L2_cache_bank[10]: Access = 188, Miss = 7, Miss_rate = 0.037, Pending_hits = 20, Reservation_fails = 430
L2_cache_bank[11]: Access = 145, Miss = 4, Miss_rate = 0.028, Pending_hits = 12, Reservation_fails = 184
L2_total_cache_accesses = 2502
L2_total_cache_misses = 76
L2_total_cache_miss_rate = 0.0304
L2_total_cache_pending_hits = 215
L2_total_cache_reservation_fails = 5003
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1105
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 161
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3234
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 717
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 378
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 51
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1660
L2_cache_data_port_util = 0.010
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=9612
icnt_total_pkts_simt_to_mem=3549
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.45213
	minimum = 6
	maximum = 34
Network latency average = 8.8023
	minimum = 6
	maximum = 34
Slowest packet = 3879
Flit latency average = 7.73317
	minimum = 6
	maximum = 34
Slowest flit = 10387
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00228182
	minimum = 0.00174777 (at node 18)
	maximum = 0.00480638 (at node 15)
Accepted packet rate average = 0.00228182
	minimum = 0.00174777 (at node 18)
	maximum = 0.00480638 (at node 15)
Injected flit rate average = 0.00561756
	minimum = 0.00294937 (at node 8)
	maximum = 0.0166039 (at node 15)
Accepted flit rate average= 0.00561756
	minimum = 0.00305861 (at node 21)
	maximum = 0.00835655 (at node 13)
Injected packet length average = 2.46188
Accepted packet length average = 2.46188
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (5 samples)
	minimum = nan (5 samples)
	maximum = -nan (5 samples)
Network latency average = -nan (5 samples)
	minimum = nan (5 samples)
	maximum = -nan (5 samples)
Flit latency average = -nan (5 samples)
	minimum = nan (5 samples)
	maximum = -nan (5 samples)
Fragmentation average = -nan (5 samples)
	minimum = nan (5 samples)
	maximum = -nan (5 samples)
Injected packet rate average = -nan (5 samples)
	minimum = -nan (5 samples)
	maximum = -nan (5 samples)
Accepted packet rate average = -nan (5 samples)
	minimum = -nan (5 samples)
	maximum = -nan (5 samples)
Injected flit rate average = -nan (5 samples)
	minimum = -nan (5 samples)
	maximum = -nan (5 samples)
Accepted flit rate average = -nan (5 samples)
	minimum = -nan (5 samples)
	maximum = -nan (5 samples)
Injected packet size average = -nan (5 samples)
Accepted packet size average = -nan (5 samples)
Hops average = -nan (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 3 sec (123 sec)
gpgpu_simulation_rate = 187783 (inst/sec)
gpgpu_simulation_rate = 468 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400fa0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14calculate_tempiPfS_iiiiffffff' to stream 0, gridDim= (8,8,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57679)
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57679)
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57679)
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57679)
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57679)
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57679)
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57679)
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57679)
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57679)
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57679)
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57679)
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57679)
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57679)
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57679)
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57679)
GPGPU-Sim uArch: core:  7, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57679)
GPGPU-Sim uArch: core:  8, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57679)
GPGPU-Sim uArch: core:  9, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57679)
GPGPU-Sim uArch: core: 10, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57679)
GPGPU-Sim uArch: core: 11, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57679)
GPGPU-Sim uArch: core: 12, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57679)
GPGPU-Sim uArch: core: 13, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57679)
GPGPU-Sim uArch: core: 14, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57679)
GPGPU-Sim uArch: core:  0, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57679)
GPGPU-Sim uArch: core:  1, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57679)
GPGPU-Sim uArch: core:  2, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57679)
GPGPU-Sim uArch: core:  3, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57679)
GPGPU-Sim uArch: core:  4, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57679)
GPGPU-Sim uArch: core:  5, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57679)
GPGPU-Sim uArch: core:  6, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57679)
GPGPU-Sim uArch: core:  7, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57679)
GPGPU-Sim uArch: core:  8, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57679)
GPGPU-Sim uArch: core:  9, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57679)
GPGPU-Sim uArch: core: 10, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57679)
GPGPU-Sim uArch: core: 11, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57679)
GPGPU-Sim uArch: core: 12, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57679)
GPGPU-Sim uArch: core: 13, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57679)
GPGPU-Sim uArch: core: 14, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57679)
GPGPU-Sim uArch: core:  0, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57679)
GPGPU-Sim uArch: core:  1, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57679)
GPGPU-Sim uArch: core:  2, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57679)
GPGPU-Sim uArch: core:  3, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57679)
GPGPU-Sim uArch: core:  4, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57679)
GPGPU-Sim uArch: core:  5, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57679)
GPGPU-Sim uArch: core:  6, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57679)
GPGPU-Sim uArch: core:  7, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57679)
GPGPU-Sim uArch: core:  8, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57679)
GPGPU-Sim uArch: core:  9, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57679)
GPGPU-Sim uArch: core: 10, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57679)
GPGPU-Sim uArch: core: 11, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57679)
GPGPU-Sim uArch: core: 12, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57679)
GPGPU-Sim uArch: core: 13, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57679)
GPGPU-Sim uArch: core: 14, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57679)
GPGPU-Sim uArch: core:  0, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57679)
GPGPU-Sim uArch: core:  1, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57679)
GPGPU-Sim uArch: core:  2, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57679)
GPGPU-Sim uArch: core:  3, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57679)
GPGPU-Sim uArch: core:  4, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57679)
GPGPU-Sim uArch: core:  5, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57679)
GPGPU-Sim uArch: core:  6, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57679)
GPGPU-Sim PTX: 23800000 instructions simulated : ctaid=(0,1,0) tid=(12,8,0)
GPGPU-Sim PTX: 23900000 instructions simulated : ctaid=(1,0,0) tid=(12,2,0)
GPGPU-Sim uArch: cycles simulated: 58179  inst.: 23300141 (ipc=405.6) sim_rate=187904 (inst/sec) elapsed = 0:0:02:04 / Thu Apr 12 16:15:31 2018
GPGPU-Sim PTX: 24000000 instructions simulated : ctaid=(4,2,0) tid=(12,4,0)
GPGPU-Sim PTX: 24100000 instructions simulated : ctaid=(0,2,0) tid=(8,8,0)
GPGPU-Sim PTX: 24200000 instructions simulated : ctaid=(3,2,0) tid=(12,2,0)
GPGPU-Sim uArch: cycles simulated: 58679  inst.: 23550501 (ipc=453.1) sim_rate=186908 (inst/sec) elapsed = 0:0:02:06 / Thu Apr 12 16:15:33 2018
GPGPU-Sim PTX: 24300000 instructions simulated : ctaid=(6,3,0) tid=(4,9,0)
GPGPU-Sim PTX: 24400000 instructions simulated : ctaid=(6,0,0) tid=(4,10,0)
GPGPU-Sim PTX: 24500000 instructions simulated : ctaid=(7,6,0) tid=(12,6,0)
GPGPU-Sim uArch: cycles simulated: 59179  inst.: 23909413 (ipc=541.4) sim_rate=188263 (inst/sec) elapsed = 0:0:02:07 / Thu Apr 12 16:15:34 2018
GPGPU-Sim PTX: 24600000 instructions simulated : ctaid=(6,0,0) tid=(4,14,0)
GPGPU-Sim PTX: 24700000 instructions simulated : ctaid=(5,4,0) tid=(8,13,0)
GPGPU-Sim PTX: 24800000 instructions simulated : ctaid=(0,1,0) tid=(4,12,0)
GPGPU-Sim PTX: 24900000 instructions simulated : ctaid=(2,2,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 59679  inst.: 24302045 (ipc=602.3) sim_rate=189859 (inst/sec) elapsed = 0:0:02:08 / Thu Apr 12 16:15:35 2018
GPGPU-Sim PTX: 25000000 instructions simulated : ctaid=(2,1,0) tid=(4,13,0)
GPGPU-Sim PTX: 25100000 instructions simulated : ctaid=(0,1,0) tid=(1,2,0)
GPGPU-Sim PTX: 25200000 instructions simulated : ctaid=(1,2,0) tid=(12,14,0)
GPGPU-Sim PTX: 25300000 instructions simulated : ctaid=(3,4,0) tid=(9,7,0)
GPGPU-Sim uArch: cycles simulated: 60179  inst.: 24661066 (ipc=625.5) sim_rate=189700 (inst/sec) elapsed = 0:0:02:10 / Thu Apr 12 16:15:37 2018
GPGPU-Sim PTX: 25400000 instructions simulated : ctaid=(1,0,0) tid=(10,10,0)
GPGPU-Sim PTX: 25500000 instructions simulated : ctaid=(5,0,0) tid=(14,6,0)
GPGPU-Sim PTX: 25600000 instructions simulated : ctaid=(0,1,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 60679  inst.: 24934856 (ipc=612.5) sim_rate=190342 (inst/sec) elapsed = 0:0:02:11 / Thu Apr 12 16:15:38 2018
GPGPU-Sim PTX: 25700000 instructions simulated : ctaid=(6,2,0) tid=(9,7,0)
GPGPU-Sim PTX: 25800000 instructions simulated : ctaid=(5,1,0) tid=(10,8,0)
GPGPU-Sim PTX: 25900000 instructions simulated : ctaid=(2,5,0) tid=(14,9,0)
GPGPU-Sim uArch: cycles simulated: 61179  inst.: 25256622 (ipc=616.9) sim_rate=191338 (inst/sec) elapsed = 0:0:02:12 / Thu Apr 12 16:15:39 2018
GPGPU-Sim PTX: 26000000 instructions simulated : ctaid=(0,0,0) tid=(6,6,0)
GPGPU-Sim PTX: 26100000 instructions simulated : ctaid=(1,4,0) tid=(12,12,0)
GPGPU-Sim PTX: 26200000 instructions simulated : ctaid=(1,0,0) tid=(1,9,0)
GPGPU-Sim uArch: cycles simulated: 61679  inst.: 25574919 (ipc=619.4) sim_rate=190857 (inst/sec) elapsed = 0:0:02:14 / Thu Apr 12 16:15:41 2018
GPGPU-Sim PTX: 26300000 instructions simulated : ctaid=(0,1,0) tid=(6,4,0)
GPGPU-Sim PTX: 26400000 instructions simulated : ctaid=(7,0,0) tid=(5,15,0)
GPGPU-Sim PTX: 26500000 instructions simulated : ctaid=(2,1,0) tid=(3,6,0)
GPGPU-Sim PTX: 26600000 instructions simulated : ctaid=(7,0,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 62179  inst.: 25895293 (ipc=621.8) sim_rate=191816 (inst/sec) elapsed = 0:0:02:15 / Thu Apr 12 16:15:42 2018
GPGPU-Sim PTX: 26700000 instructions simulated : ctaid=(3,4,0) tid=(1,5,0)
GPGPU-Sim PTX: 26800000 instructions simulated : ctaid=(4,3,0) tid=(13,13,0)
GPGPU-Sim uArch: cycles simulated: 62679  inst.: 26112357 (ipc=603.0) sim_rate=192002 (inst/sec) elapsed = 0:0:02:16 / Thu Apr 12 16:15:43 2018
GPGPU-Sim PTX: 26900000 instructions simulated : ctaid=(4,0,0) tid=(1,15,0)
GPGPU-Sim PTX: 27000000 instructions simulated : ctaid=(7,2,0) tid=(13,13,0)
GPGPU-Sim PTX: 27100000 instructions simulated : ctaid=(5,1,0) tid=(7,12,0)
GPGPU-Sim uArch: cycles simulated: 63179  inst.: 26404684 (ipc=601.3) sim_rate=191338 (inst/sec) elapsed = 0:0:02:18 / Thu Apr 12 16:15:45 2018
GPGPU-Sim PTX: 27200000 instructions simulated : ctaid=(4,3,0) tid=(7,2,0)
GPGPU-Sim PTX: 27300000 instructions simulated : ctaid=(2,1,0) tid=(10,6,0)
GPGPU-Sim uArch: cycles simulated: 63679  inst.: 26632127 (ipc=589.1) sim_rate=191598 (inst/sec) elapsed = 0:0:02:19 / Thu Apr 12 16:15:46 2018
GPGPU-Sim PTX: 27400000 instructions simulated : ctaid=(0,2,0) tid=(7,6,0)
GPGPU-Sim PTX: 27500000 instructions simulated : ctaid=(0,1,0) tid=(10,3,0)
GPGPU-Sim PTX: 27600000 instructions simulated : ctaid=(3,7,0) tid=(15,8,0)
GPGPU-Sim uArch: cycles simulated: 64179  inst.: 26876710 (ipc=581.4) sim_rate=191976 (inst/sec) elapsed = 0:0:02:20 / Thu Apr 12 16:15:47 2018
GPGPU-Sim PTX: 27700000 instructions simulated : ctaid=(5,1,0) tid=(9,7,0)
GPGPU-Sim PTX: 27800000 instructions simulated : ctaid=(0,2,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 64679  inst.: 27099675 (ipc=571.8) sim_rate=192196 (inst/sec) elapsed = 0:0:02:21 / Thu Apr 12 16:15:48 2018
GPGPU-Sim PTX: 27900000 instructions simulated : ctaid=(1,3,0) tid=(11,10,0)
GPGPU-Sim PTX: 28000000 instructions simulated : ctaid=(4,6,0) tid=(7,0,0)
GPGPU-Sim PTX: 28100000 instructions simulated : ctaid=(3,1,0) tid=(9,13,0)
GPGPU-Sim uArch: cycles simulated: 65179  inst.: 27332205 (ipc=564.6) sim_rate=192480 (inst/sec) elapsed = 0:0:02:22 / Thu Apr 12 16:15:49 2018
GPGPU-Sim PTX: 28200000 instructions simulated : ctaid=(1,2,0) tid=(9,3,0)
GPGPU-Sim PTX: 28300000 instructions simulated : ctaid=(0,7,0) tid=(13,5,0)
GPGPU-Sim uArch: cycles simulated: 65679  inst.: 27595727 (ipc=562.3) sim_rate=192977 (inst/sec) elapsed = 0:0:02:23 / Thu Apr 12 16:15:50 2018
GPGPU-Sim PTX: 28400000 instructions simulated : ctaid=(2,6,0) tid=(3,4,0)
GPGPU-Sim PTX: 28500000 instructions simulated : ctaid=(1,2,0) tid=(9,5,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (8265,57679), 3 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 256, initialized @(8266,57679)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (8288,57679), 3 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 256, initialized @(8289,57679)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (8367,57679), 3 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 256, initialized @(8368,57679)
GPGPU-Sim PTX: 28600000 instructions simulated : ctaid=(0,5,0) tid=(11,10,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (8407,57679), 3 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 256, initialized @(8408,57679)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (8425,57679), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (8435,57679), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 66179  inst.: 27864653 (ipc=560.9) sim_rate=192170 (inst/sec) elapsed = 0:0:02:25 / Thu Apr 12 16:15:52 2018
GPGPU-Sim uArch: Shader 1 finished CTA #0 (8513,57679), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (8540,57679), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (8543,57679), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (8568,57679), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (8579,57679), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (8584,57679), 3 CTAs running
GPGPU-Sim PTX: 28700000 instructions simulated : ctaid=(7,2,0) tid=(6,5,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (8613,57679), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (8709,57679), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (8720,57679), 3 CTAs running
GPGPU-Sim PTX: 28800000 instructions simulated : ctaid=(0,2,0) tid=(13,0,0)
GPGPU-Sim PTX: 28900000 instructions simulated : ctaid=(4,6,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 66679  inst.: 28126894 (ipc=558.8) sim_rate=192649 (inst/sec) elapsed = 0:0:02:26 / Thu Apr 12 16:15:53 2018
GPGPU-Sim PTX: 29000000 instructions simulated : ctaid=(1,7,0) tid=(9,10,0)
GPGPU-Sim PTX: 29100000 instructions simulated : ctaid=(7,3,0) tid=(9,7,0)
GPGPU-Sim uArch: cycles simulated: 67179  inst.: 28370608 (ipc=555.1) sim_rate=192997 (inst/sec) elapsed = 0:0:02:27 / Thu Apr 12 16:15:54 2018
GPGPU-Sim PTX: 29200000 instructions simulated : ctaid=(5,4,0) tid=(8,1,0)
GPGPU-Sim PTX: 29300000 instructions simulated : ctaid=(6,2,0) tid=(2,9,0)
GPGPU-Sim PTX: 29400000 instructions simulated : ctaid=(3,5,0) tid=(8,3,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (9976,57679), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 67679  inst.: 28608093 (ipc=551.1) sim_rate=193297 (inst/sec) elapsed = 0:0:02:28 / Thu Apr 12 16:15:55 2018
GPGPU-Sim uArch: Shader 12 finished CTA #1 (10012,57679), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (10033,57679), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (10071,57679), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (10088,57679), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (10135,57679), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (10146,57679), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (10188,57679), 2 CTAs running
GPGPU-Sim PTX: 29500000 instructions simulated : ctaid=(5,4,0) tid=(4,5,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (10201,57679), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (10251,57679), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (10289,57679), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (10398,57679), 2 CTAs running
GPGPU-Sim PTX: 29600000 instructions simulated : ctaid=(1,7,0) tid=(5,2,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (10430,57679), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (10442,57679), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 68179  inst.: 28827770 (ipc=545.8) sim_rate=192185 (inst/sec) elapsed = 0:0:02:30 / Thu Apr 12 16:15:57 2018
GPGPU-Sim uArch: Shader 2 finished CTA #1 (10546,57679), 2 CTAs running
GPGPU-Sim PTX: 29700000 instructions simulated : ctaid=(0,7,0) tid=(11,14,0)
GPGPU-Sim PTX: 29800000 instructions simulated : ctaid=(6,6,0) tid=(4,5,0)
GPGPU-Sim PTX: 29900000 instructions simulated : ctaid=(7,3,0) tid=(9,11,0)
GPGPU-Sim uArch: cycles simulated: 68679  inst.: 29089913 (ipc=544.8) sim_rate=192648 (inst/sec) elapsed = 0:0:02:31 / Thu Apr 12 16:15:58 2018
GPGPU-Sim PTX: 30000000 instructions simulated : ctaid=(1,4,0) tid=(10,5,0)
GPGPU-Sim PTX: 30100000 instructions simulated : ctaid=(6,4,0) tid=(1,15,0)
GPGPU-Sim uArch: cycles simulated: 69179  inst.: 29347044 (ipc=543.5) sim_rate=193072 (inst/sec) elapsed = 0:0:02:32 / Thu Apr 12 16:15:59 2018
GPGPU-Sim PTX: 30200000 instructions simulated : ctaid=(5,4,0) tid=(6,12,0)
GPGPU-Sim PTX: 30300000 instructions simulated : ctaid=(0,4,0) tid=(9,6,0)
GPGPU-Sim PTX: 30400000 instructions simulated : ctaid=(0,7,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 69679  inst.: 29573993 (ipc=539.7) sim_rate=193294 (inst/sec) elapsed = 0:0:02:33 / Thu Apr 12 16:16:00 2018
GPGPU-Sim PTX: 30500000 instructions simulated : ctaid=(6,5,0) tid=(3,5,0)
GPGPU-Sim PTX: 30600000 instructions simulated : ctaid=(1,5,0) tid=(8,15,0)
GPGPU-Sim uArch: cycles simulated: 70179  inst.: 29789735 (ipc=535.4) sim_rate=193439 (inst/sec) elapsed = 0:0:02:34 / Thu Apr 12 16:16:01 2018
GPGPU-Sim PTX: 30700000 instructions simulated : ctaid=(2,6,0) tid=(3,11,0)
GPGPU-Sim PTX: 30800000 instructions simulated : ctaid=(3,7,0) tid=(9,3,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (12955,57679), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (12983,57679), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (12988,57679), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 70679  inst.: 29982721 (ipc=529.6) sim_rate=193436 (inst/sec) elapsed = 0:0:02:35 / Thu Apr 12 16:16:02 2018
GPGPU-Sim uArch: Shader 14 finished CTA #2 (13100,57679), 1 CTAs running
GPGPU-Sim PTX: 30900000 instructions simulated : ctaid=(3,5,0) tid=(6,9,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (13313,57679), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (13324,57679), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (13325,57679), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (13331,57679), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (13340,57679), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (13405,57679), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (13424,57679), 1 CTAs running
GPGPU-Sim PTX: 31000000 instructions simulated : ctaid=(1,6,0) tid=(10,0,0)
GPGPU-Sim uArch: cycles simulated: 71179  inst.: 30154064 (ipc=522.7) sim_rate=193295 (inst/sec) elapsed = 0:0:02:36 / Thu Apr 12 16:16:03 2018
GPGPU-Sim uArch: Shader 5 finished CTA #2 (13509,57679), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (13530,57679), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (13571,57679), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (13601,57679), 2 CTAs running
GPGPU-Sim PTX: 31100000 instructions simulated : ctaid=(5,6,0) tid=(2,10,0)
GPGPU-Sim uArch: cycles simulated: 71679  inst.: 30306091 (ipc=514.9) sim_rate=193032 (inst/sec) elapsed = 0:0:02:37 / Thu Apr 12 16:16:04 2018
GPGPU-Sim PTX: 31200000 instructions simulated : ctaid=(4,6,0) tid=(9,6,0)
GPGPU-Sim PTX: 31300000 instructions simulated : ctaid=(6,5,0) tid=(10,0,0)
GPGPU-Sim uArch: cycles simulated: 72179  inst.: 30459529 (ipc=507.7) sim_rate=192781 (inst/sec) elapsed = 0:0:02:38 / Thu Apr 12 16:16:05 2018
GPGPU-Sim PTX: 31400000 instructions simulated : ctaid=(1,6,0) tid=(0,11,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (14943,57679), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (14988,57679), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: cycles simulated: 72679  inst.: 30565686 (ipc=497.9) sim_rate=192237 (inst/sec) elapsed = 0:0:02:39 / Thu Apr 12 16:16:06 2018
GPGPU-Sim uArch: Shader 12 finished CTA #3 (15039,57679), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (15074,57679), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (15077,57679), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (15081,57679), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 14 finished CTA #3 (15083,57679), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (15084,57679), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 2 finished CTA #3 (15352,57679), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 1 finished CTA #3 (15429,57679), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (15446,57679), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim PTX: 31500000 instructions simulated : ctaid=(5,7,0) tid=(10,4,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (15980,57679), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 73679  inst.: 30681207 (ipc=474.0) sim_rate=191757 (inst/sec) elapsed = 0:0:02:40 / Thu Apr 12 16:16:07 2018
GPGPU-Sim uArch: Shader 7 finished CTA #3 (16287,57679), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (16308,57679), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (16382,57679), 1 CTAs running
GPGPU-Sim PTX: 31600000 instructions simulated : ctaid=(7,7,0) tid=(5,15,0)
GPGPU-Sim uArch: cycles simulated: 75679  inst.: 30796420 (ipc=427.7) sim_rate=191282 (inst/sec) elapsed = 0:0:02:41 / Thu Apr 12 16:16:08 2018
GPGPU-Sim uArch: Shader 9 finished CTA #0 (18069,57679), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (18082,57679), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (18085,57679), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (18151,57679), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: GPU detected kernel 4 '_Z14calculate_tempiPfS_iiiiffffff' finished on shader 8.
Destroy streams for kernel 4: size 0
kernel_name = _Z14calculate_tempiPfS_iiiiffffff 
kernel_launch_uid = 4 
gpu_sim_cycle = 18152
gpu_sim_insn = 7699119
gpu_ipc =     424.1472
gpu_tot_sim_cycle = 75831
gpu_tot_sim_insn = 30796476
gpu_tot_ipc =     406.1199
gpu_tot_issued_cta = 256
max_total_param_size = 0
gpu_stall_dramfull = 6348
gpu_stall_icnt2sh    = 8317
gpu_total_sim_rate=191282

========= Core RFC stats =========
	Total RFC Accesses     = 2857892
	Total RFC Misses       = 1712437
	Total RFC Read Misses  = 617805
	Total RFC Write Misses = 1094632
	Total RFC Evictions    = 1122180

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 747344
	L1I_total_cache_misses = 8696
	L1I_total_cache_miss_rate = 0.0116
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 574, Miss = 104, Miss_rate = 0.181, Pending_hits = 92, Reservation_fails = 0
	L1D_cache_core[1]: Access = 592, Miss = 108, Miss_rate = 0.182, Pending_hits = 85, Reservation_fails = 0
	L1D_cache_core[2]: Access = 577, Miss = 106, Miss_rate = 0.184, Pending_hits = 93, Reservation_fails = 0
	L1D_cache_core[3]: Access = 616, Miss = 110, Miss_rate = 0.179, Pending_hits = 87, Reservation_fails = 0
	L1D_cache_core[4]: Access = 574, Miss = 107, Miss_rate = 0.186, Pending_hits = 86, Reservation_fails = 0
	L1D_cache_core[5]: Access = 568, Miss = 104, Miss_rate = 0.183, Pending_hits = 97, Reservation_fails = 0
	L1D_cache_core[6]: Access = 592, Miss = 105, Miss_rate = 0.177, Pending_hits = 93, Reservation_fails = 0
	L1D_cache_core[7]: Access = 634, Miss = 108, Miss_rate = 0.170, Pending_hits = 87, Reservation_fails = 0
	L1D_cache_core[8]: Access = 607, Miss = 104, Miss_rate = 0.171, Pending_hits = 83, Reservation_fails = 0
	L1D_cache_core[9]: Access = 624, Miss = 107, Miss_rate = 0.171, Pending_hits = 79, Reservation_fails = 0
	L1D_cache_core[10]: Access = 591, Miss = 104, Miss_rate = 0.176, Pending_hits = 82, Reservation_fails = 0
	L1D_cache_core[11]: Access = 622, Miss = 108, Miss_rate = 0.174, Pending_hits = 88, Reservation_fails = 0
	L1D_cache_core[12]: Access = 589, Miss = 105, Miss_rate = 0.178, Pending_hits = 88, Reservation_fails = 0
	L1D_cache_core[13]: Access = 596, Miss = 106, Miss_rate = 0.178, Pending_hits = 86, Reservation_fails = 0
	L1D_cache_core[14]: Access = 568, Miss = 103, Miss_rate = 0.181, Pending_hits = 89, Reservation_fails = 0
	L1D_total_cache_accesses = 8924
	L1D_total_cache_misses = 1589
	L1D_total_cache_miss_rate = 0.1781
	L1D_total_cache_pending_hits = 1315
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.002
L1C_cache:
	L1C_total_cache_accesses = 119904
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0040
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5094
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1315
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1559
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 119424
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 926
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 30
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 738648
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 8696
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
2000, 2342, 2525, 3299, 3299, 3046, 2682, 2316, 2316, 2678, 3040, 3294, 3294, 3040, 2678, 2316, 2316, 2678, 3039, 3291, 3291, 3039, 2678, 2316, 2316, 2677, 3037, 3289, 2967, 2778, 2000, 2000, 
gpgpu_n_tot_thrd_icount = 44709376
gpgpu_n_tot_w_icount = 1397168
gpgpu_n_stall_shd_mem = 8408
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1559
gpgpu_n_mem_write_global = 956
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 93312
gpgpu_n_store_insn = 3600
gpgpu_n_shmem_insn = 1080180
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2909328
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4988
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:188659	W0_Idle:101880	W0_Scoreboard:296775	W1:0	W2:344	W3:2576	W4:6292	W5:4968	W6:18896	W7:4656	W8:124600	W9:4656	W10:20600	W11:2260	W12:121024	W13:2260	W14:22256	W15:100	W16:134864	W17:48	W18:13064	W19:48	W20:129112	W21:48	W22:7728	W23:0	W24:133344	W25:0	W26:7728	W27:0	W28:123184	W29:0	W30:0	W31:0	W32:512512
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 12472 {8:1559,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 52320 {40:740,72:104,136:112,}
traffic_breakdown_coretomem[INST_ACC_R] = 4320 {8:540,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 212024 {136:1559,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 7648 {8:956,}
traffic_breakdown_memtocore[INST_ACC_R] = 73440 {136:540,}
maxmrqlatency = 20 
maxdqlatency = 0 
maxmflatency = 600 
averagemflatency = 228 
max_icnt2mem_latency = 376 
max_icnt2sh_latency = 75830 
mrq_lat_table:63 	6 	1 	3 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1725 	737 	68 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	2342 	452 	133 	54 	74 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	451 	747 	338 	38 	0 	0 	0 	0 	0 	0 	163 	196 	358 	239 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	77 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         5         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      1340      4640         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1296      7025         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1643     12922         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      3469         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      4279         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5556         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.250000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.333333  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  7.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 76/15 = 5.066667
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         9         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         7         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 76
min_bank_accesses = 0!
chip skew: 15/11 = 1.36
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       8518      6840    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       9473      6455    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       6215      7313    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       6608      9709    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       6680     10146    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       6493      8668    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        600       573         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        579       511         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        429       535         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        570       527         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        538       559         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        575       438         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=100093 n_nop=100053 n_act=6 n_pre=4 n_req=15 n_rd=30 n_write=0 bw_util=0.0005994
n_activity=355 dram_eff=0.169
bk0: 18a 99970i bk1: 12a 100028i bk2: 0a 100091i bk3: 0a 100092i bk4: 0a 100092i bk5: 0a 100092i bk6: 0a 100092i bk7: 0a 100092i bk8: 0a 100092i bk9: 0a 100092i bk10: 0a 100094i bk11: 0a 100094i bk12: 0a 100094i bk13: 0a 100094i bk14: 0a 100094i bk15: 0a 100094i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000299721
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=100093 n_nop=100059 n_act=4 n_pre=2 n_req=14 n_rd=28 n_write=0 bw_util=0.0005595
n_activity=274 dram_eff=0.2044
bk0: 16a 100024i bk1: 12a 100029i bk2: 0a 100091i bk3: 0a 100092i bk4: 0a 100092i bk5: 0a 100092i bk6: 0a 100092i bk7: 0a 100092i bk8: 0a 100092i bk9: 0a 100093i bk10: 0a 100093i bk11: 0a 100094i bk12: 0a 100094i bk13: 0a 100094i bk14: 0a 100094i bk15: 0a 100095i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000259758
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=100093 n_nop=100061 n_act=5 n_pre=3 n_req=12 n_rd=24 n_write=0 bw_util=0.0004796
n_activity=278 dram_eff=0.1727
bk0: 14a 100003i bk1: 10a 100028i bk2: 0a 100092i bk3: 0a 100092i bk4: 0a 100092i bk5: 0a 100092i bk6: 0a 100092i bk7: 0a 100092i bk8: 0a 100093i bk9: 0a 100093i bk10: 0a 100094i bk11: 0a 100094i bk12: 0a 100094i bk13: 0a 100094i bk14: 0a 100094i bk15: 0a 100094i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000319703
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=100093 n_nop=100065 n_act=3 n_pre=1 n_req=12 n_rd=24 n_write=0 bw_util=0.0004796
n_activity=204 dram_eff=0.2353
bk0: 16a 100019i bk1: 8a 100062i bk2: 0a 100092i bk3: 0a 100092i bk4: 0a 100092i bk5: 0a 100092i bk6: 0a 100092i bk7: 0a 100093i bk8: 0a 100093i bk9: 0a 100093i bk10: 0a 100093i bk11: 0a 100094i bk12: 0a 100094i bk13: 0a 100094i bk14: 0a 100094i bk15: 0a 100094i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000179833
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=100093 n_nop=100065 n_act=3 n_pre=1 n_req=12 n_rd=24 n_write=0 bw_util=0.0004796
n_activity=216 dram_eff=0.2222
bk0: 16a 100021i bk1: 8a 100062i bk2: 0a 100091i bk3: 0a 100092i bk4: 0a 100092i bk5: 0a 100092i bk6: 0a 100092i bk7: 0a 100092i bk8: 0a 100093i bk9: 0a 100093i bk10: 0a 100094i bk11: 0a 100094i bk12: 0a 100094i bk13: 0a 100094i bk14: 0a 100094i bk15: 0a 100094i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000299721
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=100093 n_nop=100067 n_act=3 n_pre=1 n_req=11 n_rd=22 n_write=0 bw_util=0.0004396
n_activity=203 dram_eff=0.2167
bk0: 14a 100025i bk1: 8a 100064i bk2: 0a 100091i bk3: 0a 100092i bk4: 0a 100092i bk5: 0a 100092i bk6: 0a 100092i bk7: 0a 100092i bk8: 0a 100092i bk9: 0a 100094i bk10: 0a 100094i bk11: 0a 100094i bk12: 0a 100094i bk13: 0a 100094i bk14: 0a 100094i bk15: 0a 100094i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=2.99721e-05

========= L2 cache stats =========
L2_cache_bank[0]: Access = 435, Miss = 9, Miss_rate = 0.021, Pending_hits = 25, Reservation_fails = 658
L2_cache_bank[1]: Access = 252, Miss = 6, Miss_rate = 0.024, Pending_hits = 18, Reservation_fails = 384
L2_cache_bank[2]: Access = 356, Miss = 8, Miss_rate = 0.022, Pending_hits = 22, Reservation_fails = 523
L2_cache_bank[3]: Access = 202, Miss = 6, Miss_rate = 0.030, Pending_hits = 15, Reservation_fails = 288
L2_cache_bank[4]: Access = 290, Miss = 7, Miss_rate = 0.024, Pending_hits = 21, Reservation_fails = 647
L2_cache_bank[5]: Access = 256, Miss = 5, Miss_rate = 0.020, Pending_hits = 13, Reservation_fails = 296
L2_cache_bank[6]: Access = 239, Miss = 8, Miss_rate = 0.033, Pending_hits = 23, Reservation_fails = 412
L2_cache_bank[7]: Access = 179, Miss = 4, Miss_rate = 0.022, Pending_hits = 12, Reservation_fails = 402
L2_cache_bank[8]: Access = 283, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 469
L2_cache_bank[9]: Access = 176, Miss = 4, Miss_rate = 0.023, Pending_hits = 10, Reservation_fails = 310
L2_cache_bank[10]: Access = 223, Miss = 7, Miss_rate = 0.031, Pending_hits = 20, Reservation_fails = 430
L2_cache_bank[11]: Access = 179, Miss = 4, Miss_rate = 0.022, Pending_hits = 12, Reservation_fails = 184
L2_total_cache_accesses = 3070
L2_total_cache_misses = 76
L2_total_cache_miss_rate = 0.0248
L2_total_cache_pending_hits = 215
L2_total_cache_reservation_fails = 5003
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1340
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 161
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3234
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 956
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 472
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 51
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1660
L2_cache_data_port_util = 0.010
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=11496
icnt_total_pkts_simt_to_mem=4466
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.35211
	minimum = 6
	maximum = 34
Network latency average = 8.74912
	minimum = 6
	maximum = 34
Slowest packet = 5010
Flit latency average = 7.57836
	minimum = 6
	maximum = 34
Slowest flit = 13167
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00231788
	minimum = 0.00176289 (at node 18)
	maximum = 0.00484795 (at node 15)
Accepted packet rate average = 0.00231788
	minimum = 0.00176289 (at node 18)
	maximum = 0.00484795 (at node 15)
Injected flit rate average = 0.00571511
	minimum = 0.00297488 (at node 6)
	maximum = 0.0167475 (at node 15)
Accepted flit rate average= 0.00571511
	minimum = 0.00308506 (at node 21)
	maximum = 0.00842882 (at node 11)
Injected packet length average = 2.46567
Accepted packet length average = 2.46567
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (6 samples)
	minimum = nan (6 samples)
	maximum = -nan (6 samples)
Network latency average = -nan (6 samples)
	minimum = nan (6 samples)
	maximum = -nan (6 samples)
Flit latency average = -nan (6 samples)
	minimum = nan (6 samples)
	maximum = -nan (6 samples)
Fragmentation average = -nan (6 samples)
	minimum = nan (6 samples)
	maximum = -nan (6 samples)
Injected packet rate average = -nan (6 samples)
	minimum = -nan (6 samples)
	maximum = -nan (6 samples)
Accepted packet rate average = -nan (6 samples)
	minimum = -nan (6 samples)
	maximum = -nan (6 samples)
Injected flit rate average = -nan (6 samples)
	minimum = -nan (6 samples)
	maximum = -nan (6 samples)
Accepted flit rate average = -nan (6 samples)
	minimum = -nan (6 samples)
	maximum = -nan (6 samples)
Injected packet size average = -nan (6 samples)
Accepted packet size average = -nan (6 samples)
Hops average = -nan (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 41 sec (161 sec)
gpgpu_simulation_rate = 191282 (inst/sec)
gpgpu_simulation_rate = 471 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400fa0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14calculate_tempiPfS_iiiiffffff' to stream 0, gridDim= (8,8,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,75831)
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,75831)
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,75831)
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,75831)
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,75831)
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,75831)
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,75831)
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,75831)
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,75831)
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,75831)
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,75831)
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,75831)
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,75831)
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,75831)
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,75831)
GPGPU-Sim uArch: core: 12, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,75831)
GPGPU-Sim uArch: core: 13, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,75831)
GPGPU-Sim uArch: core: 14, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,75831)
GPGPU-Sim uArch: core:  0, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,75831)
GPGPU-Sim uArch: core:  1, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,75831)
GPGPU-Sim uArch: core:  2, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,75831)
GPGPU-Sim uArch: core:  3, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,75831)
GPGPU-Sim uArch: core:  4, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,75831)
GPGPU-Sim uArch: core:  5, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,75831)
GPGPU-Sim uArch: core:  6, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,75831)
GPGPU-Sim uArch: core:  7, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,75831)
GPGPU-Sim uArch: core:  8, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,75831)
GPGPU-Sim uArch: core:  9, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,75831)
GPGPU-Sim uArch: core: 10, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,75831)
GPGPU-Sim uArch: core: 11, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,75831)
GPGPU-Sim uArch: core: 12, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,75831)
GPGPU-Sim uArch: core: 13, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,75831)
GPGPU-Sim uArch: core: 14, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,75831)
GPGPU-Sim uArch: core:  0, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,75831)
GPGPU-Sim uArch: core:  1, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,75831)
GPGPU-Sim uArch: core:  2, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,75831)
GPGPU-Sim uArch: core:  3, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,75831)
GPGPU-Sim uArch: core:  4, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,75831)
GPGPU-Sim uArch: core:  5, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,75831)
GPGPU-Sim uArch: core:  6, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,75831)
GPGPU-Sim uArch: core:  7, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,75831)
GPGPU-Sim uArch: core:  8, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,75831)
GPGPU-Sim uArch: core:  9, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,75831)
GPGPU-Sim uArch: core: 10, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,75831)
GPGPU-Sim uArch: core: 11, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,75831)
GPGPU-Sim uArch: core: 12, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,75831)
GPGPU-Sim uArch: core: 13, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,75831)
GPGPU-Sim uArch: core: 14, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,75831)
GPGPU-Sim uArch: core:  0, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,75831)
GPGPU-Sim uArch: core:  1, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,75831)
GPGPU-Sim uArch: core:  2, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,75831)
GPGPU-Sim uArch: core:  3, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,75831)
GPGPU-Sim uArch: core:  4, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,75831)
GPGPU-Sim uArch: core:  5, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,75831)
GPGPU-Sim uArch: core:  6, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,75831)
GPGPU-Sim uArch: core:  7, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,75831)
GPGPU-Sim uArch: core:  8, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,75831)
GPGPU-Sim uArch: core:  9, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,75831)
GPGPU-Sim uArch: core: 10, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,75831)
GPGPU-Sim uArch: core: 11, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,75831)
GPGPU-Sim PTX: 31700000 instructions simulated : ctaid=(5,0,0) tid=(11,1,0)
GPGPU-Sim PTX: 31800000 instructions simulated : ctaid=(0,2,0) tid=(11,11,0)
GPGPU-Sim uArch: cycles simulated: 76331  inst.: 30999740 (ipc=406.5) sim_rate=191356 (inst/sec) elapsed = 0:0:02:42 / Thu Apr 12 16:16:09 2018
GPGPU-Sim PTX: 31900000 instructions simulated : ctaid=(5,1,0) tid=(11,9,0)
GPGPU-Sim PTX: 32000000 instructions simulated : ctaid=(7,2,0) tid=(3,13,0)
GPGPU-Sim PTX: 32100000 instructions simulated : ctaid=(4,3,0) tid=(11,0,0)
GPGPU-Sim uArch: cycles simulated: 76831  inst.: 31253396 (ipc=456.9) sim_rate=191738 (inst/sec) elapsed = 0:0:02:43 / Thu Apr 12 16:16:10 2018
GPGPU-Sim PTX: 32200000 instructions simulated : ctaid=(1,2,0) tid=(5,0,0)
GPGPU-Sim PTX: 32300000 instructions simulated : ctaid=(0,3,0) tid=(15,14,0)
GPGPU-Sim PTX: 32400000 instructions simulated : ctaid=(5,2,0) tid=(15,12,0)
GPGPU-Sim PTX: 32500000 instructions simulated : ctaid=(3,6,0) tid=(7,15,0)
GPGPU-Sim uArch: cycles simulated: 77331  inst.: 31606788 (ipc=540.2) sim_rate=191556 (inst/sec) elapsed = 0:0:02:45 / Thu Apr 12 16:16:12 2018
GPGPU-Sim PTX: 32600000 instructions simulated : ctaid=(4,3,0) tid=(11,11,0)
GPGPU-Sim PTX: 32700000 instructions simulated : ctaid=(0,5,0) tid=(11,10,0)
GPGPU-Sim PTX: 32800000 instructions simulated : ctaid=(5,3,0) tid=(15,14,0)
GPGPU-Sim uArch: cycles simulated: 77831  inst.: 31996020 (ipc=599.8) sim_rate=191592 (inst/sec) elapsed = 0:0:02:47 / Thu Apr 12 16:16:14 2018
GPGPU-Sim PTX: 32900000 instructions simulated : ctaid=(3,3,0) tid=(3,3,0)
GPGPU-Sim PTX: 33000000 instructions simulated : ctaid=(6,2,0) tid=(3,11,0)
GPGPU-Sim PTX: 33100000 instructions simulated : ctaid=(0,2,0) tid=(15,14,0)
GPGPU-Sim PTX: 33200000 instructions simulated : ctaid=(0,2,0) tid=(12,3,0)
GPGPU-Sim uArch: cycles simulated: 78331  inst.: 32355258 (ipc=623.5) sim_rate=191451 (inst/sec) elapsed = 0:0:02:49 / Thu Apr 12 16:16:16 2018
GPGPU-Sim PTX: 33300000 instructions simulated : ctaid=(4,3,0) tid=(1,15,0)
GPGPU-Sim PTX: 33400000 instructions simulated : ctaid=(1,1,0) tid=(11,14,0)
GPGPU-Sim PTX: 33500000 instructions simulated : ctaid=(3,2,0) tid=(10,9,0)
GPGPU-Sim uArch: cycles simulated: 78831  inst.: 32633490 (ipc=612.3) sim_rate=190839 (inst/sec) elapsed = 0:0:02:51 / Thu Apr 12 16:16:18 2018
GPGPU-Sim PTX: 33600000 instructions simulated : ctaid=(1,0,0) tid=(5,3,0)
GPGPU-Sim PTX: 33700000 instructions simulated : ctaid=(6,0,0) tid=(8,13,0)
GPGPU-Sim PTX: 33800000 instructions simulated : ctaid=(0,1,0) tid=(6,9,0)
GPGPU-Sim uArch: cycles simulated: 79331  inst.: 32954867 (ipc=616.7) sim_rate=191598 (inst/sec) elapsed = 0:0:02:52 / Thu Apr 12 16:16:19 2018
GPGPU-Sim PTX: 33900000 instructions simulated : ctaid=(3,1,0) tid=(4,7,0)
GPGPU-Sim PTX: 34000000 instructions simulated : ctaid=(3,1,0) tid=(4,2,0)
GPGPU-Sim PTX: 34100000 instructions simulated : ctaid=(7,0,0) tid=(9,8,0)
GPGPU-Sim PTX: 34200000 instructions simulated : ctaid=(5,2,0) tid=(13,15,0)
GPGPU-Sim uArch: cycles simulated: 79831  inst.: 33266501 (ipc=617.5) sim_rate=191186 (inst/sec) elapsed = 0:0:02:54 / Thu Apr 12 16:16:21 2018
GPGPU-Sim PTX: 34300000 instructions simulated : ctaid=(2,1,0) tid=(5,0,0)
GPGPU-Sim PTX: 34400000 instructions simulated : ctaid=(6,1,0) tid=(11,1,0)
GPGPU-Sim PTX: 34500000 instructions simulated : ctaid=(1,0,0) tid=(10,6,0)
GPGPU-Sim uArch: cycles simulated: 80331  inst.: 33583204 (ipc=619.3) sim_rate=190813 (inst/sec) elapsed = 0:0:02:56 / Thu Apr 12 16:16:23 2018
GPGPU-Sim PTX: 34600000 instructions simulated : ctaid=(1,2,0) tid=(2,2,0)
GPGPU-Sim PTX: 34700000 instructions simulated : ctaid=(3,3,0) tid=(4,14,0)
GPGPU-Sim uArch: cycles simulated: 80831  inst.: 33812949 (ipc=603.3) sim_rate=191033 (inst/sec) elapsed = 0:0:02:57 / Thu Apr 12 16:16:24 2018
GPGPU-Sim PTX: 34800000 instructions simulated : ctaid=(7,0,0) tid=(7,12,0)
GPGPU-Sim PTX: 34900000 instructions simulated : ctaid=(0,4,0) tid=(6,14,0)
GPGPU-Sim PTX: 35000000 instructions simulated : ctaid=(3,1,0) tid=(4,8,0)
GPGPU-Sim uArch: cycles simulated: 81331  inst.: 34100081 (ipc=600.7) sim_rate=190503 (inst/sec) elapsed = 0:0:02:59 / Thu Apr 12 16:16:26 2018
GPGPU-Sim PTX: 35100000 instructions simulated : ctaid=(2,2,0) tid=(9,11,0)
GPGPU-Sim PTX: 35200000 instructions simulated : ctaid=(6,2,0) tid=(3,6,0)
GPGPU-Sim PTX: 35300000 instructions simulated : ctaid=(3,3,0) tid=(10,5,0)
GPGPU-Sim uArch: cycles simulated: 81831  inst.: 34334846 (ipc=589.7) sim_rate=190749 (inst/sec) elapsed = 0:0:03:00 / Thu Apr 12 16:16:27 2018
GPGPU-Sim PTX: 35400000 instructions simulated : ctaid=(2,6,0) tid=(7,7,0)
GPGPU-Sim PTX: 35500000 instructions simulated : ctaid=(6,5,0) tid=(13,14,0)
GPGPU-Sim uArch: cycles simulated: 82331  inst.: 34571336 (ipc=580.7) sim_rate=189952 (inst/sec) elapsed = 0:0:03:02 / Thu Apr 12 16:16:29 2018
GPGPU-Sim PTX: 35600000 instructions simulated : ctaid=(2,2,0) tid=(13,7,0)
GPGPU-Sim PTX: 35700000 instructions simulated : ctaid=(5,6,0) tid=(2,14,0)
GPGPU-Sim uArch: cycles simulated: 82831  inst.: 34798698 (ipc=571.7) sim_rate=190156 (inst/sec) elapsed = 0:0:03:03 / Thu Apr 12 16:16:30 2018
GPGPU-Sim PTX: 35800000 instructions simulated : ctaid=(2,4,0) tid=(15,2,0)
GPGPU-Sim PTX: 35900000 instructions simulated : ctaid=(2,1,0) tid=(6,0,0)
GPGPU-Sim PTX: 36000000 instructions simulated : ctaid=(0,4,0) tid=(13,12,0)
GPGPU-Sim uArch: cycles simulated: 83331  inst.: 35027967 (ipc=564.2) sim_rate=190369 (inst/sec) elapsed = 0:0:03:04 / Thu Apr 12 16:16:31 2018
GPGPU-Sim PTX: 36100000 instructions simulated : ctaid=(1,4,0) tid=(13,4,0)
GPGPU-Sim PTX: 36200000 instructions simulated : ctaid=(1,0,0) tid=(14,10,0)
GPGPU-Sim uArch: cycles simulated: 83831  inst.: 35298768 (ipc=562.8) sim_rate=189778 (inst/sec) elapsed = 0:0:03:06 / Thu Apr 12 16:16:33 2018
GPGPU-Sim PTX: 36300000 instructions simulated : ctaid=(4,2,0) tid=(5,5,0)
GPGPU-Sim PTX: 36400000 instructions simulated : ctaid=(6,4,0) tid=(5,6,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (8261,75831), 3 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 256, initialized @(8262,75831)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (8265,75831), 3 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 256, initialized @(8266,75831)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (8290,75831), 3 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 256, initialized @(8291,75831)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (8294,75831), 3 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 256, initialized @(8295,75831)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (8349,75831), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (8373,75831), 3 CTAs running
GPGPU-Sim PTX: 36500000 instructions simulated : ctaid=(6,3,0) tid=(8,10,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (8399,75831), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (8499,75831), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (8499,75831), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 84331  inst.: 35562042 (ipc=560.7) sim_rate=189159 (inst/sec) elapsed = 0:0:03:08 / Thu Apr 12 16:16:35 2018
GPGPU-Sim uArch: Shader 2 finished CTA #0 (8535,75831), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (8547,75831), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (8560,75831), 3 CTAs running
GPGPU-Sim PTX: 36600000 instructions simulated : ctaid=(4,7,0) tid=(0,2,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (8643,75831), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (8728,75831), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (8732,75831), 3 CTAs running
GPGPU-Sim PTX: 36700000 instructions simulated : ctaid=(2,6,0) tid=(5,3,0)
GPGPU-Sim PTX: 36800000 instructions simulated : ctaid=(3,2,0) tid=(0,11,0)
GPGPU-Sim uArch: cycles simulated: 84831  inst.: 35819340 (ipc=558.1) sim_rate=188522 (inst/sec) elapsed = 0:0:03:10 / Thu Apr 12 16:16:37 2018
GPGPU-Sim PTX: 36900000 instructions simulated : ctaid=(1,2,0) tid=(8,0,0)
GPGPU-Sim PTX: 37000000 instructions simulated : ctaid=(4,5,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 85331  inst.: 36063013 (ipc=554.4) sim_rate=188811 (inst/sec) elapsed = 0:0:03:11 / Thu Apr 12 16:16:38 2018
GPGPU-Sim PTX: 37100000 instructions simulated : ctaid=(4,7,0) tid=(0,5,0)
GPGPU-Sim PTX: 37200000 instructions simulated : ctaid=(4,4,0) tid=(4,3,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (9824,75831), 2 CTAs running
GPGPU-Sim PTX: 37300000 instructions simulated : ctaid=(2,5,0) tid=(10,4,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (9987,75831), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 85831  inst.: 36304746 (ipc=550.8) sim_rate=188107 (inst/sec) elapsed = 0:0:03:13 / Thu Apr 12 16:16:40 2018
GPGPU-Sim uArch: Shader 14 finished CTA #1 (10020,75831), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (10029,75831), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (10046,75831), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (10062,75831), 2 CTAs running
GPGPU-Sim PTX: 37400000 instructions simulated : ctaid=(0,4,0) tid=(14,2,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (10163,75831), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (10178,75831), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (10275,75831), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (10285,75831), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (10307,75831), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (10315,75831), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (10348,75831), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (10374,75831), 2 CTAs running
GPGPU-Sim PTX: 37500000 instructions simulated : ctaid=(1,6,0) tid=(13,15,0)
GPGPU-Sim uArch: cycles simulated: 86331  inst.: 36526105 (ipc=545.7) sim_rate=188278 (inst/sec) elapsed = 0:0:03:14 / Thu Apr 12 16:16:41 2018
GPGPU-Sim PTX: 37600000 instructions simulated : ctaid=(0,6,0) tid=(10,11,0)
GPGPU-Sim PTX: 37700000 instructions simulated : ctaid=(2,5,0) tid=(5,10,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (10834,75831), 3 CTAs running
GPGPU-Sim PTX: 37800000 instructions simulated : ctaid=(6,3,0) tid=(3,14,0)
GPGPU-Sim uArch: cycles simulated: 86831  inst.: 36789647 (ipc=544.8) sim_rate=187702 (inst/sec) elapsed = 0:0:03:16 / Thu Apr 12 16:16:43 2018
GPGPU-Sim PTX: 37900000 instructions simulated : ctaid=(6,5,0) tid=(8,4,0)
GPGPU-Sim PTX: 38000000 instructions simulated : ctaid=(5,6,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 87331  inst.: 37038965 (ipc=542.8) sim_rate=187065 (inst/sec) elapsed = 0:0:03:18 / Thu Apr 12 16:16:45 2018
GPGPU-Sim PTX: 38100000 instructions simulated : ctaid=(5,5,0) tid=(12,15,0)
GPGPU-Sim PTX: 38200000 instructions simulated : ctaid=(2,4,0) tid=(11,6,0)
GPGPU-Sim PTX: 38300000 instructions simulated : ctaid=(3,7,0) tid=(12,10,0)
GPGPU-Sim uArch: cycles simulated: 87831  inst.: 37276970 (ipc=540.0) sim_rate=187321 (inst/sec) elapsed = 0:0:03:19 / Thu Apr 12 16:16:46 2018
GPGPU-Sim PTX: 38400000 instructions simulated : ctaid=(5,6,0) tid=(4,6,0)
GPGPU-Sim PTX: 38500000 instructions simulated : ctaid=(5,5,0) tid=(4,15,0)
GPGPU-Sim uArch: cycles simulated: 88331  inst.: 37480989 (ipc=534.8) sim_rate=186472 (inst/sec) elapsed = 0:0:03:21 / Thu Apr 12 16:16:48 2018
GPGPU-Sim PTX: 38600000 instructions simulated : ctaid=(2,4,0) tid=(7,9,0)
GPGPU-Sim PTX: 38700000 instructions simulated : ctaid=(3,6,0) tid=(7,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (12943,75831), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (12960,75831), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (12996,75831), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 88831  inst.: 37681428 (ipc=529.6) sim_rate=186541 (inst/sec) elapsed = 0:0:03:22 / Thu Apr 12 16:16:49 2018
GPGPU-Sim uArch: Shader 3 finished CTA #2 (13023,75831), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (13023,75831), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (13049,75831), 1 CTAs running
GPGPU-Sim PTX: 38800000 instructions simulated : ctaid=(7,5,0) tid=(3,4,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (13175,75831), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (13255,75831), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (13294,75831), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (13350,75831), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (13368,75831), 2 CTAs running
GPGPU-Sim PTX: 38900000 instructions simulated : ctaid=(5,5,0) tid=(6,10,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (13468,75831), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (13479,75831), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 89331  inst.: 37841921 (ipc=521.9) sim_rate=185499 (inst/sec) elapsed = 0:0:03:24 / Thu Apr 12 16:16:51 2018
GPGPU-Sim PTX: 39000000 instructions simulated : ctaid=(6,7,0) tid=(10,15,0)
GPGPU-Sim uArch: cycles simulated: 89831  inst.: 37996179 (ipc=514.3) sim_rate=185347 (inst/sec) elapsed = 0:0:03:25 / Thu Apr 12 16:16:52 2018
GPGPU-Sim uArch: Shader 9 finished CTA #2 (14007,75831), 2 CTAs running
GPGPU-Sim PTX: 39100000 instructions simulated : ctaid=(3,6,0) tid=(14,3,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (14157,75831), 2 CTAs running
GPGPU-Sim PTX: 39200000 instructions simulated : ctaid=(7,6,0) tid=(15,11,0)
GPGPU-Sim uArch: cycles simulated: 90331  inst.: 38143010 (ipc=506.7) sim_rate=185160 (inst/sec) elapsed = 0:0:03:26 / Thu Apr 12 16:16:53 2018
GPGPU-Sim PTX: 39300000 instructions simulated : ctaid=(1,6,0) tid=(7,14,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (14955,75831), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: cycles simulated: 90831  inst.: 38255790 (ipc=497.3) sim_rate=184810 (inst/sec) elapsed = 0:0:03:27 / Thu Apr 12 16:16:54 2018
GPGPU-Sim uArch: Shader 8 finished CTA #3 (15000,75831), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 1 finished CTA #3 (15062,75831), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (15075,75831), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 2 finished CTA #3 (15083,75831), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (15092,75831), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (15167,75831), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (15330,75831), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (15373,75831), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (15411,75831), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim PTX: 39400000 instructions simulated : ctaid=(6,5,0) tid=(9,11,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (15424,75831), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (15621,75831), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (15989,75831), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 91831  inst.: 38369589 (ipc=473.3) sim_rate=184469 (inst/sec) elapsed = 0:0:03:28 / Thu Apr 12 16:16:55 2018
GPGPU-Sim uArch: Shader 13 finished CTA #3 (16401,75831), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (16513,75831), 1 CTAs running
GPGPU-Sim PTX: 39500000 instructions simulated : ctaid=(4,7,0) tid=(13,7,0)
GPGPU-Sim uArch: cycles simulated: 93331  inst.: 38477443 (ipc=438.9) sim_rate=184102 (inst/sec) elapsed = 0:0:03:29 / Thu Apr 12 16:16:56 2018
GPGPU-Sim uArch: Shader 13 finished CTA #0 (18122,75831), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (18128,75831), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (18208,75831), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (18262,75831), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: GPU detected kernel 5 '_Z14calculate_tempiPfS_iiiiffffff' finished on shader 9.
Destroy streams for kernel 5: size 0

GPGPU-Sim PTX: cudaLaunch for 0x0x400fa0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14calculate_tempiPfS_iiiiffffff' to stream 0, gridDim= (8,8,1) blockDim = (16,16,1) 
kernel_name = _Z14calculate_tempiPfS_iiiiffffff 
kernel_launch_uid = 5 
gpu_sim_cycle = 18263
gpu_sim_insn = 7699119
gpu_ipc =     421.5692
gpu_tot_sim_cycle = 94094
gpu_tot_sim_insn = 38495595
gpu_tot_ipc =     409.1185
gpu_tot_issued_cta = 320
max_total_param_size = 0
gpu_stall_dramfull = 6349
gpu_stall_icnt2sh    = 8467
gpu_total_sim_rate=184189

========= Core RFC stats =========
	Total RFC Accesses     = 3571733
	Total RFC Misses       = 2140179
	Total RFC Read Misses  = 772219
	Total RFC Write Misses = 1367960
	Total RFC Evictions    = 1402693

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 934180
	L1I_total_cache_misses = 9607
	L1I_total_cache_miss_rate = 0.0103
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 716, Miss = 120, Miss_rate = 0.168, Pending_hits = 98, Reservation_fails = 0
	L1D_cache_core[1]: Access = 736, Miss = 124, Miss_rate = 0.168, Pending_hits = 90, Reservation_fails = 0
	L1D_cache_core[2]: Access = 721, Miss = 122, Miss_rate = 0.169, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[3]: Access = 758, Miss = 124, Miss_rate = 0.164, Pending_hits = 94, Reservation_fails = 0
	L1D_cache_core[4]: Access = 714, Miss = 121, Miss_rate = 0.169, Pending_hits = 92, Reservation_fails = 0
	L1D_cache_core[5]: Access = 714, Miss = 118, Miss_rate = 0.165, Pending_hits = 101, Reservation_fails = 0
	L1D_cache_core[6]: Access = 736, Miss = 120, Miss_rate = 0.163, Pending_hits = 101, Reservation_fails = 0
	L1D_cache_core[7]: Access = 780, Miss = 125, Miss_rate = 0.160, Pending_hits = 93, Reservation_fails = 0
	L1D_cache_core[8]: Access = 745, Miss = 120, Miss_rate = 0.161, Pending_hits = 92, Reservation_fails = 0
	L1D_cache_core[9]: Access = 786, Miss = 126, Miss_rate = 0.160, Pending_hits = 83, Reservation_fails = 0
	L1D_cache_core[10]: Access = 733, Miss = 120, Miss_rate = 0.164, Pending_hits = 86, Reservation_fails = 0
	L1D_cache_core[11]: Access = 788, Miss = 127, Miss_rate = 0.161, Pending_hits = 92, Reservation_fails = 0
	L1D_cache_core[12]: Access = 731, Miss = 123, Miss_rate = 0.168, Pending_hits = 93, Reservation_fails = 0
	L1D_cache_core[13]: Access = 759, Miss = 122, Miss_rate = 0.161, Pending_hits = 91, Reservation_fails = 0
	L1D_cache_core[14]: Access = 738, Miss = 121, Miss_rate = 0.164, Pending_hits = 96, Reservation_fails = 0
	L1D_total_cache_accesses = 11155
	L1D_total_cache_misses = 1833
	L1D_total_cache_miss_rate = 0.1643
	L1D_total_cache_pending_hits = 1398
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.001
L1C_cache:
	L1C_total_cache_accesses = 149880
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0032
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6769
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1398
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1793
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 149400
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1155
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 40
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 924573
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 9607
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
2500, 2842, 3025, 4121, 4121, 3805, 3351, 2895, 2895, 3347, 3799, 4116, 4116, 3799, 3347, 2895, 2895, 3348, 3799, 4114, 4114, 3799, 3348, 2895, 2895, 3348, 3800, 4116, 3794, 3541, 2500, 2500, 
gpgpu_n_tot_thrd_icount = 55886720
gpgpu_n_tot_w_icount = 1746460
gpgpu_n_stall_shd_mem = 9655
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1793
gpgpu_n_mem_write_global = 1195
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 116640
gpgpu_n_store_insn = 4500
gpgpu_n_shmem_insn = 1350225
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3636660
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 6235
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:232452	W0_Idle:117949	W0_Scoreboard:367035	W1:0	W2:430	W3:3220	W4:7865	W5:6210	W6:23620	W7:5820	W8:155750	W9:5820	W10:25750	W11:2825	W12:151280	W13:2825	W14:27820	W15:125	W16:168580	W17:60	W18:16330	W19:60	W20:161390	W21:60	W22:9660	W23:0	W24:166680	W25:0	W26:9660	W27:0	W28:153980	W29:0	W30:0	W31:0	W32:640640
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 14344 {8:1793,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 65400 {40:925,72:130,136:140,}
traffic_breakdown_coretomem[INST_ACC_R] = 5040 {8:630,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 243848 {136:1793,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9560 {8:1195,}
traffic_breakdown_memtocore[INST_ACC_R] = 85680 {136:630,}
maxmrqlatency = 20 
maxdqlatency = 0 
maxmflatency = 600 
averagemflatency = 215 
max_icnt2mem_latency = 376 
max_icnt2sh_latency = 94093 
mrq_lat_table:63 	6 	1 	3 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2198 	737 	68 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	2849 	505 	136 	54 	74 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	588 	844 	338 	38 	0 	0 	0 	0 	0 	0 	163 	196 	358 	478 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	104 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         5         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      1340      4640         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1296      7025         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1643     12922         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      3469         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      4279         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5556         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.250000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.333333  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  7.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 76/15 = 5.066667
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         9         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         7         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 76
min_bank_accesses = 0!
chip skew: 15/11 = 1.36
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       9597      7643    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:      10747      7229    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       7002      8273    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       7230     10932    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       7279     11343    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       7226      9882    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        600       573         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        579       511         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        429       535         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        570       527         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        538       559         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        575       438         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=124199 n_nop=124159 n_act=6 n_pre=4 n_req=15 n_rd=30 n_write=0 bw_util=0.0004831
n_activity=355 dram_eff=0.169
bk0: 18a 124076i bk1: 12a 124134i bk2: 0a 124197i bk3: 0a 124198i bk4: 0a 124198i bk5: 0a 124198i bk6: 0a 124198i bk7: 0a 124198i bk8: 0a 124198i bk9: 0a 124198i bk10: 0a 124200i bk11: 0a 124200i bk12: 0a 124200i bk13: 0a 124200i bk14: 0a 124200i bk15: 0a 124200i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000241548
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=124199 n_nop=124165 n_act=4 n_pre=2 n_req=14 n_rd=28 n_write=0 bw_util=0.0004509
n_activity=274 dram_eff=0.2044
bk0: 16a 124130i bk1: 12a 124135i bk2: 0a 124197i bk3: 0a 124198i bk4: 0a 124198i bk5: 0a 124198i bk6: 0a 124198i bk7: 0a 124198i bk8: 0a 124198i bk9: 0a 124199i bk10: 0a 124199i bk11: 0a 124200i bk12: 0a 124200i bk13: 0a 124200i bk14: 0a 124200i bk15: 0a 124201i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000209341
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=124199 n_nop=124167 n_act=5 n_pre=3 n_req=12 n_rd=24 n_write=0 bw_util=0.0003865
n_activity=278 dram_eff=0.1727
bk0: 14a 124109i bk1: 10a 124134i bk2: 0a 124198i bk3: 0a 124198i bk4: 0a 124198i bk5: 0a 124198i bk6: 0a 124198i bk7: 0a 124198i bk8: 0a 124199i bk9: 0a 124199i bk10: 0a 124200i bk11: 0a 124200i bk12: 0a 124200i bk13: 0a 124200i bk14: 0a 124200i bk15: 0a 124200i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000257651
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=124199 n_nop=124171 n_act=3 n_pre=1 n_req=12 n_rd=24 n_write=0 bw_util=0.0003865
n_activity=204 dram_eff=0.2353
bk0: 16a 124125i bk1: 8a 124168i bk2: 0a 124198i bk3: 0a 124198i bk4: 0a 124198i bk5: 0a 124198i bk6: 0a 124198i bk7: 0a 124199i bk8: 0a 124199i bk9: 0a 124199i bk10: 0a 124199i bk11: 0a 124200i bk12: 0a 124200i bk13: 0a 124200i bk14: 0a 124200i bk15: 0a 124200i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000144929
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=124199 n_nop=124171 n_act=3 n_pre=1 n_req=12 n_rd=24 n_write=0 bw_util=0.0003865
n_activity=216 dram_eff=0.2222
bk0: 16a 124127i bk1: 8a 124168i bk2: 0a 124197i bk3: 0a 124198i bk4: 0a 124198i bk5: 0a 124198i bk6: 0a 124198i bk7: 0a 124198i bk8: 0a 124199i bk9: 0a 124199i bk10: 0a 124200i bk11: 0a 124200i bk12: 0a 124200i bk13: 0a 124200i bk14: 0a 124200i bk15: 0a 124200i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000241548
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=124199 n_nop=124173 n_act=3 n_pre=1 n_req=11 n_rd=22 n_write=0 bw_util=0.0003543
n_activity=203 dram_eff=0.2167
bk0: 14a 124131i bk1: 8a 124170i bk2: 0a 124197i bk3: 0a 124198i bk4: 0a 124198i bk5: 0a 124198i bk6: 0a 124198i bk7: 0a 124198i bk8: 0a 124198i bk9: 0a 124200i bk10: 0a 124200i bk11: 0a 124200i bk12: 0a 124200i bk13: 0a 124200i bk14: 0a 124200i bk15: 0a 124200i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=2.41548e-05

========= L2 cache stats =========
L2_cache_bank[0]: Access = 520, Miss = 9, Miss_rate = 0.017, Pending_hits = 25, Reservation_fails = 658
L2_cache_bank[1]: Access = 301, Miss = 6, Miss_rate = 0.020, Pending_hits = 18, Reservation_fails = 384
L2_cache_bank[2]: Access = 424, Miss = 8, Miss_rate = 0.019, Pending_hits = 22, Reservation_fails = 523
L2_cache_bank[3]: Access = 234, Miss = 6, Miss_rate = 0.026, Pending_hits = 15, Reservation_fails = 288
L2_cache_bank[4]: Access = 348, Miss = 7, Miss_rate = 0.020, Pending_hits = 21, Reservation_fails = 647
L2_cache_bank[5]: Access = 308, Miss = 5, Miss_rate = 0.016, Pending_hits = 13, Reservation_fails = 296
L2_cache_bank[6]: Access = 273, Miss = 8, Miss_rate = 0.029, Pending_hits = 23, Reservation_fails = 412
L2_cache_bank[7]: Access = 213, Miss = 4, Miss_rate = 0.019, Pending_hits = 12, Reservation_fails = 402
L2_cache_bank[8]: Access = 332, Miss = 8, Miss_rate = 0.024, Pending_hits = 24, Reservation_fails = 469
L2_cache_bank[9]: Access = 209, Miss = 4, Miss_rate = 0.019, Pending_hits = 10, Reservation_fails = 310
L2_cache_bank[10]: Access = 258, Miss = 7, Miss_rate = 0.027, Pending_hits = 20, Reservation_fails = 430
L2_cache_bank[11]: Access = 213, Miss = 4, Miss_rate = 0.019, Pending_hits = 12, Reservation_fails = 184
L2_total_cache_accesses = 3633
L2_total_cache_misses = 76
L2_total_cache_miss_rate = 0.0209
L2_total_cache_pending_hits = 215
L2_total_cache_reservation_fails = 5003
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1574
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 161
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3234
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1195
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 562
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 51
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1660
L2_cache_data_port_util = 0.009
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=13355
icnt_total_pkts_simt_to_mem=5378
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.25844
	minimum = 6
	maximum = 34
Network latency average = 8.61368
	minimum = 6
	maximum = 34
Slowest packet = 6151
Flit latency average = 7.49874
	minimum = 6
	maximum = 34
Slowest flit = 15973
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00228351
	minimum = 0.00175218 (at node 18)
	maximum = 0.00465422 (at node 15)
Accepted packet rate average = 0.00228351
	minimum = 0.00175218 (at node 18)
	maximum = 0.00465422 (at node 15)
Injected flit rate average = 0.00561954
	minimum = 0.00301155 (at node 6)
	maximum = 0.0158243 (at node 15)
Accepted flit rate average= 0.00561954
	minimum = 0.00306631 (at node 21)
	maximum = 0.00826808 (at node 9)
Injected packet length average = 2.46092
Accepted packet length average = 2.46092
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (7 samples)
	minimum = nan (7 samples)
	maximum = -nan (7 samples)
Network latency average = -nan (7 samples)
	minimum = nan (7 samples)
	maximum = -nan (7 samples)
Flit latency average = -nan (7 samples)
	minimum = nan (7 samples)
	maximum = -nan (7 samples)
Fragmentation average = -nan (7 samples)
	minimum = nan (7 samples)
	maximum = -nan (7 samples)
Injected packet rate average = -nan (7 samples)
	minimum = -nan (7 samples)
	maximum = -nan (7 samples)
Accepted packet rate average = -nan (7 samples)
	minimum = -nan (7 samples)
	maximum = -nan (7 samples)
Injected flit rate average = -nan (7 samples)
	minimum = -nan (7 samples)
	maximum = -nan (7 samples)
Accepted flit rate average = -nan (7 samples)
	minimum = -nan (7 samples)
	maximum = -nan (7 samples)
Injected packet size average = -nan (7 samples)
Accepted packet size average = -nan (7 samples)
Hops average = -nan (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 29 sec (209 sec)
gpgpu_simulation_rate = 184189 (inst/sec)
gpgpu_simulation_rate = 450 (cycle/sec)
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,94094)
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,94094)
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,94094)
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,94094)
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,94094)
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,94094)
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,94094)
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,94094)
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,94094)
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,94094)
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,94094)
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,94094)
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,94094)
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,94094)
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,94094)
GPGPU-Sim uArch: core: 14, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,94094)
GPGPU-Sim uArch: core:  0, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,94094)
GPGPU-Sim uArch: core:  1, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,94094)
GPGPU-Sim uArch: core:  2, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,94094)
GPGPU-Sim uArch: core:  3, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,94094)
GPGPU-Sim uArch: core:  4, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,94094)
GPGPU-Sim uArch: core:  5, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,94094)
GPGPU-Sim uArch: core:  6, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,94094)
GPGPU-Sim uArch: core:  7, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,94094)
GPGPU-Sim uArch: core:  8, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,94094)
GPGPU-Sim uArch: core:  9, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,94094)
GPGPU-Sim uArch: core: 10, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,94094)
GPGPU-Sim uArch: core: 11, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,94094)
GPGPU-Sim uArch: core: 12, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,94094)
GPGPU-Sim uArch: core: 13, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,94094)
GPGPU-Sim uArch: core: 14, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,94094)
GPGPU-Sim uArch: core:  0, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,94094)
GPGPU-Sim uArch: core:  1, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,94094)
GPGPU-Sim uArch: core:  2, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,94094)
GPGPU-Sim uArch: core:  3, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,94094)
GPGPU-Sim uArch: core:  4, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,94094)
GPGPU-Sim uArch: core:  5, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,94094)
GPGPU-Sim uArch: core:  6, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,94094)
GPGPU-Sim uArch: core:  7, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,94094)
GPGPU-Sim uArch: core:  8, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,94094)
GPGPU-Sim uArch: core:  9, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,94094)
GPGPU-Sim uArch: core: 10, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,94094)
GPGPU-Sim uArch: core: 11, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,94094)
GPGPU-Sim uArch: core: 12, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,94094)
GPGPU-Sim uArch: core: 13, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,94094)
GPGPU-Sim uArch: core: 14, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,94094)
GPGPU-Sim uArch: core:  0, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,94094)
GPGPU-Sim uArch: core:  1, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,94094)
GPGPU-Sim uArch: core:  2, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,94094)
GPGPU-Sim uArch: core:  3, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,94094)
GPGPU-Sim uArch: core:  4, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,94094)
GPGPU-Sim uArch: core:  5, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,94094)
GPGPU-Sim uArch: core:  6, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,94094)
GPGPU-Sim uArch: core:  7, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,94094)
GPGPU-Sim uArch: core:  8, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,94094)
GPGPU-Sim uArch: core:  9, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,94094)
GPGPU-Sim uArch: core: 10, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,94094)
GPGPU-Sim uArch: core: 11, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,94094)
GPGPU-Sim uArch: core: 12, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,94094)
GPGPU-Sim uArch: core: 13, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,94094)
GPGPU-Sim PTX: 39600000 instructions simulated : ctaid=(0,0,0) tid=(10,4,0)
GPGPU-Sim PTX: 39700000 instructions simulated : ctaid=(7,0,0) tid=(10,10,0)
GPGPU-Sim uArch: cycles simulated: 94594  inst.: 38698027 (ipc=404.9) sim_rate=184276 (inst/sec) elapsed = 0:0:03:30 / Thu Apr 12 16:16:57 2018
GPGPU-Sim PTX: 39800000 instructions simulated : ctaid=(7,0,0) tid=(10,8,0)
GPGPU-Sim PTX: 39900000 instructions simulated : ctaid=(2,0,0) tid=(2,12,0)
GPGPU-Sim PTX: 40000000 instructions simulated : ctaid=(1,0,0) tid=(6,14,0)
GPGPU-Sim uArch: cycles simulated: 95094  inst.: 38954227 (ipc=458.6) sim_rate=183746 (inst/sec) elapsed = 0:0:03:32 / Thu Apr 12 16:16:59 2018
GPGPU-Sim PTX: 40100000 instructions simulated : ctaid=(2,0,0) tid=(2,9,0)
GPGPU-Sim PTX: 40200000 instructions simulated : ctaid=(7,0,0) tid=(6,6,0)
GPGPU-Sim PTX: 40300000 instructions simulated : ctaid=(1,6,0) tid=(10,4,0)
GPGPU-Sim PTX: 40400000 instructions simulated : ctaid=(3,7,0) tid=(6,15,0)
GPGPU-Sim uArch: cycles simulated: 95594  inst.: 39299167 (ipc=535.7) sim_rate=184503 (inst/sec) elapsed = 0:0:03:33 / Thu Apr 12 16:17:00 2018
GPGPU-Sim PTX: 40500000 instructions simulated : ctaid=(1,7,0) tid=(6,5,0)
GPGPU-Sim PTX: 40600000 instructions simulated : ctaid=(3,2,0) tid=(14,10,0)
GPGPU-Sim PTX: 40700000 instructions simulated : ctaid=(3,1,0) tid=(6,11,0)
GPGPU-Sim PTX: 40800000 instructions simulated : ctaid=(2,1,0) tid=(10,14,0)
GPGPU-Sim uArch: cycles simulated: 96094  inst.: 39693475 (ipc=598.9) sim_rate=184620 (inst/sec) elapsed = 0:0:03:35 / Thu Apr 12 16:17:02 2018
GPGPU-Sim PTX: 40900000 instructions simulated : ctaid=(3,1,0) tid=(5,7,0)
GPGPU-Sim PTX: 41000000 instructions simulated : ctaid=(3,3,0) tid=(3,4,0)
GPGPU-Sim PTX: 41100000 instructions simulated : ctaid=(7,2,0) tid=(10,15,0)
GPGPU-Sim uArch: cycles simulated: 96594  inst.: 40055745 (ipc=624.1) sim_rate=185443 (inst/sec) elapsed = 0:0:03:36 / Thu Apr 12 16:17:03 2018
GPGPU-Sim PTX: 41200000 instructions simulated : ctaid=(3,3,0) tid=(9,9,0)
GPGPU-Sim PTX: 41300000 instructions simulated : ctaid=(6,0,0) tid=(10,13,0)
GPGPU-Sim PTX: 41400000 instructions simulated : ctaid=(7,3,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 97094  inst.: 40327240 (ipc=610.5) sim_rate=185839 (inst/sec) elapsed = 0:0:03:37 / Thu Apr 12 16:17:04 2018
GPGPU-Sim PTX: 41500000 instructions simulated : ctaid=(7,6,0) tid=(7,2,0)
GPGPU-Sim PTX: 41600000 instructions simulated : ctaid=(6,0,0) tid=(11,0,0)
GPGPU-Sim PTX: 41700000 instructions simulated : ctaid=(4,5,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 97594  inst.: 40653893 (ipc=616.7) sim_rate=185634 (inst/sec) elapsed = 0:0:03:39 / Thu Apr 12 16:17:06 2018
GPGPU-Sim PTX: 41800000 instructions simulated : ctaid=(2,1,0) tid=(7,13,0)
GPGPU-Sim PTX: 41900000 instructions simulated : ctaid=(2,4,0) tid=(4,13,0)
GPGPU-Sim PTX: 42000000 instructions simulated : ctaid=(2,2,0) tid=(5,10,0)
GPGPU-Sim PTX: 42100000 instructions simulated : ctaid=(6,4,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 98094  inst.: 40966788 (ipc=617.8) sim_rate=186212 (inst/sec) elapsed = 0:0:03:40 / Thu Apr 12 16:17:07 2018
GPGPU-Sim PTX: 42200000 instructions simulated : ctaid=(1,7,0) tid=(13,3,0)
GPGPU-Sim PTX: 42300000 instructions simulated : ctaid=(6,4,0) tid=(13,8,0)
GPGPU-Sim PTX: 42400000 instructions simulated : ctaid=(1,1,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 98594  inst.: 41291095 (ipc=621.2) sim_rate=185995 (inst/sec) elapsed = 0:0:03:42 / Thu Apr 12 16:17:09 2018
GPGPU-Sim PTX: 42500000 instructions simulated : ctaid=(7,0,0) tid=(4,2,0)
GPGPU-Sim PTX: 42600000 instructions simulated : ctaid=(4,2,0) tid=(6,8,0)
GPGPU-Sim uArch: cycles simulated: 99094  inst.: 41507185 (ipc=602.3) sim_rate=186130 (inst/sec) elapsed = 0:0:03:43 / Thu Apr 12 16:17:10 2018
GPGPU-Sim PTX: 42700000 instructions simulated : ctaid=(2,6,0) tid=(7,7,0)
GPGPU-Sim PTX: 42800000 instructions simulated : ctaid=(1,2,0) tid=(1,15,0)
GPGPU-Sim PTX: 42900000 instructions simulated : ctaid=(6,4,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 99594  inst.: 41803200 (ipc=601.4) sim_rate=186621 (inst/sec) elapsed = 0:0:03:44 / Thu Apr 12 16:17:11 2018
GPGPU-Sim PTX: 43000000 instructions simulated : ctaid=(6,0,0) tid=(9,13,0)
GPGPU-Sim PTX: 43100000 instructions simulated : ctaid=(0,2,0) tid=(6,8,0)
GPGPU-Sim PTX: 43200000 instructions simulated : ctaid=(6,5,0) tid=(10,6,0)
GPGPU-Sim uArch: cycles simulated: 100094  inst.: 42033727 (ipc=589.7) sim_rate=186816 (inst/sec) elapsed = 0:0:03:45 / Thu Apr 12 16:17:12 2018
GPGPU-Sim PTX: 43300000 instructions simulated : ctaid=(5,0,0) tid=(5,2,0)
GPGPU-Sim PTX: 43400000 instructions simulated : ctaid=(2,2,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 100594  inst.: 42273033 (ipc=581.1) sim_rate=187048 (inst/sec) elapsed = 0:0:03:46 / Thu Apr 12 16:17:13 2018
GPGPU-Sim PTX: 43500000 instructions simulated : ctaid=(4,2,0) tid=(6,10,0)
GPGPU-Sim PTX: 43600000 instructions simulated : ctaid=(2,2,0) tid=(6,8,0)
GPGPU-Sim uArch: cycles simulated: 101094  inst.: 42498905 (ipc=571.9) sim_rate=187219 (inst/sec) elapsed = 0:0:03:47 / Thu Apr 12 16:17:14 2018
GPGPU-Sim PTX: 43700000 instructions simulated : ctaid=(0,0,0) tid=(3,1,0)
GPGPU-Sim PTX: 43800000 instructions simulated : ctaid=(1,4,0) tid=(13,13,0)
GPGPU-Sim PTX: 43900000 instructions simulated : ctaid=(6,1,0) tid=(0,11,0)
GPGPU-Sim uArch: cycles simulated: 101594  inst.: 42728107 (ipc=564.3) sim_rate=187403 (inst/sec) elapsed = 0:0:03:48 / Thu Apr 12 16:17:15 2018
GPGPU-Sim PTX: 44000000 instructions simulated : ctaid=(0,2,0) tid=(0,12,0)
GPGPU-Sim PTX: 44100000 instructions simulated : ctaid=(6,5,0) tid=(14,4,0)
GPGPU-Sim PTX: 44200000 instructions simulated : ctaid=(4,3,0) tid=(7,12,0)
GPGPU-Sim uArch: cycles simulated: 102094  inst.: 42993451 (ipc=562.2) sim_rate=186928 (inst/sec) elapsed = 0:0:03:50 / Thu Apr 12 16:17:17 2018
GPGPU-Sim PTX: 44300000 instructions simulated : ctaid=(7,3,0) tid=(10,13,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (8265,94094), 3 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 256, initialized @(8266,94094)
GPGPU-Sim PTX: 44400000 instructions simulated : ctaid=(1,7,0) tid=(14,8,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (8336,94094), 3 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 256, initialized @(8337,94094)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (8347,94094), 3 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 256, initialized @(8348,94094)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (8379,94094), 3 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 256, initialized @(8380,94094)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (8462,94094), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (8493,94094), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 102594  inst.: 43264442 (ipc=561.0) sim_rate=187291 (inst/sec) elapsed = 0:0:03:51 / Thu Apr 12 16:17:18 2018
GPGPU-Sim uArch: Shader 1 finished CTA #0 (8506,94094), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (8517,94094), 3 CTAs running
GPGPU-Sim PTX: 44500000 instructions simulated : ctaid=(3,6,0) tid=(11,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (8557,94094), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (8590,94094), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (8595,94094), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (8595,94094), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (8615,94094), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (8669,94094), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (8701,94094), 3 CTAs running
GPGPU-Sim PTX: 44600000 instructions simulated : ctaid=(1,2,0) tid=(10,8,0)
GPGPU-Sim PTX: 44700000 instructions simulated : ctaid=(2,3,0) tid=(8,8,0)
GPGPU-Sim uArch: cycles simulated: 103094  inst.: 43522208 (ipc=558.5) sim_rate=186790 (inst/sec) elapsed = 0:0:03:53 / Thu Apr 12 16:17:20 2018
GPGPU-Sim PTX: 44800000 instructions simulated : ctaid=(5,6,0) tid=(13,12,0)
GPGPU-Sim PTX: 44900000 instructions simulated : ctaid=(6,3,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 103594  inst.: 43763812 (ipc=554.5) sim_rate=187024 (inst/sec) elapsed = 0:0:03:54 / Thu Apr 12 16:17:21 2018
GPGPU-Sim PTX: 45000000 instructions simulated : ctaid=(3,6,0) tid=(14,10,0)
GPGPU-Sim PTX: 45100000 instructions simulated : ctaid=(1,5,0) tid=(3,3,0)
GPGPU-Sim PTX: 45200000 instructions simulated : ctaid=(6,4,0) tid=(12,11,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (9959,94094), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (9996,94094), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (9999,94094), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 104094  inst.: 44006292 (ipc=551.1) sim_rate=187260 (inst/sec) elapsed = 0:0:03:55 / Thu Apr 12 16:17:22 2018
GPGPU-Sim uArch: Shader 4 finished CTA #1 (10049,94094), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (10118,94094), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (10123,94094), 2 CTAs running
GPGPU-Sim PTX: 45300000 instructions simulated : ctaid=(3,4,0) tid=(9,5,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (10150,94094), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (10158,94094), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (10198,94094), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (10223,94094), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (10305,94094), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (10343,94094), 2 CTAs running
GPGPU-Sim PTX: 45400000 instructions simulated : ctaid=(4,5,0) tid=(15,1,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (10482,94094), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 104594  inst.: 44220369 (ipc=545.2) sim_rate=187374 (inst/sec) elapsed = 0:0:03:56 / Thu Apr 12 16:17:23 2018
GPGPU-Sim uArch: Shader 7 finished CTA #1 (10542,94094), 2 CTAs running
GPGPU-Sim PTX: 45500000 instructions simulated : ctaid=(0,5,0) tid=(8,15,0)
GPGPU-Sim PTX: 45600000 instructions simulated : ctaid=(1,6,0) tid=(5,2,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (10869,94094), 3 CTAs running
GPGPU-Sim PTX: 45700000 instructions simulated : ctaid=(3,4,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 105094  inst.: 44480066 (ipc=544.0) sim_rate=186891 (inst/sec) elapsed = 0:0:03:58 / Thu Apr 12 16:17:25 2018
GPGPU-Sim PTX: 45800000 instructions simulated : ctaid=(1,5,0) tid=(9,5,0)
GPGPU-Sim PTX: 45900000 instructions simulated : ctaid=(7,6,0) tid=(9,1,0)
GPGPU-Sim PTX: 46000000 instructions simulated : ctaid=(7,3,0) tid=(10,10,0)
GPGPU-Sim uArch: cycles simulated: 105594  inst.: 44740660 (ipc=543.0) sim_rate=187199 (inst/sec) elapsed = 0:0:03:59 / Thu Apr 12 16:17:26 2018
GPGPU-Sim PTX: 46100000 instructions simulated : ctaid=(0,4,0) tid=(6,10,0)
GPGPU-Sim PTX: 46200000 instructions simulated : ctaid=(7,7,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 106094  inst.: 44963256 (ipc=539.0) sim_rate=187346 (inst/sec) elapsed = 0:0:04:00 / Thu Apr 12 16:17:27 2018
GPGPU-Sim PTX: 46300000 instructions simulated : ctaid=(7,4,0) tid=(6,1,0)
GPGPU-Sim PTX: 46400000 instructions simulated : ctaid=(0,7,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 106594  inst.: 45180122 (ipc=534.8) sim_rate=187469 (inst/sec) elapsed = 0:0:04:01 / Thu Apr 12 16:17:28 2018
GPGPU-Sim PTX: 46500000 instructions simulated : ctaid=(3,6,0) tid=(3,8,0)
GPGPU-Sim PTX: 46600000 instructions simulated : ctaid=(4,5,0) tid=(10,4,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (12970,94094), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 107094  inst.: 45378995 (ipc=529.5) sim_rate=187516 (inst/sec) elapsed = 0:0:04:02 / Thu Apr 12 16:17:29 2018
GPGPU-Sim uArch: Shader 4 finished CTA #2 (13017,94094), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (13026,94094), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (13062,94094), 1 CTAs running
GPGPU-Sim PTX: 46700000 instructions simulated : ctaid=(4,4,0) tid=(6,6,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (13100,94094), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (13210,94094), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (13247,94094), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (13289,94094), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (13328,94094), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (13332,94094), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (13342,94094), 1 CTAs running
GPGPU-Sim PTX: 46800000 instructions simulated : ctaid=(3,7,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 107594  inst.: 45540799 (ipc=521.9) sim_rate=187410 (inst/sec) elapsed = 0:0:04:03 / Thu Apr 12 16:17:30 2018
GPGPU-Sim uArch: Shader 0 finished CTA #2 (13573,94094), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (13626,94094), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (13670,94094), 2 CTAs running
GPGPU-Sim PTX: 46900000 instructions simulated : ctaid=(1,7,0) tid=(10,9,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (13999,94094), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 108094  inst.: 45685543 (ipc=513.6) sim_rate=187235 (inst/sec) elapsed = 0:0:04:04 / Thu Apr 12 16:17:31 2018
GPGPU-Sim PTX: 47000000 instructions simulated : ctaid=(0,7,0) tid=(4,3,0)
GPGPU-Sim PTX: 47100000 instructions simulated : ctaid=(7,5,0) tid=(9,6,0)
GPGPU-Sim uArch: cycles simulated: 108594  inst.: 45843831 (ipc=506.8) sim_rate=187117 (inst/sec) elapsed = 0:0:04:05 / Thu Apr 12 16:17:32 2018
GPGPU-Sim PTX: 47200000 instructions simulated : ctaid=(6,7,0) tid=(8,12,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (14970,94094), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (14993,94094), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: cycles simulated: 109094  inst.: 45948047 (ipc=496.8) sim_rate=186780 (inst/sec) elapsed = 0:0:04:06 / Thu Apr 12 16:17:33 2018
GPGPU-Sim uArch: Shader 13 finished CTA #3 (15011,94094), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (15035,94094), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 2 finished CTA #3 (15066,94094), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (15094,94094), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (15130,94094), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (15169,94094), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim PTX: 47300000 instructions simulated : ctaid=(6,7,0) tid=(3,11,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (15337,94094), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (15388,94094), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (15430,94094), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: cycles simulated: 109594  inst.: 46016705 (ipc=485.2) sim_rate=186302 (inst/sec) elapsed = 0:0:04:07 / Thu Apr 12 16:17:34 2018
GPGPU-Sim uArch: Shader 5 finished CTA #3 (16162,94094), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (16300,94094), 1 CTAs running
GPGPU-Sim PTX: 47400000 instructions simulated : ctaid=(5,7,0) tid=(8,5,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (16417,94094), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (16464,94094), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 110594  inst.: 46102013 (ipc=461.0) sim_rate=185895 (inst/sec) elapsed = 0:0:04:08 / Thu Apr 12 16:17:35 2018
GPGPU-Sim PTX: 47500000 instructions simulated : ctaid=(7,7,0) tid=(9,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (18168,94094), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (18175,94094), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (18190,94094), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (18455,94094), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: GPU detected kernel 6 '_Z14calculate_tempiPfS_iiiiffffff' finished on shader 8.
Destroy streams for kernel 6: size 0
kernel_name = _Z14calculate_tempiPfS_iiiiffffff 
kernel_launch_uid = 6 
gpu_sim_cycle = 18456
gpu_sim_insn = 7699119
gpu_ipc =     417.1608
gpu_tot_sim_cycle = 112550
gpu_tot_sim_insn = 46194714
gpu_tot_ipc =     410.4373
gpu_tot_issued_cta = 384
max_total_param_size = 0
gpu_stall_dramfull = 6350
gpu_stall_icnt2sh    = 8594
gpu_total_sim_rate=185520

========= Core RFC stats =========
	Total RFC Accesses     = 4285541
	Total RFC Misses       = 2568055
	Total RFC Read Misses  = 926858
	Total RFC Write Misses = 1641197
	Total RFC Evictions    = 1683173

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1121016
	L1I_total_cache_misses = 10518
	L1I_total_cache_miss_rate = 0.0094
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 881, Miss = 136, Miss_rate = 0.154, Pending_hits = 104, Reservation_fails = 0
	L1D_cache_core[1]: Access = 882, Miss = 141, Miss_rate = 0.160, Pending_hits = 94, Reservation_fails = 0
	L1D_cache_core[2]: Access = 863, Miss = 137, Miss_rate = 0.159, Pending_hits = 103, Reservation_fails = 0
	L1D_cache_core[3]: Access = 902, Miss = 140, Miss_rate = 0.155, Pending_hits = 103, Reservation_fails = 0
	L1D_cache_core[4]: Access = 858, Miss = 137, Miss_rate = 0.160, Pending_hits = 99, Reservation_fails = 0
	L1D_cache_core[5]: Access = 880, Miss = 134, Miss_rate = 0.152, Pending_hits = 109, Reservation_fails = 0
	L1D_cache_core[6]: Access = 876, Miss = 137, Miss_rate = 0.156, Pending_hits = 107, Reservation_fails = 0
	L1D_cache_core[7]: Access = 926, Miss = 140, Miss_rate = 0.151, Pending_hits = 99, Reservation_fails = 0
	L1D_cache_core[8]: Access = 909, Miss = 135, Miss_rate = 0.149, Pending_hits = 100, Reservation_fails = 0
	L1D_cache_core[9]: Access = 932, Miss = 141, Miss_rate = 0.151, Pending_hits = 87, Reservation_fails = 0
	L1D_cache_core[10]: Access = 871, Miss = 134, Miss_rate = 0.154, Pending_hits = 91, Reservation_fails = 0
	L1D_cache_core[11]: Access = 928, Miss = 142, Miss_rate = 0.153, Pending_hits = 100, Reservation_fails = 0
	L1D_cache_core[12]: Access = 873, Miss = 137, Miss_rate = 0.157, Pending_hits = 99, Reservation_fails = 0
	L1D_cache_core[13]: Access = 901, Miss = 138, Miss_rate = 0.153, Pending_hits = 99, Reservation_fails = 0
	L1D_cache_core[14]: Access = 904, Miss = 140, Miss_rate = 0.155, Pending_hits = 100, Reservation_fails = 0
	L1D_total_cache_accesses = 13386
	L1D_total_cache_misses = 2069
	L1D_total_cache_miss_rate = 0.1546
	L1D_total_cache_pending_hits = 1494
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.007
	L1D_cache_fill_port_util = 0.001
L1C_cache:
	L1C_total_cache_accesses = 179856
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0027
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8436
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1494
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2022
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 179376
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1387
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 47
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1110498
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 10518
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
3579, 4013, 4287, 5769, 5444, 5065, 4521, 3974, 3474, 4018, 4562, 4943, 4943, 4562, 4018, 3474, 3474, 4019, 4562, 4942, 4942, 4562, 4019, 3474, 3474, 4019, 4562, 4941, 4619, 4303, 3171, 3079, 
gpgpu_n_tot_thrd_icount = 67064064
gpgpu_n_tot_w_icount = 2095752
gpgpu_n_stall_shd_mem = 10902
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2022
gpgpu_n_mem_write_global = 1434
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 139968
gpgpu_n_store_insn = 5400
gpgpu_n_shmem_insn = 1620270
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4363992
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7482
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:275892	W0_Idle:134796	W0_Scoreboard:436708	W1:0	W2:516	W3:3864	W4:9438	W5:7452	W6:28344	W7:6984	W8:186900	W9:6984	W10:30900	W11:3390	W12:181536	W13:3390	W14:33384	W15:150	W16:202296	W17:72	W18:19596	W19:72	W20:193668	W21:72	W22:11592	W23:0	W24:200016	W25:0	W26:11592	W27:0	W28:184776	W29:0	W30:0	W31:0	W32:768768
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 16176 {8:2022,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 78480 {40:1110,72:156,136:168,}
traffic_breakdown_coretomem[INST_ACC_R] = 5776 {8:722,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 274992 {136:2022,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 11472 {8:1434,}
traffic_breakdown_memtocore[INST_ACC_R] = 98192 {136:722,}
maxmrqlatency = 20 
maxdqlatency = 0 
maxmflatency = 600 
averagemflatency = 206 
max_icnt2mem_latency = 376 
max_icnt2sh_latency = 112549 
mrq_lat_table:63 	6 	1 	3 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2666 	737 	68 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	3344 	567 	139 	54 	74 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	721 	940 	338 	38 	0 	0 	0 	0 	0 	0 	163 	196 	358 	717 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	125 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         5         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      1340      4640         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1296      7025         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1643     12922         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      3469         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      4279         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5556         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.250000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.333333  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  7.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 76/15 = 5.066667
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         9         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         7         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 76
min_bank_accesses = 0!
chip skew: 15/11 = 1.36
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      10667      8443    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:      11967      8003    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       7768      9229    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       7871     12154    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       7881     12548    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       7932     11098    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        600       573         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        579       511         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        429       535         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        570       527         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        538       559         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        575       438         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=148560 n_nop=148520 n_act=6 n_pre=4 n_req=15 n_rd=30 n_write=0 bw_util=0.0004039
n_activity=355 dram_eff=0.169
bk0: 18a 148437i bk1: 12a 148495i bk2: 0a 148558i bk3: 0a 148559i bk4: 0a 148559i bk5: 0a 148559i bk6: 0a 148559i bk7: 0a 148559i bk8: 0a 148559i bk9: 0a 148559i bk10: 0a 148561i bk11: 0a 148561i bk12: 0a 148561i bk13: 0a 148561i bk14: 0a 148561i bk15: 0a 148561i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000201939
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=148560 n_nop=148526 n_act=4 n_pre=2 n_req=14 n_rd=28 n_write=0 bw_util=0.000377
n_activity=274 dram_eff=0.2044
bk0: 16a 148491i bk1: 12a 148496i bk2: 0a 148558i bk3: 0a 148559i bk4: 0a 148559i bk5: 0a 148559i bk6: 0a 148559i bk7: 0a 148559i bk8: 0a 148559i bk9: 0a 148560i bk10: 0a 148560i bk11: 0a 148561i bk12: 0a 148561i bk13: 0a 148561i bk14: 0a 148561i bk15: 0a 148562i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000175013
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=148560 n_nop=148528 n_act=5 n_pre=3 n_req=12 n_rd=24 n_write=0 bw_util=0.0003231
n_activity=278 dram_eff=0.1727
bk0: 14a 148470i bk1: 10a 148495i bk2: 0a 148559i bk3: 0a 148559i bk4: 0a 148559i bk5: 0a 148559i bk6: 0a 148559i bk7: 0a 148559i bk8: 0a 148560i bk9: 0a 148560i bk10: 0a 148561i bk11: 0a 148561i bk12: 0a 148561i bk13: 0a 148561i bk14: 0a 148561i bk15: 0a 148561i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000215401
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=148560 n_nop=148532 n_act=3 n_pre=1 n_req=12 n_rd=24 n_write=0 bw_util=0.0003231
n_activity=204 dram_eff=0.2353
bk0: 16a 148486i bk1: 8a 148529i bk2: 0a 148559i bk3: 0a 148559i bk4: 0a 148559i bk5: 0a 148559i bk6: 0a 148559i bk7: 0a 148560i bk8: 0a 148560i bk9: 0a 148560i bk10: 0a 148560i bk11: 0a 148561i bk12: 0a 148561i bk13: 0a 148561i bk14: 0a 148561i bk15: 0a 148561i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000121163
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=148560 n_nop=148532 n_act=3 n_pre=1 n_req=12 n_rd=24 n_write=0 bw_util=0.0003231
n_activity=216 dram_eff=0.2222
bk0: 16a 148488i bk1: 8a 148529i bk2: 0a 148558i bk3: 0a 148559i bk4: 0a 148559i bk5: 0a 148559i bk6: 0a 148559i bk7: 0a 148559i bk8: 0a 148560i bk9: 0a 148560i bk10: 0a 148561i bk11: 0a 148561i bk12: 0a 148561i bk13: 0a 148561i bk14: 0a 148561i bk15: 0a 148561i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000201939
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=148560 n_nop=148534 n_act=3 n_pre=1 n_req=11 n_rd=22 n_write=0 bw_util=0.0002962
n_activity=203 dram_eff=0.2167
bk0: 14a 148492i bk1: 8a 148531i bk2: 0a 148558i bk3: 0a 148559i bk4: 0a 148559i bk5: 0a 148559i bk6: 0a 148559i bk7: 0a 148559i bk8: 0a 148559i bk9: 0a 148561i bk10: 0a 148561i bk11: 0a 148561i bk12: 0a 148561i bk13: 0a 148561i bk14: 0a 148561i bk15: 0a 148561i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=2.01939e-05

========= L2 cache stats =========
L2_cache_bank[0]: Access = 607, Miss = 9, Miss_rate = 0.015, Pending_hits = 25, Reservation_fails = 658
L2_cache_bank[1]: Access = 350, Miss = 6, Miss_rate = 0.017, Pending_hits = 18, Reservation_fails = 384
L2_cache_bank[2]: Access = 489, Miss = 8, Miss_rate = 0.016, Pending_hits = 22, Reservation_fails = 523
L2_cache_bank[3]: Access = 266, Miss = 6, Miss_rate = 0.023, Pending_hits = 15, Reservation_fails = 288
L2_cache_bank[4]: Access = 405, Miss = 7, Miss_rate = 0.017, Pending_hits = 21, Reservation_fails = 647
L2_cache_bank[5]: Access = 360, Miss = 5, Miss_rate = 0.014, Pending_hits = 13, Reservation_fails = 296
L2_cache_bank[6]: Access = 307, Miss = 8, Miss_rate = 0.026, Pending_hits = 23, Reservation_fails = 412
L2_cache_bank[7]: Access = 247, Miss = 4, Miss_rate = 0.016, Pending_hits = 12, Reservation_fails = 402
L2_cache_bank[8]: Access = 381, Miss = 8, Miss_rate = 0.021, Pending_hits = 24, Reservation_fails = 469
L2_cache_bank[9]: Access = 242, Miss = 4, Miss_rate = 0.017, Pending_hits = 10, Reservation_fails = 310
L2_cache_bank[10]: Access = 292, Miss = 7, Miss_rate = 0.024, Pending_hits = 20, Reservation_fails = 430
L2_cache_bank[11]: Access = 247, Miss = 4, Miss_rate = 0.016, Pending_hits = 12, Reservation_fails = 184
L2_total_cache_accesses = 4193
L2_total_cache_misses = 76
L2_total_cache_miss_rate = 0.0181
L2_total_cache_pending_hits = 215
L2_total_cache_reservation_fails = 5003
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1803
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 161
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3234
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1434
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 654
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 51
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1660
L2_cache_data_port_util = 0.009
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=15199
icnt_total_pkts_simt_to_mem=6287
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.29107
	minimum = 6
	maximum = 34
Network latency average = 8.70446
	minimum = 6
	maximum = 34
Slowest packet = 7272
Flit latency average = 7.53578
	minimum = 6
	maximum = 34
Slowest flit = 18739
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00224759
	minimum = 0.00173385 (at node 18)
	maximum = 0.00471391 (at node 15)
Accepted packet rate average = 0.00224759
	minimum = 0.00173385 (at node 18)
	maximum = 0.00471391 (at node 15)
Injected flit rate average = 0.00552465
	minimum = 0.00292588 (at node 11)
	maximum = 0.0162007 (at node 15)
Accepted flit rate average= 0.00552465
	minimum = 0.00303424 (at node 21)
	maximum = 0.00828999 (at node 5)
Injected packet length average = 2.45804
Accepted packet length average = 2.45804
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (8 samples)
	minimum = nan (8 samples)
	maximum = -nan (8 samples)
Network latency average = -nan (8 samples)
	minimum = nan (8 samples)
	maximum = -nan (8 samples)
Flit latency average = -nan (8 samples)
	minimum = nan (8 samples)
	maximum = -nan (8 samples)
Fragmentation average = -nan (8 samples)
	minimum = nan (8 samples)
	maximum = -nan (8 samples)
Injected packet rate average = -nan (8 samples)
	minimum = -nan (8 samples)
	maximum = -nan (8 samples)
Accepted packet rate average = -nan (8 samples)
	minimum = -nan (8 samples)
	maximum = -nan (8 samples)
Injected flit rate average = -nan (8 samples)
	minimum = -nan (8 samples)
	maximum = -nan (8 samples)
Accepted flit rate average = -nan (8 samples)
	minimum = -nan (8 samples)
	maximum = -nan (8 samples)
Injected packet size average = -nan (8 samples)
Accepted packet size average = -nan (8 samples)
Hops average = -nan (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 4 min, 9 sec (249 sec)
gpgpu_simulation_rate = 185520 (inst/sec)
gpgpu_simulation_rate = 452 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400fa0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14calculate_tempiPfS_iiiiffffff' to stream 0, gridDim= (8,8,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,112550)
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,112550)
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,112550)
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,112550)
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,112550)
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,112550)
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,112550)
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,112550)
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,112550)
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,112550)
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,112550)
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,112550)
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,112550)
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,112550)
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,112550)
GPGPU-Sim uArch: core:  9, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,112550)
GPGPU-Sim uArch: core: 10, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,112550)
GPGPU-Sim uArch: core: 11, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,112550)
GPGPU-Sim uArch: core: 12, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,112550)
GPGPU-Sim uArch: core: 13, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,112550)
GPGPU-Sim uArch: core: 14, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,112550)
GPGPU-Sim uArch: core:  0, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,112550)
GPGPU-Sim uArch: core:  1, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,112550)
GPGPU-Sim uArch: core:  2, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,112550)
GPGPU-Sim uArch: core:  3, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,112550)
GPGPU-Sim uArch: core:  4, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,112550)
GPGPU-Sim uArch: core:  5, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,112550)
GPGPU-Sim uArch: core:  6, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,112550)
GPGPU-Sim uArch: core:  7, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,112550)
GPGPU-Sim uArch: core:  8, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,112550)
GPGPU-Sim uArch: core:  9, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,112550)
GPGPU-Sim uArch: core: 10, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,112550)
GPGPU-Sim uArch: core: 11, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,112550)
GPGPU-Sim uArch: core: 12, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,112550)
GPGPU-Sim uArch: core: 13, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,112550)
GPGPU-Sim uArch: core: 14, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,112550)
GPGPU-Sim uArch: core:  0, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,112550)
GPGPU-Sim uArch: core:  1, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,112550)
GPGPU-Sim uArch: core:  2, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,112550)
GPGPU-Sim uArch: core:  3, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,112550)
GPGPU-Sim uArch: core:  4, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,112550)
GPGPU-Sim uArch: core:  5, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,112550)
GPGPU-Sim uArch: core:  6, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,112550)
GPGPU-Sim uArch: core:  7, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,112550)
GPGPU-Sim uArch: core:  8, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,112550)
GPGPU-Sim uArch: core:  9, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,112550)
GPGPU-Sim uArch: core: 10, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,112550)
GPGPU-Sim uArch: core: 11, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,112550)
GPGPU-Sim uArch: core: 12, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,112550)
GPGPU-Sim uArch: core: 13, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,112550)
GPGPU-Sim uArch: core: 14, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,112550)
GPGPU-Sim uArch: core:  0, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,112550)
GPGPU-Sim uArch: core:  1, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,112550)
GPGPU-Sim uArch: core:  2, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,112550)
GPGPU-Sim uArch: core:  3, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,112550)
GPGPU-Sim uArch: core:  4, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,112550)
GPGPU-Sim uArch: core:  5, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,112550)
GPGPU-Sim uArch: core:  6, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,112550)
GPGPU-Sim uArch: core:  7, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,112550)
GPGPU-Sim uArch: core:  8, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,112550)
GPGPU-Sim PTX: 47600000 instructions simulated : ctaid=(6,5,0) tid=(9,5,0)
GPGPU-Sim PTX: 47700000 instructions simulated : ctaid=(6,1,0) tid=(9,13,0)
GPGPU-Sim uArch: cycles simulated: 113050  inst.: 46397626 (ipc=405.8) sim_rate=185590 (inst/sec) elapsed = 0:0:04:10 / Thu Apr 12 16:17:37 2018
GPGPU-Sim PTX: 47800000 instructions simulated : ctaid=(4,1,0) tid=(9,9,0)
GPGPU-Sim PTX: 47900000 instructions simulated : ctaid=(6,2,0) tid=(13,12,0)
GPGPU-Sim uArch: cycles simulated: 113550  inst.: 46650938 (ipc=456.2) sim_rate=185860 (inst/sec) elapsed = 0:0:04:11 / Thu Apr 12 16:17:38 2018
GPGPU-Sim PTX: 48000000 instructions simulated : ctaid=(5,4,0) tid=(5,7,0)
GPGPU-Sim PTX: 48100000 instructions simulated : ctaid=(5,3,0) tid=(1,3,0)
GPGPU-Sim PTX: 48200000 instructions simulated : ctaid=(3,3,0) tid=(1,10,0)
GPGPU-Sim uArch: cycles simulated: 114050  inst.: 46967966 (ipc=515.5) sim_rate=186380 (inst/sec) elapsed = 0:0:04:12 / Thu Apr 12 16:17:39 2018
GPGPU-Sim PTX: 48300000 instructions simulated : ctaid=(3,1,0) tid=(9,2,0)
GPGPU-Sim PTX: 48400000 instructions simulated : ctaid=(0,0,0) tid=(9,13,0)
GPGPU-Sim PTX: 48500000 instructions simulated : ctaid=(7,1,0) tid=(13,5,0)
GPGPU-Sim PTX: 48600000 instructions simulated : ctaid=(2,0,0) tid=(9,0,0)
GPGPU-Sim uArch: cycles simulated: 114550  inst.: 47340622 (ipc=573.0) sim_rate=186380 (inst/sec) elapsed = 0:0:04:14 / Thu Apr 12 16:17:41 2018
GPGPU-Sim PTX: 48700000 instructions simulated : ctaid=(4,1,0) tid=(2,14,0)
GPGPU-Sim PTX: 48800000 instructions simulated : ctaid=(4,3,0) tid=(13,4,0)
GPGPU-Sim PTX: 48900000 instructions simulated : ctaid=(1,2,0) tid=(5,11,0)
GPGPU-Sim PTX: 49000000 instructions simulated : ctaid=(3,1,0) tid=(13,13,0)
GPGPU-Sim uArch: cycles simulated: 115050  inst.: 47706112 (ipc=604.6) sim_rate=187082 (inst/sec) elapsed = 0:0:04:15 / Thu Apr 12 16:17:42 2018
GPGPU-Sim PTX: 49100000 instructions simulated : ctaid=(1,4,0) tid=(9,13,0)
GPGPU-Sim PTX: 49200000 instructions simulated : ctaid=(6,0,0) tid=(12,9,0)
GPGPU-Sim PTX: 49300000 instructions simulated : ctaid=(3,1,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 115550  inst.: 48004732 (ipc=603.3) sim_rate=186788 (inst/sec) elapsed = 0:0:04:17 / Thu Apr 12 16:17:44 2018
GPGPU-Sim PTX: 49400000 instructions simulated : ctaid=(1,1,0) tid=(13,5,0)
GPGPU-Sim PTX: 49500000 instructions simulated : ctaid=(1,0,0) tid=(6,2,0)
GPGPU-Sim PTX: 49600000 instructions simulated : ctaid=(6,0,0) tid=(9,2,0)
GPGPU-Sim uArch: cycles simulated: 116050  inst.: 48327027 (ipc=609.2) sim_rate=187314 (inst/sec) elapsed = 0:0:04:18 / Thu Apr 12 16:17:45 2018
GPGPU-Sim PTX: 49700000 instructions simulated : ctaid=(3,5,0) tid=(1,7,0)
GPGPU-Sim PTX: 49800000 instructions simulated : ctaid=(0,2,0) tid=(6,8,0)
GPGPU-Sim PTX: 49900000 instructions simulated : ctaid=(3,2,0) tid=(6,14,0)
GPGPU-Sim uArch: cycles simulated: 116550  inst.: 48620375 (ipc=606.4) sim_rate=187723 (inst/sec) elapsed = 0:0:04:19 / Thu Apr 12 16:17:46 2018
GPGPU-Sim PTX: 50000000 instructions simulated : ctaid=(0,3,0) tid=(5,5,0)
GPGPU-Sim PTX: 50100000 instructions simulated : ctaid=(5,2,0) tid=(9,13,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (4198,112550), 3 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 256, initialized @(4199,112550)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (4252,112550), 3 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 256, initialized @(4253,112550)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (4262,112550), 3 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 256, initialized @(4263,112550)
GPGPU-Sim PTX: 50200000 instructions simulated : ctaid=(4,1,0) tid=(8,8,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (4391,112550), 3 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 256, initialized @(4392,112550)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (4415,112550), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 117050  inst.: 48931659 (ipc=608.2) sim_rate=187477 (inst/sec) elapsed = 0:0:04:21 / Thu Apr 12 16:17:48 2018
GPGPU-Sim PTX: 50300000 instructions simulated : ctaid=(1,2,0) tid=(13,6,0)
GPGPU-Sim PTX: 50400000 instructions simulated : ctaid=(1,1,0) tid=(9,9,0)
GPGPU-Sim PTX: 50500000 instructions simulated : ctaid=(0,1,0) tid=(8,11,0)
GPGPU-Sim uArch: cycles simulated: 117550  inst.: 49198516 (ipc=600.8) sim_rate=187780 (inst/sec) elapsed = 0:0:04:22 / Thu Apr 12 16:17:49 2018
GPGPU-Sim PTX: 50600000 instructions simulated : ctaid=(2,2,0) tid=(14,1,0)
GPGPU-Sim PTX: 50700000 instructions simulated : ctaid=(5,4,0) tid=(14,4,0)
GPGPU-Sim PTX: 50800000 instructions simulated : ctaid=(5,6,0) tid=(0,2,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (5404,112550), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 118050  inst.: 49511699 (ipc=603.1) sim_rate=188257 (inst/sec) elapsed = 0:0:04:23 / Thu Apr 12 16:17:50 2018
GPGPU-Sim uArch: Shader 1 finished CTA #1 (5500,112550), 3 CTAs running
GPGPU-Sim PTX: 50900000 instructions simulated : ctaid=(2,6,0) tid=(7,11,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (5565,112550), 3 CTAs running
GPGPU-Sim PTX: 51000000 instructions simulated : ctaid=(3,7,0) tid=(1,11,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (5732,112550), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (5836,112550), 3 CTAs running
GPGPU-Sim PTX: 51100000 instructions simulated : ctaid=(2,0,0) tid=(15,14,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (5881,112550), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 118550  inst.: 49783673 (ipc=598.2) sim_rate=188574 (inst/sec) elapsed = 0:0:04:24 / Thu Apr 12 16:17:51 2018
GPGPU-Sim PTX: 51200000 instructions simulated : ctaid=(3,7,0) tid=(8,15,0)
GPGPU-Sim PTX: 51300000 instructions simulated : ctaid=(1,3,0) tid=(13,11,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (6247,112550), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (6337,112550), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (6341,112550), 3 CTAs running
GPGPU-Sim PTX: 51400000 instructions simulated : ctaid=(3,5,0) tid=(5,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (6387,112550), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (6418,112550), 3 CTAs running
GPGPU-Sim PTX: 51500000 instructions simulated : ctaid=(1,5,0) tid=(12,1,0)
GPGPU-Sim uArch: cycles simulated: 119050  inst.: 50105099 (ipc=601.6) sim_rate=188365 (inst/sec) elapsed = 0:0:04:26 / Thu Apr 12 16:17:53 2018
GPGPU-Sim uArch: Shader 9 finished CTA #0 (6523,112550), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (6535,112550), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (6542,112550), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (6558,112550), 2 CTAs running
GPGPU-Sim PTX: 51600000 instructions simulated : ctaid=(4,5,0) tid=(8,9,0)
GPGPU-Sim PTX: 51700000 instructions simulated : ctaid=(1,3,0) tid=(11,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (6897,112550), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 119550  inst.: 50387927 (ipc=599.0) sim_rate=188014 (inst/sec) elapsed = 0:0:04:28 / Thu Apr 12 16:17:55 2018
GPGPU-Sim uArch: Shader 2 finished CTA #0 (7003,112550), 2 CTAs running
GPGPU-Sim PTX: 51800000 instructions simulated : ctaid=(6,3,0) tid=(9,15,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (7028,112550), 2 CTAs running
GPGPU-Sim PTX: 51900000 instructions simulated : ctaid=(0,7,0) tid=(9,9,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (7217,112550), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (7228,112550), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (7243,112550), 1 CTAs running
GPGPU-Sim PTX: 52000000 instructions simulated : ctaid=(0,5,0) tid=(14,0,0)
GPGPU-Sim uArch: cycles simulated: 120050  inst.: 50679377 (ipc=598.0) sim_rate=187701 (inst/sec) elapsed = 0:0:04:30 / Thu Apr 12 16:17:57 2018
GPGPU-Sim PTX: 52100000 instructions simulated : ctaid=(6,4,0) tid=(12,3,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (7542,112550), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (7552,112550), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (7612,112550), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (7628,112550), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (7641,112550), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (7669,112550), 2 CTAs running
GPGPU-Sim PTX: 52200000 instructions simulated : ctaid=(6,6,0) tid=(6,6,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (7746,112550), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (7759,112550), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (7761,112550), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (7769,112550), 2 CTAs running
GPGPU-Sim PTX: 52300000 instructions simulated : ctaid=(5,6,0) tid=(9,1,0)
GPGPU-Sim uArch: cycles simulated: 120550  inst.: 50919336 (ipc=590.6) sim_rate=187894 (inst/sec) elapsed = 0:0:04:31 / Thu Apr 12 16:17:58 2018
GPGPU-Sim uArch: Shader 10 finished CTA #2 (8042,112550), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (8065,112550), 2 CTAs running
GPGPU-Sim PTX: 52400000 instructions simulated : ctaid=(7,7,0) tid=(15,4,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (8129,112550), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (8148,112550), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (8244,112550), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (8257,112550), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (8277,112550), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (8290,112550), 1 CTAs running
GPGPU-Sim PTX: 52500000 instructions simulated : ctaid=(5,6,0) tid=(3,3,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (8348,112550), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (8369,112550), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (8435,112550), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (8442,112550), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (8485,112550), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: cycles simulated: 121050  inst.: 51171972 (ipc=585.6) sim_rate=187443 (inst/sec) elapsed = 0:0:04:33 / Thu Apr 12 16:18:00 2018
GPGPU-Sim PTX: 52600000 instructions simulated : ctaid=(5,7,0) tid=(7,4,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (8521,112550), 1 CTAs running
GPGPU-Sim PTX: 52700000 instructions simulated : ctaid=(2,6,0) tid=(11,12,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (8764,112550), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: cycles simulated: 121550  inst.: 51361536 (ipc=574.1) sim_rate=187450 (inst/sec) elapsed = 0:0:04:34 / Thu Apr 12 16:18:01 2018
GPGPU-Sim PTX: 52800000 instructions simulated : ctaid=(0,6,0) tid=(6,2,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (9241,112550), 1 CTAs running
GPGPU-Sim PTX: 52900000 instructions simulated : ctaid=(0,7,0) tid=(11,10,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (9380,112550), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (9425,112550), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (9428,112550), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (9441,112550), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (9490,112550), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: cycles simulated: 122050  inst.: 51511020 (ipc=559.6) sim_rate=187312 (inst/sec) elapsed = 0:0:04:35 / Thu Apr 12 16:18:02 2018
GPGPU-Sim uArch: Shader 12 finished CTA #3 (9604,112550), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (9611,112550), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (9611,112550), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (9620,112550), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (9631,112550), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (9651,112550), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (10379,112550), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: GPU detected kernel 7 '_Z14calculate_tempiPfS_iiiiffffff' finished on shader 14.
Destroy streams for kernel 7: size 0
kernel_name = _Z14calculate_tempiPfS_iiiiffffff 
kernel_launch_uid = 7 
gpu_sim_cycle = 10380
gpu_sim_insn = 5361506
gpu_ipc =     516.5228
gpu_tot_sim_cycle = 122930
gpu_tot_sim_insn = 51556220
gpu_tot_ipc =     419.3949
gpu_tot_issued_cta = 448
max_total_param_size = 0
gpu_stall_dramfull = 6351
gpu_stall_icnt2sh    = 8714
gpu_total_sim_rate=187477

========= Core RFC stats =========
	Total RFC Accesses     = 4707999
	Total RFC Misses       = 2823888
	Total RFC Read Misses  = 1020350
	Total RFC Write Misses = 1803538
	Total RFC Evictions    = 1850473

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1235181
	L1I_total_cache_misses = 11397
	L1I_total_cache_miss_rate = 0.0092
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 889, Miss = 138, Miss_rate = 0.155, Pending_hits = 104, Reservation_fails = 0
	L1D_cache_core[1]: Access = 882, Miss = 141, Miss_rate = 0.160, Pending_hits = 94, Reservation_fails = 0
	L1D_cache_core[2]: Access = 905, Miss = 146, Miss_rate = 0.161, Pending_hits = 104, Reservation_fails = 0
	L1D_cache_core[3]: Access = 982, Miss = 155, Miss_rate = 0.158, Pending_hits = 104, Reservation_fails = 0
	L1D_cache_core[4]: Access = 943, Miss = 152, Miss_rate = 0.161, Pending_hits = 99, Reservation_fails = 0
	L1D_cache_core[5]: Access = 964, Miss = 153, Miss_rate = 0.159, Pending_hits = 110, Reservation_fails = 0
	L1D_cache_core[6]: Access = 945, Miss = 151, Miss_rate = 0.160, Pending_hits = 107, Reservation_fails = 0
	L1D_cache_core[7]: Access = 950, Miss = 146, Miss_rate = 0.154, Pending_hits = 99, Reservation_fails = 0
	L1D_cache_core[8]: Access = 909, Miss = 135, Miss_rate = 0.149, Pending_hits = 100, Reservation_fails = 0
	L1D_cache_core[9]: Access = 960, Miss = 145, Miss_rate = 0.151, Pending_hits = 87, Reservation_fails = 0
	L1D_cache_core[10]: Access = 946, Miss = 148, Miss_rate = 0.156, Pending_hits = 91, Reservation_fails = 0
	L1D_cache_core[11]: Access = 1013, Miss = 156, Miss_rate = 0.154, Pending_hits = 100, Reservation_fails = 0
	L1D_cache_core[12]: Access = 953, Miss = 151, Miss_rate = 0.158, Pending_hits = 99, Reservation_fails = 0
	L1D_cache_core[13]: Access = 975, Miss = 152, Miss_rate = 0.156, Pending_hits = 99, Reservation_fails = 0
	L1D_cache_core[14]: Access = 948, Miss = 149, Miss_rate = 0.157, Pending_hits = 100, Reservation_fails = 0
	L1D_total_cache_accesses = 14164
	L1D_total_cache_misses = 2218
	L1D_total_cache_miss_rate = 0.1566
	L1D_total_cache_pending_hits = 1497
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.001
L1C_cache:
	L1C_total_cache_accesses = 201477
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0024
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8946
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1497
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2161
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 200997
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1503
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 57
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1223784
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 11397
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
4303, 4737, 5011, 6508, 6183, 5804, 5260, 4713, 3851, 4395, 4939, 5320, 5320, 4939, 4395, 3851, 3915, 4552, 4924, 5304, 5304, 4924, 4381, 3836, 3836, 4381, 4924, 5303, 4981, 4665, 3533, 3441, 
gpgpu_n_tot_thrd_icount = 73846816
gpgpu_n_tot_w_icount = 2307713
gpgpu_n_stall_shd_mem = 11330
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2161
gpgpu_n_mem_write_global = 1560
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 146696
gpgpu_n_store_insn = 6300
gpgpu_n_shmem_insn = 1687352
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4947088
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7910
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:304272	W0_Idle:145035	W0_Scoreboard:468082	W1:322	W2:1221	W3:4186	W4:10999	W5:7452	W6:29393	W7:7306	W8:187956	W9:7628	W10:31580	W11:3719	W12:183023	W13:3397	W14:34732	W15:150	W16:229213	W17:79	W18:21313	W19:86	W20:219022	W21:72	W22:12626	W23:0	W24:224980	W25:7	W26:11592	W27:0	W28:209183	W29:0	W30:0	W31:0	W32:866476
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 17288 {8:2161,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 88320 {40:1158,72:198,136:204,}
traffic_breakdown_coretomem[INST_ACC_R] = 6384 {8:798,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 293896 {136:2161,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 12480 {8:1560,}
traffic_breakdown_memtocore[INST_ACC_R] = 108528 {136:798,}
maxmrqlatency = 20 
maxdqlatency = 0 
maxmflatency = 600 
averagemflatency = 202 
max_icnt2mem_latency = 376 
max_icnt2sh_latency = 120319 
mrq_lat_table:63 	6 	1 	3 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2931 	737 	68 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	3600 	639 	152 	54 	74 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	794 	1003 	341 	38 	0 	0 	0 	0 	0 	0 	163 	196 	358 	843 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	132 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         5         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      1340      4640         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1296      7025         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1643     12922         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      3469         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      4279         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5556         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.250000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.333333  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  7.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 76/15 = 5.066667
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         9         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         7         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 76
min_bank_accesses = 0!
chip skew: 15/11 = 1.36
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      11159      8915    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:      12733      8440    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       8221      9792    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       8259     12882    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       8234     13253    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       8377     11828    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        600       573         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        579       511         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        429       535         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        570       527         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        538       559         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        575       438         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=162261 n_nop=162221 n_act=6 n_pre=4 n_req=15 n_rd=30 n_write=0 bw_util=0.0003698
n_activity=355 dram_eff=0.169
bk0: 18a 162138i bk1: 12a 162196i bk2: 0a 162259i bk3: 0a 162260i bk4: 0a 162260i bk5: 0a 162260i bk6: 0a 162260i bk7: 0a 162260i bk8: 0a 162260i bk9: 0a 162260i bk10: 0a 162262i bk11: 0a 162262i bk12: 0a 162262i bk13: 0a 162262i bk14: 0a 162262i bk15: 0a 162262i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000184887
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=162261 n_nop=162227 n_act=4 n_pre=2 n_req=14 n_rd=28 n_write=0 bw_util=0.0003451
n_activity=274 dram_eff=0.2044
bk0: 16a 162192i bk1: 12a 162197i bk2: 0a 162259i bk3: 0a 162260i bk4: 0a 162260i bk5: 0a 162260i bk6: 0a 162260i bk7: 0a 162260i bk8: 0a 162260i bk9: 0a 162261i bk10: 0a 162261i bk11: 0a 162262i bk12: 0a 162262i bk13: 0a 162262i bk14: 0a 162262i bk15: 0a 162263i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000160236
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=162261 n_nop=162229 n_act=5 n_pre=3 n_req=12 n_rd=24 n_write=0 bw_util=0.0002958
n_activity=278 dram_eff=0.1727
bk0: 14a 162171i bk1: 10a 162196i bk2: 0a 162260i bk3: 0a 162260i bk4: 0a 162260i bk5: 0a 162260i bk6: 0a 162260i bk7: 0a 162260i bk8: 0a 162261i bk9: 0a 162261i bk10: 0a 162262i bk11: 0a 162262i bk12: 0a 162262i bk13: 0a 162262i bk14: 0a 162262i bk15: 0a 162262i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000197213
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=162261 n_nop=162233 n_act=3 n_pre=1 n_req=12 n_rd=24 n_write=0 bw_util=0.0002958
n_activity=204 dram_eff=0.2353
bk0: 16a 162187i bk1: 8a 162230i bk2: 0a 162260i bk3: 0a 162260i bk4: 0a 162260i bk5: 0a 162260i bk6: 0a 162260i bk7: 0a 162261i bk8: 0a 162261i bk9: 0a 162261i bk10: 0a 162261i bk11: 0a 162262i bk12: 0a 162262i bk13: 0a 162262i bk14: 0a 162262i bk15: 0a 162262i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000110932
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=162261 n_nop=162233 n_act=3 n_pre=1 n_req=12 n_rd=24 n_write=0 bw_util=0.0002958
n_activity=216 dram_eff=0.2222
bk0: 16a 162189i bk1: 8a 162230i bk2: 0a 162259i bk3: 0a 162260i bk4: 0a 162260i bk5: 0a 162260i bk6: 0a 162260i bk7: 0a 162260i bk8: 0a 162261i bk9: 0a 162261i bk10: 0a 162262i bk11: 0a 162262i bk12: 0a 162262i bk13: 0a 162262i bk14: 0a 162262i bk15: 0a 162262i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000184887
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=162261 n_nop=162235 n_act=3 n_pre=1 n_req=11 n_rd=22 n_write=0 bw_util=0.0002712
n_activity=203 dram_eff=0.2167
bk0: 14a 162193i bk1: 8a 162232i bk2: 0a 162259i bk3: 0a 162260i bk4: 0a 162260i bk5: 0a 162260i bk6: 0a 162260i bk7: 0a 162260i bk8: 0a 162260i bk9: 0a 162262i bk10: 0a 162262i bk11: 0a 162262i bk12: 0a 162262i bk13: 0a 162262i bk14: 0a 162262i bk15: 0a 162262i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=1.84887e-05

========= L2 cache stats =========
L2_cache_bank[0]: Access = 654, Miss = 9, Miss_rate = 0.014, Pending_hits = 25, Reservation_fails = 658
L2_cache_bank[1]: Access = 383, Miss = 6, Miss_rate = 0.016, Pending_hits = 18, Reservation_fails = 384
L2_cache_bank[2]: Access = 529, Miss = 8, Miss_rate = 0.015, Pending_hits = 22, Reservation_fails = 523
L2_cache_bank[3]: Access = 284, Miss = 6, Miss_rate = 0.021, Pending_hits = 15, Reservation_fails = 288
L2_cache_bank[4]: Access = 441, Miss = 7, Miss_rate = 0.016, Pending_hits = 21, Reservation_fails = 647
L2_cache_bank[5]: Access = 394, Miss = 5, Miss_rate = 0.013, Pending_hits = 13, Reservation_fails = 296
L2_cache_bank[6]: Access = 327, Miss = 8, Miss_rate = 0.024, Pending_hits = 23, Reservation_fails = 412
L2_cache_bank[7]: Access = 267, Miss = 4, Miss_rate = 0.015, Pending_hits = 12, Reservation_fails = 402
L2_cache_bank[8]: Access = 415, Miss = 8, Miss_rate = 0.019, Pending_hits = 24, Reservation_fails = 469
L2_cache_bank[9]: Access = 261, Miss = 4, Miss_rate = 0.015, Pending_hits = 10, Reservation_fails = 310
L2_cache_bank[10]: Access = 312, Miss = 7, Miss_rate = 0.022, Pending_hits = 20, Reservation_fails = 430
L2_cache_bank[11]: Access = 267, Miss = 4, Miss_rate = 0.015, Pending_hits = 12, Reservation_fails = 184
L2_total_cache_accesses = 4534
L2_total_cache_misses = 76
L2_total_cache_miss_rate = 0.0168
L2_total_cache_pending_hits = 215
L2_total_cache_reservation_fails = 5003
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1942
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 161
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3234
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1560
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 730
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 51
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1660
L2_cache_data_port_util = 0.009
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=16400
icnt_total_pkts_simt_to_mem=6904
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.6672
	minimum = 6
	maximum = 40
Network latency average = 9.64076
	minimum = 6
	maximum = 34
Slowest packet = 8394
Flit latency average = 8.42079
	minimum = 6
	maximum = 34
Slowest flit = 21494
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00243345
	minimum = 0.000289017 (at node 1)
	maximum = 0.00452794 (at node 15)
Accepted packet rate average = 0.00243345
	minimum = 0.000289017 (at node 1)
	maximum = 0.00452794 (at node 15)
Injected flit rate average = 0.00648683
	minimum = 0.000289017 (at node 1)
	maximum = 0.0157033 (at node 15)
Accepted flit rate average= 0.00648683
	minimum = 0.00144509 (at node 1)
	maximum = 0.0118497 (at node 5)
Injected packet length average = 2.66569
Accepted packet length average = 2.66569
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (9 samples)
	minimum = nan (9 samples)
	maximum = -nan (9 samples)
Network latency average = -nan (9 samples)
	minimum = nan (9 samples)
	maximum = -nan (9 samples)
Flit latency average = -nan (9 samples)
	minimum = nan (9 samples)
	maximum = -nan (9 samples)
Fragmentation average = -nan (9 samples)
	minimum = nan (9 samples)
	maximum = -nan (9 samples)
Injected packet rate average = -nan (9 samples)
	minimum = -nan (9 samples)
	maximum = -nan (9 samples)
Accepted packet rate average = -nan (9 samples)
	minimum = -nan (9 samples)
	maximum = -nan (9 samples)
Injected flit rate average = -nan (9 samples)
	minimum = -nan (9 samples)
	maximum = -nan (9 samples)
Accepted flit rate average = -nan (9 samples)
	minimum = -nan (9 samples)
	maximum = -nan (9 samples)
Injected packet size average = -nan (9 samples)
Accepted packet size average = -nan (9 samples)
Hops average = -nan (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 4 min, 35 sec (275 sec)
gpgpu_simulation_rate = 187477 (inst/sec)
gpgpu_simulation_rate = 447 (cycle/sec)
timer: 715123037858
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 122930
gpu_tot_sim_insn = 51556220
gpu_tot_ipc =     419.3949
gpu_tot_issued_cta = 448
max_total_param_size = 0
gpu_stall_dramfull = 6351
gpu_stall_icnt2sh    = 8714
gpu_total_sim_rate=187477

========= Core RFC stats =========
	Total RFC Accesses     = 4707999
	Total RFC Misses       = 2823888
	Total RFC Read Misses  = 1020350
	Total RFC Write Misses = 1803538
	Total RFC Evictions    = 1850473

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1235181
	L1I_total_cache_misses = 11397
	L1I_total_cache_miss_rate = 0.0092
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 889, Miss = 138, Miss_rate = 0.155, Pending_hits = 104, Reservation_fails = 0
	L1D_cache_core[1]: Access = 882, Miss = 141, Miss_rate = 0.160, Pending_hits = 94, Reservation_fails = 0
	L1D_cache_core[2]: Access = 905, Miss = 146, Miss_rate = 0.161, Pending_hits = 104, Reservation_fails = 0
	L1D_cache_core[3]: Access = 982, Miss = 155, Miss_rate = 0.158, Pending_hits = 104, Reservation_fails = 0
	L1D_cache_core[4]: Access = 943, Miss = 152, Miss_rate = 0.161, Pending_hits = 99, Reservation_fails = 0
	L1D_cache_core[5]: Access = 964, Miss = 153, Miss_rate = 0.159, Pending_hits = 110, Reservation_fails = 0
	L1D_cache_core[6]: Access = 945, Miss = 151, Miss_rate = 0.160, Pending_hits = 107, Reservation_fails = 0
	L1D_cache_core[7]: Access = 950, Miss = 146, Miss_rate = 0.154, Pending_hits = 99, Reservation_fails = 0
	L1D_cache_core[8]: Access = 909, Miss = 135, Miss_rate = 0.149, Pending_hits = 100, Reservation_fails = 0
	L1D_cache_core[9]: Access = 960, Miss = 145, Miss_rate = 0.151, Pending_hits = 87, Reservation_fails = 0
	L1D_cache_core[10]: Access = 946, Miss = 148, Miss_rate = 0.156, Pending_hits = 91, Reservation_fails = 0
	L1D_cache_core[11]: Access = 1013, Miss = 156, Miss_rate = 0.154, Pending_hits = 100, Reservation_fails = 0
	L1D_cache_core[12]: Access = 953, Miss = 151, Miss_rate = 0.158, Pending_hits = 99, Reservation_fails = 0
	L1D_cache_core[13]: Access = 975, Miss = 152, Miss_rate = 0.156, Pending_hits = 99, Reservation_fails = 0
	L1D_cache_core[14]: Access = 948, Miss = 149, Miss_rate = 0.157, Pending_hits = 100, Reservation_fails = 0
	L1D_total_cache_accesses = 14164
	L1D_total_cache_misses = 2218
	L1D_total_cache_miss_rate = 0.1566
	L1D_total_cache_pending_hits = 1497
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.001
L1C_cache:
	L1C_total_cache_accesses = 201477
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0024
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8946
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1497
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2161
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 200997
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1503
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 57
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1223784
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 11397
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
4303, 4737, 5011, 6508, 6183, 5804, 5260, 4713, 3851, 4395, 4939, 5320, 5320, 4939, 4395, 3851, 3915, 4552, 4924, 5304, 5304, 4924, 4381, 3836, 3836, 4381, 4924, 5303, 4981, 4665, 3533, 3441, 
gpgpu_n_tot_thrd_icount = 73846816
gpgpu_n_tot_w_icount = 2307713
gpgpu_n_stall_shd_mem = 11330
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2161
gpgpu_n_mem_write_global = 1560
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 146696
gpgpu_n_store_insn = 6300
gpgpu_n_shmem_insn = 1687352
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4947088
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7910
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:304272	W0_Idle:145035	W0_Scoreboard:468082	W1:322	W2:1221	W3:4186	W4:10999	W5:7452	W6:29393	W7:7306	W8:187956	W9:7628	W10:31580	W11:3719	W12:183023	W13:3397	W14:34732	W15:150	W16:229213	W17:79	W18:21313	W19:86	W20:219022	W21:72	W22:12626	W23:0	W24:224980	W25:7	W26:11592	W27:0	W28:209183	W29:0	W30:0	W31:0	W32:866476
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 17288 {8:2161,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 88320 {40:1158,72:198,136:204,}
traffic_breakdown_coretomem[INST_ACC_R] = 6384 {8:798,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 293896 {136:2161,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 12480 {8:1560,}
traffic_breakdown_memtocore[INST_ACC_R] = 108528 {136:798,}
maxmrqlatency = 20 
maxdqlatency = 0 
maxmflatency = 600 
averagemflatency = 202 
max_icnt2mem_latency = 376 
max_icnt2sh_latency = 120319 
mrq_lat_table:63 	6 	1 	3 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2931 	737 	68 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	3600 	639 	152 	54 	74 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	794 	1003 	341 	38 	0 	0 	0 	0 	0 	0 	163 	196 	358 	843 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	132 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         5         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      1340      4640         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1296      7025         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1643     12922         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      3469         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      4279         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5556         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.250000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.333333  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  7.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 76/15 = 5.066667
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         9         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         7         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 76
min_bank_accesses = 0!
chip skew: 15/11 = 1.36
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      11159      8915    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:      12733      8440    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       8221      9792    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       8259     12882    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       8234     13253    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       8377     11828    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        600       573         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        579       511         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        429       535         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        570       527         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        538       559         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        575       438         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=162261 n_nop=162221 n_act=6 n_pre=4 n_req=15 n_rd=30 n_write=0 bw_util=0.0003698
n_activity=355 dram_eff=0.169
bk0: 18a 162138i bk1: 12a 162196i bk2: 0a 162259i bk3: 0a 162260i bk4: 0a 162260i bk5: 0a 162260i bk6: 0a 162260i bk7: 0a 162260i bk8: 0a 162260i bk9: 0a 162260i bk10: 0a 162262i bk11: 0a 162262i bk12: 0a 162262i bk13: 0a 162262i bk14: 0a 162262i bk15: 0a 162262i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000184887
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=162261 n_nop=162227 n_act=4 n_pre=2 n_req=14 n_rd=28 n_write=0 bw_util=0.0003451
n_activity=274 dram_eff=0.2044
bk0: 16a 162192i bk1: 12a 162197i bk2: 0a 162259i bk3: 0a 162260i bk4: 0a 162260i bk5: 0a 162260i bk6: 0a 162260i bk7: 0a 162260i bk8: 0a 162260i bk9: 0a 162261i bk10: 0a 162261i bk11: 0a 162262i bk12: 0a 162262i bk13: 0a 162262i bk14: 0a 162262i bk15: 0a 162263i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000160236
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=162261 n_nop=162229 n_act=5 n_pre=3 n_req=12 n_rd=24 n_write=0 bw_util=0.0002958
n_activity=278 dram_eff=0.1727
bk0: 14a 162171i bk1: 10a 162196i bk2: 0a 162260i bk3: 0a 162260i bk4: 0a 162260i bk5: 0a 162260i bk6: 0a 162260i bk7: 0a 162260i bk8: 0a 162261i bk9: 0a 162261i bk10: 0a 162262i bk11: 0a 162262i bk12: 0a 162262i bk13: 0a 162262i bk14: 0a 162262i bk15: 0a 162262i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000197213
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=162261 n_nop=162233 n_act=3 n_pre=1 n_req=12 n_rd=24 n_write=0 bw_util=0.0002958
n_activity=204 dram_eff=0.2353
bk0: 16a 162187i bk1: 8a 162230i bk2: 0a 162260i bk3: 0a 162260i bk4: 0a 162260i bk5: 0a 162260i bk6: 0a 162260i bk7: 0a 162261i bk8: 0a 162261i bk9: 0a 162261i bk10: 0a 162261i bk11: 0a 162262i bk12: 0a 162262i bk13: 0a 162262i bk14: 0a 162262i bk15: 0a 162262i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000110932
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=162261 n_nop=162233 n_act=3 n_pre=1 n_req=12 n_rd=24 n_write=0 bw_util=0.0002958
n_activity=216 dram_eff=0.2222
bk0: 16a 162189i bk1: 8a 162230i bk2: 0a 162259i bk3: 0a 162260i bk4: 0a 162260i bk5: 0a 162260i bk6: 0a 162260i bk7: 0a 162260i bk8: 0a 162261i bk9: 0a 162261i bk10: 0a 162262i bk11: 0a 162262i bk12: 0a 162262i bk13: 0a 162262i bk14: 0a 162262i bk15: 0a 162262i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000184887
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=162261 n_nop=162235 n_act=3 n_pre=1 n_req=11 n_rd=22 n_write=0 bw_util=0.0002712
n_activity=203 dram_eff=0.2167
bk0: 14a 162193i bk1: 8a 162232i bk2: 0a 162259i bk3: 0a 162260i bk4: 0a 162260i bk5: 0a 162260i bk6: 0a 162260i bk7: 0a 162260i bk8: 0a 162260i bk9: 0a 162262i bk10: 0a 162262i bk11: 0a 162262i bk12: 0a 162262i bk13: 0a 162262i bk14: 0a 162262i bk15: 0a 162262i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=1.84887e-05

========= L2 cache stats =========
L2_cache_bank[0]: Access = 654, Miss = 9, Miss_rate = 0.014, Pending_hits = 25, Reservation_fails = 658
L2_cache_bank[1]: Access = 383, Miss = 6, Miss_rate = 0.016, Pending_hits = 18, Reservation_fails = 384
L2_cache_bank[2]: Access = 529, Miss = 8, Miss_rate = 0.015, Pending_hits = 22, Reservation_fails = 523
L2_cache_bank[3]: Access = 284, Miss = 6, Miss_rate = 0.021, Pending_hits = 15, Reservation_fails = 288
L2_cache_bank[4]: Access = 441, Miss = 7, Miss_rate = 0.016, Pending_hits = 21, Reservation_fails = 647
L2_cache_bank[5]: Access = 394, Miss = 5, Miss_rate = 0.013, Pending_hits = 13, Reservation_fails = 296
L2_cache_bank[6]: Access = 327, Miss = 8, Miss_rate = 0.024, Pending_hits = 23, Reservation_fails = 412
L2_cache_bank[7]: Access = 267, Miss = 4, Miss_rate = 0.015, Pending_hits = 12, Reservation_fails = 402
L2_cache_bank[8]: Access = 415, Miss = 8, Miss_rate = 0.019, Pending_hits = 24, Reservation_fails = 469
L2_cache_bank[9]: Access = 261, Miss = 4, Miss_rate = 0.015, Pending_hits = 10, Reservation_fails = 310
L2_cache_bank[10]: Access = 312, Miss = 7, Miss_rate = 0.022, Pending_hits = 20, Reservation_fails = 430
L2_cache_bank[11]: Access = 267, Miss = 4, Miss_rate = 0.015, Pending_hits = 12, Reservation_fails = 184
L2_total_cache_accesses = 4534
L2_total_cache_misses = 76
L2_total_cache_miss_rate = 0.0168
L2_total_cache_pending_hits = 215
L2_total_cache_reservation_fails = 5003
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1942
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 161
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3234
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1560
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 730
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 51
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1660
L2_cache_data_port_util = 0.009
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=16400
icnt_total_pkts_simt_to_mem=6904
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (10 samples)
	minimum = nan (10 samples)
	maximum = -nan (10 samples)
Network latency average = -nan (10 samples)
	minimum = nan (10 samples)
	maximum = -nan (10 samples)
Flit latency average = -nan (10 samples)
	minimum = nan (10 samples)
	maximum = -nan (10 samples)
Fragmentation average = -nan (10 samples)
	minimum = nan (10 samples)
	maximum = -nan (10 samples)
Injected packet rate average = -nan (10 samples)
	minimum = -nan (10 samples)
	maximum = -nan (10 samples)
Accepted packet rate average = -nan (10 samples)
	minimum = -nan (10 samples)
	maximum = -nan (10 samples)
Injected flit rate average = -nan (10 samples)
	minimum = -nan (10 samples)
	maximum = -nan (10 samples)
Accepted flit rate average = -nan (10 samples)
	minimum = -nan (10 samples)
	maximum = -nan (10 samples)
Injected packet size average = -nan (10 samples)
Accepted packet size average = -nan (10 samples)
Hops average = -nan (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
total_error=0.000000667
avg_error=0.000000001

PASSED
