#Blue Pearl Visual Verification Suite Project File Generated by Vivado Generator version 1.1


set BPS::project_results_dir Results


BPS::set_msg_check_package Xilinx
BPS::set_xilinx_library 2016.4


BPS::set_check_enabled -enabled false *
BPS::set_package_enabled {UltraFast Design Methodology for Vivado}


set root_module design_1_wrapper


set BPS::project_rel_to_dir [list C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114]


set veri_include_dirs [lappend veri_include_dirs [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ipshared/5bb9/hdl/verilog]]
set veri_include_dirs [lappend veri_include_dirs [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ipshared/f90c/hdl/verilog]]
set veri_include_dirs [lappend veri_include_dirs [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ipshared/0ab1/hdl]]
set veri_include_dirs [lappend veri_include_dirs [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ipshared/b65a]]
set veri_include_dirs [lappend veri_include_dirs [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ipshared/ec67/hdl]]

# IP design_1_CAM_interface_0_0
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ipshared/099c/MT9M114.v]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_CAM_interface_0_0/synth/design_1_CAM_interface_0_0.v]]


# IP design_1_axi_iic_0_0
BPS::add_input_files -work lib_pkg_v1_0_2 [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ipshared/0513/hdl/lib_pkg_v1_0_rfs.vhd]]
BPS::add_input_files -work lib_cdc_v1_0_2 [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd]]
BPS::add_input_files -work axi_lite_ipif_v3_0_4 [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd]]
BPS::add_input_files -work interrupt_control_v3_1_4 [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ipshared/8e66/hdl/interrupt_control_v3_1_vh_rfs.vhd]]
BPS::add_input_files -work axi_iic_v2_0_20 [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ipshared/df5e/hdl/axi_iic_v2_0_vh_rfs.vhd]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_iic_0_0/synth/design_1_axi_iic_0_0.vhd]]


# IP design_1_axi_intc_0_0
BPS::add_input_files -work axi_intc_v4_1_11 [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ipshared/2fec/hdl/axi_intc_v4_1_vh_rfs.vhd]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_intc_0_0/synth/design_1_axi_intc_0_0.vhd]]


# IP design_1_axi_smc_0
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v]]
BPS::add_input_files -work smartconnect_v1_0 [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ipshared/5bb9/hdl/sc_util_v1_0_vl_rfs.sv]]
BPS::add_input_files -work smartconnect_v1_0 [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ipshared/5160/hdl/sc_axi2sc_v1_0_vl_rfs.sv]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_10/synth/bd_afc3_s00a2s_0.sv]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_19/synth/bd_afc3_s01a2s_0.sv]]
BPS::add_input_files -work smartconnect_v1_0 [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ipshared/acc2/hdl/sc_sc2axi_v1_0_vl_rfs.sv]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_22/synth/bd_afc3_m00s2a_0.sv]]
BPS::add_input_files -work smartconnect_v1_0 [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ipshared/28cb/hdl/sc_exit_v1_0_vl_rfs.sv]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_28/synth/bd_afc3_m00e_0.sv]]
BPS::add_input_files -work smartconnect_v1_0 [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ipshared/f90c/hdl/sc_node_v1_0_vl_rfs.sv]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_23/synth/bd_afc3_m00arn_0.sv]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_24/synth/bd_afc3_m00rn_0.sv]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_25/synth/bd_afc3_m00awn_0.sv]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_26/synth/bd_afc3_m00wn_0.sv]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_27/synth/bd_afc3_m00bn_0.sv]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_20/synth/bd_afc3_sarn_1.sv]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_21/synth/bd_afc3_srn_1.sv]]
BPS::add_input_files -work smartconnect_v1_0 [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ipshared/afa8/hdl/sc_mmu_v1_0_vl_rfs.sv]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_16/synth/bd_afc3_s01mmu_0.sv]]
BPS::add_input_files -work smartconnect_v1_0 [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ipshared/4521/hdl/sc_transaction_regulator_v1_0_vl_rfs.sv]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_17/synth/bd_afc3_s01tr_0.sv]]
BPS::add_input_files -work smartconnect_v1_0 [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ipshared/d1fc/hdl/sc_si_converter_v1_0_vl_rfs.sv]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_18/synth/bd_afc3_s01sic_0.sv]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_11/synth/bd_afc3_sarn_0.sv]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_12/synth/bd_afc3_srn_0.sv]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_13/synth/bd_afc3_sawn_0.sv]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_14/synth/bd_afc3_swn_0.sv]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_15/synth/bd_afc3_sbn_0.sv]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/synth/bd_afc3_s00mmu_0.sv]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/synth/bd_afc3_s00tr_0.sv]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/synth/bd_afc3_s00sic_0.sv]]
BPS::add_input_files -work smartconnect_v1_0 [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ipshared/4e7b/hdl/sc_switchboard_v1_0_vl_rfs.sv]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_2/synth/bd_afc3_arsw_0.sv]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_3/synth/bd_afc3_rsw_0.sv]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_4/synth/bd_afc3_awsw_0.sv]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_5/synth/bd_afc3_wsw_0.sv]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_6/synth/bd_afc3_bsw_0.sv]]
BPS::add_input_files -work xlconstant_v1_1_5 [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ipshared/f1c3/hdl/xlconstant_v1_1_vl_rfs.v]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_0/synth/bd_afc3_one_0.v]]
BPS::add_input_files -work proc_sys_reset_v5_0_12 [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/synth/bd_afc3_psr_aclk_0.vhd]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/synth/design_1_axi_smc_0.v]]


# IP design_1_axi_uartlite_0_0
BPS::add_input_files -work lib_srl_fifo_v1_0_2 [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd]]
BPS::add_input_files -work axi_uartlite_v2_0_21 [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ipshared/a15e/hdl/axi_uartlite_v2_0_vh_rfs.vhd]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/synth/design_1_axi_uartlite_0_0.vhd]]


# IP design_1_axis_data_fifo_0_0
BPS::add_input_files -work axis_infrastructure_v1_1_0 [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ipshared/0ab1/hdl/axis_infrastructure_v1_1_vl_rfs.v]]
BPS::add_input_files -work axis_data_fifo_v1_1_18 [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ipshared/5738/hdl/axis_data_fifo_v1_1_vl_rfs.v]]
#BPS::add_input_files -work blk_mem_gen_v8_4_1 [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ipshared/67d8/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd]]
#BPS::add_input_files -work fifo_generator_v13_2_2 [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ipshared/7aff/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/synth/design_1_axis_data_fifo_0_0.v]]


# IP design_1_clk_wiz_0_0
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v]]


# IP design_1_dlmb_bram_if_cntlr_0
BPS::add_input_files -work lmb_bram_if_cntlr_v4_0_15 [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ipshared/92fd/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/synth/design_1_dlmb_bram_if_cntlr_0.vhd]]


# IP design_1_dlmb_v10_0
BPS::add_input_files -work lmb_v10_v3_0_9 [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ipshared/78eb/hdl/lmb_v10_v3_0_vh_rfs.vhd]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/synth/design_1_dlmb_v10_0.vhd]]


# IP design_1_ilmb_bram_if_cntlr_0
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/synth/design_1_ilmb_bram_if_cntlr_0.vhd]]


# IP design_1_ilmb_v10_0
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/synth/design_1_ilmb_v10_0.vhd]]


# IP design_1_lmb_bram_0
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_lmb_bram_0/synth/design_1_lmb_bram_0.vhd]]


# IP design_1_mdm_1_0
BPS::add_input_files -work mdm_v3_2_14 [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/synth/design_1_mdm_1_0.vhd]]


# IP design_1_microblaze_0_0
BPS::add_input_files -work microblaze_v10_0_7 [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ipshared/b649/hdl/microblaze_v10_0_vh_rfs.vhd]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/synth/design_1_microblaze_0_0.vhd]]


# IP design_1_mig_7series_0_0
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_axi_ctrl_addr_decode.v]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_axi_ctrl_read.v]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_axi_ctrl_reg.v]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_axi_ctrl_reg_bank.v]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_axi_ctrl_top.v]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_axi_ctrl_write.v]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_axi_mc.v]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_axi_mc_ar_channel.v]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_axi_mc_aw_channel.v]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_axi_mc_b_channel.v]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_axi_mc_cmd_arbiter.v]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_axi_mc_cmd_fsm.v]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_axi_mc_cmd_translator.v]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_axi_mc_fifo.v]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_axi_mc_incr_cmd.v]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_axi_mc_r_channel.v]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_axi_mc_simple_fifo.v]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_axi_mc_wrap_cmd.v]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_axi_mc_wr_cmd_fsm.v]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_axi_mc_w_channel.v]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_ddr_axic_register_slice.v]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_ddr_axi_register_slice.v]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_ddr_axi_upsizer.v]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_ddr_a_upsizer.v]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_ddr_carry_and.v]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_ddr_carry_latch_and.v]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_ddr_carry_latch_or.v]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_ddr_carry_or.v]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_ddr_command_fifo.v]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_ddr_comparator.v]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_ddr_comparator_sel.v]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_ddr_comparator_sel_static.v]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_ddr_r_upsizer.v]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_ddr_w_upsizer.v]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_1_clk_ibuf.v]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_1_infrastructure.v]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_1_iodelay_ctrl.v]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_1_tempmon.v]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_arb_mux.v]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_arb_row_col.v]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_arb_select.v]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_bank_cntrl.v]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_bank_common.v]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_bank_compare.v]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_bank_mach.v]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_bank_queue.v]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_bank_state.v]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_col_mach.v]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_mc.v]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_rank_cntrl.v]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_rank_common.v]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_rank_mach.v]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_round_robin_arb.v]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ecc/mig_7series_v4_1_ecc_buf.v]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ecc/mig_7series_v4_1_ecc_dec_fix.v]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ecc/mig_7series_v4_1_ecc_gen.v]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ecc/mig_7series_v4_1_ecc_merge_enc.v]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ecc/mig_7series_v4_1_fi_xor.v]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ip_top/mig_7series_v4_1_memc_ui_top_axi.v]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ip_top/mig_7series_v4_1_mem_intfc.v]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_group_io.v]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_calib_top.v]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_if_post_fifo.v]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy.v]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_of_pre_fifo.v]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_4lanes.v]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ck_addr_cmd_delay.v]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_dqs_found_cal.v]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_dqs_found_cal_hr.v]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_init.v]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_cntlr.v]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_data.v]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_edge.v]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_lim.v]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_mux.v]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_po_cntlr.v]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_samp.v]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_oclkdelay_cal.v]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_tempmon.v]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_top.v]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrcal.v]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrlvl.v]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrlvl_off_delay.v]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_prbs_gen.v]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_skip_calib_tap.v]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_poc_cc.v]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_poc_edge_store.v]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_poc_meta.v]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_poc_pd.v]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_poc_tap_base.v]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_poc_top.v]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_1_ui_cmd.v]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_1_ui_rd_data.v]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_1_ui_top.v]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_1_ui_wr_data.v]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0.v]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v]]


# IP design_1_rst_mig_7series_0_81M_0
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_rst_mig_7series_0_81M_0/synth/design_1_rst_mig_7series_0_81M_0.vhd]]


# IP design_1_util_vector_logic_3_0
BPS::add_input_files -work util_vector_logic_v2_0_1 [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_3_0/synth/design_1_util_vector_logic_3_0.v]]


# IP design_1_util_vector_logic_4_0
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_4_0/synth/design_1_util_vector_logic_4_0.v]]


# IP design_1_v_axi4s_vid_out_0_0
BPS::add_input_files -work v_axi4s_vid_out_v4_0_9 [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ipshared/9a07/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/synth/design_1_v_axi4s_vid_out_0_0.v]]


# IP design_1_v_demosaic_0_0
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_AXIvideo2MultiBayer2.v]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_Debayer.v]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_DebayerG.v]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_DebayerG_DIV1_TABLE.v]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_DebayerG_DIV2_TABLE.v]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_DebayerG_linebuf_bkb.v]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_DebayerRandBatG.v]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_DebayerRatBorBatR.v]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_DebayerRatBorBatRkbM.v]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_fifo_w8_d2_A.v]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_fifo_w8_d2_A_x.v]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_fifo_w16_d2_A.v]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_fifo_w16_d2_A_x.v]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_MultiPixStream2AXIvi.v]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_reg_unsigned_short_s.v]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_v_demosaic_CTRL_s_axi.v]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_v_demosaic_mac_muhbi.v]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_v_demosaic_mul_mug8j.v]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_v_demosaic_mul_muibs.v]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_v_demosaic_mul_mujbC.v]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_v_demosaic_mux_32mb6.v]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_v_demosaic_mux_53fYi.v]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_ZipperRemoval.v]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_v_demosaic.v]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_v_demosaic_mac_mujbC.v]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_v_demosaic_mul_muhbi.v]]
BPS::add_input_files -work v_demosaic_v1_0_3 [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/v_demosaic_v1_0_rfs.v]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/synth/design_1_v_demosaic_0_0.v]]


# IP design_1_v_tc_0_0
BPS::add_input_files -work v_tc_v6_1_12 [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ipshared/6694/hdl/v_tc_v6_1_vh_rfs.vhd]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_tc_0_0/synth/design_1_v_tc_0_0.vhd]]


# IP design_1_v_vid_in_axi4s_0_0
BPS::add_input_files -work v_vid_in_axi4s_v4_0_8 [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ipshared/d987/hdl/v_vid_in_axi4s_v4_0_vl_rfs.v]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_vid_in_axi4s_0_0/synth/design_1_v_vid_in_axi4s_0_0.v]]


# IP design_1_xlconstant_0_0
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/synth/design_1_xlconstant_0_0.v]]


# IP design_1_zed_ali3_controller_0_0
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ipshared/e40a/hdl/verilog/synchro.v]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ipshared/e40a/hdl/vhdl/clock_generator_pll_7_to_1_diff_sdr.vhd]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ipshared/e40a/hdl/vhdl/serdes_7_to_1_diff_sdr.vhd]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ipshared/e40a/hdl/verilog/zed_ali3_controller_core.v]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ipshared/e40a/hdl/vhdl/zed_ali3_controller.vhd]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_zed_ali3_controller_0_0/synth/design_1_zed_ali3_controller_0_0.vhd]]


# User Files
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/synth/design_1.vhd]]
BPS::add_input_files [list [file join $BPS::project_rel_to_dir s7_tdm114.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd]]


set auto_create_black_boxes true
