{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1521813711546 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1521813711547 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 23 10:01:51 2018 " "Processing started: Fri Mar 23 10:01:51 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1521813711547 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521813711547 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LogicalStep_Lab4 -c LogicalStep_Lab4_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off LogicalStep_Lab4 -c LogicalStep_Lab4_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521813711547 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1521813712003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicalstep_lab4_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logicalstep_lab4_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LogicalStep_Lab4_top-SimpleCircuit " "Found design unit 1: LogicalStep_Lab4_top-SimpleCircuit" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521813724040 ""} { "Info" "ISGN_ENTITY_NAME" "1 LogicalStep_Lab4_top " "Found entity 1: LogicalStep_Lab4_top" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521813724040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521813724040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment7_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file segment7_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 segment7_mux-syn " "Found design unit 1: segment7_mux-syn" {  } { { "segment7_mux.vhd" "" { Text "N:/ECE124/Lab 4/segment7_mux.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521813724047 ""} { "Info" "ISGN_ENTITY_NAME" "1 segment7_mux " "Found entity 1: segment7_mux" {  } { { "segment7_mux.vhd" "" { Text "N:/ECE124/Lab 4/segment7_mux.vhd" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521813724047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521813724047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegment.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sevensegment.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SevenSegment-Behavioral " "Found design unit 1: SevenSegment-Behavioral" {  } { { "SevenSegment.vhd" "" { Text "N:/ECE124/Lab 4/SevenSegment.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521813724050 ""} { "Info" "ISGN_ENTITY_NAME" "1 SevenSegment " "Found entity 1: SevenSegment" {  } { { "SevenSegment.vhd" "" { Text "N:/ECE124/Lab 4/SevenSegment.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521813724050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521813724050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compx4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compx4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Compx4-comp4 " "Found design unit 1: Compx4-comp4" {  } { { "compx4.vhd" "" { Text "N:/ECE124/Lab 4/compx4.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521813724054 ""} { "Info" "ISGN_ENTITY_NAME" "1 Compx4 " "Found entity 1: Compx4" {  } { { "compx4.vhd" "" { Text "N:/ECE124/Lab 4/compx4.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521813724054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521813724054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compx1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compx1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Compx1-comp " "Found design unit 1: Compx1-comp" {  } { { "compx1.vhd" "" { Text "N:/ECE124/Lab 4/compx1.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521813724059 ""} { "Info" "ISGN_ENTITY_NAME" "1 Compx1 " "Found entity 1: Compx1" {  } { { "compx1.vhd" "" { Text "N:/ECE124/Lab 4/compx1.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521813724059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521813724059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bidir_shift_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bidir_shift_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bidir_shift_reg-one " "Found design unit 1: Bidir_shift_reg-one" {  } { { "Bidir_shift_reg.vhd" "" { Text "N:/ECE124/Lab 4/Bidir_shift_reg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521813724063 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bidir_shift_reg " "Found entity 1: Bidir_shift_reg" {  } { { "Bidir_shift_reg.vhd" "" { Text "N:/ECE124/Lab 4/Bidir_shift_reg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521813724063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521813724063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin_counter4bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin_counter4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bin_Counter4bit-one " "Found design unit 1: Bin_Counter4bit-one" {  } { { "BIn_Counter4bit.vhd" "" { Text "N:/ECE124/Lab 4/BIn_Counter4bit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521813724067 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bin_Counter4bit " "Found entity 1: Bin_Counter4bit" {  } { { "BIn_Counter4bit.vhd" "" { Text "N:/ECE124/Lab 4/BIn_Counter4bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521813724067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521813724067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moore_sm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file moore_sm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Moore_SM-SM " "Found design unit 1: Moore_SM-SM" {  } { { "Moore_SM.vhd" "" { Text "N:/ECE124/Lab 4/Moore_SM.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521813724072 ""} { "Info" "ISGN_ENTITY_NAME" "1 Moore_SM " "Found entity 1: Moore_SM" {  } { { "Moore_SM.vhd" "" { Text "N:/ECE124/Lab 4/Moore_SM.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521813724072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521813724072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mealy_sm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mealy_sm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mealy_SM-SM " "Found design unit 1: Mealy_SM-SM" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521813724076 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mealy_SM " "Found entity 1: Mealy_SM" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521813724076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521813724076 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Mealy_SMY.vhd " "Can't analyze file -- file Mealy_SMY.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1521813724080 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/Mealy_SMX.vhd " "Can't analyze file -- file output_files/Mealy_SMX.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1521813724086 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/Moore_SM2.vhd " "Can't analyze file -- file output_files/Moore_SM2.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1521813724088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moore_sm2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file moore_sm2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Moore_SM2-SM2 " "Found design unit 1: Moore_SM2-SM2" {  } { { "Moore_SM2.vhd" "" { Text "N:/ECE124/Lab 4/Moore_SM2.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521813724090 ""} { "Info" "ISGN_ENTITY_NAME" "1 Moore_SM2 " "Found entity 1: Moore_SM2" {  } { { "Moore_SM2.vhd" "" { Text "N:/ECE124/Lab 4/Moore_SM2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521813724090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521813724090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "errorflash.vhd 2 1 " "Found 2 design units, including 1 entities, in source file errorflash.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ErrorFlash-errorcode " "Found design unit 1: ErrorFlash-errorcode" {  } { { "ErrorFlash.vhd" "" { Text "N:/ECE124/Lab 4/ErrorFlash.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521813724094 ""} { "Info" "ISGN_ENTITY_NAME" "1 ErrorFlash " "Found entity 1: ErrorFlash" {  } { { "ErrorFlash.vhd" "" { Text "N:/ECE124/Lab 4/ErrorFlash.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521813724094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521813724094 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LogicalStep_Lab4_top " "Elaborating entity \"LogicalStep_Lab4_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1521813724191 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "leds\[2..1\] LogicalStep_Lab4_top.vhd(13) " "Using initial value X (don't care) for net \"leds\[2..1\]\" at LogicalStep_Lab4_top.vhd(13)" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 13 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521813724199 "|LogicalStep_Lab4_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mealy_SM Mealy_SM:MEALY0 " "Elaborating entity \"Mealy_SM\" for hierarchy \"Mealy_SM:MEALY0\"" {  } { { "LogicalStep_Lab4_top.vhd" "MEALY0" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521813724250 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_stateX Mealy_SM.vhd(56) " "VHDL Process Statement warning at Mealy_SM.vhd(56): inferring latch(es) for signal or variable \"next_stateX\", which holds its previous value in one or more paths through the process" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 56 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1521813724256 "|LogicalStep_Lab4_top|Mealy_SM:INST0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "EXTDX Mealy_SM.vhd(99) " "VHDL Process Statement warning at Mealy_SM.vhd(99): inferring latch(es) for signal or variable \"EXTDX\", which holds its previous value in one or more paths through the process" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 99 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1521813724258 "|LogicalStep_Lab4_top|Mealy_SM:INST0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "clk_enX Mealy_SM.vhd(99) " "VHDL Process Statement warning at Mealy_SM.vhd(99): inferring latch(es) for signal or variable \"clk_enX\", which holds its previous value in one or more paths through the process" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 99 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1521813724258 "|LogicalStep_Lab4_top|Mealy_SM:INST0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Xcount Mealy_SM.vhd(99) " "VHDL Process Statement warning at Mealy_SM.vhd(99): inferring latch(es) for signal or variable \"Xcount\", which holds its previous value in one or more paths through the process" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 99 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1521813724258 "|LogicalStep_Lab4_top|Mealy_SM:INST0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ledX Mealy_SM.vhd(99) " "VHDL Process Statement warning at Mealy_SM.vhd(99): inferring latch(es) for signal or variable \"ledX\", which holds its previous value in one or more paths through the process" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 99 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1521813724258 "|LogicalStep_Lab4_top|Mealy_SM:INST0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_stateY Mealy_SM.vhd(132) " "VHDL Process Statement warning at Mealy_SM.vhd(132): inferring latch(es) for signal or variable \"next_stateY\", which holds its previous value in one or more paths through the process" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 132 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1521813724258 "|LogicalStep_Lab4_top|Mealy_SM:INST0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "EXTDY Mealy_SM.vhd(176) " "VHDL Process Statement warning at Mealy_SM.vhd(176): inferring latch(es) for signal or variable \"EXTDY\", which holds its previous value in one or more paths through the process" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 176 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1521813724258 "|LogicalStep_Lab4_top|Mealy_SM:INST0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "clk_enY Mealy_SM.vhd(176) " "VHDL Process Statement warning at Mealy_SM.vhd(176): inferring latch(es) for signal or variable \"clk_enY\", which holds its previous value in one or more paths through the process" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 176 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1521813724258 "|LogicalStep_Lab4_top|Mealy_SM:INST0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Ycount Mealy_SM.vhd(176) " "VHDL Process Statement warning at Mealy_SM.vhd(176): inferring latch(es) for signal or variable \"Ycount\", which holds its previous value in one or more paths through the process" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 176 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1521813724258 "|LogicalStep_Lab4_top|Mealy_SM:INST0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ledY Mealy_SM.vhd(176) " "VHDL Process Statement warning at Mealy_SM.vhd(176): inferring latch(es) for signal or variable \"ledY\", which holds its previous value in one or more paths through the process" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 176 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1521813724258 "|LogicalStep_Lab4_top|Mealy_SM:INST0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledY Mealy_SM.vhd(176) " "Inferred latch for \"ledY\" at Mealy_SM.vhd(176)" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 176 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521813724258 "|LogicalStep_Lab4_top|Mealy_SM:INST0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ycount Mealy_SM.vhd(176) " "Inferred latch for \"Ycount\" at Mealy_SM.vhd(176)" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 176 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521813724258 "|LogicalStep_Lab4_top|Mealy_SM:INST0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk_enY Mealy_SM.vhd(176) " "Inferred latch for \"clk_enY\" at Mealy_SM.vhd(176)" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 176 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521813724258 "|LogicalStep_Lab4_top|Mealy_SM:INST0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EXTDY Mealy_SM.vhd(176) " "Inferred latch for \"EXTDY\" at Mealy_SM.vhd(176)" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 176 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521813724258 "|LogicalStep_Lab4_top|Mealy_SM:INST0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_stateY.ERRORY Mealy_SM.vhd(132) " "Inferred latch for \"next_stateY.ERRORY\" at Mealy_SM.vhd(132)" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521813724258 "|LogicalStep_Lab4_top|Mealy_SM:INST0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_stateY.YSTOP Mealy_SM.vhd(132) " "Inferred latch for \"next_stateY.YSTOP\" at Mealy_SM.vhd(132)" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521813724258 "|LogicalStep_Lab4_top|Mealy_SM:INST0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_stateY.YMOVE Mealy_SM.vhd(132) " "Inferred latch for \"next_stateY.YMOVE\" at Mealy_SM.vhd(132)" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521813724258 "|LogicalStep_Lab4_top|Mealy_SM:INST0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_stateY.Y0 Mealy_SM.vhd(132) " "Inferred latch for \"next_stateY.Y0\" at Mealy_SM.vhd(132)" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521813724260 "|LogicalStep_Lab4_top|Mealy_SM:INST0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledX Mealy_SM.vhd(99) " "Inferred latch for \"ledX\" at Mealy_SM.vhd(99)" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521813724260 "|LogicalStep_Lab4_top|Mealy_SM:INST0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Xcount Mealy_SM.vhd(99) " "Inferred latch for \"Xcount\" at Mealy_SM.vhd(99)" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521813724260 "|LogicalStep_Lab4_top|Mealy_SM:INST0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk_enX Mealy_SM.vhd(99) " "Inferred latch for \"clk_enX\" at Mealy_SM.vhd(99)" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521813724260 "|LogicalStep_Lab4_top|Mealy_SM:INST0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EXTDX Mealy_SM.vhd(99) " "Inferred latch for \"EXTDX\" at Mealy_SM.vhd(99)" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521813724260 "|LogicalStep_Lab4_top|Mealy_SM:INST0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_stateX.ERRORX Mealy_SM.vhd(56) " "Inferred latch for \"next_stateX.ERRORX\" at Mealy_SM.vhd(56)" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521813724260 "|LogicalStep_Lab4_top|Mealy_SM:INST0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_stateX.XSTOP Mealy_SM.vhd(56) " "Inferred latch for \"next_stateX.XSTOP\" at Mealy_SM.vhd(56)" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521813724260 "|LogicalStep_Lab4_top|Mealy_SM:INST0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_stateX.XMOVE Mealy_SM.vhd(56) " "Inferred latch for \"next_stateX.XMOVE\" at Mealy_SM.vhd(56)" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521813724260 "|LogicalStep_Lab4_top|Mealy_SM:INST0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_stateX.X0 Mealy_SM.vhd(56) " "Inferred latch for \"next_stateX.X0\" at Mealy_SM.vhd(56)" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521813724260 "|LogicalStep_Lab4_top|Mealy_SM:INST0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bin_Counter4bit Bin_Counter4bit:INST1 " "Elaborating entity \"Bin_Counter4bit\" for hierarchy \"Bin_Counter4bit:INST1\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST1" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521813724261 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ud_bin_counter BIn_Counter4bit.vhd(35) " "VHDL Process Statement warning at BIn_Counter4bit.vhd(35): signal \"ud_bin_counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BIn_Counter4bit.vhd" "" { Text "N:/ECE124/Lab 4/BIn_Counter4bit.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1521813724264 "|LogicalStep_Lab4_top|Bin_Counter4bit:INST1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Compx4 Compx4:INST2 " "Elaborating entity \"Compx4\" for hierarchy \"Compx4:INST2\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST2" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521813724266 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "A0GTB0 compx4.vhd(48) " "Verilog HDL or VHDL warning at compx4.vhd(48): object \"A0GTB0\" assigned a value but never read" {  } { { "compx4.vhd" "" { Text "N:/ECE124/Lab 4/compx4.vhd" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1521813724270 "|LogicalStep_Lab4_top|Compx4:INST2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "A1GTB1 compx4.vhd(52) " "Verilog HDL or VHDL warning at compx4.vhd(52): object \"A1GTB1\" assigned a value but never read" {  } { { "compx4.vhd" "" { Text "N:/ECE124/Lab 4/compx4.vhd" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1521813724270 "|LogicalStep_Lab4_top|Compx4:INST2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "A2GTB2 compx4.vhd(56) " "Verilog HDL or VHDL warning at compx4.vhd(56): object \"A2GTB2\" assigned a value but never read" {  } { { "compx4.vhd" "" { Text "N:/ECE124/Lab 4/compx4.vhd" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1521813724270 "|LogicalStep_Lab4_top|Compx4:INST2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "A3GTB3 compx4.vhd(60) " "Verilog HDL or VHDL warning at compx4.vhd(60): object \"A3GTB3\" assigned a value but never read" {  } { { "compx4.vhd" "" { Text "N:/ECE124/Lab 4/compx4.vhd" 60 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1521813724270 "|LogicalStep_Lab4_top|Compx4:INST2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Compx1 Compx4:INST2\|Compx1:INST1 " "Elaborating entity \"Compx1\" for hierarchy \"Compx4:INST2\|Compx1:INST1\"" {  } { { "compx4.vhd" "INST1" { Text "N:/ECE124/Lab 4/compx4.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521813724270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Moore_SM Moore_SM:INST5 " "Elaborating entity \"Moore_SM\" for hierarchy \"Moore_SM:INST5\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST5" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521813724276 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_state Moore_SM.vhd(48) " "VHDL Process Statement warning at Moore_SM.vhd(48): inferring latch(es) for signal or variable \"next_state\", which holds its previous value in one or more paths through the process" {  } { { "Moore_SM.vhd" "" { Text "N:/ECE124/Lab 4/Moore_SM.vhd" 48 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1521813724277 "|LogicalStep_Lab4_top|Moore_SM:INST5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.done Moore_SM.vhd(48) " "Inferred latch for \"next_state.done\" at Moore_SM.vhd(48)" {  } { { "Moore_SM.vhd" "" { Text "N:/ECE124/Lab 4/Moore_SM.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521813724277 "|LogicalStep_Lab4_top|Moore_SM:INST5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.retracted_hold Moore_SM.vhd(48) " "Inferred latch for \"next_state.retracted_hold\" at Moore_SM.vhd(48)" {  } { { "Moore_SM.vhd" "" { Text "N:/ECE124/Lab 4/Moore_SM.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521813724277 "|LogicalStep_Lab4_top|Moore_SM:INST5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.retracting Moore_SM.vhd(48) " "Inferred latch for \"next_state.retracting\" at Moore_SM.vhd(48)" {  } { { "Moore_SM.vhd" "" { Text "N:/ECE124/Lab 4/Moore_SM.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521813724279 "|LogicalStep_Lab4_top|Moore_SM:INST5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.extended Moore_SM.vhd(48) " "Inferred latch for \"next_state.extended\" at Moore_SM.vhd(48)" {  } { { "Moore_SM.vhd" "" { Text "N:/ECE124/Lab 4/Moore_SM.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521813724279 "|LogicalStep_Lab4_top|Moore_SM:INST5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.extend_hold Moore_SM.vhd(48) " "Inferred latch for \"next_state.extend_hold\" at Moore_SM.vhd(48)" {  } { { "Moore_SM.vhd" "" { Text "N:/ECE124/Lab 4/Moore_SM.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521813724279 "|LogicalStep_Lab4_top|Moore_SM:INST5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.extending Moore_SM.vhd(48) " "Inferred latch for \"next_state.extending\" at Moore_SM.vhd(48)" {  } { { "Moore_SM.vhd" "" { Text "N:/ECE124/Lab 4/Moore_SM.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521813724279 "|LogicalStep_Lab4_top|Moore_SM:INST5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.start Moore_SM.vhd(48) " "Inferred latch for \"next_state.start\" at Moore_SM.vhd(48)" {  } { { "Moore_SM.vhd" "" { Text "N:/ECE124/Lab 4/Moore_SM.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521813724279 "|LogicalStep_Lab4_top|Moore_SM:INST5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bidir_shift_reg Bidir_shift_reg:INST6 " "Elaborating entity \"Bidir_shift_reg\" for hierarchy \"Bidir_shift_reg:INST6\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST6" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521813724316 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sreg Bidir_shift_reg.vhd(38) " "VHDL Process Statement warning at Bidir_shift_reg.vhd(38): signal \"sreg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Bidir_shift_reg.vhd" "" { Text "N:/ECE124/Lab 4/Bidir_shift_reg.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1521813724320 "|LogicalStep_Lab4_top|Bidir_shift_reg:INST6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Moore_SM2 Moore_SM2:INST7 " "Elaborating entity \"Moore_SM2\" for hierarchy \"Moore_SM2:INST7\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST7" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521813724321 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_state Moore_SM2.vhd(46) " "VHDL Process Statement warning at Moore_SM2.vhd(46): inferring latch(es) for signal or variable \"next_state\", which holds its previous value in one or more paths through the process" {  } { { "Moore_SM2.vhd" "" { Text "N:/ECE124/Lab 4/Moore_SM2.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1521813724326 "|LogicalStep_Lab4_top|Moore_SM2:INST7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable Moore_SM2.vhd(82) " "VHDL Process Statement warning at Moore_SM2.vhd(82): signal \"enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Moore_SM2.vhd" "" { Text "N:/ECE124/Lab 4/Moore_SM2.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1521813724326 "|LogicalStep_Lab4_top|Moore_SM2:INST7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "button Moore_SM2.vhd(82) " "VHDL Process Statement warning at Moore_SM2.vhd(82): signal \"button\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Moore_SM2.vhd" "" { Text "N:/ECE124/Lab 4/Moore_SM2.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1521813724327 "|LogicalStep_Lab4_top|Moore_SM2:INST7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "led Moore_SM2.vhd(74) " "VHDL Process Statement warning at Moore_SM2.vhd(74): inferring latch(es) for signal or variable \"led\", which holds its previous value in one or more paths through the process" {  } { { "Moore_SM2.vhd" "" { Text "N:/ECE124/Lab 4/Moore_SM2.vhd" 74 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1521813724327 "|LogicalStep_Lab4_top|Moore_SM2:INST7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led Moore_SM2.vhd(74) " "Inferred latch for \"led\" at Moore_SM2.vhd(74)" {  } { { "Moore_SM2.vhd" "" { Text "N:/ECE124/Lab 4/Moore_SM2.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521813724327 "|LogicalStep_Lab4_top|Moore_SM2:INST7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.light_off Moore_SM2.vhd(46) " "Inferred latch for \"next_state.light_off\" at Moore_SM2.vhd(46)" {  } { { "Moore_SM2.vhd" "" { Text "N:/ECE124/Lab 4/Moore_SM2.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521813724327 "|LogicalStep_Lab4_top|Moore_SM2:INST7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.light_on Moore_SM2.vhd(46) " "Inferred latch for \"next_state.light_on\" at Moore_SM2.vhd(46)" {  } { { "Moore_SM2.vhd" "" { Text "N:/ECE124/Lab 4/Moore_SM2.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521813724327 "|LogicalStep_Lab4_top|Moore_SM2:INST7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.start Moore_SM2.vhd(46) " "Inferred latch for \"next_state.start\" at Moore_SM2.vhd(46)" {  } { { "Moore_SM2.vhd" "" { Text "N:/ECE124/Lab 4/Moore_SM2.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521813724327 "|LogicalStep_Lab4_top|Moore_SM2:INST7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegment SevenSegment:INST20 " "Elaborating entity \"SevenSegment\" for hierarchy \"SevenSegment:INST20\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST20" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521813724328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ErrorFlash ErrorFlash:INST35 " "Elaborating entity \"ErrorFlash\" for hierarchy \"ErrorFlash:INST35\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST35" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521813724334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment7_mux segment7_mux:INST40 " "Elaborating entity \"segment7_mux\" for hierarchy \"segment7_mux:INST40\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST40" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521813724340 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mealy_SM:MEALY0\|next_stateY.Y0_309 " "LATCH primitive \"Mealy_SM:MEALY0\|next_stateY.Y0_309\" is permanently enabled" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 132 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1521813724720 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mealy_SM:MEALY0\|next_stateY.YMOVE_294 " "LATCH primitive \"Mealy_SM:MEALY0\|next_stateY.YMOVE_294\" is permanently enabled" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 132 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1521813724720 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mealy_SM:MEALY0\|next_stateY.YSTOP_279 " "LATCH primitive \"Mealy_SM:MEALY0\|next_stateY.YSTOP_279\" is permanently enabled" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 132 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1521813724720 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mealy_SM:MEALY0\|next_stateY.ERRORY_264 " "LATCH primitive \"Mealy_SM:MEALY0\|next_stateY.ERRORY_264\" is permanently enabled" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 132 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1521813724720 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mealy_SM:MEALY0\|next_stateX.X0_398 " "LATCH primitive \"Mealy_SM:MEALY0\|next_stateX.X0_398\" is permanently enabled" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 56 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1521813724720 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mealy_SM:MEALY0\|next_stateX.XMOVE_383 " "LATCH primitive \"Mealy_SM:MEALY0\|next_stateX.XMOVE_383\" is permanently enabled" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 56 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1521813724720 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mealy_SM:MEALY0\|next_stateX.XSTOP_368 " "LATCH primitive \"Mealy_SM:MEALY0\|next_stateX.XSTOP_368\" is permanently enabled" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 56 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1521813724720 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mealy_SM:MEALY0\|next_stateX.ERRORX_353 " "LATCH primitive \"Mealy_SM:MEALY0\|next_stateX.ERRORX_353\" is permanently enabled" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 56 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1521813724720 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Moore_SM2:INST7\|next_state.light_on_116 " "LATCH primitive \"Moore_SM2:INST7\|next_state.light_on_116\" is permanently enabled" {  } { { "Moore_SM2.vhd" "" { Text "N:/ECE124/Lab 4/Moore_SM2.vhd" 46 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1521813724724 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Moore_SM2:INST7\|next_state.light_off_99 " "LATCH primitive \"Moore_SM2:INST7\|next_state.light_off_99\" is permanently enabled" {  } { { "Moore_SM2.vhd" "" { Text "N:/ECE124/Lab 4/Moore_SM2.vhd" 46 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1521813724724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Mealy_SM:MEALY0\|Ycount " "Latch Mealy_SM:MEALY0\|Ycount has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Compx4:INST4\|eq " "Ports D and ENA on the latch are fed by the same signal Compx4:INST4\|eq" {  } { { "compx4.vhd" "" { Text "N:/ECE124/Lab 4/compx4.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1521813725574 ""}  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1521813725574 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Mealy_SM:MEALY0\|Xcount " "Latch Mealy_SM:MEALY0\|Xcount has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Compx4:INST2\|eq " "Ports D and ENA on the latch are fed by the same signal Compx4:INST2\|eq" {  } { { "compx4.vhd" "" { Text "N:/ECE124/Lab 4/compx4.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1521813725576 ""}  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1521813725576 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Moore_SM:INST5\|next_state.start_209 " "Latch Moore_SM:INST5\|next_state.start_209 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pb\[1\] " "Ports D and ENA on the latch are fed by the same signal pb\[1\]" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1521813725576 ""}  } { { "Moore_SM.vhd" "" { Text "N:/ECE124/Lab 4/Moore_SM.vhd" 48 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1521813725576 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Moore_SM:INST5\|next_state.done_149 " "Latch Moore_SM:INST5\|next_state.done_149 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pb\[1\] " "Ports D and ENA on the latch are fed by the same signal pb\[1\]" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1521813725576 ""}  } { { "Moore_SM.vhd" "" { Text "N:/ECE124/Lab 4/Moore_SM.vhd" 48 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1521813725576 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Moore_SM:INST5\|next_state.extended_179 " "Latch Moore_SM:INST5\|next_state.extended_179 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pb\[1\] " "Ports D and ENA on the latch are fed by the same signal pb\[1\]" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1521813725576 ""}  } { { "Moore_SM.vhd" "" { Text "N:/ECE124/Lab 4/Moore_SM.vhd" 48 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1521813725576 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Moore_SM:INST5\|next_state.extending_199 " "Latch Moore_SM:INST5\|next_state.extending_199 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pb\[1\] " "Ports D and ENA on the latch are fed by the same signal pb\[1\]" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1521813725576 ""}  } { { "Moore_SM.vhd" "" { Text "N:/ECE124/Lab 4/Moore_SM.vhd" 48 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1521813725576 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Moore_SM:INST5\|next_state.retracting_169 " "Latch Moore_SM:INST5\|next_state.retracting_169 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pb\[1\] " "Ports D and ENA on the latch are fed by the same signal pb\[1\]" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1521813725576 ""}  } { { "Moore_SM.vhd" "" { Text "N:/ECE124/Lab 4/Moore_SM.vhd" 48 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1521813725576 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Moore_SM:INST5\|next_state.retracted_hold_159 " "Latch Moore_SM:INST5\|next_state.retracted_hold_159 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Moore_SM:INST5\|current_state.retracting " "Ports D and ENA on the latch are fed by the same signal Moore_SM:INST5\|current_state.retracting" {  } { { "Moore_SM.vhd" "" { Text "N:/ECE124/Lab 4/Moore_SM.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1521813725577 ""}  } { { "Moore_SM.vhd" "" { Text "N:/ECE124/Lab 4/Moore_SM.vhd" 48 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1521813725577 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Moore_SM:INST5\|next_state.extend_hold_189 " "Latch Moore_SM:INST5\|next_state.extend_hold_189 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Moore_SM:INST5\|current_state.extending " "Ports D and ENA on the latch are fed by the same signal Moore_SM:INST5\|current_state.extending" {  } { { "Moore_SM.vhd" "" { Text "N:/ECE124/Lab 4/Moore_SM.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1521813725577 ""}  } { { "Moore_SM.vhd" "" { Text "N:/ECE124/Lab 4/Moore_SM.vhd" 48 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1521813725577 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[1\] GND " "Pin \"leds\[1\]\" is stuck at GND" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1521813725618 "|LogicalStep_Lab4_top|leds[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[2\] GND " "Pin \"leds\[2\]\" is stuck at GND" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1521813725618 "|LogicalStep_Lab4_top|leds[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1521813725618 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1521813725673 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1521813725971 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1521813726305 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521813726305 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "180 " "Implemented 180 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1521813726520 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1521813726520 ""} { "Info" "ICUT_CUT_TM_LCELLS" "149 " "Implemented 149 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1521813726520 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1521813726520 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 56 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 56 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "859 " "Peak virtual memory: 859 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1521813727522 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 23 10:02:07 2018 " "Processing ended: Fri Mar 23 10:02:07 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1521813727522 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1521813727522 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1521813727522 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1521813727522 ""}
