#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Sep 15 15:32:58 2024
# Process ID: 51365
# Current directory: /home/josh/projects/ece1195/Lab-1True/Lab_1/Lab_1.runs/Lab_1_addSubtractFull_0_0_synth_1
# Command line: vivado -log Lab_1_addSubtractFull_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Lab_1_addSubtractFull_0_0.tcl
# Log file: /home/josh/projects/ece1195/Lab-1True/Lab_1/Lab_1.runs/Lab_1_addSubtractFull_0_0_synth_1/Lab_1_addSubtractFull_0_0.vds
# Journal file: /home/josh/projects/ece1195/Lab-1True/Lab_1/Lab_1.runs/Lab_1_addSubtractFull_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source Lab_1_addSubtractFull_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/josh/projects/ece1195/Lab-1True/Lab_1_repo/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/josh/packages/Xilinx/Vivado/2018.3/data/ip'.
Command: synth_design -top Lab_1_addSubtractFull_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 51474 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:01 . Memory (MB): peak = 1360.426 ; gain = 0.000 ; free physical = 14838 ; free virtual = 43254
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Lab_1_addSubtractFull_0_0' [/home/josh/projects/ece1195/Lab-1True/Lab_1/Lab_1.srcs/sources_1/bd/Lab_1/ip/Lab_1_addSubtractFull_0_0/synth/Lab_1_addSubtractFull_0_0.vhd:66]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'addSubtractFull' declared at '/home/josh/projects/ece1195/Lab-1True/Lab_1/Lab_1.srcs/sources_1/imports/new/addSubtractFull.vhd:4' bound to instance 'U0' of component 'addSubtractFull' [/home/josh/projects/ece1195/Lab-1True/Lab_1/Lab_1.srcs/sources_1/bd/Lab_1/ip/Lab_1_addSubtractFull_0_0/synth/Lab_1_addSubtractFull_0_0.vhd:90]
INFO: [Synth 8-638] synthesizing module 'addSubtractFull' [/home/josh/projects/ece1195/Lab-1True/Lab_1/Lab_1.srcs/sources_1/imports/new/addSubtractFull.vhd:18]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'addFull' declared at '/home/josh/projects/ece1195/Lab-1True/Lab_1/Lab_1.srcs/sources_1/imports/new/addFull.vhd:4' bound to instance 'su' of component 'addFull' [/home/josh/projects/ece1195/Lab-1True/Lab_1/Lab_1.srcs/sources_1/imports/new/addSubtractFull.vhd:39]
INFO: [Synth 8-638] synthesizing module 'addFull' [/home/josh/projects/ece1195/Lab-1True/Lab_1/Lab_1.srcs/sources_1/imports/new/addFull.vhd:17]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'addSubtract' declared at '/home/josh/projects/ece1195/Lab-1True/Lab_1/Lab_1.srcs/sources_1/imports/new/addSubtract.vhd:5' bound to instance 'as' of component 'addSubtract' [/home/josh/projects/ece1195/Lab-1True/Lab_1/Lab_1.srcs/sources_1/imports/new/addFull.vhd:25]
INFO: [Synth 8-638] synthesizing module 'addSubtract' [/home/josh/projects/ece1195/Lab-1True/Lab_1/Lab_1.srcs/sources_1/imports/new/addSubtract.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'addSubtract' (1#1) [/home/josh/projects/ece1195/Lab-1True/Lab_1/Lab_1.srcs/sources_1/imports/new/addSubtract.vhd:15]
INFO: [Synth 8-3491] module 'addSubtract' declared at '/home/josh/projects/ece1195/Lab-1True/Lab_1/Lab_1.srcs/sources_1/imports/new/addSubtract.vhd:5' bound to instance 'as' of component 'addSubtract' [/home/josh/projects/ece1195/Lab-1True/Lab_1/Lab_1.srcs/sources_1/imports/new/addFull.vhd:28]
INFO: [Synth 8-3491] module 'addSubtract' declared at '/home/josh/projects/ece1195/Lab-1True/Lab_1/Lab_1.srcs/sources_1/imports/new/addSubtract.vhd:5' bound to instance 'as' of component 'addSubtract' [/home/josh/projects/ece1195/Lab-1True/Lab_1/Lab_1.srcs/sources_1/imports/new/addFull.vhd:28]
INFO: [Synth 8-3491] module 'addSubtract' declared at '/home/josh/projects/ece1195/Lab-1True/Lab_1/Lab_1.srcs/sources_1/imports/new/addSubtract.vhd:5' bound to instance 'as' of component 'addSubtract' [/home/josh/projects/ece1195/Lab-1True/Lab_1/Lab_1.srcs/sources_1/imports/new/addFull.vhd:28]
INFO: [Synth 8-3491] module 'addSubtract' declared at '/home/josh/projects/ece1195/Lab-1True/Lab_1/Lab_1.srcs/sources_1/imports/new/addSubtract.vhd:5' bound to instance 'as' of component 'addSubtract' [/home/josh/projects/ece1195/Lab-1True/Lab_1/Lab_1.srcs/sources_1/imports/new/addFull.vhd:28]
INFO: [Synth 8-3491] module 'addSubtract' declared at '/home/josh/projects/ece1195/Lab-1True/Lab_1/Lab_1.srcs/sources_1/imports/new/addSubtract.vhd:5' bound to instance 'as' of component 'addSubtract' [/home/josh/projects/ece1195/Lab-1True/Lab_1/Lab_1.srcs/sources_1/imports/new/addFull.vhd:28]
INFO: [Synth 8-3491] module 'addSubtract' declared at '/home/josh/projects/ece1195/Lab-1True/Lab_1/Lab_1.srcs/sources_1/imports/new/addSubtract.vhd:5' bound to instance 'as' of component 'addSubtract' [/home/josh/projects/ece1195/Lab-1True/Lab_1/Lab_1.srcs/sources_1/imports/new/addFull.vhd:28]
INFO: [Synth 8-3491] module 'addSubtract' declared at '/home/josh/projects/ece1195/Lab-1True/Lab_1/Lab_1.srcs/sources_1/imports/new/addSubtract.vhd:5' bound to instance 'as' of component 'addSubtract' [/home/josh/projects/ece1195/Lab-1True/Lab_1/Lab_1.srcs/sources_1/imports/new/addFull.vhd:28]
INFO: [Synth 8-3491] module 'addSubtract' declared at '/home/josh/projects/ece1195/Lab-1True/Lab_1/Lab_1.srcs/sources_1/imports/new/addSubtract.vhd:5' bound to instance 'as' of component 'addSubtract' [/home/josh/projects/ece1195/Lab-1True/Lab_1/Lab_1.srcs/sources_1/imports/new/addFull.vhd:28]
INFO: [Synth 8-3491] module 'addSubtract' declared at '/home/josh/projects/ece1195/Lab-1True/Lab_1/Lab_1.srcs/sources_1/imports/new/addSubtract.vhd:5' bound to instance 'as' of component 'addSubtract' [/home/josh/projects/ece1195/Lab-1True/Lab_1/Lab_1.srcs/sources_1/imports/new/addFull.vhd:28]
INFO: [Synth 8-3491] module 'addSubtract' declared at '/home/josh/projects/ece1195/Lab-1True/Lab_1/Lab_1.srcs/sources_1/imports/new/addSubtract.vhd:5' bound to instance 'as' of component 'addSubtract' [/home/josh/projects/ece1195/Lab-1True/Lab_1/Lab_1.srcs/sources_1/imports/new/addFull.vhd:28]
INFO: [Synth 8-3491] module 'addSubtract' declared at '/home/josh/projects/ece1195/Lab-1True/Lab_1/Lab_1.srcs/sources_1/imports/new/addSubtract.vhd:5' bound to instance 'as' of component 'addSubtract' [/home/josh/projects/ece1195/Lab-1True/Lab_1/Lab_1.srcs/sources_1/imports/new/addFull.vhd:28]
INFO: [Synth 8-3491] module 'addSubtract' declared at '/home/josh/projects/ece1195/Lab-1True/Lab_1/Lab_1.srcs/sources_1/imports/new/addSubtract.vhd:5' bound to instance 'as' of component 'addSubtract' [/home/josh/projects/ece1195/Lab-1True/Lab_1/Lab_1.srcs/sources_1/imports/new/addFull.vhd:28]
INFO: [Synth 8-3491] module 'addSubtract' declared at '/home/josh/projects/ece1195/Lab-1True/Lab_1/Lab_1.srcs/sources_1/imports/new/addSubtract.vhd:5' bound to instance 'as' of component 'addSubtract' [/home/josh/projects/ece1195/Lab-1True/Lab_1/Lab_1.srcs/sources_1/imports/new/addFull.vhd:28]
INFO: [Synth 8-3491] module 'addSubtract' declared at '/home/josh/projects/ece1195/Lab-1True/Lab_1/Lab_1.srcs/sources_1/imports/new/addSubtract.vhd:5' bound to instance 'as' of component 'addSubtract' [/home/josh/projects/ece1195/Lab-1True/Lab_1/Lab_1.srcs/sources_1/imports/new/addFull.vhd:28]
INFO: [Synth 8-3491] module 'addSubtract' declared at '/home/josh/projects/ece1195/Lab-1True/Lab_1/Lab_1.srcs/sources_1/imports/new/addSubtract.vhd:5' bound to instance 'as' of component 'addSubtract' [/home/josh/projects/ece1195/Lab-1True/Lab_1/Lab_1.srcs/sources_1/imports/new/addFull.vhd:28]
INFO: [Synth 8-3491] module 'addSubtract' declared at '/home/josh/projects/ece1195/Lab-1True/Lab_1/Lab_1.srcs/sources_1/imports/new/addSubtract.vhd:5' bound to instance 'as' of component 'addSubtract' [/home/josh/projects/ece1195/Lab-1True/Lab_1/Lab_1.srcs/sources_1/imports/new/addFull.vhd:28]
INFO: [Synth 8-3491] module 'addSubtract' declared at '/home/josh/projects/ece1195/Lab-1True/Lab_1/Lab_1.srcs/sources_1/imports/new/addSubtract.vhd:5' bound to instance 'as' of component 'addSubtract' [/home/josh/projects/ece1195/Lab-1True/Lab_1/Lab_1.srcs/sources_1/imports/new/addFull.vhd:28]
INFO: [Synth 8-3491] module 'addSubtract' declared at '/home/josh/projects/ece1195/Lab-1True/Lab_1/Lab_1.srcs/sources_1/imports/new/addSubtract.vhd:5' bound to instance 'as' of component 'addSubtract' [/home/josh/projects/ece1195/Lab-1True/Lab_1/Lab_1.srcs/sources_1/imports/new/addFull.vhd:28]
INFO: [Synth 8-3491] module 'addSubtract' declared at '/home/josh/projects/ece1195/Lab-1True/Lab_1/Lab_1.srcs/sources_1/imports/new/addSubtract.vhd:5' bound to instance 'as' of component 'addSubtract' [/home/josh/projects/ece1195/Lab-1True/Lab_1/Lab_1.srcs/sources_1/imports/new/addFull.vhd:28]
INFO: [Synth 8-3491] module 'addSubtract' declared at '/home/josh/projects/ece1195/Lab-1True/Lab_1/Lab_1.srcs/sources_1/imports/new/addSubtract.vhd:5' bound to instance 'as' of component 'addSubtract' [/home/josh/projects/ece1195/Lab-1True/Lab_1/Lab_1.srcs/sources_1/imports/new/addFull.vhd:28]
INFO: [Synth 8-3491] module 'addSubtract' declared at '/home/josh/projects/ece1195/Lab-1True/Lab_1/Lab_1.srcs/sources_1/imports/new/addSubtract.vhd:5' bound to instance 'as' of component 'addSubtract' [/home/josh/projects/ece1195/Lab-1True/Lab_1/Lab_1.srcs/sources_1/imports/new/addFull.vhd:28]
INFO: [Synth 8-3491] module 'addSubtract' declared at '/home/josh/projects/ece1195/Lab-1True/Lab_1/Lab_1.srcs/sources_1/imports/new/addSubtract.vhd:5' bound to instance 'as' of component 'addSubtract' [/home/josh/projects/ece1195/Lab-1True/Lab_1/Lab_1.srcs/sources_1/imports/new/addFull.vhd:28]
INFO: [Synth 8-3491] module 'addSubtract' declared at '/home/josh/projects/ece1195/Lab-1True/Lab_1/Lab_1.srcs/sources_1/imports/new/addSubtract.vhd:5' bound to instance 'as' of component 'addSubtract' [/home/josh/projects/ece1195/Lab-1True/Lab_1/Lab_1.srcs/sources_1/imports/new/addFull.vhd:28]
INFO: [Synth 8-3491] module 'addSubtract' declared at '/home/josh/projects/ece1195/Lab-1True/Lab_1/Lab_1.srcs/sources_1/imports/new/addSubtract.vhd:5' bound to instance 'as' of component 'addSubtract' [/home/josh/projects/ece1195/Lab-1True/Lab_1/Lab_1.srcs/sources_1/imports/new/addFull.vhd:28]
INFO: [Synth 8-3491] module 'addSubtract' declared at '/home/josh/projects/ece1195/Lab-1True/Lab_1/Lab_1.srcs/sources_1/imports/new/addSubtract.vhd:5' bound to instance 'as' of component 'addSubtract' [/home/josh/projects/ece1195/Lab-1True/Lab_1/Lab_1.srcs/sources_1/imports/new/addFull.vhd:28]
INFO: [Synth 8-3491] module 'addSubtract' declared at '/home/josh/projects/ece1195/Lab-1True/Lab_1/Lab_1.srcs/sources_1/imports/new/addSubtract.vhd:5' bound to instance 'as' of component 'addSubtract' [/home/josh/projects/ece1195/Lab-1True/Lab_1/Lab_1.srcs/sources_1/imports/new/addFull.vhd:28]
INFO: [Synth 8-3491] module 'addSubtract' declared at '/home/josh/projects/ece1195/Lab-1True/Lab_1/Lab_1.srcs/sources_1/imports/new/addSubtract.vhd:5' bound to instance 'as' of component 'addSubtract' [/home/josh/projects/ece1195/Lab-1True/Lab_1/Lab_1.srcs/sources_1/imports/new/addFull.vhd:28]
INFO: [Synth 8-3491] module 'addSubtract' declared at '/home/josh/projects/ece1195/Lab-1True/Lab_1/Lab_1.srcs/sources_1/imports/new/addSubtract.vhd:5' bound to instance 'as' of component 'addSubtract' [/home/josh/projects/ece1195/Lab-1True/Lab_1/Lab_1.srcs/sources_1/imports/new/addFull.vhd:28]
INFO: [Synth 8-3491] module 'addSubtract' declared at '/home/josh/projects/ece1195/Lab-1True/Lab_1/Lab_1.srcs/sources_1/imports/new/addSubtract.vhd:5' bound to instance 'as' of component 'addSubtract' [/home/josh/projects/ece1195/Lab-1True/Lab_1/Lab_1.srcs/sources_1/imports/new/addFull.vhd:28]
INFO: [Synth 8-3491] module 'addSubtract' declared at '/home/josh/projects/ece1195/Lab-1True/Lab_1/Lab_1.srcs/sources_1/imports/new/addSubtract.vhd:5' bound to instance 'as' of component 'addSubtract' [/home/josh/projects/ece1195/Lab-1True/Lab_1/Lab_1.srcs/sources_1/imports/new/addFull.vhd:28]
INFO: [Synth 8-3491] module 'addSubtract' declared at '/home/josh/projects/ece1195/Lab-1True/Lab_1/Lab_1.srcs/sources_1/imports/new/addSubtract.vhd:5' bound to instance 'as' of component 'addSubtract' [/home/josh/projects/ece1195/Lab-1True/Lab_1/Lab_1.srcs/sources_1/imports/new/addFull.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'addFull' (2#1) [/home/josh/projects/ece1195/Lab-1True/Lab_1/Lab_1.srcs/sources_1/imports/new/addFull.vhd:17]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'addFull' declared at '/home/josh/projects/ece1195/Lab-1True/Lab_1/Lab_1.srcs/sources_1/imports/new/addFull.vhd:4' bound to instance 'as' of component 'addFull' [/home/josh/projects/ece1195/Lab-1True/Lab_1/Lab_1.srcs/sources_1/imports/new/addSubtractFull.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'addSubtractFull' (3#1) [/home/josh/projects/ece1195/Lab-1True/Lab_1/Lab_1.srcs/sources_1/imports/new/addSubtractFull.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'Lab_1_addSubtractFull_0_0' (4#1) [/home/josh/projects/ece1195/Lab-1True/Lab_1/Lab_1.srcs/sources_1/bd/Lab_1/ip/Lab_1_addSubtractFull_0_0/synth/Lab_1_addSubtractFull_0_0.vhd:66]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1384.785 ; gain = 24.359 ; free physical = 14746 ; free virtual = 43162
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1384.785 ; gain = 24.359 ; free physical = 14742 ; free virtual = 43158
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1384.785 ; gain = 24.359 ; free physical = 14742 ; free virtual = 43158
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1742.566 ; gain = 0.000 ; free physical = 14359 ; free virtual = 42749
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1742.566 ; gain = 0.000 ; free physical = 14359 ; free virtual = 42749
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1745.566 ; gain = 3.000 ; free physical = 14357 ; free virtual = 42748
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:46 . Memory (MB): peak = 1745.566 ; gain = 385.141 ; free physical = 14386 ; free virtual = 42777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:46 . Memory (MB): peak = 1745.566 ; gain = 385.141 ; free physical = 14386 ; free virtual = 42777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:46 . Memory (MB): peak = 1745.566 ; gain = 385.141 ; free physical = 14386 ; free virtual = 42777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:46 . Memory (MB): peak = 1745.566 ; gain = 385.141 ; free physical = 14375 ; free virtual = 42766
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 64    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module addSubtract 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module addSubtractFull 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:48 . Memory (MB): peak = 1745.566 ; gain = 385.141 ; free physical = 14353 ; free virtual = 42754
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:52 . Memory (MB): peak = 1745.566 ; gain = 385.141 ; free physical = 14702 ; free virtual = 43102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:52 . Memory (MB): peak = 1745.566 ; gain = 385.141 ; free physical = 14702 ; free virtual = 43102
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:52 . Memory (MB): peak = 1745.566 ; gain = 385.141 ; free physical = 14698 ; free virtual = 43098
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:52 . Memory (MB): peak = 1745.566 ; gain = 385.141 ; free physical = 14699 ; free virtual = 43098
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:52 . Memory (MB): peak = 1745.566 ; gain = 385.141 ; free physical = 14699 ; free virtual = 43098
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:52 . Memory (MB): peak = 1745.566 ; gain = 385.141 ; free physical = 14699 ; free virtual = 43098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:52 . Memory (MB): peak = 1745.566 ; gain = 385.141 ; free physical = 14699 ; free virtual = 43098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:52 . Memory (MB): peak = 1745.566 ; gain = 385.141 ; free physical = 14699 ; free virtual = 43098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:52 . Memory (MB): peak = 1745.566 ; gain = 385.141 ; free physical = 14699 ; free virtual = 43098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     1|
|2     |LUT3 |    26|
|3     |LUT4 |     6|
|4     |LUT5 |    47|
|5     |LUT6 |    19|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    99|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:52 . Memory (MB): peak = 1745.566 ; gain = 385.141 ; free physical = 14699 ; free virtual = 43098
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1745.566 ; gain = 24.359 ; free physical = 14696 ; free virtual = 43096
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:52 . Memory (MB): peak = 1745.566 ; gain = 385.141 ; free physical = 14696 ; free virtual = 43096
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1746.566 ; gain = 0.000 ; free physical = 14711 ; free virtual = 43110
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
55 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:53 . Memory (MB): peak = 1746.566 ; gain = 386.281 ; free physical = 14719 ; free virtual = 43118
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1746.566 ; gain = 0.000 ; free physical = 14711 ; free virtual = 43118
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/josh/projects/ece1195/Lab-1True/Lab_1/Lab_1.runs/Lab_1_addSubtractFull_0_0_synth_1/Lab_1_addSubtractFull_0_0.dcp' has been generated.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1770.578 ; gain = 0.000 ; free physical = 14702 ; free virtual = 43115
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/josh/projects/ece1195/Lab-1True/Lab_1/Lab_1.runs/Lab_1_addSubtractFull_0_0_synth_1/Lab_1_addSubtractFull_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Lab_1_addSubtractFull_0_0_utilization_synth.rpt -pb Lab_1_addSubtractFull_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Sep 15 15:33:56 2024...
