Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date             : Tue Aug  7 14:24:26 2018
| Host             : duazel-portable running 64-bit Ubuntu 16.04.5 LTS
| Command          : report_power -file kernel_jacobi_2d_imper_power_routed.rpt -pb kernel_jacobi_2d_imper_power_summary_routed.pb -rpx kernel_jacobi_2d_imper_power_routed.rpx
| Design           : kernel_jacobi_2d_imper
| Device           : xc7k160tfbg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.155        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.045        |
| Device Static (W)        | 0.110        |
| Effective TJA (C/W)      | 2.5          |
| Max Ambient (C)          | 84.6         |
| Junction Temperature (C) | 25.4         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.008 |        3 |       --- |             --- |
| Slice Logic    |     0.015 |     3264 |       --- |             --- |
|   LUT as Logic |     0.015 |     1743 |    101400 |            1.72 |
|   Register     |    <0.001 |     1072 |    202800 |            0.53 |
|   CARRY4       |    <0.001 |      105 |     25350 |            0.41 |
|   F7/F8 Muxes  |    <0.001 |       11 |    101400 |            0.01 |
|   Others       |     0.000 |      110 |       --- |             --- |
| Signals        |     0.019 |     2546 |       --- |             --- |
| DSPs           |     0.002 |        7 |       600 |            1.17 |
| Static Power   |     0.110 |          |           |                 |
| Total          |     0.155 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.085 |       0.045 |      0.040 |
| Vccaux    |       1.800 |     0.018 |       0.000 |      0.018 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 2.5                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.2                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------+--------+-----------------+
| Clock  | Domain | Constraint (ns) |
+--------+--------+-----------------+
| ap_clk | ap_clk |            10.0 |
+--------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------------------------------------+-----------+
| Name                                                          | Power (W) |
+---------------------------------------------------------------+-----------+
| kernel_jacobi_2d_imper                                        |     0.045 |
|   grp_operator_double_div5_fu_173                             |     0.016 |
|   kernel_jacobi_2d_cud_U16                                    |     0.021 |
|     kernel_jacobi_2d_imper_ap_dadd_3_full_dsp_64_u            |     0.018 |
|       U0                                                      |     0.018 |
|         i_synth                                               |     0.018 |
|           ADDSUB_OP.ADDSUB                                    |     0.018 |
|             SPEED_OP.LOGIC.OP                                 |     0.018 |
|               ALIGN_BLK                                       |     0.005 |
|                 ALIGN_SHIFT                                   |    <0.001 |
|                   ALIGN_Z_D                                   |    <0.001 |
|                     EQ_ZERO                                   |    <0.001 |
|                       CARRY_ZERO_DET                          |    <0.001 |
|                 FRAC_ADDSUB                                   |     0.005 |
|                   DSP_ADD.FRAC_ADDSUB                         |     0.005 |
|                     DSP48E1_ADD.DSP48E1_ADD                   |     0.004 |
|                     DSP48E1_GEN.DSP48E1_DEL                   |    <0.001 |
|                     LOGIC_ADD.ADD_0                           |    <0.001 |
|                     LOGIC_ADD.ADD_1                           |    <0.001 |
|                 ZERO_DEL                                      |    <0.001 |
|                   i_pipe                                      |    <0.001 |
|               ALIGN_DIST_0_DEL                                |    <0.001 |
|                 i_pipe                                        |    <0.001 |
|               A_IP_DELAY                                      |     0.004 |
|                 i_pipe                                        |     0.004 |
|               B_IP_DELAY                                      |    <0.001 |
|                 i_pipe                                        |    <0.001 |
|               EXP                                             |     0.006 |
|                 A_EXP_DELAY                                   |    <0.001 |
|                   i_pipe                                      |    <0.001 |
|                 A_SIGN_DELAY                                  |    <0.001 |
|                   i_pipe                                      |    <0.001 |
|                 BMA_EXP_DELAY                                 |     0.002 |
|                   i_pipe                                      |     0.002 |
|                 B_EXP_DELAY                                   |    <0.001 |
|                   i_pipe                                      |    <0.001 |
|                 B_SIGN_DELAY                                  |    <0.001 |
|                   i_pipe                                      |    <0.001 |
|                 CANCELLATION_DELAY                            |    <0.001 |
|                   i_pipe                                      |    <0.001 |
|                 COND_DET_A                                    |    <0.001 |
|                   EXP_DET_LUT.EXP_ALL_ONE_DEL                 |    <0.001 |
|                     i_pipe                                    |    <0.001 |
|                   EXP_DET_LUT.EXP_ALL_ZERO_DEL                |    <0.001 |
|                     i_pipe                                    |    <0.001 |
|                   MANT_CARRY.MANT_ALL_ZERO_DET                |    <0.001 |
|                     CARRY_ZERO_DET                            |    <0.001 |
|                 COND_DET_B                                    |    <0.001 |
|                   EXP_DET_LUT.EXP_ALL_ONE_DEL                 |    <0.001 |
|                     i_pipe                                    |    <0.001 |
|                   EXP_DET_LUT.EXP_ALL_ZERO_DEL                |    <0.001 |
|                     i_pipe                                    |    <0.001 |
|                   MANT_CARRY.MANT_ALL_ZERO_DET                |    <0.001 |
|                     CARRY_ZERO_DET                            |    <0.001 |
|                 DET_SIGN_DELAY                                |    <0.001 |
|                   i_pipe                                      |    <0.001 |
|                 EXP_OFF.LRG_EXP_DELAY                         |    <0.001 |
|                   i_pipe                                      |    <0.001 |
|                 EXP_OFF.LRG_OVER_NORMAL.LRG_ALMOST_OVER_DELAY |    <0.001 |
|                   i_pipe                                      |    <0.001 |
|                 EXP_OFF.STRUCT_ADD                            |    <0.001 |
|                 NORMAL_NORM_DIST.ADD_MANT_DELAY               |    <0.001 |
|                   i_pipe                                      |    <0.001 |
|                 NUMB_CMP                                      |     0.001 |
|                   FAST_CMP.CMP_BOT                            |     0.001 |
|                     C_CHAIN                                   |     0.001 |
|                   FAST_CMP.CMP_EQ_TOP                         |    <0.001 |
|                     WIDE_AND                                  |    <0.001 |
|                   FAST_CMP.CMP_TOP                            |    <0.001 |
|                     C_CHAIN                                   |    <0.001 |
|                 STATE_DELAY                                   |    <0.001 |
|                   i_pipe                                      |    <0.001 |
|                 SUB_DELAY                                     |    <0.001 |
|                   i_pipe                                      |    <0.001 |
|               NORM                                            |     0.002 |
|                 LZE                                           |    <0.001 |
|                   ENCODE[0].DIST_DEL                          |    <0.001 |
|                     i_pipe                                    |    <0.001 |
|                   ENCODE[1].DIST_DEL                          |    <0.001 |
|                     i_pipe                                    |    <0.001 |
|                   TWO.DIST_DEL                                |    <0.001 |
|                     i_pipe                                    |    <0.001 |
|                   ZERO_DET_CC_1                               |    <0.001 |
|                   ZERO_DET_CC_2.CC                            |    <0.001 |
|                 NORM_SHIFT                                    |    <0.001 |
|                   MUX_LOOP[2].DEL_SHIFT                       |    <0.001 |
|                     i_pipe                                    |    <0.001 |
|                 ROUND                                         |    <0.001 |
|                   DSP48_E1.DSP48E1_ADD.DSP48E1_ADD            |    <0.001 |
|                   DSP48_E1.DSP_LOGIC_ADDERS.RND_0             |    <0.001 |
|                   DSP48_E1.DSP_LOGIC_ADDERS.RND_1             |    <0.001 |
|                   RND_BIT_GEN                                 |    <0.001 |
|                     NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN  |    <0.001 |
|                 ZEROS_DELAY                                   |    <0.001 |
|                   i_pipe                                      |    <0.001 |
+---------------------------------------------------------------+-----------+


