INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab2/Lab2/Lab2.srcs/sources_1/imports/verilog/fir16_flow_control_loop_pipe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir16_flow_control_loop_pipe
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab2/Lab2/Lab2.srcs/sources_1/imports/verilog/fir16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab2/Lab2/Lab2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
