vhdl xil_defaultlib  \
"../../../bd/system_axo_axi/ip/system_axo_axi_axi_bram_ctrl_0_0/sim/system_axo_axi_axi_bram_ctrl_0_0.vhd" \

vhdl lib_cdc_v1_0_2  \
"../../../../bch_fpga_2.srcs/sources_1/bd/system_axo_axi/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd" \

vhdl proc_sys_reset_v5_0_12  \
"../../../../bch_fpga_2.srcs/sources_1/bd/system_axo_axi/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd" \

vhdl xil_defaultlib  \
"../../../bd/system_axo_axi/ip/system_axo_axi_axi_smc_1/bd_0/ip/ip_1/sim/bd_470a_psr_aclk_0.vhd" \
"../../../bd/system_axo_axi/ip/system_axo_axi_rst_ps7_0_50M_1/sim/system_axo_axi_rst_ps7_0_50M_1.vhd" \

nosort
