

================================================================
== Vivado HLS Report for 'conv'
================================================================
* Date:           Thu Mar  7 18:14:51 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        conv
* Solution:       W_Row_pipeline_nf
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    15.964|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  437801|  437801|  437801|  437801|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                   |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Row_Loop         |  437800|  437800|     39800|          -|          -|    11|    no    |
        | + Col_Loop        |   39798|   39798|      3618|          -|          -|    11|    no    |
        |  ++ Filter2_Loop  |    3616|    3616|       226|          -|          -|    16|    no    |
        |   +++ W_Row_Loop  |     218|     218|        75|         72|          1|     3|    yes   |
        +-------------------+--------+--------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 72, depth = 75


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 85
* Pipeline : 1
  Pipeline-0 : II = 72, D = 75, States = { 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 80 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 5 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1014 x float]* %input_r) nounwind, !map !7"   --->   Operation 86 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1936 x float]* %conv_out) nounwind, !map !14"   --->   Operation 87 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([5 x i8]* @conv_str) nounwind"   --->   Operation 88 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (1.76ns)   --->   "br label %1" [conv/conv.cpp:8]   --->   Operation 89 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.87>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%r_0 = phi i4 [ 0, %0 ], [ %r, %Row_Loop_end ]"   --->   Operation 90 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%phi_mul = phi i7 [ 0, %0 ], [ %add_ln8, %Row_Loop_end ]" [conv/conv.cpp:8]   --->   Operation 91 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (1.87ns)   --->   "%add_ln8 = add i7 %phi_mul, 11" [conv/conv.cpp:8]   --->   Operation 92 'add' 'add_ln8' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (1.30ns)   --->   "%icmp_ln8 = icmp eq i4 %r_0, -5" [conv/conv.cpp:8]   --->   Operation 93 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 11, i64 11, i64 11) nounwind"   --->   Operation 94 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (1.73ns)   --->   "%r = add i4 %r_0, 1" [conv/conv.cpp:8]   --->   Operation 95 'add' 'r' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "br i1 %icmp_ln8, label %5, label %Row_Loop_begin" [conv/conv.cpp:8]   --->   Operation 96 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str) nounwind" [conv/conv.cpp:9]   --->   Operation 97 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str) nounwind" [conv/conv.cpp:9]   --->   Operation 98 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (1.76ns)   --->   "br label %2" [conv/conv.cpp:11]   --->   Operation 99 'br' <Predicate = (!icmp_ln8)> <Delay = 1.76>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "ret void" [conv/conv.cpp:41]   --->   Operation 100 'ret' <Predicate = (icmp_ln8)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.87>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%c_0 = phi i4 [ 0, %Row_Loop_begin ], [ %c, %Col_Loop_end ]"   --->   Operation 101 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (1.30ns)   --->   "%icmp_ln11 = icmp eq i4 %c_0, -5" [conv/conv.cpp:11]   --->   Operation 102 'icmp' 'icmp_ln11' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 11, i64 11, i64 11) nounwind"   --->   Operation 103 'speclooptripcount' 'empty_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (1.73ns)   --->   "%c = add i4 %c_0, 1" [conv/conv.cpp:26]   --->   Operation 104 'add' 'c' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "br i1 %icmp_ln11, label %Row_Loop_end, label %Col_Loop_begin" [conv/conv.cpp:11]   --->   Operation 105 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str1) nounwind" [conv/conv.cpp:12]   --->   Operation 106 'specloopname' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1) nounwind" [conv/conv.cpp:12]   --->   Operation 107 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i4 %c_0 to i8" [conv/conv.cpp:35]   --->   Operation 108 'zext' 'zext_ln35' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln35_1 = zext i4 %c_0 to i7" [conv/conv.cpp:35]   --->   Operation 109 'zext' 'zext_ln35_1' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (1.87ns)   --->   "%add_ln35 = add i7 %phi_mul, %zext_ln35_1" [conv/conv.cpp:35]   --->   Operation 110 'add' 'add_ln35' <Predicate = (!icmp_ln11)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_6 = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %add_ln35, i4 0)" [conv/conv.cpp:26]   --->   Operation 111 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln26_1 = zext i11 %tmp_6 to i12" [conv/conv.cpp:26]   --->   Operation 112 'zext' 'zext_ln26_1' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln26_2 = zext i4 %c to i8" [conv/conv.cpp:26]   --->   Operation 113 'zext' 'zext_ln26_2' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (1.73ns)   --->   "%add_ln26_2 = add i4 %c_0, 2" [conv/conv.cpp:26]   --->   Operation 114 'add' 'add_ln26_2' <Predicate = (!icmp_ln11)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i4 %add_ln26_2 to i8" [conv/conv.cpp:14]   --->   Operation 115 'zext' 'zext_ln14' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (1.76ns)   --->   "br label %3" [conv/conv.cpp:14]   --->   Operation 116 'br' <Predicate = (!icmp_ln11)> <Delay = 1.76>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str, i32 %tmp_1) nounwind" [conv/conv.cpp:40]   --->   Operation 117 'specregionend' 'empty_10' <Predicate = (icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "br label %1" [conv/conv.cpp:8]   --->   Operation 118 'br' <Predicate = (icmp_ln11)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.78>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%f_0 = phi i5 [ 0, %Col_Loop_begin ], [ %f, %Filter2_Loop_end ]"   --->   Operation 119 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (1.36ns)   --->   "%icmp_ln14 = icmp eq i5 %f_0, -16" [conv/conv.cpp:14]   --->   Operation 120 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind"   --->   Operation 121 'speclooptripcount' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 122 [1/1] (1.78ns)   --->   "%f = add i5 %f_0, 1" [conv/conv.cpp:14]   --->   Operation 122 'add' 'f' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14, label %Col_Loop_end, label %Filter2_Loop_begin" [conv/conv.cpp:14]   --->   Operation 123 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 124 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str2) nounwind" [conv/conv.cpp:15]   --->   Operation 124 'specloopname' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str2) nounwind" [conv/conv.cpp:15]   --->   Operation 125 'specregionbegin' 'tmp_3' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i5 %f_0 to i64" [conv/conv.cpp:26]   --->   Operation 126 'zext' 'zext_ln26' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln35_2 = zext i5 %f_0 to i7" [conv/conv.cpp:35]   --->   Operation 127 'zext' 'zext_ln35_2' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln35_3 = zext i5 %f_0 to i12" [conv/conv.cpp:35]   --->   Operation 128 'zext' 'zext_ln35_3' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 129 [1/1] (1.63ns)   --->   "%add_ln35_1 = add i12 %zext_ln26_1, %zext_ln35_3" [conv/conv.cpp:35]   --->   Operation 129 'add' 'add_ln35_1' <Predicate = (!icmp_ln14)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln35_4 = zext i12 %add_ln35_1 to i64" [conv/conv.cpp:35]   --->   Operation 130 'zext' 'zext_ln35_4' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%conv_out_addr = getelementptr [1936 x float]* %conv_out, i64 0, i64 %zext_ln35_4" [conv/conv.cpp:35]   --->   Operation 131 'getelementptr' 'conv_out_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 132 [1/1] (1.76ns)   --->   "br label %4" [conv/conv.cpp:18]   --->   Operation 132 'br' <Predicate = (!icmp_ln14)> <Delay = 1.76>
ST_4 : Operation 133 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1, i32 %tmp_2) nounwind" [conv/conv.cpp:39]   --->   Operation 133 'specregionend' 'empty_9' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 134 [1/1] (0.00ns)   --->   "br label %2" [conv/conv.cpp:11]   --->   Operation 134 'br' <Predicate = (icmp_ln14)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 12.0>
ST_5 : Operation 135 [1/1] (0.00ns)   --->   "%wr_0 = phi i2 [ 0, %Filter2_Loop_begin ], [ %wr, %W_Row_Loop ]"   --->   Operation 135 'phi' 'wr_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 136 [1/1] (0.00ns)   --->   "%w_sum_0 = phi float [ 0.000000e+00, %Filter2_Loop_begin ], [ %w_sum_3_2_5, %W_Row_Loop ]" [conv/conv.cpp:26]   --->   Operation 136 'phi' 'w_sum_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 137 [1/1] (0.95ns)   --->   "%icmp_ln18 = icmp eq i2 %wr_0, -1" [conv/conv.cpp:18]   --->   Operation 137 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 138 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 138 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 139 [1/1] (1.56ns)   --->   "%wr = add i2 %wr_0, 1" [conv/conv.cpp:18]   --->   Operation 139 'add' 'wr' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 140 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18, label %Filter2_Loop_end, label %W_Row_Loop" [conv/conv.cpp:18]   --->   Operation 140 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i2 %wr_0 to i4" [conv/conv.cpp:18]   --->   Operation 141 'zext' 'zext_ln18' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_8 = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 %wr_0, i4 0)" [conv/conv.cpp:26]   --->   Operation 142 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln26_3 = zext i6 %tmp_8 to i7" [conv/conv.cpp:26]   --->   Operation 143 'zext' 'zext_ln26_3' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 144 [1/1] (1.82ns)   --->   "%add_ln26_3 = add i7 %zext_ln26_3, %zext_ln35_2" [conv/conv.cpp:26]   --->   Operation 144 'add' 'add_ln26_3' <Predicate = (!icmp_ln18)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln26_4 = zext i7 %add_ln26_3 to i64" [conv/conv.cpp:26]   --->   Operation 145 'zext' 'zext_ln26_4' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 146 [1/1] (0.00ns)   --->   "%conv_weights_0_0_add = getelementptr [48 x float]* @conv_weights_0_0, i64 0, i64 %zext_ln26_4" [conv/conv.cpp:26]   --->   Operation 146 'getelementptr' 'conv_weights_0_0_add' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 147 [1/1] (0.00ns)   --->   "%conv_weights_0_1_add = getelementptr [48 x float]* @conv_weights_0_1, i64 0, i64 %zext_ln26_4" [conv/conv.cpp:26]   --->   Operation 147 'getelementptr' 'conv_weights_0_1_add' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 148 [1/1] (0.00ns)   --->   "%conv_weights_0_2_add = getelementptr [48 x float]* @conv_weights_0_2, i64 0, i64 %zext_ln26_4" [conv/conv.cpp:26]   --->   Operation 148 'getelementptr' 'conv_weights_0_2_add' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 149 [1/1] (0.00ns)   --->   "%conv_weights_0_3_add = getelementptr [48 x float]* @conv_weights_0_3, i64 0, i64 %zext_ln26_4" [conv/conv.cpp:26]   --->   Operation 149 'getelementptr' 'conv_weights_0_3_add' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 150 [1/1] (0.00ns)   --->   "%conv_weights_0_4_add = getelementptr [48 x float]* @conv_weights_0_4, i64 0, i64 %zext_ln26_4" [conv/conv.cpp:26]   --->   Operation 150 'getelementptr' 'conv_weights_0_4_add' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 151 [1/1] (0.00ns)   --->   "%conv_weights_0_5_add = getelementptr [48 x float]* @conv_weights_0_5, i64 0, i64 %zext_ln26_4" [conv/conv.cpp:26]   --->   Operation 151 'getelementptr' 'conv_weights_0_5_add' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 152 [1/1] (0.00ns)   --->   "%conv_weights_1_0_add = getelementptr [48 x float]* @conv_weights_1_0, i64 0, i64 %zext_ln26_4" [conv/conv.cpp:26]   --->   Operation 152 'getelementptr' 'conv_weights_1_0_add' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 153 [1/1] (0.00ns)   --->   "%conv_weights_1_1_add = getelementptr [48 x float]* @conv_weights_1_1, i64 0, i64 %zext_ln26_4" [conv/conv.cpp:26]   --->   Operation 153 'getelementptr' 'conv_weights_1_1_add' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 154 [1/1] (0.00ns)   --->   "%conv_weights_1_2_add = getelementptr [48 x float]* @conv_weights_1_2, i64 0, i64 %zext_ln26_4" [conv/conv.cpp:26]   --->   Operation 154 'getelementptr' 'conv_weights_1_2_add' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 155 [1/1] (0.00ns)   --->   "%conv_weights_1_3_add = getelementptr [48 x float]* @conv_weights_1_3, i64 0, i64 %zext_ln26_4" [conv/conv.cpp:26]   --->   Operation 155 'getelementptr' 'conv_weights_1_3_add' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 156 [1/1] (0.00ns)   --->   "%conv_weights_1_4_add = getelementptr [48 x float]* @conv_weights_1_4, i64 0, i64 %zext_ln26_4" [conv/conv.cpp:26]   --->   Operation 156 'getelementptr' 'conv_weights_1_4_add' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 157 [1/1] (0.00ns)   --->   "%conv_weights_1_5_add = getelementptr [48 x float]* @conv_weights_1_5, i64 0, i64 %zext_ln26_4" [conv/conv.cpp:26]   --->   Operation 157 'getelementptr' 'conv_weights_1_5_add' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 158 [1/1] (0.00ns)   --->   "%conv_weights_2_0_add = getelementptr [48 x float]* @conv_weights_2_0, i64 0, i64 %zext_ln26_4" [conv/conv.cpp:26]   --->   Operation 158 'getelementptr' 'conv_weights_2_0_add' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 159 [1/1] (0.00ns)   --->   "%conv_weights_2_1_add = getelementptr [48 x float]* @conv_weights_2_1, i64 0, i64 %zext_ln26_4" [conv/conv.cpp:26]   --->   Operation 159 'getelementptr' 'conv_weights_2_1_add' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 160 [1/1] (0.00ns)   --->   "%conv_weights_2_2_add = getelementptr [48 x float]* @conv_weights_2_2, i64 0, i64 %zext_ln26_4" [conv/conv.cpp:26]   --->   Operation 160 'getelementptr' 'conv_weights_2_2_add' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 161 [1/1] (0.00ns)   --->   "%conv_weights_2_3_add = getelementptr [48 x float]* @conv_weights_2_3, i64 0, i64 %zext_ln26_4" [conv/conv.cpp:26]   --->   Operation 161 'getelementptr' 'conv_weights_2_3_add' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 162 [1/1] (0.00ns)   --->   "%conv_weights_2_4_add = getelementptr [48 x float]* @conv_weights_2_4, i64 0, i64 %zext_ln26_4" [conv/conv.cpp:26]   --->   Operation 162 'getelementptr' 'conv_weights_2_4_add' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 163 [1/1] (0.00ns)   --->   "%conv_weights_2_5_add = getelementptr [48 x float]* @conv_weights_2_5, i64 0, i64 %zext_ln26_4" [conv/conv.cpp:26]   --->   Operation 163 'getelementptr' 'conv_weights_2_5_add' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 164 [1/1] (1.73ns)   --->   "%add_ln26 = add i4 %zext_ln18, %r_0" [conv/conv.cpp:26]   --->   Operation 164 'add' 'add_ln26' <Predicate = (!icmp_ln18)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln26_5 = zext i4 %add_ln26 to i8" [conv/conv.cpp:26]   --->   Operation 165 'zext' 'zext_ln26_5' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 166 [1/1] (3.49ns)   --->   "%mul_ln26 = mul i8 %zext_ln26_5, 13" [conv/conv.cpp:26]   --->   Operation 166 'mul' 'mul_ln26' <Predicate = (!icmp_ln18)> <Delay = 3.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 167 [1/1] (1.91ns)   --->   "%add_ln26_4 = add i8 %mul_ln26, %zext_ln35" [conv/conv.cpp:26]   --->   Operation 167 'add' 'add_ln26_4' <Predicate = (!icmp_ln18)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 168 [1/1] (0.00ns)   --->   "%p_shl4_cast = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %add_ln26_4, i3 0)" [conv/conv.cpp:26]   --->   Operation 168 'bitconcatenate' 'p_shl4_cast' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 169 [1/1] (0.00ns)   --->   "%tmp_7 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %add_ln26_4, i1 false)" [conv/conv.cpp:26]   --->   Operation 169 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln26_6 = zext i9 %tmp_7 to i11" [conv/conv.cpp:26]   --->   Operation 170 'zext' 'zext_ln26_6' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 171 [1/1] (1.63ns)   --->   "%sub_ln26 = sub i11 %p_shl4_cast, %zext_ln26_6" [conv/conv.cpp:26]   --->   Operation 171 'sub' 'sub_ln26' <Predicate = (!icmp_ln18)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln26_7 = zext i11 %sub_ln26 to i64" [conv/conv.cpp:26]   --->   Operation 172 'zext' 'zext_ln26_7' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 173 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln26_7" [conv/conv.cpp:26]   --->   Operation 173 'getelementptr' 'input_addr' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 174 [1/1] (0.00ns)   --->   "%or_ln26 = or i11 %sub_ln26, 1" [conv/conv.cpp:26]   --->   Operation 174 'or' 'or_ln26' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 175 [1/1] (0.00ns)   --->   "%zext_ln26_8 = zext i11 %or_ln26 to i64" [conv/conv.cpp:26]   --->   Operation 175 'zext' 'zext_ln26_8' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 176 [1/1] (0.00ns)   --->   "%input_addr_1 = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln26_8" [conv/conv.cpp:26]   --->   Operation 176 'getelementptr' 'input_addr_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 177 [1/1] (1.91ns)   --->   "%add_ln26_9 = add i8 %mul_ln26, %zext_ln26_2" [conv/conv.cpp:26]   --->   Operation 177 'add' 'add_ln26_9' <Predicate = (!icmp_ln18)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 178 [1/1] (1.91ns)   --->   "%add_ln26_14 = add i8 %mul_ln26, %zext_ln14" [conv/conv.cpp:26]   --->   Operation 178 'add' 'add_ln26_14' <Predicate = (!icmp_ln18)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 179 [2/2] (3.25ns)   --->   "%conv_weights_0_0_loa = load float* %conv_weights_0_0_add, align 4" [conv/conv.cpp:26]   --->   Operation 179 'load' 'conv_weights_0_0_loa' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_5 : Operation 180 [2/2] (3.25ns)   --->   "%input_load = load float* %input_addr, align 4" [conv/conv.cpp:26]   --->   Operation 180 'load' 'input_load' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_5 : Operation 181 [2/2] (3.25ns)   --->   "%conv_weights_0_1_loa = load float* %conv_weights_0_1_add, align 4" [conv/conv.cpp:26]   --->   Operation 181 'load' 'conv_weights_0_1_loa' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_5 : Operation 182 [2/2] (3.25ns)   --->   "%input_load_1 = load float* %input_addr_1, align 4" [conv/conv.cpp:26]   --->   Operation 182 'load' 'input_load_1' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_5 : Operation 183 [2/2] (3.25ns)   --->   "%conv_weights_0_2_loa = load float* %conv_weights_0_2_add, align 4" [conv/conv.cpp:26]   --->   Operation 183 'load' 'conv_weights_0_2_loa' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_5 : Operation 184 [2/2] (3.25ns)   --->   "%conv_weights_0_3_loa = load float* %conv_weights_0_3_add, align 4" [conv/conv.cpp:26]   --->   Operation 184 'load' 'conv_weights_0_3_loa' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_5 : Operation 185 [2/2] (3.25ns)   --->   "%conv_weights_0_4_loa = load float* %conv_weights_0_4_add, align 4" [conv/conv.cpp:26]   --->   Operation 185 'load' 'conv_weights_0_4_loa' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_5 : Operation 186 [2/2] (3.25ns)   --->   "%conv_weights_0_5_loa = load float* %conv_weights_0_5_add, align 4" [conv/conv.cpp:26]   --->   Operation 186 'load' 'conv_weights_0_5_loa' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_5 : Operation 187 [2/2] (3.25ns)   --->   "%conv_weights_1_0_loa = load float* %conv_weights_1_0_add, align 4" [conv/conv.cpp:26]   --->   Operation 187 'load' 'conv_weights_1_0_loa' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_5 : Operation 188 [2/2] (3.25ns)   --->   "%conv_weights_1_1_loa = load float* %conv_weights_1_1_add, align 4" [conv/conv.cpp:26]   --->   Operation 188 'load' 'conv_weights_1_1_loa' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_5 : Operation 189 [2/2] (3.25ns)   --->   "%conv_weights_1_2_loa = load float* %conv_weights_1_2_add, align 4" [conv/conv.cpp:26]   --->   Operation 189 'load' 'conv_weights_1_2_loa' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_5 : Operation 190 [2/2] (3.25ns)   --->   "%conv_weights_1_3_loa = load float* %conv_weights_1_3_add, align 4" [conv/conv.cpp:26]   --->   Operation 190 'load' 'conv_weights_1_3_loa' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_5 : Operation 191 [2/2] (3.25ns)   --->   "%conv_weights_1_4_loa = load float* %conv_weights_1_4_add, align 4" [conv/conv.cpp:26]   --->   Operation 191 'load' 'conv_weights_1_4_loa' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_5 : Operation 192 [2/2] (3.25ns)   --->   "%conv_weights_1_5_loa = load float* %conv_weights_1_5_add, align 4" [conv/conv.cpp:26]   --->   Operation 192 'load' 'conv_weights_1_5_loa' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_5 : Operation 193 [2/2] (3.25ns)   --->   "%conv_weights_2_0_loa = load float* %conv_weights_2_0_add, align 4" [conv/conv.cpp:26]   --->   Operation 193 'load' 'conv_weights_2_0_loa' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_5 : Operation 194 [2/2] (3.25ns)   --->   "%conv_weights_2_1_loa = load float* %conv_weights_2_1_add, align 4" [conv/conv.cpp:26]   --->   Operation 194 'load' 'conv_weights_2_1_loa' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_5 : Operation 195 [2/2] (3.25ns)   --->   "%conv_weights_2_2_loa = load float* %conv_weights_2_2_add, align 4" [conv/conv.cpp:26]   --->   Operation 195 'load' 'conv_weights_2_2_loa' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_5 : Operation 196 [2/2] (3.25ns)   --->   "%conv_weights_2_3_loa = load float* %conv_weights_2_3_add, align 4" [conv/conv.cpp:26]   --->   Operation 196 'load' 'conv_weights_2_3_loa' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_5 : Operation 197 [2/2] (3.25ns)   --->   "%conv_weights_2_4_loa = load float* %conv_weights_2_4_add, align 4" [conv/conv.cpp:26]   --->   Operation 197 'load' 'conv_weights_2_4_loa' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_5 : Operation 198 [2/2] (3.25ns)   --->   "%conv_weights_2_5_loa = load float* %conv_weights_2_5_add, align 4" [conv/conv.cpp:26]   --->   Operation 198 'load' 'conv_weights_2_5_loa' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>

State 6 <SV = 5> <Delay = 15.6>
ST_6 : Operation 199 [1/1] (1.63ns)   --->   "%add_ln26_5 = add i11 %sub_ln26, 2" [conv/conv.cpp:26]   --->   Operation 199 'add' 'add_ln26_5' <Predicate = (!icmp_ln18)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 200 [1/1] (0.00ns)   --->   "%zext_ln26_9 = zext i11 %add_ln26_5 to i64" [conv/conv.cpp:26]   --->   Operation 200 'zext' 'zext_ln26_9' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_6 : Operation 201 [1/1] (0.00ns)   --->   "%input_addr_2 = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln26_9" [conv/conv.cpp:26]   --->   Operation 201 'getelementptr' 'input_addr_2' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_6 : Operation 202 [1/1] (1.63ns)   --->   "%add_ln26_6 = add i11 %sub_ln26, 3" [conv/conv.cpp:26]   --->   Operation 202 'add' 'add_ln26_6' <Predicate = (!icmp_ln18)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 203 [1/1] (0.00ns)   --->   "%zext_ln26_10 = zext i11 %add_ln26_6 to i64" [conv/conv.cpp:26]   --->   Operation 203 'zext' 'zext_ln26_10' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_6 : Operation 204 [1/1] (0.00ns)   --->   "%input_addr_3 = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln26_10" [conv/conv.cpp:26]   --->   Operation 204 'getelementptr' 'input_addr_3' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_6 : Operation 205 [1/2] (3.25ns)   --->   "%conv_weights_0_0_loa = load float* %conv_weights_0_0_add, align 4" [conv/conv.cpp:26]   --->   Operation 205 'load' 'conv_weights_0_0_loa' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_6 : Operation 206 [1/2] (3.25ns)   --->   "%input_load = load float* %input_addr, align 4" [conv/conv.cpp:26]   --->   Operation 206 'load' 'input_load' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_6 : Operation 207 [2/2] (12.3ns)   --->   "%tmp_s = fmul float %conv_weights_0_0_loa, %input_load" [conv/conv.cpp:26]   --->   Operation 207 'fmul' 'tmp_s' <Predicate = (!icmp_ln18)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 208 [1/2] (3.25ns)   --->   "%conv_weights_0_1_loa = load float* %conv_weights_0_1_add, align 4" [conv/conv.cpp:26]   --->   Operation 208 'load' 'conv_weights_0_1_loa' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_6 : Operation 209 [1/2] (3.25ns)   --->   "%input_load_1 = load float* %input_addr_1, align 4" [conv/conv.cpp:26]   --->   Operation 209 'load' 'input_load_1' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_6 : Operation 210 [1/2] (3.25ns)   --->   "%conv_weights_0_2_loa = load float* %conv_weights_0_2_add, align 4" [conv/conv.cpp:26]   --->   Operation 210 'load' 'conv_weights_0_2_loa' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_6 : Operation 211 [2/2] (3.25ns)   --->   "%input_load_2 = load float* %input_addr_2, align 4" [conv/conv.cpp:26]   --->   Operation 211 'load' 'input_load_2' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_6 : Operation 212 [1/2] (3.25ns)   --->   "%conv_weights_0_3_loa = load float* %conv_weights_0_3_add, align 4" [conv/conv.cpp:26]   --->   Operation 212 'load' 'conv_weights_0_3_loa' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_6 : Operation 213 [2/2] (3.25ns)   --->   "%input_load_3 = load float* %input_addr_3, align 4" [conv/conv.cpp:26]   --->   Operation 213 'load' 'input_load_3' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_6 : Operation 214 [1/2] (3.25ns)   --->   "%conv_weights_0_4_loa = load float* %conv_weights_0_4_add, align 4" [conv/conv.cpp:26]   --->   Operation 214 'load' 'conv_weights_0_4_loa' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_6 : Operation 215 [1/2] (3.25ns)   --->   "%conv_weights_0_5_loa = load float* %conv_weights_0_5_add, align 4" [conv/conv.cpp:26]   --->   Operation 215 'load' 'conv_weights_0_5_loa' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_6 : Operation 216 [1/2] (3.25ns)   --->   "%conv_weights_1_0_loa = load float* %conv_weights_1_0_add, align 4" [conv/conv.cpp:26]   --->   Operation 216 'load' 'conv_weights_1_0_loa' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_6 : Operation 217 [1/2] (3.25ns)   --->   "%conv_weights_1_1_loa = load float* %conv_weights_1_1_add, align 4" [conv/conv.cpp:26]   --->   Operation 217 'load' 'conv_weights_1_1_loa' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_6 : Operation 218 [1/2] (3.25ns)   --->   "%conv_weights_1_2_loa = load float* %conv_weights_1_2_add, align 4" [conv/conv.cpp:26]   --->   Operation 218 'load' 'conv_weights_1_2_loa' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_6 : Operation 219 [1/2] (3.25ns)   --->   "%conv_weights_1_3_loa = load float* %conv_weights_1_3_add, align 4" [conv/conv.cpp:26]   --->   Operation 219 'load' 'conv_weights_1_3_loa' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_6 : Operation 220 [1/2] (3.25ns)   --->   "%conv_weights_1_4_loa = load float* %conv_weights_1_4_add, align 4" [conv/conv.cpp:26]   --->   Operation 220 'load' 'conv_weights_1_4_loa' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_6 : Operation 221 [1/2] (3.25ns)   --->   "%conv_weights_1_5_loa = load float* %conv_weights_1_5_add, align 4" [conv/conv.cpp:26]   --->   Operation 221 'load' 'conv_weights_1_5_loa' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_6 : Operation 222 [1/2] (3.25ns)   --->   "%conv_weights_2_0_loa = load float* %conv_weights_2_0_add, align 4" [conv/conv.cpp:26]   --->   Operation 222 'load' 'conv_weights_2_0_loa' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_6 : Operation 223 [1/2] (3.25ns)   --->   "%conv_weights_2_1_loa = load float* %conv_weights_2_1_add, align 4" [conv/conv.cpp:26]   --->   Operation 223 'load' 'conv_weights_2_1_loa' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_6 : Operation 224 [1/2] (3.25ns)   --->   "%conv_weights_2_2_loa = load float* %conv_weights_2_2_add, align 4" [conv/conv.cpp:26]   --->   Operation 224 'load' 'conv_weights_2_2_loa' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_6 : Operation 225 [1/2] (3.25ns)   --->   "%conv_weights_2_3_loa = load float* %conv_weights_2_3_add, align 4" [conv/conv.cpp:26]   --->   Operation 225 'load' 'conv_weights_2_3_loa' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_6 : Operation 226 [1/2] (3.25ns)   --->   "%conv_weights_2_4_loa = load float* %conv_weights_2_4_add, align 4" [conv/conv.cpp:26]   --->   Operation 226 'load' 'conv_weights_2_4_loa' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_6 : Operation 227 [1/2] (3.25ns)   --->   "%conv_weights_2_5_loa = load float* %conv_weights_2_5_add, align 4" [conv/conv.cpp:26]   --->   Operation 227 'load' 'conv_weights_2_5_loa' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>

State 7 <SV = 6> <Delay = 12.3>
ST_7 : Operation 228 [1/1] (1.63ns)   --->   "%add_ln26_7 = add i11 %sub_ln26, 4" [conv/conv.cpp:26]   --->   Operation 228 'add' 'add_ln26_7' <Predicate = (!icmp_ln18)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 229 [1/1] (0.00ns)   --->   "%zext_ln26_11 = zext i11 %add_ln26_7 to i64" [conv/conv.cpp:26]   --->   Operation 229 'zext' 'zext_ln26_11' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_7 : Operation 230 [1/1] (0.00ns)   --->   "%input_addr_4 = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln26_11" [conv/conv.cpp:26]   --->   Operation 230 'getelementptr' 'input_addr_4' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_7 : Operation 231 [1/1] (1.63ns)   --->   "%add_ln26_8 = add i11 %sub_ln26, 5" [conv/conv.cpp:26]   --->   Operation 231 'add' 'add_ln26_8' <Predicate = (!icmp_ln18)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 232 [1/1] (0.00ns)   --->   "%zext_ln26_12 = zext i11 %add_ln26_8 to i64" [conv/conv.cpp:26]   --->   Operation 232 'zext' 'zext_ln26_12' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_7 : Operation 233 [1/1] (0.00ns)   --->   "%input_addr_5 = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln26_12" [conv/conv.cpp:26]   --->   Operation 233 'getelementptr' 'input_addr_5' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_7 : Operation 234 [1/2] (12.3ns)   --->   "%tmp_s = fmul float %conv_weights_0_0_loa, %input_load" [conv/conv.cpp:26]   --->   Operation 234 'fmul' 'tmp_s' <Predicate = (!icmp_ln18)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 235 [2/2] (12.3ns)   --->   "%tmp_1_0_1 = fmul float %conv_weights_0_1_loa, %input_load_1" [conv/conv.cpp:26]   --->   Operation 235 'fmul' 'tmp_1_0_1' <Predicate = (!icmp_ln18)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 236 [1/2] (3.25ns)   --->   "%input_load_2 = load float* %input_addr_2, align 4" [conv/conv.cpp:26]   --->   Operation 236 'load' 'input_load_2' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_7 : Operation 237 [1/2] (3.25ns)   --->   "%input_load_3 = load float* %input_addr_3, align 4" [conv/conv.cpp:26]   --->   Operation 237 'load' 'input_load_3' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_7 : Operation 238 [2/2] (3.25ns)   --->   "%input_load_4 = load float* %input_addr_4, align 4" [conv/conv.cpp:26]   --->   Operation 238 'load' 'input_load_4' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_7 : Operation 239 [2/2] (3.25ns)   --->   "%input_load_5 = load float* %input_addr_5, align 4" [conv/conv.cpp:26]   --->   Operation 239 'load' 'input_load_5' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>

State 8 <SV = 7> <Delay = 12.3>
ST_8 : Operation 240 [1/1] (0.00ns)   --->   "%p_shl2_cast = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %add_ln26_9, i3 0)" [conv/conv.cpp:26]   --->   Operation 240 'bitconcatenate' 'p_shl2_cast' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_8 : Operation 241 [1/1] (0.00ns)   --->   "%tmp_9 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %add_ln26_9, i1 false)" [conv/conv.cpp:26]   --->   Operation 241 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_8 : Operation 242 [1/1] (0.00ns)   --->   "%zext_ln26_13 = zext i9 %tmp_9 to i11" [conv/conv.cpp:26]   --->   Operation 242 'zext' 'zext_ln26_13' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_8 : Operation 243 [1/1] (1.63ns)   --->   "%sub_ln26_1 = sub i11 %p_shl2_cast, %zext_ln26_13" [conv/conv.cpp:26]   --->   Operation 243 'sub' 'sub_ln26_1' <Predicate = (!icmp_ln18)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 244 [1/1] (0.00ns)   --->   "%zext_ln26_14 = zext i11 %sub_ln26_1 to i64" [conv/conv.cpp:26]   --->   Operation 244 'zext' 'zext_ln26_14' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_8 : Operation 245 [1/1] (0.00ns)   --->   "%input_addr_6 = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln26_14" [conv/conv.cpp:26]   --->   Operation 245 'getelementptr' 'input_addr_6' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_8 : Operation 246 [1/1] (0.00ns)   --->   "%or_ln26_1 = or i11 %sub_ln26_1, 1" [conv/conv.cpp:26]   --->   Operation 246 'or' 'or_ln26_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_8 : Operation 247 [1/1] (0.00ns)   --->   "%zext_ln26_15 = zext i11 %or_ln26_1 to i64" [conv/conv.cpp:26]   --->   Operation 247 'zext' 'zext_ln26_15' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_8 : Operation 248 [1/1] (0.00ns)   --->   "%input_addr_7 = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln26_15" [conv/conv.cpp:26]   --->   Operation 248 'getelementptr' 'input_addr_7' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_8 : Operation 249 [4/4] (10.5ns)   --->   "%w_sum_3 = fadd float %w_sum_0, %tmp_s" [conv/conv.cpp:26]   --->   Operation 249 'fadd' 'w_sum_3' <Predicate = (!icmp_ln18)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 250 [1/2] (12.3ns)   --->   "%tmp_1_0_1 = fmul float %conv_weights_0_1_loa, %input_load_1" [conv/conv.cpp:26]   --->   Operation 250 'fmul' 'tmp_1_0_1' <Predicate = (!icmp_ln18)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 251 [2/2] (12.3ns)   --->   "%tmp_1_0_2 = fmul float %conv_weights_0_2_loa, %input_load_2" [conv/conv.cpp:26]   --->   Operation 251 'fmul' 'tmp_1_0_2' <Predicate = (!icmp_ln18)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 252 [1/2] (3.25ns)   --->   "%input_load_4 = load float* %input_addr_4, align 4" [conv/conv.cpp:26]   --->   Operation 252 'load' 'input_load_4' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_8 : Operation 253 [1/2] (3.25ns)   --->   "%input_load_5 = load float* %input_addr_5, align 4" [conv/conv.cpp:26]   --->   Operation 253 'load' 'input_load_5' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_8 : Operation 254 [2/2] (3.25ns)   --->   "%input_load_6 = load float* %input_addr_6, align 4" [conv/conv.cpp:26]   --->   Operation 254 'load' 'input_load_6' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_8 : Operation 255 [2/2] (3.25ns)   --->   "%input_load_7 = load float* %input_addr_7, align 4" [conv/conv.cpp:26]   --->   Operation 255 'load' 'input_load_7' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>

State 9 <SV = 8> <Delay = 12.3>
ST_9 : Operation 256 [1/1] (1.63ns)   --->   "%add_ln26_10 = add i11 %sub_ln26_1, 2" [conv/conv.cpp:26]   --->   Operation 256 'add' 'add_ln26_10' <Predicate = (!icmp_ln18)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 257 [1/1] (0.00ns)   --->   "%zext_ln26_16 = zext i11 %add_ln26_10 to i64" [conv/conv.cpp:26]   --->   Operation 257 'zext' 'zext_ln26_16' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_9 : Operation 258 [1/1] (0.00ns)   --->   "%input_addr_8 = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln26_16" [conv/conv.cpp:26]   --->   Operation 258 'getelementptr' 'input_addr_8' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_9 : Operation 259 [1/1] (1.63ns)   --->   "%add_ln26_11 = add i11 %sub_ln26_1, 3" [conv/conv.cpp:26]   --->   Operation 259 'add' 'add_ln26_11' <Predicate = (!icmp_ln18)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 260 [1/1] (0.00ns)   --->   "%zext_ln26_17 = zext i11 %add_ln26_11 to i64" [conv/conv.cpp:26]   --->   Operation 260 'zext' 'zext_ln26_17' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_9 : Operation 261 [1/1] (0.00ns)   --->   "%input_addr_9 = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln26_17" [conv/conv.cpp:26]   --->   Operation 261 'getelementptr' 'input_addr_9' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_9 : Operation 262 [3/4] (10.5ns)   --->   "%w_sum_3 = fadd float %w_sum_0, %tmp_s" [conv/conv.cpp:26]   --->   Operation 262 'fadd' 'w_sum_3' <Predicate = (!icmp_ln18)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 263 [1/2] (12.3ns)   --->   "%tmp_1_0_2 = fmul float %conv_weights_0_2_loa, %input_load_2" [conv/conv.cpp:26]   --->   Operation 263 'fmul' 'tmp_1_0_2' <Predicate = (!icmp_ln18)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 264 [2/2] (12.3ns)   --->   "%tmp_1_0_3 = fmul float %conv_weights_0_3_loa, %input_load_3" [conv/conv.cpp:26]   --->   Operation 264 'fmul' 'tmp_1_0_3' <Predicate = (!icmp_ln18)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 265 [1/2] (3.25ns)   --->   "%input_load_6 = load float* %input_addr_6, align 4" [conv/conv.cpp:26]   --->   Operation 265 'load' 'input_load_6' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_9 : Operation 266 [1/2] (3.25ns)   --->   "%input_load_7 = load float* %input_addr_7, align 4" [conv/conv.cpp:26]   --->   Operation 266 'load' 'input_load_7' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_9 : Operation 267 [2/2] (3.25ns)   --->   "%input_load_8 = load float* %input_addr_8, align 4" [conv/conv.cpp:26]   --->   Operation 267 'load' 'input_load_8' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_9 : Operation 268 [2/2] (3.25ns)   --->   "%input_load_9 = load float* %input_addr_9, align 4" [conv/conv.cpp:26]   --->   Operation 268 'load' 'input_load_9' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>

State 10 <SV = 9> <Delay = 12.3>
ST_10 : Operation 269 [1/1] (1.63ns)   --->   "%add_ln26_12 = add i11 %sub_ln26_1, 4" [conv/conv.cpp:26]   --->   Operation 269 'add' 'add_ln26_12' <Predicate = (!icmp_ln18)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 270 [1/1] (0.00ns)   --->   "%zext_ln26_18 = zext i11 %add_ln26_12 to i64" [conv/conv.cpp:26]   --->   Operation 270 'zext' 'zext_ln26_18' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_10 : Operation 271 [1/1] (0.00ns)   --->   "%input_addr_10 = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln26_18" [conv/conv.cpp:26]   --->   Operation 271 'getelementptr' 'input_addr_10' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_10 : Operation 272 [1/1] (1.63ns)   --->   "%add_ln26_13 = add i11 %sub_ln26_1, 5" [conv/conv.cpp:26]   --->   Operation 272 'add' 'add_ln26_13' <Predicate = (!icmp_ln18)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 273 [1/1] (0.00ns)   --->   "%zext_ln26_19 = zext i11 %add_ln26_13 to i64" [conv/conv.cpp:26]   --->   Operation 273 'zext' 'zext_ln26_19' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_10 : Operation 274 [1/1] (0.00ns)   --->   "%input_addr_11 = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln26_19" [conv/conv.cpp:26]   --->   Operation 274 'getelementptr' 'input_addr_11' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_10 : Operation 275 [2/4] (10.5ns)   --->   "%w_sum_3 = fadd float %w_sum_0, %tmp_s" [conv/conv.cpp:26]   --->   Operation 275 'fadd' 'w_sum_3' <Predicate = (!icmp_ln18)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 276 [1/2] (12.3ns)   --->   "%tmp_1_0_3 = fmul float %conv_weights_0_3_loa, %input_load_3" [conv/conv.cpp:26]   --->   Operation 276 'fmul' 'tmp_1_0_3' <Predicate = (!icmp_ln18)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 277 [2/2] (12.3ns)   --->   "%tmp_1_0_4 = fmul float %conv_weights_0_4_loa, %input_load_4" [conv/conv.cpp:26]   --->   Operation 277 'fmul' 'tmp_1_0_4' <Predicate = (!icmp_ln18)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 278 [1/2] (3.25ns)   --->   "%input_load_8 = load float* %input_addr_8, align 4" [conv/conv.cpp:26]   --->   Operation 278 'load' 'input_load_8' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_10 : Operation 279 [1/2] (3.25ns)   --->   "%input_load_9 = load float* %input_addr_9, align 4" [conv/conv.cpp:26]   --->   Operation 279 'load' 'input_load_9' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_10 : Operation 280 [2/2] (3.25ns)   --->   "%input_load_10 = load float* %input_addr_10, align 4" [conv/conv.cpp:26]   --->   Operation 280 'load' 'input_load_10' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_10 : Operation 281 [2/2] (3.25ns)   --->   "%input_load_11 = load float* %input_addr_11, align 4" [conv/conv.cpp:26]   --->   Operation 281 'load' 'input_load_11' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>

State 11 <SV = 10> <Delay = 12.3>
ST_11 : Operation 282 [1/1] (0.00ns)   --->   "%p_shl_cast = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %add_ln26_14, i3 0)" [conv/conv.cpp:26]   --->   Operation 282 'bitconcatenate' 'p_shl_cast' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_11 : Operation 283 [1/1] (0.00ns)   --->   "%tmp_10 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %add_ln26_14, i1 false)" [conv/conv.cpp:26]   --->   Operation 283 'bitconcatenate' 'tmp_10' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_11 : Operation 284 [1/1] (0.00ns)   --->   "%zext_ln26_20 = zext i9 %tmp_10 to i11" [conv/conv.cpp:26]   --->   Operation 284 'zext' 'zext_ln26_20' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_11 : Operation 285 [1/1] (1.63ns)   --->   "%sub_ln26_2 = sub i11 %p_shl_cast, %zext_ln26_20" [conv/conv.cpp:26]   --->   Operation 285 'sub' 'sub_ln26_2' <Predicate = (!icmp_ln18)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 286 [1/1] (0.00ns)   --->   "%zext_ln26_21 = zext i11 %sub_ln26_2 to i64" [conv/conv.cpp:26]   --->   Operation 286 'zext' 'zext_ln26_21' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_11 : Operation 287 [1/1] (0.00ns)   --->   "%input_addr_12 = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln26_21" [conv/conv.cpp:26]   --->   Operation 287 'getelementptr' 'input_addr_12' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_11 : Operation 288 [1/1] (0.00ns)   --->   "%or_ln26_2 = or i11 %sub_ln26_2, 1" [conv/conv.cpp:26]   --->   Operation 288 'or' 'or_ln26_2' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_11 : Operation 289 [1/1] (0.00ns)   --->   "%zext_ln26_22 = zext i11 %or_ln26_2 to i64" [conv/conv.cpp:26]   --->   Operation 289 'zext' 'zext_ln26_22' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_11 : Operation 290 [1/1] (0.00ns)   --->   "%input_addr_13 = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln26_22" [conv/conv.cpp:26]   --->   Operation 290 'getelementptr' 'input_addr_13' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_11 : Operation 291 [1/4] (10.5ns)   --->   "%w_sum_3 = fadd float %w_sum_0, %tmp_s" [conv/conv.cpp:26]   --->   Operation 291 'fadd' 'w_sum_3' <Predicate = (!icmp_ln18)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 292 [1/2] (12.3ns)   --->   "%tmp_1_0_4 = fmul float %conv_weights_0_4_loa, %input_load_4" [conv/conv.cpp:26]   --->   Operation 292 'fmul' 'tmp_1_0_4' <Predicate = (!icmp_ln18)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 293 [2/2] (12.3ns)   --->   "%tmp_1_0_5 = fmul float %conv_weights_0_5_loa, %input_load_5" [conv/conv.cpp:26]   --->   Operation 293 'fmul' 'tmp_1_0_5' <Predicate = (!icmp_ln18)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 294 [1/2] (3.25ns)   --->   "%input_load_10 = load float* %input_addr_10, align 4" [conv/conv.cpp:26]   --->   Operation 294 'load' 'input_load_10' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_11 : Operation 295 [1/2] (3.25ns)   --->   "%input_load_11 = load float* %input_addr_11, align 4" [conv/conv.cpp:26]   --->   Operation 295 'load' 'input_load_11' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_11 : Operation 296 [2/2] (3.25ns)   --->   "%input_load_12 = load float* %input_addr_12, align 4" [conv/conv.cpp:26]   --->   Operation 296 'load' 'input_load_12' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_11 : Operation 297 [2/2] (3.25ns)   --->   "%input_load_13 = load float* %input_addr_13, align 4" [conv/conv.cpp:26]   --->   Operation 297 'load' 'input_load_13' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>

State 12 <SV = 11> <Delay = 12.3>
ST_12 : Operation 298 [1/1] (1.63ns)   --->   "%add_ln26_15 = add i11 %sub_ln26_2, 2" [conv/conv.cpp:26]   --->   Operation 298 'add' 'add_ln26_15' <Predicate = (!icmp_ln18)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 299 [1/1] (0.00ns)   --->   "%zext_ln26_23 = zext i11 %add_ln26_15 to i64" [conv/conv.cpp:26]   --->   Operation 299 'zext' 'zext_ln26_23' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_12 : Operation 300 [1/1] (0.00ns)   --->   "%input_addr_14 = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln26_23" [conv/conv.cpp:26]   --->   Operation 300 'getelementptr' 'input_addr_14' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_12 : Operation 301 [1/1] (1.63ns)   --->   "%add_ln26_16 = add i11 %sub_ln26_2, 3" [conv/conv.cpp:26]   --->   Operation 301 'add' 'add_ln26_16' <Predicate = (!icmp_ln18)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 302 [1/1] (0.00ns)   --->   "%zext_ln26_24 = zext i11 %add_ln26_16 to i64" [conv/conv.cpp:26]   --->   Operation 302 'zext' 'zext_ln26_24' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_12 : Operation 303 [1/1] (0.00ns)   --->   "%input_addr_15 = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln26_24" [conv/conv.cpp:26]   --->   Operation 303 'getelementptr' 'input_addr_15' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_12 : Operation 304 [4/4] (10.5ns)   --->   "%w_sum_3_0_1 = fadd float %w_sum_3, %tmp_1_0_1" [conv/conv.cpp:26]   --->   Operation 304 'fadd' 'w_sum_3_0_1' <Predicate = (!icmp_ln18)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 305 [1/2] (12.3ns)   --->   "%tmp_1_0_5 = fmul float %conv_weights_0_5_loa, %input_load_5" [conv/conv.cpp:26]   --->   Operation 305 'fmul' 'tmp_1_0_5' <Predicate = (!icmp_ln18)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 306 [2/2] (12.3ns)   --->   "%tmp_1_1 = fmul float %conv_weights_1_0_loa, %input_load_6" [conv/conv.cpp:26]   --->   Operation 306 'fmul' 'tmp_1_1' <Predicate = (!icmp_ln18)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 307 [1/2] (3.25ns)   --->   "%input_load_12 = load float* %input_addr_12, align 4" [conv/conv.cpp:26]   --->   Operation 307 'load' 'input_load_12' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_12 : Operation 308 [1/2] (3.25ns)   --->   "%input_load_13 = load float* %input_addr_13, align 4" [conv/conv.cpp:26]   --->   Operation 308 'load' 'input_load_13' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_12 : Operation 309 [2/2] (3.25ns)   --->   "%input_load_14 = load float* %input_addr_14, align 4" [conv/conv.cpp:26]   --->   Operation 309 'load' 'input_load_14' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_12 : Operation 310 [2/2] (3.25ns)   --->   "%input_load_15 = load float* %input_addr_15, align 4" [conv/conv.cpp:26]   --->   Operation 310 'load' 'input_load_15' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>

State 13 <SV = 12> <Delay = 12.3>
ST_13 : Operation 311 [1/1] (1.63ns)   --->   "%add_ln26_17 = add i11 %sub_ln26_2, 4" [conv/conv.cpp:26]   --->   Operation 311 'add' 'add_ln26_17' <Predicate = (!icmp_ln18)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 312 [1/1] (0.00ns)   --->   "%zext_ln26_25 = zext i11 %add_ln26_17 to i64" [conv/conv.cpp:26]   --->   Operation 312 'zext' 'zext_ln26_25' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_13 : Operation 313 [1/1] (0.00ns)   --->   "%input_addr_16 = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln26_25" [conv/conv.cpp:26]   --->   Operation 313 'getelementptr' 'input_addr_16' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_13 : Operation 314 [1/1] (1.63ns)   --->   "%add_ln26_18 = add i11 %sub_ln26_2, 5" [conv/conv.cpp:26]   --->   Operation 314 'add' 'add_ln26_18' <Predicate = (!icmp_ln18)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 315 [1/1] (0.00ns)   --->   "%zext_ln26_26 = zext i11 %add_ln26_18 to i64" [conv/conv.cpp:26]   --->   Operation 315 'zext' 'zext_ln26_26' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_13 : Operation 316 [1/1] (0.00ns)   --->   "%input_addr_17 = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln26_26" [conv/conv.cpp:26]   --->   Operation 316 'getelementptr' 'input_addr_17' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_13 : Operation 317 [3/4] (10.5ns)   --->   "%w_sum_3_0_1 = fadd float %w_sum_3, %tmp_1_0_1" [conv/conv.cpp:26]   --->   Operation 317 'fadd' 'w_sum_3_0_1' <Predicate = (!icmp_ln18)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 318 [1/2] (12.3ns)   --->   "%tmp_1_1 = fmul float %conv_weights_1_0_loa, %input_load_6" [conv/conv.cpp:26]   --->   Operation 318 'fmul' 'tmp_1_1' <Predicate = (!icmp_ln18)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 319 [2/2] (12.3ns)   --->   "%tmp_1_1_1 = fmul float %conv_weights_1_1_loa, %input_load_7" [conv/conv.cpp:26]   --->   Operation 319 'fmul' 'tmp_1_1_1' <Predicate = (!icmp_ln18)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 320 [1/2] (3.25ns)   --->   "%input_load_14 = load float* %input_addr_14, align 4" [conv/conv.cpp:26]   --->   Operation 320 'load' 'input_load_14' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_13 : Operation 321 [1/2] (3.25ns)   --->   "%input_load_15 = load float* %input_addr_15, align 4" [conv/conv.cpp:26]   --->   Operation 321 'load' 'input_load_15' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_13 : Operation 322 [2/2] (3.25ns)   --->   "%input_load_16 = load float* %input_addr_16, align 4" [conv/conv.cpp:26]   --->   Operation 322 'load' 'input_load_16' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_13 : Operation 323 [2/2] (3.25ns)   --->   "%input_load_17 = load float* %input_addr_17, align 4" [conv/conv.cpp:26]   --->   Operation 323 'load' 'input_load_17' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>

State 14 <SV = 13> <Delay = 12.3>
ST_14 : Operation 324 [2/4] (10.5ns)   --->   "%w_sum_3_0_1 = fadd float %w_sum_3, %tmp_1_0_1" [conv/conv.cpp:26]   --->   Operation 324 'fadd' 'w_sum_3_0_1' <Predicate = (!icmp_ln18)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 325 [1/2] (12.3ns)   --->   "%tmp_1_1_1 = fmul float %conv_weights_1_1_loa, %input_load_7" [conv/conv.cpp:26]   --->   Operation 325 'fmul' 'tmp_1_1_1' <Predicate = (!icmp_ln18)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 326 [2/2] (12.3ns)   --->   "%tmp_1_1_2 = fmul float %conv_weights_1_2_loa, %input_load_8" [conv/conv.cpp:26]   --->   Operation 326 'fmul' 'tmp_1_1_2' <Predicate = (!icmp_ln18)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 327 [1/2] (3.25ns)   --->   "%input_load_16 = load float* %input_addr_16, align 4" [conv/conv.cpp:26]   --->   Operation 327 'load' 'input_load_16' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_14 : Operation 328 [1/2] (3.25ns)   --->   "%input_load_17 = load float* %input_addr_17, align 4" [conv/conv.cpp:26]   --->   Operation 328 'load' 'input_load_17' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>

State 15 <SV = 14> <Delay = 12.3>
ST_15 : Operation 329 [1/4] (10.5ns)   --->   "%w_sum_3_0_1 = fadd float %w_sum_3, %tmp_1_0_1" [conv/conv.cpp:26]   --->   Operation 329 'fadd' 'w_sum_3_0_1' <Predicate = (!icmp_ln18)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 330 [1/2] (12.3ns)   --->   "%tmp_1_1_2 = fmul float %conv_weights_1_2_loa, %input_load_8" [conv/conv.cpp:26]   --->   Operation 330 'fmul' 'tmp_1_1_2' <Predicate = (!icmp_ln18)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 331 [2/2] (12.3ns)   --->   "%tmp_1_1_3 = fmul float %conv_weights_1_3_loa, %input_load_9" [conv/conv.cpp:26]   --->   Operation 331 'fmul' 'tmp_1_1_3' <Predicate = (!icmp_ln18)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 12.3>
ST_16 : Operation 332 [4/4] (10.5ns)   --->   "%w_sum_3_0_2 = fadd float %w_sum_3_0_1, %tmp_1_0_2" [conv/conv.cpp:26]   --->   Operation 332 'fadd' 'w_sum_3_0_2' <Predicate = (!icmp_ln18)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 333 [1/2] (12.3ns)   --->   "%tmp_1_1_3 = fmul float %conv_weights_1_3_loa, %input_load_9" [conv/conv.cpp:26]   --->   Operation 333 'fmul' 'tmp_1_1_3' <Predicate = (!icmp_ln18)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 334 [2/2] (12.3ns)   --->   "%tmp_1_1_4 = fmul float %conv_weights_1_4_loa, %input_load_10" [conv/conv.cpp:26]   --->   Operation 334 'fmul' 'tmp_1_1_4' <Predicate = (!icmp_ln18)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 12.3>
ST_17 : Operation 335 [3/4] (10.5ns)   --->   "%w_sum_3_0_2 = fadd float %w_sum_3_0_1, %tmp_1_0_2" [conv/conv.cpp:26]   --->   Operation 335 'fadd' 'w_sum_3_0_2' <Predicate = (!icmp_ln18)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 336 [1/2] (12.3ns)   --->   "%tmp_1_1_4 = fmul float %conv_weights_1_4_loa, %input_load_10" [conv/conv.cpp:26]   --->   Operation 336 'fmul' 'tmp_1_1_4' <Predicate = (!icmp_ln18)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 337 [2/2] (12.3ns)   --->   "%tmp_1_1_5 = fmul float %conv_weights_1_5_loa, %input_load_11" [conv/conv.cpp:26]   --->   Operation 337 'fmul' 'tmp_1_1_5' <Predicate = (!icmp_ln18)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 12.3>
ST_18 : Operation 338 [2/4] (10.5ns)   --->   "%w_sum_3_0_2 = fadd float %w_sum_3_0_1, %tmp_1_0_2" [conv/conv.cpp:26]   --->   Operation 338 'fadd' 'w_sum_3_0_2' <Predicate = (!icmp_ln18)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 339 [1/2] (12.3ns)   --->   "%tmp_1_1_5 = fmul float %conv_weights_1_5_loa, %input_load_11" [conv/conv.cpp:26]   --->   Operation 339 'fmul' 'tmp_1_1_5' <Predicate = (!icmp_ln18)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 340 [2/2] (12.3ns)   --->   "%tmp_1_2 = fmul float %conv_weights_2_0_loa, %input_load_12" [conv/conv.cpp:26]   --->   Operation 340 'fmul' 'tmp_1_2' <Predicate = (!icmp_ln18)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 12.3>
ST_19 : Operation 341 [1/4] (10.5ns)   --->   "%w_sum_3_0_2 = fadd float %w_sum_3_0_1, %tmp_1_0_2" [conv/conv.cpp:26]   --->   Operation 341 'fadd' 'w_sum_3_0_2' <Predicate = (!icmp_ln18)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 342 [1/2] (12.3ns)   --->   "%tmp_1_2 = fmul float %conv_weights_2_0_loa, %input_load_12" [conv/conv.cpp:26]   --->   Operation 342 'fmul' 'tmp_1_2' <Predicate = (!icmp_ln18)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 343 [2/2] (12.3ns)   --->   "%tmp_1_2_1 = fmul float %conv_weights_2_1_loa, %input_load_13" [conv/conv.cpp:26]   --->   Operation 343 'fmul' 'tmp_1_2_1' <Predicate = (!icmp_ln18)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 12.3>
ST_20 : Operation 344 [4/4] (10.5ns)   --->   "%w_sum_3_0_3 = fadd float %w_sum_3_0_2, %tmp_1_0_3" [conv/conv.cpp:26]   --->   Operation 344 'fadd' 'w_sum_3_0_3' <Predicate = (!icmp_ln18)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 345 [1/2] (12.3ns)   --->   "%tmp_1_2_1 = fmul float %conv_weights_2_1_loa, %input_load_13" [conv/conv.cpp:26]   --->   Operation 345 'fmul' 'tmp_1_2_1' <Predicate = (!icmp_ln18)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 346 [2/2] (12.3ns)   --->   "%tmp_1_2_2 = fmul float %conv_weights_2_2_loa, %input_load_14" [conv/conv.cpp:26]   --->   Operation 346 'fmul' 'tmp_1_2_2' <Predicate = (!icmp_ln18)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 12.3>
ST_21 : Operation 347 [3/4] (10.5ns)   --->   "%w_sum_3_0_3 = fadd float %w_sum_3_0_2, %tmp_1_0_3" [conv/conv.cpp:26]   --->   Operation 347 'fadd' 'w_sum_3_0_3' <Predicate = (!icmp_ln18)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 348 [1/2] (12.3ns)   --->   "%tmp_1_2_2 = fmul float %conv_weights_2_2_loa, %input_load_14" [conv/conv.cpp:26]   --->   Operation 348 'fmul' 'tmp_1_2_2' <Predicate = (!icmp_ln18)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 349 [2/2] (12.3ns)   --->   "%tmp_1_2_3 = fmul float %conv_weights_2_3_loa, %input_load_15" [conv/conv.cpp:26]   --->   Operation 349 'fmul' 'tmp_1_2_3' <Predicate = (!icmp_ln18)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 12.3>
ST_22 : Operation 350 [2/4] (10.5ns)   --->   "%w_sum_3_0_3 = fadd float %w_sum_3_0_2, %tmp_1_0_3" [conv/conv.cpp:26]   --->   Operation 350 'fadd' 'w_sum_3_0_3' <Predicate = (!icmp_ln18)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 351 [1/2] (12.3ns)   --->   "%tmp_1_2_3 = fmul float %conv_weights_2_3_loa, %input_load_15" [conv/conv.cpp:26]   --->   Operation 351 'fmul' 'tmp_1_2_3' <Predicate = (!icmp_ln18)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 352 [2/2] (12.3ns)   --->   "%tmp_1_2_4 = fmul float %conv_weights_2_4_loa, %input_load_16" [conv/conv.cpp:26]   --->   Operation 352 'fmul' 'tmp_1_2_4' <Predicate = (!icmp_ln18)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 12.3>
ST_23 : Operation 353 [1/4] (10.5ns)   --->   "%w_sum_3_0_3 = fadd float %w_sum_3_0_2, %tmp_1_0_3" [conv/conv.cpp:26]   --->   Operation 353 'fadd' 'w_sum_3_0_3' <Predicate = (!icmp_ln18)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 354 [1/2] (12.3ns)   --->   "%tmp_1_2_4 = fmul float %conv_weights_2_4_loa, %input_load_16" [conv/conv.cpp:26]   --->   Operation 354 'fmul' 'tmp_1_2_4' <Predicate = (!icmp_ln18)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 355 [2/2] (12.3ns)   --->   "%tmp_1_2_5 = fmul float %conv_weights_2_5_loa, %input_load_17" [conv/conv.cpp:26]   --->   Operation 355 'fmul' 'tmp_1_2_5' <Predicate = (!icmp_ln18)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 12.3>
ST_24 : Operation 356 [4/4] (10.5ns)   --->   "%w_sum_3_0_4 = fadd float %w_sum_3_0_3, %tmp_1_0_4" [conv/conv.cpp:26]   --->   Operation 356 'fadd' 'w_sum_3_0_4' <Predicate = (!icmp_ln18)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 357 [1/2] (12.3ns)   --->   "%tmp_1_2_5 = fmul float %conv_weights_2_5_loa, %input_load_17" [conv/conv.cpp:26]   --->   Operation 357 'fmul' 'tmp_1_2_5' <Predicate = (!icmp_ln18)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 10.5>
ST_25 : Operation 358 [3/4] (10.5ns)   --->   "%w_sum_3_0_4 = fadd float %w_sum_3_0_3, %tmp_1_0_4" [conv/conv.cpp:26]   --->   Operation 358 'fadd' 'w_sum_3_0_4' <Predicate = (!icmp_ln18)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 10.5>
ST_26 : Operation 359 [2/4] (10.5ns)   --->   "%w_sum_3_0_4 = fadd float %w_sum_3_0_3, %tmp_1_0_4" [conv/conv.cpp:26]   --->   Operation 359 'fadd' 'w_sum_3_0_4' <Predicate = (!icmp_ln18)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 10.5>
ST_27 : Operation 360 [1/4] (10.5ns)   --->   "%w_sum_3_0_4 = fadd float %w_sum_3_0_3, %tmp_1_0_4" [conv/conv.cpp:26]   --->   Operation 360 'fadd' 'w_sum_3_0_4' <Predicate = (!icmp_ln18)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 10.5>
ST_28 : Operation 361 [4/4] (10.5ns)   --->   "%w_sum_3_0_5 = fadd float %w_sum_3_0_4, %tmp_1_0_5" [conv/conv.cpp:26]   --->   Operation 361 'fadd' 'w_sum_3_0_5' <Predicate = (!icmp_ln18)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 10.5>
ST_29 : Operation 362 [3/4] (10.5ns)   --->   "%w_sum_3_0_5 = fadd float %w_sum_3_0_4, %tmp_1_0_5" [conv/conv.cpp:26]   --->   Operation 362 'fadd' 'w_sum_3_0_5' <Predicate = (!icmp_ln18)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 10.5>
ST_30 : Operation 363 [2/4] (10.5ns)   --->   "%w_sum_3_0_5 = fadd float %w_sum_3_0_4, %tmp_1_0_5" [conv/conv.cpp:26]   --->   Operation 363 'fadd' 'w_sum_3_0_5' <Predicate = (!icmp_ln18)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 10.5>
ST_31 : Operation 364 [1/4] (10.5ns)   --->   "%w_sum_3_0_5 = fadd float %w_sum_3_0_4, %tmp_1_0_5" [conv/conv.cpp:26]   --->   Operation 364 'fadd' 'w_sum_3_0_5' <Predicate = (!icmp_ln18)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 10.5>
ST_32 : Operation 365 [4/4] (10.5ns)   --->   "%w_sum_3_1 = fadd float %w_sum_3_0_5, %tmp_1_1" [conv/conv.cpp:26]   --->   Operation 365 'fadd' 'w_sum_3_1' <Predicate = (!icmp_ln18)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 10.5>
ST_33 : Operation 366 [3/4] (10.5ns)   --->   "%w_sum_3_1 = fadd float %w_sum_3_0_5, %tmp_1_1" [conv/conv.cpp:26]   --->   Operation 366 'fadd' 'w_sum_3_1' <Predicate = (!icmp_ln18)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 10.5>
ST_34 : Operation 367 [2/4] (10.5ns)   --->   "%w_sum_3_1 = fadd float %w_sum_3_0_5, %tmp_1_1" [conv/conv.cpp:26]   --->   Operation 367 'fadd' 'w_sum_3_1' <Predicate = (!icmp_ln18)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 10.5>
ST_35 : Operation 368 [1/4] (10.5ns)   --->   "%w_sum_3_1 = fadd float %w_sum_3_0_5, %tmp_1_1" [conv/conv.cpp:26]   --->   Operation 368 'fadd' 'w_sum_3_1' <Predicate = (!icmp_ln18)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 10.5>
ST_36 : Operation 369 [4/4] (10.5ns)   --->   "%w_sum_3_1_1 = fadd float %w_sum_3_1, %tmp_1_1_1" [conv/conv.cpp:26]   --->   Operation 369 'fadd' 'w_sum_3_1_1' <Predicate = (!icmp_ln18)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 10.5>
ST_37 : Operation 370 [3/4] (10.5ns)   --->   "%w_sum_3_1_1 = fadd float %w_sum_3_1, %tmp_1_1_1" [conv/conv.cpp:26]   --->   Operation 370 'fadd' 'w_sum_3_1_1' <Predicate = (!icmp_ln18)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 10.5>
ST_38 : Operation 371 [2/4] (10.5ns)   --->   "%w_sum_3_1_1 = fadd float %w_sum_3_1, %tmp_1_1_1" [conv/conv.cpp:26]   --->   Operation 371 'fadd' 'w_sum_3_1_1' <Predicate = (!icmp_ln18)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 10.5>
ST_39 : Operation 372 [1/4] (10.5ns)   --->   "%w_sum_3_1_1 = fadd float %w_sum_3_1, %tmp_1_1_1" [conv/conv.cpp:26]   --->   Operation 372 'fadd' 'w_sum_3_1_1' <Predicate = (!icmp_ln18)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 10.5>
ST_40 : Operation 373 [4/4] (10.5ns)   --->   "%w_sum_3_1_2 = fadd float %w_sum_3_1_1, %tmp_1_1_2" [conv/conv.cpp:26]   --->   Operation 373 'fadd' 'w_sum_3_1_2' <Predicate = (!icmp_ln18)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 10.5>
ST_41 : Operation 374 [3/4] (10.5ns)   --->   "%w_sum_3_1_2 = fadd float %w_sum_3_1_1, %tmp_1_1_2" [conv/conv.cpp:26]   --->   Operation 374 'fadd' 'w_sum_3_1_2' <Predicate = (!icmp_ln18)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 10.5>
ST_42 : Operation 375 [2/4] (10.5ns)   --->   "%w_sum_3_1_2 = fadd float %w_sum_3_1_1, %tmp_1_1_2" [conv/conv.cpp:26]   --->   Operation 375 'fadd' 'w_sum_3_1_2' <Predicate = (!icmp_ln18)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 10.5>
ST_43 : Operation 376 [1/4] (10.5ns)   --->   "%w_sum_3_1_2 = fadd float %w_sum_3_1_1, %tmp_1_1_2" [conv/conv.cpp:26]   --->   Operation 376 'fadd' 'w_sum_3_1_2' <Predicate = (!icmp_ln18)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 10.5>
ST_44 : Operation 377 [4/4] (10.5ns)   --->   "%w_sum_3_1_3 = fadd float %w_sum_3_1_2, %tmp_1_1_3" [conv/conv.cpp:26]   --->   Operation 377 'fadd' 'w_sum_3_1_3' <Predicate = (!icmp_ln18)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 10.5>
ST_45 : Operation 378 [3/4] (10.5ns)   --->   "%w_sum_3_1_3 = fadd float %w_sum_3_1_2, %tmp_1_1_3" [conv/conv.cpp:26]   --->   Operation 378 'fadd' 'w_sum_3_1_3' <Predicate = (!icmp_ln18)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 10.5>
ST_46 : Operation 379 [2/4] (10.5ns)   --->   "%w_sum_3_1_3 = fadd float %w_sum_3_1_2, %tmp_1_1_3" [conv/conv.cpp:26]   --->   Operation 379 'fadd' 'w_sum_3_1_3' <Predicate = (!icmp_ln18)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 10.5>
ST_47 : Operation 380 [1/4] (10.5ns)   --->   "%w_sum_3_1_3 = fadd float %w_sum_3_1_2, %tmp_1_1_3" [conv/conv.cpp:26]   --->   Operation 380 'fadd' 'w_sum_3_1_3' <Predicate = (!icmp_ln18)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 10.5>
ST_48 : Operation 381 [4/4] (10.5ns)   --->   "%w_sum_3_1_4 = fadd float %w_sum_3_1_3, %tmp_1_1_4" [conv/conv.cpp:26]   --->   Operation 381 'fadd' 'w_sum_3_1_4' <Predicate = (!icmp_ln18)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 10.5>
ST_49 : Operation 382 [3/4] (10.5ns)   --->   "%w_sum_3_1_4 = fadd float %w_sum_3_1_3, %tmp_1_1_4" [conv/conv.cpp:26]   --->   Operation 382 'fadd' 'w_sum_3_1_4' <Predicate = (!icmp_ln18)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 10.5>
ST_50 : Operation 383 [2/4] (10.5ns)   --->   "%w_sum_3_1_4 = fadd float %w_sum_3_1_3, %tmp_1_1_4" [conv/conv.cpp:26]   --->   Operation 383 'fadd' 'w_sum_3_1_4' <Predicate = (!icmp_ln18)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 10.5>
ST_51 : Operation 384 [1/4] (10.5ns)   --->   "%w_sum_3_1_4 = fadd float %w_sum_3_1_3, %tmp_1_1_4" [conv/conv.cpp:26]   --->   Operation 384 'fadd' 'w_sum_3_1_4' <Predicate = (!icmp_ln18)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 10.5>
ST_52 : Operation 385 [4/4] (10.5ns)   --->   "%w_sum_3_1_5 = fadd float %w_sum_3_1_4, %tmp_1_1_5" [conv/conv.cpp:26]   --->   Operation 385 'fadd' 'w_sum_3_1_5' <Predicate = (!icmp_ln18)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 10.5>
ST_53 : Operation 386 [3/4] (10.5ns)   --->   "%w_sum_3_1_5 = fadd float %w_sum_3_1_4, %tmp_1_1_5" [conv/conv.cpp:26]   --->   Operation 386 'fadd' 'w_sum_3_1_5' <Predicate = (!icmp_ln18)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 10.5>
ST_54 : Operation 387 [2/4] (10.5ns)   --->   "%w_sum_3_1_5 = fadd float %w_sum_3_1_4, %tmp_1_1_5" [conv/conv.cpp:26]   --->   Operation 387 'fadd' 'w_sum_3_1_5' <Predicate = (!icmp_ln18)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 10.5>
ST_55 : Operation 388 [1/4] (10.5ns)   --->   "%w_sum_3_1_5 = fadd float %w_sum_3_1_4, %tmp_1_1_5" [conv/conv.cpp:26]   --->   Operation 388 'fadd' 'w_sum_3_1_5' <Predicate = (!icmp_ln18)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 10.5>
ST_56 : Operation 389 [4/4] (10.5ns)   --->   "%w_sum_3_2 = fadd float %w_sum_3_1_5, %tmp_1_2" [conv/conv.cpp:26]   --->   Operation 389 'fadd' 'w_sum_3_2' <Predicate = (!icmp_ln18)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 10.5>
ST_57 : Operation 390 [3/4] (10.5ns)   --->   "%w_sum_3_2 = fadd float %w_sum_3_1_5, %tmp_1_2" [conv/conv.cpp:26]   --->   Operation 390 'fadd' 'w_sum_3_2' <Predicate = (!icmp_ln18)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 10.5>
ST_58 : Operation 391 [2/4] (10.5ns)   --->   "%w_sum_3_2 = fadd float %w_sum_3_1_5, %tmp_1_2" [conv/conv.cpp:26]   --->   Operation 391 'fadd' 'w_sum_3_2' <Predicate = (!icmp_ln18)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 10.5>
ST_59 : Operation 392 [1/4] (10.5ns)   --->   "%w_sum_3_2 = fadd float %w_sum_3_1_5, %tmp_1_2" [conv/conv.cpp:26]   --->   Operation 392 'fadd' 'w_sum_3_2' <Predicate = (!icmp_ln18)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 10.5>
ST_60 : Operation 393 [4/4] (10.5ns)   --->   "%w_sum_3_2_1 = fadd float %w_sum_3_2, %tmp_1_2_1" [conv/conv.cpp:26]   --->   Operation 393 'fadd' 'w_sum_3_2_1' <Predicate = (!icmp_ln18)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 10.5>
ST_61 : Operation 394 [3/4] (10.5ns)   --->   "%w_sum_3_2_1 = fadd float %w_sum_3_2, %tmp_1_2_1" [conv/conv.cpp:26]   --->   Operation 394 'fadd' 'w_sum_3_2_1' <Predicate = (!icmp_ln18)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 10.5>
ST_62 : Operation 395 [2/4] (10.5ns)   --->   "%w_sum_3_2_1 = fadd float %w_sum_3_2, %tmp_1_2_1" [conv/conv.cpp:26]   --->   Operation 395 'fadd' 'w_sum_3_2_1' <Predicate = (!icmp_ln18)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 10.5>
ST_63 : Operation 396 [1/4] (10.5ns)   --->   "%w_sum_3_2_1 = fadd float %w_sum_3_2, %tmp_1_2_1" [conv/conv.cpp:26]   --->   Operation 396 'fadd' 'w_sum_3_2_1' <Predicate = (!icmp_ln18)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 10.5>
ST_64 : Operation 397 [4/4] (10.5ns)   --->   "%w_sum_3_2_2 = fadd float %w_sum_3_2_1, %tmp_1_2_2" [conv/conv.cpp:26]   --->   Operation 397 'fadd' 'w_sum_3_2_2' <Predicate = (!icmp_ln18)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 10.5>
ST_65 : Operation 398 [3/4] (10.5ns)   --->   "%w_sum_3_2_2 = fadd float %w_sum_3_2_1, %tmp_1_2_2" [conv/conv.cpp:26]   --->   Operation 398 'fadd' 'w_sum_3_2_2' <Predicate = (!icmp_ln18)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 10.5>
ST_66 : Operation 399 [2/4] (10.5ns)   --->   "%w_sum_3_2_2 = fadd float %w_sum_3_2_1, %tmp_1_2_2" [conv/conv.cpp:26]   --->   Operation 399 'fadd' 'w_sum_3_2_2' <Predicate = (!icmp_ln18)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 10.5>
ST_67 : Operation 400 [1/4] (10.5ns)   --->   "%w_sum_3_2_2 = fadd float %w_sum_3_2_1, %tmp_1_2_2" [conv/conv.cpp:26]   --->   Operation 400 'fadd' 'w_sum_3_2_2' <Predicate = (!icmp_ln18)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 10.5>
ST_68 : Operation 401 [4/4] (10.5ns)   --->   "%w_sum_3_2_3 = fadd float %w_sum_3_2_2, %tmp_1_2_3" [conv/conv.cpp:26]   --->   Operation 401 'fadd' 'w_sum_3_2_3' <Predicate = (!icmp_ln18)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 10.5>
ST_69 : Operation 402 [3/4] (10.5ns)   --->   "%w_sum_3_2_3 = fadd float %w_sum_3_2_2, %tmp_1_2_3" [conv/conv.cpp:26]   --->   Operation 402 'fadd' 'w_sum_3_2_3' <Predicate = (!icmp_ln18)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 10.5>
ST_70 : Operation 403 [2/4] (10.5ns)   --->   "%w_sum_3_2_3 = fadd float %w_sum_3_2_2, %tmp_1_2_3" [conv/conv.cpp:26]   --->   Operation 403 'fadd' 'w_sum_3_2_3' <Predicate = (!icmp_ln18)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 10.5>
ST_71 : Operation 404 [1/4] (10.5ns)   --->   "%w_sum_3_2_3 = fadd float %w_sum_3_2_2, %tmp_1_2_3" [conv/conv.cpp:26]   --->   Operation 404 'fadd' 'w_sum_3_2_3' <Predicate = (!icmp_ln18)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 10.5>
ST_72 : Operation 405 [4/4] (10.5ns)   --->   "%w_sum_3_2_4 = fadd float %w_sum_3_2_3, %tmp_1_2_4" [conv/conv.cpp:26]   --->   Operation 405 'fadd' 'w_sum_3_2_4' <Predicate = (!icmp_ln18)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 10.5>
ST_73 : Operation 406 [3/4] (10.5ns)   --->   "%w_sum_3_2_4 = fadd float %w_sum_3_2_3, %tmp_1_2_4" [conv/conv.cpp:26]   --->   Operation 406 'fadd' 'w_sum_3_2_4' <Predicate = (!icmp_ln18)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 10.5>
ST_74 : Operation 407 [2/4] (10.5ns)   --->   "%w_sum_3_2_4 = fadd float %w_sum_3_2_3, %tmp_1_2_4" [conv/conv.cpp:26]   --->   Operation 407 'fadd' 'w_sum_3_2_4' <Predicate = (!icmp_ln18)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 10.5>
ST_75 : Operation 408 [1/4] (10.5ns)   --->   "%w_sum_3_2_4 = fadd float %w_sum_3_2_3, %tmp_1_2_4" [conv/conv.cpp:26]   --->   Operation 408 'fadd' 'w_sum_3_2_4' <Predicate = (!icmp_ln18)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 10.5>
ST_76 : Operation 409 [4/4] (10.5ns)   --->   "%w_sum_3_2_5 = fadd float %w_sum_3_2_4, %tmp_1_2_5" [conv/conv.cpp:26]   --->   Operation 409 'fadd' 'w_sum_3_2_5' <Predicate = (!icmp_ln18)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 10.5>
ST_77 : Operation 410 [3/4] (10.5ns)   --->   "%w_sum_3_2_5 = fadd float %w_sum_3_2_4, %tmp_1_2_5" [conv/conv.cpp:26]   --->   Operation 410 'fadd' 'w_sum_3_2_5' <Predicate = (!icmp_ln18)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 10.5>
ST_78 : Operation 411 [2/4] (10.5ns)   --->   "%w_sum_3_2_5 = fadd float %w_sum_3_2_4, %tmp_1_2_5" [conv/conv.cpp:26]   --->   Operation 411 'fadd' 'w_sum_3_2_5' <Predicate = (!icmp_ln18)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 10.5>
ST_79 : Operation 412 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv/conv.cpp:19]   --->   Operation 412 'specloopname' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_79 : Operation 413 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv.cpp:19]   --->   Operation 413 'specregionbegin' 'tmp_4' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_79 : Operation 414 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind" [conv/conv.cpp:20]   --->   Operation 414 'specpipeline' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_79 : Operation 415 [1/4] (10.5ns)   --->   "%w_sum_3_2_5 = fadd float %w_sum_3_2_4, %tmp_1_2_5" [conv/conv.cpp:26]   --->   Operation 415 'fadd' 'w_sum_3_2_5' <Predicate = (!icmp_ln18)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 416 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_4) nounwind" [conv/conv.cpp:29]   --->   Operation 416 'specregionend' 'empty_7' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_79 : Operation 417 [1/1] (0.00ns)   --->   "br label %4" [conv/conv.cpp:18]   --->   Operation 417 'br' <Predicate = (!icmp_ln18)> <Delay = 0.00>

State 80 <SV = 5> <Delay = 3.25>
ST_80 : Operation 418 [1/1] (0.00ns)   --->   "%conv_bias_addr = getelementptr inbounds [16 x float]* @conv_bias, i64 0, i64 %zext_ln26" [conv/conv.cpp:31]   --->   Operation 418 'getelementptr' 'conv_bias_addr' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 419 [2/2] (3.25ns)   --->   "%conv_bias_load = load float* %conv_bias_addr, align 4" [conv/conv.cpp:31]   --->   Operation 419 'load' 'conv_bias_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>

State 81 <SV = 6> <Delay = 13.7>
ST_81 : Operation 420 [1/2] (3.25ns)   --->   "%conv_bias_load = load float* %conv_bias_addr, align 4" [conv/conv.cpp:31]   --->   Operation 420 'load' 'conv_bias_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_81 : Operation 421 [4/4] (10.5ns)   --->   "%w_sum = fadd float %w_sum_0, %conv_bias_load" [conv/conv.cpp:31]   --->   Operation 421 'fadd' 'w_sum' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 7> <Delay = 10.5>
ST_82 : Operation 422 [3/4] (10.5ns)   --->   "%w_sum = fadd float %w_sum_0, %conv_bias_load" [conv/conv.cpp:31]   --->   Operation 422 'fadd' 'w_sum' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 8> <Delay = 10.5>
ST_83 : Operation 423 [2/4] (10.5ns)   --->   "%w_sum = fadd float %w_sum_0, %conv_bias_load" [conv/conv.cpp:31]   --->   Operation 423 'fadd' 'w_sum' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 9> <Delay = 15.9>
ST_84 : Operation 424 [1/4] (10.5ns)   --->   "%w_sum = fadd float %w_sum_0, %conv_bias_load" [conv/conv.cpp:31]   --->   Operation 424 'fadd' 'w_sum' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 425 [2/2] (5.43ns)   --->   "%tmp_5 = fcmp ogt float %w_sum, 0.000000e+00" [conv/conv.cpp:34]   --->   Operation 425 'fcmp' 'tmp_5' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 10> <Delay = 9.66>
ST_85 : Operation 426 [1/1] (0.00ns)   --->   "%bitcast_ln34 = bitcast float %w_sum to i32" [conv/conv.cpp:34]   --->   Operation 426 'bitcast' 'bitcast_ln34' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 427 [1/1] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34, i32 23, i32 30)" [conv/conv.cpp:34]   --->   Operation 427 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 428 [1/1] (0.00ns)   --->   "%trunc_ln34 = trunc i32 %bitcast_ln34 to i23" [conv/conv.cpp:34]   --->   Operation 428 'trunc' 'trunc_ln34' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 429 [1/1] (1.55ns)   --->   "%icmp_ln34 = icmp ne i8 %tmp, -1" [conv/conv.cpp:34]   --->   Operation 429 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 430 [1/1] (2.44ns)   --->   "%icmp_ln34_1 = icmp eq i23 %trunc_ln34, 0" [conv/conv.cpp:34]   --->   Operation 430 'icmp' 'icmp_ln34_1' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 431 [1/1] (0.00ns) (grouped into LUT with out node w_sum_1)   --->   "%or_ln34 = or i1 %icmp_ln34_1, %icmp_ln34" [conv/conv.cpp:34]   --->   Operation 431 'or' 'or_ln34' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 432 [1/2] (5.43ns)   --->   "%tmp_5 = fcmp ogt float %w_sum, 0.000000e+00" [conv/conv.cpp:34]   --->   Operation 432 'fcmp' 'tmp_5' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 433 [1/1] (0.00ns) (grouped into LUT with out node w_sum_1)   --->   "%and_ln34 = and i1 %or_ln34, %tmp_5" [conv/conv.cpp:34]   --->   Operation 433 'and' 'and_ln34' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 434 [1/1] (0.97ns) (out node of the LUT)   --->   "%w_sum_1 = select i1 %and_ln34, float %w_sum, float 0.000000e+00" [conv/conv.cpp:34]   --->   Operation 434 'select' 'w_sum_1' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_85 : Operation 435 [1/1] (3.25ns)   --->   "store float %w_sum_1, float* %conv_out_addr, align 4" [conv/conv.cpp:35]   --->   Operation 435 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_85 : Operation 436 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str2, i32 %tmp_3) nounwind" [conv/conv.cpp:38]   --->   Operation 436 'specregionend' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 437 [1/1] (0.00ns)   --->   "br label %3" [conv/conv.cpp:14]   --->   Operation 437 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 2.5ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('r') with incoming values : ('r', conv/conv.cpp:8) [27]  (1.77 ns)

 <State 2>: 1.87ns
The critical path consists of the following:
	'phi' operation ('phi_mul', conv/conv.cpp:8) with incoming values : ('add_ln8', conv/conv.cpp:8) [28]  (0 ns)
	'add' operation ('add_ln8', conv/conv.cpp:8) [29]  (1.87 ns)

 <State 3>: 1.87ns
The critical path consists of the following:
	'phi' operation ('c') with incoming values : ('c', conv/conv.cpp:26) [39]  (0 ns)
	'add' operation ('add_ln35', conv/conv.cpp:35) [49]  (1.87 ns)

 <State 4>: 1.78ns
The critical path consists of the following:
	'phi' operation ('f') with incoming values : ('f', conv/conv.cpp:14) [57]  (0 ns)
	'add' operation ('f', conv/conv.cpp:14) [60]  (1.78 ns)

 <State 5>: 12ns
The critical path consists of the following:
	'phi' operation ('wr') with incoming values : ('wr', conv/conv.cpp:18) [73]  (0 ns)
	'add' operation ('add_ln26', conv/conv.cpp:26) [106]  (1.74 ns)
	'mul' operation ('mul_ln26', conv/conv.cpp:26) [108]  (3.49 ns)
	'add' operation ('add_ln26_4', conv/conv.cpp:26) [109]  (1.92 ns)
	'sub' operation ('sub_ln26', conv/conv.cpp:26) [113]  (1.64 ns)
	'getelementptr' operation ('input_addr', conv/conv.cpp:26) [115]  (0 ns)
	'load' operation ('input_load', conv/conv.cpp:26) on array 'input_r' [176]  (3.25 ns)

 <State 6>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_weights_0_0_loa', conv/conv.cpp:26) on array 'conv_weights_0_0' [175]  (3.25 ns)
	'fmul' operation ('tmp_s', conv/conv.cpp:26) [177]  (12.4 ns)

 <State 7>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_s', conv/conv.cpp:26) [177]  (12.4 ns)

 <State 8>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_0_1', conv/conv.cpp:26) [181]  (12.4 ns)

 <State 9>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_0_2', conv/conv.cpp:26) [185]  (12.4 ns)

 <State 10>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_0_3', conv/conv.cpp:26) [189]  (12.4 ns)

 <State 11>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_0_4', conv/conv.cpp:26) [193]  (12.4 ns)

 <State 12>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_0_5', conv/conv.cpp:26) [197]  (12.4 ns)

 <State 13>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_1', conv/conv.cpp:26) [201]  (12.4 ns)

 <State 14>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_1_1', conv/conv.cpp:26) [205]  (12.4 ns)

 <State 15>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_1_2', conv/conv.cpp:26) [209]  (12.4 ns)

 <State 16>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_1_3', conv/conv.cpp:26) [213]  (12.4 ns)

 <State 17>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_1_4', conv/conv.cpp:26) [217]  (12.4 ns)

 <State 18>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_1_5', conv/conv.cpp:26) [221]  (12.4 ns)

 <State 19>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_2', conv/conv.cpp:26) [225]  (12.4 ns)

 <State 20>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_2_1', conv/conv.cpp:26) [229]  (12.4 ns)

 <State 21>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_2_2', conv/conv.cpp:26) [233]  (12.4 ns)

 <State 22>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_2_3', conv/conv.cpp:26) [237]  (12.4 ns)

 <State 23>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_2_4', conv/conv.cpp:26) [241]  (12.4 ns)

 <State 24>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_2_5', conv/conv.cpp:26) [245]  (12.4 ns)

 <State 25>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_0_4', conv/conv.cpp:26) [194]  (10.5 ns)

 <State 26>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_0_4', conv/conv.cpp:26) [194]  (10.5 ns)

 <State 27>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_0_4', conv/conv.cpp:26) [194]  (10.5 ns)

 <State 28>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_0_5', conv/conv.cpp:26) [198]  (10.5 ns)

 <State 29>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_0_5', conv/conv.cpp:26) [198]  (10.5 ns)

 <State 30>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_0_5', conv/conv.cpp:26) [198]  (10.5 ns)

 <State 31>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_0_5', conv/conv.cpp:26) [198]  (10.5 ns)

 <State 32>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_1', conv/conv.cpp:26) [202]  (10.5 ns)

 <State 33>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_1', conv/conv.cpp:26) [202]  (10.5 ns)

 <State 34>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_1', conv/conv.cpp:26) [202]  (10.5 ns)

 <State 35>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_1', conv/conv.cpp:26) [202]  (10.5 ns)

 <State 36>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_1_1', conv/conv.cpp:26) [206]  (10.5 ns)

 <State 37>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_1_1', conv/conv.cpp:26) [206]  (10.5 ns)

 <State 38>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_1_1', conv/conv.cpp:26) [206]  (10.5 ns)

 <State 39>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_1_1', conv/conv.cpp:26) [206]  (10.5 ns)

 <State 40>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_1_2', conv/conv.cpp:26) [210]  (10.5 ns)

 <State 41>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_1_2', conv/conv.cpp:26) [210]  (10.5 ns)

 <State 42>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_1_2', conv/conv.cpp:26) [210]  (10.5 ns)

 <State 43>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_1_2', conv/conv.cpp:26) [210]  (10.5 ns)

 <State 44>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_1_3', conv/conv.cpp:26) [214]  (10.5 ns)

 <State 45>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_1_3', conv/conv.cpp:26) [214]  (10.5 ns)

 <State 46>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_1_3', conv/conv.cpp:26) [214]  (10.5 ns)

 <State 47>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_1_3', conv/conv.cpp:26) [214]  (10.5 ns)

 <State 48>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_1_4', conv/conv.cpp:26) [218]  (10.5 ns)

 <State 49>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_1_4', conv/conv.cpp:26) [218]  (10.5 ns)

 <State 50>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_1_4', conv/conv.cpp:26) [218]  (10.5 ns)

 <State 51>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_1_4', conv/conv.cpp:26) [218]  (10.5 ns)

 <State 52>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_1_5', conv/conv.cpp:26) [222]  (10.5 ns)

 <State 53>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_1_5', conv/conv.cpp:26) [222]  (10.5 ns)

 <State 54>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_1_5', conv/conv.cpp:26) [222]  (10.5 ns)

 <State 55>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_1_5', conv/conv.cpp:26) [222]  (10.5 ns)

 <State 56>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_2', conv/conv.cpp:26) [226]  (10.5 ns)

 <State 57>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_2', conv/conv.cpp:26) [226]  (10.5 ns)

 <State 58>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_2', conv/conv.cpp:26) [226]  (10.5 ns)

 <State 59>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_2', conv/conv.cpp:26) [226]  (10.5 ns)

 <State 60>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_2_1', conv/conv.cpp:26) [230]  (10.5 ns)

 <State 61>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_2_1', conv/conv.cpp:26) [230]  (10.5 ns)

 <State 62>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_2_1', conv/conv.cpp:26) [230]  (10.5 ns)

 <State 63>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_2_1', conv/conv.cpp:26) [230]  (10.5 ns)

 <State 64>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_2_2', conv/conv.cpp:26) [234]  (10.5 ns)

 <State 65>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_2_2', conv/conv.cpp:26) [234]  (10.5 ns)

 <State 66>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_2_2', conv/conv.cpp:26) [234]  (10.5 ns)

 <State 67>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_2_2', conv/conv.cpp:26) [234]  (10.5 ns)

 <State 68>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_2_3', conv/conv.cpp:26) [238]  (10.5 ns)

 <State 69>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_2_3', conv/conv.cpp:26) [238]  (10.5 ns)

 <State 70>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_2_3', conv/conv.cpp:26) [238]  (10.5 ns)

 <State 71>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_2_3', conv/conv.cpp:26) [238]  (10.5 ns)

 <State 72>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_2_4', conv/conv.cpp:26) [242]  (10.5 ns)

 <State 73>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_2_4', conv/conv.cpp:26) [242]  (10.5 ns)

 <State 74>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_2_4', conv/conv.cpp:26) [242]  (10.5 ns)

 <State 75>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_2_4', conv/conv.cpp:26) [242]  (10.5 ns)

 <State 76>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_2_5', conv/conv.cpp:26) [246]  (10.5 ns)

 <State 77>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_2_5', conv/conv.cpp:26) [246]  (10.5 ns)

 <State 78>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_2_5', conv/conv.cpp:26) [246]  (10.5 ns)

 <State 79>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_2_5', conv/conv.cpp:26) [246]  (10.5 ns)

 <State 80>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('conv_bias_addr', conv/conv.cpp:31) [250]  (0 ns)
	'load' operation ('conv_bias_load', conv/conv.cpp:31) on array 'conv_bias' [251]  (3.25 ns)

 <State 81>: 13.8ns
The critical path consists of the following:
	'load' operation ('conv_bias_load', conv/conv.cpp:31) on array 'conv_bias' [251]  (3.25 ns)
	'fadd' operation ('w_sum', conv/conv.cpp:31) [252]  (10.5 ns)

 <State 82>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum', conv/conv.cpp:31) [252]  (10.5 ns)

 <State 83>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum', conv/conv.cpp:31) [252]  (10.5 ns)

 <State 84>: 16ns
The critical path consists of the following:
	'fadd' operation ('w_sum', conv/conv.cpp:31) [252]  (10.5 ns)
	'fcmp' operation ('tmp_5', conv/conv.cpp:34) [259]  (5.43 ns)

 <State 85>: 9.66ns
The critical path consists of the following:
	'fcmp' operation ('tmp_5', conv/conv.cpp:34) [259]  (5.43 ns)
	'and' operation ('and_ln34', conv/conv.cpp:34) [260]  (0 ns)
	'select' operation ('w_sum', conv/conv.cpp:34) [261]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv.cpp:35) of variable 'w_sum', conv/conv.cpp:34 on array 'conv_out' [262]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
