INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Chick/Vivado_Builds/seven_segment_display/seven_segment_display.srcs/sources_1/new/ssd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Chick/Vivado_Builds/seven_segment_display/seven_segment_display.srcs/sources_1/new/ssd_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_tb
