#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55d5cefcfac0 .scope module, "TestBench" "TestBench" 2 5;
 .timescale -9 -12;
P_0x55d5ceffb070 .param/l "FUNC_ADD" 0 2 34, C4<010010>;
P_0x55d5ceffb0b0 .param/l "FUNC_AND" 0 2 36, C4<010100>;
P_0x55d5ceffb0f0 .param/l "FUNC_NOR" 0 2 43, C4<010101>;
P_0x55d5ceffb130 .param/l "FUNC_OR" 0 2 37, C4<010110>;
P_0x55d5ceffb170 .param/l "FUNC_SLL" 0 2 40, C4<000000>;
P_0x55d5ceffb1b0 .param/l "FUNC_SLLV" 0 2 39, C4<000110>;
P_0x55d5ceffb1f0 .param/l "FUNC_SLT" 0 2 38, C4<100000>;
P_0x55d5ceffb230 .param/l "FUNC_SRL" 0 2 42, C4<000010>;
P_0x55d5ceffb270 .param/l "FUNC_SRLV" 0 2 41, C4<000100>;
P_0x55d5ceffb2b0 .param/l "FUNC_SUB" 0 2 35, C4<010000>;
P_0x55d5ceffb2f0 .param/l "OP_ADDI" 0 2 26, C4<110111>;
P_0x55d5ceffb330 .param/l "OP_BEQ" 0 2 27, C4<111011>;
P_0x55d5ceffb370 .param/l "OP_LUI" 0 2 29, C4<110000>;
P_0x55d5ceffb3b0 .param/l "OP_ORI" 0 2 28, C4<110010>;
P_0x55d5ceffb3f0 .param/l "OP_RTYPE" 0 2 25, C4<111111>;
P_0x55d5ceffb430 .param/l "TOTAL_FUNC" 0 2 32, +C4<00000000000000000000000000001010>;
P_0x55d5ceffb470 .param/l "TOTAL_INS" 0 2 23, +C4<00000000000000000000000000000101>;
v0x55d5cf01df00_0 .var "CLK", 0 0;
v0x55d5cf01dfa0 .array "FUNCTION", 0 9, 5 0;
v0x55d5cf01e060 .array "INSTRUCION", 0 4, 5 0;
v0x55d5cf01e100_0 .var "RST", 0 0;
v0x55d5cf01e1a0_0 .var/i "count", 31 0;
v0x55d5cf01e2d0_0 .var/i "end_count", 31 0;
v0x55d5cf01e3b0_0 .var/i "handle", 31 0;
v0x55d5cf01e490_0 .var/i "i", 31 0;
v0x55d5cf01e570_0 .var "instruction", 31 0;
v0x55d5cf01e650_0 .var/i "k", 31 0;
v0x55d5cf01e730_0 .var "pc", 31 0;
v0x55d5cf01e810_0 .var "rd", 4 0;
v0x55d5cf01e8f0 .array/s "register_file", 0 31, 31 0;
v0x55d5cf01e9b0_0 .var "rs", 4 0;
v0x55d5cf01ea90_0 .var "rt", 4 0;
E_0x55d5cef7b1b0 .event negedge, v0x55d5cf019360_0;
S_0x55d5cefcf6e0 .scope module, "cpu" "Simple_Single_CPU" 2 15, 3 1 0, S_0x55d5cefcfac0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_n"
v0x55d5cf01c8e0_0 .net "Result", 31 0, L_0x55d5cf030f20;  1 drivers
v0x55d5cf01ca10_0 .net "alu_operation", 3 0, v0x55d5ceff6540_0;  1 drivers
v0x55d5cf01cb20_0 .net "alu_overflow", 0 0, L_0x55d5cf030610;  1 drivers
v0x55d5cf01cbc0_0 .net "alu_result", 31 0, v0x55d5cf016470_0;  1 drivers
v0x55d5cf01ccb0_0 .net "alu_zero", 0 0, L_0x55d5cf0303a0;  1 drivers
o0x7f4b6bdb3018 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x55d5cf01cda0_0 .net "aluop", 2 0, o0x7f4b6bdb3018;  0 drivers
v0x55d5cf01ce90_0 .net "alusrc", 0 0, v0x55d5cf018170_0;  1 drivers
v0x55d5cf01cf80_0 .net "clk_i", 0 0, v0x55d5cf01df00_0;  1 drivers
L_0x7f4b6bd6a018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55d5cf01d070_0 .net "const_32d4", 31 0, L_0x7f4b6bd6a018;  1 drivers
o0x7f4b6bdb37f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55d5cf01d1a0_0 .net "en_write", 0 0, o0x7f4b6bdb37f8;  0 drivers
v0x55d5cf01d240_0 .net "instr", 31 0, v0x55d5cf0187b0_0;  1 drivers
v0x55d5cf01d2e0_0 .net "pc_in", 31 0, L_0x55d5cf02eb80;  1 drivers
v0x55d5cf01d3d0_0 .net "pc_out", 31 0, v0x55d5cf019530_0;  1 drivers
v0x55d5cf01d490_0 .net "rdaddr", 4 0, L_0x55d5cf02ecb0;  1 drivers
v0x55d5cf01d5a0_0 .net "rsdata", 31 0, L_0x55d5cefe8340;  1 drivers
v0x55d5cf01d6b0_0 .net "rst_n", 0 0, v0x55d5cf01e100_0;  1 drivers
v0x55d5cf01d7a0_0 .net "rtdata", 31 0, L_0x55d5cefe83b0;  1 drivers
v0x55d5cf01d8b0_0 .net "rtdata_new", 31 0, L_0x55d5cf0301e0;  1 drivers
o0x7f4b6bdb3798 .functor BUFZ 1, C4<z>; HiZ drive
v0x55d5cf01d970_0 .net "select_dst", 0 0, o0x7f4b6bdb3798;  0 drivers
o0x7f4b6bdb30d8 .functor BUFZ 2, C4<zz>; HiZ drive
v0x55d5cf01da60_0 .net "select_slt", 1 0, o0x7f4b6bdb30d8;  0 drivers
v0x55d5cf01db70_0 .net "shift_result", 31 0, L_0x55d5cf030860;  1 drivers
v0x55d5cf01dc80_0 .net "sign_out", 31 0, L_0x55d5cf02fa30;  1 drivers
v0x55d5cf01dd90_0 .net "zero_out", 31 0, L_0x55d5cf02ffb0;  1 drivers
L_0x55d5cf02ed50 .part v0x55d5cf0187b0_0, 16, 5;
L_0x55d5cf02ee40 .part v0x55d5cf0187b0_0, 11, 5;
L_0x55d5cf02f390 .part v0x55d5cf0187b0_0, 21, 5;
L_0x55d5cf02f510 .part v0x55d5cf0187b0_0, 16, 5;
L_0x55d5cf02f7a0 .part v0x55d5cf0187b0_0, 26, 6;
L_0x55d5cf02f8b0 .part v0x55d5cf0187b0_0, 0, 6;
L_0x55d5cf02fea0 .part v0x55d5cf0187b0_0, 0, 16;
L_0x55d5cf0300a0 .part v0x55d5cf0187b0_0, 0, 16;
L_0x55d5cf0309a0 .part v0x55d5ceff6540_0, 0, 1;
L_0x55d5cf030b20 .part v0x55d5cf0187b0_0, 6, 5;
S_0x55d5cefdc930 .scope module, "AC" "ALU_Ctrl" 3 93, 4 1 0, S_0x55d5cefcf6e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "funct_i"
    .port_info 1 /INPUT 3 "ALUOp_i"
    .port_info 2 /OUTPUT 4 "ALU_operation_o"
    .port_info 3 /OUTPUT 2 "FURslt_o"
P_0x55d5cefa3600 .param/l "ALUOP_ADDI" 0 4 21, C4<110>;
P_0x55d5cefa3640 .param/l "ALUOP_LUI" 0 4 22, C4<100>;
P_0x55d5cefa3680 .param/l "ALUOP_RTYPE" 0 4 20, C4<010>;
P_0x55d5cefa36c0 .param/l "FUNC_ADD" 0 4 25, C4<010010>;
P_0x55d5cefa3700 .param/l "FUNC_AND" 0 4 27, C4<010100>;
P_0x55d5cefa3740 .param/l "FUNC_NOR" 0 4 34, C4<010101>;
P_0x55d5cefa3780 .param/l "FUNC_OR" 0 4 28, C4<010110>;
P_0x55d5cefa37c0 .param/l "FUNC_SLL" 0 4 31, C4<000000>;
P_0x55d5cefa3800 .param/l "FUNC_SLLV" 0 4 30, C4<000110>;
P_0x55d5cefa3840 .param/l "FUNC_SLT" 0 4 29, C4<100000>;
P_0x55d5cefa3880 .param/l "FUNC_SRL" 0 4 33, C4<000010>;
P_0x55d5cefa38c0 .param/l "FUNC_SRLV" 0 4 32, C4<000100>;
P_0x55d5cefa3900 .param/l "FUNC_SUB" 0 4 26, C4<010000>;
v0x55d5cefe3f90_0 .net "ALUOp_i", 2 0, o0x7f4b6bdb3018;  alias, 0 drivers
v0x55d5ceff6540_0 .var "ALU_operation", 3 0;
v0x55d5ceff65e0_0 .net "ALU_operation_o", 3 0, v0x55d5ceff6540_0;  alias, 1 drivers
v0x55d5cf015840_0 .var "FURslt", 1 0;
v0x55d5cf015920_0 .net "FURslt_o", 1 0, o0x7f4b6bdb30d8;  alias, 0 drivers
v0x55d5cf015a50_0 .net "funct_i", 5 0, L_0x55d5cf02f8b0;  1 drivers
E_0x55d5ceff9fd0 .event edge, v0x55d5cefe3f90_0, v0x55d5cf015a50_0, v0x55d5cf015840_0;
S_0x55d5cf015bb0 .scope module, "ALU" "ALU" 3 117, 5 1 0, S_0x55d5cefcf6e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "aluSrc1"
    .port_info 1 /INPUT 32 "aluSrc2"
    .port_info 2 /INPUT 4 "ALU_operation_i"
    .port_info 3 /OUTPUT 32 "result"
    .port_info 4 /OUTPUT 1 "zero"
    .port_info 5 /OUTPUT 1 "overflow"
L_0x55d5cf030610 .functor XOR 1, L_0x55d5cf030440, L_0x55d5cf030570, C4<0>, C4<0>;
v0x55d5cf015e60_0 .net "ALU_operation_i", 3 0, v0x55d5ceff6540_0;  alias, 1 drivers
L_0x7f4b6bd6a138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d5cf015f40_0 .net/2u *"_s0", 31 0, L_0x7f4b6bd6a138;  1 drivers
v0x55d5cf016000_0 .net *"_s5", 0 0, L_0x55d5cf030440;  1 drivers
v0x55d5cf0160c0_0 .net *"_s7", 0 0, L_0x55d5cf030570;  1 drivers
v0x55d5cf0161a0_0 .net "aluSrc1", 31 0, L_0x55d5cefe8340;  alias, 1 drivers
v0x55d5cf0162d0_0 .net "aluSrc2", 31 0, L_0x55d5cf0301e0;  alias, 1 drivers
v0x55d5cf0163b0_0 .net "overflow", 0 0, L_0x55d5cf030610;  alias, 1 drivers
v0x55d5cf016470_0 .var "result", 31 0;
v0x55d5cf016550_0 .net "zero", 0 0, L_0x55d5cf0303a0;  alias, 1 drivers
E_0x55d5ceffa150 .event edge, v0x55d5cf0162d0_0, v0x55d5cf0161a0_0, v0x55d5ceff65e0_0;
L_0x55d5cf0303a0 .cmp/eq 32, v0x55d5cf016470_0, L_0x7f4b6bd6a138;
L_0x55d5cf030440 .part v0x55d5cf016470_0, 31, 1;
L_0x55d5cf030570 .part v0x55d5cf016470_0, 30, 1;
S_0x55d5cf0166d0 .scope module, "ALU_src2Src" "Mux2to1" 3 110, 6 1 0, S_0x55d5cefcf6e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data0_i"
    .port_info 1 /INPUT 32 "data1_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
P_0x55d5cf016850 .param/l "size" 0 6 3, +C4<00000000000000000000000000100000>;
v0x55d5cf016950_0 .net "data0_i", 31 0, L_0x55d5cefe83b0;  alias, 1 drivers
v0x55d5cf016a30_0 .net "data1_i", 31 0, L_0x55d5cf02fa30;  alias, 1 drivers
v0x55d5cf016b10_0 .net "data_o", 31 0, L_0x55d5cf0301e0;  alias, 1 drivers
v0x55d5cf016c10_0 .net "select_i", 0 0, v0x55d5cf018170_0;  alias, 1 drivers
L_0x55d5cf0301e0 .functor MUXZ 32, L_0x55d5cefe83b0, L_0x55d5cf02fa30, v0x55d5cf018170_0, C4<>;
S_0x55d5cf016d60 .scope module, "Adder1" "Adder" 3 55, 7 1 0, S_0x55d5cefcf6e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "src1_i"
    .port_info 1 /INPUT 32 "src2_i"
    .port_info 2 /OUTPUT 32 "sum_o"
v0x55d5cf016fa0_0 .net "src1_i", 31 0, v0x55d5cf019530_0;  alias, 1 drivers
v0x55d5cf0170a0_0 .net "src2_i", 31 0, L_0x7f4b6bd6a018;  alias, 1 drivers
v0x55d5cf017180_0 .net "sum_o", 31 0, L_0x55d5cf02eb80;  alias, 1 drivers
L_0x55d5cf02eb80 .arith/sum 32, v0x55d5cf019530_0, L_0x7f4b6bd6a018;
S_0x55d5cf0172c0 .scope module, "Decoder" "Decoder" 3 85, 8 1 0, S_0x55d5cefcf6e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "instr_op_i"
    .port_info 1 /OUTPUT 1 "RegWrite_o"
    .port_info 2 /OUTPUT 3 "ALUOp_o"
    .port_info 3 /OUTPUT 1 "ALUSrc_o"
    .port_info 4 /OUTPUT 1 "RegDst_o"
P_0x55d5cf0174e0 .param/l "ALUOP_ADDI" 0 8 23, C4<110>;
P_0x55d5cf017520 .param/l "ALUOP_LUI" 0 8 24, C4<100>;
P_0x55d5cf017560 .param/l "ALUOP_RTYPE" 0 8 22, C4<010>;
P_0x55d5cf0175a0 .param/l "OP_ADDI" 0 8 27, C4<110111>;
P_0x55d5cf0175e0 .param/l "OP_LUI" 0 8 30, C4<110000>;
P_0x55d5cf017620 .param/l "OP_RTYPE" 0 8 26, C4<111111>;
L_0x55d5cf02f5b0 .functor BUFZ 1, v0x55d5cf018230_0, C4<0>, C4<0>, C4<0>;
L_0x55d5cf02f730 .functor BUFZ 1, v0x55d5cf017be0_0, C4<0>, C4<0>, C4<0>;
v0x55d5cf017930_0 .net "ALUOp_o", 2 0, o0x7f4b6bdb3018;  alias, 0 drivers
v0x55d5cf017a40_0 .net "ALUSrc_o", 0 0, v0x55d5cf018170_0;  alias, 1 drivers
v0x55d5cf017b10_0 .net "ALU_Op_o", 0 0, L_0x55d5cf02f620;  1 drivers
v0x55d5cf017be0_0 .var "Dst", 0 0;
v0x55d5cf017c80_0 .net "RegDst", 0 0, L_0x55d5cf02f730;  1 drivers
v0x55d5cf017d70_0 .net "RegDst_o", 0 0, o0x7f4b6bdb3798;  alias, 0 drivers
v0x55d5cf017e30_0 .net "RegWrite", 0 0, L_0x55d5cf02f5b0;  1 drivers
v0x55d5cf017ef0_0 .net "RegWrite_o", 0 0, o0x7f4b6bdb37f8;  alias, 0 drivers
v0x55d5cf017fb0_0 .net "instr_op_i", 5 0, L_0x55d5cf02f7a0;  1 drivers
v0x55d5cf018090_0 .var "op", 2 0;
v0x55d5cf018170_0 .var "src", 0 0;
v0x55d5cf018230_0 .var "write", 0 0;
E_0x55d5ceffa010 .event edge, v0x55d5cf017fb0_0;
L_0x55d5cf02f620 .part v0x55d5cf018090_0, 0, 1;
S_0x55d5cf018390 .scope module, "IM" "Instr_Memory" 3 61, 9 1 0, S_0x55d5cefcf6e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "pc_addr_i"
    .port_info 1 /OUTPUT 32 "instr_o"
v0x55d5cf0185f0 .array "Instr_Mem", 31 0, 31 0;
v0x55d5cf0186d0_0 .var/i "i", 31 0;
v0x55d5cf0187b0_0 .var "instr_o", 31 0;
v0x55d5cf018870_0 .net "pc_addr_i", 31 0, v0x55d5cf019530_0;  alias, 1 drivers
E_0x55d5cf018570 .event edge, v0x55d5cf016fa0_0;
S_0x55d5cf0189a0 .scope module, "Mux_Write_Reg" "Mux2to1" 3 66, 6 1 0, S_0x55d5cefcf6e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "data0_i"
    .port_info 1 /INPUT 5 "data1_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 5 "data_o"
P_0x55d5cf018b70 .param/l "size" 0 6 3, +C4<00000000000000000000000000000101>;
v0x55d5cf018d00_0 .net "data0_i", 4 0, L_0x55d5cf02ed50;  1 drivers
v0x55d5cf018de0_0 .net "data1_i", 4 0, L_0x55d5cf02ee40;  1 drivers
v0x55d5cf018ec0_0 .net "data_o", 4 0, L_0x55d5cf02ecb0;  alias, 1 drivers
v0x55d5cf018fb0_0 .net "select_i", 0 0, o0x7f4b6bdb3798;  alias, 0 drivers
L_0x55d5cf02ecb0 .functor MUXZ 5, L_0x55d5cf02ed50, L_0x55d5cf02ee40, o0x7f4b6bdb3798, C4<>;
S_0x55d5cf019110 .scope module, "PC" "Program_Counter" 3 48, 10 1 0, S_0x55d5cefcf6e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 32 "pc_in_i"
    .port_info 3 /OUTPUT 32 "pc_out_o"
v0x55d5cf019360_0 .net "clk_i", 0 0, v0x55d5cf01df00_0;  alias, 1 drivers
v0x55d5cf019440_0 .net "pc_in_i", 31 0, L_0x55d5cf02eb80;  alias, 1 drivers
v0x55d5cf019530_0 .var "pc_out_o", 31 0;
v0x55d5cf019650_0 .net "rst_n", 0 0, v0x55d5cf01e100_0;  alias, 1 drivers
E_0x55d5cf0192e0 .event posedge, v0x55d5cf019360_0;
S_0x55d5cf019770 .scope module, "RDdata_Source" "Mux3to1" 3 133, 11 1 0, S_0x55d5cefcf6e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data0_i"
    .port_info 1 /INPUT 32 "data1_i"
    .port_info 2 /INPUT 32 "data2_i"
    .port_info 3 /INPUT 2 "select_i"
    .port_info 4 /OUTPUT 32 "data_o"
P_0x55d5cf017490 .param/l "size" 0 11 3, +C4<00000000000000000000000000100000>;
v0x55d5cf019ae0_0 .net *"_s1", 0 0, L_0x55d5cf030c20;  1 drivers
v0x55d5cf019be0_0 .net *"_s3", 0 0, L_0x55d5cf030cc0;  1 drivers
v0x55d5cf019cc0_0 .net *"_s4", 31 0, L_0x55d5cf030df0;  1 drivers
v0x55d5cf019db0_0 .net "data0_i", 31 0, v0x55d5cf016470_0;  alias, 1 drivers
v0x55d5cf019ea0_0 .net "data1_i", 31 0, L_0x55d5cf030860;  alias, 1 drivers
v0x55d5cf019fb0_0 .net "data2_i", 31 0, L_0x55d5cf02ffb0;  alias, 1 drivers
v0x55d5cf01a090_0 .net "data_o", 31 0, L_0x55d5cf030f20;  alias, 1 drivers
v0x55d5cf01a170_0 .net "select_i", 1 0, o0x7f4b6bdb30d8;  alias, 0 drivers
E_0x55d5cf019a50 .event edge, v0x55d5cf015920_0, v0x55d5cf019fb0_0, v0x55d5cf019ea0_0, v0x55d5cf016470_0;
L_0x55d5cf030c20 .part o0x7f4b6bdb30d8, 1, 1;
L_0x55d5cf030cc0 .part o0x7f4b6bdb30d8, 0, 1;
L_0x55d5cf030df0 .functor MUXZ 32, v0x55d5cf016470_0, L_0x55d5cf030860, L_0x55d5cf030cc0, C4<>;
L_0x55d5cf030f20 .functor MUXZ 32, L_0x55d5cf030df0, L_0x55d5cf02ffb0, L_0x55d5cf030c20, C4<>;
S_0x55d5cf01a2e0 .scope module, "RF" "Reg_File" 3 73, 12 1 0, S_0x55d5cefcf6e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 5 "RSaddr_i"
    .port_info 3 /INPUT 5 "RTaddr_i"
    .port_info 4 /INPUT 5 "RDaddr_i"
    .port_info 5 /INPUT 32 "RDdata_i"
    .port_info 6 /INPUT 1 "RegWrite_i"
    .port_info 7 /OUTPUT 32 "RSdata_o"
    .port_info 8 /OUTPUT 32 "RTdata_o"
L_0x55d5cefe8340 .functor BUFZ 32, L_0x55d5cf02ef30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55d5cefe83b0 .functor BUFZ 32, L_0x55d5cf02f160, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55d5cf01a580_0 .net "RDaddr_i", 4 0, L_0x55d5cf02ecb0;  alias, 1 drivers
v0x55d5cf01a660_0 .net "RDdata_i", 31 0, L_0x55d5cf030f20;  alias, 1 drivers
v0x55d5cf01a730_0 .net "RSaddr_i", 4 0, L_0x55d5cf02f390;  1 drivers
v0x55d5cf01a800_0 .net "RSdata_o", 31 0, L_0x55d5cefe8340;  alias, 1 drivers
v0x55d5cf01a8f0_0 .net "RTaddr_i", 4 0, L_0x55d5cf02f510;  1 drivers
v0x55d5cf01aa00_0 .net "RTdata_o", 31 0, L_0x55d5cefe83b0;  alias, 1 drivers
v0x55d5cf01aac0_0 .net "RegWrite_i", 0 0, o0x7f4b6bdb37f8;  alias, 0 drivers
v0x55d5cf01ab90 .array/s "Reg_File", 31 0, 31 0;
v0x55d5cf01ac30_0 .net *"_s0", 31 0, L_0x55d5cf02ef30;  1 drivers
v0x55d5cf01acf0_0 .net *"_s10", 6 0, L_0x55d5cf02f200;  1 drivers
L_0x7f4b6bd6a0a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55d5cf01add0_0 .net *"_s13", 1 0, L_0x7f4b6bd6a0a8;  1 drivers
v0x55d5cf01aeb0_0 .net *"_s2", 6 0, L_0x55d5cf02efd0;  1 drivers
L_0x7f4b6bd6a060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55d5cf01af90_0 .net *"_s5", 1 0, L_0x7f4b6bd6a060;  1 drivers
v0x55d5cf01b070_0 .net *"_s8", 31 0, L_0x55d5cf02f160;  1 drivers
v0x55d5cf01b150_0 .net "clk_i", 0 0, v0x55d5cf01df00_0;  alias, 1 drivers
v0x55d5cf01b220_0 .net "rst_n", 0 0, v0x55d5cf01e100_0;  alias, 1 drivers
E_0x55d5cf01a500/0 .event negedge, v0x55d5cf019650_0;
E_0x55d5cf01a500/1 .event posedge, v0x55d5cf019360_0;
E_0x55d5cf01a500 .event/or E_0x55d5cf01a500/0, E_0x55d5cf01a500/1;
L_0x55d5cf02ef30 .array/port v0x55d5cf01ab90, L_0x55d5cf02efd0;
L_0x55d5cf02efd0 .concat [ 5 2 0 0], L_0x55d5cf02f390, L_0x7f4b6bd6a060;
L_0x55d5cf02f160 .array/port v0x55d5cf01ab90, L_0x55d5cf02f200;
L_0x55d5cf02f200 .concat [ 5 2 0 0], L_0x55d5cf02f510, L_0x7f4b6bd6a0a8;
S_0x55d5cf01b3d0 .scope module, "SE" "Sign_Extend" 3 100, 13 1 0, S_0x55d5cefcf6e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "data_i"
    .port_info 1 /OUTPUT 32 "data_o"
L_0x55d5cf02f990 .functor BUFZ 16, L_0x55d5cf02fea0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x55d5cf01b5b0_0 .net *"_s3", 15 0, L_0x55d5cf02f990;  1 drivers
v0x55d5cf01b6b0_0 .net *"_s8", 0 0, L_0x55d5cf02fb20;  1 drivers
v0x55d5cf01b790_0 .net *"_s9", 15 0, L_0x55d5cf02fc40;  1 drivers
v0x55d5cf01b880_0 .net "data_i", 15 0, L_0x55d5cf02fea0;  1 drivers
v0x55d5cf01b960_0 .net "data_o", 31 0, L_0x55d5cf02fa30;  alias, 1 drivers
L_0x55d5cf02fa30 .concat8 [ 16 16 0 0], L_0x55d5cf02f990, L_0x55d5cf02fc40;
L_0x55d5cf02fb20 .part L_0x55d5cf02fea0, 15, 1;
LS_0x55d5cf02fc40_0_0 .concat [ 1 1 1 1], L_0x55d5cf02fb20, L_0x55d5cf02fb20, L_0x55d5cf02fb20, L_0x55d5cf02fb20;
LS_0x55d5cf02fc40_0_4 .concat [ 1 1 1 1], L_0x55d5cf02fb20, L_0x55d5cf02fb20, L_0x55d5cf02fb20, L_0x55d5cf02fb20;
LS_0x55d5cf02fc40_0_8 .concat [ 1 1 1 1], L_0x55d5cf02fb20, L_0x55d5cf02fb20, L_0x55d5cf02fb20, L_0x55d5cf02fb20;
LS_0x55d5cf02fc40_0_12 .concat [ 1 1 1 1], L_0x55d5cf02fb20, L_0x55d5cf02fb20, L_0x55d5cf02fb20, L_0x55d5cf02fb20;
L_0x55d5cf02fc40 .concat [ 4 4 4 4], LS_0x55d5cf02fc40_0_0, LS_0x55d5cf02fc40_0_4, LS_0x55d5cf02fc40_0_8, LS_0x55d5cf02fc40_0_12;
S_0x55d5cf01bab0 .scope module, "ZF" "Zero_Filled" 3 105, 14 1 0, S_0x55d5cefcf6e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "data_i"
    .port_info 1 /OUTPUT 32 "data_o"
L_0x55d5cf02ff40 .functor BUFZ 16, L_0x55d5cf0300a0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x55d5cf01bcc0_0 .net *"_s3", 15 0, L_0x55d5cf02ff40;  1 drivers
L_0x7f4b6bd6a0f0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d5cf01bdc0_0 .net/2u *"_s7", 15 0, L_0x7f4b6bd6a0f0;  1 drivers
v0x55d5cf01bea0_0 .net "data_i", 15 0, L_0x55d5cf0300a0;  1 drivers
v0x55d5cf01bf90_0 .net "data_o", 31 0, L_0x55d5cf02ffb0;  alias, 1 drivers
L_0x55d5cf02ffb0 .concat8 [ 16 16 0 0], L_0x7f4b6bd6a0f0, L_0x55d5cf02ff40;
S_0x55d5cf01c0c0 .scope module, "shifter" "Shifter" 3 126, 15 1 0, S_0x55d5cefcf6e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "leftRight"
    .port_info 2 /INPUT 5 "shamt"
    .port_info 3 /INPUT 32 "sftSrc"
v0x55d5cf01c2c0_0 .net *"_s0", 31 0, L_0x55d5cf0306d0;  1 drivers
v0x55d5cf01c3a0_0 .net *"_s2", 31 0, L_0x55d5cf030770;  1 drivers
v0x55d5cf01c480_0 .net "leftRight", 0 0, L_0x55d5cf0309a0;  1 drivers
v0x55d5cf01c550_0 .net "result", 31 0, L_0x55d5cf030860;  alias, 1 drivers
v0x55d5cf01c640_0 .net "sftSrc", 31 0, L_0x55d5cf0301e0;  alias, 1 drivers
v0x55d5cf01c780_0 .net "shamt", 4 0, L_0x55d5cf030b20;  1 drivers
L_0x55d5cf0306d0 .shift/l 32, L_0x55d5cf0301e0, L_0x55d5cf030b20;
L_0x55d5cf030770 .shift/r 32, L_0x55d5cf0301e0, L_0x55d5cf030b20;
L_0x55d5cf030860 .functor MUXZ 32, L_0x55d5cf030770, L_0x55d5cf0306d0, L_0x55d5cf0309a0, C4<>;
    .scope S_0x55d5cf019110;
T_0 ;
    %wait E_0x55d5cf0192e0;
    %load/vec4 v0x55d5cf019650_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55d5cf019530_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55d5cf019440_0;
    %assign/vec4 v0x55d5cf019530_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55d5cf018390;
T_1 ;
    %wait E_0x55d5cf018570;
    %load/vec4 v0x55d5cf018870_0;
    %pushi/vec4 4, 0, 32;
    %div;
    %ix/vec4 4;
    %load/vec4a v0x55d5cf0185f0, 4;
    %store/vec4 v0x55d5cf0187b0_0, 0, 32;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x55d5cf018390;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d5cf0186d0_0, 0, 32;
T_2.0 ;
    %load/vec4 v0x55d5cf0186d0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x55d5cf0186d0_0;
    %store/vec4a v0x55d5cf0185f0, 4, 0;
    %load/vec4 v0x55d5cf0186d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55d5cf0186d0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %end;
    .thread T_2;
    .scope S_0x55d5cf01a2e0;
T_3 ;
    %wait E_0x55d5cf01a500;
    %load/vec4 v0x55d5cf01b220_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d5cf01ab90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d5cf01ab90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d5cf01ab90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d5cf01ab90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d5cf01ab90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d5cf01ab90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d5cf01ab90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d5cf01ab90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d5cf01ab90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d5cf01ab90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d5cf01ab90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d5cf01ab90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d5cf01ab90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d5cf01ab90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d5cf01ab90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d5cf01ab90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d5cf01ab90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d5cf01ab90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d5cf01ab90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d5cf01ab90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d5cf01ab90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d5cf01ab90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d5cf01ab90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d5cf01ab90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d5cf01ab90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d5cf01ab90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d5cf01ab90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d5cf01ab90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d5cf01ab90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d5cf01ab90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d5cf01ab90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d5cf01ab90, 0, 4;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x55d5cf01aac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x55d5cf01a660_0;
    %load/vec4 v0x55d5cf01a580_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d5cf01ab90, 0, 4;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x55d5cf01a580_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x55d5cf01ab90, 4;
    %load/vec4 v0x55d5cf01a580_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d5cf01ab90, 0, 4;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55d5cf0172c0;
T_4 ;
    %wait E_0x55d5ceffa010;
    %load/vec4 v0x55d5cf017fb0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 6;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 48, 0, 6;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %jmp T_4.3;
T_4.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d5cf018230_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55d5cf018090_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d5cf018170_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d5cf017be0_0, 0, 1;
    %vpi_call 8 44 "$display", "==> Rtype OPcode" {0 0 0};
    %jmp T_4.3;
T_4.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d5cf018230_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x55d5cf018090_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d5cf018170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d5cf017be0_0, 0, 1;
    %vpi_call 8 52 "$display", "==> Addi OPcode" {0 0 0};
    %jmp T_4.3;
T_4.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d5cf018230_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x55d5cf018090_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d5cf018170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d5cf017be0_0, 0, 1;
    %vpi_call 8 60 "$display", "==> Lui OPcode" {0 0 0};
    %jmp T_4.3;
T_4.3 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x55d5cefdc930;
T_5 ;
    %wait E_0x55d5ceff9fd0;
    %load/vec4 v0x55d5cefe3f90_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %jmp T_5.3;
T_5.0 ;
    %load/vec4 v0x55d5cf015a50_0;
    %cmpi/e 18, 0, 6;
    %jmp/0xz  T_5.4, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55d5ceff6540_0, 0, 4;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x55d5cf015a50_0;
    %cmpi/e 16, 0, 6;
    %jmp/0xz  T_5.6, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x55d5ceff6540_0, 0, 4;
    %jmp T_5.7;
T_5.6 ;
    %load/vec4 v0x55d5cf015a50_0;
    %cmpi/e 20, 0, 6;
    %jmp/0xz  T_5.8, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55d5ceff6540_0, 0, 4;
    %jmp T_5.9;
T_5.8 ;
    %load/vec4 v0x55d5cf015a50_0;
    %cmpi/e 22, 0, 6;
    %jmp/0xz  T_5.10, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55d5ceff6540_0, 0, 4;
    %jmp T_5.11;
T_5.10 ;
    %load/vec4 v0x55d5cf015a50_0;
    %cmpi/e 32, 0, 6;
    %jmp/0xz  T_5.12, 4;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x55d5ceff6540_0, 0, 4;
    %jmp T_5.13;
T_5.12 ;
    %load/vec4 v0x55d5cf015a50_0;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_5.14, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x55d5ceff6540_0, 0, 4;
    %jmp T_5.15;
T_5.14 ;
    %load/vec4 v0x55d5cf015a50_0;
    %cmpi/e 2, 0, 6;
    %jmp/0xz  T_5.16, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x55d5ceff6540_0, 0, 4;
    %jmp T_5.17;
T_5.16 ;
    %load/vec4 v0x55d5cf015a50_0;
    %cmpi/e 21, 0, 6;
    %jmp/0xz  T_5.18, 4;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x55d5ceff6540_0, 0, 4;
T_5.18 ;
T_5.17 ;
T_5.15 ;
T_5.13 ;
T_5.11 ;
T_5.9 ;
T_5.7 ;
T_5.5 ;
    %jmp T_5.3;
T_5.1 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55d5ceff6540_0, 0, 4;
    %vpi_call 4 51 "$display", "==> Addi alu_op" {0 0 0};
    %jmp T_5.3;
T_5.2 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x55d5ceff6540_0, 0, 4;
    %jmp T_5.3;
T_5.3 ;
    %pop/vec4 1;
    %load/vec4 v0x55d5cf015a50_0;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_5.20, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_5.21, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 6;
    %cmp/u;
    %jmp/1 T_5.22, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 6;
    %cmp/u;
    %jmp/1 T_5.23, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 6;
    %cmp/u;
    %jmp/1 T_5.24, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_5.25, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_5.26, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_5.27, 6;
    %jmp T_5.28;
T_5.20 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55d5cf015840_0, 0, 2;
    %jmp T_5.28;
T_5.21 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55d5cf015840_0, 0, 2;
    %jmp T_5.28;
T_5.22 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55d5cf015840_0, 0, 2;
    %jmp T_5.28;
T_5.23 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55d5cf015840_0, 0, 2;
    %jmp T_5.28;
T_5.24 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55d5cf015840_0, 0, 2;
    %jmp T_5.28;
T_5.25 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55d5cf015840_0, 0, 2;
    %jmp T_5.28;
T_5.26 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55d5cf015840_0, 0, 2;
    %jmp T_5.28;
T_5.27 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55d5cf015840_0, 0, 2;
    %jmp T_5.28;
T_5.28 ;
    %pop/vec4 1;
    %load/vec4 v0x55d5cefe3f90_0;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.29, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.30, 6;
    %jmp T_5.31;
T_5.29 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55d5cf015840_0, 0, 2;
    %jmp T_5.31;
T_5.30 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55d5cf015840_0, 0, 2;
    %jmp T_5.31;
T_5.31 ;
    %pop/vec4 1;
    %load/vec4 v0x55d5cf015840_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.32, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.33, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.34, 6;
    %jmp T_5.35;
T_5.32 ;
    %vpi_call 4 73 "$display", "==> ALU result" {0 0 0};
    %jmp T_5.35;
T_5.33 ;
    %vpi_call 4 74 "$display", "==> Shifter result" {0 0 0};
    %jmp T_5.35;
T_5.34 ;
    %vpi_call 4 75 "$display", "==> Zero_filled result" {0 0 0};
    %jmp T_5.35;
T_5.35 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x55d5cf015bb0;
T_6 ;
    %wait E_0x55d5ceffa150;
    %load/vec4 v0x55d5cf015e60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55d5cf016470_0, 0;
    %jmp T_6.7;
T_6.0 ;
    %load/vec4 v0x55d5cf0161a0_0;
    %load/vec4 v0x55d5cf0162d0_0;
    %and;
    %assign/vec4 v0x55d5cf016470_0, 0;
    %jmp T_6.7;
T_6.1 ;
    %load/vec4 v0x55d5cf0161a0_0;
    %load/vec4 v0x55d5cf0162d0_0;
    %or;
    %assign/vec4 v0x55d5cf016470_0, 0;
    %jmp T_6.7;
T_6.2 ;
    %load/vec4 v0x55d5cf0161a0_0;
    %load/vec4 v0x55d5cf0162d0_0;
    %add;
    %assign/vec4 v0x55d5cf016470_0, 0;
    %jmp T_6.7;
T_6.3 ;
    %load/vec4 v0x55d5cf0161a0_0;
    %load/vec4 v0x55d5cf0162d0_0;
    %sub;
    %assign/vec4 v0x55d5cf016470_0, 0;
    %jmp T_6.7;
T_6.4 ;
    %load/vec4 v0x55d5cf0161a0_0;
    %load/vec4 v0x55d5cf0162d0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_6.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.9, 8;
T_6.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.9, 8;
 ; End of false expr.
    %blend;
T_6.9;
    %assign/vec4 v0x55d5cf016470_0, 0;
    %jmp T_6.7;
T_6.5 ;
    %load/vec4 v0x55d5cf0161a0_0;
    %load/vec4 v0x55d5cf0162d0_0;
    %or;
    %inv;
    %assign/vec4 v0x55d5cf016470_0, 0;
    %jmp T_6.7;
T_6.7 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x55d5cf019770;
T_7 ;
    %wait E_0x55d5cf019a50;
    %load/vec4 v0x55d5cf01a170_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %jmp T_7.3;
T_7.0 ;
    %vpi_call 11 18 "$display", "result ALU = %b", v0x55d5cf019fb0_0 {0 0 0};
    %jmp T_7.3;
T_7.1 ;
    %vpi_call 11 19 "$display", "result Shift = %b", v0x55d5cf019ea0_0 {0 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call 11 20 "$display", "result Zero_filled = %b", v0x55d5cf019db0_0 {0 0 0};
    %jmp T_7.3;
T_7.3 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x55d5cefcfac0;
T_8 ;
    %delay 5000, 0;
    %load/vec4 v0x55d5cf01df00_0;
    %inv;
    %store/vec4 v0x55d5cf01df00_0, 0, 1;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55d5cefcfac0;
T_9 ;
    %pushi/vec4 63, 0, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d5cf01e060, 4, 0;
    %pushi/vec4 55, 0, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d5cf01e060, 4, 0;
    %pushi/vec4 48, 0, 6;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d5cf01e060, 4, 0;
    %pushi/vec4 59, 0, 6;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d5cf01e060, 4, 0;
    %pushi/vec4 50, 0, 6;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d5cf01e060, 4, 0;
    %pushi/vec4 18, 0, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d5cf01dfa0, 4, 0;
    %pushi/vec4 16, 0, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d5cf01dfa0, 4, 0;
    %pushi/vec4 20, 0, 6;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d5cf01dfa0, 4, 0;
    %pushi/vec4 22, 0, 6;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d5cf01dfa0, 4, 0;
    %pushi/vec4 32, 0, 6;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d5cf01dfa0, 4, 0;
    %pushi/vec4 21, 0, 6;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d5cf01dfa0, 4, 0;
    %pushi/vec4 0, 0, 6;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d5cf01dfa0, 4, 0;
    %pushi/vec4 2, 0, 6;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d5cf01dfa0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d5cf01e490_0, 0, 32;
T_9.0 ;
    %load/vec4 v0x55d5cf01e490_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_9.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x55d5cf01e490_0;
    %store/vec4a v0x55d5cf01e8f0, 4, 0;
    %load/vec4 v0x55d5cf01e490_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55d5cf01e490_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0x55d5cefcfac0;
T_10 ;
    %vpi_call 2 83 "$readmemb", "CO_P2_test_data1.txt", v0x55d5cf0185f0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d5cf01e650_0, 0, 32;
T_10.0 ;
    %load/vec4 v0x55d5cf01e650_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_10.1, 5;
    %vpi_call 2 85 "$display", "%b", &A<v0x55d5cf0185f0, v0x55d5cf01e650_0 > {0 0 0};
    %load/vec4 v0x55d5cf01e650_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x55d5cf01e650_0, 0, 32;
    %jmp T_10.0;
T_10.1 ;
    %vpi_func 2 87 "$fopen" 32, "CO_P2_result.txt" {0 0 0};
    %store/vec4 v0x55d5cf01e3b0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d5cf01df00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d5cf01e100_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d5cf01e1a0_0, 0, 32;
    %pushi/vec4 25, 0, 32;
    %store/vec4 v0x55d5cf01e2d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d5cf01e570_0, 0, 32;
    %wait E_0x55d5cef7b1b0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d5cf01e100_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d5cf01e730_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d5cf01e650_0, 0, 32;
T_10.2 ;
    %load/vec4 v0x55d5cf01e1a0_0;
    %cmpi/ne 25, 0, 32;
    %jmp/0xz T_10.3, 4;
    %load/vec4 v0x55d5cf01e730_0;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %ix/vec4 4;
    %load/vec4a v0x55d5cf0185f0, 4;
    %store/vec4 v0x55d5cf01e570_0, 0, 32;
    %load/vec4 v0x55d5cf01e730_0;
    %addi 4, 0, 32;
    %store/vec4 v0x55d5cf01e730_0, 0, 32;
    %load/vec4 v0x55d5cf01e570_0;
    %parti/s 6, 26, 6;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 6;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 59, 0, 6;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 6;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 48, 0, 6;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %vpi_call 2 170 "$display", "ERROR: invalid op code!!\012Stop simulation" {0 0 0};
    %delay 10000, 0;
    %vpi_call 2 172 "$stop" {0 0 0};
    %jmp T_10.10;
T_10.4 ;
    %load/vec4 v0x55d5cf01e570_0;
    %parti/s 5, 21, 6;
    %store/vec4 v0x55d5cf01e9b0_0, 0, 5;
    %load/vec4 v0x55d5cf01e570_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0x55d5cf01ea90_0, 0, 5;
    %load/vec4 v0x55d5cf01e570_0;
    %parti/s 5, 11, 5;
    %store/vec4 v0x55d5cf01e810_0, 0, 5;
    %load/vec4 v0x55d5cf01e570_0;
    %parti/s 6, 0, 2;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_10.11, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_10.12, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 6;
    %cmp/u;
    %jmp/1 T_10.13, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 6;
    %cmp/u;
    %jmp/1 T_10.14, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_10.15, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_10.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_10.17, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_10.18, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_10.19, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 6;
    %cmp/u;
    %jmp/1 T_10.20, 6;
    %vpi_call 2 141 "$display", "ERROR: invalid function code!!\012Stop simulation" {0 0 0};
    %delay 10000, 0;
    %vpi_call 2 143 "$stop" {0 0 0};
    %jmp T_10.22;
T_10.11 ;
    %load/vec4 v0x55d5cf01e9b0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x55d5cf01e8f0, 4;
    %load/vec4 v0x55d5cf01ea90_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x55d5cf01e8f0, 4;
    %add;
    %load/vec4 v0x55d5cf01e810_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x55d5cf01e8f0, 4, 0;
    %jmp T_10.22;
T_10.12 ;
    %load/vec4 v0x55d5cf01e9b0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x55d5cf01e8f0, 4;
    %load/vec4 v0x55d5cf01ea90_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x55d5cf01e8f0, 4;
    %sub;
    %load/vec4 v0x55d5cf01e810_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x55d5cf01e8f0, 4, 0;
    %jmp T_10.22;
T_10.13 ;
    %load/vec4 v0x55d5cf01e9b0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x55d5cf01e8f0, 4;
    %load/vec4 v0x55d5cf01ea90_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x55d5cf01e8f0, 4;
    %and;
    %load/vec4 v0x55d5cf01e810_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x55d5cf01e8f0, 4, 0;
    %jmp T_10.22;
T_10.14 ;
    %load/vec4 v0x55d5cf01e9b0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x55d5cf01e8f0, 4;
    %load/vec4 v0x55d5cf01ea90_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x55d5cf01e8f0, 4;
    %or;
    %load/vec4 v0x55d5cf01e810_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x55d5cf01e8f0, 4, 0;
    %jmp T_10.22;
T_10.15 ;
    %load/vec4 v0x55d5cf01e9b0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x55d5cf01e8f0, 4;
    %load/vec4 v0x55d5cf01ea90_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x55d5cf01e8f0, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_10.23, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_10.24, 8;
T_10.23 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_10.24, 8;
 ; End of false expr.
    %blend;
T_10.24;
    %load/vec4 v0x55d5cf01e810_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x55d5cf01e8f0, 4, 0;
    %jmp T_10.22;
T_10.16 ;
    %load/vec4 v0x55d5cf01ea90_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x55d5cf01e8f0, 4;
    %load/vec4 v0x55d5cf01e9b0_0;
    %pad/u 7;
    %ix/vec4 5;
    %load/vec4a v0x55d5cf01e8f0, 5;
    %ix/vec4 4;
    %shiftl 4;
    %load/vec4 v0x55d5cf01e810_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x55d5cf01e8f0, 4, 0;
    %jmp T_10.22;
T_10.17 ;
    %load/vec4 v0x55d5cf01ea90_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x55d5cf01e8f0, 4;
    %load/vec4 v0x55d5cf01e570_0;
    %parti/s 5, 6, 4;
    %ix/vec4 4;
    %shiftl 4;
    %load/vec4 v0x55d5cf01e810_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x55d5cf01e8f0, 4, 0;
    %jmp T_10.22;
T_10.18 ;
    %load/vec4 v0x55d5cf01ea90_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x55d5cf01e8f0, 4;
    %load/vec4 v0x55d5cf01e9b0_0;
    %pad/u 7;
    %ix/vec4 5;
    %load/vec4a v0x55d5cf01e8f0, 5;
    %ix/vec4 4;
    %shiftr 4;
    %load/vec4 v0x55d5cf01e810_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x55d5cf01e8f0, 4, 0;
    %jmp T_10.22;
T_10.19 ;
    %load/vec4 v0x55d5cf01ea90_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x55d5cf01e8f0, 4;
    %load/vec4 v0x55d5cf01e570_0;
    %parti/s 5, 6, 4;
    %ix/vec4 4;
    %shiftr 4;
    %load/vec4 v0x55d5cf01e810_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x55d5cf01e8f0, 4, 0;
    %jmp T_10.22;
T_10.20 ;
    %load/vec4 v0x55d5cf01e9b0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x55d5cf01e8f0, 4;
    %inv;
    %load/vec4 v0x55d5cf01ea90_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x55d5cf01e8f0, 4;
    %inv;
    %and;
    %load/vec4 v0x55d5cf01e810_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x55d5cf01e8f0, 4, 0;
    %jmp T_10.22;
T_10.22 ;
    %pop/vec4 1;
    %jmp T_10.10;
T_10.5 ;
    %load/vec4 v0x55d5cf01e570_0;
    %parti/s 5, 21, 6;
    %store/vec4 v0x55d5cf01e9b0_0, 0, 5;
    %load/vec4 v0x55d5cf01e570_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0x55d5cf01ea90_0, 0, 5;
    %load/vec4 v0x55d5cf01e9b0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x55d5cf01e8f0, 4;
    %load/vec4 v0x55d5cf01e570_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x55d5cf01e570_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x55d5cf01ea90_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x55d5cf01e8f0, 4, 0;
    %jmp T_10.10;
T_10.6 ;
    %load/vec4 v0x55d5cf01e570_0;
    %parti/s 5, 21, 6;
    %store/vec4 v0x55d5cf01e9b0_0, 0, 5;
    %load/vec4 v0x55d5cf01e570_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0x55d5cf01ea90_0, 0, 5;
    %load/vec4 v0x55d5cf01ea90_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x55d5cf01e8f0, 4;
    %load/vec4 v0x55d5cf01e9b0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x55d5cf01e8f0, 4;
    %cmp/e;
    %jmp/0xz  T_10.25, 4;
    %load/vec4 v0x55d5cf01e730_0;
    %load/vec4 v0x55d5cf01e570_0;
    %parti/s 1, 15, 5;
    %replicate 14;
    %load/vec4 v0x55d5cf01e570_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %add;
    %store/vec4 v0x55d5cf01e730_0, 0, 32;
T_10.25 ;
    %jmp T_10.10;
T_10.7 ;
    %load/vec4 v0x55d5cf01e570_0;
    %parti/s 5, 21, 6;
    %store/vec4 v0x55d5cf01e9b0_0, 0, 5;
    %load/vec4 v0x55d5cf01e570_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0x55d5cf01ea90_0, 0, 5;
    %load/vec4 v0x55d5cf01e9b0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x55d5cf01e8f0, 4;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x55d5cf01e570_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %or;
    %load/vec4 v0x55d5cf01ea90_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x55d5cf01e8f0, 4, 0;
    %jmp T_10.10;
T_10.8 ;
    %load/vec4 v0x55d5cf01e570_0;
    %parti/s 5, 21, 6;
    %store/vec4 v0x55d5cf01e9b0_0, 0, 5;
    %load/vec4 v0x55d5cf01e570_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0x55d5cf01ea90_0, 0, 5;
    %load/vec4 v0x55d5cf01e9b0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x55d5cf01e8f0, 4;
    %load/vec4 v0x55d5cf01e570_0;
    %parti/s 16, 0, 2;
    %concati/vec4 0, 0, 16;
    %add;
    %load/vec4 v0x55d5cf01ea90_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x55d5cf01e8f0, 4, 0;
    %jmp T_10.10;
T_10.10 ;
    %pop/vec4 1;
    %vpi_call 2 176 "$display", "the %d th OPcode = %b", v0x55d5cf01e650_0, &PV<v0x55d5cf01e570_0, 26, 6> {0 0 0};
    %wait E_0x55d5cef7b1b0;
    %load/vec4 v0x55d5cf01e570_0;
    %parti/s 6, 26, 6;
    %cmpi/e 59, 0, 6;
    %jmp/0xz  T_10.27, 4;
    %load/vec4 v0x55d5cf019530_0;
    %load/vec4 v0x55d5cf01e730_0;
    %cmp/ne;
    %jmp/0xz  T_10.29, 6;
    %vpi_call 2 184 "$display", "ERROR: BEQ instruction fail" {0 0 0};
    %vpi_call 2 185 "$display", "The correct pc address is %d", v0x55d5cf01e730_0 {0 0 0};
    %vpi_call 2 186 "$display", "Your pc address is %d", v0x55d5cf019530_0 {0 0 0};
    %vpi_call 2 187 "$stop" {0 0 0};
T_10.29 ;
    %jmp T_10.28;
T_10.27 ;
    %load/vec4 v0x55d5cf019530_0;
    %load/vec4 v0x55d5cf01e730_0;
    %cmp/ne;
    %jmp/0xz  T_10.31, 6;
    %vpi_call 2 192 "$display", "ERROR: Your next PC points to wrong address" {0 0 0};
    %vpi_call 2 193 "$display", "The correct pc address is %d", v0x55d5cf01e730_0 {0 0 0};
    %vpi_call 2 194 "$display", "Your pc address is %d", v0x55d5cf019530_0 {0 0 0};
    %vpi_call 2 195 "$stop" {0 0 0};
T_10.31 ;
T_10.28 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d5cf01e490_0, 0, 32;
T_10.33 ;
    %load/vec4 v0x55d5cf01e490_0;
    %cmpi/s 31, 0, 32;
    %jmp/0xz T_10.34, 5;
    %ix/getv/s 4, v0x55d5cf01e490_0;
    %load/vec4a v0x55d5cf01ab90, 4;
    %ix/getv/s 4, v0x55d5cf01e490_0;
    %load/vec4a v0x55d5cf01e8f0, 4;
    %cmp/ne;
    %jmp/0xz  T_10.35, 6;
    %load/vec4 v0x55d5cf01e570_0;
    %parti/s 6, 26, 6;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_10.37, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 6;
    %cmp/u;
    %jmp/1 T_10.38, 6;
    %dup/vec4;
    %pushi/vec4 59, 0, 6;
    %cmp/u;
    %jmp/1 T_10.39, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 6;
    %cmp/u;
    %jmp/1 T_10.40, 6;
    %dup/vec4;
    %pushi/vec4 48, 0, 6;
    %cmp/u;
    %jmp/1 T_10.41, 6;
    %jmp T_10.42;
T_10.37 ;
    %load/vec4 v0x55d5cf01e570_0;
    %parti/s 6, 0, 2;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_10.43, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_10.44, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 6;
    %cmp/u;
    %jmp/1 T_10.45, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 6;
    %cmp/u;
    %jmp/1 T_10.46, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_10.47, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_10.48, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_10.49, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_10.50, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_10.51, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 6;
    %cmp/u;
    %jmp/1 T_10.52, 6;
    %jmp T_10.53;
T_10.43 ;
    %vpi_call 2 207 "$display", "ERROR: ADD instruction fail" {0 0 0};
    %jmp T_10.53;
T_10.44 ;
    %vpi_call 2 210 "$display", "ERROR: SUB instruction fail" {0 0 0};
    %jmp T_10.53;
T_10.45 ;
    %vpi_call 2 213 "$display", "ERROR: AND instruction fail" {0 0 0};
    %jmp T_10.53;
T_10.46 ;
    %vpi_call 2 216 "$display", "ERROR: OR  instruction fail" {0 0 0};
    %jmp T_10.53;
T_10.47 ;
    %vpi_call 2 219 "$display", "ERROR: SLT instruction fail" {0 0 0};
    %jmp T_10.53;
T_10.48 ;
    %vpi_call 2 222 "$display", "ERROR: SLLV instruction fail" {0 0 0};
    %jmp T_10.53;
T_10.49 ;
    %vpi_call 2 225 "$display", "ERROR: SLL  instruction fail" {0 0 0};
    %jmp T_10.53;
T_10.50 ;
    %vpi_call 2 228 "$display", "ERROR: SRLV instruction fail" {0 0 0};
    %jmp T_10.53;
T_10.51 ;
    %vpi_call 2 231 "$display", "ERROR: SRL  instruction fail" {0 0 0};
    %jmp T_10.53;
T_10.52 ;
    %vpi_call 2 234 "$display", "ERROR: NOR  instruction fail" {0 0 0};
    %jmp T_10.53;
T_10.53 ;
    %pop/vec4 1;
    %jmp T_10.42;
T_10.38 ;
    %vpi_call 2 239 "$display", "ERROR: ADDI instruction fail" {0 0 0};
    %jmp T_10.42;
T_10.39 ;
    %vpi_call 2 242 "$display", "ERROR: BEQ  instruction fail" {0 0 0};
    %jmp T_10.42;
T_10.40 ;
    %vpi_call 2 245 "$display", "ERROR: ORI  instruction fail" {0 0 0};
    %jmp T_10.42;
T_10.41 ;
    %vpi_call 2 248 "$display", "ERROR: LUI  instruction fail" {0 0 0};
    %jmp T_10.42;
T_10.42 ;
    %pop/vec4 1;
    %vpi_call 2 251 "$display", "Register %d contains wrong answer", v0x55d5cf01e490_0 {0 0 0};
    %vpi_call 2 252 "$display", "The correct value is %d ", &A<v0x55d5cf01e8f0, v0x55d5cf01e490_0 > {0 0 0};
    %vpi_call 2 253 "$display", "Your wrong value is %d ", &A<v0x55d5cf01ab90, v0x55d5cf01e490_0 > {0 0 0};
    %vpi_call 2 254 "$stop" {0 0 0};
T_10.35 ;
    %load/vec4 v0x55d5cf01e490_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55d5cf01e490_0, 0, 32;
    %jmp T_10.33;
T_10.34 ;
    %load/vec4 v0x55d5cf01e730_0;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %ix/vec4 4;
    %load/vec4a v0x55d5cf0185f0, 4;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.54, 4;
    %pushi/vec4 25, 0, 32;
    %store/vec4 v0x55d5cf01e1a0_0, 0, 32;
    %delay 20000, 0;
    %jmp T_10.55;
T_10.54 ;
    %load/vec4 v0x55d5cf01e1a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55d5cf01e1a0_0, 0, 32;
T_10.55 ;
    %load/vec4 v0x55d5cf01e650_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x55d5cf01e650_0, 0, 32;
    %jmp T_10.2;
T_10.3 ;
    %vpi_call 2 266 "$display", "============================================" {0 0 0};
    %vpi_call 2 267 "$display", "   Congratulation. You pass  TA's pattern   " {0 0 0};
    %vpi_call 2 268 "$display", "============================================" {0 0 0};
    %vpi_call 2 270 "$fdisplay", v0x55d5cf01e3b0_0, "r0=%d, r1=%d, r2=%d, r3=%d, r4=%d, r5=%d, r6=%d, r7=%d, r8=%d, r9=%d, r10=%d, r11=%d, r12=%d, r13=%d, r14=%d ", &A<v0x55d5cf01ab90, 0>, &A<v0x55d5cf01ab90, 1>, &A<v0x55d5cf01ab90, 2>, &A<v0x55d5cf01ab90, 3>, &A<v0x55d5cf01ab90, 4>, &A<v0x55d5cf01ab90, 5>, &A<v0x55d5cf01ab90, 6>, &A<v0x55d5cf01ab90, 7>, &A<v0x55d5cf01ab90, 8>, &A<v0x55d5cf01ab90, 9>, &A<v0x55d5cf01ab90, 10>, &A<v0x55d5cf01ab90, 11>, &A<v0x55d5cf01ab90, 12>, &A<v0x55d5cf01ab90, 13>, &A<v0x55d5cf01ab90, 14> {0 0 0};
    %vpi_call 2 275 "$fclose", v0x55d5cf01e3b0_0 {0 0 0};
    %vpi_call 2 275 "$stop" {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x55d5cefcfac0;
T_11 ;
    %vpi_call 2 279 "$dumpfile", "wwwwww.vcd" {0 0 0};
    %vpi_call 2 280 "$dumpvars" {0 0 0};
    %delay 100000000, 0;
    %vpi_call 2 281 "$finish" {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 16;
    "N/A";
    "<interactive>";
    "myTestBench.v";
    "Simple_Single_CPU.v";
    "ALU_Ctrl.v";
    "ALU.v";
    "Mux2to1.v";
    "Adder.v";
    "Decoder.v";
    "Instr_Memory.v";
    "Program_Counter.v";
    "Mux3to1.v";
    "Reg_File.v";
    "Sign_Extend.v";
    "Zero_Filled.v";
    "Shifter.v";
