.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* WS */
.set WS__0__INTTYPE, CYREG_PICU0_INTTYPE3
.set WS__0__MASK, 0x08
.set WS__0__PC, CYREG_PRT0_PC3
.set WS__0__PORT, 0
.set WS__0__SHIFT, 3
.set WS__AG, CYREG_PRT0_AG
.set WS__AMUX, CYREG_PRT0_AMUX
.set WS__BIE, CYREG_PRT0_BIE
.set WS__BIT_MASK, CYREG_PRT0_BIT_MASK
.set WS__BYP, CYREG_PRT0_BYP
.set WS__CTL, CYREG_PRT0_CTL
.set WS__DM0, CYREG_PRT0_DM0
.set WS__DM1, CYREG_PRT0_DM1
.set WS__DM2, CYREG_PRT0_DM2
.set WS__DR, CYREG_PRT0_DR
.set WS__INP_DIS, CYREG_PRT0_INP_DIS
.set WS__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set WS__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set WS__LCD_EN, CYREG_PRT0_LCD_EN
.set WS__MASK, 0x08
.set WS__PORT, 0
.set WS__PRT, CYREG_PRT0_PRT
.set WS__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set WS__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set WS__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set WS__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set WS__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set WS__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set WS__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set WS__PS, CYREG_PRT0_PS
.set WS__SHIFT, 3
.set WS__SLW, CYREG_PRT0_SLW

/* SCK */
.set SCK__0__INTTYPE, CYREG_PICU0_INTTYPE0
.set SCK__0__MASK, 0x01
.set SCK__0__PC, CYREG_PRT0_PC0
.set SCK__0__PORT, 0
.set SCK__0__SHIFT, 0
.set SCK__AG, CYREG_PRT0_AG
.set SCK__AMUX, CYREG_PRT0_AMUX
.set SCK__BIE, CYREG_PRT0_BIE
.set SCK__BIT_MASK, CYREG_PRT0_BIT_MASK
.set SCK__BYP, CYREG_PRT0_BYP
.set SCK__CTL, CYREG_PRT0_CTL
.set SCK__DM0, CYREG_PRT0_DM0
.set SCK__DM1, CYREG_PRT0_DM1
.set SCK__DM2, CYREG_PRT0_DM2
.set SCK__DR, CYREG_PRT0_DR
.set SCK__INP_DIS, CYREG_PRT0_INP_DIS
.set SCK__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set SCK__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set SCK__LCD_EN, CYREG_PRT0_LCD_EN
.set SCK__MASK, 0x01
.set SCK__PORT, 0
.set SCK__PRT, CYREG_PRT0_PRT
.set SCK__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set SCK__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set SCK__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set SCK__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set SCK__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set SCK__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set SCK__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set SCK__PS, CYREG_PRT0_PS
.set SCK__SHIFT, 0
.set SCK__SLW, CYREG_PRT0_SLW

/* SDO */
.set SDO__0__INTTYPE, CYREG_PICU0_INTTYPE2
.set SDO__0__MASK, 0x04
.set SDO__0__PC, CYREG_PRT0_PC2
.set SDO__0__PORT, 0
.set SDO__0__SHIFT, 2
.set SDO__AG, CYREG_PRT0_AG
.set SDO__AMUX, CYREG_PRT0_AMUX
.set SDO__BIE, CYREG_PRT0_BIE
.set SDO__BIT_MASK, CYREG_PRT0_BIT_MASK
.set SDO__BYP, CYREG_PRT0_BYP
.set SDO__CTL, CYREG_PRT0_CTL
.set SDO__DM0, CYREG_PRT0_DM0
.set SDO__DM1, CYREG_PRT0_DM1
.set SDO__DM2, CYREG_PRT0_DM2
.set SDO__DR, CYREG_PRT0_DR
.set SDO__INP_DIS, CYREG_PRT0_INP_DIS
.set SDO__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set SDO__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set SDO__LCD_EN, CYREG_PRT0_LCD_EN
.set SDO__MASK, 0x04
.set SDO__PORT, 0
.set SDO__PRT, CYREG_PRT0_PRT
.set SDO__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set SDO__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set SDO__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set SDO__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set SDO__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set SDO__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set SDO__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set SDO__PS, CYREG_PRT0_PS
.set SDO__SHIFT, 2
.set SDO__SLW, CYREG_PRT0_SLW

/* SW1 */
.set SW1__0__INTTYPE, CYREG_PICU1_INTTYPE7
.set SW1__0__MASK, 0x80
.set SW1__0__PC, CYREG_PRT1_PC7
.set SW1__0__PORT, 1
.set SW1__0__SHIFT, 7
.set SW1__AG, CYREG_PRT1_AG
.set SW1__AMUX, CYREG_PRT1_AMUX
.set SW1__BIE, CYREG_PRT1_BIE
.set SW1__BIT_MASK, CYREG_PRT1_BIT_MASK
.set SW1__BYP, CYREG_PRT1_BYP
.set SW1__CTL, CYREG_PRT1_CTL
.set SW1__DM0, CYREG_PRT1_DM0
.set SW1__DM1, CYREG_PRT1_DM1
.set SW1__DM2, CYREG_PRT1_DM2
.set SW1__DR, CYREG_PRT1_DR
.set SW1__INP_DIS, CYREG_PRT1_INP_DIS
.set SW1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set SW1__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set SW1__LCD_EN, CYREG_PRT1_LCD_EN
.set SW1__MASK, 0x80
.set SW1__PORT, 1
.set SW1__PRT, CYREG_PRT1_PRT
.set SW1__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set SW1__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set SW1__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set SW1__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set SW1__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set SW1__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set SW1__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set SW1__PS, CYREG_PRT1_PS
.set SW1__SHIFT, 7
.set SW1__SLW, CYREG_PRT1_SLW

/* I2S_1_bI2S */
.set I2S_1_bI2S_BitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set I2S_1_bI2S_BitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB03_04_CTL
.set I2S_1_bI2S_BitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB03_04_CTL
.set I2S_1_bI2S_BitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB03_04_CTL
.set I2S_1_bI2S_BitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB03_04_CTL
.set I2S_1_bI2S_BitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB03_04_MSK
.set I2S_1_bI2S_BitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB03_04_MSK
.set I2S_1_bI2S_BitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB03_04_MSK
.set I2S_1_bI2S_BitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB03_04_MSK
.set I2S_1_bI2S_BitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set I2S_1_bI2S_BitCounter__CONTROL_REG, CYREG_B0_UDB03_CTL
.set I2S_1_bI2S_BitCounter__CONTROL_ST_REG, CYREG_B0_UDB03_ST_CTL
.set I2S_1_bI2S_BitCounter__COUNT_REG, CYREG_B0_UDB03_CTL
.set I2S_1_bI2S_BitCounter__COUNT_ST_REG, CYREG_B0_UDB03_ST_CTL
.set I2S_1_bI2S_BitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set I2S_1_bI2S_BitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set I2S_1_bI2S_BitCounter__PERIOD_REG, CYREG_B0_UDB03_MSK
.set I2S_1_bI2S_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set I2S_1_bI2S_BitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB03_04_ST
.set I2S_1_bI2S_BitCounter_ST__MASK_REG, CYREG_B0_UDB03_MSK
.set I2S_1_bI2S_BitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set I2S_1_bI2S_BitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set I2S_1_bI2S_BitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set I2S_1_bI2S_BitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB03_ST_CTL
.set I2S_1_bI2S_BitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB03_ST_CTL
.set I2S_1_bI2S_BitCounter_ST__STATUS_REG, CYREG_B0_UDB03_ST
.set I2S_1_bI2S_CtlReg__0__MASK, 0x01
.set I2S_1_bI2S_CtlReg__0__POS, 0
.set I2S_1_bI2S_CtlReg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set I2S_1_bI2S_CtlReg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB02_03_CTL
.set I2S_1_bI2S_CtlReg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB02_03_CTL
.set I2S_1_bI2S_CtlReg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB02_03_CTL
.set I2S_1_bI2S_CtlReg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB02_03_CTL
.set I2S_1_bI2S_CtlReg__16BIT_MASK_MASK_REG, CYREG_B0_UDB02_03_MSK
.set I2S_1_bI2S_CtlReg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB02_03_MSK
.set I2S_1_bI2S_CtlReg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB02_03_MSK
.set I2S_1_bI2S_CtlReg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB02_03_MSK
.set I2S_1_bI2S_CtlReg__2__MASK, 0x04
.set I2S_1_bI2S_CtlReg__2__POS, 2
.set I2S_1_bI2S_CtlReg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set I2S_1_bI2S_CtlReg__CONTROL_REG, CYREG_B0_UDB02_CTL
.set I2S_1_bI2S_CtlReg__CONTROL_ST_REG, CYREG_B0_UDB02_ST_CTL
.set I2S_1_bI2S_CtlReg__COUNT_REG, CYREG_B0_UDB02_CTL
.set I2S_1_bI2S_CtlReg__COUNT_ST_REG, CYREG_B0_UDB02_ST_CTL
.set I2S_1_bI2S_CtlReg__MASK, 0x05
.set I2S_1_bI2S_CtlReg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set I2S_1_bI2S_CtlReg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set I2S_1_bI2S_CtlReg__PERIOD_REG, CYREG_B0_UDB02_MSK
.set I2S_1_bI2S_Tx_CH_0__dpTx_u0__16BIT_A0_REG, CYREG_B0_UDB02_03_A0
.set I2S_1_bI2S_Tx_CH_0__dpTx_u0__16BIT_A1_REG, CYREG_B0_UDB02_03_A1
.set I2S_1_bI2S_Tx_CH_0__dpTx_u0__16BIT_D0_REG, CYREG_B0_UDB02_03_D0
.set I2S_1_bI2S_Tx_CH_0__dpTx_u0__16BIT_D1_REG, CYREG_B0_UDB02_03_D1
.set I2S_1_bI2S_Tx_CH_0__dpTx_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set I2S_1_bI2S_Tx_CH_0__dpTx_u0__16BIT_F0_REG, CYREG_B0_UDB02_03_F0
.set I2S_1_bI2S_Tx_CH_0__dpTx_u0__16BIT_F1_REG, CYREG_B0_UDB02_03_F1
.set I2S_1_bI2S_Tx_CH_0__dpTx_u0__A0_A1_REG, CYREG_B0_UDB02_A0_A1
.set I2S_1_bI2S_Tx_CH_0__dpTx_u0__A0_REG, CYREG_B0_UDB02_A0
.set I2S_1_bI2S_Tx_CH_0__dpTx_u0__A1_REG, CYREG_B0_UDB02_A1
.set I2S_1_bI2S_Tx_CH_0__dpTx_u0__D0_D1_REG, CYREG_B0_UDB02_D0_D1
.set I2S_1_bI2S_Tx_CH_0__dpTx_u0__D0_REG, CYREG_B0_UDB02_D0
.set I2S_1_bI2S_Tx_CH_0__dpTx_u0__D1_REG, CYREG_B0_UDB02_D1
.set I2S_1_bI2S_Tx_CH_0__dpTx_u0__DP_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set I2S_1_bI2S_Tx_CH_0__dpTx_u0__F0_F1_REG, CYREG_B0_UDB02_F0_F1
.set I2S_1_bI2S_Tx_CH_0__dpTx_u0__F0_REG, CYREG_B0_UDB02_F0
.set I2S_1_bI2S_Tx_CH_0__dpTx_u0__F1_REG, CYREG_B0_UDB02_F1
.set I2S_1_bI2S_Tx_CH_0__dpTx_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set I2S_1_bI2S_Tx_CH_0__dpTx_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set I2S_1_bI2S_Tx_STS_0__Sts__0__MASK, 0x01
.set I2S_1_bI2S_Tx_STS_0__Sts__0__POS, 0
.set I2S_1_bI2S_Tx_STS_0__Sts__1__MASK, 0x02
.set I2S_1_bI2S_Tx_STS_0__Sts__1__POS, 1
.set I2S_1_bI2S_Tx_STS_0__Sts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set I2S_1_bI2S_Tx_STS_0__Sts__16BIT_STATUS_REG, CYREG_B0_UDB02_03_ST
.set I2S_1_bI2S_Tx_STS_0__Sts__MASK, 0x03
.set I2S_1_bI2S_Tx_STS_0__Sts__MASK_REG, CYREG_B0_UDB02_MSK
.set I2S_1_bI2S_Tx_STS_0__Sts__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set I2S_1_bI2S_Tx_STS_0__Sts__PER_ST_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set I2S_1_bI2S_Tx_STS_0__Sts__STATUS_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set I2S_1_bI2S_Tx_STS_0__Sts__STATUS_CNT_REG, CYREG_B0_UDB02_ST_CTL
.set I2S_1_bI2S_Tx_STS_0__Sts__STATUS_CONTROL_REG, CYREG_B0_UDB02_ST_CTL
.set I2S_1_bI2S_Tx_STS_0__Sts__STATUS_REG, CYREG_B0_UDB02_ST

/* TxDMA */
.set TxDMA__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set TxDMA__DRQ_NUMBER, 0
.set TxDMA__NUMBEROF_TDS, 0
.set TxDMA__PRIORITY, 2
.set TxDMA__TERMIN_EN, 0
.set TxDMA__TERMIN_SEL, 0
.set TxDMA__TERMOUT0_EN, 0
.set TxDMA__TERMOUT0_SEL, 0
.set TxDMA__TERMOUT1_EN, 0
.set TxDMA__TERMOUT1_SEL, 0

/* clock */
.set clock__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set clock__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set clock__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set clock__CFG2_SRC_SEL_MASK, 0x07
.set clock__INDEX, 0x00
.set clock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set clock__PM_ACT_MSK, 0x01
.set clock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set clock__PM_STBY_MSK, 0x01

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PANTHER, 19
.set CYDEV_CHIP_DIE_PSOC4A, 11
.set CYDEV_CHIP_DIE_PSOC5LP, 18
.set CYDEV_CHIP_DIE_TMA4, 2
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E123069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 11
.set CYDEV_CHIP_MEMBER_4C, 16
.set CYDEV_CHIP_MEMBER_4D, 7
.set CYDEV_CHIP_MEMBER_4E, 4
.set CYDEV_CHIP_MEMBER_4F, 12
.set CYDEV_CHIP_MEMBER_4G, 2
.set CYDEV_CHIP_MEMBER_4H, 10
.set CYDEV_CHIP_MEMBER_4I, 15
.set CYDEV_CHIP_MEMBER_4J, 8
.set CYDEV_CHIP_MEMBER_4K, 9
.set CYDEV_CHIP_MEMBER_4L, 14
.set CYDEV_CHIP_MEMBER_4M, 13
.set CYDEV_CHIP_MEMBER_4N, 6
.set CYDEV_CHIP_MEMBER_4O, 5
.set CYDEV_CHIP_MEMBER_4U, 3
.set CYDEV_CHIP_MEMBER_5A, 18
.set CYDEV_CHIP_MEMBER_5B, 17
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4C_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 0
.set CYDEV_CONFIGURATION_DMA, 1
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_DMA
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 0
.set CYDEV_INTR_RISING, 0x00000000
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000001
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
