.comment from next-pnr
.device 1k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000000010
000001010000000000
000000000000000000
000000000000000001
000000000001000001
000000000011010000
001100000000000000
000000000000001000
000000000000000000
000100000000000000
000000000000001100
000011010000001100
000001010000000000
000000001000000000
000000000000000000
000000000000000000

.io_tile 5 0
000001111000000010
000100000000000000
000000000000000000
000000000000000001
000000111011110001
000000000011110000
001100000000000000
000011010000000000
000000000000000000
000100000000000000
000000000010001110
000000000011011000
000000000000000000
000000000000000001
000000110000000001
000011010000000000

.io_tile 6 0
000000000000000010
000100000000000000
000010000000000000
000001010000010001
000000111001010101
000000000011111000
001110111000000000
000010110000000000
000000000000000000
011011010000000000
000010000000011110
001001010011111000
000000000000000000
000000000000000001
000000000000000001
000000000000000000

.io_tile 7 0
000000000000000010
000000000000000000
000000000001100000
000000000000000001
000001111011110101
000000000011010100
001100000000000000
000000000000001000
000000000000000000
000100000000000000
000010000000000100
000000110000001100
000001010000000000
000000001000000000
000010000000000000
000001010000000000

.io_tile 8 0
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000011100001
000000000011110000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000001111000000100
000010110000001100
000000000000000000
000000000000011001
000000000000000000
000011010000000000

.io_tile 10 0
000000000000100000
000100000000000000
000010000000000000
000001010000000001
000000000000000000
000000000000000000
001101010000000000
000000001000000000
000000000000000000
000000000000000000
000010000000010110
000000110011111100
000000000000000000
000000000000000001
000000000000000001
000000000000000000

.io_tile 11 0
000000000000000010
000100000000000000
000001111000000000
000000000000000001
000000000000100001
000000000011110000
001000000000001000
000000000000000000
000000000000000000
010100000000000001
000001110000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 12 0
000000000000000000
010100000000000000
000000000000000000
100000000000000001
000000000000000000
000000000000000000
001000000000000000
000000000000000000
100000000000000000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 0 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 1
000000000000000000000000001111100001111001110000000001
000000000000000000000000000001001101010000100000000000
111000000000000000000000010000000000000000000000000000
000000000000001001000010000000000000000000000000000000
010000000000000000000000001000001010101000000100000000
100000000000000000000010011001010000010100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000001010101000000100000100
000000000000000000000010001011010000010100000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000001101000000101001010100000000
000000000000000000000000001011100000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000

.logic_tile 2 1
000000000000000001000000000101001110111001000000000000
000000000000000000100010000000111101111001000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000111100000010000000000000000000000000000
000000000000000000100010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001011000010010000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000001000000000000000000001001000000100000010000000001
000000000000001101000011101001001010110110110000000000
000000000000000000000000000001001100101000000000000000
000000001110000000000000000111100000111110100000000000

.ramb_tile 3 1
000000000000100000000000001000000000000000
000000000110000000000011110011001001000000
111000000000000111000000001101100001000001
000000000000001111000000000101101000000000
110000000010000011100000000000000000000000
110000000000000000000011100101000000000000
000000001100001111100110100000000000000000
000000000000001111000000001101000000000000
000000000000000000000011101000000000000000
000000000000000000000010110001000000000000
000000000000001000000000001011000000000010
000000000000001011000000000111100000000000
000000000000000000000111101000000000000000
000000000000000000000000001111000000000000
010000000000000000000111000000000000000000
110000000000000111000100001011000000000000

.logic_tile 4 1
100000000000000101000000000000000000000000100100000000
000000000000000000100000000000001011000000000000000100
111000000000000101000010100000000001000000100100000000
000000000000000000100110110000001001000000000001000000
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000001100000000000000100000000
000000000000000000000000000000100000000001000000000001
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000100110000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000001100000000000000110000000
000000000000000000000000000000000000000001000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.logic_tile 5 1
100000000000000000000000000000000000000000000000000000
000000000000000000000000001111000000000010000000000000
111000000000000000000000000111100001010000100000000001
000000000000001011000000001011101110000110000000000000
010000000001000000000111100000000000000000000000000000
110000000000100000000100000000000000000000000000000000
000000001110000000000000000000011100000100000100000000
000000000000000000000000000000010000000000000000000100
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010101100000000000000000000000000000000000
000000000000100000000010100000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000110100000000000000000000000000000
010000000000100000000111000001100001010110100010000000
000000000001010101000000001111001100011111100000000000

.logic_tile 6 1
100000000000001001000000001101000000000000000000000001
000000000000001011100010101001000000111111110000000000
001000000000000000000110011000000000100000010000000000
001000100000000111000011101011001111010000100000000000
000000000001001111000000000101011000010000000100000000
000000000000001111000010100000111101010000000000000000
000000000000000001000000001101011001000011000000000000
000000000000000000000011101111001011110000000000000000
000000000001000111100010100000000000000000000000000000
000000001010000000000010010000000000000000000000000000
000000000000000001100011100000001001010110110110000000
000000000000000000000110101011011100101001110000000000
000000000000001000000111001011001110110110100000000001
000000000000000001000010001011001111111000100000000000
000000000000000000000000000101100000001001000100000100
000000000000000000000010010001001011000000000000000000

.logic_tile 7 1
100000000001010000000000000011011100101010100000000000
000000000001010000000000000000000000101010100000000001
111100000000001000000000010011011110101010100000000000
000000000000001001000011110000100000101010100000000001
000100000001010000000110111011011110100000000000000000
000000000000000000000011101001111011000000000000000000
000010100000000000000000000111100000000000000100000000
000001000000000000000000000000100000000001000001000000
000000000000000101100111100000000000000000000000000000
000000000110000000000010100000000000000000000000000000
000000000000000101000000000111000000000000000110000000
000000001100000000000000000000100000000001000000000000
000000000000000000000010100101000000000000000100000001
000000000000000011000000000000100000000001000000000000
000000000000000001000010110000011000101000000010000010
000000000000000000000011000111000000010100000010000000

.logic_tile 8 1
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000000000101000000000011011010001100111010000000
000000000000100000100010110000100000110011000000100000
000000000000000000000000000011101000001100111010000000
000000000000000000000000000000000000110011000000100000
000000000000000101000000000001101000001100111000000000
000000000000000000100000000000100000110011000001000100
000000000000000000000000010000001001001100111000000000
000000000000000000000010100000001101110011000001000101
000000001100000101100110110111101000001100111000000001
000010100000000000000010100000100000110011000000000101
000000000010001000000000000111001000001100111000000001
000000000000000101000000000000000000110011000000000000
000001000000000000000010000000001001001100111000000000
000010100000000000000100000000001101110011000000000000

.logic_tile 9 1
000000000000101101100000001000000000000000000100000000
000000000000001001000011111001000000000010000000000000
111000000000001101100110110001100001011001100100000000
100000000000000101000010100000101000011001100001000000
010000000000000000000000010001000000000000000100000000
010000000000000000000010100000000000000001000000000100
000000000000001000000000000000000000000000100100000000
000000000000001101000000000000001110000000000000000000
000000000000000000000000000000011010110000000000000001
000000000000000000000000000000001000110000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001011000000000000000000
000001000000000000000000000000000001000000100100000000
000010000000001101000000000000001000000000000000000000
010000000000100000000000000000000001000000100100000000
000000000001000000000000000000001001000000000000000000

.ramb_tile 10 1
000000000001010000000000000000000000000000
000000010000000000000000000000000000000000
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000

.logic_tile 11 1
100000000000000000000000000001100000010110100100000000
000000000000000000000000000000000000010110100000000000
101000000000000011100000000000000000000000000000000000
101000000000000000100000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 12 1
000000000000000000000000000000000000000000100000000000
000000000000000101000011100000001000000000000000000000
001000000000000000000000000000000000000000000000000000
001000000000000111000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000111000000000000011110000100000100000000
010000000000000000000000000000000000000000000000000100

.io_tile 13 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 2
000000000000001000000000011011100000101001010100000000
000000000000000001000011101101100000000000000000000000
111000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
010000000000000000000000001111000001111001110000000000
100000000000000000000000000111001011100000010000000001
000000000000000000000110000001100001100000010100000000
000000000000000000000000000000101101100000010000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000011100101000000100000000
000000000000000101000000000001010000010100000000000000
110000000000000111000000000001000001100000010100000000
000000000000000000100000000000101101100000010000000000

.logic_tile 2 2
000000000000000000000000000011111000111000100000000000
000000000000000000000000000000101101111000100000000000
111010100000000101000010110000000000000000000000000000
000000000000000000100110100000000000000000000000000000
010000000000000000000000001001111100101001010000000000
000000000000000000000000001001110000101010100000000000
000000000000000001100000001011000000101001010100000000
000000000000000000000010111001000000000000000000000100
000000000000001000000000001101111100101001010000000000
000000000000001011000010110011110000101010100010000000
000000000000001000000010000000001101110000000100000000
000000000000001001000000000000001011110000000000000100
000000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
010000000000000000000000001000011010111000100000000001
100000000000000000000000001011001110110100010000000000

.ramt_tile 3 2
000000010000000000000010001000000000000000
000000000000000000000000000001001010000000
111000010000000000010010000011000001000001
100000000000001001000100001001001110000000
110000000000000001000000000000000000000000
110000000000000000100000000111000000000000
000000000000100111100010000000000000000000
000000000001010000100010000011000000000000
000000000000011001000000001000000000000000
000000001010011001000000001101000000000000
000000000000000000000000001101100000000000
000000000000000111000000001001000000100000
000001000000000001000111001000000000000000
000000000000000000100100001111000000000000
110000000000000000000010001000000000000000
010000000000000001000100001101000000000000

.logic_tile 4 2
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
111000000000000000000000000101100000011001100100000000
100000000000000000000000000000101011011001100000000000
110000000000000111100000000000000000000000000000000000
010000000000000000000011110000000000000000000000000000
000000000000000001000011100000000000000000000100000000
000000000000000000000110000001000000000010000000000000
000010000000000000000000000000000000000000000000000000
000000001010000000010011100000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001101000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000101000000000010000000000000
010000000000000000000000000101100000000000000100000000
000000000000000000000000000000000000000001000000000000

.logic_tile 5 2
100000000000000000000000000000000000000000100100000000
000000000000000000000000000000001101000000000010000001
111010000000000001100000000000011110000100000100000000
000001001110000000000000000000000000000000000010000100
110000000000000000000000000000011100000100000100000000
110000000000100000000000000000010000000000000000000100
000000000000000000000000010000000000000000000100000000
000000000000000000000011111011000000000010000000000101
000000100000000000000110110101100000000000000100000000
000000000000000000000010100000100000000001000000000000
000000000000001000000110100000000001001111000100000000
000000000000000101000000000000001000001111000010000000
000000000000000101100011100000000000000000000100000100
000000000000000000000100000111000000000010000000000010
010000000000000101100000000011100000000000000100000000
000000000000000000000000000000000000000001000010000100

.logic_tile 6 2
000001001100000000000110100001100000000000001000000000
000010100000000000000000000000000000000000000000001000
000000000000000101100110100000011011001100111010000000
000000000000000000000000000000001011110011000000000000
000010000000001101100000010101001000001100111000000000
000000000010000101000010100000000000110011000000000100
000000000000000101100000010000001000001100111000000000
000000001110000000000010100000001001110011000000000001
000000000000000000000000000001101000001100111000000000
000000000000000000000000000000100000110011000000000001
000000000000000000000000000101001000001100111000000001
000000000000000000000000000000000000110011000000000000
000000000001000000000110000000001000001100111000000001
000001000000000000000100000000001111110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001011110011000000000001

.logic_tile 7 2
000001000100001000000000000101000000001111000000000000
000010000000000111000010101101101000110000110000000000
111000000000001000000110010001011110101000010100000000
100000000000000111000110011111111100110100010000100101
000000000000000000000110110000000000000000000000000000
000000000000001111000010100000000000000000000000000000
000001100100000111100110101011011001000000000000000000
000010100000000111000000001011101110010010100000000000
000000000000001001100000010011111010100000100000000001
000000001011000001100010010000001100100000100000000000
000000000000000101000110100111100000000000000100000010
000000000000000000100100000000000000000001000000000100
000000000000000000000000001001100000000000000000000000
000000000000001101000010101001100000111111110001000000
010000000000000001000010000101111010010010000000000001
000000000000001101100000000111011010000100100000000000

.logic_tile 8 2
000000000000001000000110000001001000001100111000000000
000000000000000001000110100000100000110011000000010000
111000000000000001100000000000001001001100110000000000
100000000000010000000000000000001010110011000001000000
110000000000000000000010100000000000011001100000000000
110000000000000000000000001001001011100110010001000000
000000000000001000000010100000000000000000000100000000
000001000000000111000000000111000000000010000000000000
000000000001010000000000001000000000011001100000000000
000000000000000000000000001101001000100110010001000000
000000000100000101000000000000000001001111000100000000
000000001100000000000000000000001000001111000000000001
000000000000001000000010000000000000000000100100000000
000000000000001001000000000000001011000000000000000000
010000000000100000000000001000000000000000000100000000
000000000001000000000000000011000000000010000000000000

.logic_tile 9 2
000000000000000000000010100101000000000000001000000000
000000000000000101000010100000100000000000000000001000
000000100000000000000010110101101000001100111010000000
000000000000000000000010100000010000110011000000000001
000000000000000000000000000000001001001100111000000000
000000000000000000000010100000001001110011000000000000
000000000000000101000000000000001001001100111000000000
000000000000000000000010100000001011110011000000000000
000010000000000000000000000111001000001100111000000000
000000000000000000000000000000100000110011000000000100
000000000000000000000000000001001000001100111000000001
000000000010000000000000000000000000110011000000000000
000000000000000000000000010001101000001100111000000000
000000000000000000000011010000100000110011000001000000
000000000000000000000000000000001000001100111000000000
000000001000000000000000000000001001110011000001000000

.ramt_tile 10 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 2
000000000100001011100000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
110001000000000111000011100000000000000000100100000000
110000000000000000100100000000001010000000000000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000100100000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000000000000000000000100000001
000000000000000000000000000001000000000010000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 2
000000000000000000000000000111000000000000000100000000
000000000000000000000000000000000000000001000001000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 3
000000000000000000000000010000001010101000000100000000
000000000000000111000010000001010000010100000000000000
111000000000000000000000000111101101101000110000000001
000000000000000000000000000000111110101000110000000000
010000000000000000000010100000001010101000000100000000
100000000000000000000010001101010000010100000000000000
000000000000000000000000000001000000101001010100000000
000000000000000000000000001101100000000000000000100000
000010100000001000000000010101000000101001010100000000
000000000000000001000011100011100000000000000000000000
000000000000000000000000000000000001100000010100000100
000000000000000000000000001101001110010000100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000001000000010000000000000000000000000000000
000000000000000001000000000000000000000000000000000000

.logic_tile 2 3
000000000000010001100010101000000000100000010100000000
000000000000000000000000000101001100010000100000000000
111000000000000000000000000101101110101000000100000000
000000000000000000000000000000000000101000000000100000
010100000000001111000000000000000001100000010100100001
000000000000000001000000000101001010010000100000000000
000000000000000111000011100101111010101000000100000000
000000000000000000000000000000010000101000000000000100
000000000000000000000000001000001010101000000100000000
000000000000000111000000000101000000010100000000100000
000000000000001000000000000000011010101000000100000010
000000000000000001000000001001000000010100000000000000
000000000000000001000000000001000001100000010100000000
000000000000000000000000000000001010100000010000000000
010000000000000000000000000101111100101000000100000000
100000000000000000000000000000000000101000000000000000

.ramb_tile 3 3
010000000000000000000011111000000000000000
001000000000000000000011110001001101000000
111000000000001000000000000111100001000000
000000000000001011000000001011101100100000
010000000000000000000000001000000000000000
011000000000000000000000000111000000000000
000000000000010111100111000000000000000000
001000000000000111100100000011000000000000
000000000000001111000011110000000000000000
001000000000001001000011001111000000000000
000000000000000111000000001011000000000000
001000000000000000000000000101000000100000
000000000000000000000111001000000000000000
001000000100000000000100001101000000000000
010000001100000011100010100000000000000000
111000000000000000000100001001000000000000

.logic_tile 4 3
100000000000000000000000000001100000000000000100000000
000000000000000000000000000000000000000001000010000000
111000000001000111000000000000000000000000000000000000
000000000000100000100000000000000000000000000000000000
000000000000001000000000010000011100000100000110000000
000000000000001011000010010000010000000000000000000000
000010000000000000000000000000000000000000100100000000
000000000000000000000000000000001010000000000010000010
000000000000000011100000010101000001110000110000000000
000000000000000000100010001011101101001111000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000001100000100000100000000
000000000000000000000000000000000000000000000000000011
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 3
000000000000000000000000000000000000000000000100000000
000000000000000000000000000111000000000010000010000000
111000000000000000000000000111100000000000000110000000
100000000000000101000000000000000000000001000010000010
000000000000100000000000000000011110000100000100000000
000010000000000000000000000000010000000000000010000000
000000000000000000000000000000000000000000000101000000
000000000000000000000000001011000000000010000000000000
000000000000000000000010100000000000000000100100000000
000000000000000000000010100000001101000000000010000000
000000000000000000000010101000000000000000000100000000
000000000000000101000000001011000000000010000000000000
000010100000000101000000001000000000000000000110000000
000000000000000000000000000011000000000010000000000000
000000000000000001100000000001100000000000000100000000
000000000000000000000010100000000000000001000000000010

.logic_tile 6 3
100001000000000000000000000101101000001100111000000000
000000100000000000000000000000000000110011000000010010
011000000000000000000000001000001000001100110010000000
100000000000000000000011101111000000110011000000000000
110000000000000000000000000011100000000000000100000000
110000000000000000000000000000100000000001000000000000
000000000000000000000010100000000000000000100100000000
000000000000000001000010100000001111000000000000000000
000000000000000000000000000000000001000110000000000000
000000001010000000000010101011001001001001000000000000
000000001110100000000111100101100001011001100000000000
000000000000010000000010010000101011011001100000000000
000000000000000000000010001000000000000000000100000100
000000000000000000000010001111000000000010000000000000
010010100000000000000111110000011100000100000100000100
000001000000000000000111000000010000000000000000000000

.logic_tile 7 3
000000000000000001100000000011100001011001100000000000
000000000000000000100011010000001100011001100000000000
111000000000000101000000001011100000010000100000000000
100000000000000000100000001011101010001001000000000000
000000000000100101000000001000000001100000010000000000
000000000111000001000000000111001111010000100010000000
000010100000000000010000000000000000000000100100000000
000000000000000000000010000000001110000000000000100000
000000000110000000000111100000000000000000100100000000
000001000000001101000100000000001001000000000010000000
000000000000001001100010100000001011100100000000000000
000000000000001001100010000001001111011000000000000000
000010000000000001000110000101111000001100000000000000
000011000100001111000100000111101100000000000010000000
000010100000000101000010000111011100100000100000000000
000000000000000000100010100000101101100000100000000000

.logic_tile 8 3
000000000000001101100111011001001011010010000000000000
000000000000000001000111110101011001000100100000000000
111000000000001111000011111011101111110011000000000000
100000000000000101000110001001111110100001000000000000
000000000000001011100110111101001000100000000000000000
000000000000001111100011001101011000000000000000000000
000000000000100001000110001000000000000000000100000000
000000000000000101000011111101000000000010000000000001
000010101000001000000011101011001110001000010000000000
000001000000001111000000001111101100100001000000000000
000000000000000101100010111101001111110000000000000000
000000001110000000000110010001001101000000000000100000
000000000000000001100110100000000000000000000100000000
000000000000001111000000001001000000000010000000000000
000000000000000000000010001101011001110011000000000000
000000000000001001000100000101101100000000000000000000

.logic_tile 9 3
100000000000000000000010100000001000001100110000000000
000000000000000000000010100000001110110011000000010000
111000100000000111000000000001111101101000010100000000
000000000010000111100010111111101110110100011000000100
000000000000101111000111000001100001011001100000000000
000000100000010001000010110000001010011001100000000001
000000000000000101000010100000000000011001100000000000
000000001000000101000000000011001110100110010001000000
000010100000001001100000000101101000100101100000000000
000000000000000111100000000000011100100101100000000000
000000000000010000000000000101001010010101010000000000
000000001100101111000000000000010000010101010000000000
000000000001011111100000001111101011001010000000000001
000000000000011001000010000001101011100000100000000000
010000000000001000000010100001011110000010010010000000
000000000000000111000110111001111011100100000000000000

.ramb_tile 10 3
010000000000000000000000000000000001000000
001000000000000000000010001111001010000000
111000000000000000000000010111100000000000
000000000000001111000011100111101010010000
110000000010000000000000000000000000000000
011000000000001011000000001001000000000000
000000000000100001000011101000000000000000
001000000001010000100000000111000000000000
000000000000000000000000001000000000000000
001000000000000000000011100011000000000000
000000000000001001000010001001100000001000
001000000000000011000000000011100000000000
000000000000001000000011001000000000000000
001010000000000011000000001101000000000000
010000000000000000000011101000000000000000
011000000000000011000000001011000000000000

.logic_tile 11 3
000000000000000000000000001000000000000000000100000000
000000000000001101000000000001000000000010000001100001
111000000000000000000000000000000000000000000000000000
100000000000000101000000000000000000000000000000000000
110000000000000000000000000000000000000000000100000000
110000000000000000000000000001000000000010000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 3
000000000000000000000000000000000001000000001000000000
000000000000000111000000000000001011000000000000001000
001000000000001000000000000000000001000000001000000000
001000000000001011000000000000001110000000000000000000
000000000000000000000000000000001000001100110100000000
000000000000000000000000000000001101110011000000000000
000000000000000000000110000001100001010000100000000000
000000000000001101000000000000001010010000100000000000
000000000000000000000000010111100001001100110100000000
000000000000000000000010000000001011110011000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000001000000000000101100000010110100100000000
010000000000000001000000000000100000010110100000000000

.io_tile 13 3
000001111000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 4
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 4
010000000000001101000110000001100000101001010100000000
001000000000000001100000000011000000000000000000000000
111000000000001001100000000001000000101001010000000000
000000000000000001000000000001001011100110010010000000
010000000000000000000000000000000000000000000000000000
001000000000000000000011100000000000000000000000000000
000000000000000000000000000011000000100000010100000000
001000000000000000000000000000001111100000010000000000
000000000000000000000000000001000000101001010100000000
001000000000000001000000000011100000000000000000000000
000000000000000000000110001000001100101000000100000000
001000000110000000000000001011000000010100000010000000
000000000000000000000010000000000000100000010100000000
001000000000000000000110101111001100010000100000000000
010000000000000000000000000011011000101000000100000000
101000000000000000000000000000000000101000000000000000

.logic_tile 2 4
110001000000100000000000000000000000000000100110000000
001010100001000000000000000000001010000000000000000001
111000000000000000000011100000011010000100000101000001
000000000000000000000000000000000000000000000000000000
000000000000000111000010100000011101101100010000000000
001000001010011101000000001101001111011100100000000001
000000000000000111000111010000000000000000000000000000
001000000000000000000111010000000000000000000000000000
000000000000110000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000001100000000000000001000000100101000001
001000000000000000100000000000001001000000000000000000
000000000000000000000111001101000000111001110000000000
001000001000000000000100001111001111100000010000000000
000000000000000000000010001101111110101001010000000000
001000000000000000000100001101110000010101010000000000

.ramt_tile 3 4
000000010001100000000000000000000000000000
000000000101110000000010010011001010000000
111000010000000000000000000101100001000001
100000000000000111000000000101101101000000
010000000000000001000111101000000000000000
110000000010000001000110000011000000000000
000000000000000111100111000000000000000000
000000000000000000000010011101000000000000
000010100010000000000111100000000000000000
000000000000000001000000001001000000000000
000000000000000000000010000101100000000010
000000000000000001000000001011000000000000
000011000001010000000000001000000000000000
000000000000000000000000001111000000000000
010000000000000000000010001000000000000000
010000000000000000000000001101000000000000

.logic_tile 4 4
010011000000011000000010100000000000000000000000000000
001000001010001111000000000000000000000000000000000000
111000000000000000000000010011000000101001010100000000
000000000000000101000011100111100000000000000001000000
010000100000100000000000001000000000011001100000000000
001001000111010000000000001001001000100110010010000000
000000000000000011100111100000011010101000000110000001
001000000000000000100010000111010000010100000000000000
000000000000010000000000000000000000000000000000000000
001000001010010000000011110000000000000000000000000000
000000000000000111000000000011111001000011000000000000
001000000000000000100010001001101011000000110010000000
000000000000101000000000000011111111111001000000000000
001000000000000111000000000000011010111001000000000001
010000000000000000000000000000000000000000000000000000
101000000000000000000010000000000000000000000000000000

.logic_tile 5 4
110000001010000111000111011001000000000000000000000000
001000000000000000100011010001000000111111110000000000
011000000000001000000000000011001000100101100000000000
100000000000001011000000000000011001100101100000000000
110001000010101000000000000000011010000100000100000001
011000000000001111000000000000010000000000000000000000
000000000000000111100000010000000000000000000000000000
001000000000001101100011110000000000000000000000000000
000001000000101000000000000101100000010110100010000000
001010100000001001000010100000000000010110100000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000001010000000000000000101000000000000000100000000
001000000000000000000000000000000000000001000000000100
010000000000100000000000000000011010000100000100000000
001000001001010000000000000000000000000000000000000001

.logic_tile 6 4
110000001100101101100000000000000000011001100000000000
001000000001001001000000001101001000100110010000000000
111000000000000101000000000111100000011001100100000000
000000000000000000000000000000101010011001100000000000
110000000000000011100111100000011100010101010100000000
011000000000000101100111000111010000101010100000000000
000000000000001000000111000001000000000000000100000000
001000000000001011000100000000000000000001000000000000
000000000000000000000000000000000001000000100100000000
001010000000000000000010100000001100000000000000000000
000001000000000000000010000101011010010010000000000000
001000100000001111000000000001011011001000010000000000
000000000000000001000000000011111010010101010100000000
001000000000010000000000000000100000010101010000000000
010000000000000000000010000000000001000000100100000000
001000000000000000000000000000001000000000000000000000

.logic_tile 7 4
110011000100000000000110000011000000000000000000000000
001011000000000000000000000000100000000001000000000000
101000000000011000000010111111101111100000000010000000
101000000000000111000011011111011010000000000000000000
000000000000000000000111101000011101100000000100000000
001000000000000000000111100001011111010000000000100000
000001000000101101000000000011000000011001100000000001
001000000000001001000000000000001100011001100000000000
000000000000101001100110000011001110100100000000000000
001000001100001001100111100000001011100100000000000000
000000000000001000000010000011011101001100000000000000
001000001100000001000000001001101001000000000000000000
000000000000000011000010110111000000000000000000000000
001000000000001101000110010000100000000001000000000000
000000000000000101000011100101111001001000010000000000
001000000100001001100010001101011110100001000000000000

.logic_tile 8 4
010000001110100000000000000011111011110011000000000000
001000000000000000000000001101001001000000000000000000
111000000000000001000000001101011111010000010000000000
100000000000000000100011010001001101000101000000100000
000000000000000001000010100111100000000000000100000000
001000001100000000000100000000000000000001000000000100
000000000000010000000000000000001100000100000100000000
001000000000100111000000000000010000000000000000000000
000000001110000000000110000000001110000100000100000000
001000000001010000000010100000010000000000000000100000
000000000000000111100111000111100000000000000100000000
001000000000001001100000000000100000000001000000000100
000001000000100000000000000000001100000100000100000000
001000001101000000000011110000010000000000000000000000
000000000000000101000010100011100000000000000100000000
001000000000000101000000000000000000000001000000100000

.logic_tile 9 4
010000000110001000000000000000000000000000000000000000
001000000000000011000011100000000000000000000000000000
111000000000001000000000010000000000000000000000000000
100000000000000111000011000000000000000000000000000000
010000001000001000000010010000001100001100110000000000
011000100000000101000011110000011110001100110000000000
000000000000000011100000011001001011010010000000000000
001000000000000101100011110101011111001000010000100000
000000000000100000000010000111011011010011100000000000
001000000000010000000000000000011010010011100000000001
000000000000000000000000000001100000000000000100000000
001000000000000000000000000000100000000001000000100000
000010100000000011100000001101001010101000000000000000
001000000000001001000000000001100000000000000000000000
010000000000000000000000010000000000000000000000000000
001000000000000000000010010000000000000000000000000000

.ramt_tile 10 4
000000010000000000000000000000000000000000
000000000000000000000000001011001010000000
111000010000011111100000000011100001000000
100000000000100111100011100111101100000100
010000000000000111100111101000000000000000
110000000000000000100000000011000000000000
000000000000000111000000011000000000000000
000000000000001001000011101101000000000000
000000000000000000000000000000000000000000
000000001100000000000011110111000000000000
000000000000001001000000001001100000100000
000000000000000111000010000001000000000000
000000000000001111100000001000000000000000
000000001011000111000000001001000000000000
010000000000000000000000001000000000000000
110000001100000000000000000101000000000000

.logic_tile 11 4
010010000001010101000010100001000000000000000100000000
001001000000100000100110110000100000000001000000000000
101000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
010000000000000001000110000000000000000000000100000000
111000000000000000000100001001000000000010000000000100
000000000000000101000000000101100000000000000100000000
001000000000001101100000000000000000000001000000000000
000000000000000000000000000001000000000000000100000001
001000000000000000000000000000000000000001000000000000
000000000001000000000000000000000000000000000000000000
001000000000100000000000000000000000000000000000000000
000000000000000001000000000000011010000100000100000000
001000000000000000000000000000000000000000000000000001
000000000000000000000000000000001010000011110000000100
001000000000000000000000000000000000000011110000000000

.logic_tile 12 4
010000000000000000000110100000000000000000000000000000
001000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000100100000000
100000000000000000000000000000001001000000000011000100
110000000000000011100111000000000000000000000000000000
011000000000000000000010100000000000000000000000000000
000000000000100011100010100101000000000000000100000000
001000001010010101100000000000100000000001000000000100
000000000000000000000000011101011010101000000000000000
001000000000000000000011001101100000000000000000100000
000000000001000000000000000000011010000100000110000100
001000000000100000000000000000000000000000000000000000
000000000000000000000000000101101011101001010000000000
001000000000000000000000000101011011110111100000000100
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 4
000000000100000000
000000000100000000
000000000100000000
000000000100000001
000000000100000000
000000000100000000
001100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 5
000000000100000010
000100000100000000
000000000100000000
000000000100000001
000000000100010010
000000000100110000
001110000100000000
000000010100001000
000000000000000000
000100000000000000
000000000000110010
000000000000010000
000010000000000000
000001010000000001
000000000000000010
000000000000000000

.logic_tile 1 5
010000000000001000000010101000000000100000010100000000
001000000000000001000010000001001001010000100000000000
111000000000000000000010110001101000101000000100000000
000000000000001101000010000000110000101000000000000000
010000000000000000000000000101101111101000110000000000
101000000000001101000010110000111011101000110010000000
000000000000000000000010100001000001100000010000000000
001000000000000101000110101111001001111001110000000001
000000000000001000000000011101101110101001010000000100
001000001010000111000010100001010000101010100000000000
000000000000000000000000000000001100111001000000000001
001000000000000000000000000101011111110110000000000000
000100000100000000000000000000000000100000010100000000
001000000000000000000011110001001001010000100010000000
110000000000000000000000000000001100101000110000000000
001000000000000000000000001001001011010100110000000010

.logic_tile 2 5
010001000000100000000000000011100000100000010100000000
001000100000000000000000000000001100100000010000100000
111000000000000000000011010011100001100000010100000000
000000000000000000000111010000101100100000010000000000
010000000000000000000000000101111100101000000100000000
001000000000001101000000000000000000101000000000000000
000000000000001000000000001111000000101001010110000000
001000000000000001000000000011000000000000000000000000
000000000000001000000000000011100001100000010100000000
001000000000001011000000000000001001100000010000000000
000000000000000111000000011111000000101001010100000000
001000000000000000000010010011100000000000000000000000
000000100000000001100110001000011100101000000100000010
001001000000000000000000000111000000010100000000000000
010000000000000001100000000111000001101001010000000000
101000000000000000000000000101001001100110010010000000

.ramb_tile 3 5
010101000001001111000011111000000000000000
001010100000101011000011100011001011000000
111100000000101111000000000011100001000000
000000000001011111000000001001101000000000
010100000000110000000111100000000000000000
011000000110000000000000000001000000000000
000000000000000111100111100000000000000000
001000000000000000000000000001000000000000
000000000001000000000000001000000000000000
001000000000100000000000001101000000000000
000000000000101000000011111101100000000000
001000000001001011000010010111000000000000
000000000001110011100000000000000000000000
001001000000000000100000000111000000000000
010000000000000000000000001000000000000000
011000000000000111000000001011000000000000

.logic_tile 4 5
110010000000010000000000000000000000000000000000000000
001000000100000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000110100000000000000000000000000000
001000001010000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000001111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000001000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000001
001000000100000000000000000011000000000010000000000001
001000000000000000000010001111101010101001010000000000
001000000000000000000100000101110000101010100010000000

.logic_tile 5 5
110000000000000011100000000000000000000000000000000000
001000000000100000100000000000000000000000000000000000
011000000000001000000000000000000000000000000000000000
100000000000001011000000000000000000000000000000000000
000000001001000001000000000000000000000000000000000000
001000100000100000000000000000000000000000000000000000
000000000000000011100000000111011010001000010010000000
001000000000001011100000000001001110100001000000000000
000000000000100000000000000101100000000000000000000000
001010100000000000000000000000000000000001000000000000
000100000000000000000000001000000000010110100000000000
001000000000000000000000000101000000101001010000000010
000000000000010101100000000111011110010101010100000101
001000000000101111000011100000110000010101010010000010
010000000000000000000000010101011000010101010000000000
001000000000000000000010000000000000010101010010000000

.logic_tile 6 5
110000000000000111000010000001100000010110100100000000
001000000000000000100100000000100000010110100000000000
111000000000000000000111100011101101000000110000000000
000000000000000000000100000001001001000000100000000000
010000000000000000000111000111100000000000000000000000
111000001000000000000100000000000000000001000000000000
000000000000000000000000010000000000100110010000000000
001000000000000000000010101001001110011001100000000000
000000100000101000000110100000000000000000000000000000
001000000001000001000011100000000000000000000000000000
000000000000001000000000010011111100001011010000000000
001000000000001011000011000111011000101101000000000000
000000001010001000000000000000000000000000000000000000
001000000000001001000000000000000000000000000000000000
010000000000000101100000000111101101101100010000000000
001000100000000101000000001011011011101100100000000000

.logic_tile 7 5
110100000000001000000000010000011100000100000100000001
001010000000001101000011110000000000000000000000000000
011100000000000011100111100001000000000000000100000000
100000000000000000100000000000100000000001000000000000
110100000000001000000011100000001010111111000000000000
111000100000000101000000000000001000111111000010100010
000000000000000000000011100000011010000100000100000000
001000000000000000000100000000010000000000000000000000
000000100000100001100000001111101100101000000000000000
001001000000010000000011101111001011110110110000000000
000000000000000011100000000000000001000000100100000000
001000000000000000100000000000001001000000000000000000
000000000001010000000011000001100000000000000101000000
001000000001000000000000000000000000000001000000000000
010001000000001000000010000011000000000000000100000000
001010101110000111000100000000100000000001000010000000

.logic_tile 8 5
110001001000000111000000000000000000000000000000000000
001000000000000000100000000000000000000000000000000000
011000000000011111000010100111111000101000100100000001
100000000000100101000100000001001110111100010000000000
010000001110000111000110110000001010000100000000000000
111000100000000000100110100000010000000000000000000000
000000000000000000000011101111100000111111110000000000
001000000000000000000000000011100000000000000000100000
000000000000001000000000000001011100010100000100000000
001000000000001001000000000000010000010100000000100000
000000001000000001000011111101111100101000010100000001
001000000000000000000010011001111000011101100000000000
000010100000011000000000000001111110101000100110000000
001001000000100111000000000101011100111100010000000000
000000000000000111100010010000000000000000000000000000
001000000000000000100010100000000000000000000000000000

.logic_tile 9 5
110010100000000111100000010000000000000000000000000000
001011100000000000100010100000000000000000000000000000
111000000000101111100000011000000001101111010010100001
000000000001000111000011100001001010011111100010000100
010000000000000000000000000000000000000000000100000000
011000000000000011000000000011000000000010000001000000
000000000000001000000000010000000000000000000000000000
001000000000001101000011000000000000000000000000000000
000001000000001000000000000001000000000000000100000000
001010000010000011000000000000000000000001000000000000
000000000000001000000000010000011101001100110000000000
001000000000001001000011100000001011001100110000000000
000000000000000000000000001111101011111001010000000000
001000000000000000000000001011101000011001000000000000
010000000100000000000000000000011000000100000100000000
001000000000000000000011100000010000000000000000000000

.ramb_tile 10 5
010010000000000000000000001000000001000000
001000000000000000000011101111001101000000
111000000000100111000000001101100000000000
000000000000000111100011110001001111000000
010001000000000000000111101000000000000000
011000001110010000000111010111000000000000
000000000000000111100000000000000000000000
001000000000000000000000000111000000000000
000000100001000111000000001000000000000000
001011100000000000000011101001000000000000
000000000100000000000000010101000000100000
001000000000000000000011110011100000000000
000000000000010000000000000000000000000000
001000000000000011000010001011000000000000
010001000000000111100110100000000000000000
011010100000000000100100001101000000000000

.logic_tile 11 5
010010000001010000000110010000000000000000000000000000
001001000000100000000010000000000000000000000000000000
101000000000000000000000000000000000000000000100000000
001000000000000000000000001001000000000010000000000000
110010000001010000000000000000011010000100000100000000
111001000000100000000000000000000000000000000000000000
000000000000001000000000000000000001000000100100000000
001000000000000001000000000000001110000000000000000000
000000000000000001100000000000001100000100000100000000
001000000000000001000000000000000000000000000000000000
000000000000000001100000001000000000000000000100000000
001000000000000000000000001111000000000010000000000000
000000000000000000000111000000000000000000000100000000
001000000000000000000100001001000000000010000000100000
000000000000001000000000011000000000000000000100000000
001000000000001101000010000011000000000010000000100000

.logic_tile 12 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 5
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 6
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 6
000000000000000101000000000011101100101000000100000000
000000000000000000100000000000100000101000000000000000
111000000000000000000000001000011010101000000100000000
000000000000000000000010111011010000010100000000000000
010000000000000000000000000111011100101000000100000000
100000000000000000000000000000010000101000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000010000011100101000000100000000
000000000000000000000010001011010000010100000000000000
000000000000001000000010001000000000100000010100000000
000000000000000111000000001011001000010000100000100010
000000000000001000000000000000000001001111000000000000
000000000000000001000000000000001100001111000000000000
110000000000000000000000001000011000101000000100000000
000000000000000000000000001011010000010100000000000000

.logic_tile 2 6
000001000000000101100000000001100001100000010100000000
000000100000000000000000000000101011100000010000000000
111000000000000101000111001000000001100000010100000000
000000000000000101000100000111001001010000100000000000
010000000000000001100000001101100001101001010000000000
100000000000000000000000001111101110100110010010000000
000000000000000000000110100111101011110100010000000000
000000000000000000000010100000001000110100010010000000
000000000000101000000000000000011000101000000100000000
000000000001010001000000000011010000010100000000000100
000000000000000000000000000111100001100000010100000000
000000000000000000000000000000101001100000010010000000
000000000000000000000000001001000001100000010000000000
000000000000000000000000000111001000111001110001000000
110000000000001001000110001000001010101000000100000000
000000000000000001100000001001000000010100000000000000

.ramt_tile 3 6
000000010000000000000000000000000000000000
000000000000000111000000000011001101000000
111000010001001000000000000101100001000001
100000000000001111000000000101001101000000
110000000010000001000000001000000000000000
110000000100011001000010010011000000000000
000000000000000111100000000000000000000000
000000000000001001000010001101000000000000
000010100001010000000000000000000000000000
000000000000001001000010010101000000000000
000000000000000000010010001001000000001000
000000000000001001000100000101000000000000
000000000000010000000111001000000000000000
000000000000000000000000001111000000000000
010000000000000000000010001000000000000000
010000000000000000000100001101000000000000

.logic_tile 4 6
100000000100000000000111011000000000000000000100000000
000010000100000000000011011011000000000010000000000000
011000000000000011100000010000000000000000100100000000
100000000000000000100011010000001001000000000010000000
010000000000000111100111000000011100000100000100000000
010000001010000000100100000000000000000000000000000000
000000000000000000000111001101000000111001110000000001
000000000000000000000100000001001111010000100000000000
000010000000000000000000000000000001000000100100000000
000000000000000000000000000000001001000000000000000000
000000000000000001100000000111000000000000000100000000
000000000000000000100011100000000000000001000010000000
000010100000000001100000010000000000000000000100000000
000000000010010000100011101101000000000010000000000001
010000000000000000000000000101100000000000000100000000
000000000000000000000000000000100000000001000000000000

.logic_tile 5 6
100000000000100111100010110101001101101000010100000001
000000000001010000100110101101011001011101100000000000
011000000000001111100110000101111001110001010100000000
100000000000000101100110101101111110110010010000000010
110000000000000000000110001001011011111101010100000100
010000000000001101000010111001111000100000010000000000
000000000000001000000110101011111000100001010000000000
000000000000000011000010110001011000111010100000000000
000000000000000001000010001001101100111001110100000010
000010000000010000000011111001101001101000000000000000
000010100000000000000000000000000000000000000000000000
000001000000001101000000000000000000000000000000000000
000001000010100000000110100111011011111001110100000000
000000000000000001000000001111001111010100000000100000
000000000000001000000010000000000000000000000000000000
000000000000000101000000000000000000000000000000000000

.logic_tile 6 6
000001000000000000000011101000000000000000000100000001
000000100000000000000100000001000000000010000000000010
111000000000001000000000000000000000000000000000000000
100000000000000011000000000000000000000000000000000000
010000001000000000000111100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000001011111100111001100000000000
000000000000000111000000000011101100110000100000000000
000000000100000101000000001011001001101001000000000000
000000000001000000000000001111011101111001100000000000
000000000000000101000000010000000000000000000000000000
000000000000001101100010010000000000000000000000000000
000001000000000000000000000101100000000000000100000000
000010000000000000000000000000000000000001000000000000
010001000000000000000010100000000000000000000000000000
000010000000000000000100000000000000000000000000000000

.logic_tile 7 6
000000101010000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
111000000000100111100000000000000000000000000000000000
100000000001010000000000000000000000000000000000000000
000000000000000000000000001011111010000000000000100000
000000000000000000000000001101110000000010100000000001
000000000000000000000111110000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000000001001011000111110100010000011
000001000000000000000000001111000000101001010001000000
000000000000000000010110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000011000101100000000000000100000000
000000000000000000000100000000100000000001000000000000

.logic_tile 8 6
000000000000000000000111010000000000000000000100100000
000000000000000000000011000111000000000010000000000010
111000000000001000000000010001100000010000100000000001
100000000000001011000010000000101011010000100011000000
000000000110000000000000000000000000000000100100000000
000000000000000000000010000000001001000000000000100010
000000000100000000000010000101111110011010010000100000
000000000000000000000000000000111001011010010000000000
000000001011010000000000010000000001000000100100000001
000000000001111111000011010000001000000000000000000010
000000000000100000000000000000000000000000000000000000
000000001111010000000000000000000000000000000000000000
000000000000000001000000000000001010000100000100000000
000000001100000000000000000000010000000000000000000000
000010100000001000000111111011001101111100010000000000
000001000000000101000010100111011111010100010000000000

.logic_tile 9 6
100000000110000000000000000000000000000000000000000000
000010000000000000000011100000000000000000000000000000
011000000000010000000000000000000000000000000000000000
100000000000100000000000000000000000000000000000000000
010001001010000001100011100000000000000000000000000000
110010000000000000100100000000000000000000000000000000
000000000000000000000000000000001110000100000100000000
000000001110000000000000000000000000000000000001000000
000000001010000101100000000000000000000000000100000000
000000100000000000000000001001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000100100000000
000000100000000000000000000000001010000000000000000000
010000000000000000000000000000000000000000100110000000
000000000000000000000000000000001100000000000000000000

.ramt_tile 10 6
000000010000001000000000000000000000000000
000000000000000111000010011101001010000000
111000010000101001000000011001100000000000
100000000000000111100011010101101110000000
010000000000000111100111111000000000000000
010000000000000000100111110001000000000000
000000000000001111100000000000000000000000
000000000000001111000000001101000000000000
000000000000000000000000001000000000000000
000010101101000000000000000011000000000000
000001000000000000000011101001000000100000
000000100000001111000111100001000000000000
000000100000001000000000001000000000000000
000001001110000111000000001011000000000000
010000000000000000000000001000000000000000
110001000000010000000000001011000000000000

.logic_tile 11 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000001000000000000101000000000000000100000000
100000000000001011000000000000000000000001000001000001
010000000000000001000111100000000001000000100100000000
110000001010000000000100000000001110000000000001100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001001110000000000000000000000000000000000000000000
000000000000000000000000000000011000000100000110000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 6
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 6
000000000000000000
000100000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 0 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 7
000000000000000111100000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
111000000000000000000000000000001110110000000100000000
000000000000000000000000000000011000110000000000000000
010000000000000000000011100000000000100000010100000000
100010000000000000000111101111001011010000100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010111001010111101010000000000
000000000000000000000010101011110000010100000000000100
000000000000000000000000000001001110101000000100000000
000000000000000000000000000000110000101000000000100000
000000000000000000000111110000001010101000000100000000
000010000000000000000111101111010000010100000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 7
000000000001110101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000010011101100101001010000000000
000000000000000000000010100001000000101010100000000000
010001000000000000000000011000000000100000010100000000
000000100000000000000010100101001101010000100000000000
000000000000000111000000000000011010101000000100100000
000000000000000000000000001111000000010100000000000000
000000000000000111000000010000001101110000000100000000
000000000000001001000010110000001010110000000000100000
000001000000001000000000010011011100101000000000000000
000000100000000001000010001101010000111110100000000000
000000000000000000000110011111100000101001010100000000
000000000000000000000010000101000000000000000000100000
010000000000000000000000001001101110101000000000000001
100000000000000111000010011111110000111101010000000000

.ramb_tile 3 7
000000000000000000000000010000000000000000
000000000000000000000011110011001111000000
111000000000001000000011101011100001000000
000000000000000111000000001011101100100000
010000000000100101100111101000000000000000
010000000000000000000000000101000000000000
000000100000000011100000000000000000000000
000001000000000000100000000011000000000000
000000000000000111000000000000000000000000
000000000000001101000000001101000000000000
000001000000000011100011101101000000000000
000010100000000000100010110111000000100000
000000100000100000000111001000000000000000
000001000000000000000100000111000000000000
010000001100000101000000001000000000000000
010000000000001101100000001001000000000000

.logic_tile 4 7
100010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000010000000000011100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000001000000000000000000100000000
000000000000000000000000001011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 7
100000000000000000000111101000000000000000000100000000
000000000000000000000100001101000000000010000000000000
011000000000000000000000000000000000000000000100000000
100000000000000111000000000101000000000010000000000000
110000000000001111100000000000001110000100000100000000
110000000000001111100000000000010000000000000000000000
000000000000000000000111001001101110101000000000000000
000000000000000000000100001011001110110110110000000000
000000000000100000000000010000000001000000100100000000
000000000001000000000011100000001101000000000000000000
000000000000000000000010000000000000000000000100000000
000000000000000000000010001001000000000010000000000000
000000000000001001100011100000000000000000000100000000
000000000000001001000011111011000000000010000000000000
010000000000000000000000000101000000000000000100000000
000000000000000000000000000000000000000001000000000000

.logic_tile 6 7
100000000000000000000000000000000000000000000000000000
000000000101000000000000000000000000000000000000000000
111000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000001010000100000100000000
000000100000000101000010000000000000000000000000000000
000000000000000000000000000000011110000100000100100000
000000000000000000000010100000010000000000000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001010000100000100000000
000000000000010000000000000000010000000000000000100000
000000000000000000000110001000000000000000000100000000
000000000000000000000000001101000000000010000000000000

.logic_tile 7 7
100000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
111000000000000000000000001000000000000000000000000000
000000000000000000000000000011000000000010000000000000
110000000000000011100000000000000000000000000000000000
010000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000010000000000000000000100000000
000000000000010000000011010101000000000010000000100000
000010100000000101000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 7
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000100000000000000000000000000000000000000000
000001000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000100
000000001010000000000000000001000000000010000000100001

.logic_tile 9 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100011100000000000000000000000000000
000000000000000000100100000000000000000000000000000000
000000000010000000000000001111111110000000000010000000
000000000000000111000000001101101100000010000000000101
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000001000000000000000000100000000
000000000000010000000000000101000000000010000000000010
010000000001001000000000010000000000000000000000000000
000000000000101011000011010000000000000000000000000000

.ramb_tile 10 7
000000000000000111000000000000000001000000
000000000000000000000011101111001010000000
111000000000000000000000010001100001000000
000000000000001111000011110111101100000000
010010000011110000000011100000000000000000
110011000000110000000100001011000000000000
000000000000100111000000001000000000000000
000000000001010000100000000111000000000000
000000000000000000000000011000000000000000
000000000000000000000011011111000000000000
000000000000000111100010000011100000000000
000000000000000111100000000001000000010000
000000000000011000000110100000000000000000
000000000000000011000100001001000000000000
010000000000001000000111101000000000000000
010000000000001101000000001011000000000000

.logic_tile 11 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 7
000000000000000000
000100000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 0 8
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000100
000000000000001000
000100000000000000
000000000000000000
000000000000000000
000111010000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 8
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001110000000000000001000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000100000000000000000001000001100111000000000
000000000001000000000000000000001111110011000000000001
000000000000000000000000000011001000001100111000000000
000000000000000000000000000000100000110011000001000000
000000000000000101000000000000001000001100111000000001
000000000000000101000010100000001100110011000000000000
000000000000000101110000000000001000001100111000000000
000000000000000000000000000000001100110011000000000000
000001000000001000000010100111101000001100111000000000
000000000000000101000000000000000000110011000000000000
000000000000001101000000000000001001001100111000000000
000000000000000101000000000000001100110011000000000001

.logic_tile 2 8
000000000000100000000000000011100000000000000101000000
000000000001000000000000000000000000000001000000000111
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000010000000000000000000000000000000
110000000000000000000100000000000000000000000000000001
000000000000001000000011100000000000000000000000000000
000001000000001111000100000000000000000000000000000000
000000000101000000000000001000000000000000000100000000
000000000000100000000000001101000000000010000010000110
000000000000001011110000000000011100000100000100000100
000000000000001011000000000000000000000000000010000011
000000000000000000000000000111111011101100010000000000
000000000000000000000000000000001110101100010000000000
010000000000001001000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000

.ramt_tile 3 8
000010010000100000000000001000000000000000
000000000000000000000000000011001101000000
111000010000001000000011100101100000000000
100000000000001011000100000111001100000001
010000000000000111000011100000000000000000
110001000000000000100100000101000000000000
000010000000010011100000001000000000000000
000001000000100000100010011001000000000000
000000000000000101010000001000000000000000
000000000000000000000010001011000000000000
000000000000001000000000000111100000000000
000000001100000101000010101111000000010000
000000000000001000000000011000000000000000
000000000110000101000010101111000000000000
010010000000000001100010001000000000000000
010001000000000000100000001101000000000000

.logic_tile 4 8
000000000000000000000000010000000000000000100110100001
000000000000000000000011100000001111000000000010000001
111000000000000000000000000000011110000100000110100100
100000000000000000000000000000000000000000000010000011
010000000000000000000000001000000000000000000110100000
010000000000000000000000001111000000000010000010100011
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001110000100000110000001
000001000000000000000000000000010000000000000010100000
000000000000001000000000000111000000000000000101000001
000000000000000101000000000000000000000001000000100010
000001000000000101100110110000000001000000100100000001
000000000000000000000010100000001100000000000010100100
010000000000000101100110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 8
000000000000011000000000010011000000000000001000000000
000000000000100101000010100000000000000000000000001000
000000000000001101100000010000001111001100111000000000
000000000000000101000010100000001000110011000000000000
000000000000000101100000000000001001001100111000000000
000000000000000000000000000000001000110011000000100001
000000000000000000000000000001001000001100111000000000
000000000000000000000000000000000000110011000010000001
000000000000100101000000000000001001001100111000000010
000000001000010000100000000000001001110011000000000000
000010000000000000000000000101001000001100111000000010
000001000000000000000010110000000000110011000000000000
000000000000000101000000000000001001001100111000000000
000000000000000000100000000000001101110011000000000000
000000000000000000000000000001001000001100111000000000
000000000000000000000000000000100000110011000000000000

.logic_tile 6 8
000000000110000000000000000000000000000000000100000000
000000000000101111000000001011000000000010000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000101010100101000111000000000000000000000000000000
110000000000010000100110000000000000000000000000000000
000000000001001000000000000001000000000000000010100000
000000000000001111000000001101001101000110000001000001
000000000000000000000111000101111110111001010000000000
000000000010000000000010001111001110111100110010000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000001000101000010100000000000000000000100000000
000010000000100000000000000101000000000010000000000100
110000000000000000000000000000000000000000000100000000
010000000000000101000000001011000000000010001000000000

.logic_tile 7 8
000000100000000000000000010000000000000000000000000000
000000001101000000000011110000000000000000000000000000
001010100000001000000110010000000000010110100000000001
101001001100000011000111101101000000101001010000000000
010000000110000111000011111000000000000110000000000001
110000100111010000100010111001001001001001000000000001
000010100000000000000000001000000000010110100010000000
000001000000000001000010011001000000101001010001000000
000000000001010000000000000101111010101000000100000000
000000000000100000000000000000100000101000000000000100
000010100000000101000000001111100001111001110100000100
000001000000000000000000001101101100110000110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000010000000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.logic_tile 8 8
100001000001010001100000000000000000000000000000000000
000010000000101101000000000000000000000000000000000000
011000000000000000000000000001111000000000000000000000
100000000110001101000010110101010000000001010000000001
000000001010100000000000000011011110000100000010000000
000000000100011101000000000000001101000100000000000000
000000000001010111100010100000000000000000000000000000
000000000000100000100000000000000000000000000000000000
000000000110000101100000000001000000000000000000000000
000000000001010000000010110111000000010110100000000000
000000000001000000000110100111100000010110100110000000
000010000000000000000000000000000000010110100001100110
000011000000000001000000001011101010010110100000000000
000011100000000000000000000101100000010100000000000000
010010101100001001100000001001011011010000110010000000
000001000000000001000000001011011110000000110000000000

.logic_tile 9 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000001000000000010011111100000001000000000000
100000000000001111000010100000101110000001000000100000
110000000000000111000000000111111110001111110000000000
110000000000000000000000000111101010001111100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000011111111000000010010000000
000000000001000000000000000101111001000010100000000000
000000000000000000000110000000000000000000000000000000
000000000000001101000110110000000000000000000000000000
000000000000000001100111100000000000000000100100000000
000000000000001101000100000000001110000000000010000000
010001000000000000000000010011111100111101010010000000
010010100000000001000011010000010000111101010000000010

.ramt_tile 10 8
000000011010000001000000011000000001000000
000100000000000111000011110011001001000000
111001010000000000000000000101100000000000
100000000000000000000011000111001111100000
010000000000000111000000000000000000000000
010000001100000000100000000111000000000000
000000000000000111100000001000000000000000
000010000010000000100000000011000000000000
000000000000000000000000000000000000000000
000000001110001111000000000011000000000000
000000000010000111000011101101000000100000
000000000000101111100100001011000000000000
000000000000001111100000000000000000000000
000000100000000111100010000001000000000000
110000001010000101000000000000000000000000
110000000000000000100000000001000000000000

.logic_tile 11 8
000000000000010000000000000000000000000000100100000000
000000000000100000000000000000001111000000000000000000
111000001000000000000000000000011101000011000001000000
100000000000000000000000000000001010000011000010000000
000000000000010000000000000000000000000000100100000000
000000000000100000000000000000001100000000000000000000
000000000000000000000000000011000000000000000100000000
000000000000000001000000000000100000000001000000000000
000000000000000000000000010000000000000000000000000000
000000000000000001000010000000000000000000000000000000
000000000001111000000000000000000000000000000000000000
000000000000100111000000000000000000000000000000000000
000010100000000000000110000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 8
000001111000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
110100000000000000
100000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 0 9
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000100
000000000000001100
000100000000000000
000000000000001000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000010000000000000
000001110000000000
000000000000000000
000000000000000000

.logic_tile 1 9
000000000000000001100000000000001001001100110000000000
000000000000000000000000000000001111110011000000010000
111000001110000101000010101011000000000000000000000000
000000000000001011000010100101000000111111110000000000
000000000000000000000000010000000000000000100100000000
000000000100000000000010000000001101000000000000000100
000000000000000000000111100001100001110000110000000000
000000000000000101000000001101101001001111000000000000
000001000000000000000111000111011111111001000010000000
000010100000000111000011100000101000111001000000000000
000000000000000000000000010001111101000010010000000000
000000000000000000000010000001111000011000000000000001
000000000000000000000000010000000001000000100100000000
000000000000000000000011010000001011000000000000000001
000000000000000000000011100000000000000000100100000000
000000000000000001000000000000001101000000000000000000

.logic_tile 2 9
000000000100000000000000011000000000000000000101000001
000000000000001101000011010111000000000010000000000000
111000000000000000000000010000000001000000100100100000
000000000000000000000010000000001111000000000000000011
010000000000000111000000000111100000000000000100000000
010000000000000000100000000000000000000001000010000011
000000000000000000000000000000001110000100000100100001
000000000000000000000000000000010000000000000010000000
000000000000000101000000000000000000011001100000000000
000000000000000000100000000101001000100110010000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001100000000000000000110
000000000100000000000010101000000000010110100100000011
000000000000000000000100001001000000101001010000000011
010000000000000101000000001000011110010101010100000001
000000000000001101100010111111000000101010100000000000

.ramb_tile 3 9
000010000000000000000110110000000001000000
000001001000000000000010100011001010000000
111100000000000000000000000011100001000001
000000001100001111000000001001101011000000
110000000000001101100000000000000000000000
110000000000000101000000001001000000000000
000000000000000101100111010000000000000000
000000001110000000000010100101000000000000
000000000000001000000000000000000000000000
000000000000001001000000000101000000000000
000000000000000000000111001101100000000000
000000000000000000000111110111100000000001
000000000000000000000111101000000000000000
000000000000000000000000000111000000000000
010000000000001001100000001000000000000000
010000000000001001100000001011000000000000

.logic_tile 4 9
000010100000000001100000000101000000000000000000000000
000000000000000000000000000101100000111111110000000010
111000000000100001100000000000000000001111000110100100
100000000001000000100000000000001000001111000000100000
110000000000000001100110010001111010010101010000000001
110000000000000000100110010000010000010101010000000001
000000000001011101000000010101100000000000000000000000
000000000000001001000010010000000000000001000000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000001000000000000000000000001100000100000110000001
000000000000000000000000000000000000000000000000100000
000000000000000000000111000000011010000100000100000100
000000000000000000000000000000010000000000000000100000
010000000000000000000000001101000000000000000000000000
000000000000000000000000000101100000111111110000000001

.logic_tile 5 9
000000000001001101000000000000001001001100111000000000
000000000000100111000000000000001010110011000010010000
001010000000000000000011100111001000001100110000000000
001001000000000000000000000000100000110011000010000000
000000000000000101100000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000001101100010100101000000100110010000000000
000000001010000001000000000000001000100110010000000000
000000000000000000000000000101100000010110100100000000
000000000000000000000000000000000000010110100000000001
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000001110001000000010101111111001000100000000000101
000000000000000001000100001111111110000000000010000110
010010000000100001000010000000011010001100110000000100
000000000001000000000010000000011110001100110000000000

.logic_tile 6 9
000000000000000000000000001000011100001000000000000001
000000000000010111000011111001011000000100000010000001
111000000000000000000111100000000000000000000100000000
100000000000000000000111101011000000000010000100000000
110000001000100000000010100000000000000000000000000000
110000000000010000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000100000000111000100000000000000000000000000000000
000000000000001001100010011101011101001000010000000100
000000000000001001100010010011101011100001000000000000
000000001000000000000111100001100000110000110000000000
000000000000000000000000001001101100001111000000000000
010000000000010000000110000011111110010101010000000100
000000000000100000000100000000110000010101010000000000

.logic_tile 7 9
000000000010001000000110000011101001000000000000000000
000000000000000001000000000111011000000010000000000000
111010000110001000000000001000000001001001000100000000
100001000000000001000000000111001011000110000000000001
110001100000001111000011101111101111101001000010000000
110000000000000001100011100011101101100000010000000000
000000001100000000000011101000000001010000100110000001
000000001110000000000010010111001011100000010000100001
000000001000001000000010100111111010101000000100000000
000001001100001001000000000000010000101000000000000000
000000000000001101000011110101111110010111100000000000
000000000000000101000110100101111101001011100000000000
000000000000001001100110100011100000100000010000000100
000000000000000101000000000101101011000000000000000010
110000001000000111100110000001001100010111100000000000
110000000000000001100110001011001011000111010000000000

.logic_tile 8 9
000001000000000101100110110011100000000000000110000000
000010100000000000000010010000100000000001000000000000
111000000000001000000110010101011110001000000000000000
100000001000000101000111100000111111001000000000000000
010000000000000101000010010000000000000000000000000000
010000000000000000000011000000000000000000000000000000
000000000000000101000000011111111000000000000000000000
000000000000000000100011101001111110001000000000000000
000000000000000001100000000000001100000100000100000000
000000000000000000000010110000000000000000000000000000
000000001000100000000010100101111000000100000000000000
000000000000000000000000000001001001000000000010000000
000000000000001000000000000011001010101000000100000000
000000001010000001000010110101010000111110100000000000
010010000000100000000010000111101101100000000000000011
000001000001010000000000000000111011100000000000000000

.logic_tile 9 9
000000000000000000000000000000000001000000001000000000
000000000000000000000011110000001101000000000000001000
111000000000000000000000000101000001000010101010100101
100000000000000000000000000000001010000001010001100011
010000100000000001100000000011001000001100110110000000
010000001010000000000000000000001101110011001001000001
000000000000001111100000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000010000001100000010011011011001100110110000000
000000000000000000000010000000001101110011001010000000
000000000101010000000000010000000000000000100000000000
000000000001010000000010000000001100000000000000000000
000000000000000000000011101000000000010110100100000001
000000000000000000000100001011000000101001010010000000
010000000000000001000000000111011110000001010010000000
110000000000000000100000000000100000000001010010000010

.ramb_tile 10 9
000010100000100000000000000000000000000000
000101010001000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000001010000000000000000000000000000
000011101110100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 9
000000000000001101000000010000000000000000000000000000
000000000000000111000011100000000000000000000000000000
111000000000000000000111101001000000111111110000000000
100000000000000000000000001001000000010110100001000100
010000000000000000000010100000000000000000000000000000
010000000000000101000000000000000000000000000000000000
000000100000001000000000000101011101000000000000000000
000000000000001111000000000101101010000001000000000000
000000000000101000000110000000000000000000000000000000
000000001100010111000000000000000000000000000000000000
000000000000001000000000000101000000011111100010000000
000000000000000111000000000001101010101001010010000000
000000000000000000000000000001001100011110100000000000
000000000000000000000000000000011100011110100000000000
000000000000001001000000001111100000101001010100000000
000000000000000011000000000111001000011001100000100000

.logic_tile 12 9
000000000110000000000000000000011110111000110100000000
000000000000000000000000001011011010110100110000000000
101000000000001000000000010001100000000000000000000000
101000000000001011000010010000100000000001000000000000
010000000000000111000111100000000000000000000000000000
110000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000000011100000011110000000000
000000000000000000000011110000010000000011110000000000
000000000000000111000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
010000000000000000000000010000000000000000000000000000
010000000000000000000010110000000000000000000000000000

.io_tile 13 9
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000011000000100
000000001000000100
001100000000000000
000000000000100000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 10
000000000000000000
000100000000001000
000000000000000000
000000000000000000
000000000000110010
000000000000110000
001111010000000000
000011011000000000
000000000010000000
000100000011000000
000000000000111100
000000000000111100
000001111000000000
000000001000000000
000011010010101010
000011011011000100

.logic_tile 1 10
000000000000001001100000010101100000000000001000000000
000000000000001001100010010000100000000000000000001000
000000000000000001100000010000011001001100111000000000
000000000000000000100010010000011000110011000000000001
000000000000000000000110000000001000001100111000000000
000000000000000001000100000000001100110011000010000011
000000000000000000000000010101001000001100111000000000
000000000000000000000010010000100000110011000010000000
000000000000000000000000000000001000001100111000000000
000000000000000001000000000000001001110011000010000000
000000000000000000000000000001001000001100111000000000
000000000001010000000000000000000000110011000000000000
000000000000000000000000000001001000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000000000000000000000000001000001100111000000001
000000000000000000000000000000001010110011000000000000

.logic_tile 2 10
000000000000000101000110100011011000001100110000000000
000000000000001101100000000000000000110011000000000000
111000000000001101000011101001011001101000010100000000
000000000000000101000010111011011110111000100010000100
000000000000000011100000010101101010010101010000000000
000000000100000111000011110000110000010101010000000000
000000000000000011100010111111001100001010000000000000
000000000000000101100110101001001010100000100000000001
000000000000001001000111001001101111011000000000000000
000000000000001001000000000011001011000001100000000100
000000000000000000000010100111111000000010010000000000
000000000000000001000100000001101001011000000000000000
000000100000001011100110000111101100000011000000000000
000001000000000001100100000101111111001100000000000000
010000000000001000000110010111111011000011000000000000
000000000000000011000111011011101010110000000000000000

.ramt_tile 3 10
000000010000000001100000010000000000000000
000000000000000000100011000111001011000000
111000010000000000000000011001100000000010
100000000000000000000011010011101000000000
110000100000000001000110000000000000000000
110001000000000000000100001011000000000000
000000000000000001100000001000000000000000
000000000000000000100000001011000000000000
000000000000000011100110110000000000000000
000000000000000000100011100101000000000000
000000000000001011110111000001000000000000
000000000000001011000000000011100000000001
000000000001000111000111001000000000000000
000000000000100000100000000101000000000000
110000000000000000000000000000000000000000
010000000000000000000000001011000000000000

.logic_tile 4 10
000000000000000001100000000000000000000000000100000000
000000000000000000100011111101000000000010000000000000
111000000000000000000000000111000000011001100000000000
100000000000000000000000000000101100011001100000000000
010001000000000101000110000011100000011001100000000000
010000000000000000000100000000101010011001100000000000
000000000000001000000000000000000000000000100110100000
000000000000000011000000000000001000000000000000000000
000000000000000001000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000111011110000010010000000000
000000000000000000000100000111011101011001100000000000
000000000000001001100010001011011010100011000000000000
000000000000000011000100001111101110110010000000000000
010000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000

.logic_tile 5 10
000000000000101000000111000001001010001010000000000000
000000000001010111000000000101111000100000100000000000
111000000100000001100010110101111011111001010100000001
100000100000000000000010011111101000110000001000000010
000000000000001011100010110000000000000000000000000000
000000000000000111000010100000000000000000000000000000
000000000000000101000110000101011110100010000000000000
000000001000000000100000000101111110001000100000000000
000000000000001001100000000000000000000000000000000000
000000000000010001000011100000000000000000000000000000
000000001110000000000110000011011000000001010000000000
000000000000100000000100000011010000000000000000000000
000000000000001000000011100000000000000000000000000000
000000000010001001000010100000000000000000000000000000
010000000011000000000111001011001111110011000000000000
000000000000000000000100001001111101000000000000000000

.logic_tile 6 10
000000000000000001100000001001011111100000000000000000
000000000001000000100010011011001100000000000000000100
111000000000000000000111100000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000001101000000000010100011001110001010000000000000
010000000000000001000100001101001100100000100000000000
000000100000000000000010100000000000000000100100000000
000001000000000000000000000000001010000000000000000001
000000000000001001100000001011111000100010000000000000
000000000100101001100000001101011111001000100000000000
000010100000000111000000000000000000000000000000000000
000001000000000001000010010000000000000000000000000000
000000000001000101100011100000000000000000000100000000
000000001000000111000110000111000000000010000000000010
000000000000000000000000000000000000000000100110000001
000000000000000101000000000000001111000000000000000000

.logic_tile 7 10
000000000000001101000010111001001001111001110000000000
000000000000101001000011110001011110111100110010000110
101000000001000001100010101101101100111110100100000000
101000000000100101100000001001100000101001010000000000
010000001100001000000011100101111010000000000000000000
010000000000000111000000000001010000101000000000000000
000000000000001101000011110011001100101000010110000000
000000000000001001000010011011011100110100010000000000
000000001010011111100110111001101110111111110101000000
000001000110000001100011101011001111111001010000000000
000000000000000101100000010000001011001100000000000101
000000000000000000000010100000011110001100000000000001
000000000000001011100011100000011100000100000000000000
000000001010000001000100000000000000000000000000000000
000010000000001101100000000011011011111011110100000000
000001000000000101000000000101001000110011110010000000

.logic_tile 8 10
000000000000000000000000000001100000000000000100000000
000000000001010000000011100000100000000001000001000010
111000000000100000000111000000000000000000100100000000
100000000001000000000000000000001011000000000001000010
010000000000000000000010100000011010000100000110000000
110000000000000001000010000000000000000000000000100011
000000000110000011100000011011101110000000100010100000
000000000000000001100011010011001101000000000000000001
000001001110001000000110000000011010000100000110000000
000010100000001001000100000000010000000000000001000111
000000000000001001100000000101100000000000000100000001
000000000000001001000000000000000000000001000000000000
000000000000000001100110000101011110000110100000000000
000000000000000000100000001111001100001111110000000000
000000000000000000000000000001000000000000000110000001
000000000100001111000000000000100000000001000000000110

.logic_tile 9 10
000000100000000111000000010001111110101011110100000000
000001000000001101000010100000100000101011110101000000
111000100000000000000011100000000000000000000000000000
100011000000000000000000000000000000000000000000000000
110000000000001101100111011101111010100001010000000001
110000000000000101000111011011011000100000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000101000010100000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101001000000100000010000001
000100000000000000000010000000011010000100000000000100
000000000000000000000011000001011110101000000100000000
000000000000000000000000000000000000101000000110000000
010000001100000000000000000000001010000010100010000000
000000000000001111000000001101010000000001010000100000

.ramt_tile 10 10
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 10
000000000000001000000000000101000000000000000100000000
000000101110001001000000000000000000000001000000000000
111000000000000000000000010000000000000000000000000000
100000000000000000000011110000000000000000000000000000
110000000000000000000000010000000000000000000100000000
110000000000000011000011110001000000000010000000000000
000000000000000000000000000000011000000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100000001010000100000100000000
000000000001000000000100000000010000000000000000000000
000000000000001000000000001000000000000000000100000000
000000000000000101000000000111000000000010000000000000

.logic_tile 12 10
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
110000000000000101000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000111100000010000011100000100000000000000
000000000000000000000011110000010000000000000000000000
000000000001010000000000000000011010110000000100000000
000000000000100000000011110000011111110000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.io_tile 13 10
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 11
000000000000000000
000100000000000000
010000000000000000
000011110000000000
000000000000000000
000000000000000000
001100000000000000
100000000000000000
001000000000101000
000100000000000100
000000000000000100
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 11
000000000000000101000111100000001001001100111000000000
000000000000000000000010100000001011110011000000010010
111000000000001101000110011000001000001100110000000000
000000000000001011100110010001000000110011000000000000
010000000000001101100111101101111100010000110100100000
100001000000000101000100001011111010110000110000100000
000000000000000101000010000101100001011001100000000000
000000000000000101000010010000001010011001100000000000
000000000000000000000000000001000000100000010000000000
000000000000000000000000001101001001000110000000000000
000000000000001000000010000000000000000000000100000000
000000001000000001000010010101000000000010000000100000
000000000000001000000000001111001111010010000000000000
000000000000000001000010000011011000001000010000000000
000000000000000000000000000000011001100000000000000000
000000000000000000000000001001011001010000000000000000

.logic_tile 2 11
000000000000000000000010101111001001100000000000000000
000000000000000111000110101001111010000000000000000000
111000000000100001100000011000001100010101010000000000
000000000000010000000010101101010000101010100000000000
010000000000010101000000001111111100100011000000000000
000000000000000000100000001101001001110010000000000000
000000000000000101000010101000000001011001100000000000
000000001100000000000110111011001111100110010000000001
000010000000001001100000010000000000100000010110000000
000000000000011101100010010011001000010000100000000000
000000000000000001100110000000011110101010100000000000
000000000000000000100100000011000000010101010000000001
000000000000000001000000010001101110110000000000000000
000000000000001101000010000111001010000000000000000000
010000000000001001000000010111101110010101010000000000
100000000000001001000010010000000000010101010000000000

.ramb_tile 3 11
010000000000000000000000000000000000000000
001000011010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000001100000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 11
000010000000000000000000000000000001000000100100000000
000001000000000000000000000000001101000000000000000000
111000000000000000000000000000011110000100000100000010
000000000000000000000000000000010000000000000000000000
000000000000000000000010100000011100000100000100000001
000001000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001111000000000001000000
000000000000000101000000000101000000000000000100000000
000000000000000000000000000000000000000001000000000000
000001000000000101000000000000000001000000100100000000
000010100000000000000010100000001110000000000000000100
000000000000000000000000000011000000000000000110000000
000000000000000000000010100000000000000001000000000000
000000000000000000000010100101000000000000000100000000
000000000000000101000000000000100000000001000000000000

.logic_tile 5 11
000000000000001111000110000001000000000000000100000000
000000000000000011100000000000000000000001000110000000
111000000000000111000110000000000000000000100100000000
100000000000000000100000000000001010000000000110000000
110000000000001000000111000000000000000000000000000000
010000000000001011000000000000000000000000000000000000
000000000000000000000111101001001011001000010000000000
000000000000000000000000001001011101010010000000000000
000000000001000000000110100000000001000000100100000000
000000000000000000000010000000001011000000000110000000
000000000000000000000111010011111110001000000000000000
000000000000000000000010011001101111000000000000000000
000000001110000000000110000000011000000100000100000000
000000000000000000000110110000000000000000000110000000
010000000000100001100000000111001011000010010000000000
000000000001000111100000001011111110100100000000000000

.logic_tile 6 11
000001000000100000000000010000001110000100000100000000
000000101011000000000011110000010000000000000000000001
111000000000000000000000010000000000000000000000000000
100000000110000101000010010000000000000000000000000000
000000000000101000000000000111001011100000000000000000
000000000001001011000011101111011000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001010000000000000000000
000000000000010001000011100000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000001101100000001011111000000000000000000000
000000000000000101000000000111011100010000000000100000
000000100100001111100110010011101100110110110000000000
000001000000000101000111110111011001011110100000000000
000000000000000000000000000000000000000000000000000000
000000000001000101000000000000000000000000000000000000

.logic_tile 7 11
000001000000000111100011111001111110000000110000000000
000000101000000000100110110101101101110000000000000000
111000000000000101000111100000000000000000000000000000
100000001110001101000011000000000000000000000000000000
010000000000001001100011111101111010010100100000000000
110000000000001001100011001001011100010110100010000000
000000000000001111100000000000001110110011110000000001
000000000000000111000011110000011011110011110001000001
000000000000001001000010010000001000000100000100000100
000000000000000011100010010000010000000000000010000000
000000000000001000000000000000001010000010100000000000
000000000000000001000000000101000000000001010000000000
000001000000000000000111001001101101000000000000000001
000000101000100000000000000011011000100000000000000000
110000100000010001000000000000001000000110110000000000
110001000000101101000000000001011100001001110010000000

.logic_tile 8 11
000000000000000000000000010101100000000000000100000010
000000000000000111000011010000000000000001000000000100
111000000001010000000010100101100000000000000110000010
100000000001100111000000000000100000000001000010000001
110000000000000000000111000000000000000000100100000001
010000000000000000000010100000001001000000000011000100
000000000000001101100111100000001010000100000110000011
000000001110001011000000000000010000000000000001000100
000000000000000000000010000000000000000000000100000110
000000000000000000000011000001000000000010000011000000
000000000000000000000000000000000000000000000100000101
000000000000000000000000001011000000000010000010000000
000000000000000000000000001001101010000000000000000000
000010100000000000000000000101110000000010100010000000
000011000000000000000000000000011000000100000100000111
000000001110000000000000000000000000000000000000000000

.logic_tile 9 11
000000000000101000000010100011111011001011100000000000
000000000001010111000111110000011000001011100000000000
111000000000001000000000010111001010101000000100000000
100000000000000111000011100000010000101000000101000000
010001001010000000000011110000000000000000000000000000
010010001000001111000111110000000000000000000000000000
000000100000001001000000001111000000101001010100000000
000000000000001111000011110101000000000000000100000100
000000001100000000000000000001001111010000000000000010
000000000000000000000000000000101110010000000000100000
000000000010000001000000001001011010000000010000100000
000000000000000000000000000011001011000001110000000000
000000001010001111100000000000000000000000000000000000
000000001000000111000000000000000000000000000000000000
010010000000000001100000001001111010111000000010000000
000001000000000000100000000011101010100000000000000000

.ramb_tile 10 11
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
001001000000000000000000000000000000000000
000000000110000000000000000000000000000000
001000000000100000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000001100000000000000000000000000000000
000000000000100000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 11
000000000000000000000010100001000000000000000100000000
000000100000000101000010100000100000000001000001000000
111000000000001000000000000011000000000000000101000000
100000000000011011000000000000000000000001000000000000
010000000000000000000110001000000000000000000100000000
110000001100001111000100000001000000000010000001000000
000000000000000111000010100001000000000000000100000000
000010000000000000000010100000100000000001000001000000
000000000000001000000000000000001010000100000110000000
000000000000001011000000000000000000000000000000000000
000000000000000000000000000101100000000000000100000000
000000000000000000000000000000100000000001000001000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001000000000000010000000
010000000000000000000000001000000000000000000110000000
110000000000000000000000001101000000000010000000000000

.logic_tile 12 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001011000000000001000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 11
000000000000000000
000100000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 0 12
000000000100000000
000100000100000000
010000000100000000
010000000100000001
000001010100000000
000000001100000000
001100000100000000
000000000100000000
001000000000000000
000100000000000000
000000000000001100
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 12
010000000000000101000010101101101001111111000000000000
001000000000000000000000000011011111101001000000000000
111000000000000011100110001000000001100000010000000000
000000000000000000100000000001001110010000100000100000
010000000000000000000011100000001000000100000100000000
111000000000100101000000000000010000000000000000000000
000000000000000000000010000000000001000000100100000000
001000000000001111000000000000001001000000000000000000
000000000000001000000010100011101100101001110000000000
001000001000001001000000000111111100101001010000000000
000000000000001000000010100000000000000000000110000010
001000000000000101000000000001000000000010000000100000
000000000000000001100000000101000001011001100100000000
001000000000000000100000000000001011011001100000000000
010000000000001000000110100000000000011001100000000000
001000000000000001000000000001001010100110010000000000

.logic_tile 2 12
010000000000001000000010110011011010100000100000000000
001000000000100011000011010000001001100000100000000000
111000000000001000000110100111101101000000010000000000
000000000000000111000000000111001001000010000000000000
000000000001001000000111000011111010100000000000100000
001000000000101011000100000000111000100000000000000000
000000000000000011100000010000000000100110010000000000
001000000000001111100011000101001001011001100000000000
000000000000001001100000001000000000011001100000000001
001000000000001011100000000101001011100110010000000000
000000000000000000000010000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000101100001111000000000000000000000000100100000000
001000000000000001000000000000001110000000000000100000
000000000000000011100000000001100000000000000100000000
001000000000000000100000000000000000000001000000100000

.ramt_tile 3 12
000000000000010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 12
010000000000000011100000000001000001011001100000100000
001000000000000101100000000000001010011001100000000000
111000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000011100000000101011000111100000000000000
001000000000000111100000000101010000000011110000000000
000000000000000101000010100000000001000000100110000000
001000000000000101100000000000001010000000000000000000
000000000000000000000110100000000000000000000100000001
001000000000000000000000000001000000000010000001000000
000000000000000000000000000000000000000000000100000000
001000000000000000000000001011000000000010000001000000
000000000000001000000000000000000001000000100110000000
001000000000000101000000000000001011000000000000000000
000000000000000000000000000000000000000000100100000100
001000000000000000000000000000001110000000000000000000

.logic_tile 5 12
010000000000001000000111001000011000010101010100000000
001000000000000011000100000101000000101010100000000000
111000000010000111000000011000011000010101010100000000
100000000000000000000011000101010000101010100000000000
110000000000000111000000010000001010000100000100000000
011000000000000000000011010000010000000000000000000000
000000001100000011100000000000000000000000000100000000
001000000000000111100000001001000000000010000000000000
000000000000001000000010010011000000000000000100000000
001000000000001101000010100000100000000001000000000000
000000000000000000000000000000001100001100110100000000
001000000000000000000000000000001111001100110000000000
000001000000000000000000010000000000000000000100000000
001000100000000000000010110001000000000010000000000000
010000000000000000000000000101000000000000000100000000
001000000000000000000000000000000000000001000000000000

.logic_tile 6 12
010000000000000000000110000000000000000000000000000000
001000000000000000000100000000000000000000000000000000
111000000000001000000111100000000000000000000000000000
100000000001001001000100000000000000000000000000000000
010000000000000000000110000000001000000100000000000000
111000000000000000000000000000010000000000000000000000
000000000000001000000000001001111100000000000000000000
001000000000000111000011101101001111010000000000000000
000000000000000000000000000111100000000000000000000000
001000000000000000000000000000000000000001000000000000
000000000000001000000000001000000000000000000100000000
001000000000000101000000000101000000000010000100000000
000000000000000000000000000000000000000000000000000000
001000000000000000000010000000000000000000000000000000
010000000000000000000000000000000001000000100100000000
001000001000001101000000000000001001000000000100000000

.logic_tile 7 12
010000001110001000000110000000000000000000000000000000
001000000000000011000100000000000000000000000000000000
111000000000001000000000010000000000000000000000000000
100000000000001111000011100000000000000000000000000000
010000000000000000000111000000000000000000000000000000
111010100000000000000010000000000000000000000000000000
000000000000000111000000000000011011100000000000000001
001000000000000101000010001101001010010000000000000000
000000000000000000000000000000000000000000000100000000
001000000000000000000000000001000000000010000000000100
000000000000000000000000010011101110010100000000000000
001000000000000000000010010000110000010100000010000001
000000000000000000000110000111111011010110000000000000
001000000000000000000000000000011001010110000010000010
010000000000000000000000000000000000000000100000000000
011000000000000111000000000000001001000000000000000000

.logic_tile 8 12
010000000000000000000011100001111000010100000000000000
001000000000001101000010110000010000010100000000000100
111000000000000001100011110000011101001111110100000000
100000000000000000000010100000001111001111110000100000
110000000000001111000010100000011100001111110100100000
111000000000000011000110000000011000001111110000000000
000000000000000011100010000101101110000000100000000000
001000000000000000100010100000101011000000100000000101
000000000000000000000110001001111010101000000000000001
001000000000000000000000001001110000101001010000000100
000000000000000001000110001111111010111110100000000000
001000000000000101000011100011011010011110100000000000
000001000000000001000011100011001000010111100000000000
001010100000000000000000000101111011001011100000000000
010000000000000001100000010011101000000110100000000000
111000000000000000100010001001111101001111110000000000

.logic_tile 9 12
010000000000000000000010100000000000000000000000000000
001000000000000000000100000000000000000000000000000000
111000000011000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000001000000000001011100001000110000000000000
001000000000001111000000000101101100000000000000000000
000000000000000000000000010000000000000000000000000000
001000000000000000000011100000000000000000000000000000
000000000000001001000000010111100000010110100100100000
001000000000000111000010011001100000111111110000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
110000000100000000000010100000000000000000000000000000
011000000000000000000100000000000000000000000000000000

.ramt_tile 10 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000

.logic_tile 11 12
010000000000000000000011100000000000000000001000000000
001000001100000000000110110000001010000000000000001000
111000000000000000000010100101101011001100111000000000
000000000000000000000100000000001011110011000000000000
010000000000000101000000001101101000110011000000000000
011000100000000000100000001011100000001100110000000000
000000000000001001100000011011100001100000010010000000
001000000000000001000011011001101010000000000000100100
000000000000000000000000010111001000001000000100000000
001000000000000000000010001111111110001001000100000000
000000000000000000000000011000000000010110100000000000
001000000000000000000010000101000000101001010000000000
000000000000000001100110010001001110001100000100000000
001000000000000000000010111111111101001000000100000000
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 12
000000000100000000
000000000100000000
000000000100000000
000000000100000001
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 0 13
000000000100000000
000100000100100000
000000000100000000
000000000100000000
000000111100000000
000000001100000000
001100000100000000
000000000100001000
001000000000101000
000100000000000100
000000000000001100
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 13
010000100000000000000000000001100000000000000100000000
001000000000000000000010100000000000000001000010000000
111000000000000101000000000000000000000000000000000000
100000000000000000000010100000000000000000000000000000
000000000000000000000010100000000000000000000000000000
001000001010000000000000000000000000000000000000000000
000000000000000000000000001011100000000000000000000000
001000000000000000000000001011000000010110100010000000
000000100000000000000000000000000001000000100100000000
001000000000000000000000000000001001000000000010000000
000000000000001000000111000101000000000000000100000001
001000000000000111000000000000100000000001000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000001000000000000000100000000
001000000000000000000000000000100000000001000010000000

.logic_tile 2 13
010000000000000000000110110000000000000000000000000000
001000000000000000000010000000000000000000000000000000
111000000000000111000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000011110000100000000000000
011000000000000000000000000000000000000000000000000000
000000000000000001000000000000001111000000010100100001
001000000000000000000010001001011001000000100110000001
000000000000000000000000001001100001110000110000000000
001000000000000000000000000101101100010000100000000000
000000000000001000000000000000000000000000000000000000
001000000000001001000000000000000000000000000000000000
000000000000000000000110000101111000111110100000000010
001000001010000000000000000000100000111110100010000010
010000000000001000000000000000001111001111010101000000
001000000000000001000000001001011001001111100100100101

.ramb_tile 3 13
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000001000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000001100000000000000000000000000000000
000000000000000000000000000000000000000000
001001000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000001010000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 13
010000000000000000000010100101100000000000000100000000
001000000000000000000100000000000000000001000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
001000001010000001000000000000000000000000000000000000
000000000000000000000111100000000001000000100100000000
001000000000001101000000000000001100000000000000000010
000001000000000000000000000001000000000000000100000000
001010000000000000000000000000100000000001000000000000
000000000000000111100000000000011010000100000110000000
001000000000000000100000000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
001000000000000000000000000101000000000010000000100000

.logic_tile 5 13
010000000000001000000011100000000000000000100100000000
001000000000000001000100000000001110000000000000000000
111000000000000000000000000000000001000000100100100000
100000000000000000000000000000001011000000000000000000
000001000000000000000111100001000000000000000100000000
001010000000001101000100000000100000000001000000100010
000000000000001000000000000000000001000000100100100000
001000000000000101000010110000001010000000000000000000
000000000000000000000000000000000000000000000100000000
001000100000000000000000000001000000000010000000000010
000000001110000000000000000000001010000100000100000000
001000000000000000000000000000010000000000000000100000
000000000001010101000000000000000000000000000000000000
001000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
001000000000000000000000000101000000000010000000100000

.logic_tile 6 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
111000000000000111100110011101101010011110100000000000
100000000000000000100111010001011100101111110000000000
110000000000000000000011100001100000000000000100000000
111000000000000000000000000000100000000001000000000000
000000000000000101000010100000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000001010101100000000000000000000000000000000000
001000100000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000111111001101110010110110000000000
001000000000000000000010001101011011011111110000000000
000000000000000000000000000001100001110110110000000000
001000000000000001000000000000101110110110110000000100

.logic_tile 7 13
010100000000101000000110000001000000101001010000000000
001000000001001011000100001111100000000000000010000000
111000000000000000000000000011100000000000000100000000
100010100000010000000000000000000000000001000000000000
110000100000000000000000000000001110000100000100000000
011001000000000111000000000000000000000000000000000000
000000000100000000000000001001011110001000000000000000
001000000000000101000000000101011010000000000000000000
000000000001010000000000000000000001000000100000000000
001000000000000000000011110000001110000000000000000000
000011100000000000000000000000000000000000000000000000
001011100000000001000000000000000000000000000000000000
000000000000000000000110000001000000000000000000000000
001000000000000001000000000000100000000001000000000000
000000000000000101100010000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 8 13
010000000000101111100010101111011111010111100000000000
001000000001011011000010111101111101000111010000000000
111000000000000000000000010000000000000000000100000000
100000000000000000000011000001000000000010000000000000
010000000000000011100110100000000000000000100100000000
011000000100000000000011100000001000000000000000000000
000000000000000000000010100000000000000000100100000000
001000000000000000000100000000001011000000000000000000
000000000000000001100010010000000000100000010001000000
001000000000000001000010101011001011010000100010000010
000000000000000000000000000101001100000010100000000000
001000000000000000000010011001000000000000000000000000
000000000000000001000000010011000000000000000100000000
001000000000000000000010100000100000000001000000000000
000000000000100000000000010001101110010111100000000000
001000000000010000000010100011101001000111010000000000

.logic_tile 9 13
010000000000000111100111000001000000000000000100000000
001000000100000000000100000000000000000001000000000000
111000000000001000000111001000000000000000000100000000
100000000000011111000000001001000000000010000000000000
010000000000001000000110100101100000100000010000000000
111000000000000001000100000000001110100000010000000000
000000000000001000000111100111111101010111100000000000
001000000000000011000000001111111101000111010000000000
000000000000000000000000000111001011010111100000000000
001000100000000000000011101011101111000111010000000000
000000000001110000000110000000000000000000000100000000
001000000000000000000011101001000000000010000000000000
000001000000000001000000011000000000000000000100000000
001010100000000000000010001101000000000010000000000000
000000000000000000000010100001100000000000000100000000
001000000000000000000100000000000000000001000000000000

.ramb_tile 10 13
010000000000000000000000000000000000000000
001000010001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 13
010000000000000000000000010000000000000000000000000000
001000000000000000000010000000000000000000000000000000
111000000000000000000111101000000000010110100000000000
000000000000000000000000001011000000101001010000000000
010000000000000000000010100111111000010011110000000000
011000000000000000000000001101111110100011010000000000
000000000010000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
001100000000100000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
001000000000000000100000000000000000000000000000000000
010000000000000000000000001111001011001001000100000000
001100000000000000000011111001011101101001000100000000

.logic_tile 12 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001010000000000000000000000000000000000000000000000000

.io_tile 13 13
000000000100000000
000100000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000110010
000000000000010000
000000000000000000
000011110000000001
000000000000000010
000000000000000000

.io_tile 0 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000010101111001101110000110000000000
000000000000000000000100000011101001110010110000000001
110000000000000000000000000011100000000000000000000000
010000000000000000000000000000000000000001000000000000
000000000000000000000000001111000001000000000100000000
000000000000000000000000001011101001010000100110000000
000000000000001000000000010000000000000000000000000000
000000000000001001000011100000000000000000000000000000
000000000000000001100110000011000000000000000000000000
000000000000000000100000000000000000000001000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000001011000000000000000000000000
000000000000000000000000000011000000101001010000000000

.logic_tile 2 14
000000000000000000000110110000000000000000000000000000
000000000000001101000010100000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000011101000000111000100100000
000000000000000000000000000001111001001111000000000000
000000000000000101100000000101100000010110100100100000
000000000000000000000000000000000000010110100000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 14
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001001111100000000000000000000000000000
000010100001110000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 14
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
111000000000000111100000001000000000011001100100000000
000000000000000000100000000101001101100110010000000000
010000000000000000000111100000000001000000100100000000
110000000000000000000100000000001010000000000000000000
000000000000000111100000000000001100001100110100000000
000000000000000001000000000000001101001100110000000000
000000000000000000000010000001100000000000000100000000
000000000000000001000000000000000000000001000000000000
000000000000000000000000000001000000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 14
000000000000001000000000000000000001000000100100000000
000000000000001111000000000000001010000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000101000000010000000000000000000000000000
000000000000000000100010100000000000000000000000000000
000000000000000101100000000001001010101000000000000101
000000000000000000000000001111000000111101010001100110
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010101000000000000000100000000
000000000000000000000011100000100000000001000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 14
000000000000000101000010101101001011000000000000000001
000000000000000000000100001101101010001000000000100000
111000000000001000000000010000000000000000000000000000
100000000000001001000010010000000000000000000000000000
010000000000000000000111100000000000000000000000000000
110000000000000001000110000000000000000000000000000000
000000000000000001000010101011011001111111100100000000
000000000000000000000010100011011011101111011000000010
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000101000000000111011000111111100100000000
000000000000000000000000001001011000101111010000000010
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.logic_tile 7 14
000000000000000000000000000000000000000000100100000000
000010100000000000000000000000001011000000000000000000
111000000000000000000000000000001010000100000100000000
100000000000000000000000000000000000000000000000000000
110000000000000001000010001000000000000000000100000000
110000000000000000000000000101000000000010000000000000
000000000000000001000010101011011100010111100000000000
000000000000000000000100001011111111000111010000000000
000000000001000000000010010011000000000000000100000000
000000000000100000000010000000100000000001000010000000
000000000000000000000110100111111010010100000000000000
000000000000000000000010000000110000010100000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000

.logic_tile 8 14
000000000000100000000000000000000000000000000000000000
000000000001010000000011110000000000000000000000000000
111000000000000101100000010111011110101000000000000001
100000000000000000000011010000110000101000000000000000
010000000000000000000110110000000000000000100000000000
010000000000000000010010010000001100000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000111000000000000000000000000000000000000
000001000000001000000000010101011000111111010100000000
000010100000001001000010011011101011111111000000000010
000000000000000000000000000011111000000010100000000000
000000000000000000000010001101110000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
110000000000000001100110001000011100101000000000000000
110000000000000000000000000101010000010100000000000000

.logic_tile 9 14
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
111000000000000101000111000000000000000000000000000000
100000000000001101000100000000000000000000000000000000
010000000000001101000111100000000000000000000000000000
110000001010001011000100000000000000000000000000000000
000000000000000000000110001011011011101111110100100000
000000000000000001000010111001011011001111110000000000
000000000101001000000000000001111010000111110000000000
000000000000100111000000000001001110011111110000000000
000000000000000000000000011011111001110111110100000000
000010000000000000000010010111101001101011110000100000
000000000000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
110000000000001001100000001001001010010111110000000000
110000000000000001100000000101001010101111010000000000

.ramt_tile 10 14
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 14
000000000000000000000000000000000000000000000000000000
000000100000001111000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000010000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000001000000000010000000000000000000000000000
000000000000000111000011010000000000000000000000000000
000000000000000000000000001101111010000000000100000000
000000000000000000000000001011011000010000000101000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000000001000000000101111010000000000
000000000000000000000000001011001000011111100001000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 14
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000110000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000010000000100010
000011110000110000
000000000000000000
000000000000000001
000001010000000010
000000001000000000

.io_tile 0 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 15
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000001101100000011111100101000001
000000000000000000000000001011101001101001010110000010

.logic_tile 2 15
000000000000000000000110001001000001100000010010000000
000001000000000000000000001001101110000000000000000000
111000000000000000000110110000000000000000000000000000
000000000000000000000010000000000000000000000000000000
110000000001000101000000000011111000011111000000000000
010000000000000000100010110011111111101011000000000000
000000000000000000000000000111001101000000100100000000
000000000000000000000000001101101001100000010100000000
000000000000001000000110010000011000100000110000000000
000000000000000001000110000011011110010000110000000011
000000000000000001100110001111001101010000100100000000
000000000000000000000100000011101001110000010100000000
000000000000000001100110000011011000001100000100000000
000000000000000000100100000011111010001000000100000000
010000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 15
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 15
000000000000000000000111000000000000000000100110100001
000000000000000000000100000000001101000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001000000100000110000000
000000000000000000000011000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 15
000000001010000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
111000000000000000000000000111111001000000000100000000
000000000000000000000011000001111111010000000100000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000011000000001110110110000000000
000000000000000000000011111111001011111001110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000010000000000000000000000000000000
000000000000000000000011100000000000000000000000000000

.logic_tile 6 15
000000001100000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000111000111100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000101001100001111100000000000
000000000000000000000000000011011000011111110000000000
000000000000000111100010010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001011000000000010000100000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 15
000000000000000101000000010000000001000000100100000000
000000000000000000100011100000001010000000000110000000
111000000000001101100000000000001010000100000100000000
100000000000000111000000000000000000000000000110000000
010000000000000011100010100000000000000000100100000000
010000000000000000000110000000001101000000000100000000
000000000000000001000000000000000001000110000000000000
000000000000000000000000001111001000001001000010000000
000000000000000001000000000001001110000001010010000000
000000000000000000000010000000010000000001010000000000
000000000000000000000000001101011000010111110000000000
000000000000000000000000000001101100011011110000000000
000000001110000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
010000000000000000000000000000000000000000100100000000
000000000000000000000000000000001011000000000110000000

.logic_tile 8 15
000000000000000000000000010000000000000000000100000000
000000000000000000000011010011000000000010000000000000
111000000000000000000000000000000000000000100100000000
100000000000000000000000000000001110000000000000000000
110000000000000000000000000101100000000000000100000000
110000000000000000000000000000000000000001000000000000
000000000000001000000000000011100000000000000100000000
000000000000000011000000000000100000000001000000000000
000000000000000001000000000111100000000000000100000000
000000000000000011000000000000100000000001000000000000
000000000000000000000000000001000000000000000100000000
000000000000000000000011000000100000000001000000000000
000000000001001000000111100000001100000100000100000000
000000000000101101000111000000000000000000000000000000
000001000000000000000000010000000000000000100100000000
000000000000000000000010110000001111000000000000000000

.logic_tile 9 15
000000000000001000000000010000000001000110000000000000
000000000000000001000010000011001101001001000000000000
111000000000000001100111001001000000010000100100000000
100000000000000000000100001111101011010110100000100001
010001000000001000000011110111011111111100000000000000
110010000000000101000110100011111101100100000000000000
000000000000001001000000011001001101001001100100000000
000000000000000101000010101101011111000110100010100000
000000000000000000000000001111011000000111110000000000
000000000000001111000011111111011101101111110000000000
000001000000000000000000011001001101111001010100000000
000000000000000000000011100101011111110110010010000000
000000000000001000000000000111011001011111110000000000
000000000000001011000011110011001010001111010000000000
000000000000000000000010100001000001101001010100000000
000000000000000000000111110101101111101111010010100000

.ramb_tile 10 15
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 15
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000010010
000000000000110000
001111111000000000
000000111000000000
000000000000000000
000100000000000000
000000000000010010
000000000000110000
000000000000000000
000000000000010001
000000000000000010
000000000000000000

.io_tile 0 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 16
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000000001101000000000111011000001100111000000000
000000000000000001000000000000101111110011000000000000
000000000000000000000010100000001000110011000000000000
000000000000000000000000000111001011001100110000000000
000000000000000000000000000000000001001111000000000000
000000000000000000000010100000001011001111000000000000
000000000000000000000000000000011000000011110000000000
000000000000000000000000000000000000000011110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100001000110000000000000000000000000000000
000000000001000000000010000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000

.ramt_tile 3 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000100000010000000000
000000001000000000000000001101001100010000100000000000
000000000000000000000011101000000000010110100000000000
000000000000000000000100001011000000101001010000000000
000000001010000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 16
000000000000000101000010100000000000000000000000000000
000000000000000101000000000000000000000000000000000000
111000000000000000000000000001011001110100000000000000
100000000000001101000000000001001100111100000000000000
110000000000000001100110000000000000000000000000000000
110000000000000000100100000000000000000000000000000000
000000000000000000000000000001001010011101000100000000
000000000000000000000000001001011000111000100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000001001010110100010100000100
000000000000000000100000001001001000111110100000100000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000110000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000101000010100000011100000100000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001100110000000000000000000000000000000
000000000000001001100100000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000000000011001101010100110110000000
000000000000000000000000000000011010010100110000100000
000000000000000000000000000011011010011101000100000001
000000000000000000000000001011011100111000100000000000

.logic_tile 9 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 1 17
000000000000011000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000010
100000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 2 17
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000001011000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000010010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 3 17
100000000000000000
000000000000000001
010000000001000001
011000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 17
000000000000001010
000011010000000000
000000000000000000
000000000000000001
000000000000000010
000000000000010000
001100000000000000
000000000000001000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 17
000000000000011000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 17
000000000000000000
000000000000000000
000000011000000000
000000001000000000
000000000000001100
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 17
100000000000000000
100000000000001001
010000000000100000
000000000000000001
000000000000001100
000000000000001001
001100000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000000000
000000010000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 17
000000000001100000
001000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
000000000000000000
000000000000001000
000000000000000000
100000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 9 17
100000000000001000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
010100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 10 17
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000010000000010010
000001010000010000
000000000000000000
000000000000000000
000000000000000000
100000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 11 17
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000010010
000000000000110000
001110000000000000
000001010000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.ram_data 3 7
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 10 7
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 3
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 5
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 9
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 10 3
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 1
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 10 5
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.sym 1 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 2 w_lvds_rx_24_d0_SB_LUT4_I1_O_SB_LUT4_I2_O_$glb_ce
.sym 3 lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_R_$glb_sr
.sym 4 w_lvds_rx_09_d1_SB_LUT4_I1_O_SB_LUT4_I2_O_$glb_ce
.sym 5 lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_R_$glb_sr
.sym 6 smi_ctrl_ins.soe_and_reset_$glb_clk
.sym 7 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 8 r_counter_$glb_clk
.sym 39 w_rx_fifo_data[5]
.sym 41 w_rx_09_fifo_data[9]
.sym 43 w_rx_09_fifo_data[11]
.sym 45 w_rx_09_fifo_data[7]
.sym 47 w_rx_09_fifo_data[8]
.sym 49 w_rx_fifo_data[6]
.sym 50 w_rx_09_fifo_data[12]
.sym 53 w_rx_09_fifo_data[10]
.sym 54 w_rx_09_fifo_data[6]
.sym 58 i_rst_b$SB_IO_IN
.sym 88 o_led1$SB_IO_OUT
.sym 135 o_led0$SB_IO_OUT
.sym 145 o_led0$SB_IO_OUT
.sym 177 w_rx_09_fifo_data[13]
.sym 178 w_rx_fifo_data[15]
.sym 179 w_rx_09_fifo_data[14]
.sym 180 w_rx_09_fifo_data[16]
.sym 181 w_rx_09_fifo_data[15]
.sym 182 w_rx_09_fifo_data[17]
.sym 217 o_led1$SB_IO_OUT
.sym 291 w_rx_24_fifo_data[31]
.sym 292 w_rx_fifo_data[31]
.sym 294 w_rx_24_fifo_data[23]
.sym 295 w_rx_24_fifo_data[25]
.sym 296 w_rx_24_fifo_data[29]
.sym 297 w_rx_24_fifo_data[20]
.sym 298 w_rx_24_fifo_data[27]
.sym 318 tx_fifo.rd_addr_gray_wr[4]
.sym 339 o_led1$SB_IO_OUT
.sym 405 w_rx_09_fifo_data[27]
.sym 406 w_rx_09_fifo_data[31]
.sym 407 w_rx_fifo_data[20]
.sym 408 w_rx_fifo_data[27]
.sym 409 w_rx_fifo_data[25]
.sym 410 w_rx_fifo_data[21]
.sym 411 w_rx_09_fifo_data[29]
.sym 412 w_rx_fifo_data[23]
.sym 433 tx_fifo.empty_o_SB_LUT4_I3_O[0]
.sym 485 o_iq_tx_clk_p$SB_IO_OUT
.sym 492 o_iq_tx_clk_n$SB_IO_OUT
.sym 497 o_iq_tx_clk_p$SB_IO_OUT
.sym 509 o_iq_tx_clk_n$SB_IO_OUT
.sym 515 o_iq_tx_clk_p$SB_IO_OUT
.sym 519 w_rx_09_fifo_data[21]
.sym 520 w_rx_09_fifo_data[19]
.sym 521 w_rx_09_fifo_data[23]
.sym 523 w_rx_09_fifo_data[25]
.sym 524 w_rx_09_fifo_data[4]
.sym 525 o_iq_tx_clk_n$SB_IO_OUT
.sym 526 w_rx_09_fifo_data[20]
.sym 530 i_rst_b$SB_IO_IN
.sym 533 w_rx_fifo_push
.sym 538 o_led1$SB_IO_OUT
.sym 552 w_rx_09_fifo_data[29]
.sym 558 o_led1$SB_IO_OUT
.sym 565 o_led1$SB_IO_OUT
.sym 601 o_led0$SB_IO_OUT
.sym 634 w_rx_09_fifo_data[2]
.sym 635 w_rx_09_fifo_data[3]
.sym 637 w_rx_fifo_data[16]
.sym 638 w_rx_09_fifo_data[5]
.sym 639 w_rx_09_fifo_data[18]
.sym 678 w_rx_fifo_data[19]
.sym 683 o_iq_tx_clk_p$SB_IO_OUT
.sym 713 o_iq_tx_clk_p$SB_IO_OUT
.sym 748 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[1]
.sym 749 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[2]
.sym 750 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 751 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 752 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 753 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[7]
.sym 789 $PACKER_GND_NET
.sym 794 o_led1$SB_IO_OUT
.sym 802 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 829 $PACKER_GND_NET
.sym 830 o_iq_tx_clk_p$SB_IO_OUT
.sym 852 o_iq_tx_clk_p$SB_IO_OUT
.sym 860 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[8]
.sym 861 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 862 rx_fifo.rd_addr_gray_wr_r[7]
.sym 863 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[0]
.sym 864 w_rx_fifo_data[1]
.sym 865 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 866 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 867 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
.sym 886 rx_fifo.wr_addr[2]
.sym 912 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[2]
.sym 940 o_iq_tx_clk_p$SB_IO_OUT
.sym 944 w_lvds_rx_09_d1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 970 w_lvds_rx_09_d1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 975 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 976 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 977 rx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 978 rx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 979 rx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 980 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 981 rx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 993 o_led1$SB_IO_OUT
.sym 1000 rx_fifo.wr_addr[5]
.sym 1011 w_rx_fifo_data[1]
.sym 1018 rx_fifo.rd_addr_gray_wr[6]
.sym 1036 w_lvds_rx_09_d1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 1051 $PACKER_VCC_NET
.sym 1054 w_lvds_rx_09_d0
.sym 1055 $PACKER_VCC_NET
.sym 1056 o_led0$SB_IO_OUT
.sym 1061 $PACKER_GND_NET
.sym 1062 $PACKER_GND_NET
.sym 1066 $PACKER_VCC_NET
.sym 1067 $PACKER_VCC_NET
.sym 1069 $PACKER_VCC_NET
.sym 1071 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 1078 $PACKER_VCC_NET
.sym 1079 $PACKER_GND_NET
.sym 1085 $PACKER_VCC_NET
.sym 1086 $PACKER_VCC_NET
.sym 1087 $PACKER_GND_NET
.sym 1088 rx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 1089 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[9]
.sym 1090 w_rx_09_fifo_data[0]
.sym 1091 rx_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[2]
.sym 1092 rx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]
.sym 1093 w_rx_09_fifo_data[1]
.sym 1094 rx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O[3]
.sym 1095 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 1116 $PACKER_VCC_NET
.sym 1160 $PACKER_VCC_NET
.sym 1168 o_iq_tx_clk_p$SB_IO_OUT
.sym 1173 w_lvds_rx_09_d0
.sym 1174 w_lvds_rx_09_d1
.sym 1183 $PACKER_VCC_NET
.sym 1184 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 1188 $PACKER_VCC_NET
.sym 1202 rx_fifo.wr_addr_gray_SB_DFFESR_Q_9_D[2]
.sym 1203 w_lvds_rx_09_d1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 1204 rx_fifo.wr_addr_gray[4]
.sym 1205 rx_fifo.wr_addr_gray[8]
.sym 1206 w_lvds_rx_09_d1_SB_LUT4_I1_O[2]
.sym 1207 rx_fifo.wr_addr[9]
.sym 1208 rx_fifo.wr_addr_gray[7]
.sym 1209 rx_fifo.full_o_SB_LUT4_I3_O[1]
.sym 1211 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 1234 w_rx_24_fifo_data[30]
.sym 1253 $PACKER_VCC_NET
.sym 1271 w_lvds_rx_09_d1
.sym 1278 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 1287 o_iq_tx_clk_p$SB_IO_OUT
.sym 1297 $PACKER_VCC_NET
.sym 1305 $PACKER_VCC_NET
.sym 1316 rx_fifo.wr_addr_gray_rd[9]
.sym 1319 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 1320 rx_fifo.wr_addr_gray_rd[7]
.sym 1321 rx_fifo.wr_addr_gray_rd[8]
.sym 1323 rx_fifo.wr_addr_gray_rd[4]
.sym 1325 io_ctrl_ins.o_data_out[5]
.sym 1355 rx_fifo.wr_addr[9]
.sym 1401 w_lvds_rx_24_d0
.sym 1402 w_lvds_rx_24_d1
.sym 1411 $PACKER_VCC_NET
.sym 1412 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 1419 $PACKER_VCC_NET
.sym 1431 w_lvds_rx_24_d0_SB_LUT4_I1_O[0]
.sym 1432 w_lvds_rx_24_d1
.sym 1433 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 1435 w_lvds_rx_24_d0
.sym 1437 w_lvds_rx_24_d1_SB_LUT4_I2_O[0]
.sym 1450 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 1467 $PACKER_VCC_NET
.sym 1480 w_lvds_rx_09_d0
.sym 1485 rx_fifo.wr_addr_gray_rd[4]
.sym 1510 o_led1$SB_IO_OUT
.sym 1512 o_led0$SB_IO_OUT
.sym 1551 w_lvds_rx_24_d1_SB_LUT4_I2_O[2]
.sym 1592 lvds_rx_24_inst.r_state_if_SB_DFFER_Q_E
.sym 1625 o_shdn_tx_lna$SB_IO_OUT
.sym 1685 w_lvds_rx_24_d1_SB_LUT4_I2_O[2]
.sym 1697 lvds_rx_24_inst.r_state_if_SB_DFFER_Q_E
.sym 1713 w_lvds_rx_24_d1_SB_LUT4_I2_O[2]
.sym 1879 w_rx_fifo_data[9]
.sym 1885 w_rx_fifo_data[7]
.sym 1886 w_rx_fifo_data[8]
.sym 1939 w_rx_09_fifo_data[5]
.sym 1950 w_rx_09_fifo_data[11]
.sym 1956 w_rx_09_fifo_data[16]
.sym 1973 w_rx_24_fifo_data[5]
.sym 1975 w_rx_09_fifo_data[7]
.sym 1979 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 1987 w_rx_09_fifo_data[9]
.sym 1991 w_rx_09_fifo_data[5]
.sym 1997 o_led1$SB_IO_OUT
.sym 2002 w_rx_24_fifo_data[5]
.sym 2003 o_led1$SB_IO_OUT
.sym 2004 w_rx_09_fifo_data[5]
.sym 2014 w_rx_09_fifo_data[7]
.sym 2017 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 2026 w_rx_09_fifo_data[9]
.sym 2029 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 2038 w_rx_09_fifo_data[5]
.sym 2039 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 2048 w_lvds_rx_09_d1_SB_LUT4_I1_O_SB_LUT4_I2_O_$glb_ce
.sym 2049 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 2050 lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_R_$glb_sr
.sym 2063 w_rx_fifo_data[14]
.sym 2065 w_rx_fifo_data[10]
.sym 2066 w_rx_24_fifo_data[12]
.sym 2067 w_rx_fifo_data[11]
.sym 2068 w_rx_24_fifo_data[13]
.sym 2070 w_rx_fifo_data[13]
.sym 2078 w_rx_fifo_push
.sym 2081 w_rx_24_fifo_data[7]
.sym 2096 w_rx_fifo_data[5]
.sym 2106 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 2108 w_rx_24_fifo_data[5]
.sym 2113 w_rx_24_fifo_data[8]
.sym 2120 w_rx_24_fifo_data[13]
.sym 2123 w_rx_24_fifo_data[3]
.sym 2124 w_rx_24_fifo_data[9]
.sym 2125 w_rx_fifo_data[15]
.sym 2127 w_lvds_rx_24_d1_SB_LUT4_I2_O[2]
.sym 2129 w_rx_24_fifo_data[15]
.sym 2141 o_led1$SB_IO_OUT
.sym 2152 w_rx_09_fifo_data[8]
.sym 2154 w_rx_09_fifo_data[4]
.sym 2158 w_rx_09_fifo_data[10]
.sym 2167 w_rx_09_fifo_data[6]
.sym 2175 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 2176 w_rx_24_fifo_data[6]
.sym 2181 o_led1$SB_IO_OUT
.sym 2185 w_rx_09_fifo_data[6]
.sym 2186 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 2197 o_led1$SB_IO_OUT
.sym 2198 w_rx_24_fifo_data[6]
.sym 2199 w_rx_09_fifo_data[6]
.sym 2204 w_rx_09_fifo_data[10]
.sym 2205 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 2221 w_rx_09_fifo_data[8]
.sym 2224 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 2228 w_rx_09_fifo_data[4]
.sym 2229 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 2231 w_lvds_rx_09_d1_SB_LUT4_I1_O_SB_LUT4_I2_O_$glb_ce
.sym 2232 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 2233 lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_R_$glb_sr
.sym 2234 w_rx_24_fifo_data[6]
.sym 2235 w_rx_24_fifo_data[9]
.sym 2236 w_rx_24_fifo_data[5]
.sym 2237 w_rx_24_fifo_data[17]
.sym 2238 w_rx_24_fifo_data[8]
.sym 2239 w_rx_24_fifo_data[14]
.sym 2240 w_rx_24_fifo_data[11]
.sym 2241 w_rx_24_fifo_data[10]
.sym 2248 w_rx_09_fifo_data[4]
.sym 2259 w_rx_fifo_data[6]
.sym 2260 w_rx_24_fifo_data[12]
.sym 2261 w_rx_09_fifo_data[12]
.sym 2263 tx_fifo.wr_addr_gray_rd[7]
.sym 2266 rx_fifo.wr_addr[3]
.sym 2267 tx_fifo.wr_addr_gray_rd[1]
.sym 2269 tx_fifo.wr_addr_gray_rd[2]
.sym 2276 w_rx_09_fifo_data[17]
.sym 2281 w_rx_09_fifo_data[4]
.sym 2287 w_rx_09_fifo_data[11]
.sym 2289 w_rx_09_fifo_data[14]
.sym 2297 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 2298 w_rx_09_fifo_data[12]
.sym 2303 w_rx_09_fifo_data[13]
.sym 2305 o_led1$SB_IO_OUT
.sym 2315 w_rx_09_fifo_data[15]
.sym 2318 w_rx_24_fifo_data[15]
.sym 2320 w_rx_09_fifo_data[11]
.sym 2323 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 2327 w_rx_24_fifo_data[15]
.sym 2328 w_rx_09_fifo_data[15]
.sym 2329 o_led1$SB_IO_OUT
.sym 2332 w_rx_09_fifo_data[12]
.sym 2335 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 2338 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 2339 w_rx_09_fifo_data[14]
.sym 2344 w_rx_09_fifo_data[13]
.sym 2345 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 2350 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 2352 w_rx_09_fifo_data[15]
.sym 2366 w_lvds_rx_09_d1_SB_LUT4_I1_O_SB_LUT4_I2_O_$glb_ce
.sym 2367 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 2368 lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_R_$glb_sr
.sym 2369 tx_fifo.empty_o_SB_DFFNSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 2370 tx_fifo.empty_o_SB_LUT4_I3_O[0]
.sym 2371 w_rx_fifo_data[17]
.sym 2374 tx_fifo.empty_o_SB_DFFNSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 2375 w_rx_fifo_data[4]
.sym 2376 w_rx_fifo_data[12]
.sym 2394 w_rx_fifo_data[5]
.sym 2395 w_rx_24_fifo_data[17]
.sym 2396 w_rx_fifo_data[23]
.sym 2397 w_rx_24_fifo_data[4]
.sym 2403 w_rx_09_fifo_data[4]
.sym 2416 w_rx_09_fifo_data[5]
.sym 2422 w_rx_24_fifo_data[31]
.sym 2423 w_rx_09_fifo_data[31]
.sym 2425 w_rx_24_fifo_data[23]
.sym 2426 w_rx_24_fifo_data[25]
.sym 2427 w_rx_24_fifo_data[29]
.sym 2432 o_led1$SB_IO_OUT
.sym 2438 w_lvds_rx_24_d1_SB_LUT4_I2_O[2]
.sym 2445 w_rx_24_fifo_data[27]
.sym 2448 w_rx_24_fifo_data[21]
.sym 2449 w_rx_24_fifo_data[18]
.sym 2455 w_lvds_rx_24_d1_SB_LUT4_I2_O[2]
.sym 2456 w_rx_24_fifo_data[29]
.sym 2461 w_rx_09_fifo_data[31]
.sym 2462 w_rx_24_fifo_data[31]
.sym 2463 o_led1$SB_IO_OUT
.sym 2474 w_lvds_rx_24_d1_SB_LUT4_I2_O[2]
.sym 2475 w_rx_24_fifo_data[21]
.sym 2479 w_lvds_rx_24_d1_SB_LUT4_I2_O[2]
.sym 2480 w_rx_24_fifo_data[23]
.sym 2485 w_rx_24_fifo_data[27]
.sym 2488 w_lvds_rx_24_d1_SB_LUT4_I2_O[2]
.sym 2491 w_rx_24_fifo_data[18]
.sym 2493 w_lvds_rx_24_d1_SB_LUT4_I2_O[2]
.sym 2498 w_lvds_rx_24_d1_SB_LUT4_I2_O[2]
.sym 2500 w_rx_24_fifo_data[25]
.sym 2501 w_lvds_rx_24_d0_SB_LUT4_I1_O_SB_LUT4_I2_O_$glb_ce
.sym 2502 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 2503 lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_R_$glb_sr
.sym 2504 w_rx_24_fifo_data[4]
.sym 2505 w_rx_24_fifo_data[22]
.sym 2506 w_rx_24_fifo_data[21]
.sym 2507 w_rx_24_fifo_data[24]
.sym 2508 w_rx_24_fifo_data[19]
.sym 2509 w_rx_24_fifo_data[26]
.sym 2510 w_rx_24_fifo_data[28]
.sym 2511 w_rx_fifo_data[22]
.sym 2513 tx_fifo.empty_o_SB_DFFNSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 2518 w_rx_24_fifo_data[29]
.sym 2519 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 2520 w_rx_fifo_data[31]
.sym 2523 tx_fifo.empty_o_SB_DFFNSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 2530 w_rx_fifo_data[21]
.sym 2531 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 2535 w_rx_24_fifo_data[18]
.sym 2537 w_rx_24_fifo_data[2]
.sym 2544 w_rx_fifo_data[25]
.sym 2546 w_rx_09_fifo_data[16]
.sym 2557 w_rx_09_fifo_data[27]
.sym 2559 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 2560 w_rx_24_fifo_data[23]
.sym 2561 w_rx_09_fifo_data[25]
.sym 2563 w_rx_09_fifo_data[29]
.sym 2564 w_rx_24_fifo_data[27]
.sym 2565 w_rx_09_fifo_data[21]
.sym 2567 w_rx_09_fifo_data[23]
.sym 2569 w_rx_24_fifo_data[25]
.sym 2571 w_rx_24_fifo_data[20]
.sym 2572 w_rx_09_fifo_data[20]
.sym 2573 o_led1$SB_IO_OUT
.sym 2575 w_rx_24_fifo_data[21]
.sym 2583 o_led1$SB_IO_OUT
.sym 2590 w_rx_09_fifo_data[25]
.sym 2592 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 2597 w_rx_09_fifo_data[29]
.sym 2599 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 2603 w_rx_24_fifo_data[20]
.sym 2604 w_rx_09_fifo_data[20]
.sym 2605 o_led1$SB_IO_OUT
.sym 2608 o_led1$SB_IO_OUT
.sym 2609 w_rx_09_fifo_data[27]
.sym 2610 w_rx_24_fifo_data[27]
.sym 2614 w_rx_09_fifo_data[25]
.sym 2615 w_rx_24_fifo_data[25]
.sym 2617 o_led1$SB_IO_OUT
.sym 2620 w_rx_09_fifo_data[21]
.sym 2622 o_led1$SB_IO_OUT
.sym 2623 w_rx_24_fifo_data[21]
.sym 2626 w_rx_09_fifo_data[27]
.sym 2628 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 2632 w_rx_24_fifo_data[23]
.sym 2634 w_rx_09_fifo_data[23]
.sym 2635 o_led1$SB_IO_OUT
.sym 2636 w_lvds_rx_09_d1_SB_LUT4_I1_O_SB_LUT4_I2_O_$glb_ce
.sym 2637 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 2638 lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_R_$glb_sr
.sym 2639 w_rx_09_fifo_data[22]
.sym 2640 w_rx_09_fifo_data[26]
.sym 2641 w_rx_fifo_data[28]
.sym 2642 w_rx_fifo_data[26]
.sym 2643 w_rx_09_fifo_data[24]
.sym 2644 w_rx_09_fifo_data[30]
.sym 2645 w_rx_fifo_data[19]
.sym 2646 w_rx_09_fifo_data[28]
.sym 2648 rx_fifo.wr_addr[9]
.sym 2649 rx_fifo.wr_addr[9]
.sym 2653 o_led0$SB_IO_OUT
.sym 2654 w_rx_24_fifo_data[24]
.sym 2656 w_rx_fifo_data[22]
.sym 2657 w_rx_fifo_data[20]
.sym 2663 w_rx_24_fifo_data[3]
.sym 2664 w_rx_09_fifo_data[24]
.sym 2666 w_rx_fifo_data[27]
.sym 2672 w_lvds_rx_24_d1_SB_LUT4_I2_O[2]
.sym 2676 w_rx_fifo_data[16]
.sym 2680 o_led1$SB_IO_OUT
.sym 2686 o_led0$SB_IO_OUT
.sym 2693 w_rx_09_fifo_data[2]
.sym 2698 w_rx_09_fifo_data[18]
.sym 2707 w_rx_09_fifo_data[17]
.sym 2709 w_rx_09_fifo_data[19]
.sym 2710 w_rx_09_fifo_data[23]
.sym 2712 o_iq_tx_clk_p$SB_IO_OUT
.sym 2715 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 2716 w_rx_09_fifo_data[21]
.sym 2726 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 2728 w_rx_09_fifo_data[19]
.sym 2731 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 2734 w_rx_09_fifo_data[17]
.sym 2738 w_rx_09_fifo_data[21]
.sym 2740 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 2749 w_rx_09_fifo_data[23]
.sym 2752 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 2755 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 2757 w_rx_09_fifo_data[2]
.sym 2763 o_iq_tx_clk_p$SB_IO_OUT
.sym 2767 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 2770 w_rx_09_fifo_data[18]
.sym 2771 w_lvds_rx_09_d1_SB_LUT4_I1_O_SB_LUT4_I2_O_$glb_ce
.sym 2772 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 2773 lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_R_$glb_sr
.sym 2775 w_rx_fifo_data[2]
.sym 2776 w_rx_24_fifo_data[16]
.sym 2777 w_rx_24_fifo_data[18]
.sym 2778 w_rx_24_fifo_data[2]
.sym 2779 w_rx_fifo_data[3]
.sym 2780 w_rx_24_fifo_data[3]
.sym 2781 w_rx_fifo_data[18]
.sym 2801 rx_fifo.wr_addr[6]
.sym 2805 rx_fifo.wr_addr[3]
.sym 2809 rx_fifo.wr_en_i_SB_LUT4_I2_O
.sym 2828 w_rx_09_fifo_data[0]
.sym 2829 w_rx_09_fifo_data[3]
.sym 2837 w_rx_09_fifo_data[16]
.sym 2838 w_rx_09_fifo_data[1]
.sym 2845 w_rx_24_fifo_data[16]
.sym 2853 o_led1$SB_IO_OUT
.sym 2854 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 2868 w_rx_09_fifo_data[0]
.sym 2869 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 2872 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 2874 w_rx_09_fifo_data[1]
.sym 2884 w_rx_24_fifo_data[16]
.sym 2885 o_led1$SB_IO_OUT
.sym 2887 w_rx_09_fifo_data[16]
.sym 2891 w_rx_09_fifo_data[3]
.sym 2893 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 2896 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 2899 w_rx_09_fifo_data[16]
.sym 2906 w_lvds_rx_09_d1_SB_LUT4_I1_O_SB_LUT4_I2_O_$glb_ce
.sym 2907 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 2908 lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_R_$glb_sr
.sym 2909 rx_fifo.wr_addr[2]
.sym 2911 $PACKER_GND_NET
.sym 2913 rx_fifo.wr_addr[7]
.sym 2914 rx_fifo.wr_addr[8]
.sym 2915 w_rx_fifo_data[0]
.sym 2920 o_led0$SB_IO_OUT
.sym 2926 w_rx_09_fifo_data[1]
.sym 2932 w_rx_09_fifo_data[0]
.sym 2933 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 2934 rx_fifo.wr_addr[7]
.sym 2937 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 2938 w_rx_24_fifo_data[0]
.sym 2941 w_rx_24_fifo_data[1]
.sym 2942 rx_fifo.wr_addr[2]
.sym 2947 rx_fifo.rd_addr_gray_wr[3]
.sym 2950 w_rx_09_fifo_data[0]
.sym 2956 w_rx_09_fifo_data[1]
.sym 2978 rx_fifo.wr_addr[5]
.sym 2979 rx_fifo.wr_addr[6]
.sym 2980 rx_fifo.wr_addr[4]
.sym 2983 rx_fifo.wr_addr[8]
.sym 2986 rx_fifo.wr_addr[2]
.sym 2989 rx_fifo.wr_addr[3]
.sym 2990 rx_fifo.wr_addr[7]
.sym 2991 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 2994 $nextpnr_ICESTORM_LC_7$O
.sym 2997 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 3000 rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[2]
.sym 3003 rx_fifo.wr_addr[2]
.sym 3006 rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[3]
.sym 3009 rx_fifo.wr_addr[3]
.sym 3010 rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[2]
.sym 3012 rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[4]
.sym 3014 rx_fifo.wr_addr[4]
.sym 3016 rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[3]
.sym 3018 rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[5]
.sym 3021 rx_fifo.wr_addr[5]
.sym 3022 rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[4]
.sym 3024 rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[6]
.sym 3027 rx_fifo.wr_addr[6]
.sym 3028 rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[5]
.sym 3030 rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[7]
.sym 3032 rx_fifo.wr_addr[7]
.sym 3034 rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[6]
.sym 3036 rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[8]
.sym 3039 rx_fifo.wr_addr[8]
.sym 3040 rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[7]
.sym 3044 rx_fifo.wr_addr[5]
.sym 3045 rx_fifo.wr_addr[6]
.sym 3046 rx_fifo.wr_addr[4]
.sym 3047 rx_fifo.wr_addr[3]
.sym 3048 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 3049 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 3050 rx_fifo.wr_addr[0]
.sym 3051 rx_fifo.wr_addr_gray[5]
.sym 3060 w_rx_fifo_pulled_data[3]
.sym 3063 w_rx_fifo_data[25]
.sym 3067 w_rx_09_fifo_data[0]
.sym 3068 rx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 3069 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[1]
.sym 3071 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 3072 rx_fifo.full_o_SB_LUT4_I3_O[2]
.sym 3074 rx_fifo.wr_addr[8]
.sym 3075 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 3079 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[7]
.sym 3080 rx_fifo.rd_addr_gray_wr_r[7]
.sym 3084 rx_fifo.rd_addr_gray_wr_r[5]
.sym 3086 rx_fifo.rd_addr_gray_wr[7]
.sym 3088 w_rx_09_fifo_data[0]
.sym 3091 rx_fifo.wr_addr[9]
.sym 3092 rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[8]
.sym 3098 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 3101 o_led1$SB_IO_OUT
.sym 3102 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 3103 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 3104 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[7]
.sym 3107 rx_fifo.rd_addr_gray_wr_r[7]
.sym 3109 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 3112 rx_fifo.rd_addr_gray_wr[6]
.sym 3113 rx_fifo.rd_addr_gray_wr_r[5]
.sym 3115 rx_fifo.rd_addr_gray_wr[7]
.sym 3116 rx_fifo.rd_addr_gray_wr[3]
.sym 3119 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 3123 w_rx_09_fifo_data[1]
.sym 3125 w_rx_24_fifo_data[1]
.sym 3128 rx_fifo.wr_addr[9]
.sym 3132 rx_fifo.wr_addr[9]
.sym 3133 rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[8]
.sym 3136 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 3137 rx_fifo.rd_addr_gray_wr_r[5]
.sym 3144 rx_fifo.rd_addr_gray_wr[7]
.sym 3148 rx_fifo.rd_addr_gray_wr_r[7]
.sym 3149 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 3150 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[7]
.sym 3155 w_rx_09_fifo_data[1]
.sym 3156 o_led1$SB_IO_OUT
.sym 3157 w_rx_24_fifo_data[1]
.sym 3160 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 3161 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 3162 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 3163 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 3168 rx_fifo.rd_addr_gray_wr[6]
.sym 3174 rx_fifo.rd_addr_gray_wr[3]
.sym 3177 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 3179 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 3180 w_rx_fifo_full
.sym 3181 rx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 3182 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 3183 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 3184 rx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O[2]
.sym 3185 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 3186 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 3194 w_rx_fifo_push
.sym 3199 w_rx_fifo_data[16]
.sym 3204 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 3205 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[2]
.sym 3206 w_lvds_rx_09_d1_SB_LUT4_I1_O[1]
.sym 3207 w_lvds_rx_24_d1_SB_LUT4_I2_O[2]
.sym 3208 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 3209 rx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 3210 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 3211 rx_fifo.rd_addr_gray_wr_r[9]
.sym 3212 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 3213 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 3214 w_rx_fifo_full
.sym 3216 i_rst_b$SB_IO_IN
.sym 3220 o_led1$SB_IO_OUT
.sym 3221 w_lvds_rx_09_d1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 3222 rx_fifo.wr_en_i_SB_LUT4_I2_O
.sym 3232 rx_fifo.wr_addr[5]
.sym 3233 rx_fifo.wr_addr[6]
.sym 3234 rx_fifo.wr_addr[4]
.sym 3237 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 3238 rx_fifo.wr_addr[0]
.sym 3240 rx_fifo.wr_addr[7]
.sym 3243 rx_fifo.wr_addr[3]
.sym 3246 rx_fifo.wr_addr[0]
.sym 3248 rx_fifo.wr_addr[2]
.sym 3264 $nextpnr_ICESTORM_LC_2$O
.sym 3266 rx_fifo.wr_addr[0]
.sym 3270 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[2]
.sym 3273 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 3274 rx_fifo.wr_addr[0]
.sym 3276 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[3]
.sym 3279 rx_fifo.wr_addr[2]
.sym 3280 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[2]
.sym 3282 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[4]
.sym 3284 rx_fifo.wr_addr[3]
.sym 3286 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[3]
.sym 3288 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[5]
.sym 3291 rx_fifo.wr_addr[4]
.sym 3292 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[4]
.sym 3294 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[6]
.sym 3296 rx_fifo.wr_addr[5]
.sym 3298 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[5]
.sym 3300 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[7]
.sym 3302 rx_fifo.wr_addr[6]
.sym 3304 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[6]
.sym 3306 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[8]
.sym 3309 rx_fifo.wr_addr[7]
.sym 3310 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[7]
.sym 3314 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 3315 rx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_2_I0[0]
.sym 3316 rx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O[0]
.sym 3317 rx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 3318 w_rx_24_fifo_data[30]
.sym 3319 rx_fifo.wr_addr_gray_SB_DFFESR_Q_9_D[0]
.sym 3320 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 3321 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 3326 $PACKER_VCC_NET
.sym 3327 rx_fifo.empty_o_SB_LUT4_I3_I1_SB_LUT4_O_I2[3]
.sym 3328 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 3332 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 3334 rx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 3335 rx_fifo.rd_addr_gray_wr_r[5]
.sym 3336 rx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 3338 rx_fifo.rd_addr_gray_wr_r[2]
.sym 3339 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 3340 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[1]
.sym 3345 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 3349 w_lvds_rx_24_d1_SB_LUT4_I2_O[2]
.sym 3362 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[8]
.sym 3368 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 3369 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 3370 w_rx_fifo_push
.sym 3371 rx_fifo.rd_addr_gray_wr_r[7]
.sym 3372 rx_fifo.wr_addr[9]
.sym 3373 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 3374 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 3375 w_lvds_rx_09_d0
.sym 3376 w_lvds_rx_09_d1
.sym 3378 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 3379 rx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 3380 rx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 3381 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 3382 rx_fifo.wr_addr[8]
.sym 3387 rx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]
.sym 3389 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 3390 w_lvds_rx_09_d1_SB_LUT4_I1_O[1]
.sym 3391 rx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 3393 rx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 3399 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[9]
.sym 3402 rx_fifo.wr_addr[8]
.sym 3403 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[8]
.sym 3406 rx_fifo.wr_addr[9]
.sym 3409 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[9]
.sym 3412 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 3413 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 3414 w_lvds_rx_09_d1
.sym 3415 w_lvds_rx_09_d1_SB_LUT4_I1_O[1]
.sym 3419 rx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 3420 rx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 3424 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 3425 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 3426 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 3430 w_lvds_rx_09_d0
.sym 3436 rx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]
.sym 3437 rx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 3438 rx_fifo.rd_addr_gray_wr_r[7]
.sym 3439 rx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 3442 w_rx_fifo_push
.sym 3444 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 3445 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 3446 w_lvds_rx_09_d1_SB_LUT4_I1_O_SB_LUT4_I2_O_$glb_ce
.sym 3447 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 3449 rx_fifo.full_o_SB_LUT4_I3_O[3]
.sym 3450 rx_fifo.wr_addr_gray_SB_DFFESR_Q_9_D[3]
.sym 3451 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 3452 rx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O[1]
.sym 3453 rx_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[1]
.sym 3455 rx_fifo.rd_addr_gray_wr_r[2]
.sym 3456 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[1]
.sym 3464 w_rx_fifo_push
.sym 3466 rx_fifo.rd_addr_gray_wr[3]
.sym 3475 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 3478 w_rx_24_fifo_data[0]
.sym 3480 w_rx_24_fifo_data[1]
.sym 3482 w_rx_fifo_push
.sym 3491 w_lvds_rx_09_d1
.sym 3503 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[9]
.sym 3505 rx_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[2]
.sym 3507 i_rst_b$SB_IO_IN
.sym 3509 rx_fifo.full_o_SB_LUT4_I3_O[1]
.sym 3510 rx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 3513 rx_fifo.wr_en_i_SB_LUT4_I2_O
.sym 3514 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 3517 rx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 3518 w_lvds_rx_09_d0
.sym 3521 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 3522 rx_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[1]
.sym 3525 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 3527 w_lvds_rx_09_d1
.sym 3530 w_lvds_rx_09_d1_SB_LUT4_I1_O[2]
.sym 3533 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[1]
.sym 3535 rx_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[1]
.sym 3536 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 3537 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[1]
.sym 3538 rx_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[2]
.sym 3541 i_rst_b$SB_IO_IN
.sym 3543 w_lvds_rx_09_d1_SB_LUT4_I1_O[2]
.sym 3550 rx_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[2]
.sym 3555 rx_fifo.full_o_SB_LUT4_I3_O[1]
.sym 3559 w_lvds_rx_09_d1
.sym 3560 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 3561 w_lvds_rx_09_d0
.sym 3562 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 3565 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[9]
.sym 3572 rx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 3573 rx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 3577 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[9]
.sym 3579 rx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 3581 rx_fifo.wr_en_i_SB_LUT4_I2_O
.sym 3582 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 3583 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 3586 lvds_rx_09_inst.r_state_if_SB_DFFER_Q_E
.sym 3587 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 3588 lvds_rx_09_inst.r_state_if_SB_DFFER_Q_E
.sym 3590 rx_fifo.wr_en_i_SB_LUT4_I2_O
.sym 3591 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 3597 rx_fifo.rd_addr_gray_wr[4]
.sym 3602 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 3603 rx_fifo.rd_addr_gray_wr_r[5]
.sym 3605 rx_fifo.rd_addr_gray_wr[7]
.sym 3609 rx_fifo.full_o_SB_LUT4_I3_O[2]
.sym 3610 rx_fifo.wr_addr_gray_rd[8]
.sym 3612 rx_fifo.full_o_SB_LUT4_I3_O[2]
.sym 3613 rx_fifo.rd_addr_gray_wr[2]
.sym 3615 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 3639 rx_fifo.wr_addr_gray[4]
.sym 3642 rx_fifo.wr_addr[9]
.sym 3643 rx_fifo.wr_addr_gray[7]
.sym 3648 rx_fifo.wr_addr_gray[8]
.sym 3657 w_lvds_rx_09_d0
.sym 3660 w_lvds_rx_09_d1
.sym 3671 rx_fifo.wr_addr[9]
.sym 3688 w_lvds_rx_09_d1
.sym 3689 w_lvds_rx_09_d0
.sym 3696 rx_fifo.wr_addr_gray[7]
.sym 3701 rx_fifo.wr_addr_gray[8]
.sym 3713 rx_fifo.wr_addr_gray[4]
.sym 3717 r_counter_$glb_clk
.sym 3721 w_rx_24_fifo_data[0]
.sym 3722 w_rx_24_fifo_data[1]
.sym 3731 rx_fifo.wr_addr_gray_rd[9]
.sym 3732 rx_fifo.wr_en_i_SB_LUT4_I2_O
.sym 3739 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 3740 i_rst_b$SB_IO_IN
.sym 3741 rx_fifo.wr_addr_gray_rd[7]
.sym 3746 w_lvds_rx_24_d1_SB_LUT4_I2_O[2]
.sym 3753 w_lvds_rx_24_d0_SB_LUT4_I1_O[0]
.sym 3755 o_led1$SB_IO_OUT
.sym 3779 w_lvds_rx_24_d1_SB_LUT4_I2_O[2]
.sym 3788 w_lvds_rx_24_d0
.sym 3790 lvds_rx_24_inst.r_state_if_SB_DFFER_Q_E
.sym 3793 w_lvds_rx_24_d1
.sym 3795 w_lvds_rx_24_d1_SB_LUT4_I2_O[0]
.sym 3799 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 3811 w_lvds_rx_24_d1
.sym 3812 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 3813 w_lvds_rx_24_d1_SB_LUT4_I2_O[2]
.sym 3814 w_lvds_rx_24_d0
.sym 3818 w_lvds_rx_24_d1
.sym 3823 w_lvds_rx_24_d1_SB_LUT4_I2_O[0]
.sym 3824 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 3825 w_lvds_rx_24_d1_SB_LUT4_I2_O[2]
.sym 3836 w_lvds_rx_24_d0
.sym 3847 w_lvds_rx_24_d1
.sym 3848 w_lvds_rx_24_d0
.sym 3851 lvds_rx_24_inst.r_state_if_SB_DFFER_Q_E
.sym 3852 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 3853 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 3854 w_lvds_rx_24_d1_SB_LUT4_I2_O[1]
.sym 3856 w_lvds_rx_24_d1_SB_LUT4_I2_O_SB_LUT4_I0_O
.sym 3857 w_lvds_rx_24_d1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_Q[1]
.sym 3858 lvds_rx_24_inst.r_state_if_SB_DFFER_Q_E
.sym 3859 w_lvds_rx_24_d1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q[0]
.sym 3860 w_lvds_rx_24_d1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_Q[0]
.sym 3874 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 3884 w_lvds_rx_24_d1_SB_LUT4_I2_O[2]
.sym 3910 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 3922 w_lvds_rx_24_d1_SB_LUT4_I2_O[0]
.sym 3925 lvds_rx_24_inst.r_state_if_SB_DFFER_Q_E
.sym 3930 w_lvds_rx_24_d1_SB_LUT4_I2_O[2]
.sym 3982 w_lvds_rx_24_d1_SB_LUT4_I2_O[2]
.sym 3983 w_lvds_rx_24_d1_SB_LUT4_I2_O[0]
.sym 3984 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 3986 lvds_rx_24_inst.r_state_if_SB_DFFER_Q_E
.sym 3987 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 3988 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 3990 w_lvds_rx_24_d1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q[1]
.sym 3991 w_lvds_rx_24_d1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q[2]
.sym 3992 lvds_rx_24_inst.r_phase_count[1]
.sym 3993 w_lvds_rx_24_d1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q_SB_LUT4_O_I3[1]
.sym 4008 w_lvds_rx_24_d1_SB_LUT4_I2_O[1]
.sym 4138 o_led0$SB_IO_OUT
.sym 4207 o_led1$SB_IO_OUT
.sym 4238 w_rx_fifo_pulled_data[8]
.sym 4242 w_rx_fifo_pulled_data[10]
.sym 4251 w_rx_24_fifo_data[14]
.sym 4258 w_rx_24_fifo_data[28]
.sym 4280 o_led1$SB_IO_OUT
.sym 4281 o_led1$SB_IO_OUT
.sym 4285 w_rx_09_fifo_data[7]
.sym 4288 w_rx_24_fifo_data[7]
.sym 4289 w_rx_09_fifo_data[9]
.sym 4295 w_rx_24_fifo_data[8]
.sym 4297 o_led1$SB_IO_OUT
.sym 4303 w_rx_09_fifo_data[8]
.sym 4305 w_rx_24_fifo_data[9]
.sym 4313 w_rx_09_fifo_data[9]
.sym 4314 o_led1$SB_IO_OUT
.sym 4315 w_rx_24_fifo_data[9]
.sym 4348 w_rx_09_fifo_data[7]
.sym 4349 o_led1$SB_IO_OUT
.sym 4350 w_rx_24_fifo_data[7]
.sym 4354 w_rx_09_fifo_data[8]
.sym 4355 o_led1$SB_IO_OUT
.sym 4357 w_rx_24_fifo_data[8]
.sym 4366 w_rx_fifo_pulled_data[9]
.sym 4370 w_rx_fifo_pulled_data[11]
.sym 4377 $PACKER_VCC_NET
.sym 4379 tx_fifo.wr_addr_gray_rd[7]
.sym 4381 tx_fifo.wr_addr_gray_rd[1]
.sym 4383 tx_fifo.wr_addr_gray_rd[2]
.sym 4388 rx_fifo.wr_addr[3]
.sym 4390 rx_fifo.wr_addr[4]
.sym 4399 rx_fifo.wr_addr[5]
.sym 4403 rx_fifo.wr_addr[0]
.sym 4408 o_led1$SB_IO_OUT
.sym 4411 w_rx_fifo_data[7]
.sym 4417 o_led1$SB_IO_OUT
.sym 4419 rx_fifo.wr_addr[2]
.sym 4422 rx_fifo.wr_addr[8]
.sym 4425 w_rx_24_fifo_data[7]
.sym 4426 w_rx_fifo_data[13]
.sym 4427 rx_fifo.wr_addr[9]
.sym 4428 rx_fifo.wr_addr[7]
.sym 4429 w_rx_24_fifo_data[5]
.sym 4430 w_rx_fifo_pull
.sym 4447 w_rx_24_fifo_data[14]
.sym 4448 w_rx_09_fifo_data[10]
.sym 4449 w_rx_24_fifo_data[10]
.sym 4455 w_rx_24_fifo_data[13]
.sym 4456 w_rx_24_fifo_data[11]
.sym 4458 w_lvds_rx_24_d1_SB_LUT4_I2_O[2]
.sym 4460 w_rx_09_fifo_data[14]
.sym 4462 w_rx_09_fifo_data[11]
.sym 4465 o_led1$SB_IO_OUT
.sym 4466 w_rx_09_fifo_data[13]
.sym 4476 o_led1$SB_IO_OUT
.sym 4477 w_rx_09_fifo_data[14]
.sym 4478 w_rx_24_fifo_data[14]
.sym 4487 w_rx_09_fifo_data[10]
.sym 4488 w_rx_24_fifo_data[10]
.sym 4490 o_led1$SB_IO_OUT
.sym 4493 w_rx_24_fifo_data[10]
.sym 4494 w_lvds_rx_24_d1_SB_LUT4_I2_O[2]
.sym 4499 w_rx_09_fifo_data[11]
.sym 4500 w_rx_24_fifo_data[11]
.sym 4502 o_led1$SB_IO_OUT
.sym 4507 w_rx_24_fifo_data[11]
.sym 4508 w_lvds_rx_24_d1_SB_LUT4_I2_O[2]
.sym 4517 o_led1$SB_IO_OUT
.sym 4519 w_rx_09_fifo_data[13]
.sym 4520 w_rx_24_fifo_data[13]
.sym 4521 w_lvds_rx_24_d0_SB_LUT4_I1_O_SB_LUT4_I2_O_$glb_ce
.sym 4522 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 4523 lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_R_$glb_sr
.sym 4525 w_rx_fifo_pulled_data[12]
.sym 4529 w_rx_fifo_pulled_data[14]
.sym 4546 w_rx_fifo_data[11]
.sym 4551 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 4552 rx_fifo.wr_addr[4]
.sym 4553 o_led1$SB_IO_OUT
.sym 4555 tx_fifo.empty_o_SB_LUT4_I3_O[0]
.sym 4556 $PACKER_VCC_NET
.sym 4557 rx_fifo.wr_addr[4]
.sym 4558 rx_fifo.wr_addr[6]
.sym 4566 w_rx_24_fifo_data[9]
.sym 4568 w_rx_24_fifo_data[12]
.sym 4573 w_rx_24_fifo_data[6]
.sym 4574 w_rx_24_fifo_data[3]
.sym 4578 w_lvds_rx_24_d1_SB_LUT4_I2_O[2]
.sym 4580 w_rx_24_fifo_data[15]
.sym 4581 w_rx_24_fifo_data[4]
.sym 4585 w_rx_24_fifo_data[8]
.sym 4590 w_rx_24_fifo_data[7]
.sym 4598 w_lvds_rx_24_d1_SB_LUT4_I2_O[2]
.sym 4600 w_rx_24_fifo_data[4]
.sym 4605 w_lvds_rx_24_d1_SB_LUT4_I2_O[2]
.sym 4607 w_rx_24_fifo_data[7]
.sym 4610 w_rx_24_fifo_data[3]
.sym 4612 w_lvds_rx_24_d1_SB_LUT4_I2_O[2]
.sym 4617 w_lvds_rx_24_d1_SB_LUT4_I2_O[2]
.sym 4619 w_rx_24_fifo_data[15]
.sym 4622 w_lvds_rx_24_d1_SB_LUT4_I2_O[2]
.sym 4625 w_rx_24_fifo_data[6]
.sym 4628 w_rx_24_fifo_data[12]
.sym 4631 w_lvds_rx_24_d1_SB_LUT4_I2_O[2]
.sym 4635 w_rx_24_fifo_data[9]
.sym 4636 w_lvds_rx_24_d1_SB_LUT4_I2_O[2]
.sym 4641 w_lvds_rx_24_d1_SB_LUT4_I2_O[2]
.sym 4643 w_rx_24_fifo_data[8]
.sym 4644 w_lvds_rx_24_d0_SB_LUT4_I1_O_SB_LUT4_I2_O_$glb_ce
.sym 4645 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 4646 lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_R_$glb_sr
.sym 4648 w_rx_fifo_pulled_data[13]
.sym 4652 w_rx_fifo_pulled_data[15]
.sym 4655 rx_fifo.wr_addr[0]
.sym 4658 rx_fifo.wr_addr[0]
.sym 4668 w_rx_fifo_push
.sym 4669 $PACKER_VCC_NET
.sym 4673 tx_fifo.empty_o_SB_DFFNSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 4676 rx_fifo.wr_addr[5]
.sym 4678 rx_fifo.wr_addr[3]
.sym 4679 tx_fifo.empty_o_SB_DFFNSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 4680 rx_fifo.wr_addr[0]
.sym 4681 o_led1$SB_IO_OUT
.sym 4695 tx_fifo.wr_addr_gray_rd[2]
.sym 4696 w_rx_24_fifo_data[4]
.sym 4697 tx_fifo.wr_addr_gray_rd[7]
.sym 4699 w_rx_24_fifo_data[17]
.sym 4701 tx_fifo.wr_addr_gray_rd[1]
.sym 4702 w_rx_24_fifo_data[12]
.sym 4703 w_rx_09_fifo_data[12]
.sym 4709 w_rx_09_fifo_data[17]
.sym 4715 w_rx_09_fifo_data[4]
.sym 4719 o_led1$SB_IO_OUT
.sym 4723 tx_fifo.wr_addr_gray_rd[7]
.sym 4730 tx_fifo.wr_addr_gray_rd[1]
.sym 4733 w_rx_24_fifo_data[17]
.sym 4735 o_led1$SB_IO_OUT
.sym 4736 w_rx_09_fifo_data[17]
.sym 4753 tx_fifo.wr_addr_gray_rd[2]
.sym 4757 o_led1$SB_IO_OUT
.sym 4758 w_rx_24_fifo_data[4]
.sym 4759 w_rx_09_fifo_data[4]
.sym 4763 w_rx_24_fifo_data[12]
.sym 4764 w_rx_09_fifo_data[12]
.sym 4766 o_led1$SB_IO_OUT
.sym 4768 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 4771 w_rx_fifo_pulled_data[4]
.sym 4775 w_rx_fifo_pulled_data[6]
.sym 4782 w_rx_fifo_data[15]
.sym 4784 w_rx_24_fifo_data[15]
.sym 4786 w_rx_24_fifo_data[13]
.sym 4789 w_rx_09_fifo_data[24]
.sym 4790 w_rx_fifo_pull
.sym 4792 w_lvds_rx_24_d1_SB_LUT4_I2_O[2]
.sym 4795 w_rx_fifo_data[17]
.sym 4798 w_rx_fifo_data[7]
.sym 4802 rx_fifo.wr_addr[8]
.sym 4805 o_led1$SB_IO_OUT
.sym 4817 w_rx_24_fifo_data[17]
.sym 4818 o_led1$SB_IO_OUT
.sym 4819 w_rx_09_fifo_data[22]
.sym 4823 w_rx_24_fifo_data[19]
.sym 4827 w_rx_24_fifo_data[2]
.sym 4832 w_lvds_rx_24_d1_SB_LUT4_I2_O[2]
.sym 4833 w_rx_24_fifo_data[20]
.sym 4836 w_rx_24_fifo_data[22]
.sym 4838 w_rx_24_fifo_data[24]
.sym 4840 w_rx_24_fifo_data[26]
.sym 4845 w_lvds_rx_24_d1_SB_LUT4_I2_O[2]
.sym 4846 w_rx_24_fifo_data[2]
.sym 4851 w_rx_24_fifo_data[20]
.sym 4852 w_lvds_rx_24_d1_SB_LUT4_I2_O[2]
.sym 4857 w_rx_24_fifo_data[19]
.sym 4859 w_lvds_rx_24_d1_SB_LUT4_I2_O[2]
.sym 4862 w_lvds_rx_24_d1_SB_LUT4_I2_O[2]
.sym 4863 w_rx_24_fifo_data[22]
.sym 4869 w_lvds_rx_24_d1_SB_LUT4_I2_O[2]
.sym 4870 w_rx_24_fifo_data[17]
.sym 4874 w_lvds_rx_24_d1_SB_LUT4_I2_O[2]
.sym 4875 w_rx_24_fifo_data[24]
.sym 4880 w_rx_24_fifo_data[26]
.sym 4883 w_lvds_rx_24_d1_SB_LUT4_I2_O[2]
.sym 4886 w_rx_09_fifo_data[22]
.sym 4887 w_rx_24_fifo_data[22]
.sym 4888 o_led1$SB_IO_OUT
.sym 4890 w_lvds_rx_24_d0_SB_LUT4_I1_O_SB_LUT4_I2_O_$glb_ce
.sym 4891 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 4892 lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_R_$glb_sr
.sym 4894 w_rx_fifo_pulled_data[5]
.sym 4898 w_rx_fifo_pulled_data[7]
.sym 4905 w_rx_fifo_data[6]
.sym 4909 rx_fifo.wr_addr[6]
.sym 4916 $PACKER_VCC_NET
.sym 4917 rx_fifo.wr_addr[2]
.sym 4918 rx_fifo.wr_addr[4]
.sym 4919 w_rx_fifo_pull
.sym 4920 w_rx_fifo_pulled_data[7]
.sym 4925 rx_fifo.wr_addr[7]
.sym 4927 rx_fifo.wr_addr[8]
.sym 4928 rx_fifo.wr_addr[9]
.sym 4935 w_rx_09_fifo_data[19]
.sym 4938 w_rx_24_fifo_data[19]
.sym 4939 w_rx_24_fifo_data[26]
.sym 4941 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 4943 w_rx_09_fifo_data[26]
.sym 4948 w_rx_24_fifo_data[28]
.sym 4949 w_rx_09_fifo_data[20]
.sym 4950 w_rx_09_fifo_data[22]
.sym 4962 w_rx_09_fifo_data[24]
.sym 4963 o_led1$SB_IO_OUT
.sym 4965 w_rx_09_fifo_data[28]
.sym 4968 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 4969 w_rx_09_fifo_data[20]
.sym 4973 w_rx_09_fifo_data[24]
.sym 4975 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 4979 w_rx_09_fifo_data[28]
.sym 4980 w_rx_24_fifo_data[28]
.sym 4981 o_led1$SB_IO_OUT
.sym 4986 o_led1$SB_IO_OUT
.sym 4987 w_rx_24_fifo_data[26]
.sym 4988 w_rx_09_fifo_data[26]
.sym 4991 w_rx_09_fifo_data[22]
.sym 4994 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 4998 w_rx_09_fifo_data[28]
.sym 4999 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 5003 o_led1$SB_IO_OUT
.sym 5004 w_rx_09_fifo_data[19]
.sym 5005 w_rx_24_fifo_data[19]
.sym 5009 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 5012 w_rx_09_fifo_data[26]
.sym 5013 w_lvds_rx_09_d1_SB_LUT4_I1_O_SB_LUT4_I2_O_$glb_ce
.sym 5014 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 5015 lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_R_$glb_sr
.sym 5017 w_rx_fifo_pulled_data[0]
.sym 5021 w_rx_fifo_pulled_data[2]
.sym 5028 w_rx_fifo_data[5]
.sym 5030 w_rx_09_fifo_data[30]
.sym 5034 w_rx_fifo_data[28]
.sym 5036 w_rx_fifo_data[26]
.sym 5038 w_rx_fifo_data[23]
.sym 5039 $PACKER_VCC_NET
.sym 5040 $PACKER_VCC_NET
.sym 5041 w_rx_fifo_data[1]
.sym 5042 rx_fifo.wr_addr[6]
.sym 5044 rx_fifo.wr_addr[4]
.sym 5046 w_rx_fifo_data[18]
.sym 5049 o_led1$SB_IO_OUT
.sym 5050 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 5058 w_rx_09_fifo_data[2]
.sym 5063 w_rx_09_fifo_data[18]
.sym 5067 w_rx_09_fifo_data[3]
.sym 5070 w_lvds_rx_24_d1_SB_LUT4_I2_O[2]
.sym 5073 o_led1$SB_IO_OUT
.sym 5074 w_rx_24_fifo_data[0]
.sym 5075 w_rx_24_fifo_data[14]
.sym 5077 w_rx_24_fifo_data[2]
.sym 5079 w_rx_24_fifo_data[3]
.sym 5083 w_rx_24_fifo_data[16]
.sym 5084 w_rx_24_fifo_data[18]
.sym 5085 w_rx_24_fifo_data[1]
.sym 5087 o_led1$SB_IO_OUT
.sym 5096 w_rx_09_fifo_data[2]
.sym 5097 w_rx_24_fifo_data[2]
.sym 5099 o_led1$SB_IO_OUT
.sym 5102 w_lvds_rx_24_d1_SB_LUT4_I2_O[2]
.sym 5104 w_rx_24_fifo_data[14]
.sym 5108 w_rx_24_fifo_data[16]
.sym 5111 w_lvds_rx_24_d1_SB_LUT4_I2_O[2]
.sym 5116 w_lvds_rx_24_d1_SB_LUT4_I2_O[2]
.sym 5117 w_rx_24_fifo_data[0]
.sym 5120 w_rx_09_fifo_data[3]
.sym 5121 o_led1$SB_IO_OUT
.sym 5123 w_rx_24_fifo_data[3]
.sym 5126 w_lvds_rx_24_d1_SB_LUT4_I2_O[2]
.sym 5127 w_rx_24_fifo_data[1]
.sym 5132 o_led1$SB_IO_OUT
.sym 5133 w_rx_09_fifo_data[18]
.sym 5135 w_rx_24_fifo_data[18]
.sym 5136 w_lvds_rx_24_d0_SB_LUT4_I1_O_SB_LUT4_I2_O_$glb_ce
.sym 5137 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 5138 lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_R_$glb_sr
.sym 5140 w_rx_fifo_pulled_data[1]
.sym 5144 w_rx_fifo_pulled_data[3]
.sym 5150 rx_fifo.wr_en_i_SB_LUT4_I2_O
.sym 5152 $PACKER_VCC_NET
.sym 5155 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 5156 w_rx_fifo_data[21]
.sym 5160 w_rx_fifo_push
.sym 5164 rx_fifo.wr_addr[0]
.sym 5165 rx_fifo.wr_en_i_SB_LUT4_I2_O
.sym 5166 w_rx_fifo_data[19]
.sym 5168 rx_fifo.wr_addr[5]
.sym 5171 rx_fifo.wr_addr[2]
.sym 5173 o_led1$SB_IO_OUT
.sym 5174 rx_fifo.wr_addr[3]
.sym 5191 rx_fifo.wr_en_i_SB_LUT4_I2_O
.sym 5192 w_rx_09_fifo_data[0]
.sym 5195 rx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 5200 rx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 5201 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 5208 w_rx_24_fifo_data[0]
.sym 5209 o_led1$SB_IO_OUT
.sym 5214 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 5237 rx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 5246 rx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 5250 w_rx_24_fifo_data[0]
.sym 5251 o_led1$SB_IO_OUT
.sym 5252 w_rx_09_fifo_data[0]
.sym 5259 rx_fifo.wr_en_i_SB_LUT4_I2_O
.sym 5260 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 5261 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 5263 w_rx_fifo_pulled_data[16]
.sym 5267 w_rx_fifo_pulled_data[18]
.sym 5274 rx_fifo.empty_o_SB_LUT4_I3_I1_SB_LUT4_O_I2[3]
.sym 5276 rx_fifo.wr_addr[8]
.sym 5278 w_rx_fifo_data[27]
.sym 5283 rx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 5284 rx_fifo.wr_addr[7]
.sym 5286 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 5287 $PACKER_GND_NET
.sym 5288 w_rx_fifo_data[17]
.sym 5290 rx_fifo.wr_addr[0]
.sym 5292 rx_fifo.wr_addr_gray[5]
.sym 5293 rx_fifo.wr_addr[8]
.sym 5296 rx_fifo.wr_addr[6]
.sym 5297 o_led1$SB_IO_OUT
.sym 5303 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 5305 rx_fifo.wr_en_i_SB_LUT4_I2_O
.sym 5309 rx_fifo.wr_addr[0]
.sym 5312 rx_fifo.rd_addr_gray_wr_r[2]
.sym 5320 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 5330 rx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 5331 rx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 5332 rx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 5333 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 5336 rx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 5344 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 5349 rx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 5357 rx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 5360 rx_fifo.rd_addr_gray_wr_r[2]
.sym 5362 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 5368 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 5372 rx_fifo.wr_addr[0]
.sym 5378 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 5381 rx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 5382 rx_fifo.wr_en_i_SB_LUT4_I2_O
.sym 5383 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 5384 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 5386 w_rx_fifo_pulled_data[17]
.sym 5390 w_rx_fifo_pulled_data[19]
.sym 5398 rx_fifo.rd_addr_gray_wr_r[2]
.sym 5399 w_lvds_rx_24_d1_SB_LUT4_I2_O[2]
.sym 5401 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 5403 rx_fifo.wr_addr[4]
.sym 5405 rx_fifo.wr_addr[3]
.sym 5410 rx_fifo.wr_addr[4]
.sym 5411 w_rx_fifo_pull
.sym 5412 rx_fifo.wr_addr[9]
.sym 5413 rx_fifo.rd_addr[3]
.sym 5414 rx_fifo.rd_addr_gray_wr_r[0]
.sym 5415 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 5417 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 5418 rx_fifo.wr_addr[0]
.sym 5426 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 5427 rx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_2_I0[0]
.sym 5429 rx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 5430 rx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 5431 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 5432 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 5433 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[7]
.sym 5434 rx_fifo.full_o_SB_LUT4_I3_O[2]
.sym 5435 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 5436 rx_fifo.rd_addr_gray_wr_r[5]
.sym 5438 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 5439 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[1]
.sym 5440 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 5441 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 5442 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[8]
.sym 5443 rx_fifo.wr_addr[2]
.sym 5445 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[2]
.sym 5446 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 5449 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 5450 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 5451 rx_fifo.rd_addr_gray_wr_r[9]
.sym 5453 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[0]
.sym 5454 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 5456 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[1]
.sym 5457 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
.sym 5460 rx_fifo.wr_addr[2]
.sym 5462 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 5465 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 5466 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 5467 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 5468 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 5472 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 5474 rx_fifo.rd_addr_gray_wr_r[5]
.sym 5477 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[7]
.sym 5478 rx_fifo.rd_addr_gray_wr_r[9]
.sym 5479 rx_fifo.full_o_SB_LUT4_I3_O[2]
.sym 5480 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[8]
.sym 5483 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 5484 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 5485 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 5486 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 5489 rx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_2_I0[0]
.sym 5490 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
.sym 5491 rx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 5492 rx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 5495 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 5496 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[1]
.sym 5497 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[0]
.sym 5498 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[2]
.sym 5501 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[2]
.sym 5502 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
.sym 5503 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 5504 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[1]
.sym 5506 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 5507 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 5524 w_rx_fifo_full
.sym 5532 $PACKER_VCC_NET
.sym 5535 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 5536 w_lvds_rx_09_d1_SB_LUT4_I1_O[1]
.sym 5537 $PACKER_VCC_NET
.sym 5539 i_rst_b$SB_IO_IN
.sym 5549 w_lvds_rx_24_d1_SB_LUT4_I2_O[2]
.sym 5551 rx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 5552 rx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O[1]
.sym 5554 rx_fifo.wr_addr_gray_SB_DFFESR_Q_9_D[0]
.sym 5555 rx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O[3]
.sym 5558 rx_fifo.wr_addr_gray_SB_DFFESR_Q_9_D[3]
.sym 5562 rx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O[2]
.sym 5563 rx_fifo.rd_addr_gray_wr_r[2]
.sym 5564 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[1]
.sym 5565 w_rx_24_fifo_data[28]
.sym 5566 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 5567 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 5570 rx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 5572 rx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 5573 rx_fifo.wr_addr_gray_SB_DFFESR_Q_9_D[2]
.sym 5574 rx_fifo.rd_addr_gray_wr_r[0]
.sym 5575 rx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O[0]
.sym 5577 rx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 5578 rx_fifo.wr_addr[0]
.sym 5579 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 5582 rx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O[3]
.sym 5583 rx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O[0]
.sym 5584 rx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O[2]
.sym 5585 rx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O[1]
.sym 5588 rx_fifo.rd_addr_gray_wr_r[2]
.sym 5591 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 5594 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[1]
.sym 5595 rx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 5596 rx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 5597 rx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 5600 rx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 5602 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 5606 w_rx_24_fifo_data[28]
.sym 5608 w_lvds_rx_24_d1_SB_LUT4_I2_O[2]
.sym 5612 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 5615 rx_fifo.wr_addr[0]
.sym 5618 rx_fifo.rd_addr_gray_wr_r[0]
.sym 5619 rx_fifo.wr_addr_gray_SB_DFFESR_Q_9_D[0]
.sym 5620 rx_fifo.wr_addr_gray_SB_DFFESR_Q_9_D[3]
.sym 5621 rx_fifo.wr_addr_gray_SB_DFFESR_Q_9_D[2]
.sym 5625 rx_fifo.wr_addr[0]
.sym 5627 rx_fifo.rd_addr_gray_wr_r[0]
.sym 5628 w_lvds_rx_24_d0_SB_LUT4_I1_O_SB_LUT4_I2_O_$glb_ce
.sym 5629 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 5630 lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_R_$glb_sr
.sym 5646 $PACKER_VCC_NET
.sym 5649 rx_fifo.rd_addr_gray_wr[2]
.sym 5653 rx_fifo.wr_addr_gray_rd[8]
.sym 5655 rx_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[1]
.sym 5656 rx_fifo.wr_en_i_SB_LUT4_I2_O
.sym 5658 rx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 5662 rx_fifo.wr_addr_gray_SB_DFFESR_Q_9_D[0]
.sym 5664 o_led1$SB_IO_OUT
.sym 5666 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 5672 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 5674 w_rx_fifo_full
.sym 5675 rx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 5676 rx_fifo.rd_addr_gray_wr[4]
.sym 5679 rx_fifo.full_o_SB_LUT4_I3_O[1]
.sym 5680 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 5683 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 5684 rx_fifo.rd_addr_gray_wr_r[9]
.sym 5685 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 5686 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 5688 w_rx_fifo_push
.sym 5689 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[9]
.sym 5695 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 5696 rx_fifo.full_o_SB_LUT4_I3_O[3]
.sym 5697 rx_fifo.rd_addr_gray_wr[2]
.sym 5701 rx_fifo.full_o_SB_LUT4_I3_O[2]
.sym 5706 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[9]
.sym 5707 w_rx_fifo_full
.sym 5708 rx_fifo.rd_addr_gray_wr_r[9]
.sym 5711 rx_fifo.full_o_SB_LUT4_I3_O[3]
.sym 5712 rx_fifo.full_o_SB_LUT4_I3_O[2]
.sym 5713 rx_fifo.full_o_SB_LUT4_I3_O[1]
.sym 5714 w_rx_fifo_push
.sym 5718 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 5719 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 5720 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 5723 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 5725 rx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 5729 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 5731 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 5743 rx_fifo.rd_addr_gray_wr[2]
.sym 5748 rx_fifo.rd_addr_gray_wr[4]
.sym 5752 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 5768 w_rx_fifo_full
.sym 5770 w_lvds_rx_09_d1_SB_LUT4_I1_O[1]
.sym 5772 rx_fifo.rd_addr_gray_wr_r[9]
.sym 5786 lvds_rx_24_inst.r_state_if_SB_DFFER_Q_E
.sym 5789 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 5797 lvds_rx_09_inst.r_state_if_SB_DFFER_Q_E
.sym 5798 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 5800 w_rx_fifo_push
.sym 5802 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 5808 w_lvds_rx_09_d1_SB_LUT4_I1_O[1]
.sym 5809 i_rst_b$SB_IO_IN
.sym 5815 w_lvds_rx_09_d1_SB_LUT4_I1_O[2]
.sym 5822 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 5823 lvds_rx_09_inst.r_state_if_SB_DFFER_Q_E
.sym 5843 lvds_rx_09_inst.r_state_if_SB_DFFER_Q_E
.sym 5846 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 5848 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 5849 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 5852 w_lvds_rx_09_d1_SB_LUT4_I1_O[1]
.sym 5853 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 5854 w_lvds_rx_09_d1_SB_LUT4_I1_O[2]
.sym 5865 i_rst_b$SB_IO_IN
.sym 5867 w_rx_fifo_push
.sym 5870 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 5872 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 5873 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 5874 lvds_rx_09_inst.r_state_if_SB_DFFER_Q_E
.sym 5875 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 5876 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 5893 rx_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 5897 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 5904 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 5912 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 5918 w_lvds_rx_24_d1_SB_LUT4_I2_O[1]
.sym 5920 w_lvds_rx_24_d1
.sym 5921 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 5931 w_lvds_rx_24_d0
.sym 5941 w_lvds_rx_24_d1_SB_LUT4_I2_O[2]
.sym 5963 w_lvds_rx_24_d1_SB_LUT4_I2_O[1]
.sym 5964 w_lvds_rx_24_d1_SB_LUT4_I2_O[2]
.sym 5965 w_lvds_rx_24_d1
.sym 5966 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 5970 w_lvds_rx_24_d0
.sym 5997 w_lvds_rx_24_d0_SB_LUT4_I1_O_SB_LUT4_I2_O_$glb_ce
.sym 5998 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 6017 w_rx_fifo_push
.sym 6029 $PACKER_VCC_NET
.sym 6030 $PACKER_VCC_NET
.sym 6044 w_lvds_rx_24_d1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_Q[1]
.sym 6047 w_lvds_rx_24_d1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_Q[0]
.sym 6048 w_lvds_rx_24_d1_SB_LUT4_I2_O[2]
.sym 6050 w_lvds_rx_24_d1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q[1]
.sym 6051 w_lvds_rx_24_d1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q[2]
.sym 6057 w_lvds_rx_24_d1_SB_LUT4_I2_O[1]
.sym 6059 w_lvds_rx_24_d1_SB_LUT4_I2_O_SB_LUT4_I0_O
.sym 6060 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 6062 w_lvds_rx_24_d1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q[0]
.sym 6064 w_lvds_rx_24_d1_SB_LUT4_I2_O[0]
.sym 6066 w_lvds_rx_24_d0_SB_LUT4_I1_O[0]
.sym 6068 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 6070 w_lvds_rx_24_d1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q[0]
.sym 6074 w_lvds_rx_24_d1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_Q[0]
.sym 6075 w_lvds_rx_24_d1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_Q[1]
.sym 6076 w_lvds_rx_24_d1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q[0]
.sym 6086 w_lvds_rx_24_d1_SB_LUT4_I2_O[1]
.sym 6087 w_lvds_rx_24_d1_SB_LUT4_I2_O[0]
.sym 6088 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 6089 w_lvds_rx_24_d1_SB_LUT4_I2_O[2]
.sym 6092 w_lvds_rx_24_d1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q[2]
.sym 6093 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 6094 w_lvds_rx_24_d1_SB_LUT4_I2_O[2]
.sym 6095 w_lvds_rx_24_d1_SB_LUT4_I2_O[1]
.sym 6098 w_lvds_rx_24_d1_SB_LUT4_I2_O[1]
.sym 6100 w_lvds_rx_24_d0_SB_LUT4_I1_O[0]
.sym 6101 w_lvds_rx_24_d1_SB_LUT4_I2_O[2]
.sym 6104 w_lvds_rx_24_d1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q[0]
.sym 6105 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 6106 w_lvds_rx_24_d1_SB_LUT4_I2_O[2]
.sym 6107 w_lvds_rx_24_d1_SB_LUT4_I2_O[1]
.sym 6110 w_lvds_rx_24_d1_SB_LUT4_I2_O[1]
.sym 6111 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 6112 w_lvds_rx_24_d1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q[1]
.sym 6113 w_lvds_rx_24_d1_SB_LUT4_I2_O[2]
.sym 6120 w_lvds_rx_24_d1_SB_LUT4_I2_O_SB_LUT4_I0_O
.sym 6121 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 6122 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 6135 rx_fifo.full_o_SB_LUT4_I3_O[2]
.sym 6151 o_led1$SB_IO_OUT
.sym 6152 lvds_rx_24_inst.r_state_if_SB_DFFER_Q_E
.sym 6168 w_lvds_rx_24_d1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q_SB_LUT4_O_I3[1]
.sym 6169 w_lvds_rx_24_d1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q[0]
.sym 6175 w_lvds_rx_24_d1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_Q[1]
.sym 6178 w_lvds_rx_24_d1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_Q[0]
.sym 6189 $PACKER_VCC_NET
.sym 6190 $PACKER_VCC_NET
.sym 6191 lvds_rx_24_inst.r_phase_count[1]
.sym 6192 w_lvds_rx_24_d1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q_SB_LUT4_O_I3[1]
.sym 6196 $nextpnr_ICESTORM_LC_5$O
.sym 6198 w_lvds_rx_24_d1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q_SB_LUT4_O_I3[1]
.sym 6202 w_lvds_rx_24_d1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q_SB_LUT4_O_I3[2]
.sym 6204 lvds_rx_24_inst.r_phase_count[1]
.sym 6205 $PACKER_VCC_NET
.sym 6206 w_lvds_rx_24_d1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q_SB_LUT4_O_I3[1]
.sym 6209 $PACKER_VCC_NET
.sym 6211 w_lvds_rx_24_d1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_Q[1]
.sym 6212 w_lvds_rx_24_d1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q_SB_LUT4_O_I3[2]
.sym 6217 w_lvds_rx_24_d1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_Q[0]
.sym 6224 w_lvds_rx_24_d1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q[0]
.sym 6246 o_led1$SB_IO_OUT
.sym 6257 w_lvds_rx_24_d0_SB_LUT4_I1_O[0]
.sym 6294 o_shdn_tx_lna$SB_IO_OUT
.sym 6305 o_shdn_tx_lna$SB_IO_OUT
.sym 6346 tx_fifo.wr_addr_gray_rd[3]
.sym 6347 tx_fifo.wr_addr_gray_rd[7]
.sym 6349 tx_fifo.wr_addr_gray_rd[6]
.sym 6351 tx_fifo.wr_addr_gray_rd[1]
.sym 6352 tx_fifo.wr_addr_gray_rd[2]
.sym 6376 o_led1$SB_IO_OUT
.sym 6379 $PACKER_VCC_NET
.sym 6380 w_smi_data_input[7]
.sym 6388 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 6390 rx_fifo.wr_addr[6]
.sym 6391 rx_fifo.wr_addr[0]
.sym 6395 rx_fifo.wr_addr[4]
.sym 6396 rx_fifo.wr_addr[5]
.sym 6398 rx_fifo.wr_addr[3]
.sym 6399 $PACKER_VCC_NET
.sym 6401 w_rx_fifo_data[8]
.sym 6404 w_rx_fifo_data[10]
.sym 6405 rx_fifo.wr_addr[9]
.sym 6406 rx_fifo.wr_addr[2]
.sym 6413 w_rx_fifo_push
.sym 6414 rx_fifo.wr_addr[7]
.sym 6417 rx_fifo.wr_addr[8]
.sym 6423 tx_fifo.wr_addr_gray[1]
.sym 6425 tx_fifo.wr_addr_gray[3]
.sym 6427 tx_fifo.wr_addr_gray[2]
.sym 6428 tx_fifo.wr_addr_gray[6]
.sym 6429 tx_fifo.wr_addr_gray[7]
.sym 6438 rx_fifo.wr_addr[2]
.sym 6439 rx_fifo.wr_addr[3]
.sym 6441 rx_fifo.wr_addr[4]
.sym 6442 rx_fifo.wr_addr[5]
.sym 6443 rx_fifo.wr_addr[6]
.sym 6444 rx_fifo.wr_addr[7]
.sym 6445 rx_fifo.wr_addr[8]
.sym 6446 rx_fifo.wr_addr[9]
.sym 6447 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 6448 rx_fifo.wr_addr[0]
.sym 6449 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 6450 w_rx_fifo_push
.sym 6452 w_rx_fifo_data[8]
.sym 6456 w_rx_fifo_data[10]
.sym 6459 $PACKER_VCC_NET
.sym 6468 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 6470 rx_fifo.wr_addr[6]
.sym 6472 smi_ctrl_ins.w_fifo_push_trigger_SB_DFFNSR_Q_R
.sym 6486 rx_fifo.rd_addr[6]
.sym 6487 rx_fifo.rd_addr[9]
.sym 6489 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 6496 w_rx_fifo_pulled_data[10]
.sym 6502 tx_fifo.wr_addr_gray_rd[3]
.sym 6503 rx_fifo.rd_addr[0]
.sym 6505 w_rx_fifo_pulled_data[8]
.sym 6506 rx_fifo.empty_o_SB_LUT4_I3_I1_SB_LUT4_O_I2[1]
.sym 6507 rx_fifo.rd_addr[3]
.sym 6508 rx_fifo.rd_addr[3]
.sym 6509 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 6512 rx_fifo.empty_o_SB_LUT4_I3_I1_SB_LUT4_O_I2[3]
.sym 6513 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 6516 rx_fifo.empty_o_SB_LUT4_I3_I1_SB_LUT4_O_I2[3]
.sym 6517 w_rx_fifo_pulled_data[9]
.sym 6531 rx_fifo.rd_addr[3]
.sym 6532 rx_fifo.empty_o_SB_LUT4_I3_I1_SB_LUT4_O_I2[3]
.sym 6535 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 6537 rx_fifo.empty_o_SB_LUT4_I3_I1_SB_LUT4_O_I2[1]
.sym 6541 w_rx_fifo_data[11]
.sym 6542 rx_fifo.rd_addr[9]
.sym 6543 rx_fifo.rd_addr[6]
.sym 6544 w_rx_fifo_data[9]
.sym 6545 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 6548 $PACKER_VCC_NET
.sym 6553 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 6555 w_rx_fifo_pull
.sym 6556 rx_fifo.rd_addr[0]
.sym 6559 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 6560 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_5_D_SB_LUT4_I2_O[2]
.sym 6562 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_3_D[0]
.sym 6563 tx_fifo.empty_o_SB_DFFNSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[1]
.sym 6564 tx_fifo.empty_o_SB_DFFNSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[0]
.sym 6566 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_5_D[1]
.sym 6576 rx_fifo.empty_o_SB_LUT4_I3_I1_SB_LUT4_O_I2[3]
.sym 6577 rx_fifo.rd_addr[3]
.sym 6579 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 6580 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 6581 rx_fifo.rd_addr[6]
.sym 6582 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 6583 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 6584 rx_fifo.rd_addr[9]
.sym 6585 rx_fifo.empty_o_SB_LUT4_I3_I1_SB_LUT4_O_I2[1]
.sym 6586 rx_fifo.rd_addr[0]
.sym 6587 r_counter_$glb_clk
.sym 6588 w_rx_fifo_pull
.sym 6589 $PACKER_VCC_NET
.sym 6593 w_rx_fifo_data[11]
.sym 6597 w_rx_fifo_data[9]
.sym 6604 w_rx_fifo_pulled_data[11]
.sym 6607 lvds_tx_inst.r_pulled_SB_LUT4_I2_O
.sym 6608 tx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[0]
.sym 6612 tx_fifo.empty_o_SB_DFFNSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 6613 tx_fifo.empty_o_SB_DFFNSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 6614 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 6615 o_led1$SB_IO_OUT
.sym 6617 rx_fifo.rd_addr[0]
.sym 6619 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 6620 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 6622 tx_fifo.wr_addr_gray_rd[4]
.sym 6625 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 6632 w_rx_fifo_push
.sym 6633 rx_fifo.wr_addr[9]
.sym 6634 rx_fifo.wr_addr[2]
.sym 6642 rx_fifo.wr_addr[7]
.sym 6643 $PACKER_VCC_NET
.sym 6645 rx_fifo.wr_addr[8]
.sym 6646 w_rx_fifo_data[14]
.sym 6647 rx_fifo.wr_addr[5]
.sym 6648 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 6649 rx_fifo.wr_addr[3]
.sym 6651 rx_fifo.wr_addr[0]
.sym 6657 rx_fifo.wr_addr[6]
.sym 6659 rx_fifo.wr_addr[4]
.sym 6661 w_rx_fifo_data[12]
.sym 6663 w_rx_24_fifo_data[15]
.sym 6664 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_5_D_SB_LUT4_I2_O[1]
.sym 6665 w_rx_24_fifo_data[7]
.sym 6667 tx_fifo.empty_o_SB_DFFNSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 6668 w_rx_fifo_data[24]
.sym 6678 rx_fifo.wr_addr[2]
.sym 6679 rx_fifo.wr_addr[3]
.sym 6681 rx_fifo.wr_addr[4]
.sym 6682 rx_fifo.wr_addr[5]
.sym 6683 rx_fifo.wr_addr[6]
.sym 6684 rx_fifo.wr_addr[7]
.sym 6685 rx_fifo.wr_addr[8]
.sym 6686 rx_fifo.wr_addr[9]
.sym 6687 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 6688 rx_fifo.wr_addr[0]
.sym 6689 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 6690 w_rx_fifo_push
.sym 6692 w_rx_fifo_data[12]
.sym 6696 w_rx_fifo_data[14]
.sym 6699 $PACKER_VCC_NET
.sym 6706 w_rx_fifo_pulled_data[14]
.sym 6708 w_rx_fifo_pulled_data[12]
.sym 6710 tx_fifo.rd_addr_gray_wr[5]
.sym 6715 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_3_D[0]
.sym 6716 rx_fifo.rd_addr[6]
.sym 6718 w_rx_fifo_pulled_data[15]
.sym 6721 rx_fifo.rd_addr[6]
.sym 6723 rx_fifo.rd_addr[9]
.sym 6724 rx_fifo.rd_addr[6]
.sym 6726 w_rx_fifo_pulled_data[13]
.sym 6727 smi_ctrl_ins.r_fifo_pulled_data_SB_DFFNESR_Q_E
.sym 6734 rx_fifo.rd_addr[6]
.sym 6736 $PACKER_VCC_NET
.sym 6740 rx_fifo.rd_addr[3]
.sym 6741 rx_fifo.empty_o_SB_LUT4_I3_I1_SB_LUT4_O_I2[1]
.sym 6742 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 6743 w_rx_fifo_pull
.sym 6745 w_rx_fifo_data[15]
.sym 6746 rx_fifo.rd_addr[9]
.sym 6747 w_rx_fifo_data[13]
.sym 6748 rx_fifo.empty_o_SB_LUT4_I3_I1_SB_LUT4_O_I2[3]
.sym 6751 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 6752 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 6755 rx_fifo.rd_addr[0]
.sym 6763 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 6770 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 6771 w_rx_fifo_data[29]
.sym 6780 rx_fifo.empty_o_SB_LUT4_I3_I1_SB_LUT4_O_I2[3]
.sym 6781 rx_fifo.rd_addr[3]
.sym 6783 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 6784 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 6785 rx_fifo.rd_addr[6]
.sym 6786 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 6787 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 6788 rx_fifo.rd_addr[9]
.sym 6789 rx_fifo.empty_o_SB_LUT4_I3_I1_SB_LUT4_O_I2[1]
.sym 6790 rx_fifo.rd_addr[0]
.sym 6791 r_counter_$glb_clk
.sym 6792 w_rx_fifo_pull
.sym 6793 $PACKER_VCC_NET
.sym 6797 w_rx_fifo_data[15]
.sym 6801 w_rx_fifo_data[13]
.sym 6806 i_rst_b_SB_LUT4_I3_O
.sym 6809 w_rx_24_fifo_data[7]
.sym 6810 w_rx_24_fifo_data[5]
.sym 6811 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 6813 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 6815 w_rx_fifo_pulled_data[7]
.sym 6817 rx_fifo.wr_addr[7]
.sym 6819 w_rx_24_fifo_data[30]
.sym 6820 w_rx_fifo_pulled_data[10]
.sym 6821 w_rx_fifo_pulled_data[8]
.sym 6834 rx_fifo.wr_addr[4]
.sym 6835 rx_fifo.wr_addr[5]
.sym 6836 w_rx_fifo_push
.sym 6837 rx_fifo.wr_addr[3]
.sym 6838 $PACKER_VCC_NET
.sym 6839 rx_fifo.wr_addr[0]
.sym 6845 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 6847 w_rx_fifo_data[6]
.sym 6849 rx_fifo.wr_addr[6]
.sym 6854 rx_fifo.wr_addr[2]
.sym 6856 w_rx_fifo_data[4]
.sym 6857 rx_fifo.wr_addr[9]
.sym 6859 rx_fifo.wr_addr[8]
.sym 6862 rx_fifo.wr_addr[7]
.sym 6866 smi_ctrl_ins.r_fifo_pulled_data[18]
.sym 6867 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I3[1]
.sym 6868 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_1_I3[0]
.sym 6869 w_rx_fifo_data[30]
.sym 6870 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_5_I3[1]
.sym 6871 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_3_I3[0]
.sym 6872 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_2_I3[1]
.sym 6873 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_7_I3[1]
.sym 6882 rx_fifo.wr_addr[2]
.sym 6883 rx_fifo.wr_addr[3]
.sym 6885 rx_fifo.wr_addr[4]
.sym 6886 rx_fifo.wr_addr[5]
.sym 6887 rx_fifo.wr_addr[6]
.sym 6888 rx_fifo.wr_addr[7]
.sym 6889 rx_fifo.wr_addr[8]
.sym 6890 rx_fifo.wr_addr[9]
.sym 6891 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 6892 rx_fifo.wr_addr[0]
.sym 6893 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 6894 w_rx_fifo_push
.sym 6896 w_rx_fifo_data[4]
.sym 6900 w_rx_fifo_data[6]
.sym 6903 $PACKER_VCC_NET
.sym 6904 o_led1$SB_IO_OUT
.sym 6907 o_led1$SB_IO_OUT
.sym 6908 tx_fifo.empty_o_SB_LUT4_I3_O[0]
.sym 6910 w_rx_fifo_push
.sym 6911 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 6913 w_rx_fifo_data[29]
.sym 6915 rx_fifo.wr_addr[4]
.sym 6919 $PACKER_VCC_NET
.sym 6921 rx_fifo.rd_addr[3]
.sym 6922 w_rx_fifo_pulled_data[1]
.sym 6923 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 6925 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 6927 smi_ctrl_ins.r_fifo_pulled_data_SB_DFFNESR_Q_E
.sym 6929 rx_fifo.empty_o_SB_LUT4_I3_I1_SB_LUT4_O_I2[3]
.sym 6930 w_rx_fifo_pulled_data[5]
.sym 6931 rx_fifo.empty_o_SB_LUT4_I3_I1_SB_LUT4_O_I2[1]
.sym 6936 w_rx_fifo_data[7]
.sym 6940 $PACKER_VCC_NET
.sym 6944 rx_fifo.rd_addr[3]
.sym 6945 rx_fifo.rd_addr[6]
.sym 6946 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 6948 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 6949 w_rx_fifo_data[5]
.sym 6950 rx_fifo.rd_addr[9]
.sym 6952 rx_fifo.empty_o_SB_LUT4_I3_I1_SB_LUT4_O_I2[3]
.sym 6954 rx_fifo.empty_o_SB_LUT4_I3_I1_SB_LUT4_O_I2[1]
.sym 6956 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 6959 rx_fifo.rd_addr[0]
.sym 6963 w_rx_fifo_pull
.sym 6967 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 6972 smi_ctrl_ins.r_fifo_pulled_data[19]
.sym 6984 rx_fifo.empty_o_SB_LUT4_I3_I1_SB_LUT4_O_I2[3]
.sym 6985 rx_fifo.rd_addr[3]
.sym 6987 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 6988 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 6989 rx_fifo.rd_addr[6]
.sym 6990 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 6991 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 6992 rx_fifo.rd_addr[9]
.sym 6993 rx_fifo.empty_o_SB_LUT4_I3_I1_SB_LUT4_O_I2[1]
.sym 6994 rx_fifo.rd_addr[0]
.sym 6995 r_counter_$glb_clk
.sym 6996 w_rx_fifo_pull
.sym 6997 $PACKER_VCC_NET
.sym 7001 w_rx_fifo_data[7]
.sym 7005 w_rx_fifo_data[5]
.sym 7014 i_rst_b$SB_IO_IN
.sym 7016 o_led1$SB_IO_OUT
.sym 7017 rx_fifo.wr_addr[0]
.sym 7022 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 7023 o_led1$SB_IO_OUT
.sym 7025 rx_fifo.rd_addr[0]
.sym 7030 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 7032 w_rx_fifo_pulled_data[18]
.sym 7033 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 7040 w_rx_fifo_push
.sym 7042 $PACKER_VCC_NET
.sym 7045 rx_fifo.wr_addr[9]
.sym 7047 w_rx_fifo_data[2]
.sym 7049 rx_fifo.wr_addr[6]
.sym 7051 rx_fifo.wr_addr[4]
.sym 7054 rx_fifo.wr_addr[2]
.sym 7055 rx_fifo.wr_addr[5]
.sym 7059 rx_fifo.wr_addr[0]
.sym 7060 w_rx_fifo_data[0]
.sym 7061 rx_fifo.wr_addr[3]
.sym 7065 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 7066 rx_fifo.wr_addr[7]
.sym 7067 rx_fifo.wr_addr[8]
.sym 7070 rx_fifo.rd_addr[3]
.sym 7071 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 7072 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 7074 rx_fifo.empty_o_SB_LUT4_I3_I1_SB_LUT4_O_I2[3]
.sym 7075 rx_fifo.empty_o_SB_LUT4_I3_I1_SB_LUT4_O_I2[1]
.sym 7076 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 7086 rx_fifo.wr_addr[2]
.sym 7087 rx_fifo.wr_addr[3]
.sym 7089 rx_fifo.wr_addr[4]
.sym 7090 rx_fifo.wr_addr[5]
.sym 7091 rx_fifo.wr_addr[6]
.sym 7092 rx_fifo.wr_addr[7]
.sym 7093 rx_fifo.wr_addr[8]
.sym 7094 rx_fifo.wr_addr[9]
.sym 7095 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 7096 rx_fifo.wr_addr[0]
.sym 7097 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 7098 w_rx_fifo_push
.sym 7100 w_rx_fifo_data[0]
.sym 7104 w_rx_fifo_data[2]
.sym 7107 $PACKER_VCC_NET
.sym 7114 w_rx_fifo_pulled_data[2]
.sym 7115 rx_fifo.wr_addr[6]
.sym 7116 w_rx_fifo_pulled_data[0]
.sym 7119 rx_fifo.wr_addr[0]
.sym 7124 rx_fifo.rd_addr[6]
.sym 7129 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 7130 rx_fifo.rd_addr[0]
.sym 7131 rx_fifo.rd_addr[9]
.sym 7134 w_rx_fifo_pulled_data[19]
.sym 7144 $PACKER_VCC_NET
.sym 7147 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 7149 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 7151 w_rx_fifo_pull
.sym 7153 w_rx_fifo_data[1]
.sym 7154 rx_fifo.rd_addr[9]
.sym 7157 rx_fifo.rd_addr[0]
.sym 7158 rx_fifo.empty_o_SB_LUT4_I3_I1_SB_LUT4_O_I2[1]
.sym 7160 rx_fifo.empty_o_SB_LUT4_I3_I1_SB_LUT4_O_I2[3]
.sym 7162 rx_fifo.rd_addr[6]
.sym 7164 rx_fifo.rd_addr[3]
.sym 7166 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 7169 w_rx_fifo_data[3]
.sym 7171 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 7172 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[0]
.sym 7173 rx_fifo.rd_addr[0]
.sym 7174 rx_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 7175 rx_fifo.empty_o_SB_LUT4_I3_I1_SB_LUT4_O_I2[1]
.sym 7177 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 7178 rx_fifo.rd_addr[6]
.sym 7179 rx_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[0]
.sym 7188 rx_fifo.empty_o_SB_LUT4_I3_I1_SB_LUT4_O_I2[3]
.sym 7189 rx_fifo.rd_addr[3]
.sym 7191 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 7192 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 7193 rx_fifo.rd_addr[6]
.sym 7194 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 7195 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 7196 rx_fifo.rd_addr[9]
.sym 7197 rx_fifo.empty_o_SB_LUT4_I3_I1_SB_LUT4_O_I2[1]
.sym 7198 rx_fifo.rd_addr[0]
.sym 7199 r_counter_$glb_clk
.sym 7200 w_rx_fifo_pull
.sym 7201 $PACKER_VCC_NET
.sym 7205 w_rx_fifo_data[3]
.sym 7209 w_rx_fifo_data[1]
.sym 7211 rx_fifo.empty_o_SB_LUT4_I3_I1_SB_LUT4_O_I2[1]
.sym 7215 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 7218 rx_fifo.wr_addr[9]
.sym 7219 w_rx_fifo_pull
.sym 7221 rx_fifo.rd_addr[3]
.sym 7223 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 7225 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 7227 w_rx_24_fifo_data[30]
.sym 7228 rx_fifo.rd_en_i_SB_LUT4_I2_O
.sym 7233 w_rx_fifo_pulled_data[17]
.sym 7236 w_rx_fifo_pulled_data[16]
.sym 7244 rx_fifo.wr_addr[4]
.sym 7245 rx_fifo.wr_addr[3]
.sym 7246 $PACKER_VCC_NET
.sym 7250 rx_fifo.wr_addr[5]
.sym 7251 rx_fifo.wr_addr[6]
.sym 7255 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 7256 rx_fifo.wr_addr[0]
.sym 7257 w_rx_fifo_data[18]
.sym 7258 rx_fifo.wr_addr[2]
.sym 7264 w_rx_fifo_data[16]
.sym 7265 rx_fifo.wr_addr[9]
.sym 7269 w_rx_fifo_push
.sym 7270 rx_fifo.wr_addr[7]
.sym 7271 rx_fifo.wr_addr[8]
.sym 7274 rx_fifo.rd_addr_gray[0]
.sym 7275 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 7276 rx_fifo.empty_o_SB_LUT4_I3_I1_SB_LUT4_O_I2[2]
.sym 7277 rx_fifo.rd_addr[9]
.sym 7279 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 7280 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 7290 rx_fifo.wr_addr[2]
.sym 7291 rx_fifo.wr_addr[3]
.sym 7293 rx_fifo.wr_addr[4]
.sym 7294 rx_fifo.wr_addr[5]
.sym 7295 rx_fifo.wr_addr[6]
.sym 7296 rx_fifo.wr_addr[7]
.sym 7297 rx_fifo.wr_addr[8]
.sym 7298 rx_fifo.wr_addr[9]
.sym 7299 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 7300 rx_fifo.wr_addr[0]
.sym 7301 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 7302 w_rx_fifo_push
.sym 7304 w_rx_fifo_data[16]
.sym 7308 w_rx_fifo_data[18]
.sym 7311 $PACKER_VCC_NET
.sym 7315 o_led1$SB_IO_OUT
.sym 7317 $PACKER_VCC_NET
.sym 7318 $PACKER_VCC_NET
.sym 7322 $PACKER_VCC_NET
.sym 7325 rx_fifo.rd_addr[0]
.sym 7329 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 7336 rx_fifo.rd_addr[6]
.sym 7345 rx_fifo.rd_addr[0]
.sym 7346 w_rx_fifo_data[19]
.sym 7350 w_rx_fifo_data[17]
.sym 7353 rx_fifo.rd_addr[6]
.sym 7355 rx_fifo.empty_o_SB_LUT4_I3_I1_SB_LUT4_O_I2[1]
.sym 7357 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 7361 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 7362 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 7363 rx_fifo.rd_addr[9]
.sym 7364 $PACKER_VCC_NET
.sym 7365 rx_fifo.rd_addr[3]
.sym 7367 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 7369 rx_fifo.empty_o_SB_LUT4_I3_I1_SB_LUT4_O_I2[3]
.sym 7371 w_rx_fifo_pull
.sym 7376 rx_fifo.rd_addr_gray_wr[5]
.sym 7377 rx_fifo.rd_addr_gray_wr[1]
.sym 7378 rx_fifo.rd_addr_gray_wr[4]
.sym 7379 rx_fifo.rd_addr_gray_wr[3]
.sym 7380 rx_fifo.rd_addr_gray_wr[0]
.sym 7381 rx_fifo.rd_addr_gray_wr[6]
.sym 7382 rx_fifo.rd_addr_gray_wr[2]
.sym 7383 rx_fifo.rd_addr_gray_wr[9]
.sym 7392 rx_fifo.empty_o_SB_LUT4_I3_I1_SB_LUT4_O_I2[3]
.sym 7393 rx_fifo.rd_addr[3]
.sym 7395 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 7396 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 7397 rx_fifo.rd_addr[6]
.sym 7398 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 7399 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 7400 rx_fifo.rd_addr[9]
.sym 7401 rx_fifo.empty_o_SB_LUT4_I3_I1_SB_LUT4_O_I2[1]
.sym 7402 rx_fifo.rd_addr[0]
.sym 7403 r_counter_$glb_clk
.sym 7404 w_rx_fifo_pull
.sym 7405 $PACKER_VCC_NET
.sym 7409 w_rx_fifo_data[19]
.sym 7413 w_rx_fifo_data[17]
.sym 7421 rx_fifo.rd_addr[9]
.sym 7433 rx_fifo.rd_addr_gray_wr[6]
.sym 7434 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 7435 o_led1$SB_IO_OUT
.sym 7478 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 7480 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 7481 rx_fifo.rd_addr_gray_wr_r[0]
.sym 7482 rx_fifo.rd_addr_gray_wr_r[5]
.sym 7483 rx_fifo.rd_addr_gray_wr[7]
.sym 7484 rx_fifo.rd_addr_gray_wr_r[9]
.sym 7485 rx_fifo.rd_addr_gray_wr[8]
.sym 7529 rx_fifo.wr_addr_gray[5]
.sym 7534 rx_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[3]
.sym 7580 rx_fifo.wr_addr_gray_rd[6]
.sym 7583 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 7584 rx_fifo.wr_addr_gray_rd[3]
.sym 7585 rx_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 7587 rx_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[3]
.sym 7625 rx_fifo.rd_addr_gray_wr_r[0]
.sym 7631 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 7635 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 7644 rx_fifo.rd_addr_gray_wr[8]
.sym 7683 rx_fifo.wr_addr_gray[2]
.sym 7684 rx_fifo.wr_addr_gray[0]
.sym 7685 rx_fifo.wr_addr_gray[3]
.sym 7686 rx_fifo.wr_addr_gray[6]
.sym 7687 rx_fifo.wr_addr_gray[1]
.sym 7724 w_lvds_rx_09_d1_SB_LUT4_I1_O[1]
.sym 7728 rx_fifo.wr_addr_gray_rd[5]
.sym 7730 $PACKER_VCC_NET
.sym 7732 i_rst_b$SB_IO_IN
.sym 7784 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 7788 rx_fifo.full_o_SB_LUT4_I3_O[2]
.sym 7826 rx_fifo.wr_addr_gray_SB_DFFESR_Q_9_D[0]
.sym 7828 o_led1$SB_IO_OUT
.sym 7832 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 7834 rx_fifo.wr_en_i_SB_LUT4_I2_O
.sym 7835 rx_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[1]
.sym 7836 rx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 7838 o_led1$SB_IO_OUT
.sym 7935 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 8028 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 8088 o_led1$SB_IO_OUT
.sym 8089 o_shdn_tx_lna$SB_IO_OUT
.sym 8093 w_smi_data_output[6]
.sym 8095 o_led0$SB_IO_OUT
.sym 8099 $PACKER_VCC_NET
.sym 8102 w_smi_data_output[6]
.sym 8112 o_led0$SB_IO_OUT
.sym 8115 $PACKER_VCC_NET
.sym 8118 w_smi_data_output[6]
.sym 8119 tx_fifo.empty_o_SB_DFFNSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 8121 tx_fifo.rd_addr[6]
.sym 8125 smi_ctrl_ins.w_fifo_push_trigger_SB_DFFNSR_Q_R
.sym 8135 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 8136 rx_fifo.rd_addr[0]
.sym 8152 o_led0$SB_IO_OUT
.sym 8161 tx_fifo.wr_addr_gray[1]
.sym 8165 tx_fifo.wr_addr_gray[2]
.sym 8166 tx_fifo.wr_addr_gray[6]
.sym 8167 tx_fifo.wr_addr_gray[7]
.sym 8171 tx_fifo.wr_addr_gray[3]
.sym 8195 tx_fifo.wr_addr_gray[3]
.sym 8201 tx_fifo.wr_addr_gray[7]
.sym 8212 tx_fifo.wr_addr_gray[6]
.sym 8225 tx_fifo.wr_addr_gray[1]
.sym 8230 tx_fifo.wr_addr_gray[2]
.sym 8240 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 8246 tx_fifo.empty_o_SB_DFFNSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 8247 tx_fifo.rd_addr[5]
.sym 8248 tx_fifo.rd_addr[7]
.sym 8249 tx_fifo.empty_o_SB_DFFNSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[2]
.sym 8250 tx_fifo.rd_addr_gray[0]
.sym 8251 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 8252 tx_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 8253 tx_fifo.empty_o_SB_DFFNSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[3]
.sym 8262 smi_ctrl_ins.tx_reg_state[0]
.sym 8263 tx_fifo.wr_addr_gray_rd[4]
.sym 8266 lvds_tx_inst.r_pulled_SB_LUT4_I2_O
.sym 8267 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I3_I2[0]
.sym 8269 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 8278 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 8281 tx_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 8295 tx_fifo.empty_o_SB_DFFNSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[1]
.sym 8297 w_smi_data_output[1]
.sym 8301 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_5_D[1]
.sym 8302 tx_fifo.rd_addr[6]
.sym 8303 tx_fifo.wr_addr_gray_rd[6]
.sym 8308 tx_fifo.empty_o_SB_DFFNSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[3]
.sym 8312 tx_fifo.rd_addr[5]
.sym 8313 $PACKER_VCC_NET
.sym 8324 tx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[0]
.sym 8332 tx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[0]
.sym 8333 tx_fifo.full_o_SB_LUT4_I3_O[2]
.sym 8336 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 8337 tx_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 8338 tx_fifo.full_o_SB_LUT4_I3_O[1]
.sym 8341 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 8363 tx_fifo.full_o_SB_LUT4_I3_O[1]
.sym 8364 tx_fifo.full_o_SB_LUT4_I3_O[2]
.sym 8374 tx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[0]
.sym 8386 tx_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 8392 tx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[0]
.sym 8399 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 8402 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 8403 r_counter_$glb_clk
.sym 8404 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 8405 tx_fifo.rd_addr_gray_wr[7]
.sym 8406 tx_fifo.rd_addr_gray_wr_r[6]
.sym 8407 tx_fifo.rd_addr_gray_wr[2]
.sym 8408 tx_fifo.rd_addr_gray_wr[4]
.sym 8409 tx_fifo.rd_addr_gray_wr[3]
.sym 8410 tx_fifo.rd_addr_gray_wr[6]
.sym 8411 tx_fifo.rd_addr_gray_wr[5]
.sym 8412 tx_fifo.rd_addr_gray_wr[0]
.sym 8420 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_9_D[1]
.sym 8421 tx_fifo.full_o_SB_LUT4_I3_O[2]
.sym 8422 tx_fifo.empty_o_SB_DFFNSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[3]
.sym 8426 tx_fifo.full_o_SB_LUT4_I3_O[1]
.sym 8428 tx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[0]
.sym 8429 tx_fifo.rd_addr[7]
.sym 8431 tx_fifo.empty_o_SB_DFFNSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[2]
.sym 8432 $PACKER_VCC_NET
.sym 8433 w_rx_fifo_push
.sym 8437 tx_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 8438 tx_fifo.wr_addr_gray_rd[0]
.sym 8439 w_rx_24_fifo_data[24]
.sym 8440 w_rx_24_fifo_data[7]
.sym 8451 tx_fifo.wr_addr_gray_rd[5]
.sym 8454 tx_fifo.wr_addr_gray_rd[3]
.sym 8456 tx_fifo.rd_addr[7]
.sym 8463 tx_fifo.wr_addr_gray_rd[4]
.sym 8464 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_3_D[0]
.sym 8468 tx_fifo.rd_addr[6]
.sym 8469 tx_fifo.wr_addr_gray_rd[6]
.sym 8480 tx_fifo.wr_addr_gray_rd[5]
.sym 8494 tx_fifo.wr_addr_gray_rd[6]
.sym 8499 tx_fifo.wr_addr_gray_rd[3]
.sym 8503 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_3_D[0]
.sym 8504 tx_fifo.rd_addr[7]
.sym 8505 tx_fifo.rd_addr[6]
.sym 8518 tx_fifo.wr_addr_gray_rd[4]
.sym 8526 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 8528 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 8529 tx_fifo.empty_o_SB_DFFNSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]
.sym 8530 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_2_I3[0]
.sym 8532 i_rst_b_SB_LUT4_I3_O
.sym 8534 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_6_I3[1]
.sym 8535 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_6_I3[0]
.sym 8540 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_5_D_SB_LUT4_I2_O[2]
.sym 8547 tx_fifo.wr_addr_gray_rd[5]
.sym 8548 tx_fifo.empty_o_SB_DFFNSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[1]
.sym 8549 tx_fifo.rd_addr_gray_wr_r[6]
.sym 8552 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 8553 tx_fifo.empty_o_SB_DFFNSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 8557 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_6_I3[1]
.sym 8561 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_5_D[1]
.sym 8569 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 8572 tx_fifo.empty_o_SB_DFFNSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[1]
.sym 8573 tx_fifo.empty_o_SB_DFFNSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[0]
.sym 8575 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 8582 o_led1$SB_IO_OUT
.sym 8583 tx_fifo.empty_o_SB_DFFNSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[3]
.sym 8584 w_rx_24_fifo_data[5]
.sym 8587 w_rx_24_fifo_data[13]
.sym 8590 w_rx_09_fifo_data[24]
.sym 8591 tx_fifo.empty_o_SB_DFFNSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[2]
.sym 8593 w_lvds_rx_24_d1_SB_LUT4_I2_O[2]
.sym 8599 w_rx_24_fifo_data[24]
.sym 8608 w_lvds_rx_24_d1_SB_LUT4_I2_O[2]
.sym 8609 w_rx_24_fifo_data[13]
.sym 8614 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 8616 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 8620 w_lvds_rx_24_d1_SB_LUT4_I2_O[2]
.sym 8623 w_rx_24_fifo_data[5]
.sym 8632 tx_fifo.empty_o_SB_DFFNSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[1]
.sym 8633 tx_fifo.empty_o_SB_DFFNSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[2]
.sym 8634 tx_fifo.empty_o_SB_DFFNSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[3]
.sym 8635 tx_fifo.empty_o_SB_DFFNSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[0]
.sym 8639 w_rx_09_fifo_data[24]
.sym 8640 o_led1$SB_IO_OUT
.sym 8641 w_rx_24_fifo_data[24]
.sym 8648 w_lvds_rx_24_d0_SB_LUT4_I1_O_SB_LUT4_I2_O_$glb_ce
.sym 8649 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 8650 lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_R_$glb_sr
.sym 8654 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 8655 i_rst_b$SB_IO_IN
.sym 8656 lvds_tx_inst.r_pulled_SB_DFFNESR_Q_E
.sym 8657 smi_ctrl_ins.int_cnt_rx[4]
.sym 8658 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_9_D[3]
.sym 8663 rx_fifo.rd_addr[3]
.sym 8665 tx_fifo.empty_o_SB_DFFNSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 8666 w_rx_fifo_pulled_data[5]
.sym 8669 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_5_D_SB_LUT4_I2_O[1]
.sym 8670 w_rx_fifo_pulled_data[9]
.sym 8673 w_rx_fifo_pulled_data[1]
.sym 8675 w_smi_data_output[1]
.sym 8679 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 8684 w_rx_fifo_data[24]
.sym 8686 w_rx_fifo_data[30]
.sym 8703 o_led1$SB_IO_OUT
.sym 8704 w_rx_09_fifo_data[29]
.sym 8708 tx_fifo.wr_addr_gray_rd[0]
.sym 8723 w_rx_24_fifo_data[29]
.sym 8761 tx_fifo.wr_addr_gray_rd[0]
.sym 8767 w_rx_09_fifo_data[29]
.sym 8768 w_rx_24_fifo_data[29]
.sym 8770 o_led1$SB_IO_OUT
.sym 8772 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 8774 w_smi_data_output[3]
.sym 8775 w_smi_data_output[0]
.sym 8776 w_smi_data_output[2]
.sym 8777 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_4_I3[3]
.sym 8778 w_smi_data_output[6]
.sym 8780 w_smi_data_output[1]
.sym 8787 smi_ctrl_ins.int_cnt_rx[4]
.sym 8789 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 8791 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_9_D[3]
.sym 8792 w_rx_09_fifo_data[29]
.sym 8795 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 8800 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 8801 w_rx_fifo_pulled_data[3]
.sym 8802 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 8804 smi_ctrl_ins.int_cnt_rx[3]
.sym 8806 smi_ctrl_ins.int_cnt_rx[4]
.sym 8807 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 8808 rx_fifo.empty_o_SB_LUT4_I3_I1_SB_LUT4_O_I2[1]
.sym 8809 w_rx_24_fifo_data[29]
.sym 8817 smi_ctrl_ins.r_fifo_pulled_data_SB_DFFNESR_Q_E
.sym 8818 w_rx_fifo_pulled_data[15]
.sym 8820 w_rx_24_fifo_data[30]
.sym 8821 w_rx_fifo_pulled_data[10]
.sym 8824 o_led1$SB_IO_OUT
.sym 8826 w_rx_fifo_pulled_data[13]
.sym 8830 w_rx_fifo_pulled_data[8]
.sym 8836 w_rx_fifo_pulled_data[6]
.sym 8837 w_rx_fifo_pulled_data[18]
.sym 8840 w_rx_fifo_pulled_data[4]
.sym 8841 w_rx_09_fifo_data[30]
.sym 8848 w_rx_fifo_pulled_data[18]
.sym 8856 w_rx_fifo_pulled_data[15]
.sym 8863 w_rx_fifo_pulled_data[6]
.sym 8866 w_rx_24_fifo_data[30]
.sym 8867 o_led1$SB_IO_OUT
.sym 8868 w_rx_09_fifo_data[30]
.sym 8874 w_rx_fifo_pulled_data[10]
.sym 8879 w_rx_fifo_pulled_data[4]
.sym 8884 w_rx_fifo_pulled_data[13]
.sym 8891 w_rx_fifo_pulled_data[8]
.sym 8894 smi_ctrl_ins.r_fifo_pulled_data_SB_DFFNESR_Q_E
.sym 8895 smi_ctrl_ins.soe_and_reset_$glb_clk
.sym 8896 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 8897 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_4_I3[0]
.sym 8898 smi_ctrl_ins.r_fifo_pulled_data[26]
.sym 8899 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_7_I3[0]
.sym 8900 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_5_I3[3]
.sym 8901 smi_ctrl_ins.r_fifo_pulled_data[25]
.sym 8902 smi_ctrl_ins.r_fifo_pulled_data[17]
.sym 8903 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_5_I3[0]
.sym 8904 smi_ctrl_ins.r_fifo_pulled_data[16]
.sym 8909 rx_fifo.rd_addr[0]
.sym 8910 rx_fifo.rd_addr[6]
.sym 8911 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_3_I3[0]
.sym 8912 rx_fifo.rd_addr[9]
.sym 8913 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I3[1]
.sym 8915 smi_ctrl_ins.r_fifo_pulled_data[27]
.sym 8916 smi_ctrl_ins.r_fifo_pulled_data_SB_DFFNESR_Q_E
.sym 8919 smi_ctrl_ins.int_cnt_rx[3]
.sym 8921 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[0]
.sym 8924 w_rx_fifo_push
.sym 8926 rx_fifo.rd_addr[3]
.sym 8929 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 8930 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_2_I3[1]
.sym 8949 smi_ctrl_ins.r_fifo_pulled_data_SB_DFFNESR_Q_E
.sym 8960 w_rx_fifo_pulled_data[19]
.sym 8995 w_rx_fifo_pulled_data[19]
.sym 9017 smi_ctrl_ins.r_fifo_pulled_data_SB_DFFNESR_Q_E
.sym 9018 smi_ctrl_ins.soe_and_reset_$glb_clk
.sym 9019 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 9021 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 9022 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 9023 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 9024 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 9025 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 9026 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 9027 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 9038 w_rx_fifo_pulled_data[16]
.sym 9039 w_rx_fifo_pulled_data[26]
.sym 9040 w_rx_fifo_pulled_data[17]
.sym 9044 rx_fifo.empty_o_SB_LUT4_I3_I1_SB_LUT4_O_I2[3]
.sym 9046 rx_fifo.empty_o_SB_LUT4_I3_I1_SB_LUT4_O_I2[1]
.sym 9048 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 9051 smi_ctrl_ins.r_fifo_pulled_data_SB_DFFNESR_Q_E
.sym 9052 rx_fifo.rd_addr[3]
.sym 9053 rx_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 9054 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 9055 i_button_SB_LUT4_I1_I0_SB_LUT4_O_I3[0]
.sym 9063 rx_fifo.rd_en_i_SB_LUT4_I2_O
.sym 9081 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 9086 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 9087 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 9088 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 9090 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 9092 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 9096 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 9103 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 9106 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 9121 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 9125 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 9132 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 9140 rx_fifo.rd_en_i_SB_LUT4_I2_O
.sym 9141 r_counter_$glb_clk
.sym 9142 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 9143 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[8]
.sym 9144 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[9]
.sym 9146 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[3]
.sym 9147 r_counter
.sym 9149 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I0_I3[1]
.sym 9150 rx_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 9153 rx_fifo.rd_addr_gray_wr[1]
.sym 9155 rx_fifo.rd_addr[3]
.sym 9157 rx_fifo.rd_en_i_SB_LUT4_I2_O
.sym 9159 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 9160 spi_if_ins.o_load_cmd_SB_DFFESR_Q_R
.sym 9161 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 9163 smi_ctrl_ins.r_fifo_pulled_data_SB_DFFNESR_Q_E
.sym 9165 rx_fifo.empty_o_SB_LUT4_I3_I1_SB_LUT4_O_I2[3]
.sym 9166 rx_fifo.rd_addr[6]
.sym 9168 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 9169 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 9172 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I0_I3[1]
.sym 9176 w_rx_data[0]
.sym 9185 rx_fifo.rd_addr[0]
.sym 9189 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 9193 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 9194 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 9195 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 9196 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 9197 rx_fifo.empty_o_SB_LUT4_I3_I1_SB_LUT4_O_I2[1]
.sym 9198 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 9200 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[8]
.sym 9211 rx_fifo.rd_en_i_SB_LUT4_I2_O
.sym 9217 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 9218 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 9225 rx_fifo.rd_addr[0]
.sym 9230 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 9232 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 9236 rx_fifo.empty_o_SB_LUT4_I3_I1_SB_LUT4_O_I2[1]
.sym 9250 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[8]
.sym 9256 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 9259 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 9260 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 9263 rx_fifo.rd_en_i_SB_LUT4_I2_O
.sym 9264 r_counter_$glb_clk
.sym 9265 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 9266 rx_fifo.empty_o_SB_LUT4_I3_I1[1]
.sym 9267 w_rx_fifo_empty
.sym 9269 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 9271 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 9273 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 9279 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I0_I3[1]
.sym 9281 smi_ctrl_ins.r_channel_SB_DFFER_Q_E
.sym 9287 $PACKER_VCC_NET
.sym 9288 sys_ctrl_ins.i_cs_SB_DFFE_Q_D[0]
.sym 9291 rx_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 9297 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 9298 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I0_I3[1]
.sym 9299 rx_fifo.rd_addr_gray_wr[4]
.sym 9300 rx_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 9301 rx_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[0]
.sym 9308 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[9]
.sym 9309 rx_fifo.rd_en_i_SB_LUT4_I2_O
.sym 9316 rx_fifo.rd_addr[0]
.sym 9318 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[3]
.sym 9319 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 9324 rx_fifo.rd_addr[3]
.sym 9326 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 9330 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[2]
.sym 9331 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 9332 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 9334 rx_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 9338 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 9340 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[3]
.sym 9347 rx_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 9348 rx_fifo.rd_addr[3]
.sym 9353 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[2]
.sym 9354 rx_fifo.rd_addr[0]
.sym 9360 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[9]
.sym 9370 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 9371 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 9372 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 9373 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 9376 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 9377 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 9378 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 9379 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 9386 rx_fifo.rd_en_i_SB_LUT4_I2_O
.sym 9387 r_counter_$glb_clk
.sym 9388 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 9389 sys_ctrl_ins.tx_sample_gap[1]
.sym 9390 sys_ctrl_ins.tx_sample_gap[0]
.sym 9392 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 9393 sys_ctrl_ins.tx_sample_gap[3]
.sym 9394 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 9395 sys_ctrl_ins.tx_sample_gap[2]
.sym 9396 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 9405 rx_fifo.rd_en_i_SB_LUT4_I2_O
.sym 9406 rx_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[3]
.sym 9407 w_tx_data_sys[3]
.sym 9409 spi_if_ins.r_tx_byte[7]
.sym 9414 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[8]
.sym 9416 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[2]
.sym 9418 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[0]
.sym 9419 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 9420 rx_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 9421 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 9422 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[9]
.sym 9423 w_rx_fifo_push
.sym 9424 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 9438 rx_fifo.rd_addr_gray[0]
.sym 9441 rx_fifo.rd_addr[9]
.sym 9447 rx_fifo.rd_addr_gray[2]
.sym 9451 rx_fifo.rd_addr_gray[4]
.sym 9452 rx_fifo.rd_addr_gray[5]
.sym 9456 rx_fifo.rd_addr_gray[3]
.sym 9458 rx_fifo.rd_addr_gray[6]
.sym 9461 rx_fifo.rd_addr_gray[1]
.sym 9465 rx_fifo.rd_addr_gray[5]
.sym 9472 rx_fifo.rd_addr_gray[1]
.sym 9478 rx_fifo.rd_addr_gray[4]
.sym 9483 rx_fifo.rd_addr_gray[3]
.sym 9488 rx_fifo.rd_addr_gray[0]
.sym 9495 rx_fifo.rd_addr_gray[6]
.sym 9500 rx_fifo.rd_addr_gray[2]
.sym 9506 rx_fifo.rd_addr[9]
.sym 9510 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 9512 rx_fifo.rd_addr_gray[8]
.sym 9513 rx_fifo.rd_addr_gray[2]
.sym 9514 rx_fifo.rd_addr_gray[3]
.sym 9515 rx_fifo.rd_addr_gray[7]
.sym 9516 rx_fifo.rd_addr_gray[6]
.sym 9517 rx_fifo.rd_addr_gray[4]
.sym 9518 rx_fifo.rd_addr_gray[5]
.sym 9519 rx_fifo.rd_addr_gray[1]
.sym 9525 sys_ctrl_ins.tx_sample_gap[2]
.sym 9528 w_rx_data[3]
.sym 9529 rx_fifo.rd_en_i_SB_LUT4_I2_O
.sym 9535 w_ioc[2]
.sym 9536 rx_fifo.rd_addr_gray_wr_r[5]
.sym 9538 rx_fifo.empty_o_SB_LUT4_I3_I1_SB_LUT4_O_I2[0]
.sym 9541 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 9544 rx_fifo.wr_addr_gray_rd_r[9]
.sym 9545 rx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 9546 rx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 9553 rx_fifo.rd_addr_gray_wr[5]
.sym 9554 rx_fifo.rd_addr[6]
.sym 9560 rx_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[3]
.sym 9561 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 9562 rx_fifo.rd_addr[6]
.sym 9565 rx_fifo.rd_addr_gray_wr[0]
.sym 9566 rx_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 9568 rx_fifo.rd_addr_gray_wr[9]
.sym 9572 rx_fifo.rd_addr_gray[7]
.sym 9577 rx_fifo.rd_addr_gray[8]
.sym 9587 rx_fifo.rd_addr[6]
.sym 9588 rx_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 9598 rx_fifo.rd_addr[6]
.sym 9599 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 9601 rx_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[3]
.sym 9606 rx_fifo.rd_addr_gray_wr[0]
.sym 9610 rx_fifo.rd_addr_gray_wr[5]
.sym 9616 rx_fifo.rd_addr_gray[7]
.sym 9624 rx_fifo.rd_addr_gray_wr[9]
.sym 9630 rx_fifo.rd_addr_gray[8]
.sym 9633 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 9635 rx_fifo.wr_addr_gray_rd[2]
.sym 9636 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[2]
.sym 9637 rx_fifo.wr_addr_gray_rd_r[9]
.sym 9638 rx_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 9639 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 9640 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 9642 rx_fifo.empty_o_SB_LUT4_I3_I1_SB_LUT4_O_I2[0]
.sym 9669 w_rx_fifo_push
.sym 9679 rx_fifo.wr_addr_gray[3]
.sym 9684 rx_fifo.wr_addr_gray_rd[6]
.sym 9688 rx_fifo.wr_addr_gray[6]
.sym 9691 rx_fifo.wr_addr_gray_rd[5]
.sym 9697 rx_fifo.wr_addr_gray_rd[7]
.sym 9710 rx_fifo.wr_addr_gray[6]
.sym 9729 rx_fifo.wr_addr_gray_rd[7]
.sym 9734 rx_fifo.wr_addr_gray[3]
.sym 9742 rx_fifo.wr_addr_gray_rd[5]
.sym 9751 rx_fifo.wr_addr_gray_rd[6]
.sym 9756 r_counter_$glb_clk
.sym 9758 rx_fifo.wr_addr_gray_rd[1]
.sym 9761 w_rx_fifo_push
.sym 9764 rx_fifo.wr_addr_gray_rd[0]
.sym 9773 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 9778 rx_fifo.wr_addr_gray_rd[4]
.sym 9787 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 9801 rx_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[1]
.sym 9804 rx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 9810 rx_fifo.wr_en_i_SB_LUT4_I2_O
.sym 9811 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 9812 rx_fifo.wr_addr_gray_SB_DFFESR_Q_9_D[0]
.sym 9815 rx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 9818 rx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 9838 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 9840 rx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 9846 rx_fifo.wr_addr_gray_SB_DFFESR_Q_9_D[0]
.sym 9852 rx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 9853 rx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 9857 rx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 9863 rx_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[1]
.sym 9878 rx_fifo.wr_en_i_SB_LUT4_I2_O
.sym 9879 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 9880 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 9882 w_rx_24_fifo_push
.sym 9884 lvds_rx_24_inst.o_fifo_push_SB_DFFER_Q_E
.sym 9900 w_rx_09_fifo_push
.sym 9905 i_rst_b$SB_IO_IN
.sym 9907 w_rx_fifo_push
.sym 9925 rx_fifo.rd_addr_gray_wr[8]
.sym 9940 rx_fifo.rd_addr_gray_wr[1]
.sym 9957 rx_fifo.rd_addr_gray_wr[1]
.sym 9982 rx_fifo.rd_addr_gray_wr[8]
.sym 10002 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 10019 w_lvds_rx_24_d1_SB_LUT4_I2_O[2]
.sym 10027 w_ioc[2]
.sym 10038 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 10172 o_shdn_rx_lna$SB_IO_OUT
.sym 10181 o_shdn_rx_lna$SB_IO_OUT
.sym 10197 o_shdn_rx_lna$SB_IO_OUT
.sym 10199 o_led0$SB_IO_OUT
.sym 10201 w_smi_data_output[2]
.sym 10203 o_led0$SB_IO_OUT
.sym 10204 w_smi_data_output[1]
.sym 10206 o_led0$SB_IO_OUT
.sym 10207 $PACKER_VCC_NET
.sym 10211 w_smi_data_output[1]
.sym 10215 $PACKER_VCC_NET
.sym 10216 o_led0$SB_IO_OUT
.sym 10224 o_led0$SB_IO_OUT
.sym 10225 w_smi_data_output[2]
.sym 10226 tx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[0]
.sym 10227 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 10228 smi_ctrl_ins.tx_reg_state[3]
.sym 10229 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 10231 smi_ctrl_ins.tx_reg_state[0]
.sym 10232 tx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I0_O[2]
.sym 10233 smi_ctrl_ins.tx_reg_state[1]
.sym 10241 w_smi_data_output[2]
.sym 10245 w_smi_data_output[6]
.sym 10250 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 10272 i_rst_b$SB_IO_IN
.sym 10279 lvds_tx_inst.r_pulled_SB_LUT4_I2_O
.sym 10287 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 10289 smi_ctrl_ins.tx_reg_state[0]
.sym 10290 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 10294 smi_ctrl_ins.tx_reg_state[3]
.sym 10295 w_smi_data_output[6]
.sym 10296 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 10299 tx_fifo.empty_o_SB_DFFNSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[1]
.sym 10301 w_smi_data_output[6]
.sym 10307 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 10308 tx_fifo.empty_o_SB_DFFNSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[1]
.sym 10309 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 10322 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 10343 smi_ctrl_ins.tx_reg_state[3]
.sym 10344 i_rst_b$SB_IO_IN
.sym 10345 smi_ctrl_ins.tx_reg_state[0]
.sym 10347 lvds_tx_inst.r_pulled_SB_LUT4_I2_O
.sym 10348 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 10349 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 10352 w_smi_data_input[7]
.sym 10355 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 10356 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 10357 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 10358 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 10359 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 10360 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 10361 tx_fifo.empty_o_SB_DFFNSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 10364 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 10369 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 10370 tx_fifo.wr_addr_gray_rd[0]
.sym 10371 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[3]
.sym 10373 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[4]
.sym 10374 smi_ctrl_ins.swe_and_reset
.sym 10382 w_smi_data_input[7]
.sym 10384 w_smi_data_output[0]
.sym 10387 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I2[7]
.sym 10389 tx_fifo.empty_o_SB_DFFNSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 10391 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I2[6]
.sym 10393 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 10395 tx_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 10398 tx_fifo.rd_addr_gray_wr_r[6]
.sym 10403 w_smi_data_output[3]
.sym 10408 w_smi_data_input[7]
.sym 10411 tx_fifo.rd_addr_gray_wr[0]
.sym 10417 tx_fifo.empty_o_SB_DFFNSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 10419 smi_ctrl_ins.tx_reg_state[1]
.sym 10421 $PACKER_VCC_NET
.sym 10423 w_smi_data_output[7]
.sym 10424 smi_ctrl_ins.swe_and_reset
.sym 10436 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 10445 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_9_D[1]
.sym 10449 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 10450 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 10451 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 10454 tx_fifo.empty_o_SB_DFFNSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 10456 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 10458 lvds_tx_inst.r_pulled_SB_LUT4_I2_O
.sym 10460 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 10466 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 10473 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 10479 tx_fifo.empty_o_SB_DFFNSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 10482 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 10489 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_9_D[1]
.sym 10496 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 10500 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 10507 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 10510 lvds_tx_inst.r_pulled_SB_LUT4_I2_O
.sym 10511 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 10512 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 10513 tx_fifo.empty_o_SB_DFFNSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 10514 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[9]
.sym 10515 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_3_I3[1]
.sym 10516 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I3[0]
.sym 10517 smi_ctrl_ins.tx_reg_state_SB_DFFN_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 10518 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_3_D[1]
.sym 10519 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_1_I3[1]
.sym 10520 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_4_I3[1]
.sym 10525 tx_fifo.empty_o_SB_DFFNSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 10526 tx_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 10527 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 10529 tx_fifo.rd_addr[5]
.sym 10532 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 10534 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 10537 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 10540 tx_fifo.empty_o_SB_DFFNSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[2]
.sym 10542 w_smi_data_output[7]
.sym 10544 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 10546 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_2_I3[0]
.sym 10547 lvds_tx_inst.r_pulled_SB_DFFNESR_Q_E
.sym 10558 tx_fifo.rd_addr_gray[0]
.sym 10572 tx_fifo.rd_addr_gray[3]
.sym 10573 tx_fifo.rd_addr_gray[4]
.sym 10574 tx_fifo.rd_addr_gray[5]
.sym 10577 tx_fifo.rd_addr_gray[6]
.sym 10579 tx_fifo.rd_addr_gray[7]
.sym 10583 tx_fifo.rd_addr_gray_wr[6]
.sym 10584 tx_fifo.rd_addr_gray[2]
.sym 10587 tx_fifo.rd_addr_gray[7]
.sym 10594 tx_fifo.rd_addr_gray_wr[6]
.sym 10602 tx_fifo.rd_addr_gray[2]
.sym 10605 tx_fifo.rd_addr_gray[4]
.sym 10613 tx_fifo.rd_addr_gray[3]
.sym 10617 tx_fifo.rd_addr_gray[6]
.sym 10623 tx_fifo.rd_addr_gray[5]
.sym 10630 tx_fifo.rd_addr_gray[0]
.sym 10634 r_counter_$glb_clk
.sym 10636 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_5_D_SB_LUT4_I2_O[0]
.sym 10637 tx_fifo.rd_addr_gray[7]
.sym 10638 tx_fifo.rd_addr_gray[3]
.sym 10639 tx_fifo.rd_addr_gray[4]
.sym 10640 tx_fifo.rd_addr_gray[5]
.sym 10641 tx_fifo.empty_o_SB_DFFNSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 10642 tx_fifo.rd_addr_gray[2]
.sym 10643 tx_fifo.rd_addr_gray[6]
.sym 10648 tx_fifo.rd_addr_gray_wr[7]
.sym 10652 tx_fifo.rd_addr_gray_wr_r[6]
.sym 10653 w_rx_fifo_data[30]
.sym 10654 tx_fifo.rd_addr_gray_wr[2]
.sym 10655 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 10657 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[9]
.sym 10658 tx_fifo.rd_addr_gray_wr[3]
.sym 10661 smi_ctrl_ins.int_cnt_rx[4]
.sym 10662 w_smi_data_output[0]
.sym 10665 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[9]
.sym 10668 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_1_I3[1]
.sym 10670 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_4_I3[1]
.sym 10678 tx_fifo.empty_o_SB_DFFNSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 10679 tx_fifo.rd_addr[5]
.sym 10680 tx_fifo.rd_addr[6]
.sym 10681 tx_fifo.rd_addr[7]
.sym 10685 w_rx_fifo_pulled_data[9]
.sym 10689 i_rst_b$SB_IO_IN
.sym 10690 w_rx_fifo_pulled_data[1]
.sym 10691 w_rx_fifo_pulled_data[5]
.sym 10693 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_5_D_SB_LUT4_I2_O[2]
.sym 10695 smi_ctrl_ins.r_fifo_pulled_data_SB_DFFNESR_Q_E
.sym 10710 tx_fifo.rd_addr[7]
.sym 10711 tx_fifo.empty_o_SB_DFFNSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 10717 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_5_D_SB_LUT4_I2_O[2]
.sym 10718 tx_fifo.rd_addr[6]
.sym 10719 tx_fifo.rd_addr[5]
.sym 10725 w_rx_fifo_pulled_data[5]
.sym 10735 i_rst_b$SB_IO_IN
.sym 10747 w_rx_fifo_pulled_data[9]
.sym 10755 w_rx_fifo_pulled_data[1]
.sym 10756 smi_ctrl_ins.r_fifo_pulled_data_SB_DFFNESR_Q_E
.sym 10757 smi_ctrl_ins.soe_and_reset_$glb_clk
.sym 10758 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 10759 w_tx_fifo_pull
.sym 10760 tx_fifo.empty_o_SB_LUT4_I3_O[3]
.sym 10761 smi_ctrl_ins.r_fifo_pulled_data_SB_DFFNESR_Q_E
.sym 10762 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 10764 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 10766 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_1_I3[3]
.sym 10772 tx_fifo.empty_o_SB_DFFNSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 10773 w_rx_fifo_data[31]
.sym 10776 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 10777 rx_fifo.empty_o_SB_LUT4_I3_I1_SB_LUT4_O_I2[1]
.sym 10778 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 10779 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_5_D[1]
.sym 10781 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 10783 w_rx_fifo_push
.sym 10787 smi_ctrl_ins.int_cnt_rx[4]
.sym 10788 w_smi_data_output[3]
.sym 10790 lvds_tx_inst.r_pulled_SB_LUT4_I3_O[2]
.sym 10791 tx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[3]
.sym 10794 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_6_I3[0]
.sym 10801 tx_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 10804 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 10809 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 10812 i_rst_b$SB_IO_IN
.sym 10813 tx_fifo.empty_o_SB_DFFNSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 10824 tx_fifo.empty_o_SB_LUT4_I3_O[0]
.sym 10825 tx_fifo.empty_o_SB_LUT4_I3_O[3]
.sym 10826 smi_ctrl_ins.int_cnt_rx[3]
.sym 10830 smi_ctrl_ins.int_cnt_rx[4]
.sym 10851 tx_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 10852 tx_fifo.empty_o_SB_LUT4_I3_O[3]
.sym 10853 tx_fifo.empty_o_SB_LUT4_I3_O[0]
.sym 10854 tx_fifo.empty_o_SB_DFFNSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 10858 i_rst_b$SB_IO_IN
.sym 10863 i_rst_b$SB_IO_IN
.sym 10870 smi_ctrl_ins.int_cnt_rx[3]
.sym 10872 smi_ctrl_ins.int_cnt_rx[4]
.sym 10876 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 10878 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 10880 smi_ctrl_ins.soe_and_reset_$glb_clk
.sym 10881 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 10882 tx_fifo.wr_addr[9]
.sym 10885 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_6_I3[3]
.sym 10886 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_7_I3[3]
.sym 10888 tx_fifo.wr_addr_gray[8]
.sym 10890 smi_ctrl_ins.r_fifo_pulled_data[23]
.sym 10892 w_rx_fifo_push
.sym 10896 w_tx_fifo_empty
.sym 10898 $PACKER_VCC_NET
.sym 10899 w_rx_fifo_data[22]
.sym 10900 w_rx_fifo_data[20]
.sym 10902 o_led0$SB_IO_OUT
.sym 10904 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_2_I3[1]
.sym 10906 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 10908 w_rx_fifo_pulled_data[25]
.sym 10909 smi_ctrl_ins.int_cnt_rx[3]
.sym 10912 smi_ctrl_ins.int_cnt_rx[3]
.sym 10913 w_rx_fifo_pull
.sym 10916 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 10924 smi_ctrl_ins.r_fifo_pulled_data[27]
.sym 10925 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_1_I3[0]
.sym 10926 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_5_I3[3]
.sym 10927 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_5_I3[1]
.sym 10928 smi_ctrl_ins.int_cnt_rx[3]
.sym 10929 smi_ctrl_ins.int_cnt_rx[4]
.sym 10930 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_1_I3[3]
.sym 10931 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_4_I3[0]
.sym 10933 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_7_I3[0]
.sym 10934 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_4_I3[3]
.sym 10935 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_6_I3[1]
.sym 10937 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_5_I3[0]
.sym 10938 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_7_I3[1]
.sym 10940 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_1_I3[1]
.sym 10941 i_rst_b$SB_IO_IN
.sym 10942 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_4_I3[1]
.sym 10943 smi_ctrl_ins.r_fifo_pulled_data[19]
.sym 10947 smi_ctrl_ins.int_cnt_rx[4]
.sym 10950 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_6_I3[3]
.sym 10951 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_7_I3[3]
.sym 10954 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_6_I3[0]
.sym 10956 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_4_I3[3]
.sym 10957 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_4_I3[0]
.sym 10958 smi_ctrl_ins.int_cnt_rx[4]
.sym 10959 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_4_I3[1]
.sym 10962 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_7_I3[0]
.sym 10963 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_7_I3[1]
.sym 10964 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_7_I3[3]
.sym 10965 smi_ctrl_ins.int_cnt_rx[4]
.sym 10968 smi_ctrl_ins.int_cnt_rx[4]
.sym 10969 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_5_I3[3]
.sym 10970 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_5_I3[1]
.sym 10971 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_5_I3[0]
.sym 10974 smi_ctrl_ins.int_cnt_rx[3]
.sym 10975 smi_ctrl_ins.r_fifo_pulled_data[19]
.sym 10976 smi_ctrl_ins.r_fifo_pulled_data[27]
.sym 10977 smi_ctrl_ins.int_cnt_rx[4]
.sym 10980 smi_ctrl_ins.int_cnt_rx[4]
.sym 10981 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_1_I3[3]
.sym 10982 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_1_I3[0]
.sym 10983 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_1_I3[1]
.sym 10992 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_6_I3[3]
.sym 10993 smi_ctrl_ins.int_cnt_rx[4]
.sym 10994 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_6_I3[0]
.sym 10995 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_6_I3[1]
.sym 11002 i_rst_b$SB_IO_IN
.sym 11003 smi_ctrl_ins.soe_and_reset_$glb_clk
.sym 11007 tx_fifo.wr_addr_gray_rd[9]
.sym 11008 lvds_tx_inst.r_pulled_SB_LUT4_I3_O[2]
.sym 11011 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 11012 tx_fifo.wr_addr_gray_rd[8]
.sym 11017 smi_ctrl_ins.r_fifo_pulled_data_SB_DFFNESR_Q_E
.sym 11019 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 11020 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 11021 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_5_D[1]
.sym 11025 rx_fifo.empty_o_SB_LUT4_I3_I1_SB_LUT4_O_I2[3]
.sym 11027 rx_fifo.empty_o_SB_LUT4_I3_I1_SB_LUT4_O_I2[1]
.sym 11028 rx_fifo.rd_addr[3]
.sym 11049 w_rx_fifo_pulled_data[17]
.sym 11050 smi_ctrl_ins.int_cnt_rx[4]
.sym 11054 w_rx_fifo_pulled_data[26]
.sym 11055 w_rx_fifo_pulled_data[16]
.sym 11061 w_rx_fifo_pulled_data[3]
.sym 11064 w_rx_fifo_pulled_data[2]
.sym 11068 w_rx_fifo_pulled_data[25]
.sym 11069 smi_ctrl_ins.int_cnt_rx[3]
.sym 11070 smi_ctrl_ins.r_fifo_pulled_data[18]
.sym 11071 smi_ctrl_ins.r_fifo_pulled_data[26]
.sym 11072 w_rx_fifo_pulled_data[0]
.sym 11073 smi_ctrl_ins.r_fifo_pulled_data_SB_DFFNESR_Q_E
.sym 11079 w_rx_fifo_pulled_data[3]
.sym 11085 w_rx_fifo_pulled_data[26]
.sym 11094 w_rx_fifo_pulled_data[0]
.sym 11097 smi_ctrl_ins.int_cnt_rx[3]
.sym 11098 smi_ctrl_ins.int_cnt_rx[4]
.sym 11099 smi_ctrl_ins.r_fifo_pulled_data[18]
.sym 11100 smi_ctrl_ins.r_fifo_pulled_data[26]
.sym 11105 w_rx_fifo_pulled_data[25]
.sym 11109 w_rx_fifo_pulled_data[17]
.sym 11115 w_rx_fifo_pulled_data[2]
.sym 11122 w_rx_fifo_pulled_data[16]
.sym 11125 smi_ctrl_ins.r_fifo_pulled_data_SB_DFFNESR_Q_E
.sym 11126 smi_ctrl_ins.soe_and_reset_$glb_clk
.sym 11127 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 11128 w_tx_data_smi[1]
.sym 11131 w_rx_fifo_pull
.sym 11132 spi_if_ins.o_cs_SB_LUT4_I2_O[0]
.sym 11134 w_tx_data_smi[2]
.sym 11135 w_tx_data_smi[0]
.sym 11150 w_rx_fifo_data[24]
.sym 11153 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I0_I3[1]
.sym 11154 w_rx_fifo_empty
.sym 11156 i_button_SB_LUT4_I1_I0_SB_LUT4_O_I3[0]
.sym 11157 w_tx_data_smi[2]
.sym 11158 w_rx_fifo_push
.sym 11161 w_ioc[3]
.sym 11162 w_ioc[1]
.sym 11163 w_ioc[4]
.sym 11169 rx_fifo.rd_addr[3]
.sym 11171 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 11173 rx_fifo.empty_o_SB_LUT4_I3_I1_SB_LUT4_O_I2[3]
.sym 11174 rx_fifo.empty_o_SB_LUT4_I3_I1_SB_LUT4_O_I2[1]
.sym 11175 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 11178 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 11186 rx_fifo.rd_addr[0]
.sym 11191 rx_fifo.rd_addr[6]
.sym 11194 rx_fifo.rd_addr[0]
.sym 11201 $nextpnr_ICESTORM_LC_1$O
.sym 11203 rx_fifo.rd_addr[0]
.sym 11207 rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[2]
.sym 11210 rx_fifo.empty_o_SB_LUT4_I3_I1_SB_LUT4_O_I2[1]
.sym 11211 rx_fifo.rd_addr[0]
.sym 11213 rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[3]
.sym 11216 rx_fifo.empty_o_SB_LUT4_I3_I1_SB_LUT4_O_I2[3]
.sym 11217 rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[2]
.sym 11219 rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[4]
.sym 11221 rx_fifo.rd_addr[3]
.sym 11223 rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[3]
.sym 11225 rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[5]
.sym 11228 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 11229 rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[4]
.sym 11231 rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[6]
.sym 11233 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 11235 rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[5]
.sym 11237 rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[7]
.sym 11240 rx_fifo.rd_addr[6]
.sym 11241 rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[6]
.sym 11243 rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[8]
.sym 11245 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 11247 rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[7]
.sym 11251 sys_ctrl_ins.o_data_out_SB_DFFER_Q_D_SB_LUT4_O_I2[3]
.sym 11252 smi_ctrl_ins.o_channel
.sym 11256 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 11257 rx_fifo.empty_o_SB_LUT4_I3_I1[0]
.sym 11258 rx_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 11266 w_rx_fifo_pull
.sym 11271 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 11272 smi_ctrl_ins.int_cnt_rx[3]
.sym 11273 w_rx_fifo_data[25]
.sym 11274 w_cs[0]
.sym 11275 w_rx_fifo_push
.sym 11276 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 11278 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 11279 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I0_I3[1]
.sym 11282 w_rx_fifo_empty
.sym 11283 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_S[0]
.sym 11284 rx_fifo.wr_addr_gray_rd[8]
.sym 11286 sys_ctrl_ins.tx_sample_gap_SB_DFFER_Q_E
.sym 11287 rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[8]
.sym 11292 i_glob_clock$SB_IO_IN
.sym 11293 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 11299 i_button_SB_LUT4_I1_I0_SB_LUT4_O_I3[0]
.sym 11301 rx_fifo.rd_addr[0]
.sym 11304 r_counter
.sym 11305 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 11307 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 11316 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[8]
.sym 11319 rx_fifo.rd_addr[9]
.sym 11321 w_ioc[3]
.sym 11322 w_ioc[1]
.sym 11323 w_ioc[4]
.sym 11324 rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[9]
.sym 11327 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 11328 rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[8]
.sym 11332 rx_fifo.rd_addr[9]
.sym 11334 rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[9]
.sym 11344 rx_fifo.rd_addr[0]
.sym 11345 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 11350 r_counter
.sym 11361 w_ioc[4]
.sym 11362 w_ioc[1]
.sym 11363 w_ioc[3]
.sym 11364 i_button_SB_LUT4_I1_I0_SB_LUT4_O_I3[0]
.sym 11369 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[8]
.sym 11370 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 11372 i_glob_clock$SB_IO_IN
.sym 11373 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 11374 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 11376 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[3]
.sym 11377 spi_if_ins.r_tx_byte[6]
.sym 11378 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 11380 spi_if_ins.r_tx_byte[1]
.sym 11381 spi_if_ins.r_tx_byte[7]
.sym 11386 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[8]
.sym 11388 rx_fifo.rd_addr[3]
.sym 11390 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[9]
.sym 11391 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 11395 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 11396 i_glob_clock$SB_IO_IN
.sym 11402 rx_fifo.empty_o_SB_LUT4_I3_I1_SB_LUT4_O_I2[3]
.sym 11403 r_counter
.sym 11404 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 11407 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 11408 rx_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 11415 rx_fifo.empty_o_SB_LUT4_I3_I1_SB_LUT4_O_I2[0]
.sym 11418 rx_fifo.empty_o_SB_LUT4_I3_I1_SB_LUT4_O_I2[1]
.sym 11420 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 11421 rx_fifo.empty_o_SB_LUT4_I3_I1[0]
.sym 11422 rx_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 11423 rx_fifo.empty_o_SB_LUT4_I3_I1_SB_LUT4_O_I2[0]
.sym 11424 rx_fifo.empty_o_SB_LUT4_I3_I1_SB_LUT4_O_I2[3]
.sym 11425 rx_fifo.empty_o_SB_LUT4_I3_I1_SB_LUT4_O_I2[2]
.sym 11426 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[3]
.sym 11428 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 11430 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 11431 rx_fifo.empty_o_SB_LUT4_I3_I1[1]
.sym 11432 w_rx_fifo_empty
.sym 11433 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 11438 rx_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[0]
.sym 11439 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[0]
.sym 11441 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 11442 rx_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 11446 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[2]
.sym 11448 rx_fifo.empty_o_SB_LUT4_I3_I1_SB_LUT4_O_I2[3]
.sym 11449 rx_fifo.empty_o_SB_LUT4_I3_I1_SB_LUT4_O_I2[1]
.sym 11450 rx_fifo.empty_o_SB_LUT4_I3_I1_SB_LUT4_O_I2[0]
.sym 11451 rx_fifo.empty_o_SB_LUT4_I3_I1_SB_LUT4_O_I2[2]
.sym 11454 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 11455 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 11456 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 11457 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 11466 rx_fifo.empty_o_SB_LUT4_I3_I1_SB_LUT4_O_I2[0]
.sym 11467 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[3]
.sym 11468 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[0]
.sym 11469 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[2]
.sym 11478 w_rx_fifo_empty
.sym 11479 rx_fifo.empty_o_SB_LUT4_I3_I1[1]
.sym 11481 rx_fifo.empty_o_SB_LUT4_I3_I1[0]
.sym 11490 rx_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 11491 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 11492 rx_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[0]
.sym 11493 rx_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 11495 r_counter_$glb_clk
.sym 11496 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 11497 rx_fifo.wr_addr_gray_rd[5]
.sym 11499 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 11500 rx_fifo.wr_addr_gray_rd_r[8]
.sym 11502 sys_ctrl_ins.tx_sample_gap_SB_DFFER_Q_E
.sym 11503 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 11509 $PACKER_VCC_NET
.sym 11511 io_ctrl_ins.o_data_out[3]
.sym 11513 rx_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 11514 w_tx_data_sys[2]
.sym 11516 i_button_SB_LUT4_I1_I0_SB_LUT4_O_I3[0]
.sym 11519 rx_fifo.empty_o_SB_LUT4_I3_I1_SB_LUT4_O_I2[0]
.sym 11525 rx_fifo.wr_addr_gray_rd_r[9]
.sym 11529 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 11530 rx_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 11531 w_cs[1]
.sym 11538 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 11539 w_rx_data[1]
.sym 11541 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 11543 w_rx_data[2]
.sym 11545 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 11546 w_rx_data[0]
.sym 11549 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 11553 w_rx_data[3]
.sym 11556 sys_ctrl_ins.tx_sample_gap_SB_DFFER_Q_E
.sym 11557 rx_fifo.wr_addr_gray_rd_r[8]
.sym 11560 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 11561 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 11564 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 11565 rx_fifo.rd_addr[9]
.sym 11566 rx_fifo.wr_addr_gray_rd_r[9]
.sym 11567 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 11572 w_rx_data[1]
.sym 11579 w_rx_data[0]
.sym 11589 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 11590 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 11591 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 11592 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 11597 w_rx_data[3]
.sym 11601 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 11602 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 11603 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 11604 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 11610 w_rx_data[2]
.sym 11613 rx_fifo.wr_addr_gray_rd_r[8]
.sym 11614 rx_fifo.rd_addr[9]
.sym 11615 rx_fifo.wr_addr_gray_rd_r[9]
.sym 11616 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 11617 sys_ctrl_ins.tx_sample_gap_SB_DFFER_Q_E
.sym 11618 r_counter_$glb_clk
.sym 11619 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 11622 rx_fifo.rd_en_i_SB_LUT4_I2_O
.sym 11623 io_ctrl_ins.led1_state_SB_DFFER_Q_E
.sym 11624 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 11625 io_ctrl_ins.led1_state
.sym 11627 io_ctrl_ins.led0_state
.sym 11632 sys_ctrl_ins.tx_sample_gap[1]
.sym 11633 w_rx_data[1]
.sym 11634 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I0_I3[1]
.sym 11636 sys_ctrl_ins.tx_sample_gap[0]
.sym 11637 w_rx_data[0]
.sym 11639 w_rx_data[2]
.sym 11641 w_ioc[1]
.sym 11642 sys_ctrl_ins.tx_sample_gap[3]
.sym 11646 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I0_I3[1]
.sym 11650 w_rx_fifo_push
.sym 11651 i_button_SB_LUT4_I1_I0_SB_LUT4_O_I3[0]
.sym 11661 rx_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 11664 rx_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 11666 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[9]
.sym 11667 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 11670 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[0]
.sym 11671 rx_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[0]
.sym 11673 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 11674 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[8]
.sym 11677 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 11679 rx_fifo.rd_en_i_SB_LUT4_I2_O
.sym 11680 rx_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 11687 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 11694 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[8]
.sym 11697 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[9]
.sym 11700 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 11703 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 11709 rx_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[0]
.sym 11712 rx_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 11719 rx_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 11726 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 11727 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 11730 rx_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 11737 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[0]
.sym 11740 rx_fifo.rd_en_i_SB_LUT4_I2_O
.sym 11741 r_counter_$glb_clk
.sym 11742 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 11744 io_ctrl_ins.led1_state_SB_LUT4_I0_O[2]
.sym 11745 io_ctrl_ins.pmod_dir_state[0]
.sym 11749 io_ctrl_ins.led0_state_SB_LUT4_I0_O[2]
.sym 11750 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_S[0]
.sym 11756 w_rx_data[1]
.sym 11757 w_rx_data[0]
.sym 11766 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I0_I3[1]
.sym 11767 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I0_I3[1]
.sym 11771 io_ctrl_ins.rf_mode_SB_DFFER_Q_E
.sym 11774 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_S[0]
.sym 11778 w_rx_fifo_push
.sym 11784 rx_fifo.wr_addr_gray_rd[2]
.sym 11787 rx_fifo.wr_addr_gray_rd[9]
.sym 11792 rx_fifo.wr_addr_gray_rd[1]
.sym 11795 rx_fifo.wr_addr_gray_rd[4]
.sym 11796 rx_fifo.wr_addr_gray_rd[3]
.sym 11798 rx_fifo.wr_addr_gray_rd[0]
.sym 11809 rx_fifo.wr_addr_gray[2]
.sym 11819 rx_fifo.wr_addr_gray[2]
.sym 11825 rx_fifo.wr_addr_gray_rd[0]
.sym 11830 rx_fifo.wr_addr_gray_rd[9]
.sym 11837 rx_fifo.wr_addr_gray_rd[3]
.sym 11841 rx_fifo.wr_addr_gray_rd[2]
.sym 11850 rx_fifo.wr_addr_gray_rd[4]
.sym 11859 rx_fifo.wr_addr_gray_rd[1]
.sym 11864 r_counter_$glb_clk
.sym 11866 io_ctrl_ins.rf_mode_SB_DFFER_Q_E
.sym 11869 w_tx_data_io
.sym 11871 io_ctrl_ins.o_data_out[1]
.sym 11882 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 11883 rx_fifo.wr_addr_gray_rd[9]
.sym 11886 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 11888 i_button_SB_LUT4_I1_I0_SB_LUT4_O_I3[1]
.sym 11895 o_shdn_rx_lna$SB_IO_OUT
.sym 11901 w_rx_fifo_full
.sym 11907 w_rx_09_fifo_push
.sym 11916 w_rx_24_fifo_push
.sym 11917 rx_fifo.wr_addr_gray[0]
.sym 11920 rx_fifo.wr_addr_gray[1]
.sym 11933 o_led1$SB_IO_OUT
.sym 11942 rx_fifo.wr_addr_gray[1]
.sym 11958 o_led1$SB_IO_OUT
.sym 11959 w_rx_09_fifo_push
.sym 11961 w_rx_24_fifo_push
.sym 11977 rx_fifo.wr_addr_gray[0]
.sym 11987 r_counter_$glb_clk
.sym 11992 io_ctrl_ins.led1_state_SB_LUT4_I0_O[3]
.sym 11994 io_ctrl_ins.debug_mode[0]
.sym 12009 w_tx_data_io_SB_DFFESS_Q_E
.sym 12031 w_lvds_rx_24_d1_SB_LUT4_I2_O[1]
.sym 12036 w_lvds_rx_24_d1_SB_LUT4_I2_O[2]
.sym 12044 w_lvds_rx_24_d1_SB_LUT4_I2_O[2]
.sym 12057 lvds_rx_24_inst.o_fifo_push_SB_DFFER_Q_E
.sym 12060 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 12061 w_rx_fifo_full
.sym 12069 w_lvds_rx_24_d1_SB_LUT4_I2_O[1]
.sym 12070 w_rx_fifo_full
.sym 12071 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 12072 w_lvds_rx_24_d1_SB_LUT4_I2_O[2]
.sym 12081 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 12083 w_lvds_rx_24_d1_SB_LUT4_I2_O[2]
.sym 12109 lvds_rx_24_inst.o_fifo_push_SB_DFFER_Q_E
.sym 12110 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 12111 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 12114 w_lvds_rx_24_d0_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 12115 lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_R
.sym 12124 io_ctrl_ins.debug_mode_SB_LUT4_I2_1_O
.sym 12125 w_lvds_rx_24_d1_SB_LUT4_I2_O[1]
.sym 12132 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 12305 i_rst_b$SB_IO_IN
.sym 12309 smi_ctrl_ins.soe_and_reset
.sym 12310 w_smi_data_output[0]
.sym 12312 o_led0$SB_IO_OUT
.sym 12313 w_smi_data_output[7]
.sym 12315 o_led0$SB_IO_OUT
.sym 12316 $PACKER_VCC_NET
.sym 12321 o_led0$SB_IO_OUT
.sym 12324 $PACKER_VCC_NET
.sym 12325 w_smi_data_output[0]
.sym 12326 w_smi_data_output[7]
.sym 12327 smi_ctrl_ins.soe_and_reset
.sym 12329 o_led0$SB_IO_OUT
.sym 12335 tx_fifo.wr_addr_gray_SB_DFFESR_Q_9_D[1]
.sym 12336 tx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I0_O[3]
.sym 12337 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I3_O[3]
.sym 12338 tx_fifo.wr_addr_gray_rd[4]
.sym 12340 tx_fifo.wr_addr_gray_rd[0]
.sym 12341 tx_fifo.wr_addr_gray_rd[5]
.sym 12342 smi_ctrl_ins.swe_and_reset
.sym 12367 smi_ctrl_ins.soe_and_reset
.sym 12368 w_smi_data_output[3]
.sym 12377 smi_ctrl_ins.swe_and_reset
.sym 12378 i_rst_b$SB_IO_IN
.sym 12379 w_smi_data_input[7]
.sym 12381 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I2[6]
.sym 12383 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[3]
.sym 12384 smi_ctrl_ins.tx_reg_state[1]
.sym 12385 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[4]
.sym 12386 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I2[7]
.sym 12387 w_smi_data_input[7]
.sym 12390 smi_ctrl_ins.tx_reg_state[2]
.sym 12391 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 12394 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 12395 i_rst_b$SB_IO_IN
.sym 12396 smi_ctrl_ins.tx_reg_state_SB_DFFN_Q_3_D_SB_LUT4_O_I3[2]
.sym 12398 smi_ctrl_ins.tx_reg_state[0]
.sym 12399 tx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[0]
.sym 12400 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I3_I2[0]
.sym 12401 tx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[0]
.sym 12403 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O[0]
.sym 12404 tx_fifo.rd_addr_gray_wr_r[6]
.sym 12407 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 12410 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[3]
.sym 12411 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[4]
.sym 12416 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I3_I2[0]
.sym 12418 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O[0]
.sym 12423 w_smi_data_input[7]
.sym 12424 i_rst_b$SB_IO_IN
.sym 12425 smi_ctrl_ins.tx_reg_state[1]
.sym 12428 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 12429 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I2[7]
.sym 12430 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 12431 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I2[6]
.sym 12440 smi_ctrl_ins.tx_reg_state_SB_DFFN_Q_3_D_SB_LUT4_O_I3[2]
.sym 12442 smi_ctrl_ins.tx_reg_state[0]
.sym 12443 w_smi_data_input[7]
.sym 12446 tx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[0]
.sym 12447 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 12448 tx_fifo.rd_addr_gray_wr_r[6]
.sym 12449 tx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[0]
.sym 12452 i_rst_b$SB_IO_IN
.sym 12453 smi_ctrl_ins.tx_reg_state[2]
.sym 12454 w_smi_data_input[7]
.sym 12457 smi_ctrl_ins.swe_and_reset
.sym 12463 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_3_D[2]
.sym 12464 w_tx_fifo_full
.sym 12466 smi_ctrl_ins.tx_reg_state_SB_DFFN_Q_3_D_SB_LUT4_O_I3[2]
.sym 12467 tx_fifo.empty_o_SB_DFFNSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 12468 smi_ctrl_ins.r_fifo_pull
.sym 12469 tx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[0]
.sym 12470 tx_fifo.empty_o_SB_DFFNSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 12475 $PACKER_VCC_NET
.sym 12478 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 12480 smi_ctrl_ins.swe_and_reset
.sym 12496 tx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[0]
.sym 12497 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O[0]
.sym 12499 $PACKER_VCC_NET
.sym 12505 tx_fifo.empty_o_SB_DFFNSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 12508 tx_fifo.rd_addr[8]
.sym 12509 tx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I0_O[2]
.sym 12511 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 12512 w_tx_fifo_full
.sym 12514 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_3_D[0]
.sym 12515 i_rst_b$SB_IO_IN
.sym 12518 i_rst_b_SB_LUT4_I3_O
.sym 12519 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 12520 smi_ctrl_ins.r_fifo_pull
.sym 12522 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 12524 w_rx_fifo_pulled_data[7]
.sym 12525 smi_ctrl_ins.r_fifo_pulled_data_SB_DFFNESR_Q_E
.sym 12528 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 12529 w_tx_fifo_full
.sym 12530 smi_ctrl_ins.tx_reg_state[2]
.sym 12532 $PACKER_VCC_NET
.sym 12543 tx_fifo.empty_o_SB_DFFNSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[2]
.sym 12545 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 12547 tx_fifo.empty_o_SB_DFFNSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[3]
.sym 12548 tx_fifo.empty_o_SB_DFFNSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 12549 tx_fifo.rd_addr[5]
.sym 12550 tx_fifo.rd_addr[7]
.sym 12553 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 12554 tx_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 12567 tx_fifo.rd_addr[6]
.sym 12572 $nextpnr_ICESTORM_LC_4$O
.sym 12574 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 12578 tx_fifo.rd_addr_gray_SB_LUT4_I2_I3[2]
.sym 12581 tx_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 12582 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 12584 tx_fifo.rd_addr_gray_SB_LUT4_I2_I3[3]
.sym 12586 tx_fifo.empty_o_SB_DFFNSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 12588 tx_fifo.rd_addr_gray_SB_LUT4_I2_I3[2]
.sym 12590 tx_fifo.rd_addr_gray_SB_LUT4_I2_I3[4]
.sym 12593 tx_fifo.empty_o_SB_DFFNSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[2]
.sym 12594 tx_fifo.rd_addr_gray_SB_LUT4_I2_I3[3]
.sym 12596 tx_fifo.rd_addr_gray_SB_LUT4_I2_I3[5]
.sym 12598 tx_fifo.empty_o_SB_DFFNSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[3]
.sym 12600 tx_fifo.rd_addr_gray_SB_LUT4_I2_I3[4]
.sym 12602 tx_fifo.rd_addr_gray_SB_LUT4_I2_I3[6]
.sym 12604 tx_fifo.rd_addr[5]
.sym 12606 tx_fifo.rd_addr_gray_SB_LUT4_I2_I3[5]
.sym 12608 tx_fifo.rd_addr_gray_SB_LUT4_I2_I3[7]
.sym 12611 tx_fifo.rd_addr[6]
.sym 12612 tx_fifo.rd_addr_gray_SB_LUT4_I2_I3[6]
.sym 12614 tx_fifo.rd_addr_gray_SB_LUT4_I2_I3[8]
.sym 12617 tx_fifo.rd_addr[7]
.sym 12618 tx_fifo.rd_addr_gray_SB_LUT4_I2_I3[7]
.sym 12622 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_5_D[0]
.sym 12623 tx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 12624 tx_fifo.empty_o_SB_DFFNSS_Q_D_SB_LUT4_O_I0[0]
.sym 12625 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 12626 tx_fifo.rd_addr_gray_wr_r[4]
.sym 12627 tx_fifo.full_o_SB_LUT4_I3_O[3]
.sym 12628 tx_fifo.empty_o_SB_DFFNSS_Q_D_SB_LUT4_O_I0[3]
.sym 12629 lvds_tx_inst.r_pulled_SB_LUT4_I3_O[0]
.sym 12634 tx_fifo.empty_o_SB_DFFNSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 12635 w_smi_data_input[7]
.sym 12636 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[9]
.sym 12637 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I2[7]
.sym 12642 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 12645 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I2[6]
.sym 12648 tx_fifo.full_o_SB_LUT4_I3_O[2]
.sym 12649 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 12651 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 12652 tx_fifo.full_o_SB_LUT4_I3_O[1]
.sym 12653 $PACKER_VCC_NET
.sym 12654 smi_ctrl_ins.tx_reg_state[2]
.sym 12656 $PACKER_VCC_NET
.sym 12657 tx_fifo.empty_o_SB_DFFNSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 12658 tx_fifo.rd_addr_gray_SB_LUT4_I2_I3[8]
.sym 12669 smi_ctrl_ins.tx_reg_state[1]
.sym 12675 tx_fifo.rd_addr[8]
.sym 12677 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 12678 tx_fifo.empty_o_SB_DFFNSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 12681 smi_ctrl_ins.tx_reg_state[2]
.sym 12685 w_rx_fifo_pulled_data[11]
.sym 12686 w_rx_fifo_pulled_data[12]
.sym 12689 w_rx_fifo_pulled_data[7]
.sym 12690 smi_ctrl_ins.r_fifo_pulled_data_SB_DFFNESR_Q_E
.sym 12693 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 12694 w_rx_fifo_pulled_data[14]
.sym 12695 tx_fifo.rd_addr_gray_SB_LUT4_I2_I3[9]
.sym 12697 tx_fifo.rd_addr[8]
.sym 12699 tx_fifo.rd_addr_gray_SB_LUT4_I2_I3[8]
.sym 12702 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 12705 tx_fifo.rd_addr_gray_SB_LUT4_I2_I3[9]
.sym 12709 w_rx_fifo_pulled_data[12]
.sym 12716 w_rx_fifo_pulled_data[7]
.sym 12720 smi_ctrl_ins.tx_reg_state[2]
.sym 12722 smi_ctrl_ins.tx_reg_state[1]
.sym 12727 tx_fifo.empty_o_SB_DFFNSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 12728 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 12732 w_rx_fifo_pulled_data[14]
.sym 12741 w_rx_fifo_pulled_data[11]
.sym 12742 smi_ctrl_ins.r_fifo_pulled_data_SB_DFFNESR_Q_E
.sym 12743 smi_ctrl_ins.soe_and_reset_$glb_clk
.sym 12744 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 12745 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I3[0]
.sym 12746 tx_fifo.empty_o_SB_DFFNSS_Q_D_SB_LUT4_O_I0[1]
.sym 12747 smi_ctrl_ins.tx_reg_state[2]
.sym 12748 lvds_tx_inst.r_pulled_SB_LUT4_I3_O[1]
.sym 12749 lvds_tx_inst.r_pulled_SB_LUT4_I3_O[3]
.sym 12750 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_5_D_SB_LUT4_I2_O[3]
.sym 12751 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_3_I3[1]
.sym 12752 tx_fifo.wr_addr_gray_SB_DFFESR_Q_9_D[3]
.sym 12757 tx_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 12758 tx_fifo.empty_o_SB_DFFNSS_Q_D_SB_LUT4_O_I0[3]
.sym 12762 tx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[3]
.sym 12764 $PACKER_VCC_NET
.sym 12769 tx_fifo.wr_addr[9]
.sym 12770 w_rx_fifo_pulled_data[23]
.sym 12771 w_rx_fifo_pulled_data[11]
.sym 12774 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O[0]
.sym 12776 smi_ctrl_ins.r_fifo_pulled_data[21]
.sym 12777 lvds_tx_inst.r_pulled_SB_LUT4_I2_O
.sym 12786 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_5_D[0]
.sym 12787 tx_fifo.empty_o_SB_DFFNSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]
.sym 12791 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_3_D[1]
.sym 12794 tx_fifo.empty_o_SB_DFFNSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 12795 tx_fifo.empty_o_SB_DFFNSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 12796 tx_fifo.empty_o_SB_DFFNSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 12797 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_5_D[1]
.sym 12798 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 12801 tx_fifo.empty_o_SB_DFFNSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[2]
.sym 12804 lvds_tx_inst.r_pulled_SB_LUT4_I2_O
.sym 12806 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_5_D_SB_LUT4_I2_O[1]
.sym 12809 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 12811 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 12817 tx_fifo.empty_o_SB_DFFNSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 12819 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_5_D[1]
.sym 12821 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_5_D[0]
.sym 12826 tx_fifo.empty_o_SB_DFFNSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 12827 tx_fifo.empty_o_SB_DFFNSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 12831 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 12834 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 12838 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_5_D[0]
.sym 12845 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_5_D_SB_LUT4_I2_O[1]
.sym 12849 tx_fifo.empty_o_SB_DFFNSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]
.sym 12850 tx_fifo.empty_o_SB_DFFNSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 12851 tx_fifo.empty_o_SB_DFFNSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 12852 tx_fifo.empty_o_SB_DFFNSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[2]
.sym 12856 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 12858 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 12863 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_3_D[1]
.sym 12865 lvds_tx_inst.r_pulled_SB_LUT4_I2_O
.sym 12866 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 12867 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 12868 smi_ctrl_ins.r_fifo_pulled_data[27]
.sym 12869 smi_ctrl_ins.r_fifo_pulled_data[29]
.sym 12870 lvds_tx_inst.r_pulled_SB_LUT4_I2_O
.sym 12871 smi_ctrl_ins.r_fifo_pulled_data[22]
.sym 12872 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_2_I3[3]
.sym 12873 smi_ctrl_ins.r_fifo_pulled_data[30]
.sym 12874 smi_ctrl_ins.r_fifo_pulled_data[23]
.sym 12875 smi_ctrl_ins.r_fifo_pulled_data[31]
.sym 12881 w_smi_data_input[7]
.sym 12883 w_rx_fifo_pull
.sym 12884 tx_fifo.rd_addr_gray_wr[0]
.sym 12888 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 12889 tx_fifo.empty_o_SB_DFFNSS_Q_D_SB_LUT4_O_I0[1]
.sym 12894 w_tx_fifo_full
.sym 12897 tx_fifo.wr_addr[9]
.sym 12898 lvds_tx_inst.r_pulled_SB_LUT4_I3_O[2]
.sym 12900 tx_fifo.empty_o_SB_DFFNSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 12901 tx_fifo.rd_addr[8]
.sym 12903 i_rst_b$SB_IO_IN
.sym 12910 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 12912 tx_fifo.rd_addr[8]
.sym 12916 w_tx_fifo_empty
.sym 12920 lvds_tx_inst.r_pulled_SB_DFFNESR_Q_E
.sym 12923 smi_ctrl_ins.int_cnt_rx[4]
.sym 12925 w_tx_fifo_pull
.sym 12927 smi_ctrl_ins.int_cnt_rx[3]
.sym 12928 smi_ctrl_ins.r_fifo_pulled_data[22]
.sym 12929 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 12931 lvds_tx_inst.r_pulled_SB_LUT4_I3_O[2]
.sym 12933 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 12937 smi_ctrl_ins.r_fifo_pulled_data_SB_DFFNESR_Q_E
.sym 12938 smi_ctrl_ins.r_fifo_pulled_data[30]
.sym 12943 w_tx_fifo_empty
.sym 12948 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 12949 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 12950 w_tx_fifo_empty
.sym 12951 w_tx_fifo_pull
.sym 12955 smi_ctrl_ins.r_fifo_pulled_data_SB_DFFNESR_Q_E
.sym 12960 tx_fifo.rd_addr[8]
.sym 12962 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 12972 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 12973 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 12974 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 12975 lvds_tx_inst.r_pulled_SB_LUT4_I3_O[2]
.sym 12984 smi_ctrl_ins.r_fifo_pulled_data[22]
.sym 12985 smi_ctrl_ins.r_fifo_pulled_data[30]
.sym 12986 smi_ctrl_ins.int_cnt_rx[4]
.sym 12987 smi_ctrl_ins.int_cnt_rx[3]
.sym 12988 lvds_tx_inst.r_pulled_SB_DFFNESR_Q_E
.sym 12989 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 12990 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 12993 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O[0]
.sym 12995 smi_ctrl_ins.r_fifo_pulled_data_SB_DFFNESR_Q_E
.sym 12998 smi_ctrl_ins.r_fifo_push_1
.sym 13004 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 13005 rx_fifo.wr_addr[6]
.sym 13007 w_rx_fifo_pulled_data[30]
.sym 13008 smi_ctrl_ins.r_fifo_pulled_data[31]
.sym 13009 w_smi_data_output[7]
.sym 13012 w_rx_fifo_pulled_data[29]
.sym 13013 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_2_I3[0]
.sym 13014 $PACKER_VCC_NET
.sym 13015 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 13016 w_rx_fifo_pulled_data[27]
.sym 13018 smi_ctrl_ins.r_fifo_pull
.sym 13020 w_tx_data_io_SB_LUT4_I3_O[1]
.sym 13021 w_rx_fifo_pulled_data[31]
.sym 13024 rx_fifo.wr_addr[9]
.sym 13026 w_tx_fifo_full
.sym 13035 smi_ctrl_ins.r_fifo_pulled_data[24]
.sym 13036 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[9]
.sym 13043 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 13044 tx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[3]
.sym 13049 smi_ctrl_ins.int_cnt_rx[3]
.sym 13052 smi_ctrl_ins.r_fifo_pulled_data[25]
.sym 13053 smi_ctrl_ins.r_fifo_pulled_data[17]
.sym 13054 smi_ctrl_ins.int_cnt_rx[4]
.sym 13063 smi_ctrl_ins.r_fifo_pulled_data[16]
.sym 13065 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[9]
.sym 13083 smi_ctrl_ins.r_fifo_pulled_data[17]
.sym 13084 smi_ctrl_ins.int_cnt_rx[4]
.sym 13085 smi_ctrl_ins.int_cnt_rx[3]
.sym 13086 smi_ctrl_ins.r_fifo_pulled_data[25]
.sym 13089 smi_ctrl_ins.r_fifo_pulled_data[16]
.sym 13090 smi_ctrl_ins.int_cnt_rx[3]
.sym 13091 smi_ctrl_ins.int_cnt_rx[4]
.sym 13092 smi_ctrl_ins.r_fifo_pulled_data[24]
.sym 13102 tx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[3]
.sym 13111 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 13112 r_counter_$glb_clk
.sym 13113 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 13115 smi_ctrl_ins.int_cnt_rx[3]
.sym 13118 tx_fifo.rd_addr[8]
.sym 13126 smi_ctrl_ins.int_cnt_rx[4]
.sym 13128 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 13129 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 13130 smi_ctrl_ins.r_fifo_push
.sym 13131 smi_ctrl_ins.r_fifo_pulled_data[24]
.sym 13132 w_rx_fifo_data[28]
.sym 13134 $PACKER_VCC_NET
.sym 13135 w_rx_fifo_push
.sym 13136 w_rx_fifo_data[23]
.sym 13137 w_rx_fifo_data[26]
.sym 13140 $PACKER_VCC_NET
.sym 13144 rx_fifo.rd_addr[0]
.sym 13145 spi_if_ins.o_cs_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 13149 lvds_tx_inst.r_pulled_SB_LUT4_I2_O
.sym 13163 tx_fifo.wr_addr[9]
.sym 13165 tx_fifo.wr_addr_gray_rd[9]
.sym 13169 tx_fifo.wr_addr_gray[8]
.sym 13186 tx_fifo.wr_addr_gray_rd[8]
.sym 13203 tx_fifo.wr_addr[9]
.sym 13209 tx_fifo.wr_addr_gray_rd[8]
.sym 13227 tx_fifo.wr_addr_gray_rd[9]
.sym 13230 tx_fifo.wr_addr_gray[8]
.sym 13235 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 13238 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 13239 sys_ctrl_ins.i_cs_SB_DFFE_Q_D[0]
.sym 13240 spi_if_ins.o_load_cmd_SB_DFFESR_Q_R
.sym 13241 r_tx_data[6]
.sym 13242 r_tx_data[7]
.sym 13252 w_rx_fifo_empty
.sym 13253 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 13254 w_rx_fifo_data[21]
.sym 13256 $PACKER_VCC_NET
.sym 13262 r_tx_data[6]
.sym 13264 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 13266 sys_ctrl_ins.o_data_out_SB_DFFER_Q_D_SB_LUT4_O_I2[3]
.sym 13267 io_ctrl_ins.o_data_out[1]
.sym 13268 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 13270 i_rst_b$SB_IO_IN
.sym 13271 w_cs[1]
.sym 13272 w_tx_data_io
.sym 13278 smi_ctrl_ins.r_fifo_pull_1
.sym 13287 smi_ctrl_ins.o_channel
.sym 13288 smi_ctrl_ins.r_fifo_pull
.sym 13289 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 13290 w_cs[0]
.sym 13296 w_tx_fifo_full
.sym 13297 w_rx_fifo_empty
.sym 13298 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_S[0]
.sym 13303 w_cs[2]
.sym 13305 w_cs[1]
.sym 13306 w_cs[3]
.sym 13311 w_tx_fifo_full
.sym 13329 smi_ctrl_ins.r_fifo_pull
.sym 13330 smi_ctrl_ins.r_fifo_pull_1
.sym 13331 w_rx_fifo_empty
.sym 13335 w_cs[1]
.sym 13336 w_cs[0]
.sym 13337 w_cs[2]
.sym 13338 w_cs[3]
.sym 13347 smi_ctrl_ins.o_channel
.sym 13353 w_rx_fifo_empty
.sym 13357 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 13358 r_counter_$glb_clk
.sym 13359 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_S[0]
.sym 13360 spi_if_ins.o_cs_SB_LUT4_I1_O[0]
.sym 13361 w_cs[2]
.sym 13362 spi_if_ins.state_if_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 13363 w_cs[1]
.sym 13364 w_cs[3]
.sym 13365 w_tx_data_io_SB_LUT4_I3_O[3]
.sym 13366 spi_if_ins.state_if_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I1_O
.sym 13367 smi_ctrl_ins.o_data_out_SB_LUT4_I1_1_O[2]
.sym 13369 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 13372 smi_ctrl_ins.r_fifo_pull_1
.sym 13373 rx_fifo.wr_addr[8]
.sym 13374 w_rx_fifo_pulled_data[25]
.sym 13375 spi_if_ins.o_load_cmd_SB_DFFESR_Q_R
.sym 13376 smi_ctrl_ins.int_cnt_rx[3]
.sym 13377 spi_if_ins.w_rx_data[6]
.sym 13378 rx_fifo.wr_addr[7]
.sym 13379 w_rx_fifo_data[27]
.sym 13380 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 13381 spi_if_ins.w_rx_data[5]
.sym 13382 spi_if_ins.o_cs_SB_LUT4_I2_O[0]
.sym 13383 r_counter
.sym 13384 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 13385 spi_if_ins.r_tx_byte[1]
.sym 13387 w_rx_fifo_pull
.sym 13390 r_tx_data[7]
.sym 13391 i_button_SB_LUT4_I1_I0_SB_LUT4_O_I3[1]
.sym 13392 sys_ctrl_ins.o_data_out_SB_DFFER_Q_D_SB_LUT4_O_I2[3]
.sym 13394 w_rx_data[0]
.sym 13395 w_tx_data_sys[1]
.sym 13401 i_button_SB_LUT4_I1_I0_SB_LUT4_O_I3[0]
.sym 13403 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 13407 w_ioc[1]
.sym 13408 rx_fifo.rd_addr[3]
.sym 13412 w_rx_fifo_pull
.sym 13415 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 13417 rx_fifo.empty_o_SB_LUT4_I3_I1_SB_LUT4_O_I2[3]
.sym 13420 w_rx_data[0]
.sym 13421 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 13422 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 13423 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 13424 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 13428 smi_ctrl_ins.r_channel_SB_DFFER_Q_E
.sym 13432 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 13434 w_ioc[1]
.sym 13436 i_button_SB_LUT4_I1_I0_SB_LUT4_O_I3[0]
.sym 13437 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 13440 w_rx_data[0]
.sym 13464 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 13465 w_rx_fifo_pull
.sym 13466 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 13467 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 13470 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 13471 rx_fifo.rd_addr[3]
.sym 13472 rx_fifo.empty_o_SB_LUT4_I3_I1_SB_LUT4_O_I2[3]
.sym 13477 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 13479 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 13480 smi_ctrl_ins.r_channel_SB_DFFER_Q_E
.sym 13481 r_counter_$glb_clk
.sym 13482 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 13483 w_tx_data_io_SB_LUT4_I3_O[1]
.sym 13484 r_tx_data[1]
.sym 13485 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[0]
.sym 13486 r_tx_data[3]
.sym 13487 r_tx_data[2]
.sym 13488 i_button_SB_LUT4_I1_I0[0]
.sym 13489 w_cs[0]
.sym 13490 r_tx_data[0]
.sym 13495 sys_ctrl_ins.o_data_out_SB_DFFER_Q_D_SB_LUT4_O_I2[3]
.sym 13496 spi_if_ins.spi.r_tx_bit_count[2]
.sym 13497 w_lvds_rx_24_d1_SB_LUT4_I2_O[2]
.sym 13498 w_cs[1]
.sym 13499 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 13501 rx_fifo.wr_addr[4]
.sym 13502 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 13503 rx_fifo.wr_addr[3]
.sym 13506 spi_if_ins.state_if_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 13507 i_glob_clock$SB_IO_IN
.sym 13508 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 13509 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 13513 spi_if_ins.r_tx_byte[7]
.sym 13514 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 13515 spi_if_ins.state_if_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I1_O
.sym 13516 w_tx_data_io_SB_LUT4_I3_O[1]
.sym 13525 w_cs[2]
.sym 13526 spi_if_ins.state_if_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I1_O
.sym 13531 rx_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 13532 r_tx_data[6]
.sym 13535 rx_fifo.wr_addr_gray_rd_r[8]
.sym 13539 rx_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 13540 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[8]
.sym 13541 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[9]
.sym 13544 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 13545 rx_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 13546 i_rst_b$SB_IO_IN
.sym 13548 rx_fifo.wr_addr_gray_rd_r[9]
.sym 13549 r_tx_data[1]
.sym 13550 r_tx_data[7]
.sym 13551 rx_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[3]
.sym 13552 w_fetch
.sym 13557 i_rst_b$SB_IO_IN
.sym 13558 w_cs[2]
.sym 13559 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 13560 w_fetch
.sym 13569 rx_fifo.wr_addr_gray_rd_r[8]
.sym 13570 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[9]
.sym 13571 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[8]
.sym 13572 rx_fifo.wr_addr_gray_rd_r[9]
.sym 13577 r_tx_data[6]
.sym 13581 rx_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 13582 rx_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 13583 rx_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[3]
.sym 13584 rx_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 13593 r_tx_data[1]
.sym 13601 r_tx_data[7]
.sym 13603 spi_if_ins.state_if_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I1_O
.sym 13604 r_counter_$glb_clk
.sym 13606 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 13608 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 13609 rx_fifo.rd_en_i_SB_LUT4_I2_O
.sym 13610 w_fetch
.sym 13611 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 13612 smi_ctrl_ins.r_channel_SB_DFFER_Q_E
.sym 13613 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[0]
.sym 13618 i_button_SB_LUT4_I1_I0_SB_LUT4_O_I3[0]
.sym 13620 w_ioc[4]
.sym 13621 r_tx_data[3]
.sym 13622 w_rx_fifo_full
.sym 13623 r_tx_data[0]
.sym 13624 w_tx_data_smi[2]
.sym 13626 w_ioc[1]
.sym 13627 spi_if_ins.o_cs_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 13628 w_ioc[3]
.sym 13631 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 13632 i_rst_b$SB_IO_IN
.sym 13633 spi_if_ins.r_tx_byte[6]
.sym 13635 $PACKER_VCC_NET
.sym 13636 i_button_SB_LUT4_I1_I0[0]
.sym 13638 rx_fifo.wr_addr_gray_rd[5]
.sym 13639 i_rst_b$SB_IO_IN
.sym 13649 w_ioc[1]
.sym 13651 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 13653 w_cs[0]
.sym 13655 rx_fifo.wr_addr_gray_rd[8]
.sym 13657 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 13664 sys_ctrl_ins.o_data_out_SB_DFFER_Q_D_SB_LUT4_O_I2[3]
.sym 13666 i_button_SB_LUT4_I1_I0_SB_LUT4_O_I3[0]
.sym 13667 w_fetch
.sym 13668 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 13671 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 13672 w_ioc[2]
.sym 13673 rx_fifo.wr_addr_gray[5]
.sym 13674 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 13675 w_load
.sym 13683 rx_fifo.wr_addr_gray[5]
.sym 13692 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 13693 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 13694 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 13695 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 13700 rx_fifo.wr_addr_gray_rd[8]
.sym 13710 w_load
.sym 13711 w_fetch
.sym 13712 sys_ctrl_ins.o_data_out_SB_DFFER_Q_D_SB_LUT4_O_I2[3]
.sym 13713 w_cs[0]
.sym 13716 w_ioc[2]
.sym 13717 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 13718 w_ioc[1]
.sym 13719 i_button_SB_LUT4_I1_I0_SB_LUT4_O_I3[0]
.sym 13727 r_counter_$glb_clk
.sym 13732 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I2[1]
.sym 13733 w_load
.sym 13734 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 13735 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 13736 w_rx_data[0]
.sym 13738 spi_if_ins.spi.r_tx_byte[6]
.sym 13741 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 13742 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 13743 w_rx_fifo_push
.sym 13744 $PACKER_VCC_NET
.sym 13745 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 13746 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[0]
.sym 13747 spi_if_ins.spi.r_tx_byte[2]
.sym 13748 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I0_I3[1]
.sym 13754 w_load
.sym 13756 w_cs[1]
.sym 13757 w_fetch
.sym 13759 w_tx_data_io
.sym 13761 w_ioc[2]
.sym 13762 i_rst_b$SB_IO_IN
.sym 13763 io_ctrl_ins.o_data_out[1]
.sym 13773 rx_fifo.rd_en_i_SB_LUT4_I2_O
.sym 13774 w_fetch
.sym 13777 w_rx_data[0]
.sym 13781 io_ctrl_ins.led1_state_SB_DFFER_Q_E
.sym 13782 w_rx_data[1]
.sym 13784 w_cs[1]
.sym 13790 w_load
.sym 13796 i_button_SB_LUT4_I1_I0[0]
.sym 13798 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 13818 rx_fifo.rd_en_i_SB_LUT4_I2_O
.sym 13821 w_cs[1]
.sym 13822 w_fetch
.sym 13823 i_button_SB_LUT4_I1_I0[0]
.sym 13824 w_load
.sym 13828 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 13833 w_rx_data[1]
.sym 13847 w_rx_data[0]
.sym 13849 io_ctrl_ins.led1_state_SB_DFFER_Q_E
.sym 13850 r_counter_$glb_clk
.sym 13851 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 13852 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 13853 io_ctrl_ins.pmod_dir_state[1]
.sym 13854 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[0]
.sym 13855 spi_if_ins.o_load_cmd_SB_LUT4_I2_O[1]
.sym 13856 w_tx_data_io_SB_DFFESS_Q_S
.sym 13858 i_button_SB_LUT4_I1_I0[2]
.sym 13865 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 13868 w_lvds_rx_09_d1_SB_LUT4_I1_O[1]
.sym 13869 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 13875 spi_if_ins.o_load_cmd_SB_DFFESR_Q_R
.sym 13876 w_rx_data[3]
.sym 13881 io_ctrl_ins.rf_mode_SB_DFFER_Q_E
.sym 13884 i_button_SB_LUT4_I1_I0_SB_LUT4_O_I3[1]
.sym 13886 w_rx_data[0]
.sym 13898 i_button_SB_LUT4_I1_I0_SB_LUT4_O_I3[1]
.sym 13899 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I0_I3[1]
.sym 13900 w_rx_data[0]
.sym 13904 i_button_SB_LUT4_I1_I0_SB_LUT4_O_I3[0]
.sym 13906 io_ctrl_ins.led1_state
.sym 13908 io_ctrl_ins.led0_state
.sym 13910 io_ctrl_ins.pmod_dir_state[1]
.sym 13919 io_ctrl_ins.pmod_dir_state[0]
.sym 13920 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 13921 w_ioc[2]
.sym 13932 i_button_SB_LUT4_I1_I0_SB_LUT4_O_I3[1]
.sym 13933 io_ctrl_ins.led1_state
.sym 13934 io_ctrl_ins.pmod_dir_state[1]
.sym 13935 i_button_SB_LUT4_I1_I0_SB_LUT4_O_I3[0]
.sym 13939 w_rx_data[0]
.sym 13962 io_ctrl_ins.led0_state
.sym 13963 i_button_SB_LUT4_I1_I0_SB_LUT4_O_I3[1]
.sym 13964 i_button_SB_LUT4_I1_I0_SB_LUT4_O_I3[0]
.sym 13965 io_ctrl_ins.pmod_dir_state[0]
.sym 13969 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I0_I3[1]
.sym 13970 w_ioc[2]
.sym 13972 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 13973 r_counter_$glb_clk
.sym 13975 io_ctrl_ins.led0_state_SB_LUT4_I0_O[0]
.sym 13976 io_ctrl_ins.led1_state_SB_LUT4_I0_O[0]
.sym 13977 io_ctrl_ins.o_pmod[2]
.sym 13978 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[3]
.sym 13979 io_ctrl_ins.o_pmod[4]
.sym 13980 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[2]
.sym 13995 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 14010 o_shdn_tx_lna$SB_IO_OUT
.sym 14017 io_ctrl_ins.led1_state_SB_LUT4_I0_O[2]
.sym 14019 io_ctrl_ins.led1_state_SB_LUT4_I0_O[3]
.sym 14020 w_tx_data_io_SB_DFFESS_Q_S
.sym 14022 i_button_SB_LUT4_I1_I0[2]
.sym 14024 w_load
.sym 14026 w_cs[1]
.sym 14027 w_tx_data_io_SB_DFFESS_Q_E
.sym 14029 w_fetch
.sym 14030 io_ctrl_ins.led0_state_SB_LUT4_I0_O[2]
.sym 14031 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_S[0]
.sym 14032 io_ctrl_ins.led0_state_SB_LUT4_I0_O[0]
.sym 14037 io_ctrl_ins.led0_state_SB_LUT4_I0_O[3]
.sym 14041 io_ctrl_ins.led1_state_SB_LUT4_I0_O[0]
.sym 14049 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_S[0]
.sym 14050 w_cs[1]
.sym 14051 w_fetch
.sym 14052 w_load
.sym 14067 io_ctrl_ins.led0_state_SB_LUT4_I0_O[3]
.sym 14068 io_ctrl_ins.led0_state_SB_LUT4_I0_O[0]
.sym 14069 io_ctrl_ins.led0_state_SB_LUT4_I0_O[2]
.sym 14070 i_button_SB_LUT4_I1_I0[2]
.sym 14079 io_ctrl_ins.led1_state_SB_LUT4_I0_O[3]
.sym 14080 io_ctrl_ins.led1_state_SB_LUT4_I0_O[0]
.sym 14081 io_ctrl_ins.led1_state_SB_LUT4_I0_O[2]
.sym 14082 i_button_SB_LUT4_I1_I0[2]
.sym 14095 w_tx_data_io_SB_DFFESS_Q_E
.sym 14096 r_counter_$glb_clk
.sym 14097 w_tx_data_io_SB_DFFESS_Q_S
.sym 14098 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 14099 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 14100 io_ctrl_ins.debug_mode[1]
.sym 14101 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 14102 io_ctrl_ins.debug_mode_SB_LUT4_I2_1_O
.sym 14103 io_ctrl_ins.led0_state_SB_LUT4_I0_O[3]
.sym 14105 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 14123 i_rst_b$SB_IO_IN
.sym 14129 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 14140 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I0_I3[1]
.sym 14148 o_shdn_rx_lna$SB_IO_OUT
.sym 14150 io_ctrl_ins.rf_mode_SB_DFFER_Q_E
.sym 14156 w_ioc[2]
.sym 14157 io_ctrl_ins.debug_mode[1]
.sym 14158 w_rx_data[0]
.sym 14190 w_ioc[2]
.sym 14191 o_shdn_rx_lna$SB_IO_OUT
.sym 14192 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I0_I3[1]
.sym 14193 io_ctrl_ins.debug_mode[1]
.sym 14202 w_rx_data[0]
.sym 14218 io_ctrl_ins.rf_mode_SB_DFFER_Q_E
.sym 14219 r_counter_$glb_clk
.sym 14220 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 14222 io_ctrl_ins.debug_mode_SB_LUT4_I0_O[1]
.sym 14224 io_ctrl_ins.mixer_en_state
.sym 14226 o_shdn_tx_lna$SB_IO_OUT
.sym 14234 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I0_I3[1]
.sym 14236 io_ctrl_ins.rf_mode_SB_DFFER_Q_E
.sym 14238 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 14249 i_rst_b$SB_IO_IN
.sym 14277 w_lvds_rx_24_d0_SB_LUT4_I1_O[0]
.sym 14278 i_rst_b$SB_IO_IN
.sym 14285 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 14307 w_lvds_rx_24_d0_SB_LUT4_I1_O[0]
.sym 14309 i_rst_b$SB_IO_IN
.sym 14313 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 14344 i_rst_b$SB_IO_IN
.sym 14358 o_shdn_rx_lna$SB_IO_OUT
.sym 14361 w_lvds_rx_24_d0_SB_LUT4_I1_O[0]
.sym 14370 o_shdn_tx_lna$SB_IO_OUT
.sym 14388 lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_R
.sym 14401 lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_R
.sym 14418 i_rst_b_SB_LUT4_I3_O
.sym 14419 w_smi_data_output[3]
.sym 14421 o_led0$SB_IO_OUT
.sym 14425 $PACKER_VCC_NET
.sym 14433 i_rst_b_SB_LUT4_I3_O
.sym 14438 $PACKER_VCC_NET
.sym 14441 w_smi_data_output[3]
.sym 14442 o_led0$SB_IO_OUT
.sym 14445 tx_fifo.full_o_SB_LUT4_I3_O[1]
.sym 14446 tx_fifo.full_o_SB_LUT4_I3_O[2]
.sym 14447 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[3]
.sym 14448 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[4]
.sym 14449 tx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 14450 tx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 14451 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 14457 smi_ctrl_ins.r_fifo_pull
.sym 14458 smi_ctrl_ins.swe_and_reset
.sym 14463 smi_ctrl_ins.r_fifo_pulled_data_SB_DFFNESR_Q_E
.sym 14474 i_rst_b$SB_IO_IN
.sym 14478 w_smi_data_input[7]
.sym 14490 i_smi_swe_srw$SB_IO_IN
.sym 14492 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 14496 tx_fifo.wr_addr_gray[5]
.sym 14497 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 14503 tx_fifo.full_o_SB_LUT4_I3_O[1]
.sym 14504 tx_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 14505 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 14507 tx_fifo.wr_addr[0]
.sym 14510 i_rst_b$SB_IO_IN
.sym 14513 tx_fifo.wr_addr_gray[0]
.sym 14515 tx_fifo.rd_addr_gray_wr_r[2]
.sym 14516 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 14517 tx_fifo.wr_addr_gray[4]
.sym 14520 tx_fifo.full_o_SB_LUT4_I3_O[1]
.sym 14522 tx_fifo.wr_addr[0]
.sym 14526 tx_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 14528 tx_fifo.rd_addr_gray_wr_r[2]
.sym 14531 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 14532 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 14533 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 14534 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 14538 tx_fifo.wr_addr_gray[4]
.sym 14550 tx_fifo.wr_addr_gray[0]
.sym 14556 tx_fifo.wr_addr_gray[5]
.sym 14561 i_rst_b$SB_IO_IN
.sym 14564 i_smi_swe_srw$SB_IO_IN
.sym 14566 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 14568 i_smi_swe_srw$SB_IO_IN
.sym 14572 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[8]
.sym 14573 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[9]
.sym 14574 tx_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 14575 tx_fifo.wr_addr_gray[0]
.sym 14576 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 14577 tx_fifo.wr_addr[0]
.sym 14578 tx_fifo.wr_addr[3]
.sym 14579 tx_fifo.wr_addr_gray[4]
.sym 14580 i_rst_b$SB_IO_IN
.sym 14583 i_rst_b$SB_IO_IN
.sym 14586 tx_fifo.wr_addr_gray[5]
.sym 14588 smi_ctrl_ins.w_fifo_push_trigger_SB_DFFNSR_Q_R
.sym 14593 tx_fifo.full_o_SB_LUT4_I3_O[1]
.sym 14595 tx_fifo.full_o_SB_LUT4_I3_O[2]
.sym 14606 tx_fifo.full_o_SB_LUT4_I3_O[1]
.sym 14609 tx_fifo.full_o_SB_LUT4_I3_O[2]
.sym 14610 tx_fifo.rd_addr_gray_wr_r[2]
.sym 14613 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[4]
.sym 14615 tx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 14618 tx_fifo.wr_addr_gray_rd[5]
.sym 14620 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_5_D_SB_LUT4_I2_O[2]
.sym 14623 tx_fifo.wr_addr_gray_SB_DFFESR_Q_9_D[1]
.sym 14624 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 14625 tx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I0_O[3]
.sym 14626 tx_fifo.empty_o_SB_DFFNSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 14628 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[3]
.sym 14632 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_5_D_SB_LUT4_I2_O[1]
.sym 14633 tx_fifo.empty_o_SB_DFFNSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 14636 tx_fifo.rd_addr_gray_wr_r[0]
.sym 14637 w_tx_fifo_full
.sym 14638 tx_fifo.empty_o_SB_DFFNSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 14649 tx_fifo.empty_o_SB_DFFNSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 14651 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I3_O[3]
.sym 14653 w_smi_data_input[7]
.sym 14655 tx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 14656 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 14657 tx_fifo.empty_o_SB_DFFNSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 14659 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 14660 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 14661 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_3_D[0]
.sym 14662 tx_fifo.empty_o_SB_DFFNSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 14664 tx_fifo.empty_o_SB_DFFNSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 14665 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_3_D[2]
.sym 14666 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 14667 smi_ctrl_ins.tx_reg_state[3]
.sym 14670 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_3_D[1]
.sym 14672 i_rst_b$SB_IO_IN
.sym 14673 tx_fifo.empty_o_SB_DFFNSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 14675 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 14677 smi_ctrl_ins.tx_reg_state_SB_DFFN_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 14678 smi_ctrl_ins.w_fifo_pull_trigger
.sym 14680 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 14682 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 14683 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 14684 tx_fifo.empty_o_SB_DFFNSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 14688 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 14689 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I3_O[3]
.sym 14690 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 14691 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 14700 i_rst_b$SB_IO_IN
.sym 14701 smi_ctrl_ins.tx_reg_state[3]
.sym 14702 smi_ctrl_ins.tx_reg_state_SB_DFFN_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 14703 w_smi_data_input[7]
.sym 14707 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_3_D[1]
.sym 14708 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_3_D[2]
.sym 14709 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_3_D[0]
.sym 14713 smi_ctrl_ins.w_fifo_pull_trigger
.sym 14718 tx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 14719 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 14724 tx_fifo.empty_o_SB_DFFNSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 14725 tx_fifo.empty_o_SB_DFFNSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 14726 tx_fifo.empty_o_SB_DFFNSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 14727 tx_fifo.empty_o_SB_DFFNSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 14729 r_counter_$glb_clk
.sym 14730 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 14731 tx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I0_O[1]
.sym 14732 tx_fifo.wr_addr_gray_SB_DFFESR_Q_9_D[2]
.sym 14733 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 14734 spi_if_ins.spi.r2_rx_done
.sym 14735 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 14736 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 14737 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 14738 tx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I0_O[0]
.sym 14743 tx_fifo.empty_o_SB_DFFNSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 14744 tx_fifo.wr_addr[9]
.sym 14753 tx_fifo.empty_o_SB_DFFNSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 14757 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 14758 smi_ctrl_ins.tx_reg_state[0]
.sym 14759 lvds_tx_inst.r_pulled_SB_LUT4_I2_O
.sym 14761 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I3_I2[0]
.sym 14763 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_9_D[3]
.sym 14764 smi_ctrl_ins.w_fifo_pull_trigger
.sym 14765 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 14766 lvds_tx_inst.r_pulled_SB_LUT4_I3_O[1]
.sym 14773 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[9]
.sym 14774 tx_fifo.rd_addr_gray_wr[4]
.sym 14777 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_5_D_SB_LUT4_I2_O[3]
.sym 14780 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[4]
.sym 14781 w_tx_fifo_full
.sym 14786 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_5_D_SB_LUT4_I2_O[2]
.sym 14788 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_5_D_SB_LUT4_I2_O[0]
.sym 14791 tx_fifo.empty_o_SB_DFFNSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[1]
.sym 14792 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 14793 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 14794 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[3]
.sym 14795 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 14796 tx_fifo.rd_addr_gray_wr[7]
.sym 14797 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_5_D_SB_LUT4_I2_O[1]
.sym 14799 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 14801 tx_fifo.empty_o_SB_DFFNSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 14802 tx_fifo.rd_addr_gray_wr_r[9]
.sym 14803 tx_fifo.empty_o_SB_DFFNSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 14806 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 14807 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 14811 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 14812 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[3]
.sym 14813 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[4]
.sym 14817 tx_fifo.empty_o_SB_DFFNSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 14819 tx_fifo.empty_o_SB_DFFNSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 14825 tx_fifo.rd_addr_gray_wr[7]
.sym 14831 tx_fifo.rd_addr_gray_wr[4]
.sym 14835 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[9]
.sym 14837 tx_fifo.rd_addr_gray_wr_r[9]
.sym 14838 w_tx_fifo_full
.sym 14841 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_5_D_SB_LUT4_I2_O[1]
.sym 14842 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_5_D_SB_LUT4_I2_O[2]
.sym 14843 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_5_D_SB_LUT4_I2_O[0]
.sym 14844 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_5_D_SB_LUT4_I2_O[3]
.sym 14848 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 14849 tx_fifo.empty_o_SB_DFFNSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[1]
.sym 14850 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 14852 r_counter_$glb_clk
.sym 14854 tx_fifo.empty_o_SB_DFFNSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 14855 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I3_I2[0]
.sym 14856 tx_fifo.rd_addr_gray_wr[8]
.sym 14857 tx_fifo.rd_addr_gray_wr[9]
.sym 14858 tx_fifo.rd_addr_gray_wr_r[0]
.sym 14859 tx_fifo.rd_addr_gray_wr[1]
.sym 14860 tx_fifo.rd_addr_gray_wr_r[9]
.sym 14861 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 14872 tx_fifo.empty_o_SB_DFFNSS_Q_D_SB_LUT4_O_I0[0]
.sym 14873 tx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I0_O[2]
.sym 14874 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 14875 tx_fifo.rd_addr_gray_wr[5]
.sym 14876 tx_fifo.rd_addr_gray_wr_r[4]
.sym 14877 tx_fifo.wr_addr[9]
.sym 14879 tx_fifo.rd_addr_gray_wr_r[2]
.sym 14880 tx_fifo.empty_o_SB_DFFNSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[3]
.sym 14881 tx_fifo.rd_addr_gray_wr[1]
.sym 14883 smi_ctrl_ins.r_fifo_pulled_data[27]
.sym 14884 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I2[1]
.sym 14885 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[3]
.sym 14887 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I3[1]
.sym 14888 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_9_D[1]
.sym 14889 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_3_I3[0]
.sym 14898 lvds_tx_inst.r_pulled_SB_LUT4_I3_O[1]
.sym 14899 w_smi_data_input[7]
.sym 14901 tx_fifo.full_o_SB_LUT4_I3_O[2]
.sym 14902 lvds_tx_inst.r_pulled_SB_LUT4_I3_O[0]
.sym 14905 tx_fifo.full_o_SB_LUT4_I3_O[1]
.sym 14906 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 14907 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 14908 tx_fifo.full_o_SB_LUT4_I3_O[3]
.sym 14911 tx_fifo.empty_o_SB_DFFNSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 14912 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[9]
.sym 14913 lvds_tx_inst.r_pulled_SB_LUT4_I3_O[2]
.sym 14914 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I3[0]
.sym 14915 lvds_tx_inst.r_pulled_SB_LUT4_I3_O[3]
.sym 14918 smi_ctrl_ins.tx_reg_state[0]
.sym 14919 w_tx_fifo_pull
.sym 14920 smi_ctrl_ins.swe_and_reset
.sym 14921 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_3_I3[1]
.sym 14922 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 14923 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 14924 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 14925 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 14926 i_rst_b$SB_IO_IN
.sym 14929 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I3[0]
.sym 14934 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 14935 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 14936 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 14937 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 14940 w_smi_data_input[7]
.sym 14942 i_rst_b$SB_IO_IN
.sym 14943 smi_ctrl_ins.tx_reg_state[0]
.sym 14947 tx_fifo.empty_o_SB_DFFNSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 14948 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[9]
.sym 14953 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[9]
.sym 14954 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 14955 w_tx_fifo_pull
.sym 14958 lvds_tx_inst.r_pulled_SB_LUT4_I3_O[1]
.sym 14959 lvds_tx_inst.r_pulled_SB_LUT4_I3_O[2]
.sym 14960 lvds_tx_inst.r_pulled_SB_LUT4_I3_O[0]
.sym 14961 lvds_tx_inst.r_pulled_SB_LUT4_I3_O[3]
.sym 14965 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_3_I3[1]
.sym 14970 tx_fifo.full_o_SB_LUT4_I3_O[1]
.sym 14971 tx_fifo.full_o_SB_LUT4_I3_O[3]
.sym 14972 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 14973 tx_fifo.full_o_SB_LUT4_I3_O[2]
.sym 14975 smi_ctrl_ins.swe_and_reset
.sym 14978 w_smi_data_output[5]
.sym 14979 lvds_tx_inst.r_pulled_SB_LUT4_I2_O
.sym 14980 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_9_D[1]
.sym 14981 smi_ctrl_ins.w_fifo_pull_trigger
.sym 14982 w_smi_data_output[4]
.sym 14983 w_smi_data_output[7]
.sym 14989 rx_fifo.wr_addr[7]
.sym 14990 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 14998 w_rx_fifo_pulled_data[31]
.sym 14999 rx_fifo.wr_addr[9]
.sym 15001 tx_fifo.rd_addr_gray_wr[8]
.sym 15007 spi_if_ins.w_rx_data[1]
.sym 15009 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 15018 i_rst_b$SB_IO_IN
.sym 15020 w_rx_fifo_pulled_data[29]
.sym 15023 w_rx_fifo_pulled_data[23]
.sym 15025 w_rx_fifo_pulled_data[30]
.sym 15026 w_tx_fifo_pull
.sym 15029 smi_ctrl_ins.r_fifo_pulled_data[21]
.sym 15033 w_rx_fifo_pulled_data[22]
.sym 15035 smi_ctrl_ins.r_fifo_pulled_data[29]
.sym 15036 w_rx_fifo_pulled_data[31]
.sym 15039 w_rx_fifo_pulled_data[27]
.sym 15045 smi_ctrl_ins.r_fifo_pulled_data_SB_DFFNESR_Q_E
.sym 15046 smi_ctrl_ins.int_cnt_rx[4]
.sym 15049 smi_ctrl_ins.int_cnt_rx[3]
.sym 15054 w_rx_fifo_pulled_data[27]
.sym 15058 w_rx_fifo_pulled_data[29]
.sym 15065 i_rst_b$SB_IO_IN
.sym 15066 w_tx_fifo_pull
.sym 15072 w_rx_fifo_pulled_data[22]
.sym 15075 smi_ctrl_ins.int_cnt_rx[3]
.sym 15076 smi_ctrl_ins.int_cnt_rx[4]
.sym 15077 smi_ctrl_ins.r_fifo_pulled_data[21]
.sym 15078 smi_ctrl_ins.r_fifo_pulled_data[29]
.sym 15083 w_rx_fifo_pulled_data[30]
.sym 15088 w_rx_fifo_pulled_data[23]
.sym 15094 w_rx_fifo_pulled_data[31]
.sym 15097 smi_ctrl_ins.r_fifo_pulled_data_SB_DFFNESR_Q_E
.sym 15098 smi_ctrl_ins.soe_and_reset_$glb_clk
.sym 15099 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 15100 tx_fifo.rd_addr_gray_wr_r[2]
.sym 15101 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 15102 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 15103 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[3]
.sym 15104 tx_fifo.rd_addr_gray_wr_r[8]
.sym 15106 spi_if_ins.spi.r3_rx_done
.sym 15107 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_3_I3[3]
.sym 15108 i_rst_b$SB_IO_IN
.sym 15111 i_rst_b$SB_IO_IN
.sym 15112 rx_fifo.rd_addr[0]
.sym 15115 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 15117 w_rx_fifo_data[29]
.sym 15118 lvds_tx_inst.r_pulled_SB_LUT4_I2_O
.sym 15121 w_rx_fifo_pulled_data[22]
.sym 15122 rx_fifo.wr_addr[4]
.sym 15124 smi_ctrl_ins.r_fifo_pulled_data_SB_DFFNESR_Q_E
.sym 15126 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 15127 rx_fifo.empty_o_SB_LUT4_I3_I1_SB_LUT4_O_I2[3]
.sym 15128 spi_if_ins.w_rx_data[6]
.sym 15129 io_ctrl_ins.o_data_out[6]
.sym 15132 rx_fifo.rd_addr[6]
.sym 15135 smi_ctrl_ins.int_cnt_rx[3]
.sym 15142 smi_ctrl_ins.int_cnt_rx[3]
.sym 15146 smi_ctrl_ins.int_cnt_rx[4]
.sym 15155 w_tx_fifo_full
.sym 15156 smi_ctrl_ins.r_fifo_push
.sym 15164 smi_ctrl_ins.r_fifo_push_1
.sym 15172 i_rst_b$SB_IO_IN
.sym 15186 smi_ctrl_ins.r_fifo_push
.sym 15187 smi_ctrl_ins.r_fifo_push_1
.sym 15189 w_tx_fifo_full
.sym 15198 i_rst_b$SB_IO_IN
.sym 15199 smi_ctrl_ins.int_cnt_rx[3]
.sym 15201 smi_ctrl_ins.int_cnt_rx[4]
.sym 15217 smi_ctrl_ins.r_fifo_push
.sym 15221 r_counter_$glb_clk
.sym 15222 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 15230 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 15236 rx_fifo.wr_addr[0]
.sym 15243 smi_ctrl_ins.r_fifo_pulled_data[21]
.sym 15244 w_rx_fifo_pulled_data[23]
.sym 15248 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O[0]
.sym 15250 spi_if_ins.state_if_SB_DFFESR_Q_2_D[1]
.sym 15254 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 15256 sys_ctrl_ins.i_cs_SB_DFFE_Q_D[0]
.sym 15258 io_ctrl_ins.o_data_out[7]
.sym 15273 tx_fifo.empty_o_SB_DFFNSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 15282 lvds_tx_inst.r_pulled_SB_LUT4_I2_O
.sym 15285 smi_ctrl_ins.int_cnt_rx[3]
.sym 15303 smi_ctrl_ins.int_cnt_rx[3]
.sym 15321 tx_fifo.empty_o_SB_DFFNSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 15343 lvds_tx_inst.r_pulled_SB_LUT4_I2_O
.sym 15344 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 15345 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 15347 spi_if_ins.state_if_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 15348 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 15350 spi_if_ins.state_if_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 15351 smi_ctrl_ins.int_cnt_rx[3]
.sym 15352 spi_if_ins.state_if_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_1_O[1]
.sym 15353 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 15355 smi_ctrl_ins.r_fifo_pull
.sym 15358 i_button_SB_LUT4_I1_I0_SB_LUT4_O_I3[1]
.sym 15362 rx_fifo.wr_addr[6]
.sym 15368 rx_fifo.wr_addr[0]
.sym 15370 w_tx_data_io_SB_LUT4_I3_O[1]
.sym 15371 spi_if_ins.state_if_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I1_O
.sym 15373 smi_ctrl_ins.int_cnt_rx[3]
.sym 15376 spi_if_ins.w_rx_data[3]
.sym 15377 spi_if_ins.o_cs_SB_LUT4_I1_O[2]
.sym 15378 spi_if_ins.w_rx_data[6]
.sym 15380 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 15381 w_cs[1]
.sym 15389 spi_if_ins.w_rx_data[5]
.sym 15391 w_tx_data_io_SB_LUT4_I3_O[1]
.sym 15393 spi_if_ins.w_rx_data[6]
.sym 15394 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 15396 i_glob_clock$SB_IO_IN
.sym 15397 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 15398 spi_if_ins.o_cs_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 15399 io_ctrl_ins.o_data_out[6]
.sym 15401 spi_if_ins.o_cs_SB_LUT4_I1_O[2]
.sym 15408 w_tx_data_io_SB_LUT4_I3_O[2]
.sym 15418 io_ctrl_ins.o_data_out[7]
.sym 15426 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 15432 spi_if_ins.w_rx_data[6]
.sym 15434 spi_if_ins.w_rx_data[5]
.sym 15438 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 15445 spi_if_ins.o_cs_SB_LUT4_I1_O[2]
.sym 15447 io_ctrl_ins.o_data_out[6]
.sym 15450 spi_if_ins.o_cs_SB_LUT4_I1_O[2]
.sym 15451 io_ctrl_ins.o_data_out[7]
.sym 15452 w_tx_data_io_SB_LUT4_I3_O[2]
.sym 15466 spi_if_ins.o_cs_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 15467 i_glob_clock$SB_IO_IN
.sym 15468 w_tx_data_io_SB_LUT4_I3_O[1]
.sym 15469 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 15470 spi_if_ins.state_if_SB_DFFESR_Q_2_D[2]
.sym 15472 spi_if_ins.o_ioc_SB_DFFE_Q_E
.sym 15473 spi_if_ins.state_if[0]
.sym 15474 w_tx_data_io_SB_LUT4_I3_O[2]
.sym 15475 spi_if_ins.state_if[1]
.sym 15476 spi_if_ins.state_if_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 15481 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 15482 i_glob_clock$SB_IO_IN
.sym 15485 rx_fifo.wr_addr[9]
.sym 15486 w_rx_fifo_pull
.sym 15487 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 15488 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 15489 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 15490 w_rx_fifo_pulled_data[27]
.sym 15491 spi_if_ins.state_if_SB_DFFESR_Q_2_D[1]
.sym 15492 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 15494 sys_ctrl_ins.i_cs_SB_DFFE_Q_D[0]
.sym 15495 spi_if_ins.w_rx_data[0]
.sym 15499 spi_if_ins.w_rx_data[1]
.sym 15500 spi_if_ins.w_rx_data[5]
.sym 15501 w_ioc[2]
.sym 15503 w_cs[2]
.sym 15504 spi_if_ins.w_rx_data[1]
.sym 15510 spi_if_ins.o_cs_SB_LUT4_I1_O[0]
.sym 15513 w_cs[1]
.sym 15514 w_cs[3]
.sym 15518 spi_if_ins.o_cs_SB_LUT4_I1_O[0]
.sym 15519 i_rst_b$SB_IO_IN
.sym 15520 io_ctrl_ins.o_data_out[1]
.sym 15521 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 15524 spi_if_ins.w_rx_data[5]
.sym 15525 w_tx_data_io
.sym 15526 w_tx_data_smi[1]
.sym 15529 spi_if_ins.o_cs_SB_LUT4_I1_O[2]
.sym 15530 spi_if_ins.state_if[0]
.sym 15531 w_cs[0]
.sym 15532 spi_if_ins.state_if[1]
.sym 15533 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 15534 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 15535 w_cs[2]
.sym 15537 spi_if_ins.o_ioc_SB_DFFE_Q_E
.sym 15538 spi_if_ins.w_rx_data[6]
.sym 15539 sys_ctrl_ins.i_cs_SB_DFFE_Q_D[0]
.sym 15540 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 15541 w_tx_data_smi[0]
.sym 15543 w_cs[2]
.sym 15544 w_cs[0]
.sym 15545 w_cs[3]
.sym 15546 w_cs[1]
.sym 15549 spi_if_ins.w_rx_data[6]
.sym 15551 spi_if_ins.w_rx_data[5]
.sym 15555 spi_if_ins.state_if[0]
.sym 15556 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 15557 spi_if_ins.state_if[1]
.sym 15558 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 15561 spi_if_ins.w_rx_data[6]
.sym 15563 spi_if_ins.w_rx_data[5]
.sym 15568 spi_if_ins.w_rx_data[6]
.sym 15570 spi_if_ins.w_rx_data[5]
.sym 15573 spi_if_ins.o_cs_SB_LUT4_I1_O[0]
.sym 15574 w_tx_data_io
.sym 15575 spi_if_ins.o_cs_SB_LUT4_I1_O[2]
.sym 15576 w_tx_data_smi[0]
.sym 15579 i_rst_b$SB_IO_IN
.sym 15580 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 15581 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 15585 spi_if_ins.o_cs_SB_LUT4_I1_O[2]
.sym 15586 spi_if_ins.o_cs_SB_LUT4_I1_O[0]
.sym 15587 io_ctrl_ins.o_data_out[1]
.sym 15588 w_tx_data_smi[1]
.sym 15589 spi_if_ins.o_ioc_SB_DFFE_Q_E
.sym 15590 r_counter_$glb_clk
.sym 15591 sys_ctrl_ins.i_cs_SB_DFFE_Q_D[0]
.sym 15592 w_ioc[3]
.sym 15593 w_ioc[4]
.sym 15594 w_ioc[2]
.sym 15595 spi_if_ins.o_cs_SB_LUT4_I1_O[2]
.sym 15596 i_button_SB_LUT4_I1_I0_SB_LUT4_O_I3[0]
.sym 15597 w_cs[0]
.sym 15598 smi_ctrl_ins.o_data_out_SB_LUT4_I1_O[3]
.sym 15599 w_ioc[1]
.sym 15604 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 15605 i_rst_b$SB_IO_IN
.sym 15606 $PACKER_VCC_NET
.sym 15609 i_rst_b$SB_IO_IN
.sym 15611 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 15612 spi_if_ins.o_cs_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 15613 rx_fifo.rd_addr[0]
.sym 15616 spi_if_ins.w_rx_data[6]
.sym 15617 i_button_SB_LUT4_I1_I0_SB_LUT4_O_I3[0]
.sym 15618 i_button_SB_LUT4_I1_I0[0]
.sym 15619 w_cs[1]
.sym 15620 spi_if_ins.w_rx_data[2]
.sym 15621 io_ctrl_ins.o_data_out[6]
.sym 15623 w_ioc[1]
.sym 15624 spi_if_ins.w_rx_data[4]
.sym 15625 spi_if_ins.o_load_cmd_SB_DFFESR_Q_R
.sym 15627 rx_fifo.rd_en_i_SB_LUT4_I2_O
.sym 15633 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 15634 w_cs[2]
.sym 15635 spi_if_ins.o_cs_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 15636 w_cs[1]
.sym 15637 w_cs[3]
.sym 15638 w_tx_data_io_SB_LUT4_I3_O[2]
.sym 15640 smi_ctrl_ins.o_data_out_SB_LUT4_I1_1_O[2]
.sym 15641 w_tx_data_io_SB_LUT4_I3_O[0]
.sym 15644 i_button_SB_LUT4_I1_I0_SB_LUT4_O_I3[1]
.sym 15645 spi_if_ins.state_if[0]
.sym 15646 w_tx_data_io_SB_LUT4_I3_O[3]
.sym 15647 spi_if_ins.state_if[1]
.sym 15648 w_tx_data_sys[1]
.sym 15649 w_tx_data_io_SB_LUT4_I3_O[1]
.sym 15650 w_tx_data_sys[3]
.sym 15651 io_ctrl_ins.o_data_out[3]
.sym 15652 spi_if_ins.o_cs_SB_LUT4_I1_O[2]
.sym 15654 w_cs[0]
.sym 15655 smi_ctrl_ins.o_data_out_SB_LUT4_I1_O[3]
.sym 15657 w_tx_data_io_SB_LUT4_I3_O[1]
.sym 15658 i_glob_clock$SB_IO_IN
.sym 15660 w_tx_data_sys[2]
.sym 15661 i_button_SB_LUT4_I1_I0_SB_LUT4_O_I3[0]
.sym 15662 w_cs[0]
.sym 15666 w_cs[3]
.sym 15667 w_cs[2]
.sym 15668 w_cs[0]
.sym 15669 w_cs[1]
.sym 15672 smi_ctrl_ins.o_data_out_SB_LUT4_I1_1_O[2]
.sym 15673 w_tx_data_sys[1]
.sym 15675 w_tx_data_io_SB_LUT4_I3_O[1]
.sym 15678 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 15679 spi_if_ins.state_if[0]
.sym 15681 spi_if_ins.state_if[1]
.sym 15684 spi_if_ins.o_cs_SB_LUT4_I1_O[2]
.sym 15685 w_tx_data_io_SB_LUT4_I3_O[1]
.sym 15686 w_tx_data_sys[3]
.sym 15687 io_ctrl_ins.o_data_out[3]
.sym 15690 smi_ctrl_ins.o_data_out_SB_LUT4_I1_O[3]
.sym 15691 w_tx_data_io_SB_LUT4_I3_O[2]
.sym 15692 w_tx_data_sys[2]
.sym 15693 w_tx_data_io_SB_LUT4_I3_O[1]
.sym 15698 i_button_SB_LUT4_I1_I0_SB_LUT4_O_I3[0]
.sym 15699 i_button_SB_LUT4_I1_I0_SB_LUT4_O_I3[1]
.sym 15705 w_cs[0]
.sym 15708 w_tx_data_io_SB_LUT4_I3_O[0]
.sym 15709 w_tx_data_io_SB_LUT4_I3_O[1]
.sym 15710 w_tx_data_io_SB_LUT4_I3_O[2]
.sym 15711 w_tx_data_io_SB_LUT4_I3_O[3]
.sym 15712 spi_if_ins.o_cs_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 15713 i_glob_clock$SB_IO_IN
.sym 15715 w_rx_data[6]
.sym 15716 w_rx_data[3]
.sym 15717 w_rx_data[1]
.sym 15718 w_rx_data[0]
.sym 15719 w_rx_data[2]
.sym 15720 w_rx_data[7]
.sym 15721 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 15722 w_rx_data[4]
.sym 15723 r_tx_data[2]
.sym 15727 w_tx_data_io_SB_LUT4_I3_O[1]
.sym 15730 spi_if_ins.o_cs_SB_LUT4_I1_O[2]
.sym 15731 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 15733 sys_ctrl_ins.o_data_out_SB_DFFER_Q_D_SB_LUT4_O_I2[3]
.sym 15735 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 15736 rx_fifo.rd_addr[9]
.sym 15737 w_tx_data_io_SB_LUT4_I3_O[0]
.sym 15738 w_ioc[2]
.sym 15739 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I0_I3[1]
.sym 15740 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 15743 smi_ctrl_ins.r_channel_SB_DFFER_Q_E
.sym 15744 i_button$SB_IO_IN
.sym 15745 io_ctrl_ins.o_data_out[7]
.sym 15746 i_button_SB_LUT4_I1_I0[0]
.sym 15747 spi_if_ins.spi.r_tx_bit_count[2]
.sym 15748 w_rx_data[6]
.sym 15750 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I2[1]
.sym 15757 spi_if_ins.spi.r_tx_byte[2]
.sym 15758 spi_if_ins.spi.r_tx_byte[6]
.sym 15759 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[1]
.sym 15760 w_load
.sym 15761 i_button_SB_LUT4_I1_I0[0]
.sym 15762 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 15763 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 15764 w_ioc[3]
.sym 15765 w_ioc[4]
.sym 15766 w_rx_fifo_pull
.sym 15767 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 15768 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 15769 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 15770 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 15772 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 15773 spi_if_ins.spi.r_tx_bit_count[2]
.sym 15774 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[3]
.sym 15775 w_cs[2]
.sym 15776 w_fetch
.sym 15783 i_rst_b$SB_IO_IN
.sym 15784 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 15785 spi_if_ins.o_load_cmd_SB_DFFESR_Q_R
.sym 15789 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 15790 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 15791 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[3]
.sym 15792 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 15801 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 15802 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 15803 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 15804 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 15809 w_rx_fifo_pull
.sym 15810 i_rst_b$SB_IO_IN
.sym 15816 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[1]
.sym 15819 w_ioc[3]
.sym 15822 w_ioc[4]
.sym 15825 w_fetch
.sym 15826 i_button_SB_LUT4_I1_I0[0]
.sym 15827 w_load
.sym 15828 w_cs[2]
.sym 15831 spi_if_ins.spi.r_tx_byte[2]
.sym 15833 spi_if_ins.spi.r_tx_bit_count[2]
.sym 15834 spi_if_ins.spi.r_tx_byte[6]
.sym 15835 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 15836 r_counter_$glb_clk
.sym 15837 spi_if_ins.o_load_cmd_SB_DFFESR_Q_R
.sym 15838 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E
.sym 15839 io_ctrl_ins.o_data_out[7]
.sym 15840 io_ctrl_ins.o_data_out[6]
.sym 15841 i_button_SB_LUT4_I1_I0[2]
.sym 15842 w_tx_data_io_SB_DFFESS_Q_E
.sym 15843 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I2[0]
.sym 15844 i_button_SB_LUT4_I1_O[1]
.sym 15845 io_ctrl_ins.rx_h_b_state_SB_LUT4_I3_O[0]
.sym 15850 spi_if_ins.r_tx_byte[1]
.sym 15851 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 15852 w_tx_data_sys[1]
.sym 15853 w_rx_data[0]
.sym 15854 spi_if_ins.w_rx_data[3]
.sym 15855 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[1]
.sym 15856 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 15858 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 15859 w_rx_data[3]
.sym 15860 w_fetch
.sym 15861 sys_ctrl_ins.o_data_out_SB_DFFER_Q_D_SB_LUT4_O_I2[3]
.sym 15862 w_rx_data[1]
.sym 15863 w_tx_data_io_SB_DFFESS_Q_E
.sym 15864 w_rx_data[0]
.sym 15865 rx_fifo.rd_en_i_SB_LUT4_I2_O
.sym 15866 w_rx_data[2]
.sym 15868 w_rx_data[7]
.sym 15871 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E
.sym 15872 w_rx_data[4]
.sym 15873 w_cs[1]
.sym 15879 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 15882 w_rx_data[0]
.sym 15883 spi_if_ins.o_load_cmd_SB_DFFESR_Q_R
.sym 15885 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 15889 w_cs[1]
.sym 15890 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 15891 w_fetch
.sym 15892 i_rst_b$SB_IO_IN
.sym 15893 w_ioc[1]
.sym 15901 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 15906 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I2[1]
.sym 15907 i_button_SB_LUT4_I1_I0_SB_LUT4_O_I3[1]
.sym 15930 w_cs[1]
.sym 15932 w_fetch
.sym 15933 i_rst_b$SB_IO_IN
.sym 15936 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 15943 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 15945 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I2[1]
.sym 15949 i_button_SB_LUT4_I1_I0_SB_LUT4_O_I3[1]
.sym 15950 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 15951 w_ioc[1]
.sym 15956 w_rx_data[0]
.sym 15958 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 15959 r_counter_$glb_clk
.sym 15960 spi_if_ins.o_load_cmd_SB_DFFESR_Q_R
.sym 15961 io_ctrl_ins.rx_h_b_state_SB_LUT4_I3_O[1]
.sym 15962 i_button_SB_LUT4_I1_I0[3]
.sym 15963 io_ctrl_ins.o_pmod[6]
.sym 15964 io_ctrl_ins.o_pmod[7]
.sym 15965 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 15966 w_tx_data_io_SB_DFFESS_Q_S
.sym 15967 io_ctrl_ins.o_pmod[3]
.sym 15968 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I3_O[1]
.sym 15974 spi_if_ins.r_tx_byte[7]
.sym 15975 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 15978 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 15987 i_button_SB_LUT4_I1_I0[2]
.sym 15988 w_rx_data[2]
.sym 15989 w_rx_data[4]
.sym 15990 w_rx_data[7]
.sym 15992 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 15993 w_ioc[2]
.sym 15995 i_config[3]$SB_IO_IN
.sym 15996 w_rx_data[1]
.sym 16002 i_rst_b$SB_IO_IN
.sym 16005 i_button_SB_LUT4_I1_I0[2]
.sym 16010 w_fetch
.sym 16014 w_load
.sym 16020 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 16022 w_rx_data[1]
.sym 16026 w_rx_data[2]
.sym 16029 spi_if_ins.o_load_cmd_SB_LUT4_I2_O[1]
.sym 16031 w_tx_data_io_SB_DFFESS_Q_S
.sym 16033 w_cs[1]
.sym 16035 spi_if_ins.o_load_cmd_SB_LUT4_I2_O[1]
.sym 16036 i_button_SB_LUT4_I1_I0[2]
.sym 16042 w_rx_data[1]
.sym 16050 w_rx_data[2]
.sym 16053 w_load
.sym 16054 i_rst_b$SB_IO_IN
.sym 16055 w_fetch
.sym 16056 w_cs[1]
.sym 16061 w_tx_data_io_SB_DFFESS_Q_S
.sym 16072 i_button_SB_LUT4_I1_I0[2]
.sym 16081 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 16082 r_counter_$glb_clk
.sym 16085 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 16086 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 16088 io_ctrl_ins.o_data_out[2]
.sym 16089 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R
.sym 16091 io_ctrl_ins.rx_h_state_SB_LUT4_I3_I0[2]
.sym 16095 i_rst_b$SB_IO_IN
.sym 16096 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 16100 spi_if_ins.r_tx_byte[6]
.sym 16102 w_lvds_rx_09_d1_SB_LUT4_I1_O[1]
.sym 16134 w_rx_data[1]
.sym 16136 w_rx_data[0]
.sym 16138 w_rx_data[2]
.sym 16140 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 16143 io_ctrl_ins.o_pmod[2]
.sym 16144 w_rx_data[4]
.sym 16147 i_button_SB_LUT4_I1_I0[2]
.sym 16148 io_ctrl_ins.rx_h_state_SB_LUT4_I3_I0[2]
.sym 16151 o_shdn_tx_lna$SB_IO_OUT
.sym 16152 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 16156 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_S[0]
.sym 16160 w_rx_data[0]
.sym 16167 w_rx_data[1]
.sym 16170 w_rx_data[2]
.sym 16176 io_ctrl_ins.rx_h_state_SB_LUT4_I3_I0[2]
.sym 16177 io_ctrl_ins.o_pmod[2]
.sym 16178 o_shdn_tx_lna$SB_IO_OUT
.sym 16179 i_button_SB_LUT4_I1_I0[2]
.sym 16183 w_rx_data[4]
.sym 16189 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_S[0]
.sym 16191 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 16204 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 16205 r_counter_$glb_clk
.sym 16207 io_ctrl_ins.rf_pin_state[6]
.sym 16208 io_ctrl_ins.rf_pin_state[2]
.sym 16209 io_ctrl_ins.rf_pin_state[7]
.sym 16210 io_ctrl_ins.rf_pin_state[0]
.sym 16211 io_ctrl_ins.rf_pin_state[4]
.sym 16212 io_ctrl_ins.rf_pin_state[1]
.sym 16213 io_ctrl_ins.rf_pin_state[5]
.sym 16214 io_ctrl_ins.rf_pin_state[3]
.sym 16219 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 16229 io_ctrl_ins.o_pmod[4]
.sym 16231 o_shdn_rx_lna$SB_IO_OUT
.sym 16236 i_button$SB_IO_IN
.sym 16249 io_ctrl_ins.debug_mode_SB_LUT4_I0_O[1]
.sym 16250 io_ctrl_ins.rf_mode_SB_DFFER_Q_E
.sym 16252 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I0_I3[1]
.sym 16253 io_ctrl_ins.debug_mode[0]
.sym 16257 w_rx_data[3]
.sym 16258 w_rx_data[2]
.sym 16259 io_ctrl_ins.mixer_en_state
.sym 16261 w_rx_data[4]
.sym 16265 w_ioc[2]
.sym 16266 w_rx_data[1]
.sym 16274 io_ctrl_ins.debug_mode[1]
.sym 16283 w_rx_data[4]
.sym 16290 w_rx_data[3]
.sym 16295 w_rx_data[1]
.sym 16299 io_ctrl_ins.debug_mode[1]
.sym 16301 io_ctrl_ins.debug_mode[0]
.sym 16306 io_ctrl_ins.debug_mode_SB_LUT4_I0_O[1]
.sym 16308 io_ctrl_ins.debug_mode[1]
.sym 16311 io_ctrl_ins.debug_mode[0]
.sym 16312 io_ctrl_ins.mixer_en_state
.sym 16313 w_ioc[2]
.sym 16314 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I0_I3[1]
.sym 16325 w_rx_data[2]
.sym 16327 io_ctrl_ins.rf_mode_SB_DFFER_Q_E
.sym 16328 r_counter_$glb_clk
.sym 16329 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 16333 io_ctrl_ins.debug_mode_SB_LUT4_I2_1_O
.sym 16336 o_shdn_rx_lna$SB_IO_OUT
.sym 16337 o_tr_vc2$SB_IO_OUT
.sym 16342 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 16344 io_ctrl_ins.rf_mode_SB_DFFER_Q_E
.sym 16346 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 16350 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 16371 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 16372 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 16374 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 16375 i_rst_b$SB_IO_IN
.sym 16380 io_ctrl_ins.rf_pin_state[2]
.sym 16382 io_ctrl_ins.rf_pin_state[0]
.sym 16392 io_ctrl_ins.debug_mode[0]
.sym 16398 io_ctrl_ins.debug_mode_SB_LUT4_I2_1_O
.sym 16410 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 16411 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 16412 io_ctrl_ins.debug_mode[0]
.sym 16413 i_rst_b$SB_IO_IN
.sym 16422 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 16423 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 16424 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 16425 io_ctrl_ins.rf_pin_state[0]
.sym 16434 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 16435 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 16436 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 16437 io_ctrl_ins.rf_pin_state[2]
.sym 16450 io_ctrl_ins.debug_mode_SB_LUT4_I2_1_O
.sym 16451 r_counter_$glb_clk
.sym 16453 i_config[3]$SB_IO_IN
.sym 16455 i_button$SB_IO_IN
.sym 16482 i_config[3]$SB_IO_IN
.sym 16497 w_lvds_rx_24_d0_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 16517 w_lvds_rx_24_d0_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 16523 o_led1$SB_IO_OUT
.sym 16553 tx_fifo.wr_addr[6]
.sym 16554 tx_fifo.wr_addr_gray[5]
.sym 16555 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[0]
.sym 16556 tx_fifo.wr_addr[8]
.sym 16557 smi_ctrl_ins.soe_and_reset
.sym 16558 tx_fifo.wr_addr[2]
.sym 16559 tx_fifo.wr_addr[4]
.sym 16560 tx_fifo.wr_addr[7]
.sym 16587 o_led0$SB_IO_OUT
.sym 16600 tx_fifo.wr_addr[0]
.sym 16601 tx_fifo.wr_addr[3]
.sym 16608 tx_fifo.wr_addr[0]
.sym 16613 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[0]
.sym 16616 tx_fifo.wr_addr[2]
.sym 16617 tx_fifo.wr_addr[4]
.sym 16618 tx_fifo.wr_addr[7]
.sym 16619 tx_fifo.wr_addr[6]
.sym 16626 tx_fifo.wr_addr[5]
.sym 16627 $nextpnr_ICESTORM_LC_0$O
.sym 16629 tx_fifo.wr_addr[0]
.sym 16633 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[2]
.sym 16635 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[0]
.sym 16637 tx_fifo.wr_addr[0]
.sym 16639 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[3]
.sym 16641 tx_fifo.wr_addr[2]
.sym 16643 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[2]
.sym 16645 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[4]
.sym 16647 tx_fifo.wr_addr[3]
.sym 16649 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[3]
.sym 16651 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[5]
.sym 16654 tx_fifo.wr_addr[4]
.sym 16655 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[4]
.sym 16657 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[6]
.sym 16659 tx_fifo.wr_addr[5]
.sym 16661 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[5]
.sym 16663 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[7]
.sym 16665 tx_fifo.wr_addr[6]
.sym 16667 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[6]
.sym 16669 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[8]
.sym 16672 tx_fifo.wr_addr[7]
.sym 16673 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[7]
.sym 16682 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I2[1]
.sym 16683 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I2[2]
.sym 16684 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I2[3]
.sym 16685 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I2[4]
.sym 16686 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I2[5]
.sym 16687 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I2[6]
.sym 16688 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I2[7]
.sym 16695 lvds_tx_inst.r_pulled_SB_LUT4_I2_O
.sym 16716 w_smi_data_output[5]
.sym 16725 tx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 16727 tx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 16729 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 16734 w_smi_data_output[4]
.sym 16735 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[0]
.sym 16736 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I2[4]
.sym 16741 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[4]
.sym 16743 tx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 16744 tx_fifo.rd_addr_gray_wr_r[8]
.sym 16747 tx_fifo.wr_addr[5]
.sym 16753 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[8]
.sym 16758 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[8]
.sym 16760 tx_fifo.full_o_SB_LUT4_I3_O[2]
.sym 16761 tx_fifo.wr_addr[8]
.sym 16763 tx_fifo.wr_addr[0]
.sym 16769 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[3]
.sym 16770 tx_fifo.wr_addr[9]
.sym 16773 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 16779 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 16782 tx_fifo.wr_addr_gray_SB_DFFESR_Q_9_D[1]
.sym 16785 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 16790 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[9]
.sym 16792 tx_fifo.wr_addr[8]
.sym 16794 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[8]
.sym 16799 tx_fifo.wr_addr[9]
.sym 16800 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[9]
.sym 16803 tx_fifo.full_o_SB_LUT4_I3_O[2]
.sym 16805 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[3]
.sym 16809 tx_fifo.wr_addr_gray_SB_DFFESR_Q_9_D[1]
.sym 16815 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 16817 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[8]
.sym 16823 tx_fifo.wr_addr[0]
.sym 16829 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[3]
.sym 16833 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 16837 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 16838 r_counter_$glb_clk
.sym 16839 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 16840 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I2[8]
.sym 16841 w_tx_fifo_empty
.sym 16842 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 16843 tx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[3]
.sym 16844 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 16845 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 16846 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 16847 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 16861 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I2[1]
.sym 16865 o_led0$SB_IO_OUT
.sym 16867 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 16870 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 16871 tx_fifo.wr_addr[0]
.sym 16874 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 16875 w_tx_fifo_empty
.sym 16881 tx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I0_O[1]
.sym 16882 tx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 16883 tx_fifo.rd_addr_gray_wr[5]
.sym 16884 tx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I0_O[3]
.sym 16885 tx_fifo.rd_addr_gray_wr_r[4]
.sym 16886 tx_fifo.rd_addr_gray_wr_r[0]
.sym 16887 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 16888 tx_fifo.rd_addr_gray_wr_r[6]
.sym 16889 tx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I0_O[2]
.sym 16890 tx_fifo.wr_addr_gray_SB_DFFESR_Q_9_D[1]
.sym 16891 tx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 16892 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 16893 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 16894 tx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 16895 spi_if_ins.spi.r_rx_done
.sym 16896 tx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I0_O[0]
.sym 16897 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 16900 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[3]
.sym 16902 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 16903 tx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[0]
.sym 16904 tx_fifo.wr_addr_gray_SB_DFFESR_Q_9_D[3]
.sym 16905 tx_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 16906 tx_fifo.wr_addr_gray_SB_DFFESR_Q_9_D[2]
.sym 16908 tx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[3]
.sym 16909 tx_fifo.rd_addr_gray_wr_r[8]
.sym 16912 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 16914 tx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 16915 tx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 16916 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 16917 tx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 16920 tx_fifo.rd_addr_gray_wr_r[6]
.sym 16921 tx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[0]
.sym 16922 tx_fifo.rd_addr_gray_wr_r[8]
.sym 16923 tx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[3]
.sym 16926 tx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I0_O[0]
.sym 16927 tx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I0_O[2]
.sym 16928 tx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I0_O[1]
.sym 16929 tx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I0_O[3]
.sym 16932 spi_if_ins.spi.r_rx_done
.sym 16938 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 16939 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[3]
.sym 16940 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 16941 tx_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 16944 tx_fifo.rd_addr_gray_wr_r[0]
.sym 16945 tx_fifo.wr_addr_gray_SB_DFFESR_Q_9_D[1]
.sym 16946 tx_fifo.wr_addr_gray_SB_DFFESR_Q_9_D[3]
.sym 16947 tx_fifo.wr_addr_gray_SB_DFFESR_Q_9_D[2]
.sym 16950 tx_fifo.rd_addr_gray_wr[5]
.sym 16956 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 16957 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 16958 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 16959 tx_fifo.rd_addr_gray_wr_r[4]
.sym 16961 r_counter_$glb_clk
.sym 16965 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.sym 16966 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 16967 o_smi_read_req$SB_IO_OUT
.sym 16968 tx_fifo.wr_addr[5]
.sym 16969 tx_fifo.empty_o_SB_DFFNSS_Q_D_SB_LUT4_O_I0[2]
.sym 16974 w_rx_data[2]
.sym 16976 spi_if_ins.w_rx_data[1]
.sym 16983 spi_if_ins.spi.r_rx_done
.sym 16984 tx_fifo.rd_addr_gray_wr_r[6]
.sym 16987 tx_fifo.rd_addr_gray_wr_r[2]
.sym 16988 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 16990 spi_if_ins.spi.r2_rx_done
.sym 16991 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 16993 tx_fifo.rd_addr[5]
.sym 16994 w_smi_data_output[5]
.sym 16995 tx_fifo.rd_addr_gray_wr_r[8]
.sym 16998 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 17009 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 17010 tx_fifo.empty_o_SB_LUT4_I3_O[0]
.sym 17013 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[0]
.sym 17015 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_9_D[1]
.sym 17016 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_9_D[3]
.sym 17022 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 17023 tx_fifo.rd_addr_gray_wr[9]
.sym 17024 tx_fifo.rd_addr_gray_wr[3]
.sym 17025 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 17027 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I2[1]
.sym 17030 tx_fifo.rd_addr_gray_wr[0]
.sym 17032 tx_fifo.rd_addr_gray[8]
.sym 17033 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[3]
.sym 17035 tx_fifo.rd_addr_gray[1]
.sym 17037 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_9_D[1]
.sym 17038 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 17039 tx_fifo.empty_o_SB_LUT4_I3_O[0]
.sym 17040 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_9_D[3]
.sym 17043 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 17044 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[0]
.sym 17045 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I2[1]
.sym 17046 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[3]
.sym 17050 tx_fifo.rd_addr_gray[8]
.sym 17058 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 17064 tx_fifo.rd_addr_gray_wr[0]
.sym 17068 tx_fifo.rd_addr_gray[1]
.sym 17076 tx_fifo.rd_addr_gray_wr[9]
.sym 17080 tx_fifo.rd_addr_gray_wr[3]
.sym 17084 r_counter_$glb_clk
.sym 17087 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 17088 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 17090 tx_fifo.rd_addr_gray[8]
.sym 17091 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[3]
.sym 17092 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I3[3]
.sym 17093 tx_fifo.rd_addr_gray[1]
.sym 17096 spi_if_ins.state_if_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 17099 tx_fifo.empty_o_SB_DFFNSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 17101 w_tx_fifo_full
.sym 17102 rx_fifo.empty_o_SB_LUT4_I3_I1_SB_LUT4_O_I2[3]
.sym 17105 spi_if_ins.w_rx_data[6]
.sym 17107 tx_fifo.empty_o_SB_DFFNSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 17108 rx_fifo.rd_addr[3]
.sym 17109 rx_fifo.rd_addr[6]
.sym 17110 tx_fifo.rd_addr_gray_wr[3]
.sym 17111 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[9]
.sym 17112 w_smi_data_output[4]
.sym 17115 tx_fifo.rd_addr_gray_wr[2]
.sym 17116 w_rx_fifo_pulled_data[28]
.sym 17117 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 17119 spi_if_ins.state_if_SB_DFFESR_Q_2_D[1]
.sym 17121 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 17128 smi_ctrl_ins.int_cnt_rx[4]
.sym 17131 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_2_I3[3]
.sym 17132 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I3[1]
.sym 17134 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_3_I3[3]
.sym 17136 smi_ctrl_ins.int_cnt_rx[4]
.sym 17137 lvds_tx_inst.r_pulled_SB_LUT4_I2_O
.sym 17138 i_rst_b$SB_IO_IN
.sym 17142 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_3_I3[0]
.sym 17143 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I3[0]
.sym 17148 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 17149 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_3_I3[1]
.sym 17150 smi_ctrl_ins.int_cnt_rx[3]
.sym 17151 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_2_I3[0]
.sym 17156 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_2_I3[1]
.sym 17157 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I3[3]
.sym 17158 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 17166 smi_ctrl_ins.int_cnt_rx[4]
.sym 17167 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_2_I3[1]
.sym 17168 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_2_I3[0]
.sym 17169 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_2_I3[3]
.sym 17175 lvds_tx_inst.r_pulled_SB_LUT4_I2_O
.sym 17178 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 17179 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 17185 smi_ctrl_ins.int_cnt_rx[4]
.sym 17187 smi_ctrl_ins.int_cnt_rx[3]
.sym 17190 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_3_I3[3]
.sym 17191 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_3_I3[0]
.sym 17192 smi_ctrl_ins.int_cnt_rx[4]
.sym 17193 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_3_I3[1]
.sym 17196 smi_ctrl_ins.int_cnt_rx[4]
.sym 17197 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I3[1]
.sym 17198 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I3[0]
.sym 17199 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I3[3]
.sym 17206 i_rst_b$SB_IO_IN
.sym 17207 smi_ctrl_ins.soe_and_reset_$glb_clk
.sym 17212 smi_ctrl_ins.r_fifo_pulled_data[24]
.sym 17213 smi_ctrl_ins.r_fifo_pulled_data[28]
.sym 17215 smi_ctrl_ins.r_fifo_pulled_data[20]
.sym 17216 smi_ctrl_ins.r_fifo_pulled_data[21]
.sym 17221 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O[0]
.sym 17222 smi_ctrl_ins.int_cnt_rx[4]
.sym 17225 spi_if_ins.state_if_SB_DFFESR_Q_2_D[1]
.sym 17226 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_9_D[3]
.sym 17227 lvds_tx_inst.r_pulled_SB_LUT4_I3_O[1]
.sym 17230 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 17233 tx_fifo.rd_addr_gray_wr_r[8]
.sym 17243 smi_ctrl_ins.int_cnt_rx[3]
.sym 17252 tx_fifo.rd_addr_gray_wr[1]
.sym 17253 tx_fifo.empty_o_SB_DFFNSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[3]
.sym 17254 tx_fifo.rd_addr_gray_wr[8]
.sym 17256 spi_if_ins.spi.r3_rx_done
.sym 17260 spi_if_ins.spi.r2_rx_done
.sym 17265 tx_fifo.rd_addr[5]
.sym 17266 smi_ctrl_ins.int_cnt_rx[4]
.sym 17268 smi_ctrl_ins.int_cnt_rx[3]
.sym 17275 tx_fifo.rd_addr_gray_wr[2]
.sym 17278 smi_ctrl_ins.r_fifo_pulled_data[28]
.sym 17280 smi_ctrl_ins.r_fifo_pulled_data[20]
.sym 17281 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_5_D[1]
.sym 17283 tx_fifo.rd_addr_gray_wr[2]
.sym 17290 spi_if_ins.spi.r3_rx_done
.sym 17291 spi_if_ins.spi.r2_rx_done
.sym 17297 tx_fifo.rd_addr_gray_wr[1]
.sym 17302 tx_fifo.rd_addr[5]
.sym 17303 tx_fifo.empty_o_SB_DFFNSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[3]
.sym 17304 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_5_D[1]
.sym 17309 tx_fifo.rd_addr_gray_wr[8]
.sym 17322 spi_if_ins.spi.r2_rx_done
.sym 17325 smi_ctrl_ins.r_fifo_pulled_data[28]
.sym 17326 smi_ctrl_ins.int_cnt_rx[4]
.sym 17327 smi_ctrl_ins.r_fifo_pulled_data[20]
.sym 17328 smi_ctrl_ins.int_cnt_rx[3]
.sym 17330 r_counter_$glb_clk
.sym 17336 i_button_SB_LUT4_I1_I0_SB_LUT4_O_I3[1]
.sym 17338 smi_ctrl_ins.r_fifo_pull_1
.sym 17342 w_rx_data[4]
.sym 17345 spi_if_ins.w_rx_data[3]
.sym 17348 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 17349 spi_if_ins.w_rx_data[6]
.sym 17350 rx_fifo.rd_addr[6]
.sym 17353 rx_fifo.rd_addr[9]
.sym 17354 rx_fifo.rd_addr[0]
.sym 17357 i_button_SB_LUT4_I1_I0_SB_LUT4_O_I3[1]
.sym 17358 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[1]
.sym 17359 $PACKER_VCC_NET
.sym 17361 i_rst_b$SB_IO_IN
.sym 17362 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 17374 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 17448 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 17453 r_counter_$glb_clk
.sym 17456 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 17457 spi_if_ins.state_if_SB_DFFESR_Q_E
.sym 17459 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 17461 spi_if_ins.r_tx_data_valid
.sym 17462 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 17466 w_rx_data[6]
.sym 17467 spi_if_ins.w_rx_data[5]
.sym 17471 w_rx_fifo_pulled_data[26]
.sym 17472 spi_if_ins.w_rx_data[0]
.sym 17479 w_ioc[3]
.sym 17480 io_ctrl_ins.o_data_out[2]
.sym 17481 w_ioc[4]
.sym 17482 spi_if_ins.w_rx_data[4]
.sym 17483 w_ioc[2]
.sym 17484 spi_if_ins.w_rx_data[2]
.sym 17485 $PACKER_VCC_NET
.sym 17487 i_button_SB_LUT4_I1_I0_SB_LUT4_O_I3[0]
.sym 17489 spi_if_ins.state_if_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 17490 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 17496 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 17497 spi_if_ins.state_if_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 17500 spi_if_ins.state_if[0]
.sym 17502 spi_if_ins.state_if[1]
.sym 17504 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 17509 spi_if_ins.state_if_SB_DFFESR_Q_2_D[1]
.sym 17511 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 17513 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 17514 spi_if_ins.state_if_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 17519 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 17521 i_rst_b$SB_IO_IN
.sym 17524 spi_if_ins.state_if_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 17525 smi_ctrl_ins.int_cnt_rx[3]
.sym 17535 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 17536 spi_if_ins.state_if[0]
.sym 17538 spi_if_ins.state_if[1]
.sym 17542 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 17543 spi_if_ins.state_if_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 17544 spi_if_ins.state_if_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 17553 i_rst_b$SB_IO_IN
.sym 17554 spi_if_ins.state_if_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 17560 smi_ctrl_ins.int_cnt_rx[3]
.sym 17565 spi_if_ins.state_if_SB_DFFESR_Q_2_D[1]
.sym 17566 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 17568 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 17571 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 17572 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 17573 spi_if_ins.state_if_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 17574 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 17576 smi_ctrl_ins.soe_and_reset_$glb_clk
.sym 17577 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 17579 $PACKER_VCC_NET
.sym 17580 spi_if_ins.spi.r_tx_bit_count[2]
.sym 17582 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 17583 $PACKER_VCC_NET
.sym 17584 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
.sym 17585 spi_if_ins.o_cs_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 17588 w_rx_data[3]
.sym 17590 rx_fifo.rd_addr[6]
.sym 17591 spi_if_ins.r_tx_data_valid
.sym 17593 spi_if_ins.w_rx_data[2]
.sym 17595 spi_if_ins.w_rx_data[4]
.sym 17596 rx_fifo.empty_o_SB_LUT4_I3_I1_SB_LUT4_O_I2[3]
.sym 17597 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 17599 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 17600 rx_fifo.rd_addr[3]
.sym 17601 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 17604 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 17605 w_ioc[1]
.sym 17607 sys_ctrl_ins.tx_sample_gap[3]
.sym 17608 spi_if_ins.state_if_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 17611 sys_ctrl_ins.o_data_out_SB_DFFER_Q_E
.sym 17612 spi_if_ins.state_if_SB_DFFESR_Q_2_D[1]
.sym 17613 sys_ctrl_ins.tx_sample_gap[0]
.sym 17620 w_cs[2]
.sym 17621 spi_if_ins.state_if_SB_DFFESR_Q_E
.sym 17622 w_cs[1]
.sym 17623 w_cs[3]
.sym 17625 i_rst_b$SB_IO_IN
.sym 17626 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 17628 spi_if_ins.state_if_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 17629 spi_if_ins.state_if_SB_DFFESR_Q_2_D[1]
.sym 17630 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[1]
.sym 17632 w_cs[0]
.sym 17633 i_rst_b$SB_IO_IN
.sym 17636 spi_if_ins.state_if_SB_DFFESR_Q_2_D[2]
.sym 17637 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[0]
.sym 17642 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 17643 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 17645 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[0]
.sym 17650 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 17653 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 17659 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[1]
.sym 17660 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[0]
.sym 17661 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 17670 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 17671 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 17672 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 17673 i_rst_b$SB_IO_IN
.sym 17679 spi_if_ins.state_if_SB_DFFESR_Q_2_D[2]
.sym 17682 w_cs[2]
.sym 17683 w_cs[0]
.sym 17684 w_cs[1]
.sym 17685 w_cs[3]
.sym 17688 spi_if_ins.state_if_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 17689 spi_if_ins.state_if_SB_DFFESR_Q_2_D[2]
.sym 17691 spi_if_ins.state_if_SB_DFFESR_Q_2_D[1]
.sym 17695 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 17696 i_rst_b$SB_IO_IN
.sym 17697 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[0]
.sym 17698 spi_if_ins.state_if_SB_DFFESR_Q_E
.sym 17699 r_counter_$glb_clk
.sym 17700 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 17701 w_tx_data_io_SB_LUT4_I3_O[0]
.sym 17703 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 17706 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 17707 w_tx_data_sys[3]
.sym 17708 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 17713 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 17714 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
.sym 17715 w_tx_data_io_SB_LUT4_I3_O[2]
.sym 17718 spi_if_ins.o_cs_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 17722 $PACKER_VCC_NET
.sym 17724 spi_if_ins.spi.r_tx_bit_count[2]
.sym 17727 w_cs[0]
.sym 17728 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 17731 w_ioc[1]
.sym 17734 w_rx_data[1]
.sym 17736 w_rx_data[0]
.sym 17744 spi_if_ins.w_rx_data[1]
.sym 17749 spi_if_ins.w_rx_data[3]
.sym 17750 io_ctrl_ins.o_data_out[2]
.sym 17752 spi_if_ins.w_rx_data[4]
.sym 17753 spi_if_ins.o_ioc_SB_DFFE_Q_E
.sym 17754 spi_if_ins.w_rx_data[2]
.sym 17755 sys_ctrl_ins.i_cs_SB_DFFE_Q_D[0]
.sym 17756 spi_if_ins.w_rx_data[0]
.sym 17758 spi_if_ins.o_cs_SB_LUT4_I1_O[0]
.sym 17761 w_cs[1]
.sym 17762 w_cs[3]
.sym 17763 w_cs[0]
.sym 17767 w_cs[2]
.sym 17769 spi_if_ins.o_cs_SB_LUT4_I1_O[2]
.sym 17770 w_tx_data_smi[2]
.sym 17776 spi_if_ins.w_rx_data[3]
.sym 17783 spi_if_ins.w_rx_data[4]
.sym 17790 spi_if_ins.w_rx_data[2]
.sym 17793 w_cs[0]
.sym 17794 w_cs[3]
.sym 17795 w_cs[1]
.sym 17796 w_cs[2]
.sym 17802 spi_if_ins.w_rx_data[0]
.sym 17806 sys_ctrl_ins.i_cs_SB_DFFE_Q_D[0]
.sym 17811 spi_if_ins.o_cs_SB_LUT4_I1_O[2]
.sym 17812 io_ctrl_ins.o_data_out[2]
.sym 17813 spi_if_ins.o_cs_SB_LUT4_I1_O[0]
.sym 17814 w_tx_data_smi[2]
.sym 17818 spi_if_ins.w_rx_data[1]
.sym 17821 spi_if_ins.o_ioc_SB_DFFE_Q_E
.sym 17822 r_counter_$glb_clk
.sym 17824 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 17825 w_tx_data_sys[1]
.sym 17827 w_tx_data_sys[2]
.sym 17828 sys_ctrl_ins.o_data_out_SB_DFFER_Q_E
.sym 17829 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 17831 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 17834 w_rx_data[0]
.sym 17837 w_tx_data_sys[3]
.sym 17840 spi_if_ins.r_tx_byte[7]
.sym 17844 spi_if_ins.state_if_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I1_O
.sym 17845 w_tx_data_io_SB_LUT4_I3_O[1]
.sym 17848 i_rst_b$SB_IO_IN
.sym 17849 w_ioc[2]
.sym 17850 w_rx_data[7]
.sym 17851 spi_if_ins.o_cs_SB_LUT4_I1_O[2]
.sym 17853 i_button_SB_LUT4_I1_I0_SB_LUT4_O_I3[0]
.sym 17854 w_rx_data[4]
.sym 17856 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 17857 i_button_SB_LUT4_I1_I0_SB_LUT4_O_I3[1]
.sym 17858 w_rx_data[3]
.sym 17865 spi_if_ins.w_rx_data[2]
.sym 17867 spi_if_ins.w_rx_data[1]
.sym 17869 spi_if_ins.w_rx_data[4]
.sym 17872 w_ioc[1]
.sym 17875 w_ioc[2]
.sym 17876 spi_if_ins.w_rx_data[0]
.sym 17877 spi_if_ins.w_rx_data[6]
.sym 17878 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 17880 spi_if_ins.w_rx_data[3]
.sym 17883 spi_if_ins.state_if_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 17884 spi_if_ins.state_if_SB_DFFESR_Q_2_D[1]
.sym 17899 spi_if_ins.w_rx_data[6]
.sym 17905 spi_if_ins.w_rx_data[3]
.sym 17912 spi_if_ins.w_rx_data[1]
.sym 17919 spi_if_ins.w_rx_data[0]
.sym 17922 spi_if_ins.w_rx_data[2]
.sym 17928 spi_if_ins.state_if_SB_DFFESR_Q_2_D[1]
.sym 17934 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 17935 w_ioc[1]
.sym 17937 w_ioc[2]
.sym 17943 spi_if_ins.w_rx_data[4]
.sym 17944 spi_if_ins.state_if_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 17945 r_counter_$glb_clk
.sym 17950 sys_ctrl_ins.i_cs_SB_LUT4_I2_I1[0]
.sym 17952 io_ctrl_ins.o_data_out[5]
.sym 17960 spi_if_ins.spi.r_tx_byte[7]
.sym 17961 w_rx_data[7]
.sym 17963 w_rx_data[3]
.sym 17964 spi_if_ins.spi.r_tx_byte[5]
.sym 17965 w_rx_data[1]
.sym 17968 spi_if_ins.spi.r_tx_byte[4]
.sym 17969 w_rx_data[2]
.sym 17970 sys_ctrl_ins.tx_sample_gap[2]
.sym 17971 w_tx_data_io_SB_DFFESS_Q_E
.sym 17972 i_button_SB_LUT4_I1_I0_SB_LUT4_O_I3[0]
.sym 17973 w_tx_data_sys[2]
.sym 17976 i_button_SB_LUT4_I1_I0[1]
.sym 17978 io_ctrl_ins.o_data_out[4]
.sym 17979 io_ctrl_ins.o_data_out[2]
.sym 17980 i_config[1]$SB_IO_IN
.sym 17982 io_ctrl_ins.o_data_out[3]
.sym 17988 io_ctrl_ins.rx_h_b_state_SB_LUT4_I3_O[1]
.sym 17990 io_ctrl_ins.o_pmod[6]
.sym 17991 i_button_SB_LUT4_I1_I0[0]
.sym 17993 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I2[0]
.sym 17994 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 17995 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I2[1]
.sym 17996 i_button_SB_LUT4_I1_I0_SB_LUT4_O_I3[0]
.sym 17997 i_button$SB_IO_IN
.sym 17998 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 17999 io_ctrl_ins.o_pmod[7]
.sym 18001 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 18002 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 18003 w_ioc[1]
.sym 18007 i_button_SB_LUT4_I1_I0[2]
.sym 18008 i_button_SB_LUT4_I1_O[0]
.sym 18009 w_ioc[2]
.sym 18010 i_config[3]$SB_IO_IN
.sym 18011 io_ctrl_ins.rx_h_b_state_SB_LUT4_I3_O[0]
.sym 18013 i_button_SB_LUT4_I1_I0_SB_LUT4_O_I3[0]
.sym 18015 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 18017 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 18018 i_button_SB_LUT4_I1_O[1]
.sym 18022 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I2[0]
.sym 18024 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I2[1]
.sym 18029 i_button_SB_LUT4_I1_O[1]
.sym 18030 i_button_SB_LUT4_I1_O[0]
.sym 18035 io_ctrl_ins.rx_h_b_state_SB_LUT4_I3_O[1]
.sym 18036 io_ctrl_ins.rx_h_b_state_SB_LUT4_I3_O[0]
.sym 18040 w_ioc[1]
.sym 18041 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 18042 i_button_SB_LUT4_I1_I0_SB_LUT4_O_I3[0]
.sym 18045 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 18046 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I2[1]
.sym 18048 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 18051 w_ioc[2]
.sym 18052 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 18053 i_button_SB_LUT4_I1_I0_SB_LUT4_O_I3[0]
.sym 18054 w_ioc[1]
.sym 18057 i_button$SB_IO_IN
.sym 18058 i_button_SB_LUT4_I1_I0[2]
.sym 18059 io_ctrl_ins.o_pmod[7]
.sym 18060 i_button_SB_LUT4_I1_I0[0]
.sym 18063 i_button_SB_LUT4_I1_I0[0]
.sym 18064 i_config[3]$SB_IO_IN
.sym 18065 i_button_SB_LUT4_I1_I0[2]
.sym 18066 io_ctrl_ins.o_pmod[6]
.sym 18067 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 18068 r_counter_$glb_clk
.sym 18069 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 18070 io_ctrl_ins.pmod_dir_state[7]
.sym 18071 io_ctrl_ins.pmod_dir_state[4]
.sym 18072 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[1]
.sym 18073 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I3_O[0]
.sym 18074 i_button_SB_LUT4_I1_O[0]
.sym 18075 io_ctrl_ins.pmod_dir_state[3]
.sym 18076 io_ctrl_ins.pmod_dir_state[6]
.sym 18077 io_ctrl_ins.pmod_dir_state[5]
.sym 18093 i_button_SB_LUT4_I1_I0[0]
.sym 18096 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I0_I3[1]
.sym 18097 i_button_SB_LUT4_I1_I0[2]
.sym 18101 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 18102 w_rx_data[5]
.sym 18111 w_rx_data[6]
.sym 18112 w_rx_data[5]
.sym 18113 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 18114 i_button_SB_LUT4_I1_I0[2]
.sym 18117 i_button_SB_LUT4_I1_I0[0]
.sym 18120 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I0_I3[1]
.sym 18121 w_rx_data[7]
.sym 18122 spi_if_ins.o_load_cmd_SB_LUT4_I2_O[1]
.sym 18126 io_ctrl_ins.rx_h_state_SB_LUT4_I3_I0[2]
.sym 18127 i_button_SB_LUT4_I1_I0_SB_LUT4_O_I3[1]
.sym 18128 i_button_SB_LUT4_I1_I0[3]
.sym 18129 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[1]
.sym 18130 w_rx_data[3]
.sym 18133 o_rx_h_tx_l_b$SB_IO_OUT
.sym 18136 i_button_SB_LUT4_I1_I0[1]
.sym 18137 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[1]
.sym 18141 io_ctrl_ins.pmod_dir_state[6]
.sym 18144 io_ctrl_ins.rx_h_state_SB_LUT4_I3_I0[2]
.sym 18145 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[1]
.sym 18146 o_rx_h_tx_l_b$SB_IO_OUT
.sym 18147 io_ctrl_ins.pmod_dir_state[6]
.sym 18150 w_rx_data[5]
.sym 18158 w_rx_data[6]
.sym 18164 w_rx_data[7]
.sym 18168 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[1]
.sym 18170 spi_if_ins.o_load_cmd_SB_LUT4_I2_O[1]
.sym 18174 i_button_SB_LUT4_I1_I0[2]
.sym 18175 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I0_I3[1]
.sym 18177 i_button_SB_LUT4_I1_I0_SB_LUT4_O_I3[1]
.sym 18181 w_rx_data[3]
.sym 18186 i_button_SB_LUT4_I1_I0[3]
.sym 18187 i_button_SB_LUT4_I1_I0[0]
.sym 18188 i_button_SB_LUT4_I1_I0[2]
.sym 18189 i_button_SB_LUT4_I1_I0[1]
.sym 18190 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 18191 r_counter_$glb_clk
.sym 18196 io_ctrl_ins.o_data_out[4]
.sym 18197 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I0_O[2]
.sym 18198 io_ctrl_ins.o_data_out[3]
.sym 18200 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I0_O[2]
.sym 18201 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 18209 w_rx_data[6]
.sym 18215 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 18216 w_rx_data[5]
.sym 18219 o_rx_h_tx_l_b$SB_IO_OUT
.sym 18220 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I0_I3[1]
.sym 18223 o_rx_h_tx_l$SB_IO_OUT
.sym 18227 o_tr_vc1$SB_IO_OUT
.sym 18236 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E
.sym 18239 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[2]
.sym 18240 i_button_SB_LUT4_I1_I0[2]
.sym 18244 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[1]
.sym 18245 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[3]
.sym 18246 w_ioc[2]
.sym 18250 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 18252 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[0]
.sym 18256 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I0_I3[1]
.sym 18261 spi_if_ins.o_load_cmd_SB_LUT4_I2_O[1]
.sym 18263 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R
.sym 18265 io_ctrl_ins.rx_h_state_SB_LUT4_I3_I0[2]
.sym 18274 spi_if_ins.o_load_cmd_SB_LUT4_I2_O[1]
.sym 18276 io_ctrl_ins.rx_h_state_SB_LUT4_I3_I0[2]
.sym 18281 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 18291 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[0]
.sym 18292 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[1]
.sym 18293 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[3]
.sym 18294 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[2]
.sym 18297 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[1]
.sym 18298 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I0_I3[1]
.sym 18300 i_button_SB_LUT4_I1_I0[2]
.sym 18309 w_ioc[2]
.sym 18312 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I0_I3[1]
.sym 18313 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E
.sym 18314 r_counter_$glb_clk
.sym 18315 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R
.sym 18316 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 18317 o_rx_h_tx_l$SB_IO_OUT
.sym 18318 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 18319 o_tr_vc1$SB_IO_OUT
.sym 18320 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I0_O[3]
.sym 18321 o_tr_vc1_b$SB_IO_OUT
.sym 18322 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I0_O[3]
.sym 18323 o_rx_h_tx_l_b$SB_IO_OUT
.sym 18332 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E
.sym 18335 w_rx_09_fifo_push
.sym 18336 w_tx_data_io_SB_DFFESS_Q_E
.sym 18339 lvds_rx_09_inst.o_fifo_push_SB_DFFER_Q_E
.sym 18340 i_rst_b$SB_IO_IN
.sym 18349 w_ioc[2]
.sym 18359 w_rx_data[1]
.sym 18369 w_rx_data[7]
.sym 18373 w_rx_data[6]
.sym 18374 w_rx_data[5]
.sym 18379 w_rx_data[0]
.sym 18381 w_rx_data[2]
.sym 18383 w_rx_data[3]
.sym 18384 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 18387 w_rx_data[4]
.sym 18390 w_rx_data[6]
.sym 18398 w_rx_data[2]
.sym 18403 w_rx_data[7]
.sym 18409 w_rx_data[0]
.sym 18415 w_rx_data[4]
.sym 18421 w_rx_data[1]
.sym 18429 w_rx_data[5]
.sym 18434 w_rx_data[3]
.sym 18436 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 18437 r_counter_$glb_clk
.sym 18456 o_rx_h_tx_l_b$SB_IO_OUT
.sym 18463 i_button_SB_LUT4_I1_I0[1]
.sym 18467 i_config[1]$SB_IO_IN
.sym 18469 o_tr_vc2$SB_IO_OUT
.sym 18491 io_ctrl_ins.debug_mode_SB_LUT4_I2_1_O
.sym 18493 io_ctrl_ins.rf_pin_state[1]
.sym 18495 io_ctrl_ins.rf_pin_state[3]
.sym 18496 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 18497 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 18499 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 18500 io_ctrl_ins.debug_mode_SB_LUT4_I2_1_O
.sym 18534 io_ctrl_ins.debug_mode_SB_LUT4_I2_1_O
.sym 18550 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 18551 io_ctrl_ins.rf_pin_state[1]
.sym 18552 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 18555 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 18556 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 18557 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 18558 io_ctrl_ins.rf_pin_state[3]
.sym 18559 io_ctrl_ins.debug_mode_SB_LUT4_I2_1_O
.sym 18560 r_counter_$glb_clk
.sym 18562 i_config[1]$SB_IO_IN
.sym 18564 i_button_SB_LUT4_I1_I0[1]
.sym 18633 o_led0$SB_IO_OUT
.sym 18636 w_smi_data_output[4]
.sym 18638 o_led0$SB_IO_OUT
.sym 18642 $PACKER_VCC_NET
.sym 18655 $PACKER_VCC_NET
.sym 18656 w_smi_data_output[4]
.sym 18659 o_led0$SB_IO_OUT
.sym 18679 $PACKER_VCC_NET
.sym 18696 w_smi_data_output[5]
.sym 18703 i_smi_soe_se$SB_IO_IN
.sym 18704 tx_fifo.full_o_SB_LUT4_I3_O[1]
.sym 18705 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 18707 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[4]
.sym 18708 tx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 18709 tx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 18710 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 18713 tx_fifo.full_o_SB_LUT4_I3_O[2]
.sym 18715 i_rst_b$SB_IO_IN
.sym 18727 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[8]
.sym 18736 tx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 18743 tx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 18744 tx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 18749 tx_fifo.full_o_SB_LUT4_I3_O[1]
.sym 18756 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[8]
.sym 18762 i_smi_soe_se$SB_IO_IN
.sym 18763 i_rst_b$SB_IO_IN
.sym 18768 tx_fifo.full_o_SB_LUT4_I3_O[2]
.sym 18774 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[4]
.sym 18780 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 18782 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 18783 r_counter_$glb_clk
.sym 18784 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 18785 i_smi_soe_se$SB_IO_IN
.sym 18805 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 18812 smi_ctrl_ins.swe_and_reset
.sym 18825 $PACKER_VCC_NET
.sym 18831 smi_ctrl_ins.soe_and_reset
.sym 18845 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I2[5]
.sym 18850 tx_fifo.empty_o_SB_DFFNSS_Q_D_SB_LUT4_O_I0[1]
.sym 18854 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I2[1]
.sym 18855 rx_fifo.wr_addr[8]
.sym 18866 tx_fifo.wr_addr[6]
.sym 18868 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[0]
.sym 18869 tx_fifo.wr_addr[8]
.sym 18872 tx_fifo.wr_addr[3]
.sym 18873 tx_fifo.wr_addr[7]
.sym 18876 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[0]
.sym 18879 tx_fifo.wr_addr[2]
.sym 18880 tx_fifo.wr_addr[4]
.sym 18892 tx_fifo.wr_addr[5]
.sym 18898 $nextpnr_ICESTORM_LC_8$O
.sym 18900 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[0]
.sym 18904 tx_fifo.wr_addr_gray_SB_LUT4_I2_I3[2]
.sym 18906 tx_fifo.wr_addr[2]
.sym 18908 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[0]
.sym 18910 tx_fifo.wr_addr_gray_SB_LUT4_I2_I3[3]
.sym 18913 tx_fifo.wr_addr[3]
.sym 18914 tx_fifo.wr_addr_gray_SB_LUT4_I2_I3[2]
.sym 18916 tx_fifo.wr_addr_gray_SB_LUT4_I2_I3[4]
.sym 18919 tx_fifo.wr_addr[4]
.sym 18920 tx_fifo.wr_addr_gray_SB_LUT4_I2_I3[3]
.sym 18922 tx_fifo.wr_addr_gray_SB_LUT4_I2_I3[5]
.sym 18924 tx_fifo.wr_addr[5]
.sym 18926 tx_fifo.wr_addr_gray_SB_LUT4_I2_I3[4]
.sym 18928 tx_fifo.wr_addr_gray_SB_LUT4_I2_I3[6]
.sym 18930 tx_fifo.wr_addr[6]
.sym 18932 tx_fifo.wr_addr_gray_SB_LUT4_I2_I3[5]
.sym 18934 tx_fifo.wr_addr_gray_SB_LUT4_I2_I3[7]
.sym 18936 tx_fifo.wr_addr[7]
.sym 18938 tx_fifo.wr_addr_gray_SB_LUT4_I2_I3[6]
.sym 18940 tx_fifo.wr_addr_gray_SB_LUT4_I2_I3[8]
.sym 18943 tx_fifo.wr_addr[8]
.sym 18944 tx_fifo.wr_addr_gray_SB_LUT4_I2_I3[7]
.sym 18949 w_rx_fifo_pulled_data[28]
.sym 18953 w_rx_fifo_pulled_data[30]
.sym 18973 rx_fifo.wr_addr[3]
.sym 18975 w_rx_fifo_pulled_data[30]
.sym 18976 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 18977 rx_fifo.wr_addr[6]
.sym 18978 w_rx_fifo_pulled_data[29]
.sym 18979 $PACKER_VCC_NET
.sym 18981 $PACKER_VCC_NET
.sym 18982 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 18984 tx_fifo.wr_addr_gray_SB_LUT4_I2_I3[8]
.sym 18991 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I2[2]
.sym 18992 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I2[3]
.sym 18993 tx_fifo.rd_addr_gray_wr_r[8]
.sym 18994 tx_fifo.rd_addr_gray_wr_r[6]
.sym 18995 tx_fifo.empty_o_SB_DFFNSS_Q_D_SB_LUT4_O_I0[2]
.sym 18997 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I2[8]
.sym 18998 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[4]
.sym 18999 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.sym 19000 tx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 19001 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I2[4]
.sym 19002 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I2[5]
.sym 19004 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I2[7]
.sym 19005 tx_fifo.rd_addr_gray_wr_r[4]
.sym 19006 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[9]
.sym 19009 tx_fifo.empty_o_SB_DFFNSS_Q_D_SB_LUT4_O_I0[0]
.sym 19013 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[8]
.sym 19014 tx_fifo.wr_addr[9]
.sym 19015 tx_fifo.empty_o_SB_DFFNSS_Q_D_SB_LUT4_O_I0[1]
.sym 19017 tx_fifo.empty_o_SB_DFFNSS_Q_D_SB_LUT4_O_I0[3]
.sym 19019 tx_fifo.rd_addr_gray_wr_r[9]
.sym 19020 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 19024 tx_fifo.wr_addr[9]
.sym 19025 tx_fifo.wr_addr_gray_SB_LUT4_I2_I3[8]
.sym 19028 tx_fifo.empty_o_SB_DFFNSS_Q_D_SB_LUT4_O_I0[1]
.sym 19029 tx_fifo.empty_o_SB_DFFNSS_Q_D_SB_LUT4_O_I0[2]
.sym 19030 tx_fifo.empty_o_SB_DFFNSS_Q_D_SB_LUT4_O_I0[3]
.sym 19031 tx_fifo.empty_o_SB_DFFNSS_Q_D_SB_LUT4_O_I0[0]
.sym 19035 tx_fifo.rd_addr_gray_wr_r[6]
.sym 19036 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I2[5]
.sym 19040 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[9]
.sym 19042 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[8]
.sym 19047 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I2[4]
.sym 19048 tx_fifo.rd_addr_gray_wr_r[4]
.sym 19049 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I2[3]
.sym 19053 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[4]
.sym 19055 tx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 19058 tx_fifo.rd_addr_gray_wr_r[8]
.sym 19059 tx_fifo.rd_addr_gray_wr_r[9]
.sym 19060 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I2[7]
.sym 19061 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I2[8]
.sym 19064 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I2[3]
.sym 19065 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I2[2]
.sym 19066 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.sym 19067 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 19069 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 19070 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 19072 w_rx_fifo_pulled_data[29]
.sym 19076 w_rx_fifo_pulled_data[31]
.sym 19082 sys_ctrl_ins.o_data_out_SB_DFFER_Q_E
.sym 19086 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 19088 w_rx_fifo_data[30]
.sym 19090 tx_fifo.rd_addr_gray_wr_r[6]
.sym 19092 w_rx_fifo_pulled_data[28]
.sym 19093 spi_if_ins.state_if_SB_DFFESR_Q_2_D[1]
.sym 19096 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 19098 smi_ctrl_ins.r_fifo_push
.sym 19101 w_rx_fifo_push
.sym 19102 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 19103 $PACKER_VCC_NET
.sym 19106 w_rx_fifo_data[28]
.sym 19112 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I2[4]
.sym 19114 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 19116 tx_fifo.empty_o_SB_DFFNSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 19118 tx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 19120 tx_fifo.empty_o_SB_DFFNSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 19122 tx_fifo.empty_o_SB_DFFNSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 19123 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I2[5]
.sym 19124 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 19125 o_led0$SB_IO_OUT
.sym 19126 w_tx_fifo_full
.sym 19131 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I2[1]
.sym 19136 w_rx_fifo_empty
.sym 19137 tx_fifo.rd_addr_gray_wr_r[2]
.sym 19142 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 19159 tx_fifo.rd_addr_gray_wr_r[2]
.sym 19160 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I2[1]
.sym 19163 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 19164 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I2[4]
.sym 19165 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 19166 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I2[5]
.sym 19170 w_rx_fifo_empty
.sym 19171 o_led0$SB_IO_OUT
.sym 19172 w_tx_fifo_full
.sym 19176 tx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 19181 tx_fifo.empty_o_SB_DFFNSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 19182 tx_fifo.empty_o_SB_DFFNSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 19184 tx_fifo.empty_o_SB_DFFNSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 19191 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 19192 r_counter_$glb_clk
.sym 19193 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 19195 w_rx_fifo_pulled_data[20]
.sym 19199 w_rx_fifo_pulled_data[22]
.sym 19207 w_rx_fifo_data[31]
.sym 19211 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 19212 rx_fifo.empty_o_SB_LUT4_I3_I1_SB_LUT4_O_I2[1]
.sym 19216 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 19220 w_rx_fifo_data[21]
.sym 19222 w_rx_fifo_empty
.sym 19223 o_smi_read_req$SB_IO_OUT
.sym 19228 $PACKER_VCC_NET
.sym 19236 lvds_tx_inst.r_pulled_SB_LUT4_I3_O[1]
.sym 19237 lvds_tx_inst.r_pulled_SB_LUT4_I2_O
.sym 19239 smi_ctrl_ins.int_cnt_rx[4]
.sym 19240 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O[0]
.sym 19241 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_9_D[3]
.sym 19243 smi_ctrl_ins.r_fifo_pulled_data[23]
.sym 19247 i_rst_b$SB_IO_IN
.sym 19249 tx_fifo.wr_addr[0]
.sym 19251 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[9]
.sym 19255 tx_fifo.rd_addr_gray_wr_r[0]
.sym 19257 smi_ctrl_ins.r_fifo_pulled_data[31]
.sym 19265 smi_ctrl_ins.int_cnt_rx[3]
.sym 19274 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O[0]
.sym 19276 i_rst_b$SB_IO_IN
.sym 19280 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[9]
.sym 19293 lvds_tx_inst.r_pulled_SB_LUT4_I3_O[1]
.sym 19300 tx_fifo.wr_addr[0]
.sym 19301 tx_fifo.rd_addr_gray_wr_r[0]
.sym 19304 smi_ctrl_ins.r_fifo_pulled_data[31]
.sym 19305 smi_ctrl_ins.int_cnt_rx[3]
.sym 19306 smi_ctrl_ins.int_cnt_rx[4]
.sym 19307 smi_ctrl_ins.r_fifo_pulled_data[23]
.sym 19313 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_9_D[3]
.sym 19314 lvds_tx_inst.r_pulled_SB_LUT4_I2_O
.sym 19315 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 19316 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 19318 w_rx_fifo_pulled_data[21]
.sym 19322 w_rx_fifo_pulled_data[23]
.sym 19329 w_rx_fifo_data[20]
.sym 19333 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 19337 w_rx_fifo_data[22]
.sym 19342 smi_ctrl_ins.r_fifo_pull_1
.sym 19344 spi_if_ins.w_rx_data[5]
.sym 19346 rx_fifo.wr_addr[7]
.sym 19347 rx_fifo.wr_addr[8]
.sym 19352 spi_if_ins.w_rx_data[6]
.sym 19360 w_rx_fifo_pulled_data[28]
.sym 19367 w_rx_fifo_pulled_data[20]
.sym 19369 smi_ctrl_ins.r_fifo_pulled_data_SB_DFFNESR_Q_E
.sym 19375 w_rx_fifo_pulled_data[21]
.sym 19383 w_rx_fifo_pulled_data[24]
.sym 19412 w_rx_fifo_pulled_data[24]
.sym 19415 w_rx_fifo_pulled_data[28]
.sym 19429 w_rx_fifo_pulled_data[20]
.sym 19435 w_rx_fifo_pulled_data[21]
.sym 19437 smi_ctrl_ins.r_fifo_pulled_data_SB_DFFNESR_Q_E
.sym 19438 smi_ctrl_ins.soe_and_reset_$glb_clk
.sym 19439 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 19441 w_rx_fifo_pulled_data[24]
.sym 19445 w_rx_fifo_pulled_data[26]
.sym 19452 $PACKER_VCC_NET
.sym 19453 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 19454 spi_if_ins.w_rx_data[2]
.sym 19456 spi_if_ins.w_rx_data[4]
.sym 19457 smi_ctrl_ins.r_fifo_pulled_data_SB_DFFNESR_Q_E
.sym 19458 rx_fifo.empty_o_SB_LUT4_I3_I1_SB_LUT4_O_I2[1]
.sym 19460 rx_fifo.empty_o_SB_LUT4_I3_I1_SB_LUT4_O_I2[3]
.sym 19461 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 19463 rx_fifo.rd_addr[3]
.sym 19465 rx_fifo.wr_addr[3]
.sym 19466 $PACKER_VCC_NET
.sym 19467 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 19468 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 19472 spi_if_ins.state_if_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 19474 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 19475 rx_fifo.wr_addr[4]
.sym 19494 smi_ctrl_ins.r_fifo_pull
.sym 19496 w_ioc[1]
.sym 19497 w_ioc[2]
.sym 19509 w_ioc[3]
.sym 19511 w_ioc[4]
.sym 19538 w_ioc[1]
.sym 19539 w_ioc[4]
.sym 19540 w_ioc[2]
.sym 19541 w_ioc[3]
.sym 19550 smi_ctrl_ins.r_fifo_pull
.sym 19561 r_counter_$glb_clk
.sym 19562 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 19564 w_rx_fifo_pulled_data[25]
.sym 19568 w_rx_fifo_pulled_data[27]
.sym 19578 w_rx_fifo_data[24]
.sym 19584 w_ioc[1]
.sym 19590 spi_if_ins.o_cs_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 19592 i_button_SB_LUT4_I1_I0_SB_LUT4_O_I3[1]
.sym 19594 $PACKER_VCC_NET
.sym 19595 w_rx_fifo_data[26]
.sym 19608 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 19610 spi_if_ins.state_if_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_1_O[1]
.sym 19613 i_rst_b$SB_IO_IN
.sym 19624 spi_if_ins.state_if[0]
.sym 19626 spi_if_ins.state_if[1]
.sym 19627 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 19628 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 19629 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 19631 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 19632 spi_if_ins.state_if_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 19634 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 19644 spi_if_ins.state_if[1]
.sym 19645 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 19646 spi_if_ins.state_if[0]
.sym 19649 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 19650 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 19651 i_rst_b$SB_IO_IN
.sym 19652 spi_if_ins.state_if_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 19661 i_rst_b$SB_IO_IN
.sym 19662 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 19663 spi_if_ins.state_if_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_1_O[1]
.sym 19664 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 19675 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 19680 spi_if_ins.state_if[0]
.sym 19682 spi_if_ins.state_if[1]
.sym 19683 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 19684 r_counter_$glb_clk
.sym 19685 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 19707 w_rx_fifo_pull
.sym 19708 w_rx_fifo_data[25]
.sym 19712 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[0]
.sym 19714 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
.sym 19719 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 19720 $PACKER_VCC_NET
.sym 19721 w_rx_fifo_push
.sym 19729 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 19736 $PACKER_VCC_NET
.sym 19739 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 19740 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 19744 $PACKER_VCC_NET
.sym 19745 spi_if_ins.spi.r_tx_bit_count[2]
.sym 19749 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
.sym 19754 i_rst_b$SB_IO_IN
.sym 19756 spi_if_ins.o_cs_SB_LUT4_I2_O[0]
.sym 19759 $nextpnr_ICESTORM_LC_6$O
.sym 19762 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
.sym 19765 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 19767 $PACKER_VCC_NET
.sym 19768 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 19773 $PACKER_VCC_NET
.sym 19774 spi_if_ins.spi.r_tx_bit_count[2]
.sym 19775 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 19785 $PACKER_VCC_NET
.sym 19786 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
.sym 19787 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 19792 $PACKER_VCC_NET
.sym 19796 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
.sym 19803 i_rst_b$SB_IO_IN
.sym 19805 spi_if_ins.o_cs_SB_LUT4_I2_O[0]
.sym 19806 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 19807 r_counter_$glb_clk
.sym 19808 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 19821 i_glob_clock$SB_IO_IN
.sym 19823 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[1]
.sym 19825 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 19830 spi_if_ins.o_cs_SB_LUT4_I1_O[2]
.sym 19831 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 19834 spi_if_ins.spi.r_tx_bit_count[2]
.sym 19835 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 19838 spi_if_ins.o_load_cmd_SB_DFFESR_Q_R
.sym 19842 spi_if_ins.o_cs_SB_LUT4_I2_O[0]
.sym 19850 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 19851 sys_ctrl_ins.tx_sample_gap[3]
.sym 19852 w_ioc[2]
.sym 19857 sys_ctrl_ins.tx_sample_gap[0]
.sym 19858 w_ioc[3]
.sym 19859 w_ioc[4]
.sym 19860 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 19861 spi_if_ins.state_if_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 19862 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 19864 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
.sym 19872 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[0]
.sym 19877 sys_ctrl_ins.o_data_out_SB_DFFER_Q_E
.sym 19878 sys_ctrl_ins.o_data_out_SB_DFFER_Q_D_SB_LUT4_O_I2[3]
.sym 19884 sys_ctrl_ins.tx_sample_gap[0]
.sym 19886 sys_ctrl_ins.o_data_out_SB_DFFER_Q_D_SB_LUT4_O_I2[3]
.sym 19895 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[0]
.sym 19896 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 19897 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 19898 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
.sym 19914 w_ioc[4]
.sym 19915 w_ioc[3]
.sym 19916 w_ioc[2]
.sym 19920 sys_ctrl_ins.tx_sample_gap[3]
.sym 19922 sys_ctrl_ins.o_data_out_SB_DFFER_Q_D_SB_LUT4_O_I2[3]
.sym 19925 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 19928 spi_if_ins.state_if_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 19929 sys_ctrl_ins.o_data_out_SB_DFFER_Q_E
.sym 19930 r_counter_$glb_clk
.sym 19931 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 19952 io_ctrl_ins.o_data_out[4]
.sym 19957 sys_ctrl_ins.o_data_out_SB_DFFER_Q_D_SB_LUT4_O_I2[3]
.sym 19973 spi_if_ins.spi.r_tx_byte[0]
.sym 19975 sys_ctrl_ins.o_data_out_SB_DFFER_Q_E
.sym 19976 sys_ctrl_ins.i_cs_SB_LUT4_I2_I1[0]
.sym 19977 spi_if_ins.spi.r_tx_byte[7]
.sym 19979 spi_if_ins.spi.r_tx_byte[5]
.sym 19981 spi_if_ins.spi.r_tx_byte[1]
.sym 19983 spi_if_ins.spi.r_tx_byte[4]
.sym 19984 sys_ctrl_ins.tx_sample_gap[1]
.sym 19985 sys_ctrl_ins.tx_sample_gap[2]
.sym 19986 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
.sym 19987 spi_if_ins.spi.r_tx_byte[3]
.sym 19994 spi_if_ins.spi.r_tx_bit_count[2]
.sym 19997 w_fetch
.sym 19998 sys_ctrl_ins.o_data_out_SB_DFFER_Q_D_SB_LUT4_O_I2[3]
.sym 20002 w_cs[0]
.sym 20007 spi_if_ins.spi.r_tx_bit_count[2]
.sym 20008 spi_if_ins.spi.r_tx_byte[7]
.sym 20009 spi_if_ins.spi.r_tx_byte[3]
.sym 20013 sys_ctrl_ins.o_data_out_SB_DFFER_Q_D_SB_LUT4_O_I2[3]
.sym 20015 sys_ctrl_ins.tx_sample_gap[1]
.sym 20024 sys_ctrl_ins.tx_sample_gap[2]
.sym 20025 sys_ctrl_ins.o_data_out_SB_DFFER_Q_D_SB_LUT4_O_I2[3]
.sym 20031 sys_ctrl_ins.i_cs_SB_LUT4_I2_I1[0]
.sym 20032 w_cs[0]
.sym 20033 w_fetch
.sym 20036 spi_if_ins.spi.r_tx_bit_count[2]
.sym 20037 spi_if_ins.spi.r_tx_byte[0]
.sym 20038 spi_if_ins.spi.r_tx_byte[4]
.sym 20039 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
.sym 20048 spi_if_ins.spi.r_tx_bit_count[2]
.sym 20049 spi_if_ins.spi.r_tx_byte[5]
.sym 20050 spi_if_ins.spi.r_tx_byte[1]
.sym 20051 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
.sym 20052 sys_ctrl_ins.o_data_out_SB_DFFER_Q_E
.sym 20053 r_counter_$glb_clk
.sym 20054 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 20067 spi_if_ins.spi.r_tx_byte[1]
.sym 20069 sys_ctrl_ins.tx_sample_gap[0]
.sym 20071 sys_ctrl_ins.o_data_out_SB_DFFER_Q_E
.sym 20072 sys_ctrl_ins.tx_sample_gap[1]
.sym 20073 sys_ctrl_ins.tx_sample_gap[3]
.sym 20075 spi_if_ins.spi.r_tx_byte[3]
.sym 20076 spi_if_ins.state_if_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 20077 spi_if_ins.spi.r_tx_byte[0]
.sym 20078 w_rx_data[5]
.sym 20084 i_button_SB_LUT4_I1_I0_SB_LUT4_O_I3[1]
.sym 20085 w_rx_fifo_full
.sym 20099 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I3_O[0]
.sym 20108 i_button_SB_LUT4_I1_I0[0]
.sym 20114 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 20116 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 20117 sys_ctrl_ins.o_data_out_SB_DFFER_Q_D_SB_LUT4_O_I2[3]
.sym 20118 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 20127 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I3_O[1]
.sym 20147 i_button_SB_LUT4_I1_I0[0]
.sym 20148 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 20149 sys_ctrl_ins.o_data_out_SB_DFFER_Q_D_SB_LUT4_O_I2[3]
.sym 20159 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I3_O[0]
.sym 20160 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I3_O[1]
.sym 20175 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 20176 r_counter_$glb_clk
.sym 20177 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 20206 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I0_I3[1]
.sym 20220 w_rx_data[7]
.sym 20222 w_rx_data[3]
.sym 20223 w_rx_data[5]
.sym 20226 w_rx_data[4]
.sym 20227 io_ctrl_ins.pmod_dir_state[7]
.sym 20230 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 20231 i_button_SB_LUT4_I1_I0_SB_LUT4_O_I3[0]
.sym 20234 w_rx_data[6]
.sym 20237 o_rx_h_tx_l$SB_IO_OUT
.sym 20241 o_tr_vc1$SB_IO_OUT
.sym 20242 io_ctrl_ins.pmod_dir_state[5]
.sym 20244 i_button_SB_LUT4_I1_I0_SB_LUT4_O_I3[1]
.sym 20245 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[1]
.sym 20250 io_ctrl_ins.rx_h_state_SB_LUT4_I3_I0[2]
.sym 20253 w_rx_data[7]
.sym 20258 w_rx_data[4]
.sym 20265 i_button_SB_LUT4_I1_I0_SB_LUT4_O_I3[0]
.sym 20266 i_button_SB_LUT4_I1_I0_SB_LUT4_O_I3[1]
.sym 20270 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[1]
.sym 20271 io_ctrl_ins.rx_h_state_SB_LUT4_I3_I0[2]
.sym 20272 io_ctrl_ins.pmod_dir_state[5]
.sym 20273 o_tr_vc1$SB_IO_OUT
.sym 20276 o_rx_h_tx_l$SB_IO_OUT
.sym 20277 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[1]
.sym 20278 io_ctrl_ins.rx_h_state_SB_LUT4_I3_I0[2]
.sym 20279 io_ctrl_ins.pmod_dir_state[7]
.sym 20282 w_rx_data[3]
.sym 20288 w_rx_data[6]
.sym 20295 w_rx_data[5]
.sym 20298 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 20299 r_counter_$glb_clk
.sym 20321 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 20324 w_rx_data[7]
.sym 20342 i_button_SB_LUT4_I1_I0_SB_LUT4_O_I3[0]
.sym 20346 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I0_O[3]
.sym 20347 io_ctrl_ins.pmod_dir_state[3]
.sym 20349 i_button_SB_LUT4_I1_I0[2]
.sym 20350 i_config[1]$SB_IO_IN
.sym 20351 io_ctrl_ins.pmod_dir_state[4]
.sym 20353 w_tx_data_io_SB_DFFESS_Q_E
.sym 20354 i_button_SB_LUT4_I1_I0_SB_LUT4_O_I3[1]
.sym 20356 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I0_O[3]
.sym 20357 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I0_O[2]
.sym 20358 io_ctrl_ins.o_pmod[4]
.sym 20364 io_ctrl_ins.o_pmod[3]
.sym 20367 i_config[0]$SB_IO_IN
.sym 20370 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I0_O[2]
.sym 20371 w_tx_data_io_SB_DFFESS_Q_S
.sym 20393 i_button_SB_LUT4_I1_I0[2]
.sym 20394 io_ctrl_ins.o_pmod[4]
.sym 20395 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I0_O[3]
.sym 20396 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I0_O[2]
.sym 20399 i_button_SB_LUT4_I1_I0_SB_LUT4_O_I3[0]
.sym 20400 io_ctrl_ins.pmod_dir_state[3]
.sym 20401 i_config[0]$SB_IO_IN
.sym 20402 i_button_SB_LUT4_I1_I0_SB_LUT4_O_I3[1]
.sym 20405 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I0_O[2]
.sym 20406 io_ctrl_ins.o_pmod[3]
.sym 20407 i_button_SB_LUT4_I1_I0[2]
.sym 20408 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I0_O[3]
.sym 20417 i_button_SB_LUT4_I1_I0_SB_LUT4_O_I3[1]
.sym 20418 i_button_SB_LUT4_I1_I0_SB_LUT4_O_I3[0]
.sym 20419 i_config[1]$SB_IO_IN
.sym 20420 io_ctrl_ins.pmod_dir_state[4]
.sym 20421 w_tx_data_io_SB_DFFESS_Q_E
.sym 20422 r_counter_$glb_clk
.sym 20423 w_tx_data_io_SB_DFFESS_Q_S
.sym 20445 o_tr_vc2$SB_IO_OUT
.sym 20453 i_config[0]$SB_IO_IN
.sym 20458 o_rx_h_tx_l$SB_IO_OUT
.sym 20465 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 20467 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 20470 o_tr_vc1_b$SB_IO_OUT
.sym 20472 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I0_I3[1]
.sym 20473 io_ctrl_ins.rf_pin_state[6]
.sym 20475 io_ctrl_ins.rf_pin_state[7]
.sym 20476 io_ctrl_ins.debug_mode_SB_LUT4_I2_1_O
.sym 20477 io_ctrl_ins.rf_pin_state[4]
.sym 20478 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I0_I3[1]
.sym 20479 io_ctrl_ins.rf_pin_state[5]
.sym 20481 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 20483 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 20487 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 20489 w_ioc[2]
.sym 20491 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 20495 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 20496 o_tr_vc2$SB_IO_OUT
.sym 20498 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 20500 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 20504 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 20505 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 20506 io_ctrl_ins.rf_pin_state[7]
.sym 20510 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 20511 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 20512 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 20513 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 20516 io_ctrl_ins.rf_pin_state[5]
.sym 20517 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 20518 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 20519 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 20522 o_tr_vc2$SB_IO_OUT
.sym 20523 w_ioc[2]
.sym 20524 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 20525 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I0_I3[1]
.sym 20528 io_ctrl_ins.rf_pin_state[4]
.sym 20529 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 20530 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 20531 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 20534 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 20535 w_ioc[2]
.sym 20536 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I0_I3[1]
.sym 20537 o_tr_vc1_b$SB_IO_OUT
.sym 20540 io_ctrl_ins.rf_pin_state[6]
.sym 20541 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 20542 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 20544 io_ctrl_ins.debug_mode_SB_LUT4_I2_1_O
.sym 20545 r_counter_$glb_clk
.sym 20561 o_tr_vc1_b$SB_IO_OUT
.sym 20564 io_ctrl_ins.debug_mode_SB_LUT4_I2_1_O
.sym 20567 o_tr_vc1$SB_IO_OUT
.sym 20672 i_config[0]$SB_IO_IN
.sym 20748 w_smi_data_output[5]
.sym 20750 o_led0$SB_IO_OUT
.sym 20751 $PACKER_VCC_NET
.sym 20756 o_led0$SB_IO_OUT
.sym 20761 w_smi_data_output[5]
.sym 20764 $PACKER_VCC_NET
.sym 20770 smi_ctrl_ins.w_fifo_push_trigger
.sym 20785 rx_fifo.wr_addr[2]
.sym 20786 rx_fifo.wr_addr[5]
.sym 20844 i_mosi$SB_IO_IN
.sym 20848 spi_if_ins.spi.r_rx_byte[5]
.sym 20850 spi_if_ins.spi.r_rx_byte[7]
.sym 20851 spi_if_ins.spi.r_rx_byte[0]
.sym 20904 i_mosi$SB_IO_IN
.sym 20905 w_smi_data_input[7]
.sym 20911 int_miso
.sym 20929 i_ss_SB_LUT4_I3_O
.sym 20931 rx_fifo.wr_addr[7]
.sym 20933 rx_fifo.wr_addr[9]
.sym 20935 spi_if_ins.state_if_SB_DFFESR_Q_2_D[1]
.sym 20984 spi_if_ins.state_if_SB_DFFESR_Q_2_D[1]
.sym 20986 spi_if_ins.w_rx_data[1]
.sym 21036 smi_ctrl_ins.r_fifo_push
.sym 21039 rx_fifo.rd_addr[0]
.sym 21040 w_rx_fifo_data[29]
.sym 21041 rx_fifo.wr_addr[4]
.sym 21042 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 21056 rx_fifo.wr_addr[4]
.sym 21058 $PACKER_VCC_NET
.sym 21060 w_rx_fifo_data[30]
.sym 21062 rx_fifo.wr_addr[0]
.sym 21067 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 21069 rx_fifo.wr_addr[8]
.sym 21072 w_rx_fifo_push
.sym 21074 rx_fifo.wr_addr[6]
.sym 21075 rx_fifo.wr_addr[7]
.sym 21077 rx_fifo.wr_addr[9]
.sym 21078 rx_fifo.wr_addr[3]
.sym 21081 rx_fifo.wr_addr[2]
.sym 21082 rx_fifo.wr_addr[5]
.sym 21085 w_rx_fifo_data[28]
.sym 21086 spi_if_ins.spi.r_rx_byte[1]
.sym 21088 spi_if_ins.spi.r_rx_byte[4]
.sym 21089 spi_if_ins.spi.r_rx_byte[6]
.sym 21090 spi_if_ins.spi.r_rx_byte[2]
.sym 21092 spi_if_ins.spi.r_rx_byte[3]
.sym 21093 i_ss_SB_LUT4_I3_O
.sym 21102 rx_fifo.wr_addr[2]
.sym 21103 rx_fifo.wr_addr[3]
.sym 21105 rx_fifo.wr_addr[4]
.sym 21106 rx_fifo.wr_addr[5]
.sym 21107 rx_fifo.wr_addr[6]
.sym 21108 rx_fifo.wr_addr[7]
.sym 21109 rx_fifo.wr_addr[8]
.sym 21110 rx_fifo.wr_addr[9]
.sym 21111 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 21112 rx_fifo.wr_addr[0]
.sym 21113 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 21114 w_rx_fifo_push
.sym 21116 w_rx_fifo_data[28]
.sym 21120 w_rx_fifo_data[30]
.sym 21123 $PACKER_VCC_NET
.sym 21134 $PACKER_VCC_NET
.sym 21139 o_smi_read_req$SB_IO_OUT
.sym 21140 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 21142 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 21145 rx_fifo.rd_addr[9]
.sym 21146 rx_fifo.wr_addr[0]
.sym 21147 int_miso
.sym 21160 w_rx_fifo_data[31]
.sym 21161 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 21162 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 21165 rx_fifo.empty_o_SB_LUT4_I3_I1_SB_LUT4_O_I2[1]
.sym 21167 w_rx_fifo_pull
.sym 21168 rx_fifo.rd_addr[9]
.sym 21169 $PACKER_VCC_NET
.sym 21170 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 21174 rx_fifo.empty_o_SB_LUT4_I3_I1_SB_LUT4_O_I2[3]
.sym 21176 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 21177 rx_fifo.rd_addr[0]
.sym 21178 w_rx_fifo_data[29]
.sym 21180 rx_fifo.rd_addr[3]
.sym 21181 rx_fifo.rd_addr[6]
.sym 21189 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 21190 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 21191 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 21192 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 21193 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 21194 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 21195 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 21204 rx_fifo.empty_o_SB_LUT4_I3_I1_SB_LUT4_O_I2[3]
.sym 21205 rx_fifo.rd_addr[3]
.sym 21207 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 21208 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 21209 rx_fifo.rd_addr[6]
.sym 21210 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 21211 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 21212 rx_fifo.rd_addr[9]
.sym 21213 rx_fifo.empty_o_SB_LUT4_I3_I1_SB_LUT4_O_I2[1]
.sym 21214 rx_fifo.rd_addr[0]
.sym 21215 r_counter_$glb_clk
.sym 21216 w_rx_fifo_pull
.sym 21217 $PACKER_VCC_NET
.sym 21221 w_rx_fifo_data[31]
.sym 21225 w_rx_fifo_data[29]
.sym 21232 spi_if_ins.w_rx_data[6]
.sym 21233 w_rx_fifo_pull
.sym 21234 spi_if_ins.w_rx_data[5]
.sym 21242 spi_if_ins.spi.r_rx_byte[4]
.sym 21250 spi_if_ins.w_rx_data[3]
.sym 21252 i_ss_SB_LUT4_I3_O
.sym 21260 w_rx_fifo_push
.sym 21262 $PACKER_VCC_NET
.sym 21263 rx_fifo.wr_addr[3]
.sym 21264 rx_fifo.wr_addr[6]
.sym 21268 rx_fifo.wr_addr[9]
.sym 21269 w_rx_fifo_data[22]
.sym 21271 w_rx_fifo_data[20]
.sym 21275 rx_fifo.wr_addr[7]
.sym 21276 rx_fifo.wr_addr[8]
.sym 21280 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 21282 rx_fifo.wr_addr[5]
.sym 21284 rx_fifo.wr_addr[0]
.sym 21287 rx_fifo.wr_addr[4]
.sym 21289 rx_fifo.wr_addr[2]
.sym 21291 spi_if_ins.w_rx_data[2]
.sym 21292 spi_if_ins.w_rx_data[3]
.sym 21295 spi_if_ins.w_rx_data[4]
.sym 21306 rx_fifo.wr_addr[2]
.sym 21307 rx_fifo.wr_addr[3]
.sym 21309 rx_fifo.wr_addr[4]
.sym 21310 rx_fifo.wr_addr[5]
.sym 21311 rx_fifo.wr_addr[6]
.sym 21312 rx_fifo.wr_addr[7]
.sym 21313 rx_fifo.wr_addr[8]
.sym 21314 rx_fifo.wr_addr[9]
.sym 21315 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 21316 rx_fifo.wr_addr[0]
.sym 21317 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 21318 w_rx_fifo_push
.sym 21320 w_rx_fifo_data[20]
.sym 21324 w_rx_fifo_data[22]
.sym 21327 $PACKER_VCC_NET
.sym 21337 $PACKER_VCC_NET
.sym 21339 rx_fifo.wr_addr[3]
.sym 21340 rx_fifo.wr_addr[6]
.sym 21347 rx_fifo.wr_addr[9]
.sym 21348 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 21352 w_rx_fifo_pull
.sym 21353 spi_if_ins.state_if_SB_DFFESR_Q_2_D[1]
.sym 21360 w_rx_fifo_data[23]
.sym 21362 w_rx_fifo_pull
.sym 21364 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 21365 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 21366 w_rx_fifo_data[21]
.sym 21369 rx_fifo.empty_o_SB_LUT4_I3_I1_SB_LUT4_O_I2[1]
.sym 21370 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 21371 rx_fifo.empty_o_SB_LUT4_I3_I1_SB_LUT4_O_I2[3]
.sym 21372 rx_fifo.rd_addr[3]
.sym 21373 $PACKER_VCC_NET
.sym 21380 rx_fifo.rd_addr[6]
.sym 21382 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 21383 rx_fifo.rd_addr[9]
.sym 21384 rx_fifo.rd_addr[0]
.sym 21408 rx_fifo.empty_o_SB_LUT4_I3_I1_SB_LUT4_O_I2[3]
.sym 21409 rx_fifo.rd_addr[3]
.sym 21411 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 21412 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 21413 rx_fifo.rd_addr[6]
.sym 21414 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 21415 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 21416 rx_fifo.rd_addr[9]
.sym 21417 rx_fifo.empty_o_SB_LUT4_I3_I1_SB_LUT4_O_I2[1]
.sym 21418 rx_fifo.rd_addr[0]
.sym 21419 r_counter_$glb_clk
.sym 21420 w_rx_fifo_pull
.sym 21421 $PACKER_VCC_NET
.sym 21425 w_rx_fifo_data[23]
.sym 21429 w_rx_fifo_data[21]
.sym 21442 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 21444 w_rx_fifo_data[23]
.sym 21452 rx_fifo.rd_addr[0]
.sym 21463 rx_fifo.wr_addr[7]
.sym 21464 rx_fifo.wr_addr[8]
.sym 21466 $PACKER_VCC_NET
.sym 21468 w_rx_fifo_data[24]
.sym 21473 w_rx_fifo_push
.sym 21475 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 21480 rx_fifo.wr_addr[4]
.sym 21482 w_rx_fifo_data[26]
.sym 21483 rx_fifo.wr_addr[0]
.sym 21485 rx_fifo.wr_addr[9]
.sym 21486 rx_fifo.wr_addr[3]
.sym 21489 rx_fifo.wr_addr[2]
.sym 21490 rx_fifo.wr_addr[5]
.sym 21493 rx_fifo.wr_addr[6]
.sym 21494 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[0]
.sym 21495 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 21496 spi_if_ins.spi.SCKr[0]
.sym 21497 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 21510 rx_fifo.wr_addr[2]
.sym 21511 rx_fifo.wr_addr[3]
.sym 21513 rx_fifo.wr_addr[4]
.sym 21514 rx_fifo.wr_addr[5]
.sym 21515 rx_fifo.wr_addr[6]
.sym 21516 rx_fifo.wr_addr[7]
.sym 21517 rx_fifo.wr_addr[8]
.sym 21518 rx_fifo.wr_addr[9]
.sym 21519 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 21520 rx_fifo.wr_addr[0]
.sym 21521 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 21522 w_rx_fifo_push
.sym 21524 w_rx_fifo_data[24]
.sym 21528 w_rx_fifo_data[26]
.sym 21531 $PACKER_VCC_NET
.sym 21541 w_rx_fifo_push
.sym 21542 $PACKER_VCC_NET
.sym 21543 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 21548 rx_fifo.rd_addr[9]
.sym 21550 int_miso
.sym 21564 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 21565 rx_fifo.rd_addr[9]
.sym 21566 w_rx_fifo_pull
.sym 21570 rx_fifo.empty_o_SB_LUT4_I3_I1_SB_LUT4_O_I2[1]
.sym 21573 w_rx_fifo_data[27]
.sym 21577 w_rx_fifo_data[25]
.sym 21580 rx_fifo.rd_addr[6]
.sym 21584 rx_fifo.empty_o_SB_LUT4_I3_I1_SB_LUT4_O_I2[3]
.sym 21585 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 21587 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 21588 rx_fifo.rd_addr[3]
.sym 21589 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 21590 rx_fifo.rd_addr[0]
.sym 21593 $PACKER_VCC_NET
.sym 21597 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[1]
.sym 21599 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[1]
.sym 21601 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 21602 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 21603 int_miso
.sym 21612 rx_fifo.empty_o_SB_LUT4_I3_I1_SB_LUT4_O_I2[3]
.sym 21613 rx_fifo.rd_addr[3]
.sym 21615 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 21616 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 21617 rx_fifo.rd_addr[6]
.sym 21618 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 21619 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 21620 rx_fifo.rd_addr[9]
.sym 21621 rx_fifo.empty_o_SB_LUT4_I3_I1_SB_LUT4_O_I2[1]
.sym 21622 rx_fifo.rd_addr[0]
.sym 21623 r_counter_$glb_clk
.sym 21624 w_rx_fifo_pull
.sym 21625 $PACKER_VCC_NET
.sym 21629 w_rx_fifo_data[27]
.sym 21633 w_rx_fifo_data[25]
.sym 21639 w_rx_fifo_data[27]
.sym 21642 w_rx_fifo_pulled_data[25]
.sym 21649 r_counter
.sym 21655 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 21658 spi_if_ins.w_rx_data[3]
.sym 21661 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[1]
.sym 21698 spi_if_ins.r_tx_byte[2]
.sym 21700 spi_if_ins.r_tx_byte[5]
.sym 21701 spi_if_ins.r_tx_byte[0]
.sym 21704 spi_if_ins.r_tx_byte[3]
.sym 21705 spi_if_ins.r_tx_byte[4]
.sym 21744 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 21748 w_lvds_rx_24_d1_SB_LUT4_I2_O[2]
.sym 21751 spi_if_ins.spi.r_tx_bit_count[2]
.sym 21752 spi_if_ins.r_tx_byte[7]
.sym 21761 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 21800 spi_if_ins.spi.r_tx_byte[0]
.sym 21801 spi_if_ins.spi.r_tx_byte[6]
.sym 21802 spi_if_ins.spi.r_tx_byte[7]
.sym 21803 spi_if_ins.spi.r_tx_byte[5]
.sym 21804 spi_if_ins.spi.r_tx_byte[1]
.sym 21805 spi_if_ins.spi.r_tx_byte[4]
.sym 21806 spi_if_ins.spi.r_tx_byte[2]
.sym 21807 spi_if_ins.spi.r_tx_byte[3]
.sym 21845 r_tx_data[0]
.sym 21846 spi_if_ins.o_cs_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 21851 r_tx_data[3]
.sym 21856 $PACKER_VCC_NET
.sym 21863 spi_if_ins.r_tx_byte[6]
.sym 21864 w_lvds_rx_09_d1_SB_LUT4_I1_O[1]
.sym 21903 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q[1]
.sym 21904 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q[2]
.sym 21905 w_lvds_rx_09_d1_SB_LUT4_I1_O[1]
.sym 21906 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_Q[0]
.sym 21907 lvds_rx_09_inst.r_phase_count[1]
.sym 21908 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_Q[1]
.sym 21945 spi_if_ins.spi.r_tx_byte[2]
.sym 22005 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q_SB_LUT4_O_I3[1]
.sym 22006 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I0_O
.sym 22011 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q[0]
.sym 22049 w_lvds_rx_09_d1_SB_LUT4_I1_O[1]
.sym 22060 w_lvds_rx_09_d1_SB_LUT4_I1_O[1]
.sym 22110 w_rx_09_fifo_push
.sym 22112 lvds_rx_09_inst.o_fifo_push_SB_DFFER_Q_E
.sym 22152 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 22154 o_rx_h_tx_l$SB_IO_OUT
.sym 22251 w_rx_fifo_full
.sym 22487 o_led1$SB_IO_OUT
.sym 22500 o_led1$SB_IO_OUT
.sym 22517 int_miso
.sym 22519 i_ss_SB_LUT4_I3_O
.sym 22529 i_ss_SB_LUT4_I3_O
.sym 22537 int_miso
.sym 22542 i_sck$SB_IO_IN
.sym 22549 spi_if_ins.spi.r_rx_done
.sym 22554 i_mosi$SB_IO_IN
.sym 22589 w_smi_data_input[7]
.sym 22597 smi_ctrl_ins.w_fifo_push_trigger_SB_DFFNSR_Q_R
.sym 22609 smi_ctrl_ins.swe_and_reset
.sym 22618 w_smi_data_input[7]
.sym 22664 smi_ctrl_ins.swe_and_reset
.sym 22665 smi_ctrl_ins.w_fifo_push_trigger_SB_DFFNSR_Q_R
.sym 22666 i_sck$SB_IO_IN
.sym 22668 i_ss$SB_IO_IN
.sym 22670 smi_ctrl_ins.r_fifo_push
.sym 22680 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 22689 smi_ctrl_ins.w_fifo_push_trigger_SB_DFFNSR_Q_R
.sym 22704 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_E
.sym 22707 i_ss$SB_IO_IN
.sym 22718 spi_if_ins.spi.r_rx_done
.sym 22724 i_ss$SB_IO_IN
.sym 22726 spi_if_ins.spi.r_rx_byte[0]
.sym 22729 i_sck$SB_IO_IN
.sym 22734 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D[1]
.sym 22740 i_sck$SB_IO_IN
.sym 22747 i_sck$SB_IO_IN
.sym 22748 i_mosi$SB_IO_IN
.sym 22756 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 22758 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 22774 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 22794 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 22806 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 22810 i_mosi$SB_IO_IN
.sym 22826 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 22827 i_sck$SB_IO_IN
.sym 22831 spi_if_ins.spi.r_rx_bit_count[2]
.sym 22832 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 22833 spi_if_ins.spi.r_rx_bit_count[1]
.sym 22836 spi_if_ins.spi.r_rx_bit_count[0]
.sym 22842 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 22846 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 22854 spi_if_ins.spi.r_rx_byte[5]
.sym 22858 i_sck$SB_IO_IN
.sym 22861 spi_if_ins.state_if_SB_DFFESR_Q_2_D[1]
.sym 22862 i_sck$SB_IO_IN
.sym 22870 spi_if_ins.spi.r_rx_byte[1]
.sym 22874 spi_if_ins.spi.r_rx_byte[7]
.sym 22897 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 22903 spi_if_ins.spi.r_rx_byte[7]
.sym 22915 spi_if_ins.spi.r_rx_byte[1]
.sym 22949 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 22950 r_counter_$glb_clk
.sym 22953 spi_if_ins.w_rx_data[6]
.sym 22955 spi_if_ins.w_rx_data[0]
.sym 22956 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D[1]
.sym 22957 spi_if_ins.w_rx_data[5]
.sym 22958 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_E
.sym 22976 spi_if_ins.spi.r_rx_byte[2]
.sym 22979 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 22981 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_E
.sym 22987 spi_if_ins.w_rx_data[6]
.sym 22994 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 22995 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 22996 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 23002 i_ss$SB_IO_IN
.sym 23004 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 23005 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 23006 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 23018 i_sck$SB_IO_IN
.sym 23027 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 23038 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 23045 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 23051 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 23065 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 23071 i_ss$SB_IO_IN
.sym 23072 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 23073 i_sck$SB_IO_IN
.sym 23101 spi_if_ins.w_rx_data[0]
.sym 23105 spi_if_ins.w_rx_data[5]
.sym 23108 spi_if_ins.spi.r_rx_byte[3]
.sym 23118 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 23119 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 23128 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 23132 i_sck$SB_IO_IN
.sym 23133 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 23137 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 23143 i_ss_SB_LUT4_I3_O
.sym 23144 i_mosi$SB_IO_IN
.sym 23146 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 23155 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 23164 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 23169 i_mosi$SB_IO_IN
.sym 23176 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 23179 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 23185 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 23191 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 23195 i_ss_SB_LUT4_I3_O
.sym 23196 i_sck$SB_IO_IN
.sym 23224 spi_if_ins.w_rx_data[4]
.sym 23227 i_ss$SB_IO_IN
.sym 23231 i_sck$SB_IO_IN
.sym 23232 spi_if_ins.w_rx_data[2]
.sym 23243 spi_if_ins.spi.r_rx_byte[4]
.sym 23248 spi_if_ins.spi.r_rx_byte[2]
.sym 23250 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 23268 spi_if_ins.spi.r_rx_byte[3]
.sym 23279 spi_if_ins.spi.r_rx_byte[2]
.sym 23286 spi_if_ins.spi.r_rx_byte[3]
.sym 23305 spi_if_ins.spi.r_rx_byte[4]
.sym 23318 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 23319 r_counter_$glb_clk
.sym 23468 w_tx_data_io_SB_LUT4_I3_O[1]
.sym 23477 spi_if_ins.r_tx_byte[7]
.sym 23497 i_ss$SB_IO_IN
.sym 23501 i_sck$SB_IO_IN
.sym 23503 spi_if_ins.spi.SCKr[0]
.sym 23505 spi_if_ins.r_tx_data_valid
.sym 23512 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 23520 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 23526 i_ss$SB_IO_IN
.sym 23527 spi_if_ins.r_tx_data_valid
.sym 23532 i_sck$SB_IO_IN
.sym 23537 spi_if_ins.spi.SCKr[0]
.sym 23565 r_counter_$glb_clk
.sym 23567 r_tx_data[5]
.sym 23568 i_glob_clock$SB_IO_IN
.sym 23572 lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_R
.sym 23580 i_glob_clock$SB_IO_IN
.sym 23583 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 23597 spi_if_ins.w_rx_data[5]
.sym 23608 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 23609 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 23610 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 23615 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 23616 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[0]
.sym 23619 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 23620 spi_if_ins.spi.r_tx_bit_count[2]
.sym 23624 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 23627 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[1]
.sym 23628 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
.sym 23636 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 23637 spi_if_ins.r_tx_byte[7]
.sym 23647 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 23648 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 23659 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[0]
.sym 23660 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 23661 spi_if_ins.spi.r_tx_bit_count[2]
.sym 23662 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
.sym 23671 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 23672 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 23673 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[0]
.sym 23678 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 23679 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 23680 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[1]
.sym 23683 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 23684 spi_if_ins.r_tx_byte[7]
.sym 23685 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 23687 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 23688 r_counter_$glb_clk
.sym 23693 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 23694 r_tx_data[4]
.sym 23704 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 23712 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 23719 i_glob_clock$SB_IO_IN
.sym 23731 r_tx_data[5]
.sym 23737 r_tx_data[0]
.sym 23739 r_tx_data[2]
.sym 23741 r_tx_data[3]
.sym 23758 spi_if_ins.state_if_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I1_O
.sym 23759 r_tx_data[4]
.sym 23765 r_tx_data[2]
.sym 23776 r_tx_data[5]
.sym 23785 r_tx_data[0]
.sym 23803 r_tx_data[3]
.sym 23806 r_tx_data[4]
.sym 23810 spi_if_ins.state_if_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I1_O
.sym 23811 r_counter_$glb_clk
.sym 23819 w_rx_data[5]
.sym 23825 w_tx_data_io_SB_LUT4_I3_O[1]
.sym 23828 spi_if_ins.o_cs_SB_LUT4_I1_O[2]
.sym 23842 w_rx_data[5]
.sym 23854 spi_if_ins.r_tx_byte[2]
.sym 23856 spi_if_ins.r_tx_byte[5]
.sym 23857 spi_if_ins.r_tx_byte[0]
.sym 23858 spi_if_ins.r_tx_byte[7]
.sym 23862 spi_if_ins.r_tx_byte[1]
.sym 23865 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 23867 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 23868 spi_if_ins.r_tx_byte[3]
.sym 23869 spi_if_ins.r_tx_byte[4]
.sym 23870 spi_if_ins.r_tx_byte[6]
.sym 23888 spi_if_ins.r_tx_byte[0]
.sym 23894 spi_if_ins.r_tx_byte[6]
.sym 23899 spi_if_ins.r_tx_byte[7]
.sym 23906 spi_if_ins.r_tx_byte[5]
.sym 23914 spi_if_ins.r_tx_byte[1]
.sym 23918 spi_if_ins.r_tx_byte[4]
.sym 23925 spi_if_ins.r_tx_byte[2]
.sym 23929 spi_if_ins.r_tx_byte[3]
.sym 23933 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 23934 r_counter_$glb_clk
.sym 23935 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 23948 spi_if_ins.r_tx_byte[1]
.sym 23962 lvds_rx_09_inst.o_fifo_push_SB_DFFER_Q_E
.sym 23979 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I0_O
.sym 23980 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 23984 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q[0]
.sym 23986 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q_SB_LUT4_O_I3[1]
.sym 23989 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_Q[0]
.sym 23990 lvds_rx_09_inst.r_phase_count[1]
.sym 23991 $PACKER_VCC_NET
.sym 23995 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q[2]
.sym 23999 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_Q[1]
.sym 24002 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q[1]
.sym 24003 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 24004 w_lvds_rx_09_d1_SB_LUT4_I1_O[1]
.sym 24009 $nextpnr_ICESTORM_LC_3$O
.sym 24012 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q_SB_LUT4_O_I3[1]
.sym 24015 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q_SB_LUT4_O_I3[2]
.sym 24017 lvds_rx_09_inst.r_phase_count[1]
.sym 24018 $PACKER_VCC_NET
.sym 24019 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q_SB_LUT4_O_I3[1]
.sym 24022 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_Q[1]
.sym 24023 $PACKER_VCC_NET
.sym 24025 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q_SB_LUT4_O_I3[2]
.sym 24028 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q[0]
.sym 24029 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_Q[1]
.sym 24030 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_Q[0]
.sym 24034 w_lvds_rx_09_d1_SB_LUT4_I1_O[1]
.sym 24035 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 24036 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q[1]
.sym 24037 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 24040 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_Q[0]
.sym 24046 w_lvds_rx_09_d1_SB_LUT4_I1_O[1]
.sym 24047 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 24048 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q[2]
.sym 24049 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 24056 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I0_O
.sym 24057 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 24058 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 24076 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 24102 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I0_O
.sym 24107 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 24111 w_lvds_rx_09_d1_SB_LUT4_I1_O[1]
.sym 24123 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q[0]
.sym 24125 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 24130 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 24139 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q[0]
.sym 24145 w_lvds_rx_09_d1_SB_LUT4_I1_O[1]
.sym 24146 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 24147 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 24148 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 24175 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 24176 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 24177 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q[0]
.sym 24178 w_lvds_rx_09_d1_SB_LUT4_I1_O[1]
.sym 24179 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I0_O
.sym 24180 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 24181 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 24192 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 24223 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 24234 lvds_rx_09_inst.o_fifo_push_SB_DFFER_Q_E
.sym 24235 w_rx_fifo_full
.sym 24237 w_lvds_rx_09_d1_SB_LUT4_I1_O[1]
.sym 24245 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 24280 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 24281 w_rx_fifo_full
.sym 24282 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 24283 w_lvds_rx_09_d1_SB_LUT4_I1_O[1]
.sym 24292 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 24294 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 24302 lvds_rx_09_inst.o_fifo_push_SB_DFFER_Q_E
.sym 24303 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 24304 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 24317 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 24596 o_led0$SB_IO_OUT
.sym 24611 o_led0$SB_IO_OUT
.sym 24666 io_ctrl_ins.o_data_out[5]
.sym 24685 i_sck$SB_IO_IN
.sym 24687 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_E
.sym 24689 i_ss$SB_IO_IN
.sym 24714 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D[1]
.sym 24720 i_sck$SB_IO_IN
.sym 24763 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D[1]
.sym 24764 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_E
.sym 24765 i_sck$SB_IO_IN
.sym 24766 i_ss$SB_IO_IN
.sym 24876 smi_ctrl_ins.w_fifo_push_trigger
.sym 24886 smi_ctrl_ins.w_fifo_push_trigger
.sym 24932 r_counter_$glb_clk
.sym 24933 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 25007 i_sck$SB_IO_IN
.sym 25011 i_ss$SB_IO_IN
.sym 25019 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D[1]
.sym 25022 spi_if_ins.spi.r_rx_bit_count[0]
.sym 25025 spi_if_ins.spi.r_rx_bit_count[2]
.sym 25035 spi_if_ins.spi.r_rx_bit_count[1]
.sym 25039 $nextpnr_ICESTORM_LC_9$O
.sym 25042 spi_if_ins.spi.r_rx_bit_count[0]
.sym 25045 spi_if_ins.spi.r_rx_bit_count_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 25048 spi_if_ins.spi.r_rx_bit_count[1]
.sym 25054 spi_if_ins.spi.r_rx_bit_count[2]
.sym 25055 spi_if_ins.spi.r_rx_bit_count_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 25059 i_ss$SB_IO_IN
.sym 25060 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D[1]
.sym 25065 spi_if_ins.spi.r_rx_bit_count[1]
.sym 25066 spi_if_ins.spi.r_rx_bit_count[0]
.sym 25083 spi_if_ins.spi.r_rx_bit_count[0]
.sym 25087 i_sck$SB_IO_IN
.sym 25088 i_ss$SB_IO_IN
.sym 25165 spi_if_ins.spi.r_rx_byte[6]
.sym 25171 i_ss$SB_IO_IN
.sym 25172 spi_if_ins.spi.r_rx_bit_count[2]
.sym 25173 spi_if_ins.spi.r_rx_byte[0]
.sym 25174 spi_if_ins.spi.r_rx_bit_count[1]
.sym 25175 spi_if_ins.spi.r_rx_byte[5]
.sym 25177 spi_if_ins.spi.r_rx_bit_count[0]
.sym 25180 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 25203 spi_if_ins.spi.r_rx_byte[6]
.sym 25214 spi_if_ins.spi.r_rx_byte[0]
.sym 25219 spi_if_ins.spi.r_rx_bit_count[0]
.sym 25220 spi_if_ins.spi.r_rx_bit_count[2]
.sym 25222 spi_if_ins.spi.r_rx_bit_count[1]
.sym 25228 spi_if_ins.spi.r_rx_byte[5]
.sym 25231 i_ss$SB_IO_IN
.sym 25232 spi_if_ins.spi.r_rx_bit_count[1]
.sym 25233 spi_if_ins.spi.r_rx_bit_count[0]
.sym 25234 spi_if_ins.spi.r_rx_bit_count[2]
.sym 25241 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 25242 r_counter_$glb_clk
.sym 25256 spi_if_ins.w_rx_data[6]
.sym 25711 i_glob_clock$SB_IO_IN
.sym 25878 i_glob_clock$SB_IO_IN
.sym 25941 w_tx_data_io_SB_LUT4_I3_O[1]
.sym 25943 i_glob_clock$SB_IO_IN
.sym 25946 w_tx_data_io_SB_LUT4_I3_O[2]
.sym 25948 spi_if_ins.o_cs_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 25955 spi_if_ins.o_cs_SB_LUT4_I1_O[2]
.sym 25959 w_lvds_rx_24_d1_SB_LUT4_I2_O[2]
.sym 25962 i_glob_clock$SB_IO_IN
.sym 25967 io_ctrl_ins.o_data_out[5]
.sym 25970 spi_if_ins.o_cs_SB_LUT4_I1_O[2]
.sym 25972 w_tx_data_io_SB_LUT4_I3_O[2]
.sym 25973 io_ctrl_ins.o_data_out[5]
.sym 25977 i_glob_clock$SB_IO_IN
.sym 26003 w_lvds_rx_24_d1_SB_LUT4_I2_O[2]
.sym 26016 spi_if_ins.o_cs_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 26017 i_glob_clock$SB_IO_IN
.sym 26018 w_tx_data_io_SB_LUT4_I3_O[1]
.sym 26028 w_tx_data_io_SB_LUT4_I3_O[2]
.sym 26030 spi_if_ins.o_cs_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 26101 i_glob_clock$SB_IO_IN
.sym 26105 w_tx_data_io_SB_LUT4_I3_O[1]
.sym 26106 spi_if_ins.o_cs_SB_LUT4_I1_O[2]
.sym 26110 spi_if_ins.o_cs_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 26114 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 26119 io_ctrl_ins.o_data_out[4]
.sym 26146 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 26151 io_ctrl_ins.o_data_out[4]
.sym 26152 spi_if_ins.o_cs_SB_LUT4_I1_O[2]
.sym 26171 spi_if_ins.o_cs_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 26172 i_glob_clock$SB_IO_IN
.sym 26173 w_tx_data_io_SB_LUT4_I3_O[1]
.sym 26262 spi_if_ins.w_rx_data[5]
.sym 26265 spi_if_ins.state_if_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 26318 spi_if_ins.w_rx_data[5]
.sym 26326 spi_if_ins.state_if_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 26327 r_counter_$glb_clk
.sym 26965 o_rx_h_tx_l_b$SB_IO_OUT
.sym 27283 o_smi_read_req$SB_IO_OUT
.sym 27290 o_smi_read_req$SB_IO_OUT
.sym 27367 i_glob_clock$SB_IO_IN
.sym 27429 r_counter
.sym 27440 r_counter
.sym 27459 lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_R
.sym 27474 lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_R
.sym 27547 o_tr_vc1$SB_IO_OUT
.sym 27582 o_rx_h_tx_l$SB_IO_OUT
.sym 27600 o_rx_h_tx_l$SB_IO_OUT
.sym 27605 o_tr_vc1$SB_IO_OUT
.sym 27608 o_tr_vc2$SB_IO_OUT
.sym 27624 o_tr_vc2$SB_IO_OUT
.sym 27629 o_tr_vc1$SB_IO_OUT
.sym 27631 o_rx_h_tx_l_b$SB_IO_OUT
.sym 27634 o_tr_vc1_b$SB_IO_OUT
.sym 27646 o_rx_h_tx_l_b$SB_IO_OUT
.sym 27647 o_tr_vc1_b$SB_IO_OUT
.sym 27683 w_rx_09_fifo_data[5]
.sym 27684 w_rx_24_fifo_data[5]
.sym 27685 o_led1$SB_IO_OUT
.sym 27692 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 27693 w_rx_09_fifo_data[7]
.sym 27700 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 27701 w_rx_09_fifo_data[9]
.sym 27708 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 27709 w_rx_09_fifo_data[5]
.sym 27716 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 27717 w_rx_09_fifo_data[6]
.sym 27723 w_rx_09_fifo_data[6]
.sym 27724 w_rx_24_fifo_data[6]
.sym 27725 o_led1$SB_IO_OUT
.sym 27728 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 27729 w_rx_09_fifo_data[10]
.sym 27740 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 27741 w_rx_09_fifo_data[8]
.sym 27744 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 27745 w_rx_09_fifo_data[4]
.sym 27748 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 27749 w_rx_09_fifo_data[11]
.sym 27751 w_rx_09_fifo_data[15]
.sym 27752 w_rx_24_fifo_data[15]
.sym 27753 o_led1$SB_IO_OUT
.sym 27756 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 27757 w_rx_09_fifo_data[12]
.sym 27760 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 27761 w_rx_09_fifo_data[14]
.sym 27764 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 27765 w_rx_09_fifo_data[13]
.sym 27768 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 27769 w_rx_09_fifo_data[15]
.sym 27780 w_lvds_rx_24_d1_SB_LUT4_I2_O[2]
.sym 27781 w_rx_24_fifo_data[29]
.sym 27783 w_rx_09_fifo_data[31]
.sym 27784 w_rx_24_fifo_data[31]
.sym 27785 o_led1$SB_IO_OUT
.sym 27792 w_lvds_rx_24_d1_SB_LUT4_I2_O[2]
.sym 27793 w_rx_24_fifo_data[21]
.sym 27796 w_lvds_rx_24_d1_SB_LUT4_I2_O[2]
.sym 27797 w_rx_24_fifo_data[23]
.sym 27800 w_lvds_rx_24_d1_SB_LUT4_I2_O[2]
.sym 27801 w_rx_24_fifo_data[27]
.sym 27804 w_lvds_rx_24_d1_SB_LUT4_I2_O[2]
.sym 27805 w_rx_24_fifo_data[18]
.sym 27808 w_lvds_rx_24_d1_SB_LUT4_I2_O[2]
.sym 27809 w_rx_24_fifo_data[25]
.sym 27812 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 27813 w_rx_09_fifo_data[25]
.sym 27816 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 27817 w_rx_09_fifo_data[29]
.sym 27819 w_rx_09_fifo_data[20]
.sym 27820 w_rx_24_fifo_data[20]
.sym 27821 o_led1$SB_IO_OUT
.sym 27823 w_rx_09_fifo_data[27]
.sym 27824 w_rx_24_fifo_data[27]
.sym 27825 o_led1$SB_IO_OUT
.sym 27827 w_rx_09_fifo_data[25]
.sym 27828 w_rx_24_fifo_data[25]
.sym 27829 o_led1$SB_IO_OUT
.sym 27831 w_rx_09_fifo_data[21]
.sym 27832 w_rx_24_fifo_data[21]
.sym 27833 o_led1$SB_IO_OUT
.sym 27836 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 27837 w_rx_09_fifo_data[27]
.sym 27839 w_rx_09_fifo_data[23]
.sym 27840 w_rx_24_fifo_data[23]
.sym 27841 o_led1$SB_IO_OUT
.sym 27844 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 27845 w_rx_09_fifo_data[19]
.sym 27848 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 27849 w_rx_09_fifo_data[17]
.sym 27852 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 27853 w_rx_09_fifo_data[21]
.sym 27860 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 27861 w_rx_09_fifo_data[23]
.sym 27864 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 27865 w_rx_09_fifo_data[2]
.sym 27869 o_iq_tx_clk_p$SB_IO_OUT
.sym 27872 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 27873 w_rx_09_fifo_data[18]
.sym 27880 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 27881 w_rx_09_fifo_data[0]
.sym 27884 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 27885 w_rx_09_fifo_data[1]
.sym 27891 w_rx_09_fifo_data[16]
.sym 27892 w_rx_24_fifo_data[16]
.sym 27893 o_led1$SB_IO_OUT
.sym 27896 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 27897 w_rx_09_fifo_data[3]
.sym 27900 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 27901 w_rx_09_fifo_data[16]
.sym 27907 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 27912 rx_fifo.wr_addr[2]
.sym 27916 rx_fifo.wr_addr[3]
.sym 27917 rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[2]
.sym 27920 rx_fifo.wr_addr[4]
.sym 27921 rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[3]
.sym 27924 rx_fifo.wr_addr[5]
.sym 27925 rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[4]
.sym 27928 rx_fifo.wr_addr[6]
.sym 27929 rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[5]
.sym 27932 rx_fifo.wr_addr[7]
.sym 27933 rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[6]
.sym 27936 rx_fifo.wr_addr[8]
.sym 27937 rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[7]
.sym 27940 rx_fifo.wr_addr[9]
.sym 27941 rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[8]
.sym 27944 rx_fifo.rd_addr_gray_wr_r[5]
.sym 27945 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 27946 rx_fifo.rd_addr_gray_wr[7]
.sym 27951 rx_fifo.rd_addr_gray_wr_r[7]
.sym 27952 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 27953 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[7]
.sym 27955 w_rx_09_fifo_data[1]
.sym 27956 w_rx_24_fifo_data[1]
.sym 27957 o_led1$SB_IO_OUT
.sym 27958 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 27959 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 27960 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 27961 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 27962 rx_fifo.rd_addr_gray_wr[6]
.sym 27966 rx_fifo.rd_addr_gray_wr[3]
.sym 27971 rx_fifo.wr_addr[0]
.sym 27976 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 27977 rx_fifo.wr_addr[0]
.sym 27980 rx_fifo.wr_addr[2]
.sym 27981 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[2]
.sym 27984 rx_fifo.wr_addr[3]
.sym 27985 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[3]
.sym 27988 rx_fifo.wr_addr[4]
.sym 27989 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[4]
.sym 27992 rx_fifo.wr_addr[5]
.sym 27993 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[5]
.sym 27996 rx_fifo.wr_addr[6]
.sym 27997 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[6]
.sym 28000 rx_fifo.wr_addr[7]
.sym 28001 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[7]
.sym 28004 rx_fifo.wr_addr[8]
.sym 28005 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[8]
.sym 28008 rx_fifo.wr_addr[9]
.sym 28009 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[9]
.sym 28010 w_lvds_rx_09_d1_SB_LUT4_I1_O[1]
.sym 28011 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 28012 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 28013 w_lvds_rx_09_d1
.sym 28016 rx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 28017 rx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 28019 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 28020 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 28021 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 28022 w_lvds_rx_09_d0
.sym 28026 rx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]
.sym 28027 rx_fifo.rd_addr_gray_wr_r[7]
.sym 28028 rx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 28029 rx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 28031 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 28032 w_rx_fifo_push
.sym 28033 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 28034 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 28035 rx_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[1]
.sym 28036 rx_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[2]
.sym 28037 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[1]
.sym 28040 w_lvds_rx_09_d1_SB_LUT4_I1_O[2]
.sym 28041 i_rst_b$SB_IO_IN
.sym 28042 rx_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[2]
.sym 28046 rx_fifo.full_o_SB_LUT4_I3_O[1]
.sym 28050 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 28051 w_lvds_rx_09_d1
.sym 28052 w_lvds_rx_09_d0
.sym 28053 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 28054 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[9]
.sym 28060 rx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 28061 rx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 28064 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[9]
.sym 28065 rx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 28066 rx_fifo.wr_addr[9]
.sym 28080 w_lvds_rx_09_d0
.sym 28081 w_lvds_rx_09_d1
.sym 28082 rx_fifo.wr_addr_gray[7]
.sym 28086 rx_fifo.wr_addr_gray[8]
.sym 28094 rx_fifo.wr_addr_gray[4]
.sym 28102 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 28103 w_lvds_rx_24_d0
.sym 28104 w_lvds_rx_24_d1
.sym 28105 w_lvds_rx_24_d1_SB_LUT4_I2_O[2]
.sym 28109 w_lvds_rx_24_d1
.sym 28111 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 28112 w_lvds_rx_24_d1_SB_LUT4_I2_O[2]
.sym 28113 w_lvds_rx_24_d1_SB_LUT4_I2_O[0]
.sym 28121 w_lvds_rx_24_d0
.sym 28128 w_lvds_rx_24_d1
.sym 28129 w_lvds_rx_24_d0
.sym 28159 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 28160 w_lvds_rx_24_d1_SB_LUT4_I2_O[0]
.sym 28161 w_lvds_rx_24_d1_SB_LUT4_I2_O[2]
.sym 28195 w_rx_09_fifo_data[9]
.sym 28196 w_rx_24_fifo_data[9]
.sym 28197 o_led1$SB_IO_OUT
.sym 28219 w_rx_09_fifo_data[7]
.sym 28220 w_rx_24_fifo_data[7]
.sym 28221 o_led1$SB_IO_OUT
.sym 28223 w_rx_09_fifo_data[8]
.sym 28224 w_rx_24_fifo_data[8]
.sym 28225 o_led1$SB_IO_OUT
.sym 28227 w_rx_09_fifo_data[14]
.sym 28228 w_rx_24_fifo_data[14]
.sym 28229 o_led1$SB_IO_OUT
.sym 28235 w_rx_09_fifo_data[10]
.sym 28236 w_rx_24_fifo_data[10]
.sym 28237 o_led1$SB_IO_OUT
.sym 28240 w_lvds_rx_24_d1_SB_LUT4_I2_O[2]
.sym 28241 w_rx_24_fifo_data[10]
.sym 28243 w_rx_09_fifo_data[11]
.sym 28244 w_rx_24_fifo_data[11]
.sym 28245 o_led1$SB_IO_OUT
.sym 28248 w_lvds_rx_24_d1_SB_LUT4_I2_O[2]
.sym 28249 w_rx_24_fifo_data[11]
.sym 28255 w_rx_09_fifo_data[13]
.sym 28256 w_rx_24_fifo_data[13]
.sym 28257 o_led1$SB_IO_OUT
.sym 28260 w_lvds_rx_24_d1_SB_LUT4_I2_O[2]
.sym 28261 w_rx_24_fifo_data[4]
.sym 28264 w_lvds_rx_24_d1_SB_LUT4_I2_O[2]
.sym 28265 w_rx_24_fifo_data[7]
.sym 28268 w_lvds_rx_24_d1_SB_LUT4_I2_O[2]
.sym 28269 w_rx_24_fifo_data[3]
.sym 28272 w_lvds_rx_24_d1_SB_LUT4_I2_O[2]
.sym 28273 w_rx_24_fifo_data[15]
.sym 28276 w_lvds_rx_24_d1_SB_LUT4_I2_O[2]
.sym 28277 w_rx_24_fifo_data[6]
.sym 28280 w_lvds_rx_24_d1_SB_LUT4_I2_O[2]
.sym 28281 w_rx_24_fifo_data[12]
.sym 28284 w_lvds_rx_24_d1_SB_LUT4_I2_O[2]
.sym 28285 w_rx_24_fifo_data[9]
.sym 28288 w_lvds_rx_24_d1_SB_LUT4_I2_O[2]
.sym 28289 w_rx_24_fifo_data[8]
.sym 28290 tx_fifo.wr_addr_gray_rd[7]
.sym 28294 tx_fifo.wr_addr_gray_rd[1]
.sym 28299 w_rx_09_fifo_data[17]
.sym 28300 w_rx_24_fifo_data[17]
.sym 28301 o_led1$SB_IO_OUT
.sym 28310 tx_fifo.wr_addr_gray_rd[2]
.sym 28315 w_rx_09_fifo_data[4]
.sym 28316 w_rx_24_fifo_data[4]
.sym 28317 o_led1$SB_IO_OUT
.sym 28319 w_rx_09_fifo_data[12]
.sym 28320 w_rx_24_fifo_data[12]
.sym 28321 o_led1$SB_IO_OUT
.sym 28324 w_lvds_rx_24_d1_SB_LUT4_I2_O[2]
.sym 28325 w_rx_24_fifo_data[2]
.sym 28328 w_lvds_rx_24_d1_SB_LUT4_I2_O[2]
.sym 28329 w_rx_24_fifo_data[20]
.sym 28332 w_lvds_rx_24_d1_SB_LUT4_I2_O[2]
.sym 28333 w_rx_24_fifo_data[19]
.sym 28336 w_lvds_rx_24_d1_SB_LUT4_I2_O[2]
.sym 28337 w_rx_24_fifo_data[22]
.sym 28340 w_lvds_rx_24_d1_SB_LUT4_I2_O[2]
.sym 28341 w_rx_24_fifo_data[17]
.sym 28344 w_lvds_rx_24_d1_SB_LUT4_I2_O[2]
.sym 28345 w_rx_24_fifo_data[24]
.sym 28348 w_lvds_rx_24_d1_SB_LUT4_I2_O[2]
.sym 28349 w_rx_24_fifo_data[26]
.sym 28351 w_rx_09_fifo_data[22]
.sym 28352 w_rx_24_fifo_data[22]
.sym 28353 o_led1$SB_IO_OUT
.sym 28356 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 28357 w_rx_09_fifo_data[20]
.sym 28360 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 28361 w_rx_09_fifo_data[24]
.sym 28363 w_rx_09_fifo_data[28]
.sym 28364 w_rx_24_fifo_data[28]
.sym 28365 o_led1$SB_IO_OUT
.sym 28367 w_rx_09_fifo_data[26]
.sym 28368 w_rx_24_fifo_data[26]
.sym 28369 o_led1$SB_IO_OUT
.sym 28372 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 28373 w_rx_09_fifo_data[22]
.sym 28376 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 28377 w_rx_09_fifo_data[28]
.sym 28379 w_rx_09_fifo_data[19]
.sym 28380 w_rx_24_fifo_data[19]
.sym 28381 o_led1$SB_IO_OUT
.sym 28384 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 28385 w_rx_09_fifo_data[26]
.sym 28391 w_rx_09_fifo_data[2]
.sym 28392 w_rx_24_fifo_data[2]
.sym 28393 o_led1$SB_IO_OUT
.sym 28396 w_lvds_rx_24_d1_SB_LUT4_I2_O[2]
.sym 28397 w_rx_24_fifo_data[14]
.sym 28400 w_lvds_rx_24_d1_SB_LUT4_I2_O[2]
.sym 28401 w_rx_24_fifo_data[16]
.sym 28404 w_lvds_rx_24_d1_SB_LUT4_I2_O[2]
.sym 28405 w_rx_24_fifo_data[0]
.sym 28407 w_rx_09_fifo_data[3]
.sym 28408 w_rx_24_fifo_data[3]
.sym 28409 o_led1$SB_IO_OUT
.sym 28412 w_lvds_rx_24_d1_SB_LUT4_I2_O[2]
.sym 28413 w_rx_24_fifo_data[1]
.sym 28415 w_rx_09_fifo_data[18]
.sym 28416 w_rx_24_fifo_data[18]
.sym 28417 o_led1$SB_IO_OUT
.sym 28418 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 28434 rx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 28438 rx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 28443 w_rx_09_fifo_data[0]
.sym 28444 w_rx_24_fifo_data[0]
.sym 28445 o_led1$SB_IO_OUT
.sym 28450 rx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 28454 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 28458 rx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 28462 rx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 28468 rx_fifo.rd_addr_gray_wr_r[2]
.sym 28469 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 28470 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 28477 rx_fifo.wr_addr[0]
.sym 28480 rx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 28481 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 28484 rx_fifo.wr_addr[2]
.sym 28485 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 28486 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 28487 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 28488 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 28489 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 28492 rx_fifo.rd_addr_gray_wr_r[5]
.sym 28493 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 28494 rx_fifo.full_o_SB_LUT4_I3_O[2]
.sym 28495 rx_fifo.rd_addr_gray_wr_r[9]
.sym 28496 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[8]
.sym 28497 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[7]
.sym 28498 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 28499 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 28500 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 28501 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 28502 rx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_2_I0[0]
.sym 28503 rx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 28504 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
.sym 28505 rx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 28506 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[0]
.sym 28507 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[1]
.sym 28508 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[2]
.sym 28509 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 28510 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 28511 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[1]
.sym 28512 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
.sym 28513 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[2]
.sym 28514 rx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O[0]
.sym 28515 rx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O[1]
.sym 28516 rx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O[2]
.sym 28517 rx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O[3]
.sym 28520 rx_fifo.rd_addr_gray_wr_r[2]
.sym 28521 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 28522 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[1]
.sym 28523 rx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 28524 rx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 28525 rx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 28528 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 28529 rx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 28532 w_lvds_rx_24_d1_SB_LUT4_I2_O[2]
.sym 28533 w_rx_24_fifo_data[28]
.sym 28536 rx_fifo.wr_addr[0]
.sym 28537 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 28538 rx_fifo.wr_addr_gray_SB_DFFESR_Q_9_D[0]
.sym 28539 rx_fifo.rd_addr_gray_wr_r[0]
.sym 28540 rx_fifo.wr_addr_gray_SB_DFFESR_Q_9_D[2]
.sym 28541 rx_fifo.wr_addr_gray_SB_DFFESR_Q_9_D[3]
.sym 28544 rx_fifo.wr_addr[0]
.sym 28545 rx_fifo.rd_addr_gray_wr_r[0]
.sym 28547 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[9]
.sym 28548 rx_fifo.rd_addr_gray_wr_r[9]
.sym 28549 w_rx_fifo_full
.sym 28550 w_rx_fifo_push
.sym 28551 rx_fifo.full_o_SB_LUT4_I3_O[1]
.sym 28552 rx_fifo.full_o_SB_LUT4_I3_O[2]
.sym 28553 rx_fifo.full_o_SB_LUT4_I3_O[3]
.sym 28555 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 28556 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 28557 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 28560 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 28561 rx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 28564 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 28565 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 28570 rx_fifo.rd_addr_gray_wr[2]
.sym 28574 rx_fifo.rd_addr_gray_wr[4]
.sym 28589 lvds_rx_09_inst.r_state_if_SB_DFFER_Q_E
.sym 28591 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 28592 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 28593 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 28595 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 28596 w_lvds_rx_09_d1_SB_LUT4_I1_O[1]
.sym 28597 w_lvds_rx_09_d1_SB_LUT4_I1_O[2]
.sym 28604 w_rx_fifo_push
.sym 28605 i_rst_b$SB_IO_IN
.sym 28607 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 28608 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 28609 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 28618 w_lvds_rx_24_d1_SB_LUT4_I2_O[1]
.sym 28619 w_lvds_rx_24_d1_SB_LUT4_I2_O[2]
.sym 28620 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 28621 w_lvds_rx_24_d1
.sym 28625 w_lvds_rx_24_d0
.sym 28643 w_lvds_rx_24_d1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_Q[0]
.sym 28644 w_lvds_rx_24_d1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_Q[1]
.sym 28645 w_lvds_rx_24_d1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q[0]
.sym 28650 w_lvds_rx_24_d1_SB_LUT4_I2_O[0]
.sym 28651 w_lvds_rx_24_d1_SB_LUT4_I2_O[1]
.sym 28652 w_lvds_rx_24_d1_SB_LUT4_I2_O[2]
.sym 28653 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 28654 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 28655 w_lvds_rx_24_d1_SB_LUT4_I2_O[1]
.sym 28656 w_lvds_rx_24_d1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q[2]
.sym 28657 w_lvds_rx_24_d1_SB_LUT4_I2_O[2]
.sym 28659 w_lvds_rx_24_d1_SB_LUT4_I2_O[2]
.sym 28660 w_lvds_rx_24_d1_SB_LUT4_I2_O[1]
.sym 28661 w_lvds_rx_24_d0_SB_LUT4_I1_O[0]
.sym 28662 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 28663 w_lvds_rx_24_d1_SB_LUT4_I2_O[1]
.sym 28664 w_lvds_rx_24_d1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q[0]
.sym 28665 w_lvds_rx_24_d1_SB_LUT4_I2_O[2]
.sym 28666 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 28667 w_lvds_rx_24_d1_SB_LUT4_I2_O[1]
.sym 28668 w_lvds_rx_24_d1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q[1]
.sym 28669 w_lvds_rx_24_d1_SB_LUT4_I2_O[2]
.sym 28675 w_lvds_rx_24_d1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q_SB_LUT4_O_I3[1]
.sym 28679 lvds_rx_24_inst.r_phase_count[1]
.sym 28680 $PACKER_VCC_NET
.sym 28681 w_lvds_rx_24_d1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q_SB_LUT4_O_I3[1]
.sym 28682 w_lvds_rx_24_d1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_Q[1]
.sym 28684 $PACKER_VCC_NET
.sym 28685 w_lvds_rx_24_d1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q_SB_LUT4_O_I3[2]
.sym 28689 w_lvds_rx_24_d1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_Q[0]
.sym 28693 w_lvds_rx_24_d1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q[0]
.sym 28706 tx_fifo.wr_addr_gray[3]
.sym 28710 tx_fifo.wr_addr_gray[7]
.sym 28718 tx_fifo.wr_addr_gray[6]
.sym 28726 tx_fifo.wr_addr_gray[1]
.sym 28730 tx_fifo.wr_addr_gray[2]
.sym 28744 tx_fifo.full_o_SB_LUT4_I3_O[1]
.sym 28745 tx_fifo.full_o_SB_LUT4_I3_O[2]
.sym 28750 tx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[0]
.sym 28758 tx_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 28762 tx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[0]
.sym 28766 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 28770 tx_fifo.wr_addr_gray_rd[5]
.sym 28778 tx_fifo.wr_addr_gray_rd[6]
.sym 28782 tx_fifo.wr_addr_gray_rd[3]
.sym 28787 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_3_D[0]
.sym 28788 tx_fifo.rd_addr[6]
.sym 28789 tx_fifo.rd_addr[7]
.sym 28794 tx_fifo.wr_addr_gray_rd[4]
.sym 28808 w_lvds_rx_24_d1_SB_LUT4_I2_O[2]
.sym 28809 w_rx_24_fifo_data[13]
.sym 28812 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 28813 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 28816 w_lvds_rx_24_d1_SB_LUT4_I2_O[2]
.sym 28817 w_rx_24_fifo_data[5]
.sym 28822 tx_fifo.empty_o_SB_DFFNSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[0]
.sym 28823 tx_fifo.empty_o_SB_DFFNSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[1]
.sym 28824 tx_fifo.empty_o_SB_DFFNSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[2]
.sym 28825 tx_fifo.empty_o_SB_DFFNSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[3]
.sym 28827 w_rx_09_fifo_data[24]
.sym 28828 w_rx_24_fifo_data[24]
.sym 28829 o_led1$SB_IO_OUT
.sym 28858 tx_fifo.wr_addr_gray_rd[0]
.sym 28863 w_rx_09_fifo_data[29]
.sym 28864 w_rx_24_fifo_data[29]
.sym 28865 o_led1$SB_IO_OUT
.sym 28866 w_rx_fifo_pulled_data[18]
.sym 28870 w_rx_fifo_pulled_data[15]
.sym 28874 w_rx_fifo_pulled_data[6]
.sym 28879 w_rx_09_fifo_data[30]
.sym 28880 w_rx_24_fifo_data[30]
.sym 28881 o_led1$SB_IO_OUT
.sym 28882 w_rx_fifo_pulled_data[10]
.sym 28886 w_rx_fifo_pulled_data[4]
.sym 28890 w_rx_fifo_pulled_data[13]
.sym 28894 w_rx_fifo_pulled_data[8]
.sym 28914 w_rx_fifo_pulled_data[19]
.sym 28930 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 28934 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 28938 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 28946 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 28950 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 28954 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 28964 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 28965 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 28969 rx_fifo.rd_addr[0]
.sym 28972 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 28973 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 28977 rx_fifo.empty_o_SB_LUT4_I3_I1_SB_LUT4_O_I2[1]
.sym 28982 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[8]
.sym 28986 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 28992 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 28993 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 28994 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[3]
.sym 29000 rx_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 29001 rx_fifo.rd_addr[3]
.sym 29004 rx_fifo.rd_addr[0]
.sym 29005 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[2]
.sym 29006 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[9]
.sym 29014 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 29015 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 29016 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 29017 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 29018 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 29019 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 29020 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 29021 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 29026 rx_fifo.rd_addr_gray[5]
.sym 29030 rx_fifo.rd_addr_gray[1]
.sym 29034 rx_fifo.rd_addr_gray[4]
.sym 29038 rx_fifo.rd_addr_gray[3]
.sym 29042 rx_fifo.rd_addr_gray[0]
.sym 29046 rx_fifo.rd_addr_gray[6]
.sym 29050 rx_fifo.rd_addr_gray[2]
.sym 29054 rx_fifo.rd_addr[9]
.sym 29060 rx_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 29061 rx_fifo.rd_addr[6]
.sym 29067 rx_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[3]
.sym 29068 rx_fifo.rd_addr[6]
.sym 29069 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 29070 rx_fifo.rd_addr_gray_wr[0]
.sym 29074 rx_fifo.rd_addr_gray_wr[5]
.sym 29078 rx_fifo.rd_addr_gray[7]
.sym 29082 rx_fifo.rd_addr_gray_wr[9]
.sym 29086 rx_fifo.rd_addr_gray[8]
.sym 29090 rx_fifo.wr_addr_gray[6]
.sym 29102 rx_fifo.wr_addr_gray_rd[7]
.sym 29106 rx_fifo.wr_addr_gray[3]
.sym 29110 rx_fifo.wr_addr_gray_rd[5]
.sym 29118 rx_fifo.wr_addr_gray_rd[6]
.sym 29128 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 29129 rx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 29130 rx_fifo.wr_addr_gray_SB_DFFESR_Q_9_D[0]
.sym 29136 rx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 29137 rx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 29138 rx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 29142 rx_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[1]
.sym 29154 rx_fifo.rd_addr_gray_wr[1]
.sym 29170 rx_fifo.rd_addr_gray_wr[8]
.sym 29221 w_smi_data_output[6]
.sym 29223 tx_fifo.empty_o_SB_DFFNSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[1]
.sym 29224 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 29225 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 29230 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 29247 smi_ctrl_ins.tx_reg_state[0]
.sym 29248 smi_ctrl_ins.tx_reg_state[3]
.sym 29249 i_rst_b$SB_IO_IN
.sym 29250 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 29254 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 29258 tx_fifo.empty_o_SB_DFFNSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 29262 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 29266 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_9_D[1]
.sym 29273 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 29274 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 29278 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 29282 tx_fifo.rd_addr_gray[7]
.sym 29286 tx_fifo.rd_addr_gray_wr[6]
.sym 29290 tx_fifo.rd_addr_gray[2]
.sym 29294 tx_fifo.rd_addr_gray[4]
.sym 29298 tx_fifo.rd_addr_gray[3]
.sym 29302 tx_fifo.rd_addr_gray[6]
.sym 29306 tx_fifo.rd_addr_gray[5]
.sym 29310 tx_fifo.rd_addr_gray[0]
.sym 29316 tx_fifo.empty_o_SB_DFFNSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 29317 tx_fifo.rd_addr[7]
.sym 29319 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_5_D_SB_LUT4_I2_O[2]
.sym 29320 tx_fifo.rd_addr[5]
.sym 29321 tx_fifo.rd_addr[6]
.sym 29322 w_rx_fifo_pulled_data[5]
.sym 29333 i_rst_b$SB_IO_IN
.sym 29338 w_rx_fifo_pulled_data[9]
.sym 29342 w_rx_fifo_pulled_data[1]
.sym 29358 tx_fifo.empty_o_SB_LUT4_I3_O[0]
.sym 29359 tx_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 29360 tx_fifo.empty_o_SB_DFFNSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 29361 tx_fifo.empty_o_SB_LUT4_I3_O[3]
.sym 29365 i_rst_b$SB_IO_IN
.sym 29369 i_rst_b$SB_IO_IN
.sym 29372 smi_ctrl_ins.int_cnt_rx[4]
.sym 29373 smi_ctrl_ins.int_cnt_rx[3]
.sym 29376 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 29377 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 29378 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_4_I3[0]
.sym 29379 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_4_I3[1]
.sym 29380 smi_ctrl_ins.int_cnt_rx[4]
.sym 29381 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_4_I3[3]
.sym 29382 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_7_I3[0]
.sym 29383 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_7_I3[1]
.sym 29384 smi_ctrl_ins.int_cnt_rx[4]
.sym 29385 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_7_I3[3]
.sym 29386 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_5_I3[0]
.sym 29387 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_5_I3[1]
.sym 29388 smi_ctrl_ins.int_cnt_rx[4]
.sym 29389 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_5_I3[3]
.sym 29390 smi_ctrl_ins.r_fifo_pulled_data[19]
.sym 29391 smi_ctrl_ins.r_fifo_pulled_data[27]
.sym 29392 smi_ctrl_ins.int_cnt_rx[4]
.sym 29393 smi_ctrl_ins.int_cnt_rx[3]
.sym 29394 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_1_I3[0]
.sym 29395 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_1_I3[1]
.sym 29396 smi_ctrl_ins.int_cnt_rx[4]
.sym 29397 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_1_I3[3]
.sym 29402 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_6_I3[0]
.sym 29403 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_6_I3[1]
.sym 29404 smi_ctrl_ins.int_cnt_rx[4]
.sym 29405 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_6_I3[3]
.sym 29410 w_rx_fifo_pulled_data[3]
.sym 29414 w_rx_fifo_pulled_data[26]
.sym 29418 w_rx_fifo_pulled_data[0]
.sym 29422 smi_ctrl_ins.r_fifo_pulled_data[18]
.sym 29423 smi_ctrl_ins.r_fifo_pulled_data[26]
.sym 29424 smi_ctrl_ins.int_cnt_rx[4]
.sym 29425 smi_ctrl_ins.int_cnt_rx[3]
.sym 29426 w_rx_fifo_pulled_data[25]
.sym 29430 w_rx_fifo_pulled_data[17]
.sym 29434 w_rx_fifo_pulled_data[2]
.sym 29438 w_rx_fifo_pulled_data[16]
.sym 29443 rx_fifo.rd_addr[0]
.sym 29448 rx_fifo.empty_o_SB_LUT4_I3_I1_SB_LUT4_O_I2[1]
.sym 29449 rx_fifo.rd_addr[0]
.sym 29452 rx_fifo.empty_o_SB_LUT4_I3_I1_SB_LUT4_O_I2[3]
.sym 29453 rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[2]
.sym 29456 rx_fifo.rd_addr[3]
.sym 29457 rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[3]
.sym 29460 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 29461 rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[4]
.sym 29464 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 29465 rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[5]
.sym 29468 rx_fifo.rd_addr[6]
.sym 29469 rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[6]
.sym 29472 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 29473 rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[7]
.sym 29476 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 29477 rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[8]
.sym 29480 rx_fifo.rd_addr[9]
.sym 29481 rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[9]
.sym 29488 rx_fifo.rd_addr[0]
.sym 29489 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 29493 r_counter
.sym 29498 w_ioc[1]
.sym 29499 w_ioc[4]
.sym 29500 w_ioc[3]
.sym 29501 i_button_SB_LUT4_I1_I0_SB_LUT4_O_I3[0]
.sym 29504 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 29505 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[8]
.sym 29506 rx_fifo.empty_o_SB_LUT4_I3_I1_SB_LUT4_O_I2[0]
.sym 29507 rx_fifo.empty_o_SB_LUT4_I3_I1_SB_LUT4_O_I2[1]
.sym 29508 rx_fifo.empty_o_SB_LUT4_I3_I1_SB_LUT4_O_I2[2]
.sym 29509 rx_fifo.empty_o_SB_LUT4_I3_I1_SB_LUT4_O_I2[3]
.sym 29510 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 29511 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 29512 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 29513 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 29518 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[0]
.sym 29519 rx_fifo.empty_o_SB_LUT4_I3_I1_SB_LUT4_O_I2[0]
.sym 29520 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[2]
.sym 29521 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[3]
.sym 29527 rx_fifo.empty_o_SB_LUT4_I3_I1[0]
.sym 29528 rx_fifo.empty_o_SB_LUT4_I3_I1[1]
.sym 29529 w_rx_fifo_empty
.sym 29534 rx_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[0]
.sym 29535 rx_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 29536 rx_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 29537 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 29538 w_rx_data[1]
.sym 29542 w_rx_data[0]
.sym 29550 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 29551 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 29552 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 29553 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 29554 w_rx_data[3]
.sym 29558 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 29559 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 29560 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 29561 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 29562 w_rx_data[2]
.sym 29566 rx_fifo.wr_addr_gray_rd_r[8]
.sym 29567 rx_fifo.rd_addr[9]
.sym 29568 rx_fifo.wr_addr_gray_rd_r[9]
.sym 29569 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 29572 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[9]
.sym 29573 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[8]
.sym 29576 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 29577 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 29578 rx_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[0]
.sym 29582 rx_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 29586 rx_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 29592 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 29593 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 29594 rx_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 29598 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[0]
.sym 29602 rx_fifo.wr_addr_gray[2]
.sym 29606 rx_fifo.wr_addr_gray_rd[0]
.sym 29610 rx_fifo.wr_addr_gray_rd[9]
.sym 29614 rx_fifo.wr_addr_gray_rd[3]
.sym 29618 rx_fifo.wr_addr_gray_rd[2]
.sym 29622 rx_fifo.wr_addr_gray_rd[4]
.sym 29630 rx_fifo.wr_addr_gray_rd[1]
.sym 29634 rx_fifo.wr_addr_gray[1]
.sym 29647 w_rx_24_fifo_push
.sym 29648 w_rx_09_fifo_push
.sym 29649 o_led1$SB_IO_OUT
.sym 29658 rx_fifo.wr_addr_gray[0]
.sym 29670 w_rx_fifo_full
.sym 29671 w_lvds_rx_24_d1_SB_LUT4_I2_O[2]
.sym 29672 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 29673 w_lvds_rx_24_d1_SB_LUT4_I2_O[1]
.sym 29680 w_lvds_rx_24_d1_SB_LUT4_I2_O[2]
.sym 29681 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 29732 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[3]
.sym 29733 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[4]
.sym 29736 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I3_I2[0]
.sym 29737 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O[0]
.sym 29739 w_smi_data_input[7]
.sym 29740 i_rst_b$SB_IO_IN
.sym 29741 smi_ctrl_ins.tx_reg_state[1]
.sym 29742 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 29743 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I2[6]
.sym 29744 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 29745 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I2[7]
.sym 29751 w_smi_data_input[7]
.sym 29752 smi_ctrl_ins.tx_reg_state[0]
.sym 29753 smi_ctrl_ins.tx_reg_state_SB_DFFN_Q_3_D_SB_LUT4_O_I3[2]
.sym 29754 tx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[0]
.sym 29755 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 29756 tx_fifo.rd_addr_gray_wr_r[6]
.sym 29757 tx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[0]
.sym 29759 w_smi_data_input[7]
.sym 29760 i_rst_b$SB_IO_IN
.sym 29761 smi_ctrl_ins.tx_reg_state[2]
.sym 29763 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 29768 tx_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 29769 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 29772 tx_fifo.empty_o_SB_DFFNSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 29773 tx_fifo.rd_addr_gray_SB_LUT4_I2_I3[2]
.sym 29776 tx_fifo.empty_o_SB_DFFNSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[2]
.sym 29777 tx_fifo.rd_addr_gray_SB_LUT4_I2_I3[3]
.sym 29780 tx_fifo.empty_o_SB_DFFNSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[3]
.sym 29781 tx_fifo.rd_addr_gray_SB_LUT4_I2_I3[4]
.sym 29784 tx_fifo.rd_addr[5]
.sym 29785 tx_fifo.rd_addr_gray_SB_LUT4_I2_I3[5]
.sym 29788 tx_fifo.rd_addr[6]
.sym 29789 tx_fifo.rd_addr_gray_SB_LUT4_I2_I3[6]
.sym 29792 tx_fifo.rd_addr[7]
.sym 29793 tx_fifo.rd_addr_gray_SB_LUT4_I2_I3[7]
.sym 29796 tx_fifo.rd_addr[8]
.sym 29797 tx_fifo.rd_addr_gray_SB_LUT4_I2_I3[8]
.sym 29800 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 29801 tx_fifo.rd_addr_gray_SB_LUT4_I2_I3[9]
.sym 29802 w_rx_fifo_pulled_data[12]
.sym 29806 w_rx_fifo_pulled_data[7]
.sym 29812 smi_ctrl_ins.tx_reg_state[1]
.sym 29813 smi_ctrl_ins.tx_reg_state[2]
.sym 29816 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 29817 tx_fifo.empty_o_SB_DFFNSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 29818 w_rx_fifo_pulled_data[14]
.sym 29822 w_rx_fifo_pulled_data[11]
.sym 29828 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_5_D[0]
.sym 29829 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_5_D[1]
.sym 29832 tx_fifo.empty_o_SB_DFFNSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 29833 tx_fifo.empty_o_SB_DFFNSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 29836 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 29837 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 29838 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_5_D[0]
.sym 29842 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_5_D_SB_LUT4_I2_O[1]
.sym 29846 tx_fifo.empty_o_SB_DFFNSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]
.sym 29847 tx_fifo.empty_o_SB_DFFNSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 29848 tx_fifo.empty_o_SB_DFFNSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 29849 tx_fifo.empty_o_SB_DFFNSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[2]
.sym 29852 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 29853 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 29854 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_3_D[1]
.sym 29861 w_tx_fifo_empty
.sym 29862 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 29863 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 29864 w_tx_fifo_pull
.sym 29865 w_tx_fifo_empty
.sym 29869 smi_ctrl_ins.r_fifo_pulled_data_SB_DFFNESR_Q_E
.sym 29872 tx_fifo.rd_addr[8]
.sym 29873 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 29878 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 29879 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 29880 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 29881 lvds_tx_inst.r_pulled_SB_LUT4_I3_O[2]
.sym 29886 smi_ctrl_ins.r_fifo_pulled_data[22]
.sym 29887 smi_ctrl_ins.r_fifo_pulled_data[30]
.sym 29888 smi_ctrl_ins.int_cnt_rx[4]
.sym 29889 smi_ctrl_ins.int_cnt_rx[3]
.sym 29890 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[9]
.sym 29902 smi_ctrl_ins.r_fifo_pulled_data[17]
.sym 29903 smi_ctrl_ins.r_fifo_pulled_data[25]
.sym 29904 smi_ctrl_ins.int_cnt_rx[4]
.sym 29905 smi_ctrl_ins.int_cnt_rx[3]
.sym 29906 smi_ctrl_ins.r_fifo_pulled_data[16]
.sym 29907 smi_ctrl_ins.r_fifo_pulled_data[24]
.sym 29908 smi_ctrl_ins.int_cnt_rx[4]
.sym 29909 smi_ctrl_ins.int_cnt_rx[3]
.sym 29914 tx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[3]
.sym 29930 tx_fifo.wr_addr[9]
.sym 29934 tx_fifo.wr_addr_gray_rd[8]
.sym 29946 tx_fifo.wr_addr_gray_rd[9]
.sym 29950 tx_fifo.wr_addr_gray[8]
.sym 29954 w_tx_fifo_full
.sym 29967 smi_ctrl_ins.r_fifo_pull_1
.sym 29968 w_rx_fifo_empty
.sym 29969 smi_ctrl_ins.r_fifo_pull
.sym 29970 w_cs[1]
.sym 29971 w_cs[2]
.sym 29972 w_cs[3]
.sym 29973 w_cs[0]
.sym 29978 smi_ctrl_ins.o_channel
.sym 29982 w_rx_fifo_empty
.sym 29987 i_button_SB_LUT4_I1_I0_SB_LUT4_O_I3[0]
.sym 29988 w_ioc[1]
.sym 29989 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 29990 w_rx_data[0]
.sym 30006 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 30007 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 30008 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 30009 w_rx_fifo_pull
.sym 30011 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 30012 rx_fifo.empty_o_SB_LUT4_I3_I1_SB_LUT4_O_I2[3]
.sym 30013 rx_fifo.rd_addr[3]
.sym 30016 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 30017 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 30018 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 30019 i_rst_b$SB_IO_IN
.sym 30020 w_cs[2]
.sym 30021 w_fetch
.sym 30026 rx_fifo.wr_addr_gray_rd_r[8]
.sym 30027 rx_fifo.wr_addr_gray_rd_r[9]
.sym 30028 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[9]
.sym 30029 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[8]
.sym 30030 r_tx_data[6]
.sym 30034 rx_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 30035 rx_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 30036 rx_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 30037 rx_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[3]
.sym 30042 r_tx_data[1]
.sym 30046 r_tx_data[7]
.sym 30050 rx_fifo.wr_addr_gray[5]
.sym 30058 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 30059 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 30060 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 30061 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 30062 rx_fifo.wr_addr_gray_rd[8]
.sym 30070 w_fetch
.sym 30071 w_cs[0]
.sym 30072 w_load
.sym 30073 sys_ctrl_ins.o_data_out_SB_DFFER_Q_D_SB_LUT4_O_I2[3]
.sym 30074 i_button_SB_LUT4_I1_I0_SB_LUT4_O_I3[0]
.sym 30075 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 30076 w_ioc[2]
.sym 30077 w_ioc[1]
.sym 30093 rx_fifo.rd_en_i_SB_LUT4_I2_O
.sym 30094 w_fetch
.sym 30095 w_cs[1]
.sym 30096 w_load
.sym 30097 i_button_SB_LUT4_I1_I0[0]
.sym 30101 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 30102 w_rx_data[1]
.sym 30110 w_rx_data[0]
.sym 30118 io_ctrl_ins.led1_state
.sym 30119 io_ctrl_ins.pmod_dir_state[1]
.sym 30120 i_button_SB_LUT4_I1_I0_SB_LUT4_O_I3[0]
.sym 30121 i_button_SB_LUT4_I1_I0_SB_LUT4_O_I3[1]
.sym 30122 w_rx_data[0]
.sym 30138 io_ctrl_ins.led0_state
.sym 30139 io_ctrl_ins.pmod_dir_state[0]
.sym 30140 i_button_SB_LUT4_I1_I0_SB_LUT4_O_I3[0]
.sym 30141 i_button_SB_LUT4_I1_I0_SB_LUT4_O_I3[1]
.sym 30144 w_ioc[2]
.sym 30145 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I0_I3[1]
.sym 30146 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_S[0]
.sym 30147 w_fetch
.sym 30148 w_load
.sym 30149 w_cs[1]
.sym 30158 io_ctrl_ins.led0_state_SB_LUT4_I0_O[0]
.sym 30159 i_button_SB_LUT4_I1_I0[2]
.sym 30160 io_ctrl_ins.led0_state_SB_LUT4_I0_O[2]
.sym 30161 io_ctrl_ins.led0_state_SB_LUT4_I0_O[3]
.sym 30166 io_ctrl_ins.led1_state_SB_LUT4_I0_O[0]
.sym 30167 i_button_SB_LUT4_I1_I0[2]
.sym 30168 io_ctrl_ins.led1_state_SB_LUT4_I0_O[2]
.sym 30169 io_ctrl_ins.led1_state_SB_LUT4_I0_O[3]
.sym 30190 io_ctrl_ins.debug_mode[1]
.sym 30191 o_shdn_rx_lna$SB_IO_OUT
.sym 30192 w_ioc[2]
.sym 30193 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I0_I3[1]
.sym 30198 w_rx_data[0]
.sym 30220 w_lvds_rx_24_d0_SB_LUT4_I1_O[0]
.sym 30221 i_rst_b$SB_IO_IN
.sym 30225 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 30244 tx_fifo.wr_addr[0]
.sym 30245 tx_fifo.full_o_SB_LUT4_I3_O[1]
.sym 30248 tx_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 30249 tx_fifo.rd_addr_gray_wr_r[2]
.sym 30250 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 30251 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 30252 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 30253 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 30254 tx_fifo.wr_addr_gray[4]
.sym 30262 tx_fifo.wr_addr_gray[0]
.sym 30266 tx_fifo.wr_addr_gray[5]
.sym 30272 i_rst_b$SB_IO_IN
.sym 30273 i_smi_swe_srw$SB_IO_IN
.sym 30275 tx_fifo.empty_o_SB_DFFNSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 30276 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 30277 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 30278 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 30279 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 30280 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 30281 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I3_O[3]
.sym 30286 w_smi_data_input[7]
.sym 30287 smi_ctrl_ins.tx_reg_state_SB_DFFN_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 30288 smi_ctrl_ins.tx_reg_state[3]
.sym 30289 i_rst_b$SB_IO_IN
.sym 30291 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_3_D[0]
.sym 30292 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_3_D[1]
.sym 30293 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_3_D[2]
.sym 30294 smi_ctrl_ins.w_fifo_pull_trigger
.sym 30300 tx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 30301 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 30302 tx_fifo.empty_o_SB_DFFNSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 30303 tx_fifo.empty_o_SB_DFFNSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 30304 tx_fifo.empty_o_SB_DFFNSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 30305 tx_fifo.empty_o_SB_DFFNSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 30308 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 30309 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 30311 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 30312 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[3]
.sym 30313 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[4]
.sym 30316 tx_fifo.empty_o_SB_DFFNSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 30317 tx_fifo.empty_o_SB_DFFNSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 30318 tx_fifo.rd_addr_gray_wr[7]
.sym 30322 tx_fifo.rd_addr_gray_wr[4]
.sym 30327 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[9]
.sym 30328 tx_fifo.rd_addr_gray_wr_r[9]
.sym 30329 w_tx_fifo_full
.sym 30330 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_5_D_SB_LUT4_I2_O[0]
.sym 30331 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_5_D_SB_LUT4_I2_O[1]
.sym 30332 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_5_D_SB_LUT4_I2_O[2]
.sym 30333 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_5_D_SB_LUT4_I2_O[3]
.sym 30335 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 30336 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 30337 tx_fifo.empty_o_SB_DFFNSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[1]
.sym 30341 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I3[0]
.sym 30342 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 30343 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 30344 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 30345 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 30347 i_rst_b$SB_IO_IN
.sym 30348 w_smi_data_input[7]
.sym 30349 smi_ctrl_ins.tx_reg_state[0]
.sym 30352 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[9]
.sym 30353 tx_fifo.empty_o_SB_DFFNSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 30355 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 30356 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[9]
.sym 30357 w_tx_fifo_pull
.sym 30358 lvds_tx_inst.r_pulled_SB_LUT4_I3_O[0]
.sym 30359 lvds_tx_inst.r_pulled_SB_LUT4_I3_O[1]
.sym 30360 lvds_tx_inst.r_pulled_SB_LUT4_I3_O[2]
.sym 30361 lvds_tx_inst.r_pulled_SB_LUT4_I3_O[3]
.sym 30365 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_3_I3[1]
.sym 30366 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 30367 tx_fifo.full_o_SB_LUT4_I3_O[1]
.sym 30368 tx_fifo.full_o_SB_LUT4_I3_O[2]
.sym 30369 tx_fifo.full_o_SB_LUT4_I3_O[3]
.sym 30370 w_rx_fifo_pulled_data[27]
.sym 30374 w_rx_fifo_pulled_data[29]
.sym 30380 w_tx_fifo_pull
.sym 30381 i_rst_b$SB_IO_IN
.sym 30382 w_rx_fifo_pulled_data[22]
.sym 30386 smi_ctrl_ins.r_fifo_pulled_data[21]
.sym 30387 smi_ctrl_ins.r_fifo_pulled_data[29]
.sym 30388 smi_ctrl_ins.int_cnt_rx[4]
.sym 30389 smi_ctrl_ins.int_cnt_rx[3]
.sym 30390 w_rx_fifo_pulled_data[30]
.sym 30394 w_rx_fifo_pulled_data[23]
.sym 30398 w_rx_fifo_pulled_data[31]
.sym 30411 smi_ctrl_ins.r_fifo_push_1
.sym 30412 w_tx_fifo_full
.sym 30413 smi_ctrl_ins.r_fifo_push
.sym 30419 smi_ctrl_ins.int_cnt_rx[4]
.sym 30420 smi_ctrl_ins.int_cnt_rx[3]
.sym 30421 i_rst_b$SB_IO_IN
.sym 30430 smi_ctrl_ins.r_fifo_push
.sym 30441 smi_ctrl_ins.int_cnt_rx[3]
.sym 30450 tx_fifo.empty_o_SB_DFFNSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 30473 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 30476 spi_if_ins.w_rx_data[5]
.sym 30477 spi_if_ins.w_rx_data[6]
.sym 30481 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 30484 spi_if_ins.o_cs_SB_LUT4_I1_O[2]
.sym 30485 io_ctrl_ins.o_data_out[6]
.sym 30487 spi_if_ins.o_cs_SB_LUT4_I1_O[2]
.sym 30488 io_ctrl_ins.o_data_out[7]
.sym 30489 w_tx_data_io_SB_LUT4_I3_O[2]
.sym 30498 w_cs[1]
.sym 30499 w_cs[3]
.sym 30500 w_cs[0]
.sym 30501 w_cs[2]
.sym 30504 spi_if_ins.w_rx_data[5]
.sym 30505 spi_if_ins.w_rx_data[6]
.sym 30506 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 30507 spi_if_ins.state_if[0]
.sym 30508 spi_if_ins.state_if[1]
.sym 30509 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 30512 spi_if_ins.w_rx_data[6]
.sym 30513 spi_if_ins.w_rx_data[5]
.sym 30516 spi_if_ins.w_rx_data[5]
.sym 30517 spi_if_ins.w_rx_data[6]
.sym 30518 spi_if_ins.o_cs_SB_LUT4_I1_O[0]
.sym 30519 w_tx_data_smi[0]
.sym 30520 spi_if_ins.o_cs_SB_LUT4_I1_O[2]
.sym 30521 w_tx_data_io
.sym 30523 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 30524 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 30525 i_rst_b$SB_IO_IN
.sym 30526 spi_if_ins.o_cs_SB_LUT4_I1_O[0]
.sym 30527 w_tx_data_smi[1]
.sym 30528 spi_if_ins.o_cs_SB_LUT4_I1_O[2]
.sym 30529 io_ctrl_ins.o_data_out[1]
.sym 30530 w_cs[1]
.sym 30531 w_cs[2]
.sym 30532 w_cs[3]
.sym 30533 w_cs[0]
.sym 30535 w_tx_data_io_SB_LUT4_I3_O[1]
.sym 30536 w_tx_data_sys[1]
.sym 30537 smi_ctrl_ins.o_data_out_SB_LUT4_I1_1_O[2]
.sym 30539 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 30540 spi_if_ins.state_if[0]
.sym 30541 spi_if_ins.state_if[1]
.sym 30542 w_tx_data_sys[3]
.sym 30543 w_tx_data_io_SB_LUT4_I3_O[1]
.sym 30544 spi_if_ins.o_cs_SB_LUT4_I1_O[2]
.sym 30545 io_ctrl_ins.o_data_out[3]
.sym 30546 w_tx_data_sys[2]
.sym 30547 w_tx_data_io_SB_LUT4_I3_O[1]
.sym 30548 w_tx_data_io_SB_LUT4_I3_O[2]
.sym 30549 smi_ctrl_ins.o_data_out_SB_LUT4_I1_O[3]
.sym 30552 i_button_SB_LUT4_I1_I0_SB_LUT4_O_I3[0]
.sym 30553 i_button_SB_LUT4_I1_I0_SB_LUT4_O_I3[1]
.sym 30557 w_cs[0]
.sym 30558 w_tx_data_io_SB_LUT4_I3_O[0]
.sym 30559 w_tx_data_io_SB_LUT4_I3_O[1]
.sym 30560 w_tx_data_io_SB_LUT4_I3_O[2]
.sym 30561 w_tx_data_io_SB_LUT4_I3_O[3]
.sym 30562 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 30563 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 30564 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 30565 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[3]
.sym 30570 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 30571 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 30572 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 30573 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 30576 w_rx_fifo_pull
.sym 30577 i_rst_b$SB_IO_IN
.sym 30578 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[1]
.sym 30584 w_ioc[4]
.sym 30585 w_ioc[3]
.sym 30586 w_fetch
.sym 30587 w_cs[2]
.sym 30588 w_load
.sym 30589 i_button_SB_LUT4_I1_I0[0]
.sym 30591 spi_if_ins.spi.r_tx_byte[2]
.sym 30592 spi_if_ins.spi.r_tx_byte[6]
.sym 30593 spi_if_ins.spi.r_tx_bit_count[2]
.sym 30607 i_rst_b$SB_IO_IN
.sym 30608 w_cs[1]
.sym 30609 w_fetch
.sym 30610 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 30616 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 30617 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I2[1]
.sym 30619 w_ioc[1]
.sym 30620 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 30621 i_button_SB_LUT4_I1_I0_SB_LUT4_O_I3[1]
.sym 30625 w_rx_data[0]
.sym 30628 i_button_SB_LUT4_I1_I0[2]
.sym 30629 spi_if_ins.o_load_cmd_SB_LUT4_I2_O[1]
.sym 30630 w_rx_data[1]
.sym 30634 w_rx_data[2]
.sym 30638 w_fetch
.sym 30639 w_cs[1]
.sym 30640 w_load
.sym 30641 i_rst_b$SB_IO_IN
.sym 30645 w_tx_data_io_SB_DFFESS_Q_S
.sym 30653 i_button_SB_LUT4_I1_I0[2]
.sym 30658 w_rx_data[0]
.sym 30662 w_rx_data[1]
.sym 30666 w_rx_data[2]
.sym 30670 o_shdn_tx_lna$SB_IO_OUT
.sym 30671 io_ctrl_ins.rx_h_state_SB_LUT4_I3_I0[2]
.sym 30672 i_button_SB_LUT4_I1_I0[2]
.sym 30673 io_ctrl_ins.o_pmod[2]
.sym 30674 w_rx_data[4]
.sym 30680 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_S[0]
.sym 30681 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 30690 w_rx_data[4]
.sym 30694 w_rx_data[3]
.sym 30698 w_rx_data[1]
.sym 30704 io_ctrl_ins.debug_mode[0]
.sym 30705 io_ctrl_ins.debug_mode[1]
.sym 30708 io_ctrl_ins.debug_mode[1]
.sym 30709 io_ctrl_ins.debug_mode_SB_LUT4_I0_O[1]
.sym 30710 io_ctrl_ins.debug_mode[0]
.sym 30711 io_ctrl_ins.mixer_en_state
.sym 30712 w_ioc[2]
.sym 30713 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I0_I3[1]
.sym 30718 w_rx_data[2]
.sym 30726 io_ctrl_ins.debug_mode[0]
.sym 30727 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 30728 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 30729 i_rst_b$SB_IO_IN
.sym 30734 io_ctrl_ins.rf_pin_state[0]
.sym 30735 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 30736 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 30737 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 30742 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 30743 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 30744 io_ctrl_ins.rf_pin_state[2]
.sym 30745 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 30755 tx_fifo.wr_addr[0]
.sym 30760 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[0]
.sym 30761 tx_fifo.wr_addr[0]
.sym 30764 tx_fifo.wr_addr[2]
.sym 30765 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[2]
.sym 30768 tx_fifo.wr_addr[3]
.sym 30769 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[3]
.sym 30772 tx_fifo.wr_addr[4]
.sym 30773 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[4]
.sym 30776 tx_fifo.wr_addr[5]
.sym 30777 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[5]
.sym 30780 tx_fifo.wr_addr[6]
.sym 30781 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[6]
.sym 30784 tx_fifo.wr_addr[7]
.sym 30785 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[7]
.sym 30788 tx_fifo.wr_addr[8]
.sym 30789 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[8]
.sym 30792 tx_fifo.wr_addr[9]
.sym 30793 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[9]
.sym 30796 tx_fifo.full_o_SB_LUT4_I3_O[2]
.sym 30797 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[3]
.sym 30798 tx_fifo.wr_addr_gray_SB_DFFESR_Q_9_D[1]
.sym 30804 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 30805 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[8]
.sym 30809 tx_fifo.wr_addr[0]
.sym 30810 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[3]
.sym 30814 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 30818 tx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 30819 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 30820 tx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 30821 tx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 30822 tx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[0]
.sym 30823 tx_fifo.rd_addr_gray_wr_r[6]
.sym 30824 tx_fifo.rd_addr_gray_wr_r[8]
.sym 30825 tx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[3]
.sym 30826 tx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I0_O[0]
.sym 30827 tx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I0_O[1]
.sym 30828 tx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I0_O[2]
.sym 30829 tx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I0_O[3]
.sym 30830 spi_if_ins.spi.r_rx_done
.sym 30834 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 30835 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 30836 tx_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 30837 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[3]
.sym 30838 tx_fifo.rd_addr_gray_wr_r[0]
.sym 30839 tx_fifo.wr_addr_gray_SB_DFFESR_Q_9_D[1]
.sym 30840 tx_fifo.wr_addr_gray_SB_DFFESR_Q_9_D[2]
.sym 30841 tx_fifo.wr_addr_gray_SB_DFFESR_Q_9_D[3]
.sym 30842 tx_fifo.rd_addr_gray_wr[5]
.sym 30846 tx_fifo.rd_addr_gray_wr_r[4]
.sym 30847 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 30848 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 30849 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 30850 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 30851 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_9_D[1]
.sym 30852 tx_fifo.empty_o_SB_LUT4_I3_O[0]
.sym 30853 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_9_D[3]
.sym 30854 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[0]
.sym 30855 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 30856 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I2[1]
.sym 30857 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[3]
.sym 30858 tx_fifo.rd_addr_gray[8]
.sym 30862 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 30866 tx_fifo.rd_addr_gray_wr[0]
.sym 30870 tx_fifo.rd_addr_gray[1]
.sym 30874 tx_fifo.rd_addr_gray_wr[9]
.sym 30878 tx_fifo.rd_addr_gray_wr[3]
.sym 30886 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_2_I3[0]
.sym 30887 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_2_I3[1]
.sym 30888 smi_ctrl_ins.int_cnt_rx[4]
.sym 30889 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_2_I3[3]
.sym 30893 lvds_tx_inst.r_pulled_SB_LUT4_I2_O
.sym 30896 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 30897 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 30900 smi_ctrl_ins.int_cnt_rx[4]
.sym 30901 smi_ctrl_ins.int_cnt_rx[3]
.sym 30902 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_3_I3[0]
.sym 30903 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_3_I3[1]
.sym 30904 smi_ctrl_ins.int_cnt_rx[4]
.sym 30905 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_3_I3[3]
.sym 30906 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I3[0]
.sym 30907 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I3[1]
.sym 30908 smi_ctrl_ins.int_cnt_rx[4]
.sym 30909 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I3[3]
.sym 30914 tx_fifo.rd_addr_gray_wr[2]
.sym 30920 spi_if_ins.spi.r3_rx_done
.sym 30921 spi_if_ins.spi.r2_rx_done
.sym 30922 tx_fifo.rd_addr_gray_wr[1]
.sym 30927 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_5_D[1]
.sym 30928 tx_fifo.empty_o_SB_DFFNSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[3]
.sym 30929 tx_fifo.rd_addr[5]
.sym 30930 tx_fifo.rd_addr_gray_wr[8]
.sym 30938 spi_if_ins.spi.r2_rx_done
.sym 30942 smi_ctrl_ins.r_fifo_pulled_data[20]
.sym 30943 smi_ctrl_ins.r_fifo_pulled_data[28]
.sym 30944 smi_ctrl_ins.int_cnt_rx[4]
.sym 30945 smi_ctrl_ins.int_cnt_rx[3]
.sym 30974 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 30983 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 30984 spi_if_ins.state_if[1]
.sym 30985 spi_if_ins.state_if[0]
.sym 30987 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 30988 spi_if_ins.state_if_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 30989 spi_if_ins.state_if_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 30996 spi_if_ins.state_if_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 30997 i_rst_b$SB_IO_IN
.sym 31001 smi_ctrl_ins.int_cnt_rx[3]
.sym 31003 spi_if_ins.state_if_SB_DFFESR_Q_2_D[1]
.sym 31004 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 31005 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 31006 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 31007 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 31008 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 31009 spi_if_ins.state_if_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 31010 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 31015 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[0]
.sym 31016 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[1]
.sym 31017 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 31022 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 31023 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 31024 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 31025 i_rst_b$SB_IO_IN
.sym 31026 spi_if_ins.state_if_SB_DFFESR_Q_2_D[2]
.sym 31030 w_cs[1]
.sym 31031 w_cs[2]
.sym 31032 w_cs[0]
.sym 31033 w_cs[3]
.sym 31035 spi_if_ins.state_if_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 31036 spi_if_ins.state_if_SB_DFFESR_Q_2_D[1]
.sym 31037 spi_if_ins.state_if_SB_DFFESR_Q_2_D[2]
.sym 31039 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[0]
.sym 31040 i_rst_b$SB_IO_IN
.sym 31041 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 31042 spi_if_ins.w_rx_data[3]
.sym 31046 spi_if_ins.w_rx_data[4]
.sym 31050 spi_if_ins.w_rx_data[2]
.sym 31054 w_cs[2]
.sym 31055 w_cs[3]
.sym 31056 w_cs[0]
.sym 31057 w_cs[1]
.sym 31058 spi_if_ins.w_rx_data[0]
.sym 31062 sys_ctrl_ins.i_cs_SB_DFFE_Q_D[0]
.sym 31066 spi_if_ins.o_cs_SB_LUT4_I1_O[0]
.sym 31067 w_tx_data_smi[2]
.sym 31068 spi_if_ins.o_cs_SB_LUT4_I1_O[2]
.sym 31069 io_ctrl_ins.o_data_out[2]
.sym 31070 spi_if_ins.w_rx_data[1]
.sym 31074 spi_if_ins.w_rx_data[6]
.sym 31078 spi_if_ins.w_rx_data[3]
.sym 31082 spi_if_ins.w_rx_data[1]
.sym 31086 spi_if_ins.w_rx_data[0]
.sym 31090 spi_if_ins.w_rx_data[2]
.sym 31094 spi_if_ins.state_if_SB_DFFESR_Q_2_D[1]
.sym 31099 w_ioc[1]
.sym 31100 w_ioc[2]
.sym 31101 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 31102 spi_if_ins.w_rx_data[4]
.sym 31108 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I2[0]
.sym 31109 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I2[1]
.sym 31112 i_button_SB_LUT4_I1_O[0]
.sym 31113 i_button_SB_LUT4_I1_O[1]
.sym 31116 io_ctrl_ins.rx_h_b_state_SB_LUT4_I3_O[0]
.sym 31117 io_ctrl_ins.rx_h_b_state_SB_LUT4_I3_O[1]
.sym 31119 w_ioc[1]
.sym 31120 i_button_SB_LUT4_I1_I0_SB_LUT4_O_I3[0]
.sym 31121 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 31123 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 31124 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 31125 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I2[1]
.sym 31126 w_ioc[2]
.sym 31127 i_button_SB_LUT4_I1_I0_SB_LUT4_O_I3[0]
.sym 31128 w_ioc[1]
.sym 31129 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 31130 i_button_SB_LUT4_I1_I0[0]
.sym 31131 i_button$SB_IO_IN
.sym 31132 i_button_SB_LUT4_I1_I0[2]
.sym 31133 io_ctrl_ins.o_pmod[7]
.sym 31134 i_button_SB_LUT4_I1_I0[0]
.sym 31135 i_config[3]$SB_IO_IN
.sym 31136 i_button_SB_LUT4_I1_I0[2]
.sym 31137 io_ctrl_ins.o_pmod[6]
.sym 31138 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[1]
.sym 31139 io_ctrl_ins.pmod_dir_state[6]
.sym 31140 io_ctrl_ins.rx_h_state_SB_LUT4_I3_I0[2]
.sym 31141 o_rx_h_tx_l_b$SB_IO_OUT
.sym 31142 w_rx_data[5]
.sym 31146 w_rx_data[6]
.sym 31150 w_rx_data[7]
.sym 31156 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[1]
.sym 31157 spi_if_ins.o_load_cmd_SB_LUT4_I2_O[1]
.sym 31159 i_button_SB_LUT4_I1_I0[2]
.sym 31160 i_button_SB_LUT4_I1_I0_SB_LUT4_O_I3[1]
.sym 31161 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I0_I3[1]
.sym 31162 w_rx_data[3]
.sym 31166 i_button_SB_LUT4_I1_I0[0]
.sym 31167 i_button_SB_LUT4_I1_I0[1]
.sym 31168 i_button_SB_LUT4_I1_I0[2]
.sym 31169 i_button_SB_LUT4_I1_I0[3]
.sym 31176 io_ctrl_ins.rx_h_state_SB_LUT4_I3_I0[2]
.sym 31177 spi_if_ins.o_load_cmd_SB_LUT4_I2_O[1]
.sym 31181 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 31186 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[0]
.sym 31187 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[1]
.sym 31188 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[2]
.sym 31189 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[3]
.sym 31191 i_button_SB_LUT4_I1_I0[2]
.sym 31192 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[1]
.sym 31193 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I0_I3[1]
.sym 31200 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I0_I3[1]
.sym 31201 w_ioc[2]
.sym 31202 w_rx_data[6]
.sym 31206 w_rx_data[2]
.sym 31210 w_rx_data[7]
.sym 31214 w_rx_data[0]
.sym 31218 w_rx_data[4]
.sym 31222 w_rx_data[1]
.sym 31226 w_rx_data[5]
.sym 31230 w_rx_data[3]
.sym 31249 io_ctrl_ins.debug_mode_SB_LUT4_I2_1_O
.sym 31259 io_ctrl_ins.rf_pin_state[1]
.sym 31260 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 31261 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 31262 io_ctrl_ins.rf_pin_state[3]
.sym 31263 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 31264 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 31265 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 31266 tx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 31272 tx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 31273 tx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 31274 tx_fifo.full_o_SB_LUT4_I3_O[1]
.sym 31278 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[8]
.sym 31284 i_rst_b$SB_IO_IN
.sym 31285 i_smi_soe_se$SB_IO_IN
.sym 31286 tx_fifo.full_o_SB_LUT4_I3_O[2]
.sym 31290 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[4]
.sym 31294 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 31299 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[0]
.sym 31304 tx_fifo.wr_addr[2]
.sym 31305 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[0]
.sym 31308 tx_fifo.wr_addr[3]
.sym 31309 tx_fifo.wr_addr_gray_SB_LUT4_I2_I3[2]
.sym 31312 tx_fifo.wr_addr[4]
.sym 31313 tx_fifo.wr_addr_gray_SB_LUT4_I2_I3[3]
.sym 31316 tx_fifo.wr_addr[5]
.sym 31317 tx_fifo.wr_addr_gray_SB_LUT4_I2_I3[4]
.sym 31320 tx_fifo.wr_addr[6]
.sym 31321 tx_fifo.wr_addr_gray_SB_LUT4_I2_I3[5]
.sym 31324 tx_fifo.wr_addr[7]
.sym 31325 tx_fifo.wr_addr_gray_SB_LUT4_I2_I3[6]
.sym 31328 tx_fifo.wr_addr[8]
.sym 31329 tx_fifo.wr_addr_gray_SB_LUT4_I2_I3[7]
.sym 31332 tx_fifo.wr_addr[9]
.sym 31333 tx_fifo.wr_addr_gray_SB_LUT4_I2_I3[8]
.sym 31334 tx_fifo.empty_o_SB_DFFNSS_Q_D_SB_LUT4_O_I0[0]
.sym 31335 tx_fifo.empty_o_SB_DFFNSS_Q_D_SB_LUT4_O_I0[1]
.sym 31336 tx_fifo.empty_o_SB_DFFNSS_Q_D_SB_LUT4_O_I0[2]
.sym 31337 tx_fifo.empty_o_SB_DFFNSS_Q_D_SB_LUT4_O_I0[3]
.sym 31340 tx_fifo.rd_addr_gray_wr_r[6]
.sym 31341 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I2[5]
.sym 31344 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[9]
.sym 31345 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[8]
.sym 31347 tx_fifo.rd_addr_gray_wr_r[4]
.sym 31348 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I2[3]
.sym 31349 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I2[4]
.sym 31352 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[4]
.sym 31353 tx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 31354 tx_fifo.rd_addr_gray_wr_r[8]
.sym 31355 tx_fifo.rd_addr_gray_wr_r[9]
.sym 31356 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I2[8]
.sym 31357 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I2[7]
.sym 31358 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.sym 31359 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I2[2]
.sym 31360 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 31361 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I2[3]
.sym 31372 tx_fifo.rd_addr_gray_wr_r[2]
.sym 31373 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I2[1]
.sym 31374 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 31375 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 31376 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I2[4]
.sym 31377 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I2[5]
.sym 31379 w_rx_fifo_empty
.sym 31380 w_tx_fifo_full
.sym 31381 o_led0$SB_IO_OUT
.sym 31382 tx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 31387 tx_fifo.empty_o_SB_DFFNSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 31388 tx_fifo.empty_o_SB_DFFNSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 31389 tx_fifo.empty_o_SB_DFFNSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 31400 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I1_O[0]
.sym 31401 i_rst_b$SB_IO_IN
.sym 31402 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[9]
.sym 31410 lvds_tx_inst.r_pulled_SB_LUT4_I3_O[1]
.sym 31416 tx_fifo.wr_addr[0]
.sym 31417 tx_fifo.rd_addr_gray_wr_r[0]
.sym 31418 smi_ctrl_ins.r_fifo_pulled_data[23]
.sym 31419 smi_ctrl_ins.r_fifo_pulled_data[31]
.sym 31420 smi_ctrl_ins.int_cnt_rx[4]
.sym 31421 smi_ctrl_ins.int_cnt_rx[3]
.sym 31422 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_9_D[3]
.sym 31438 w_rx_fifo_pulled_data[24]
.sym 31442 w_rx_fifo_pulled_data[28]
.sym 31450 w_rx_fifo_pulled_data[20]
.sym 31454 w_rx_fifo_pulled_data[21]
.sym 31474 w_ioc[2]
.sym 31475 w_ioc[4]
.sym 31476 w_ioc[3]
.sym 31477 w_ioc[1]
.sym 31482 smi_ctrl_ins.r_fifo_pull
.sym 31495 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 31496 spi_if_ins.state_if[0]
.sym 31497 spi_if_ins.state_if[1]
.sym 31498 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 31499 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 31500 spi_if_ins.state_if_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 31501 i_rst_b$SB_IO_IN
.sym 31506 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 31507 spi_if_ins.state_if_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_1_O[1]
.sym 31508 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 31509 i_rst_b$SB_IO_IN
.sym 31514 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 31520 spi_if_ins.state_if[0]
.sym 31521 spi_if_ins.state_if[1]
.sym 31523 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
.sym 31527 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 31528 $PACKER_VCC_NET
.sym 31531 spi_if_ins.spi.r_tx_bit_count[2]
.sym 31532 $PACKER_VCC_NET
.sym 31533 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 31539 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 31540 $PACKER_VCC_NET
.sym 31541 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
.sym 31545 $PACKER_VCC_NET
.sym 31549 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
.sym 31552 spi_if_ins.o_cs_SB_LUT4_I2_O[0]
.sym 31553 i_rst_b$SB_IO_IN
.sym 31556 sys_ctrl_ins.tx_sample_gap[0]
.sym 31557 sys_ctrl_ins.o_data_out_SB_DFFER_Q_D_SB_LUT4_O_I2[3]
.sym 31562 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[0]
.sym 31563 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 31564 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
.sym 31565 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 31575 w_ioc[4]
.sym 31576 w_ioc[3]
.sym 31577 w_ioc[2]
.sym 31580 sys_ctrl_ins.o_data_out_SB_DFFER_Q_D_SB_LUT4_O_I2[3]
.sym 31581 sys_ctrl_ins.tx_sample_gap[3]
.sym 31584 spi_if_ins.state_if_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 31585 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 31587 spi_if_ins.spi.r_tx_byte[3]
.sym 31588 spi_if_ins.spi.r_tx_byte[7]
.sym 31589 spi_if_ins.spi.r_tx_bit_count[2]
.sym 31592 sys_ctrl_ins.o_data_out_SB_DFFER_Q_D_SB_LUT4_O_I2[3]
.sym 31593 sys_ctrl_ins.tx_sample_gap[1]
.sym 31600 sys_ctrl_ins.o_data_out_SB_DFFER_Q_D_SB_LUT4_O_I2[3]
.sym 31601 sys_ctrl_ins.tx_sample_gap[2]
.sym 31603 sys_ctrl_ins.i_cs_SB_LUT4_I2_I1[0]
.sym 31604 w_cs[0]
.sym 31605 w_fetch
.sym 31606 spi_if_ins.spi.r_tx_byte[0]
.sym 31607 spi_if_ins.spi.r_tx_byte[4]
.sym 31608 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
.sym 31609 spi_if_ins.spi.r_tx_bit_count[2]
.sym 31614 spi_if_ins.spi.r_tx_byte[1]
.sym 31615 spi_if_ins.spi.r_tx_byte[5]
.sym 31616 spi_if_ins.spi.r_tx_bit_count[2]
.sym 31617 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
.sym 31631 sys_ctrl_ins.o_data_out_SB_DFFER_Q_D_SB_LUT4_O_I2[3]
.sym 31632 i_button_SB_LUT4_I1_I0[0]
.sym 31633 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 31640 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I3_O[0]
.sym 31641 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I3_O[1]
.sym 31650 w_rx_data[7]
.sym 31654 w_rx_data[4]
.sym 31660 i_button_SB_LUT4_I1_I0_SB_LUT4_O_I3[1]
.sym 31661 i_button_SB_LUT4_I1_I0_SB_LUT4_O_I3[0]
.sym 31662 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[1]
.sym 31663 io_ctrl_ins.pmod_dir_state[5]
.sym 31664 io_ctrl_ins.rx_h_state_SB_LUT4_I3_I0[2]
.sym 31665 o_tr_vc1$SB_IO_OUT
.sym 31666 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[1]
.sym 31667 io_ctrl_ins.pmod_dir_state[7]
.sym 31668 io_ctrl_ins.rx_h_state_SB_LUT4_I3_I0[2]
.sym 31669 o_rx_h_tx_l$SB_IO_OUT
.sym 31670 w_rx_data[3]
.sym 31674 w_rx_data[6]
.sym 31678 w_rx_data[5]
.sym 31694 io_ctrl_ins.o_pmod[4]
.sym 31695 i_button_SB_LUT4_I1_I0[2]
.sym 31696 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I0_O[2]
.sym 31697 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I0_O[3]
.sym 31698 i_config[0]$SB_IO_IN
.sym 31699 io_ctrl_ins.pmod_dir_state[3]
.sym 31700 i_button_SB_LUT4_I1_I0_SB_LUT4_O_I3[0]
.sym 31701 i_button_SB_LUT4_I1_I0_SB_LUT4_O_I3[1]
.sym 31702 io_ctrl_ins.o_pmod[3]
.sym 31703 i_button_SB_LUT4_I1_I0[2]
.sym 31704 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I0_O[2]
.sym 31705 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I0_O[3]
.sym 31710 i_config[1]$SB_IO_IN
.sym 31711 io_ctrl_ins.pmod_dir_state[4]
.sym 31712 i_button_SB_LUT4_I1_I0_SB_LUT4_O_I3[0]
.sym 31713 i_button_SB_LUT4_I1_I0_SB_LUT4_O_I3[1]
.sym 31716 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 31717 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 31719 io_ctrl_ins.rf_pin_state[7]
.sym 31720 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 31721 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 31722 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 31723 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 31724 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 31725 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 31726 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 31727 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 31728 io_ctrl_ins.rf_pin_state[5]
.sym 31729 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 31730 o_tr_vc2$SB_IO_OUT
.sym 31731 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 31732 w_ioc[2]
.sym 31733 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I0_I3[1]
.sym 31734 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 31735 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 31736 io_ctrl_ins.rf_pin_state[4]
.sym 31737 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 31738 o_tr_vc1_b$SB_IO_OUT
.sym 31739 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 31740 w_ioc[2]
.sym 31741 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I0_I3[1]
.sym 31743 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 31744 io_ctrl_ins.rf_pin_state[6]
.sym 31745 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 31781 w_smi_data_input[7]
.sym 31818 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 31826 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 31830 i_mosi$SB_IO_IN
.sym 31842 spi_if_ins.spi.r_rx_byte[7]
.sym 31850 spi_if_ins.spi.r_rx_byte[1]
.sym 31874 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 31882 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 31886 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 31890 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 31898 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 31905 i_ss$SB_IO_IN
.sym 31910 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 31914 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 31918 i_mosi$SB_IO_IN
.sym 31922 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 31926 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 31930 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 31934 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 31942 spi_if_ins.spi.r_rx_byte[2]
.sym 31946 spi_if_ins.spi.r_rx_byte[3]
.sym 31958 spi_if_ins.spi.r_rx_byte[4]
.sym 32002 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 32008 i_ss$SB_IO_IN
.sym 32009 spi_if_ins.r_tx_data_valid
.sym 32010 i_sck$SB_IO_IN
.sym 32014 spi_if_ins.spi.SCKr[0]
.sym 32040 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 32041 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 32046 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[0]
.sym 32047 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
.sym 32048 spi_if_ins.spi.r_tx_bit_count[2]
.sym 32049 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 32055 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[0]
.sym 32056 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 32057 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 32059 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 32060 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[1]
.sym 32061 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 32063 spi_if_ins.r_tx_byte[7]
.sym 32064 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 32065 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 32066 r_tx_data[2]
.sym 32074 r_tx_data[5]
.sym 32078 r_tx_data[0]
.sym 32090 r_tx_data[3]
.sym 32094 r_tx_data[4]
.sym 32098 spi_if_ins.r_tx_byte[0]
.sym 32102 spi_if_ins.r_tx_byte[6]
.sym 32106 spi_if_ins.r_tx_byte[7]
.sym 32110 spi_if_ins.r_tx_byte[5]
.sym 32114 spi_if_ins.r_tx_byte[1]
.sym 32118 spi_if_ins.r_tx_byte[4]
.sym 32122 spi_if_ins.r_tx_byte[2]
.sym 32126 spi_if_ins.r_tx_byte[3]
.sym 32131 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q_SB_LUT4_O_I3[1]
.sym 32135 lvds_rx_09_inst.r_phase_count[1]
.sym 32136 $PACKER_VCC_NET
.sym 32137 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q_SB_LUT4_O_I3[1]
.sym 32138 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_Q[1]
.sym 32140 $PACKER_VCC_NET
.sym 32141 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q_SB_LUT4_O_I3[2]
.sym 32143 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_Q[0]
.sym 32144 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_Q[1]
.sym 32145 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q[0]
.sym 32146 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 32147 w_lvds_rx_09_d1_SB_LUT4_I1_O[1]
.sym 32148 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q[1]
.sym 32149 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 32153 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_Q[0]
.sym 32154 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 32155 w_lvds_rx_09_d1_SB_LUT4_I1_O[1]
.sym 32156 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q[2]
.sym 32157 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 32169 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q[0]
.sym 32170 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 32171 w_lvds_rx_09_d1_SB_LUT4_I1_O[1]
.sym 32172 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 32173 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 32190 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 32191 w_lvds_rx_09_d1_SB_LUT4_I1_O[1]
.sym 32192 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q[0]
.sym 32193 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 32210 w_rx_fifo_full
.sym 32211 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 32212 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 32213 w_lvds_rx_09_d1_SB_LUT4_I1_O[1]
.sym 32220 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 32221 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 32293 i_sck$SB_IO_IN
.sym 32318 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D[1]
.sym 32322 smi_ctrl_ins.w_fifo_push_trigger
.sym 32355 spi_if_ins.spi.r_rx_bit_count[0]
.sym 32360 spi_if_ins.spi.r_rx_bit_count[1]
.sym 32364 spi_if_ins.spi.r_rx_bit_count[2]
.sym 32365 spi_if_ins.spi.r_rx_bit_count_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 32368 i_ss$SB_IO_IN
.sym 32369 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D[1]
.sym 32372 spi_if_ins.spi.r_rx_bit_count[1]
.sym 32373 spi_if_ins.spi.r_rx_bit_count[0]
.sym 32385 spi_if_ins.spi.r_rx_bit_count[0]
.sym 32390 spi_if_ins.spi.r_rx_byte[6]
.sym 32398 spi_if_ins.spi.r_rx_byte[0]
.sym 32403 spi_if_ins.spi.r_rx_bit_count[0]
.sym 32404 spi_if_ins.spi.r_rx_bit_count[2]
.sym 32405 spi_if_ins.spi.r_rx_bit_count[1]
.sym 32406 spi_if_ins.spi.r_rx_byte[5]
.sym 32410 i_ss$SB_IO_IN
.sym 32411 spi_if_ins.spi.r_rx_bit_count[0]
.sym 32412 spi_if_ins.spi.r_rx_bit_count[2]
.sym 32413 spi_if_ins.spi.r_rx_bit_count[1]
.sym 32547 spi_if_ins.o_cs_SB_LUT4_I1_O[2]
.sym 32548 io_ctrl_ins.o_data_out[5]
.sym 32549 w_tx_data_io_SB_LUT4_I3_O[2]
.sym 32553 i_glob_clock$SB_IO_IN
.sym 32569 w_lvds_rx_24_d1_SB_LUT4_I2_O[2]
.sym 32593 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 32596 spi_if_ins.o_cs_SB_LUT4_I1_O[2]
.sym 32597 io_ctrl_ins.o_data_out[4]
.sym 32634 spi_if_ins.w_rx_data[5]
