{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1478896232836 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1478896232836 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 11 15:30:32 2016 " "Processing started: Fri Nov 11 15:30:32 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1478896232836 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478896232836 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off main -c main " "Command: quartus_map --read_settings_files=on --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478896232836 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1478896233116 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1478896233116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_adapter/vga_pll.v" "" { Text "//SRVD/Homes\$/huchenle/Desktop/chess/vga_adapter/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478896240667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478896240667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_adapter/vga_controller.v" "" { Text "//SRVD/Homes\$/huchenle/Desktop/chess/vga_adapter/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478896240667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478896240667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "vga_adapter/vga_address_translator.v" "" { Text "//SRVD/Homes\$/huchenle/Desktop/chess/vga_adapter/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478896240667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478896240667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "vga_adapter/vga_adapter.v" "" { Text "//SRVD/Homes\$/huchenle/Desktop/chess/vga_adapter/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478896240682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478896240682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "view_render.v 1 1 " "Found 1 design units, including 1 entities, in source file view_render.v" { { "Info" "ISGN_ENTITY_NAME" "1 view_render " "Found entity 1: view_render" {  } { { "view_render.v" "" { Text "//SRVD/Homes\$/huchenle/Desktop/chess/view_render.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478896240682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478896240682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "validator_w_pawn.v 1 1 " "Found 1 design units, including 1 entities, in source file validator_w_pawn.v" { { "Info" "ISGN_ENTITY_NAME" "1 validator_w_pawn " "Found entity 1: validator_w_pawn" {  } { { "validator_w_pawn.v" "" { Text "//SRVD/Homes\$/huchenle/Desktop/chess/validator_w_pawn.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478896240682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478896240682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "validator_rook.v 1 1 " "Found 1 design units, including 1 entities, in source file validator_rook.v" { { "Info" "ISGN_ENTITY_NAME" "1 validator_rook " "Found entity 1: validator_rook" {  } { { "validator_rook.v" "" { Text "//SRVD/Homes\$/huchenle/Desktop/chess/validator_rook.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478896240698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478896240698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "validator_queen.v 1 1 " "Found 1 design units, including 1 entities, in source file validator_queen.v" { { "Info" "ISGN_ENTITY_NAME" "1 validator_queen " "Found entity 1: validator_queen" {  } { { "validator_queen.v" "" { Text "//SRVD/Homes\$/huchenle/Desktop/chess/validator_queen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478896240698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478896240698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "validator_knight.v 1 1 " "Found 1 design units, including 1 entities, in source file validator_knight.v" { { "Info" "ISGN_ENTITY_NAME" "1 validator_knight " "Found entity 1: validator_knight" {  } { { "validator_knight.v" "" { Text "//SRVD/Homes\$/huchenle/Desktop/chess/validator_knight.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478896240698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478896240698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "validator_king.v 1 1 " "Found 1 design units, including 1 entities, in source file validator_king.v" { { "Info" "ISGN_ENTITY_NAME" "1 validator_king " "Found entity 1: validator_king" {  } { { "validator_king.v" "" { Text "//SRVD/Homes\$/huchenle/Desktop/chess/validator_king.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478896240698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478896240698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "validator_b_pawn.v 0 0 " "Found 0 design units, including 0 entities, in source file validator_b_pawn.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478896240698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "validator_bishop.v 1 1 " "Found 1 design units, including 1 entities, in source file validator_bishop.v" { { "Info" "ISGN_ENTITY_NAME" "1 validator_bishop " "Found entity 1: validator_bishop" {  } { { "validator_bishop.v" "" { Text "//SRVD/Homes\$/huchenle/Desktop/chess/validator_bishop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478896240714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478896240714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "move_validator.v 1 1 " "Found 1 design units, including 1 entities, in source file move_validator.v" { { "Info" "ISGN_ENTITY_NAME" "1 move_validator " "Found entity 1: move_validator" {  } { { "move_validator.v" "" { Text "//SRVD/Homes\$/huchenle/Desktop/chess/move_validator.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478896240714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478896240714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_access.v 1 1 " "Found 1 design units, including 1 entities, in source file memory_access.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory_access " "Found entity 1: memory_access" {  } { { "memory_access.v" "" { Text "//SRVD/Homes\$/huchenle/Desktop/chess/memory_access.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478896240714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478896240714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "//SRVD/Homes\$/huchenle/Desktop/chess/main.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478896240714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478896240714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.v" "" { Text "//SRVD/Homes\$/huchenle/Desktop/chess/datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478896240729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478896240729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.v" "" { Text "//SRVD/Homes\$/huchenle/Desktop/chess/control.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478896240729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478896240729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "configrable_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file configrable_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 configrable_clock " "Found entity 1: configrable_clock" {  } { { "configrable_clock.v" "" { Text "//SRVD/Homes\$/huchenle/Desktop/chess/configrable_clock.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478896240729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478896240729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "board.v 1 1 " "Found 1 design units, including 1 entities, in source file board.v" { { "Info" "ISGN_ENTITY_NAME" "1 board " "Found entity 1: board" {  } { { "board.v" "" { Text "//SRVD/Homes\$/huchenle/Desktop/chess/board.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478896240729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478896240729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "address_utils.v 2 2 " "Found 2 design units, including 2 entities, in source file address_utils.v" { { "Info" "ISGN_ENTITY_NAME" "1 address_encoder " "Found entity 1: address_encoder" {  } { { "address_utils.v" "" { Text "//SRVD/Homes\$/huchenle/Desktop/chess/address_utils.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478896240745 ""} { "Info" "ISGN_ENTITY_NAME" "2 address_decoder " "Found entity 2: address_decoder" {  } { { "address_utils.v" "" { Text "//SRVD/Homes\$/huchenle/Desktop/chess/address_utils.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478896240745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478896240745 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "knight_lock move_validator.v(29) " "Verilog HDL Implicit Net warning at move_validator.v(29): created implicit net for \"knight_lock\"" {  } { { "move_validator.v" "" { Text "//SRVD/Homes\$/huchenle/Desktop/chess/move_validator.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478896240745 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "king_lock move_validator.v(34) " "Verilog HDL Implicit Net warning at move_validator.v(34): created implicit net for \"king_lock\"" {  } { { "move_validator.v" "" { Text "//SRVD/Homes\$/huchenle/Desktop/chess/move_validator.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478896240745 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "queen_lock move_validator.v(39) " "Verilog HDL Implicit Net warning at move_validator.v(39): created implicit net for \"queen_lock\"" {  } { { "move_validator.v" "" { Text "//SRVD/Homes\$/huchenle/Desktop/chess/move_validator.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478896240745 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "bishop_lock move_validator.v(44) " "Verilog HDL Implicit Net warning at move_validator.v(44): created implicit net for \"bishop_lock\"" {  } { { "move_validator.v" "" { Text "//SRVD/Homes\$/huchenle/Desktop/chess/move_validator.v" 44 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478896240745 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "resetn main.v(39) " "Verilog HDL Implicit Net warning at main.v(39): created implicit net for \"resetn\"" {  } { { "main.v" "" { Text "//SRVD/Homes\$/huchenle/Desktop/chess/main.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478896240745 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "colour main.v(76) " "Verilog HDL Implicit Net warning at main.v(76): created implicit net for \"colour\"" {  } { { "main.v" "" { Text "//SRVD/Homes\$/huchenle/Desktop/chess/main.v" 76 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478896240745 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1478896240870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_access memory_access:ma " "Elaborating entity \"memory_access\" for hierarchy \"memory_access:ma\"" {  } { { "main.v" "ma" { Text "//SRVD/Homes\$/huchenle/Desktop/chess/main.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478896240901 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_out_view memory_access.v(38) " "Verilog HDL Always Construct warning at memory_access.v(38): inferring latch(es) for variable \"data_out_view\", which holds its previous value in one or more paths through the always construct" {  } { { "memory_access.v" "" { Text "//SRVD/Homes\$/huchenle/Desktop/chess/memory_access.v" 38 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1478896240901 "|main|memory_access:ma"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_out_control memory_access.v(38) " "Verilog HDL Always Construct warning at memory_access.v(38): inferring latch(es) for variable \"data_out_control\", which holds its previous value in one or more paths through the always construct" {  } { { "memory_access.v" "" { Text "//SRVD/Homes\$/huchenle/Desktop/chess/memory_access.v" 38 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1478896240901 "|main|memory_access:ma"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_out_validator memory_access.v(38) " "Verilog HDL Always Construct warning at memory_access.v(38): inferring latch(es) for variable \"data_out_validator\", which holds its previous value in one or more paths through the always construct" {  } { { "memory_access.v" "" { Text "//SRVD/Homes\$/huchenle/Desktop/chess/memory_access.v" 38 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1478896240901 "|main|memory_access:ma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_validator\[0\] memory_access.v(38) " "Inferred latch for \"data_out_validator\[0\]\" at memory_access.v(38)" {  } { { "memory_access.v" "" { Text "//SRVD/Homes\$/huchenle/Desktop/chess/memory_access.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478896240901 "|main|memory_access:ma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_validator\[1\] memory_access.v(38) " "Inferred latch for \"data_out_validator\[1\]\" at memory_access.v(38)" {  } { { "memory_access.v" "" { Text "//SRVD/Homes\$/huchenle/Desktop/chess/memory_access.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478896240901 "|main|memory_access:ma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_validator\[2\] memory_access.v(38) " "Inferred latch for \"data_out_validator\[2\]\" at memory_access.v(38)" {  } { { "memory_access.v" "" { Text "//SRVD/Homes\$/huchenle/Desktop/chess/memory_access.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478896240901 "|main|memory_access:ma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_validator\[3\] memory_access.v(38) " "Inferred latch for \"data_out_validator\[3\]\" at memory_access.v(38)" {  } { { "memory_access.v" "" { Text "//SRVD/Homes\$/huchenle/Desktop/chess/memory_access.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478896240901 "|main|memory_access:ma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_control\[0\] memory_access.v(38) " "Inferred latch for \"data_out_control\[0\]\" at memory_access.v(38)" {  } { { "memory_access.v" "" { Text "//SRVD/Homes\$/huchenle/Desktop/chess/memory_access.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478896240901 "|main|memory_access:ma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_control\[1\] memory_access.v(38) " "Inferred latch for \"data_out_control\[1\]\" at memory_access.v(38)" {  } { { "memory_access.v" "" { Text "//SRVD/Homes\$/huchenle/Desktop/chess/memory_access.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478896240901 "|main|memory_access:ma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_control\[2\] memory_access.v(38) " "Inferred latch for \"data_out_control\[2\]\" at memory_access.v(38)" {  } { { "memory_access.v" "" { Text "//SRVD/Homes\$/huchenle/Desktop/chess/memory_access.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478896240901 "|main|memory_access:ma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_control\[3\] memory_access.v(38) " "Inferred latch for \"data_out_control\[3\]\" at memory_access.v(38)" {  } { { "memory_access.v" "" { Text "//SRVD/Homes\$/huchenle/Desktop/chess/memory_access.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478896240901 "|main|memory_access:ma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_view\[0\] memory_access.v(38) " "Inferred latch for \"data_out_view\[0\]\" at memory_access.v(38)" {  } { { "memory_access.v" "" { Text "//SRVD/Homes\$/huchenle/Desktop/chess/memory_access.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478896240901 "|main|memory_access:ma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_view\[1\] memory_access.v(38) " "Inferred latch for \"data_out_view\[1\]\" at memory_access.v(38)" {  } { { "memory_access.v" "" { Text "//SRVD/Homes\$/huchenle/Desktop/chess/memory_access.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478896240901 "|main|memory_access:ma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_view\[2\] memory_access.v(38) " "Inferred latch for \"data_out_view\[2\]\" at memory_access.v(38)" {  } { { "memory_access.v" "" { Text "//SRVD/Homes\$/huchenle/Desktop/chess/memory_access.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478896240901 "|main|memory_access:ma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_view\[3\] memory_access.v(38) " "Inferred latch for \"data_out_view\[3\]\" at memory_access.v(38)" {  } { { "memory_access.v" "" { Text "//SRVD/Homes\$/huchenle/Desktop/chess/memory_access.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478896240901 "|main|memory_access:ma"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "board memory_access:ma\|board:b " "Elaborating entity \"board\" for hierarchy \"memory_access:ma\|board:b\"" {  } { { "memory_access.v" "b" { Text "//SRVD/Homes\$/huchenle/Desktop/chess/memory_access.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478896240916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram memory_access:ma\|board:b\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"memory_access:ma\|board:b\|altsyncram:altsyncram_component\"" {  } { { "board.v" "altsyncram_component" { Text "//SRVD/Homes\$/huchenle/Desktop/chess/board.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478896240948 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memory_access:ma\|board:b\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"memory_access:ma\|board:b\|altsyncram:altsyncram_component\"" {  } { { "board.v" "" { Text "//SRVD/Homes\$/huchenle/Desktop/chess/board.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478896240948 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory_access:ma\|board:b\|altsyncram:altsyncram_component " "Instantiated megafunction \"memory_access:ma\|board:b\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1478896240948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1478896240948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1478896240948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1478896240948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1478896240948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1478896240948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1478896240948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1478896240948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1478896240948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1478896240948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1478896240948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1478896240948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 4 " "Parameter \"width_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1478896240948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1478896240948 ""}  } { { "board.v" "" { Text "//SRVD/Homes\$/huchenle/Desktop/chess/board.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1478896240948 ""}
{ "Warning" "WSGN_SEARCH_FILE" "db/altsyncram_9jl1.tdf 1 1 " "Using design file db/altsyncram_9jl1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9jl1 " "Found entity 1: altsyncram_9jl1" {  } { { "altsyncram_9jl1.tdf" "" { Text "//SRVD/Homes\$/huchenle/Desktop/chess/db/altsyncram_9jl1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478896240994 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1478896240994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9jl1 memory_access:ma\|board:b\|altsyncram:altsyncram_component\|altsyncram_9jl1:auto_generated " "Elaborating entity \"altsyncram_9jl1\" for hierarchy \"memory_access:ma\|board:b\|altsyncram:altsyncram_component\|altsyncram_9jl1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478896240994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "address_encoder address_encoder:ae0 " "Elaborating entity \"address_encoder\" for hierarchy \"address_encoder:ae0\"" {  } { { "main.v" "ae0" { Text "//SRVD/Homes\$/huchenle/Desktop/chess/main.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478896241010 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 address_utils.v(9) " "Verilog HDL assignment warning at address_utils.v(9): truncated value with size 32 to match size of target (6)" {  } { { "address_utils.v" "" { Text "//SRVD/Homes\$/huchenle/Desktop/chess/address_utils.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1478896241010 "|main|address_encoder:ae0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_adapter vga_adapter:VGA " "Elaborating entity \"vga_adapter\" for hierarchy \"vga_adapter:VGA\"" {  } { { "main.v" "VGA" { Text "//SRVD/Homes\$/huchenle/Desktop/chess/main.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478896241010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_address_translator vga_adapter:VGA\|vga_address_translator:user_input_translator " "Elaborating entity \"vga_address_translator\" for hierarchy \"vga_adapter:VGA\|vga_address_translator:user_input_translator\"" {  } { { "vga_adapter/vga_adapter.v" "user_input_translator" { Text "//SRVD/Homes\$/huchenle/Desktop/chess/vga_adapter/vga_adapter.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478896241026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborating entity \"altsyncram\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter/vga_adapter.v" "VideoMemory" { Text "//SRVD/Homes\$/huchenle/Desktop/chess/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478896241041 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborated megafunction instantiation \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter/vga_adapter.v" "" { Text "//SRVD/Homes\$/huchenle/Desktop/chess/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478896241041 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|altsyncram:VideoMemory " "Instantiated megafunction \"vga_adapter:VGA\|altsyncram:VideoMemory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 1 " "Parameter \"WIDTH_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1478896241041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 1 " "Parameter \"WIDTH_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1478896241041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone II " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1478896241041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1478896241041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 17 " "Parameter \"WIDTHAD_A\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1478896241041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 76800 " "Parameter \"NUMWORDS_A\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1478896241041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 17 " "Parameter \"WIDTHAD_B\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1478896241041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 76800 " "Parameter \"NUMWORDS_B\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1478896241041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1478896241041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1478896241041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1478896241041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1478896241041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1478896241041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1478896241041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE chess_pics/board_240p.mif " "Parameter \"INIT_FILE\" = \"chess_pics/board_240p.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1478896241041 ""}  } { { "vga_adapter/vga_adapter.v" "" { Text "//SRVD/Homes\$/huchenle/Desktop/chess/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1478896241041 ""}
{ "Warning" "WSGN_SEARCH_FILE" "db/altsyncram_bln1.tdf 1 1 " "Using design file db/altsyncram_bln1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bln1 " "Found entity 1: altsyncram_bln1" {  } { { "altsyncram_bln1.tdf" "" { Text "//SRVD/Homes\$/huchenle/Desktop/chess/db/altsyncram_bln1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478896241088 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1478896241088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bln1 vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_bln1:auto_generated " "Elaborating entity \"altsyncram_bln1\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_bln1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478896241088 ""}
{ "Warning" "WSGN_SEARCH_FILE" "db/decode_nma.tdf 1 1 " "Using design file db/decode_nma.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 decode_nma " "Found entity 1: decode_nma" {  } { { "decode_nma.tdf" "" { Text "//SRVD/Homes\$/huchenle/Desktop/chess/db/decode_nma.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478896241135 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1478896241135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_nma vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_bln1:auto_generated\|decode_nma:decode2 " "Elaborating entity \"decode_nma\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_bln1:auto_generated\|decode_nma:decode2\"" {  } { { "altsyncram_bln1.tdf" "decode2" { Text "//SRVD/Homes\$/huchenle/Desktop/chess/db/altsyncram_bln1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478896241135 ""}
{ "Warning" "WSGN_SEARCH_FILE" "db/decode_g2a.tdf 1 1 " "Using design file db/decode_g2a.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 decode_g2a " "Found entity 1: decode_g2a" {  } { { "decode_g2a.tdf" "" { Text "//SRVD/Homes\$/huchenle/Desktop/chess/db/decode_g2a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478896241182 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1478896241182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_g2a vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_bln1:auto_generated\|decode_g2a:rden_decode_b " "Elaborating entity \"decode_g2a\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_bln1:auto_generated\|decode_g2a:rden_decode_b\"" {  } { { "altsyncram_bln1.tdf" "rden_decode_b" { Text "//SRVD/Homes\$/huchenle/Desktop/chess/db/altsyncram_bln1.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478896241182 ""}
{ "Warning" "WSGN_SEARCH_FILE" "db/mux_0hb.tdf 1 1 " "Using design file db/mux_0hb.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux_0hb " "Found entity 1: mux_0hb" {  } { { "mux_0hb.tdf" "" { Text "//SRVD/Homes\$/huchenle/Desktop/chess/db/mux_0hb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478896241228 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1478896241228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_0hb vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_bln1:auto_generated\|mux_0hb:mux3 " "Elaborating entity \"mux_0hb\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_bln1:auto_generated\|mux_0hb:mux3\"" {  } { { "altsyncram_bln1.tdf" "mux3" { Text "//SRVD/Homes\$/huchenle/Desktop/chess/db/altsyncram_bln1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478896241228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll vga_adapter:VGA\|vga_pll:mypll " "Elaborating entity \"vga_pll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\"" {  } { { "vga_adapter/vga_adapter.v" "mypll" { Text "//SRVD/Homes\$/huchenle/Desktop/chess/vga_adapter/vga_adapter.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478896241244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_adapter/vga_pll.v" "altpll_component" { Text "//SRVD/Homes\$/huchenle/Desktop/chess/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478896241260 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_adapter/vga_pll.v" "" { Text "//SRVD/Homes\$/huchenle/Desktop/chess/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478896241275 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Instantiated megafunction \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1478896241275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1478896241275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1478896241275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1478896241275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1478896241275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "primary_clock INCLK0 " "Parameter \"primary_clock\" = \"INCLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1478896241275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1478896241275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1478896241275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1478896241275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1478896241275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1478896241275 ""}  } { { "vga_adapter/vga_pll.v" "" { Text "//SRVD/Homes\$/huchenle/Desktop/chess/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1478896241275 ""}
{ "Warning" "WSGN_SEARCH_FILE" "db/altpll_80u.tdf 1 1 " "Using design file db/altpll_80u.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_80u " "Found entity 1: altpll_80u" {  } { { "altpll_80u.tdf" "" { Text "//SRVD/Homes\$/huchenle/Desktop/chess/db/altpll_80u.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478896241322 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1478896241322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_80u vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated " "Elaborating entity \"altpll_80u\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478896241322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_adapter:VGA\|vga_controller:controller " "Elaborating entity \"vga_controller\" for hierarchy \"vga_adapter:VGA\|vga_controller:controller\"" {  } { { "vga_adapter/vga_adapter.v" "controller" { Text "//SRVD/Homes\$/huchenle/Desktop/chess/vga_adapter/vga_adapter.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478896241322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "view_render view_render:v0 " "Elaborating entity \"view_render\" for hierarchy \"view_render:v0\"" {  } { { "main.v" "v0" { Text "//SRVD/Homes\$/huchenle/Desktop/chess/main.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478896241338 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "x view_render.v(9) " "Output port \"x\" at view_render.v(9) has no driver" {  } { { "view_render.v" "" { Text "//SRVD/Homes\$/huchenle/Desktop/chess/view_render.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1478896241338 "|main|view_render:v0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "y view_render.v(10) " "Output port \"y\" at view_render.v(10) has no driver" {  } { { "view_render.v" "" { Text "//SRVD/Homes\$/huchenle/Desktop/chess/view_render.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1478896241338 "|main|view_render:v0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "view_x view_render.v(13) " "Output port \"view_x\" at view_render.v(13) has no driver" {  } { { "view_render.v" "" { Text "//SRVD/Homes\$/huchenle/Desktop/chess/view_render.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1478896241338 "|main|view_render:v0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "view_y view_render.v(14) " "Output port \"view_y\" at view_render.v(14) has no driver" {  } { { "view_render.v" "" { Text "//SRVD/Homes\$/huchenle/Desktop/chess/view_render.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1478896241338 "|main|view_render:v0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "colour view_render.v(11) " "Output port \"colour\" at view_render.v(11) has no driver" {  } { { "view_render.v" "" { Text "//SRVD/Homes\$/huchenle/Desktop/chess/view_render.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1478896241338 "|main|view_render:v0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "writeEn view_render.v(12) " "Output port \"writeEn\" at view_render.v(12) has no driver" {  } { { "view_render.v" "" { Text "//SRVD/Homes\$/huchenle/Desktop/chess/view_render.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1478896241338 "|main|view_render:v0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:c0 " "Elaborating entity \"control\" for hierarchy \"control:c0\"" {  } { { "main.v" "c0" { Text "//SRVD/Homes\$/huchenle/Desktop/chess/main.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478896241338 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "check_winning control.v(37) " "Verilog HDL or VHDL warning at control.v(37): object \"check_winning\" assigned a value but never read" {  } { { "control.v" "" { Text "//SRVD/Homes\$/huchenle/Desktop/chess/control.v" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1478896241338 "|main|control:c0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "control.v(120) " "Verilog HDL Case Statement warning at control.v(120): incomplete case statement has no default case item" {  } { { "control.v" "" { Text "//SRVD/Homes\$/huchenle/Desktop/chess/control.v" 120 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1478896241338 "|main|control:c0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "control.v(120) " "Verilog HDL Case Statement information at control.v(120): all case item expressions in this case statement are onehot" {  } { { "control.v" "" { Text "//SRVD/Homes\$/huchenle/Desktop/chess/control.v" 120 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1478896241338 "|main|control:c0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "control.v(143) " "Verilog HDL Case Statement information at control.v(143): all case item expressions in this case statement are onehot" {  } { { "control.v" "" { Text "//SRVD/Homes\$/huchenle/Desktop/chess/control.v" 143 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1478896241338 "|main|control:c0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "control.v(152) " "Verilog HDL Case Statement information at control.v(152): all case item expressions in this case statement are onehot" {  } { { "control.v" "" { Text "//SRVD/Homes\$/huchenle/Desktop/chess/control.v" 152 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1478896241338 "|main|control:c0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "control.v(172) " "Verilog HDL Case Statement information at control.v(172): all case item expressions in this case statement are onehot" {  } { { "control.v" "" { Text "//SRVD/Homes\$/huchenle/Desktop/chess/control.v" 172 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1478896241338 "|main|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 control.v(207) " "Verilog HDL assignment warning at control.v(207): truncated value with size 32 to match size of target (3)" {  } { { "control.v" "" { Text "//SRVD/Homes\$/huchenle/Desktop/chess/control.v" 207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1478896241338 "|main|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 control.v(242) " "Verilog HDL assignment warning at control.v(242): truncated value with size 32 to match size of target (3)" {  } { { "control.v" "" { Text "//SRVD/Homes\$/huchenle/Desktop/chess/control.v" 242 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1478896241338 "|main|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 control.v(243) " "Verilog HDL assignment warning at control.v(243): truncated value with size 32 to match size of target (3)" {  } { { "control.v" "" { Text "//SRVD/Homes\$/huchenle/Desktop/chess/control.v" 243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1478896241338 "|main|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 control.v(244) " "Verilog HDL assignment warning at control.v(244): truncated value with size 32 to match size of target (3)" {  } { { "control.v" "" { Text "//SRVD/Homes\$/huchenle/Desktop/chess/control.v" 244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1478896241338 "|main|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 control.v(245) " "Verilog HDL assignment warning at control.v(245): truncated value with size 32 to match size of target (3)" {  } { { "control.v" "" { Text "//SRVD/Homes\$/huchenle/Desktop/chess/control.v" 245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1478896241338 "|main|control:c0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "validate_x control.v(24) " "Output port \"validate_x\" at control.v(24) has no driver" {  } { { "control.v" "" { Text "//SRVD/Homes\$/huchenle/Desktop/chess/control.v" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1478896241338 "|main|control:c0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "validate_y control.v(24) " "Output port \"validate_y\" at control.v(24) has no driver" {  } { { "control.v" "" { Text "//SRVD/Homes\$/huchenle/Desktop/chess/control.v" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1478896241338 "|main|control:c0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "winning_msg control.v(13) " "Output port \"winning_msg\" at control.v(13) has no driver" {  } { { "control.v" "" { Text "//SRVD/Homes\$/huchenle/Desktop/chess/control.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1478896241338 "|main|control:c0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "can_render control.v(28) " "Output port \"can_render\" at control.v(28) has no driver" {  } { { "control.v" "" { Text "//SRVD/Homes\$/huchenle/Desktop/chess/control.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1478896241338 "|main|control:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "configrable_clock control:c0\|configrable_clock:c0 " "Elaborating entity \"configrable_clock\" for hierarchy \"control:c0\|configrable_clock:c0\"" {  } { { "control.v" "c0" { Text "//SRVD/Homes\$/huchenle/Desktop/chess/control.v" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478896241338 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 configrable_clock.v(20) " "Verilog HDL assignment warning at configrable_clock.v(20): truncated value with size 32 to match size of target (26)" {  } { { "configrable_clock.v" "" { Text "//SRVD/Homes\$/huchenle/Desktop/chess/configrable_clock.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1478896241353 "|main|control:c0|configrable_clock:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:d0 " "Elaborating entity \"datapath\" for hierarchy \"datapath:d0\"" {  } { { "main.v" "d0" { Text "//SRVD/Homes\$/huchenle/Desktop/chess/main.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478896241353 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 datapath.v(108) " "Verilog HDL assignment warning at datapath.v(108): truncated value with size 32 to match size of target (3)" {  } { { "datapath.v" "" { Text "//SRVD/Homes\$/huchenle/Desktop/chess/datapath.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1478896241353 "|main|datapath:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 datapath.v(111) " "Verilog HDL assignment warning at datapath.v(111): truncated value with size 32 to match size of target (3)" {  } { { "datapath.v" "" { Text "//SRVD/Homes\$/huchenle/Desktop/chess/datapath.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1478896241353 "|main|datapath:d0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "datapath.v(117) " "Verilog HDL Case Statement information at datapath.v(117): all case item expressions in this case statement are onehot" {  } { { "datapath.v" "" { Text "//SRVD/Homes\$/huchenle/Desktop/chess/datapath.v" 117 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1478896241353 "|main|datapath:d0"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory_access:ma\|board:b\|altsyncram:altsyncram_component\|altsyncram_9jl1:auto_generated\|q_a\[0\] " "Synthesized away node \"memory_access:ma\|board:b\|altsyncram:altsyncram_component\|altsyncram_9jl1:auto_generated\|q_a\[0\]\"" {  } { { "altsyncram_9jl1.tdf" "" { Text "//SRVD/Homes\$/huchenle/Desktop/chess/db/altsyncram_9jl1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "board.v" "" { Text "//SRVD/Homes\$/huchenle/Desktop/chess/board.v" 89 0 0 } } { "memory_access.v" "" { Text "//SRVD/Homes\$/huchenle/Desktop/chess/memory_access.v" 20 0 0 } } { "main.v" "" { Text "//SRVD/Homes\$/huchenle/Desktop/chess/main.v" 54 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1478896241868 "|main|memory_access:ma|board:b|altsyncram:altsyncram_component|altsyncram_9jl1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory_access:ma\|board:b\|altsyncram:altsyncram_component\|altsyncram_9jl1:auto_generated\|q_a\[1\] " "Synthesized away node \"memory_access:ma\|board:b\|altsyncram:altsyncram_component\|altsyncram_9jl1:auto_generated\|q_a\[1\]\"" {  } { { "altsyncram_9jl1.tdf" "" { Text "//SRVD/Homes\$/huchenle/Desktop/chess/db/altsyncram_9jl1.tdf" 60 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "board.v" "" { Text "//SRVD/Homes\$/huchenle/Desktop/chess/board.v" 89 0 0 } } { "memory_access.v" "" { Text "//SRVD/Homes\$/huchenle/Desktop/chess/memory_access.v" 20 0 0 } } { "main.v" "" { Text "//SRVD/Homes\$/huchenle/Desktop/chess/main.v" 54 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1478896241868 "|main|memory_access:ma|board:b|altsyncram:altsyncram_component|altsyncram_9jl1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory_access:ma\|board:b\|altsyncram:altsyncram_component\|altsyncram_9jl1:auto_generated\|q_a\[2\] " "Synthesized away node \"memory_access:ma\|board:b\|altsyncram:altsyncram_component\|altsyncram_9jl1:auto_generated\|q_a\[2\]\"" {  } { { "altsyncram_9jl1.tdf" "" { Text "//SRVD/Homes\$/huchenle/Desktop/chess/db/altsyncram_9jl1.tdf" 83 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "board.v" "" { Text "//SRVD/Homes\$/huchenle/Desktop/chess/board.v" 89 0 0 } } { "memory_access.v" "" { Text "//SRVD/Homes\$/huchenle/Desktop/chess/memory_access.v" 20 0 0 } } { "main.v" "" { Text "//SRVD/Homes\$/huchenle/Desktop/chess/main.v" 54 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1478896241868 "|main|memory_access:ma|board:b|altsyncram:altsyncram_component|altsyncram_9jl1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory_access:ma\|board:b\|altsyncram:altsyncram_component\|altsyncram_9jl1:auto_generated\|q_a\[3\] " "Synthesized away node \"memory_access:ma\|board:b\|altsyncram:altsyncram_component\|altsyncram_9jl1:auto_generated\|q_a\[3\]\"" {  } { { "altsyncram_9jl1.tdf" "" { Text "//SRVD/Homes\$/huchenle/Desktop/chess/db/altsyncram_9jl1.tdf" 106 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "board.v" "" { Text "//SRVD/Homes\$/huchenle/Desktop/chess/board.v" 89 0 0 } } { "memory_access.v" "" { Text "//SRVD/Homes\$/huchenle/Desktop/chess/memory_access.v" 20 0 0 } } { "main.v" "" { Text "//SRVD/Homes\$/huchenle/Desktop/chess/main.v" 54 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1478896241868 "|main|memory_access:ma|board:b|altsyncram:altsyncram_component|altsyncram_9jl1:auto_generated|ram_block1a3"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1478896241868 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1478896241868 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1478896242009 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N VCC " "Pin \"VGA_SYNC_N\" is stuck at VCC" {  } { { "main.v" "" { Text "//SRVD/Homes\$/huchenle/Desktop/chess/main.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1478896242040 "|main|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1478896242040 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1478896242102 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "85 " "85 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1478896242336 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "5 0 1 0 0 " "Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1478896242601 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478896242601 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1 " "RST port on the PLL is not properly connected on instance vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1478896242711 ""}  } { { "altpll_80u.tdf" "" { Text "//SRVD/Homes\$/huchenle/Desktop/chess/db/altpll_80u.tdf" 34 2 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1478896242711 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "13 " "Design contains 13 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "main.v" "" { Text "//SRVD/Homes\$/huchenle/Desktop/chess/main.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1478896242789 "|main|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "main.v" "" { Text "//SRVD/Homes\$/huchenle/Desktop/chess/main.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1478896242789 "|main|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "main.v" "" { Text "//SRVD/Homes\$/huchenle/Desktop/chess/main.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1478896242789 "|main|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "main.v" "" { Text "//SRVD/Homes\$/huchenle/Desktop/chess/main.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1478896242789 "|main|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "main.v" "" { Text "//SRVD/Homes\$/huchenle/Desktop/chess/main.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1478896242789 "|main|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "main.v" "" { Text "//SRVD/Homes\$/huchenle/Desktop/chess/main.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1478896242789 "|main|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "main.v" "" { Text "//SRVD/Homes\$/huchenle/Desktop/chess/main.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1478896242789 "|main|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "main.v" "" { Text "//SRVD/Homes\$/huchenle/Desktop/chess/main.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1478896242789 "|main|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "main.v" "" { Text "//SRVD/Homes\$/huchenle/Desktop/chess/main.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1478896242789 "|main|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "main.v" "" { Text "//SRVD/Homes\$/huchenle/Desktop/chess/main.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1478896242789 "|main|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "main.v" "" { Text "//SRVD/Homes\$/huchenle/Desktop/chess/main.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1478896242789 "|main|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "main.v" "" { Text "//SRVD/Homes\$/huchenle/Desktop/chess/main.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1478896242789 "|main|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "main.v" "" { Text "//SRVD/Homes\$/huchenle/Desktop/chess/main.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1478896242789 "|main|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1478896242789 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "129 " "Implemented 129 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1478896242789 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1478896242789 ""} { "Info" "ICUT_CUT_TM_LCELLS" "68 " "Implemented 68 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1478896242789 ""} { "Info" "ICUT_CUT_TM_RAMS" "10 " "Implemented 10 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1478896242789 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1478896242789 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1478896242789 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 61 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 61 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "912 " "Peak virtual memory: 912 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1478896242867 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 11 15:30:42 2016 " "Processing ended: Fri Nov 11 15:30:42 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1478896242867 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1478896242867 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1478896242867 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1478896242867 ""}
