/*******************************************************************************
Copyright (c) 2022 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.

Portions of Raptor Design Suite are utilized under the following third-party copyright notices:

(c) Copyright 1999 - 2022 Verific Design Automation Inc. All rights reserved.

Parallax Static Timing Analyzer Copyright (c) 2021, Parallax Software, Inc. All rights reserved.
*********************************************************************************/

Version    : 0.5.40
Git Hash   : 5b7f2d8
Built      : Apr  2 2023
Built type : Engineering
Log Time   : Mon Apr  3 06:42:03 2023 GMT
/*******************************************************************************
Copyright (c) 2022 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.

Portions of Raptor Design Suite are utilized under the following third-party copyright notices:

(c) Copyright 1999 - 2022 Verific Design Automation Inc. All rights reserved.

Parallax Static Timing Analyzer Copyright (c) 2021, Parallax Software, Inc. All rights reserved.
*********************************************************************************/

Version    : 0.5.40
Git Hash   : 5b7f2d8
Built      : Apr  2 2023
Built type : Engineering
Log Time   : Mon Apr  3 06:33:46 2023 GMT
/*******************************************************************************
Copyright (c) 2022 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.

Portions of Raptor Design Suite are utilized under the following third-party copyright notices:

(c) Copyright 1999 - 2022 Verific Design Automation Inc. All rights reserved.

Parallax Static Timing Analyzer Copyright (c) 2021, Parallax Software, Inc. All rights reserved.
*********************************************************************************/

Version    : 0.5.40
Git Hash   : 5b7f2d8
Built      : Apr  2 2023
Built type : Engineering
Log Time   : Mon Apr  3 06:33:46 2023 GMT
-- Analyzing Verilog file '/nfs_eda_sw/softwares/Raptor/instl_dir/04_02_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v' (VERI-1482)
-- Analyzing Verilog file '/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/bitstream_simulation_new/test/ArchBench/Testcases/filt_ppi/filt_ppi_golden/../rtl/filt_ppi.v' (VERI-1482)
-- Analyzing Verilog file '../../rtl/mul_add.v' (VERI-1482)
--       Resolving module 'mul_add' (VERI-1489)
-- Analyzing Verilog file '../../rtl/commutator.v' (VERI-1482)
--       Resolving module 'commutator' (VERI-1489)
-- Analyzing Verilog file '../../rtl/shift_register.v' (VERI-1482)
--       Resolving module 'shift_register' (VERI-1489)
-- Analyzing Verilog file '../../rtl/ff.v' (VERI-1482)
--       Resolving module 'ff' (VERI-1489)
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/bitstream_simulation_new/test/ArchBench/Testcases/filt_ppi/filt_ppi_golden/../rtl/filt_ppi.v(6): INFO: compiling module 'filt_ppi' (VERI-1018)
../../rtl/mul_add.v(6): INFO: compiling module 'mul_add(gp_interpolation_factor=30,gp_ccw=1,gp_odata_width=780)' (VERI-1018)
../../rtl/ff.v(6): INFO: compiling module 'ff(gp_data_width=26)' (VERI-1018)
../../rtl/mul_add.v(31): WARNING: net 'c_coeff[0][15]' does not have a driver (VDB-1002)
../../rtl/commutator.v(6): INFO: compiling module 'commutator(gp_ccw=1'b1,gp_interpolation_factor=30)' (VERI-1018)
Unknown value: 3221225481 for parameter gp_odata_width
Unknown value: 3221225481 for parameter gp_odata_width
