
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 16.0.6 -fPIC -O3)
Loaded SDC plugin

1. Executing Liberty frontend: /Users/prahalad/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Imported 428 cell types from liberty file.
[INFO] Using SDC file '/Users/prahalad/ReversableGate/openlane/reversable-openlane/runs/RUN_2025-11-05_20-20-54/06-yosys-synthesis/synthesis.abc.sdc' for ABC…

2. Executing Verilog-2005 frontend: /Users/prahalad/ReversableGate/src/reversable/peres-gate.v
Parsing SystemVerilog input from `/Users/prahalad/ReversableGate/src/reversable/peres-gate.v' to AST representation.
Storing AST representation for module `$abstract\peres_gate'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: /Users/prahalad/ReversableGate/src/reversable/reversable-full-adder.v
Parsing SystemVerilog input from `/Users/prahalad/ReversableGate/src/reversable/reversable-full-adder.v' to AST representation.
Storing AST representation for module `$abstract\reversible_full_adder'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: /Users/prahalad/ReversableGate/src/reversable/reversable-ripple-adder.v
Parsing SystemVerilog input from `/Users/prahalad/ReversableGate/src/reversable/reversable-ripple-adder.v' to AST representation.
Storing AST representation for module `$abstract\reversible_ripple_adder_8bit'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: /Users/prahalad/ReversableGate/src/reversable/reversable-wrapper.v
Parsing SystemVerilog input from `/Users/prahalad/ReversableGate/src/reversable/reversable-wrapper.v' to AST representation.
Storing AST representation for module `$abstract\reversible_wrapper'.
Successfully finished Verilog frontend.

6. Executing HIERARCHY pass (managing design hierarchy).

7. Executing AST frontend in derive mode using pre-parsed AST for module `\reversible_wrapper'.
Generating RTLIL representation for module `\reversible_wrapper'.

7.1. Analyzing design hierarchy..
Top module:  \reversible_wrapper

7.2. Executing AST frontend in derive mode using pre-parsed AST for module `\reversible_ripple_adder_8bit'.
Generating RTLIL representation for module `\reversible_ripple_adder_8bit'.

7.3. Analyzing design hierarchy..
Top module:  \reversible_wrapper
Used module:     \reversible_ripple_adder_8bit

7.4. Executing AST frontend in derive mode using pre-parsed AST for module `\reversible_full_adder'.
Generating RTLIL representation for module `\reversible_full_adder'.

7.5. Analyzing design hierarchy..
Top module:  \reversible_wrapper
Used module:     \reversible_ripple_adder_8bit
Used module:         \reversible_full_adder

7.6. Executing AST frontend in derive mode using pre-parsed AST for module `\peres_gate'.
Generating RTLIL representation for module `\peres_gate'.

7.7. Analyzing design hierarchy..
Top module:  \reversible_wrapper
Used module:     \reversible_ripple_adder_8bit
Used module:         \reversible_full_adder
Used module:             \peres_gate

7.8. Analyzing design hierarchy..
Top module:  \reversible_wrapper
Used module:     \reversible_ripple_adder_8bit
Used module:         \reversible_full_adder
Used module:             \peres_gate
Removing unused module `$abstract\reversible_wrapper'.
Removing unused module `$abstract\reversible_ripple_adder_8bit'.
Removing unused module `$abstract\reversible_full_adder'.
Removing unused module `$abstract\peres_gate'.
Removed 4 unused modules.
Renaming module reversible_wrapper to reversible_wrapper.

8. Generating Graphviz representation of design.
Writing dot description to `/Users/prahalad/ReversableGate/openlane/reversable-openlane/runs/RUN_2025-11-05_20-20-54/06-yosys-synthesis/hierarchy.dot'.
Dumping module reversible_wrapper to page 1.

9. Executing TRIBUF pass.

10. Executing HIERARCHY pass (managing design hierarchy).

10.1. Analyzing design hierarchy..
Top module:  \reversible_wrapper
Used module:     \reversible_ripple_adder_8bit
Used module:         \reversible_full_adder
Used module:             \peres_gate

10.2. Analyzing design hierarchy..
Top module:  \reversible_wrapper
Used module:     \reversible_ripple_adder_8bit
Used module:         \reversible_full_adder
Used module:             \peres_gate
Removed 0 unused modules.

11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

12. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/Users/prahalad/ReversableGate/src/reversable/reversable-wrapper.v:55$2 in module reversible_wrapper.
Marked 1 switch rules as full_case in process $proc$/Users/prahalad/ReversableGate/src/reversable/reversable-wrapper.v:39$1 in module reversible_wrapper.
Removed a total of 0 dead cases.

13. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 4 redundant assignments.
Promoted 0 assignments to connections.

14. Executing PROC_INIT pass (extract init attributes).

15. Executing PROC_ARST pass (detect async resets in processes).

16. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~3 debug messages>

17. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\reversible_wrapper.$proc$/Users/prahalad/ReversableGate/src/reversable/reversable-wrapper.v:55$2'.
     1/4: $0\g_ab[7:0]
     2/4: $0\g_a[7:0]
     3/4: $0\cout[0:0]
     4/4: $0\sum[7:0]
Creating decoders for process `\reversible_wrapper.$proc$/Users/prahalad/ReversableGate/src/reversable/reversable-wrapper.v:39$1'.
     1/4: $0\cin_r[0:0]
     2/4: $0\anc_r[7:0]
     3/4: $0\b_r[7:0]
     4/4: $0\a_r[7:0]

18. Executing PROC_DLATCH pass (convert process syncs to latches).

19. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\reversible_wrapper.\sum' using process `\reversible_wrapper.$proc$/Users/prahalad/ReversableGate/src/reversable/reversable-wrapper.v:55$2'.
  created $dff cell `$procdff$38' with positive edge clock.
Creating register for signal `\reversible_wrapper.\cout' using process `\reversible_wrapper.$proc$/Users/prahalad/ReversableGate/src/reversable/reversable-wrapper.v:55$2'.
  created $dff cell `$procdff$39' with positive edge clock.
Creating register for signal `\reversible_wrapper.\g_a' using process `\reversible_wrapper.$proc$/Users/prahalad/ReversableGate/src/reversable/reversable-wrapper.v:55$2'.
  created $dff cell `$procdff$40' with positive edge clock.
Creating register for signal `\reversible_wrapper.\g_ab' using process `\reversible_wrapper.$proc$/Users/prahalad/ReversableGate/src/reversable/reversable-wrapper.v:55$2'.
  created $dff cell `$procdff$41' with positive edge clock.
Creating register for signal `\reversible_wrapper.\a_r' using process `\reversible_wrapper.$proc$/Users/prahalad/ReversableGate/src/reversable/reversable-wrapper.v:39$1'.
  created $dff cell `$procdff$42' with positive edge clock.
Creating register for signal `\reversible_wrapper.\b_r' using process `\reversible_wrapper.$proc$/Users/prahalad/ReversableGate/src/reversable/reversable-wrapper.v:39$1'.
  created $dff cell `$procdff$43' with positive edge clock.
Creating register for signal `\reversible_wrapper.\anc_r' using process `\reversible_wrapper.$proc$/Users/prahalad/ReversableGate/src/reversable/reversable-wrapper.v:39$1'.
  created $dff cell `$procdff$44' with positive edge clock.
Creating register for signal `\reversible_wrapper.\cin_r' using process `\reversible_wrapper.$proc$/Users/prahalad/ReversableGate/src/reversable/reversable-wrapper.v:39$1'.
  created $dff cell `$procdff$45' with positive edge clock.

20. Executing PROC_MEMWR pass (convert process memory writes to cells).

21. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\reversible_wrapper.$proc$/Users/prahalad/ReversableGate/src/reversable/reversable-wrapper.v:55$2'.
Removing empty process `reversible_wrapper.$proc$/Users/prahalad/ReversableGate/src/reversable/reversable-wrapper.v:55$2'.
Found and cleaned up 2 empty switches in `\reversible_wrapper.$proc$/Users/prahalad/ReversableGate/src/reversable/reversable-wrapper.v:39$1'.
Removing empty process `reversible_wrapper.$proc$/Users/prahalad/ReversableGate/src/reversable/reversable-wrapper.v:39$1'.
Cleaned up 3 empty switches.

22. Executing CHECK pass (checking for obvious problems).
Checking module reversible_wrapper...
Checking module reversible_full_adder...
Checking module reversible_ripple_adder_8bit...
Checking module peres_gate...
Found and reported 0 problems.

23. Executing OPT_EXPR pass (perform const folding).
Optimizing module reversible_wrapper.
Optimizing module reversible_full_adder.
Optimizing module reversible_ripple_adder_8bit.
Optimizing module peres_gate.

24. Executing FLATTEN pass (flatten design).
Deleting now unused module reversible_full_adder.
Deleting now unused module reversible_ripple_adder_8bit.
Deleting now unused module peres_gate.
<suppressed ~11 debug messages>

25. Executing OPT_EXPR pass (perform const folding).
Optimizing module reversible_wrapper.

26. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \reversible_wrapper..
Removed 0 unused cells and 52 unused wires.
<suppressed ~1 debug messages>

27. Executing OPT_EXPR pass (perform const folding).
Optimizing module reversible_wrapper.

28. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\reversible_wrapper'.
Removed a total of 0 cells.

29. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \reversible_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~8 debug messages>

30. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \reversible_wrapper.
Performed a total of 0 changes.

31. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\reversible_wrapper'.
Removed a total of 0 cells.

32. Executing OPT_DFF pass (perform DFF optimizations).

33. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \reversible_wrapper..

34. Executing OPT_EXPR pass (perform const folding).
Optimizing module reversible_wrapper.

35. Executing FSM pass (extract and optimize FSM).

35.1. Executing FSM_DETECT pass (finding FSMs in design).

35.2. Executing FSM_EXTRACT pass (extracting FSM from design).

35.3. Executing FSM_OPT pass (simple optimizations of FSMs).

35.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \reversible_wrapper..

35.5. Executing FSM_OPT pass (simple optimizations of FSMs).

35.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

35.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

35.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

36. Executing OPT_EXPR pass (perform const folding).
Optimizing module reversible_wrapper.

37. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\reversible_wrapper'.
Removed a total of 0 cells.

38. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \reversible_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~8 debug messages>

39. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \reversible_wrapper.
Performed a total of 0 changes.

40. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\reversible_wrapper'.
Removed a total of 0 cells.

41. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$45 ($dff) from module reversible_wrapper (D = $procmux$18_Y, Q = \cin_r, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$57 ($sdff) from module reversible_wrapper (D = \cin, Q = \cin_r).
Adding SRST signal on $procdff$44 ($dff) from module reversible_wrapper (D = $procmux$23_Y, Q = \anc_r, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$59 ($sdff) from module reversible_wrapper (D = \anc, Q = \anc_r).
Adding SRST signal on $procdff$43 ($dff) from module reversible_wrapper (D = $procmux$28_Y, Q = \b_r, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$61 ($sdff) from module reversible_wrapper (D = \b, Q = \b_r).
Adding SRST signal on $procdff$42 ($dff) from module reversible_wrapper (D = $procmux$33_Y, Q = \a_r, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$63 ($sdff) from module reversible_wrapper (D = \a, Q = \a_r).
Adding SRST signal on $procdff$41 ($dff) from module reversible_wrapper (D = { \u_rev.rfa_bits[7].rfa.pgate2.c \u_rev.rfa_bits[6].rfa.pgate2.c \u_rev.rfa_bits[5].rfa.pgate2.c \u_rev.rfa_bits[4].rfa.pgate2.c \u_rev.rfa_bits[3].rfa.pgate2.c \u_rev.rfa_bits[2].rfa.pgate2.c \u_rev.rfa_bits[1].rfa.pgate2.c \u_rev.rfa_bits[0].rfa.pgate2.c }, Q = \g_ab, rval = 8'00000000).
Adding SRST signal on $procdff$40 ($dff) from module reversible_wrapper (D = \a_r, Q = \g_a, rval = 8'00000000).
Adding SRST signal on $procdff$39 ($dff) from module reversible_wrapper (D = \cout_c, Q = \cout, rval = 1'0).
Adding SRST signal on $procdff$38 ($dff) from module reversible_wrapper (D = { \u_rev.rfa_bits[7].fa_sum \u_rev.rfa_bits[6].fa_sum \u_rev.rfa_bits[5].fa_sum \u_rev.rfa_bits[4].fa_sum \u_rev.rfa_bits[3].fa_sum \u_rev.rfa_bits[2].fa_sum \u_rev.rfa_bits[1].fa_sum \u_rev.rfa_bits[0].fa_sum }, Q = \sum, rval = 8'00000000).

42. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \reversible_wrapper..
Removed 12 unused cells and 12 unused wires.
<suppressed ~13 debug messages>

43. Executing OPT_EXPR pass (perform const folding).
Optimizing module reversible_wrapper.

44. Rerunning OPT passes. (Maybe there is more to do…)

45. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \reversible_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

46. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \reversible_wrapper.
Performed a total of 0 changes.

47. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\reversible_wrapper'.
Removed a total of 0 cells.

48. Executing OPT_DFF pass (perform DFF optimizations).

49. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \reversible_wrapper..

50. Executing OPT_EXPR pass (perform const folding).
Optimizing module reversible_wrapper.

51. Executing WREDUCE pass (reducing word size of cells).

52. Executing PEEPOPT pass (run peephole optimizers).

53. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \reversible_wrapper..

54. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module reversible_wrapper:
  created 0 $alu and 0 $macc cells.

55. Executing SHARE pass (SAT-based resource sharing).

56. Executing OPT_EXPR pass (perform const folding).
Optimizing module reversible_wrapper.

57. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\reversible_wrapper'.
Removed a total of 0 cells.

58. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \reversible_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

59. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \reversible_wrapper.
Performed a total of 0 changes.

60. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\reversible_wrapper'.
Removed a total of 0 cells.

61. Executing OPT_DFF pass (perform DFF optimizations).

62. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \reversible_wrapper..

63. Executing OPT_EXPR pass (perform const folding).
Optimizing module reversible_wrapper.

64. Executing MEMORY pass.

64.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

64.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

64.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

64.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

64.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

64.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \reversible_wrapper..

64.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

64.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

64.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \reversible_wrapper..

64.10. Executing MEMORY_COLLECT pass (generating $mem cells).

65. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \reversible_wrapper..

66. Executing OPT_EXPR pass (perform const folding).
Optimizing module reversible_wrapper.

67. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\reversible_wrapper'.
Removed a total of 0 cells.

68. Executing OPT_DFF pass (perform DFF optimizations).

69. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \reversible_wrapper..

70. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

71. Executing OPT_EXPR pass (perform const folding).
Optimizing module reversible_wrapper.

72. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\reversible_wrapper'.
Removed a total of 0 cells.

73. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \reversible_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

74. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \reversible_wrapper.
Performed a total of 0 changes.

75. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\reversible_wrapper'.
Removed a total of 0 cells.

76. Executing OPT_SHARE pass.

77. Executing OPT_DFF pass (perform DFF optimizations).

78. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \reversible_wrapper..

79. Executing OPT_EXPR pass (perform const folding).
Optimizing module reversible_wrapper.

80. Executing TECHMAP pass (map to technology primitives).

80.1. Executing Verilog-2005 frontend: /nix/store/6zc2kdlrqrp4xxm125k2rsl0lf5n3bqz-yosys-with-plugins/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nix/store/6zc2kdlrqrp4xxm125k2rsl0lf5n3bqz-yosys-with-plugins/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

80.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $sdff.
Using extmapper simplemap for cells of type $sdffe.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $and.
No more expansions possible.
<suppressed ~129 debug messages>

81. Executing OPT_EXPR pass (perform const folding).
Optimizing module reversible_wrapper.

82. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\reversible_wrapper'.
Removed a total of 0 cells.

83. Executing OPT_DFF pass (perform DFF optimizations).

84. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \reversible_wrapper..

85. Executing OPT_EXPR pass (perform const folding).
Optimizing module reversible_wrapper.

86. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\reversible_wrapper'.
Removed a total of 0 cells.

87. Executing OPT_DFF pass (perform DFF optimizations).

88. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \reversible_wrapper..

89. Executing ABC pass (technology mapping using ABC).

89.1. Extracting gate netlist of module `\reversible_wrapper' to `<abc-temp-dir>/input.blif'..
Extracted 48 gates and 73 wires to a netlist network with 25 inputs and 17 outputs.

89.1.1. Executing ABC.
Running ABC command: "/nix/store/nfc55yg37krxzn5va3s91rns1l725sc8-yosys-abc/bin/abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

89.1.2. Re-integrating ABC results.
ABC RESULTS:            ANDNOT cells:        3
ABC RESULTS:               AND cells:        8
ABC RESULTS:               NOR cells:        5
ABC RESULTS:               XOR cells:       16
ABC RESULTS:              XNOR cells:       16
ABC RESULTS:               NOT cells:        7
ABC RESULTS:        internal signals:       31
ABC RESULTS:           input signals:       25
ABC RESULTS:          output signals:       17
Removing temp directory.

90. Executing OPT pass (performing simple optimizations).

90.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module reversible_wrapper.

90.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\reversible_wrapper'.
Removed a total of 0 cells.

90.3. Executing OPT_DFF pass (perform DFF optimizations).

90.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \reversible_wrapper..
Removed 0 unused cells and 98 unused wires.
<suppressed ~41 debug messages>

90.5. Finished fast OPT passes.

91. Executing HIERARCHY pass (managing design hierarchy).

91.1. Analyzing design hierarchy..
Top module:  \reversible_wrapper

91.2. Analyzing design hierarchy..
Top module:  \reversible_wrapper
Removed 0 unused modules.

92. Executing CHECK pass (checking for obvious problems).
Checking module reversible_wrapper...
Found and reported 0 problems.

93. Printing statistics.

=== reversible_wrapper ===

   Number of wires:                274
   Number of wire bits:            407
   Number of public wires:         236
   Number of public wire bits:     369
   Number of ports:                 11
   Number of port bits:             53
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                130
     $_ANDNOT_                       3
     $_AND_                          8
     $_NOR_                          5
     $_NOT_                          7
     $_SDFFE_PP0P_                  25
     $_SDFF_PP0_                    25
     $_XNOR_                        16
     $_XOR_                         16
     $scopeinfo                     25

94. Generating Graphviz representation of design.
Writing dot description to `/Users/prahalad/ReversableGate/openlane/reversable-openlane/runs/RUN_2025-11-05_20-20-54/06-yosys-synthesis/primitive_techmap.dot'.
Dumping module reversible_wrapper to page 1.

95. Executing OPT pass (performing simple optimizations).

95.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module reversible_wrapper.

95.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\reversible_wrapper'.
Removed a total of 0 cells.

95.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \reversible_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

95.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \reversible_wrapper.
Performed a total of 0 changes.

95.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\reversible_wrapper'.
Removed a total of 0 cells.

95.6. Executing OPT_DFF pass (perform DFF optimizations).

95.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \reversible_wrapper..

95.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module reversible_wrapper.

95.9. Finished OPT passes. (There is nothing left to do.)

96. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \reversible_wrapper..
Removed 25 unused cells and 183 unused wires.
<suppressed ~208 debug messages>
{
   "creator": "Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 16.0.6 -fPIC -O3)",
   "invocation": "stat -json -liberty /Users/prahalad/ReversableGate/openlane/reversable-openlane/runs/RUN_2025-11-05_20-20-54/tmp/c9fafd94bf6a433d9f5a78d047e4b3fe.lib ",
   "modules": {
      "\\reversible_wrapper": {
         "num_wires":         91,
         "num_wire_bits":     133,
         "num_pub_wires":     53,
         "num_pub_wire_bits": 95,
         "num_ports":         11,
         "num_port_bits":     53,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         105,
         "num_cells_by_type": {
            "$_ANDNOT_": 3,
            "$_AND_": 8,
            "$_NOR_": 5,
            "$_NOT_": 7,
            "$_SDFFE_PP0P_": 25,
            "$_SDFF_PP0_": 25,
            "$_XNOR_": 16,
            "$_XOR_": 16
         }
      }
   },
      "design": {
         "num_wires":         91,
         "num_wire_bits":     133,
         "num_pub_wires":     53,
         "num_pub_wire_bits": 95,
         "num_ports":         11,
         "num_port_bits":     53,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         105,
         "num_cells_by_type": {
            "$_ANDNOT_": 3,
            "$_AND_": 8,
            "$_NOR_": 5,
            "$_NOT_": 7,
            "$_SDFFE_PP0P_": 25,
            "$_SDFF_PP0_": 25,
            "$_XNOR_": 16,
            "$_XOR_": 16
         }
      }
}

97. Printing statistics.

=== reversible_wrapper ===

   Number of wires:                 91
   Number of wire bits:            133
   Number of public wires:          53
   Number of public wire bits:      95
   Number of ports:                 11
   Number of port bits:             53
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                105
     $_ANDNOT_                       3
     $_AND_                          8
     $_NOR_                          5
     $_NOT_                          7
     $_SDFFE_PP0P_                  25
     $_SDFF_PP0_                    25
     $_XNOR_                        16
     $_XOR_                         16

   Area for cell type $_NOT_ is unknown!
   Area for cell type $_AND_ is unknown!
   Area for cell type $_NOR_ is unknown!
   Area for cell type $_XOR_ is unknown!
   Area for cell type $_XNOR_ is unknown!
   Area for cell type $_ANDNOT_ is unknown!
   Area for cell type $_SDFF_PP0_ is unknown!
   Area for cell type $_SDFFE_PP0P_ is unknown!

[INFO] Applying tri-state buffer mapping from '/Users/prahalad/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v'…

98. Executing TECHMAP pass (map to technology primitives).

98.1. Executing Verilog-2005 frontend: /Users/prahalad/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v
Parsing Verilog input from `/Users/prahalad/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v' to AST representation.
Generating RTLIL representation for module `\$_TBUF_'.
Successfully finished Verilog frontend.

98.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~3 debug messages>

99. Executing SIMPLEMAP pass (map simple cells to gate primitives).
[INFO] Applying latch mapping from '/Users/prahalad/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v'…

100. Executing TECHMAP pass (map to technology primitives).

100.1. Executing Verilog-2005 frontend: /Users/prahalad/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v
Parsing Verilog input from `/Users/prahalad/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Successfully finished Verilog frontend.

100.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

101. Executing SIMPLEMAP pass (map simple cells to gate primitives).

102. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
  cell sky130_fd_sc_hd__dfxtp_2 (noninv, pins=3, area=21.27) is a direct match for cell type $_DFF_P_.
  cell sky130_fd_sc_hd__dfrtp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN0_.
  cell sky130_fd_sc_hd__dfstp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN1_.
  cell sky130_fd_sc_hd__dfbbn_2 (noninv, pins=6, area=35.03) is a direct match for cell type $_DFFSR_NNN_.
  final dff cell mappings:
    unmapped dff cell: $_DFF_N_
    \sky130_fd_sc_hd__dfxtp_2 _DFF_P_ (.CLK( C), .D( D), .Q( Q));
    unmapped dff cell: $_DFF_NN0_
    unmapped dff cell: $_DFF_NN1_
    unmapped dff cell: $_DFF_NP0_
    unmapped dff cell: $_DFF_NP1_
    \sky130_fd_sc_hd__dfrtp_2 _DFF_PN0_ (.CLK( C), .D( D), .Q( Q), .RESET_B( R));
    \sky130_fd_sc_hd__dfstp_2 _DFF_PN1_ (.CLK( C), .D( D), .Q( Q), .SET_B( R));
    unmapped dff cell: $_DFF_PP0_
    unmapped dff cell: $_DFF_PP1_
    \sky130_fd_sc_hd__dfbbn_2 _DFFSR_NNN_ (.CLK_N( C), .D( D), .Q( Q), .Q_N(~Q), .RESET_B( R), .SET_B( S));
    unmapped dff cell: $_DFFSR_NNP_
    unmapped dff cell: $_DFFSR_NPN_
    unmapped dff cell: $_DFFSR_NPP_
    unmapped dff cell: $_DFFSR_PNN_
    unmapped dff cell: $_DFFSR_PNP_
    unmapped dff cell: $_DFFSR_PPN_
    unmapped dff cell: $_DFFSR_PPP_

102.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
Mapping DFF cells in module `\reversible_wrapper':
  mapped 50 $_DFF_P_ cells to \sky130_fd_sc_hd__dfxtp_2 cells.
{
   "creator": "Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 16.0.6 -fPIC -O3)",
   "invocation": "stat -json -liberty /Users/prahalad/ReversableGate/openlane/reversable-openlane/runs/RUN_2025-11-05_20-20-54/tmp/c9fafd94bf6a433d9f5a78d047e4b3fe.lib ",
   "modules": {
      "\\reversible_wrapper": {
         "num_wires":         166,
         "num_wire_bits":     208,
         "num_pub_wires":     53,
         "num_pub_wire_bits": 95,
         "num_ports":         11,
         "num_port_bits":     53,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         180,
         "area":              1063.520000,
         "num_cells_by_type": {
            "$_ANDNOT_": 3,
            "$_AND_": 8,
            "$_MUX_": 75,
            "$_NOR_": 5,
            "$_NOT_": 7,
            "$_XNOR_": 16,
            "$_XOR_": 16,
            "sky130_fd_sc_hd__dfxtp_2": 50
         }
      }
   },
      "design": {
         "num_wires":         166,
         "num_wire_bits":     208,
         "num_pub_wires":     53,
         "num_pub_wire_bits": 95,
         "num_ports":         11,
         "num_port_bits":     53,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         180,
         "area":              1063.520000,
         "num_cells_by_type": {
            "$_ANDNOT_": 3,
            "$_AND_": 8,
            "$_MUX_": 75,
            "$_NOR_": 5,
            "$_NOT_": 7,
            "$_XNOR_": 16,
            "$_XOR_": 16,
            "sky130_fd_sc_hd__dfxtp_2": 50
         }
      }
}

103. Printing statistics.

=== reversible_wrapper ===

   Number of wires:                166
   Number of wire bits:            208
   Number of public wires:          53
   Number of public wire bits:      95
   Number of ports:                 11
   Number of port bits:             53
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                180
     $_ANDNOT_                       3
     $_AND_                          8
     $_MUX_                         75
     $_NOR_                          5
     $_NOT_                          7
     $_XNOR_                        16
     $_XOR_                         16
     sky130_fd_sc_hd__dfxtp_2       50

   Area for cell type $_NOT_ is unknown!
   Area for cell type $_AND_ is unknown!
   Area for cell type $_NOR_ is unknown!
   Area for cell type $_XOR_ is unknown!
   Area for cell type $_XNOR_ is unknown!
   Area for cell type $_ANDNOT_ is unknown!
   Area for cell type $_MUX_ is unknown!

   Chip area for module '\reversible_wrapper': 1063.520000
     of which used for sequential elements: 1063.520000 (100.00%)

[INFO] Using generated ABC script '/Users/prahalad/ReversableGate/openlane/reversable-openlane/runs/RUN_2025-11-05_20-20-54/06-yosys-synthesis/AREA_0.abc'…

104. Executing ABC pass (technology mapping using ABC).

104.1. Extracting gate netlist of module `\reversible_wrapper' to `/tmp/yosys-abc-uRYayx/input.blif'..
Extracted 130 gates and 183 wires to a netlist network with 52 inputs and 50 outputs.

104.1.1. Executing ABC.
Running ABC command: "/nix/store/nfc55yg37krxzn5va3s91rns1l725sc8-yosys-abc/bin/abc" -s -f /tmp/yosys-abc-uRYayx/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-uRYayx/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-uRYayx/input.blif 
ABC: + read_lib -w /Users/prahalad/ReversableGate/openlane/reversable-openlane/runs/RUN_2025-11-05_20-20-54/tmp/c9fafd94bf6a433d9f5a78d047e4b3fe.lib 
ABC: Parsing finished successfully.  Parsing time =     0.03 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Library "sky130_fd_sc_hd__tt_025C_1v80" from "/Users/prahalad/ReversableGate/openlane/reversable-openlane/runs/RUN_2025-11-05_20-20-54/tmp/c9fafd94bf6a433d9f5a78d047e4b3fe.lib" has 175 cells (17 skipped: 14 seq; 3 tri-state; 0 no func; 0 dont_use).  Time =     0.05 sec
ABC: Memory =    9.54 MB. Time =     0.05 sec
ABC: Warning: Detected 2 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + read_constr -v /Users/prahalad/ReversableGate/openlane/reversable-openlane/runs/RUN_2025-11-05_20-20-54/06-yosys-synthesis/synthesis.abc.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_2/Y".
ABC: Setting output load to be 33.442001.
ABC: + source /Users/prahalad/ReversableGate/openlane/reversable-openlane/runs/RUN_2025-11-05_20-20-54/06-yosys-synthesis/AREA_0.abc 
ABC: Error: The network is combinational.
ABC: Cannot find the default PI driving cell (sky130_fd_sc_hd__inv_2/Y) in the library.
ABC: WireLoad = "none"  Gates =    143 (  4.9 %)   Cap = 13.9 ff (  5.2 %)   Area =     1306.25 ( 76.9 %)   Delay =  3732.34 ps  ( 11.2 %)               
ABC: Path  0 --      34 : 0    5 pi                      A =   0.00  Df =   0.0   -0.0 ps  S =   0.0 ps  Cin =  0.0 ff  Cout =  14.8 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --     108 : 2    4 sky130_fd_sc_hd__or2_2  A =   6.26  Df = 315.2 -196.1 ps  S =  83.5 ps  Cin =  1.5 ff  Cout =  13.5 ff  Cmax = 299.4 ff  G =  885  
ABC: Path  2 --     115 : 4    4 sky130_fd_sc_hd__and4_2 A =  10.01  Df = 592.3 -197.2 ps  S = 105.1 ps  Cin =  1.5 ff  Cout =  13.9 ff  Cmax = 300.3 ff  G =  860  
ABC: Path  3 --     124 : 4    4 sky130_fd_sc_hd__or4_2  A =   8.76  Df =1271.9 -448.4 ps  S = 147.8 ps  Cin =  1.5 ff  Cout =  15.1 ff  Cmax = 310.4 ff  G =  975  
ABC: Path  4 --     132 : 4    3 sky130_fd_sc_hd__and4_2 A =  10.01  Df =1552.5 -283.8 ps  S =  82.7 ps  Cin =  1.5 ff  Cout =   8.7 ff  Cmax = 300.3 ff  G =  536  
ABC: Path  5 --     145 : 4    3 sky130_fd_sc_hd__o31a_2 A =  10.01  Df =1880.2 -205.1 ps  S =  57.4 ps  Cin =  2.3 ff  Cout =   5.6 ff  Cmax = 285.7 ff  G =  222  
ABC: Path  6 --     154 : 4    3 sky130_fd_sc_hd__o31a_2 A =  10.01  Df =2177.5 -185.0 ps  S =  62.1 ps  Cin =  2.3 ff  Cout =   7.6 ff  Cmax = 285.7 ff  G =  301  
ABC: Path  7 --     162 : 4    4 sky130_fd_sc_hd__or4_2  A =   8.76  Df =2778.4 -432.1 ps  S = 139.7 ps  Cin =  1.5 ff  Cout =  13.1 ff  Cmax = 310.4 ff  G =  841  
ABC: Path  8 --     173 : 4    2 sky130_fd_sc_hd__a31o_2 A =   8.76  Df =3054.0 -344.3 ps  S =  61.0 ps  Cin =  2.4 ff  Cout =   6.6 ff  Cmax = 271.9 ff  G =  269  
ABC: Path  9 --     175 : 3    2 sky130_fd_sc_hd__and3_2 A =   7.51  Df =3273.2 -159.6 ps  S =  68.4 ps  Cin =  1.5 ff  Cout =   8.2 ff  Cmax = 309.5 ff  G =  521  
ABC: Path 10 --     180 : 3    1 sky130_fd_sc_hd__mux2_1 A =  11.26  Df =3732.3 -229.8 ps  S = 300.0 ps  Cin =  2.3 ff  Cout =  33.4 ff  Cmax = 173.0 ff  G = 1465  
ABC: Start-point = pi33 (\u_rev.rfa_bits[0].rfa.b).  End-point = po8 ($auto$rtlil.cc:2739:MuxGate$318).
ABC: netlist                       : i/o =   52/   50  lat =    0  nd =   143  edge =    360  area =1306.44  delay =10.00  lev = 10
ABC: + write_blif /tmp/yosys-abc-uRYayx/output.blif 

104.1.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__nand3_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a32oi_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o21ai_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o311a_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a311oi_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__and4_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a31oi_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a21o_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__o21ba_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nor4_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__and4bb_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__xor2_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o31a_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o21a_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__inv_2 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__or4_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o31ai_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__nand2_2 cells:       10
ABC RESULTS:   sky130_fd_sc_hd__or2_2 cells:       10
ABC RESULTS:   sky130_fd_sc_hd__and2_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__nand4_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a31o_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a21oi_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__and3_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__nor3_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__xnor2_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__mux2_1 cells:       26
ABC RESULTS:   sky130_fd_sc_hd__and3b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nor2_2 cells:        9
ABC RESULTS:   sky130_fd_sc_hd__and2b_2 cells:       35
ABC RESULTS:        internal signals:       81
ABC RESULTS:           input signals:       52
ABC RESULTS:          output signals:       50
Removing temp directory.

105. Executing SETUNDEF pass (replace undef values with defined constants).

106. Executing HILOMAP pass (mapping to constant drivers).

107. Executing SPLITNETS pass (splitting up multi-bit signals).

108. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \reversible_wrapper..
Removed 0 unused cells and 182 unused wires.
<suppressed ~18 debug messages>

109. Executing INSBUF pass (insert buffer cells for connected wires).

110. Executing CHECK pass (checking for obvious problems).
Checking module reversible_wrapper...
Found and reported 0 problems.
{
   "creator": "Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 16.0.6 -fPIC -O3)",
   "invocation": "stat -json -liberty /Users/prahalad/ReversableGate/openlane/reversable-openlane/runs/RUN_2025-11-05_20-20-54/tmp/c9fafd94bf6a433d9f5a78d047e4b3fe.lib ",
   "modules": {
      "\\reversible_wrapper": {
         "num_wires":         179,
         "num_wire_bits":     221,
         "num_pub_wires":     36,
         "num_pub_wire_bits": 78,
         "num_ports":         11,
         "num_port_bits":     53,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         193,
         "area":              2369.772800,
         "num_cells_by_type": {
            "sky130_fd_sc_hd__a21o_2": 3,
            "sky130_fd_sc_hd__a21oi_2": 5,
            "sky130_fd_sc_hd__a311oi_2": 1,
            "sky130_fd_sc_hd__a31o_2": 1,
            "sky130_fd_sc_hd__a31oi_2": 1,
            "sky130_fd_sc_hd__a32oi_2": 1,
            "sky130_fd_sc_hd__and2_2": 3,
            "sky130_fd_sc_hd__and2b_2": 35,
            "sky130_fd_sc_hd__and3_2": 3,
            "sky130_fd_sc_hd__and3b_2": 1,
            "sky130_fd_sc_hd__and4_2": 2,
            "sky130_fd_sc_hd__and4bb_2": 1,
            "sky130_fd_sc_hd__dfxtp_2": 50,
            "sky130_fd_sc_hd__inv_2": 7,
            "sky130_fd_sc_hd__mux2_1": 26,
            "sky130_fd_sc_hd__nand2_2": 10,
            "sky130_fd_sc_hd__nand3_2": 2,
            "sky130_fd_sc_hd__nand4_2": 1,
            "sky130_fd_sc_hd__nor2_2": 9,
            "sky130_fd_sc_hd__nor3_2": 2,
            "sky130_fd_sc_hd__nor4_2": 1,
            "sky130_fd_sc_hd__o21a_2": 2,
            "sky130_fd_sc_hd__o21ai_2": 1,
            "sky130_fd_sc_hd__o21ba_2": 1,
            "sky130_fd_sc_hd__o311a_2": 1,
            "sky130_fd_sc_hd__o31a_2": 2,
            "sky130_fd_sc_hd__o31ai_2": 2,
            "sky130_fd_sc_hd__or2_2": 10,
            "sky130_fd_sc_hd__or4_2": 2,
            "sky130_fd_sc_hd__xnor2_2": 6,
            "sky130_fd_sc_hd__xor2_2": 1
         }
      }
   },
      "design": {
         "num_wires":         179,
         "num_wire_bits":     221,
         "num_pub_wires":     36,
         "num_pub_wire_bits": 78,
         "num_ports":         11,
         "num_port_bits":     53,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         193,
         "area":              2369.772800,
         "num_cells_by_type": {
            "sky130_fd_sc_hd__a21o_2": 3,
            "sky130_fd_sc_hd__a21oi_2": 5,
            "sky130_fd_sc_hd__a311oi_2": 1,
            "sky130_fd_sc_hd__a31o_2": 1,
            "sky130_fd_sc_hd__a31oi_2": 1,
            "sky130_fd_sc_hd__a32oi_2": 1,
            "sky130_fd_sc_hd__and2_2": 3,
            "sky130_fd_sc_hd__and2b_2": 35,
            "sky130_fd_sc_hd__and3_2": 3,
            "sky130_fd_sc_hd__and3b_2": 1,
            "sky130_fd_sc_hd__and4_2": 2,
            "sky130_fd_sc_hd__and4bb_2": 1,
            "sky130_fd_sc_hd__dfxtp_2": 50,
            "sky130_fd_sc_hd__inv_2": 7,
            "sky130_fd_sc_hd__mux2_1": 26,
            "sky130_fd_sc_hd__nand2_2": 10,
            "sky130_fd_sc_hd__nand3_2": 2,
            "sky130_fd_sc_hd__nand4_2": 1,
            "sky130_fd_sc_hd__nor2_2": 9,
            "sky130_fd_sc_hd__nor3_2": 2,
            "sky130_fd_sc_hd__nor4_2": 1,
            "sky130_fd_sc_hd__o21a_2": 2,
            "sky130_fd_sc_hd__o21ai_2": 1,
            "sky130_fd_sc_hd__o21ba_2": 1,
            "sky130_fd_sc_hd__o311a_2": 1,
            "sky130_fd_sc_hd__o31a_2": 2,
            "sky130_fd_sc_hd__o31ai_2": 2,
            "sky130_fd_sc_hd__or2_2": 10,
            "sky130_fd_sc_hd__or4_2": 2,
            "sky130_fd_sc_hd__xnor2_2": 6,
            "sky130_fd_sc_hd__xor2_2": 1
         }
      }
}

111. Printing statistics.

=== reversible_wrapper ===

   Number of wires:                179
   Number of wire bits:            221
   Number of public wires:          36
   Number of public wire bits:      78
   Number of ports:                 11
   Number of port bits:             53
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                193
     sky130_fd_sc_hd__a21o_2         3
     sky130_fd_sc_hd__a21oi_2        5
     sky130_fd_sc_hd__a311oi_2       1
     sky130_fd_sc_hd__a31o_2         1
     sky130_fd_sc_hd__a31oi_2        1
     sky130_fd_sc_hd__a32oi_2        1
     sky130_fd_sc_hd__and2_2         3
     sky130_fd_sc_hd__and2b_2       35
     sky130_fd_sc_hd__and3_2         3
     sky130_fd_sc_hd__and3b_2        1
     sky130_fd_sc_hd__and4_2         2
     sky130_fd_sc_hd__and4bb_2       1
     sky130_fd_sc_hd__dfxtp_2       50
     sky130_fd_sc_hd__inv_2          7
     sky130_fd_sc_hd__mux2_1        26
     sky130_fd_sc_hd__nand2_2       10
     sky130_fd_sc_hd__nand3_2        2
     sky130_fd_sc_hd__nand4_2        1
     sky130_fd_sc_hd__nor2_2         9
     sky130_fd_sc_hd__nor3_2         2
     sky130_fd_sc_hd__nor4_2         1
     sky130_fd_sc_hd__o21a_2         2
     sky130_fd_sc_hd__o21ai_2        1
     sky130_fd_sc_hd__o21ba_2        1
     sky130_fd_sc_hd__o311a_2        1
     sky130_fd_sc_hd__o31a_2         2
     sky130_fd_sc_hd__o31ai_2        2
     sky130_fd_sc_hd__or2_2         10
     sky130_fd_sc_hd__or4_2          2
     sky130_fd_sc_hd__xnor2_2        6
     sky130_fd_sc_hd__xor2_2         1

   Chip area for module '\reversible_wrapper': 2369.772800
     of which used for sequential elements: 1063.520000 (44.88%)

112. Executing Verilog backend.
Dumping module `\reversible_wrapper'.

113. Executing JSON backend.
