;redcode
;assert 1
	SPL 0, #2
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB -1, <-20
	DJN <-130, 9
	ADD #0, @402
	ADD 0, 30
	SUB 3, @20
	SUB 1, <-1
	SUB <13, 0
	SUB @121, 106
	SUB @121, 106
	MOV -7, <-20
	SUB -7, <-420
	MOV -1, <-20
	SUB <13, 0
	DJN -1, @-22
	SUB @13, 0
	SUB #-10, 309
	SUB #0, @402
	SUB -7, <-420
	SLT @0, @2
	SPL 1, @-1
	SPL 1, @-1
	SPL 1, @-1
	SUB @10, 9
	SLT 121, 209
	ADD 10, 9
	ADD 210, 50
	ADD 210, 60
	ADD 210, 60
	ADD 210, 60
	ADD 210, 61
	ADD 210, 61
	SUB 0, 30
	SUB #0, @402
	SUB 90, <0
	SUB 509, 0
	SPL 0, #2
	SUB #0, @402
	ADD 0, 0
	SUB 509, 0
	SUB 509, 0
	CMP -7, <-420
	SUB 0, -300
	CMP -7, <-420
	SLT @0, @2
	SPL 0, #2
	MOV -7, <-20
	SPL 0, #2
