// Seed: 1990428733
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  output wire id_16;
  input wire id_15;
  output wire id_14;
  inout wire id_13;
  inout wire id_12;
  output wire id_11;
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  supply0 id_17, id_18, id_19, id_20;
  assign id_18 = 1;
  assign id_9  = -1;
  assign id_8  = id_9;
  wire id_21, id_22;
  wire id_23;
  assign id_7  = id_13;
  assign id_17 = 1;
  assign id_8  = id_20;
  assign id_16 = -1;
  assign id_4  = -1'h0 === 1;
endmodule
module module_1 (
    input uwire id_0,
    input wor id_1,
    output tri id_2,
    input wor id_3,
    input logic id_4,
    input tri0 id_5,
    input supply1 id_6,
    input tri1 id_7,
    output logic id_8,
    input wand id_9,
    output uwire id_10,
    id_14,
    output tri1 id_11,
    output supply1 id_12
);
  initial
    if (id_0) id_2 = -1;
    else id_8 <= (id_4);
  module_0 modCall_1 (
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14
  );
  assign id_2 = 1'h0;
  wand id_15 = -1'b0;
endmodule
