# Generated by Yosys 0.57 (git sha1 3aca86049, clang++ 18.1.8 -fPIC -O3)
autoidx 3
attribute \top 1
attribute \src "examples/patterns/basic/xnor/verilog/xnor_gate.v:1.1-10.10"
module \xnor_gate
  attribute \src "examples/patterns/basic/xnor/verilog/xnor_gate.v:8.14-8.19"
  wire $xor$examples/patterns/basic/xnor/verilog/xnor_gate.v:8$1_Y
  attribute \src "examples/patterns/basic/xnor/verilog/xnor_gate.v:3.12-3.13"
  wire input 1 \a
  attribute \src "examples/patterns/basic/xnor/verilog/xnor_gate.v:4.12-4.13"
  wire input 2 \b
  attribute \src "examples/patterns/basic/xnor/verilog/xnor_gate.v:5.12-5.13"
  wire output 3 \y
  attribute \src "examples/patterns/basic/xnor/verilog/xnor_gate.v:8.12-8.20"
  cell $not $not$examples/patterns/basic/xnor/verilog/xnor_gate.v:8$2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $xor$examples/patterns/basic/xnor/verilog/xnor_gate.v:8$1_Y
    connect \Y \y
  end
  attribute \src "examples/patterns/basic/xnor/verilog/xnor_gate.v:8.14-8.19"
  cell $xor $xor$examples/patterns/basic/xnor/verilog/xnor_gate.v:8$1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a
    connect \B \b
    connect \Y $xor$examples/patterns/basic/xnor/verilog/xnor_gate.v:8$1_Y
  end
end
